--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml jesd204b_rx4_exdes.twx jesd204b_rx4_exdes.ncd -o
jesd204b_rx4_exdes.twr jesd204b_rx4_exdes.pcf

Design file:              jesd204b_rx4_exdes.ncd
Physical constraint file: jesd204b_rx4_exdes.pcf
Device,package,speed:     xc7a200t,fbg676,C,-2 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_q0_clk0_refclk_i = PERIOD TIMEGRP "q0_clk0_refclk_i" 
8.138 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_q0_clk0_refclk_i = PERIOD TIMEGRP "q0_clk0_refclk_i" 8.138 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.600ns (period - min period limit)
  Period: 8.138ns
  Min period limit: 1.538ns (650.195MHz) (Tgtpper_GTREFCLK)
  Physical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gtpe2_common_0_i/GTREFCLK0
  Logical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gtpe2_common_0_i/GTREFCLK0
  Location pin: GTPE2_COMMON_X0Y0.GTREFCLK0
  Clock network: q0_clk0_refclk_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_drpclk_in_i = PERIOD TIMEGRP "drpclk_in_i" 10 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5197 paths analyzed, 1561 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.698ns.
--------------------------------------------------------------------------------

Paths for end point jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i (GTPE2_CHANNEL_X0Y0.DRPDI13), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd1 (FF)
  Destination:          jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      8.841ns (Levels of Logic = 1)
  Clock Path Skew:      0.178ns (0.910 - 0.732)
  Source Clock:         drpclk_in_i rising at 0.000ns
  Destination Clock:    drpclk_in_i rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd1 to jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X48Y8.CMUX           Tshcko                0.525   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/gtrxreset_o
                                                             jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd1
    SLICE_X115Y8.B2            net (fanout=20)       4.183   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd1
    SLICE_X115Y8.B             Tilo                  0.105   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/drpdi_i<7>
                                                             jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/Mmux_drpdi_i51
    GTPE2_CHANNEL_X0Y0.DRPDI13 net (fanout=1)        3.678   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/drpdi_i<13>
    GTPE2_CHANNEL_X0Y0.DRPCLK  Tgtpcck_DRPDI         0.350   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i
                                                             jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i
    -------------------------------------------------------  ---------------------------
    Total                                            8.841ns (0.980ns logic, 7.861ns route)
                                                             (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd2 (FF)
  Destination:          jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      8.544ns (Levels of Logic = 1)
  Clock Path Skew:      0.178ns (0.910 - 0.732)
  Source Clock:         drpclk_in_i rising at 0.000ns
  Destination Clock:    drpclk_in_i rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd2 to jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X49Y8.AQ             Tcko                  0.379   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3
                                                             jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd2
    SLICE_X115Y8.B1            net (fanout=21)       4.032   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd2
    SLICE_X115Y8.B             Tilo                  0.105   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/drpdi_i<7>
                                                             jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/Mmux_drpdi_i51
    GTPE2_CHANNEL_X0Y0.DRPDI13 net (fanout=1)        3.678   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/drpdi_i<13>
    GTPE2_CHANNEL_X0Y0.DRPCLK  Tgtpcck_DRPDI         0.350   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i
                                                             jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i
    -------------------------------------------------------  ---------------------------
    Total                                            8.544ns (0.834ns logic, 7.710ns route)
                                                             (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3 (FF)
  Destination:          jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      8.281ns (Levels of Logic = 1)
  Clock Path Skew:      0.178ns (0.910 - 0.732)
  Source Clock:         drpclk_in_i rising at 0.000ns
  Destination Clock:    drpclk_in_i rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3 to jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X49Y8.BQ             Tcko                  0.379   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3
                                                             jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3
    SLICE_X115Y8.B5            net (fanout=21)       3.769   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3
    SLICE_X115Y8.B             Tilo                  0.105   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/drpdi_i<7>
                                                             jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/Mmux_drpdi_i51
    GTPE2_CHANNEL_X0Y0.DRPDI13 net (fanout=1)        3.678   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/drpdi_i<13>
    GTPE2_CHANNEL_X0Y0.DRPCLK  Tgtpcck_DRPDI         0.350   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i
                                                             jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i
    -------------------------------------------------------  ---------------------------
    Total                                            8.281ns (0.834ns logic, 7.447ns route)
                                                             (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------

Paths for end point jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i (GTPE2_CHANNEL_X0Y0.DRPDI4), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd1 (FF)
  Destination:          jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      8.749ns (Levels of Logic = 1)
  Clock Path Skew:      0.178ns (0.910 - 0.732)
  Source Clock:         drpclk_in_i rising at 0.000ns
  Destination Clock:    drpclk_in_i rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd1 to jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X48Y8.CMUX          Tshcko                0.525   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/gtrxreset_o
                                                            jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd1
    SLICE_X115Y8.A2           net (fanout=20)       4.183   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd1
    SLICE_X115Y8.A            Tilo                  0.105   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/drpdi_i<7>
                                                            jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/Mmux_drpdi_i111
    GTPE2_CHANNEL_X0Y0.DRPDI4 net (fanout=1)        3.586   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/drpdi_i<4>
    GTPE2_CHANNEL_X0Y0.DRPCLK Tgtpcck_DRPDI         0.350   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i
                                                            jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i
    ------------------------------------------------------  ---------------------------
    Total                                           8.749ns (0.980ns logic, 7.769ns route)
                                                            (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd2 (FF)
  Destination:          jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      8.452ns (Levels of Logic = 1)
  Clock Path Skew:      0.178ns (0.910 - 0.732)
  Source Clock:         drpclk_in_i rising at 0.000ns
  Destination Clock:    drpclk_in_i rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd2 to jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X49Y8.AQ            Tcko                  0.379   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3
                                                            jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd2
    SLICE_X115Y8.A1           net (fanout=21)       4.032   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd2
    SLICE_X115Y8.A            Tilo                  0.105   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/drpdi_i<7>
                                                            jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/Mmux_drpdi_i111
    GTPE2_CHANNEL_X0Y0.DRPDI4 net (fanout=1)        3.586   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/drpdi_i<4>
    GTPE2_CHANNEL_X0Y0.DRPCLK Tgtpcck_DRPDI         0.350   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i
                                                            jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i
    ------------------------------------------------------  ---------------------------
    Total                                           8.452ns (0.834ns logic, 7.618ns route)
                                                            (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3 (FF)
  Destination:          jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      8.185ns (Levels of Logic = 1)
  Clock Path Skew:      0.178ns (0.910 - 0.732)
  Source Clock:         drpclk_in_i rising at 0.000ns
  Destination Clock:    drpclk_in_i rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3 to jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X49Y8.BQ            Tcko                  0.379   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3
                                                            jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3
    SLICE_X115Y8.A5           net (fanout=21)       3.765   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3
    SLICE_X115Y8.A            Tilo                  0.105   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/drpdi_i<7>
                                                            jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/Mmux_drpdi_i111
    GTPE2_CHANNEL_X0Y0.DRPDI4 net (fanout=1)        3.586   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/drpdi_i<4>
    GTPE2_CHANNEL_X0Y0.DRPCLK Tgtpcck_DRPDI         0.350   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i
                                                            jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i
    ------------------------------------------------------  ---------------------------
    Total                                           8.185ns (0.834ns logic, 7.351ns route)
                                                            (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------

Paths for end point jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i (GTPE2_CHANNEL_X0Y0.DRPDI7), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd1 (FF)
  Destination:          jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      8.748ns (Levels of Logic = 1)
  Clock Path Skew:      0.178ns (0.910 - 0.732)
  Source Clock:         drpclk_in_i rising at 0.000ns
  Destination Clock:    drpclk_in_i rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd1 to jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X48Y8.CMUX          Tshcko                0.525   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/gtrxreset_o
                                                            jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd1
    SLICE_X115Y8.C2           net (fanout=20)       4.185   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd1
    SLICE_X115Y8.C            Tilo                  0.105   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/drpdi_i<7>
                                                            jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/Mmux_drpdi_i141
    GTPE2_CHANNEL_X0Y0.DRPDI7 net (fanout=1)        3.583   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/drpdi_i<7>
    GTPE2_CHANNEL_X0Y0.DRPCLK Tgtpcck_DRPDI         0.350   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i
                                                            jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i
    ------------------------------------------------------  ---------------------------
    Total                                           8.748ns (0.980ns logic, 7.768ns route)
                                                            (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3 (FF)
  Destination:          jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      8.528ns (Levels of Logic = 1)
  Clock Path Skew:      0.178ns (0.910 - 0.732)
  Source Clock:         drpclk_in_i rising at 0.000ns
  Destination Clock:    drpclk_in_i rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3 to jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X49Y8.BQ            Tcko                  0.379   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3
                                                            jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3
    SLICE_X115Y8.C1           net (fanout=21)       4.111   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3
    SLICE_X115Y8.C            Tilo                  0.105   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/drpdi_i<7>
                                                            jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/Mmux_drpdi_i141
    GTPE2_CHANNEL_X0Y0.DRPDI7 net (fanout=1)        3.583   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/drpdi_i<7>
    GTPE2_CHANNEL_X0Y0.DRPCLK Tgtpcck_DRPDI         0.350   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i
                                                            jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i
    ------------------------------------------------------  ---------------------------
    Total                                           8.528ns (0.834ns logic, 7.694ns route)
                                                            (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd2 (FF)
  Destination:          jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      8.301ns (Levels of Logic = 1)
  Clock Path Skew:      0.178ns (0.910 - 0.732)
  Source Clock:         drpclk_in_i rising at 0.000ns
  Destination Clock:    drpclk_in_i rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd2 to jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X49Y8.AQ            Tcko                  0.379   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3
                                                            jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd2
    SLICE_X115Y8.C3           net (fanout=21)       3.884   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd2
    SLICE_X115Y8.C            Tilo                  0.105   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/drpdi_i<7>
                                                            jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/Mmux_drpdi_i141
    GTPE2_CHANNEL_X0Y0.DRPDI7 net (fanout=1)        3.583   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/drpdi_i<7>
    GTPE2_CHANNEL_X0Y0.DRPCLK Tgtpcck_DRPDI         0.350   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i
                                                            jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i
    ------------------------------------------------------  ---------------------------
    Total                                           8.301ns (0.834ns logic, 7.467ns route)
                                                            (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_drpclk_in_i = PERIOD TIMEGRP "drpclk_in_i" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/gtrxreset_s (SLICE_X51Y46.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.050ns (requirement - (clock path skew + uncertainty - data path))
  Source:               jesd204b_rx4_init_i/gt2_rxresetfsm_i/GTRXRESET (FF)
  Destination:          jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/gtrxreset_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 0)
  Clock Path Skew:      0.341ns (0.877 - 0.536)
  Source Clock:         drpclk_in_i rising at 10.000ns
  Destination Clock:    drpclk_in_i rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: jesd204b_rx4_init_i/gt2_rxresetfsm_i/GTRXRESET to jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/gtrxreset_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y52.AMUX    Tshcko                0.182   jesd204b_rx4_init_i/gt2_rxresetfsm_i/pll_reset_asserted
                                                       jesd204b_rx4_init_i/gt2_rxresetfsm_i/GTRXRESET
    SLICE_X51Y46.AX      net (fanout=3)        0.279   jesd204b_rx4_init_i/gt2_rxresetfsm_i/GTRXRESET
    SLICE_X51Y46.CLK     Tckdi       (-Th)     0.070   jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/gtrxreset_s
                                                       jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/gtrxreset_s
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (0.112ns logic, 0.279ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_tlock_max (SLICE_X86Y94.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               jesd204b_rx4_init_i/gt0_rxresetfsm_i/MMCM_RESET (FF)
  Destination:          jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_tlock_max (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.351ns (Levels of Logic = 1)
  Clock Path Skew:      0.268ns (0.781 - 0.513)
  Source Clock:         drpclk_in_i rising at 10.000ns
  Destination Clock:    drpclk_in_i rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: jesd204b_rx4_init_i/gt0_rxresetfsm_i/MMCM_RESET to jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_tlock_max
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y91.DQ      Tcko                  0.141   jesd204b_rx4_init_i/gt0_rxresetfsm_i/MMCM_RESET
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/MMCM_RESET
    SLICE_X86Y94.A5      net (fanout=3)        0.256   jesd204b_rx4_init_i/gt0_rxresetfsm_i/MMCM_RESET
    SLICE_X86Y94.CLK     Tah         (-Th)     0.046   jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_tlock_max
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_tlock_max_glue_set
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_tlock_max
    -------------------------------------------------  ---------------------------
    Total                                      0.351ns (0.095ns logic, 0.256ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point jesd204b_rx4_init_i/gt3_rxresetfsm_i/pll0lock_ris_edge (SLICE_X47Y47.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               jesd204b_rx4_init_i/gt3_rxresetfsm_i/sync_PLL0LOCK/data_sync_reg (FF)
  Destination:          jesd204b_rx4_init_i/gt3_rxresetfsm_i/pll0lock_ris_edge (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 1)
  Clock Path Skew:      0.343ns (0.878 - 0.535)
  Source Clock:         drpclk_in_i rising at 10.000ns
  Destination Clock:    drpclk_in_i rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: jesd204b_rx4_init_i/gt3_rxresetfsm_i/sync_PLL0LOCK/data_sync_reg to jesd204b_rx4_init_i/gt3_rxresetfsm_i/pll0lock_ris_edge
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y52.BQ      Tcko                  0.141   jesd204b_rx4_init_i/gt3_rxresetfsm_i/pll0lock_sync
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/sync_PLL0LOCK/data_sync_reg
    SLICE_X47Y47.A5      net (fanout=4)        0.334   jesd204b_rx4_init_i/gt3_rxresetfsm_i/pll0lock_sync
    SLICE_X47Y47.CLK     Tah         (-Th)     0.046   jesd204b_rx4_init_i/gt3_rxresetfsm_i/pll0lock_ris_edge
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/pll0lock_ris_edge_rstpot1
                                                       jesd204b_rx4_init_i/gt3_rxresetfsm_i/pll0lock_ris_edge
    -------------------------------------------------  ---------------------------
    Total                                      0.429ns (0.095ns logic, 0.334ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_drpclk_in_i = PERIOD TIMEGRP "drpclk_in_i" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.286ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtpper_DRPCLK)
  Physical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i/DRPCLK
  Logical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i/DRPCLK
  Location pin: GTPE2_CHANNEL_X0Y1.DRPCLK
  Clock network: drpclk_in_i
--------------------------------------------------------------------------------
Slack: 4.286ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtpper_DRPCLK)
  Physical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i/DRPCLK
  Logical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i/DRPCLK
  Location pin: GTPE2_CHANNEL_X0Y0.DRPCLK
  Clock network: drpclk_in_i
--------------------------------------------------------------------------------
Slack: 4.286ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtpper_DRPCLK)
  Physical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i/DRPCLK
  Logical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i/DRPCLK
  Location pin: GTPE2_CHANNEL_X0Y3.DRPCLK
  Clock network: drpclk_in_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gt0_rxusrclk_i = PERIOD TIMEGRP "gt0_rxusrclk_i" 6.51 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 870 paths analyzed, 399 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.163ns.
--------------------------------------------------------------------------------

Paths for end point gt0_frame_check/read_counter_i_8 (SLICE_X34Y16.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gt0_frame_check/system_reset_r (FF)
  Destination:          gt0_frame_check/read_counter_i_8 (FF)
  Requirement:          6.510ns
  Data Path Delay:      3.136ns (Levels of Logic = 1)
  Clock Path Skew:      0.045ns (0.763 - 0.718)
  Source Clock:         gt0_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt0_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gt0_frame_check/system_reset_r to gt0_frame_check/read_counter_i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y22.CQ      Tcko                  0.379   gt0_rxresetdone_r3
                                                       gt0_frame_check/system_reset_r
    SLICE_X35Y14.B2      net (fanout=13)       1.745   gt0_frame_check/system_reset_r
    SLICE_X35Y14.B       Tilo                  0.105   gt0_frame_check/read_counter_i<0>
                                                       gt0_frame_check/system_reset_r_read_counter_i[9]_OR_98_o
    SLICE_X34Y16.SR      net (fanout=4)        0.555   gt0_frame_check/system_reset_r_read_counter_i[9]_OR_98_o
    SLICE_X34Y16.CLK     Tsrck                 0.352   gt0_frame_check/read_counter_i<8>
                                                       gt0_frame_check/read_counter_i_8
    -------------------------------------------------  ---------------------------
    Total                                      3.136ns (0.836ns logic, 2.300ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gt0_frame_check/read_counter_i_4 (FF)
  Destination:          gt0_frame_check/read_counter_i_8 (FF)
  Requirement:          6.510ns
  Data Path Delay:      2.277ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.121 - 0.147)
  Source Clock:         gt0_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt0_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gt0_frame_check/read_counter_i_4 to gt0_frame_check/read_counter_i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y15.AQ      Tcko                  0.379   gt0_frame_check/read_counter_i<7>
                                                       gt0_frame_check/read_counter_i_4
    SLICE_X35Y14.C2      net (fanout=2)        0.668   gt0_frame_check/read_counter_i<4>
    SLICE_X35Y14.C       Tilo                  0.105   gt0_frame_check/read_counter_i<0>
                                                       gt0_frame_check/system_reset_r_read_counter_i[9]_OR_98_o_SW0
    SLICE_X35Y14.B6      net (fanout=1)        0.113   N74
    SLICE_X35Y14.B       Tilo                  0.105   gt0_frame_check/read_counter_i<0>
                                                       gt0_frame_check/system_reset_r_read_counter_i[9]_OR_98_o
    SLICE_X34Y16.SR      net (fanout=4)        0.555   gt0_frame_check/system_reset_r_read_counter_i[9]_OR_98_o
    SLICE_X34Y16.CLK     Tsrck                 0.352   gt0_frame_check/read_counter_i<8>
                                                       gt0_frame_check/read_counter_i_8
    -------------------------------------------------  ---------------------------
    Total                                      2.277ns (0.941ns logic, 1.336ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gt0_frame_check/read_counter_i_8 (FF)
  Destination:          gt0_frame_check/read_counter_i_8 (FF)
  Requirement:          6.510ns
  Data Path Delay:      2.293ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         gt0_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt0_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gt0_frame_check/read_counter_i_8 to gt0_frame_check/read_counter_i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y16.AQ      Tcko                  0.379   gt0_frame_check/read_counter_i<8>
                                                       gt0_frame_check/read_counter_i_8
    SLICE_X35Y14.C1      net (fanout=2)        0.684   gt0_frame_check/read_counter_i<8>
    SLICE_X35Y14.C       Tilo                  0.105   gt0_frame_check/read_counter_i<0>
                                                       gt0_frame_check/system_reset_r_read_counter_i[9]_OR_98_o_SW0
    SLICE_X35Y14.B6      net (fanout=1)        0.113   N74
    SLICE_X35Y14.B       Tilo                  0.105   gt0_frame_check/read_counter_i<0>
                                                       gt0_frame_check/system_reset_r_read_counter_i[9]_OR_98_o
    SLICE_X34Y16.SR      net (fanout=4)        0.555   gt0_frame_check/system_reset_r_read_counter_i[9]_OR_98_o
    SLICE_X34Y16.CLK     Tsrck                 0.352   gt0_frame_check/read_counter_i<8>
                                                       gt0_frame_check/read_counter_i_8
    -------------------------------------------------  ---------------------------
    Total                                      2.293ns (0.941ns logic, 1.352ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point gt0_frame_check/read_counter_i_0 (SLICE_X35Y14.A3), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gt0_frame_check/start_of_packet_detected_r (FF)
  Destination:          gt0_frame_check/read_counter_i_0 (FF)
  Requirement:          6.510ns
  Data Path Delay:      3.065ns (Levels of Logic = 3)
  Clock Path Skew:      0.034ns (0.764 - 0.730)
  Source Clock:         gt0_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt0_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gt0_frame_check/start_of_packet_detected_r to gt0_frame_check/read_counter_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y12.AQ      Tcko                  0.433   gt0_frame_check/start_of_packet_detected_r
                                                       gt0_frame_check/start_of_packet_detected_r
    SLICE_X36Y14.A1      net (fanout=12)       1.123   gt0_frame_check/start_of_packet_detected_r
    SLICE_X36Y14.A       Tilo                  0.105   gt0_frame_check/rx_data_ram_r<28>
                                                       gt0_frame_check/start_of_packet_detected_r_track_data_r_AND_39_o_inv1
    SLICE_X34Y14.AX      net (fanout=1)        0.279   gt0_frame_check/start_of_packet_detected_r_track_data_r_AND_39_o_inv
    SLICE_X34Y14.AMUX    Taxa                  0.536   gt0_frame_check/read_counter_i<3>
                                                       gt0_frame_check/Mcount_read_counter_i_cy<3>
    SLICE_X35Y14.A3      net (fanout=1)        0.514   gt0_frame_check/Mcount_read_counter_i
    SLICE_X35Y14.CLK     Tas                   0.075   gt0_frame_check/read_counter_i<0>
                                                       gt0_frame_check/read_counter_i_0_rstpot
                                                       gt0_frame_check/read_counter_i_0
    -------------------------------------------------  ---------------------------
    Total                                      3.065ns (1.149ns logic, 1.916ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gt0_frame_check/track_data_r (FF)
  Destination:          gt0_frame_check/read_counter_i_0 (FF)
  Requirement:          6.510ns
  Data Path Delay:      2.839ns (Levels of Logic = 3)
  Clock Path Skew:      0.035ns (0.764 - 0.729)
  Source Clock:         gt0_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt0_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gt0_frame_check/track_data_r to gt0_frame_check/read_counter_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y13.DQ      Tcko                  0.433   gt0_frame_check/track_data_r
                                                       gt0_frame_check/track_data_r
    SLICE_X36Y14.A5      net (fanout=16)       0.897   gt0_frame_check/track_data_r
    SLICE_X36Y14.A       Tilo                  0.105   gt0_frame_check/rx_data_ram_r<28>
                                                       gt0_frame_check/start_of_packet_detected_r_track_data_r_AND_39_o_inv1
    SLICE_X34Y14.AX      net (fanout=1)        0.279   gt0_frame_check/start_of_packet_detected_r_track_data_r_AND_39_o_inv
    SLICE_X34Y14.AMUX    Taxa                  0.536   gt0_frame_check/read_counter_i<3>
                                                       gt0_frame_check/Mcount_read_counter_i_cy<3>
    SLICE_X35Y14.A3      net (fanout=1)        0.514   gt0_frame_check/Mcount_read_counter_i
    SLICE_X35Y14.CLK     Tas                   0.075   gt0_frame_check/read_counter_i<0>
                                                       gt0_frame_check/read_counter_i_0_rstpot
                                                       gt0_frame_check/read_counter_i_0
    -------------------------------------------------  ---------------------------
    Total                                      2.839ns (1.149ns logic, 1.690ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gt0_frame_check/start_of_packet_detected_r (FF)
  Destination:          gt0_frame_check/read_counter_i_0 (FF)
  Requirement:          6.510ns
  Data Path Delay:      2.783ns (Levels of Logic = 2)
  Clock Path Skew:      0.034ns (0.764 - 0.730)
  Source Clock:         gt0_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt0_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gt0_frame_check/start_of_packet_detected_r to gt0_frame_check/read_counter_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y12.AQ      Tcko                  0.433   gt0_frame_check/start_of_packet_detected_r
                                                       gt0_frame_check/start_of_packet_detected_r
    SLICE_X34Y14.A1      net (fanout=12)       1.305   gt0_frame_check/start_of_packet_detected_r
    SLICE_X34Y14.AMUX    Topaa                 0.456   gt0_frame_check/read_counter_i<3>
                                                       gt0_frame_check/Mcount_read_counter_i_lut<0>
                                                       gt0_frame_check/Mcount_read_counter_i_cy<3>
    SLICE_X35Y14.A3      net (fanout=1)        0.514   gt0_frame_check/Mcount_read_counter_i
    SLICE_X35Y14.CLK     Tas                   0.075   gt0_frame_check/read_counter_i<0>
                                                       gt0_frame_check/read_counter_i_0_rstpot
                                                       gt0_frame_check/read_counter_i_0
    -------------------------------------------------  ---------------------------
    Total                                      2.783ns (0.964ns logic, 1.819ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point gt0_frame_check/read_counter_i_4 (SLICE_X34Y15.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gt0_frame_check/system_reset_r (FF)
  Destination:          gt0_frame_check/read_counter_i_4 (FF)
  Requirement:          6.510ns
  Data Path Delay:      3.024ns (Levels of Logic = 1)
  Clock Path Skew:      0.045ns (0.763 - 0.718)
  Source Clock:         gt0_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt0_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gt0_frame_check/system_reset_r to gt0_frame_check/read_counter_i_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y22.CQ      Tcko                  0.379   gt0_rxresetdone_r3
                                                       gt0_frame_check/system_reset_r
    SLICE_X35Y14.B2      net (fanout=13)       1.745   gt0_frame_check/system_reset_r
    SLICE_X35Y14.B       Tilo                  0.105   gt0_frame_check/read_counter_i<0>
                                                       gt0_frame_check/system_reset_r_read_counter_i[9]_OR_98_o
    SLICE_X34Y15.SR      net (fanout=4)        0.443   gt0_frame_check/system_reset_r_read_counter_i[9]_OR_98_o
    SLICE_X34Y15.CLK     Tsrck                 0.352   gt0_frame_check/read_counter_i<7>
                                                       gt0_frame_check/read_counter_i_4
    -------------------------------------------------  ---------------------------
    Total                                      3.024ns (0.836ns logic, 2.188ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gt0_frame_check/read_counter_i_8 (FF)
  Destination:          gt0_frame_check/read_counter_i_4 (FF)
  Requirement:          6.510ns
  Data Path Delay:      2.181ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.121 - 0.146)
  Source Clock:         gt0_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt0_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gt0_frame_check/read_counter_i_8 to gt0_frame_check/read_counter_i_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y16.AQ      Tcko                  0.379   gt0_frame_check/read_counter_i<8>
                                                       gt0_frame_check/read_counter_i_8
    SLICE_X35Y14.C1      net (fanout=2)        0.684   gt0_frame_check/read_counter_i<8>
    SLICE_X35Y14.C       Tilo                  0.105   gt0_frame_check/read_counter_i<0>
                                                       gt0_frame_check/system_reset_r_read_counter_i[9]_OR_98_o_SW0
    SLICE_X35Y14.B6      net (fanout=1)        0.113   N74
    SLICE_X35Y14.B       Tilo                  0.105   gt0_frame_check/read_counter_i<0>
                                                       gt0_frame_check/system_reset_r_read_counter_i[9]_OR_98_o
    SLICE_X34Y15.SR      net (fanout=4)        0.443   gt0_frame_check/system_reset_r_read_counter_i[9]_OR_98_o
    SLICE_X34Y15.CLK     Tsrck                 0.352   gt0_frame_check/read_counter_i<7>
                                                       gt0_frame_check/read_counter_i_4
    -------------------------------------------------  ---------------------------
    Total                                      2.181ns (0.941ns logic, 1.240ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gt0_frame_check/read_counter_i_4 (FF)
  Destination:          gt0_frame_check/read_counter_i_4 (FF)
  Requirement:          6.510ns
  Data Path Delay:      2.165ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         gt0_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt0_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gt0_frame_check/read_counter_i_4 to gt0_frame_check/read_counter_i_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y15.AQ      Tcko                  0.379   gt0_frame_check/read_counter_i<7>
                                                       gt0_frame_check/read_counter_i_4
    SLICE_X35Y14.C2      net (fanout=2)        0.668   gt0_frame_check/read_counter_i<4>
    SLICE_X35Y14.C       Tilo                  0.105   gt0_frame_check/read_counter_i<0>
                                                       gt0_frame_check/system_reset_r_read_counter_i[9]_OR_98_o_SW0
    SLICE_X35Y14.B6      net (fanout=1)        0.113   N74
    SLICE_X35Y14.B       Tilo                  0.105   gt0_frame_check/read_counter_i<0>
                                                       gt0_frame_check/system_reset_r_read_counter_i[9]_OR_98_o
    SLICE_X34Y15.SR      net (fanout=4)        0.443   gt0_frame_check/system_reset_r_read_counter_i[9]_OR_98_o
    SLICE_X34Y15.CLK     Tsrck                 0.352   gt0_frame_check/read_counter_i<7>
                                                       gt0_frame_check/read_counter_i_4
    -------------------------------------------------  ---------------------------
    Total                                      2.165ns (0.941ns logic, 1.224ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gt0_rxusrclk_i = PERIOD TIMEGRP "gt0_rxusrclk_i" 6.51 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point gt0_frame_check/rx_data_r3_3 (SLICE_X48Y12.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gt0_frame_check/rx_data_r2_3 (FF)
  Destination:          gt0_frame_check/rx_data_r3_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.138ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         gt0_rxusrclk_i rising at 6.510ns
  Destination Clock:    gt0_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gt0_frame_check/rx_data_r2_3 to gt0_frame_check/rx_data_r3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y12.DQ      Tcko                  0.141   gt0_frame_check/rx_data_r2<3>
                                                       gt0_frame_check/rx_data_r2_3
    SLICE_X48Y12.D5      net (fanout=1)        0.079   gt0_frame_check/rx_data_r2<3>
    SLICE_X48Y12.CLK     Tah         (-Th)     0.082   gt0_frame_check/rx_data_r3<11>
                                                       gt0_frame_check/Mmux_rx_data_r2[15]_rx_data_r[7]_mux_5_OUT101
                                                       gt0_frame_check/rx_data_r3_3
    -------------------------------------------------  ---------------------------
    Total                                      0.138ns (0.059ns logic, 0.079ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point gt0_frame_check/rx_data_r3_0 (SLICE_X48Y12.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.139ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gt0_frame_check/rx_data_r2_0 (FF)
  Destination:          gt0_frame_check/rx_data_r3_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.152ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         gt0_rxusrclk_i rising at 6.510ns
  Destination Clock:    gt0_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gt0_frame_check/rx_data_r2_0 to gt0_frame_check/rx_data_r3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y12.AQ      Tcko                  0.141   gt0_frame_check/rx_data_r2<3>
                                                       gt0_frame_check/rx_data_r2_0
    SLICE_X48Y12.A5      net (fanout=1)        0.086   gt0_frame_check/rx_data_r2<0>
    SLICE_X48Y12.CLK     Tah         (-Th)     0.075   gt0_frame_check/rx_data_r3<11>
                                                       gt0_frame_check/Mmux_rx_data_r2[15]_rx_data_r[7]_mux_5_OUT17
                                                       gt0_frame_check/rx_data_r3_0
    -------------------------------------------------  ---------------------------
    Total                                      0.152ns (0.066ns logic, 0.086ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point gt0_frame_check/rxctrl_r3_1 (SLICE_X47Y10.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.158ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gt0_frame_check/rxctrl_r2_1 (FF)
  Destination:          gt0_frame_check/rxctrl_r3_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.174ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.085 - 0.069)
  Source Clock:         gt0_rxusrclk_i rising at 6.510ns
  Destination Clock:    gt0_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gt0_frame_check/rxctrl_r2_1 to gt0_frame_check/rxctrl_r3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y10.BQ      Tcko                  0.141   gt0_frame_check/rxctrl_r2<1>
                                                       gt0_frame_check/rxctrl_r2_1
    SLICE_X47Y10.BX      net (fanout=1)        0.099   gt0_frame_check/rxctrl_r2<1>
    SLICE_X47Y10.CLK     Tckdi       (-Th)     0.066   gt0_frame_check/rxctrl_r3<1>
                                                       gt0_frame_check/rxctrl_r3_1
    -------------------------------------------------  ---------------------------
    Total                                      0.174ns (0.075ns logic, 0.099ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gt0_rxusrclk_i = PERIOD TIMEGRP "gt0_rxusrclk_i" 6.51 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.480ns (period - min period limit)
  Period: 6.510ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK)
  Physical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i/RXUSRCLK
  Logical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i/RXUSRCLK
  Location pin: GTPE2_CHANNEL_X0Y1.RXUSRCLK
  Clock network: gt0_rxusrclk_i
--------------------------------------------------------------------------------
Slack: 3.480ns (period - min period limit)
  Period: 6.510ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK2)
  Physical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i/RXUSRCLK2
  Logical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i/RXUSRCLK2
  Location pin: GTPE2_CHANNEL_X0Y1.RXUSRCLK2
  Clock network: gt0_rxusrclk_i
--------------------------------------------------------------------------------
Slack: 4.802ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.510ns
  Low pulse: 3.255ns
  Low pulse limit: 0.854ns (Tmpw)
  Physical resource: gt0_frame_check/track_data_r3/CLK
  Logical resource: gt0_frame_check/Mshreg_track_data_r3/CLK
  Location pin: SLICE_X36Y15.CLK
  Clock network: gt0_rxusrclk_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gt1_rxusrclk_i = PERIOD TIMEGRP "gt1_rxusrclk_i" 6.51 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 870 paths analyzed, 399 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.306ns.
--------------------------------------------------------------------------------

Paths for end point gt1_frame_check/sel (SLICE_X51Y5.C5), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gt1_frame_check/rx_data_r_4 (FF)
  Destination:          gt1_frame_check/sel (FF)
  Requirement:          6.510ns
  Data Path Delay:      5.117ns (Levels of Logic = 3)
  Clock Path Skew:      -0.117ns (1.192 - 1.309)
  Source Clock:         gt1_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt1_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gt1_frame_check/rx_data_r_4 to gt1_frame_check/sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y11.AQ     Tcko                  0.379   gt1_frame_check/rx_data_r<7>
                                                       gt1_frame_check/rx_data_r_4
    SLICE_X49Y6.A4       net (fanout=3)        3.733   gt1_frame_check/rx_data_r<4>
    SLICE_X49Y6.A        Tilo                  0.105   gt1_frame_check/rx_data_r2<15>
                                                       gt1_frame_check/rx_data_r[7]_PWR_55_o_equal_22_o<7>_SW1
    SLICE_X51Y5.B5       net (fanout=1)        0.345   N112
    SLICE_X51Y5.B        Tilo                  0.105   gt1_frame_check/sel
                                                       gt1_frame_check/sel_rstpot
    SLICE_X51Y5.C5       net (fanout=1)        0.377   gt1_frame_check/sel_rstpot
    SLICE_X51Y5.CLK      Tas                   0.073   gt1_frame_check/sel
                                                       gt1_frame_check/sel_rstpot1
                                                       gt1_frame_check/sel
    -------------------------------------------------  ---------------------------
    Total                                      5.117ns (0.662ns logic, 4.455ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gt1_frame_check/rx_data_r_10 (FF)
  Destination:          gt1_frame_check/sel (FF)
  Requirement:          6.510ns
  Data Path Delay:      5.079ns (Levels of Logic = 3)
  Clock Path Skew:      -0.120ns (1.192 - 1.312)
  Source Clock:         gt1_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt1_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gt1_frame_check/rx_data_r_10 to gt1_frame_check/sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y7.CQ      Tcko                  0.379   gt1_frame_check/rx_data_r<11>
                                                       gt1_frame_check/rx_data_r_10
    SLICE_X49Y6.D6       net (fanout=2)        3.692   gt1_frame_check/rx_data_r<10>
    SLICE_X49Y6.D        Tilo                  0.105   gt1_frame_check/rx_data_r2<15>
                                                       gt1_frame_check/_n0193_inv1
    SLICE_X51Y5.B6       net (fanout=1)        0.348   gt1_frame_check/_n0193_inv1
    SLICE_X51Y5.B        Tilo                  0.105   gt1_frame_check/sel
                                                       gt1_frame_check/sel_rstpot
    SLICE_X51Y5.C5       net (fanout=1)        0.377   gt1_frame_check/sel_rstpot
    SLICE_X51Y5.CLK      Tas                   0.073   gt1_frame_check/sel
                                                       gt1_frame_check/sel_rstpot1
                                                       gt1_frame_check/sel
    -------------------------------------------------  ---------------------------
    Total                                      5.079ns (0.662ns logic, 4.417ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gt1_frame_check/rx_data_r_11 (FF)
  Destination:          gt1_frame_check/sel (FF)
  Requirement:          6.510ns
  Data Path Delay:      4.988ns (Levels of Logic = 3)
  Clock Path Skew:      -0.120ns (1.192 - 1.312)
  Source Clock:         gt1_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt1_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gt1_frame_check/rx_data_r_11 to gt1_frame_check/sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y7.DQ      Tcko                  0.379   gt1_frame_check/rx_data_r<11>
                                                       gt1_frame_check/rx_data_r_11
    SLICE_X49Y6.D5       net (fanout=2)        3.601   gt1_frame_check/rx_data_r<11>
    SLICE_X49Y6.D        Tilo                  0.105   gt1_frame_check/rx_data_r2<15>
                                                       gt1_frame_check/_n0193_inv1
    SLICE_X51Y5.B6       net (fanout=1)        0.348   gt1_frame_check/_n0193_inv1
    SLICE_X51Y5.B        Tilo                  0.105   gt1_frame_check/sel
                                                       gt1_frame_check/sel_rstpot
    SLICE_X51Y5.C5       net (fanout=1)        0.377   gt1_frame_check/sel_rstpot
    SLICE_X51Y5.CLK      Tas                   0.073   gt1_frame_check/sel
                                                       gt1_frame_check/sel_rstpot1
                                                       gt1_frame_check/sel
    -------------------------------------------------  ---------------------------
    Total                                      4.988ns (0.662ns logic, 4.326ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Paths for end point gt1_frame_check/rx_data_r_11 (SLICE_X115Y7.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i (OTHER)
  Destination:          gt1_frame_check/rx_data_r_11 (FF)
  Requirement:          6.510ns
  Data Path Delay:      4.817ns (Levels of Logic = 0)
  Clock Path Skew:      -0.306ns (1.210 - 1.516)
  Source Clock:         gt1_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt1_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i to gt1_frame_check/rx_data_r_11
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y0.RXDATA11 Tgtpcko_RXDATA        0.955   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i
                                                              jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i
    SLICE_X115Y7.DX             net (fanout=1)        3.823   gt1_rxdata_i<11>
    SLICE_X115Y7.CLK            Tdick                 0.039   gt1_frame_check/rx_data_r<11>
                                                              gt1_frame_check/rx_data_r_11
    --------------------------------------------------------  ---------------------------
    Total                                             4.817ns (0.994ns logic, 3.823ns route)
                                                              (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point gt1_frame_check/rx_data_r_9 (SLICE_X115Y6.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i (OTHER)
  Destination:          gt1_frame_check/rx_data_r_9 (FF)
  Requirement:          6.510ns
  Data Path Delay:      4.687ns (Levels of Logic = 0)
  Clock Path Skew:      -0.306ns (1.210 - 1.516)
  Source Clock:         gt1_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt1_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i to gt1_frame_check/rx_data_r_9
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y0.RXDATA9 Tgtpcko_RXDATA        0.955   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i
                                                             jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i
    SLICE_X115Y6.BX            net (fanout=1)        3.673   gt1_rxdata_i<9>
    SLICE_X115Y6.CLK           Tdick                 0.059   gt1_frame_check/rx_data_r<9>
                                                             gt1_frame_check/rx_data_r_9
    -------------------------------------------------------  ---------------------------
    Total                                            4.687ns (1.014ns logic, 3.673ns route)
                                                             (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gt1_rxusrclk_i = PERIOD TIMEGRP "gt1_rxusrclk_i" 6.51 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point gt1_frame_check/Mshreg_rx_data_r_track_12 (SLICE_X48Y6.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gt1_frame_check/rx_data_r3_12 (FF)
  Destination:          gt1_frame_check/Mshreg_rx_data_r_track_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.161ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.337 - 0.300)
  Source Clock:         gt1_rxusrclk_i rising at 6.510ns
  Destination Clock:    gt1_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gt1_frame_check/rx_data_r3_12 to gt1_frame_check/Mshreg_rx_data_r_track_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y6.AQ       Tcko                  0.141   gt1_frame_check/rx_data_r3<15>
                                                       gt1_frame_check/rx_data_r3_12
    SLICE_X48Y6.AX       net (fanout=1)        0.122   gt1_frame_check/rx_data_r3<12>
    SLICE_X48Y6.CLK      Tdh         (-Th)     0.102   gt1_frame_check/rx_data_r_track_151
                                                       gt1_frame_check/Mshreg_rx_data_r_track_12
    -------------------------------------------------  ---------------------------
    Total                                      0.161ns (0.039ns logic, 0.122ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point gt1_frame_check/Mshreg_rx_data_r_track_14 (SLICE_X48Y6.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.131ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gt1_frame_check/rx_data_r3_14 (FF)
  Destination:          gt1_frame_check/Mshreg_rx_data_r_track_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.168ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.337 - 0.300)
  Source Clock:         gt1_rxusrclk_i rising at 6.510ns
  Destination Clock:    gt1_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gt1_frame_check/rx_data_r3_14 to gt1_frame_check/Mshreg_rx_data_r_track_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y6.CQ       Tcko                  0.141   gt1_frame_check/rx_data_r3<15>
                                                       gt1_frame_check/rx_data_r3_14
    SLICE_X48Y6.CX       net (fanout=1)        0.121   gt1_frame_check/rx_data_r3<14>
    SLICE_X48Y6.CLK      Tdh         (-Th)     0.094   gt1_frame_check/rx_data_r_track_151
                                                       gt1_frame_check/Mshreg_rx_data_r_track_14
    -------------------------------------------------  ---------------------------
    Total                                      0.168ns (0.047ns logic, 0.121ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Paths for end point gt1_frame_check/Mshreg_rx_data_r_track_0 (SLICE_X48Y5.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.145ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gt1_frame_check/rx_data_r3_0 (FF)
  Destination:          gt1_frame_check/Mshreg_rx_data_r_track_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.162ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.087 - 0.070)
  Source Clock:         gt1_rxusrclk_i rising at 6.510ns
  Destination Clock:    gt1_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gt1_frame_check/rx_data_r3_0 to gt1_frame_check/Mshreg_rx_data_r_track_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y7.AQ       Tcko                  0.141   gt1_frame_check/rx_data_r3<11>
                                                       gt1_frame_check/rx_data_r3_0
    SLICE_X48Y5.AX       net (fanout=2)        0.123   gt1_frame_check/rx_data_r3<0>
    SLICE_X48Y5.CLK      Tdh         (-Th)     0.102   gt1_frame_check/rx_data_r_track_41
                                                       gt1_frame_check/Mshreg_rx_data_r_track_0
    -------------------------------------------------  ---------------------------
    Total                                      0.162ns (0.039ns logic, 0.123ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gt1_rxusrclk_i = PERIOD TIMEGRP "gt1_rxusrclk_i" 6.51 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.480ns (period - min period limit)
  Period: 6.510ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK)
  Physical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i/RXUSRCLK
  Logical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i/RXUSRCLK
  Location pin: GTPE2_CHANNEL_X0Y0.RXUSRCLK
  Clock network: gt1_rxusrclk_i
--------------------------------------------------------------------------------
Slack: 3.480ns (period - min period limit)
  Period: 6.510ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK2)
  Physical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i/RXUSRCLK2
  Logical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i/RXUSRCLK2
  Location pin: GTPE2_CHANNEL_X0Y0.RXUSRCLK2
  Clock network: gt1_rxusrclk_i
--------------------------------------------------------------------------------
Slack: 4.802ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.510ns
  Low pulse: 3.255ns
  Low pulse limit: 0.854ns (Tmpw)
  Physical resource: gt1_frame_check/track_data_r3/CLK
  Logical resource: gt1_frame_check/Mshreg_track_data_r3/CLK
  Location pin: SLICE_X44Y6.CLK
  Clock network: gt1_rxusrclk_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gt2_rxusrclk_i = PERIOD TIMEGRP "gt2_rxusrclk_i" 6.51 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 870 paths analyzed, 399 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.970ns.
--------------------------------------------------------------------------------

Paths for end point gt2_frame_check/sel (SLICE_X50Y32.C5), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gt2_frame_check/rxctrl_r_1 (FF)
  Destination:          gt2_frame_check/sel (FF)
  Requirement:          6.510ns
  Data Path Delay:      3.898ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         gt2_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt2_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gt2_frame_check/rxctrl_r_1 to gt2_frame_check/sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y32.BMUX    Tshcko                0.482   gt2_frame_check/sel
                                                       gt2_frame_check/rxctrl_r_1
    SLICE_X73Y50.D5      net (fanout=2)        1.281   gt2_frame_check/rxctrl_r<1>
    SLICE_X73Y50.D       Tilo                  0.105   gt2_frame_check/_n0193_inv1
                                                       gt2_frame_check/_n0193_inv1
    SLICE_X50Y32.B4      net (fanout=1)        1.491   gt2_frame_check/_n0193_inv1
    SLICE_X50Y32.B       Tilo                  0.105   gt2_frame_check/sel
                                                       gt2_frame_check/sel_rstpot
    SLICE_X50Y32.C5      net (fanout=1)        0.361   gt2_frame_check/sel_rstpot
    SLICE_X50Y32.CLK     Tas                   0.073   gt2_frame_check/sel
                                                       gt2_frame_check/sel_rstpot1
                                                       gt2_frame_check/sel
    -------------------------------------------------  ---------------------------
    Total                                      3.898ns (0.765ns logic, 3.133ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gt2_frame_check/rx_data_r_13 (FF)
  Destination:          gt2_frame_check/sel (FF)
  Requirement:          6.510ns
  Data Path Delay:      3.260ns (Levels of Logic = 3)
  Clock Path Skew:      0.051ns (1.322 - 1.271)
  Source Clock:         gt2_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt2_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gt2_frame_check/rx_data_r_13 to gt2_frame_check/sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y50.BQ      Tcko                  0.433   gt2_frame_check/rx_data_r<15>
                                                       gt2_frame_check/rx_data_r_13
    SLICE_X73Y50.D2      net (fanout=2)        0.692   gt2_frame_check/rx_data_r<13>
    SLICE_X73Y50.D       Tilo                  0.105   gt2_frame_check/_n0193_inv1
                                                       gt2_frame_check/_n0193_inv1
    SLICE_X50Y32.B4      net (fanout=1)        1.491   gt2_frame_check/_n0193_inv1
    SLICE_X50Y32.B       Tilo                  0.105   gt2_frame_check/sel
                                                       gt2_frame_check/sel_rstpot
    SLICE_X50Y32.C5      net (fanout=1)        0.361   gt2_frame_check/sel_rstpot
    SLICE_X50Y32.CLK     Tas                   0.073   gt2_frame_check/sel
                                                       gt2_frame_check/sel_rstpot1
                                                       gt2_frame_check/sel
    -------------------------------------------------  ---------------------------
    Total                                      3.260ns (0.716ns logic, 2.544ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gt2_frame_check/rx_data_r_10 (FF)
  Destination:          gt2_frame_check/sel (FF)
  Requirement:          6.510ns
  Data Path Delay:      3.190ns (Levels of Logic = 3)
  Clock Path Skew:      0.047ns (1.322 - 1.275)
  Source Clock:         gt2_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt2_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gt2_frame_check/rx_data_r_10 to gt2_frame_check/sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y50.CQ      Tcko                  0.379   gt2_frame_check/rx_data_r<11>
                                                       gt2_frame_check/rx_data_r_10
    SLICE_X73Y50.D1      net (fanout=2)        0.676   gt2_frame_check/rx_data_r<10>
    SLICE_X73Y50.D       Tilo                  0.105   gt2_frame_check/_n0193_inv1
                                                       gt2_frame_check/_n0193_inv1
    SLICE_X50Y32.B4      net (fanout=1)        1.491   gt2_frame_check/_n0193_inv1
    SLICE_X50Y32.B       Tilo                  0.105   gt2_frame_check/sel
                                                       gt2_frame_check/sel_rstpot
    SLICE_X50Y32.C5      net (fanout=1)        0.361   gt2_frame_check/sel_rstpot
    SLICE_X50Y32.CLK     Tas                   0.073   gt2_frame_check/sel
                                                       gt2_frame_check/sel_rstpot1
                                                       gt2_frame_check/sel
    -------------------------------------------------  ---------------------------
    Total                                      3.190ns (0.662ns logic, 2.528ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point gt2_frame_check/rx_data_r_13 (SLICE_X74Y50.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i (OTHER)
  Destination:          gt2_frame_check/rx_data_r_13 (FF)
  Requirement:          6.510ns
  Data Path Delay:      2.618ns (Levels of Logic = 0)
  Clock Path Skew:      -0.487ns (1.167 - 1.654)
  Source Clock:         gt2_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt2_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i to gt2_frame_check/rx_data_r_13
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y2.RXDATA13 Tgtpcko_RXDATA        0.955   jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i
                                                              jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i
    SLICE_X74Y50.BX             net (fanout=1)        1.636   gt2_rxdata_i<13>
    SLICE_X74Y50.CLK            Tdick                 0.027   gt2_frame_check/rx_data_r<15>
                                                              gt2_frame_check/rx_data_r_13
    --------------------------------------------------------  ---------------------------
    Total                                             2.618ns (0.982ns logic, 1.636ns route)
                                                              (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point gt2_frame_check/rx_data_r_15 (SLICE_X74Y50.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i (OTHER)
  Destination:          gt2_frame_check/rx_data_r_15 (FF)
  Requirement:          6.510ns
  Data Path Delay:      2.564ns (Levels of Logic = 0)
  Clock Path Skew:      -0.487ns (1.167 - 1.654)
  Source Clock:         gt2_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt2_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i to gt2_frame_check/rx_data_r_15
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y2.RXDATA15 Tgtpcko_RXDATA        0.955   jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i
                                                              jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i
    SLICE_X74Y50.DX             net (fanout=1)        1.597   gt2_rxdata_i<15>
    SLICE_X74Y50.CLK            Tdick                 0.012   gt2_frame_check/rx_data_r<15>
                                                              gt2_frame_check/rx_data_r_15
    --------------------------------------------------------  ---------------------------
    Total                                             2.564ns (0.967ns logic, 1.597ns route)
                                                              (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gt2_rxusrclk_i = PERIOD TIMEGRP "gt2_rxusrclk_i" 6.51 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point gt2_frame_check/Mshreg_rx_data_r_track_13 (SLICE_X48Y30.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gt2_frame_check/rx_data_r3_13 (FF)
  Destination:          gt2_frame_check/Mshreg_rx_data_r_track_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.150ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.327 - 0.291)
  Source Clock:         gt2_rxusrclk_i rising at 6.510ns
  Destination Clock:    gt2_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gt2_frame_check/rx_data_r3_13 to gt2_frame_check/Mshreg_rx_data_r_track_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y29.BQ      Tcko                  0.141   gt2_frame_check/rx_data_r3<15>
                                                       gt2_frame_check/rx_data_r3_13
    SLICE_X48Y30.BX      net (fanout=1)        0.118   gt2_frame_check/rx_data_r3<13>
    SLICE_X48Y30.CLK     Tdh         (-Th)     0.109   gt2_frame_check/rx_data_r_track_151
                                                       gt2_frame_check/Mshreg_rx_data_r_track_13
    -------------------------------------------------  ---------------------------
    Total                                      0.150ns (0.032ns logic, 0.118ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point gt2_frame_check/Mshreg_rx_data_r_track_15 (SLICE_X48Y30.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.117ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gt2_frame_check/rx_data_r3_15 (FF)
  Destination:          gt2_frame_check/Mshreg_rx_data_r_track_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.153ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.327 - 0.291)
  Source Clock:         gt2_rxusrclk_i rising at 6.510ns
  Destination Clock:    gt2_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gt2_frame_check/rx_data_r3_15 to gt2_frame_check/Mshreg_rx_data_r_track_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y29.DQ      Tcko                  0.141   gt2_frame_check/rx_data_r3<15>
                                                       gt2_frame_check/rx_data_r3_15
    SLICE_X48Y30.DX      net (fanout=1)        0.120   gt2_frame_check/rx_data_r3<15>
    SLICE_X48Y30.CLK     Tdh         (-Th)     0.108   gt2_frame_check/rx_data_r_track_151
                                                       gt2_frame_check/Mshreg_rx_data_r_track_15
    -------------------------------------------------  ---------------------------
    Total                                      0.153ns (0.033ns logic, 0.120ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Paths for end point gt2_frame_check/Mshreg_rx_data_r_track_8 (SLICE_X46Y27.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.161ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gt2_frame_check/rx_data_r3_8 (FF)
  Destination:          gt2_frame_check/Mshreg_rx_data_r_track_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.195ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.324 - 0.290)
  Source Clock:         gt2_rxusrclk_i rising at 6.510ns
  Destination Clock:    gt2_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gt2_frame_check/rx_data_r3_8 to gt2_frame_check/Mshreg_rx_data_r_track_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y27.AMUX    Tshcko                0.182   gt2_frame_check/rx_data_r3<11>
                                                       gt2_frame_check/rx_data_r3_8
    SLICE_X46Y27.DX      net (fanout=1)        0.121   gt2_frame_check/rx_data_r3<8>
    SLICE_X46Y27.CLK     Tdh         (-Th)     0.108   gt2_frame_check/rx_data_r_track_81
                                                       gt2_frame_check/Mshreg_rx_data_r_track_8
    -------------------------------------------------  ---------------------------
    Total                                      0.195ns (0.074ns logic, 0.121ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gt2_rxusrclk_i = PERIOD TIMEGRP "gt2_rxusrclk_i" 6.51 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.480ns (period - min period limit)
  Period: 6.510ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK)
  Physical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i/RXUSRCLK
  Logical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i/RXUSRCLK
  Location pin: GTPE2_CHANNEL_X0Y2.RXUSRCLK
  Clock network: gt2_rxusrclk_i
--------------------------------------------------------------------------------
Slack: 3.480ns (period - min period limit)
  Period: 6.510ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK2)
  Physical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i/RXUSRCLK2
  Logical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i/RXUSRCLK2
  Location pin: GTPE2_CHANNEL_X0Y2.RXUSRCLK2
  Clock network: gt2_rxusrclk_i
--------------------------------------------------------------------------------
Slack: 4.802ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.510ns
  Low pulse: 3.255ns
  Low pulse limit: 0.854ns (Tmpw)
  Physical resource: gt2_frame_check/rx_data_r_track_81/CLK
  Logical resource: gt2_frame_check/Mshreg_rx_data_r_track_5/CLK
  Location pin: SLICE_X46Y27.CLK
  Clock network: gt2_rxusrclk_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gt3_rxusrclk_i = PERIOD TIMEGRP "gt3_rxusrclk_i" 6.51 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 870 paths analyzed, 399 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.668ns.
--------------------------------------------------------------------------------

Paths for end point gt3_rxresetdone_r (SLICE_X58Y50.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i (OTHER)
  Destination:          gt3_rxresetdone_r (FF)
  Requirement:          6.510ns
  Data Path Delay:      3.114ns (Levels of Logic = 1)
  Clock Path Skew:      -0.482ns (1.179 - 1.661)
  Source Clock:         gt3_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt3_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i to gt3_rxresetdone_r
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y3.RXRESETDONE Tgtpcko_RXRESETDONE   0.951   jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i
                                                                 jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i
    SLICE_X58Y50.A1                net (fanout=4)        1.315   gt3_rxresetdone_i
    SLICE_X58Y50.A                 Tilo                  0.105   gt3_rxresetdone_r
                                                                 gt3_rxresetdone_i_inv1_INV_0
    SLICE_X58Y50.SR                net (fanout=2)        0.412   gt3_rxresetdone_i_inv
    SLICE_X58Y50.CLK               Trck                  0.331   gt3_rxresetdone_r
                                                                 gt3_rxresetdone_r
    -----------------------------------------------------------  ---------------------------
    Total                                                3.114ns (1.387ns logic, 1.727ns route)
                                                                 (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Paths for end point gt3_rxresetdone_r2 (SLICE_X59Y50.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i (OTHER)
  Destination:          gt3_rxresetdone_r2 (FF)
  Requirement:          6.510ns
  Data Path Delay:      3.111ns (Levels of Logic = 1)
  Clock Path Skew:      -0.482ns (1.179 - 1.661)
  Source Clock:         gt3_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt3_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i to gt3_rxresetdone_r2
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y3.RXRESETDONE Tgtpcko_RXRESETDONE   0.951   jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i
                                                                 jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i
    SLICE_X58Y50.A1                net (fanout=4)        1.315   gt3_rxresetdone_i
    SLICE_X58Y50.A                 Tilo                  0.105   gt3_rxresetdone_r
                                                                 gt3_rxresetdone_i_inv1_INV_0
    SLICE_X59Y50.SR                net (fanout=2)        0.409   gt3_rxresetdone_i_inv
    SLICE_X59Y50.CLK               Trck                  0.331   gt3_rxresetdone_r2
                                                                 gt3_rxresetdone_r2
    -----------------------------------------------------------  ---------------------------
    Total                                                3.111ns (1.387ns logic, 1.724ns route)
                                                                 (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point gt3_frame_check/read_counter_i_0 (SLICE_X59Y69.A3), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gt3_frame_check/track_data_r (FF)
  Destination:          gt3_frame_check/read_counter_i_0 (FF)
  Requirement:          6.510ns
  Data Path Delay:      3.107ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.668 - 0.717)
  Source Clock:         gt3_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt3_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gt3_frame_check/track_data_r to gt3_frame_check/read_counter_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y56.AQ      Tcko                  0.379   gt3_frame_check/track_data_r
                                                       gt3_frame_check/track_data_r
    SLICE_X58Y68.A2      net (fanout=16)       1.238   gt3_frame_check/track_data_r
    SLICE_X58Y68.A       Tilo                  0.105   gt3_frame_check/start_of_packet_detected_r_track_data_r_AND_39_o_inv
                                                       gt3_frame_check/start_of_packet_detected_r_track_data_r_AND_39_o_inv1
    SLICE_X58Y69.AX      net (fanout=1)        0.260   gt3_frame_check/start_of_packet_detected_r_track_data_r_AND_39_o_inv
    SLICE_X58Y69.AMUX    Taxa                  0.536   gt3_frame_check/read_counter_i<3>
                                                       gt3_frame_check/Mcount_read_counter_i_cy<3>
    SLICE_X59Y69.A3      net (fanout=1)        0.514   gt3_frame_check/Mcount_read_counter_i
    SLICE_X59Y69.CLK     Tas                   0.075   gt3_frame_check/read_counter_i<0>
                                                       gt3_frame_check/read_counter_i_0_rstpot
                                                       gt3_frame_check/read_counter_i_0
    -------------------------------------------------  ---------------------------
    Total                                      3.107ns (1.095ns logic, 2.012ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gt3_frame_check/start_of_packet_detected_r (FF)
  Destination:          gt3_frame_check/read_counter_i_0 (FF)
  Requirement:          6.510ns
  Data Path Delay:      2.991ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.668 - 0.714)
  Source Clock:         gt3_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt3_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gt3_frame_check/start_of_packet_detected_r to gt3_frame_check/read_counter_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y61.AQ      Tcko                  0.379   gt3_frame_check/start_of_packet_detected_r
                                                       gt3_frame_check/start_of_packet_detected_r
    SLICE_X58Y68.A1      net (fanout=12)       1.122   gt3_frame_check/start_of_packet_detected_r
    SLICE_X58Y68.A       Tilo                  0.105   gt3_frame_check/start_of_packet_detected_r_track_data_r_AND_39_o_inv
                                                       gt3_frame_check/start_of_packet_detected_r_track_data_r_AND_39_o_inv1
    SLICE_X58Y69.AX      net (fanout=1)        0.260   gt3_frame_check/start_of_packet_detected_r_track_data_r_AND_39_o_inv
    SLICE_X58Y69.AMUX    Taxa                  0.536   gt3_frame_check/read_counter_i<3>
                                                       gt3_frame_check/Mcount_read_counter_i_cy<3>
    SLICE_X59Y69.A3      net (fanout=1)        0.514   gt3_frame_check/Mcount_read_counter_i
    SLICE_X59Y69.CLK     Tas                   0.075   gt3_frame_check/read_counter_i<0>
                                                       gt3_frame_check/read_counter_i_0_rstpot
                                                       gt3_frame_check/read_counter_i_0
    -------------------------------------------------  ---------------------------
    Total                                      2.991ns (1.095ns logic, 1.896ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gt3_frame_check/start_of_packet_detected_r (FF)
  Destination:          gt3_frame_check/read_counter_i_0 (FF)
  Requirement:          6.510ns
  Data Path Delay:      2.680ns (Levels of Logic = 2)
  Clock Path Skew:      -0.046ns (0.668 - 0.714)
  Source Clock:         gt3_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt3_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gt3_frame_check/start_of_packet_detected_r to gt3_frame_check/read_counter_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y61.AQ      Tcko                  0.379   gt3_frame_check/start_of_packet_detected_r
                                                       gt3_frame_check/start_of_packet_detected_r
    SLICE_X58Y69.A1      net (fanout=12)       1.256   gt3_frame_check/start_of_packet_detected_r
    SLICE_X58Y69.AMUX    Topaa                 0.456   gt3_frame_check/read_counter_i<3>
                                                       gt3_frame_check/Mcount_read_counter_i_lut<0>
                                                       gt3_frame_check/Mcount_read_counter_i_cy<3>
    SLICE_X59Y69.A3      net (fanout=1)        0.514   gt3_frame_check/Mcount_read_counter_i
    SLICE_X59Y69.CLK     Tas                   0.075   gt3_frame_check/read_counter_i<0>
                                                       gt3_frame_check/read_counter_i_0_rstpot
                                                       gt3_frame_check/read_counter_i_0
    -------------------------------------------------  ---------------------------
    Total                                      2.680ns (0.910ns logic, 1.770ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gt3_rxusrclk_i = PERIOD TIMEGRP "gt3_rxusrclk_i" 6.51 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point gt3_frame_check/Mshreg_rx_data_r_track_8 (SLICE_X64Y63.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.223ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gt3_frame_check/rx_data_r3_8 (FF)
  Destination:          gt3_frame_check/Mshreg_rx_data_r_track_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.255ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.321 - 0.289)
  Source Clock:         gt3_rxusrclk_i rising at 6.510ns
  Destination Clock:    gt3_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gt3_frame_check/rx_data_r3_8 to gt3_frame_check/Mshreg_rx_data_r_track_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y59.AMUX    Tshcko                0.182   gt3_frame_check/rx_data_r3<11>
                                                       gt3_frame_check/rx_data_r3_8
    SLICE_X64Y63.DX      net (fanout=1)        0.181   gt3_frame_check/rx_data_r3<8>
    SLICE_X64Y63.CLK     Tdh         (-Th)     0.108   gt3_frame_check/rx_data_r_track_81
                                                       gt3_frame_check/Mshreg_rx_data_r_track_8
    -------------------------------------------------  ---------------------------
    Total                                      0.255ns (0.074ns logic, 0.181ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point gt3_rxresetdone_r2 (SLICE_X59Y50.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.231ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gt3_rxresetdone_r (FF)
  Destination:          gt3_rxresetdone_r2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.244ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         gt3_rxusrclk_i rising at 6.510ns
  Destination Clock:    gt3_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gt3_rxresetdone_r to gt3_rxresetdone_r2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y50.AQ      Tcko                  0.141   gt3_rxresetdone_r
                                                       gt3_rxresetdone_r
    SLICE_X59Y50.AX      net (fanout=1)        0.173   gt3_rxresetdone_r
    SLICE_X59Y50.CLK     Tckdi       (-Th)     0.070   gt3_rxresetdone_r2
                                                       gt3_rxresetdone_r2
    -------------------------------------------------  ---------------------------
    Total                                      0.244ns (0.071ns logic, 0.173ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point gt3_frame_check/rx_data_r_track_8 (SLICE_X62Y67.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.233ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gt3_frame_check/rx_data_r_track_81 (FF)
  Destination:          gt3_frame_check/rx_data_r_track_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.267ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.319 - 0.285)
  Source Clock:         gt3_rxusrclk_i rising at 6.510ns
  Destination Clock:    gt3_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gt3_frame_check/rx_data_r_track_81 to gt3_frame_check/rx_data_r_track_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y63.DQ      Tcko                  0.164   gt3_frame_check/rx_data_r_track_81
                                                       gt3_frame_check/rx_data_r_track_81
    SLICE_X62Y67.A6      net (fanout=1)        0.178   gt3_frame_check/rx_data_r_track_81
    SLICE_X62Y67.CLK     Tah         (-Th)     0.075   gt3_frame_check/rx_data_r_track<11>
                                                       gt3_frame_check/rx_data_r_track_811
                                                       gt3_frame_check/rx_data_r_track_8
    -------------------------------------------------  ---------------------------
    Total                                      0.267ns (0.089ns logic, 0.178ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gt3_rxusrclk_i = PERIOD TIMEGRP "gt3_rxusrclk_i" 6.51 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.480ns (period - min period limit)
  Period: 6.510ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK)
  Physical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i/RXUSRCLK
  Logical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i/RXUSRCLK
  Location pin: GTPE2_CHANNEL_X0Y3.RXUSRCLK
  Clock network: gt3_rxusrclk_i
--------------------------------------------------------------------------------
Slack: 3.480ns (period - min period limit)
  Period: 6.510ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK2)
  Physical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i/RXUSRCLK2
  Logical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtpe2_i/RXUSRCLK2
  Location pin: GTPE2_CHANNEL_X0Y3.RXUSRCLK2
  Clock network: gt3_rxusrclk_i
--------------------------------------------------------------------------------
Slack: 4.802ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.510ns
  Low pulse: 3.255ns
  Low pulse limit: 0.854ns (Tmpw)
  Physical resource: gt3_frame_check/rx_data_r_track_151/CLK
  Logical resource: gt3_frame_check/Mshreg_rx_data_r_track_12/CLK
  Location pin: SLICE_X62Y64.CLK
  Clock network: gt3_rxusrclk_i
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock DRP_CLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DRP_CLK_IN     |    8.698|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8677 paths, 0 nets, and 3702 connections

Design statistics:
   Minimum period:   8.698ns{1}   (Maximum frequency: 114.969MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jan 30 16:21:56 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 943 MB



