head	1.1;
branch	1.1.1;
access;
symbols
	tg-mergetmp-2:1.1.1.2
	cvs-200410241530:1.1.1.2
	cvs-200410012000:1.1.1.2
	cvs-200407221130:1.1.1.2
	cvs-200407141120:1.1.1.2
	cvs-200406231010:1.1.1.2
	MIRBSD_7quater:1.1.1.2
	cvs-200405271510:1.1.1.2
	XFree86_4_4_0:1.1.9.1
	cvs-200403021700:1.1.1.2
	XFREE86_20040213:1.1.9.1
	xc:1.1.9
	cvs-200401291925:1.1.1.2
	MIRBSD_7_ALPHA:1.1.1.2.0.4
	MIRBSD_7:1.1.1.2.0.2
	MIRBSD_7ter:1.1.1.2
	cvs-20011091815:1.1.1.2
	cvs-200309162130:1.1.1.2
	cvs-200308302005:1.1.1.2
	ctmx-0387:1.1.1.2
	ctmx-0384:1.1.1.2
	MIRBSD_5:1.1.1.2
	ctmx-0375:1.1.1.2
	ctmx-0373:1.1.1.2
	ctm-0371:1.1.1.2
	ctm-0370:1.1.1.2
	MIRBSD_4:1.1.1.2
	ctm-0363:1.1.1.2
	ctm-0359:1.1.1.2
	ctm-0349:1.1.1.1
	openbsd:1.1.1;
locks; strict;
comment	@ * @;


1.1
date	2003.03.22.20.07.22;	author tg;	state Exp;
branches
	1.1.1.1
	1.1.9.1;
next	;

1.1.1.1
date	2003.03.22.20.07.22;	author tg;	state Exp;
branches;
next	1.1.1.2;

1.1.1.2
date	2003.04.08.18.36.31;	author tg;	state Stab;
branches;
next	;

1.1.9.1
date	2004.02.14.19.23.38;	author tg;	state Exp;
branches;
next	;


desc
@@


1.1
log
@Initial revision
@
text
@/* $XFree86: xc/programs/Xserver/hw/xfree86/drivers/rendition/v1krisc.c,v 1.6 2000/03/31 20:13:25 dawes Exp $ */
/*
 *
 */

/*
 * includes
 */

#include "rendition.h"
#include "v1krisc.h"
#include "vos.h"



/*
 * defines
 */

/* RISC registers */
#define RISC_FLAG 37     /* RISC flags register */
#define RISC_SP   252    /* RISC stack pointer/scratch register */
#define RISC_IRA  253    /* RISC register */
#define RISC_RA   254    /* RISC program link/scratch register */
#define RISC_FP   255    /* RISC frame pointer/scratch register */

/* RISC opcodes used */
#define NOP_INSTR       0x00000000      /* really add immed with D=zero */
#define ADDI_OP         0x00
#define SPRI_OP         0x4f
#define ADD_OP          0x10
#define ANDN_OP         0x12
#define OR_OP           0x15
#define ADDIFI_OP       0x40
#define ADDSL8_OP       0x4b
#define LB_OP           0x70
#define LH_OP           0x71
#define LW_OP           0x72
#define LI_OP           0x76
#define LUI_OP          0x77
#define SB_OP           0x78
#define SH_OP           0x79
#define SW_OP           0x7a
#define JMP_OP          0x6c

/* defines for instruction composition */
#define INT_INSTR(op, d, s2, s1) \
 (((vu32)(op)<<24) | ((vu32)(d)<<16) | ((vu32)(s2)<<8) | ((vu32)(s1)&0xff))
#define STR_INSTR(op, off8, s2, s1) \
 (((vu32)(op)<<24) | (((vu32)(off8)&0xff)<<16) | ((vu32)(s2)<<8) | ((vu32)(s1)))
#define LD_INSTR(op, d, off8, s1) \
 (((vu32)(op)<<24) | ((vu32)(d)<<16) | (((vu32)(off8)&0xff)<<8) | ((vu32)(s1)))
#define LI_INSTR(op, d, immed16) \
 (((vu32)(op)<<24) | ((vu32)(d)<<16) | ((vu32)(immed16)&0xffff))
#define BR_INSTR(op, off16, s1) \
 (((vu32)(op)<<24) | (((vu32)(off16)&0xffff)<<8) | ((vu32)(s1)))
#define JMP_INSTR(op, addr24) \
 (((vu32)(op)<<24) | ((vu32)(addr24)))

/* some masks */
#define TYPEINSTR	0xf0000000
#define TYPEBRANCH	0x60000000
#define HALTBIT		0x00000008

#define VBIOS_DTNR	0x2000

#define READ_BYTE	0
#define READ_SHORT	1
#define READ_WORD	2

#define WRITE_BYTE	0
#define WRITE_SHORT	1
#define WRITE_WORD	2

#define VERITE_MAX_POLLS	100



/*
 * local function prototypes
 */

static void verite_iopoll(vu16 port, vu32 data, vu32 mask);
static void verite_iopoll8(vu16 port, vu8 data, vu8 mask);

static vu32 readRF(vu16 io_base, vu8 index);
static void writeRF(vu16 io_base, vu8 index, vu32 data);

static vu32 risc_readmem(vu16 io_base, vu32 addr, vu8 read_type);
static void risc_writemem(vu16 io_base, vu32 addr, vu32 data, vu8 write_type);

static void risc_step(vu16 io_base, vu32 count);
static void risc_forcestep(vu16 io_base, vu32 instruction);
static void risc_continue(vu16 io_base);



/*
 * functions
 */

/*
 * void v1k_start(ScrnInfoPtr pScreenInfo, vu32 pc)
 *
 * Start the RISC with its PC set to |pc|.
 */
void
v1k_start(ScrnInfoPtr pScreenInfo, vu32 pc)
{
  renditionPtr pRendition = RENDITIONPTR(pScreenInfo);
  vu16 io_base=pRendition->board.io_base;

  v1k_stop(pScreenInfo);
  risc_forcestep(io_base, NOP_INSTR);
  risc_forcestep(io_base, NOP_INSTR);
  risc_forcestep(io_base, NOP_INSTR);
  risc_forcestep(io_base, JMP_INSTR(JMP_OP, pc>>2));
  risc_forcestep(io_base, NOP_INSTR);

  v1k_continue(pScreenInfo);
}



/*
 * void v1k_continue(ScrnInfoPtr pScreenInfo)
 *
 * Let the RISC do its work.
 */
void
v1k_continue(ScrnInfoPtr pScreenInfo)
{
  renditionPtr pRendition = RENDITIONPTR(pScreenInfo);

  risc_continue(pRendition->board.io_base);
}



/*
 * void v1k_stop(ScrnInfoPtr pScreenInfo)
 *
 * Stop the RISC.
 */
void
v1k_stop(ScrnInfoPtr pScreenInfo)
{
  renditionPtr pRendition = RENDITIONPTR(pScreenInfo);
  vu8	debugreg, statusreg;
  vu16 io_base=pRendition->board.io_base;
  vu16 STATUS = 0x4A;   /* v2x00 io register offset */
  int c;

  debugreg=verite_in8(io_base+DEBUGREG);

  if (pRendition->board.chip == V2000_DEVICE){
    c=0;
    do {
/*      if(!(c%10000))ErrorF("#S1# !0x%x! -- ",verite_in8((vu16)(io_base+STATUS))); */
      statusreg = verite_in8((vu16)(io_base+STATUS));
      if ((statusreg & 0x8C) == 0x8C)
	break;
    } while (c++<0xfffff);
    if (c >= 0xfffff)
      xf86DrvMsg(pScreenInfo->scrnIndex, X_ERROR,
		 ("Status timeout (1)\n"));

    verite_out8(io_base+DEBUGREG, debugreg|HOLDRISC);

    if (pRendition->board.chip == V2000_DEVICE){
      c=0;
      do {
/*	if(!(c%10000))ErrorF("#S2# !0x%x! -- ",verite_in8((vu16)(io_base+STATUS))); */
	statusreg = verite_in8((vu16)(io_base+STATUS));
	if (statusreg & HOLDRISC) break;
      } while (c++<0xfffff);
      if (c >= 0xfffff)
	xf86DrvMsg(pScreenInfo->scrnIndex, X_ERROR,
		   ("Status timeout (2)\n"));
    }
  }   
  else {
    /* V1000 stop */
    verite_out8(io_base+DEBUGREG, debugreg|HOLDRISC);

    verite_iopoll(io_base+STATEDATA, 0, 0); /* short pause */
    verite_iopoll(io_base+STATEDATA, 0, 0); /* short pause */
    verite_iopoll(io_base+STATEDATA, 0, 0); /* short pause */
  }
}



/* 
 * void v1k_flushicache(ScrnInfoPtr pScreenInfo)
 *
 * Returns with Icache on, also flushes Pixel engine line buffers 
 * in the Dcache.
 */
void
v1k_flushicache(ScrnInfoPtr pScreenInfo)
{
  renditionPtr pRendition = RENDITIONPTR(pScreenInfo);
  vu32 c, p1, p2;
  vu16 io_base=pRendition->board.io_base;

  /* first flush store accumulation buffers so data is all in memory */
  p1=risc_readmem(io_base, 0, READ_WORD);
  p2=risc_readmem(io_base, 8, READ_WORD);
  risc_writemem(io_base, 0, p1, WRITE_WORD);
  risc_writemem(io_base, 8, p2, WRITE_WORD);
  (void)risc_readmem(io_base, 0, READ_WORD);
  (void)risc_readmem(io_base, 8, READ_WORD);

  /* now force a spr Sync,zero to cause the pixel engine line buffers
   * to be flushed. */
  risc_forcestep(io_base, INT_INSTR(SPRI_OP, 0, 0, 31)); /* spri Sync,zero */
  risc_forcestep(io_base, NOP_INSTR);
  risc_forcestep(io_base, NOP_INSTR);
  risc_forcestep(io_base, NOP_INSTR);


  writeRF(io_base, RISC_RA, ICACHE_ONOFF_MASK);        /* load mask */
  /* set bits */
  risc_forcestep(io_base, INT_INSTR(OR_OP, RISC_FLAG, RISC_FLAG, RISC_RA));
  risc_forcestep(io_base, NOP_INSTR);                  /* clear hazard */
  risc_forcestep(io_base, NOP_INSTR);
  risc_forcestep(io_base, NOP_INSTR);
    
  /* flush ICache */
  for (c=0; c<ICACHESIZE*2; c+=ICACHELINESIZE)
    risc_forcestep(io_base, JMP_INSTR(JMP_OP, c>>2)); /* jmp NextCacheLine. */

  writeRF(io_base, RISC_RA, ICACHE_ONOFF_MASK);      /* load mask */
  /* clear bits */
  risc_forcestep(io_base, INT_INSTR(ANDN_OP, RISC_FLAG, RISC_FLAG, RISC_RA));
  risc_forcestep(io_base, NOP_INSTR);                /* jump back to PC=0 */
  risc_forcestep(io_base, JMP_INSTR(JMP_OP, 0));
  risc_forcestep(io_base, NOP_INSTR);
}



/*
 * void v1k_softreset(ScrnInfoPtr pScreenInfo)
 *
 * Soft Reset RISC.
 */
void
v1k_softreset(ScrnInfoPtr pScreenInfo)
{
  renditionPtr pRendition = RENDITIONPTR(pScreenInfo);
  vu16 io_base=pRendition->board.io_base;

  verite_out8(io_base+DEBUGREG, SOFTRESET|HOLDRISC);
  verite_out8(io_base+STATEINDEX, STATEINDEX_PC);
  verite_iopoll(io_base+STATEDATA, 0, 0xffffffff);
  verite_iopoll(io_base+STATEDATA, 0, 0xffffffff);
  verite_iopoll(io_base+STATEDATA, 0, 0xffffffff);

  verite_out8(io_base+DEBUGREG, HOLDRISC);
  verite_iopoll(io_base+STATEDATA, 0, 0);
  verite_iopoll(io_base+STATEDATA, 0, 0);
  verite_iopoll(io_base+STATEDATA, 0, 0);

  /* turn icache on */
  risc_forcestep(io_base, LI_INSTR(LI_OP, RISC_RA, ICACHE_ONOFF_MASK&0xffff));
  risc_forcestep(io_base, INT_INSTR(ADDIFI_OP, RISC_FLAG, RISC_RA, 
                                    ICACHE_ONOFF_MASK>>16));
  /* clear any interrupts */
  verite_out8(io_base+INTR, 0xff);
  /* byte swap mode=word */
  verite_out8(io_base+MEMENDIAN, MEMENDIAN_NO);	
}



/*
void
v1k_getriscprocs(verite_board_desc *boardDesc)
{
    boardDesc->risc_procs.risc_softreset = v1krisc_softreset;
    boardDesc->risc_procs.risc_flushicache = v1krisc_flushicache;
    boardDesc->risc_procs.risc_start = v1krisc_start;
    boardDesc->risc_procs.risc_stop = v1krisc_stop;
    boardDesc->risc_procs.risc_continue = v1krisc_continue;
    return;
}
*/



/*
 * local functions
 */

/* 
 * static void verite_iopoll(vu16 port, vu32 data, vu32 mask)
 *
 * Loop on IO read until expected data is read or VERITE_MAX_POLLS is reached.
 */
static void
verite_iopoll(vu16 port, vu32 data, vu32 mask)
{
  vu32 c, d;

  c=0;
  do {
    c++;
    if (((d=verite_in32(port))&mask) == (data&mask))
      break;
  } while (c <= VERITE_MAX_POLLS);
}



/* 
 * static void verite_iopoll8(vu16 port, vu8 data, vu8 mask)
 *
 * Loop on IO read until expected data is read or VERITE_MAX_POLLS is reached.
 */
static void
verite_iopoll8(vu16 port, vu8 data, vu8 mask)
{
  vu32 c;
  vu8 d;

  c=0;
  do {
	c++;
	if (((d=verite_in8(port))&mask) == (data&mask))
	  break;
  } while (c <= VERITE_MAX_POLLS);
}



/*
 * static vu32 readRF(vu16 io_base, vu8 index)
 *
 * Reads data from register file.
 */
static vu32
readRF(vu16 io_base, vu8 index)
{
  vu32 data, instr;
  vu8 debug, stateindex;
    
  debug=verite_in8(io_base+DEBUGREG);
  stateindex=verite_in8(io_base+STATEINDEX);

  /* force RISC instruction: add zero,zero,index
   * S1 reg address = reg index to read
   * write to the DEC_IR, but no need to step it! */
  verite_out8(io_base+DEBUGREG, debug|HOLDRISC);

  instr=INT_INSTR(ADD_OP, 0, 0, index);
  verite_out32(io_base+STATEDATA, instr);

  /* wait for instruction to get to RISC IR. */
  verite_out8(io_base+STATEINDEX, STATEINDEX_IR);  /* point at DEC_IR */
  verite_iopoll(io_base+STATEDATA, instr, 0xffffffff);

  verite_out8(io_base+STATEINDEX, STATEINDEX_S1);  /* point at RISCS1 */
  verite_iopoll(io_base+STATEINDEX, 0, 0);         /* short pause */
  data=verite_in32(io_base+STATEDATA);             /* read RF */
    
  verite_out8(io_base+STATEINDEX, stateindex);     /* restore state_index */
  verite_out8(io_base+DEBUGREG, debug);            /* restore debug */
    
  return data;
}



/*
 * static void writeRF(vu16 io_base, vu8 index, vu32 data)
 *
 * Set RF register, being careful on how to set regs below 64.
 */
static void
writeRF(vu16 io_base, vu8 index, vu32 data)
{
  vu8 special=0;

  if (index < 64) {     /* constants or HW regs */
	special=index;      /* keep track of special register */
	index=RISC_SP;      /* use |sp| as tmp, since it gets restored */
  }

  if (!(data & 0xff000000)) {    /* only 16 or 24 LSBs */
    /* Set 16 LS bits. */
	risc_forcestep(io_base, LI_INSTR(LI_OP,index,data&0xffff));
	if (data & 0x00ff0000)       /* need all 24 LS bits? */
	  risc_forcestep(io_base, INT_INSTR(ADDIFI_OP,index,index,data>>16) );
  }
  else {                         /* else, do all 32 bits */
	risc_forcestep(io_base, LI_INSTR(LUI_OP, index, data>>16));
	risc_forcestep(io_base, INT_INSTR(ADDSL8_OP, index, index, (data>>8)&0xff));
	risc_forcestep(io_base, INT_INSTR(ADDI_OP, index, index, data&0xff));
  }

  if (special) {
	/* move data to special register */
	risc_forcestep(io_base, INT_INSTR(ADD_OP, special, 0, RISC_SP));
	/* clear hazard */
    risc_forcestep(io_base, NOP_INSTR);	
	risc_forcestep(io_base, NOP_INSTR);
	risc_forcestep(io_base, NOP_INSTR);
  }
}



/*
 * static vu32 risc_readmem(vu16 io_base, vu32 addr, vu8 read_type)
 *
 * NOTE: Assumes RISC is in hold mode.
 */
static vu32
risc_readmem(vu16 io_base, vu32 addr, vu8 read_type)
{
  vu32 data;

  writeRF(io_base, RISC_RA, addr);          /* point to memory */
  if (READ_BYTE == read_type)               /* read memory */
	risc_forcestep(io_base, LD_INSTR(LB_OP, RISC_SP, 0, RISC_RA));
  else 
    if (READ_SHORT == read_type)
	  risc_forcestep(io_base, LD_INSTR(LH_OP, RISC_SP, 0, RISC_RA));
    else
	  risc_forcestep(io_base, LD_INSTR(LW_OP, RISC_SP, 0, RISC_RA));

  risc_forcestep(io_base, NOP_INSTR);      /* need nop's */
  risc_forcestep(io_base, NOP_INSTR);      /* need nop's */
  data=readRF(io_base, RISC_SP);           /* get data */

  return data; 
}



/*
 * static vu32 risc_writemem(vu16 io_base, vu32 addr, vu32 data, vu8 write_type)
 *
 * NOTE: Assumes RISC is in hold mode.
 */
static void
risc_writemem(vu16 io_base, vu32 addr, vu32 data, vu8 write_type)
{
  writeRF(io_base, RISC_RA, addr);          /* point to memory */
  writeRF(io_base, RISC_FP, data);          /* set data */
  if (WRITE_BYTE == write_type)             /* write memory */
    risc_forcestep(io_base, STR_INSTR(SB_OP, 0, RISC_FP, RISC_RA));
  else 
    if (WRITE_SHORT == write_type)
      risc_forcestep(io_base, STR_INSTR(SH_OP, 0, RISC_FP, RISC_RA));
    else
      risc_forcestep(io_base, STR_INSTR(SW_OP, 0, RISC_FP, RISC_RA));
}


/*
 * static void risc_step(vu16 io_base, vu32 count)
 *
 * Single step the RISC. NOTE: Do not force instruction into RISCIR!
 */
static void
risc_step(vu16 io_base, vu32 count)
{
  vu32 c, d;
  vu8 debugreg;

  /* RISC is already held; just single step it */
    
  for (c=0; c<count; c++) {
    debugreg=verite_in8(io_base+DEBUGREG);
    verite_out8(io_base+DEBUGREG, debugreg|STEPRISC); 
    
    for (d=0; d<1000; d++)
      if(0 == (verite_in8(io_base+DEBUGREG)&STEPRISC))
		break;

    if (1000 == d)
	  return;   /* stall occurred, we're done */
  }
}



/*
 * static void risc_forcestep(vu16 io_base, vu32 instruction)
 *
 * Single step RISC; force instruction; assumes RISC held.
 */
static void
risc_forcestep(vu16 io_base, vu32 instruction)
{
  vu32 c;
  vu8 debugreg, stateindex;
    
    
  debugreg=verite_in8(io_base+DEBUGREG);
  stateindex=verite_in8(io_base+STATEINDEX);
  verite_out8(io_base+STATEINDEX, STATEINDEX_IR);
  verite_iopoll8(io_base+STATEINDEX, STATEINDEX_IR, 0xff);    /* wait */
  verite_out32(io_base+STATEDATA, instruction);               /* load instruction */
  verite_iopoll(io_base+STATEDATA, instruction, 0xffffffff);  /* wait */
  verite_out8(io_base+DEBUGREG, debugreg|HOLDRISC|STEPRISC);  /* step */
  verite_iopoll(io_base+STATEDATA, 0, 0);                     /* short pause */
    
  for (c=0; c<VERITE_MAX_POLLS; c++)
    if (HOLDRISC == (verite_in8(io_base+DEBUGREG) & (HOLDRISC|STEPRISC)))
      break;

  /* restore */
  verite_out8(io_base+STATEINDEX, stateindex);
}



/*
 * static void risc_continue(vu16 io_base)
 *
 * Turn off hold bit.    
 */
static void
risc_continue(vu16 io_base)
{
  vu8 debugreg;

  debugreg=verite_in8(io_base+DEBUGREG);
  verite_out8(io_base+DEBUGREG, debugreg&(~HOLDRISC));
  verite_iopoll(io_base+STATEDATA, 0, 0);    /* short pause */
}



/*
 * end of file v1krisc.c
 */
@


1.1.9.1
log
@OpenBSD just has imported exactly this tree into their vendor branch,
called the same tag, in XF4/xc
This is, apparently, the last XFree86 snapshot before the licence change
(ie, addition of the advertising clause)

Since the developers don't see any problems with that, and we would like
to integrate improvements done by the remaining one or two (or so) XFree86
developers (j/k), this prepares enabling us to update X-Window in the future.
@
text
@d1 1
a1 1
/* $XFree86: xc/programs/Xserver/hw/xfree86/drivers/rendition/v1krisc.c,v 1.7 2002/01/25 21:56:07 tsi Exp $ */
d83 2
a84 2
static void verite_iopoll(IOADDRESS port, vu32 data, vu32 mask);
static void verite_iopoll8(IOADDRESS port, vu8 data, vu8 mask);
d86 2
a87 2
static vu32 readRF(IOADDRESS io_base, vu8 index);
static void writeRF(IOADDRESS io_base, vu8 index, vu32 data);
d89 2
a90 2
static vu32 risc_readmem(IOADDRESS io_base, vu32 addr, vu8 read_type);
static void risc_writemem(IOADDRESS io_base, vu32 addr, vu32 data, vu8 write_type);
d92 3
a94 5
#if 0
static void risc_step(IOADDRESS io_base, vu32 count);
#endif
static void risc_forcestep(IOADDRESS io_base, vu32 instruction);
static void risc_continue(IOADDRESS io_base);
d111 1
a111 1
  IOADDRESS io_base=pRendition->board.io_base;
d150 1
a150 1
  IOADDRESS io_base=pRendition->board.io_base;
d159 2
a160 2
/*      if(!(c%10000))ErrorF("#S1# !0x%x! -- ",verite_in8(io_base+STATUS)); */
      statusreg = verite_in8(io_base+STATUS);
d173 2
a174 2
/*	if(!(c%10000))ErrorF("#S2# !0x%x! -- ",verite_in8(io_base+STATUS)); */
	statusreg = verite_in8(io_base+STATUS);
d205 1
a205 1
  IOADDRESS io_base=pRendition->board.io_base;
d253 1
a253 1
  IOADDRESS io_base=pRendition->board.io_base;
d298 1
a298 1
 * static void verite_iopoll(IOADDRESS port, vu32 data, vu32 mask)
d303 1
a303 1
verite_iopoll(IOADDRESS port, vu32 data, vu32 mask)
d305 1
a305 1
  vu32 c;
d310 1
a310 1
    if ((verite_in32(port)&mask) == (data&mask))
d318 1
a318 1
 * static void verite_iopoll8(IOADDRESS port, vu8 data, vu8 mask)
d323 1
a323 1
verite_iopoll8(IOADDRESS port, vu8 data, vu8 mask)
d326 1
d331 1
a331 1
	if ((verite_in8(port)&mask) == (data&mask))
d339 1
a339 1
 * static vu32 readRF(IOADDRESS io_base, vu8 index)
d344 1
a344 1
readRF(IOADDRESS io_base, vu8 index)
d377 1
a377 1
 * static void writeRF(IOADDRESS io_base, vu8 index, vu32 data)
d382 1
a382 1
writeRF(IOADDRESS io_base, vu8 index, vu32 data)
d416 1
a416 1
 * static vu32 risc_readmem(IOADDRESS io_base, vu32 addr, vu8 read_type)
d421 1
a421 1
risc_readmem(IOADDRESS io_base, vu32 addr, vu8 read_type)
d444 1
a444 1
 * static vu32 risc_writemem(IOADDRESS io_base, vu32 addr, vu32 data, vu8 write_type)
d449 1
a449 1
risc_writemem(IOADDRESS io_base, vu32 addr, vu32 data, vu8 write_type)
a462 1
#if 0
d464 1
a464 1
 * static void risc_step(IOADDRESS io_base, vu32 count)
d469 1
a469 1
risc_step(IOADDRESS io_base, vu32 count)
d488 1
a488 1
#endif
d492 1
a492 1
 * static void risc_forcestep(IOADDRESS io_base, vu32 instruction)
d497 1
a497 1
risc_forcestep(IOADDRESS io_base, vu32 instruction)
d523 1
a523 1
 * static void risc_continue(IOADDRESS io_base)
d528 1
a528 1
risc_continue(IOADDRESS io_base)
@


1.1.1.1
log
@Import OpenBSD 3.3 XF4 repository from CTM 3132 the first time
This finalizes starting an OpenBSD-mirabile (aka MirBSD) repository.

### MirBSD is:
# Copyright (c) 1982-2003 by Thorsten "mirabile" Glaser <x86@@ePost.de>
# Copyright © 1968-2003  The authors of And contributors to UNIX®, the
#       C Language, BSD/Berkeley Unix; 386BSD, NetBSD 1.1 and OpenBSD.
#
# Anyone who obtained a copy of this work is hereby permitted to freely use,
# distribute, modify, merge, sublicence, give away or sell it as long as the
# authors are given due credit and the following notice is retained:
#
# This work is provided "as is", with no explicit or implicit warranty what-
# soever. Use it only at your own risk. In no event may an author or contri-
# butor be held liable for any damage, directly or indirectly, that origina-
# ted through or is caused by creation or modification of this work.

MirBSD is my private tree. MirBSD does not differ very much from OpenBSD
and intentionally tracks OpenBSD. That's why it _is_ OpenBSD, just not the
official one. It's like with DarrenBSD.

At time of this writing, no advertising for MirBSD must be done,
because the advertising clause has not yet been sorted out.

http://templeofhate.com/tglaser/MirBSD/index.php
@
text
@@


1.1.1.2
log
@The X-Windowing System

Import XFree86 4.3 from OpenBSD by CTM, in the hope it's stable
@
text
@d1 1
a1 1
/* $XFree86: xc/programs/Xserver/hw/xfree86/drivers/rendition/v1krisc.c,v 1.7 2002/01/25 21:56:07 tsi Exp $ */
d83 2
a84 2
static void verite_iopoll(IOADDRESS port, vu32 data, vu32 mask);
static void verite_iopoll8(IOADDRESS port, vu8 data, vu8 mask);
d86 2
a87 2
static vu32 readRF(IOADDRESS io_base, vu8 index);
static void writeRF(IOADDRESS io_base, vu8 index, vu32 data);
d89 2
a90 2
static vu32 risc_readmem(IOADDRESS io_base, vu32 addr, vu8 read_type);
static void risc_writemem(IOADDRESS io_base, vu32 addr, vu32 data, vu8 write_type);
d92 3
a94 5
#if 0
static void risc_step(IOADDRESS io_base, vu32 count);
#endif
static void risc_forcestep(IOADDRESS io_base, vu32 instruction);
static void risc_continue(IOADDRESS io_base);
d111 1
a111 1
  IOADDRESS io_base=pRendition->board.io_base;
d150 1
a150 1
  IOADDRESS io_base=pRendition->board.io_base;
d159 2
a160 2
/*      if(!(c%10000))ErrorF("#S1# !0x%x! -- ",verite_in8(io_base+STATUS)); */
      statusreg = verite_in8(io_base+STATUS);
d173 2
a174 2
/*	if(!(c%10000))ErrorF("#S2# !0x%x! -- ",verite_in8(io_base+STATUS)); */
	statusreg = verite_in8(io_base+STATUS);
d205 1
a205 1
  IOADDRESS io_base=pRendition->board.io_base;
d253 1
a253 1
  IOADDRESS io_base=pRendition->board.io_base;
d298 1
a298 1
 * static void verite_iopoll(IOADDRESS port, vu32 data, vu32 mask)
d303 1
a303 1
verite_iopoll(IOADDRESS port, vu32 data, vu32 mask)
d305 1
a305 1
  vu32 c;
d310 1
a310 1
    if ((verite_in32(port)&mask) == (data&mask))
d318 1
a318 1
 * static void verite_iopoll8(IOADDRESS port, vu8 data, vu8 mask)
d323 1
a323 1
verite_iopoll8(IOADDRESS port, vu8 data, vu8 mask)
d326 1
d331 1
a331 1
	if ((verite_in8(port)&mask) == (data&mask))
d339 1
a339 1
 * static vu32 readRF(IOADDRESS io_base, vu8 index)
d344 1
a344 1
readRF(IOADDRESS io_base, vu8 index)
d377 1
a377 1
 * static void writeRF(IOADDRESS io_base, vu8 index, vu32 data)
d382 1
a382 1
writeRF(IOADDRESS io_base, vu8 index, vu32 data)
d416 1
a416 1
 * static vu32 risc_readmem(IOADDRESS io_base, vu32 addr, vu8 read_type)
d421 1
a421 1
risc_readmem(IOADDRESS io_base, vu32 addr, vu8 read_type)
d444 1
a444 1
 * static vu32 risc_writemem(IOADDRESS io_base, vu32 addr, vu32 data, vu8 write_type)
d449 1
a449 1
risc_writemem(IOADDRESS io_base, vu32 addr, vu32 data, vu8 write_type)
a462 1
#if 0
d464 1
a464 1
 * static void risc_step(IOADDRESS io_base, vu32 count)
d469 1
a469 1
risc_step(IOADDRESS io_base, vu32 count)
d488 1
a488 1
#endif
d492 1
a492 1
 * static void risc_forcestep(IOADDRESS io_base, vu32 instruction)
d497 1
a497 1
risc_forcestep(IOADDRESS io_base, vu32 instruction)
d523 1
a523 1
 * static void risc_continue(IOADDRESS io_base)
d528 1
a528 1
risc_continue(IOADDRESS io_base)
@

