<html><body><big><big><pre>

<h2>Understanding Digital Logic Design</h2>
Joint seminar by Almaty Management University and Imagination Technologies
August 23 2016

<h3>Quiz 2.3. Finite State Machines</h3>

<h3>Name ___________________________________________________________________</h3>

<b>Write near each state diagram the name of the corresponding module:</b>


<img
hspace=20 vspace=20 width=500 src="img/fsm_4.png"><img
hspace=20 vspace=20 width=500 src="img/fsm_5.png">


<img
hspace=20 vspace=20 width=300 src="img/fsm_1.png"><img
hspace=20 vspace=20 width=300 src="img/fsm_2.png"><img
hspace=20 vspace=20 width=300 src="img/fsm_3.png">


module top1
(
    input  clock,
    input  resetn,
    input  a,
    output y
);

    parameter [1:0] S0 = 0, S1 = 1, S2 = 2;

    reg [1:0] state, next_state;

    // state register

    always @ (posedge clock or negedge resetn)
        if (! resetn)
            state <= S0;
        else
            state <= next_state;

    // next state logic

    always @*
    begin
        next_state = state;

        case (state)

        S0:
            if (! a)
                next_state = S1;
            else
                next_state = S2;

        S1:
            if (a)
                next_state = S2;

        S2:
            if (a)
                next_state = S0;

        endcase
    end

    // output logic

    assign y = (state == S2);

endmodule


module top2
(
    input  clock,
    input  resetn,
    input  a,
    output y
);

    parameter [2:0] S0 = 0, S1 = 1, S2 = 2, S3 = 3;

    reg [1:0] state, next_state;

    // state register

    always @ (posedge clock or negedge resetn)
        if (! resetn)
            state <= S0;
        else
            state <= next_state;

    // next state logic

    always @*
    begin
        next_state = state;

        case (state)

        S0:
            if (! a)
                next_state = S1;

        S1:
            if (a)
                next_state = S2;

        S2:
            if (a)
                next_state = S0;
            else
                next_state = S3;

        S3:
            if (a)
                next_state = S0;
            else
                next_state = S1;

        endcase
    end

    // output logic

    assign y = (state == S2);

endmodule


module top3
(
    input  clock,
    input  resetn,
    input  a,
    output y
);

    parameter [2:0] S0 = 0, S1 = 1, S2 = 2, S3 = 3;

    reg [1:0] state, next_state;

    // state register

    always @ (posedge clock or negedge resetn)
        if (! resetn)
            state <= S0;
        else
            state <= next_state;

    // next state logic

    always @*
    begin
        next_state = state;

        case (state)

        S0:
            if (! a)
                next_state = S1;

        S1:
            if (a)
                next_state = S2;

        S2:
            if (a)
                next_state = S3;

        S3:
            if (a)
                next_state = S0;
            else
                next_state = S1;

        endcase
    end

    // output logic

    assign y = (state == S2);

endmodule


module top4
(
    input  clock,
    input  resetn,
    input  a,
    output y
);

    parameter [1:0] S0 = 0, S1 = 1, S2 = 2;

    reg [1:0] state, next_state;

    // state register

    always @ (posedge clock or negedge resetn)
        if (! resetn)
            state <= S0;
        else
            state <= next_state;

    // next state logic

    always @*
    begin
        next_state = state;

        case (state)

        S0:
            if (! a)
                next_state = S1;

        S1:
            if (a)
                next_state = S2;

        S2:
            if (a)
                next_state = S0;
            else
                next_state = S1;

        endcase
    end

    // output logic

    assign y = (state == S2);

endmodule


module top5
(
    input  clock,
    input  resetn,
    input  a,
    output y
);

    parameter [1:0] S0 = 0, S1 = 1, S2 = 2;

    reg [1:0] state, next_state;

    // state register

    always @ (posedge clock or negedge resetn)
        if (! resetn)
            state <= S0;
        else
            state <= next_state;

    // next state logic

    always @*
    begin
        next_state = state;

        case (state)

        S0:
            if (! a)
                next_state = S2;

        S1:
            if (a)
                next_state = S2;

        S2:
            if (a)
                next_state = S0;
            else
                next_state = S1;

        endcase
    end

    // output logic

    assign y = (state == S2);

endmodule


Quiz is created by Yuri Panchul

</pre></big></big></body></html>
