<?xml version = "1.0" ?>
<?xml-stylesheet type="text/xsl" href="SystemBOM.xsl"?>
<!DOCTYPE GRID [
  <!ELEMENT GRID (BANDS, COLUMNS, ROWS*)>
  <!ATTLIST GRID ExportVersion CDATA #REQUIRED>
  <!ELEMENT BANDS (BAND*)>
  <!ELEMENT BAND EMPTY>
  <!ATTLIST BAND Index CDATA #REQUIRED>
  <!ATTLIST BAND Caption CDATA #IMPLIED>
  <!ELEMENT COLUMNS (COLUMN*)>
  <!ELEMENT COLUMN EMPTY>
  <!ATTLIST COLUMN Name CDATA #REQUIRED>
  <!ATTLIST COLUMN Caption CDATA #IMPLIED>
  <!ATTLIST COLUMN Index CDATA #REQUIRED>
  <!ATTLIST COLUMN BandIndex CDATA #REQUIRED>
  <!ATTLIST COLUMN RowIndex CDATA #REQUIRED>
  <!ATTLIST COLUMN ColIndex CDATA #REQUIRED>
  <!ATTLIST COLUMN Width CDATA #IMPLIED>
  <!ELEMENT GROUP (GROUP*, ROW*)>
  <!ATTLIST GROUP GroupText CDATA #IMPLIED>
  <!ELEMENT ROWS (ROW*)>
  <!ELEMENT ROW EMPTY>
  <!ATTLIST ROW Address1 CDATA #IMPLIED>
  <!ATTLIST ROW Address2 CDATA #IMPLIED>
  <!ATTLIST ROW Address3 CDATA #IMPLIED>
  <!ATTLIST ROW Address4 CDATA #IMPLIED>
  <!ATTLIST ROW Application_BuildNumber CDATA #IMPLIED>
  <!ATTLIST ROW ApprovedBy CDATA #IMPLIED>
  <!ATTLIST ROW Author CDATA #IMPLIED>
  <!ATTLIST ROW CheckedBy CDATA #IMPLIED>
  <!ATTLIST ROW Code_IPC CDATA #IMPLIED>
  <!ATTLIST ROW Comment CDATA #IMPLIED>
  <!ATTLIST ROW CompanyName CDATA #IMPLIED>
  <!ATTLIST ROW Component_Kind CDATA #IMPLIED>
  <!ATTLIST ROW ComponentKind CDATA #IMPLIED>
  <!ATTLIST ROW CurrentDate CDATA #IMPLIED>
  <!ATTLIST ROW CurrentTime CDATA #IMPLIED>
  <!ATTLIST ROW DATASHEETURL CDATA #IMPLIED>
  <!ATTLIST ROW Date CDATA #IMPLIED>
  <!ATTLIST ROW Description CDATA #IMPLIED>
  <!ATTLIST ROW Designator CDATA #IMPLIED>
  <!ATTLIST ROW Designator_X_Mil_ CDATA #IMPLIED>
  <!ATTLIST ROW Designator_X_mm_ CDATA #IMPLIED>
  <!ATTLIST ROW Designator_Y_Mil_ CDATA #IMPLIED>
  <!ATTLIST ROW Designator_Y_mm_ CDATA #IMPLIED>
  <!ATTLIST ROW DesignItemId CDATA #IMPLIED>
  <!ATTLIST ROW Document CDATA #IMPLIED>
  <!ATTLIST ROW DocumentFullPathAndName CDATA #IMPLIED>
  <!ATTLIST ROW DocumentName CDATA #IMPLIED>
  <!ATTLIST ROW DocumentNumber CDATA #IMPLIED>
  <!ATTLIST ROW DrawnBy CDATA #IMPLIED>
  <!ATTLIST ROW Engineer CDATA #IMPLIED>
  <!ATTLIST ROW FAMILY_NAME CDATA #IMPLIED>
  <!ATTLIST ROW Footprint CDATA #IMPLIED>
  <!ATTLIST ROW GENERIC_PART_NUMBER CDATA #IMPLIED>
  <!ATTLIST ROW Height_Mil_ CDATA #IMPLIED>
  <!ATTLIST ROW Height_mm_ CDATA #IMPLIED>
  <!ATTLIST ROW Ibis_Model CDATA #IMPLIED>
  <!ATTLIST ROW ImagePath CDATA #IMPLIED>
  <!ATTLIST ROW Index CDATA #IMPLIED>
  <!ATTLIST ROW INDUSTRY_STD_PKG_TYPE CDATA #IMPLIED>
  <!ATTLIST ROW ItemGUID CDATA #IMPLIED>
  <!ATTLIST ROW LatestRevisionDate CDATA #IMPLIED>
  <!ATTLIST ROW LatestRevisionNote CDATA #IMPLIED>
  <!ATTLIST ROW Library_Name CDATA #IMPLIED>
  <!ATTLIST ROW Library_Reference CDATA #IMPLIED>
  <!ATTLIST ROW LibRef CDATA #IMPLIED>
  <!ATTLIST ROW LogicalDesignator CDATA #IMPLIED>
  <!ATTLIST ROW MANUFACTURER CDATA #IMPLIED>
  <!ATTLIST ROW Manufacturer_Name CDATA #IMPLIED>
  <!ATTLIST ROW MANUFACTURER_PART_NUMBER CDATA #IMPLIED>
  <!ATTLIST ROW Model_Footprint CDATA #IMPLIED>
  <!ATTLIST ROW Model_Signal_Integrity CDATA #IMPLIED>
  <!ATTLIST ROW Model_Simulation CDATA #IMPLIED>
  <!ATTLIST ROW Models CDATA #IMPLIED>
  <!ATTLIST ROW ModifiedDate CDATA #IMPLIED>
  <!ATTLIST ROW Organization CDATA #IMPLIED>
  <!ATTLIST ROW PACKAGE_DESIGNATOR CDATA #IMPLIED>
  <!ATTLIST ROW PackageDescription CDATA #IMPLIED>
  <!ATTLIST ROW PackageReference CDATA #IMPLIED>
  <!ATTLIST ROW PackageVersion CDATA #IMPLIED>
  <!ATTLIST ROW Part_Number CDATA #IMPLIED>
  <!ATTLIST ROW PartType CDATA #IMPLIED>
  <!ATTLIST ROW PCB3D CDATA #IMPLIED>
  <!ATTLIST ROW PhysicalPath CDATA #IMPLIED>
  <!ATTLIST ROW PIN_COUNT CDATA #IMPLIED>
  <!ATTLIST ROW Pins CDATA #IMPLIED>
  <!ATTLIST ROW Project CDATA #IMPLIED>
  <!ATTLIST ROW ProjectName CDATA #IMPLIED>
  <!ATTLIST ROW Published CDATA #IMPLIED>
  <!ATTLIST ROW Publisher CDATA #IMPLIED>
  <!ATTLIST ROW Quantity CDATA #IMPLIED>
  <!ATTLIST ROW Revision CDATA #IMPLIED>
  <!ATTLIST ROW RevisionGUID CDATA #IMPLIED>
  <!ATTLIST ROW Rule CDATA #IMPLIED>
  <!ATTLIST ROW SheetNumber CDATA #IMPLIED>
  <!ATTLIST ROW SheetTotal CDATA #IMPLIED>
  <!ATTLIST ROW Signal_Integrity CDATA #IMPLIED>
  <!ATTLIST ROW Simulation CDATA #IMPLIED>
  <!ATTLIST ROW SourceLibraryName CDATA #IMPLIED>
  <!ATTLIST ROW Sub_Parts CDATA #IMPLIED>
  <!ATTLIST ROW Time CDATA #IMPLIED>
  <!ATTLIST ROW Title CDATA #IMPLIED>
  <!ATTLIST ROW UniqueIdName CDATA #IMPLIED>
  <!ATTLIST ROW UniqueIdPath CDATA #IMPLIED>
  <!ATTLIST ROW Value CDATA #IMPLIED>
  <!ATTLIST ROW Variant CDATA #IMPLIED>
  <!ATTLIST ROW VaultGUID CDATA #IMPLIED>
  <!ATTLIST ROW VENDOR CDATA #IMPLIED>
  <!ATTLIST ROW _ CDATA #IMPLIED>
  <!ATTLIST ROW _ID_ CDATA #IMPLIED>
  <!ATTLIST ROW _PARENTID_ CDATA #IMPLIED>
]>
<GRID ExportVersion="1.0">
  <BANDS>
    <BAND Index="0" Caption=""></BAND>
  </BANDS>
  <COLUMNS>
    <COLUMN Name="Address1" Caption="Address1" Index="0" BandIndex="0" RowIndex="0" ColIndex="0" Width="100"></COLUMN>
    <COLUMN Name="Address2" Caption="Address2" Index="1" BandIndex="0" RowIndex="0" ColIndex="1" Width="100"></COLUMN>
    <COLUMN Name="Address3" Caption="Address3" Index="2" BandIndex="0" RowIndex="0" ColIndex="2" Width="100"></COLUMN>
    <COLUMN Name="Address4" Caption="Address4" Index="3" BandIndex="0" RowIndex="0" ColIndex="3" Width="100"></COLUMN>
    <COLUMN Name="Application_BuildNumber" Caption="Application_BuildNumber" Index="4" BandIndex="0" RowIndex="0" ColIndex="4" Width="100"></COLUMN>
    <COLUMN Name="ApprovedBy" Caption="ApprovedBy" Index="5" BandIndex="0" RowIndex="0" ColIndex="5" Width="100"></COLUMN>
    <COLUMN Name="Author" Caption="Author" Index="6" BandIndex="0" RowIndex="0" ColIndex="6" Width="100"></COLUMN>
    <COLUMN Name="CheckedBy" Caption="CheckedBy" Index="7" BandIndex="0" RowIndex="0" ColIndex="7" Width="100"></COLUMN>
    <COLUMN Name="Code_IPC" Caption="Code_IPC" Index="8" BandIndex="0" RowIndex="0" ColIndex="8" Width="100"></COLUMN>
    <COLUMN Name="Comment" Caption="Comment" Index="9" BandIndex="0" RowIndex="0" ColIndex="9" Width="100"></COLUMN>
    <COLUMN Name="CompanyName" Caption="CompanyName" Index="10" BandIndex="0" RowIndex="0" ColIndex="10" Width="100"></COLUMN>
    <COLUMN Name="Component_Kind" Caption="Component Kind" Index="11" BandIndex="0" RowIndex="0" ColIndex="11" Width="100"></COLUMN>
    <COLUMN Name="ComponentKind" Caption="ComponentKind" Index="12" BandIndex="0" RowIndex="0" ColIndex="12" Width="100"></COLUMN>
    <COLUMN Name="CurrentDate" Caption="CurrentDate" Index="13" BandIndex="0" RowIndex="0" ColIndex="13" Width="100"></COLUMN>
    <COLUMN Name="CurrentTime" Caption="CurrentTime" Index="14" BandIndex="0" RowIndex="0" ColIndex="14" Width="100"></COLUMN>
    <COLUMN Name="DATASHEETURL" Caption="DATASHEETURL" Index="15" BandIndex="0" RowIndex="0" ColIndex="15" Width="100"></COLUMN>
    <COLUMN Name="Date" Caption="Date" Index="16" BandIndex="0" RowIndex="0" ColIndex="16" Width="100"></COLUMN>
    <COLUMN Name="Description" Caption="Description" Index="17" BandIndex="0" RowIndex="0" ColIndex="17" Width="100"></COLUMN>
    <COLUMN Name="Designator" Caption="Designator" Index="18" BandIndex="0" RowIndex="0" ColIndex="18" Width="100"></COLUMN>
    <COLUMN Name="Designator_X_Mil_" Caption="Designator-X&#40;Mil&#41;" Index="19" BandIndex="0" RowIndex="0" ColIndex="19" Width="100"></COLUMN>
    <COLUMN Name="Designator_X_mm_" Caption="Designator-X&#40;mm&#41;" Index="20" BandIndex="0" RowIndex="0" ColIndex="20" Width="100"></COLUMN>
    <COLUMN Name="Designator_Y_Mil_" Caption="Designator-Y&#40;Mil&#41;" Index="21" BandIndex="0" RowIndex="0" ColIndex="21" Width="100"></COLUMN>
    <COLUMN Name="Designator_Y_mm_" Caption="Designator-Y&#40;mm&#41;" Index="22" BandIndex="0" RowIndex="0" ColIndex="22" Width="100"></COLUMN>
    <COLUMN Name="DesignItemId" Caption="DesignItemId" Index="23" BandIndex="0" RowIndex="0" ColIndex="23" Width="100"></COLUMN>
    <COLUMN Name="Document" Caption="Document" Index="24" BandIndex="0" RowIndex="0" ColIndex="24" Width="100"></COLUMN>
    <COLUMN Name="DocumentFullPathAndName" Caption="DocumentFullPathAndName" Index="25" BandIndex="0" RowIndex="0" ColIndex="25" Width="100"></COLUMN>
    <COLUMN Name="DocumentName" Caption="DocumentName" Index="26" BandIndex="0" RowIndex="0" ColIndex="26" Width="100"></COLUMN>
    <COLUMN Name="DocumentNumber" Caption="DocumentNumber" Index="27" BandIndex="0" RowIndex="0" ColIndex="27" Width="100"></COLUMN>
    <COLUMN Name="DrawnBy" Caption="DrawnBy" Index="28" BandIndex="0" RowIndex="0" ColIndex="28" Width="100"></COLUMN>
    <COLUMN Name="Engineer" Caption="Engineer" Index="29" BandIndex="0" RowIndex="0" ColIndex="29" Width="100"></COLUMN>
    <COLUMN Name="FAMILY_NAME" Caption="FAMILY_NAME" Index="30" BandIndex="0" RowIndex="0" ColIndex="30" Width="100"></COLUMN>
    <COLUMN Name="Footprint" Caption="Footprint" Index="31" BandIndex="0" RowIndex="0" ColIndex="31" Width="100"></COLUMN>
    <COLUMN Name="GENERIC_PART_NUMBER" Caption="GENERIC_PART_NUMBER" Index="32" BandIndex="0" RowIndex="0" ColIndex="32" Width="100"></COLUMN>
    <COLUMN Name="Height_Mil_" Caption="Height&#40;Mil&#41;" Index="33" BandIndex="0" RowIndex="0" ColIndex="33" Width="100"></COLUMN>
    <COLUMN Name="Height_mm_" Caption="Height&#40;mm&#41;" Index="34" BandIndex="0" RowIndex="0" ColIndex="34" Width="100"></COLUMN>
    <COLUMN Name="Ibis_Model" Caption="Ibis Model" Index="35" BandIndex="0" RowIndex="0" ColIndex="35" Width="100"></COLUMN>
    <COLUMN Name="ImagePath" Caption="ImagePath" Index="36" BandIndex="0" RowIndex="0" ColIndex="36" Width="100"></COLUMN>
    <COLUMN Name="Index" Caption="Index" Index="37" BandIndex="0" RowIndex="0" ColIndex="37" Width="100"></COLUMN>
    <COLUMN Name="INDUSTRY_STD_PKG_TYPE" Caption="INDUSTRY_STD_PKG_TYPE" Index="38" BandIndex="0" RowIndex="0" ColIndex="38" Width="100"></COLUMN>
    <COLUMN Name="ItemGUID" Caption="ItemGUID" Index="39" BandIndex="0" RowIndex="0" ColIndex="39" Width="100"></COLUMN>
    <COLUMN Name="LatestRevisionDate" Caption="LatestRevisionDate" Index="40" BandIndex="0" RowIndex="0" ColIndex="40" Width="100"></COLUMN>
    <COLUMN Name="LatestRevisionNote" Caption="LatestRevisionNote" Index="41" BandIndex="0" RowIndex="0" ColIndex="41" Width="100"></COLUMN>
    <COLUMN Name="Library_Name" Caption="Library Name" Index="42" BandIndex="0" RowIndex="0" ColIndex="42" Width="100"></COLUMN>
    <COLUMN Name="Library_Reference" Caption="Library Reference" Index="43" BandIndex="0" RowIndex="0" ColIndex="43" Width="100"></COLUMN>
    <COLUMN Name="LibRef" Caption="LibRef" Index="44" BandIndex="0" RowIndex="0" ColIndex="44" Width="100"></COLUMN>
    <COLUMN Name="LogicalDesignator" Caption="LogicalDesignator" Index="45" BandIndex="0" RowIndex="0" ColIndex="45" Width="100"></COLUMN>
    <COLUMN Name="MANUFACTURER" Caption="MANUFACTURER" Index="46" BandIndex="0" RowIndex="0" ColIndex="46" Width="100"></COLUMN>
    <COLUMN Name="Manufacturer_Name" Caption="Manufacturer Name" Index="47" BandIndex="0" RowIndex="0" ColIndex="47" Width="100"></COLUMN>
    <COLUMN Name="MANUFACTURER_PART_NUMBER" Caption="MANUFACTURER_PART_NUMBER" Index="48" BandIndex="0" RowIndex="0" ColIndex="48" Width="100"></COLUMN>
    <COLUMN Name="Model_Footprint" Caption="Model:Footprint" Index="49" BandIndex="0" RowIndex="0" ColIndex="49" Width="100"></COLUMN>
    <COLUMN Name="Model_Signal_Integrity" Caption="Model:Signal Integrity" Index="50" BandIndex="0" RowIndex="0" ColIndex="50" Width="100"></COLUMN>
    <COLUMN Name="Model_Simulation" Caption="Model:Simulation" Index="51" BandIndex="0" RowIndex="0" ColIndex="51" Width="100"></COLUMN>
    <COLUMN Name="Models" Caption="Models" Index="52" BandIndex="0" RowIndex="0" ColIndex="52" Width="100"></COLUMN>
    <COLUMN Name="ModifiedDate" Caption="ModifiedDate" Index="53" BandIndex="0" RowIndex="0" ColIndex="53" Width="100"></COLUMN>
    <COLUMN Name="Organization" Caption="Organization" Index="54" BandIndex="0" RowIndex="0" ColIndex="54" Width="100"></COLUMN>
    <COLUMN Name="PACKAGE_DESIGNATOR" Caption="PACKAGE_DESIGNATOR" Index="55" BandIndex="0" RowIndex="0" ColIndex="55" Width="100"></COLUMN>
    <COLUMN Name="PackageDescription" Caption="PackageDescription" Index="56" BandIndex="0" RowIndex="0" ColIndex="56" Width="100"></COLUMN>
    <COLUMN Name="PackageReference" Caption="PackageReference" Index="57" BandIndex="0" RowIndex="0" ColIndex="57" Width="100"></COLUMN>
    <COLUMN Name="PackageVersion" Caption="PackageVersion" Index="58" BandIndex="0" RowIndex="0" ColIndex="58" Width="100"></COLUMN>
    <COLUMN Name="Part_Number" Caption="Part Number" Index="59" BandIndex="0" RowIndex="0" ColIndex="59" Width="100"></COLUMN>
    <COLUMN Name="PartType" Caption="PartType" Index="60" BandIndex="0" RowIndex="0" ColIndex="60" Width="100"></COLUMN>
    <COLUMN Name="PCB3D" Caption="PCB3D" Index="61" BandIndex="0" RowIndex="0" ColIndex="61" Width="100"></COLUMN>
    <COLUMN Name="PhysicalPath" Caption="PhysicalPath" Index="62" BandIndex="0" RowIndex="0" ColIndex="62" Width="100"></COLUMN>
    <COLUMN Name="PIN_COUNT" Caption="PIN_COUNT" Index="63" BandIndex="0" RowIndex="0" ColIndex="63" Width="100"></COLUMN>
    <COLUMN Name="Pins" Caption="Pins" Index="64" BandIndex="0" RowIndex="0" ColIndex="64" Width="100"></COLUMN>
    <COLUMN Name="Project" Caption="Project" Index="65" BandIndex="0" RowIndex="0" ColIndex="65" Width="100"></COLUMN>
    <COLUMN Name="ProjectName" Caption="ProjectName" Index="66" BandIndex="0" RowIndex="0" ColIndex="66" Width="100"></COLUMN>
    <COLUMN Name="Published" Caption="Published" Index="67" BandIndex="0" RowIndex="0" ColIndex="67" Width="100"></COLUMN>
    <COLUMN Name="Publisher" Caption="Publisher" Index="68" BandIndex="0" RowIndex="0" ColIndex="68" Width="100"></COLUMN>
    <COLUMN Name="Quantity" Caption="Quantity" Index="69" BandIndex="0" RowIndex="0" ColIndex="69" Width="100"></COLUMN>
    <COLUMN Name="Revision" Caption="Revision" Index="70" BandIndex="0" RowIndex="0" ColIndex="70" Width="100"></COLUMN>
    <COLUMN Name="RevisionGUID" Caption="RevisionGUID" Index="71" BandIndex="0" RowIndex="0" ColIndex="71" Width="100"></COLUMN>
    <COLUMN Name="Rule" Caption="Rule" Index="72" BandIndex="0" RowIndex="0" ColIndex="72" Width="100"></COLUMN>
    <COLUMN Name="SheetNumber" Caption="SheetNumber" Index="73" BandIndex="0" RowIndex="0" ColIndex="73" Width="100"></COLUMN>
    <COLUMN Name="SheetTotal" Caption="SheetTotal" Index="74" BandIndex="0" RowIndex="0" ColIndex="74" Width="100"></COLUMN>
    <COLUMN Name="Signal_Integrity" Caption="Signal Integrity" Index="75" BandIndex="0" RowIndex="0" ColIndex="75" Width="100"></COLUMN>
    <COLUMN Name="Simulation" Caption="Simulation" Index="76" BandIndex="0" RowIndex="0" ColIndex="76" Width="100"></COLUMN>
    <COLUMN Name="SourceLibraryName" Caption="SourceLibraryName" Index="77" BandIndex="0" RowIndex="0" ColIndex="77" Width="100"></COLUMN>
    <COLUMN Name="Sub_Parts" Caption="Sub-Parts" Index="78" BandIndex="0" RowIndex="0" ColIndex="78" Width="100"></COLUMN>
    <COLUMN Name="Time" Caption="Time" Index="79" BandIndex="0" RowIndex="0" ColIndex="79" Width="100"></COLUMN>
    <COLUMN Name="Title" Caption="Title" Index="80" BandIndex="0" RowIndex="0" ColIndex="80" Width="100"></COLUMN>
    <COLUMN Name="UniqueIdName" Caption="UniqueIdName" Index="81" BandIndex="0" RowIndex="0" ColIndex="81" Width="100"></COLUMN>
    <COLUMN Name="UniqueIdPath" Caption="UniqueIdPath" Index="82" BandIndex="0" RowIndex="0" ColIndex="82" Width="100"></COLUMN>
    <COLUMN Name="Value" Caption="Value" Index="83" BandIndex="0" RowIndex="0" ColIndex="83" Width="100"></COLUMN>
    <COLUMN Name="Variant" Caption="Variant" Index="84" BandIndex="0" RowIndex="0" ColIndex="84" Width="100"></COLUMN>
    <COLUMN Name="VaultGUID" Caption="VaultGUID" Index="85" BandIndex="0" RowIndex="0" ColIndex="85" Width="100"></COLUMN>
    <COLUMN Name="VENDOR" Caption="VENDOR" Index="86" BandIndex="0" RowIndex="0" ColIndex="86" Width="100"></COLUMN>
    <COLUMN Name="_" Caption="&#35;" Index="87" BandIndex="0" RowIndex="0" ColIndex="87" Width="100"></COLUMN>
    <COLUMN Name="_ID_" Caption="&#37;ID&#37;" Index="88" BandIndex="0" RowIndex="0" ColIndex="88" Width="100"></COLUMN>
    <COLUMN Name="_PARENTID_" Caption="&#37;PARENTID&#37;" Index="89" BandIndex="0" RowIndex="0" ColIndex="89" Width="100"></COLUMN>
  </COLUMNS>
  <ROWS>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IPC="" Comment="Cap Pol3" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="14/01/2016" CurrentTime="8:04:06 p. m." DATASHEETURL="" Date="" Description="Polarized Capacitor &#40;Surface Mount&#41;" Designator="C1" Designator_X_Mil_="4490" Designator_X_mm_="114.046" Designator_Y_Mil_="6880" Designator_Y_mm_="174.752" DesignItemId="Cap Pol3" Document="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentName="finalproy.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" FAMILY_NAME="" Footprint="C0805" GENERIC_PART_NUMBER="" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="1" INDUSTRY_STD_PKG_TYPE="" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Pol3" LibRef="Cap Pol3" LogicalDesignator="C1" MANUFACTURER="" Manufacturer_Name="" MANUFACTURER_PART_NUMBER="" Model_Footprint="Chip Capacitor, Body 2.0x1.3mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Capacitor" Models="7" ModifiedDate="14/01/2016" Organization="" PACKAGE_DESIGNATOR="" PackageDescription="Chip Capacitor" PackageReference="C0805" PackageVersion="" Part_Number="" PartType="Cap Pol3" PCB3D="" PhysicalPath="finalproy" PIN_COUNT="" Pins="2" Project="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;Projects&#92;FINAL_PCB&#92;FINAL_PCB.PrjPcb" ProjectName="FINAL_PCB.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="1" Signal_Integrity="Cap Pol" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="DVMXCHEK" UniqueIdPath="" Value="1uF" Variant="" VaultGUID="" VENDOR="" _="1" _ID_="1212674240" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IPC="" Comment="Cap Pol3" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="14/01/2016" CurrentTime="8:04:06 p. m." DATASHEETURL="" Date="" Description="Polarized Capacitor &#40;Surface Mount&#41;" Designator="C2" Designator_X_Mil_="4890" Designator_X_mm_="124.206" Designator_Y_Mil_="6880" Designator_Y_mm_="174.752" DesignItemId="Cap Pol3" Document="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentName="finalproy.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" FAMILY_NAME="" Footprint="C0805" GENERIC_PART_NUMBER="" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="2" INDUSTRY_STD_PKG_TYPE="" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Pol3" LibRef="Cap Pol3" LogicalDesignator="C2" MANUFACTURER="" Manufacturer_Name="" MANUFACTURER_PART_NUMBER="" Model_Footprint="Chip Capacitor, Body 2.0x1.3mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Capacitor" Models="7" ModifiedDate="14/01/2016" Organization="" PACKAGE_DESIGNATOR="" PackageDescription="Chip Capacitor" PackageReference="C0805" PackageVersion="" Part_Number="" PartType="Cap Pol3" PCB3D="" PhysicalPath="finalproy" PIN_COUNT="" Pins="2" Project="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;Projects&#92;FINAL_PCB&#92;FINAL_PCB.PrjPcb" ProjectName="FINAL_PCB.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="1" Signal_Integrity="Cap Pol" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="KBDVIIBC" UniqueIdPath="" Value="0.1uF" Variant="" VaultGUID="" VENDOR="" _="2" _ID_="1212674336" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IPC="" Comment="Cap Pol3" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="14/01/2016" CurrentTime="8:04:06 p. m." DATASHEETURL="" Date="" Description="Polarized Capacitor &#40;Surface Mount&#41;" Designator="C3" Designator_X_Mil_="3690" Designator_X_mm_="93.726" Designator_Y_Mil_="6880" Designator_Y_mm_="174.752" DesignItemId="Cap Pol3" Document="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentName="finalproy.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" FAMILY_NAME="" Footprint="C0805" GENERIC_PART_NUMBER="" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="3" INDUSTRY_STD_PKG_TYPE="" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Pol3" LibRef="Cap Pol3" LogicalDesignator="C3" MANUFACTURER="" Manufacturer_Name="" MANUFACTURER_PART_NUMBER="" Model_Footprint="Chip Capacitor, Body 2.0x1.3mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Capacitor" Models="7" ModifiedDate="14/01/2016" Organization="" PACKAGE_DESIGNATOR="" PackageDescription="Chip Capacitor" PackageReference="C0805" PackageVersion="" Part_Number="" PartType="Cap Pol3" PCB3D="" PhysicalPath="finalproy" PIN_COUNT="" Pins="2" Project="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;Projects&#92;FINAL_PCB&#92;FINAL_PCB.PrjPcb" ProjectName="FINAL_PCB.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="1" Signal_Integrity="Cap Pol" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="VHXVCXXQ" UniqueIdPath="" Value="1uF" Variant="" VaultGUID="" VENDOR="" _="3" _ID_="1212674432" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IPC="" Comment="Cap Pol3" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="14/01/2016" CurrentTime="8:04:06 p. m." DATASHEETURL="" Date="" Description="Polarized Capacitor &#40;Surface Mount&#41;" Designator="C4" Designator_X_Mil_="3290" Designator_X_mm_="83.566" Designator_Y_Mil_="6880" Designator_Y_mm_="174.752" DesignItemId="Cap Pol3" Document="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentName="finalproy.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" FAMILY_NAME="" Footprint="C0805" GENERIC_PART_NUMBER="" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="4" INDUSTRY_STD_PKG_TYPE="" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Pol3" LibRef="Cap Pol3" LogicalDesignator="C4" MANUFACTURER="" Manufacturer_Name="" MANUFACTURER_PART_NUMBER="" Model_Footprint="Chip Capacitor, Body 2.0x1.3mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Capacitor" Models="7" ModifiedDate="14/01/2016" Organization="" PACKAGE_DESIGNATOR="" PackageDescription="Chip Capacitor" PackageReference="C0805" PackageVersion="" Part_Number="" PartType="Cap Pol3" PCB3D="" PhysicalPath="finalproy" PIN_COUNT="" Pins="2" Project="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;Projects&#92;FINAL_PCB&#92;FINAL_PCB.PrjPcb" ProjectName="FINAL_PCB.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="1" Signal_Integrity="Cap Pol" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="PLLSNHGQ" UniqueIdPath="" Value="0.1uF" Variant="" VaultGUID="" VENDOR="" _="4" _ID_="1212674528" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IPC="" Comment="Cap Pol3" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="14/01/2016" CurrentTime="8:04:06 p. m." DATASHEETURL="" Date="" Description="Polarized Capacitor &#40;Surface Mount&#41;" Designator="C5" Designator_X_Mil_="2690" Designator_X_mm_="68.326" Designator_Y_Mil_="6010" Designator_Y_mm_="152.654" DesignItemId="Cap Pol3" Document="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentName="finalproy.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" FAMILY_NAME="" Footprint="C0805" GENERIC_PART_NUMBER="" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="5" INDUSTRY_STD_PKG_TYPE="" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Pol3" LibRef="Cap Pol3" LogicalDesignator="C5" MANUFACTURER="" Manufacturer_Name="" MANUFACTURER_PART_NUMBER="" Model_Footprint="Chip Capacitor, Body 2.0x1.3mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Capacitor" Models="7" ModifiedDate="14/01/2016" Organization="" PACKAGE_DESIGNATOR="" PackageDescription="Chip Capacitor" PackageReference="C0805" PackageVersion="" Part_Number="" PartType="Cap Pol3" PCB3D="" PhysicalPath="finalproy" PIN_COUNT="" Pins="2" Project="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;Projects&#92;FINAL_PCB&#92;FINAL_PCB.PrjPcb" ProjectName="FINAL_PCB.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="1" Signal_Integrity="Cap Pol" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="XLYYHOTH" UniqueIdPath="" Value="1uF" Variant="" VaultGUID="" VENDOR="" _="5" _ID_="1212674624" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IPC="" Comment="Cap Pol3" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="14/01/2016" CurrentTime="8:04:06 p. m." DATASHEETURL="" Date="" Description="Polarized Capacitor &#40;Surface Mount&#41;" Designator="C6" Designator_X_Mil_="3220" Designator_X_mm_="81.788" Designator_Y_Mil_="5990" Designator_Y_mm_="152.146" DesignItemId="Cap Pol3" Document="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentName="finalproy.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" FAMILY_NAME="" Footprint="C0805" GENERIC_PART_NUMBER="" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="6" INDUSTRY_STD_PKG_TYPE="" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap Pol3" LibRef="Cap Pol3" LogicalDesignator="C6" MANUFACTURER="" Manufacturer_Name="" MANUFACTURER_PART_NUMBER="" Model_Footprint="Chip Capacitor, Body 2.0x1.3mm, IPC High Density" Model_Signal_Integrity="" Model_Simulation="Capacitor" Models="7" ModifiedDate="14/01/2016" Organization="" PACKAGE_DESIGNATOR="" PackageDescription="Chip Capacitor" PackageReference="C0805" PackageVersion="" Part_Number="" PartType="Cap Pol3" PCB3D="" PhysicalPath="finalproy" PIN_COUNT="" Pins="2" Project="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;Projects&#92;FINAL_PCB&#92;FINAL_PCB.PrjPcb" ProjectName="FINAL_PCB.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="1" Signal_Integrity="Cap Pol" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="NTMKHDXY" UniqueIdPath="" Value="0.1uF" Variant="" VaultGUID="" VENDOR="" _="6" _ID_="1212674720" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IPC="" Comment="LCD" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="14/01/2016" CurrentTime="8:04:06 p. m." DATASHEETURL="" Date="" Description="Header, 16-Pin" Designator="P1" Designator_X_Mil_="10700" Designator_X_mm_="271.78" Designator_Y_Mil_="6600" Designator_Y_mm_="167.64" DesignItemId="Header 16" Document="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentName="finalproy.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" FAMILY_NAME="" Footprint="HDR1X16" GENERIC_PART_NUMBER="" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="7" INDUSTRY_STD_PKG_TYPE="" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Connectors.IntLib" Library_Reference="Header 16" LibRef="Header 16" LogicalDesignator="P1" MANUFACTURER="" Manufacturer_Name="" MANUFACTURER_PART_NUMBER="" Model_Footprint="Connector; Header; 16 Position" Model_Signal_Integrity="" Model_Simulation="" Models="2" ModifiedDate="14/01/2016" Organization="" PACKAGE_DESIGNATOR="" PackageDescription="" PackageReference="" PackageVersion="" Part_Number="" PartType="LCD" PCB3D="" PhysicalPath="finalproy" PIN_COUNT="" Pins="16" Project="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;Projects&#92;FINAL_PCB&#92;FINAL_PCB.PrjPcb" ProjectName="FINAL_PCB.PrjPcb" Published="" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="1" Signal_Integrity="Connector" Simulation="" SourceLibraryName="Miscellaneous Connectors.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="EKKWHSUD" UniqueIdPath="" Value="" Variant="" VaultGUID="" VENDOR="" _="7" _ID_="1212674816" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IPC="" Comment="PRG" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="14/01/2016" CurrentTime="8:04:06 p. m." DATASHEETURL="" Date="" Description="Header, 2-Pin" Designator="P2" Designator_X_Mil_="10700" Designator_X_mm_="271.78" Designator_Y_Mil_="3800" Designator_Y_mm_="96.52" DesignItemId="Header 2" Document="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentName="finalproy.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" FAMILY_NAME="" Footprint="HDR1X2" GENERIC_PART_NUMBER="" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="8" INDUSTRY_STD_PKG_TYPE="" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Connectors.IntLib" Library_Reference="Header 2" LibRef="Header 2" LogicalDesignator="P2" MANUFACTURER="" Manufacturer_Name="" MANUFACTURER_PART_NUMBER="" Model_Footprint="Connector; Header; 2 Position" Model_Signal_Integrity="" Model_Simulation="" Models="2" ModifiedDate="14/01/2016" Organization="" PACKAGE_DESIGNATOR="" PackageDescription="" PackageReference="" PackageVersion="" Part_Number="" PartType="PRG" PCB3D="" PhysicalPath="finalproy" PIN_COUNT="" Pins="2" Project="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;Projects&#92;FINAL_PCB&#92;FINAL_PCB.PrjPcb" ProjectName="FINAL_PCB.PrjPcb" Published="" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="1" Signal_Integrity="Connector" Simulation="" SourceLibraryName="Miscellaneous Connectors.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="LXYQGJIH" UniqueIdPath="" Value="" Variant="" VaultGUID="" VENDOR="" _="8" _ID_="1212674912" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IPC="" Comment="I2C" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="14/01/2016" CurrentTime="8:04:06 p. m." DATASHEETURL="" Date="" Description="Header, 4-Pin" Designator="P3" Designator_X_Mil_="10700" Designator_X_mm_="271.78" Designator_Y_Mil_="3100" Designator_Y_mm_="78.74" DesignItemId="Header 4" Document="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentName="finalproy.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" FAMILY_NAME="" Footprint="HDR1X4" GENERIC_PART_NUMBER="" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="9" INDUSTRY_STD_PKG_TYPE="" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Connectors.IntLib" Library_Reference="Header 4" LibRef="Header 4" LogicalDesignator="P3" MANUFACTURER="" Manufacturer_Name="" MANUFACTURER_PART_NUMBER="" Model_Footprint="Connector; Header; 4 Position" Model_Signal_Integrity="" Model_Simulation="" Models="2" ModifiedDate="14/01/2016" Organization="" PACKAGE_DESIGNATOR="" PackageDescription="" PackageReference="" PackageVersion="" Part_Number="" PartType="I2C" PCB3D="" PhysicalPath="finalproy" PIN_COUNT="" Pins="4" Project="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;Projects&#92;FINAL_PCB&#92;FINAL_PCB.PrjPcb" ProjectName="FINAL_PCB.PrjPcb" Published="" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="1" Signal_Integrity="Connector" Simulation="" SourceLibraryName="Miscellaneous Connectors.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="MQTMUEPW" UniqueIdPath="" Value="" Variant="" VaultGUID="" VENDOR="" _="9" _ID_="1212675008" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IPC="" Comment="UART" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="14/01/2016" CurrentTime="8:04:06 p. m." DATASHEETURL="" Date="" Description="Header, 3-Pin" Designator="P4" Designator_X_Mil_="10700" Designator_X_mm_="271.78" Designator_Y_Mil_="2200" Designator_Y_mm_="55.88" DesignItemId="Header 3" Document="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentName="finalproy.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" FAMILY_NAME="" Footprint="HDR1X3" GENERIC_PART_NUMBER="" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="10" INDUSTRY_STD_PKG_TYPE="" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Connectors.IntLib" Library_Reference="Header 3" LibRef="Header 3" LogicalDesignator="P4" MANUFACTURER="" Manufacturer_Name="" MANUFACTURER_PART_NUMBER="" Model_Footprint="Connector; Header; 3 Position" Model_Signal_Integrity="" Model_Simulation="" Models="2" ModifiedDate="14/01/2016" Organization="" PACKAGE_DESIGNATOR="" PackageDescription="" PackageReference="" PackageVersion="" Part_Number="" PartType="UART" PCB3D="" PhysicalPath="finalproy" PIN_COUNT="" Pins="3" Project="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;Projects&#92;FINAL_PCB&#92;FINAL_PCB.PrjPcb" ProjectName="FINAL_PCB.PrjPcb" Published="" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="1" Signal_Integrity="Connector" Simulation="" SourceLibraryName="Miscellaneous Connectors.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="HKHFIBDW" UniqueIdPath="" Value="" Variant="" VaultGUID="" VENDOR="" _="10" _ID_="1212675104" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IPC="" Comment="FT" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="14/01/2016" CurrentTime="8:04:06 p. m." DATASHEETURL="" Date="" Description="Header, 2-Pin" Designator="P5" Designator_X_Mil_="10700" Designator_X_mm_="271.78" Designator_Y_Mil_="1500" Designator_Y_mm_="38.1" DesignItemId="Header 2" Document="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentName="finalproy.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" FAMILY_NAME="" Footprint="HDR1X2" GENERIC_PART_NUMBER="" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="11" INDUSTRY_STD_PKG_TYPE="" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Connectors.IntLib" Library_Reference="Header 2" LibRef="Header 2" LogicalDesignator="P5" MANUFACTURER="" Manufacturer_Name="" MANUFACTURER_PART_NUMBER="" Model_Footprint="Connector; Header; 2 Position" Model_Signal_Integrity="" Model_Simulation="" Models="2" ModifiedDate="14/01/2016" Organization="" PACKAGE_DESIGNATOR="" PackageDescription="" PackageReference="" PackageVersion="" Part_Number="" PartType="FT" PCB3D="" PhysicalPath="finalproy" PIN_COUNT="" Pins="2" Project="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;Projects&#92;FINAL_PCB&#92;FINAL_PCB.PrjPcb" ProjectName="FINAL_PCB.PrjPcb" Published="" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="1" Signal_Integrity="Connector" Simulation="" SourceLibraryName="Miscellaneous Connectors.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="SBJBBUDB" UniqueIdPath="" Value="" Variant="" VaultGUID="" VENDOR="" _="11" _ID_="1212675200" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IPC="" Comment="PRG2" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="14/01/2016" CurrentTime="8:04:06 p. m." DATASHEETURL="" Date="" Description="Header, 2-Pin" Designator="P6" Designator_X_Mil_="10700" Designator_X_mm_="271.78" Designator_Y_Mil_="4300" Designator_Y_mm_="109.22" DesignItemId="Header 2" Document="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentName="finalproy.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" FAMILY_NAME="" Footprint="HDR1X2" GENERIC_PART_NUMBER="" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="12" INDUSTRY_STD_PKG_TYPE="" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Connectors.IntLib" Library_Reference="Header 2" LibRef="Header 2" LogicalDesignator="P6" MANUFACTURER="" Manufacturer_Name="" MANUFACTURER_PART_NUMBER="" Model_Footprint="Connector; Header; 2 Position" Model_Signal_Integrity="" Model_Simulation="" Models="2" ModifiedDate="14/01/2016" Organization="" PACKAGE_DESIGNATOR="" PackageDescription="" PackageReference="" PackageVersion="" Part_Number="" PartType="PRG2" PCB3D="" PhysicalPath="finalproy" PIN_COUNT="" Pins="2" Project="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;Projects&#92;FINAL_PCB&#92;FINAL_PCB.PrjPcb" ProjectName="FINAL_PCB.PrjPcb" Published="" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="1" Signal_Integrity="Connector" Simulation="" SourceLibraryName="Miscellaneous Connectors.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="JWYBBMXV" UniqueIdPath="" Value="" Variant="" VaultGUID="" VENDOR="" _="12" _ID_="1212675296" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IPC="" Comment="HC" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="14/01/2016" CurrentTime="8:04:06 p. m." DATASHEETURL="" Date="" Description="Header, 4-Pin" Designator="P7" Designator_X_Mil_="9200" Designator_X_mm_="233.68" Designator_Y_Mil_="6900" Designator_Y_mm_="175.26" DesignItemId="Header 4" Document="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentName="finalproy.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" FAMILY_NAME="" Footprint="HDR1X4" GENERIC_PART_NUMBER="" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="13" INDUSTRY_STD_PKG_TYPE="" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Connectors.IntLib" Library_Reference="Header 4" LibRef="Header 4" LogicalDesignator="P7" MANUFACTURER="" Manufacturer_Name="" MANUFACTURER_PART_NUMBER="" Model_Footprint="Connector; Header; 4 Position" Model_Signal_Integrity="" Model_Simulation="" Models="2" ModifiedDate="14/01/2016" Organization="" PACKAGE_DESIGNATOR="" PackageDescription="" PackageReference="" PackageVersion="" Part_Number="" PartType="HC" PCB3D="" PhysicalPath="finalproy" PIN_COUNT="" Pins="4" Project="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;Projects&#92;FINAL_PCB&#92;FINAL_PCB.PrjPcb" ProjectName="FINAL_PCB.PrjPcb" Published="" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="1" Signal_Integrity="Connector" Simulation="" SourceLibraryName="Miscellaneous Connectors.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="CGDKXNCV" UniqueIdPath="" Value="" Variant="" VaultGUID="" VENDOR="" _="13" _ID_="1212675392" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IPC="" Comment="LM" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="14/01/2016" CurrentTime="8:04:06 p. m." DATASHEETURL="" Date="" Description="Header, 3-Pin" Designator="P8" Designator_X_Mil_="9200" Designator_X_mm_="233.68" Designator_Y_Mil_="6100" Designator_Y_mm_="154.94" DesignItemId="Header 3" Document="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentName="finalproy.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" FAMILY_NAME="" Footprint="HDR1X3" GENERIC_PART_NUMBER="" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="14" INDUSTRY_STD_PKG_TYPE="" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Connectors.IntLib" Library_Reference="Header 3" LibRef="Header 3" LogicalDesignator="P8" MANUFACTURER="" Manufacturer_Name="" MANUFACTURER_PART_NUMBER="" Model_Footprint="Connector; Header; 3 Position" Model_Signal_Integrity="" Model_Simulation="" Models="2" ModifiedDate="14/01/2016" Organization="" PACKAGE_DESIGNATOR="" PackageDescription="" PackageReference="" PackageVersion="" Part_Number="" PartType="LM" PCB3D="" PhysicalPath="finalproy" PIN_COUNT="" Pins="3" Project="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;Projects&#92;FINAL_PCB&#92;FINAL_PCB.PrjPcb" ProjectName="FINAL_PCB.PrjPcb" Published="" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="1" Signal_Integrity="Connector" Simulation="" SourceLibraryName="Miscellaneous Connectors.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="VUJGRRMG" UniqueIdPath="" Value="" Variant="" VaultGUID="" VENDOR="" _="14" _ID_="1212675488" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IPC="RESC2012" Comment="Res Varistor" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="14/01/2016" CurrentTime="8:04:06 p. m." DATASHEETURL="" Date="" Description="Varistor &#40;Voltage-Sensitive Resistor&#41;" Designator="R1" Designator_X_Mil_="10290" Designator_X_mm_="261.366" Designator_Y_Mil_="6710" Designator_Y_mm_="170.434" DesignItemId="Res Varistor" Document="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentName="finalproy.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" FAMILY_NAME="" Footprint="6-0805_N" GENERIC_PART_NUMBER="" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="15" INDUSTRY_STD_PKG_TYPE="" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Res Varistor" LibRef="Res Varistor" LogicalDesignator="R1" MANUFACTURER="" Manufacturer_Name="" MANUFACTURER_PART_NUMBER="" Model_Footprint="Chip Resistor, Body 2.0x1.2mm, IPC Medium Density" Model_Signal_Integrity="" Model_Simulation="" Models="3" ModifiedDate="14/01/2016" Organization="" PACKAGE_DESIGNATOR="" PackageDescription="Chip Resistor 0805 Case Size" PackageReference="6-0805" PackageVersion="Mar-2003" Part_Number="" PartType="Res Varistor" PCB3D="" PhysicalPath="finalproy" PIN_COUNT="" Pins="2" Project="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;Projects&#92;FINAL_PCB&#92;FINAL_PCB.PrjPcb" ProjectName="FINAL_PCB.PrjPcb" Published="24-Mar-1999" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="ARHNBILC" UniqueIdPath="" Value="" Variant="" VaultGUID="" VENDOR="" _="15" _ID_="1212675584" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IPC="RESC2012" Comment="Res Varistor" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="14/01/2016" CurrentTime="8:04:06 p. m." DATASHEETURL="" Date="" Description="Varistor &#40;Voltage-Sensitive Resistor&#41;" Designator="R2" Designator_X_Mil_="10100" Designator_X_mm_="256.54" Designator_Y_Mil_="4800" Designator_Y_mm_="121.92" DesignItemId="Res Varistor" Document="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentName="finalproy.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" FAMILY_NAME="" Footprint="6-0805_N" GENERIC_PART_NUMBER="" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="16" INDUSTRY_STD_PKG_TYPE="" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Res Varistor" LibRef="Res Varistor" LogicalDesignator="R2" MANUFACTURER="" Manufacturer_Name="" MANUFACTURER_PART_NUMBER="" Model_Footprint="Chip Resistor, Body 2.0x1.2mm, IPC Medium Density" Model_Signal_Integrity="" Model_Simulation="" Models="3" ModifiedDate="14/01/2016" Organization="" PACKAGE_DESIGNATOR="" PackageDescription="Chip Resistor 0805 Case Size" PackageReference="6-0805" PackageVersion="Mar-2003" Part_Number="" PartType="Res Varistor" PCB3D="" PhysicalPath="finalproy" PIN_COUNT="" Pins="2" Project="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;Projects&#92;FINAL_PCB&#92;FINAL_PCB.PrjPcb" ProjectName="FINAL_PCB.PrjPcb" Published="24-Mar-1999" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="SLNYTGUW" UniqueIdPath="" Value="" Variant="" VaultGUID="" VENDOR="" _="16" _ID_="1212675680" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IPC="RESC2012" Comment="Res Varistor" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="14/01/2016" CurrentTime="8:04:06 p. m." DATASHEETURL="" Date="" Description="Varistor &#40;Voltage-Sensitive Resistor&#41;" Designator="R3" Designator_X_Mil_="1090" Designator_X_mm_="27.686" Designator_Y_Mil_="1310" Designator_Y_mm_="33.274" DesignItemId="Res Varistor" Document="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentName="finalproy.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" FAMILY_NAME="" Footprint="6-0805_N" GENERIC_PART_NUMBER="" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="17" INDUSTRY_STD_PKG_TYPE="" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Res Varistor" LibRef="Res Varistor" LogicalDesignator="R3" MANUFACTURER="" Manufacturer_Name="" MANUFACTURER_PART_NUMBER="" Model_Footprint="Chip Resistor, Body 2.0x1.2mm, IPC Medium Density" Model_Signal_Integrity="" Model_Simulation="" Models="3" ModifiedDate="14/01/2016" Organization="" PACKAGE_DESIGNATOR="" PackageDescription="Chip Resistor 0805 Case Size" PackageReference="6-0805" PackageVersion="Mar-2003" Part_Number="" PartType="Res Varistor" PCB3D="" PhysicalPath="finalproy" PIN_COUNT="" Pins="2" Project="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;Projects&#92;FINAL_PCB&#92;FINAL_PCB.PrjPcb" ProjectName="FINAL_PCB.PrjPcb" Published="24-Mar-1999" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="NYTMXUSS" UniqueIdPath="" Value="" Variant="" VaultGUID="" VENDOR="" _="17" _ID_="1212675776" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IPC="RESC2012" Comment="Res Varistor" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="14/01/2016" CurrentTime="8:04:06 p. m." DATASHEETURL="" Date="" Description="Varistor &#40;Voltage-Sensitive Resistor&#41;" Designator="R4" Designator_X_Mil_="1490" Designator_X_mm_="37.846" Designator_Y_Mil_="1410" Designator_Y_mm_="35.814" DesignItemId="Res Varistor" Document="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentName="finalproy.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" FAMILY_NAME="" Footprint="6-0805_N" GENERIC_PART_NUMBER="" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="18" INDUSTRY_STD_PKG_TYPE="" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Res Varistor" LibRef="Res Varistor" LogicalDesignator="R4" MANUFACTURER="" Manufacturer_Name="" MANUFACTURER_PART_NUMBER="" Model_Footprint="Chip Resistor, Body 2.0x1.2mm, IPC Medium Density" Model_Signal_Integrity="" Model_Simulation="" Models="3" ModifiedDate="14/01/2016" Organization="" PACKAGE_DESIGNATOR="" PackageDescription="Chip Resistor 0805 Case Size" PackageReference="6-0805" PackageVersion="Mar-2003" Part_Number="" PartType="Res Varistor" PCB3D="" PhysicalPath="finalproy" PIN_COUNT="" Pins="2" Project="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;Projects&#92;FINAL_PCB&#92;FINAL_PCB.PrjPcb" ProjectName="FINAL_PCB.PrjPcb" Published="24-Mar-1999" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="YNLTLQMP" UniqueIdPath="" Value="" Variant="" VaultGUID="" VENDOR="" _="18" _ID_="1212675872" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IPC="RESC2012" Comment="Res Varistor" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="14/01/2016" CurrentTime="8:04:06 p. m." DATASHEETURL="" Date="" Description="Varistor &#40;Voltage-Sensitive Resistor&#41;" Designator="R5" Designator_X_Mil_="4090" Designator_X_mm_="103.886" Designator_Y_Mil_="1410" Designator_Y_mm_="35.814" DesignItemId="Res Varistor" Document="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentName="finalproy.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" FAMILY_NAME="" Footprint="6-0805_N" GENERIC_PART_NUMBER="" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="19" INDUSTRY_STD_PKG_TYPE="" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Res Varistor" LibRef="Res Varistor" LogicalDesignator="R5" MANUFACTURER="" Manufacturer_Name="" MANUFACTURER_PART_NUMBER="" Model_Footprint="Chip Resistor, Body 2.0x1.2mm, IPC Medium Density" Model_Signal_Integrity="" Model_Simulation="" Models="3" ModifiedDate="14/01/2016" Organization="" PACKAGE_DESIGNATOR="" PackageDescription="Chip Resistor 0805 Case Size" PackageReference="6-0805" PackageVersion="Mar-2003" Part_Number="" PartType="Res Varistor" PCB3D="" PhysicalPath="finalproy" PIN_COUNT="" Pins="2" Project="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;Projects&#92;FINAL_PCB&#92;FINAL_PCB.PrjPcb" ProjectName="FINAL_PCB.PrjPcb" Published="24-Mar-1999" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="XKFVTMKD" UniqueIdPath="" Value="" Variant="" VaultGUID="" VENDOR="" _="19" _ID_="1212675968" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IPC="RESC2012" Comment="Res Varistor" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="14/01/2016" CurrentTime="8:04:06 p. m." DATASHEETURL="" Date="" Description="Varistor &#40;Voltage-Sensitive Resistor&#41;" Designator="R6" Designator_X_Mil_="4490" Designator_X_mm_="114.046" Designator_Y_Mil_="1410" Designator_Y_mm_="35.814" DesignItemId="Res Varistor" Document="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentName="finalproy.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" FAMILY_NAME="" Footprint="6-0805_N" GENERIC_PART_NUMBER="" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="20" INDUSTRY_STD_PKG_TYPE="" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Res Varistor" LibRef="Res Varistor" LogicalDesignator="R6" MANUFACTURER="" Manufacturer_Name="" MANUFACTURER_PART_NUMBER="" Model_Footprint="Chip Resistor, Body 2.0x1.2mm, IPC Medium Density" Model_Signal_Integrity="" Model_Simulation="" Models="3" ModifiedDate="14/01/2016" Organization="" PACKAGE_DESIGNATOR="" PackageDescription="Chip Resistor 0805 Case Size" PackageReference="6-0805" PackageVersion="Mar-2003" Part_Number="" PartType="Res Varistor" PCB3D="" PhysicalPath="finalproy" PIN_COUNT="" Pins="2" Project="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;Projects&#92;FINAL_PCB&#92;FINAL_PCB.PrjPcb" ProjectName="FINAL_PCB.PrjPcb" Published="24-Mar-1999" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="ODSXLAEH" UniqueIdPath="" Value="" Variant="" VaultGUID="" VENDOR="" _="20" _ID_="1212676064" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IPC="" Comment="CY8C4245AXI-483" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="14/01/2016" CurrentTime="8:04:06 p. m." DATASHEETURL="" Date="" Description="" Designator="U1" Designator_X_Mil_="4120" Designator_X_mm_="104.648" Designator_Y_Mil_="5500" Designator_Y_mm_="139.7" DesignItemId="CY8C4245AXI-483" Document="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentName="finalproy.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" FAMILY_NAME="" Footprint="TQFP80P1200X1200X160-44N" GENERIC_PART_NUMBER="" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="21" INDUSTRY_STD_PKG_TYPE="" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="CY8C4245AXI-483.SchLib" Library_Reference="CY8C4245AXI-483" LibRef="CY8C4245AXI-483" LogicalDesignator="U1" MANUFACTURER="" Manufacturer_Name="CYPRESS" MANUFACTURER_PART_NUMBER="" Model_Footprint="" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="14/01/2016" Organization="" PACKAGE_DESIGNATOR="" PackageDescription="" PackageReference="" PackageVersion="" Part_Number="CY8C4245AXI-483" PartType="CY8C4245AXI-483" PCB3D="" PhysicalPath="finalproy" PIN_COUNT="" Pins="44" Project="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;Projects&#92;FINAL_PCB&#92;FINAL_PCB.PrjPcb" ProjectName="FINAL_PCB.PrjPcb" Published="" Publisher="" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="CY8C4245AXI-483.SchLib" Sub_Parts="1" Time="" Title="" UniqueIdName="WAXIJSBG" UniqueIdPath="" Value="" Variant="" VaultGUID="" VENDOR="" _="21" _ID_="1212676160" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IPC="" Comment="P82B715_D_8" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="14/01/2016" CurrentTime="8:04:06 p. m." DATASHEETURL="http://www.ti.com/lit/gpn/P82B715" Date="" Description="" Designator="U2" Designator_X_Mil_="1790" Designator_X_mm_="45.466" Designator_Y_Mil_="1210" Designator_Y_mm_="30.734" DesignItemId="P82B715_D_8" Document="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;finalproy.SchDoc" DocumentName="finalproy.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" FAMILY_NAME="I2C HUB, BUFFER, REPEATER" Footprint="D8" GENERIC_PART_NUMBER="P82B715" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="22" INDUSTRY_STD_PKG_TYPE="SOIC" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="P82B715_D_8.IntLib" Library_Reference="P82B715_D_8" LibRef="P82B715_D_8" LogicalDesignator="U2" MANUFACTURER="Texas Instruments" Manufacturer_Name="" MANUFACTURER_PART_NUMBER="p82b715_d_8" Model_Footprint="" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="14/01/2016" Organization="" PACKAGE_DESIGNATOR="D" PackageDescription="" PackageReference="" PackageVersion="" Part_Number="" PartType="P82B715_D_8" PCB3D="" PhysicalPath="finalproy" PIN_COUNT="8" Pins="8" Project="C:&#92;Users&#92;Public&#92;Documents&#92;Altium&#92;Projects&#92;FINAL_PCB&#92;FINAL_PCB.PrjPcb" ProjectName="FINAL_PCB.PrjPcb" Published="" Publisher="" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="P82B715_D_8.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="DAMXGFKM" UniqueIdPath="" Value="" Variant="" VaultGUID="" VENDOR="Texas Instruments" _="22" _ID_="1212676256" _PARENTID_=""></ROW>
  </ROWS>
</GRID>
