# //  ModelSim SE-64 10.3d Oct  6 2014 Linux 4.9.0-0.bpo.3-amd64
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading project test_behav
# reading /cad/mentor/tools/ModelSim_SE10.3D/modeltech/linux_x86_64/../modelsim.ini
# Loading project cpu_test
vlib tsmc40
vlib work
# ** Warning: (vlib-34) Library already exists at "work".
vlog -work tsmc40 /cad/synopsys/libs/TSMC_40nm/digital/Front_End/verilog/tcbn45gsbwp12t_200a/tcbn45gsbwp12t.v
# Model Technology ModelSim SE-64 vlog 10.3d Compiler 2014.10 Oct  6 2014
# Start time: 19:42:27 on Aug 13,2017
# vlog -reportprogress 300 -work tsmc40 /cad/synopsys/libs/TSMC_40nm/digital/Front_End/verilog/tcbn45gsbwp12t_200a/tcbn45gsbwp12t.v 
# -- Compiling module AN2D0BWP12T
# -- Compiling module AN2D16BWP12T
# -- Compiling module AN2D1BWP12T
# -- Compiling module AN2D2BWP12T
# -- Compiling module AN2D4BWP12T
# -- Compiling module AN2D8BWP12T
# -- Compiling module AN2XD0BWP12T
# -- Compiling module AN2XD16BWP12T
# -- Compiling module AN2XD1BWP12T
# -- Compiling module AN2XD2BWP12T
# -- Compiling module AN2XD4BWP12T
# -- Compiling module AN2XD8BWP12T
# -- Compiling module AN3D0BWP12T
# -- Compiling module AN3D16BWP12T
# -- Compiling module AN3D1BWP12T
# -- Compiling module AN3D2BWP# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_cpu(fast)
# Loading work.cpu(fast)
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of tb_cpu.sv was successful.
# Compile of alu.v failed with 1 errors.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 1 failed with 1 error.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
# Optimization canceled
# Load canceled
add wave -position insertpoint  \


# wrong # args.  Usage: insert index itemname ?args?




r_1_alu_zero 	<=1;
# invalid command name "r_1_alu_zero"
						or_R_alu_out	<=0;
# invalid command name "or_R_alu_out"

vsim -novopt
# No design specified
vsim -novopt work.tb_cpu
# vsim 
# Start time: 20:28:27 on Aug 13,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.tb_cpu
# Loading sv_std.std
# Loading work.tb_cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.cpu
# Loading work.cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.fetch_mem_wr
# Loading work.fetch_mem_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode_control
# Loading work.decode_control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode
# Loading work.decode
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.control
# Loading work.control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.reg_rd_wr
# Loading work.reg_rd_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.registers
# Loading work.registers
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.execute
# Loading work.execute
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.alu
# Loading work.alu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.memory
# Loading work.memory
add wave -position insertpoint  \
sim:/tb_cpu/memory_i/ram
add wave -position insertpoint  \
sim:/tb_cpu/cpu_i/clk \
sim:/tb_cpu/cpu_i/rst \
sim:/tb_cpu/cpu_i/data_mem2cpu \
sim:/tb_cpu/cpu_i/data_cpu2mem \
sim:/tb_cpu/cpu_i/addr_cpu2mem \
sim:/tb_cpu/cpu_i/mem_en \
sim:/tb_cpu/cpu_i/mem_rd_en \
sim:/tb_cpu/cpu_i/mem_wr_en
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.tb_cpu
# Loading sv_std.std
# Loading work.tb_cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.cpu
# Loading work.cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.fetch_mem_wr
# Loading work.fetch_mem_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode_control
# Loading work.decode_control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode
# Loading work.decode
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.control
# Loading work.control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.reg_rd_wr
# Loading work.reg_rd_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.registers
# Loading work.registers
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.execute
# Loading work.execute
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.alu
# Loading work.alu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.memory
# Loading work.memory
run
run
run
run
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.tb_cpu
# Loading sv_std.std
# Loading work.tb_cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.cpu
# Loading work.cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.fetch_mem_wr
# Loading work.fetch_mem_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode_control
# Loading work.decode_control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode
# Loading work.decode
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.control
# Loading work.control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.reg_rd_wr
# Loading work.reg_rd_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.registers
# Loading work.registers
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.execute
# Loading work.execute
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.alu
# Loading work.alu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.memory
# Loading work.memory
vsim -novopt work.tb_cpu
# vsim 
# Start time: 20:56:46 on Aug 13,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.tb_cpu
# Loading work.cpu
# Loading work.fetch_mem_wr
# Loading work.decode_control
# Loading work.decode
# Loading work.control
# Loading work.reg_rd_wr
# Loading work.registers
# Loading work.execute
# Loading work.alu
# Loading work.memory
add wave -position insertpoint  \
sim:/tb_cpu/memory_i/ram
run
run
run
run
run
run
run
run
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.tb_cpu
# Loading sv_std.std
# Loading work.tb_cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.cpu
# Loading work.cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.fetch_mem_wr
# Loading work.fetch_mem_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode_control
# Loading work.decode_control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode
# Loading work.decode
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.control
# Loading work.control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.reg_rd_wr
# Loading work.reg_rd_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.registers
# Loading work.registers
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.execute
# Loading work.execute
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.alu
# Loading work.alu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.memory
# Loading work.memory
run
run
run
run
run
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.tb_cpu
# Loading sv_std.std
# Loading work.tb_cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.cpu
# Loading work.cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.fetch_mem_wr
# Loading work.fetch_mem_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode_control
# Loading work.decode_control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode
# Loading work.decode
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.control
# Loading work.control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.reg_rd_wr
# Loading work.reg_rd_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.registers
# Loading work.registers
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.execute
# Loading work.execute
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.alu
# Loading work.alu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.memory
# Loading work.memory
run
run
run
run
run
run
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.tb_cpu
# Loading sv_std.std
# Loading work.tb_cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.cpu
# Loading work.cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.fetch_mem_wr
# Loading work.fetch_mem_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode_control
# Loading work.decode_control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode
# Loading work.decode
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.control
# Loading work.control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.reg_rd_wr
# Loading work.reg_rd_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.registers
# Loading work.registers
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.execute
# Loading work.execute
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.alu
# Loading work.alu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.memory
# Loading work.memory
add wave -position insertpoint  \
sim:/tb_cpu/cpu_i/clk \
sim:/tb_cpu/cpu_i/rst \
sim:/tb_cpu/cpu_i/data_mem2cpu \
sim:/tb_cpu/cpu_i/data_cpu2mem \
sim:/tb_cpu/cpu_i/addr_cpu2mem \
sim:/tb_cpu/cpu_i/mem_en \
sim:/tb_cpu/cpu_i/mem_rd_en \
sim:/tb_cpu/cpu_i/mem_wr_en
run
run
run
run
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v failed with 1 errors.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 1 failed with 1 error.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.tb_cpu
# Loading sv_std.std
# Loading work.tb_cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.cpu
# Loading work.cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.fetch_mem_wr
# Loading work.fetch_mem_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode_control
# Loading work.decode_control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode
# Loading work.decode
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.control
# Loading work.control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.reg_rd_wr
# Loading work.reg_rd_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.registers
# Loading work.registers
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.execute
# Loading work.execute
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.alu
# Loading work.alu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.memory
# Loading work.memory
# Load canceled
add wave -position insertpoint  \
sim:/tb_cpu/memory_i/ram
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/tb_cpu/cpu_i/u_fetch_mem_wr/ADDR_WIDTH \
sim:/tb_cpu/cpu_i/u_fetch_mem_wr/REG_WIDTH \
sim:/tb_cpu/cpu_i/u_fetch_mem_wr/clk \
sim:/tb_cpu/cpu_i/u_fetch_mem_wr/rst \
sim:/tb_cpu/cpu_i/u_fetch_mem_wr/o_16_data_mem2cpu \
sim:/tb_cpu/cpu_i/u_fetch_mem_wr/or_R_pcplus \
sim:/tb_cpu/cpu_i/u_fetch_mem_wr/or_R_alu_out \
sim:/tb_cpu/cpu_i/u_fetch_mem_wr/or_1_mem2reg_sel \
sim:/tb_cpu/cpu_i/u_fetch_mem_wr/or_4_reg_wr_addr \
sim:/tb_cpu/cpu_i/u_fetch_mem_wr/or_1_reg_wr_en \
sim:/tb_cpu/cpu_i/u_fetch_mem_wr/i_1_alu_zero \
sim:/tb_cpu/cpu_i/u_fetch_mem_wr/i_R_alu_out \
sim:/tb_cpu/cpu_i/u_fetch_mem_wr/i_R_wr_data \
sim:/tb_cpu/cpu_i/u_fetch_mem_wr/i_4_reg_wr_addr \
sim:/tb_cpu/cpu_i/u_fetch_mem_wr/i_R_pc_branch \
sim:/tb_cpu/cpu_i/u_fetch_mem_wr/i_1_mem_addr_sel \
sim:/tb_cpu/cpu_i/u_fetch_mem_wr/i_1_reg_wr_en \
sim:/tb_cpu/cpu_i/u_fetch_mem_wr/i_1_mem2reg_sel \
sim:/tb_cpu/cpu_i/u_fetch_mem_wr/i_1_mem_wr_en \
sim:/tb_cpu/cpu_i/u_fetch_mem_wr/i_1_branch \
sim:/tb_cpu/cpu_i/u_fetch_mem_wr/i_16_data_mem2cpu \
sim:/tb_cpu/cpu_i/u_fetch_mem_wr/o_1_mem_en \
sim:/tb_cpu/cpu_i/u_fetch_mem_wr/o_1_mem_rd_en \
sim:/tb_cpu/cpu_i/u_fetch_mem_wr/o_1_mem_wr_en \
sim:/tb_cpu/cpu_i/u_fetch_mem_wr/o_16_data_cpu2mem \
sim:/tb_cpu/cpu_i/u_fetch_mem_wr/o_A_addr_cpu2mem \
sim:/tb_cpu/cpu_i/u_fetch_mem_wr/counter \
sim:/tb_cpu/cpu_i/u_fetch_mem_wr/w_16_data_mem2cpu \
sim:/tb_cpu/cpu_i/u_fetch_mem_wr/pc \
sim:/tb_cpu/cpu_i/u_fetch_mem_wr/loading_from_memory \
sim:/tb_cpu/cpu_i/u_fetch_mem_wr/initial_reset_detecter
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.tb_cpu
# Loading work.memory
run
run
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.tb_cpu
# Loading sv_std.std
# Loading work.tb_cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.cpu
# Loading work.cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.fetch_mem_wr
# Loading work.fetch_mem_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode_control
# Loading work.decode_control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode
# Loading work.decode
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.control
# Loading work.control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.reg_rd_wr
# Loading work.reg_rd_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.registers
# Loading work.registers
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.execute
# Loading work.execute
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.alu
# Loading work.alu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.memory
# Loading work.memory
# Warning in wave window restart: (vish-4014) No objects found matching '/tb_cpu/cpu_i/u_fetch_mem_wr/initial_reset_detecter'. 
run
run
run
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.tb_cpu
# Loading sv_std.std
# Loading work.tb_cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.cpu
# Loading work.cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.fetch_mem_wr
# Loading work.fetch_mem_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode_control
# Loading work.decode_control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode
# Loading work.decode
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.control
# Loading work.control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.reg_rd_wr
# Loading work.reg_rd_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.registers
# Loading work.registers
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.execute
# Loading work.execute
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.alu
# Loading work.alu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.memory
# Loading work.memory
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
run
run
run
run
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.tb_cpu
# Loading sv_std.std
# Loading work.tb_cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.cpu
# Loading work.cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.fetch_mem_wr
# Loading work.fetch_mem_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode_control
# Loading work.decode_control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode
# Loading work.decode
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.control
# Loading work.control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.reg_rd_wr
# Loading work.reg_rd_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.registers
# Loading work.registers
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.execute
# Loading work.execute
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.alu
# Loading work.alu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.memory
# Loading work.memory
run
run
run
run
run
run
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.tb_cpu
# Loading sv_std.std
# Loading work.tb_cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.cpu
# Loading work.cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.fetch_mem_wr
# Loading work.fetch_mem_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode_control
# Loading work.decode_control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode
# Loading work.decode
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.control
# Loading work.control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.reg_rd_wr
# Loading work.reg_rd_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.registers
# Loading work.registers
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.execute
# Loading work.execute
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.alu
# Loading work.alu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.memory
# Loading work.memory
run
run
run
run
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.tb_cpu
# Loading sv_std.std
# Loading work.tb_cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.cpu
# Loading work.cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.fetch_mem_wr
# Loading work.fetch_mem_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode_control
# Loading work.decode_control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode
# Loading work.decode
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.control
# Loading work.control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.reg_rd_wr
# Loading work.reg_rd_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.registers
# Loading work.registers
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.execute
# Loading work.execute
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.alu
# Loading work.alu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.memory
# Loading work.memory
run
run
run
run
run
run
run
run
run
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.tb_cpu
# Loading sv_std.std
# Loading work.tb_cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.cpu
# Loading work.cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.fetch_mem_wr
# Loading work.fetch_mem_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode_control
# Loading work.decode_control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode
# Loading work.decode
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.control
# Loading work.control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.reg_rd_wr
# Loading work.reg_rd_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.registers
# Loading work.registers
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.execute
# Loading work.execute
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.alu
# Loading work.alu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.memory
# Loading work.memory
run
run
run
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.tb_cpu
# Loading sv_std.std
# Loading work.tb_cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.cpu
# Loading work.cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.fetch_mem_wr
# Loading work.fetch_mem_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode_control
# Loading work.decode_control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode
# Loading work.decode
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.control
# Loading work.control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.reg_rd_wr
# Loading work.reg_rd_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.registers
# Loading work.registers
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.execute
# Loading work.execute
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.alu
# Loading work.alu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.memory
# Loading work.memory
run
run
run
run
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.tb_cpu
# Loading sv_std.std
# Loading work.tb_cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.cpu
# Loading work.cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.fetch_mem_wr
# Loading work.fetch_mem_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode_control
# Loading work.decode_control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode
# Loading work.decode
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.control
# Loading work.control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.reg_rd_wr
# Loading work.reg_rd_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.registers
# Loading work.registers
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.execute
# Loading work.execute
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.alu
# Loading work.alu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.memory
# Loading work.memory
run
run
run
run
run
run
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.tb_cpu
# Loading sv_std.std
# Loading work.tb_cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.cpu
# Loading work.cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.fetch_mem_wr
# Loading work.fetch_mem_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode_control
# Loading work.decode_control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode
# Loading work.decode
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.control
# Loading work.control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.reg_rd_wr
# Loading work.reg_rd_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.registers
# Loading work.registers
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.execute
# Loading work.execute
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.alu
# Loading work.alu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.memory
# Loading work.memory
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of cpu.v was successful.
run
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
run
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
run
run
run
run
# Compile of execute.v was successful.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.tb_cpu
# Loading sv_std.std
# Loading work.tb_cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.cpu
# Loading work.cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.fetch_mem_wr
# Loading work.fetch_mem_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode_control
# Loading work.decode_control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode
# Loading work.decode
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.control
# Loading work.control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.reg_rd_wr
# Loading work.reg_rd_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.registers
# Loading work.registers
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.execute
# Loading work.execute
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.alu
# Loading work.alu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.memory
# Loading work.memory
run
run
run
run
run
run
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.tb_cpu
# Loading sv_std.std
# Loading work.tb_cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.cpu
# Loading work.cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.fetch_mem_wr
# Loading work.fetch_mem_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode_control
# Loading work.decode_control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode
# Loading work.decode
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.control
# Loading work.control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.reg_rd_wr
# Loading work.reg_rd_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.registers
# Loading work.registers
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.execute
# Loading work.execute
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.alu
# Loading work.alu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.memory
# Loading work.memory
run
run
run
run
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.tb_cpu
# Loading sv_std.std
# Loading work.tb_cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.cpu
# Loading work.cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.fetch_mem_wr
# Loading work.fetch_mem_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode_control
# Loading work.decode_control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode
# Loading work.decode
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.control
# Loading work.control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.reg_rd_wr
# Loading work.reg_rd_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.registers
# Loading work.registers
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.execute
# Loading work.execute
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.alu
# Loading work.alu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.memory
# Loading work.memory
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
run
run
run
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/wave.do
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.tb_cpu
# Loading sv_std.std
# Loading work.tb_cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.cpu
# Loading work.cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.fetch_mem_wr
# Loading work.fetch_mem_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode_control
# Loading work.decode_control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode
# Loading work.decode
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.control
# Loading work.control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.reg_rd_wr
# Loading work.reg_rd_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.registers
# Loading work.registers
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.execute
# Loading work.execute
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.alu
# Loading work.alu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.memory
# Loading work.memory
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.tb_cpu
# Loading sv_std.std
# Loading work.tb_cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.cpu
# Loading work.cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.fetch_mem_wr
# Loading work.fetch_mem_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode_control
# Loading work.decode_control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode
# Loading work.decode
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.control
# Loading work.control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.reg_rd_wr
# Loading work.reg_rd_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.registers
# Loading work.registers
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.execute
# Loading work.execute
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.alu
# Loading work.alu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.memory
# Loading work.memory
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.tb_cpu
# Loading work.memory
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
run
run
run
run
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.tb_cpu
# Loading sv_std.std
# Loading work.tb_cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.cpu
# Loading work.cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.fetch_mem_wr
# Loading work.fetch_mem_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode_control
# Loading work.decode_control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode
# Loading work.decode
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.control
# Loading work.control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.reg_rd_wr
# Loading work.reg_rd_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.registers
# Loading work.registers
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.execute
# Loading work.execute
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.alu
# Loading work.alu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.memory
# Loading work.memory
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.tb_cpu
# Loading sv_std.std
# Loading work.tb_cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.cpu
# Loading work.cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.fetch_mem_wr
# Loading work.fetch_mem_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode_control
# Loading work.decode_control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode
# Loading work.decode
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.control
# Loading work.control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.reg_rd_wr
# Loading work.reg_rd_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.registers
# Loading work.registers
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.execute
# Loading work.execute
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.alu
# Loading work.alu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.memory
# Loading work.memory
run
run
run
run
run
run
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of control.v was successful.
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.tb_cpu
# Loading sv_std.std
# Loading work.tb_cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.cpu
# Loading work.cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.fetch_mem_wr
# Loading work.fetch_mem_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode_control
# Loading work.decode_control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode
# Loading work.decode
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.control
# Loading work.control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.reg_rd_wr
# Loading work.reg_rd_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.registers
# Loading work.registers
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.execute
# Loading work.execute
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.alu
# Loading work.alu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.memory
# Loading work.memory
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
run
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of decode.v was successful.
run
run
run
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.tb_cpu
# Loading sv_std.std
# Loading work.tb_cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.cpu
# Loading work.cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.fetch_mem_wr
# Loading work.fetch_mem_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode_control
# Loading work.decode_control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode
# Loading work.decode
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.control
# Loading work.control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.reg_rd_wr
# Loading work.reg_rd_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.registers
# Loading work.registers
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.execute
# Loading work.execute
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.alu
# Loading work.alu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.memory
# Loading work.memory
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
run
run
run
run
run
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of control.v was successful.
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.tb_cpu
# Loading sv_std.std
# Loading work.tb_cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.cpu
# Loading work.cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.fetch_mem_wr
# Loading work.fetch_mem_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode_control
# Loading work.decode_control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode
# Loading work.decode
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.control
# Loading work.control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.reg_rd_wr
# Loading work.reg_rd_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.registers
# Loading work.registers
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.execute
# Loading work.execute
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.alu
# Loading work.alu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.memory
# Loading work.memory
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
run
run
run
run
run
run
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.tb_cpu
# Loading sv_std.std
# Loading work.tb_cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.cpu
# Loading work.cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.fetch_mem_wr
# Loading work.fetch_mem_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode_control
# Loading work.decode_control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode
# Loading work.decode
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.control
# Loading work.control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.reg_rd_wr
# Loading work.reg_rd_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.registers
# Loading work.registers
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.execute
# Loading work.execute
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.alu
# Loading work.alu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.memory
# Loading work.memory
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
do ../gl_sim/wave.do
add wave -position insertpoint  \
sim:/tb_cpu/memory_i/ram
add wave -position insertpoint  \
sim:/tb_cpu/cpu_i/u_fetch_mem_wr/i_16_data_mem2cpu
add wave -position insertpoint  \
sim:/tb_cpu/cpu_i/u_fetch_mem_wr/o_A_addr_cpu2mem
do ../gl_sim/wave.do
add wave -position insertpoint /tb_cpu/cpu_i/u_fetch_mem_wr/i_1_branch
add wave -position insertpoint /tb_cpu/cpu_i/u_fetch_mem_wr/i_1_alu_zero
add wave -position insertpoint /tb_cpu/cpu_i/u_fetch_mem_wr/i_R_pc_branch
add wave -position insertpoint /tb_cpu/cpu_i/u_fetch_mem_wr/pc
add wave -position insertpoint /tb_cpu/cpu_i/u_fetch_mem_wr/counter
add wave -position insertpoint sim:/tb_cpu/cpu_i/u_fetch_mem_wr/i_R_alu_out
add wave -position insertpoint /tb_cpu/cpu_i/u_fetch_mem_wr/i_1_mem_addr_sel
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/wave.do
add wave -position insertpoint sim:/tb_cpu/cpu_i/u_execute/u_alu/i_5_alu_opcode
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.tb_cpu
# Loading work.memory
run
run
run
run
run
run
run
run
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/wave.do
add wave -position insertpoint /tb_cpu/cpu_i/u_execute/u_alu/i_R_alu_in2
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.tb_cpu
# Loading work.memory
run
run
log -r *
add wave -position insertpoint sim:/tb_cpu/cpu_i/u_execute/u_alu/i_R_alu_in2
add wave -position insertpoint sim:/tb_cpu/cpu_i/u_execute/u_alu/i_R_alu_in1
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.tb_cpu
# Loading work.memory
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/wave.do
add wave -position insertpoint sim:/tb_cpu/cpu_i/u_reg_rd_wr/u_registers/i_4_rd1_addr
add wave -position insertpoint sim:/tb_cpu/cpu_i/u_reg_rd_wr/u_registers/reg_array
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/wave.do
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.tb_cpu
# Loading work.memory
run
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/wave.do
add wave -position insertpoint /tb_cpu/cpu_i/u_decode_control/or_4_rd1_addr1
add wave -position insertpoint /tb_cpu/cpu_i/u_decode_control/i_1_mem2reg_sel
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.tb_cpu
# Loading work.memory
log -r *
run
add wave -position insertpoint /tb_cpu/cpu_i/u_decode_control/or_4_rd1_addr1
add wave -position insertpoint sim:/tb_cpu/cpu_i/u_decode_control/i_16_data_mem2cpu
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/wave.do
add wave -position insertpoint /tb_cpu/cpu_i/u_reg_rd_wr/i_4_rd1_addr1
add wave -position insertpoint /tb_cpu/cpu_i/u_reg_rd_wr/i_4_rd1_addr1
add wave -position insertpoint sim:/tb_cpu/cpu_i/u_reg_rd_wr/i_1_rd1_addr_sel
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/wave.do
add wave -position insertpoint sim:/tb_cpu/cpu_i/u_reg_rd_wr/i_4_rd1_addr1
add dataflow \
sim:/tb_cpu/cpu_i/u_reg_rd_wr/i_4_rd1_addr1 
add dataflow /tb_cpu/cpu_i/u_decode_control/or_4_rd1_addr1
add wave -position insertpoint /tb_cpu/cpu_i/u_reg_rd_wr/i_1_rd1_addr_sel
# Causality operation skipped due to absence of debug database file
add wave -position insertpoint /tb_cpu/cpu_i/u_reg_rd_wr/i_1_rd1_addr_sel
add wave -position insertpoint /tb_cpu/cpu_i/u_reg_rd_wr/i_4_rd1_addr_from_cu
add wave -position insertpoint /tb_cpu/cpu_i/u_reg_rd_wr/i_4_rd1_addr1
add wave -position insertpoint /tb_cpu/cpu_i/u_reg_rd_wr/w_4_rd1_addr
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/wave.do
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
vsim -novopt work.tb_cpu
# vsim 
# Start time: 00:55:52 on Aug 14,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.tb_cpu
# Loading sv_std.std
# Loading work.tb_cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.cpu
# Loading work.cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.fetch_mem_wr
# Loading work.fetch_mem_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode_control
# Loading work.decode_control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode
# Loading work.decode
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.control
# Loading work.control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.reg_rd_wr
# Loading work.reg_rd_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.registers
# Loading work.registers
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.execute
# Loading work.execute
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.alu
# Loading work.alu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.memory
# Loading work.memory
do wave.do
run
run
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v failed with 1 errors.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 1 failed with 1 error.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.tb_cpu
# Loading sv_std.std
# Loading work.tb_cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.cpu
# Loading work.cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.fetch_mem_wr
# Loading work.fetch_mem_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode_control
# Loading work.decode_control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode
# Loading work.decode
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.control
# Loading work.control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.reg_rd_wr
# Loading work.reg_rd_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.registers
# Loading work.registers
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.execute
# Loading work.execute
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.alu
# Loading work.alu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.memory
# Loading work.memory
do cmp_issue.do
# ** Error: Missing or invalid env path
# Executing ONERROR command at macro ./cmp_issue.do line 2
# ** Error: (vish-4014) No objects found matching '/tb_cpu/cpu_i/u_fetch_mem_wr/pcby2'.
# Executing ONERROR command at macro ./cmp_issue.do line 12
run
run
do ../gl_sim/wave_1.do
# ** Error: (vish-4014) No objects found matching '/tb_cpu/cpu_i/n2'.
# Executing ONERROR command at macro ./../gl_sim/wave_1.do line 39
# ** Error: (vish-4014) No objects found matching '/tb_cpu/cpu_i/n4'.
# Executing ONERROR command at macro ./../gl_sim/wave_1.do line 40
# ** Error: (vish-4014) No objects found matching '/tb_cpu/cpu_i/SYNOPSYS_UNCONNECTED_1'.
# Executing ONERROR command at macro ./../gl_sim/wave_1.do line 41
# ** Error: (vish-4014) No objects found matching '/tb_cpu/cpu_i/SYNOPSYS_UNCONNECTED_2'.
# Executing ONERROR command at macro ./../gl_sim/wave_1.do line 42
# ** Error: (vish-4014) No objects found matching '/tb_cpu/cpu_i/SYNOPSYS_UNCONNECTED_3'.
# Executing ONERROR command at macro ./../gl_sim/wave_1.do line 43
# ** Error: (vish-4014) No objects found matching '/tb_cpu/cpu_i/SYNOPSYS_UNCONNECTED_4'.
# Executing ONERROR command at macro ./../gl_sim/wave_1.do line 44
# ** Error: (vish-4014) No objects found matching '/tb_cpu/cpu_i/SYNOPSYS_UNCONNECTED_5'.
# Executing ONERROR command at macro ./../gl_sim/wave_1.do line 45
# ** Error: (vish-4014) No objects found matching '/tb_cpu/cpu_i/SYNOPSYS_UNCONNECTED_6'.
# Executing ONERROR command at macro ./../gl_sim/wave_1.do line 46
# ** Error: (vish-4014) No objects found matching '/tb_cpu/cpu_i/SYNOPSYS_UNCONNECTED_7'.
# Executing ONERROR command at macro ./../gl_sim/wave_1.do line 47
# ** Error: (vish-4014) No objects found matching '/tb_cpu/cpu_i/SYNOPSYS_UNCONNECTED_8'.
# Executing ONERROR command at macro ./../gl_sim/wave_1.do line 48
# ** Error: (vish-4014) No objects found matching '/tb_cpu/cpu_i/SYNOPSYS_UNCONNECTED_9'.
# Executing ONERROR command at macro ./../gl_sim/wave_1.do line 49
# ** Error: (vish-4014) No objects found matching '/tb_cpu/cpu_i/SYNOPSYS_UNCONNECTED_10'.
# Executing ONERROR command at macro ./../gl_sim/wave_1.do line 50
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.tb_cpu
# Loading work.memory
run
#  Trace back: invalid command name ""
#     while executing
# "$itk_component(scinwidget) configure -state $busystate(old)"
#     (method "::vsimwidgets::Srcobj::BusyPost" body line 8)
#     invoked from within
# "BusyPost"
#     (method "::vsimwidgets::Srcobj::ExecBusyCmd" body line 25)
#     invoked from within
# "$_srcedit ExecBusyCmd $timeout $msg"
#     (method "::vsimwidgets::Srcedit::ResultsWidget::_update" body line 52)
#     invoked from within
# "::.main_pane.source2.interior.cs.body.srcobj.extra_f.drivers _update -data {{sim:/tb_cpu/#INITIAL#77 sim:/tb_cpu/rst /home/vhdlp19/ASHAN/hdl_repo/sour..."
#     ("eval" body line 1)
#     invoked from within
# "eval $o _update $args"
#     (procedure "::vsimwidgets::Srcedit::ResultsWidget::Update" body line 10)
#     invoked from within
# "vsimwidgets::Srcedit::ResultsWidget::Update  -data $DriverList -signal $sig -from $d_or_r -nofilter"
#     (procedure "::vsimwidgets::Srcedit::MultipleDriverDialog" body line 33)
#     invoked from within
# "MultipleDriverDialog $sig $DriverList $drivers_or_readers"
#     (procedure "::vsimwidgets::Srcedit::HandleDrivers" body line 77)
#     invoked from within
# "vsimwidgets::Srcedit::HandleDrivers [lindex $sigList 0] $d_or_r"
#     (procedure "_showDFReadersDrivers" line 41)
#     invoked from within
# "_showDFReadersDrivers drivers .main_pane.wave.interior.cs.body.pw.wf 1"
#     ("eval" body line 1)
#     invoked from within
# "eval _showDFReadersDrivers "drivers" $winname $classic $args"
#     (procedure "Wave::ShowDFDrivers" line 2)
#     invoked from within
# "Wave::ShowDFDrivers $top 1"
#     (procedure "Wave::1Up" line 27)
#     invoked from within
# "Wave::1Up $widget $x $y"
#     (procedure "Wave::SelectUp" line 4)
#     invoked from within
# "Wave::SelectUp	 .main_pane.wave.interior.cs.body.pw.wf.grid.row0,wave.data 110 176 622 355 "
#     (command bound to event)
#    <2:/cad/mentor/tools/ModelSim_SE10.3D/modeltech/linux_x86_64/tk8.5/bgerror.tcl:92: ::tkerror {invalid command name ""}
#    <1:eval:1: ::tk::dialog::error::bgerror {invalid command name ""}
add wave -position insertpoint  \
sim:/tb_cpu/status
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.tb_cpu
# Loading work.memory
run
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
do ../gl_sim/wave_1.do
# ** Error: (vish-4014) No objects found matching '/tb_cpu/cpu_i/n2'.
# Executing ONERROR command at macro ./../gl_sim/wave_1.do line 39
# ** Error: (vish-4014) No objects found matching '/tb_cpu/cpu_i/n4'.
# Executing ONERROR command at macro ./../gl_sim/wave_1.do line 40
# ** Error: (vish-4014) No objects found matching '/tb_cpu/cpu_i/SYNOPSYS_UNCONNECTED_1'.
# Executing ONERROR command at macro ./../gl_sim/wave_1.do line 41
# ** Error: (vish-4014) No objects found matching '/tb_cpu/cpu_i/SYNOPSYS_UNCONNECTED_2'.
# Executing ONERROR command at macro ./../gl_sim/wave_1.do line 42
# ** Error: (vish-4014) No objects found matching '/tb_cpu/cpu_i/SYNOPSYS_UNCONNECTED_3'.
# Executing ONERROR command at macro ./../gl_sim/wave_1.do line 43
# ** Error: (vish-4014) No objects found matching '/tb_cpu/cpu_i/SYNOPSYS_UNCONNECTED_4'.
# Executing ONERROR command at macro ./../gl_sim/wave_1.do line 44
# ** Error: (vish-4014) No objects found matching '/tb_cpu/cpu_i/SYNOPSYS_UNCONNECTED_5'.
# Executing ONERROR command at macro ./../gl_sim/wave_1.do line 45
# ** Error: (vish-4014) No objects found matching '/tb_cpu/cpu_i/SYNOPSYS_UNCONNECTED_6'.
# Executing ONERROR command at macro ./../gl_sim/wave_1.do line 46
# ** Error: (vish-4014) No objects found matching '/tb_cpu/cpu_i/SYNOPSYS_UNCONNECTED_7'.
# Executing ONERROR command at macro ./../gl_sim/wave_1.do line 47
# ** Error: (vish-4014) No objects found matching '/tb_cpu/cpu_i/SYNOPSYS_UNCONNECTED_8'.
# Executing ONERROR command at macro ./../gl_sim/wave_1.do line 48
# ** Error: (vish-4014) No objects found matching '/tb_cpu/cpu_i/SYNOPSYS_UNCONNECTED_9'.
# Executing ONERROR command at macro ./../gl_sim/wave_1.do line 49
# ** Error: (vish-4014) No objects found matching '/tb_cpu/cpu_i/SYNOPSYS_UNCONNECTED_10'.
# Executing ONERROR command at macro ./../gl_sim/wave_1.do line 50
do cmp_issue.do
# ** Error: Missing or invalid env path
# Executing ONERROR command at macro ./cmp_issue.do line 2
# ** Error: (vish-4014) No objects found matching '/tb_cpu/cpu_i/u_fetch_mem_wr/pcby2'.
# Executing ONERROR command at macro ./cmp_issue.do line 12
run
run
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.tb_cpu
# Loading sv_std.std
# Loading work.tb_cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.cpu
# Loading work.cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.fetch_mem_wr
# Loading work.fetch_mem_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode_control
# Loading work.decode_control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode
# Loading work.decode
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.control
# Loading work.control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.reg_rd_wr
# Loading work.reg_rd_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.registers
# Loading work.registers
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.execute
# Loading work.execute
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.alu
# Loading work.alu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.memory
# Loading work.memory
run
run
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.tb_cpu
# Loading sv_std.std
# Loading work.tb_cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.cpu
# Loading work.cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.fetch_mem_wr
# Loading work.fetch_mem_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode_control
# Loading work.decode_control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode
# Loading work.decode
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.control
# Loading work.control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.reg_rd_wr
# Loading work.reg_rd_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.registers
# Loading work.registers
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.execute
# Loading work.execute
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.alu
# Loading work.alu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.memory
# Loading work.memory
run
run
# Compile of tb_cpu.sv was successful.
# Compile of alu.v was successful.
# Compile of control.v was successful.
# Compile of cpu.v was successful.
# Compile of decode.v was successful.
# Compile of decode_control.v was successful.
# Compile of execute.v was successful.
# Compile of fetch_mem_wr.v was successful.
# Compile of reg_rd_wr.v was successful.
# Compile of registers.v was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.tb_cpu
# Loading sv_std.std
# Loading work.tb_cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.cpu
# Loading work.cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.fetch_mem_wr
# Loading work.fetch_mem_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode_control
# Loading work.decode_control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.decode
# Loading work.decode
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.control
# Loading work.control
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.reg_rd_wr
# Loading work.reg_rd_wr
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.registers
# Loading work.registers
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.execute
# Loading work.execute
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.alu
# Loading work.alu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/behav_sim/work.memory
# Loading work.memory
run
run
# End time: 03:33:45 on Aug 14,2017, Elapsed time: 2:37:53
# Errors: 82, Warnings: 7
218_ \
sim:/tb_cpu/cpu_i/u_reg_rd_wr_u_registers_reg_array_219_ \
sim:/tb_cpu/cpu_i/u_reg_rd_wr_u_registers_reg_array_220_ \
sim:/tb_cpu/cpu_i/u_reg_rd_wr_u_registers_reg_array_221_ \
sim:/tb_cpu/cpu_i/u_reg_rd_wr_u_registers_reg_array_222_ \
sim:/tb_cpu/cpu_i/u_reg_rd_wr_u_registers_reg_array_223_ \
sim:/tb_cpu/cpu_i/u_reg_rd_wr_u_registers_reg_array_224_ \
sim:/tb_cpu/cpu_i/u_reg_rd_wr_u_registers_reg_array_225_ \
sim:/tb_cpu/cpu_i/u_reg_rd_wr_u_registers_reg_array_226_ \
sim:/tb_cpu/cpu_i/u_reg_rd_wr_u_registers_reg_array_227_ \
sim:/tb_cpu/cpu_i/u_reg_rd_wr_u_registers_reg_array_228_ \
sim:/tb_cpu/cpu_i/u_reg_rd_wr_u_registers_reg_array_229_ \
sim:/tb_cpu/cpu_i/u_reg_rd_wr_u_registers_reg_array_230_ \
sim:/tb_cpu/cpu_i/u_reg_rd_wr_u_registers_reg_array_231_ \
sim:/tb_cpu/cpu_i/u_reg_rd_wr_u_registers_reg_array_232_ \
sim:/tb_cpu/cpu_i/u_reg_rd_wr_u_registers_reg_array_233_ \
sim:/tb_cpu/cpu_i/u_reg_rd_wr_u_registers_reg_array_234_ \
sim:/tb_cpu/cpu_i/u_reg_rd_wr_u_registers_reg_array_235_ \
sim:/tb_cpu/cpu_i/u_reg_rd_wr_u_registers_reg_array_236_ \
sim:/tb_cpu/cpu_i/u_reg_rd_wr_u_registers_reg_array_237_ \
sim:/tb_cpu/cpu_i/u_reg_rd_wr_u_registers_reg_array_238_ \
sim:/tb_cpu/cpu_i/u_reg_rd_wr_u_registers_reg_array_239_ \
sim:/tb_cpu/cpu_i/u_execute_u_alu_N228 \
sim:/tb_cpu/cpu_i/u_execute_u_alu_N227 \
sim:/tb_cpu/cpu_i/u_execute_u_alu_N226 \
sim:/tb_cpu/cpu_i/u_execute_u_alu_N225 \
sim:/tb_cpu/cpu_i/u_execute_u_alu_N224 \
sim:/tb_cpu/cpu_i/u_execute_u_alu_N223 \
sim:/tb_cpu/cpu_i/u_execute_u_alu_N222 \
sim:/tb_cpu/cpu_i/u_execute_u_alu_N221 \
sim:/tb_cpu/cpu_i/u_execute_u_alu_N220 \
sim:/tb_cpu/cpu_i/u_execute_u_alu_N178 \
sim:/tb_cpu/cpu_i/u_execute_u_alu_N177 \
sim:/tb_cpu/cpu_i/n992 \
sim:/tb_cpu/cpu_i/n994 \
sim:/tb_cpu/cpu_i/n995 \
sim:/tb_cpu/cpu_i/n996 \
sim:/tb_cpu/cpu_i/n997 \
sim:/tb_cpu/cpu_i/n998 \
sim:/tb_cpu/cpu_i/n999 \
sim:/tb_cpu/cpu_i/n1000 \
sim:/tb_cpu/cpu_i/n1001 \
sim:/tb_cpu/cpu_i/n1002 \
sim:/tb_cpu/cpu_i/n1003 \
sim:/tb_cpu/cpu_i/n1004 \
sim:/tb_cpu/cpu_i/n1005 \
sim:/tb_cpu/cpu_i/n1006 \
sim:/tb_cpu/cpu_i/n1007 \
sim:/tb_cpu/cpu_i/n1008 \
sim:/tb_cpu/cpu_i/n1009 \
sim:/tb_cpu/cpu_i/n1010 \
sim:/tb_cpu/cpu_i/n1011 \
sim:/tb_cpu/cpu_i/n1012 \
sim:/tb_cpu/cpu_i/n1013 \
sim:/tb_cpu/cpu_i/n1014 \
sim:/tb_cpu/cpu_i/n1015 \
sim:/tb_cpu/cpu_i/n1016 \
sim:/tb_cpu/cpu_i/n1017 \
sim:/tb_cpu/cpu_i/n1018 \
sim:/tb_cpu/cpu_i/n1019 \
sim:/tb_cpu/cpu_i/n1020 \
sim:/tb_cpu/cpu_i/n1021 \
sim:/tb_cpu/cpu_i/n1022 \
sim:/tb_cpu/cpu_i/n1023 \
sim:/tb_cpu/cpu_i/n1024 \
sim:/tb_cpu/cpu_i/n1025 \
sim:/tb_cpu/cpu_i/n1026 \
sim:/tb_cpu/cpu_i/n1027 \
sim:/tb_cpu/cpu_i/n1028 \
sim:/tb_cpu/cpu_i/n1029 \
sim:/tb_cpu/cpu_i/n1030 \
sim:/tb_cpu/cpu_i/n1031 \
sim:/tb_cpu/cpu_i/n1032 \
sim:/tb_cpu/cpu_i/n1033 \
sim:/tb_cpu/cpu_i/n1034 \
sim:/tb_cpu/cpu_i/n1035 \
sim:/tb_cpu/cpu_i/n1036 \
sim:/tb_cpu/cpu_i/n1037 \
sim:/tb_cpu/cpu_i/n1038 \
sim:/tb_cpu/cpu_i/n1039 \
sim:/tb_cpu/cpu_i/n1040 \
sim:/tb_cpu/cpu_i/n1041 \
sim:/tb_cpu/cpu_i/n1042 \
sim:/tb_cpu/cpu_i/n1043 \
sim:/tb_cpu/cpu_i/n1044 \
sim:/tb_cpu/cpu_i/n1045 \
sim:/tb_cpu/cpu_i/n1046 \
sim:/tb_cpu/cpu_i/n1047 \
sim:/tb_cpu/cpu_i/n1048 \
sim:/tb_cpu/cpu_i/n1049 \
sim:/tb_cpu/cpu_i/n1050 \
sim:/tb_cpu/cpu_i/n1051 \
sim:/tb_cpu/cpu_i/n1052 \
sim:/tb_cpu/cpu_i/n1053 \
sim:/tb_cpu/cpu_i/n1054 \
sim:/tb_cpu/cpu_i/n1055 \
sim:/tb_cpu/cpu_i/n1056 \
sim:/tb_cpu/cpu_i/n1057 \
sim:/tb_cpu/cpu_i/n1058 \
sim:/tb_cpu/cpu_i/n1059 \
sim:/tb_cpu/cpu_i/n1060 \
sim:/tb_cpu/cpu_i/n1061 \
sim:/tb_cpu/cpu_i/n1062 \
sim:/tb_cpu/cpu_i/n1063 \
sim:/tb_cpu/cpu_i/n1064 \
sim:/tb_cpu/cpu_i/n1065 \
sim:/tb_cpu/cpu_i/n1066 \
sim:/tb_cpu/cpu_i/n1067 \
sim:/tb_cpu/cpu_i/n1068 \
sim:/tb_cpu/cpu_i/n1069 \
sim:/tb_cpu/cpu_i/n1070 \
sim:/tb_cpu/cpu_i/n1071 \
sim:/tb_cpu/cpu_i/n1072 \
sim:/tb_cpu/cpu_i/n1073 \
sim:/tb_cpu/cpu_i/n1074 \
sim:/tb_cpu/cpu_i/n1075 \
sim:/tb_cpu/cpu_i/n1076 \
sim:/tb_cpu/cpu_i/n1077 \
sim:/tb_cpu/cpu_i/n1078 \
sim:/tb_cpu/cpu_i/n1079 \
sim:/tb_cpu/cpu_i/n1080 \
sim:/tb_cpu/cpu_i/n1081 \
sim:/tb_cpu/cpu_i/n1082 \
sim:/tb_cpu/cpu_i/n1083 \
sim:/tb_cpu/cpu_i/n1084 \
sim:/tb_cpu/cpu_i/n1085 \
sim:/tb_cpu/cpu_i/n1086 \
sim:/tb_cpu/cpu_i/n1087 \
sim:/tb_cpu/cpu_i/n1088 \
sim:/tb_cpu/cpu_i/n1089 \
sim:/tb_cpu/cpu_i/n1090 \
sim:/tb_cpu/cpu_i/n1091 \
sim:/tb_cpu/cpu_i/n1092 \
sim:/tb_cpu/cpu_i/n1093 \
sim:/tb_cpu/cpu_i/n1094 \
sim:/tb_cpu/cpu_i/n1095 \
sim:/tb_cpu/cpu_i/n1096 \
sim:/tb_cpu/cpu_i/n1097 \
sim:/tb_cpu/cpu_i/n1098 \
sim:/tb_cpu/cpu_i/n1099 \
sim:/tb_cpu/cpu_i/n1100 \
sim:/tb_cpu/cpu_i/n1101 \
sim:/tb_cpu/cpu_i/n1102 \
sim:/tb_cpu/cpu_i/n1103 \
sim:/tb_cpu/cpu_i/n1104 \
sim:/tb_cpu/cpu_i/n1105 \
sim:/tb_cpu/cpu_i/n1106 \
sim:/tb_cpu/cpu_i/n1107 \
sim:/tb_cpu/cpu_i/n1108 \
sim:/tb_cpu/cpu_i/n1109 \
sim:/tb_cpu/cpu_i/n1110 \
sim:/tb_cpu/cpu_i/n1111 \
sim:/tb_cpu/cpu_i/n1112 \
sim:/tb_cpu/cpu_i/n1113 \
sim:/tb_cpu/cpu_i/n1114 \
sim:/tb_cpu/cpu_i/n1115 \
sim:/tb_cpu/cpu_i/n1116 \
sim:/tb_cpu/cpu_i/n1117 \
sim:/tb_cpu/cpu_i/n1118 \
sim:/tb_cpu/cpu_i/n1119 \
sim:/tb_cpu/cpu_i/n1120 \
sim:/tb_cpu/cpu_i/n1121 \
sim:/tb_cpu/cpu_i/n1122 \
sim:/tb_cpu/cpu_i/n1123 \
sim:/tb_cpu/cpu_i/n1124 \
sim:/tb_cpu/cpu_i/n1125 \
sim:/tb_cpu/cpu_i/n1126 \
sim:/tb_cpu/cpu_i/n1127 \
sim:/tb_cpu/cpu_i/n1128 \
sim:/tb_cpu/cpu_i/n1129 \
sim:/tb_cpu/cpu_i/n1130 \
sim:/tb_cpu/cpu_i/n1131 \
sim:/tb_cpu/cpu_i/n1132 \
sim:/tb_cpu/cpu_i/n1133 \
sim:/tb_cpu/cpu_i/n1134 \
sim:/tb_cpu/cpu_i/n1135 \
sim:/tb_cpu/cpu_i/n1136 \
sim:/tb_cpu/cpu_i/n1137 \
sim:/tb_cpu/cpu_i/n1138 \
sim:/tb_cpu/cpu_i/n1139 \
sim:/tb_cpu/cpu_i/n1140 \
sim:/tb_cpu/cpu_i/n1141 \
sim:/tb_cpu/cpu_i/n1142 \
sim:/tb_cpu/cpu_i/n1143 \
sim:/tb_cpu/cpu_i/n1144 \
sim:/tb_cpu/cpu_i/n1145 \
sim:/tb_cpu/cpu_i/n1146 \
sim:/tb_cpu/cpu_i/n1147 \
sim:/tb_cpu/cpu_i/n1148 \
sim:/tb_cpu/cpu_i/n1149 \
sim:/tb_cpu/cpu_i/n1150 \
sim:/tb_cpu/cpu_i/n1151 \
sim:/tb_cpu/cpu_i/n1152 \
sim:/tb_cpu/cpu_i/n1153 \
sim:/tb_cpu/cpu_i/n1154 \
sim:/tb_cpu/cpu_i/n1155 \
sim:/tb_cpu/cpu_i/n1156 \
sim:/tb_cpu/cpu_i/n1157 \
sim:/tb_cpu/cpu_i/n1158 \
sim:/tb_cpu/cpu_i/n1159 \
sim:/tb_cpu/cpu_i/n1160 \
sim:/tb_cpu/cpu_i/n1161 \
sim:/tb_cpu/cpu_i/n1162 \
sim:/tb_cpu/cpu_i/n1163 \
sim:/tb_cpu/cpu_i/n1164 \
sim:/tb_cpu/cpu_i/n1165 \
sim:/tb_cpu/cpu_i/n1166 \
sim:/tb_cpu/cpu_i/n1167 \
sim:/tb_cpu/cpu_i/n1168 \
sim:/tb_cpu/cpu_i/n1169 \
sim:/tb_cpu/cpu_i/n1170 \
sim:/tb_cpu/cpu_i/n1171 \
sim:/tb_cpu/cpu_i/n1172 \
sim:/tb_cpu/cpu_i/n1173 \
sim:/tb_cpu/cpu_i/n1174 \
sim:/tb_cpu/cpu_i/n1175 \
sim:/tb_cpu/cpu_i/n1176 \
sim:/tb_cpu/cpu_i/n1177 \
sim:/tb_cpu/cpu_i/n1178 \
sim:/tb_cpu/cpu_i/n1179 \
sim:/tb_cpu/cpu_i/n1180 \
sim:/tb_cpu/cpu_i/n1181 \
sim:/tb_cpu/cpu_i/n1182 \
sim:/tb_cpu/cpu_i/n1183 \
sim:/tb_cpu/cpu_i/n1184 \
sim:/tb_cpu/cpu_i/n1185 \
sim:/tb_cpu/cpu_i/n1186 \
sim:/tb_cpu/cpu_i/n1187 \
sim:/tb_cpu/cpu_i/n1188 \
sim:/tb_cpu/cpu_i/n1189 \
sim:/tb_cpu/cpu_i/n1190 \
sim:/tb_cpu/cpu_i/n1191 \
sim:/tb_cpu/cpu_i/n1192 \
sim:/tb_cpu/cpu_i/n1193 \
sim:/tb_cpu/cpu_i/n1194 \
sim:/tb_cpu/cpu_i/n1195 \
sim:/tb_cpu/cpu_i/n1196 \
sim:/tb_cpu/cpu_i/n1197 \
sim:/tb_cpu/cpu_i/n1198 \
sim:/tb_cpu/cpu_i/n1199 \
sim:/tb_cpu/cpu_i/n1200 \
sim:/tb_cpu/cpu_i/n1201 \
sim:/tb_cpu/cpu_i/n1202 \
sim:/tb_cpu/cpu_i/n1203 \
sim:/tb_cpu/cpu_i/n1204 \
sim:/tb_cpu/cpu_i/n1205 \
sim:/tb_cpu/cpu_i/n1206 \
sim:/tb_cpu/cpu_i/n1207 \
sim:/tb_cpu/cpu_i/n1208 \
sim:/tb_cpu/cpu_i/n1209 \
sim:/tb_cpu/cpu_i/n1210 \
sim:/tb_cpu/cpu_i/n1211 \
sim:/tb_cpu/cpu_i/n1212 \
sim:/tb_cpu/cpu_i/n1213 \
sim:/tb_cpu/cpu_i/n1214 \
sim:/tb_cpu/cpu_i/n1215 \
sim:/tb_cpu/cpu_i/n1216 \
sim:/tb_cpu/cpu_i/n1217 \
sim:/tb_cpu/cpu_i/n1218 \
sim:/tb_cpu/cpu_i/n1219 \
sim:/tb_cpu/cpu_i/n1220 \
sim:/tb_cpu/cpu_i/n1221 \
sim:/tb_cpu/cpu_i/n1222 \
sim:/tb_cpu/cpu_i/n1223 \
sim:/tb_cpu/cpu_i/n1224 \
sim:/tb_cpu/cpu_i/n1225 \
sim:/tb_cpu/cpu_i/n1226 \
sim:/tb_cpu/cpu_i/n1227 \
sim:/tb_cpu/cpu_i/n1228 \
sim:/tb_cpu/cpu_i/n1229 \
sim:/tb_cpu/cpu_i/n1230 \
sim:/tb_cpu/cpu_i/n1231 \
sim:/tb_cpu/cpu_i/n1232 \
sim:/tb_cpu/cpu_i/n1233 \
sim:/tb_cpu/cpu_i/n1234 \
sim:/tb_cpu/cpu_i/n1235 \
sim:/tb_cpu/cpu_i/n1236 \
sim:/tb_cpu/cpu_i/n1237 \
sim:/tb_cpu/cpu_i/n1238 \
sim:/tb_cpu/cpu_i/n1239 \
sim:/tb_cpu/cpu_i/n1240 \
sim:/tb_cpu/cpu_i/n1241 \
sim:/tb_cpu/cpu_i/n1242 \
sim:/tb_cpu/cpu_i/n1243 \
sim:/tb_cpu/cpu_i/n1244 \
sim:/tb_cpu/cpu_i/n1245 \
sim:/tb_cpu/cpu_i/n1246 \
sim:/tb_cpu/cpu_i/n1247 \
sim:/tb_cpu/cpu_i/n1264 \
sim:/tb_cpu/cpu_i/n1265 \
sim:/tb_cpu/cpu_i/n1266 \
sim:/tb_cpu/cpu_i/n1267 \
sim:/tb_cpu/cpu_i/n1268 \
sim:/tb_cpu/cpu_i/n1269 \
sim:/tb_cpu/cpu_i/n1270 \
sim:/tb_cpu/cpu_i/n1271 \
sim:/tb_cpu/cpu_i/n1272 \
sim:/tb_cpu/cpu_i/n1273 \
sim:/tb_cpu/cpu_i/n1274 \
sim:/tb_cpu/cpu_i/n1275 \
sim:/tb_cpu/cpu_i/n1276 \
sim:/tb_cpu/cpu_i/n1277 \
sim:/tb_cpu/cpu_i/n1278 \
sim:/tb_cpu/cpu_i/n1279 \
sim:/tb_cpu/cpu_i/n1280 \
sim:/tb_cpu/cpu_i/n1281 \
sim:/tb_cpu/cpu_i/n1282 \
sim:/tb_cpu/cpu_i/n1283 \
sim:/tb_cpu/cpu_i/n1284 \
sim:/tb_cpu/cpu_i/n1285 \
sim:/tb_cpu/cpu_i/n1286 \
sim:/tb_cpu/cpu_i/n1287 \
sim:/tb_cpu/cpu_i/n1288 \
sim:/tb_cpu/cpu_i/n1289 \
sim:/tb_cpu/cpu_i/n1290 \
sim:/tb_cpu/cpu_i/n1291 \
sim:/tb_cpu/cpu_i/n1292 \
sim:/tb_cpu/cpu_i/n1293 \
sim:/tb_cpu/cpu_i/n1294 \
sim:/tb_cpu/cpu_i/n1295 \
sim:/tb_cpu/cpu_i/n1296 \
sim:/tb_cpu/cpu_i/n1297 \
sim:/tb_cpu/cpu_i/n1298 \
sim:/tb_cpu/cpu_i/n1299 \
sim:/tb_cpu/cpu_i/n1300 \
sim:/tb_cpu/cpu_i/n1301 \
sim:/tb_cpu/cpu_i/n1302 \
sim:/tb_cpu/cpu_i/n1303 \
sim:/tb_cpu/cpu_i/n1307 \
sim:/tb_cpu/cpu_i/n1309 \
sim:/tb_cpu/cpu_i/n1310 \
sim:/tb_cpu/cpu_i/n1311 \
sim:/tb_cpu/cpu_i/n1312 \
sim:/tb_cpu/cpu_i/n1313 \
sim:/tb_cpu/cpu_i/n1314 \
sim:/tb_cpu/cpu_i/n1315 \
sim:/tb_cpu/cpu_i/n1316 \
sim:/tb_cpu/cpu_i/n1317 \
sim:/tb_cpu/cpu_i/n1318 \
sim:/tb_cpu/cpu_i/n1319 \
sim:/tb_cpu/cpu_i/n1320 \
sim:/tb_cpu/cpu_i/n1321 \
sim:/tb_cpu/cpu_i/n1322 \
sim:/tb_cpu/cpu_i/n1323 \
sim:/tb_cpu/cpu_i/n1324 \
sim:/tb_cpu/cpu_i/n1325 \
sim:/tb_cpu/cpu_i/n1326 \
sim:/tb_cpu/cpu_i/n1327 \
sim:/tb_cpu/cpu_i/n1328 \
sim:/tb_cpu/cpu_i/n1329 \
sim:/tb_cpu/cpu_i/n1330 \
sim:/tb_cpu/cpu_i/n1331 \
sim:/tb_cpu/cpu_i/n1332 \
sim:/tb_cpu/cpu_i/n1333 \
sim:/tb_cpu/cpu_i/n1334 \
sim:/tb_cpu/cpu_i/n1335 \
sim:/tb_cpu/cpu_i/n1336 \
sim:/tb_cpu/cpu_i/n1337 \
sim:/tb_cpu/cpu_i/n1338 \
sim:/tb_cpu/cpu_i/n1339 \
sim:/tb_cpu/cpu_i/n1340 \
sim:/tb_cpu/cpu_i/n1341 \
sim:/tb_cpu/cpu_i/n1342 \
sim:/tb_cpu/cpu_i/n1343 \
sim:/tb_cpu/cpu_i/n1344 \
sim:/tb_cpu/cpu_i/n1345 \
sim:/tb_cpu/cpu_i/n1346 \
sim:/tb_cpu/cpu_i/n1347 \
sim:/tb_cpu/cpu_i/n1348 \
sim:/tb_cpu/cpu_i/n1349 \
sim:/tb_cpu/cpu_i/n1350 \
sim:/tb_cpu/cpu_i/n1351 \
sim:/tb_cpu/cpu_i/n1352 \
sim:/tb_cpu/cpu_i/n1353 \
sim:/tb_cpu/cpu_i/n1354 \
sim:/tb_cpu/cpu_i/n1355 \
sim:/tb_cpu/cpu_i/n1356 \
sim:/tb_cpu/cpu_i/n1357 \
sim:/tb_cpu/cpu_i/n1358 \
sim:/tb_cpu/cpu_i/n1359 \
sim:/tb_cpu/cpu_i/n1360 \
sim:/tb_cpu/cpu_i/n1361 \
sim:/tb_cpu/cpu_i/n1362 \
sim:/tb_cpu/cpu_i/n1363 \
sim:/tb_cpu/cpu_i/n1364 \
sim:/tb_cpu/cpu_i/n1365 \
sim:/tb_cpu/cpu_i/n1366 \
sim:/tb_cpu/cpu_i/n1367 \
sim:/tb_cpu/cpu_i/n1368 \
sim:/tb_cpu/cpu_i/n1369 \
sim:/tb_cpu/cpu_i/n1370 \
sim:/tb_cpu/cpu_i/n1371 \
sim:/tb_cpu/cpu_i/n1372 \
sim:/tb_cpu/cpu_i/n1373 \
sim:/tb_cpu/cpu_i/n1374 \
sim:/tb_cpu/cpu_i/n1375 \
sim:/tb_cpu/cpu_i/n1376 \
sim:/tb_cpu/cpu_i/n1377 \
sim:/tb_cpu/cpu_i/n1378 \
sim:/tb_cpu/cpu_i/n1379 \
sim:/tb_cpu/cpu_i/n1380 \
sim:/tb_cpu/cpu_i/n1381 \
sim:/tb_cpu/cpu_i/n1382 \
sim:/tb_cpu/cpu_i/n1383 \
sim:/tb_cpu/cpu_i/n1384 \
sim:/tb_cpu/cpu_i/n1385 \
sim:/tb_cpu/cpu_i/n1386 \
sim:/tb_cpu/cpu_i/n1387 \
sim:/tb_cpu/cpu_i/n1388 \
sim:/tb_cpu/cpu_i/n1389 \
sim:/tb_cpu/cpu_i/n1390 \
sim:/tb_cpu/cpu_i/n1391 \
sim:/tb_cpu/cpu_i/n1392 \
sim:/tb_cpu/cpu_i/n1393 \
sim:/tb_cpu/cpu_i/n1394 \
sim:/tb_cpu/cpu_i/n1395 \
sim:/tb_cpu/cpu_i/n1396 \
sim:/tb_cpu/cpu_i/n1397 \
sim:/tb_cpu/cpu_i/n1398 \
sim:/tb_cpu/cpu_i/n1399 \
sim:/tb_cpu/cpu_i/n1400 \
sim:/tb_cpu/cpu_i/n1401 \
sim:/tb_cpu/cpu_i/n1402 \
sim:/tb_cpu/cpu_i/n1403 \
sim:/tb_cpu/cpu_i/n1404 \
sim:/tb_cpu/cpu_i/n1405 \
sim:/tb_cpu/cpu_i/n1406 \
sim:/tb_cpu/cpu_i/n1407 \
sim:/tb_cpu/cpu_i/n1408 \
sim:/tb_cpu/cpu_i/n1409 \
sim:/tb_cpu/cpu_i/n1410 \
sim:/tb_cpu/cpu_i/n1411 \
sim:/tb_cpu/cpu_i/n1412 \
sim:/tb_cpu/cpu_i/n1413 \
sim:/tb_cpu/cpu_i/n1414 \
sim:/tb_cpu/cpu_i/n1415 \
sim:/tb_cpu/cpu_i/n1416 \
sim:/tb_cpu/cpu_i/n1417 \
sim:/tb_cpu/cpu_i/n1418 \
sim:/tb_cpu/cpu_i/n1419 \
sim:/tb_cpu/cpu_i/n1420 \
sim:/tb_cpu/cpu_i/n1421 \
sim:/tb_cpu/cpu_i/n1422 \
sim:/tb_cpu/cpu_i/n1423 \
sim:/tb_cpu/cpu_i/n1424 \
sim:/tb_cpu/cpu_i/n1425 \
sim:/tb_cpu/cpu_i/n1426 \
sim:/tb_cpu/cpu_i/n1427 \
sim:/tb_cpu/cpu_i/n1428 \
sim:/tb_cpu/cpu_i/n1429 \
sim:/tb_cpu/cpu_i/n1430 \
sim:/tb_cpu/cpu_i/n1431 \
sim:/tb_cpu/cpu_i/n1432 \
sim:/tb_cpu/cpu_i/n1433 \
sim:/tb_cpu/cpu_i/n1434 \
sim:/tb_cpu/cpu_i/n1435 \
sim:/tb_cpu/cpu_i/n1436 \
sim:/tb_cpu/cpu_i/n1437 \
sim:/tb_cpu/cpu_i/n1438 \
sim:/tb_cpu/cpu_i/n1439 \
sim:/tb_cpu/cpu_i/n1440 \
sim:/tb_cpu/cpu_i/n1441 \
sim:/tb_cpu/cpu_i/n1442 \
sim:/tb_cpu/cpu_i/n1443 \
sim:/tb_cpu/cpu_i/n1444 \
sim:/tb_cpu/cpu_i/n1445 \
sim:/tb_cpu/cpu_i/n1446 \
sim:/tb_cpu/cpu_i/n1447 \
sim:/tb_cpu/cpu_i/n1448 \
sim:/tb_cpu/cpu_i/n1449 \
sim:/tb_cpu/cpu_i/n1450 \
sim:/tb_cpu/cpu_i/n1451 \
sim:/tb_cpu/cpu_i/n1452 \
sim:/tb_cpu/cpu_i/n1453 \
sim:/tb_cpu/cpu_i/n1454 \
sim:/tb_cpu/cpu_i/n1455 \
sim:/tb_cpu/cpu_i/n1456 \
sim:/tb_cpu/cpu_i/n1457 \
sim:/tb_cpu/cpu_i/n1458 \
sim:/tb_cpu/cpu_i/n1459 \
sim:/tb_cpu/cpu_i/n1460 \
sim:/tb_cpu/cpu_i/n1461 \
sim:/tb_cpu/cpu_i/n1462 \
sim:/tb_cpu/cpu_i/n1463 \
sim:/tb_cpu/cpu_i/n1464 \
sim:/tb_cpu/cpu_i/n1465 \
sim:/tb_cpu/cpu_i/n1466 \
sim:/tb_cpu/cpu_i/n1467 \
sim:/tb_cpu/cpu_i/n1468 \
sim:/tb_cpu/cpu_i/n1469 \
sim:/tb_cpu/cpu_i/n1470 \
sim:/tb_cpu/cpu_i/n1471 \
sim:/tb_cpu/cpu_i/n1472 \
sim:/tb_cpu/cpu_i/n1473 \
sim:/tb_cpu/cpu_i/n1474 \
sim:/tb_cpu/cpu_i/n1475 \
sim:/tb_cpu/cpu_i/n1476 \
sim:/tb_cpu/cpu_i/n1477 \
sim:/tb_cpu/cpu_i/n1478 \
sim:/tb_cpu/cpu_i/n1479 \
sim:/tb_cpu/cpu_i/n1480 \
sim:/tb_cpu/cpu_i/n1481 \
sim:/tb_cpu/cpu_i/n1482 \
sim:/tb_cpu/cpu_i/n1483 \
sim:/tb_cpu/cpu_i/n1484 \
sim:/tb_cpu/cpu_i/n1485 \
sim:/tb_cpu/cpu_i/n1486 \
sim:/tb_cpu/cpu_i/n1487 \
sim:/tb_cpu/cpu_i/n1488 \
sim:/tb_cpu/cpu_i/n1489 \
sim:/tb_cpu/cpu_i/n1490 \
sim:/tb_cpu/cpu_i/n1491 \
sim:/tb_cpu/cpu_i/n1492 \
sim:/tb_cpu/cpu_i/n1493 \
sim:/tb_cpu/cpu_i/n1494 \
sim:/tb_cpu/cpu_i/n1495 \
sim:/tb_cpu/cpu_i/n1496 \
sim:/tb_cpu/cpu_i/n1497 \
sim:/tb_cpu/cpu_i/n1498 \
sim:/tb_cpu/cpu_i/n1499 \
sim:/tb_cpu/cpu_i/n1500 \
sim:/tb_cpu/cpu_i/n1501 \
sim:/tb_cpu/cpu_i/n1502 \
sim:/tb_cpu/cpu_i/n1503 \
sim:/tb_cpu/cpu_i/n1504 \
sim:/tb_cpu/cpu_i/n1505 \
sim:/tb_cpu/cpu_i/n1506 \
sim:/tb_cpu/cpu_i/n1507 \
sim:/tb_cpu/cpu_i/n1508 \
sim:/tb_cpu/cpu_i/n1509 \
sim:/tb_cpu/cpu_i/n1510 \
sim:/tb_cpu/cpu_i/n1511 \
sim:/tb_cpu/cpu_i/n1512 \
sim:/tb_cpu/cpu_i/n1513 \
sim:/tb_cpu/cpu_i/n1514 \
sim:/tb_cpu/cpu_i/n1515 \
sim:/tb_cpu/cpu_i/n1516 \
sim:/tb_cpu/cpu_i/n1517 \
sim:/tb_cpu/cpu_i/n1518 \
sim:/tb_cpu/cpu_i/n1519 \
sim:/tb_cpu/cpu_i/n1520 \
sim:/tb_cpu/cpu_i/n1521 \
sim:/tb_cpu/cpu_i/n1522 \
sim:/tb_cpu/cpu_i/n1523 \
sim:/tb_cpu/cpu_i/n1524 \
sim:/tb_cpu/cpu_i/n1525 \
sim:/tb_cpu/cpu_i/n1526 \
sim:/tb_cpu/cpu_i/n1527 \
sim:/tb_cpu/cpu_i/n1528 \
sim:/tb_cpu/cpu_i/n1529 \
sim:/tb_cpu/cpu_i/n1530 \
sim:/tb_cpu/cpu_i/n1531 \
sim:/tb_cpu/cpu_i/n1532 \
sim:/tb_cpu/cpu_i/n1533 \
sim:/tb_cpu/cpu_i/n1534 \
sim:/tb_cpu/cpu_i/n1535 \
sim:/tb_cpu/cpu_i/n1536 \
sim:/tb_cpu/cpu_i/n1537 \
sim:/tb_cpu/cpu_i/n1538 \
sim:/tb_cpu/cpu_i/n1539 \
sim:/tb_cpu/cpu_i/n1540 \
sim:/tb_cpu/cpu_i/n1541 \
sim:/tb_cpu/cpu_i/n1542 \
sim:/tb_cpu/cpu_i/n1543 \
sim:/tb_cpu/cpu_i/n1544 \
sim:/tb_cpu/cpu_i/n1545 \
sim:/tb_cpu/cpu_i/n1546 \
sim:/tb_cpu/cpu_i/n1547 \
sim:/tb_cpu/cpu_i/n1548 \
sim:/tb_cpu/cpu_i/n1549 \
sim:/tb_cpu/cpu_i/n1550 \
sim:/tb_cpu/cpu_i/n1551 \
sim:/tb_cpu/cpu_i/n1552 \
sim:/tb_cpu/cpu_i/n1553 \
sim:/tb_cpu/cpu_i/n1554 \
sim:/tb_cpu/cpu_i/n1555 \
sim:/tb_cpu/cpu_i/n1556 \
sim:/tb_cpu/cpu_i/n1557 \
sim:/tb_cpu/cpu_i/n1558 \
sim:/tb_cpu/cpu_i/n1559 \
sim:/tb_cpu/cpu_i/n1560 \
sim:/tb_cpu/cpu_i/n1561 \
sim:/tb_cpu/cpu_i/n1562 \
sim:/tb_cpu/cpu_i/n1563 \
sim:/tb_cpu/cpu_i/n1564 \
sim:/tb_cpu/cpu_i/n1565 \
sim:/tb_cpu/cpu_i/n1566 \
sim:/tb_cpu/cpu_i/n1567 \
sim:/tb_cpu/cpu_i/n1568 \
sim:/tb_cpu/cpu_i/n1569 \
sim:/tb_cpu/cpu_i/n1570 \
sim:/tb_cpu/cpu_i/n1571 \
sim:/tb_cpu/cpu_i/n1572 \
sim:/tb_cpu/cpu_i/n1573 \
sim:/tb_cpu/cpu_i/n1574 \
sim:/tb_cpu/cpu_i/n1575 \
sim:/tb_cpu/cpu_i/n1576 \
sim:/tb_cpu/cpu_i/n1577 \
sim:/tb_cpu/cpu_i/n1578 \
sim:/tb_cpu/cpu_i/n1579 \
sim:/tb_cpu/cpu_i/n1580 \
sim:/tb_cpu/cpu_i/n1581 \
sim:/tb_cpu/cpu_i/n1582 \
sim:/tb_cpu/cpu_i/n1583 \
sim:/tb_cpu/cpu_i/n1584 \
sim:/tb_cpu/cpu_i/n1585 \
sim:/tb_cpu/cpu_i/n1586 \
sim:/tb_cpu/cpu_i/n1587 \
sim:/tb_cpu/cpu_i/n1588 \
sim:/tb_cpu/cpu_i/n1589 \
sim:/tb_cpu/cpu_i/n1590 \
sim:/tb_cpu/cpu_i/n1591 \
sim:/tb_cpu/cpu_i/n1592 \
sim:/tb_cpu/cpu_i/n1593 \
sim:/tb_cpu/cpu_i/n1594 \
sim:/tb_cpu/cpu_i/n1595 \
sim:/tb_cpu/cpu_i/n1596 \
sim:/tb_cpu/cpu_i/n1597 \
sim:/tb_cpu/cpu_i/n1598 \
sim:/tb_cpu/cpu_i/n1599 \
sim:/tb_cpu/cpu_i/n1600 \
sim:/tb_cpu/cpu_i/n1601 \
sim:/tb_cpu/cpu_i/n1602 \
sim:/tb_cpu/cpu_i/n1603 \
sim:/tb_cpu/cpu_i/n1604 \
sim:/tb_cpu/cpu_i/n1605 \
sim:/tb_cpu/cpu_i/n1606 \
sim:/tb_cpu/cpu_i/n1607 \
sim:/tb_cpu/cpu_i/n1608 \
sim:/tb_cpu/cpu_i/n1609 \
sim:/tb_cpu/cpu_i/n1610 \
sim:/tb_cpu/cpu_i/n1611 \
sim:/tb_cpu/cpu_i/n1612 \
sim:/tb_cpu/cpu_i/n1613 \
sim:/tb_cpu/cpu_i/n1614 \
sim:/tb_cpu/cpu_i/n1615 \
sim:/tb_cpu/cpu_i/n1616 \
sim:/tb_cpu/cpu_i/n1617 \
sim:/tb_cpu/cpu_i/n1618 \
sim:/tb_cpu/cpu_i/n1619 \
sim:/tb_cpu/cpu_i/n1620 \
sim:/tb_cpu/cpu_i/n1621 \
sim:/tb_cpu/cpu_i/n1622 \
sim:/tb_cpu/cpu_i/n1623 \
sim:/tb_cpu/cpu_i/n1624 \
sim:/tb_cpu/cpu_i/n1625 \
sim:/tb_cpu/cpu_i/n1626 \
sim:/tb_cpu/cpu_i/n1627 \
sim:/tb_cpu/cpu_i/n1628 \
sim:/tb_cpu/cpu_i/n1629 \
sim:/tb_cpu/cpu_i/n1630 \
sim:/tb_cpu/cpu_i/n1631 \
sim:/tb_cpu/cpu_i/n1632 \
sim:/tb_cpu/cpu_i/n1633 \
sim:/tb_cpu/cpu_i/n1634 \
sim:/tb_cpu/cpu_i/n1635 \
sim:/tb_cpu/cpu_i/n1636 \
sim:/tb_cpu/cpu_i/n1637 \
sim:/tb_cpu/cpu_i/n1638 \
sim:/tb_cpu/cpu_i/n1639 \
sim:/tb_cpu/cpu_i/n1640 \
sim:/tb_cpu/cpu_i/n1641 \
sim:/tb_cpu/cpu_i/n1642 \
sim:/tb_cpu/cpu_i/n1643 \
sim:/tb_cpu/cpu_i/n1644 \
sim:/tb_cpu/cpu_i/n1645 \
sim:/tb_cpu/cpu_i/n1646 \
sim:/tb_cpu/cpu_i/n1647 \
sim:/tb_cpu/cpu_i/n1648 \
sim:/tb_cpu/cpu_i/n1649 \
sim:/tb_cpu/cpu_i/n1650 \
sim:/tb_cpu/cpu_i/n1651 \
sim:/tb_cpu/cpu_i/n1652 \
sim:/tb_cpu/cpu_i/n1653 \
sim:/tb_cpu/cpu_i/n1654 \
sim:/tb_cpu/cpu_i/n1655 \
sim:/tb_cpu/cpu_i/n1656 \
sim:/tb_cpu/cpu_i/n1657 \
sim:/tb_cpu/cpu_i/n1658 \
sim:/tb_cpu/cpu_i/n1659 \
sim:/tb_cpu/cpu_i/n1660 \
sim:/tb_cpu/cpu_i/n1661 \
sim:/tb_cpu/cpu_i/n1662 \
sim:/tb_cpu/cpu_i/n1663 \
sim:/tb_cpu/cpu_i/n1664 \
sim:/tb_cpu/cpu_i/n1665 \
sim:/tb_cpu/cpu_i/n1666 \
sim:/tb_cpu/cpu_i/n1667 \
sim:/tb_cpu/cpu_i/n1668 \
sim:/tb_cpu/cpu_i/n1669 \
sim:/tb_cpu/cpu_i/n1670 \
sim:/tb_cpu/cpu_i/n1671 \
sim:/tb_cpu/cpu_i/n1672 \
sim:/tb_cpu/cpu_i/n1673 \
sim:/tb_cpu/cpu_i/n1674 \
sim:/tb_cpu/cpu_i/n1675 \
sim:/tb_cpu/cpu_i/n1676 \
sim:/tb_cpu/cpu_i/n1677 \
sim:/tb_cpu/cpu_i/n1678 \
sim:/tb_cpu/cpu_i/n1679 \
sim:/tb_cpu/cpu_i/n1680 \
sim:/tb_cpu/cpu_i/n1681 \
sim:/tb_cpu/cpu_i/n1682 \
sim:/tb_cpu/cpu_i/n1683 \
sim:/tb_cpu/cpu_i/n1684 \
sim:/tb_cpu/cpu_i/n1685 \
sim:/tb_cpu/cpu_i/n1686 \
sim:/tb_cpu/cpu_i/n1687 \
sim:/tb_cpu/cpu_i/n1688 \
sim:/tb_cpu/cpu_i/n1689 \
sim:/tb_cpu/cpu_i/n1690 \
sim:/tb_cpu/cpu_i/n1691 \
sim:/tb_cpu/cpu_i/n1692 \
sim:/tb_cpu/cpu_i/n1693 \
sim:/tb_cpu/cpu_i/n1694 \
sim:/tb_cpu/cpu_i/n1695 \
sim:/tb_cpu/cpu_i/n1696 \
sim:/tb_cpu/cpu_i/n1697 \
sim:/tb_cpu/cpu_i/n1698 \
sim:/tb_cpu/cpu_i/n1699 \
sim:/tb_cpu/cpu_i/n1700 \
sim:/tb_cpu/cpu_i/n1701 \
sim:/tb_cpu/cpu_i/n1702 \
sim:/tb_cpu/cpu_i/n1703 \
sim:/tb_cpu/cpu_i/n1704 \
sim:/tb_cpu/cpu_i/n1705 \
sim:/tb_cpu/cpu_i/n1706 \
sim:/tb_cpu/cpu_i/n1707 \
sim:/tb_cpu/cpu_i/n1708 \
sim:/tb_cpu/cpu_i/n1709 \
sim:/tb_cpu/cpu_i/n1710 \
sim:/tb_cpu/cpu_i/n1711 \
sim:/tb_cpu/cpu_i/n1712 \
sim:/tb_cpu/cpu_i/n1713 \
sim:/tb_cpu/cpu_i/n1714 \
sim:/tb_cpu/cpu_i/n1715 \
sim:/tb_cpu/cpu_i/n1716 \
sim:/tb_cpu/cpu_i/n1717 \
sim:/tb_cpu/cpu_i/n1718 \
sim:/tb_cpu/cpu_i/n1719 \
sim:/tb_cpu/cpu_i/n1720 \
sim:/tb_cpu/cpu_i/n1721 \
sim:/tb_cpu/cpu_i/n1722 \
sim:/tb_cpu/cpu_i/n1723 \
sim:/tb_cpu/cpu_i/n1724 \
sim:/tb_cpu/cpu_i/n1725 \
sim:/tb_cpu/cpu_i/n1726 \
sim:/tb_cpu/cpu_i/n1727 \
sim:/tb_cpu/cpu_i/n1728 \
sim:/tb_cpu/cpu_i/n1729 \
sim:/tb_cpu/cpu_i/n1730 \
sim:/tb_cpu/cpu_i/n1731 \
sim:/tb_cpu/cpu_i/n1732 \
sim:/tb_cpu/cpu_i/n1733 \
sim:/tb_cpu/cpu_i/n1734 \
sim:/tb_cpu/cpu_i/n1735 \
sim:/tb_cpu/cpu_i/n1736 \
sim:/tb_cpu/cpu_i/n1737 \
sim:/tb_cpu/cpu_i/n1738 \
sim:/tb_cpu/cpu_i/n1739 \
sim:/tb_cpu/cpu_i/n1740 \
sim:/tb_cpu/cpu_i/n1741 \
sim:/tb_cpu/cpu_i/n1742 \
sim:/tb_cpu/cpu_i/n1743 \
sim:/tb_cpu/cpu_i/n1744 \
sim:/tb_cpu/cpu_i/n1745 \
sim:/tb_cpu/cpu_i/n1746 \
sim:/tb_cpu/cpu_i/n1747 \
sim:/tb_cpu/cpu_i/n1748 \
sim:/tb_cpu/cpu_i/n1749 \
sim:/tb_cpu/cpu_i/n1750 \
sim:/tb_cpu/cpu_i/n1751 \
sim:/tb_cpu/cpu_i/n1752 \
sim:/tb_cpu/cpu_i/n1753 \
sim:/tb_cpu/cpu_i/n1754 \
sim:/tb_cpu/cpu_i/n1755 \
sim:/tb_cpu/cpu_i/n1756 \
sim:/tb_cpu/cpu_i/n1757 \
sim:/tb_cpu/cpu_i/n1758 \
sim:/tb_cpu/cpu_i/n1759 \
sim:/tb_cpu/cpu_i/n1760 \
sim:/tb_cpu/cpu_i/n1761 \
sim:/tb_cpu/cpu_i/n1762 \
sim:/tb_cpu/cpu_i/n1763 \
sim:/tb_cpu/cpu_i/n1764 \
sim:/tb_cpu/cpu_i/n1765 \
sim:/tb_cpu/cpu_i/n1766 \
sim:/tb_cpu/cpu_i/n1767 \
sim:/tb_cpu/cpu_i/n1768 \
sim:/tb_cpu/cpu_i/n1769 \
sim:/tb_cpu/cpu_i/n1770 \
sim:/tb_cpu/cpu_i/n1771 \
sim:/tb_cpu/cpu_i/n1772 \
sim:/tb_cpu/cpu_i/n1773 \
sim:/tb_cpu/cpu_i/n1774 \
sim:/tb_cpu/cpu_i/n1775 \
sim:/tb_cpu/cpu_i/n1776 \
sim:/tb_cpu/cpu_i/n1777 \
sim:/tb_cpu/cpu_i/n1778 \
sim:/tb_cpu/cpu_i/n1779 \
sim:/tb_cpu/cpu_i/n1780 \
sim:/tb_cpu/cpu_i/n1781 \
sim:/tb_cpu/cpu_i/n1782 \
sim:/tb_cpu/cpu_i/n1783 \
sim:/tb_cpu/cpu_i/n1784 \
sim:/tb_cpu/cpu_i/n1785 \
sim:/tb_cpu/cpu_i/n1786 \
sim:/tb_cpu/cpu_i/n1787 \
sim:/tb_cpu/cpu_i/n1788 \
sim:/tb_cpu/cpu_i/n1789 \
sim:/tb_cpu/cpu_i/n1790 \
sim:/tb_cpu/cpu_i/n1791 \
sim:/tb_cpu/cpu_i/n1792 \
sim:/tb_cpu/cpu_i/n1793 \
sim:/tb_cpu/cpu_i/n1794 \
sim:/tb_cpu/cpu_i/n1795 \
sim:/tb_cpu/cpu_i/n1796 \
sim:/tb_cpu/cpu_i/n1797 \
sim:/tb_cpu/cpu_i/n1798 \
sim:/tb_cpu/cpu_i/n1799 \
sim:/tb_cpu/cpu_i/n1800 \
sim:/tb_cpu/cpu_i/n1801 \
sim:/tb_cpu/cpu_i/n1802 \
sim:/tb_cpu/cpu_i/n1803 \
sim:/tb_cpu/cpu_i/n1804 \
sim:/tb_cpu/cpu_i/n1805 \
sim:/tb_cpu/cpu_i/n1806 \
sim:/tb_cpu/cpu_i/n1807 \
sim:/tb_cpu/cpu_i/n1808 \
sim:/tb_cpu/cpu_i/n1809 \
sim:/tb_cpu/cpu_i/n1810 \
sim:/tb_cpu/cpu_i/n1811 \
sim:/tb_cpu/cpu_i/n1812 \
sim:/tb_cpu/cpu_i/n1813 \
sim:/tb_cpu/cpu_i/n1814 \
sim:/tb_cpu/cpu_i/n1815 \
sim:/tb_cpu/cpu_i/n1816 \
sim:/tb_cpu/cpu_i/n1817 \
sim:/tb_cpu/cpu_i/n1818 \
sim:/tb_cpu/cpu_i/n1819 \
sim:/tb_cpu/cpu_i/n1820 \
sim:/tb_cpu/cpu_i/n1821 \
sim:/tb_cpu/cpu_i/n1822 \
sim:/tb_cpu/cpu_i/n1823 \
sim:/tb_cpu/cpu_i/n1824 \
sim:/tb_cpu/cpu_i/n1825 \
sim:/tb_cpu/cpu_i/n1826 \
sim:/tb_cpu/cpu_i/n1827 \
sim:/tb_cpu/cpu_i/n1828 \
sim:/tb_cpu/cpu_i/n1829 \
sim:/tb_cpu/cpu_i/n1830 \
sim:/tb_cpu/cpu_i/n1831 \
sim:/tb_cpu/cpu_i/n1832 \
sim:/tb_cpu/cpu_i/n1833 \
sim:/tb_cpu/cpu_i/n1834 \
sim:/tb_cpu/cpu_i/n1835 \
sim:/tb_cpu/cpu_i/n1836 \
sim:/tb_cpu/cpu_i/n1837 \
sim:/tb_cpu/cpu_i/n1838 \
sim:/tb_cpu/cpu_i/n1839 \
sim:/tb_cpu/cpu_i/n1840 \
sim:/tb_cpu/cpu_i/n1841 \
sim:/tb_cpu/cpu_i/n1842 \
sim:/tb_cpu/cpu_i/n1843 \
sim:/tb_cpu/cpu_i/n1844 \
sim:/tb_cpu/cpu_i/n1845 \
sim:/tb_cpu/cpu_i/n1846 \
sim:/tb_cpu/cpu_i/n1847 \
sim:/tb_cpu/cpu_i/n1848 \
sim:/tb_cpu/cpu_i/n1849 \
sim:/tb_cpu/cpu_i/n1850 \
sim:/tb_cpu/cpu_i/n1851 \
sim:/tb_cpu/cpu_i/n1852 \
sim:/tb_cpu/cpu_i/n1853 \
sim:/tb_cpu/cpu_i/n1854 \
sim:/tb_cpu/cpu_i/n1855 \
sim:/tb_cpu/cpu_i/n1856 \
sim:/tb_cpu/cpu_i/n1857 \
sim:/tb_cpu/cpu_i/n1858 \
sim:/tb_cpu/cpu_i/n1859 \
sim:/tb_cpu/cpu_i/n1860 \
sim:/tb_cpu/cpu_i/n1861 \
sim:/tb_cpu/cpu_i/n1862 \
sim:/tb_cpu/cpu_i/n1863 \
sim:/tb_cpu/cpu_i/n1864 \
sim:/tb_cpu/cpu_i/n1865 \
sim:/tb_cpu/cpu_i/n1866 \
sim:/tb_cpu/cpu_i/n1867 \
sim:/tb_cpu/cpu_i/n1868 \
sim:/tb_cpu/cpu_i/n1869 \
sim:/tb_cpu/cpu_i/n1870 \
sim:/tb_cpu/cpu_i/n1871 \
sim:/tb_cpu/cpu_i/n1872 \
sim:/tb_cpu/cpu_i/n1873 \
sim:/tb_cpu/cpu_i/n1874 \
sim:/tb_cpu/cpu_i/n1875 \
sim:/tb_cpu/cpu_i/n1876 \
sim:/tb_cpu/cpu_i/n1877 \
sim:/tb_cpu/cpu_i/n1878 \
sim:/tb_cpu/cpu_i/n1879 \
sim:/tb_cpu/cpu_i/n1880 \
sim:/tb_cpu/cpu_i/n1881 \
sim:/tb_cpu/cpu_i/n1882 \
sim:/tb_cpu/cpu_i/n1883 \
sim:/tb_cpu/cpu_i/n1884 \
sim:/tb_cpu/cpu_i/n1885 \
sim:/tb_cpu/cpu_i/n1886 \
sim:/tb_cpu/cpu_i/n1887 \
sim:/tb_cpu/cpu_i/n1888 \
sim:/tb_cpu/cpu_i/n1889 \
sim:/tb_cpu/cpu_i/n1890 \
sim:/tb_cpu/cpu_i/n1891 \
sim:/tb_cpu/cpu_i/n1892 \
sim:/tb_cpu/cpu_i/n1893 \
sim:/tb_cpu/cpu_i/n1894 \
sim:/tb_cpu/cpu_i/n1895 \
sim:/tb_cpu/cpu_i/n1896 \
sim:/tb_cpu/cpu_i/n1897 \
sim:/tb_cpu/cpu_i/n1898 \
sim:/tb_cpu/cpu_i/n1899 \
sim:/tb_cpu/cpu_i/n1900 \
sim:/tb_cpu/cpu_i/n1901 \
sim:/tb_cpu/cpu_i/n1902 \
sim:/tb_cpu/cpu_i/n1903 \
sim:/tb_cpu/cpu_i/n1904 \
sim:/tb_cpu/cpu_i/n1905 \
sim:/tb_cpu/cpu_i/n1906 \
sim:/tb_cpu/cpu_i/n1907 \
sim:/tb_cpu/cpu_i/n1908 \
sim:/tb_cpu/cpu_i/n1909 \
sim:/tb_cpu/cpu_i/n1910 \
sim:/tb_cpu/cpu_i/n1911 \
sim:/tb_cpu/cpu_i/n1912 \
sim:/tb_cpu/cpu_i/n1913 \
sim:/tb_cpu/cpu_i/n1914 \
sim:/tb_cpu/cpu_i/n1915 \
sim:/tb_cpu/cpu_i/n1916 \
sim:/tb_cpu/cpu_i/n1917 \
sim:/tb_cpu/cpu_i/n1918 \
sim:/tb_cpu/cpu_i/n1919 \
sim:/tb_cpu/cpu_i/n1920 \
sim:/tb_cpu/cpu_i/n1921 \
sim:/tb_cpu/cpu_i/n1922 \
sim:/tb_cpu/cpu_i/n1923 \
sim:/tb_cpu/cpu_i/n1924 \
sim:/tb_cpu/cpu_i/n1925 \
sim:/tb_cpu/cpu_i/n1926 \
sim:/tb_cpu/cpu_i/n1927 \
sim:/tb_cpu/cpu_i/n1928 \
sim:/tb_cpu/cpu_i/n1929 \
sim:/tb_cpu/cpu_i/n1930 \
sim:/tb_cpu/cpu_i/n1931 \
sim:/tb_cpu/cpu_i/n1932 \
sim:/tb_cpu/cpu_i/n1933 \
sim:/tb_cpu/cpu_i/n1934 \
sim:/tb_cpu/cpu_i/n1935 \
sim:/tb_cpu/cpu_i/n1936 \
sim:/tb_cpu/cpu_i/n1937 \
sim:/tb_cpu/cpu_i/n1938 \
sim:/tb_cpu/cpu_i/n1939 \
sim:/tb_cpu/cpu_i/n1940 \
sim:/tb_cpu/cpu_i/n1941 \
sim:/tb_cpu/cpu_i/n1942 \
sim:/tb_cpu/cpu_i/n1943 \
sim:/tb_cpu/cpu_i/n1944 \
sim:/tb_cpu/cpu_i/n1945 \
sim:/tb_cpu/cpu_i/n1946 \
sim:/tb_cpu/cpu_i/n1947 \
sim:/tb_cpu/cpu_i/n1948 \
sim:/tb_cpu/cpu_i/n1949 \
sim:/tb_cpu/cpu_i/n1950 \
sim:/tb_cpu/cpu_i/n1951 \
sim:/tb_cpu/cpu_i/n1952 \
sim:/tb_cpu/cpu_i/n1953 \
sim:/tb_cpu/cpu_i/n1954 \
sim:/tb_cpu/cpu_i/n1955 \
sim:/tb_cpu/cpu_i/n1956 \
sim:/tb_cpu/cpu_i/n1957 \
sim:/tb_cpu/cpu_i/n1958 \
sim:/tb_cpu/cpu_i/n1959 \
sim:/tb_cpu/cpu_i/n1960 \
sim:/tb_cpu/cpu_i/n1961 \
sim:/tb_cpu/cpu_i/n1962 \
sim:/tb_cpu/cpu_i/n1963 \
sim:/tb_cpu/cpu_i/n1964 \
sim:/tb_cpu/cpu_i/n1965 \
sim:/tb_cpu/cpu_i/n1966 \
sim:/tb_cpu/cpu_i/n1967 \
sim:/tb_cpu/cpu_i/n1968 \
sim:/tb_cpu/cpu_i/n1969 \
sim:/tb_cpu/cpu_i/n1970 \
sim:/tb_cpu/cpu_i/n1971 \
sim:/tb_cpu/cpu_i/n1972 \
sim:/tb_cpu/cpu_i/n1973 \
sim:/tb_cpu/cpu_i/n1974 \
sim:/tb_cpu/cpu_i/n1975 \
sim:/tb_cpu/cpu_i/n1976 \
sim:/tb_cpu/cpu_i/n1977 \
sim:/tb_cpu/cpu_i/n1978 \
sim:/tb_cpu/cpu_i/n1979 \
sim:/tb_cpu/cpu_i/n1980 \
sim:/tb_cpu/cpu_i/n1981 \
sim:/tb_cpu/cpu_i/n1982 \
sim:/tb_cpu/cpu_i/n1983 \
sim:/tb_cpu/cpu_i/n1984 \
sim:/tb_cpu/cpu_i/n1985 \
sim:/tb_cpu/cpu_i/n1986 \
sim:/tb_cpu/cpu_i/n1987 \
sim:/tb_cpu/cpu_i/n1988 \
sim:/tb_cpu/cpu_i/n1989 \
sim:/tb_cpu/cpu_i/n1990 \
sim:/tb_cpu/cpu_i/n1991 \
sim:/tb_cpu/cpu_i/n1992 \
sim:/tb_cpu/cpu_i/n1993 \
sim:/tb_cpu/cpu_i/n1994 \
sim:/tb_cpu/cpu_i/n1995 \
sim:/tb_cpu/cpu_i/n1996 \
sim:/tb_cpu/cpu_i/n1997 \
sim:/tb_cpu/cpu_i/n1998 \
sim:/tb_cpu/cpu_i/n1999 \
sim:/tb_cpu/cpu_i/n2000 \
sim:/tb_cpu/cpu_i/n2001 \
sim:/tb_cpu/cpu_i/n2002 \
sim:/tb_cpu/cpu_i/n2003 \
sim:/tb_cpu/cpu_i/n2004 \
sim:/tb_cpu/cpu_i/n2005 \
sim:/tb_cpu/cpu_i/n2006 \
sim:/tb_cpu/cpu_i/n2007 \
sim:/tb_cpu/cpu_i/n2008 \
sim:/tb_cpu/cpu_i/n2009 \
sim:/tb_cpu/cpu_i/n2010 \
sim:/tb_cpu/cpu_i/n2011 \
sim:/tb_cpu/cpu_i/n2012 \
sim:/tb_cpu/cpu_i/n2013 \
sim:/tb_cpu/cpu_i/n2014 \
sim:/tb_cpu/cpu_i/n2015 \
sim:/tb_cpu/cpu_i/n2016 \
sim:/tb_cpu/cpu_i/n2017 \
sim:/tb_cpu/cpu_i/n2018 \
sim:/tb_cpu/cpu_i/n2019 \
sim:/tb_cpu/cpu_i/n2020 \
sim:/tb_cpu/cpu_i/n2021 \
sim:/tb_cpu/cpu_i/n2022 \
sim:/tb_cpu/cpu_i/n2023 \
sim:/tb_cpu/cpu_i/n2024 \
sim:/tb_cpu/cpu_i/n2025 \
sim:/tb_cpu/cpu_i/n2026 \
sim:/tb_cpu/cpu_i/n2027 \
sim:/tb_cpu/cpu_i/n2028 \
sim:/tb_cpu/cpu_i/n2029 \
sim:/tb_cpu/cpu_i/n2030 \
sim:/tb_cpu/cpu_i/n2031 \
sim:/tb_cpu/cpu_i/n2032 \
sim:/tb_cpu/cpu_i/n2033 \
sim:/tb_cpu/cpu_i/n2034 \
sim:/tb_cpu/cpu_i/n2035 \
sim:/tb_cpu/cpu_i/n2036 \
sim:/tb_cpu/cpu_i/n2037 \
sim:/tb_cpu/cpu_i/n2038 \
sim:/tb_cpu/cpu_i/n2039 \
sim:/tb_cpu/cpu_i/n2040 \
sim:/tb_cpu/cpu_i/n2041 \
sim:/tb_cpu/cpu_i/n2042 \
sim:/tb_cpu/cpu_i/n2043 \
sim:/tb_cpu/cpu_i/n2044 \
sim:/tb_cpu/cpu_i/n2045 \
sim:/tb_cpu/cpu_i/n2046 \
sim:/tb_cpu/cpu_i/n2047 \
sim:/tb_cpu/cpu_i/n2048 \
sim:/tb_cpu/cpu_i/n2049 \
sim:/tb_cpu/cpu_i/n2050 \
sim:/tb_cpu/cpu_i/n2051 \
sim:/tb_cpu/cpu_i/n2052 \
sim:/tb_cpu/cpu_i/n2053 \
sim:/tb_cpu/cpu_i/n2054 \
sim:/tb_cpu/cpu_i/n2055 \
sim:/tb_cpu/cpu_i/n2056 \
sim:/tb_cpu/cpu_i/n2057 \
sim:/tb_cpu/cpu_i/n2058 \
sim:/tb_cpu/cpu_i/n2059 \
sim:/tb_cpu/cpu_i/n2060 \
sim:/tb_cpu/cpu_i/n2061 \
sim:/tb_cpu/cpu_i/n2062 \
sim:/tb_cpu/cpu_i/n2063 \
sim:/tb_cpu/cpu_i/n2064 \
sim:/tb_cpu/cpu_i/n2065 \
sim:/tb_cpu/cpu_i/n2066 \
sim:/tb_cpu/cpu_i/n2067 \
sim:/tb_cpu/cpu_i/n2068 \
sim:/tb_cpu/cpu_i/n2069 \
sim:/tb_cpu/cpu_i/n2070 \
sim:/tb_cpu/cpu_i/n2071 \
sim:/tb_cpu/cpu_i/n2072 \
sim:/tb_cpu/cpu_i/n2073 \
sim:/tb_cpu/cpu_i/n2074 \
sim:/tb_cpu/cpu_i/n2075 \
sim:/tb_cpu/cpu_i/n2076 \
sim:/tb_cpu/cpu_i/n2077 \
sim:/tb_cpu/cpu_i/n2078 \
sim:/tb_cpu/cpu_i/n2079 \
sim:/tb_cpu/cpu_i/n2080 \
sim:/tb_cpu/cpu_i/n2081 \
sim:/tb_cpu/cpu_i/n2082 \
sim:/tb_cpu/cpu_i/n2083 \
sim:/tb_cpu/cpu_i/n2084 \
sim:/tb_cpu/cpu_i/n2085 \
sim:/tb_cpu/cpu_i/n2086 \
sim:/tb_cpu/cpu_i/n2087 \
sim:/tb_cpu/cpu_i/n2088 \
sim:/tb_cpu/cpu_i/n2089 \
sim:/tb_cpu/cpu_i/n2090 \
sim:/tb_cpu/cpu_i/n2091 \
sim:/tb_cpu/cpu_i/n2092 \
sim:/tb_cpu/cpu_i/n2093 \
sim:/tb_cpu/cpu_i/n2094 \
sim:/tb_cpu/cpu_i/n2095 \
sim:/tb_cpu/cpu_i/n2096 \
sim:/tb_cpu/cpu_i/n2097 \
sim:/tb_cpu/cpu_i/n2098 \
sim:/tb_cpu/cpu_i/n2099 \
sim:/tb_cpu/cpu_i/n2100 \
sim:/tb_cpu/cpu_i/n2101 \
sim:/tb_cpu/cpu_i/n2102 \
sim:/tb_cpu/cpu_i/n2103 \
sim:/tb_cpu/cpu_i/n2104 \
sim:/tb_cpu/cpu_i/n2105 \
sim:/tb_cpu/cpu_i/n2106 \
sim:/tb_cpu/cpu_i/n2107 \
sim:/tb_cpu/cpu_i/n2108 \
sim:/tb_cpu/cpu_i/n2109 \
sim:/tb_cpu/cpu_i/n2110 \
sim:/tb_cpu/cpu_i/n2111 \
sim:/tb_cpu/cpu_i/n2112 \
sim:/tb_cpu/cpu_i/n2113 \
sim:/tb_cpu/cpu_i/n2114 \
sim:/tb_cpu/cpu_i/n2115 \
sim:/tb_cpu/cpu_i/n2116 \
sim:/tb_cpu/cpu_i/n2117 \
sim:/tb_cpu/cpu_i/n2118 \
sim:/tb_cpu/cpu_i/n2119 \
sim:/tb_cpu/cpu_i/n2120 \
sim:/tb_cpu/cpu_i/n2121 \
sim:/tb_cpu/cpu_i/n2122 \
sim:/tb_cpu/cpu_i/n2123 \
sim:/tb_cpu/cpu_i/n2124 \
sim:/tb_cpu/cpu_i/n2125 \
sim:/tb_cpu/cpu_i/n2126 \
sim:/tb_cpu/cpu_i/n2127 \
sim:/tb_cpu/cpu_i/n2128 \
sim:/tb_cpu/cpu_i/n2129 \
sim:/tb_cpu/cpu_i/n2130 \
sim:/tb_cpu/cpu_i/n2131 \
sim:/tb_cpu/cpu_i/n2132 \
sim:/tb_cpu/cpu_i/n2133 \
sim:/tb_cpu/cpu_i/n2134 \
sim:/tb_cpu/cpu_i/n2135 \
sim:/tb_cpu/cpu_i/n2136 \
sim:/tb_cpu/cpu_i/n2137 \
sim:/tb_cpu/cpu_i/n2138 \
sim:/tb_cpu/cpu_i/n2139 \
sim:/tb_cpu/cpu_i/n2140 \
sim:/tb_cpu/cpu_i/n2141 \
sim:/tb_cpu/cpu_i/n2142 \
sim:/tb_cpu/cpu_i/n2143 \
sim:/tb_cpu/cpu_i/n2144 \
sim:/tb_cpu/cpu_i/n2145 \
sim:/tb_cpu/cpu_i/n2146 \
sim:/tb_cpu/cpu_i/n2147 \
sim:/tb_cpu/cpu_i/n2148 \
sim:/tb_cpu/cpu_i/n2149 \
sim:/tb_cpu/cpu_i/n2150 \
sim:/tb_cpu/cpu_i/n2151 \
sim:/tb_cpu/cpu_i/n2152 \
sim:/tb_cpu/cpu_i/n2153 \
sim:/tb_cpu/cpu_i/n2154 \
sim:/tb_cpu/cpu_i/n2155 \
sim:/tb_cpu/cpu_i/n2156 \
sim:/tb_cpu/cpu_i/n2157 \
sim:/tb_cpu/cpu_i/n2158 \
sim:/tb_cpu/cpu_i/n2159 \
sim:/tb_cpu/cpu_i/n2160 \
sim:/tb_cpu/cpu_i/n2161 \
sim:/tb_cpu/cpu_i/n2162 \
sim:/tb_cpu/cpu_i/n2163 \
sim:/tb_cpu/cpu_i/n2164 \
sim:/tb_cpu/cpu_i/n2165 \
sim:/tb_cpu/cpu_i/n2166 \
sim:/tb_cpu/cpu_i/n2167 \
sim:/tb_cpu/cpu_i/n2168 \
sim:/tb_cpu/cpu_i/n2169 \
sim:/tb_cpu/cpu_i/n2170 \
sim:/tb_cpu/cpu_i/n2171 \
sim:/tb_cpu/cpu_i/n2172 \
sim:/tb_cpu/cpu_i/n2173 \
sim:/tb_cpu/cpu_i/n2174 \
sim:/tb_cpu/cpu_i/n2175 \
sim:/tb_cpu/cpu_i/n2176 \
sim:/tb_cpu/cpu_i/n2177 \
sim:/tb_cpu/cpu_i/n2178 \
sim:/tb_cpu/cpu_i/n2179 \
sim:/tb_cpu/cpu_i/n2180 \
sim:/tb_cpu/cpu_i/n2181 \
sim:/tb_cpu/cpu_i/n2182 \
sim:/tb_cpu/cpu_i/n2183 \
sim:/tb_cpu/cpu_i/n2184 \
sim:/tb_cpu/cpu_i/n2185 \
sim:/tb_cpu/cpu_i/n2186 \
sim:/tb_cpu/cpu_i/n2187 \
sim:/tb_cpu/cpu_i/n2188 \
sim:/tb_cpu/cpu_i/n2189 \
sim:/tb_cpu/cpu_i/n2190 \
sim:/tb_cpu/cpu_i/n2191 \
sim:/tb_cpu/cpu_i/n2192 \
sim:/tb_cpu/cpu_i/w_R_f_d_pcplus \
sim:/tb_cpu/cpu_i/w_R_f_d_alu_out \
sim:/tb_cpu/cpu_i/w_4_f_d_reg_wr_addr \
sim:/tb_cpu/cpu_i/w_R_e_f_alu_out \
sim:/tb_cpu/cpu_i/w_4_e_f_reg_wr_addr \
sim:/tb_cpu/cpu_i/w_R_e_f_pc_branch \
sim:/tb_cpu/cpu_i/w_R_d_r_wr_data \
sim:/tb_cpu/cpu_i/w_4_d_r_reg_wr_addr \
sim:/tb_cpu/cpu_i/w_11_d_r_imm \
sim:/tb_cpu/cpu_i/w_R_d_r_pcplus \
sim:/tb_cpu/cpu_i/w_5_r_e_alu_control \
sim:/tb_cpu/cpu_i/w_R_r_e_rd1_data \
sim:/tb_cpu/cpu_i/w_R_r_e_rd2_data \
sim:/tb_cpu/cpu_i/w_4_r_e_reg_wr_addr \
sim:/tb_cpu/cpu_i/w_R_r_e_sign_imm \
sim:/tb_cpu/cpu_i/w_R_r_e_pcplus
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.tb_cpu
# Loading work.memory
# Loading instances from ../../../designs/cpu_timing.sdf
# Loading timing data from ../../../designs/cpu_timing.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /tb_cpu File: ../../testbench/tb_cpu.sv
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of tb_cpu.sv was successful.
# Compile of cpu_gl.v was successful.
# 2 compiles, 0 failed with no errors.
vlog -work work ../../../designs/cpu_gl.v ../../testbench/tb_cpu.sv
# Model Technology ModelSim SE-64 vlog 10.3d Compiler 2014.10 Oct  6 2014
# Start time: 20:17:52 on Aug 13,2017
# vlog -reportprogress 300 -work work ../../../designs/cpu_gl.v ../../testbench/tb_cpu.sv 
# -- Compiling module cpu
# -- Compiling module memory
# -- Compiling module tb_cpu
# 
# Top level modules:
# 	tb_cpu
# End time: 20:17:52 on Aug 13,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -L tsmc40 -sdftyp /cpu_i=../../../designs/cpu_timing.sdf -novopt work.tb_cpu
# vsim 
# Start time: 20:18:07 on Aug 13,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/gl_sim/work.tb_cpu
# Loading sv_std.std
# Loading work.tb_cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/gl_sim/work.cpu
# Loading work.cpu
# Loading tsmc40.DFQD1BWP12T
# Loading tsmc40.LHQD1BWP12T
# Loading tsmc40.TIELBWP12T
# Loading tsmc40.TIEHBWP12T
# Loading tsmc40.INVD1BWP12T
# Loading tsmc40.INR2D1BWP12T
# Loading tsmc40.NR2D1BWP12T
# Loading tsmc40.AOI21D1BWP12T
# Loading tsmc40.FA1D0BWP12T
# Loading tsmc40.OAI22D1BWP12T
# Loading tsmc40.MOAI22D0BWP12T
# Loading tsmc40.NR3D1BWP12T
# Loading tsmc40.OAI21D1BWP12T
# Loading tsmc40.ND2D1BWP12T
# Loading tsmc40.AO22D1BWP12T
# Loading tsmc40.HA1D0BWP12T
# Loading tsmc40.IOA21D1BWP12T
# Loading tsmc40.AOI22D1BWP12T
# Loading tsmc40.IND4D1BWP12T
# Loading tsmc40.AOI31D1BWP12T
# Loading tsmc40.AO21D1BWP12T
# Loading tsmc40.ND3D1BWP12T
# Loading tsmc40.MAOI22D0BWP12T
# Loading tsmc40.OAI31D1BWP12T
# Loading tsmc40.AOI211D1BWP12T
# Loading tsmc40.AOI222D1BWP12T
# Loading tsmc40.IND2D1BWP12T
# Loading tsmc40.OA21D1BWP12T
# Loading tsmc40.NR2D0BWP12T
# Loading tsmc40.CKND2D0BWP12T
# Loading tsmc40.MAOI222D0BWP12T
# Loading tsmc40.CKND0BWP12T
# Loading tsmc40.AN3D0BWP12T
# Loading tsmc40.AOI22D0BWP12T
# Loading tsmc40.OAI21D0BWP12T
# Loading tsmc40.OA31D0BWP12T
# Loading tsmc40.OR3D0BWP12T
# Loading tsmc40.IAO21D0BWP12T
# Loading tsmc40.ND4D0BWP12T
# Loading tsmc40.NR3D0BWP12T
# Loading tsmc40.AOI211D0BWP12T
# Loading tsmc40.AO222D0BWP12T
# Loading tsmc40.OAI32D0BWP12T
# Loading tsmc40.AOI31D0BWP12T
# Loading tsmc40.OAI211D0BWP12T
# Loading tsmc40.IOA21D0BWP12T
# Loading tsmc40.INR3D0BWP12T
# Loading tsmc40.AOI21D0BWP12T
# Loading tsmc40.AOI32D0BWP12T
# Loading tsmc40.OAI22D0BWP12T
# Loading tsmc40.IND2D0BWP12T
# Loading tsmc40.INR2D0BWP12T
# Loading tsmc40.TPNR2D1BWP12T
# Loading tsmc40.CKND2D1BWP12T
# Loading tsmc40.IND2XD1BWP12T
# Loading tsmc40.TPAOI22D0BWP12T
# Loading tsmc40.TPND2D0BWP12T
# Loading tsmc40.OAI221D0BWP12T
# Loading tsmc40.ND4D1BWP12T
# Loading tsmc40.ND3D0BWP12T
# Loading tsmc40.OR4XD1BWP12T
# Loading tsmc40.OA21XD1BWP12T
# Loading tsmc40.INVD0BWP12T
# Loading tsmc40.AO31D1BWP12T
# Loading tsmc40.IND3D1BWP12T
# Loading tsmc40.TPAOI31D0BWP12T
# Loading tsmc40.NR2XD0BWP12T
# Loading tsmc40.INR2XD0BWP12T
# Loading tsmc40.AO31D0BWP12T
# Loading tsmc40.TPAOI21D0BWP12T
# Loading tsmc40.TPND3D0BWP12T
# Loading tsmc40.NR3XD0BWP12T
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/gl_sim/tsmc40.AN2D0BWP12T
# Loading tsmc40.AN2D0BWP12T
# Loading tsmc40.AN2XD1BWP12T
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/gl_sim/tsmc40.CKAN2D1BWP12T
# Loading tsmc40.CKAN2D1BWP12T
# Loading tsmc40.OR2XD1BWP12T
# Loading tsmc40.AO222D1BWP12T
# Loading tsmc40.TPNR2D0BWP12T
# Loading tsmc40.AOI211XD0BWP12T
# Loading tsmc40.OAI211D1BWP12T
# Loading tsmc40.AOI32D1BWP12T
# Loading tsmc40.AOI221D1BWP12T
# Loading tsmc40.OA211D1BWP12T
# Loading tsmc40.MAOI222D1BWP12T
# Loading tsmc40.TPOAI21D0BWP12T
# Loading tsmc40.OA211D0BWP12T
# Loading tsmc40.TPOAI22D0BWP12T
# Loading tsmc40.AN4XD1BWP12T
# Loading tsmc40.TPNR3D0BWP12T
# Loading tsmc40.RCAOI211D0BWP12T
# Loading tsmc40.OR3D1BWP12T
# Loading tsmc40.OAI32D1BWP12T
# Loading tsmc40.AO211D1BWP12T
# Loading tsmc40.NR4D0BWP12T
# Loading tsmc40.ND2XD0BWP12T
# Loading tsmc40.AOI221D0BWP12T
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/gl_sim/tsmc40.OA21D0BWP12T
# Loading tsmc40.OA21D0BWP12T
# Loading tsmc40.AO22XD1BWP12T
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/gl_sim/work.memory
# Loading work.memory
# SDF 10.3d Compiler 2014.10 Oct  6 2014
# Loading instances from ../../../designs/cpu_timing.sdf
# Loading tsmc40.tsmc_dff
# Loading tsmc40.tsmc_xbuf
# Loading tsmc40.tsmc_dla
# Loading timing data from ../../../designs/cpu_timing.sdf
# ** Warning: (vsim-8756) /cad/synopsys/libs/TSMC_40nm/digital/Front_End/verilog/tcbn45gsbwp12t_200a/tcbn45gsbwp12t.v(17454): Instance 'tb_cpu.cpu_i.u_reg_rd_wr_or_1_alu_in2_sel_reg' - Negative timing check limits detected in simulation with cells modeled without delayed copies of data or reference signals.
#         Region: /tb_cpu
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /tb_cpu File: ../../testbench/tb_cpu.sv
vlog -work work ../../../designs/cpu_gl.v ../../testbench/tb_cpu.sv
# Model Technology ModelSim SE-64 vlog 10.3d Compiler 2014.10 Oct  6 2014
# Start time: 20:18:15 on Aug 13,2017
# vlog -reportprogress 300 -work work ../../../designs/cpu_gl.v ../../testbench/tb_cpu.sv 
# -- Compiling module cpu
# -- Compiling module memory
# -- Compiling module tb_cpu
# 
# Top level modules:
# 	tb_cpu
# End time: 20:18:15 on Aug 13,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -L tsmc40 -sdftyp /cpu_i=../../../designs/cpu_timing.sdf -novopt work.tb_cpu
# vsim 
# Start time: 20:18:18 on Aug 13,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/gl_sim/work.tb_cpu
# Loading sv_std.std
# Loading work.tb_cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/gl_sim/work.cpu
# Loading work.cpu
# Loading tsmc40.DFQD1BWP12T
# Loading tsmc40.LHQD1BWP12T
# Loading tsmc40.TIELBWP12T
# Loading tsmc40.TIEHBWP12T
# Loading tsmc40.INVD1BWP12T
# Loading tsmc40.INR2D1BWP12T
# Loading tsmc40.NR2D1BWP12T
# Loading tsmc40.AOI21D1BWP12T
# Loading tsmc40.FA1D0BWP12T
# Loading tsmc40.OAI22D1BWP12T
# Loading tsmc40.MOAI22D0BWP12T
# Loading tsmc40.NR3D1BWP12T
# Loading tsmc40.OAI21D1BWP12T
# Loading tsmc40.ND2D1BWP12T
# Loading tsmc40.AO22D1BWP12T
# Loading tsmc40.HA1D0BWP12T
# Loading tsmc40.IOA21D1BWP12T
# Loading tsmc40.AOI22D1BWP12T
# Loading tsmc40.IND4D1BWP12T
# Loading tsmc40.AOI31D1BWP12T
# Loading tsmc40.AO21D1BWP12T
# Loading tsmc40.ND3D1BWP12T
# Loading tsmc40.MAOI22D0BWP12T
# Loading tsmc40.OAI31D1BWP12T
# Loading tsmc40.AOI211D1BWP12T
# Loading tsmc40.AOI222D1BWP12T
# Loading tsmc40.IND2D1BWP12T
# Loading tsmc40.OA21D1BWP12T
# Loading tsmc40.NR2D0BWP12T
# Loading tsmc40.CKND2D0BWP12T
# Loading tsmc40.MAOI222D0BWP12T
# Loading tsmc40.CKND0BWP12T
# Loading tsmc40.AN3D0BWP12T
# Loading tsmc40.AOI22D0BWP12T
# Loading tsmc40.OAI21D0BWP12T
# Loading tsmc40.OA31D0BWP12T
# Loading tsmc40.OR3D0BWP12T
# Loading tsmc40.IAO21D0BWP12T
# Loading tsmc40.ND4D0BWP12T
# Loading tsmc40.NR3D0BWP12T
# Loading tsmc40.AOI211D0BWP12T
# Loading tsmc40.AO222D0BWP12T
# Loading tsmc40.OAI32D0BWP12T
# Loading tsmc40.AOI31D0BWP12T
# Loading tsmc40.OAI211D0BWP12T
# Loading tsmc40.IOA21D0BWP12T
# Loading tsmc40.INR3D0BWP12T
# Loading tsmc40.AOI21D0BWP12T
# Loading tsmc40.AOI32D0BWP12T
# Loading tsmc40.OAI22D0BWP12T
# Loading tsmc40.IND2D0BWP12T
# Loading tsmc40.INR2D0BWP12T
# Loading tsmc40.TPNR2D1BWP12T
# Loading tsmc40.CKND2D1BWP12T
# Loading tsmc40.IND2XD1BWP12T
# Loading tsmc40.TPAOI22D0BWP12T
# Loading tsmc40.TPND2D0BWP12T
# Loading tsmc40.OAI221D0BWP12T
# Loading tsmc40.ND4D1BWP12T
# Loading tsmc40.ND3D0BWP12T
# Loading tsmc40.OR4XD1BWP12T
# Loading tsmc40.OA21XD1BWP12T
# Loading tsmc40.INVD0BWP12T
# Loading tsmc40.AO31D1BWP12T
# Loading tsmc40.IND3D1BWP12T
# Loading tsmc40.TPAOI31D0BWP12T
# Loading tsmc40.NR2XD0BWP12T
# Loading tsmc40.INR2XD0BWP12T
# Loading tsmc40.AO31D0BWP12T
# Loading tsmc40.TPAOI21D0BWP12T
# Loading tsmc40.TPND3D0BWP12T
# Loading tsmc40.NR3XD0BWP12T
# Loading tsmc40.AN2D0BWP12T
# Loading tsmc40.AN2XD1BWP12T
# Loading tsmc40.CKAN2D1BWP12T
# Loading tsmc40.OR2XD1BWP12T
# Loading tsmc40.AO222D1BWP12T
# Loading tsmc40.TPNR2D0BWP12T
# Loading tsmc40.AOI211XD0BWP12T
# Loading tsmc40.OAI211D1BWP12T
# Loading tsmc40.AOI32D1BWP12T
# Loading tsmc40.AOI221D1BWP12T
# Loading tsmc40.OA211D1BWP12T
# Loading tsmc40.MAOI222D1BWP12T
# Loading tsmc40.TPOAI21D0BWP12T
# Loading tsmc40.OA211D0BWP12T
# Loading tsmc40.TPOAI22D0BWP12T
# Loading tsmc40.AN4XD1BWP12T
# Loading tsmc40.TPNR3D0BWP12T
# Loading tsmc40.RCAOI211D0BWP12T
# Loading tsmc40.OR3D1BWP12T
# Loading tsmc40.OAI32D1BWP12T
# Loading tsmc40.AO211D1BWP12T
# Loading tsmc40.NR4D0BWP12T
# Loading tsmc40.ND2XD0BWP12T
# Loading tsmc40.AOI221D0BWP12T
# Loading tsmc40.OA21D0BWP12T
# Loading tsmc40.AO22XD1BWP12T
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/gl_sim/work.memory
# Loading work.memory
# Loading instances from ../../../designs/cpu_timing.sdf
# Loading tsmc40.tsmc_dff
# Loading tsmc40.tsmc_xbuf
# Loading tsmc40.tsmc_dla
# Loading timing data from ../../../designs/cpu_timing.sdf
# ** Warning: (vsim-8756) /cad/synopsys/libs/TSMC_40nm/digital/Front_End/verilog/tcbn45gsbwp12t_200a/tcbn45gsbwp12t.v(17454): Instance 'tb_cpu.cpu_i.u_reg_rd_wr_or_1_alu_in2_sel_reg' - Negative timing check limits detected in simulation with cells modeled without delayed copies of data or reference signals.
#         Region: /tb_cpu
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /tb_cpu File: ../../testbench/tb_cpu.sv
add wave -position insertpoint  \
sim:/tb_cpu/memory_i/ram
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of tb_cpu.sv was successful.
# Compile of cpu_gl.v was successful.
# 2 compiles, 0 failed with no errors.
vlog -work work ../../../designs/cpu_gl.v ../../testbench/tb_cpu.sv
# Model Technology ModelSim SE-64 vlog 10.3d Compiler 2014.10 Oct  6 2014
# Start time: 20:40:09 on Aug 13,2017
# vlog -reportprogress 300 -work work ../../../designs/cpu_gl.v ../../testbench/tb_cpu.sv 
# -- Compiling module cpu
# -- Compiling module memory
# -- Compiling module tb_cpu
# 
# Top level modules:
# 	tb_cpu
# End time: 20:40:09 on Aug 13,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -L tsmc40 -sdftyp /cpu_i=../../../designs/cpu_timing.sdf -novopt work.tb_cpu
# vsim 
# Start time: 20:40:16 on Aug 13,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/gl_sim/work.tb_cpu
# Loading sv_std.std
# Loading work.tb_cpu
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/gl_sim/work.cpu
# Loading work.cpu
# Loading tsmc40.DFQD1BWP12T
# Loading tsmc40.LHQD1BWP12T
# Loading tsmc40.TIELBWP12T
# Loading tsmc40.TIEHBWP12T
# Loading tsmc40.INVD1BWP12T
# Loading tsmc40.IOA21D1BWP12T
# Loading tsmc40.NR2D1BWP12T
# Loading tsmc40.OAI21D1BWP12T
# Loading tsmc40.FA1D0BWP12T
# Loading tsmc40.AOI22D1BWP12T
# Loading tsmc40.AOI222D1BWP12T
# Loading tsmc40.MAOI22D0BWP12T
# Loading tsmc40.MOAI22D0BWP12T
# Loading tsmc40.NR3D1BWP12T
# Loading tsmc40.ND2D1BWP12T
# Loading tsmc40.OAI22D1BWP12T
# Loading tsmc40.INR2D1BWP12T
# Loading tsmc40.ND3D1BWP12T
# Loading tsmc40.AOI31D1BWP12T
# Loading tsmc40.AOI21D1BWP12T
# Loading tsmc40.OAI31D1BWP12T
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/gl_sim/tsmc40.AN2D1BWP12T
# Loading tsmc40.AN2D1BWP12T
# Loading tsmc40.IND3D1BWP12T
# Loading tsmc40.HA1D0BWP12T
# Loading tsmc40.OR2XD1BWP12T
# Loading tsmc40.AO22D1BWP12T
# Loading tsmc40.OA21D1BWP12T
# Loading tsmc40.NR2D0BWP12T
# Loading tsmc40.CKND2D0BWP12T
# Loading tsmc40.CKND0BWP12T
# Loading tsmc40.MAOI222D0BWP12T
# Loading tsmc40.OAI22D0BWP12T
# Loading tsmc40.INR2D0BWP12T
# Loading tsmc40.AOI32D0BWP12T
# Loading tsmc40.AOI221D0BWP12T
# Loading tsmc40.OAI211D0BWP12T
# Loading tsmc40.OAI21D0BWP12T
# Loading tsmc40.OA31D0BWP12T
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/gl_sim/tsmc40.IND4D0BWP12T
# Loading tsmc40.IND4D0BWP12T
# Loading tsmc40.ND4D0BWP12T
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/gl_sim/tsmc40.OAI31D0BWP12T
# Loading tsmc40.OAI31D0BWP12T
# Loading tsmc40.IAO21D0BWP12T
# Loading tsmc40.INR3D0BWP12T
# Loading tsmc40.AOI22D0BWP12T
# Loading tsmc40.NR3D0BWP12T
# Loading tsmc40.AOI211D0BWP12T
# Loading tsmc40.AO222D0BWP12T
# Loading tsmc40.AO22D0BWP12T
# Loading tsmc40.AOI21D0BWP12T
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/gl_sim/tsmc40.OAI33D0BWP12T
# Loading tsmc40.OAI33D0BWP12T
# Loading tsmc40.IND2D0BWP12T
# Loading tsmc40.CKND2D1BWP12T
# Loading tsmc40.TPNR2D0BWP12T
# Loading tsmc40.TPAOI22D0BWP12T
# Loading tsmc40.IND2XD1BWP12T
# Loading tsmc40.OAI221D0BWP12T
# Loading tsmc40.ND4D1BWP12T
# Loading tsmc40.TPND2D0BWP12T
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/gl_sim/tsmc40.INR3XD0BWP12T
# Loading tsmc40.INR3XD0BWP12T
# Loading tsmc40.AN2XD1BWP12T
# Loading tsmc40.ND3D0BWP12T
# Loading tsmc40.IND2D1BWP12T
# Loading tsmc40.OR4XD1BWP12T
# Loading tsmc40.AOI211D1BWP12T
# Loading tsmc40.NR4D0BWP12T
# Loading tsmc40.NR3XD0BWP12T
# Loading tsmc40.MAOI222D1BWP12T
# Loading tsmc40.INVD0BWP12T
# Loading tsmc40.OA21XD1BWP12T
# Loading tsmc40.AO22XD1BWP12T
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/gl_sim/tsmc40.AO31XD0BWP12T
# Loading tsmc40.AO31XD0BWP12T
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/gl_sim/tsmc40.ND3XD0BWP12T
# Loading tsmc40.ND3XD0BWP12T
# Loading tsmc40.AO21D1BWP12T
# Loading tsmc40.NR2XD0BWP12T
# Loading tsmc40.INR2XD0BWP12T
# Loading tsmc40.OAI32D0BWP12T
# Loading tsmc40.TPND3D0BWP12T
# Loading tsmc40.IOA21D0BWP12T
# Loading tsmc40.OAI211D1BWP12T
# Loading tsmc40.AO222D1BWP12T
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/gl_sim/tsmc40.OR2D0BWP12T
# Loading tsmc40.OR2D0BWP12T
# Loading tsmc40.OAI32D1BWP12T
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/gl_sim/tsmc40.TPOAI31D0BWP12T
# Loading tsmc40.TPOAI31D0BWP12T
# Loading tsmc40.RCAOI211D0BWP12T
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/gl_sim/tsmc40.OAI221D1BWP12T
# Loading tsmc40.OAI221D1BWP12T
# Loading tsmc40.AO211D1BWP12T
# Loading tsmc40.AN4XD1BWP12T
# Loading tsmc40.CKAN2D1BWP12T
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/gl_sim/tsmc40.OAI222D1BWP12T
# Loading tsmc40.OAI222D1BWP12T
# Loading tsmc40.AOI32D1BWP12T
# Loading tsmc40.AOI211XD0BWP12T
# Refreshing /home/vhdlp19/ASHAN/hdl_repo/sources/sim/gl_sim/work.memory
# Loading work.memory
# SDF 10.3d Compiler 2014.10 Oct  6 2014
# Loading instances from ../../../designs/cpu_timing.sdf
# Loading tsmc40.tsmc_dff
# Loading tsmc40.tsmc_xbuf
# Loading tsmc40.tsmc_dla
# Loading timing data from ../../../designs/cpu_timing.sdf
# ** Warning: (vsim-8756) /cad/synopsys/libs/TSMC_40nm/digital/Front_End/verilog/tcbn45gsbwp12t_200a/tcbn45gsbwp12t.v(17454): Instance 'tb_cpu.cpu_i.u_reg_rd_wr_or_1_alu_in2_sel_reg' - Negative timing check limits detected in simulation with cells modeled without delayed copies of data or reference signals.
#         Region: /tb_cpu
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /tb_cpu File: ../../testbench/tb_cpu.sv
vsim -L tsmc40 -sdftyp /cpu_i=../../../designs/cpu_timing.sdf -novopt work.tb_cpu
# vsim 
# Start time: 20:40:25 on Aug 13,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.tb_cpu
# Loading work.cpu
# Loading tsmc40.DFQD1BWP12T
# Loading tsmc40.LHQD1BWP12T
# Loading tsmc40.TIELBWP12T
# Loading tsmc40.TIEHBWP12T
# Loading tsmc40.INVD1BWP12T
# Loading tsmc40.IOA21D1BWP12T
# Loading tsmc40.NR2D1BWP12T
# Loading tsmc40.OAI21D1BWP12T
# Loading tsmc40.FA1D0BWP12T
# Loading tsmc40.AOI22D1BWP12T
# Loading tsmc40.AOI222D1BWP12T
# Loading tsmc40.MAOI22D0BWP12T
# Loading tsmc40.MOAI22D0BWP12T
# Loading tsmc40.NR3D1BWP12T
# Loading tsmc40.ND2D1BWP12T
# Loading tsmc40.OAI22D1BWP12T
# Loading tsmc40.INR2D1BWP12T
# Loading tsmc40.ND3D1BWP12T
# Loading tsmc40.AOI31D1BWP12T
# Loading tsmc40.AOI21D1BWP12T
# Loading tsmc40.OAI31D1BWP12T
# Loading tsmc40.AN2D1BWP12T
# Loading tsmc40.IND3D1BWP12T
# Loading tsmc40.HA1D0BWP12T
# Loading tsmc40.OR2XD1BWP12T
# Loading tsmc40.AO22D1BWP12T
# Loading tsmc40.OA21D1BWP12T
# Loading tsmc40.NR2D0BWP12T
# Loading tsmc40.CKND2D0BWP12T
# Loading tsmc40.CKND0BWP12T
# Loading tsmc40.MAOI222D0BWP12T
# Loading tsmc40.OAI22D0BWP12T
# Loading tsmc40.INR2D0BWP12T
# Loading tsmc40.AOI32D0BWP12T
# Loading tsmc40.AOI221D0BWP12T
# Loading tsmc40.OAI211D0BWP12T
# Loading tsmc40.OAI21D0BWP12T
# Loading tsmc40.OA31D0BWP12T
# Loading tsmc40.IND4D0BWP12T
# Loading tsmc40.ND4D0BWP12T
# Loading tsmc40.OAI31D0BWP12T
# Loading tsmc40.IAO21D0BWP12T
# Loading tsmc40.INR3D0BWP12T
# Loading tsmc40.AOI22D0BWP12T
# Loading tsmc40.NR3D0BWP12T
# Loading tsmc40.AOI211D0BWP12T
# Loading tsmc40.AO222D0BWP12T
# Loading tsmc40.AO22D0BWP12T
# Loading tsmc40.AOI21D0BWP12T
# Loading tsmc40.OAI33D0BWP12T
# Loading tsmc40.IND2D0BWP12T
# Loading tsmc40.CKND2D1BWP12T
# Loading tsmc40.TPNR2D0BWP12T
# Loading tsmc40.TPAOI22D0BWP12T
# Loading tsmc40.IND2XD1BWP12T
# Loading tsmc40.OAI221D0BWP12T
# Loading tsmc40.ND4D1BWP12T
# Loading tsmc40.TPND2D0BWP12T
# Loading tsmc40.INR3XD0BWP12T
# Loading tsmc40.AN2XD1BWP12T
# Loading tsmc40.ND3D0BWP12T
# Loading tsmc40.IND2D1BWP12T
# Loading tsmc40.OR4XD1BWP12T
# Loading tsmc40.AOI211D1BWP12T
# Loading tsmc40.NR4D0BWP12T
# Loading tsmc40.NR3XD0BWP12T
# Loading tsmc40.MAOI222D1BWP12T
# Loading tsmc40.INVD0BWP12T
# Loading tsmc40.OA21XD1BWP12T
# Loading tsmc40.AO22XD1BWP12T
# Loading tsmc40.AO31XD0BWP12T
# Loading tsmc40.ND3XD0BWP12T
# Loading tsmc40.AO21D1BWP12T
# Loading tsmc40.NR2XD0BWP12T
# Loading tsmc40.INR2XD0BWP12T
# Loading tsmc40.OAI32D0BWP12T
# Loading tsmc40.TPND3D0BWP12T
# Loading tsmc40.IOA21D0BWP12T
# Loading tsmc40.OAI211D1BWP12T
# Loading tsmc40.AO222D1BWP12T
# Loading tsmc40.OR2D0BWP12T
# Loading tsmc40.OAI32D1BWP12T
# Loading tsmc40.TPOAI31D0BWP12T
# Loading tsmc40.RCAOI211D0BWP12T
# Loading tsmc40.OAI221D1BWP12T
# Loading tsmc40.AO211D1BWP12T
# Loading tsmc40.AN4XD1BWP12T
# Loading tsmc40.CKAN2D1BWP12T
# Loading tsmc40.OAI222D1BWP12T
# Loading tsmc40.AOI32D1BWP12T
# Loading tsmc40.AOI211XD0BWP12T
# Loading work.memory
# Loading instances from ../../../designs/cpu_timing.sdf
# Loading tsmc40.tsmc_dff
# Loading tsmc40.tsmc_xbuf
# Loading tsmc40.tsmc_dla
# Loading timing data from ../../../designs/cpu_timing.sdf
# ** Warning: (vsim-8756) /cad/synopsys/libs/TSMC_40nm/digital/Front_End/verilog/tcbn45gsbwp12t_200a/tcbn45gsbwp12t.v(17454): Instance 'tb_cpu.cpu_i.u_reg_rd_wr_or_1_alu_in2_sel_reg' - Negative timing check limits detected in simulation with cells modeled without delayed copies of data or reference signals.
#         Region: /tb_cpu
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /tb_cpu File: ../../testbench/tb_cpu.sv
add wave -position insertpoint  \
sim:/tb_cpu/memory_i/ram
add wave -position insertpoint  \
sim:/tb_cpu/cpu_i/data_mem2cpu \
sim:/tb_cpu/cpu_i/data_cpu2mem \
sim:/tb_cpu/cpu_i/addr_cpu2mem \
sim:/tb_cpu/cpu_i/clk \
sim:/tb_cpu/cpu_i/rst \
sim:/tb_cpu/cpu_i/mem_en \
sim:/tb_cpu/cpu_i/mem_rd_en \
sim:/tb_cpu/cpu_i/mem_wr_en
run
run
run
run
run
# End time: 20:42:24 on Aug 13,2017, Elapsed time: 0:01:59
# Errors: 0, Warnings: 2
