WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500045 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 17 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5000045 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 35 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6250046 cumulative IPC: 4 (Simulation time: 00 hr 00 min 44 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6250046 cumulative IPC: 4 (Simulation time: 00 hr 00 min 44 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 8049423 heartbeat IPC: 3.279 cumulative IPC: 2.779 (Simulation time: 00 hr 00 min 56 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 11476283 heartbeat IPC: 2.918 cumulative IPC: 2.87 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 14928773 heartbeat IPC: 2.896 cumulative IPC: 2.881 (Simulation time: 00 hr 01 min 42 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 18417205 heartbeat IPC: 2.867 cumulative IPC: 2.877 (Simulation time: 00 hr 02 min 05 sec)
Heartbeat CPU 0 instructions: 70000002 cycles: 21907826 heartbeat IPC: 2.865 cumulative IPC: 2.874 (Simulation time: 00 hr 02 min 28 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 25351885 heartbeat IPC: 2.904 cumulative IPC: 2.879 (Simulation time: 00 hr 02 min 51 sec)
Heartbeat CPU 0 instructions: 90000001 cycles: 28712477 heartbeat IPC: 2.976 cumulative IPC: 2.894 (Simulation time: 00 hr 03 min 14 sec)
Heartbeat CPU 0 instructions: 100000004 cycles: 32258965 heartbeat IPC: 2.82 cumulative IPC: 2.884 (Simulation time: 00 hr 03 min 37 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_309.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000003 cycles: 35643187 heartbeat IPC: 2.955 cumulative IPC: 2.892 (Simulation time: 00 hr 03 min 59 sec)
Heartbeat CPU 0 instructions: 120000003 cycles: 39023484 heartbeat IPC: 2.958 cumulative IPC: 2.899 (Simulation time: 00 hr 04 min 22 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 34468745 cumulative IPC: 2.901 (Simulation time: 00 hr 04 min 34 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 34468745 cumulative IPC: 2.901 (Simulation time: 00 hr 04 min 34 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_309.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.901 instructions: 100000001 cycles: 34468745
CPU 0 Branch Prediction Accuracy: 89.58% MPKI: 6.355 Average ROB Occupancy at Mispredict: 55.58
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00103
BRANCH_INDIRECT: 1.13
BRANCH_CONDITIONAL: 4.85
BRANCH_DIRECT_CALL: 0.00055
BRANCH_INDIRECT_CALL: 0.37
BRANCH_RETURN: 0.00028

LLC TOTAL        ACCESS:      39905 HIT:      24389 MISS:      15516
LLC LOAD         ACCESS:      30269 HIT:      18324 MISS:      11945
LLC RFO          ACCESS:       4282 HIT:        839 MISS:       3443
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       5105 HIT:       5096 MISS:          9
LLC TRANSLATION  ACCESS:        249 HIT:        130 MISS:        119
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 191.8 cycles
cpu0_DTLB TOTAL        ACCESS:   16790565 HIT:   16529828 MISS:     260737
cpu0_DTLB LOAD         ACCESS:   16790565 HIT:   16529828 MISS:     260737
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 1.198 cycles
cpu0_ITLB TOTAL        ACCESS:    1485452 HIT:    1474246 MISS:      11206
cpu0_ITLB LOAD         ACCESS:    1485452 HIT:    1474246 MISS:      11206
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 1.569 cycles
cpu0_L1D TOTAL        ACCESS:   20711774 HIT:   20351642 MISS:     360132
cpu0_L1D LOAD         ACCESS:   15161035 HIT:   14867251 MISS:     293784
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    5550398 HIT:    5484345 MISS:      66053
cpu0_L1D TRANSLATION  ACCESS:        341 HIT:         46 MISS:        295
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.43 cycles
cpu0_L1I TOTAL        ACCESS:    1704145 HIT:    1397836 MISS:     306309
cpu0_L1I LOAD         ACCESS:    1704145 HIT:    1397836 MISS:     306309
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 5.503 cycles
cpu0_L2C TOTAL        ACCESS:     309271 HIT:     274368 MISS:      34903
cpu0_L2C LOAD         ACCESS:     266015 HIT:     235746 MISS:      30269
cpu0_L2C RFO          ACCESS:      19560 HIT:      15278 MISS:       4282
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      23408 HIT:      23305 MISS:        103
cpu0_L2C TRANSLATION  ACCESS:        288 HIT:         39 MISS:        249
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 105.6 cycles
cpu0_STLB TOTAL        ACCESS:      81819 HIT:      81495 MISS:        324
cpu0_STLB LOAD         ACCESS:      81819 HIT:      81495 MISS:        324
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 325.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5646
  ROW_BUFFER_MISS:       9861
 AVG DBUS CONGESTED CYCLE: 3.895
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:         23
  FULL:         85
