Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Dec 20 17:16:31 2019
| Host         : DESKTOP-0SRL36N running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_control_sets_placed.rpt
| Design       : vga
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            8 |
| No           | No                    | Yes                    |              36 |           17 |
| No           | Yes                   | No                     |              22 |           17 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------+---------------+---------------------+------------------+----------------+
|            Clock Signal           | Enable Signal |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+-----------------------------------+---------------+---------------------+------------------+----------------+
|  seg/clkout                       |               | seg/cnt[31]_i_2_n_0 |                1 |              3 |
|  syn/v_front_porch_reg[5]_i_2_n_0 |               |                     |                1 |              4 |
|  mclk_BUFG                        |               |                     |                7 |              9 |
|  mclk_BUFG                        |               | syn/SR[0]           |                5 |             10 |
|  mclk_BUFG                        | syn/vsenable  | syn/vc[9]_i_1_n_0   |                5 |             10 |
|  mclk_BUFG                        |               | rgb/r[3]_i_1_n_0    |               12 |             12 |
|  clk_IBUF_BUFG                    |               | seg/cnt[31]_i_2_n_0 |               16 |             33 |
+-----------------------------------+---------------+---------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 4      |                     1 |
| 9      |                     1 |
| 10     |                     2 |
| 12     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


