ENTITY contpar IS
    PORT (
	p : in std_logic_vector (3 downto 0) ; 
	clk : in std_logic  ; 
	enp : in std_logic  ; 
	reset : in std_logic  ; 
	load : in std_logic  ; 
	q : inout std_logic_vector (3 downto 0)
    ) ;
END contpar ;
