<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1528466151">
  <File Type="OPT-DCP" Name="mipsfpga_test2_wrapper_opt.dcp"/>
  <File Type="RUN-CONSTRS" Name="$PDATADIR/runs/impl_1/constrs_in.xml"/>
  <File Type="RUN-SRCS" Name="$PDATADIR/runs/impl_1/sources.xml"/>
  <File Type="PWROPT-DCP" Name="mipsfpga_test2_wrapper_pwropt.dcp"/>
  <File Type="ROUTE-DCP" Name="mipsfpga_test2_wrapper_routed.dcp"/>
  <File Type="PA-TCL" Name="mipsfpga_test2_wrapper.tcl"/>
  <File Type="RUN-STRAT" Name="$PDATADIR/runs/impl_1/impl_1.psg"/>
  <File Type="OPT-DRC" Name="mipsfpga_test2_wrapper_drc_opted.rpt"/>
  <File Type="PWROPT-DRC" Name="mipsfpga_test2_wrapper_drc_pwropted.rpt"/>
  <File Type="OPT-HWDEF" Name="mipsfpga_test2_wrapper.hwdef"/>
  <File Type="PLACE-DCP" Name="mipsfpga_test2_wrapper_placed.dcp"/>
  <File Type="PLACE-IO" Name="mipsfpga_test2_wrapper_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="mipsfpga_test2_wrapper_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="mipsfpga_test2_wrapper_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="mipsfpga_test2_wrapper_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="mipsfpga_test2_wrapper_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="mipsfpga_test2_wrapper_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="mipsfpga_test2_wrapper_incremental_reuse_pre_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="mipsfpga_test2_wrapper_postplace_pwropt.dcp"/>
  <File Type="PHYSOPT-DCP" Name="mipsfpga_test2_wrapper_physopt.dcp"/>
  <File Type="RDI-RDI" Name="mipsfpga_test2_wrapper.vdi"/>
  <File Type="PHYSOPT-DRC" Name="mipsfpga_test2_wrapper_drc_physopted.rpt"/>
  <File Type="ROUTE-DRC" Name="mipsfpga_test2_wrapper_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="mipsfpga_test2_wrapper_drc_routed.pb"/>
  <File Type="ROUTE-PWR" Name="mipsfpga_test2_wrapper_power_routed.rpt"/>
  <File Type="ROUTE-PWR-SUM" Name="mipsfpga_test2_wrapper_power_summary_routed.pb"/>
  <File Type="ROUTE-STATUS" Name="mipsfpga_test2_wrapper_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="mipsfpga_test2_wrapper_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="mipsfpga_test2_wrapper_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="mipsfpga_test2_wrapper_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="mipsfpga_test2_wrapper_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="mipsfpga_test2_wrapper_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="mipsfpga_test2_wrapper_clock_utilization_routed.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="mipsfpga_test2_wrapper_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="mipsfpga_test2_wrapper_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="mipsfpga_test2_wrapper_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="mipsfpga_test2_wrapper_timing_summary_postroute_physopted.rpx"/>
  <File Type="BG-BIT" Name="mipsfpga_test2_wrapper.bit"/>
  <File Type="BG-BIN" Name="mipsfpga_test2_wrapper.bin"/>
  <File Type="BITSTR-MSK" Name="mipsfpga_test2_wrapper.msk"/>
  <File Type="BITSTR-RBT" Name="mipsfpga_test2_wrapper.rbt"/>
  <File Type="BITSTR-NKY" Name="mipsfpga_test2_wrapper.nky"/>
  <File Type="BITSTR-BMM" Name="mipsfpga_test2_wrapper_bd.bmm"/>
  <File Type="BITSTR-MMI" Name="mipsfpga_test2_wrapper.mmi"/>
  <File Type="BITSTR-SYSDEF" Name="mipsfpga_test2_wrapper.sysdef"/>
  <File Type="BG-BGN" Name="mipsfpga_test2_wrapper.bgn"/>
  <File Type="BG-DRC" Name="mipsfpga_test2_wrapper.drc"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/mipsfpga_test2/mipsfpga_test2.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/mipsfpga_test2/hdl/mipsfpga_test2_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/ram_init.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../MIPSfpga_uart_irq/LED_Soc.srcs/sources_1/new/ram_init.coe"/>
        <Attr Name="ImportTime" Val="1445906906"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../ram_init.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Users/project_1/project_1.srcs/sources_1/new/ram_init.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../project_1/project_1.srcs/sources_1/new/ram_init.coe"/>
        <Attr Name="ImportTime" Val="1467880945"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/mipsfpga_test2/ip/mipsfpga_test2_mig_7series_0_0/mig_a.prj">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/ram_init.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/mipsfpga_test2/ip/mipsfpga_test2_mig_7series_0_0/mig_b.prj">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="mipsfpga_test2_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/git/Nexys4DDR_Master.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../MIPSfpga_uart_irq/LED_Soc.srcs/constrs_1/imports/git/Nexys4DDR_Master.xdc"/>
        <Attr Name="ImportTime" Val="1462925768"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_axi_bram_ctrl_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_auto_ds_4"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_axi_gpio_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_MIPS_MicroAptiv_UP_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_ahblite_axi_bridge_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_util_ds_buf_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_util_vector_logic_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_xlconstant_0_3"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_axi_uart16550_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_blk_mem_gen_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_auto_cc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_xlconcat_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_xlconstant_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_xlconstant_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_xlconstant_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_clk_wiz_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_util_vector_logic_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_mig_7series_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_util_vector_logic_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_auto_ds_1"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_PWM_w_Int_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_auto_pc_3"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_axi_tft_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_auto_ds_0"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_auto_pc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_auto_ds_2"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_auto_pc_1"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_auto_ds_3"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_auto_pc_2"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_auto_us_0"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_auto_us_1"/>
</GenRun>
