// Seed: 3615212586
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  tri id_7;
  and (id_1, id_3, id_2, id_6, id_7);
  module_0(
      id_4, id_6, id_7, id_2, id_6, id_1
  );
  wire id_8;
  initial begin
    id_3 <= 'b0;
  end
  assign id_7 = 1'b0;
endmodule
