{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732243538034 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732243538034 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 21 23:45:37 2024 " "Processing started: Thu Nov 21 23:45:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732243538034 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732243538034 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off signals_and_variables -c cont_4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off signals_and_variables -c cont_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732243538034 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1732243538286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_while.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont_while.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_while-X " "Found design unit 1: cont_while-X" {  } { { "cont_while.vhd" "" { Text "C:/Users/Gabriel Willig/Documents/UTFPR/8PERIODO/reconfigurable_logic_projects/3-signals_and_variables/cont_while.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732243538606 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_while " "Found entity 1: cont_while" {  } { { "cont_while.vhd" "" { Text "C:/Users/Gabriel Willig/Documents/UTFPR/8PERIODO/reconfigurable_logic_projects/3-signals_and_variables/cont_while.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732243538606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732243538606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_if_then.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont_if_then.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_if_then-X " "Found design unit 1: cont_if_then-X" {  } { { "cont_if_then.vhd" "" { Text "C:/Users/Gabriel Willig/Documents/UTFPR/8PERIODO/reconfigurable_logic_projects/3-signals_and_variables/cont_if_then.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732243538608 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_if_then " "Found entity 1: cont_if_then" {  } { { "cont_if_then.vhd" "" { Text "C:/Users/Gabriel Willig/Documents/UTFPR/8PERIODO/reconfigurable_logic_projects/3-signals_and_variables/cont_if_then.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732243538608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732243538608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_for.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont_for.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_for-X " "Found design unit 1: cont_for-X" {  } { { "cont_for.vhd" "" { Text "C:/Users/Gabriel Willig/Documents/UTFPR/8PERIODO/reconfigurable_logic_projects/3-signals_and_variables/cont_for.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732243538610 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_for " "Found entity 1: cont_for" {  } { { "cont_for.vhd" "" { Text "C:/Users/Gabriel Willig/Documents/UTFPR/8PERIODO/reconfigurable_logic_projects/3-signals_and_variables/cont_for.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732243538610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732243538610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_direct_sum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont_direct_sum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_direct_sum-X " "Found design unit 1: cont_direct_sum-X" {  } { { "cont_direct_sum.vhd" "" { Text "C:/Users/Gabriel Willig/Documents/UTFPR/8PERIODO/reconfigurable_logic_projects/3-signals_and_variables/cont_direct_sum.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732243538612 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_direct_sum " "Found entity 1: cont_direct_sum" {  } { { "cont_direct_sum.vhd" "" { Text "C:/Users/Gabriel Willig/Documents/UTFPR/8PERIODO/reconfigurable_logic_projects/3-signals_and_variables/cont_direct_sum.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732243538612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732243538612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_case_when.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont_case_when.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_case_when-X " "Found design unit 1: cont_case_when-X" {  } { { "cont_case_when.vhd" "" { Text "C:/Users/Gabriel Willig/Documents/UTFPR/8PERIODO/reconfigurable_logic_projects/3-signals_and_variables/cont_case_when.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732243538614 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_case_when " "Found entity 1: cont_case_when" {  } { { "cont_case_when.vhd" "" { Text "C:/Users/Gabriel Willig/Documents/UTFPR/8PERIODO/reconfigurable_logic_projects/3-signals_and_variables/cont_case_when.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732243538614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732243538614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_4_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont_4_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_4_tb-test " "Found design unit 1: cont_4_tb-test" {  } { { "cont_4_tb.vhd" "" { Text "C:/Users/Gabriel Willig/Documents/UTFPR/8PERIODO/reconfigurable_logic_projects/3-signals_and_variables/cont_4_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732243538616 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_4_tb " "Found entity 1: cont_4_tb" {  } { { "cont_4_tb.vhd" "" { Text "C:/Users/Gabriel Willig/Documents/UTFPR/8PERIODO/reconfigurable_logic_projects/3-signals_and_variables/cont_4_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732243538616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732243538616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_4-X " "Found design unit 1: cont_4-X" {  } { { "cont_4.vhd" "" { Text "C:/Users/Gabriel Willig/Documents/UTFPR/8PERIODO/reconfigurable_logic_projects/3-signals_and_variables/cont_4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732243538618 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_4 " "Found entity 1: cont_4" {  } { { "cont_4.vhd" "" { Text "C:/Users/Gabriel Willig/Documents/UTFPR/8PERIODO/reconfigurable_logic_projects/3-signals_and_variables/cont_4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732243538618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732243538618 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cont_4 " "Elaborating entity \"cont_4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1732243538641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_for cont_for:DUT_FOR " "Elaborating entity \"cont_for\" for hierarchy \"cont_for:DUT_FOR\"" {  } { { "cont_4.vhd" "DUT_FOR" { Text "C:/Users/Gabriel Willig/Documents/UTFPR/8PERIODO/reconfigurable_logic_projects/3-signals_and_variables/cont_4.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732243538643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_while cont_while:DUT_WHILE " "Elaborating entity \"cont_while\" for hierarchy \"cont_while:DUT_WHILE\"" {  } { { "cont_4.vhd" "DUT_WHILE" { Text "C:/Users/Gabriel Willig/Documents/UTFPR/8PERIODO/reconfigurable_logic_projects/3-signals_and_variables/cont_4.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732243538647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_case_when cont_case_when:DUT_CASE_WHEN " "Elaborating entity \"cont_case_when\" for hierarchy \"cont_case_when:DUT_CASE_WHEN\"" {  } { { "cont_4.vhd" "DUT_CASE_WHEN" { Text "C:/Users/Gabriel Willig/Documents/UTFPR/8PERIODO/reconfigurable_logic_projects/3-signals_and_variables/cont_4.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732243538650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_if_then cont_if_then:DUT_IF_THEN " "Elaborating entity \"cont_if_then\" for hierarchy \"cont_if_then:DUT_IF_THEN\"" {  } { { "cont_4.vhd" "DUT_IF_THEN" { Text "C:/Users/Gabriel Willig/Documents/UTFPR/8PERIODO/reconfigurable_logic_projects/3-signals_and_variables/cont_4.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732243538652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_direct_sum cont_direct_sum:DUT_DIRECT_SUM " "Elaborating entity \"cont_direct_sum\" for hierarchy \"cont_direct_sum:DUT_DIRECT_SUM\"" {  } { { "cont_4.vhd" "DUT_DIRECT_SUM" { Text "C:/Users/Gabriel Willig/Documents/UTFPR/8PERIODO/reconfigurable_logic_projects/3-signals_and_variables/cont_4.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732243538654 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1732243538990 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732243538990 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1732243539013 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1732243539013 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1732243539013 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1732243539013 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4631 " "Peak virtual memory: 4631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732243539027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 21 23:45:39 2024 " "Processing ended: Thu Nov 21 23:45:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732243539027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732243539027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732243539027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732243539027 ""}
