Analysis & Synthesis report for Project1
Sun Sep  7 19:39:11 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |ALU_Logic_Controller|fsm:inst6|curr_state
 10. User-Specified and Inferred Latches
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for Inferred Entity Instance: ALU:inst2|lpm_divide:Div0
 14. Post-Synthesis Netlist Statistics for Top Partition
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Sep  7 19:39:11 2025           ;
; Quartus Prime Version           ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                   ; Project1                                        ;
; Top-level Entity Name           ; ALU_Logic_Controller                            ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 29                                              ;
; Total pins                      ; 54                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 0                                               ;
; Total DSP Blocks                ; 1                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                               ;
+---------------------------------------------------------------------------------+----------------------+--------------------+
; Option                                                                          ; Setting              ; Default Value      ;
+---------------------------------------------------------------------------------+----------------------+--------------------+
; Device                                                                          ; 5CEBA4F17C6          ;                    ;
; Top-level entity name                                                           ; ALU_Logic_Controller ; Project1           ;
; Family name                                                                     ; Cyclone V            ; Cyclone V          ;
; Use smart compilation                                                           ; Off                  ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                   ; On                 ;
; Enable compact report table                                                     ; Off                  ; Off                ;
; Restructure Multiplexers                                                        ; Auto                 ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                  ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                  ; Off                ;
; Preserve fewer node names                                                       ; On                   ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable               ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001         ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993            ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                 ; Auto               ;
; Safe State Machine                                                              ; Off                  ; Off                ;
; Extract Verilog State Machines                                                  ; On                   ; On                 ;
; Extract VHDL State Machines                                                     ; On                   ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                  ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                 ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                  ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                   ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                   ; On                 ;
; Parallel Synthesis                                                              ; On                   ; On                 ;
; DSP Block Balancing                                                             ; Auto                 ; Auto               ;
; NOT Gate Push-Back                                                              ; On                   ; On                 ;
; Power-Up Don't Care                                                             ; On                   ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                  ; Off                ;
; Remove Duplicate Registers                                                      ; On                   ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                  ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                  ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                  ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                  ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                  ; Off                ;
; Ignore SOFT Buffers                                                             ; On                   ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                  ; Off                ;
; Optimization Technique                                                          ; Balanced             ; Balanced           ;
; Carry Chain Length                                                              ; 70                   ; 70                 ;
; Auto Carry Chains                                                               ; On                   ; On                 ;
; Auto Open-Drain Pins                                                            ; On                   ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                  ; Off                ;
; Auto ROM Replacement                                                            ; On                   ; On                 ;
; Auto RAM Replacement                                                            ; On                   ; On                 ;
; Auto DSP Block Replacement                                                      ; On                   ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                 ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                 ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                   ; On                 ;
; Strict RAM Replacement                                                          ; Off                  ; Off                ;
; Allow Synchronous Control Signals                                               ; On                   ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                  ; Off                ;
; Auto Resource Sharing                                                           ; Off                  ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                  ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                  ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                  ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                   ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                  ; Off                ;
; Timing-Driven Synthesis                                                         ; On                   ; On                 ;
; Report Parameter Settings                                                       ; On                   ; On                 ;
; Report Source Assignments                                                       ; On                   ; On                 ;
; Report Connectivity Checks                                                      ; On                   ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                  ; Off                ;
; Synchronization Register Chain Length                                           ; 3                    ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation   ; Normal compilation ;
; HDL message level                                                               ; Level2               ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                  ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                 ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                 ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                  ; 100                ;
; Clock MUX Protection                                                            ; On                   ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                  ; Off                ;
; Block Design Naming                                                             ; Auto                 ; Auto               ;
; SDC constraint protection                                                       ; Off                  ; Off                ;
; Synthesis Effort                                                                ; Auto                 ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                   ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                  ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium               ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                 ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                   ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                   ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                  ; Off                ;
+---------------------------------------------------------------------------------+----------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-10        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                  ; Library ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------+---------+
; MUX_CODE.vhd                     ; yes             ; User VHDL File                     ; C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/MUX_CODE.vhd               ;         ;
; ALU.vhd                          ; yes             ; User VHDL File                     ; C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/ALU.vhd                    ;         ;
; D_flop.vhd                       ; yes             ; User VHDL File                     ; C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/D_flop.vhd                 ;         ;
; ALU_Logic_Controller.bdf         ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/ALU_Logic_Controller.bdf   ;         ;
; FSM.vhd                          ; yes             ; User VHDL File                     ; C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/FSM.vhd                    ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_divide.tdf         ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                       ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/abs_divider.inc        ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                       ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/sign_div_unsign.inc    ;         ;
; aglobal241.inc                   ; yes             ; Megafunction                       ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/aglobal241.inc         ;         ;
; db/lpm_divide_9am.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/db/lpm_divide_9am.tdf      ;         ;
; db/sign_div_unsign_fkh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/db/sign_div_unsign_fkh.tdf ;         ;
; db/alt_u_div_4te.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/db/alt_u_div_4te.tdf       ;         ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimate of Logic utilization (ALMs needed) ; 79               ;
;                                             ;                  ;
; Combinational ALUT usage for logic          ; 142              ;
;     -- 7 input functions                    ; 1                ;
;     -- 6 input functions                    ; 12               ;
;     -- 5 input functions                    ; 43               ;
;     -- 4 input functions                    ; 28               ;
;     -- <=3 input functions                  ; 58               ;
;                                             ;                  ;
; Dedicated logic registers                   ; 29               ;
;                                             ;                  ;
; I/O pins                                    ; 54               ;
;                                             ;                  ;
; Total DSP Blocks                            ; 1                ;
;                                             ;                  ;
; Maximum fan-out node                        ; op_code[0]~input ;
; Maximum fan-out                             ; 28               ;
; Total fan-out                               ; 749              ;
; Average fan-out                             ; 2.67             ;
+---------------------------------------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                        ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                             ; Entity Name          ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |ALU_Logic_Controller                     ; 142 (0)             ; 29 (0)                    ; 0                 ; 1          ; 54   ; 0            ; |ALU_Logic_Controller                                                                                                           ; ALU_Logic_Controller ; work         ;
;    |ALU:inst2|                            ; 126 (43)            ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |ALU_Logic_Controller|ALU:inst2                                                                                                 ; ALU                  ; work         ;
;       |lpm_divide:Div0|                   ; 83 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Logic_Controller|ALU:inst2|lpm_divide:Div0                                                                                 ; lpm_divide           ; work         ;
;          |lpm_divide_9am:auto_generated|  ; 83 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Logic_Controller|ALU:inst2|lpm_divide:Div0|lpm_divide_9am:auto_generated                                                   ; lpm_divide_9am       ; work         ;
;             |sign_div_unsign_fkh:divider| ; 83 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Logic_Controller|ALU:inst2|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider                       ; sign_div_unsign_fkh  ; work         ;
;                |alt_u_div_4te:divider|    ; 83 (83)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Logic_Controller|ALU:inst2|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider ; alt_u_div_4te        ; work         ;
;    |D_flop:inst3|                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Logic_Controller|D_flop:inst3                                                                                              ; D_flop               ; work         ;
;    |D_flop:inst4|                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Logic_Controller|D_flop:inst4                                                                                              ; D_flop               ; work         ;
;    |D_flop:inst5|                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Logic_Controller|D_flop:inst5                                                                                              ; D_flop               ; work         ;
;    |MUX_CODE:inst|                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Logic_Controller|MUX_CODE:inst                                                                                             ; MUX_CODE             ; work         ;
;    |fsm:inst6|                            ; 8 (8)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_Logic_Controller|fsm:inst6                                                                                                 ; fsm                  ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |ALU_Logic_Controller|fsm:inst6|curr_state                                                            ;
+----------------------+-----------------+----------------------+------------------+------------------+-----------------+
; Name                 ; curr_state.accu ; curr_state.Wr_Result ; curr_state.procc ; curr_state.fetch ; curr_state.init ;
+----------------------+-----------------+----------------------+------------------+------------------+-----------------+
; curr_state.init      ; 0               ; 0                    ; 0                ; 0                ; 0               ;
; curr_state.fetch     ; 0               ; 0                    ; 0                ; 1                ; 1               ;
; curr_state.procc     ; 0               ; 0                    ; 1                ; 0                ; 1               ;
; curr_state.Wr_Result ; 0               ; 1                    ; 0                ; 0                ; 1               ;
; curr_state.accu      ; 1               ; 0                    ; 0                ; 0                ; 1               ;
+----------------------+-----------------+----------------------+------------------+------------------+-----------------+


+----------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                      ;
+----------------------------------------------------+----------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal        ; Free of Timing Hazards ;
+----------------------------------------------------+----------------------------+------------------------+
; ALU:inst2|temp[8]                                  ; ALU:inst2|Mux8             ; yes                    ;
; fsm:inst6|sel                                      ; fsm:inst6|curr_state.procc ; yes                    ;
; fsm:inst6|Wr_C                                     ; fsm:inst6|curr_state.procc ; yes                    ;
; Number of user-specified and inferred latches = 3  ;                            ;                        ;
+----------------------------------------------------+----------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 29    ;
; Number of registers using Synchronous Clear  ; 24    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 5     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; No         ; |ALU_Logic_Controller|ALU:inst2|Mux0 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU:inst2|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 8              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_9am ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 29                          ;
;     CLR               ; 5                           ;
;     SCLR              ; 24                          ;
; arriav_lcell_comb     ; 142                         ;
;     arith             ; 55                          ;
;         0 data inputs ; 12                          ;
;         1 data inputs ; 2                           ;
;         4 data inputs ; 6                           ;
;         5 data inputs ; 35                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 81                          ;
;         2 data inputs ; 19                          ;
;         3 data inputs ; 21                          ;
;         4 data inputs ; 21                          ;
;         5 data inputs ; 8                           ;
;         6 data inputs ; 12                          ;
;     shared            ; 5                           ;
;         0 data inputs ; 2                           ;
;         2 data inputs ; 2                           ;
;         4 data inputs ; 1                           ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 54                          ;
;                       ;                             ;
; Max LUT depth         ; 15.70                       ;
; Average LUT depth     ; 9.06                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Sun Sep  7 19:39:01 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project1 -c Project1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file project1.vhd
    Info (12022): Found design unit 1: project1-behavioral File: C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/Project1.vhd Line: 12
    Info (12023): Found entity 1: project1 File: C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/Project1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file project1_or_gate.vhd
    Info (12022): Found design unit 1: project1_or_gate-behavioral File: C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/Project1_or_gate.vhd Line: 12
    Info (12023): Found entity 1: project1_or_gate File: C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/Project1_or_gate.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file project1_xor_gate.vhd
    Info (12022): Found design unit 1: project1_Xor_gate-behavioral File: C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/Project1_Xor_gate.vhd Line: 12
    Info (12023): Found entity 1: project1_Xor_gate File: C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/Project1_Xor_gate.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file mux_gate.bdf
    Info (12023): Found entity 1: MUX_GATE
Info (12021): Found 2 design units, including 1 entities, in source file mux_code.vhd
    Info (12022): Found design unit 1: MUX_CODE-behavioral File: C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/MUX_CODE.vhd Line: 12
    Info (12023): Found entity 1: MUX_CODE File: C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/MUX_CODE.vhd Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file half_adder.bdf
    Info (12023): Found entity 1: Half_Adder
Info (12021): Found 1 design units, including 1 entities, in source file full_adder.bdf
    Info (12023): Found entity 1: Full_Adder
Info (12021): Found 1 design units, including 1 entities, in source file full_adder_multi_bit.bdf
    Info (12023): Found entity 1: Full_Adder_multi_bit
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-behavioral File: C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/ALU.vhd Line: 16
    Info (12023): Found entity 1: ALU File: C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/ALU.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file vdhl_example.vhd
    Info (12022): Found design unit 1: vhdl_example-behavioral File: C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/vdhl_example.vhd Line: 10
    Info (12023): Found entity 1: vhdl_example File: C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/vdhl_example.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file rs_latch.vhd
    Info (12022): Found design unit 1: rs_latch-behavioral File: C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/rs_latch.vhd Line: 13
    Info (12023): Found entity 1: rs_latch File: C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/rs_latch.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file d_latch.vhd
    Info (12022): Found design unit 1: D_Latch-behavioral File: C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/D_Latch.vhd Line: 12
    Info (12023): Found entity 1: D_Latch File: C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/D_Latch.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file d_flop.vhd
    Info (12022): Found design unit 1: D_flop-behavioral File: C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/D_flop.vhd Line: 11
    Info (12023): Found entity 1: D_flop File: C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/D_flop.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file alu_logic_controller.bdf
    Info (12023): Found entity 1: ALU_Logic_Controller
Info (12021): Found 2 design units, including 1 entities, in source file fsm.vhd
    Info (12022): Found design unit 1: fsm-behavioral File: C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/FSM.vhd Line: 14
    Info (12023): Found entity 1: fsm File: C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/FSM.vhd Line: 4
Info (12127): Elaborating entity "ALU_Logic_Controller" for the top level hierarchy
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:inst2"
Warning (10631): VHDL Process Statement warning at ALU.vhd(20): inferring latch(es) for signal or variable "temp", which holds its previous value in one or more paths through the process File: C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/ALU.vhd Line: 20
Info (10041): Inferred latch for "temp[8]" at ALU.vhd(20) File: C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/ALU.vhd Line: 20
Info (12128): Elaborating entity "MUX_CODE" for hierarchy "MUX_CODE:inst"
Info (10041): Inferred latch for "outputF[0]" at MUX_CODE.vhd(15) File: C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/MUX_CODE.vhd Line: 15
Info (10041): Inferred latch for "outputF[1]" at MUX_CODE.vhd(15) File: C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/MUX_CODE.vhd Line: 15
Info (10041): Inferred latch for "outputF[2]" at MUX_CODE.vhd(15) File: C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/MUX_CODE.vhd Line: 15
Info (10041): Inferred latch for "outputF[3]" at MUX_CODE.vhd(15) File: C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/MUX_CODE.vhd Line: 15
Info (10041): Inferred latch for "outputF[4]" at MUX_CODE.vhd(15) File: C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/MUX_CODE.vhd Line: 15
Info (10041): Inferred latch for "outputF[5]" at MUX_CODE.vhd(15) File: C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/MUX_CODE.vhd Line: 15
Info (10041): Inferred latch for "outputF[6]" at MUX_CODE.vhd(15) File: C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/MUX_CODE.vhd Line: 15
Info (10041): Inferred latch for "outputF[7]" at MUX_CODE.vhd(15) File: C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/MUX_CODE.vhd Line: 15
Info (12128): Elaborating entity "fsm" for hierarchy "fsm:inst6"
Warning (10492): VHDL Process Statement warning at FSM.vhd(30): signal "curr_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/FSM.vhd Line: 30
Warning (10631): VHDL Process Statement warning at FSM.vhd(28): inferring latch(es) for signal or variable "Wr_C", which holds its previous value in one or more paths through the process File: C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/FSM.vhd Line: 28
Warning (10631): VHDL Process Statement warning at FSM.vhd(28): inferring latch(es) for signal or variable "sel", which holds its previous value in one or more paths through the process File: C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/FSM.vhd Line: 28
Info (10041): Inferred latch for "sel" at FSM.vhd(28) File: C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/FSM.vhd Line: 28
Info (10041): Inferred latch for "Wr_C" at FSM.vhd(28) File: C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/FSM.vhd Line: 28
Info (12128): Elaborating entity "D_flop" for hierarchy "D_flop:inst3"
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ALU:inst2|Div0" File: C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/ALU.vhd Line: 32
Info (12130): Elaborated megafunction instantiation "ALU:inst2|lpm_divide:Div0" File: C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/ALU.vhd Line: 32
Info (12133): Instantiated megafunction "ALU:inst2|lpm_divide:Div0" with the following parameter: File: C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/ALU.vhd Line: 32
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_9am.tdf
    Info (12023): Found entity 1: lpm_divide_9am File: C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/db/lpm_divide_9am.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fkh File: C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/db/sign_div_unsign_fkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf
    Info (12023): Found entity 1: alt_u_div_4te File: C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/db/alt_u_div_4te.tdf Line: 23
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 223 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 28 output pins
    Info (21061): Implemented 168 logic cells
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4988 megabytes
    Info: Processing ended: Sun Sep  7 19:39:11 2025
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:22


