<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2014.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright (c) 2001-2013 Xilinx Inc, All rights reserved -->

<Project Version="7" Minor="1" Path="C:/Users/3502859/TP/TP2_ex2/TP2_ex2.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="5a9bdaaa40b4428aba6b93f3a5404029"/>
    <Option Name="Part" Val="xc7a100tcsg324-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val="digilentinc.com:nexys4_ddr:part0:1.1"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/TP2/TP2.bd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../TP2_exo2/TP2_exo2.srcs/sources_1/bd/TP2/TP2.bd"/>
          <Attr Name="ImportTime" Val="1488182673"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="TP2.bd" FileRelPathName="ip/TP2_lmb_bram_0/TP2_lmb_bram_0.xci"/>
        <CompFileExtendedInfo CompFileName="TP2.bd" FileRelPathName="ip/TP2_microblaze_0_xlconcat_0/TP2_microblaze_0_xlconcat_0.xci"/>
        <CompFileExtendedInfo CompFileName="TP2.bd" FileRelPathName="ip/TP2_microblaze_0_0/TP2_microblaze_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="TP2.bd" FileRelPathName="ip/TP2_dlmb_v10_0/TP2_dlmb_v10_0.xci"/>
        <CompFileExtendedInfo CompFileName="TP2.bd" FileRelPathName="ip/TP2_ilmb_v10_0/TP2_ilmb_v10_0.xci"/>
        <CompFileExtendedInfo CompFileName="TP2.bd" FileRelPathName="ip/TP2_axi_gpio_0_0/TP2_axi_gpio_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="TP2.bd" FileRelPathName="ip/TP2_dlmb_bram_if_cntlr_0/TP2_dlmb_bram_if_cntlr_0.xci"/>
        <CompFileExtendedInfo CompFileName="TP2.bd" FileRelPathName="ip/TP2_ilmb_bram_if_cntlr_0/TP2_ilmb_bram_if_cntlr_0.xci"/>
        <CompFileExtendedInfo CompFileName="TP2.bd" FileRelPathName="ip/TP2_microblaze_0_axi_periph_0/TP2_microblaze_0_axi_periph_0.xci"/>
        <CompFileExtendedInfo CompFileName="TP2.bd" FileRelPathName="ip/TP2_mdm_1_0/TP2_mdm_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="TP2.bd" FileRelPathName="ip/TP2_microblaze_0_axi_intc_0/TP2_microblaze_0_axi_intc_0.xci"/>
        <CompFileExtendedInfo CompFileName="TP2.bd" FileRelPathName="ip/TP2_clk_wiz_1_0/TP2_clk_wiz_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="TP2.bd" FileRelPathName="ip/TP2_rst_clk_wiz_1_100M_0/TP2_rst_clk_wiz_1_100M_0.xci"/>
        <CompFileExtendedInfo CompFileName="TP2.bd" FileRelPathName="ip/TP2_axi_gpio_0_1/TP2_axi_gpio_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="TP2.bd" FileRelPathName="ip/TP2_xbar_0/TP2_xbar_0.xci"/>
        <CompFileExtendedInfo CompFileName="TP2.bd" FileRelPathName="hdl/TP2.vhd"/>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/TP2/hdl/TP2_wrapper.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="TP2_wrapper"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/Fichiers XDC/Nexys4DDR_Master.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="H:/tp john/4I108 - FPGA1 johnny/4I108 - FPGA1/Fichiers XDC/Nexys4DDR_Master.xdc"/>
          <Attr Name="ImportTime" Val="1486380210"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="TP2_wrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7a100tcsg324-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014">
          <Desc>Vivado Implementation Defaults</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
  </Runs>
</Project>
