<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Gyro SPI with STM32F427VIT6 - ARTPART Assessment: i3g4250d_reg.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Gyro SPI with STM32F427VIT6 - ARTPART Assessment<span id="projectnumber">&#160;1.0</span>
   </div>
   <div id="projectbrief">Firmware Solution for Interfacing One of the Compatible and Industrial grade Gyro Sensor from ST Microelectronics with STM32F427VIT6 processor. As part of ARTPARK Assesment.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">i3g4250d_reg.c File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>I3G4250D driver file.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="i3g4250d__reg_8h_source.html">i3g4250d_reg.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for i3g4250d_reg.c:</div>
<div class="dyncontent">
<div class="center"><img src="i3g4250d__reg_8c__incl.png" border="0" usemap="#ai3g4250d__reg_8c" alt=""/></div>
<map name="ai3g4250d__reg_8c" id="ai3g4250d__reg_8c">
<area shape="rect" title="I3G4250D driver file." alt="" coords="77,5,199,31"/>
<area shape="rect" href="i3g4250d__reg_8h.html" title="This file contains all the functions prototypes for the i3g4250d_reg.c driver." alt="" coords="77,79,199,104"/>
<area shape="poly" title=" " alt="" coords="141,31,141,65,135,65,135,31"/>
<area shape="rect" title=" " alt="" coords="5,152,76,177"/>
<area shape="poly" title=" " alt="" coords="124,106,69,146,66,141,121,102"/>
<area shape="rect" title=" " alt="" coords="101,152,175,177"/>
<area shape="poly" title=" " alt="" coords="141,104,141,138,135,138,135,104"/>
<area shape="rect" title=" " alt="" coords="200,152,268,177"/>
<area shape="poly" title=" " alt="" coords="155,102,209,141,206,146,152,106"/>
</map>
</div>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga0adb7c94292e8cbd803c32fc43f43be7" id="r_ga0adb7c94292e8cbd803c32fc43f43be7"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__Dataoutput.html#ga0adb7c94292e8cbd803c32fc43f43be7">i3g4250d_angular_rate_raw_get</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, int16_t *val)</td></tr>
<tr class="memdesc:ga0adb7c94292e8cbd803c32fc43f43be7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Angular rate sensor. The value is expressed as a 16-bit word in twoâ€™s complement.[get].  <br /></td></tr>
<tr class="separator:ga0adb7c94292e8cbd803c32fc43f43be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d14a99682e08bae5e3c6223f814c218" id="r_ga2d14a99682e08bae5e3c6223f814c218"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__common.html#ga2d14a99682e08bae5e3c6223f814c218">i3g4250d_boot_get</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga2d14a99682e08bae5e3c6223f814c218"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reboot memory content. Reload the calibration parameters.[get].  <br /></td></tr>
<tr class="separator:ga2d14a99682e08bae5e3c6223f814c218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbca5badbd3847850f211f1348eae530" id="r_gabbca5badbd3847850f211f1348eae530"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__common.html#gabbca5badbd3847850f211f1348eae530">i3g4250d_boot_set</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gabbca5badbd3847850f211f1348eae530"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reboot memory content. Reload the calibration parameters.[set].  <br /></td></tr>
<tr class="separator:gabbca5badbd3847850f211f1348eae530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9201ea0a8355686214106e67c3e71dea" id="r_ga9201ea0a8355686214106e67c3e71dea"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__common.html#ga9201ea0a8355686214106e67c3e71dea">i3g4250d_data_format_get</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__I3G4250D.html#gae6f4731624ed08be33d8ea9fd4e53488">i3g4250d_ble_t</a> *val)</td></tr>
<tr class="memdesc:ga9201ea0a8355686214106e67c3e71dea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Big/Little Endian data selection.[get].  <br /></td></tr>
<tr class="separator:ga9201ea0a8355686214106e67c3e71dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga892505b84103db66fd3a7b1e39312a2d" id="r_ga892505b84103db66fd3a7b1e39312a2d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__common.html#ga892505b84103db66fd3a7b1e39312a2d">i3g4250d_data_format_set</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__I3G4250D.html#gae6f4731624ed08be33d8ea9fd4e53488">i3g4250d_ble_t</a> val)</td></tr>
<tr class="memdesc:ga892505b84103db66fd3a7b1e39312a2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Big/Little Endian data selection.[set].  <br /></td></tr>
<tr class="separator:ga892505b84103db66fd3a7b1e39312a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62657d981cb94cc9b6a54537bf9bd7a1" id="r_ga62657d981cb94cc9b6a54537bf9bd7a1"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__data__generation.html#ga62657d981cb94cc9b6a54537bf9bd7a1">i3g4250d_data_rate_get</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__I3G4250D.html#gaabfac918fec082f8b4e3abd2a860854a">i3g4250d_dr_t</a> *val)</td></tr>
<tr class="memdesc:ga62657d981cb94cc9b6a54537bf9bd7a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer data rate selection.[get].  <br /></td></tr>
<tr class="separator:ga62657d981cb94cc9b6a54537bf9bd7a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29886bedfc8905a4f25faac0e7d80ff0" id="r_ga29886bedfc8905a4f25faac0e7d80ff0"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__data__generation.html#ga29886bedfc8905a4f25faac0e7d80ff0">i3g4250d_data_rate_set</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__I3G4250D.html#gaabfac918fec082f8b4e3abd2a860854a">i3g4250d_dr_t</a> val)</td></tr>
<tr class="memdesc:ga29886bedfc8905a4f25faac0e7d80ff0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer data rate selection.[set].  <br /></td></tr>
<tr class="separator:ga29886bedfc8905a4f25faac0e7d80ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga721c05a4e2e2a4f9c339003e215376a0" id="r_ga721c05a4e2e2a4f9c339003e215376a0"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__common.html#ga721c05a4e2e2a4f9c339003e215376a0">i3g4250d_device_id_get</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:ga721c05a4e2e2a4f9c339003e215376a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device Who amI.[get].  <br /></td></tr>
<tr class="separator:ga721c05a4e2e2a4f9c339003e215376a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c6e67dd455c1bb470219077a23908b6" id="r_ga6c6e67dd455c1bb470219077a23908b6"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__fifo.html#ga6c6e67dd455c1bb470219077a23908b6">i3g4250d_fifo_data_level_get</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga6c6e67dd455c1bb470219077a23908b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO stored data level[get].  <br /></td></tr>
<tr class="separator:ga6c6e67dd455c1bb470219077a23908b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab71f40b6d7ec83cfb6b025784353bd2b" id="r_gab71f40b6d7ec83cfb6b025784353bd2b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__fifo.html#gab71f40b6d7ec83cfb6b025784353bd2b">i3g4250d_fifo_empty_flag_get</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gab71f40b6d7ec83cfb6b025784353bd2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFOemptybit.[get].  <br /></td></tr>
<tr class="separator:gab71f40b6d7ec83cfb6b025784353bd2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56dd169ff7ab30a53634123119f9f3c5" id="r_ga56dd169ff7ab30a53634123119f9f3c5"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__fifo.html#ga56dd169ff7ab30a53634123119f9f3c5">i3g4250d_fifo_enable_get</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga56dd169ff7ab30a53634123119f9f3c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFOenable.[get].  <br /></td></tr>
<tr class="separator:ga56dd169ff7ab30a53634123119f9f3c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac40d1d2d303d15e62c51dbef4ae0c5b1" id="r_gac40d1d2d303d15e62c51dbef4ae0c5b1"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__fifo.html#gac40d1d2d303d15e62c51dbef4ae0c5b1">i3g4250d_fifo_enable_set</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gac40d1d2d303d15e62c51dbef4ae0c5b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFOenable.[set].  <br /></td></tr>
<tr class="separator:gac40d1d2d303d15e62c51dbef4ae0c5b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2385541e15a589f33e9be945717f52d" id="r_gab2385541e15a589f33e9be945717f52d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__fifo.html#gab2385541e15a589f33e9be945717f52d">i3g4250d_fifo_mode_get</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__I3G4250D.html#ga4a4351b27dca0b03f0fc317cd4aafb65">i3g4250d_fifo_mode_t</a> *val)</td></tr>
<tr class="memdesc:gab2385541e15a589f33e9be945717f52d"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO mode selection.[get].  <br /></td></tr>
<tr class="separator:gab2385541e15a589f33e9be945717f52d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01e9a505286ac5e40743cfaff130ba68" id="r_ga01e9a505286ac5e40743cfaff130ba68"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__fifo.html#ga01e9a505286ac5e40743cfaff130ba68">i3g4250d_fifo_mode_set</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__I3G4250D.html#ga4a4351b27dca0b03f0fc317cd4aafb65">i3g4250d_fifo_mode_t</a> val)</td></tr>
<tr class="memdesc:ga01e9a505286ac5e40743cfaff130ba68"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO mode selection.[set].  <br /></td></tr>
<tr class="separator:ga01e9a505286ac5e40743cfaff130ba68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga999989bc630bc9857f4215f6850e1929" id="r_ga999989bc630bc9857f4215f6850e1929"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__fifo.html#ga999989bc630bc9857f4215f6850e1929">i3g4250d_fifo_ovr_flag_get</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga999989bc630bc9857f4215f6850e1929"><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun bit status.[get].  <br /></td></tr>
<tr class="separator:ga999989bc630bc9857f4215f6850e1929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fd37250b71b45433082b3bf59cb81dd" id="r_ga4fd37250b71b45433082b3bf59cb81dd"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__fifo.html#ga4fd37250b71b45433082b3bf59cb81dd">i3g4250d_fifo_watermark_get</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga4fd37250b71b45433082b3bf59cb81dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO watermark level selection.[get].  <br /></td></tr>
<tr class="separator:ga4fd37250b71b45433082b3bf59cb81dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8e7c2cd5951012152b11605628b4711" id="r_gad8e7c2cd5951012152b11605628b4711"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__fifo.html#gad8e7c2cd5951012152b11605628b4711">i3g4250d_fifo_watermark_set</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gad8e7c2cd5951012152b11605628b4711"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO watermark level selection.[set].  <br /></td></tr>
<tr class="separator:gad8e7c2cd5951012152b11605628b4711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7195038a6241347adb31e9cec789a34f" id="r_ga7195038a6241347adb31e9cec789a34f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__fifo.html#ga7195038a6241347adb31e9cec789a34f">i3g4250d_fifo_wtm_flag_get</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga7195038a6241347adb31e9cec789a34f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watermark status:[get] 0: FIFO filling is lower than WTM level; 1: FIFO filling is equal or higher than WTM level)  <br /></td></tr>
<tr class="separator:ga7195038a6241347adb31e9cec789a34f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad37c250f58882d1b4f9251a14a1874b9" id="r_gad37c250f58882d1b4f9251a14a1874b9"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__filters.html#gad37c250f58882d1b4f9251a14a1874b9">i3g4250d_filter_path_get</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__I3G4250D.html#ga57e648d6a438817a717976b9240087f4">i3g4250d_out_sel_t</a> *val)</td></tr>
<tr class="memdesc:gad37c250f58882d1b4f9251a14a1874b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Out/FIFO selection path. [get].  <br /></td></tr>
<tr class="separator:gad37c250f58882d1b4f9251a14a1874b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6900ccfe006fb3f39c785ffa86af3182" id="r_ga6900ccfe006fb3f39c785ffa86af3182"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__filters.html#ga6900ccfe006fb3f39c785ffa86af3182">i3g4250d_filter_path_internal_get</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__I3G4250D.html#gaa7629aebdea549800697756dfb844a44">i3g4250d_int1_sel_t</a> *val)</td></tr>
<tr class="memdesc:ga6900ccfe006fb3f39c785ffa86af3182"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt generator selection path.[get].  <br /></td></tr>
<tr class="separator:ga6900ccfe006fb3f39c785ffa86af3182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c7d1c02b1054772bc08f4a5b180842e" id="r_ga2c7d1c02b1054772bc08f4a5b180842e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__filters.html#ga2c7d1c02b1054772bc08f4a5b180842e">i3g4250d_filter_path_internal_set</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__I3G4250D.html#gaa7629aebdea549800697756dfb844a44">i3g4250d_int1_sel_t</a> val)</td></tr>
<tr class="memdesc:ga2c7d1c02b1054772bc08f4a5b180842e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt generator selection path.[set].  <br /></td></tr>
<tr class="separator:ga2c7d1c02b1054772bc08f4a5b180842e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea110a179c89deb62a3259f114caa45" id="r_ga2ea110a179c89deb62a3259f114caa45"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__filters.html#ga2ea110a179c89deb62a3259f114caa45">i3g4250d_filter_path_set</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__I3G4250D.html#ga57e648d6a438817a717976b9240087f4">i3g4250d_out_sel_t</a> val)</td></tr>
<tr class="memdesc:ga2ea110a179c89deb62a3259f114caa45"><td class="mdescLeft">&#160;</td><td class="mdescRight">Out/FIFO selection path. [set].  <br /></td></tr>
<tr class="separator:ga2ea110a179c89deb62a3259f114caa45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeeb0da1558d8b80f80b1e4ba457401f6" id="r_gaeeb0da1558d8b80f80b1e4ba457401f6"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__data__generation.html#gaeeb0da1558d8b80f80b1e4ba457401f6">i3g4250d_flag_data_ready_get</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gaeeb0da1558d8b80f80b1e4ba457401f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer new data available.[get].  <br /></td></tr>
<tr class="separator:gaeeb0da1558d8b80f80b1e4ba457401f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4697828e6eca707bafed9493ed8bdb54" id="r_ga4697828e6eca707bafed9493ed8bdb54"><td class="memItemLeft" align="right" valign="top">float_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__Sensitivity.html#ga4697828e6eca707bafed9493ed8bdb54">i3g4250d_from_fs245dps_to_mdps</a> (int16_t lsb)</td></tr>
<tr class="separator:ga4697828e6eca707bafed9493ed8bdb54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ede4163c44561a55e5bd03ca3a182ab" id="r_ga5ede4163c44561a55e5bd03ca3a182ab"><td class="memItemLeft" align="right" valign="top">float_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__Sensitivity.html#ga5ede4163c44561a55e5bd03ca3a182ab">i3g4250d_from_lsb_to_celsius</a> (int16_t lsb)</td></tr>
<tr class="separator:ga5ede4163c44561a55e5bd03ca3a182ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe3b90ea6d80bdb2e20e19107e2ae2e5" id="r_gafe3b90ea6d80bdb2e20e19107e2ae2e5"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__data__generation.html#gafe3b90ea6d80bdb2e20e19107e2ae2e5">i3g4250d_full_scale_get</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__I3G4250D.html#gace05958f53161c8ed3cd124bb36c3ace">i3g4250d_fs_t</a> *val)</td></tr>
<tr class="memdesc:gafe3b90ea6d80bdb2e20e19107e2ae2e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gyroscope full-scale selection.[get].  <br /></td></tr>
<tr class="separator:gafe3b90ea6d80bdb2e20e19107e2ae2e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fe73d8e7381a481de34b8ed71151ed8" id="r_ga7fe73d8e7381a481de34b8ed71151ed8"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__data__generation.html#ga7fe73d8e7381a481de34b8ed71151ed8">i3g4250d_full_scale_set</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__I3G4250D.html#gace05958f53161c8ed3cd124bb36c3ace">i3g4250d_fs_t</a> val)</td></tr>
<tr class="memdesc:ga7fe73d8e7381a481de34b8ed71151ed8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gyroscope full-scale selection.[set].  <br /></td></tr>
<tr class="separator:ga7fe73d8e7381a481de34b8ed71151ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb52e883603ed75a2dea22154a88f5b2" id="r_gaeb52e883603ed75a2dea22154a88f5b2"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__filters.html#gaeb52e883603ed75a2dea22154a88f5b2">i3g4250d_hp_bandwidth_get</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__I3G4250D.html#gaec0290986ac9f120f128e5f5e6eca968">i3g4250d_hpcf_t</a> *val)</td></tr>
<tr class="memdesc:gaeb52e883603ed75a2dea22154a88f5b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">High-pass filter bandwidth selection.[get].  <br /></td></tr>
<tr class="separator:gaeb52e883603ed75a2dea22154a88f5b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea8b6f487aa9fce5f846ced462dfd4d4" id="r_gaea8b6f487aa9fce5f846ced462dfd4d4"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__filters.html#gaea8b6f487aa9fce5f846ced462dfd4d4">i3g4250d_hp_bandwidth_set</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__I3G4250D.html#gaec0290986ac9f120f128e5f5e6eca968">i3g4250d_hpcf_t</a> val)</td></tr>
<tr class="memdesc:gaea8b6f487aa9fce5f846ced462dfd4d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">High-pass filter bandwidth selection.[set].  <br /></td></tr>
<tr class="separator:gaea8b6f487aa9fce5f846ced462dfd4d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadf50a28c6dd93ab26da0ec757285484" id="r_gaadf50a28c6dd93ab26da0ec757285484"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__filters.html#gaadf50a28c6dd93ab26da0ec757285484">i3g4250d_hp_mode_get</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__I3G4250D.html#ga6962acb8223e73da46663a26d5b50cac">i3g4250d_hpm_t</a> *val)</td></tr>
<tr class="memdesc:gaadf50a28c6dd93ab26da0ec757285484"><td class="mdescLeft">&#160;</td><td class="mdescRight">High-pass filter mode selection. [get].  <br /></td></tr>
<tr class="separator:gaadf50a28c6dd93ab26da0ec757285484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaff13e513b0d5fae8c345b32a38f86d" id="r_gaeaff13e513b0d5fae8c345b32a38f86d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__filters.html#gaeaff13e513b0d5fae8c345b32a38f86d">i3g4250d_hp_mode_set</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__I3G4250D.html#ga6962acb8223e73da46663a26d5b50cac">i3g4250d_hpm_t</a> val)</td></tr>
<tr class="memdesc:gaeaff13e513b0d5fae8c345b32a38f86d"><td class="mdescLeft">&#160;</td><td class="mdescRight">High-pass filter mode selection. [set].  <br /></td></tr>
<tr class="separator:gaeaff13e513b0d5fae8c345b32a38f86d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga435f8ea69f16810fabc6f42e6bde126a" id="r_ga435f8ea69f16810fabc6f42e6bde126a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__filters.html#ga435f8ea69f16810fabc6f42e6bde126a">i3g4250d_hp_reference_value_get</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga435f8ea69f16810fabc6f42e6bde126a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reference value for high-pass filter.[get].  <br /></td></tr>
<tr class="separator:ga435f8ea69f16810fabc6f42e6bde126a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43403a37a9d67ba1f6fe6ea0b8cd6d3b" id="r_ga43403a37a9d67ba1f6fe6ea0b8cd6d3b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__filters.html#ga43403a37a9d67ba1f6fe6ea0b8cd6d3b">i3g4250d_hp_reference_value_set</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga43403a37a9d67ba1f6fe6ea0b8cd6d3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reference value for high-pass filter.[set].  <br /></td></tr>
<tr class="separator:ga43403a37a9d67ba1f6fe6ea0b8cd6d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d6875def6dbbb0d0d689da3dda4566" id="r_gab2d6875def6dbbb0d0d689da3dda4566"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__interrupt__pins.html#gab2d6875def6dbbb0d0d689da3dda4566">i3g4250d_int_notification_get</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__I3G4250D.html#ga49df746959c180ee86ffb72a920f2893">i3g4250d_lir_t</a> *val)</td></tr>
<tr class="memdesc:gab2d6875def6dbbb0d0d689da3dda4566"><td class="mdescLeft">&#160;</td><td class="mdescRight">Latched/pulsed interrupt.[get].  <br /></td></tr>
<tr class="separator:gab2d6875def6dbbb0d0d689da3dda4566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2265a50634bb7dce96c71fb0441c7c30" id="r_ga2265a50634bb7dce96c71fb0441c7c30"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__interrupt__pins.html#ga2265a50634bb7dce96c71fb0441c7c30">i3g4250d_int_notification_set</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__I3G4250D.html#ga49df746959c180ee86ffb72a920f2893">i3g4250d_lir_t</a> val)</td></tr>
<tr class="memdesc:ga2265a50634bb7dce96c71fb0441c7c30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Latched/pulsed interrupt.[set].  <br /></td></tr>
<tr class="separator:ga2265a50634bb7dce96c71fb0441c7c30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga513b2930c5e8ba261894ee447867f1af" id="r_ga513b2930c5e8ba261894ee447867f1af"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__.html#ga513b2930c5e8ba261894ee447867f1af">i3g4250d_int_on_threshold_conf_get</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structi3g4250d__int1__cfg__t.html">i3g4250d_int1_cfg_t</a> *val)</td></tr>
<tr class="memdesc:ga513b2930c5e8ba261894ee447867f1af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the interrupt threshold sign.[get].  <br /></td></tr>
<tr class="separator:ga513b2930c5e8ba261894ee447867f1af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae270b297a390a75c7e03b709472837b8" id="r_gae270b297a390a75c7e03b709472837b8"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__.html#gae270b297a390a75c7e03b709472837b8">i3g4250d_int_on_threshold_conf_set</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structi3g4250d__int1__cfg__t.html">i3g4250d_int1_cfg_t</a> *val)</td></tr>
<tr class="memdesc:gae270b297a390a75c7e03b709472837b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the interrupt threshold sign.[set].  <br /></td></tr>
<tr class="separator:gae270b297a390a75c7e03b709472837b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec84beea71a110155623ae48c8bb05a3" id="r_gaec84beea71a110155623ae48c8bb05a3"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__.html#gaec84beea71a110155623ae48c8bb05a3">i3g4250d_int_on_threshold_dur_get</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gaec84beea71a110155623ae48c8bb05a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Durationvalue.[get].  <br /></td></tr>
<tr class="separator:gaec84beea71a110155623ae48c8bb05a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf82741c7a2a4bae445c18de51ea321d8" id="r_gaf82741c7a2a4bae445c18de51ea321d8"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__.html#gaf82741c7a2a4bae445c18de51ea321d8">i3g4250d_int_on_threshold_dur_set</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gaf82741c7a2a4bae445c18de51ea321d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Durationvalue.[set].  <br /></td></tr>
<tr class="separator:gaf82741c7a2a4bae445c18de51ea321d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadff74c911569f950e9bc92d7bfe20dbe" id="r_gadff74c911569f950e9bc92d7bfe20dbe"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__.html#gadff74c911569f950e9bc92d7bfe20dbe">i3g4250d_int_on_threshold_mode_get</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__I3G4250D.html#ga717b2c7d12037cbfe6dd6adec0e780c2">i3g4250d_and_or_t</a> *val)</td></tr>
<tr class="memdesc:gadff74c911569f950e9bc92d7bfe20dbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">AND/OR combination of interrupt events.[get].  <br /></td></tr>
<tr class="separator:gadff74c911569f950e9bc92d7bfe20dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a8ec8a3686fb06a3674cde6ee4d5325" id="r_ga2a8ec8a3686fb06a3674cde6ee4d5325"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__.html#ga2a8ec8a3686fb06a3674cde6ee4d5325">i3g4250d_int_on_threshold_mode_set</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__I3G4250D.html#ga717b2c7d12037cbfe6dd6adec0e780c2">i3g4250d_and_or_t</a> val)</td></tr>
<tr class="memdesc:ga2a8ec8a3686fb06a3674cde6ee4d5325"><td class="mdescLeft">&#160;</td><td class="mdescRight">AND/OR combination of interrupt events.[set].  <br /></td></tr>
<tr class="separator:ga2a8ec8a3686fb06a3674cde6ee4d5325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab905fa50ba5352f4e0273a0d5f15502c" id="r_gab905fa50ba5352f4e0273a0d5f15502c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__.html#gab905fa50ba5352f4e0273a0d5f15502c">i3g4250d_int_on_threshold_src_get</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structi3g4250d__int1__src__t.html">i3g4250d_int1_src_t</a> *val)</td></tr>
<tr class="memdesc:gab905fa50ba5352f4e0273a0d5f15502c"><td class="mdescLeft">&#160;</td><td class="mdescRight">int_on_threshold_src: [get]  <br /></td></tr>
<tr class="separator:gab905fa50ba5352f4e0273a0d5f15502c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba653a00934ca72581874ff6d44e2d55" id="r_gaba653a00934ca72581874ff6d44e2d55"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__.html#gaba653a00934ca72581874ff6d44e2d55">i3g4250d_int_x_threshold_get</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t *val)</td></tr>
<tr class="memdesc:gaba653a00934ca72581874ff6d44e2d55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt threshold on X.[get].  <br /></td></tr>
<tr class="separator:gaba653a00934ca72581874ff6d44e2d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94c24e19af6940e3c9f515c8274a9439" id="r_ga94c24e19af6940e3c9f515c8274a9439"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__.html#ga94c24e19af6940e3c9f515c8274a9439">i3g4250d_int_x_threshold_set</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t val)</td></tr>
<tr class="memdesc:ga94c24e19af6940e3c9f515c8274a9439"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt threshold on X.[set].  <br /></td></tr>
<tr class="separator:ga94c24e19af6940e3c9f515c8274a9439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32a25100d210765150b6a09c74776c35" id="r_ga32a25100d210765150b6a09c74776c35"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__.html#ga32a25100d210765150b6a09c74776c35">i3g4250d_int_y_threshold_get</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t *val)</td></tr>
<tr class="memdesc:ga32a25100d210765150b6a09c74776c35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt threshold on Y.[get].  <br /></td></tr>
<tr class="separator:ga32a25100d210765150b6a09c74776c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b4b2b76ac91d965fbf1eea4306a2b92" id="r_ga3b4b2b76ac91d965fbf1eea4306a2b92"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__.html#ga3b4b2b76ac91d965fbf1eea4306a2b92">i3g4250d_int_y_threshold_set</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t val)</td></tr>
<tr class="memdesc:ga3b4b2b76ac91d965fbf1eea4306a2b92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt threshold on Y.[set].  <br /></td></tr>
<tr class="separator:ga3b4b2b76ac91d965fbf1eea4306a2b92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9bd3ab0d04cf94af8403d4000d3657f" id="r_gaf9bd3ab0d04cf94af8403d4000d3657f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__.html#gaf9bd3ab0d04cf94af8403d4000d3657f">i3g4250d_int_z_threshold_get</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t *val)</td></tr>
<tr class="memdesc:gaf9bd3ab0d04cf94af8403d4000d3657f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt threshold on Z.[get].  <br /></td></tr>
<tr class="separator:gaf9bd3ab0d04cf94af8403d4000d3657f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7f577861360ef7118020362341faa57" id="r_gae7f577861360ef7118020362341faa57"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__.html#gae7f577861360ef7118020362341faa57">i3g4250d_int_z_threshold_set</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t val)</td></tr>
<tr class="memdesc:gae7f577861360ef7118020362341faa57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt threshold on Z.[set].  <br /></td></tr>
<tr class="separator:gae7f577861360ef7118020362341faa57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3be17bd9c9634af201fdeb7f13396ba6" id="r_ga3be17bd9c9634af201fdeb7f13396ba6"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__filters.html#ga3be17bd9c9634af201fdeb7f13396ba6">i3g4250d_lp_bandwidth_get</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__I3G4250D.html#ga0839478bdde3338c8d3b126bc647ce51">i3g4250d_bw_t</a> *val)</td></tr>
<tr class="memdesc:ga3be17bd9c9634af201fdeb7f13396ba6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lowpass filter bandwidth selection.[get].  <br /></td></tr>
<tr class="separator:ga3be17bd9c9634af201fdeb7f13396ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5263e7bba3641c61dac6143d9efe35c" id="r_gaf5263e7bba3641c61dac6143d9efe35c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__filters.html#gaf5263e7bba3641c61dac6143d9efe35c">i3g4250d_lp_bandwidth_set</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__I3G4250D.html#ga0839478bdde3338c8d3b126bc647ce51">i3g4250d_bw_t</a> val)</td></tr>
<tr class="memdesc:gaf5263e7bba3641c61dac6143d9efe35c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lowpass filter bandwidth selection.[set].  <br /></td></tr>
<tr class="separator:gaf5263e7bba3641c61dac6143d9efe35c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39d87e94d4cad80fbebbe32c3249833c" id="r_ga39d87e94d4cad80fbebbe32c3249833c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__interrupt__pins.html#ga39d87e94d4cad80fbebbe32c3249833c">i3g4250d_pin_int1_route_get</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structi3g4250d__int1__route__t.html">i3g4250d_int1_route_t</a> *val)</td></tr>
<tr class="memdesc:ga39d87e94d4cad80fbebbe32c3249833c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the signal that need to route on int1 pad.[get].  <br /></td></tr>
<tr class="separator:ga39d87e94d4cad80fbebbe32c3249833c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fc0f51251f0aca07cbc87f2629e11ed" id="r_ga1fc0f51251f0aca07cbc87f2629e11ed"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__interrupt__pins.html#ga1fc0f51251f0aca07cbc87f2629e11ed">i3g4250d_pin_int1_route_set</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structi3g4250d__int1__route__t.html">i3g4250d_int1_route_t</a> val)</td></tr>
<tr class="memdesc:ga1fc0f51251f0aca07cbc87f2629e11ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the signal that need to route on int1 pad.[set].  <br /></td></tr>
<tr class="separator:ga1fc0f51251f0aca07cbc87f2629e11ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe23c682c8c73bf3c7fb9d758ef59215" id="r_gabe23c682c8c73bf3c7fb9d758ef59215"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__interrupt__pins.html#gabe23c682c8c73bf3c7fb9d758ef59215">i3g4250d_pin_int2_route_get</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structi3g4250d__int2__route__t.html">i3g4250d_int2_route_t</a> *val)</td></tr>
<tr class="memdesc:gabe23c682c8c73bf3c7fb9d758ef59215"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the signal that need to route on int2 pad.[get].  <br /></td></tr>
<tr class="separator:gabe23c682c8c73bf3c7fb9d758ef59215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d4a18917cd293a5bdea6fd6aa4fabf5" id="r_ga7d4a18917cd293a5bdea6fd6aa4fabf5"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__interrupt__pins.html#ga7d4a18917cd293a5bdea6fd6aa4fabf5">i3g4250d_pin_int2_route_set</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structi3g4250d__int2__route__t.html">i3g4250d_int2_route_t</a> val)</td></tr>
<tr class="memdesc:ga7d4a18917cd293a5bdea6fd6aa4fabf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the signal that need to route on int2 pad.[set].  <br /></td></tr>
<tr class="separator:ga7d4a18917cd293a5bdea6fd6aa4fabf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8844001118627853277ddef29b9cb63e" id="r_ga8844001118627853277ddef29b9cb63e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__interrupt__pins.html#ga8844001118627853277ddef29b9cb63e">i3g4250d_pin_mode_get</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__I3G4250D.html#ga51e8ef9a0a4ba9ed2e51f945891cfc7d">i3g4250d_pp_od_t</a> *val)</td></tr>
<tr class="memdesc:ga8844001118627853277ddef29b9cb63e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Push-pull/open drain selection on interrupt pads.[get].  <br /></td></tr>
<tr class="separator:ga8844001118627853277ddef29b9cb63e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56f73effeab04dcce8ab183c4e677401" id="r_ga56f73effeab04dcce8ab183c4e677401"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__interrupt__pins.html#ga56f73effeab04dcce8ab183c4e677401">i3g4250d_pin_mode_set</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__I3G4250D.html#ga51e8ef9a0a4ba9ed2e51f945891cfc7d">i3g4250d_pp_od_t</a> val)</td></tr>
<tr class="memdesc:ga56f73effeab04dcce8ab183c4e677401"><td class="mdescLeft">&#160;</td><td class="mdescRight">Push-pull/open drain selection on interrupt pads.[set].  <br /></td></tr>
<tr class="separator:ga56f73effeab04dcce8ab183c4e677401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bd7e9a62dce01fdb307b7884d99fb52" id="r_ga2bd7e9a62dce01fdb307b7884d99fb52"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__interrupt__pins.html#ga2bd7e9a62dce01fdb307b7884d99fb52">i3g4250d_pin_polarity_get</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__I3G4250D.html#ga84704a524cc5f7ad2f907374815c8a28">i3g4250d_h_lactive_t</a> *val)</td></tr>
<tr class="memdesc:ga2bd7e9a62dce01fdb307b7884d99fb52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin active-high/low.[get].  <br /></td></tr>
<tr class="separator:ga2bd7e9a62dce01fdb307b7884d99fb52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a93c506cd48ceb2de5775c1c2425f49" id="r_ga2a93c506cd48ceb2de5775c1c2425f49"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__interrupt__pins.html#ga2a93c506cd48ceb2de5775c1c2425f49">i3g4250d_pin_polarity_set</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__I3G4250D.html#ga84704a524cc5f7ad2f907374815c8a28">i3g4250d_h_lactive_t</a> val)</td></tr>
<tr class="memdesc:ga2a93c506cd48ceb2de5775c1c2425f49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin active-high/low.[set].  <br /></td></tr>
<tr class="separator:ga2a93c506cd48ceb2de5775c1c2425f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa070e7259e3084d066b441c76520b24" id="r_gafa070e7259e3084d066b441c76520b24"><td class="memItemLeft" align="right" valign="top">int32_t <a class="el" href="group__I3G4250D.html#ga5181eb756a197a06d1c4ed1f40a065bc">__weak</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__Interfaces__Functions.html#gafa070e7259e3084d066b441c76520b24">i3g4250d_read_reg</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t reg, uint8_t *data, uint16_t len)</td></tr>
<tr class="memdesc:gafa070e7259e3084d066b441c76520b24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read generic device register.  <br /></td></tr>
<tr class="separator:gafa070e7259e3084d066b441c76520b24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3c7ee1935bd4fb5532659c3551faf17" id="r_gaf3c7ee1935bd4fb5532659c3551faf17"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__common.html#gaf3c7ee1935bd4fb5532659c3551faf17">i3g4250d_self_test_get</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__I3G4250D.html#ga992df062f0206f4368c73dcbb236dfb2">i3g4250d_st_t</a> *val)</td></tr>
<tr class="memdesc:gaf3c7ee1935bd4fb5532659c3551faf17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Angular rate sensor self-test enable. [get].  <br /></td></tr>
<tr class="separator:gaf3c7ee1935bd4fb5532659c3551faf17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga567c029a464057a9b5d31d8667ea26dc" id="r_ga567c029a464057a9b5d31d8667ea26dc"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__common.html#ga567c029a464057a9b5d31d8667ea26dc">i3g4250d_self_test_set</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__I3G4250D.html#ga992df062f0206f4368c73dcbb236dfb2">i3g4250d_st_t</a> val)</td></tr>
<tr class="memdesc:ga567c029a464057a9b5d31d8667ea26dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Angular rate sensor self-test enable. [set].  <br /></td></tr>
<tr class="separator:ga567c029a464057a9b5d31d8667ea26dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8d9efd76d460a8786c113f06b6b976e" id="r_gac8d9efd76d460a8786c113f06b6b976e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__serial__interface.html#gac8d9efd76d460a8786c113f06b6b976e">i3g4250d_spi_mode_get</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__I3G4250D.html#ga7760af1b4d37ded4d340fa6148972efe">i3g4250d_sim_t</a> *val)</td></tr>
<tr class="memdesc:gac8d9efd76d460a8786c113f06b6b976e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Serial Interface Mode selection.[get].  <br /></td></tr>
<tr class="separator:gac8d9efd76d460a8786c113f06b6b976e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc9bc18523a8430ef7c69c02e3f02dd2" id="r_gadc9bc18523a8430ef7c69c02e3f02dd2"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__serial__interface.html#gadc9bc18523a8430ef7c69c02e3f02dd2">i3g4250d_spi_mode_set</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__I3G4250D.html#ga7760af1b4d37ded4d340fa6148972efe">i3g4250d_sim_t</a> val)</td></tr>
<tr class="memdesc:gadc9bc18523a8430ef7c69c02e3f02dd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Serial Interface Mode selection.[set].  <br /></td></tr>
<tr class="separator:gadc9bc18523a8430ef7c69c02e3f02dd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6383bef083ca3c02d0378cd3b87e3aa0" id="r_ga6383bef083ca3c02d0378cd3b87e3aa0"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__data__generation.html#ga6383bef083ca3c02d0378cd3b87e3aa0">i3g4250d_status_reg_get</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structi3g4250d__status__reg__t.html">i3g4250d_status_reg_t</a> *val)</td></tr>
<tr class="memdesc:ga6383bef083ca3c02d0378cd3b87e3aa0"><td class="mdescLeft">&#160;</td><td class="mdescRight">The STATUS_REG register is read by the primary interface.[get].  <br /></td></tr>
<tr class="separator:ga6383bef083ca3c02d0378cd3b87e3aa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga507229658e578848525b16fbe5c50d4d" id="r_ga507229658e578848525b16fbe5c50d4d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__Dataoutput.html#ga507229658e578848525b16fbe5c50d4d">i3g4250d_temperature_raw_get</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:ga507229658e578848525b16fbe5c50d4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Temperature data.[get].  <br /></td></tr>
<tr class="separator:ga507229658e578848525b16fbe5c50d4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0ba0cd72bb40e23fafaeff1ea1acc68" id="r_gab0ba0cd72bb40e23fafaeff1ea1acc68"><td class="memItemLeft" align="right" valign="top">int32_t <a class="el" href="group__I3G4250D.html#ga5181eb756a197a06d1c4ed1f40a065bc">__weak</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I3G4250D__Interfaces__Functions.html#gab0ba0cd72bb40e23fafaeff1ea1acc68">i3g4250d_write_reg</a> (const <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t reg, uint8_t *data, uint16_t len)</td></tr>
<tr class="memdesc:gab0ba0cd72bb40e23fafaeff1ea1acc68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write generic device register.  <br /></td></tr>
<tr class="separator:gab0ba0cd72bb40e23fafaeff1ea1acc68"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>I3G4250D driver file. </p>
<dl class="section author"><dt>Author</dt><dd>Sensors Software Solution Team </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; Copyright (c) 2021 STMicroelectronics. All rights reserved.</center></h2>
<p>This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
