// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module TL2TLCoupledL2(
  input          clock,
  input          reset,
  input          auto_tpmeta_sink_in_valid,
  input  [5:0]   auto_tpmeta_sink_in_bits_hartid,
  input  [41:0]  auto_tpmeta_sink_in_bits_rawData_0,
  input  [41:0]  auto_tpmeta_sink_in_bits_rawData_1,
  input  [41:0]  auto_tpmeta_sink_in_bits_rawData_2,
  input  [41:0]  auto_tpmeta_sink_in_bits_rawData_3,
  input  [41:0]  auto_tpmeta_sink_in_bits_rawData_4,
  input  [41:0]  auto_tpmeta_sink_in_bits_rawData_5,
  input  [41:0]  auto_tpmeta_sink_in_bits_rawData_6,
  input  [41:0]  auto_tpmeta_sink_in_bits_rawData_7,
  input  [41:0]  auto_tpmeta_sink_in_bits_rawData_8,
  input  [41:0]  auto_tpmeta_sink_in_bits_rawData_9,
  input  [41:0]  auto_tpmeta_sink_in_bits_rawData_10,
  input  [41:0]  auto_tpmeta_sink_in_bits_rawData_11,
  input          auto_tpmeta_source_out_ready,
  output         auto_tpmeta_source_out_valid,
  output [5:0]   auto_tpmeta_source_out_bits_hartid,
  output [9:0]   auto_tpmeta_source_out_bits_set,
  output [3:0]   auto_tpmeta_source_out_bits_way,
  output         auto_tpmeta_source_out_bits_wmode,
  output [41:0]  auto_tpmeta_source_out_bits_rawData_0,
  output [41:0]  auto_tpmeta_source_out_bits_rawData_1,
  output [41:0]  auto_tpmeta_source_out_bits_rawData_2,
  output [41:0]  auto_tpmeta_source_out_bits_rawData_3,
  output [41:0]  auto_tpmeta_source_out_bits_rawData_4,
  output [41:0]  auto_tpmeta_source_out_bits_rawData_5,
  output [41:0]  auto_tpmeta_source_out_bits_rawData_6,
  output [41:0]  auto_tpmeta_source_out_bits_rawData_7,
  output [41:0]  auto_tpmeta_source_out_bits_rawData_8,
  output [41:0]  auto_tpmeta_source_out_bits_rawData_9,
  output [41:0]  auto_tpmeta_source_out_bits_rawData_10,
  output [41:0]  auto_tpmeta_source_out_bits_rawData_11,
  output         auto_in_3_a_ready,
  input          auto_in_3_a_valid,
  input  [3:0]   auto_in_3_a_bits_opcode,
  input  [2:0]   auto_in_3_a_bits_param,
  input  [2:0]   auto_in_3_a_bits_size,
  input  [6:0]   auto_in_3_a_bits_source,
  input  [47:0]  auto_in_3_a_bits_address,
  input  [4:0]   auto_in_3_a_bits_user_reqSource,
  input  [1:0]   auto_in_3_a_bits_user_alias,
  input  [43:0]  auto_in_3_a_bits_user_vaddr,
  input          auto_in_3_a_bits_user_needHint,
  input          auto_in_3_a_bits_echo_isKeyword,
  input  [31:0]  auto_in_3_a_bits_mask,
  input  [255:0] auto_in_3_a_bits_data,
  input          auto_in_3_a_bits_corrupt,
  input          auto_in_3_b_ready,
  output         auto_in_3_b_valid,
  output [2:0]   auto_in_3_b_bits_opcode,
  output [1:0]   auto_in_3_b_bits_param,
  output [2:0]   auto_in_3_b_bits_size,
  output [6:0]   auto_in_3_b_bits_source,
  output [47:0]  auto_in_3_b_bits_address,
  output [31:0]  auto_in_3_b_bits_mask,
  output [255:0] auto_in_3_b_bits_data,
  output         auto_in_3_b_bits_corrupt,
  output         auto_in_3_c_ready,
  input          auto_in_3_c_valid,
  input  [2:0]   auto_in_3_c_bits_opcode,
  input  [2:0]   auto_in_3_c_bits_param,
  input  [2:0]   auto_in_3_c_bits_size,
  input  [6:0]   auto_in_3_c_bits_source,
  input  [47:0]  auto_in_3_c_bits_address,
  input  [4:0]   auto_in_3_c_bits_user_reqSource,
  input  [1:0]   auto_in_3_c_bits_user_alias,
  input  [43:0]  auto_in_3_c_bits_user_vaddr,
  input          auto_in_3_c_bits_user_needHint,
  input          auto_in_3_c_bits_echo_isKeyword,
  input  [255:0] auto_in_3_c_bits_data,
  input          auto_in_3_c_bits_corrupt,
  input          auto_in_3_d_ready,
  output         auto_in_3_d_valid,
  output [3:0]   auto_in_3_d_bits_opcode,
  output [1:0]   auto_in_3_d_bits_param,
  output [2:0]   auto_in_3_d_bits_size,
  output [6:0]   auto_in_3_d_bits_source,
  output [7:0]   auto_in_3_d_bits_sink,
  output         auto_in_3_d_bits_denied,
  output         auto_in_3_d_bits_echo_isKeyword,
  output [255:0] auto_in_3_d_bits_data,
  output         auto_in_3_d_bits_corrupt,
  output         auto_in_3_e_ready,
  input          auto_in_3_e_valid,
  input  [7:0]   auto_in_3_e_bits_sink,
  output         auto_in_2_a_ready,
  input          auto_in_2_a_valid,
  input  [3:0]   auto_in_2_a_bits_opcode,
  input  [2:0]   auto_in_2_a_bits_param,
  input  [2:0]   auto_in_2_a_bits_size,
  input  [6:0]   auto_in_2_a_bits_source,
  input  [47:0]  auto_in_2_a_bits_address,
  input  [4:0]   auto_in_2_a_bits_user_reqSource,
  input  [1:0]   auto_in_2_a_bits_user_alias,
  input  [43:0]  auto_in_2_a_bits_user_vaddr,
  input          auto_in_2_a_bits_user_needHint,
  input          auto_in_2_a_bits_echo_isKeyword,
  input  [31:0]  auto_in_2_a_bits_mask,
  input  [255:0] auto_in_2_a_bits_data,
  input          auto_in_2_a_bits_corrupt,
  input          auto_in_2_b_ready,
  output         auto_in_2_b_valid,
  output [2:0]   auto_in_2_b_bits_opcode,
  output [1:0]   auto_in_2_b_bits_param,
  output [2:0]   auto_in_2_b_bits_size,
  output [6:0]   auto_in_2_b_bits_source,
  output [47:0]  auto_in_2_b_bits_address,
  output [31:0]  auto_in_2_b_bits_mask,
  output [255:0] auto_in_2_b_bits_data,
  output         auto_in_2_b_bits_corrupt,
  output         auto_in_2_c_ready,
  input          auto_in_2_c_valid,
  input  [2:0]   auto_in_2_c_bits_opcode,
  input  [2:0]   auto_in_2_c_bits_param,
  input  [2:0]   auto_in_2_c_bits_size,
  input  [6:0]   auto_in_2_c_bits_source,
  input  [47:0]  auto_in_2_c_bits_address,
  input  [4:0]   auto_in_2_c_bits_user_reqSource,
  input  [1:0]   auto_in_2_c_bits_user_alias,
  input  [43:0]  auto_in_2_c_bits_user_vaddr,
  input          auto_in_2_c_bits_user_needHint,
  input          auto_in_2_c_bits_echo_isKeyword,
  input  [255:0] auto_in_2_c_bits_data,
  input          auto_in_2_c_bits_corrupt,
  input          auto_in_2_d_ready,
  output         auto_in_2_d_valid,
  output [3:0]   auto_in_2_d_bits_opcode,
  output [1:0]   auto_in_2_d_bits_param,
  output [2:0]   auto_in_2_d_bits_size,
  output [6:0]   auto_in_2_d_bits_source,
  output [7:0]   auto_in_2_d_bits_sink,
  output         auto_in_2_d_bits_denied,
  output         auto_in_2_d_bits_echo_isKeyword,
  output [255:0] auto_in_2_d_bits_data,
  output         auto_in_2_d_bits_corrupt,
  output         auto_in_2_e_ready,
  input          auto_in_2_e_valid,
  input  [7:0]   auto_in_2_e_bits_sink,
  output         auto_in_1_a_ready,
  input          auto_in_1_a_valid,
  input  [3:0]   auto_in_1_a_bits_opcode,
  input  [2:0]   auto_in_1_a_bits_param,
  input  [2:0]   auto_in_1_a_bits_size,
  input  [6:0]   auto_in_1_a_bits_source,
  input  [47:0]  auto_in_1_a_bits_address,
  input  [4:0]   auto_in_1_a_bits_user_reqSource,
  input  [1:0]   auto_in_1_a_bits_user_alias,
  input  [43:0]  auto_in_1_a_bits_user_vaddr,
  input          auto_in_1_a_bits_user_needHint,
  input          auto_in_1_a_bits_echo_isKeyword,
  input  [31:0]  auto_in_1_a_bits_mask,
  input  [255:0] auto_in_1_a_bits_data,
  input          auto_in_1_a_bits_corrupt,
  input          auto_in_1_b_ready,
  output         auto_in_1_b_valid,
  output [2:0]   auto_in_1_b_bits_opcode,
  output [1:0]   auto_in_1_b_bits_param,
  output [2:0]   auto_in_1_b_bits_size,
  output [6:0]   auto_in_1_b_bits_source,
  output [47:0]  auto_in_1_b_bits_address,
  output [31:0]  auto_in_1_b_bits_mask,
  output [255:0] auto_in_1_b_bits_data,
  output         auto_in_1_b_bits_corrupt,
  output         auto_in_1_c_ready,
  input          auto_in_1_c_valid,
  input  [2:0]   auto_in_1_c_bits_opcode,
  input  [2:0]   auto_in_1_c_bits_param,
  input  [2:0]   auto_in_1_c_bits_size,
  input  [6:0]   auto_in_1_c_bits_source,
  input  [47:0]  auto_in_1_c_bits_address,
  input  [4:0]   auto_in_1_c_bits_user_reqSource,
  input  [1:0]   auto_in_1_c_bits_user_alias,
  input  [43:0]  auto_in_1_c_bits_user_vaddr,
  input          auto_in_1_c_bits_user_needHint,
  input          auto_in_1_c_bits_echo_isKeyword,
  input  [255:0] auto_in_1_c_bits_data,
  input          auto_in_1_c_bits_corrupt,
  input          auto_in_1_d_ready,
  output         auto_in_1_d_valid,
  output [3:0]   auto_in_1_d_bits_opcode,
  output [1:0]   auto_in_1_d_bits_param,
  output [2:0]   auto_in_1_d_bits_size,
  output [6:0]   auto_in_1_d_bits_source,
  output [7:0]   auto_in_1_d_bits_sink,
  output         auto_in_1_d_bits_denied,
  output         auto_in_1_d_bits_echo_isKeyword,
  output [255:0] auto_in_1_d_bits_data,
  output         auto_in_1_d_bits_corrupt,
  output         auto_in_1_e_ready,
  input          auto_in_1_e_valid,
  input  [7:0]   auto_in_1_e_bits_sink,
  output         auto_in_0_a_ready,
  input          auto_in_0_a_valid,
  input  [3:0]   auto_in_0_a_bits_opcode,
  input  [2:0]   auto_in_0_a_bits_param,
  input  [2:0]   auto_in_0_a_bits_size,
  input  [6:0]   auto_in_0_a_bits_source,
  input  [47:0]  auto_in_0_a_bits_address,
  input  [4:0]   auto_in_0_a_bits_user_reqSource,
  input  [1:0]   auto_in_0_a_bits_user_alias,
  input  [43:0]  auto_in_0_a_bits_user_vaddr,
  input          auto_in_0_a_bits_user_needHint,
  input          auto_in_0_a_bits_echo_isKeyword,
  input  [31:0]  auto_in_0_a_bits_mask,
  input  [255:0] auto_in_0_a_bits_data,
  input          auto_in_0_a_bits_corrupt,
  input          auto_in_0_b_ready,
  output         auto_in_0_b_valid,
  output [2:0]   auto_in_0_b_bits_opcode,
  output [1:0]   auto_in_0_b_bits_param,
  output [2:0]   auto_in_0_b_bits_size,
  output [6:0]   auto_in_0_b_bits_source,
  output [47:0]  auto_in_0_b_bits_address,
  output [31:0]  auto_in_0_b_bits_mask,
  output [255:0] auto_in_0_b_bits_data,
  output         auto_in_0_b_bits_corrupt,
  output         auto_in_0_c_ready,
  input          auto_in_0_c_valid,
  input  [2:0]   auto_in_0_c_bits_opcode,
  input  [2:0]   auto_in_0_c_bits_param,
  input  [2:0]   auto_in_0_c_bits_size,
  input  [6:0]   auto_in_0_c_bits_source,
  input  [47:0]  auto_in_0_c_bits_address,
  input  [4:0]   auto_in_0_c_bits_user_reqSource,
  input  [1:0]   auto_in_0_c_bits_user_alias,
  input  [43:0]  auto_in_0_c_bits_user_vaddr,
  input          auto_in_0_c_bits_user_needHint,
  input          auto_in_0_c_bits_echo_isKeyword,
  input  [255:0] auto_in_0_c_bits_data,
  input          auto_in_0_c_bits_corrupt,
  input          auto_in_0_d_ready,
  output         auto_in_0_d_valid,
  output [3:0]   auto_in_0_d_bits_opcode,
  output [1:0]   auto_in_0_d_bits_param,
  output [2:0]   auto_in_0_d_bits_size,
  output [6:0]   auto_in_0_d_bits_source,
  output [7:0]   auto_in_0_d_bits_sink,
  output         auto_in_0_d_bits_denied,
  output         auto_in_0_d_bits_echo_isKeyword,
  output [255:0] auto_in_0_d_bits_data,
  output         auto_in_0_d_bits_corrupt,
  output         auto_in_0_e_ready,
  input          auto_in_0_e_valid,
  input  [7:0]   auto_in_0_e_bits_sink,
  input          auto_out_3_a_ready,
  output         auto_out_3_a_valid,
  output [3:0]   auto_out_3_a_bits_opcode,
  output [2:0]   auto_out_3_a_bits_param,
  output [2:0]   auto_out_3_a_bits_size,
  output [7:0]   auto_out_3_a_bits_source,
  output [47:0]  auto_out_3_a_bits_address,
  output [4:0]   auto_out_3_a_bits_user_reqSource,
  output         auto_out_3_a_bits_echo_blockisdirty,
  output [31:0]  auto_out_3_a_bits_mask,
  output [255:0] auto_out_3_a_bits_data,
  output         auto_out_3_a_bits_corrupt,
  output         auto_out_3_b_ready,
  input          auto_out_3_b_valid,
  input  [2:0]   auto_out_3_b_bits_opcode,
  input  [1:0]   auto_out_3_b_bits_param,
  input  [2:0]   auto_out_3_b_bits_size,
  input  [7:0]   auto_out_3_b_bits_source,
  input  [47:0]  auto_out_3_b_bits_address,
  input  [31:0]  auto_out_3_b_bits_mask,
  input  [255:0] auto_out_3_b_bits_data,
  input          auto_out_3_b_bits_corrupt,
  input          auto_out_3_c_ready,
  output         auto_out_3_c_valid,
  output [2:0]   auto_out_3_c_bits_opcode,
  output [2:0]   auto_out_3_c_bits_param,
  output [2:0]   auto_out_3_c_bits_size,
  output [7:0]   auto_out_3_c_bits_source,
  output [47:0]  auto_out_3_c_bits_address,
  output [4:0]   auto_out_3_c_bits_user_reqSource,
  output         auto_out_3_c_bits_echo_blockisdirty,
  output [255:0] auto_out_3_c_bits_data,
  output         auto_out_3_c_bits_corrupt,
  output         auto_out_3_d_ready,
  input          auto_out_3_d_valid,
  input  [3:0]   auto_out_3_d_bits_opcode,
  input  [1:0]   auto_out_3_d_bits_param,
  input  [2:0]   auto_out_3_d_bits_size,
  input  [7:0]   auto_out_3_d_bits_source,
  input  [3:0]   auto_out_3_d_bits_sink,
  input          auto_out_3_d_bits_denied,
  input          auto_out_3_d_bits_echo_blockisdirty,
  input  [255:0] auto_out_3_d_bits_data,
  input          auto_out_3_d_bits_corrupt,
  input          auto_out_3_e_ready,
  output         auto_out_3_e_valid,
  output [3:0]   auto_out_3_e_bits_sink,
  input          auto_out_2_a_ready,
  output         auto_out_2_a_valid,
  output [3:0]   auto_out_2_a_bits_opcode,
  output [2:0]   auto_out_2_a_bits_param,
  output [2:0]   auto_out_2_a_bits_size,
  output [7:0]   auto_out_2_a_bits_source,
  output [47:0]  auto_out_2_a_bits_address,
  output [4:0]   auto_out_2_a_bits_user_reqSource,
  output         auto_out_2_a_bits_echo_blockisdirty,
  output [31:0]  auto_out_2_a_bits_mask,
  output [255:0] auto_out_2_a_bits_data,
  output         auto_out_2_a_bits_corrupt,
  output         auto_out_2_b_ready,
  input          auto_out_2_b_valid,
  input  [2:0]   auto_out_2_b_bits_opcode,
  input  [1:0]   auto_out_2_b_bits_param,
  input  [2:0]   auto_out_2_b_bits_size,
  input  [7:0]   auto_out_2_b_bits_source,
  input  [47:0]  auto_out_2_b_bits_address,
  input  [31:0]  auto_out_2_b_bits_mask,
  input  [255:0] auto_out_2_b_bits_data,
  input          auto_out_2_b_bits_corrupt,
  input          auto_out_2_c_ready,
  output         auto_out_2_c_valid,
  output [2:0]   auto_out_2_c_bits_opcode,
  output [2:0]   auto_out_2_c_bits_param,
  output [2:0]   auto_out_2_c_bits_size,
  output [7:0]   auto_out_2_c_bits_source,
  output [47:0]  auto_out_2_c_bits_address,
  output [4:0]   auto_out_2_c_bits_user_reqSource,
  output         auto_out_2_c_bits_echo_blockisdirty,
  output [255:0] auto_out_2_c_bits_data,
  output         auto_out_2_c_bits_corrupt,
  output         auto_out_2_d_ready,
  input          auto_out_2_d_valid,
  input  [3:0]   auto_out_2_d_bits_opcode,
  input  [1:0]   auto_out_2_d_bits_param,
  input  [2:0]   auto_out_2_d_bits_size,
  input  [7:0]   auto_out_2_d_bits_source,
  input  [3:0]   auto_out_2_d_bits_sink,
  input          auto_out_2_d_bits_denied,
  input          auto_out_2_d_bits_echo_blockisdirty,
  input  [255:0] auto_out_2_d_bits_data,
  input          auto_out_2_d_bits_corrupt,
  input          auto_out_2_e_ready,
  output         auto_out_2_e_valid,
  output [3:0]   auto_out_2_e_bits_sink,
  input          auto_out_1_a_ready,
  output         auto_out_1_a_valid,
  output [3:0]   auto_out_1_a_bits_opcode,
  output [2:0]   auto_out_1_a_bits_param,
  output [2:0]   auto_out_1_a_bits_size,
  output [7:0]   auto_out_1_a_bits_source,
  output [47:0]  auto_out_1_a_bits_address,
  output [4:0]   auto_out_1_a_bits_user_reqSource,
  output         auto_out_1_a_bits_echo_blockisdirty,
  output [31:0]  auto_out_1_a_bits_mask,
  output [255:0] auto_out_1_a_bits_data,
  output         auto_out_1_a_bits_corrupt,
  output         auto_out_1_b_ready,
  input          auto_out_1_b_valid,
  input  [2:0]   auto_out_1_b_bits_opcode,
  input  [1:0]   auto_out_1_b_bits_param,
  input  [2:0]   auto_out_1_b_bits_size,
  input  [7:0]   auto_out_1_b_bits_source,
  input  [47:0]  auto_out_1_b_bits_address,
  input  [31:0]  auto_out_1_b_bits_mask,
  input  [255:0] auto_out_1_b_bits_data,
  input          auto_out_1_b_bits_corrupt,
  input          auto_out_1_c_ready,
  output         auto_out_1_c_valid,
  output [2:0]   auto_out_1_c_bits_opcode,
  output [2:0]   auto_out_1_c_bits_param,
  output [2:0]   auto_out_1_c_bits_size,
  output [7:0]   auto_out_1_c_bits_source,
  output [47:0]  auto_out_1_c_bits_address,
  output [4:0]   auto_out_1_c_bits_user_reqSource,
  output         auto_out_1_c_bits_echo_blockisdirty,
  output [255:0] auto_out_1_c_bits_data,
  output         auto_out_1_c_bits_corrupt,
  output         auto_out_1_d_ready,
  input          auto_out_1_d_valid,
  input  [3:0]   auto_out_1_d_bits_opcode,
  input  [1:0]   auto_out_1_d_bits_param,
  input  [2:0]   auto_out_1_d_bits_size,
  input  [7:0]   auto_out_1_d_bits_source,
  input  [3:0]   auto_out_1_d_bits_sink,
  input          auto_out_1_d_bits_denied,
  input          auto_out_1_d_bits_echo_blockisdirty,
  input  [255:0] auto_out_1_d_bits_data,
  input          auto_out_1_d_bits_corrupt,
  input          auto_out_1_e_ready,
  output         auto_out_1_e_valid,
  output [3:0]   auto_out_1_e_bits_sink,
  input          auto_out_0_a_ready,
  output         auto_out_0_a_valid,
  output [3:0]   auto_out_0_a_bits_opcode,
  output [2:0]   auto_out_0_a_bits_param,
  output [2:0]   auto_out_0_a_bits_size,
  output [7:0]   auto_out_0_a_bits_source,
  output [47:0]  auto_out_0_a_bits_address,
  output [4:0]   auto_out_0_a_bits_user_reqSource,
  output         auto_out_0_a_bits_echo_blockisdirty,
  output [31:0]  auto_out_0_a_bits_mask,
  output [255:0] auto_out_0_a_bits_data,
  output         auto_out_0_a_bits_corrupt,
  output         auto_out_0_b_ready,
  input          auto_out_0_b_valid,
  input  [2:0]   auto_out_0_b_bits_opcode,
  input  [1:0]   auto_out_0_b_bits_param,
  input  [2:0]   auto_out_0_b_bits_size,
  input  [7:0]   auto_out_0_b_bits_source,
  input  [47:0]  auto_out_0_b_bits_address,
  input  [31:0]  auto_out_0_b_bits_mask,
  input  [255:0] auto_out_0_b_bits_data,
  input          auto_out_0_b_bits_corrupt,
  input          auto_out_0_c_ready,
  output         auto_out_0_c_valid,
  output [2:0]   auto_out_0_c_bits_opcode,
  output [2:0]   auto_out_0_c_bits_param,
  output [2:0]   auto_out_0_c_bits_size,
  output [7:0]   auto_out_0_c_bits_source,
  output [47:0]  auto_out_0_c_bits_address,
  output [4:0]   auto_out_0_c_bits_user_reqSource,
  output         auto_out_0_c_bits_echo_blockisdirty,
  output [255:0] auto_out_0_c_bits_data,
  output         auto_out_0_c_bits_corrupt,
  output         auto_out_0_d_ready,
  input          auto_out_0_d_valid,
  input  [3:0]   auto_out_0_d_bits_opcode,
  input  [1:0]   auto_out_0_d_bits_param,
  input  [2:0]   auto_out_0_d_bits_size,
  input  [7:0]   auto_out_0_d_bits_source,
  input  [3:0]   auto_out_0_d_bits_sink,
  input          auto_out_0_d_bits_denied,
  input          auto_out_0_d_bits_echo_blockisdirty,
  input  [255:0] auto_out_0_d_bits_data,
  input          auto_out_0_d_bits_corrupt,
  input          auto_out_0_e_ready,
  output         auto_out_0_e_valid,
  output [3:0]   auto_out_0_e_bits_sink,
  input  [63:0]  auto_pf_recv_in_addr,
  input  [4:0]   auto_pf_recv_in_pf_source,
  input          auto_pf_recv_in_addr_valid,
  input  [5:0]   io_hartId,
  input          io_pfCtrlFromCore_l2_pf_master_en,
  input          io_pfCtrlFromCore_l2_pf_recv_en,
  input          io_pfCtrlFromCore_l2_pbop_en,
  input          io_pfCtrlFromCore_l2_vbop_en,
  input          io_pfCtrlFromCore_l2_tp_en,
  input  [9:0]   io_pfCtrlFromCore_l2_pf_delay_latency,
  output         io_l2_hint_valid,
  output [31:0]  io_l2_hint_bits_sourceId,
  output         io_l2_hint_bits_isKeyword,
  output         io_l2_tlb_req_req_valid,
  output [49:0]  io_l2_tlb_req_req_bits_vaddr,
  output [2:0]   io_l2_tlb_req_req_bits_cmd,
  output         io_l2_tlb_req_req_bits_isPrefetch,
  output         io_l2_tlb_req_req_bits_kill,
  output         io_l2_tlb_req_req_bits_no_translate,
  input          io_l2_tlb_req_resp_valid,
  input  [47:0]  io_l2_tlb_req_resp_bits_paddr_0,
  input  [1:0]   io_l2_tlb_req_resp_bits_pbmt,
  input          io_l2_tlb_req_resp_bits_miss,
  input          io_l2_tlb_req_resp_bits_excp_0_gpf_ld,
  input          io_l2_tlb_req_resp_bits_excp_0_pf_ld,
  input          io_l2_tlb_req_resp_bits_excp_0_af_ld,
  input          io_l2_tlb_req_pmp_resp_ld,
  input          io_l2_tlb_req_pmp_resp_mmio,
  output         io_l2Miss,
  output         io_error_valid,
  output [45:0]  io_error_address,
  input          io_dft_ram_hold,
  input          io_dft_ram_bypass,
  input          io_dft_ram_bp_clken,
  input          io_dft_ram_aux_clk,
  input          io_dft_ram_aux_ckbp,
  input          io_dft_ram_mcp_hold,
  input          io_dft_cgen,
  output [5:0]   io_perf_1_value,
  output [5:0]   io_perf_2_value,
  output [5:0]   io_perf_3_value,
  output [5:0]   io_perf_4_value,
  output [5:0]   io_perf_5_value,
  output [5:0]   io_perf_6_value,
  output [5:0]   io_perf_7_value,
  output [5:0]   io_perf_8_value,
  output [5:0]   io_perf_9_value,
  output [5:0]   io_perf_10_value,
  output [5:0]   io_perf_11_value,
  output [5:0]   io_perf_12_value,
  output [5:0]   io_perf_13_value,
  output [5:0]   io_perf_14_value,
  output [5:0]   io_perf_15_value,
  output [5:0]   io_perf_16_value,
  output [5:0]   io_perf_17_value,
  output [5:0]   io_perf_18_value,
  output [5:0]   io_perf_19_value,
  output [5:0]   io_perf_20_value,
  output [5:0]   io_perf_21_value,
  output [5:0]   io_perf_22_value,
  output [5:0]   io_perf_23_value,
  output [5:0]   io_perf_24_value,
  output [5:0]   io_perf_25_value,
  output [5:0]   io_perf_26_value,
  output [5:0]   io_perf_27_value,
  output [5:0]   io_perf_28_value,
  output [5:0]   io_perf_29_value,
  output [5:0]   io_perf_30_value,
  output [5:0]   io_perf_31_value,
  output [5:0]   io_perf_32_value,
  output [5:0]   io_perf_33_value,
  output [5:0]   io_perf_34_value,
  output [5:0]   io_perf_35_value,
  output [5:0]   io_perf_36_value,
  output [5:0]   io_perf_37_value,
  output [5:0]   io_perf_38_value,
  output [5:0]   io_perf_39_value,
  output [5:0]   io_perf_40_value,
  output [5:0]   io_perf_41_value,
  output [5:0]   io_perf_42_value,
  output [5:0]   io_perf_43_value,
  output [5:0]   io_perf_44_value,
  output [5:0]   io_perf_45_value,
  output [5:0]   io_perf_46_value,
  output [5:0]   io_perf_47_value,
  output [5:0]   io_perf_48_value,
  output [5:0]   io_perf_49_value,
  output [5:0]   io_perf_50_value,
  output [5:0]   io_perf_51_value,
  output [5:0]   io_perf_52_value,
  output [5:0]   io_perf_53_value,
  output [5:0]   io_perf_54_value,
  output [5:0]   io_perf_55_value,
  output [5:0]   io_perf_56_value,
  output [5:0]   io_perf_57_value,
  output [5:0]   io_perf_58_value,
  output [5:0]   io_perf_59_value,
  output [5:0]   io_perf_60_value,
  output [5:0]   io_perf_61_value,
  output [5:0]   io_perf_62_value,
  output [5:0]   io_perf_63_value,
  output [5:0]   io_perf_64_value,
  output [5:0]   io_perf_65_value,
  output [5:0]   io_perf_66_value,
  output [5:0]   io_perf_67_value,
  output [5:0]   io_perf_68_value
);

  wire [136:0] childBd_8_outdata;
  wire         childBd_8_ack;
  wire [103:0] childBd_7_outdata;
  wire         childBd_7_ack;
  wire [136:0] childBd_6_outdata;
  wire         childBd_6_ack;
  wire [103:0] childBd_5_outdata;
  wire         childBd_5_ack;
  wire [136:0] childBd_4_outdata;
  wire         childBd_4_ack;
  wire [103:0] childBd_3_outdata;
  wire         childBd_3_ack;
  wire [136:0] childBd_2_outdata;
  wire         childBd_2_ack;
  wire [103:0] childBd_1_outdata;
  wire         childBd_1_ack;
  wire [131:0] childBd_outdata;
  wire         childBd_ack;
  reg          l1HintArb_io_out_ready_REG;
  wire         prefetchReqsReady_3;
  wire         releaseSourceD_3;
  wire         prefetchReqsReady_2;
  wire         releaseSourceD_2;
  wire         prefetchReqsReady_1;
  wire         releaseSourceD_1;
  wire         prefetchReqsReady_0;
  wire         releaseSourceD_0;
  wire [5:0]   _l2MbistIntf_toPipeline_0_array;
  wire         _l2MbistIntf_toPipeline_0_all;
  wire         _l2MbistIntf_toPipeline_0_req;
  wire         _l2MbistIntf_toPipeline_0_writeen;
  wire [7:0]   _l2MbistIntf_toPipeline_0_be;
  wire [12:0]  _l2MbistIntf_toPipeline_0_addr;
  wire [136:0] _l2MbistIntf_toPipeline_0_indata;
  wire         _l2MbistIntf_toPipeline_0_readen;
  wire [12:0]  _l2MbistIntf_toPipeline_0_addr_rd;
  wire         _mbistPl_mbist_ack;
  wire [136:0] _mbistPl_mbist_outdata;
  wire         _l1HintArb_io_in_0_ready;
  wire         _l1HintArb_io_in_1_ready;
  wire         _l1HintArb_io_in_2_ready;
  wire         _l1HintArb_io_in_3_ready;
  wire         _l1HintArb_io_out_valid;
  wire [31:0]  _l1HintArb_io_out_bits_sourceId;
  wire [1:0]   _l1HintArb_io_chosen;
  wire         _l2ECCArb_io_out_valid;
  wire         _l2ECCArb_io_out_bits_valid;
  wire         _resp_pipeline_3_io_in_ready;
  wire         _resp_pipeline_3_io_out_valid;
  wire         _train_pipeline_3_io_out_valid;
  wire [32:0]  _train_pipeline_3_io_out_bits_tag;
  wire [8:0]   _train_pipeline_3_io_out_bits_set;
  wire         _train_pipeline_3_io_out_bits_needT;
  wire [6:0]   _train_pipeline_3_io_out_bits_source;
  wire [43:0]  _train_pipeline_3_io_out_bits_vaddr;
  wire [4:0]   _train_pipeline_3_io_out_bits_reqsource;
  wire [47:0]  _slices_3_io_in_b_bits_address;
  wire         _slices_3_io_in_d_valid;
  wire         _slices_3_io_l1Hint_valid;
  wire [31:0]  _slices_3_io_l1Hint_bits_sourceId;
  wire         _slices_3_io_l1Hint_bits_isKeyword;
  wire         _slices_3_io_prefetch_train_valid;
  wire [32:0]  _slices_3_io_prefetch_train_bits_tag;
  wire [8:0]   _slices_3_io_prefetch_train_bits_set;
  wire         _slices_3_io_prefetch_train_bits_needT;
  wire [6:0]   _slices_3_io_prefetch_train_bits_source;
  wire [43:0]  _slices_3_io_prefetch_train_bits_vaddr;
  wire         _slices_3_io_prefetch_train_bits_hit;
  wire         _slices_3_io_prefetch_train_bits_prefetched;
  wire [2:0]   _slices_3_io_prefetch_train_bits_pfsource;
  wire [4:0]   _slices_3_io_prefetch_train_bits_reqsource;
  wire         _slices_3_io_prefetch_req_ready;
  wire         _slices_3_io_prefetch_resp_valid;
  wire         _slices_3_io_error_valid;
  wire         _slices_3_io_error_bits_valid;
  wire [45:0]  _slices_3_io_error_bits_address;
  wire         _slices_3_io_l2Miss;
  wire [47:0]  _slices_3_io_out_a_bits_address;
  wire [47:0]  _slices_3_io_out_c_bits_address;
  wire [5:0]   _slices_3_io_perf_0_value;
  wire [5:0]   _slices_3_io_perf_1_value;
  wire [5:0]   _slices_3_io_perf_3_value;
  wire [5:0]   _slices_3_io_perf_4_value;
  wire [5:0]   _slices_3_io_perf_5_value;
  wire [5:0]   _slices_3_io_perf_6_value;
  wire [5:0]   _slices_3_io_perf_7_value;
  wire [5:0]   _slices_3_io_perf_8_value;
  wire [5:0]   _slices_3_io_perf_9_value;
  wire [5:0]   _slices_3_io_perf_10_value;
  wire [5:0]   _slices_3_io_perf_11_value;
  wire [5:0]   _slices_3_io_perf_12_value;
  wire [5:0]   _slices_3_io_perf_13_value;
  wire [5:0]   _slices_3_io_perf_14_value;
  wire [5:0]   _slices_3_io_perf_15_value;
  wire [5:0]   _slices_3_io_perf_16_value;
  wire         _resp_pipeline_2_io_in_ready;
  wire         _resp_pipeline_2_io_out_valid;
  wire         _train_pipeline_2_io_out_valid;
  wire [32:0]  _train_pipeline_2_io_out_bits_tag;
  wire [8:0]   _train_pipeline_2_io_out_bits_set;
  wire         _train_pipeline_2_io_out_bits_needT;
  wire [6:0]   _train_pipeline_2_io_out_bits_source;
  wire [43:0]  _train_pipeline_2_io_out_bits_vaddr;
  wire [4:0]   _train_pipeline_2_io_out_bits_reqsource;
  wire [47:0]  _slices_2_io_in_b_bits_address;
  wire         _slices_2_io_in_d_valid;
  wire         _slices_2_io_l1Hint_valid;
  wire [31:0]  _slices_2_io_l1Hint_bits_sourceId;
  wire         _slices_2_io_l1Hint_bits_isKeyword;
  wire         _slices_2_io_prefetch_train_valid;
  wire [32:0]  _slices_2_io_prefetch_train_bits_tag;
  wire [8:0]   _slices_2_io_prefetch_train_bits_set;
  wire         _slices_2_io_prefetch_train_bits_needT;
  wire [6:0]   _slices_2_io_prefetch_train_bits_source;
  wire [43:0]  _slices_2_io_prefetch_train_bits_vaddr;
  wire         _slices_2_io_prefetch_train_bits_hit;
  wire         _slices_2_io_prefetch_train_bits_prefetched;
  wire [2:0]   _slices_2_io_prefetch_train_bits_pfsource;
  wire [4:0]   _slices_2_io_prefetch_train_bits_reqsource;
  wire         _slices_2_io_prefetch_req_ready;
  wire         _slices_2_io_prefetch_resp_valid;
  wire         _slices_2_io_error_valid;
  wire         _slices_2_io_error_bits_valid;
  wire [45:0]  _slices_2_io_error_bits_address;
  wire         _slices_2_io_l2Miss;
  wire [47:0]  _slices_2_io_out_a_bits_address;
  wire [47:0]  _slices_2_io_out_c_bits_address;
  wire [5:0]   _slices_2_io_perf_0_value;
  wire [5:0]   _slices_2_io_perf_1_value;
  wire [5:0]   _slices_2_io_perf_3_value;
  wire [5:0]   _slices_2_io_perf_4_value;
  wire [5:0]   _slices_2_io_perf_5_value;
  wire [5:0]   _slices_2_io_perf_6_value;
  wire [5:0]   _slices_2_io_perf_7_value;
  wire [5:0]   _slices_2_io_perf_8_value;
  wire [5:0]   _slices_2_io_perf_9_value;
  wire [5:0]   _slices_2_io_perf_10_value;
  wire [5:0]   _slices_2_io_perf_11_value;
  wire [5:0]   _slices_2_io_perf_12_value;
  wire [5:0]   _slices_2_io_perf_13_value;
  wire [5:0]   _slices_2_io_perf_14_value;
  wire [5:0]   _slices_2_io_perf_15_value;
  wire [5:0]   _slices_2_io_perf_16_value;
  wire         _resp_pipeline_1_io_in_ready;
  wire         _resp_pipeline_1_io_out_valid;
  wire         _train_pipeline_1_io_out_valid;
  wire [32:0]  _train_pipeline_1_io_out_bits_tag;
  wire [8:0]   _train_pipeline_1_io_out_bits_set;
  wire         _train_pipeline_1_io_out_bits_needT;
  wire [6:0]   _train_pipeline_1_io_out_bits_source;
  wire [43:0]  _train_pipeline_1_io_out_bits_vaddr;
  wire [4:0]   _train_pipeline_1_io_out_bits_reqsource;
  wire [47:0]  _slices_1_io_in_b_bits_address;
  wire         _slices_1_io_in_d_valid;
  wire         _slices_1_io_l1Hint_valid;
  wire [31:0]  _slices_1_io_l1Hint_bits_sourceId;
  wire         _slices_1_io_l1Hint_bits_isKeyword;
  wire         _slices_1_io_prefetch_train_valid;
  wire [32:0]  _slices_1_io_prefetch_train_bits_tag;
  wire [8:0]   _slices_1_io_prefetch_train_bits_set;
  wire         _slices_1_io_prefetch_train_bits_needT;
  wire [6:0]   _slices_1_io_prefetch_train_bits_source;
  wire [43:0]  _slices_1_io_prefetch_train_bits_vaddr;
  wire         _slices_1_io_prefetch_train_bits_hit;
  wire         _slices_1_io_prefetch_train_bits_prefetched;
  wire [2:0]   _slices_1_io_prefetch_train_bits_pfsource;
  wire [4:0]   _slices_1_io_prefetch_train_bits_reqsource;
  wire         _slices_1_io_prefetch_req_ready;
  wire         _slices_1_io_prefetch_resp_valid;
  wire         _slices_1_io_error_valid;
  wire         _slices_1_io_error_bits_valid;
  wire [45:0]  _slices_1_io_error_bits_address;
  wire         _slices_1_io_l2Miss;
  wire [47:0]  _slices_1_io_out_a_bits_address;
  wire [47:0]  _slices_1_io_out_c_bits_address;
  wire [5:0]   _slices_1_io_perf_0_value;
  wire [5:0]   _slices_1_io_perf_1_value;
  wire [5:0]   _slices_1_io_perf_3_value;
  wire [5:0]   _slices_1_io_perf_4_value;
  wire [5:0]   _slices_1_io_perf_5_value;
  wire [5:0]   _slices_1_io_perf_6_value;
  wire [5:0]   _slices_1_io_perf_7_value;
  wire [5:0]   _slices_1_io_perf_8_value;
  wire [5:0]   _slices_1_io_perf_9_value;
  wire [5:0]   _slices_1_io_perf_10_value;
  wire [5:0]   _slices_1_io_perf_11_value;
  wire [5:0]   _slices_1_io_perf_12_value;
  wire [5:0]   _slices_1_io_perf_13_value;
  wire [5:0]   _slices_1_io_perf_14_value;
  wire [5:0]   _slices_1_io_perf_15_value;
  wire [5:0]   _slices_1_io_perf_16_value;
  wire         _resp_pipeline_io_in_ready;
  wire         _resp_pipeline_io_out_valid;
  wire         _train_pipeline_io_out_valid;
  wire [32:0]  _train_pipeline_io_out_bits_tag;
  wire [8:0]   _train_pipeline_io_out_bits_set;
  wire         _train_pipeline_io_out_bits_needT;
  wire [6:0]   _train_pipeline_io_out_bits_source;
  wire [43:0]  _train_pipeline_io_out_bits_vaddr;
  wire [4:0]   _train_pipeline_io_out_bits_reqsource;
  wire [47:0]  _slices_0_io_in_b_bits_address;
  wire         _slices_0_io_in_d_valid;
  wire         _slices_0_io_l1Hint_valid;
  wire [31:0]  _slices_0_io_l1Hint_bits_sourceId;
  wire         _slices_0_io_l1Hint_bits_isKeyword;
  wire         _slices_0_io_prefetch_train_valid;
  wire [32:0]  _slices_0_io_prefetch_train_bits_tag;
  wire [8:0]   _slices_0_io_prefetch_train_bits_set;
  wire         _slices_0_io_prefetch_train_bits_needT;
  wire [6:0]   _slices_0_io_prefetch_train_bits_source;
  wire [43:0]  _slices_0_io_prefetch_train_bits_vaddr;
  wire         _slices_0_io_prefetch_train_bits_hit;
  wire         _slices_0_io_prefetch_train_bits_prefetched;
  wire [2:0]   _slices_0_io_prefetch_train_bits_pfsource;
  wire [4:0]   _slices_0_io_prefetch_train_bits_reqsource;
  wire         _slices_0_io_prefetch_req_ready;
  wire         _slices_0_io_prefetch_resp_valid;
  wire         _slices_0_io_error_valid;
  wire         _slices_0_io_error_bits_valid;
  wire [45:0]  _slices_0_io_error_bits_address;
  wire         _slices_0_io_l2Miss;
  wire [47:0]  _slices_0_io_out_a_bits_address;
  wire [47:0]  _slices_0_io_out_c_bits_address;
  wire [5:0]   _slices_0_io_perf_0_value;
  wire [5:0]   _slices_0_io_perf_1_value;
  wire [5:0]   _slices_0_io_perf_3_value;
  wire [5:0]   _slices_0_io_perf_4_value;
  wire [5:0]   _slices_0_io_perf_5_value;
  wire [5:0]   _slices_0_io_perf_6_value;
  wire [5:0]   _slices_0_io_perf_7_value;
  wire [5:0]   _slices_0_io_perf_8_value;
  wire [5:0]   _slices_0_io_perf_9_value;
  wire [5:0]   _slices_0_io_perf_10_value;
  wire [5:0]   _slices_0_io_perf_11_value;
  wire [5:0]   _slices_0_io_perf_12_value;
  wire [5:0]   _slices_0_io_perf_13_value;
  wire [5:0]   _slices_0_io_perf_14_value;
  wire [5:0]   _slices_0_io_perf_15_value;
  wire [5:0]   _slices_0_io_perf_16_value;
  wire         _prefetch_resp_arb_io_in_0_ready;
  wire         _prefetch_resp_arb_io_in_1_ready;
  wire         _prefetch_resp_arb_io_in_2_ready;
  wire         _prefetch_resp_arb_io_in_3_ready;
  wire         _prefetch_train_arb_io_in_0_ready;
  wire         _prefetch_train_arb_io_in_1_ready;
  wire         _prefetch_train_arb_io_in_2_ready;
  wire         _prefetch_train_arb_io_in_3_ready;
  wire         _prefetch_train_arb_io_out_valid;
  wire [32:0]  _prefetch_train_arb_io_out_bits_tag;
  wire [8:0]   _prefetch_train_arb_io_out_bits_set;
  wire         _prefetch_train_arb_io_out_bits_needT;
  wire [6:0]   _prefetch_train_arb_io_out_bits_source;
  wire [43:0]  _prefetch_train_arb_io_out_bits_vaddr;
  wire [4:0]   _prefetch_train_arb_io_out_bits_reqsource;
  wire         _prefetcher_io_train_ready;
  wire         _prefetcher_io_req_valid;
  wire [32:0]  _prefetcher_io_req_bits_tag;
  wire [8:0]   _prefetcher_io_req_bits_set;
  wire [43:0]  _prefetcher_io_req_bits_vaddr;
  wire         _prefetcher_io_req_bits_needT;
  wire [6:0]   _prefetcher_io_req_bits_source;
  wire [4:0]   _prefetcher_io_req_bits_pfSource;
  wire [136:0] bd_indata = 137'h0;
  wire [12:0]  bd_addr = 13'h0;
  wire [12:0]  bd_addr_rd = 13'h0;
  wire [7:0]   bd_be = 8'h0;
  wire         bd_all = 1'h0;
  wire         bd_req = 1'h0;
  wire         bd_writeen = 1'h0;
  wire         bd_readen = 1'h0;
  wire [5:0]   bd_array = 6'h0;
  reg          allCanFire_REG;
  reg          allCanFire_REG_1;
  reg          allCanFire_REG_2;
  reg          allCanFire_REG_3;
  reg          allCanFire_REG_4;
  wire         allCanFire =
    allCanFire_REG_1 & allCanFire_REG_4
    | (|{releaseSourceD_0, releaseSourceD_1, releaseSourceD_2, releaseSourceD_3});
  reg          sliceCanFire_REG;
  reg          sliceCanFire_REG_1;
  reg          sliceCanFire_REG_2;
  reg          sliceCanFire_REG_3;
  reg          sliceCanFire_REG_4;
  wire         sliceCanFire = sliceCanFire_REG_1 | sliceCanFire_REG_4;
  assign releaseSourceD_0 = sliceCanFire & ~_slices_0_io_in_d_valid;
  wire         _slice_io_in_d_ready_T = sliceCanFire | allCanFire;
  assign prefetchReqsReady_0 =
    _slices_0_io_prefetch_req_ready & _prefetcher_io_req_bits_set[1:0] == 2'h0;
  reg          sliceCanFire_REG_5;
  reg          sliceCanFire_REG_6;
  reg          sliceCanFire_REG_7;
  reg          sliceCanFire_REG_8;
  reg          sliceCanFire_REG_9;
  wire         sliceCanFire_1 = sliceCanFire_REG_6 | sliceCanFire_REG_9;
  assign releaseSourceD_1 = sliceCanFire_1 & ~_slices_1_io_in_d_valid;
  wire         _slice_io_in_d_ready_T_2 = sliceCanFire_1 | allCanFire;
  assign prefetchReqsReady_1 =
    _slices_1_io_prefetch_req_ready & _prefetcher_io_req_bits_set[1:0] == 2'h1;
  reg          sliceCanFire_REG_10;
  reg          sliceCanFire_REG_11;
  reg          sliceCanFire_REG_12;
  reg          sliceCanFire_REG_13;
  reg          sliceCanFire_REG_14;
  wire         sliceCanFire_2 = sliceCanFire_REG_11 | sliceCanFire_REG_14;
  assign releaseSourceD_2 = sliceCanFire_2 & ~_slices_2_io_in_d_valid;
  wire         _slice_io_in_d_ready_T_4 = sliceCanFire_2 | allCanFire;
  assign prefetchReqsReady_2 =
    _slices_2_io_prefetch_req_ready & _prefetcher_io_req_bits_set[1:0] == 2'h2;
  reg          sliceCanFire_REG_15;
  reg          sliceCanFire_REG_16;
  reg          sliceCanFire_REG_17;
  reg          sliceCanFire_REG_18;
  reg          sliceCanFire_REG_19;
  wire         sliceCanFire_3 = sliceCanFire_REG_16 | sliceCanFire_REG_19;
  assign releaseSourceD_3 = sliceCanFire_3 & ~_slices_3_io_in_d_valid;
  wire         _slice_io_in_d_ready_T_6 = sliceCanFire_3 | allCanFire;
  assign prefetchReqsReady_3 =
    _slices_3_io_prefetch_req_ready & (&(_prefetcher_io_req_bits_set[1:0]));
  reg  [5:0]   io_perf_1_value_REG;
  reg  [5:0]   io_perf_1_value_REG_1;
  reg  [5:0]   io_perf_2_value_REG;
  reg  [5:0]   io_perf_2_value_REG_1;
  reg  [5:0]   io_perf_3_value_REG;
  reg  [5:0]   io_perf_3_value_REG_1;
  reg  [5:0]   io_perf_4_value_REG;
  reg  [5:0]   io_perf_4_value_REG_1;
  reg  [5:0]   io_perf_5_value_REG;
  reg  [5:0]   io_perf_5_value_REG_1;
  reg  [5:0]   io_perf_6_value_REG;
  reg  [5:0]   io_perf_6_value_REG_1;
  reg  [5:0]   io_perf_7_value_REG;
  reg  [5:0]   io_perf_7_value_REG_1;
  reg  [5:0]   io_perf_8_value_REG;
  reg  [5:0]   io_perf_8_value_REG_1;
  reg  [5:0]   io_perf_9_value_REG;
  reg  [5:0]   io_perf_9_value_REG_1;
  reg  [5:0]   io_perf_10_value_REG;
  reg  [5:0]   io_perf_10_value_REG_1;
  reg  [5:0]   io_perf_11_value_REG;
  reg  [5:0]   io_perf_11_value_REG_1;
  reg  [5:0]   io_perf_12_value_REG;
  reg  [5:0]   io_perf_12_value_REG_1;
  reg  [5:0]   io_perf_13_value_REG;
  reg  [5:0]   io_perf_13_value_REG_1;
  reg  [5:0]   io_perf_14_value_REG;
  reg  [5:0]   io_perf_14_value_REG_1;
  reg  [5:0]   io_perf_15_value_REG;
  reg  [5:0]   io_perf_15_value_REG_1;
  reg  [5:0]   io_perf_16_value_REG;
  reg  [5:0]   io_perf_16_value_REG_1;
  reg  [5:0]   io_perf_17_value_REG;
  reg  [5:0]   io_perf_17_value_REG_1;
  reg  [5:0]   io_perf_18_value_REG;
  reg  [5:0]   io_perf_18_value_REG_1;
  reg  [5:0]   io_perf_19_value_REG;
  reg  [5:0]   io_perf_19_value_REG_1;
  reg  [5:0]   io_perf_20_value_REG;
  reg  [5:0]   io_perf_20_value_REG_1;
  reg  [5:0]   io_perf_21_value_REG;
  reg  [5:0]   io_perf_21_value_REG_1;
  reg  [5:0]   io_perf_22_value_REG;
  reg  [5:0]   io_perf_22_value_REG_1;
  reg  [5:0]   io_perf_23_value_REG;
  reg  [5:0]   io_perf_23_value_REG_1;
  reg  [5:0]   io_perf_24_value_REG;
  reg  [5:0]   io_perf_24_value_REG_1;
  reg  [5:0]   io_perf_25_value_REG;
  reg  [5:0]   io_perf_25_value_REG_1;
  reg  [5:0]   io_perf_26_value_REG;
  reg  [5:0]   io_perf_26_value_REG_1;
  reg  [5:0]   io_perf_27_value_REG;
  reg  [5:0]   io_perf_27_value_REG_1;
  reg  [5:0]   io_perf_28_value_REG;
  reg  [5:0]   io_perf_28_value_REG_1;
  reg  [5:0]   io_perf_29_value_REG;
  reg  [5:0]   io_perf_29_value_REG_1;
  reg  [5:0]   io_perf_30_value_REG;
  reg  [5:0]   io_perf_30_value_REG_1;
  reg  [5:0]   io_perf_31_value_REG;
  reg  [5:0]   io_perf_31_value_REG_1;
  reg  [5:0]   io_perf_32_value_REG;
  reg  [5:0]   io_perf_32_value_REG_1;
  reg  [5:0]   io_perf_33_value_REG;
  reg  [5:0]   io_perf_33_value_REG_1;
  reg  [5:0]   io_perf_34_value_REG;
  reg  [5:0]   io_perf_34_value_REG_1;
  reg  [5:0]   io_perf_35_value_REG;
  reg  [5:0]   io_perf_35_value_REG_1;
  reg  [5:0]   io_perf_36_value_REG;
  reg  [5:0]   io_perf_36_value_REG_1;
  reg  [5:0]   io_perf_37_value_REG;
  reg  [5:0]   io_perf_37_value_REG_1;
  reg  [5:0]   io_perf_38_value_REG;
  reg  [5:0]   io_perf_38_value_REG_1;
  reg  [5:0]   io_perf_39_value_REG;
  reg  [5:0]   io_perf_39_value_REG_1;
  reg  [5:0]   io_perf_40_value_REG;
  reg  [5:0]   io_perf_40_value_REG_1;
  reg  [5:0]   io_perf_41_value_REG;
  reg  [5:0]   io_perf_41_value_REG_1;
  reg  [5:0]   io_perf_42_value_REG;
  reg  [5:0]   io_perf_42_value_REG_1;
  reg  [5:0]   io_perf_43_value_REG;
  reg  [5:0]   io_perf_43_value_REG_1;
  reg  [5:0]   io_perf_44_value_REG;
  reg  [5:0]   io_perf_44_value_REG_1;
  reg  [5:0]   io_perf_45_value_REG;
  reg  [5:0]   io_perf_45_value_REG_1;
  reg  [5:0]   io_perf_46_value_REG;
  reg  [5:0]   io_perf_46_value_REG_1;
  reg  [5:0]   io_perf_47_value_REG;
  reg  [5:0]   io_perf_47_value_REG_1;
  reg  [5:0]   io_perf_48_value_REG;
  reg  [5:0]   io_perf_48_value_REG_1;
  reg  [5:0]   io_perf_49_value_REG;
  reg  [5:0]   io_perf_49_value_REG_1;
  reg  [5:0]   io_perf_50_value_REG;
  reg  [5:0]   io_perf_50_value_REG_1;
  reg  [5:0]   io_perf_51_value_REG;
  reg  [5:0]   io_perf_51_value_REG_1;
  reg  [5:0]   io_perf_52_value_REG;
  reg  [5:0]   io_perf_52_value_REG_1;
  reg  [5:0]   io_perf_53_value_REG;
  reg  [5:0]   io_perf_53_value_REG_1;
  reg  [5:0]   io_perf_54_value_REG;
  reg  [5:0]   io_perf_54_value_REG_1;
  reg  [5:0]   io_perf_55_value_REG;
  reg  [5:0]   io_perf_55_value_REG_1;
  reg  [5:0]   io_perf_56_value_REG;
  reg  [5:0]   io_perf_56_value_REG_1;
  reg  [5:0]   io_perf_57_value_REG;
  reg  [5:0]   io_perf_57_value_REG_1;
  reg  [5:0]   io_perf_58_value_REG;
  reg  [5:0]   io_perf_58_value_REG_1;
  reg  [5:0]   io_perf_59_value_REG;
  reg  [5:0]   io_perf_59_value_REG_1;
  reg  [5:0]   io_perf_60_value_REG;
  reg  [5:0]   io_perf_60_value_REG_1;
  reg  [5:0]   io_perf_61_value_REG;
  reg  [5:0]   io_perf_61_value_REG_1;
  reg  [5:0]   io_perf_62_value_REG;
  reg  [5:0]   io_perf_62_value_REG_1;
  reg  [5:0]   io_perf_63_value_REG;
  reg  [5:0]   io_perf_63_value_REG_1;
  reg  [5:0]   io_perf_64_value_REG;
  reg  [5:0]   io_perf_64_value_REG_1;
  reg  [5:0]   io_perf_65_value_REG;
  reg  [5:0]   io_perf_65_value_REG_1;
  reg  [5:0]   io_perf_66_value_REG;
  reg  [5:0]   io_perf_66_value_REG_1;
  reg  [5:0]   io_perf_67_value_REG;
  reg  [5:0]   io_perf_67_value_REG_1;
  reg  [5:0]   io_perf_68_value_REG;
  reg  [5:0]   io_perf_68_value_REG_1;
  wire         hintFire =
    ~l1HintArb_io_out_ready_REG & _l1HintArb_io_out_valid
    & _l1HintArb_io_out_bits_sourceId[31:6] == 26'h0
    & _l1HintArb_io_out_bits_sourceId[5:0] < 6'h24;
  reg          io_l2Miss_REG;
  wire         _sliceCanFire_T_2 = _l1HintArb_io_chosen == 2'h0;
  wire         _sliceCanFire_T_6 = _l1HintArb_io_chosen == 2'h1;
  wire         _sliceCanFire_T_10 = _l1HintArb_io_chosen == 2'h2;
  always @(posedge clock) begin
    allCanFire_REG <= ~hintFire;
    allCanFire_REG_1 <= allCanFire_REG;
    allCanFire_REG_2 <= ~hintFire;
    allCanFire_REG_3 <= allCanFire_REG_2;
    allCanFire_REG_4 <= allCanFire_REG_3;
    sliceCanFire_REG <= hintFire & _sliceCanFire_T_2;
    sliceCanFire_REG_1 <= sliceCanFire_REG;
    sliceCanFire_REG_2 <= hintFire & _sliceCanFire_T_2;
    sliceCanFire_REG_3 <= sliceCanFire_REG_2;
    sliceCanFire_REG_4 <= sliceCanFire_REG_3;
    sliceCanFire_REG_5 <= hintFire & _sliceCanFire_T_6;
    sliceCanFire_REG_6 <= sliceCanFire_REG_5;
    sliceCanFire_REG_7 <= hintFire & _sliceCanFire_T_6;
    sliceCanFire_REG_8 <= sliceCanFire_REG_7;
    sliceCanFire_REG_9 <= sliceCanFire_REG_8;
    sliceCanFire_REG_10 <= hintFire & _sliceCanFire_T_10;
    sliceCanFire_REG_11 <= sliceCanFire_REG_10;
    sliceCanFire_REG_12 <= hintFire & _sliceCanFire_T_10;
    sliceCanFire_REG_13 <= sliceCanFire_REG_12;
    sliceCanFire_REG_14 <= sliceCanFire_REG_13;
    sliceCanFire_REG_15 <= hintFire & (&_l1HintArb_io_chosen);
    sliceCanFire_REG_16 <= sliceCanFire_REG_15;
    sliceCanFire_REG_17 <= hintFire & (&_l1HintArb_io_chosen);
    sliceCanFire_REG_18 <= sliceCanFire_REG_17;
    sliceCanFire_REG_19 <= sliceCanFire_REG_18;
    io_perf_1_value_REG <= _slices_0_io_perf_0_value;
    io_perf_1_value_REG_1 <= io_perf_1_value_REG;
    io_perf_2_value_REG <= _slices_0_io_perf_1_value;
    io_perf_2_value_REG_1 <= io_perf_2_value_REG;
    io_perf_3_value_REG <= 6'h0;
    io_perf_3_value_REG_1 <= io_perf_3_value_REG;
    io_perf_4_value_REG <= _slices_0_io_perf_3_value;
    io_perf_4_value_REG_1 <= io_perf_4_value_REG;
    io_perf_5_value_REG <= _slices_0_io_perf_4_value;
    io_perf_5_value_REG_1 <= io_perf_5_value_REG;
    io_perf_6_value_REG <= _slices_0_io_perf_5_value;
    io_perf_6_value_REG_1 <= io_perf_6_value_REG;
    io_perf_7_value_REG <= _slices_0_io_perf_6_value;
    io_perf_7_value_REG_1 <= io_perf_7_value_REG;
    io_perf_8_value_REG <= _slices_0_io_perf_7_value;
    io_perf_8_value_REG_1 <= io_perf_8_value_REG;
    io_perf_9_value_REG <= _slices_0_io_perf_8_value;
    io_perf_9_value_REG_1 <= io_perf_9_value_REG;
    io_perf_10_value_REG <= _slices_0_io_perf_9_value;
    io_perf_10_value_REG_1 <= io_perf_10_value_REG;
    io_perf_11_value_REG <= _slices_0_io_perf_10_value;
    io_perf_11_value_REG_1 <= io_perf_11_value_REG;
    io_perf_12_value_REG <= _slices_0_io_perf_11_value;
    io_perf_12_value_REG_1 <= io_perf_12_value_REG;
    io_perf_13_value_REG <= _slices_0_io_perf_12_value;
    io_perf_13_value_REG_1 <= io_perf_13_value_REG;
    io_perf_14_value_REG <= _slices_0_io_perf_13_value;
    io_perf_14_value_REG_1 <= io_perf_14_value_REG;
    io_perf_15_value_REG <= _slices_0_io_perf_14_value;
    io_perf_15_value_REG_1 <= io_perf_15_value_REG;
    io_perf_16_value_REG <= _slices_0_io_perf_15_value;
    io_perf_16_value_REG_1 <= io_perf_16_value_REG;
    io_perf_17_value_REG <= _slices_0_io_perf_16_value;
    io_perf_17_value_REG_1 <= io_perf_17_value_REG;
    io_perf_18_value_REG <= _slices_1_io_perf_0_value;
    io_perf_18_value_REG_1 <= io_perf_18_value_REG;
    io_perf_19_value_REG <= _slices_1_io_perf_1_value;
    io_perf_19_value_REG_1 <= io_perf_19_value_REG;
    io_perf_20_value_REG <= 6'h0;
    io_perf_20_value_REG_1 <= io_perf_20_value_REG;
    io_perf_21_value_REG <= _slices_1_io_perf_3_value;
    io_perf_21_value_REG_1 <= io_perf_21_value_REG;
    io_perf_22_value_REG <= _slices_1_io_perf_4_value;
    io_perf_22_value_REG_1 <= io_perf_22_value_REG;
    io_perf_23_value_REG <= _slices_1_io_perf_5_value;
    io_perf_23_value_REG_1 <= io_perf_23_value_REG;
    io_perf_24_value_REG <= _slices_1_io_perf_6_value;
    io_perf_24_value_REG_1 <= io_perf_24_value_REG;
    io_perf_25_value_REG <= _slices_1_io_perf_7_value;
    io_perf_25_value_REG_1 <= io_perf_25_value_REG;
    io_perf_26_value_REG <= _slices_1_io_perf_8_value;
    io_perf_26_value_REG_1 <= io_perf_26_value_REG;
    io_perf_27_value_REG <= _slices_1_io_perf_9_value;
    io_perf_27_value_REG_1 <= io_perf_27_value_REG;
    io_perf_28_value_REG <= _slices_1_io_perf_10_value;
    io_perf_28_value_REG_1 <= io_perf_28_value_REG;
    io_perf_29_value_REG <= _slices_1_io_perf_11_value;
    io_perf_29_value_REG_1 <= io_perf_29_value_REG;
    io_perf_30_value_REG <= _slices_1_io_perf_12_value;
    io_perf_30_value_REG_1 <= io_perf_30_value_REG;
    io_perf_31_value_REG <= _slices_1_io_perf_13_value;
    io_perf_31_value_REG_1 <= io_perf_31_value_REG;
    io_perf_32_value_REG <= _slices_1_io_perf_14_value;
    io_perf_32_value_REG_1 <= io_perf_32_value_REG;
    io_perf_33_value_REG <= _slices_1_io_perf_15_value;
    io_perf_33_value_REG_1 <= io_perf_33_value_REG;
    io_perf_34_value_REG <= _slices_1_io_perf_16_value;
    io_perf_34_value_REG_1 <= io_perf_34_value_REG;
    io_perf_35_value_REG <= _slices_2_io_perf_0_value;
    io_perf_35_value_REG_1 <= io_perf_35_value_REG;
    io_perf_36_value_REG <= _slices_2_io_perf_1_value;
    io_perf_36_value_REG_1 <= io_perf_36_value_REG;
    io_perf_37_value_REG <= 6'h0;
    io_perf_37_value_REG_1 <= io_perf_37_value_REG;
    io_perf_38_value_REG <= _slices_2_io_perf_3_value;
    io_perf_38_value_REG_1 <= io_perf_38_value_REG;
    io_perf_39_value_REG <= _slices_2_io_perf_4_value;
    io_perf_39_value_REG_1 <= io_perf_39_value_REG;
    io_perf_40_value_REG <= _slices_2_io_perf_5_value;
    io_perf_40_value_REG_1 <= io_perf_40_value_REG;
    io_perf_41_value_REG <= _slices_2_io_perf_6_value;
    io_perf_41_value_REG_1 <= io_perf_41_value_REG;
    io_perf_42_value_REG <= _slices_2_io_perf_7_value;
    io_perf_42_value_REG_1 <= io_perf_42_value_REG;
    io_perf_43_value_REG <= _slices_2_io_perf_8_value;
    io_perf_43_value_REG_1 <= io_perf_43_value_REG;
    io_perf_44_value_REG <= _slices_2_io_perf_9_value;
    io_perf_44_value_REG_1 <= io_perf_44_value_REG;
    io_perf_45_value_REG <= _slices_2_io_perf_10_value;
    io_perf_45_value_REG_1 <= io_perf_45_value_REG;
    io_perf_46_value_REG <= _slices_2_io_perf_11_value;
    io_perf_46_value_REG_1 <= io_perf_46_value_REG;
    io_perf_47_value_REG <= _slices_2_io_perf_12_value;
    io_perf_47_value_REG_1 <= io_perf_47_value_REG;
    io_perf_48_value_REG <= _slices_2_io_perf_13_value;
    io_perf_48_value_REG_1 <= io_perf_48_value_REG;
    io_perf_49_value_REG <= _slices_2_io_perf_14_value;
    io_perf_49_value_REG_1 <= io_perf_49_value_REG;
    io_perf_50_value_REG <= _slices_2_io_perf_15_value;
    io_perf_50_value_REG_1 <= io_perf_50_value_REG;
    io_perf_51_value_REG <= _slices_2_io_perf_16_value;
    io_perf_51_value_REG_1 <= io_perf_51_value_REG;
    io_perf_52_value_REG <= _slices_3_io_perf_0_value;
    io_perf_52_value_REG_1 <= io_perf_52_value_REG;
    io_perf_53_value_REG <= _slices_3_io_perf_1_value;
    io_perf_53_value_REG_1 <= io_perf_53_value_REG;
    io_perf_54_value_REG <= 6'h0;
    io_perf_54_value_REG_1 <= io_perf_54_value_REG;
    io_perf_55_value_REG <= _slices_3_io_perf_3_value;
    io_perf_55_value_REG_1 <= io_perf_55_value_REG;
    io_perf_56_value_REG <= _slices_3_io_perf_4_value;
    io_perf_56_value_REG_1 <= io_perf_56_value_REG;
    io_perf_57_value_REG <= _slices_3_io_perf_5_value;
    io_perf_57_value_REG_1 <= io_perf_57_value_REG;
    io_perf_58_value_REG <= _slices_3_io_perf_6_value;
    io_perf_58_value_REG_1 <= io_perf_58_value_REG;
    io_perf_59_value_REG <= _slices_3_io_perf_7_value;
    io_perf_59_value_REG_1 <= io_perf_59_value_REG;
    io_perf_60_value_REG <= _slices_3_io_perf_8_value;
    io_perf_60_value_REG_1 <= io_perf_60_value_REG;
    io_perf_61_value_REG <= _slices_3_io_perf_9_value;
    io_perf_61_value_REG_1 <= io_perf_61_value_REG;
    io_perf_62_value_REG <= _slices_3_io_perf_10_value;
    io_perf_62_value_REG_1 <= io_perf_62_value_REG;
    io_perf_63_value_REG <= _slices_3_io_perf_11_value;
    io_perf_63_value_REG_1 <= io_perf_63_value_REG;
    io_perf_64_value_REG <= _slices_3_io_perf_12_value;
    io_perf_64_value_REG_1 <= io_perf_64_value_REG;
    io_perf_65_value_REG <= _slices_3_io_perf_13_value;
    io_perf_65_value_REG_1 <= io_perf_65_value_REG;
    io_perf_66_value_REG <= _slices_3_io_perf_14_value;
    io_perf_66_value_REG_1 <= io_perf_66_value_REG;
    io_perf_67_value_REG <= _slices_3_io_perf_15_value;
    io_perf_67_value_REG_1 <= io_perf_67_value_REG;
    io_perf_68_value_REG <= _slices_3_io_perf_16_value;
    io_perf_68_value_REG_1 <= io_perf_68_value_REG;
    io_l2Miss_REG <=
      _slices_0_io_l2Miss | _slices_1_io_l2Miss | _slices_2_io_l2Miss
      | _slices_3_io_l2Miss;
  end // always @(posedge)
  always @(posedge clock or posedge reset) begin
    if (reset)
      l1HintArb_io_out_ready_REG <= 1'h0;
    else
      l1HintArb_io_out_ready_REG <= hintFire;
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        allCanFire_REG = _RANDOM[5'h0][0];
        allCanFire_REG_1 = _RANDOM[5'h0][1];
        allCanFire_REG_2 = _RANDOM[5'h0][2];
        allCanFire_REG_3 = _RANDOM[5'h0][3];
        allCanFire_REG_4 = _RANDOM[5'h0][4];
        sliceCanFire_REG = _RANDOM[5'h0][5];
        sliceCanFire_REG_1 = _RANDOM[5'h0][6];
        sliceCanFire_REG_2 = _RANDOM[5'h0][7];
        sliceCanFire_REG_3 = _RANDOM[5'h0][8];
        sliceCanFire_REG_4 = _RANDOM[5'h0][9];
        sliceCanFire_REG_5 = _RANDOM[5'h0][10];
        sliceCanFire_REG_6 = _RANDOM[5'h0][11];
        sliceCanFire_REG_7 = _RANDOM[5'h0][12];
        sliceCanFire_REG_8 = _RANDOM[5'h0][13];
        sliceCanFire_REG_9 = _RANDOM[5'h0][14];
        sliceCanFire_REG_10 = _RANDOM[5'h0][15];
        sliceCanFire_REG_11 = _RANDOM[5'h0][16];
        sliceCanFire_REG_12 = _RANDOM[5'h0][17];
        sliceCanFire_REG_13 = _RANDOM[5'h0][18];
        sliceCanFire_REG_14 = _RANDOM[5'h0][19];
        sliceCanFire_REG_15 = _RANDOM[5'h0][20];
        sliceCanFire_REG_16 = _RANDOM[5'h0][21];
        sliceCanFire_REG_17 = _RANDOM[5'h0][22];
        sliceCanFire_REG_18 = _RANDOM[5'h0][23];
        sliceCanFire_REG_19 = _RANDOM[5'h0][24];
        io_perf_1_value_REG = {_RANDOM[5'h0][31:27], _RANDOM[5'h1][0]};
        io_perf_1_value_REG_1 = _RANDOM[5'h1][6:1];
        io_perf_2_value_REG = _RANDOM[5'h1][12:7];
        io_perf_2_value_REG_1 = _RANDOM[5'h1][18:13];
        io_perf_3_value_REG = _RANDOM[5'h1][24:19];
        io_perf_3_value_REG_1 = _RANDOM[5'h1][30:25];
        io_perf_4_value_REG = {_RANDOM[5'h1][31], _RANDOM[5'h2][4:0]};
        io_perf_4_value_REG_1 = _RANDOM[5'h2][10:5];
        io_perf_5_value_REG = _RANDOM[5'h2][16:11];
        io_perf_5_value_REG_1 = _RANDOM[5'h2][22:17];
        io_perf_6_value_REG = _RANDOM[5'h2][28:23];
        io_perf_6_value_REG_1 = {_RANDOM[5'h2][31:29], _RANDOM[5'h3][2:0]};
        io_perf_7_value_REG = _RANDOM[5'h3][8:3];
        io_perf_7_value_REG_1 = _RANDOM[5'h3][14:9];
        io_perf_8_value_REG = _RANDOM[5'h3][20:15];
        io_perf_8_value_REG_1 = _RANDOM[5'h3][26:21];
        io_perf_9_value_REG = {_RANDOM[5'h3][31:27], _RANDOM[5'h4][0]};
        io_perf_9_value_REG_1 = _RANDOM[5'h4][6:1];
        io_perf_10_value_REG = _RANDOM[5'h4][12:7];
        io_perf_10_value_REG_1 = _RANDOM[5'h4][18:13];
        io_perf_11_value_REG = _RANDOM[5'h4][24:19];
        io_perf_11_value_REG_1 = _RANDOM[5'h4][30:25];
        io_perf_12_value_REG = {_RANDOM[5'h4][31], _RANDOM[5'h5][4:0]};
        io_perf_12_value_REG_1 = _RANDOM[5'h5][10:5];
        io_perf_13_value_REG = _RANDOM[5'h5][16:11];
        io_perf_13_value_REG_1 = _RANDOM[5'h5][22:17];
        io_perf_14_value_REG = _RANDOM[5'h5][28:23];
        io_perf_14_value_REG_1 = {_RANDOM[5'h5][31:29], _RANDOM[5'h6][2:0]};
        io_perf_15_value_REG = _RANDOM[5'h6][8:3];
        io_perf_15_value_REG_1 = _RANDOM[5'h6][14:9];
        io_perf_16_value_REG = _RANDOM[5'h6][20:15];
        io_perf_16_value_REG_1 = _RANDOM[5'h6][26:21];
        io_perf_17_value_REG = {_RANDOM[5'h6][31:27], _RANDOM[5'h7][0]};
        io_perf_17_value_REG_1 = _RANDOM[5'h7][6:1];
        io_perf_18_value_REG = _RANDOM[5'h7][12:7];
        io_perf_18_value_REG_1 = _RANDOM[5'h7][18:13];
        io_perf_19_value_REG = _RANDOM[5'h7][24:19];
        io_perf_19_value_REG_1 = _RANDOM[5'h7][30:25];
        io_perf_20_value_REG = {_RANDOM[5'h7][31], _RANDOM[5'h8][4:0]};
        io_perf_20_value_REG_1 = _RANDOM[5'h8][10:5];
        io_perf_21_value_REG = _RANDOM[5'h8][16:11];
        io_perf_21_value_REG_1 = _RANDOM[5'h8][22:17];
        io_perf_22_value_REG = _RANDOM[5'h8][28:23];
        io_perf_22_value_REG_1 = {_RANDOM[5'h8][31:29], _RANDOM[5'h9][2:0]};
        io_perf_23_value_REG = _RANDOM[5'h9][8:3];
        io_perf_23_value_REG_1 = _RANDOM[5'h9][14:9];
        io_perf_24_value_REG = _RANDOM[5'h9][20:15];
        io_perf_24_value_REG_1 = _RANDOM[5'h9][26:21];
        io_perf_25_value_REG = {_RANDOM[5'h9][31:27], _RANDOM[5'hA][0]};
        io_perf_25_value_REG_1 = _RANDOM[5'hA][6:1];
        io_perf_26_value_REG = _RANDOM[5'hA][12:7];
        io_perf_26_value_REG_1 = _RANDOM[5'hA][18:13];
        io_perf_27_value_REG = _RANDOM[5'hA][24:19];
        io_perf_27_value_REG_1 = _RANDOM[5'hA][30:25];
        io_perf_28_value_REG = {_RANDOM[5'hA][31], _RANDOM[5'hB][4:0]};
        io_perf_28_value_REG_1 = _RANDOM[5'hB][10:5];
        io_perf_29_value_REG = _RANDOM[5'hB][16:11];
        io_perf_29_value_REG_1 = _RANDOM[5'hB][22:17];
        io_perf_30_value_REG = _RANDOM[5'hB][28:23];
        io_perf_30_value_REG_1 = {_RANDOM[5'hB][31:29], _RANDOM[5'hC][2:0]};
        io_perf_31_value_REG = _RANDOM[5'hC][8:3];
        io_perf_31_value_REG_1 = _RANDOM[5'hC][14:9];
        io_perf_32_value_REG = _RANDOM[5'hC][20:15];
        io_perf_32_value_REG_1 = _RANDOM[5'hC][26:21];
        io_perf_33_value_REG = {_RANDOM[5'hC][31:27], _RANDOM[5'hD][0]};
        io_perf_33_value_REG_1 = _RANDOM[5'hD][6:1];
        io_perf_34_value_REG = _RANDOM[5'hD][12:7];
        io_perf_34_value_REG_1 = _RANDOM[5'hD][18:13];
        io_perf_35_value_REG = _RANDOM[5'hD][24:19];
        io_perf_35_value_REG_1 = _RANDOM[5'hD][30:25];
        io_perf_36_value_REG = {_RANDOM[5'hD][31], _RANDOM[5'hE][4:0]};
        io_perf_36_value_REG_1 = _RANDOM[5'hE][10:5];
        io_perf_37_value_REG = _RANDOM[5'hE][16:11];
        io_perf_37_value_REG_1 = _RANDOM[5'hE][22:17];
        io_perf_38_value_REG = _RANDOM[5'hE][28:23];
        io_perf_38_value_REG_1 = {_RANDOM[5'hE][31:29], _RANDOM[5'hF][2:0]};
        io_perf_39_value_REG = _RANDOM[5'hF][8:3];
        io_perf_39_value_REG_1 = _RANDOM[5'hF][14:9];
        io_perf_40_value_REG = _RANDOM[5'hF][20:15];
        io_perf_40_value_REG_1 = _RANDOM[5'hF][26:21];
        io_perf_41_value_REG = {_RANDOM[5'hF][31:27], _RANDOM[5'h10][0]};
        io_perf_41_value_REG_1 = _RANDOM[5'h10][6:1];
        io_perf_42_value_REG = _RANDOM[5'h10][12:7];
        io_perf_42_value_REG_1 = _RANDOM[5'h10][18:13];
        io_perf_43_value_REG = _RANDOM[5'h10][24:19];
        io_perf_43_value_REG_1 = _RANDOM[5'h10][30:25];
        io_perf_44_value_REG = {_RANDOM[5'h10][31], _RANDOM[5'h11][4:0]};
        io_perf_44_value_REG_1 = _RANDOM[5'h11][10:5];
        io_perf_45_value_REG = _RANDOM[5'h11][16:11];
        io_perf_45_value_REG_1 = _RANDOM[5'h11][22:17];
        io_perf_46_value_REG = _RANDOM[5'h11][28:23];
        io_perf_46_value_REG_1 = {_RANDOM[5'h11][31:29], _RANDOM[5'h12][2:0]};
        io_perf_47_value_REG = _RANDOM[5'h12][8:3];
        io_perf_47_value_REG_1 = _RANDOM[5'h12][14:9];
        io_perf_48_value_REG = _RANDOM[5'h12][20:15];
        io_perf_48_value_REG_1 = _RANDOM[5'h12][26:21];
        io_perf_49_value_REG = {_RANDOM[5'h12][31:27], _RANDOM[5'h13][0]};
        io_perf_49_value_REG_1 = _RANDOM[5'h13][6:1];
        io_perf_50_value_REG = _RANDOM[5'h13][12:7];
        io_perf_50_value_REG_1 = _RANDOM[5'h13][18:13];
        io_perf_51_value_REG = _RANDOM[5'h13][24:19];
        io_perf_51_value_REG_1 = _RANDOM[5'h13][30:25];
        io_perf_52_value_REG = {_RANDOM[5'h13][31], _RANDOM[5'h14][4:0]};
        io_perf_52_value_REG_1 = _RANDOM[5'h14][10:5];
        io_perf_53_value_REG = _RANDOM[5'h14][16:11];
        io_perf_53_value_REG_1 = _RANDOM[5'h14][22:17];
        io_perf_54_value_REG = _RANDOM[5'h14][28:23];
        io_perf_54_value_REG_1 = {_RANDOM[5'h14][31:29], _RANDOM[5'h15][2:0]};
        io_perf_55_value_REG = _RANDOM[5'h15][8:3];
        io_perf_55_value_REG_1 = _RANDOM[5'h15][14:9];
        io_perf_56_value_REG = _RANDOM[5'h15][20:15];
        io_perf_56_value_REG_1 = _RANDOM[5'h15][26:21];
        io_perf_57_value_REG = {_RANDOM[5'h15][31:27], _RANDOM[5'h16][0]};
        io_perf_57_value_REG_1 = _RANDOM[5'h16][6:1];
        io_perf_58_value_REG = _RANDOM[5'h16][12:7];
        io_perf_58_value_REG_1 = _RANDOM[5'h16][18:13];
        io_perf_59_value_REG = _RANDOM[5'h16][24:19];
        io_perf_59_value_REG_1 = _RANDOM[5'h16][30:25];
        io_perf_60_value_REG = {_RANDOM[5'h16][31], _RANDOM[5'h17][4:0]};
        io_perf_60_value_REG_1 = _RANDOM[5'h17][10:5];
        io_perf_61_value_REG = _RANDOM[5'h17][16:11];
        io_perf_61_value_REG_1 = _RANDOM[5'h17][22:17];
        io_perf_62_value_REG = _RANDOM[5'h17][28:23];
        io_perf_62_value_REG_1 = {_RANDOM[5'h17][31:29], _RANDOM[5'h18][2:0]};
        io_perf_63_value_REG = _RANDOM[5'h18][8:3];
        io_perf_63_value_REG_1 = _RANDOM[5'h18][14:9];
        io_perf_64_value_REG = _RANDOM[5'h18][20:15];
        io_perf_64_value_REG_1 = _RANDOM[5'h18][26:21];
        io_perf_65_value_REG = {_RANDOM[5'h18][31:27], _RANDOM[5'h19][0]};
        io_perf_65_value_REG_1 = _RANDOM[5'h19][6:1];
        io_perf_66_value_REG = _RANDOM[5'h19][12:7];
        io_perf_66_value_REG_1 = _RANDOM[5'h19][18:13];
        io_perf_67_value_REG = _RANDOM[5'h19][24:19];
        io_perf_67_value_REG_1 = _RANDOM[5'h19][30:25];
        io_perf_68_value_REG = {_RANDOM[5'h19][31], _RANDOM[5'h1A][4:0]};
        io_perf_68_value_REG_1 = _RANDOM[5'h1A][10:5];
        l1HintArb_io_out_ready_REG = _RANDOM[5'h1A][11];
        io_l2Miss_REG = _RANDOM[5'h1A][12];
      `endif // RANDOMIZE_REG_INIT
      if (reset)
        l1HintArb_io_out_ready_REG = 1'h0;
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  wire [2:0]   childBd_array;
  wire         childBd_all;
  wire         childBd_req;
  wire         childBd_writeen;
  wire [3:0]   childBd_be;
  wire [10:0]  childBd_addr;
  wire [131:0] childBd_indata;
  wire         childBd_readen;
  wire [10:0]  childBd_addr_rd;
  Prefetcher prefetcher (
    .clock                                 (clock),
    .reset                                 (reset),
    .io_train_ready                        (_prefetcher_io_train_ready),
    .io_train_valid                        (_prefetch_train_arb_io_out_valid),
    .io_train_bits_tag                     (_prefetch_train_arb_io_out_bits_tag),
    .io_train_bits_set                     (_prefetch_train_arb_io_out_bits_set),
    .io_train_bits_needT                   (_prefetch_train_arb_io_out_bits_needT),
    .io_train_bits_source                  (_prefetch_train_arb_io_out_bits_source),
    .io_train_bits_vaddr                   (_prefetch_train_arb_io_out_bits_vaddr),
    .io_train_bits_reqsource               (_prefetch_train_arb_io_out_bits_reqsource),
    .io_tlb_req_req_valid                  (io_l2_tlb_req_req_valid),
    .io_tlb_req_req_bits_vaddr             (io_l2_tlb_req_req_bits_vaddr),
    .io_tlb_req_req_bits_cmd               (io_l2_tlb_req_req_bits_cmd),
    .io_tlb_req_req_bits_isPrefetch        (io_l2_tlb_req_req_bits_isPrefetch),
    .io_tlb_req_req_bits_kill              (io_l2_tlb_req_req_bits_kill),
    .io_tlb_req_req_bits_no_translate      (io_l2_tlb_req_req_bits_no_translate),
    .io_tlb_req_resp_valid                 (io_l2_tlb_req_resp_valid),
    .io_tlb_req_resp_bits_paddr_0          (io_l2_tlb_req_resp_bits_paddr_0),
    .io_tlb_req_resp_bits_pbmt             (io_l2_tlb_req_resp_bits_pbmt),
    .io_tlb_req_resp_bits_miss             (io_l2_tlb_req_resp_bits_miss),
    .io_tlb_req_resp_bits_excp_0_gpf_ld    (io_l2_tlb_req_resp_bits_excp_0_gpf_ld),
    .io_tlb_req_resp_bits_excp_0_pf_ld     (io_l2_tlb_req_resp_bits_excp_0_pf_ld),
    .io_tlb_req_resp_bits_excp_0_af_ld     (io_l2_tlb_req_resp_bits_excp_0_af_ld),
    .io_tlb_req_pmp_resp_ld                (io_l2_tlb_req_pmp_resp_ld),
    .io_tlb_req_pmp_resp_mmio              (io_l2_tlb_req_pmp_resp_mmio),
    .io_req_ready
      (|{prefetchReqsReady_0,
         prefetchReqsReady_1,
         prefetchReqsReady_2,
         prefetchReqsReady_3}),
    .io_req_valid                          (_prefetcher_io_req_valid),
    .io_req_bits_tag                       (_prefetcher_io_req_bits_tag),
    .io_req_bits_set                       (_prefetcher_io_req_bits_set),
    .io_req_bits_vaddr                     (_prefetcher_io_req_bits_vaddr),
    .io_req_bits_needT                     (_prefetcher_io_req_bits_needT),
    .io_req_bits_source                    (_prefetcher_io_req_bits_source),
    .io_req_bits_pfSource                  (_prefetcher_io_req_bits_pfSource),
    .io_recv_addr_valid                    (auto_pf_recv_in_addr_valid),
    .io_recv_addr_bits_addr                (auto_pf_recv_in_addr),
    .io_recv_addr_bits_pfSource            (auto_pf_recv_in_pf_source),
    .tpio_tpmeta_port_req_ready            (auto_tpmeta_source_out_ready),
    .tpio_tpmeta_port_req_valid            (auto_tpmeta_source_out_valid),
    .tpio_tpmeta_port_req_bits_hartid      (auto_tpmeta_source_out_bits_hartid),
    .tpio_tpmeta_port_req_bits_set         (auto_tpmeta_source_out_bits_set),
    .tpio_tpmeta_port_req_bits_way         (auto_tpmeta_source_out_bits_way),
    .tpio_tpmeta_port_req_bits_wmode       (auto_tpmeta_source_out_bits_wmode),
    .tpio_tpmeta_port_req_bits_rawData_0   (auto_tpmeta_source_out_bits_rawData_0),
    .tpio_tpmeta_port_req_bits_rawData_1   (auto_tpmeta_source_out_bits_rawData_1),
    .tpio_tpmeta_port_req_bits_rawData_2   (auto_tpmeta_source_out_bits_rawData_2),
    .tpio_tpmeta_port_req_bits_rawData_3   (auto_tpmeta_source_out_bits_rawData_3),
    .tpio_tpmeta_port_req_bits_rawData_4   (auto_tpmeta_source_out_bits_rawData_4),
    .tpio_tpmeta_port_req_bits_rawData_5   (auto_tpmeta_source_out_bits_rawData_5),
    .tpio_tpmeta_port_req_bits_rawData_6   (auto_tpmeta_source_out_bits_rawData_6),
    .tpio_tpmeta_port_req_bits_rawData_7   (auto_tpmeta_source_out_bits_rawData_7),
    .tpio_tpmeta_port_req_bits_rawData_8   (auto_tpmeta_source_out_bits_rawData_8),
    .tpio_tpmeta_port_req_bits_rawData_9   (auto_tpmeta_source_out_bits_rawData_9),
    .tpio_tpmeta_port_req_bits_rawData_10  (auto_tpmeta_source_out_bits_rawData_10),
    .tpio_tpmeta_port_req_bits_rawData_11  (auto_tpmeta_source_out_bits_rawData_11),
    .tpio_tpmeta_port_resp_valid           (auto_tpmeta_sink_in_valid),
    .tpio_tpmeta_port_resp_bits_hartid     (auto_tpmeta_sink_in_bits_hartid),
    .tpio_tpmeta_port_resp_bits_rawData_0  (auto_tpmeta_sink_in_bits_rawData_0),
    .tpio_tpmeta_port_resp_bits_rawData_1  (auto_tpmeta_sink_in_bits_rawData_1),
    .tpio_tpmeta_port_resp_bits_rawData_2  (auto_tpmeta_sink_in_bits_rawData_2),
    .tpio_tpmeta_port_resp_bits_rawData_3  (auto_tpmeta_sink_in_bits_rawData_3),
    .tpio_tpmeta_port_resp_bits_rawData_4  (auto_tpmeta_sink_in_bits_rawData_4),
    .tpio_tpmeta_port_resp_bits_rawData_5  (auto_tpmeta_sink_in_bits_rawData_5),
    .tpio_tpmeta_port_resp_bits_rawData_6  (auto_tpmeta_sink_in_bits_rawData_6),
    .tpio_tpmeta_port_resp_bits_rawData_7  (auto_tpmeta_sink_in_bits_rawData_7),
    .tpio_tpmeta_port_resp_bits_rawData_8  (auto_tpmeta_sink_in_bits_rawData_8),
    .tpio_tpmeta_port_resp_bits_rawData_9  (auto_tpmeta_sink_in_bits_rawData_9),
    .tpio_tpmeta_port_resp_bits_rawData_10 (auto_tpmeta_sink_in_bits_rawData_10),
    .tpio_tpmeta_port_resp_bits_rawData_11 (auto_tpmeta_sink_in_bits_rawData_11),
    .hartId                                (io_hartId),
    .pfCtrlFromCore_l2_pf_master_en        (io_pfCtrlFromCore_l2_pf_master_en),
    .pfCtrlFromCore_l2_pf_recv_en          (io_pfCtrlFromCore_l2_pf_recv_en),
    .pfCtrlFromCore_l2_pbop_en             (io_pfCtrlFromCore_l2_pbop_en),
    .pfCtrlFromCore_l2_vbop_en             (io_pfCtrlFromCore_l2_vbop_en),
    .pfCtrlFromCore_l2_tp_en               (io_pfCtrlFromCore_l2_tp_en),
    .pfCtrlFromCore_l2_pf_delay_latency    (io_pfCtrlFromCore_l2_pf_delay_latency),
    .sigFromSrams_bore_ram_hold            (io_dft_ram_hold),
    .sigFromSrams_bore_ram_bypass          (io_dft_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken        (io_dft_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk         (io_dft_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp        (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold        (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_cgen                (io_dft_cgen),
    .sigFromSrams_bore_1_ram_hold          (io_dft_ram_hold),
    .sigFromSrams_bore_1_ram_bypass        (io_dft_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken      (io_dft_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk       (io_dft_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp      (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold      (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen              (io_dft_cgen),
    .sigFromSrams_bore_2_ram_hold          (io_dft_ram_hold),
    .sigFromSrams_bore_2_ram_bypass        (io_dft_ram_bypass),
    .sigFromSrams_bore_2_ram_bp_clken      (io_dft_ram_bp_clken),
    .sigFromSrams_bore_2_ram_aux_clk       (io_dft_ram_aux_clk),
    .sigFromSrams_bore_2_ram_aux_ckbp      (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_2_ram_mcp_hold      (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_2_cgen              (io_dft_cgen),
    .boreChildrenBd_bore_array             (childBd_array),
    .boreChildrenBd_bore_all               (childBd_all),
    .boreChildrenBd_bore_req               (childBd_req),
    .boreChildrenBd_bore_ack               (childBd_ack),
    .boreChildrenBd_bore_writeen           (childBd_writeen),
    .boreChildrenBd_bore_be                (childBd_be),
    .boreChildrenBd_bore_addr              (childBd_addr),
    .boreChildrenBd_bore_indata            (childBd_indata),
    .boreChildrenBd_bore_readen            (childBd_readen),
    .boreChildrenBd_bore_addr_rd           (childBd_addr_rd),
    .boreChildrenBd_bore_outdata           (childBd_outdata)
  );
  FastArbiter prefetch_train_arb (
    .clock                  (clock),
    .reset                  (reset),
    .io_in_0_ready          (_prefetch_train_arb_io_in_0_ready),
    .io_in_0_valid          (_train_pipeline_io_out_valid),
    .io_in_0_bits_tag
      ({_train_pipeline_io_out_bits_tag[30:0], _train_pipeline_io_out_bits_set[8:7]}),
    .io_in_0_bits_set       ({_train_pipeline_io_out_bits_set[6:0], 2'h0}),
    .io_in_0_bits_needT     (_train_pipeline_io_out_bits_needT),
    .io_in_0_bits_source    (_train_pipeline_io_out_bits_source),
    .io_in_0_bits_vaddr     (_train_pipeline_io_out_bits_vaddr),
    .io_in_0_bits_reqsource (_train_pipeline_io_out_bits_reqsource),
    .io_in_1_ready          (_prefetch_train_arb_io_in_1_ready),
    .io_in_1_valid          (_train_pipeline_1_io_out_valid),
    .io_in_1_bits_tag
      ({_train_pipeline_1_io_out_bits_tag[30:0], _train_pipeline_1_io_out_bits_set[8:7]}),
    .io_in_1_bits_set       ({_train_pipeline_1_io_out_bits_set[6:0], 2'h1}),
    .io_in_1_bits_needT     (_train_pipeline_1_io_out_bits_needT),
    .io_in_1_bits_source    (_train_pipeline_1_io_out_bits_source),
    .io_in_1_bits_vaddr     (_train_pipeline_1_io_out_bits_vaddr),
    .io_in_1_bits_reqsource (_train_pipeline_1_io_out_bits_reqsource),
    .io_in_2_ready          (_prefetch_train_arb_io_in_2_ready),
    .io_in_2_valid          (_train_pipeline_2_io_out_valid),
    .io_in_2_bits_tag
      ({_train_pipeline_2_io_out_bits_tag[30:0], _train_pipeline_2_io_out_bits_set[8:7]}),
    .io_in_2_bits_set       ({_train_pipeline_2_io_out_bits_set[6:0], 2'h2}),
    .io_in_2_bits_needT     (_train_pipeline_2_io_out_bits_needT),
    .io_in_2_bits_source    (_train_pipeline_2_io_out_bits_source),
    .io_in_2_bits_vaddr     (_train_pipeline_2_io_out_bits_vaddr),
    .io_in_2_bits_reqsource (_train_pipeline_2_io_out_bits_reqsource),
    .io_in_3_ready          (_prefetch_train_arb_io_in_3_ready),
    .io_in_3_valid          (_train_pipeline_3_io_out_valid),
    .io_in_3_bits_tag
      ({_train_pipeline_3_io_out_bits_tag[30:0], _train_pipeline_3_io_out_bits_set[8:7]}),
    .io_in_3_bits_set       ({_train_pipeline_3_io_out_bits_set[6:0], 2'h3}),
    .io_in_3_bits_needT     (_train_pipeline_3_io_out_bits_needT),
    .io_in_3_bits_source    (_train_pipeline_3_io_out_bits_source),
    .io_in_3_bits_vaddr     (_train_pipeline_3_io_out_bits_vaddr),
    .io_in_3_bits_reqsource (_train_pipeline_3_io_out_bits_reqsource),
    .io_out_ready           (_prefetcher_io_train_ready),
    .io_out_valid           (_prefetch_train_arb_io_out_valid),
    .io_out_bits_tag        (_prefetch_train_arb_io_out_bits_tag),
    .io_out_bits_set        (_prefetch_train_arb_io_out_bits_set),
    .io_out_bits_needT      (_prefetch_train_arb_io_out_bits_needT),
    .io_out_bits_source     (_prefetch_train_arb_io_out_bits_source),
    .io_out_bits_vaddr      (_prefetch_train_arb_io_out_bits_vaddr),
    .io_out_bits_reqsource  (_prefetch_train_arb_io_out_bits_reqsource)
  );
  FastArbiter_1 prefetch_resp_arb (
    .clock         (clock),
    .reset         (reset),
    .io_in_0_ready (_prefetch_resp_arb_io_in_0_ready),
    .io_in_0_valid (_resp_pipeline_io_out_valid),
    .io_in_1_ready (_prefetch_resp_arb_io_in_1_ready),
    .io_in_1_valid (_resp_pipeline_1_io_out_valid),
    .io_in_2_ready (_prefetch_resp_arb_io_in_2_ready),
    .io_in_2_valid (_resp_pipeline_2_io_out_valid),
    .io_in_3_ready (_prefetch_resp_arb_io_in_3_ready),
    .io_in_3_valid (_resp_pipeline_3_io_out_valid)
  );
  wire [3:0]   childBd_1_array;
  wire         childBd_1_all;
  wire         childBd_1_req;
  wire         childBd_1_writeen;
  wire [7:0]   childBd_1_be;
  wire [9:0]   childBd_1_addr;
  wire [103:0] childBd_1_indata;
  wire         childBd_1_readen;
  wire [9:0]   childBd_1_addr_rd;
  wire [4:0]   childBd_2_array;
  wire         childBd_2_all;
  wire         childBd_2_req;
  wire         childBd_2_writeen;
  wire         childBd_2_be;
  wire [12:0]  childBd_2_addr;
  wire [136:0] childBd_2_indata;
  wire         childBd_2_readen;
  wire [12:0]  childBd_2_addr_rd;
  Slice slices_0 (
    .clock                             (clock),
    .reset                             (reset),
    .io_in_a_ready                     (auto_in_0_a_ready),
    .io_in_a_valid                     (auto_in_0_a_valid),
    .io_in_a_bits_opcode               (auto_in_0_a_bits_opcode),
    .io_in_a_bits_param                (auto_in_0_a_bits_param),
    .io_in_a_bits_size                 (auto_in_0_a_bits_size),
    .io_in_a_bits_source               (auto_in_0_a_bits_source),
    .io_in_a_bits_address              (auto_in_0_a_bits_address),
    .io_in_a_bits_user_reqSource       (auto_in_0_a_bits_user_reqSource),
    .io_in_a_bits_user_alias           (auto_in_0_a_bits_user_alias),
    .io_in_a_bits_user_vaddr           (auto_in_0_a_bits_user_vaddr),
    .io_in_a_bits_user_needHint        (auto_in_0_a_bits_user_needHint),
    .io_in_a_bits_echo_isKeyword       (auto_in_0_a_bits_echo_isKeyword),
    .io_in_a_bits_mask                 (auto_in_0_a_bits_mask),
    .io_in_a_bits_data                 (auto_in_0_a_bits_data),
    .io_in_a_bits_corrupt              (auto_in_0_a_bits_corrupt),
    .io_in_b_ready                     (auto_in_0_b_ready),
    .io_in_b_valid                     (auto_in_0_b_valid),
    .io_in_b_bits_opcode               (auto_in_0_b_bits_opcode),
    .io_in_b_bits_param                (auto_in_0_b_bits_param),
    .io_in_b_bits_size                 (auto_in_0_b_bits_size),
    .io_in_b_bits_source               (auto_in_0_b_bits_source),
    .io_in_b_bits_address              (_slices_0_io_in_b_bits_address),
    .io_in_b_bits_mask                 (auto_in_0_b_bits_mask),
    .io_in_b_bits_data                 (auto_in_0_b_bits_data),
    .io_in_b_bits_corrupt              (auto_in_0_b_bits_corrupt),
    .io_in_c_ready                     (auto_in_0_c_ready),
    .io_in_c_valid                     (auto_in_0_c_valid),
    .io_in_c_bits_opcode               (auto_in_0_c_bits_opcode),
    .io_in_c_bits_param                (auto_in_0_c_bits_param),
    .io_in_c_bits_size                 (auto_in_0_c_bits_size),
    .io_in_c_bits_source               (auto_in_0_c_bits_source),
    .io_in_c_bits_address              (auto_in_0_c_bits_address),
    .io_in_c_bits_user_reqSource       (auto_in_0_c_bits_user_reqSource),
    .io_in_c_bits_user_alias           (auto_in_0_c_bits_user_alias),
    .io_in_c_bits_user_vaddr           (auto_in_0_c_bits_user_vaddr),
    .io_in_c_bits_user_needHint        (auto_in_0_c_bits_user_needHint),
    .io_in_c_bits_echo_isKeyword       (auto_in_0_c_bits_echo_isKeyword),
    .io_in_c_bits_data                 (auto_in_0_c_bits_data),
    .io_in_c_bits_corrupt              (auto_in_0_c_bits_corrupt),
    .io_in_d_ready                     (auto_in_0_d_ready & _slice_io_in_d_ready_T),
    .io_in_d_valid                     (_slices_0_io_in_d_valid),
    .io_in_d_bits_opcode               (auto_in_0_d_bits_opcode),
    .io_in_d_bits_param                (auto_in_0_d_bits_param),
    .io_in_d_bits_size                 (auto_in_0_d_bits_size),
    .io_in_d_bits_source               (auto_in_0_d_bits_source),
    .io_in_d_bits_sink                 (auto_in_0_d_bits_sink),
    .io_in_d_bits_denied               (auto_in_0_d_bits_denied),
    .io_in_d_bits_echo_isKeyword       (auto_in_0_d_bits_echo_isKeyword),
    .io_in_d_bits_data                 (auto_in_0_d_bits_data),
    .io_in_d_bits_corrupt              (auto_in_0_d_bits_corrupt),
    .io_in_e_ready                     (auto_in_0_e_ready),
    .io_in_e_valid                     (auto_in_0_e_valid),
    .io_in_e_bits_sink                 (auto_in_0_e_bits_sink),
    .io_l1Hint_ready                   (_l1HintArb_io_in_0_ready),
    .io_l1Hint_valid                   (_slices_0_io_l1Hint_valid),
    .io_l1Hint_bits_sourceId           (_slices_0_io_l1Hint_bits_sourceId),
    .io_l1Hint_bits_isKeyword          (_slices_0_io_l1Hint_bits_isKeyword),
    .io_prefetch_train_valid           (_slices_0_io_prefetch_train_valid),
    .io_prefetch_train_bits_tag        (_slices_0_io_prefetch_train_bits_tag),
    .io_prefetch_train_bits_set        (_slices_0_io_prefetch_train_bits_set),
    .io_prefetch_train_bits_needT      (_slices_0_io_prefetch_train_bits_needT),
    .io_prefetch_train_bits_source     (_slices_0_io_prefetch_train_bits_source),
    .io_prefetch_train_bits_vaddr      (_slices_0_io_prefetch_train_bits_vaddr),
    .io_prefetch_train_bits_hit        (_slices_0_io_prefetch_train_bits_hit),
    .io_prefetch_train_bits_prefetched (_slices_0_io_prefetch_train_bits_prefetched),
    .io_prefetch_train_bits_pfsource   (_slices_0_io_prefetch_train_bits_pfsource),
    .io_prefetch_train_bits_reqsource  (_slices_0_io_prefetch_train_bits_reqsource),
    .io_prefetch_req_ready             (_slices_0_io_prefetch_req_ready),
    .io_prefetch_req_valid
      (_prefetcher_io_req_valid & _prefetcher_io_req_bits_set[1:0] == 2'h0),
    .io_prefetch_req_bits_tag          (_prefetcher_io_req_bits_tag),
    .io_prefetch_req_bits_set          (_prefetcher_io_req_bits_set),
    .io_prefetch_req_bits_vaddr        (_prefetcher_io_req_bits_vaddr),
    .io_prefetch_req_bits_needT        (_prefetcher_io_req_bits_needT),
    .io_prefetch_req_bits_source       (_prefetcher_io_req_bits_source),
    .io_prefetch_req_bits_pfSource     (_prefetcher_io_req_bits_pfSource),
    .io_prefetch_resp_ready            (_resp_pipeline_io_in_ready),
    .io_prefetch_resp_valid            (_slices_0_io_prefetch_resp_valid),
    .io_error_valid                    (_slices_0_io_error_valid),
    .io_error_bits_valid               (_slices_0_io_error_bits_valid),
    .io_error_bits_address             (_slices_0_io_error_bits_address),
    .io_l2Miss                         (_slices_0_io_l2Miss),
    .io_out_a_ready                    (auto_out_0_a_ready),
    .io_out_a_valid                    (auto_out_0_a_valid),
    .io_out_a_bits_opcode              (auto_out_0_a_bits_opcode),
    .io_out_a_bits_param               (auto_out_0_a_bits_param),
    .io_out_a_bits_size                (auto_out_0_a_bits_size),
    .io_out_a_bits_source              (auto_out_0_a_bits_source),
    .io_out_a_bits_address             (_slices_0_io_out_a_bits_address),
    .io_out_a_bits_user_reqSource      (auto_out_0_a_bits_user_reqSource),
    .io_out_a_bits_echo_blockisdirty   (auto_out_0_a_bits_echo_blockisdirty),
    .io_out_a_bits_mask                (auto_out_0_a_bits_mask),
    .io_out_a_bits_data                (auto_out_0_a_bits_data),
    .io_out_a_bits_corrupt             (auto_out_0_a_bits_corrupt),
    .io_out_b_ready                    (auto_out_0_b_ready),
    .io_out_b_valid                    (auto_out_0_b_valid),
    .io_out_b_bits_opcode              (auto_out_0_b_bits_opcode),
    .io_out_b_bits_param               (auto_out_0_b_bits_param),
    .io_out_b_bits_size                (auto_out_0_b_bits_size),
    .io_out_b_bits_source              (auto_out_0_b_bits_source),
    .io_out_b_bits_address             (auto_out_0_b_bits_address),
    .io_out_b_bits_mask                (auto_out_0_b_bits_mask),
    .io_out_b_bits_data                (auto_out_0_b_bits_data),
    .io_out_b_bits_corrupt             (auto_out_0_b_bits_corrupt),
    .io_out_c_ready                    (auto_out_0_c_ready),
    .io_out_c_valid                    (auto_out_0_c_valid),
    .io_out_c_bits_opcode              (auto_out_0_c_bits_opcode),
    .io_out_c_bits_param               (auto_out_0_c_bits_param),
    .io_out_c_bits_size                (auto_out_0_c_bits_size),
    .io_out_c_bits_source              (auto_out_0_c_bits_source),
    .io_out_c_bits_address             (_slices_0_io_out_c_bits_address),
    .io_out_c_bits_user_reqSource      (auto_out_0_c_bits_user_reqSource),
    .io_out_c_bits_echo_blockisdirty   (auto_out_0_c_bits_echo_blockisdirty),
    .io_out_c_bits_data                (auto_out_0_c_bits_data),
    .io_out_c_bits_corrupt             (auto_out_0_c_bits_corrupt),
    .io_out_d_ready                    (auto_out_0_d_ready),
    .io_out_d_valid                    (auto_out_0_d_valid),
    .io_out_d_bits_opcode              (auto_out_0_d_bits_opcode),
    .io_out_d_bits_param               (auto_out_0_d_bits_param),
    .io_out_d_bits_size                (auto_out_0_d_bits_size),
    .io_out_d_bits_source              (auto_out_0_d_bits_source),
    .io_out_d_bits_sink                (auto_out_0_d_bits_sink),
    .io_out_d_bits_denied              (auto_out_0_d_bits_denied),
    .io_out_d_bits_echo_blockisdirty   (auto_out_0_d_bits_echo_blockisdirty),
    .io_out_d_bits_data                (auto_out_0_d_bits_data),
    .io_out_d_bits_corrupt             (auto_out_0_d_bits_corrupt),
    .io_out_e_ready                    (auto_out_0_e_ready),
    .io_out_e_valid                    (auto_out_0_e_valid),
    .io_out_e_bits_sink                (auto_out_0_e_bits_sink),
    .io_perf_0_value                   (_slices_0_io_perf_0_value),
    .io_perf_1_value                   (_slices_0_io_perf_1_value),
    .io_perf_3_value                   (_slices_0_io_perf_3_value),
    .io_perf_4_value                   (_slices_0_io_perf_4_value),
    .io_perf_5_value                   (_slices_0_io_perf_5_value),
    .io_perf_6_value                   (_slices_0_io_perf_6_value),
    .io_perf_7_value                   (_slices_0_io_perf_7_value),
    .io_perf_8_value                   (_slices_0_io_perf_8_value),
    .io_perf_9_value                   (_slices_0_io_perf_9_value),
    .io_perf_10_value                  (_slices_0_io_perf_10_value),
    .io_perf_11_value                  (_slices_0_io_perf_11_value),
    .io_perf_12_value                  (_slices_0_io_perf_12_value),
    .io_perf_13_value                  (_slices_0_io_perf_13_value),
    .io_perf_14_value                  (_slices_0_io_perf_14_value),
    .io_perf_15_value                  (_slices_0_io_perf_15_value),
    .io_perf_16_value                  (_slices_0_io_perf_16_value),
    .sigFromSrams_bore_ram_hold        (io_dft_ram_hold),
    .sigFromSrams_bore_ram_bypass      (io_dft_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken    (io_dft_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk     (io_dft_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp    (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold    (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_cgen            (io_dft_cgen),
    .sigFromSrams_bore_1_ram_hold      (io_dft_ram_hold),
    .sigFromSrams_bore_1_ram_bypass    (io_dft_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken  (io_dft_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk   (io_dft_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp  (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold  (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen          (io_dft_cgen),
    .sigFromSrams_bore_2_ram_hold      (io_dft_ram_hold),
    .sigFromSrams_bore_2_ram_bypass    (io_dft_ram_bypass),
    .sigFromSrams_bore_2_ram_bp_clken  (io_dft_ram_bp_clken),
    .sigFromSrams_bore_2_ram_aux_clk   (io_dft_ram_aux_clk),
    .sigFromSrams_bore_2_ram_aux_ckbp  (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_2_ram_mcp_hold  (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_2_cgen          (io_dft_cgen),
    .sigFromSrams_bore_3_ram_hold      (io_dft_ram_hold),
    .sigFromSrams_bore_3_ram_bypass    (io_dft_ram_bypass),
    .sigFromSrams_bore_3_ram_bp_clken  (io_dft_ram_bp_clken),
    .sigFromSrams_bore_3_ram_aux_clk   (io_dft_ram_aux_clk),
    .sigFromSrams_bore_3_ram_aux_ckbp  (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_3_ram_mcp_hold  (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_3_cgen          (io_dft_cgen),
    .sigFromSrams_bore_4_ram_hold      (io_dft_ram_hold),
    .sigFromSrams_bore_4_ram_bypass    (io_dft_ram_bypass),
    .sigFromSrams_bore_4_ram_bp_clken  (io_dft_ram_bp_clken),
    .sigFromSrams_bore_4_ram_aux_clk   (io_dft_ram_aux_clk),
    .sigFromSrams_bore_4_ram_aux_ckbp  (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_4_ram_mcp_hold  (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_4_cgen          (io_dft_cgen),
    .sigFromSrams_bore_5_ram_hold      (io_dft_ram_hold),
    .sigFromSrams_bore_5_ram_bypass    (io_dft_ram_bypass),
    .sigFromSrams_bore_5_ram_bp_clken  (io_dft_ram_bp_clken),
    .sigFromSrams_bore_5_ram_aux_clk   (io_dft_ram_aux_clk),
    .sigFromSrams_bore_5_ram_aux_ckbp  (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_5_ram_mcp_hold  (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_5_cgen          (io_dft_cgen),
    .sigFromSrams_bore_6_ram_hold      (io_dft_ram_hold),
    .sigFromSrams_bore_6_ram_bypass    (io_dft_ram_bypass),
    .sigFromSrams_bore_6_ram_bp_clken  (io_dft_ram_bp_clken),
    .sigFromSrams_bore_6_ram_aux_clk   (io_dft_ram_aux_clk),
    .sigFromSrams_bore_6_ram_aux_ckbp  (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_6_ram_mcp_hold  (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_6_cgen          (io_dft_cgen),
    .sigFromSrams_bore_7_ram_hold      (io_dft_ram_hold),
    .sigFromSrams_bore_7_ram_bypass    (io_dft_ram_bypass),
    .sigFromSrams_bore_7_ram_bp_clken  (io_dft_ram_bp_clken),
    .sigFromSrams_bore_7_ram_aux_clk   (io_dft_ram_aux_clk),
    .sigFromSrams_bore_7_ram_aux_ckbp  (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_7_ram_mcp_hold  (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_7_cgen          (io_dft_cgen),
    .sigFromSrams_bore_8_ram_hold      (io_dft_ram_hold),
    .sigFromSrams_bore_8_ram_bypass    (io_dft_ram_bypass),
    .sigFromSrams_bore_8_ram_bp_clken  (io_dft_ram_bp_clken),
    .sigFromSrams_bore_8_ram_aux_clk   (io_dft_ram_aux_clk),
    .sigFromSrams_bore_8_ram_aux_ckbp  (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_8_ram_mcp_hold  (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_8_cgen          (io_dft_cgen),
    .sigFromSrams_bore_9_ram_hold      (io_dft_ram_hold),
    .sigFromSrams_bore_9_ram_bypass    (io_dft_ram_bypass),
    .sigFromSrams_bore_9_ram_bp_clken  (io_dft_ram_bp_clken),
    .sigFromSrams_bore_9_ram_aux_clk   (io_dft_ram_aux_clk),
    .sigFromSrams_bore_9_ram_aux_ckbp  (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_9_ram_mcp_hold  (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_9_cgen          (io_dft_cgen),
    .sigFromSrams_bore_10_ram_hold     (io_dft_ram_hold),
    .sigFromSrams_bore_10_ram_bypass   (io_dft_ram_bypass),
    .sigFromSrams_bore_10_ram_bp_clken (io_dft_ram_bp_clken),
    .sigFromSrams_bore_10_ram_aux_clk  (io_dft_ram_aux_clk),
    .sigFromSrams_bore_10_ram_aux_ckbp (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_10_ram_mcp_hold (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_10_cgen         (io_dft_cgen),
    .boreChildrenBd_bore_array         (childBd_1_array),
    .boreChildrenBd_bore_all           (childBd_1_all),
    .boreChildrenBd_bore_req           (childBd_1_req),
    .boreChildrenBd_bore_ack           (childBd_1_ack),
    .boreChildrenBd_bore_writeen       (childBd_1_writeen),
    .boreChildrenBd_bore_be            (childBd_1_be),
    .boreChildrenBd_bore_addr          (childBd_1_addr),
    .boreChildrenBd_bore_indata        (childBd_1_indata),
    .boreChildrenBd_bore_readen        (childBd_1_readen),
    .boreChildrenBd_bore_addr_rd       (childBd_1_addr_rd),
    .boreChildrenBd_bore_outdata       (childBd_1_outdata),
    .boreChildrenBd_bore_1_array       (childBd_2_array),
    .boreChildrenBd_bore_1_all         (childBd_2_all),
    .boreChildrenBd_bore_1_req         (childBd_2_req),
    .boreChildrenBd_bore_1_ack         (childBd_2_ack),
    .boreChildrenBd_bore_1_writeen     (childBd_2_writeen),
    .boreChildrenBd_bore_1_be          (childBd_2_be),
    .boreChildrenBd_bore_1_addr        (childBd_2_addr),
    .boreChildrenBd_bore_1_indata      (childBd_2_indata),
    .boreChildrenBd_bore_1_readen      (childBd_2_readen),
    .boreChildrenBd_bore_1_addr_rd     (childBd_2_addr_rd),
    .boreChildrenBd_bore_1_outdata     (childBd_2_outdata)
  );
  Pipeline_2 train_pipeline (
    .clock                 (clock),
    .reset                 (reset),
    .io_in_valid           (_slices_0_io_prefetch_train_valid),
    .io_in_bits_tag        (_slices_0_io_prefetch_train_bits_tag),
    .io_in_bits_set        (_slices_0_io_prefetch_train_bits_set),
    .io_in_bits_needT      (_slices_0_io_prefetch_train_bits_needT),
    .io_in_bits_source     (_slices_0_io_prefetch_train_bits_source),
    .io_in_bits_vaddr      (_slices_0_io_prefetch_train_bits_vaddr),
    .io_in_bits_hit        (_slices_0_io_prefetch_train_bits_hit),
    .io_in_bits_prefetched (_slices_0_io_prefetch_train_bits_prefetched),
    .io_in_bits_pfsource   (_slices_0_io_prefetch_train_bits_pfsource),
    .io_in_bits_reqsource  (_slices_0_io_prefetch_train_bits_reqsource),
    .io_out_ready          (_prefetch_train_arb_io_in_0_ready),
    .io_out_valid          (_train_pipeline_io_out_valid),
    .io_out_bits_tag       (_train_pipeline_io_out_bits_tag),
    .io_out_bits_set       (_train_pipeline_io_out_bits_set),
    .io_out_bits_needT     (_train_pipeline_io_out_bits_needT),
    .io_out_bits_source    (_train_pipeline_io_out_bits_source),
    .io_out_bits_vaddr     (_train_pipeline_io_out_bits_vaddr),
    .io_out_bits_reqsource (_train_pipeline_io_out_bits_reqsource)
  );
  Pipeline_3 resp_pipeline (
    .clock        (clock),
    .reset        (reset),
    .io_in_ready  (_resp_pipeline_io_in_ready),
    .io_in_valid  (_slices_0_io_prefetch_resp_valid),
    .io_out_ready (_prefetch_resp_arb_io_in_0_ready),
    .io_out_valid (_resp_pipeline_io_out_valid)
  );
  wire [4:0]   childBd_3_array;
  wire         childBd_3_all;
  wire         childBd_3_req;
  wire         childBd_3_writeen;
  wire [7:0]   childBd_3_be;
  wire [9:0]   childBd_3_addr;
  wire [103:0] childBd_3_indata;
  wire         childBd_3_readen;
  wire [9:0]   childBd_3_addr_rd;
  wire [4:0]   childBd_4_array;
  wire         childBd_4_all;
  wire         childBd_4_req;
  wire         childBd_4_writeen;
  wire         childBd_4_be;
  wire [12:0]  childBd_4_addr;
  wire [136:0] childBd_4_indata;
  wire         childBd_4_readen;
  wire [12:0]  childBd_4_addr_rd;
  Slice_1 slices_1 (
    .clock                             (clock),
    .reset                             (reset),
    .io_in_a_ready                     (auto_in_1_a_ready),
    .io_in_a_valid                     (auto_in_1_a_valid),
    .io_in_a_bits_opcode               (auto_in_1_a_bits_opcode),
    .io_in_a_bits_param                (auto_in_1_a_bits_param),
    .io_in_a_bits_size                 (auto_in_1_a_bits_size),
    .io_in_a_bits_source               (auto_in_1_a_bits_source),
    .io_in_a_bits_address              (auto_in_1_a_bits_address),
    .io_in_a_bits_user_reqSource       (auto_in_1_a_bits_user_reqSource),
    .io_in_a_bits_user_alias           (auto_in_1_a_bits_user_alias),
    .io_in_a_bits_user_vaddr           (auto_in_1_a_bits_user_vaddr),
    .io_in_a_bits_user_needHint        (auto_in_1_a_bits_user_needHint),
    .io_in_a_bits_echo_isKeyword       (auto_in_1_a_bits_echo_isKeyword),
    .io_in_a_bits_mask                 (auto_in_1_a_bits_mask),
    .io_in_a_bits_data                 (auto_in_1_a_bits_data),
    .io_in_a_bits_corrupt              (auto_in_1_a_bits_corrupt),
    .io_in_b_ready                     (auto_in_1_b_ready),
    .io_in_b_valid                     (auto_in_1_b_valid),
    .io_in_b_bits_opcode               (auto_in_1_b_bits_opcode),
    .io_in_b_bits_param                (auto_in_1_b_bits_param),
    .io_in_b_bits_size                 (auto_in_1_b_bits_size),
    .io_in_b_bits_source               (auto_in_1_b_bits_source),
    .io_in_b_bits_address              (_slices_1_io_in_b_bits_address),
    .io_in_b_bits_mask                 (auto_in_1_b_bits_mask),
    .io_in_b_bits_data                 (auto_in_1_b_bits_data),
    .io_in_b_bits_corrupt              (auto_in_1_b_bits_corrupt),
    .io_in_c_ready                     (auto_in_1_c_ready),
    .io_in_c_valid                     (auto_in_1_c_valid),
    .io_in_c_bits_opcode               (auto_in_1_c_bits_opcode),
    .io_in_c_bits_param                (auto_in_1_c_bits_param),
    .io_in_c_bits_size                 (auto_in_1_c_bits_size),
    .io_in_c_bits_source               (auto_in_1_c_bits_source),
    .io_in_c_bits_address              (auto_in_1_c_bits_address),
    .io_in_c_bits_user_reqSource       (auto_in_1_c_bits_user_reqSource),
    .io_in_c_bits_user_alias           (auto_in_1_c_bits_user_alias),
    .io_in_c_bits_user_vaddr           (auto_in_1_c_bits_user_vaddr),
    .io_in_c_bits_user_needHint        (auto_in_1_c_bits_user_needHint),
    .io_in_c_bits_echo_isKeyword       (auto_in_1_c_bits_echo_isKeyword),
    .io_in_c_bits_data                 (auto_in_1_c_bits_data),
    .io_in_c_bits_corrupt              (auto_in_1_c_bits_corrupt),
    .io_in_d_ready                     (auto_in_1_d_ready & _slice_io_in_d_ready_T_2),
    .io_in_d_valid                     (_slices_1_io_in_d_valid),
    .io_in_d_bits_opcode               (auto_in_1_d_bits_opcode),
    .io_in_d_bits_param                (auto_in_1_d_bits_param),
    .io_in_d_bits_size                 (auto_in_1_d_bits_size),
    .io_in_d_bits_source               (auto_in_1_d_bits_source),
    .io_in_d_bits_sink                 (auto_in_1_d_bits_sink),
    .io_in_d_bits_denied               (auto_in_1_d_bits_denied),
    .io_in_d_bits_echo_isKeyword       (auto_in_1_d_bits_echo_isKeyword),
    .io_in_d_bits_data                 (auto_in_1_d_bits_data),
    .io_in_d_bits_corrupt              (auto_in_1_d_bits_corrupt),
    .io_in_e_ready                     (auto_in_1_e_ready),
    .io_in_e_valid                     (auto_in_1_e_valid),
    .io_in_e_bits_sink                 (auto_in_1_e_bits_sink),
    .io_l1Hint_ready                   (_l1HintArb_io_in_1_ready),
    .io_l1Hint_valid                   (_slices_1_io_l1Hint_valid),
    .io_l1Hint_bits_sourceId           (_slices_1_io_l1Hint_bits_sourceId),
    .io_l1Hint_bits_isKeyword          (_slices_1_io_l1Hint_bits_isKeyword),
    .io_prefetch_train_valid           (_slices_1_io_prefetch_train_valid),
    .io_prefetch_train_bits_tag        (_slices_1_io_prefetch_train_bits_tag),
    .io_prefetch_train_bits_set        (_slices_1_io_prefetch_train_bits_set),
    .io_prefetch_train_bits_needT      (_slices_1_io_prefetch_train_bits_needT),
    .io_prefetch_train_bits_source     (_slices_1_io_prefetch_train_bits_source),
    .io_prefetch_train_bits_vaddr      (_slices_1_io_prefetch_train_bits_vaddr),
    .io_prefetch_train_bits_hit        (_slices_1_io_prefetch_train_bits_hit),
    .io_prefetch_train_bits_prefetched (_slices_1_io_prefetch_train_bits_prefetched),
    .io_prefetch_train_bits_pfsource   (_slices_1_io_prefetch_train_bits_pfsource),
    .io_prefetch_train_bits_reqsource  (_slices_1_io_prefetch_train_bits_reqsource),
    .io_prefetch_req_ready             (_slices_1_io_prefetch_req_ready),
    .io_prefetch_req_valid
      (_prefetcher_io_req_valid & _prefetcher_io_req_bits_set[1:0] == 2'h1),
    .io_prefetch_req_bits_tag          (_prefetcher_io_req_bits_tag),
    .io_prefetch_req_bits_set          (_prefetcher_io_req_bits_set),
    .io_prefetch_req_bits_vaddr        (_prefetcher_io_req_bits_vaddr),
    .io_prefetch_req_bits_needT        (_prefetcher_io_req_bits_needT),
    .io_prefetch_req_bits_source       (_prefetcher_io_req_bits_source),
    .io_prefetch_req_bits_pfSource     (_prefetcher_io_req_bits_pfSource),
    .io_prefetch_resp_ready            (_resp_pipeline_1_io_in_ready),
    .io_prefetch_resp_valid            (_slices_1_io_prefetch_resp_valid),
    .io_error_valid                    (_slices_1_io_error_valid),
    .io_error_bits_valid               (_slices_1_io_error_bits_valid),
    .io_error_bits_address             (_slices_1_io_error_bits_address),
    .io_l2Miss                         (_slices_1_io_l2Miss),
    .io_out_a_ready                    (auto_out_1_a_ready),
    .io_out_a_valid                    (auto_out_1_a_valid),
    .io_out_a_bits_opcode              (auto_out_1_a_bits_opcode),
    .io_out_a_bits_param               (auto_out_1_a_bits_param),
    .io_out_a_bits_size                (auto_out_1_a_bits_size),
    .io_out_a_bits_source              (auto_out_1_a_bits_source),
    .io_out_a_bits_address             (_slices_1_io_out_a_bits_address),
    .io_out_a_bits_user_reqSource      (auto_out_1_a_bits_user_reqSource),
    .io_out_a_bits_echo_blockisdirty   (auto_out_1_a_bits_echo_blockisdirty),
    .io_out_a_bits_mask                (auto_out_1_a_bits_mask),
    .io_out_a_bits_data                (auto_out_1_a_bits_data),
    .io_out_a_bits_corrupt             (auto_out_1_a_bits_corrupt),
    .io_out_b_ready                    (auto_out_1_b_ready),
    .io_out_b_valid                    (auto_out_1_b_valid),
    .io_out_b_bits_opcode              (auto_out_1_b_bits_opcode),
    .io_out_b_bits_param               (auto_out_1_b_bits_param),
    .io_out_b_bits_size                (auto_out_1_b_bits_size),
    .io_out_b_bits_source              (auto_out_1_b_bits_source),
    .io_out_b_bits_address             (auto_out_1_b_bits_address),
    .io_out_b_bits_mask                (auto_out_1_b_bits_mask),
    .io_out_b_bits_data                (auto_out_1_b_bits_data),
    .io_out_b_bits_corrupt             (auto_out_1_b_bits_corrupt),
    .io_out_c_ready                    (auto_out_1_c_ready),
    .io_out_c_valid                    (auto_out_1_c_valid),
    .io_out_c_bits_opcode              (auto_out_1_c_bits_opcode),
    .io_out_c_bits_param               (auto_out_1_c_bits_param),
    .io_out_c_bits_size                (auto_out_1_c_bits_size),
    .io_out_c_bits_source              (auto_out_1_c_bits_source),
    .io_out_c_bits_address             (_slices_1_io_out_c_bits_address),
    .io_out_c_bits_user_reqSource      (auto_out_1_c_bits_user_reqSource),
    .io_out_c_bits_echo_blockisdirty   (auto_out_1_c_bits_echo_blockisdirty),
    .io_out_c_bits_data                (auto_out_1_c_bits_data),
    .io_out_c_bits_corrupt             (auto_out_1_c_bits_corrupt),
    .io_out_d_ready                    (auto_out_1_d_ready),
    .io_out_d_valid                    (auto_out_1_d_valid),
    .io_out_d_bits_opcode              (auto_out_1_d_bits_opcode),
    .io_out_d_bits_param               (auto_out_1_d_bits_param),
    .io_out_d_bits_size                (auto_out_1_d_bits_size),
    .io_out_d_bits_source              (auto_out_1_d_bits_source),
    .io_out_d_bits_sink                (auto_out_1_d_bits_sink),
    .io_out_d_bits_denied              (auto_out_1_d_bits_denied),
    .io_out_d_bits_echo_blockisdirty   (auto_out_1_d_bits_echo_blockisdirty),
    .io_out_d_bits_data                (auto_out_1_d_bits_data),
    .io_out_d_bits_corrupt             (auto_out_1_d_bits_corrupt),
    .io_out_e_ready                    (auto_out_1_e_ready),
    .io_out_e_valid                    (auto_out_1_e_valid),
    .io_out_e_bits_sink                (auto_out_1_e_bits_sink),
    .io_perf_0_value                   (_slices_1_io_perf_0_value),
    .io_perf_1_value                   (_slices_1_io_perf_1_value),
    .io_perf_3_value                   (_slices_1_io_perf_3_value),
    .io_perf_4_value                   (_slices_1_io_perf_4_value),
    .io_perf_5_value                   (_slices_1_io_perf_5_value),
    .io_perf_6_value                   (_slices_1_io_perf_6_value),
    .io_perf_7_value                   (_slices_1_io_perf_7_value),
    .io_perf_8_value                   (_slices_1_io_perf_8_value),
    .io_perf_9_value                   (_slices_1_io_perf_9_value),
    .io_perf_10_value                  (_slices_1_io_perf_10_value),
    .io_perf_11_value                  (_slices_1_io_perf_11_value),
    .io_perf_12_value                  (_slices_1_io_perf_12_value),
    .io_perf_13_value                  (_slices_1_io_perf_13_value),
    .io_perf_14_value                  (_slices_1_io_perf_14_value),
    .io_perf_15_value                  (_slices_1_io_perf_15_value),
    .io_perf_16_value                  (_slices_1_io_perf_16_value),
    .sigFromSrams_bore_ram_hold        (io_dft_ram_hold),
    .sigFromSrams_bore_ram_bypass      (io_dft_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken    (io_dft_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk     (io_dft_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp    (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold    (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_cgen            (io_dft_cgen),
    .sigFromSrams_bore_1_ram_hold      (io_dft_ram_hold),
    .sigFromSrams_bore_1_ram_bypass    (io_dft_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken  (io_dft_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk   (io_dft_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp  (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold  (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen          (io_dft_cgen),
    .sigFromSrams_bore_2_ram_hold      (io_dft_ram_hold),
    .sigFromSrams_bore_2_ram_bypass    (io_dft_ram_bypass),
    .sigFromSrams_bore_2_ram_bp_clken  (io_dft_ram_bp_clken),
    .sigFromSrams_bore_2_ram_aux_clk   (io_dft_ram_aux_clk),
    .sigFromSrams_bore_2_ram_aux_ckbp  (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_2_ram_mcp_hold  (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_2_cgen          (io_dft_cgen),
    .sigFromSrams_bore_3_ram_hold      (io_dft_ram_hold),
    .sigFromSrams_bore_3_ram_bypass    (io_dft_ram_bypass),
    .sigFromSrams_bore_3_ram_bp_clken  (io_dft_ram_bp_clken),
    .sigFromSrams_bore_3_ram_aux_clk   (io_dft_ram_aux_clk),
    .sigFromSrams_bore_3_ram_aux_ckbp  (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_3_ram_mcp_hold  (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_3_cgen          (io_dft_cgen),
    .sigFromSrams_bore_4_ram_hold      (io_dft_ram_hold),
    .sigFromSrams_bore_4_ram_bypass    (io_dft_ram_bypass),
    .sigFromSrams_bore_4_ram_bp_clken  (io_dft_ram_bp_clken),
    .sigFromSrams_bore_4_ram_aux_clk   (io_dft_ram_aux_clk),
    .sigFromSrams_bore_4_ram_aux_ckbp  (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_4_ram_mcp_hold  (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_4_cgen          (io_dft_cgen),
    .sigFromSrams_bore_5_ram_hold      (io_dft_ram_hold),
    .sigFromSrams_bore_5_ram_bypass    (io_dft_ram_bypass),
    .sigFromSrams_bore_5_ram_bp_clken  (io_dft_ram_bp_clken),
    .sigFromSrams_bore_5_ram_aux_clk   (io_dft_ram_aux_clk),
    .sigFromSrams_bore_5_ram_aux_ckbp  (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_5_ram_mcp_hold  (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_5_cgen          (io_dft_cgen),
    .sigFromSrams_bore_6_ram_hold      (io_dft_ram_hold),
    .sigFromSrams_bore_6_ram_bypass    (io_dft_ram_bypass),
    .sigFromSrams_bore_6_ram_bp_clken  (io_dft_ram_bp_clken),
    .sigFromSrams_bore_6_ram_aux_clk   (io_dft_ram_aux_clk),
    .sigFromSrams_bore_6_ram_aux_ckbp  (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_6_ram_mcp_hold  (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_6_cgen          (io_dft_cgen),
    .sigFromSrams_bore_7_ram_hold      (io_dft_ram_hold),
    .sigFromSrams_bore_7_ram_bypass    (io_dft_ram_bypass),
    .sigFromSrams_bore_7_ram_bp_clken  (io_dft_ram_bp_clken),
    .sigFromSrams_bore_7_ram_aux_clk   (io_dft_ram_aux_clk),
    .sigFromSrams_bore_7_ram_aux_ckbp  (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_7_ram_mcp_hold  (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_7_cgen          (io_dft_cgen),
    .sigFromSrams_bore_8_ram_hold      (io_dft_ram_hold),
    .sigFromSrams_bore_8_ram_bypass    (io_dft_ram_bypass),
    .sigFromSrams_bore_8_ram_bp_clken  (io_dft_ram_bp_clken),
    .sigFromSrams_bore_8_ram_aux_clk   (io_dft_ram_aux_clk),
    .sigFromSrams_bore_8_ram_aux_ckbp  (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_8_ram_mcp_hold  (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_8_cgen          (io_dft_cgen),
    .sigFromSrams_bore_9_ram_hold      (io_dft_ram_hold),
    .sigFromSrams_bore_9_ram_bypass    (io_dft_ram_bypass),
    .sigFromSrams_bore_9_ram_bp_clken  (io_dft_ram_bp_clken),
    .sigFromSrams_bore_9_ram_aux_clk   (io_dft_ram_aux_clk),
    .sigFromSrams_bore_9_ram_aux_ckbp  (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_9_ram_mcp_hold  (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_9_cgen          (io_dft_cgen),
    .sigFromSrams_bore_10_ram_hold     (io_dft_ram_hold),
    .sigFromSrams_bore_10_ram_bypass   (io_dft_ram_bypass),
    .sigFromSrams_bore_10_ram_bp_clken (io_dft_ram_bp_clken),
    .sigFromSrams_bore_10_ram_aux_clk  (io_dft_ram_aux_clk),
    .sigFromSrams_bore_10_ram_aux_ckbp (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_10_ram_mcp_hold (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_10_cgen         (io_dft_cgen),
    .boreChildrenBd_bore_array         (childBd_3_array),
    .boreChildrenBd_bore_all           (childBd_3_all),
    .boreChildrenBd_bore_req           (childBd_3_req),
    .boreChildrenBd_bore_ack           (childBd_3_ack),
    .boreChildrenBd_bore_writeen       (childBd_3_writeen),
    .boreChildrenBd_bore_be            (childBd_3_be),
    .boreChildrenBd_bore_addr          (childBd_3_addr),
    .boreChildrenBd_bore_indata        (childBd_3_indata),
    .boreChildrenBd_bore_readen        (childBd_3_readen),
    .boreChildrenBd_bore_addr_rd       (childBd_3_addr_rd),
    .boreChildrenBd_bore_outdata       (childBd_3_outdata),
    .boreChildrenBd_bore_1_array       (childBd_4_array),
    .boreChildrenBd_bore_1_all         (childBd_4_all),
    .boreChildrenBd_bore_1_req         (childBd_4_req),
    .boreChildrenBd_bore_1_ack         (childBd_4_ack),
    .boreChildrenBd_bore_1_writeen     (childBd_4_writeen),
    .boreChildrenBd_bore_1_be          (childBd_4_be),
    .boreChildrenBd_bore_1_addr        (childBd_4_addr),
    .boreChildrenBd_bore_1_indata      (childBd_4_indata),
    .boreChildrenBd_bore_1_readen      (childBd_4_readen),
    .boreChildrenBd_bore_1_addr_rd     (childBd_4_addr_rd),
    .boreChildrenBd_bore_1_outdata     (childBd_4_outdata)
  );
  Pipeline_2 train_pipeline_1 (
    .clock                 (clock),
    .reset                 (reset),
    .io_in_valid           (_slices_1_io_prefetch_train_valid),
    .io_in_bits_tag        (_slices_1_io_prefetch_train_bits_tag),
    .io_in_bits_set        (_slices_1_io_prefetch_train_bits_set),
    .io_in_bits_needT      (_slices_1_io_prefetch_train_bits_needT),
    .io_in_bits_source     (_slices_1_io_prefetch_train_bits_source),
    .io_in_bits_vaddr      (_slices_1_io_prefetch_train_bits_vaddr),
    .io_in_bits_hit        (_slices_1_io_prefetch_train_bits_hit),
    .io_in_bits_prefetched (_slices_1_io_prefetch_train_bits_prefetched),
    .io_in_bits_pfsource   (_slices_1_io_prefetch_train_bits_pfsource),
    .io_in_bits_reqsource  (_slices_1_io_prefetch_train_bits_reqsource),
    .io_out_ready          (_prefetch_train_arb_io_in_1_ready),
    .io_out_valid          (_train_pipeline_1_io_out_valid),
    .io_out_bits_tag       (_train_pipeline_1_io_out_bits_tag),
    .io_out_bits_set       (_train_pipeline_1_io_out_bits_set),
    .io_out_bits_needT     (_train_pipeline_1_io_out_bits_needT),
    .io_out_bits_source    (_train_pipeline_1_io_out_bits_source),
    .io_out_bits_vaddr     (_train_pipeline_1_io_out_bits_vaddr),
    .io_out_bits_reqsource (_train_pipeline_1_io_out_bits_reqsource)
  );
  Pipeline_3 resp_pipeline_1 (
    .clock        (clock),
    .reset        (reset),
    .io_in_ready  (_resp_pipeline_1_io_in_ready),
    .io_in_valid  (_slices_1_io_prefetch_resp_valid),
    .io_out_ready (_prefetch_resp_arb_io_in_1_ready),
    .io_out_valid (_resp_pipeline_1_io_out_valid)
  );
  wire [5:0]   childBd_5_array;
  wire         childBd_5_all;
  wire         childBd_5_req;
  wire         childBd_5_writeen;
  wire [7:0]   childBd_5_be;
  wire [9:0]   childBd_5_addr;
  wire [103:0] childBd_5_indata;
  wire         childBd_5_readen;
  wire [9:0]   childBd_5_addr_rd;
  wire [5:0]   childBd_6_array;
  wire         childBd_6_all;
  wire         childBd_6_req;
  wire         childBd_6_writeen;
  wire         childBd_6_be;
  wire [12:0]  childBd_6_addr;
  wire [136:0] childBd_6_indata;
  wire         childBd_6_readen;
  wire [12:0]  childBd_6_addr_rd;
  Slice_2 slices_2 (
    .clock                             (clock),
    .reset                             (reset),
    .io_in_a_ready                     (auto_in_2_a_ready),
    .io_in_a_valid                     (auto_in_2_a_valid),
    .io_in_a_bits_opcode               (auto_in_2_a_bits_opcode),
    .io_in_a_bits_param                (auto_in_2_a_bits_param),
    .io_in_a_bits_size                 (auto_in_2_a_bits_size),
    .io_in_a_bits_source               (auto_in_2_a_bits_source),
    .io_in_a_bits_address              (auto_in_2_a_bits_address),
    .io_in_a_bits_user_reqSource       (auto_in_2_a_bits_user_reqSource),
    .io_in_a_bits_user_alias           (auto_in_2_a_bits_user_alias),
    .io_in_a_bits_user_vaddr           (auto_in_2_a_bits_user_vaddr),
    .io_in_a_bits_user_needHint        (auto_in_2_a_bits_user_needHint),
    .io_in_a_bits_echo_isKeyword       (auto_in_2_a_bits_echo_isKeyword),
    .io_in_a_bits_mask                 (auto_in_2_a_bits_mask),
    .io_in_a_bits_data                 (auto_in_2_a_bits_data),
    .io_in_a_bits_corrupt              (auto_in_2_a_bits_corrupt),
    .io_in_b_ready                     (auto_in_2_b_ready),
    .io_in_b_valid                     (auto_in_2_b_valid),
    .io_in_b_bits_opcode               (auto_in_2_b_bits_opcode),
    .io_in_b_bits_param                (auto_in_2_b_bits_param),
    .io_in_b_bits_size                 (auto_in_2_b_bits_size),
    .io_in_b_bits_source               (auto_in_2_b_bits_source),
    .io_in_b_bits_address              (_slices_2_io_in_b_bits_address),
    .io_in_b_bits_mask                 (auto_in_2_b_bits_mask),
    .io_in_b_bits_data                 (auto_in_2_b_bits_data),
    .io_in_b_bits_corrupt              (auto_in_2_b_bits_corrupt),
    .io_in_c_ready                     (auto_in_2_c_ready),
    .io_in_c_valid                     (auto_in_2_c_valid),
    .io_in_c_bits_opcode               (auto_in_2_c_bits_opcode),
    .io_in_c_bits_param                (auto_in_2_c_bits_param),
    .io_in_c_bits_size                 (auto_in_2_c_bits_size),
    .io_in_c_bits_source               (auto_in_2_c_bits_source),
    .io_in_c_bits_address              (auto_in_2_c_bits_address),
    .io_in_c_bits_user_reqSource       (auto_in_2_c_bits_user_reqSource),
    .io_in_c_bits_user_alias           (auto_in_2_c_bits_user_alias),
    .io_in_c_bits_user_vaddr           (auto_in_2_c_bits_user_vaddr),
    .io_in_c_bits_user_needHint        (auto_in_2_c_bits_user_needHint),
    .io_in_c_bits_echo_isKeyword       (auto_in_2_c_bits_echo_isKeyword),
    .io_in_c_bits_data                 (auto_in_2_c_bits_data),
    .io_in_c_bits_corrupt              (auto_in_2_c_bits_corrupt),
    .io_in_d_ready                     (auto_in_2_d_ready & _slice_io_in_d_ready_T_4),
    .io_in_d_valid                     (_slices_2_io_in_d_valid),
    .io_in_d_bits_opcode               (auto_in_2_d_bits_opcode),
    .io_in_d_bits_param                (auto_in_2_d_bits_param),
    .io_in_d_bits_size                 (auto_in_2_d_bits_size),
    .io_in_d_bits_source               (auto_in_2_d_bits_source),
    .io_in_d_bits_sink                 (auto_in_2_d_bits_sink),
    .io_in_d_bits_denied               (auto_in_2_d_bits_denied),
    .io_in_d_bits_echo_isKeyword       (auto_in_2_d_bits_echo_isKeyword),
    .io_in_d_bits_data                 (auto_in_2_d_bits_data),
    .io_in_d_bits_corrupt              (auto_in_2_d_bits_corrupt),
    .io_in_e_ready                     (auto_in_2_e_ready),
    .io_in_e_valid                     (auto_in_2_e_valid),
    .io_in_e_bits_sink                 (auto_in_2_e_bits_sink),
    .io_l1Hint_ready                   (_l1HintArb_io_in_2_ready),
    .io_l1Hint_valid                   (_slices_2_io_l1Hint_valid),
    .io_l1Hint_bits_sourceId           (_slices_2_io_l1Hint_bits_sourceId),
    .io_l1Hint_bits_isKeyword          (_slices_2_io_l1Hint_bits_isKeyword),
    .io_prefetch_train_valid           (_slices_2_io_prefetch_train_valid),
    .io_prefetch_train_bits_tag        (_slices_2_io_prefetch_train_bits_tag),
    .io_prefetch_train_bits_set        (_slices_2_io_prefetch_train_bits_set),
    .io_prefetch_train_bits_needT      (_slices_2_io_prefetch_train_bits_needT),
    .io_prefetch_train_bits_source     (_slices_2_io_prefetch_train_bits_source),
    .io_prefetch_train_bits_vaddr      (_slices_2_io_prefetch_train_bits_vaddr),
    .io_prefetch_train_bits_hit        (_slices_2_io_prefetch_train_bits_hit),
    .io_prefetch_train_bits_prefetched (_slices_2_io_prefetch_train_bits_prefetched),
    .io_prefetch_train_bits_pfsource   (_slices_2_io_prefetch_train_bits_pfsource),
    .io_prefetch_train_bits_reqsource  (_slices_2_io_prefetch_train_bits_reqsource),
    .io_prefetch_req_ready             (_slices_2_io_prefetch_req_ready),
    .io_prefetch_req_valid
      (_prefetcher_io_req_valid & _prefetcher_io_req_bits_set[1:0] == 2'h2),
    .io_prefetch_req_bits_tag          (_prefetcher_io_req_bits_tag),
    .io_prefetch_req_bits_set          (_prefetcher_io_req_bits_set),
    .io_prefetch_req_bits_vaddr        (_prefetcher_io_req_bits_vaddr),
    .io_prefetch_req_bits_needT        (_prefetcher_io_req_bits_needT),
    .io_prefetch_req_bits_source       (_prefetcher_io_req_bits_source),
    .io_prefetch_req_bits_pfSource     (_prefetcher_io_req_bits_pfSource),
    .io_prefetch_resp_ready            (_resp_pipeline_2_io_in_ready),
    .io_prefetch_resp_valid            (_slices_2_io_prefetch_resp_valid),
    .io_error_valid                    (_slices_2_io_error_valid),
    .io_error_bits_valid               (_slices_2_io_error_bits_valid),
    .io_error_bits_address             (_slices_2_io_error_bits_address),
    .io_l2Miss                         (_slices_2_io_l2Miss),
    .io_out_a_ready                    (auto_out_2_a_ready),
    .io_out_a_valid                    (auto_out_2_a_valid),
    .io_out_a_bits_opcode              (auto_out_2_a_bits_opcode),
    .io_out_a_bits_param               (auto_out_2_a_bits_param),
    .io_out_a_bits_size                (auto_out_2_a_bits_size),
    .io_out_a_bits_source              (auto_out_2_a_bits_source),
    .io_out_a_bits_address             (_slices_2_io_out_a_bits_address),
    .io_out_a_bits_user_reqSource      (auto_out_2_a_bits_user_reqSource),
    .io_out_a_bits_echo_blockisdirty   (auto_out_2_a_bits_echo_blockisdirty),
    .io_out_a_bits_mask                (auto_out_2_a_bits_mask),
    .io_out_a_bits_data                (auto_out_2_a_bits_data),
    .io_out_a_bits_corrupt             (auto_out_2_a_bits_corrupt),
    .io_out_b_ready                    (auto_out_2_b_ready),
    .io_out_b_valid                    (auto_out_2_b_valid),
    .io_out_b_bits_opcode              (auto_out_2_b_bits_opcode),
    .io_out_b_bits_param               (auto_out_2_b_bits_param),
    .io_out_b_bits_size                (auto_out_2_b_bits_size),
    .io_out_b_bits_source              (auto_out_2_b_bits_source),
    .io_out_b_bits_address             (auto_out_2_b_bits_address),
    .io_out_b_bits_mask                (auto_out_2_b_bits_mask),
    .io_out_b_bits_data                (auto_out_2_b_bits_data),
    .io_out_b_bits_corrupt             (auto_out_2_b_bits_corrupt),
    .io_out_c_ready                    (auto_out_2_c_ready),
    .io_out_c_valid                    (auto_out_2_c_valid),
    .io_out_c_bits_opcode              (auto_out_2_c_bits_opcode),
    .io_out_c_bits_param               (auto_out_2_c_bits_param),
    .io_out_c_bits_size                (auto_out_2_c_bits_size),
    .io_out_c_bits_source              (auto_out_2_c_bits_source),
    .io_out_c_bits_address             (_slices_2_io_out_c_bits_address),
    .io_out_c_bits_user_reqSource      (auto_out_2_c_bits_user_reqSource),
    .io_out_c_bits_echo_blockisdirty   (auto_out_2_c_bits_echo_blockisdirty),
    .io_out_c_bits_data                (auto_out_2_c_bits_data),
    .io_out_c_bits_corrupt             (auto_out_2_c_bits_corrupt),
    .io_out_d_ready                    (auto_out_2_d_ready),
    .io_out_d_valid                    (auto_out_2_d_valid),
    .io_out_d_bits_opcode              (auto_out_2_d_bits_opcode),
    .io_out_d_bits_param               (auto_out_2_d_bits_param),
    .io_out_d_bits_size                (auto_out_2_d_bits_size),
    .io_out_d_bits_source              (auto_out_2_d_bits_source),
    .io_out_d_bits_sink                (auto_out_2_d_bits_sink),
    .io_out_d_bits_denied              (auto_out_2_d_bits_denied),
    .io_out_d_bits_echo_blockisdirty   (auto_out_2_d_bits_echo_blockisdirty),
    .io_out_d_bits_data                (auto_out_2_d_bits_data),
    .io_out_d_bits_corrupt             (auto_out_2_d_bits_corrupt),
    .io_out_e_ready                    (auto_out_2_e_ready),
    .io_out_e_valid                    (auto_out_2_e_valid),
    .io_out_e_bits_sink                (auto_out_2_e_bits_sink),
    .io_perf_0_value                   (_slices_2_io_perf_0_value),
    .io_perf_1_value                   (_slices_2_io_perf_1_value),
    .io_perf_3_value                   (_slices_2_io_perf_3_value),
    .io_perf_4_value                   (_slices_2_io_perf_4_value),
    .io_perf_5_value                   (_slices_2_io_perf_5_value),
    .io_perf_6_value                   (_slices_2_io_perf_6_value),
    .io_perf_7_value                   (_slices_2_io_perf_7_value),
    .io_perf_8_value                   (_slices_2_io_perf_8_value),
    .io_perf_9_value                   (_slices_2_io_perf_9_value),
    .io_perf_10_value                  (_slices_2_io_perf_10_value),
    .io_perf_11_value                  (_slices_2_io_perf_11_value),
    .io_perf_12_value                  (_slices_2_io_perf_12_value),
    .io_perf_13_value                  (_slices_2_io_perf_13_value),
    .io_perf_14_value                  (_slices_2_io_perf_14_value),
    .io_perf_15_value                  (_slices_2_io_perf_15_value),
    .io_perf_16_value                  (_slices_2_io_perf_16_value),
    .sigFromSrams_bore_ram_hold        (io_dft_ram_hold),
    .sigFromSrams_bore_ram_bypass      (io_dft_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken    (io_dft_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk     (io_dft_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp    (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold    (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_cgen            (io_dft_cgen),
    .sigFromSrams_bore_1_ram_hold      (io_dft_ram_hold),
    .sigFromSrams_bore_1_ram_bypass    (io_dft_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken  (io_dft_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk   (io_dft_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp  (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold  (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen          (io_dft_cgen),
    .sigFromSrams_bore_2_ram_hold      (io_dft_ram_hold),
    .sigFromSrams_bore_2_ram_bypass    (io_dft_ram_bypass),
    .sigFromSrams_bore_2_ram_bp_clken  (io_dft_ram_bp_clken),
    .sigFromSrams_bore_2_ram_aux_clk   (io_dft_ram_aux_clk),
    .sigFromSrams_bore_2_ram_aux_ckbp  (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_2_ram_mcp_hold  (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_2_cgen          (io_dft_cgen),
    .sigFromSrams_bore_3_ram_hold      (io_dft_ram_hold),
    .sigFromSrams_bore_3_ram_bypass    (io_dft_ram_bypass),
    .sigFromSrams_bore_3_ram_bp_clken  (io_dft_ram_bp_clken),
    .sigFromSrams_bore_3_ram_aux_clk   (io_dft_ram_aux_clk),
    .sigFromSrams_bore_3_ram_aux_ckbp  (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_3_ram_mcp_hold  (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_3_cgen          (io_dft_cgen),
    .sigFromSrams_bore_4_ram_hold      (io_dft_ram_hold),
    .sigFromSrams_bore_4_ram_bypass    (io_dft_ram_bypass),
    .sigFromSrams_bore_4_ram_bp_clken  (io_dft_ram_bp_clken),
    .sigFromSrams_bore_4_ram_aux_clk   (io_dft_ram_aux_clk),
    .sigFromSrams_bore_4_ram_aux_ckbp  (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_4_ram_mcp_hold  (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_4_cgen          (io_dft_cgen),
    .sigFromSrams_bore_5_ram_hold      (io_dft_ram_hold),
    .sigFromSrams_bore_5_ram_bypass    (io_dft_ram_bypass),
    .sigFromSrams_bore_5_ram_bp_clken  (io_dft_ram_bp_clken),
    .sigFromSrams_bore_5_ram_aux_clk   (io_dft_ram_aux_clk),
    .sigFromSrams_bore_5_ram_aux_ckbp  (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_5_ram_mcp_hold  (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_5_cgen          (io_dft_cgen),
    .sigFromSrams_bore_6_ram_hold      (io_dft_ram_hold),
    .sigFromSrams_bore_6_ram_bypass    (io_dft_ram_bypass),
    .sigFromSrams_bore_6_ram_bp_clken  (io_dft_ram_bp_clken),
    .sigFromSrams_bore_6_ram_aux_clk   (io_dft_ram_aux_clk),
    .sigFromSrams_bore_6_ram_aux_ckbp  (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_6_ram_mcp_hold  (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_6_cgen          (io_dft_cgen),
    .sigFromSrams_bore_7_ram_hold      (io_dft_ram_hold),
    .sigFromSrams_bore_7_ram_bypass    (io_dft_ram_bypass),
    .sigFromSrams_bore_7_ram_bp_clken  (io_dft_ram_bp_clken),
    .sigFromSrams_bore_7_ram_aux_clk   (io_dft_ram_aux_clk),
    .sigFromSrams_bore_7_ram_aux_ckbp  (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_7_ram_mcp_hold  (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_7_cgen          (io_dft_cgen),
    .sigFromSrams_bore_8_ram_hold      (io_dft_ram_hold),
    .sigFromSrams_bore_8_ram_bypass    (io_dft_ram_bypass),
    .sigFromSrams_bore_8_ram_bp_clken  (io_dft_ram_bp_clken),
    .sigFromSrams_bore_8_ram_aux_clk   (io_dft_ram_aux_clk),
    .sigFromSrams_bore_8_ram_aux_ckbp  (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_8_ram_mcp_hold  (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_8_cgen          (io_dft_cgen),
    .sigFromSrams_bore_9_ram_hold      (io_dft_ram_hold),
    .sigFromSrams_bore_9_ram_bypass    (io_dft_ram_bypass),
    .sigFromSrams_bore_9_ram_bp_clken  (io_dft_ram_bp_clken),
    .sigFromSrams_bore_9_ram_aux_clk   (io_dft_ram_aux_clk),
    .sigFromSrams_bore_9_ram_aux_ckbp  (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_9_ram_mcp_hold  (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_9_cgen          (io_dft_cgen),
    .sigFromSrams_bore_10_ram_hold     (io_dft_ram_hold),
    .sigFromSrams_bore_10_ram_bypass   (io_dft_ram_bypass),
    .sigFromSrams_bore_10_ram_bp_clken (io_dft_ram_bp_clken),
    .sigFromSrams_bore_10_ram_aux_clk  (io_dft_ram_aux_clk),
    .sigFromSrams_bore_10_ram_aux_ckbp (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_10_ram_mcp_hold (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_10_cgen         (io_dft_cgen),
    .boreChildrenBd_bore_array         (childBd_5_array),
    .boreChildrenBd_bore_all           (childBd_5_all),
    .boreChildrenBd_bore_req           (childBd_5_req),
    .boreChildrenBd_bore_ack           (childBd_5_ack),
    .boreChildrenBd_bore_writeen       (childBd_5_writeen),
    .boreChildrenBd_bore_be            (childBd_5_be),
    .boreChildrenBd_bore_addr          (childBd_5_addr),
    .boreChildrenBd_bore_indata        (childBd_5_indata),
    .boreChildrenBd_bore_readen        (childBd_5_readen),
    .boreChildrenBd_bore_addr_rd       (childBd_5_addr_rd),
    .boreChildrenBd_bore_outdata       (childBd_5_outdata),
    .boreChildrenBd_bore_1_array       (childBd_6_array),
    .boreChildrenBd_bore_1_all         (childBd_6_all),
    .boreChildrenBd_bore_1_req         (childBd_6_req),
    .boreChildrenBd_bore_1_ack         (childBd_6_ack),
    .boreChildrenBd_bore_1_writeen     (childBd_6_writeen),
    .boreChildrenBd_bore_1_be          (childBd_6_be),
    .boreChildrenBd_bore_1_addr        (childBd_6_addr),
    .boreChildrenBd_bore_1_indata      (childBd_6_indata),
    .boreChildrenBd_bore_1_readen      (childBd_6_readen),
    .boreChildrenBd_bore_1_addr_rd     (childBd_6_addr_rd),
    .boreChildrenBd_bore_1_outdata     (childBd_6_outdata)
  );
  Pipeline_2 train_pipeline_2 (
    .clock                 (clock),
    .reset                 (reset),
    .io_in_valid           (_slices_2_io_prefetch_train_valid),
    .io_in_bits_tag        (_slices_2_io_prefetch_train_bits_tag),
    .io_in_bits_set        (_slices_2_io_prefetch_train_bits_set),
    .io_in_bits_needT      (_slices_2_io_prefetch_train_bits_needT),
    .io_in_bits_source     (_slices_2_io_prefetch_train_bits_source),
    .io_in_bits_vaddr      (_slices_2_io_prefetch_train_bits_vaddr),
    .io_in_bits_hit        (_slices_2_io_prefetch_train_bits_hit),
    .io_in_bits_prefetched (_slices_2_io_prefetch_train_bits_prefetched),
    .io_in_bits_pfsource   (_slices_2_io_prefetch_train_bits_pfsource),
    .io_in_bits_reqsource  (_slices_2_io_prefetch_train_bits_reqsource),
    .io_out_ready          (_prefetch_train_arb_io_in_2_ready),
    .io_out_valid          (_train_pipeline_2_io_out_valid),
    .io_out_bits_tag       (_train_pipeline_2_io_out_bits_tag),
    .io_out_bits_set       (_train_pipeline_2_io_out_bits_set),
    .io_out_bits_needT     (_train_pipeline_2_io_out_bits_needT),
    .io_out_bits_source    (_train_pipeline_2_io_out_bits_source),
    .io_out_bits_vaddr     (_train_pipeline_2_io_out_bits_vaddr),
    .io_out_bits_reqsource (_train_pipeline_2_io_out_bits_reqsource)
  );
  Pipeline_3 resp_pipeline_2 (
    .clock        (clock),
    .reset        (reset),
    .io_in_ready  (_resp_pipeline_2_io_in_ready),
    .io_in_valid  (_slices_2_io_prefetch_resp_valid),
    .io_out_ready (_prefetch_resp_arb_io_in_2_ready),
    .io_out_valid (_resp_pipeline_2_io_out_valid)
  );
  wire [5:0]   childBd_7_array;
  wire         childBd_7_all;
  wire         childBd_7_req;
  wire         childBd_7_writeen;
  wire [7:0]   childBd_7_be;
  wire [9:0]   childBd_7_addr;
  wire [103:0] childBd_7_indata;
  wire         childBd_7_readen;
  wire [9:0]   childBd_7_addr_rd;
  wire [5:0]   childBd_8_array;
  wire         childBd_8_all;
  wire         childBd_8_req;
  wire         childBd_8_writeen;
  wire         childBd_8_be;
  wire [12:0]  childBd_8_addr;
  wire [136:0] childBd_8_indata;
  wire         childBd_8_readen;
  wire [12:0]  childBd_8_addr_rd;
  Slice_3 slices_3 (
    .clock                             (clock),
    .reset                             (reset),
    .io_in_a_ready                     (auto_in_3_a_ready),
    .io_in_a_valid                     (auto_in_3_a_valid),
    .io_in_a_bits_opcode               (auto_in_3_a_bits_opcode),
    .io_in_a_bits_param                (auto_in_3_a_bits_param),
    .io_in_a_bits_size                 (auto_in_3_a_bits_size),
    .io_in_a_bits_source               (auto_in_3_a_bits_source),
    .io_in_a_bits_address              (auto_in_3_a_bits_address),
    .io_in_a_bits_user_reqSource       (auto_in_3_a_bits_user_reqSource),
    .io_in_a_bits_user_alias           (auto_in_3_a_bits_user_alias),
    .io_in_a_bits_user_vaddr           (auto_in_3_a_bits_user_vaddr),
    .io_in_a_bits_user_needHint        (auto_in_3_a_bits_user_needHint),
    .io_in_a_bits_echo_isKeyword       (auto_in_3_a_bits_echo_isKeyword),
    .io_in_a_bits_mask                 (auto_in_3_a_bits_mask),
    .io_in_a_bits_data                 (auto_in_3_a_bits_data),
    .io_in_a_bits_corrupt              (auto_in_3_a_bits_corrupt),
    .io_in_b_ready                     (auto_in_3_b_ready),
    .io_in_b_valid                     (auto_in_3_b_valid),
    .io_in_b_bits_opcode               (auto_in_3_b_bits_opcode),
    .io_in_b_bits_param                (auto_in_3_b_bits_param),
    .io_in_b_bits_size                 (auto_in_3_b_bits_size),
    .io_in_b_bits_source               (auto_in_3_b_bits_source),
    .io_in_b_bits_address              (_slices_3_io_in_b_bits_address),
    .io_in_b_bits_mask                 (auto_in_3_b_bits_mask),
    .io_in_b_bits_data                 (auto_in_3_b_bits_data),
    .io_in_b_bits_corrupt              (auto_in_3_b_bits_corrupt),
    .io_in_c_ready                     (auto_in_3_c_ready),
    .io_in_c_valid                     (auto_in_3_c_valid),
    .io_in_c_bits_opcode               (auto_in_3_c_bits_opcode),
    .io_in_c_bits_param                (auto_in_3_c_bits_param),
    .io_in_c_bits_size                 (auto_in_3_c_bits_size),
    .io_in_c_bits_source               (auto_in_3_c_bits_source),
    .io_in_c_bits_address              (auto_in_3_c_bits_address),
    .io_in_c_bits_user_reqSource       (auto_in_3_c_bits_user_reqSource),
    .io_in_c_bits_user_alias           (auto_in_3_c_bits_user_alias),
    .io_in_c_bits_user_vaddr           (auto_in_3_c_bits_user_vaddr),
    .io_in_c_bits_user_needHint        (auto_in_3_c_bits_user_needHint),
    .io_in_c_bits_echo_isKeyword       (auto_in_3_c_bits_echo_isKeyword),
    .io_in_c_bits_data                 (auto_in_3_c_bits_data),
    .io_in_c_bits_corrupt              (auto_in_3_c_bits_corrupt),
    .io_in_d_ready                     (auto_in_3_d_ready & _slice_io_in_d_ready_T_6),
    .io_in_d_valid                     (_slices_3_io_in_d_valid),
    .io_in_d_bits_opcode               (auto_in_3_d_bits_opcode),
    .io_in_d_bits_param                (auto_in_3_d_bits_param),
    .io_in_d_bits_size                 (auto_in_3_d_bits_size),
    .io_in_d_bits_source               (auto_in_3_d_bits_source),
    .io_in_d_bits_sink                 (auto_in_3_d_bits_sink),
    .io_in_d_bits_denied               (auto_in_3_d_bits_denied),
    .io_in_d_bits_echo_isKeyword       (auto_in_3_d_bits_echo_isKeyword),
    .io_in_d_bits_data                 (auto_in_3_d_bits_data),
    .io_in_d_bits_corrupt              (auto_in_3_d_bits_corrupt),
    .io_in_e_ready                     (auto_in_3_e_ready),
    .io_in_e_valid                     (auto_in_3_e_valid),
    .io_in_e_bits_sink                 (auto_in_3_e_bits_sink),
    .io_l1Hint_ready                   (_l1HintArb_io_in_3_ready),
    .io_l1Hint_valid                   (_slices_3_io_l1Hint_valid),
    .io_l1Hint_bits_sourceId           (_slices_3_io_l1Hint_bits_sourceId),
    .io_l1Hint_bits_isKeyword          (_slices_3_io_l1Hint_bits_isKeyword),
    .io_prefetch_train_valid           (_slices_3_io_prefetch_train_valid),
    .io_prefetch_train_bits_tag        (_slices_3_io_prefetch_train_bits_tag),
    .io_prefetch_train_bits_set        (_slices_3_io_prefetch_train_bits_set),
    .io_prefetch_train_bits_needT      (_slices_3_io_prefetch_train_bits_needT),
    .io_prefetch_train_bits_source     (_slices_3_io_prefetch_train_bits_source),
    .io_prefetch_train_bits_vaddr      (_slices_3_io_prefetch_train_bits_vaddr),
    .io_prefetch_train_bits_hit        (_slices_3_io_prefetch_train_bits_hit),
    .io_prefetch_train_bits_prefetched (_slices_3_io_prefetch_train_bits_prefetched),
    .io_prefetch_train_bits_pfsource   (_slices_3_io_prefetch_train_bits_pfsource),
    .io_prefetch_train_bits_reqsource  (_slices_3_io_prefetch_train_bits_reqsource),
    .io_prefetch_req_ready             (_slices_3_io_prefetch_req_ready),
    .io_prefetch_req_valid
      (_prefetcher_io_req_valid & (&(_prefetcher_io_req_bits_set[1:0]))),
    .io_prefetch_req_bits_tag          (_prefetcher_io_req_bits_tag),
    .io_prefetch_req_bits_set          (_prefetcher_io_req_bits_set),
    .io_prefetch_req_bits_vaddr        (_prefetcher_io_req_bits_vaddr),
    .io_prefetch_req_bits_needT        (_prefetcher_io_req_bits_needT),
    .io_prefetch_req_bits_source       (_prefetcher_io_req_bits_source),
    .io_prefetch_req_bits_pfSource     (_prefetcher_io_req_bits_pfSource),
    .io_prefetch_resp_ready            (_resp_pipeline_3_io_in_ready),
    .io_prefetch_resp_valid            (_slices_3_io_prefetch_resp_valid),
    .io_error_valid                    (_slices_3_io_error_valid),
    .io_error_bits_valid               (_slices_3_io_error_bits_valid),
    .io_error_bits_address             (_slices_3_io_error_bits_address),
    .io_l2Miss                         (_slices_3_io_l2Miss),
    .io_out_a_ready                    (auto_out_3_a_ready),
    .io_out_a_valid                    (auto_out_3_a_valid),
    .io_out_a_bits_opcode              (auto_out_3_a_bits_opcode),
    .io_out_a_bits_param               (auto_out_3_a_bits_param),
    .io_out_a_bits_size                (auto_out_3_a_bits_size),
    .io_out_a_bits_source              (auto_out_3_a_bits_source),
    .io_out_a_bits_address             (_slices_3_io_out_a_bits_address),
    .io_out_a_bits_user_reqSource      (auto_out_3_a_bits_user_reqSource),
    .io_out_a_bits_echo_blockisdirty   (auto_out_3_a_bits_echo_blockisdirty),
    .io_out_a_bits_mask                (auto_out_3_a_bits_mask),
    .io_out_a_bits_data                (auto_out_3_a_bits_data),
    .io_out_a_bits_corrupt             (auto_out_3_a_bits_corrupt),
    .io_out_b_ready                    (auto_out_3_b_ready),
    .io_out_b_valid                    (auto_out_3_b_valid),
    .io_out_b_bits_opcode              (auto_out_3_b_bits_opcode),
    .io_out_b_bits_param               (auto_out_3_b_bits_param),
    .io_out_b_bits_size                (auto_out_3_b_bits_size),
    .io_out_b_bits_source              (auto_out_3_b_bits_source),
    .io_out_b_bits_address             (auto_out_3_b_bits_address),
    .io_out_b_bits_mask                (auto_out_3_b_bits_mask),
    .io_out_b_bits_data                (auto_out_3_b_bits_data),
    .io_out_b_bits_corrupt             (auto_out_3_b_bits_corrupt),
    .io_out_c_ready                    (auto_out_3_c_ready),
    .io_out_c_valid                    (auto_out_3_c_valid),
    .io_out_c_bits_opcode              (auto_out_3_c_bits_opcode),
    .io_out_c_bits_param               (auto_out_3_c_bits_param),
    .io_out_c_bits_size                (auto_out_3_c_bits_size),
    .io_out_c_bits_source              (auto_out_3_c_bits_source),
    .io_out_c_bits_address             (_slices_3_io_out_c_bits_address),
    .io_out_c_bits_user_reqSource      (auto_out_3_c_bits_user_reqSource),
    .io_out_c_bits_echo_blockisdirty   (auto_out_3_c_bits_echo_blockisdirty),
    .io_out_c_bits_data                (auto_out_3_c_bits_data),
    .io_out_c_bits_corrupt             (auto_out_3_c_bits_corrupt),
    .io_out_d_ready                    (auto_out_3_d_ready),
    .io_out_d_valid                    (auto_out_3_d_valid),
    .io_out_d_bits_opcode              (auto_out_3_d_bits_opcode),
    .io_out_d_bits_param               (auto_out_3_d_bits_param),
    .io_out_d_bits_size                (auto_out_3_d_bits_size),
    .io_out_d_bits_source              (auto_out_3_d_bits_source),
    .io_out_d_bits_sink                (auto_out_3_d_bits_sink),
    .io_out_d_bits_denied              (auto_out_3_d_bits_denied),
    .io_out_d_bits_echo_blockisdirty   (auto_out_3_d_bits_echo_blockisdirty),
    .io_out_d_bits_data                (auto_out_3_d_bits_data),
    .io_out_d_bits_corrupt             (auto_out_3_d_bits_corrupt),
    .io_out_e_ready                    (auto_out_3_e_ready),
    .io_out_e_valid                    (auto_out_3_e_valid),
    .io_out_e_bits_sink                (auto_out_3_e_bits_sink),
    .io_perf_0_value                   (_slices_3_io_perf_0_value),
    .io_perf_1_value                   (_slices_3_io_perf_1_value),
    .io_perf_3_value                   (_slices_3_io_perf_3_value),
    .io_perf_4_value                   (_slices_3_io_perf_4_value),
    .io_perf_5_value                   (_slices_3_io_perf_5_value),
    .io_perf_6_value                   (_slices_3_io_perf_6_value),
    .io_perf_7_value                   (_slices_3_io_perf_7_value),
    .io_perf_8_value                   (_slices_3_io_perf_8_value),
    .io_perf_9_value                   (_slices_3_io_perf_9_value),
    .io_perf_10_value                  (_slices_3_io_perf_10_value),
    .io_perf_11_value                  (_slices_3_io_perf_11_value),
    .io_perf_12_value                  (_slices_3_io_perf_12_value),
    .io_perf_13_value                  (_slices_3_io_perf_13_value),
    .io_perf_14_value                  (_slices_3_io_perf_14_value),
    .io_perf_15_value                  (_slices_3_io_perf_15_value),
    .io_perf_16_value                  (_slices_3_io_perf_16_value),
    .sigFromSrams_bore_ram_hold        (io_dft_ram_hold),
    .sigFromSrams_bore_ram_bypass      (io_dft_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken    (io_dft_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk     (io_dft_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp    (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold    (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_cgen            (io_dft_cgen),
    .sigFromSrams_bore_1_ram_hold      (io_dft_ram_hold),
    .sigFromSrams_bore_1_ram_bypass    (io_dft_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken  (io_dft_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk   (io_dft_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp  (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold  (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen          (io_dft_cgen),
    .sigFromSrams_bore_2_ram_hold      (io_dft_ram_hold),
    .sigFromSrams_bore_2_ram_bypass    (io_dft_ram_bypass),
    .sigFromSrams_bore_2_ram_bp_clken  (io_dft_ram_bp_clken),
    .sigFromSrams_bore_2_ram_aux_clk   (io_dft_ram_aux_clk),
    .sigFromSrams_bore_2_ram_aux_ckbp  (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_2_ram_mcp_hold  (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_2_cgen          (io_dft_cgen),
    .sigFromSrams_bore_3_ram_hold      (io_dft_ram_hold),
    .sigFromSrams_bore_3_ram_bypass    (io_dft_ram_bypass),
    .sigFromSrams_bore_3_ram_bp_clken  (io_dft_ram_bp_clken),
    .sigFromSrams_bore_3_ram_aux_clk   (io_dft_ram_aux_clk),
    .sigFromSrams_bore_3_ram_aux_ckbp  (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_3_ram_mcp_hold  (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_3_cgen          (io_dft_cgen),
    .sigFromSrams_bore_4_ram_hold      (io_dft_ram_hold),
    .sigFromSrams_bore_4_ram_bypass    (io_dft_ram_bypass),
    .sigFromSrams_bore_4_ram_bp_clken  (io_dft_ram_bp_clken),
    .sigFromSrams_bore_4_ram_aux_clk   (io_dft_ram_aux_clk),
    .sigFromSrams_bore_4_ram_aux_ckbp  (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_4_ram_mcp_hold  (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_4_cgen          (io_dft_cgen),
    .sigFromSrams_bore_5_ram_hold      (io_dft_ram_hold),
    .sigFromSrams_bore_5_ram_bypass    (io_dft_ram_bypass),
    .sigFromSrams_bore_5_ram_bp_clken  (io_dft_ram_bp_clken),
    .sigFromSrams_bore_5_ram_aux_clk   (io_dft_ram_aux_clk),
    .sigFromSrams_bore_5_ram_aux_ckbp  (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_5_ram_mcp_hold  (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_5_cgen          (io_dft_cgen),
    .sigFromSrams_bore_6_ram_hold      (io_dft_ram_hold),
    .sigFromSrams_bore_6_ram_bypass    (io_dft_ram_bypass),
    .sigFromSrams_bore_6_ram_bp_clken  (io_dft_ram_bp_clken),
    .sigFromSrams_bore_6_ram_aux_clk   (io_dft_ram_aux_clk),
    .sigFromSrams_bore_6_ram_aux_ckbp  (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_6_ram_mcp_hold  (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_6_cgen          (io_dft_cgen),
    .sigFromSrams_bore_7_ram_hold      (io_dft_ram_hold),
    .sigFromSrams_bore_7_ram_bypass    (io_dft_ram_bypass),
    .sigFromSrams_bore_7_ram_bp_clken  (io_dft_ram_bp_clken),
    .sigFromSrams_bore_7_ram_aux_clk   (io_dft_ram_aux_clk),
    .sigFromSrams_bore_7_ram_aux_ckbp  (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_7_ram_mcp_hold  (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_7_cgen          (io_dft_cgen),
    .sigFromSrams_bore_8_ram_hold      (io_dft_ram_hold),
    .sigFromSrams_bore_8_ram_bypass    (io_dft_ram_bypass),
    .sigFromSrams_bore_8_ram_bp_clken  (io_dft_ram_bp_clken),
    .sigFromSrams_bore_8_ram_aux_clk   (io_dft_ram_aux_clk),
    .sigFromSrams_bore_8_ram_aux_ckbp  (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_8_ram_mcp_hold  (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_8_cgen          (io_dft_cgen),
    .sigFromSrams_bore_9_ram_hold      (io_dft_ram_hold),
    .sigFromSrams_bore_9_ram_bypass    (io_dft_ram_bypass),
    .sigFromSrams_bore_9_ram_bp_clken  (io_dft_ram_bp_clken),
    .sigFromSrams_bore_9_ram_aux_clk   (io_dft_ram_aux_clk),
    .sigFromSrams_bore_9_ram_aux_ckbp  (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_9_ram_mcp_hold  (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_9_cgen          (io_dft_cgen),
    .sigFromSrams_bore_10_ram_hold     (io_dft_ram_hold),
    .sigFromSrams_bore_10_ram_bypass   (io_dft_ram_bypass),
    .sigFromSrams_bore_10_ram_bp_clken (io_dft_ram_bp_clken),
    .sigFromSrams_bore_10_ram_aux_clk  (io_dft_ram_aux_clk),
    .sigFromSrams_bore_10_ram_aux_ckbp (io_dft_ram_aux_ckbp),
    .sigFromSrams_bore_10_ram_mcp_hold (io_dft_ram_mcp_hold),
    .sigFromSrams_bore_10_cgen         (io_dft_cgen),
    .boreChildrenBd_bore_array         (childBd_7_array),
    .boreChildrenBd_bore_all           (childBd_7_all),
    .boreChildrenBd_bore_req           (childBd_7_req),
    .boreChildrenBd_bore_ack           (childBd_7_ack),
    .boreChildrenBd_bore_writeen       (childBd_7_writeen),
    .boreChildrenBd_bore_be            (childBd_7_be),
    .boreChildrenBd_bore_addr          (childBd_7_addr),
    .boreChildrenBd_bore_indata        (childBd_7_indata),
    .boreChildrenBd_bore_readen        (childBd_7_readen),
    .boreChildrenBd_bore_addr_rd       (childBd_7_addr_rd),
    .boreChildrenBd_bore_outdata       (childBd_7_outdata),
    .boreChildrenBd_bore_1_array       (childBd_8_array),
    .boreChildrenBd_bore_1_all         (childBd_8_all),
    .boreChildrenBd_bore_1_req         (childBd_8_req),
    .boreChildrenBd_bore_1_ack         (childBd_8_ack),
    .boreChildrenBd_bore_1_writeen     (childBd_8_writeen),
    .boreChildrenBd_bore_1_be          (childBd_8_be),
    .boreChildrenBd_bore_1_addr        (childBd_8_addr),
    .boreChildrenBd_bore_1_indata      (childBd_8_indata),
    .boreChildrenBd_bore_1_readen      (childBd_8_readen),
    .boreChildrenBd_bore_1_addr_rd     (childBd_8_addr_rd),
    .boreChildrenBd_bore_1_outdata     (childBd_8_outdata)
  );
  Pipeline_2 train_pipeline_3 (
    .clock                 (clock),
    .reset                 (reset),
    .io_in_valid           (_slices_3_io_prefetch_train_valid),
    .io_in_bits_tag        (_slices_3_io_prefetch_train_bits_tag),
    .io_in_bits_set        (_slices_3_io_prefetch_train_bits_set),
    .io_in_bits_needT      (_slices_3_io_prefetch_train_bits_needT),
    .io_in_bits_source     (_slices_3_io_prefetch_train_bits_source),
    .io_in_bits_vaddr      (_slices_3_io_prefetch_train_bits_vaddr),
    .io_in_bits_hit        (_slices_3_io_prefetch_train_bits_hit),
    .io_in_bits_prefetched (_slices_3_io_prefetch_train_bits_prefetched),
    .io_in_bits_pfsource   (_slices_3_io_prefetch_train_bits_pfsource),
    .io_in_bits_reqsource  (_slices_3_io_prefetch_train_bits_reqsource),
    .io_out_ready          (_prefetch_train_arb_io_in_3_ready),
    .io_out_valid          (_train_pipeline_3_io_out_valid),
    .io_out_bits_tag       (_train_pipeline_3_io_out_bits_tag),
    .io_out_bits_set       (_train_pipeline_3_io_out_bits_set),
    .io_out_bits_needT     (_train_pipeline_3_io_out_bits_needT),
    .io_out_bits_source    (_train_pipeline_3_io_out_bits_source),
    .io_out_bits_vaddr     (_train_pipeline_3_io_out_bits_vaddr),
    .io_out_bits_reqsource (_train_pipeline_3_io_out_bits_reqsource)
  );
  Pipeline_3 resp_pipeline_3 (
    .clock        (clock),
    .reset        (reset),
    .io_in_ready  (_resp_pipeline_3_io_in_ready),
    .io_in_valid  (_slices_3_io_prefetch_resp_valid),
    .io_out_ready (_prefetch_resp_arb_io_in_3_ready),
    .io_out_valid (_resp_pipeline_3_io_out_valid)
  );
  Arbiter4_L2CacheErrorInfo l2ECCArb (
    .io_in_0_valid        (_slices_0_io_error_valid),
    .io_in_0_bits_valid   (_slices_0_io_error_bits_valid),
    .io_in_0_bits_address
      ({_slices_0_io_error_bits_address[43:6],
        2'h0,
        _slices_0_io_error_bits_address[5:0]}),
    .io_in_1_valid        (_slices_1_io_error_valid),
    .io_in_1_bits_valid   (_slices_1_io_error_bits_valid),
    .io_in_1_bits_address
      ({_slices_1_io_error_bits_address[43:6],
        2'h1,
        _slices_1_io_error_bits_address[5:0]}),
    .io_in_2_valid        (_slices_2_io_error_valid),
    .io_in_2_bits_valid   (_slices_2_io_error_bits_valid),
    .io_in_2_bits_address
      ({_slices_2_io_error_bits_address[43:6],
        2'h2,
        _slices_2_io_error_bits_address[5:0]}),
    .io_in_3_valid        (_slices_3_io_error_valid),
    .io_in_3_bits_valid   (_slices_3_io_error_bits_valid),
    .io_in_3_bits_address
      ({_slices_3_io_error_bits_address[43:6],
        2'h3,
        _slices_3_io_error_bits_address[5:0]}),
    .io_out_valid         (_l2ECCArb_io_out_valid),
    .io_out_bits_valid    (_l2ECCArb_io_out_bits_valid),
    .io_out_bits_address  (io_error_address)
  );
  Arbiter4_L2ToL1Hint l1HintArb (
    .io_in_0_ready          (_l1HintArb_io_in_0_ready),
    .io_in_0_valid          (_slices_0_io_l1Hint_valid),
    .io_in_0_bits_sourceId  (_slices_0_io_l1Hint_bits_sourceId),
    .io_in_0_bits_isKeyword (_slices_0_io_l1Hint_bits_isKeyword),
    .io_in_1_ready          (_l1HintArb_io_in_1_ready),
    .io_in_1_valid          (_slices_1_io_l1Hint_valid),
    .io_in_1_bits_sourceId  (_slices_1_io_l1Hint_bits_sourceId),
    .io_in_1_bits_isKeyword (_slices_1_io_l1Hint_bits_isKeyword),
    .io_in_2_ready          (_l1HintArb_io_in_2_ready),
    .io_in_2_valid          (_slices_2_io_l1Hint_valid),
    .io_in_2_bits_sourceId  (_slices_2_io_l1Hint_bits_sourceId),
    .io_in_2_bits_isKeyword (_slices_2_io_l1Hint_bits_isKeyword),
    .io_in_3_ready          (_l1HintArb_io_in_3_ready),
    .io_in_3_valid          (_slices_3_io_l1Hint_valid),
    .io_in_3_bits_sourceId  (_slices_3_io_l1Hint_bits_sourceId),
    .io_in_3_bits_isKeyword (_slices_3_io_l1Hint_bits_isKeyword),
    .io_out_ready           (~l1HintArb_io_out_ready_REG),
    .io_out_valid           (_l1HintArb_io_out_valid),
    .io_out_bits_sourceId   (_l1HintArb_io_out_bits_sourceId),
    .io_out_bits_isKeyword  (io_l2_hint_bits_isKeyword),
    .io_chosen              (_l1HintArb_io_chosen)
  );
  L2Cache mbistPl (
    .clock                    (clock),
    .reset                    (reset),
    .mbist_array              (_l2MbistIntf_toPipeline_0_array),
    .mbist_all                (_l2MbistIntf_toPipeline_0_all),
    .mbist_req                (_l2MbistIntf_toPipeline_0_req),
    .mbist_ack                (_mbistPl_mbist_ack),
    .mbist_writeen            (_l2MbistIntf_toPipeline_0_writeen),
    .mbist_be                 (_l2MbistIntf_toPipeline_0_be),
    .mbist_addr               (_l2MbistIntf_toPipeline_0_addr),
    .mbist_indata             (_l2MbistIntf_toPipeline_0_indata),
    .mbist_readen             (_l2MbistIntf_toPipeline_0_readen),
    .mbist_addr_rd            (_l2MbistIntf_toPipeline_0_addr_rd),
    .mbist_outdata            (_mbistPl_mbist_outdata),
    .toNextPipeline_0_array   (childBd_array),
    .toNextPipeline_0_all     (childBd_all),
    .toNextPipeline_0_req     (childBd_req),
    .toNextPipeline_0_ack     (childBd_ack),
    .toNextPipeline_0_writeen (childBd_writeen),
    .toNextPipeline_0_be      (childBd_be),
    .toNextPipeline_0_addr    (childBd_addr),
    .toNextPipeline_0_indata  (childBd_indata),
    .toNextPipeline_0_readen  (childBd_readen),
    .toNextPipeline_0_addr_rd (childBd_addr_rd),
    .toNextPipeline_0_outdata (childBd_outdata),
    .toNextPipeline_1_array   (childBd_1_array),
    .toNextPipeline_1_all     (childBd_1_all),
    .toNextPipeline_1_req     (childBd_1_req),
    .toNextPipeline_1_ack     (childBd_1_ack),
    .toNextPipeline_1_writeen (childBd_1_writeen),
    .toNextPipeline_1_be      (childBd_1_be),
    .toNextPipeline_1_addr    (childBd_1_addr),
    .toNextPipeline_1_indata  (childBd_1_indata),
    .toNextPipeline_1_readen  (childBd_1_readen),
    .toNextPipeline_1_addr_rd (childBd_1_addr_rd),
    .toNextPipeline_1_outdata (childBd_1_outdata),
    .toNextPipeline_2_array   (childBd_2_array),
    .toNextPipeline_2_all     (childBd_2_all),
    .toNextPipeline_2_req     (childBd_2_req),
    .toNextPipeline_2_ack     (childBd_2_ack),
    .toNextPipeline_2_writeen (childBd_2_writeen),
    .toNextPipeline_2_be      (childBd_2_be),
    .toNextPipeline_2_addr    (childBd_2_addr),
    .toNextPipeline_2_indata  (childBd_2_indata),
    .toNextPipeline_2_readen  (childBd_2_readen),
    .toNextPipeline_2_addr_rd (childBd_2_addr_rd),
    .toNextPipeline_2_outdata (childBd_2_outdata),
    .toNextPipeline_3_array   (childBd_3_array),
    .toNextPipeline_3_all     (childBd_3_all),
    .toNextPipeline_3_req     (childBd_3_req),
    .toNextPipeline_3_ack     (childBd_3_ack),
    .toNextPipeline_3_writeen (childBd_3_writeen),
    .toNextPipeline_3_be      (childBd_3_be),
    .toNextPipeline_3_addr    (childBd_3_addr),
    .toNextPipeline_3_indata  (childBd_3_indata),
    .toNextPipeline_3_readen  (childBd_3_readen),
    .toNextPipeline_3_addr_rd (childBd_3_addr_rd),
    .toNextPipeline_3_outdata (childBd_3_outdata),
    .toNextPipeline_4_array   (childBd_4_array),
    .toNextPipeline_4_all     (childBd_4_all),
    .toNextPipeline_4_req     (childBd_4_req),
    .toNextPipeline_4_ack     (childBd_4_ack),
    .toNextPipeline_4_writeen (childBd_4_writeen),
    .toNextPipeline_4_be      (childBd_4_be),
    .toNextPipeline_4_addr    (childBd_4_addr),
    .toNextPipeline_4_indata  (childBd_4_indata),
    .toNextPipeline_4_readen  (childBd_4_readen),
    .toNextPipeline_4_addr_rd (childBd_4_addr_rd),
    .toNextPipeline_4_outdata (childBd_4_outdata),
    .toNextPipeline_5_array   (childBd_5_array),
    .toNextPipeline_5_all     (childBd_5_all),
    .toNextPipeline_5_req     (childBd_5_req),
    .toNextPipeline_5_ack     (childBd_5_ack),
    .toNextPipeline_5_writeen (childBd_5_writeen),
    .toNextPipeline_5_be      (childBd_5_be),
    .toNextPipeline_5_addr    (childBd_5_addr),
    .toNextPipeline_5_indata  (childBd_5_indata),
    .toNextPipeline_5_readen  (childBd_5_readen),
    .toNextPipeline_5_addr_rd (childBd_5_addr_rd),
    .toNextPipeline_5_outdata (childBd_5_outdata),
    .toNextPipeline_6_array   (childBd_6_array),
    .toNextPipeline_6_all     (childBd_6_all),
    .toNextPipeline_6_req     (childBd_6_req),
    .toNextPipeline_6_ack     (childBd_6_ack),
    .toNextPipeline_6_writeen (childBd_6_writeen),
    .toNextPipeline_6_be      (childBd_6_be),
    .toNextPipeline_6_addr    (childBd_6_addr),
    .toNextPipeline_6_indata  (childBd_6_indata),
    .toNextPipeline_6_readen  (childBd_6_readen),
    .toNextPipeline_6_addr_rd (childBd_6_addr_rd),
    .toNextPipeline_6_outdata (childBd_6_outdata),
    .toNextPipeline_7_array   (childBd_7_array),
    .toNextPipeline_7_all     (childBd_7_all),
    .toNextPipeline_7_req     (childBd_7_req),
    .toNextPipeline_7_ack     (childBd_7_ack),
    .toNextPipeline_7_writeen (childBd_7_writeen),
    .toNextPipeline_7_be      (childBd_7_be),
    .toNextPipeline_7_addr    (childBd_7_addr),
    .toNextPipeline_7_indata  (childBd_7_indata),
    .toNextPipeline_7_readen  (childBd_7_readen),
    .toNextPipeline_7_addr_rd (childBd_7_addr_rd),
    .toNextPipeline_7_outdata (childBd_7_outdata),
    .toNextPipeline_8_array   (childBd_8_array),
    .toNextPipeline_8_all     (childBd_8_all),
    .toNextPipeline_8_req     (childBd_8_req),
    .toNextPipeline_8_ack     (childBd_8_ack),
    .toNextPipeline_8_writeen (childBd_8_writeen),
    .toNextPipeline_8_be      (childBd_8_be),
    .toNextPipeline_8_addr    (childBd_8_addr),
    .toNextPipeline_8_indata  (childBd_8_indata),
    .toNextPipeline_8_readen  (childBd_8_readen),
    .toNextPipeline_8_addr_rd (childBd_8_addr_rd),
    .toNextPipeline_8_outdata (childBd_8_outdata)
  );
  wire         bd_ack;
  assign bd_ack = _mbistPl_mbist_ack;
  wire [136:0] bd_outdata;
  assign bd_outdata = _mbistPl_mbist_outdata;
  MbistIntfL2 l2MbistIntf (
    .toPipeline_0_array   (_l2MbistIntf_toPipeline_0_array),
    .toPipeline_0_all     (_l2MbistIntf_toPipeline_0_all),
    .toPipeline_0_req     (_l2MbistIntf_toPipeline_0_req),
    .toPipeline_0_ack     (_mbistPl_mbist_ack),
    .toPipeline_0_writeen (_l2MbistIntf_toPipeline_0_writeen),
    .toPipeline_0_be      (_l2MbistIntf_toPipeline_0_be),
    .toPipeline_0_addr    (_l2MbistIntf_toPipeline_0_addr),
    .toPipeline_0_indata  (_l2MbistIntf_toPipeline_0_indata),
    .toPipeline_0_readen  (_l2MbistIntf_toPipeline_0_readen),
    .toPipeline_0_addr_rd (_l2MbistIntf_toPipeline_0_addr_rd),
    .toPipeline_0_outdata (_mbistPl_mbist_outdata),
    .mbist_array          (6'h0),
    .mbist_all            (1'h0),
    .mbist_req            (1'h0),
    .mbist_ack            (/* unused */),
    .mbist_writeen        (1'h0),
    .mbist_be             (8'h0),
    .mbist_addr           (13'h0),
    .mbist_indata         (137'h0),
    .mbist_readen         (1'h0),
    .mbist_addr_rd        (13'h0),
    .mbist_outdata        (/* unused */)
  );
  assign auto_in_3_b_bits_address =
    {_slices_3_io_in_b_bits_address[45:6], 2'h3, _slices_3_io_in_b_bits_address[5:0]};
  assign auto_in_3_d_valid = _slices_3_io_in_d_valid & _slice_io_in_d_ready_T_6;
  assign auto_in_2_b_bits_address =
    {_slices_2_io_in_b_bits_address[45:6], 2'h2, _slices_2_io_in_b_bits_address[5:0]};
  assign auto_in_2_d_valid = _slices_2_io_in_d_valid & _slice_io_in_d_ready_T_4;
  assign auto_in_1_b_bits_address =
    {_slices_1_io_in_b_bits_address[45:6], 2'h1, _slices_1_io_in_b_bits_address[5:0]};
  assign auto_in_1_d_valid = _slices_1_io_in_d_valid & _slice_io_in_d_ready_T_2;
  assign auto_in_0_b_bits_address =
    {_slices_0_io_in_b_bits_address[45:6], 2'h0, _slices_0_io_in_b_bits_address[5:0]};
  assign auto_in_0_d_valid = _slices_0_io_in_d_valid & _slice_io_in_d_ready_T;
  assign auto_out_3_a_bits_address =
    {_slices_3_io_out_a_bits_address[45:6], 2'h3, _slices_3_io_out_a_bits_address[5:0]};
  assign auto_out_3_c_bits_address =
    {_slices_3_io_out_c_bits_address[45:6], 2'h3, _slices_3_io_out_c_bits_address[5:0]};
  assign auto_out_2_a_bits_address =
    {_slices_2_io_out_a_bits_address[45:6], 2'h2, _slices_2_io_out_a_bits_address[5:0]};
  assign auto_out_2_c_bits_address =
    {_slices_2_io_out_c_bits_address[45:6], 2'h2, _slices_2_io_out_c_bits_address[5:0]};
  assign auto_out_1_a_bits_address =
    {_slices_1_io_out_a_bits_address[45:6], 2'h1, _slices_1_io_out_a_bits_address[5:0]};
  assign auto_out_1_c_bits_address =
    {_slices_1_io_out_c_bits_address[45:6], 2'h1, _slices_1_io_out_c_bits_address[5:0]};
  assign auto_out_0_a_bits_address =
    {_slices_0_io_out_a_bits_address[45:6], 2'h0, _slices_0_io_out_a_bits_address[5:0]};
  assign auto_out_0_c_bits_address =
    {_slices_0_io_out_c_bits_address[45:6], 2'h0, _slices_0_io_out_c_bits_address[5:0]};
  assign io_l2_hint_valid = hintFire;
  assign io_l2_hint_bits_sourceId = _l1HintArb_io_out_bits_sourceId;
  assign io_l2Miss = io_l2Miss_REG;
  assign io_error_valid = _l2ECCArb_io_out_valid & _l2ECCArb_io_out_bits_valid;
  assign io_perf_1_value = io_perf_1_value_REG_1;
  assign io_perf_2_value = io_perf_2_value_REG_1;
  assign io_perf_3_value = io_perf_3_value_REG_1;
  assign io_perf_4_value = io_perf_4_value_REG_1;
  assign io_perf_5_value = io_perf_5_value_REG_1;
  assign io_perf_6_value = io_perf_6_value_REG_1;
  assign io_perf_7_value = io_perf_7_value_REG_1;
  assign io_perf_8_value = io_perf_8_value_REG_1;
  assign io_perf_9_value = io_perf_9_value_REG_1;
  assign io_perf_10_value = io_perf_10_value_REG_1;
  assign io_perf_11_value = io_perf_11_value_REG_1;
  assign io_perf_12_value = io_perf_12_value_REG_1;
  assign io_perf_13_value = io_perf_13_value_REG_1;
  assign io_perf_14_value = io_perf_14_value_REG_1;
  assign io_perf_15_value = io_perf_15_value_REG_1;
  assign io_perf_16_value = io_perf_16_value_REG_1;
  assign io_perf_17_value = io_perf_17_value_REG_1;
  assign io_perf_18_value = io_perf_18_value_REG_1;
  assign io_perf_19_value = io_perf_19_value_REG_1;
  assign io_perf_20_value = io_perf_20_value_REG_1;
  assign io_perf_21_value = io_perf_21_value_REG_1;
  assign io_perf_22_value = io_perf_22_value_REG_1;
  assign io_perf_23_value = io_perf_23_value_REG_1;
  assign io_perf_24_value = io_perf_24_value_REG_1;
  assign io_perf_25_value = io_perf_25_value_REG_1;
  assign io_perf_26_value = io_perf_26_value_REG_1;
  assign io_perf_27_value = io_perf_27_value_REG_1;
  assign io_perf_28_value = io_perf_28_value_REG_1;
  assign io_perf_29_value = io_perf_29_value_REG_1;
  assign io_perf_30_value = io_perf_30_value_REG_1;
  assign io_perf_31_value = io_perf_31_value_REG_1;
  assign io_perf_32_value = io_perf_32_value_REG_1;
  assign io_perf_33_value = io_perf_33_value_REG_1;
  assign io_perf_34_value = io_perf_34_value_REG_1;
  assign io_perf_35_value = io_perf_35_value_REG_1;
  assign io_perf_36_value = io_perf_36_value_REG_1;
  assign io_perf_37_value = io_perf_37_value_REG_1;
  assign io_perf_38_value = io_perf_38_value_REG_1;
  assign io_perf_39_value = io_perf_39_value_REG_1;
  assign io_perf_40_value = io_perf_40_value_REG_1;
  assign io_perf_41_value = io_perf_41_value_REG_1;
  assign io_perf_42_value = io_perf_42_value_REG_1;
  assign io_perf_43_value = io_perf_43_value_REG_1;
  assign io_perf_44_value = io_perf_44_value_REG_1;
  assign io_perf_45_value = io_perf_45_value_REG_1;
  assign io_perf_46_value = io_perf_46_value_REG_1;
  assign io_perf_47_value = io_perf_47_value_REG_1;
  assign io_perf_48_value = io_perf_48_value_REG_1;
  assign io_perf_49_value = io_perf_49_value_REG_1;
  assign io_perf_50_value = io_perf_50_value_REG_1;
  assign io_perf_51_value = io_perf_51_value_REG_1;
  assign io_perf_52_value = io_perf_52_value_REG_1;
  assign io_perf_53_value = io_perf_53_value_REG_1;
  assign io_perf_54_value = io_perf_54_value_REG_1;
  assign io_perf_55_value = io_perf_55_value_REG_1;
  assign io_perf_56_value = io_perf_56_value_REG_1;
  assign io_perf_57_value = io_perf_57_value_REG_1;
  assign io_perf_58_value = io_perf_58_value_REG_1;
  assign io_perf_59_value = io_perf_59_value_REG_1;
  assign io_perf_60_value = io_perf_60_value_REG_1;
  assign io_perf_61_value = io_perf_61_value_REG_1;
  assign io_perf_62_value = io_perf_62_value_REG_1;
  assign io_perf_63_value = io_perf_63_value_REG_1;
  assign io_perf_64_value = io_perf_64_value_REG_1;
  assign io_perf_65_value = io_perf_65_value_REG_1;
  assign io_perf_66_value = io_perf_66_value_REG_1;
  assign io_perf_67_value = io_perf_67_value_REG_1;
  assign io_perf_68_value = io_perf_68_value_REG_1;
endmodule

