<stg><name>conv1d</name>


<trans_list>

<trans id="221" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="9" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="11" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="14" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="16" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %pool_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %pool)

]]></Node>
<StgValue><ssdm name="pool_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %size_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %size)

]]></Node>
<StgValue><ssdm name="size_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %ch_out_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ch_out)

]]></Node>
<StgValue><ssdm name="ch_out_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %ch_in_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ch_in)

]]></Node>
<StgValue><ssdm name="ch_in_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %out_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %out_V)

]]></Node>
<StgValue><ssdm name="out_V_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %bias_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %bias_V)

]]></Node>
<StgValue><ssdm name="bias_V_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %weight_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %weight_V)

]]></Node>
<StgValue><ssdm name="weight_V_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %in_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %in_V)

]]></Node>
<StgValue><ssdm name="in_V_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %out_V7 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %out_V_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="out_V7"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %bias_V5 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %bias_V_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="bias_V5"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="31">
<![CDATA[
:10  %empty = zext i31 %bias_V5 to i64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:11  %B_addr = getelementptr i16* %B, i64 %empty

]]></Node>
<StgValue><ssdm name="B_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %weight_V3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %weight_V_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="weight_V3"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %in_V1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %in_V_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="in_V1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="64">
<![CDATA[
:23  %buff_out1_0_V = alloca [150 x i16], align 2

]]></Node>
<StgValue><ssdm name="buff_out1_0_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="64">
<![CDATA[
:24  %buff_out1_1_V = alloca [150 x i16], align 2

]]></Node>
<StgValue><ssdm name="buff_out1_1_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="64">
<![CDATA[
:25  %buff_out1_2_V = alloca [150 x i16], align 2

]]></Node>
<StgValue><ssdm name="buff_out1_2_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="64">
<![CDATA[
:26  %buff_out1_3_V = alloca [150 x i16], align 2

]]></Node>
<StgValue><ssdm name="buff_out1_3_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="64">
<![CDATA[
:27  %buff_out1_4_V = alloca [150 x i16], align 2

]]></Node>
<StgValue><ssdm name="buff_out1_4_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64">
<![CDATA[
:28  %buff_out1_5_V = alloca [150 x i16], align 2

]]></Node>
<StgValue><ssdm name="buff_out1_5_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="64">
<![CDATA[
:29  %buff_out1_6_V = alloca [150 x i16], align 2

]]></Node>
<StgValue><ssdm name="buff_out1_6_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="64">
<![CDATA[
:30  %buff_out1_7_V = alloca [150 x i16], align 2

]]></Node>
<StgValue><ssdm name="buff_out1_7_V"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="64">
<![CDATA[
:31  %buff_out1_8_V = alloca [150 x i16], align 2

]]></Node>
<StgValue><ssdm name="buff_out1_8_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="64">
<![CDATA[
:32  %buff_out1_9_V = alloca [150 x i16], align 2

]]></Node>
<StgValue><ssdm name="buff_out1_9_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="64">
<![CDATA[
:33  %buff_out1_10_V = alloca [150 x i16], align 2

]]></Node>
<StgValue><ssdm name="buff_out1_10_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="64">
<![CDATA[
:34  %buff_out1_11_V = alloca [150 x i16], align 2

]]></Node>
<StgValue><ssdm name="buff_out1_11_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="64">
<![CDATA[
:35  %buff_out1_12_V = alloca [150 x i16], align 2

]]></Node>
<StgValue><ssdm name="buff_out1_12_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="64">
<![CDATA[
:36  %buff_out1_13_V = alloca [150 x i16], align 2

]]></Node>
<StgValue><ssdm name="buff_out1_13_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="64">
<![CDATA[
:37  %buff_out1_14_V = alloca [150 x i16], align 2

]]></Node>
<StgValue><ssdm name="buff_out1_14_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="64">
<![CDATA[
:38  %buff_out1_15_V = alloca [150 x i16], align 2

]]></Node>
<StgValue><ssdm name="buff_out1_15_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="64">
<![CDATA[
:39  %buff_out2_0_V = alloca [150 x i16], align 2

]]></Node>
<StgValue><ssdm name="buff_out2_0_V"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="64">
<![CDATA[
:40  %buff_out2_1_V = alloca [150 x i16], align 2

]]></Node>
<StgValue><ssdm name="buff_out2_1_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="64">
<![CDATA[
:41  %buff_out2_2_V = alloca [150 x i16], align 2

]]></Node>
<StgValue><ssdm name="buff_out2_2_V"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="64">
<![CDATA[
:42  %buff_out2_3_V = alloca [150 x i16], align 2

]]></Node>
<StgValue><ssdm name="buff_out2_3_V"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="64">
<![CDATA[
:43  %buff_out2_4_V = alloca [150 x i16], align 2

]]></Node>
<StgValue><ssdm name="buff_out2_4_V"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="64">
<![CDATA[
:44  %buff_out2_5_V = alloca [150 x i16], align 2

]]></Node>
<StgValue><ssdm name="buff_out2_5_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="64">
<![CDATA[
:45  %buff_out2_6_V = alloca [150 x i16], align 2

]]></Node>
<StgValue><ssdm name="buff_out2_6_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="64">
<![CDATA[
:46  %buff_out2_7_V = alloca [150 x i16], align 2

]]></Node>
<StgValue><ssdm name="buff_out2_7_V"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="64">
<![CDATA[
:47  %buff_out2_8_V = alloca [150 x i16], align 2

]]></Node>
<StgValue><ssdm name="buff_out2_8_V"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="64">
<![CDATA[
:48  %buff_out2_9_V = alloca [150 x i16], align 2

]]></Node>
<StgValue><ssdm name="buff_out2_9_V"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="64">
<![CDATA[
:49  %buff_out2_10_V = alloca [150 x i16], align 2

]]></Node>
<StgValue><ssdm name="buff_out2_10_V"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="64">
<![CDATA[
:50  %buff_out2_11_V = alloca [150 x i16], align 2

]]></Node>
<StgValue><ssdm name="buff_out2_11_V"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="64">
<![CDATA[
:51  %buff_out2_12_V = alloca [150 x i16], align 2

]]></Node>
<StgValue><ssdm name="buff_out2_12_V"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="64">
<![CDATA[
:52  %buff_out2_13_V = alloca [150 x i16], align 2

]]></Node>
<StgValue><ssdm name="buff_out2_13_V"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="64">
<![CDATA[
:53  %buff_out2_14_V = alloca [150 x i16], align 2

]]></Node>
<StgValue><ssdm name="buff_out2_14_V"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="64">
<![CDATA[
:54  %buff_out2_15_V = alloca [150 x i16], align 2

]]></Node>
<StgValue><ssdm name="buff_out2_15_V"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="64">
<![CDATA[
:55  %bias_buff_0_V = alloca [64 x i16], align 2

]]></Node>
<StgValue><ssdm name="bias_buff_0_V"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="64">
<![CDATA[
:56  %bias_buff_1_V = alloca [64 x i16], align 2

]]></Node>
<StgValue><ssdm name="bias_buff_1_V"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="64">
<![CDATA[
:57  %bias_buff_2_V = alloca [64 x i16], align 2

]]></Node>
<StgValue><ssdm name="bias_buff_2_V"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="64">
<![CDATA[
:58  %bias_buff_3_V = alloca [64 x i16], align 2

]]></Node>
<StgValue><ssdm name="bias_buff_3_V"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="64">
<![CDATA[
:59  %bias_buff_4_V = alloca [64 x i16], align 2

]]></Node>
<StgValue><ssdm name="bias_buff_4_V"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="64">
<![CDATA[
:60  %bias_buff_5_V = alloca [64 x i16], align 2

]]></Node>
<StgValue><ssdm name="bias_buff_5_V"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="64">
<![CDATA[
:61  %bias_buff_6_V = alloca [64 x i16], align 2

]]></Node>
<StgValue><ssdm name="bias_buff_6_V"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="64">
<![CDATA[
:62  %bias_buff_7_V = alloca [64 x i16], align 2

]]></Node>
<StgValue><ssdm name="bias_buff_7_V"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="64">
<![CDATA[
:63  %bias_buff_8_V = alloca [64 x i16], align 2

]]></Node>
<StgValue><ssdm name="bias_buff_8_V"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="64">
<![CDATA[
:64  %bias_buff_9_V = alloca [64 x i16], align 2

]]></Node>
<StgValue><ssdm name="bias_buff_9_V"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="64">
<![CDATA[
:65  %bias_buff_10_V = alloca [64 x i16], align 2

]]></Node>
<StgValue><ssdm name="bias_buff_10_V"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="64">
<![CDATA[
:66  %bias_buff_11_V = alloca [64 x i16], align 2

]]></Node>
<StgValue><ssdm name="bias_buff_11_V"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="64">
<![CDATA[
:67  %bias_buff_12_V = alloca [64 x i16], align 2

]]></Node>
<StgValue><ssdm name="bias_buff_12_V"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="64">
<![CDATA[
:68  %bias_buff_13_V = alloca [64 x i16], align 2

]]></Node>
<StgValue><ssdm name="bias_buff_13_V"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="64">
<![CDATA[
:69  %bias_buff_14_V = alloca [64 x i16], align 2

]]></Node>
<StgValue><ssdm name="bias_buff_14_V"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="64">
<![CDATA[
:70  %bias_buff_15_V = alloca [64 x i16], align 2

]]></Node>
<StgValue><ssdm name="bias_buff_15_V"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="31" op_0_bw="32">
<![CDATA[
:84  %trunc_ln165 = trunc i32 %ch_out_read to i31

]]></Node>
<StgValue><ssdm name="trunc_ln165"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="31">
<![CDATA[
:85  %zext_ln165 = zext i31 %trunc_ln165 to i32

]]></Node>
<StgValue><ssdm name="zext_ln165"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:86  %B_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %B_addr, i32 %zext_ln165)

]]></Node>
<StgValue><ssdm name="B_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="83" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:86  %B_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %B_addr, i32 %zext_ln165)

]]></Node>
<StgValue><ssdm name="B_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="84" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:86  %B_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %B_addr, i32 %zext_ln165)

]]></Node>
<StgValue><ssdm name="B_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="85" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:86  %B_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %B_addr, i32 %zext_ln165)

]]></Node>
<StgValue><ssdm name="B_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="86" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:86  %B_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %B_addr, i32 %zext_ln165)

]]></Node>
<StgValue><ssdm name="B_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="87" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:86  %B_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %B_addr, i32 %zext_ln165)

]]></Node>
<StgValue><ssdm name="B_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap(i16* %OUT_r), !map !95

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecBitsMap(i16* %B), !map !101

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecBitsMap(i16* %W), !map !105

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecBitsMap(i16* %IN_r), !map !109

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecBitsMap(i32 %ch_in), !map !113

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecBitsMap(i32 %ch_out), !map !119

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecBitsMap(i32 %size), !map !123

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecBitsMap(i32 %pool), !map !127

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv1d_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:71  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str9, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln140"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:72  call void (...)* @_ssdm_op_SpecInterface(i32 %pool, [10 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str9, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln141"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:73  call void (...)* @_ssdm_op_SpecInterface(i32 %size, [10 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str9, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln142"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:74  call void (...)* @_ssdm_op_SpecInterface(i32 %ch_out, [10 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str9, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln143"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:75  call void (...)* @_ssdm_op_SpecInterface(i32 %ch_in, [10 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str9, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln144"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:76  call void (...)* @_ssdm_op_SpecInterface(i16* %OUT_r, [6 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [4 x i8]* @p_str11, [6 x i8]* @p_str12, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln145"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:77  call void (...)* @_ssdm_op_SpecInterface(i32 %out_V, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [1 x i8]* @bundle6, [6 x i8]* @p_str12, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln145"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:78  call void (...)* @_ssdm_op_SpecInterface(i16* %B, [6 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [2 x i8]* @p_str13, [6 x i8]* @p_str12, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln146"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:79  call void (...)* @_ssdm_op_SpecInterface(i32 %bias_V, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [1 x i8]* @bundle4, [6 x i8]* @p_str12, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln146"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:80  call void (...)* @_ssdm_op_SpecInterface(i16* %W, [6 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [2 x i8]* @p_str14, [6 x i8]* @p_str12, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln147"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:81  call void (...)* @_ssdm_op_SpecInterface(i32 %weight_V, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [1 x i8]* @bundle2, [6 x i8]* @p_str12, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln147"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:82  call void (...)* @_ssdm_op_SpecInterface(i16* %IN_r, [6 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [3 x i8]* @p_str15, [6 x i8]* @p_str12, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln148"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:83  call void (...)* @_ssdm_op_SpecInterface(i32 %in_V, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [1 x i8]* @bundle, [6 x i8]* @p_str12, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln148"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:86  %B_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %B_addr, i32 %zext_ln165)

]]></Node>
<StgValue><ssdm name="B_addr_rd_req"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
:87  br label %burst.rd.header

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
burst.rd.header:0  %phi_ln165 = phi i31 [ 0, %0 ], [ %add_ln165, %burstread.region_end ]

]]></Node>
<StgValue><ssdm name="phi_ln165"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
burst.rd.header:1  %icmp_ln165 = icmp eq i31 %phi_ln165, %trunc_ln165

]]></Node>
<StgValue><ssdm name="icmp_ln165"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
burst.rd.header:2  %add_ln165 = add i31 %phi_ln165, 1

]]></Node>
<StgValue><ssdm name="add_ln165"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header:3  br i1 %icmp_ln165, label %burst.rd.end, label %burstread.region_begin

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="27" op_0_bw="27" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
burstread.region_begin:4  %tmp_5 = call i27 @_ssdm_op_PartSelect.i27.i31.i32.i32(i31 %phi_ln165, i32 4, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="31">
<![CDATA[
burstread.region_begin:6  %trunc_ln165_1 = trunc i31 %phi_ln165 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln165_1"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
burstread.region_begin:23  switch i4 %trunc_ln165_1, label %branch15 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]

]]></Node>
<StgValue><ssdm name="switch_ln165"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="119" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="1">
<![CDATA[
burstread.region_begin:3  %B_addr_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %B_addr)

]]></Node>
<StgValue><ssdm name="B_addr_read"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln165_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %burstread.region_end

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln165_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %burstread.region_end

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln165_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %burstread.region_end

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln165_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %burstread.region_end

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln165_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %burstread.region_end

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln165_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %burstread.region_end

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln165_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %burstread.region_end

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln165_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %burstread.region_end

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln165_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %burstread.region_end

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln165_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %burstread.region_end

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln165_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %burstread.region_end

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln165_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %burstread.region_end

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln165_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %burstread.region_end

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln165_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %burstread.region_end

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln165_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %burstread.region_end

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln165_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %burstread.region_end

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstread.region_begin:0  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)

]]></Node>
<StgValue><ssdm name="burstread_rbegin"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burstread.region_begin:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str37)

]]></Node>
<StgValue><ssdm name="specpipeline_ln165"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burstread.region_begin:2  call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @memcpy_OC_bias_buff_s)

]]></Node>
<StgValue><ssdm name="specloopname_ln165"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="27">
<![CDATA[
burstread.region_begin:5  %zext_ln165_1 = zext i27 %tmp_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln165_1"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstread.region_begin:7  %bias_buff_0_V_addr = getelementptr [64 x i16]* %bias_buff_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="bias_buff_0_V_addr"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstread.region_begin:8  %bias_buff_1_V_addr = getelementptr [64 x i16]* %bias_buff_1_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="bias_buff_1_V_addr"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstread.region_begin:9  %bias_buff_2_V_addr = getelementptr [64 x i16]* %bias_buff_2_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="bias_buff_2_V_addr"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstread.region_begin:10  %bias_buff_3_V_addr = getelementptr [64 x i16]* %bias_buff_3_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="bias_buff_3_V_addr"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstread.region_begin:11  %bias_buff_4_V_addr = getelementptr [64 x i16]* %bias_buff_4_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="bias_buff_4_V_addr"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstread.region_begin:12  %bias_buff_5_V_addr = getelementptr [64 x i16]* %bias_buff_5_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="bias_buff_5_V_addr"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstread.region_begin:13  %bias_buff_6_V_addr = getelementptr [64 x i16]* %bias_buff_6_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="bias_buff_6_V_addr"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstread.region_begin:14  %bias_buff_7_V_addr = getelementptr [64 x i16]* %bias_buff_7_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="bias_buff_7_V_addr"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstread.region_begin:15  %bias_buff_8_V_addr = getelementptr [64 x i16]* %bias_buff_8_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="bias_buff_8_V_addr"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstread.region_begin:16  %bias_buff_9_V_addr = getelementptr [64 x i16]* %bias_buff_9_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="bias_buff_9_V_addr"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstread.region_begin:17  %bias_buff_10_V_addr = getelementptr [64 x i16]* %bias_buff_10_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="bias_buff_10_V_addr"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstread.region_begin:18  %bias_buff_11_V_addr = getelementptr [64 x i16]* %bias_buff_11_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="bias_buff_11_V_addr"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstread.region_begin:19  %bias_buff_12_V_addr = getelementptr [64 x i16]* %bias_buff_12_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="bias_buff_12_V_addr"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstread.region_begin:20  %bias_buff_13_V_addr = getelementptr [64 x i16]* %bias_buff_13_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="bias_buff_13_V_addr"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstread.region_begin:21  %bias_buff_14_V_addr = getelementptr [64 x i16]* %bias_buff_14_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="bias_buff_14_V_addr"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstread.region_begin:22  %bias_buff_15_V_addr = getelementptr [64 x i16]* %bias_buff_15_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="bias_buff_15_V_addr"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln165_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch14:0  store i16 %B_addr_read, i16* %bias_buff_14_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln165_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch13:0  store i16 %B_addr_read, i16* %bias_buff_13_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln165_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch12:0  store i16 %B_addr_read, i16* %bias_buff_12_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln165_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch11:0  store i16 %B_addr_read, i16* %bias_buff_11_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln165_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch10:0  store i16 %B_addr_read, i16* %bias_buff_10_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln165_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch9:0  store i16 %B_addr_read, i16* %bias_buff_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln165_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch8:0  store i16 %B_addr_read, i16* %bias_buff_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln165_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch7:0  store i16 %B_addr_read, i16* %bias_buff_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln165_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch6:0  store i16 %B_addr_read, i16* %bias_buff_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln165_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch5:0  store i16 %B_addr_read, i16* %bias_buff_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln165_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch4:0  store i16 %B_addr_read, i16* %bias_buff_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln165_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch3:0  store i16 %B_addr_read, i16* %bias_buff_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln165_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch2:0  store i16 %B_addr_read, i16* %bias_buff_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln165_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch1:0  store i16 %B_addr_read, i16* %bias_buff_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln165_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch0:0  store i16 %B_addr_read, i16* %bias_buff_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln165_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
branch15:0  store i16 %B_addr_read, i16* %bias_buff_15_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burstread.region_end:0  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin)

]]></Node>
<StgValue><ssdm name="burstread_rend"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
burstread.region_end:1  br label %burst.rd.header

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="174" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="31" op_3_bw="16" op_4_bw="31" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="30" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32">
<![CDATA[
burst.rd.end:0  call fastcc void @compute_output(i16* %IN_r, i31 %in_V1, i16* %W, i31 %weight_V3, [150 x i16]* nocapture %buff_out1_0_V, [150 x i16]* nocapture %buff_out1_1_V, [150 x i16]* nocapture %buff_out1_2_V, [150 x i16]* nocapture %buff_out1_3_V, [150 x i16]* nocapture %buff_out1_4_V, [150 x i16]* nocapture %buff_out1_5_V, [150 x i16]* nocapture %buff_out1_6_V, [150 x i16]* nocapture %buff_out1_7_V, [150 x i16]* nocapture %buff_out1_8_V, [150 x i16]* nocapture %buff_out1_9_V, [150 x i16]* nocapture %buff_out1_10_V, [150 x i16]* nocapture %buff_out1_11_V, [150 x i16]* nocapture %buff_out1_12_V, [150 x i16]* nocapture %buff_out1_13_V, [150 x i16]* nocapture %buff_out1_14_V, [150 x i16]* nocapture %buff_out1_15_V, [64 x i16]* nocapture %bias_buff_0_V, [64 x i16]* nocapture %bias_buff_1_V, [64 x i16]* nocapture %bias_buff_2_V, [64 x i16]* nocapture %bias_buff_3_V, [64 x i16]* nocapture %bias_buff_4_V, [64 x i16]* nocapture %bias_buff_5_V, [64 x i16]* nocapture %bias_buff_6_V, [64 x i16]* nocapture %bias_buff_7_V, [64 x i16]* nocapture %bias_buff_8_V, [64 x i16]* nocapture %bias_buff_9_V, [64 x i16]* nocapture %bias_buff_10_V, [64 x i16]* nocapture %bias_buff_11_V, [64 x i16]* nocapture %bias_buff_12_V, [64 x i16]* nocapture %bias_buff_13_V, [64 x i16]* nocapture %bias_buff_14_V, [64 x i16]* nocapture %bias_buff_15_V, i30 0, i32 %ch_in_read, i32 0, i32 0, i32 %size_read)

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="175" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="31" op_3_bw="16" op_4_bw="31" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="30" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32">
<![CDATA[
burst.rd.end:0  call fastcc void @compute_output(i16* %IN_r, i31 %in_V1, i16* %W, i31 %weight_V3, [150 x i16]* nocapture %buff_out1_0_V, [150 x i16]* nocapture %buff_out1_1_V, [150 x i16]* nocapture %buff_out1_2_V, [150 x i16]* nocapture %buff_out1_3_V, [150 x i16]* nocapture %buff_out1_4_V, [150 x i16]* nocapture %buff_out1_5_V, [150 x i16]* nocapture %buff_out1_6_V, [150 x i16]* nocapture %buff_out1_7_V, [150 x i16]* nocapture %buff_out1_8_V, [150 x i16]* nocapture %buff_out1_9_V, [150 x i16]* nocapture %buff_out1_10_V, [150 x i16]* nocapture %buff_out1_11_V, [150 x i16]* nocapture %buff_out1_12_V, [150 x i16]* nocapture %buff_out1_13_V, [150 x i16]* nocapture %buff_out1_14_V, [150 x i16]* nocapture %buff_out1_15_V, [64 x i16]* nocapture %bias_buff_0_V, [64 x i16]* nocapture %bias_buff_1_V, [64 x i16]* nocapture %bias_buff_2_V, [64 x i16]* nocapture %bias_buff_3_V, [64 x i16]* nocapture %bias_buff_4_V, [64 x i16]* nocapture %bias_buff_5_V, [64 x i16]* nocapture %bias_buff_6_V, [64 x i16]* nocapture %bias_buff_7_V, [64 x i16]* nocapture %bias_buff_8_V, [64 x i16]* nocapture %bias_buff_9_V, [64 x i16]* nocapture %bias_buff_10_V, [64 x i16]* nocapture %bias_buff_11_V, [64 x i16]* nocapture %bias_buff_12_V, [64 x i16]* nocapture %bias_buff_13_V, [64 x i16]* nocapture %bias_buff_14_V, [64 x i16]* nocapture %bias_buff_15_V, i30 0, i32 %ch_in_read, i32 0, i32 0, i32 %size_read)

]]></Node>
<StgValue><ssdm name="call_ln167"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end:1  br label %LOOP2_begin

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="177" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
LOOP2_begin:0  %p_assign = phi i32 [ 0, %burst.rd.end ], [ %p, %LOOP2_end ]

]]></Node>
<StgValue><ssdm name="p_assign"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
LOOP2_begin:1  %m_assign = phi i32 [ 0, %burst.rd.end ], [ %m, %LOOP2_end ]

]]></Node>
<StgValue><ssdm name="m_assign"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
LOOP2_begin:2  %pp_0 = phi i1 [ true, %burst.rd.end ], [ %pp_1, %LOOP2_end ]

]]></Node>
<StgValue><ssdm name="pp_0"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
LOOP2_begin:3  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln169"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP2_begin:4  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
LOOP2_begin:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 32, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln170"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP2_begin:6  %add_ln129 = add nsw i32 %p_assign, 150

]]></Node>
<StgValue><ssdm name="add_ln129"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP2_begin:7  %icmp_ln129 = icmp slt i32 %add_ln129, %size_read

]]></Node>
<StgValue><ssdm name="icmp_ln129"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP2_begin:8  %add_ln130 = add nsw i32 %m_assign, 16

]]></Node>
<StgValue><ssdm name="add_ln130"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
LOOP2_begin:9  %m = select i1 %icmp_ln129, i32 %m_assign, i32 %add_ln130

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
LOOP2_begin:10  %p = select i1 %icmp_ln129, i32 %add_ln129, i32 0

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP2_begin:11  %icmp_ln171 = icmp slt i32 %m, %ch_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln171"/></StgValue>
</operation>

<operation id="189" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
LOOP2_begin:12  br i1 %icmp_ln171, label %1, label %4

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="190" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %pp_0, label %5, label %6

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="191" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
<literal name="pp_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="31" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32">
<![CDATA[
:0  call fastcc void @write_back(i16* %OUT_r, i31 %out_V7, [150 x i16]* nocapture %buff_out2_0_V, [150 x i16]* nocapture %buff_out2_1_V, [150 x i16]* nocapture %buff_out2_2_V, [150 x i16]* nocapture %buff_out2_3_V, [150 x i16]* nocapture %buff_out2_4_V, [150 x i16]* nocapture %buff_out2_5_V, [150 x i16]* nocapture %buff_out2_6_V, [150 x i16]* nocapture %buff_out2_7_V, [150 x i16]* nocapture %buff_out2_8_V, [150 x i16]* nocapture %buff_out2_9_V, [150 x i16]* nocapture %buff_out2_10_V, [150 x i16]* nocapture %buff_out2_11_V, [150 x i16]* nocapture %buff_out2_12_V, [150 x i16]* nocapture %buff_out2_13_V, [150 x i16]* nocapture %buff_out2_14_V, [150 x i16]* nocapture %buff_out2_15_V, i32 %m_assign, i32 %p_assign, i32 %size_read, i32 %ch_out_read, i32 %pool_read)

]]></Node>
<StgValue><ssdm name="call_ln191"/></StgValue>
</operation>

<operation id="192" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
<literal name="pp_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="31" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="0">
<![CDATA[
:0  call fastcc void @write_back(i16* %OUT_r, i31 %out_V7, [150 x i16]* nocapture %buff_out1_0_V, [150 x i16]* nocapture %buff_out1_1_V, [150 x i16]* nocapture %buff_out1_2_V, [150 x i16]* nocapture %buff_out1_3_V, [150 x i16]* nocapture %buff_out1_4_V, [150 x i16]* nocapture %buff_out1_5_V, [150 x i16]* nocapture %buff_out1_6_V, [150 x i16]* nocapture %buff_out1_7_V, [150 x i16]* nocapture %buff_out1_8_V, [150 x i16]* nocapture %buff_out1_9_V, [150 x i16]* nocapture %buff_out1_10_V, [150 x i16]* nocapture %buff_out1_11_V, [150 x i16]* nocapture %buff_out1_12_V, [150 x i16]* nocapture %buff_out1_13_V, [150 x i16]* nocapture %buff_out1_14_V, [150 x i16]* nocapture %buff_out1_15_V, i32 %m_assign, i32 %p_assign, i32 %size_read, i32 %ch_out_read, i32 %pool_read)

]]></Node>
<StgValue><ssdm name="call_ln188"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="193" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="194" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %sub_ln175 = sub i32 0, %m

]]></Node>
<StgValue><ssdm name="sub_ln175"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_6 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %sub_ln175, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="29" op_0_bw="28">
<![CDATA[
:3  %zext_ln175 = zext i28 %tmp_6 to i29

]]></Node>
<StgValue><ssdm name="zext_ln175"/></StgValue>
</operation>

<operation id="197" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:4  %sub_ln175_1 = sub i29 0, %zext_ln175

]]></Node>
<StgValue><ssdm name="sub_ln175_1"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_7 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %m, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="29" op_0_bw="28">
<![CDATA[
:6  %zext_ln175_1 = zext i28 %tmp_7 to i29

]]></Node>
<StgValue><ssdm name="zext_ln175_1"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
:7  %select_ln175 = select i1 %tmp_8, i29 %sub_ln175_1, i29 %zext_ln175_1

]]></Node>
<StgValue><ssdm name="select_ln175"/></StgValue>
</operation>

<operation id="201" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="30" op_0_bw="29">
<![CDATA[
:8  %sext_ln175 = sext i29 %select_ln175 to i30

]]></Node>
<StgValue><ssdm name="sext_ln175"/></StgValue>
</operation>

<operation id="202" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %pp_0, label %2, label %3

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="203" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pp_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="31" op_3_bw="16" op_4_bw="31" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="30" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="0" op_43_bw="0">
<![CDATA[
:0  call fastcc void @compute_output(i16* %IN_r, i31 %in_V1, i16* %W, i31 %weight_V3, [150 x i16]* nocapture %buff_out1_0_V, [150 x i16]* nocapture %buff_out1_1_V, [150 x i16]* nocapture %buff_out1_2_V, [150 x i16]* nocapture %buff_out1_3_V, [150 x i16]* nocapture %buff_out1_4_V, [150 x i16]* nocapture %buff_out1_5_V, [150 x i16]* nocapture %buff_out1_6_V, [150 x i16]* nocapture %buff_out1_7_V, [150 x i16]* nocapture %buff_out1_8_V, [150 x i16]* nocapture %buff_out1_9_V, [150 x i16]* nocapture %buff_out1_10_V, [150 x i16]* nocapture %buff_out1_11_V, [150 x i16]* nocapture %buff_out1_12_V, [150 x i16]* nocapture %buff_out1_13_V, [150 x i16]* nocapture %buff_out1_14_V, [150 x i16]* nocapture %buff_out1_15_V, [64 x i16]* nocapture %bias_buff_0_V, [64 x i16]* nocapture %bias_buff_1_V, [64 x i16]* nocapture %bias_buff_2_V, [64 x i16]* nocapture %bias_buff_3_V, [64 x i16]* nocapture %bias_buff_4_V, [64 x i16]* nocapture %bias_buff_5_V, [64 x i16]* nocapture %bias_buff_6_V, [64 x i16]* nocapture %bias_buff_7_V, [64 x i16]* nocapture %bias_buff_8_V, [64 x i16]* nocapture %bias_buff_9_V, [64 x i16]* nocapture %bias_buff_10_V, [64 x i16]* nocapture %bias_buff_11_V, [64 x i16]* nocapture %bias_buff_12_V, [64 x i16]* nocapture %bias_buff_13_V, [64 x i16]* nocapture %bias_buff_14_V, [64 x i16]* nocapture %bias_buff_15_V, i30 %sext_ln175, i32 %ch_in_read, i32 %m, i32 %p, i32 %size_read)

]]></Node>
<StgValue><ssdm name="call_ln180"/></StgValue>
</operation>

<operation id="204" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pp_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="31" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32">
<![CDATA[
:1  call fastcc void @write_back(i16* %OUT_r, i31 %out_V7, [150 x i16]* nocapture %buff_out2_0_V, [150 x i16]* nocapture %buff_out2_1_V, [150 x i16]* nocapture %buff_out2_2_V, [150 x i16]* nocapture %buff_out2_3_V, [150 x i16]* nocapture %buff_out2_4_V, [150 x i16]* nocapture %buff_out2_5_V, [150 x i16]* nocapture %buff_out2_6_V, [150 x i16]* nocapture %buff_out2_7_V, [150 x i16]* nocapture %buff_out2_8_V, [150 x i16]* nocapture %buff_out2_9_V, [150 x i16]* nocapture %buff_out2_10_V, [150 x i16]* nocapture %buff_out2_11_V, [150 x i16]* nocapture %buff_out2_12_V, [150 x i16]* nocapture %buff_out2_13_V, [150 x i16]* nocapture %buff_out2_14_V, [150 x i16]* nocapture %buff_out2_15_V, i32 %m_assign, i32 %p_assign, i32 %size_read, i32 %ch_out_read, i32 %pool_read)

]]></Node>
<StgValue><ssdm name="call_ln181"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pp_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="31" op_3_bw="16" op_4_bw="31" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="30" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="0" op_43_bw="0">
<![CDATA[
:0  call fastcc void @compute_output(i16* %IN_r, i31 %in_V1, i16* %W, i31 %weight_V3, [150 x i16]* nocapture %buff_out2_0_V, [150 x i16]* nocapture %buff_out2_1_V, [150 x i16]* nocapture %buff_out2_2_V, [150 x i16]* nocapture %buff_out2_3_V, [150 x i16]* nocapture %buff_out2_4_V, [150 x i16]* nocapture %buff_out2_5_V, [150 x i16]* nocapture %buff_out2_6_V, [150 x i16]* nocapture %buff_out2_7_V, [150 x i16]* nocapture %buff_out2_8_V, [150 x i16]* nocapture %buff_out2_9_V, [150 x i16]* nocapture %buff_out2_10_V, [150 x i16]* nocapture %buff_out2_11_V, [150 x i16]* nocapture %buff_out2_12_V, [150 x i16]* nocapture %buff_out2_13_V, [150 x i16]* nocapture %buff_out2_14_V, [150 x i16]* nocapture %buff_out2_15_V, [64 x i16]* nocapture %bias_buff_0_V, [64 x i16]* nocapture %bias_buff_1_V, [64 x i16]* nocapture %bias_buff_2_V, [64 x i16]* nocapture %bias_buff_3_V, [64 x i16]* nocapture %bias_buff_4_V, [64 x i16]* nocapture %bias_buff_5_V, [64 x i16]* nocapture %bias_buff_6_V, [64 x i16]* nocapture %bias_buff_7_V, [64 x i16]* nocapture %bias_buff_8_V, [64 x i16]* nocapture %bias_buff_9_V, [64 x i16]* nocapture %bias_buff_10_V, [64 x i16]* nocapture %bias_buff_11_V, [64 x i16]* nocapture %bias_buff_12_V, [64 x i16]* nocapture %bias_buff_13_V, [64 x i16]* nocapture %bias_buff_14_V, [64 x i16]* nocapture %bias_buff_15_V, i30 %sext_ln175, i32 %ch_in_read, i32 %m, i32 %p, i32 %size_read)

]]></Node>
<StgValue><ssdm name="call_ln175"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pp_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="31" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="0">
<![CDATA[
:1  call fastcc void @write_back(i16* %OUT_r, i31 %out_V7, [150 x i16]* nocapture %buff_out1_0_V, [150 x i16]* nocapture %buff_out1_1_V, [150 x i16]* nocapture %buff_out1_2_V, [150 x i16]* nocapture %buff_out1_3_V, [150 x i16]* nocapture %buff_out1_4_V, [150 x i16]* nocapture %buff_out1_5_V, [150 x i16]* nocapture %buff_out1_6_V, [150 x i16]* nocapture %buff_out1_7_V, [150 x i16]* nocapture %buff_out1_8_V, [150 x i16]* nocapture %buff_out1_9_V, [150 x i16]* nocapture %buff_out1_10_V, [150 x i16]* nocapture %buff_out1_11_V, [150 x i16]* nocapture %buff_out1_12_V, [150 x i16]* nocapture %buff_out1_13_V, [150 x i16]* nocapture %buff_out1_14_V, [150 x i16]* nocapture %buff_out1_15_V, i32 %m_assign, i32 %p_assign, i32 %size_read, i32 %ch_out_read, i32 %pool_read)

]]></Node>
<StgValue><ssdm name="call_ln176"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="207" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pp_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="31" op_3_bw="16" op_4_bw="31" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="30" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="0" op_43_bw="0">
<![CDATA[
:0  call fastcc void @compute_output(i16* %IN_r, i31 %in_V1, i16* %W, i31 %weight_V3, [150 x i16]* nocapture %buff_out1_0_V, [150 x i16]* nocapture %buff_out1_1_V, [150 x i16]* nocapture %buff_out1_2_V, [150 x i16]* nocapture %buff_out1_3_V, [150 x i16]* nocapture %buff_out1_4_V, [150 x i16]* nocapture %buff_out1_5_V, [150 x i16]* nocapture %buff_out1_6_V, [150 x i16]* nocapture %buff_out1_7_V, [150 x i16]* nocapture %buff_out1_8_V, [150 x i16]* nocapture %buff_out1_9_V, [150 x i16]* nocapture %buff_out1_10_V, [150 x i16]* nocapture %buff_out1_11_V, [150 x i16]* nocapture %buff_out1_12_V, [150 x i16]* nocapture %buff_out1_13_V, [150 x i16]* nocapture %buff_out1_14_V, [150 x i16]* nocapture %buff_out1_15_V, [64 x i16]* nocapture %bias_buff_0_V, [64 x i16]* nocapture %bias_buff_1_V, [64 x i16]* nocapture %bias_buff_2_V, [64 x i16]* nocapture %bias_buff_3_V, [64 x i16]* nocapture %bias_buff_4_V, [64 x i16]* nocapture %bias_buff_5_V, [64 x i16]* nocapture %bias_buff_6_V, [64 x i16]* nocapture %bias_buff_7_V, [64 x i16]* nocapture %bias_buff_8_V, [64 x i16]* nocapture %bias_buff_9_V, [64 x i16]* nocapture %bias_buff_10_V, [64 x i16]* nocapture %bias_buff_11_V, [64 x i16]* nocapture %bias_buff_12_V, [64 x i16]* nocapture %bias_buff_13_V, [64 x i16]* nocapture %bias_buff_14_V, [64 x i16]* nocapture %bias_buff_15_V, i30 %sext_ln175, i32 %ch_in_read, i32 %m, i32 %p, i32 %size_read)

]]></Node>
<StgValue><ssdm name="call_ln180"/></StgValue>
</operation>

<operation id="208" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pp_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="31" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32">
<![CDATA[
:1  call fastcc void @write_back(i16* %OUT_r, i31 %out_V7, [150 x i16]* nocapture %buff_out2_0_V, [150 x i16]* nocapture %buff_out2_1_V, [150 x i16]* nocapture %buff_out2_2_V, [150 x i16]* nocapture %buff_out2_3_V, [150 x i16]* nocapture %buff_out2_4_V, [150 x i16]* nocapture %buff_out2_5_V, [150 x i16]* nocapture %buff_out2_6_V, [150 x i16]* nocapture %buff_out2_7_V, [150 x i16]* nocapture %buff_out2_8_V, [150 x i16]* nocapture %buff_out2_9_V, [150 x i16]* nocapture %buff_out2_10_V, [150 x i16]* nocapture %buff_out2_11_V, [150 x i16]* nocapture %buff_out2_12_V, [150 x i16]* nocapture %buff_out2_13_V, [150 x i16]* nocapture %buff_out2_14_V, [150 x i16]* nocapture %buff_out2_15_V, i32 %m_assign, i32 %p_assign, i32 %size_read, i32 %ch_out_read, i32 %pool_read)

]]></Node>
<StgValue><ssdm name="call_ln181"/></StgValue>
</operation>

<operation id="209" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pp_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %LOOP2_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="210" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pp_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="31" op_3_bw="16" op_4_bw="31" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="30" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="0" op_43_bw="0">
<![CDATA[
:0  call fastcc void @compute_output(i16* %IN_r, i31 %in_V1, i16* %W, i31 %weight_V3, [150 x i16]* nocapture %buff_out2_0_V, [150 x i16]* nocapture %buff_out2_1_V, [150 x i16]* nocapture %buff_out2_2_V, [150 x i16]* nocapture %buff_out2_3_V, [150 x i16]* nocapture %buff_out2_4_V, [150 x i16]* nocapture %buff_out2_5_V, [150 x i16]* nocapture %buff_out2_6_V, [150 x i16]* nocapture %buff_out2_7_V, [150 x i16]* nocapture %buff_out2_8_V, [150 x i16]* nocapture %buff_out2_9_V, [150 x i16]* nocapture %buff_out2_10_V, [150 x i16]* nocapture %buff_out2_11_V, [150 x i16]* nocapture %buff_out2_12_V, [150 x i16]* nocapture %buff_out2_13_V, [150 x i16]* nocapture %buff_out2_14_V, [150 x i16]* nocapture %buff_out2_15_V, [64 x i16]* nocapture %bias_buff_0_V, [64 x i16]* nocapture %bias_buff_1_V, [64 x i16]* nocapture %bias_buff_2_V, [64 x i16]* nocapture %bias_buff_3_V, [64 x i16]* nocapture %bias_buff_4_V, [64 x i16]* nocapture %bias_buff_5_V, [64 x i16]* nocapture %bias_buff_6_V, [64 x i16]* nocapture %bias_buff_7_V, [64 x i16]* nocapture %bias_buff_8_V, [64 x i16]* nocapture %bias_buff_9_V, [64 x i16]* nocapture %bias_buff_10_V, [64 x i16]* nocapture %bias_buff_11_V, [64 x i16]* nocapture %bias_buff_12_V, [64 x i16]* nocapture %bias_buff_13_V, [64 x i16]* nocapture %bias_buff_14_V, [64 x i16]* nocapture %bias_buff_15_V, i30 %sext_ln175, i32 %ch_in_read, i32 %m, i32 %p, i32 %size_read)

]]></Node>
<StgValue><ssdm name="call_ln175"/></StgValue>
</operation>

<operation id="211" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pp_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="31" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="0">
<![CDATA[
:1  call fastcc void @write_back(i16* %OUT_r, i31 %out_V7, [150 x i16]* nocapture %buff_out1_0_V, [150 x i16]* nocapture %buff_out1_1_V, [150 x i16]* nocapture %buff_out1_2_V, [150 x i16]* nocapture %buff_out1_3_V, [150 x i16]* nocapture %buff_out1_4_V, [150 x i16]* nocapture %buff_out1_5_V, [150 x i16]* nocapture %buff_out1_6_V, [150 x i16]* nocapture %buff_out1_7_V, [150 x i16]* nocapture %buff_out1_8_V, [150 x i16]* nocapture %buff_out1_9_V, [150 x i16]* nocapture %buff_out1_10_V, [150 x i16]* nocapture %buff_out1_11_V, [150 x i16]* nocapture %buff_out1_12_V, [150 x i16]* nocapture %buff_out1_13_V, [150 x i16]* nocapture %buff_out1_14_V, [150 x i16]* nocapture %buff_out1_15_V, i32 %m_assign, i32 %p_assign, i32 %size_read, i32 %ch_out_read, i32 %pool_read)

]]></Node>
<StgValue><ssdm name="call_ln176"/></StgValue>
</operation>

<operation id="212" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pp_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %LOOP2_end

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="213" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
LOOP2_end:0  %pp_1 = phi i1 [ false, %2 ], [ true, %3 ]

]]></Node>
<StgValue><ssdm name="pp_1"/></StgValue>
</operation>

<operation id="214" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
LOOP2_end:1  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str16, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="215" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
LOOP2_end:2  br label %LOOP2_begin

]]></Node>
<StgValue><ssdm name="br_ln186"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="216" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pp_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="31" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32">
<![CDATA[
:0  call fastcc void @write_back(i16* %OUT_r, i31 %out_V7, [150 x i16]* nocapture %buff_out2_0_V, [150 x i16]* nocapture %buff_out2_1_V, [150 x i16]* nocapture %buff_out2_2_V, [150 x i16]* nocapture %buff_out2_3_V, [150 x i16]* nocapture %buff_out2_4_V, [150 x i16]* nocapture %buff_out2_5_V, [150 x i16]* nocapture %buff_out2_6_V, [150 x i16]* nocapture %buff_out2_7_V, [150 x i16]* nocapture %buff_out2_8_V, [150 x i16]* nocapture %buff_out2_9_V, [150 x i16]* nocapture %buff_out2_10_V, [150 x i16]* nocapture %buff_out2_11_V, [150 x i16]* nocapture %buff_out2_12_V, [150 x i16]* nocapture %buff_out2_13_V, [150 x i16]* nocapture %buff_out2_14_V, [150 x i16]* nocapture %buff_out2_15_V, i32 %m_assign, i32 %p_assign, i32 %size_read, i32 %ch_out_read, i32 %pool_read)

]]></Node>
<StgValue><ssdm name="call_ln191"/></StgValue>
</operation>

<operation id="217" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pp_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="218" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pp_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="31" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="0">
<![CDATA[
:0  call fastcc void @write_back(i16* %OUT_r, i31 %out_V7, [150 x i16]* nocapture %buff_out1_0_V, [150 x i16]* nocapture %buff_out1_1_V, [150 x i16]* nocapture %buff_out1_2_V, [150 x i16]* nocapture %buff_out1_3_V, [150 x i16]* nocapture %buff_out1_4_V, [150 x i16]* nocapture %buff_out1_5_V, [150 x i16]* nocapture %buff_out1_6_V, [150 x i16]* nocapture %buff_out1_7_V, [150 x i16]* nocapture %buff_out1_8_V, [150 x i16]* nocapture %buff_out1_9_V, [150 x i16]* nocapture %buff_out1_10_V, [150 x i16]* nocapture %buff_out1_11_V, [150 x i16]* nocapture %buff_out1_12_V, [150 x i16]* nocapture %buff_out1_13_V, [150 x i16]* nocapture %buff_out1_14_V, [150 x i16]* nocapture %buff_out1_15_V, i32 %m_assign, i32 %p_assign, i32 %size_read, i32 %ch_out_read, i32 %pool_read)

]]></Node>
<StgValue><ssdm name="call_ln188"/></StgValue>
</operation>

<operation id="219" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="pp_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="220" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln193"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
