<Results/membwl/dimm1/tcp_tx_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3e6d
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 11594.42 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5162.56 --|
|-- Mem Ch  2: Reads (MB/s):   112.90 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    49.29 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   112.90 --||-- NODE 1 Mem Read (MB/s) : 11594.42 --|
|-- NODE 0 Mem Write(MB/s) :    49.29 --||-- NODE 1 Mem Write(MB/s) :  5162.56 --|
|-- NODE 0 P. Write (T/s):      31211 --||-- NODE 1 P. Write (T/s):     210298 --|
|-- NODE 0 Memory (MB/s):      162.20 --||-- NODE 1 Memory (MB/s):    16756.97 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11707.32                --|
            |--                System Write Throughput(MB/s):       5211.85                --|
            |--               System Memory Throughput(MB/s):      16919.17                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3fa2
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      63 M       120    2800 K   499 K    318 K   144     432  
 1     142 M         0      30 M   244 M    639 K     0    1468 K
-----------------------------------------------------------------------
 *     206 M       120      33 M   245 M    957 K   144    1469 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.36        Core1: 64.61        
Core2: 23.99        Core3: 121.72        
Core4: 21.62        Core5: 68.56        
Core6: 25.09        Core7: 129.03        
Core8: 27.74        Core9: 42.31        
Core10: 24.86        Core11: 121.19        
Core12: 30.35        Core13: 68.90        
Core14: 26.46        Core15: 125.76        
Core16: 10.91        Core17: 32.54        
Core18: 26.82        Core19: 28.07        
Core20: 21.05        Core21: 122.05        
Core22: 26.25        Core23: 61.20        
Core24: 26.21        Core25: 117.68        
Core26: 23.61        Core27: 111.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.78
Socket1: 75.77
DDR read Latency(ns)
Socket0: 22913.61
Socket1: 248.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.95        Core1: 61.99        
Core2: 19.58        Core3: 123.17        
Core4: 24.82        Core5: 70.24        
Core6: 24.09        Core7: 128.96        
Core8: 27.30        Core9: 44.57        
Core10: 31.10        Core11: 124.84        
Core12: 25.33        Core13: 66.64        
Core14: 26.35        Core15: 122.74        
Core16: 26.95        Core17: 33.07        
Core18: 25.72        Core19: 27.94        
Core20: 16.64        Core21: 121.93        
Core22: 31.32        Core23: 64.09        
Core24: 30.87        Core25: 117.44        
Core26: 30.67        Core27: 113.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.52
Socket1: 75.66
DDR read Latency(ns)
Socket0: 25005.15
Socket1: 249.96
irq_total: 280921.207700019
cpu_total: 39.28
cpu_0: 1.46
cpu_1: 100.00
cpu_2: 0.73
cpu_3: 82.83
cpu_4: 0.73
cpu_5: 100.00
cpu_6: 0.60
cpu_7: 61.88
cpu_8: 0.47
cpu_9: 10.05
cpu_10: 0.60
cpu_11: 72.52
cpu_12: 0.93
cpu_13: 100.00
cpu_14: 0.67
cpu_15: 59.68
cpu_16: 1.06
cpu_17: 94.21
cpu_18: 1.26
cpu_19: 99.80
cpu_20: 1.06
cpu_21: 64.80
cpu_22: 0.53
cpu_23: 100.00
cpu_24: 0.53
cpu_25: 67.27
cpu_26: 0.86
cpu_27: 75.45
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 8028308
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 3318057
Total_rx_bytes_phy: 11346365
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 945743
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 439480
Total_tx_packets: 1385223
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 114716
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 47400
Total_rx_packets_phy: 162116
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 114410
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 47397
Total_rx_packets: 161807
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 8505714628
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 3963154878
Total_tx_bytes_phy: 12468869506
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 945750
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 439472
Total_tx_packets_phy: 1385222
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 7551122
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 3128203
Total_rx_bytes: 10679325
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 8501864724
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 3961474924
Total_tx_bytes: 12463339648


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.71        Core1: 66.09        
Core2: 37.46        Core3: 120.13        
Core4: 22.34        Core5: 69.74        
Core6: 19.75        Core7: 131.31        
Core8: 30.28        Core9: 40.29        
Core10: 14.76        Core11: 127.22        
Core12: 24.80        Core13: 68.67        
Core14: 22.83        Core15: 124.30        
Core16: 26.47        Core17: 33.03        
Core18: 20.97        Core19: 32.79        
Core20: 15.29        Core21: 120.41        
Core22: 23.38        Core23: 62.34        
Core24: 20.30        Core25: 118.34        
Core26: 24.40        Core27: 113.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.23
Socket1: 77.81
DDR read Latency(ns)
Socket0: 23787.77
Socket1: 248.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.41        Core1: 63.30        
Core2: 27.55        Core3: 121.44        
Core4: 21.31        Core5: 69.96        
Core6: 15.82        Core7: 134.80        
Core8: 24.47        Core9: 44.70        
Core10: 20.89        Core11: 120.87        
Core12: 21.85        Core13: 72.56        
Core14: 26.64        Core15: 124.28        
Core16: 25.78        Core17: 31.72        
Core18: 26.23        Core19: 28.84        
Core20: 25.27        Core21: 123.19        
Core22: 24.88        Core23: 67.19        
Core24: 10.55        Core25: 118.24        
Core26: 24.76        Core27: 112.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.72
Socket1: 77.32
DDR read Latency(ns)
Socket0: 24266.68
Socket1: 248.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.40        Core1: 71.91        
Core2: 29.10        Core3: 124.51        
Core4: 24.64        Core5: 78.77        
Core6: 16.92        Core7: 133.33        
Core8: 22.17        Core9: 42.25        
Core10: 24.18        Core11: 121.65        
Core12: 25.68        Core13: 59.96        
Core14: 30.56        Core15: 125.93        
Core16: 25.93        Core17: 35.10        
Core18: 27.29        Core19: 33.95        
Core20: 27.05        Core21: 122.86        
Core22: 25.12        Core23: 76.01        
Core24: 10.31        Core25: 119.21        
Core26: 29.67        Core27: 112.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.63
Socket1: 80.61
DDR read Latency(ns)
Socket0: 23829.80
Socket1: 252.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.24        Core1: 69.04        
Core2: 25.86        Core3: 118.32        
Core4: 25.81        Core5: 73.09        
Core6: 28.43        Core7: 131.39        
Core8: 22.37        Core9: 38.52        
Core10: 25.35        Core11: 127.07        
Core12: 22.57        Core13: 54.42        
Core14: 27.54        Core15: 126.73        
Core16: 25.56        Core17: 29.37        
Core18: 27.32        Core19: 28.69        
Core20: 27.18        Core21: 120.98        
Core22: 26.80        Core23: 69.09        
Core24: 17.00        Core25: 115.96        
Core26: 22.46        Core27: 106.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.86
Socket1: 75.59
DDR read Latency(ns)
Socket0: 22407.92
Socket1: 249.07
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 16907
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14423514794; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14423538382; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7211776688; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7211776688; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7211882623; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7211882623; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6009934339; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4054070; Consumed Joules: 247.44; Watts: 41.19; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 696593; Consumed DRAM Joules: 10.66; DRAM Watts: 1.77
S1P0; QPIClocks: 14423701198; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14423710202; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7211961165; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7211961165; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7211868264; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7211868264; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008397720; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7188318; Consumed Joules: 438.74; Watts: 73.04; Thermal headroom below TjMax: 51
S1; Consumed DRAM energy units: 1745713; Consumed DRAM Joules: 26.71; DRAM Watts: 4.45
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4342
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.43   0.01    0.60     228 K    959 K    0.76    0.10    0.00    0.02     4088        3        2     68
   1    1     0.12   0.10   1.20    1.20      37 M     54 M    0.33    0.42    0.03    0.05     3416     5744       26     57
   2    0     0.00   0.49   0.00    0.60      40 K    215 K    0.81    0.17    0.00    0.01      952        3        0     68
   3    1     0.10   0.10   1.01    1.20      35 M     46 M    0.23    0.29    0.03    0.04     2184     4619       11     56
   4    0     0.01   1.45   0.01    0.66      38 K    208 K    0.81    0.32    0.00    0.00      952        3        0     69
   5    1     0.11   0.10   1.20    1.20      37 M     54 M    0.31    0.41    0.03    0.05     4256     5662       22     57
   6    0     0.03   1.45   0.02    1.00      64 K    574 K    0.89    0.57    0.00    0.00     8176       24        2     68
   7    1     0.08   0.10   0.76    1.17      28 M     36 M    0.22    0.23    0.04    0.05     1680     3678       93     56
   8    0     0.01   1.13   0.01    0.84      63 K    407 K    0.85    0.52    0.00    0.00     2240        4        1     67
   9    1     0.07   0.56   0.12    0.61    1403 K   3856 K    0.64    0.18    0.00    0.01      112       62       37     58
  10    0     0.01   1.18   0.01    0.87      52 K    366 K    0.86    0.50    0.00    0.00     4200        9        0     66
  11    1     0.11   0.13   0.88    1.18      30 M     38 M    0.22    0.28    0.03    0.03     1792     3695       59     56
  12    0     0.00   0.68   0.00    0.60      19 K    158 K    0.88    0.35    0.00    0.01      728        1        1     68
  13    1     0.15   0.13   1.20    1.20      35 M     53 M    0.34    0.45    0.02    0.04     4368     4636        4     55
  14    0     0.00   0.64   0.00    0.60      21 K    147 K    0.86    0.31    0.00    0.01      728        0        1     68
  15    1     0.05   0.07   0.72    1.18      26 M     34 M    0.21    0.23    0.05    0.07     1848     3561       75     56
  16    0     0.00   1.09   0.00    0.60      17 K    123 K    0.86    0.29    0.00    0.00      560        1        0     68
  17    1     0.11   0.10   1.12    1.20      27 M     44 M    0.39    0.50    0.02    0.04     3528     5466       12     56
  18    0     0.00   0.57   0.00    0.60      28 K    140 K    0.80    0.25    0.00    0.01      448        1        1     69
  19    1     0.16   0.13   1.19    1.20      24 M     47 M    0.47    0.53    0.02    0.03     3864     5366       16     57
  20    0     0.00   1.02   0.00    0.60      34 K    175 K    0.80    0.24    0.00    0.00     1568        3        1     69
  21    1     0.07   0.09   0.81    1.20      28 M     36 M    0.23    0.25    0.04    0.05     2240     4042       13     57
  22    0     0.01   1.72   0.01    0.82      29 K    159 K    0.81    0.37    0.00    0.00     1064        2        1     69
  23    1     0.15   0.12   1.20    1.20      34 M     51 M    0.33    0.43    0.02    0.03     3920     4712      208     57
  24    0     0.00   0.79   0.00    0.60      27 K    136 K    0.80    0.22    0.00    0.01     1904        4        1     69
  25    1     0.09   0.11   0.84    1.20      27 M     36 M    0.24    0.29    0.03    0.04     2296     3801       11     56
  26    0     0.00   0.39   0.00    0.60    7424       91 K    0.92    0.14    0.00    0.02     1176        2        0     68
  27    1     0.12   0.13   0.95    1.20      28 M     38 M    0.26    0.32    0.02    0.03     2632     3724       12     58
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.10   0.01    0.76     673 K   3865 K    0.83    0.37    0.00    0.00    28784       60       10     60
 SKT    1     0.11   0.11   0.94    1.19     403 M    577 M    0.30    0.38    0.03    0.04    38136    58768      599     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.12   0.47    1.18     404 M    581 M    0.31    0.38    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:  133 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 40.17 %

 C1 core residency: 11.22 %; C3 core residency: 0.16 %; C6 core residency: 48.45 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.12 => corresponds to 3.01 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.43 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5284 M   5252 M   |    5%     5%   
 SKT    1       15 G     15 G   |   15%    15%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   40 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.59     0.25     205.55       8.90         287.75
 SKT   1    57.99    25.98     368.80      22.29         591.96
---------------------------------------------------------------------------------------------------------------
       *    58.58    26.23     574.35      31.19         592.71
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 451b
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
Cleaning up
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 11498.91 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5223.47 --|
|-- Mem Ch  2: Reads (MB/s):   135.76 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    56.43 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   135.76 --||-- NODE 1 Mem Read (MB/s) : 11498.91 --|
|-- NODE 0 Mem Write(MB/s) :    56.43 --||-- NODE 1 Mem Write(MB/s) :  5223.47 --|
|-- NODE 0 P. Write (T/s):      31212 --||-- NODE 1 P. Write (T/s):     206074 --|
|-- NODE 0 Memory (MB/s):      192.19 --||-- NODE 1 Memory (MB/s):    16722.38 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11634.68                --|
            |--                System Write Throughput(MB/s):       5279.89                --|
            |--               System Memory Throughput(MB/s):      16914.57                --|
            |---------------------------------------||---------------------------------------|
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4657
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      62 M        12    3349 K  2647 K    352 K     0      72  
 1     136 M        12      31 M   238 M    696 K     0    1385 K
-----------------------------------------------------------------------
 *     198 M        24      34 M   240 M   1049 K     0    1385 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.90        Core1: 96.36        
Core2: 32.50        Core3: 128.10        
Core4: 29.24        Core5: 85.02        
Core6: 26.40        Core7: 123.21        
Core8: 27.68        Core9: 61.80        
Core10: 26.23        Core11: 127.96        
Core12: 25.04        Core13: 45.19        
Core14: 24.25        Core15: 122.66        
Core16: 10.43        Core17: 26.42        
Core18: 21.29        Core19: 34.37        
Core20: 21.61        Core21: 113.54        
Core22: 20.17        Core23: 57.23        
Core24: 17.20        Core25: 110.99        
Core26: 22.86        Core27: 119.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.89
Socket1: 77.62
DDR read Latency(ns)
Socket0: 21066.80
Socket1: 250.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.03        Core1: 98.16        
Core2: 27.19        Core3: 128.21        
Core4: 26.19        Core5: 85.04        
Core6: 24.52        Core7: 119.32        
Core8: 26.42        Core9: 60.67        
Core10: 26.30        Core11: 130.05        
Core12: 13.01        Core13: 42.74        
Core14: 21.35        Core15: 119.01        
Core16: 23.51        Core17: 30.56        
Core18: 28.40        Core19: 28.21        
Core20: 21.93        Core21: 113.28        
Core22: 22.98        Core23: 50.46        
Core24: 21.24        Core25: 108.37        
Core26: 23.81        Core27: 113.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.33
Socket1: 75.08
DDR read Latency(ns)
Socket0: 20326.40
Socket1: 254.38
irq_total: 326841.06106096
cpu_total: 39.79
cpu_0: 1.73
cpu_1: 100.00
cpu_2: 1.06
cpu_3: 82.13
cpu_4: 1.00
cpu_5: 100.00
cpu_6: 0.93
cpu_7: 65.32
cpu_8: 1.33
cpu_9: 21.93
cpu_10: 0.86
cpu_11: 54.88
cpu_12: 1.06
cpu_13: 99.87
cpu_14: 0.86
cpu_15: 65.51
cpu_16: 1.06
cpu_17: 94.82
cpu_18: 0.47
cpu_19: 98.54
cpu_20: 0.40
cpu_21: 79.60
cpu_22: 0.47
cpu_23: 99.93
cpu_24: 1.06
cpu_25: 76.48
cpu_26: 0.40
cpu_27: 62.26
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 7223004
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 5585965
Total_rx_bytes: 12808969
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 967420
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 439952
Total_tx_packets_phy: 1407372
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 967359
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 439956
Total_tx_packets: 1407315
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 7673779
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 5923928
Total_rx_bytes_phy: 13597707
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 8701265406
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 3967436252
Total_tx_bytes_phy: 12668701658
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 8696850213
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 3965706979
Total_tx_bytes: 12662557192
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 109641
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 84627
Total_rx_packets_phy: 194268
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 109439
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 84635
Total_rx_packets: 194074


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.74        Core1: 97.23        
Core2: 29.07        Core3: 124.97        
Core4: 30.70        Core5: 80.64        
Core6: 23.74        Core7: 119.75        
Core8: 26.47        Core9: 61.13        
Core10: 25.68        Core11: 126.25        
Core12: 23.83        Core13: 39.61        
Core14: 18.63        Core15: 120.54        
Core16: 22.24        Core17: 29.66        
Core18: 18.12        Core19: 32.55        
Core20: 23.68        Core21: 113.30        
Core22: 23.57        Core23: 46.68        
Core24: 23.85        Core25: 112.37        
Core26: 29.66        Core27: 115.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.04
Socket1: 74.92
DDR read Latency(ns)
Socket0: 20320.91
Socket1: 252.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.55        Core1: 95.97        
Core2: 30.06        Core3: 126.92        
Core4: 36.28        Core5: 78.21        
Core6: 30.44        Core7: 115.32        
Core8: 26.75        Core9: 55.53        
Core10: 25.58        Core11: 127.66        
Core12: 26.35        Core13: 37.22        
Core14: 29.13        Core15: 111.89        
Core16: 23.82        Core17: 31.40        
Core18: 11.30        Core19: 30.87        
Core20: 23.12        Core21: 103.50        
Core22: 20.21        Core23: 55.52        
Core24: 21.67        Core25: 97.56        
Core26: 23.86        Core27: 113.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.45
Socket1: 73.52
DDR read Latency(ns)
Socket0: 20118.88
Socket1: 251.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.62        Core1: 97.97        
Core2: 26.62        Core3: 122.16        
Core4: 14.99        Core5: 83.70        
Core6: 18.48        Core7: 119.03        
Core8: 26.35        Core9: 66.06        
Core10: 25.64        Core11: 124.66        
Core12: 25.14        Core13: 34.44        
Core14: 23.81        Core15: 118.29        
Core16: 11.07        Core17: 25.10        
Core18: 20.76        Core19: 29.30        
Core20: 26.83        Core21: 111.72        
Core22: 20.44        Core23: 53.23        
Core24: 22.56        Core25: 118.80        
Core26: 24.59        Core27: 124.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.07
Socket1: 74.14
DDR read Latency(ns)
Socket0: 21486.43
Socket1: 253.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.89        Core1: 95.61        
Core2: 26.22        Core3: 126.21        
Core4: 27.90        Core5: 84.82        
Core6: 24.64        Core7: 122.85        
Core8: 25.25        Core9: 66.20        
Core10: 25.98        Core11: 122.68        
Core12: 25.78        Core13: 45.24        
Core14: 25.22        Core15: 125.05        
Core16: 10.93        Core17: 29.33        
Core18: 20.24        Core19: 25.65        
Core20: 18.24        Core21: 109.07        
Core22: 19.11        Core23: 61.06        
Core24: 20.69        Core25: 114.89        
Core26: 22.22        Core27: 119.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.61
Socket1: 76.71
DDR read Latency(ns)
Socket0: 21560.81
Socket1: 254.50
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 18623
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14416410842; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14416418098; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208212266; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208212266; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208292887; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208292887; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006913255; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4042263; Consumed Joules: 246.72; Watts: 41.08; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 696269; Consumed DRAM Joules: 10.65; DRAM Watts: 1.77
S1P0; QPIClocks: 14416450006; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14416452938; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208317107; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208317107; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208234195; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208234195; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006966667; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7204904; Consumed Joules: 439.75; Watts: 73.22; Thermal headroom below TjMax: 51
S1; Consumed DRAM energy units: 1741150; Consumed DRAM Joules: 26.64; DRAM Watts: 4.44
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 49f5
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.43   0.01    0.60     188 K    905 K    0.79    0.13    0.00    0.02     3920        5        1     69
   1    1     0.13   0.11   1.20    1.20      44 M     60 M    0.27    0.36    0.03    0.05     3808     5642       63     56
   2    0     0.01   1.11   0.01    0.65     113 K    678 K    0.83    0.19    0.00    0.01     1008        2        2     68
   3    1     0.08   0.07   1.05    1.20      42 M     54 M    0.22    0.25    0.06    0.07     3696     5347       15     56
   4    0     0.00   0.85   0.00    0.60      42 K    220 K    0.81    0.33    0.00    0.01     1120        3        1     70
   5    1     0.13   0.11   1.20    1.20      41 M     58 M    0.30    0.38    0.03    0.05     3808     5544       47     56
   6    0     0.00   0.80   0.00    0.60      28 K    167 K    0.83    0.22    0.00    0.01     1288        6        0     69
   7    1     0.10   0.12   0.87    1.19      30 M     39 M    0.24    0.29    0.03    0.04     1120     3938      162     56
   8    0     0.00   0.47   0.00    0.60      10 K    100 K    0.90    0.21    0.00    0.01      392        1        0     68
   9    1     0.10   0.47   0.21    0.65    2459 K   4865 K    0.49    0.38    0.00    0.00       56       68       14     57
  10    0     0.00   0.50   0.00    0.60      18 K    144 K    0.87    0.20    0.00    0.01      672        3        0     67
  11    1     0.10   0.16   0.65    1.12      22 M     29 M    0.23    0.29    0.02    0.03     1904     2915       28     55
  12    0     0.00   0.92   0.00    0.60      17 K    132 K    0.87    0.26    0.00    0.00      840        3        0     69
  13    1     0.15   0.13   1.20    1.20      29 M     50 M    0.41    0.52    0.02    0.03     3584     4899        6     54
  14    0     0.01   1.00   0.01    0.97      21 K    260 K    0.92    0.56    0.00    0.00     2352        6        0     69
  15    1     0.07   0.10   0.72    1.15      26 M     33 M    0.23    0.26    0.04    0.05     1456     3401       71     55
  16    0     0.02   1.17   0.01    0.67     135 K    972 K    0.86    0.18    0.00    0.01     3024        8        2     69
  17    1     0.13   0.11   1.14    1.20      27 M     44 M    0.38    0.52    0.02    0.03     4424     5952       42     55
  18    0     0.02   0.94   0.03    0.83     171 K   1366 K    0.87    0.35    0.00    0.01     7672       15        1     70
  19    1     0.15   0.12   1.19    1.20      27 M     51 M    0.46    0.52    0.02    0.03     4648     5584       22     57
  20    0     0.02   1.34   0.01    0.68     121 K    873 K    0.86    0.19    0.00    0.00     1232        6        2     69
  21    1     0.11   0.12   0.95    1.20      31 M     41 M    0.25    0.31    0.03    0.04     1512     4067       20     56
  22    0     0.02   0.99   0.02    0.79     120 K    911 K    0.87    0.33    0.00    0.01     4480       12        1     70
  23    1     0.15   0.12   1.20    1.20      31 M     51 M    0.38    0.47    0.02    0.03     3304     4821      104     56
  24    0     0.01   0.76   0.01    0.60      83 K    629 K    0.87    0.18    0.00    0.01      840        2        2     70
  25    1     0.11   0.12   0.91    1.20      29 M     40 M    0.25    0.32    0.03    0.04     1904     3715       23     56
  26    0     0.01   1.17   0.00    0.60      37 K    259 K    0.85    0.22    0.00    0.00      392        2        0     69
  27    1     0.10   0.14   0.73    1.18      23 M     30 M    0.25    0.29    0.02    0.03      784     3118       18     58
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.96   0.01    0.70    1109 K   7622 K    0.85    0.26    0.00    0.01    29232       74       12     61
 SKT    1     0.11   0.12   0.94    1.18     409 M    590 M    0.31    0.39    0.03    0.04    36008    59011      635     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.13   0.48    1.17     410 M    598 M    0.31    0.39    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:  133 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 40.78 %

 C1 core residency: 12.52 %; C3 core residency: 0.47 %; C6 core residency: 46.23 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.13 => corresponds to 3.25 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.55 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5338 M   5285 M   |    5%     5%   
 SKT    1       15 G     15 G   |   15%    15%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   41 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.66     0.27     207.09       8.93         263.38
 SKT   1    57.65    26.30     369.20      22.29         589.03
---------------------------------------------------------------------------------------------------------------
       *    58.32    26.57     576.29      31.22         588.29
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4bd1
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 11401.89 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5282.94 --|
|-- Mem Ch  2: Reads (MB/s):   123.24 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    52.07 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   123.24 --||-- NODE 1 Mem Read (MB/s) : 11401.89 --|
|-- NODE 0 Mem Write(MB/s) :    52.07 --||-- NODE 1 Mem Write(MB/s) :  5282.94 --|
|-- NODE 0 P. Write (T/s):      31199 --||-- NODE 1 P. Write (T/s):     200282 --|
|-- NODE 0 Memory (MB/s):      175.31 --||-- NODE 1 Memory (MB/s):    16684.84 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11525.14                --|
            |--                System Write Throughput(MB/s):       5335.01                --|
            |--               System Memory Throughput(MB/s):      16860.14                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
Package thermal spec power: STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4d07
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      60 M       336    5048 K  2231 K    269 K     0      36  
 1     118 M       324      28 M   233 M    655 K     0    1298 K
-----------------------------------------------------------------------
 *     178 M       660      33 M   235 M    924 K     0    1298 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.31        Core1: 81.97        
Core2: 37.61        Core3: 116.89        
Core4: 25.45        Core5: 99.32        
Core6: 28.38        Core7: 129.88        
Core8: 11.12        Core9: 65.38        
Core10: 18.02        Core11: 127.71        
Core12: 26.69        Core13: 37.83        
Core14: 21.49        Core15: 122.83        
Core16: 26.59        Core17: 33.85        
Core18: 27.79        Core19: 32.41        
Core20: 30.43        Core21: 120.33        
Core22: 20.11        Core23: 36.86        
Core24: 28.54        Core25: 121.28        
Core26: 23.27        Core27: 112.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.21
Socket1: 75.58
DDR read Latency(ns)
Socket0: 22997.95
Socket1: 250.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.07        Core1: 89.99        
Core2: 27.86        Core3: 122.60        
Core4: 22.97        Core5: 103.56        
Core6: 24.22        Core7: 132.98        
Core8: 23.07        Core9: 58.58        
Core10: 23.95        Core11: 131.65        
Core12: 26.40        Core13: 42.78        
Core14: 26.04        Core15: 127.29        
Core16: 11.27        Core17: 40.83        
Core18: 21.42        Core19: 41.18        
Core20: 25.31        Core21: 124.41        
Core22: 23.86        Core23: 34.28        
Core24: 27.58        Core25: 123.66        
Core26: 22.44        Core27: 116.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.68
Socket1: 80.79
DDR read Latency(ns)
Socket0: 21872.89
Socket1: 256.11
irq_total: 274782.93716022
cpu_total: 40.46
cpu_0: 1.20
cpu_1: 100.00
cpu_2: 0.80
cpu_3: 87.43
cpu_4: 1.40
cpu_5: 100.00
cpu_6: 1.53
cpu_7: 68.95
cpu_8: 1.13
cpu_9: 14.63
cpu_10: 1.66
cpu_11: 68.42
cpu_12: 2.13
cpu_13: 98.40
cpu_14: 0.73
cpu_15: 66.56
cpu_16: 0.80
cpu_17: 95.61
cpu_18: 0.47
cpu_19: 98.27
cpu_20: 0.73
cpu_21: 69.41
cpu_22: 0.47
cpu_23: 100.00
cpu_24: 0.47
cpu_25: 69.41
cpu_26: 0.40
cpu_27: 81.91
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 8179249574
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 3851097673
Total_tx_bytes: 12030347247
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 121903
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 56396
Total_rx_packets: 178299
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 909963
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 427238
Total_tx_packets_phy: 1337201
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 910004
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 427235
Total_tx_packets: 1337239
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 8182523052
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 3852829485
Total_tx_bytes_phy: 12035352537
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 8535966
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 3947653
Total_rx_bytes_phy: 12483619
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 121947
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 56395
Total_rx_packets_phy: 178342
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 8045657
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 3722160
Total_rx_bytes: 11767817


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.58        Core1: 96.30        
Core2: 28.90        Core3: 123.60        
Core4: 27.19        Core5: 103.10        
Core6: 22.80        Core7: 135.69        
Core8: 23.25        Core9: 72.93        
Core10: 14.85        Core11: 131.04        
Core12: 26.75        Core13: 39.49        
Core14: 25.58        Core15: 130.63        
Core16: 24.01        Core17: 44.85        
Core18: 11.28        Core19: 45.08        
Core20: 24.17        Core21: 127.76        
Core22: 18.64        Core23: 34.47        
Core24: 21.69        Core25: 124.83        
Core26: 23.82        Core27: 117.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.52
Socket1: 82.86
DDR read Latency(ns)
Socket0: 22254.44
Socket1: 256.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.82        Core1: 83.85        
Core2: 25.28        Core3: 123.67        
Core4: 27.63        Core5: 100.25        
Core6: 16.87        Core7: 128.10        
Core8: 22.01        Core9: 64.21        
Core10: 25.49        Core11: 128.89        
Core12: 26.18        Core13: 38.64        
Core14: 11.02        Core15: 127.83        
Core16: 23.09        Core17: 31.23        
Core18: 25.03        Core19: 38.66        
Core20: 21.10        Core21: 123.73        
Core22: 24.58        Core23: 39.45        
Core24: 25.61        Core25: 125.89        
Core26: 22.11        Core27: 115.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.88
Socket1: 77.56
DDR read Latency(ns)
Socket0: 23477.46
Socket1: 255.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.23        Core1: 85.19        
Core2: 32.19        Core3: 121.61        
Core4: 26.49        Core5: 99.05        
Core6: 15.04        Core7: 124.95        
Core8: 21.89        Core9: 56.25        
Core10: 23.91        Core11: 125.94        
Core12: 26.01        Core13: 35.86        
Core14: 10.87        Core15: 126.90        
Core16: 22.89        Core17: 33.88        
Core18: 23.64        Core19: 37.95        
Core20: 23.29        Core21: 125.06        
Core22: 21.03        Core23: 39.52        
Core24: 24.76        Core25: 120.12        
Core26: 25.67        Core27: 111.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.14
Socket1: 76.80
DDR read Latency(ns)
Socket0: 23322.70
Socket1: 254.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.23        Core1: 87.08        
Core2: 38.30        Core3: 122.34        
Core4: 27.17        Core5: 102.78        
Core6: 28.19        Core7: 125.03        
Core8: 28.68        Core9: 54.57        
Core10: 29.25        Core11: 131.84        
Core12: 28.96        Core13: 38.83        
Core14: 31.49        Core15: 122.85        
Core16: 31.79        Core17: 31.61        
Core18: 31.14        Core19: 41.48        
Core20: 31.50        Core21: 121.62        
Core22: 31.25        Core23: 38.28        
Core24: 30.63        Core25: 121.89        
Core26: 30.41        Core27: 117.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.55
Socket1: 77.97
DDR read Latency(ns)
Socket0: 24165.17
Socket1: 253.74
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 20340
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14418890886; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14418912374; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7209466418; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7209466418; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7209571725; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7209571725; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008001555; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4022887; Consumed Joules: 245.54; Watts: 40.89; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 698898; Consumed DRAM Joules: 10.69; DRAM Watts: 1.78
S1P0; QPIClocks: 14419067350; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14419076894; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7209652312; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7209652312; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7209560386; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7209560386; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007299601; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7231008; Consumed Joules: 441.35; Watts: 73.50; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1749306; Consumed DRAM Joules: 26.76; DRAM Watts: 4.46
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 50aa
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.83   0.01    0.61     189 K    857 K    0.78    0.18    0.00    0.01     4536        6        3     69
   1    1     0.11   0.09   1.20    1.20      39 M     56 M    0.30    0.37    0.03    0.05     3248     5182       43     56
   2    0     0.00   0.50   0.01    0.60     125 K    566 K    0.78    0.15    0.00    0.02      616        1        1     69
   3    1     0.11   0.11   1.07    1.20      36 M     47 M    0.23    0.30    0.03    0.04     2072     4540       41     55
   4    0     0.01   0.98   0.01    0.94      44 K    350 K    0.87    0.50    0.00    0.00     2072        5        1     70
   5    1     0.12   0.10   1.20    1.20      42 M     57 M    0.26    0.34    0.03    0.05     3024     5512       14     56
   6    0     0.00   0.73   0.00    0.60      33 K    173 K    0.81    0.24    0.00    0.01     1736        6        1     69
   7    1     0.10   0.11   0.86    1.19      28 M     36 M    0.23    0.26    0.03    0.04     1848     3240       88     55
   8    0     0.01   1.87   0.01    0.77      26 K    172 K    0.85    0.37    0.00    0.00     1288        1        1     68
   9    1     0.08   0.50   0.15    0.63    2212 K   4715 K    0.53    0.25    0.00    0.01      168       91       42     57
  10    0     0.00   0.47   0.00    0.60      19 K    158 K    0.88    0.23    0.00    0.01     1064        2        0     67
  11    1     0.08   0.10   0.79    1.17      26 M     34 M    0.22    0.27    0.03    0.04     1848     3289       25     55
  12    0     0.00   0.55   0.00    0.60      25 K    169 K    0.85    0.28    0.00    0.01     2184        5        1     69
  13    1     0.12   0.10   1.18    1.20      28 M     46 M    0.38    0.49    0.02    0.04     3808     4761        7     54
  14    0     0.00   0.57   0.01    0.60      27 K    156 K    0.82    0.26    0.00    0.00     2520        2        1     69
  15    1     0.07   0.09   0.82    1.19      28 M     36 M    0.23    0.26    0.04    0.05     1680     3266      113     55
  16    0     0.02   1.17   0.02    1.02      43 K    479 K    0.91    0.58    0.00    0.00     7056       13        0     70
  17    1     0.13   0.11   1.16    1.20      27 M     45 M    0.40    0.51    0.02    0.04     3696     5154       17     55
  18    0     0.03   1.60   0.02    1.04      48 K    422 K    0.89    0.54    0.00    0.00     5152        8        2     70
  19    1     0.13   0.11   1.18    1.20      28 M     47 M    0.41    0.50    0.02    0.04     3864     5157       17     56
  20    0     0.00   0.89   0.00    0.61      29 K    211 K    0.86    0.31    0.00    0.00      392        2        0     70
  21    1     0.08   0.09   0.85    1.20      27 M     36 M    0.24    0.28    0.04    0.05     2744     3494       20     56
  22    0     0.00   0.57   0.00    0.60      21 K    181 K    0.88    0.30    0.00    0.01      616        1        0     70
  23    1     0.13   0.11   1.20    1.20      31 M     49 M    0.37    0.46    0.02    0.04     3864     4950       14     56
  24    0     0.00   0.65   0.00    0.60      28 K    173 K    0.84    0.29    0.00    0.01      560        1        0     71
  25    1     0.08   0.09   0.87    1.20      28 M     37 M    0.24    0.27    0.03    0.05     1736     3333       13     55
  26    0     0.01   1.44   0.00    0.67      18 K    143 K    0.87    0.26    0.00    0.00      952        2        0     70
  27    1     0.14   0.14   0.98    1.20      29 M     39 M    0.26    0.30    0.02    0.03     2632     3594       18     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.06   0.01    0.75     680 K   4217 K    0.84    0.37    0.00    0.00    30744       55       11     61
 SKT    1     0.11   0.11   0.97    1.18     404 M    576 M    0.30    0.38    0.03    0.04    36232    55563      472     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.12   0.49    1.18     405 M    580 M    0.30    0.38    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:  136 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 41.26 %

 C1 core residency: 11.44 %; C3 core residency: 0.15 %; C6 core residency: 47.15 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.12 => corresponds to 2.93 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.43 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5225 M   5190 M   |    5%     5%   
 SKT    1       14 G     14 G   |   15%    15%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   40 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.59     0.25     205.30       8.92         289.03
 SKT   1    57.18    26.47     370.49      22.28         605.84
---------------------------------------------------------------------------------------------------------------
       *    57.77    26.72     575.79      31.20         605.55
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5294
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 11522.98 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5216.17 --|
|-- Mem Ch  2: Reads (MB/s):   143.56 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    62.24 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   143.56 --||-- NODE 1 Mem Read (MB/s) : 11522.98 --|
|-- NODE 0 Mem Write(MB/s) :    62.24 --||-- NODE 1 Mem Write(MB/s) :  5216.17 --|
|-- NODE 0 P. Write (T/s):      31214 --||-- NODE 1 P. Write (T/s):     207704 --|
|-- NODE 0 Memory (MB/s):      205.80 --||-- NODE 1 Memory (MB/s):    16739.15 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11666.54                --|
            |--                System Write Throughput(MB/s):       5278.41                --|
            |--               System Memory Throughput(MB/s):      16944.96                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 53c8
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      64 M        84    2018 K   729 K    552 K    12      36  
 1     145 M         0      31 M   262 M    724 K    36    1443 K
-----------------------------------------------------------------------
 *     209 M        84      33 M   263 M   1277 K    48    1443 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.97        Core1: 92.22        
Core2: 34.49        Core3: 125.79        
Core4: 22.01        Core5: 78.16        
Core6: 17.09        Core7: 129.28        
Core8: 32.03        Core9: 52.06        
Core10: 31.99        Core11: 121.48        
Core12: 31.36        Core13: 38.40        
Core14: 30.53        Core15: 121.40        
Core16: 29.69        Core17: 24.85        
Core18: 31.66        Core19: 31.28        
Core20: 26.00        Core21: 113.23        
Core22: 25.76        Core23: 64.19        
Core24: 23.93        Core25: 118.06        
Core26: 32.55        Core27: 118.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.67
Socket1: 75.12
DDR read Latency(ns)
Socket0: 19781.69
Socket1: 248.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.80        Core1: 98.76        
Core2: 32.90        Core3: 120.44        
Core4: 30.55        Core5: 78.39        
Core6: 10.93        Core7: 128.41        
Core8: 22.87        Core9: 58.80        
Core10: 19.66        Core11: 121.16        
Core12: 23.80        Core13: 39.59        
Core14: 24.76        Core15: 126.65        
Core16: 33.97        Core17: 23.16        
Core18: 31.49        Core19: 38.00        
Core20: 28.01        Core21: 110.46        
Core22: 27.87        Core23: 41.77        
Core24: 20.57        Core25: 115.20        
Core26: 29.54        Core27: 112.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.28
Socket1: 73.18
DDR read Latency(ns)
Socket0: 19855.98
Socket1: 250.54
irq_total: 303315.341288236
cpu_total: 38.93
cpu_0: 1.53
cpu_1: 100.00
cpu_2: 1.13
cpu_3: 73.14
cpu_4: 0.73
cpu_5: 100.00
cpu_6: 1.33
cpu_7: 60.90
cpu_8: 0.60
cpu_9: 20.61
cpu_10: 0.73
cpu_11: 69.95
cpu_12: 0.40
cpu_13: 99.93
cpu_14: 0.60
cpu_15: 57.98
cpu_16: 0.66
cpu_17: 94.02
cpu_18: 0.53
cpu_19: 99.80
cpu_20: 0.47
cpu_21: 77.33
cpu_22: 1.00
cpu_23: 99.87
cpu_24: 0.53
cpu_25: 62.97
cpu_26: 0.60
cpu_27: 62.83
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 968584
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 442502
Total_tx_packets_phy: 1411086
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 8555719
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 4273850
Total_rx_bytes: 12829569
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 968408
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 442512
Total_tx_packets: 1410920
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 129632
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 64755
Total_rx_packets: 194387
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 129674
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 64763
Total_rx_packets_phy: 194437
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 9077069
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 4533443
Total_rx_bytes_phy: 13610512
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 8712095824
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 3990477290
Total_tx_bytes_phy: 12702573114
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 8706643229
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 3988802716
Total_tx_bytes: 12695445945


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.25        Core1: 97.40        
Core2: 32.10        Core3: 125.45        
Core4: 25.43        Core5: 70.15        
Core6: 24.27        Core7: 132.12        
Core8: 25.82        Core9: 53.23        
Core10: 10.34        Core11: 113.98        
Core12: 23.19        Core13: 45.78        
Core14: 17.10        Core15: 126.38        
Core16: 20.41        Core17: 23.26        
Core18: 23.53        Core19: 33.26        
Core20: 26.70        Core21: 108.99        
Core22: 26.93        Core23: 50.98        
Core24: 26.73        Core25: 116.99        
Core26: 28.06        Core27: 114.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.64
Socket1: 73.46
DDR read Latency(ns)
Socket0: 18425.18
Socket1: 252.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.26        Core1: 98.82        
Core2: 28.68        Core3: 126.19        
Core4: 24.88        Core5: 76.67        
Core6: 24.43        Core7: 125.83        
Core8: 9.98        Core9: 59.68        
Core10: 22.61        Core11: 119.12        
Core12: 18.91        Core13: 41.86        
Core14: 21.43        Core15: 117.11        
Core16: 25.07        Core17: 24.18        
Core18: 25.62        Core19: 34.48        
Core20: 28.17        Core21: 110.73        
Core22: 27.41        Core23: 55.70        
Core24: 27.28        Core25: 118.99        
Core26: 23.55        Core27: 112.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.57
Socket1: 74.86
DDR read Latency(ns)
Socket0: 19465.89
Socket1: 252.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.26        Core1: 100.42        
Core2: 33.64        Core3: 120.53        
Core4: 21.11        Core5: 77.09        
Core6: 23.31        Core7: 129.98        
Core8: 10.09        Core9: 58.47        
Core10: 23.54        Core11: 122.11        
Core12: 27.05        Core13: 37.61        
Core14: 23.61        Core15: 123.54        
Core16: 14.99        Core17: 20.14        
Core18: 22.76        Core19: 35.13        
Core20: 28.51        Core21: 112.31        
Core22: 26.95        Core23: 53.22        
Core24: 22.28        Core25: 115.95        
Core26: 19.42        Core27: 118.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.17
Socket1: 73.48
DDR read Latency(ns)
Socket0: 19929.17
Socket1: 251.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.20        Core1: 98.56        
Core2: 35.86        Core3: 121.57        
Core4: 26.65        Core5: 70.93        
Core6: 16.23        Core7: 130.09        
Core8: 19.87        Core9: 54.85        
Core10: 10.31        Core11: 117.05        
Core12: 26.25        Core13: 40.31        
Core14: 25.59        Core15: 124.71        
Core16: 25.67        Core17: 20.28        
Core18: 25.46        Core19: 35.51        
Core20: 28.26        Core21: 109.36        
Core22: 27.61        Core23: 54.21        
Core24: 27.22        Core25: 111.95        
Core26: 23.62        Core27: 113.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.68
Socket1: 72.60
DDR read Latency(ns)
Socket0: 19711.68
Socket1: 252.43
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 22066
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14417164174; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14417173706; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208590742; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208590742; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208675102; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208675102; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007251634; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4024441; Consumed Joules: 245.63; Watts: 40.89; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 707467; Consumed DRAM Joules: 10.82; DRAM Watts: 1.80
S1P0; QPIClocks: 14417261618; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14417268234; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208744053; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208744053; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208659314; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208659314; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6010082782; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7188005; Consumed Joules: 438.72; Watts: 73.03; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1737205; Consumed DRAM Joules: 26.58; DRAM Watts: 4.42
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5767
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   1.04   0.02    0.69     236 K    993 K    0.76    0.16    0.00    0.01     2520        3        2     70
   1    1     0.16   0.13   1.20    1.20      44 M     63 M    0.29    0.35    0.03    0.04     3192     5117      108     56
   2    0     0.02   1.08   0.02    0.99      96 K    654 K    0.85    0.52    0.00    0.00     7560       14        0     69
   3    1     0.09   0.09   0.96    1.20      36 M     48 M    0.24    0.27    0.04    0.05     1848     4410       28     56
   4    0     0.02   1.24   0.02    0.97      60 K    482 K    0.87    0.59    0.00    0.00     6552       12        1     70
   5    1     0.14   0.11   1.20    1.20      39 M     57 M    0.32    0.43    0.03    0.04     4200     5633        4     56
   6    0     0.00   1.01   0.00    0.60      54 K    226 K    0.76    0.31    0.00    0.00      896       17        1     69
   7    1     0.08   0.10   0.77    1.19      29 M     38 M    0.23    0.25    0.04    0.05     1904     3368      130     55
   8    0     0.01   1.65   0.01    0.67      32 K    188 K    0.83    0.37    0.00    0.00      952        1        2     69
   9    1     0.11   0.57   0.18    0.64    2035 K   4757 K    0.57    0.33    0.00    0.00      112       66       33     56
  10    0     0.00   0.67   0.00    0.60      38 K    216 K    0.82    0.28    0.00    0.01      672        6        1     67
  11    1     0.09   0.13   0.67    1.09      25 M     33 M    0.24    0.28    0.03    0.04     1456     2965       30     55
  12    0     0.00   1.24   0.00    0.62      39 K    204 K    0.81    0.27    0.00    0.00      616        1        1     70
  13    1     0.16   0.13   1.20    1.20      30 M     52 M    0.41    0.51    0.02    0.03     3696     4402        6     54
  14    0     0.00   0.59   0.00    0.60      20 K    134 K    0.85    0.30    0.00    0.01      840        1        0     69
  15    1     0.07   0.10   0.70    1.14      27 M     36 M    0.23    0.25    0.04    0.05     1904     3180       58     55
  16    0     0.00   0.52   0.00    0.60      14 K    116 K    0.88    0.25    0.00    0.01      616        1        0     70
  17    1     0.14   0.12   1.12    1.20      25 M     47 M    0.47    0.56    0.02    0.03     5320     5728       11     55
  18    0     0.00   0.68   0.00    0.60      16 K    131 K    0.87    0.20    0.00    0.01      896        1        0     70
  19    1     0.16   0.13   1.20    1.20      31 M     54 M    0.43    0.49    0.02    0.03     4088     4675       41     56
  20    0     0.00   0.51   0.00    0.61      48 K    139 K    0.65    0.22    0.00    0.01     3752        5        2     70
  21    1     0.13   0.13   0.99    1.20      32 M     44 M    0.26    0.33    0.03    0.04     2128     3548       16     56
  22    0     0.02   2.01   0.01    0.85      30 K    209 K    0.85    0.40    0.00    0.00     1960        5        2     70
  23    1     0.15   0.12   1.20    1.20      33 M     52 M    0.37    0.47    0.02    0.04     4256     4733       25     56
  24    0     0.00   0.70   0.00    0.60      22 K    129 K    0.82    0.31    0.00    0.01      840        2        1     71
  25    1     0.09   0.16   0.59    1.08      19 M     26 M    0.26    0.29    0.02    0.03      616     2404       59     57
  26    0     0.00   0.52   0.00    0.60      21 K    155 K    0.86    0.21    0.00    0.01     1624        2        0     70
  27    1     0.07   0.09   0.82    1.20      30 M     40 M    0.25    0.28    0.04    0.06     1904     3768       15     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.14   0.01    0.77     732 K   3982 K    0.82    0.38    0.00    0.00    30296       71       13     61
 SKT    1     0.12   0.13   0.91    1.17     408 M    600 M    0.32    0.40    0.03    0.04    36624    53997      564     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.13   0.46    1.16     409 M    604 M    0.32    0.40    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:  130 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 39.55 %

 C1 core residency: 13.05 %; C3 core residency: 0.25 %; C6 core residency: 47.15 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.13 => corresponds to 3.36 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.55 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5382 M   5345 M   |    5%     5%   
 SKT    1       15 G     15 G   |   16%    15%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   41 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.71     0.32     207.28       9.07         296.80
 SKT   1    57.98    26.40     367.65      22.36         582.24
---------------------------------------------------------------------------------------------------------------
       *    58.69    26.72     574.93      31.43         582.35
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5940
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 11519.02 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5180.15 --|
|-- Mem Ch  2: Reads (MB/s):   130.74 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    55.09 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   130.74 --||-- NODE 1 Mem Read (MB/s) : 11519.02 --|
|-- NODE 0 Mem Write(MB/s) :    55.09 --||-- NODE 1 Mem Write(MB/s) :  5180.15 --|
|-- NODE 0 P. Write (T/s):      31205 --||-- NODE 1 P. Write (T/s):     206684 --|
|-- NODE 0 Memory (MB/s):      185.83 --||-- NODE 1 Memory (MB/s):    16699.17 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11649.77                --|
            |--                System Write Throughput(MB/s):       5235.24                --|
            |--               System Memory Throughput(MB/s):      16885.01                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5a79
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      64 M       108    2026 K  2101 K    385 K   156     528  
 1     139 M        24      29 M   239 M    741 K     0    1428 K
-----------------------------------------------------------------------
 *     203 M       132      31 M   241 M   1127 K   156    1429 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers

 This utility measures Latency information

Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.97        Core1: 47.25        
Core2: 21.75        Core3: 124.48        
Core4: 27.60        Core5: 67.03        
Core6: 28.99        Core7: 129.25        
Core8: 28.12        Core9: 46.41        
Core10: 25.26        Core11: 116.80        
Core12: 26.11        Core13: 59.34        
Core14: 25.82        Core15: 127.32        
Core16: 10.88        Core17: 18.44        
Core18: 22.33        Core19: 50.23        
Core20: 26.12        Core21: 122.32        
Core22: 21.10        Core23: 63.73        
Core24: 24.65        Core25: 110.73        
Core26: 30.13        Core27: 120.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.05
Socket1: 72.85
DDR read Latency(ns)
Socket0: 20767.93
Socket1: 250.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.08        Core1: 46.69        
Core2: 33.54        Core3: 123.00        
Core4: 26.67        Core5: 67.55        
Core6: 26.87        Core7: 126.39        
Core8: 24.54        Core9: 48.75        
Core10: 26.06        Core11: 115.61        
Core12: 22.62        Core13: 54.48        
Core14: 25.14        Core15: 126.50        
Core16: 26.07        Core17: 19.40        
Core18: 29.64        Core19: 47.04        
Core20: 29.22        Core21: 117.81        
Core22: 32.55        Core23: 67.60        
Core24: 29.39        Core25: 115.69        
Core26: 28.27        Core27: 114.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.25
Socket1: 72.32
DDR read Latency(ns)
Socket0: 21767.02
Socket1: 250.95
irq_total: 306061.082129494
cpu_total: 38.82
cpu_0: 2.13
cpu_1: 100.00
cpu_2: 0.53
cpu_3: 78.46
cpu_4: 0.47
cpu_5: 100.00
cpu_6: 0.66
cpu_7: 55.65
cpu_8: 1.20
cpu_9: 17.89
cpu_10: 0.60
cpu_11: 76.46
cpu_12: 0.47
cpu_13: 100.00
cpu_14: 0.60
cpu_15: 60.44
cpu_16: 0.73
cpu_17: 94.41
cpu_18: 0.86
cpu_19: 100.00
cpu_20: 0.86
cpu_21: 62.50
cpu_22: 0.47
cpu_23: 100.00
cpu_24: 0.60
cpu_25: 70.48
cpu_26: 0.80
cpu_27: 59.91
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 8125587
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 4416212
Total_rx_bytes_phy: 12541799
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 966756
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 445884
Total_tx_packets: 1412640
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 8692855043
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 4020928227
Total_tx_bytes_phy: 12713783270
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 7650943
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 4163827
Total_rx_bytes: 11814770
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 8689246027
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 4019201640
Total_tx_bytes: 12708447667
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 115923
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 63088
Total_rx_packets: 179011
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 116094
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 63088
Total_rx_packets_phy: 179182
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 966727
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 445878
Total_tx_packets_phy: 1412605


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.88        Core1: 48.51        
Core2: 24.28        Core3: 124.95        
Core4: 28.14        Core5: 62.45        
Core6: 25.52        Core7: 126.26        
Core8: 24.55        Core9: 48.02        
Core10: 29.13        Core11: 108.56        
Core12: 31.37        Core13: 58.76        
Core14: 23.67        Core15: 129.69        
Core16: 26.98        Core17: 19.33        
Core18: 27.21        Core19: 44.05        
Core20: 21.15        Core21: 116.65        
Core22: 22.70        Core23: 72.31        
Core24: 23.41        Core25: 108.83        
Core26: 15.07        Core27: 125.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.05
Socket1: 72.34
DDR read Latency(ns)
Socket0: 21034.37
Socket1: 250.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.92        Core1: 49.89        
Core2: 25.40        Core3: 124.13        
Core4: 25.70        Core5: 70.38        
Core6: 20.84        Core7: 128.09        
Core8: 25.17        Core9: 49.65        
Core10: 24.23        Core11: 117.47        
Core12: 30.24        Core13: 53.48        
Core14: 22.96        Core15: 126.72        
Core16: 22.97        Core17: 21.84        
Core18: 23.11        Core19: 41.30        
Core20: 11.26        Core21: 116.58        
Core22: 21.66        Core23: 68.89        
Core24: 25.47        Core25: 115.95        
Core26: 26.61        Core27: 117.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.51
Socket1: 73.30
DDR read Latency(ns)
Socket0: 21315.79
Socket1: 252.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.38        Core1: 48.73        
Core2: 29.80        Core3: 121.01        
Core4: 25.49        Core5: 63.63        
Core6: 26.26        Core7: 128.03        
Core8: 26.06        Core9: 51.24        
Core10: 18.77        Core11: 116.94        
Core12: 21.21        Core13: 59.02        
Core14: 22.74        Core15: 128.66        
Core16: 20.86        Core17: 19.69        
Core18: 23.92        Core19: 44.31        
Core20: 24.62        Core21: 121.77        
Core22: 24.83        Core23: 62.82        
Core24: 10.39        Core25: 112.98        
Core26: 22.78        Core27: 115.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.26
Socket1: 72.03
DDR read Latency(ns)
Socket0: 21504.83
Socket1: 251.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.34        Core1: 48.22        
Core2: 11.55        Core3: 119.77        
Core4: 26.78        Core5: 66.97        
Core6: 23.45        Core7: 126.97        
Core8: 27.47        Core9: 50.44        
Core10: 25.38        Core11: 110.41        
Core12: 25.61        Core13: 58.89        
Core14: 23.06        Core15: 122.03        
Core16: 28.30        Core17: 20.62        
Core18: 27.92        Core19: 37.31        
Core20: 24.55        Core21: 115.13        
Core22: 25.65        Core23: 64.70        
Core24: 21.10        Core25: 105.67        
Core26: 23.48        Core27: 114.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.31
Socket1: 70.58
DDR read Latency(ns)
Socket0: 19860.48
Socket1: 252.52
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 
2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 23777
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6011 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14426251966; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14426265418; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7213140537; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7213140537; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7213253373; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7213253373; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6011084497; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4038171; Consumed Joules: 246.47; Watts: 41.00; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 703506; Consumed DRAM Joules: 10.76; DRAM Watts: 1.79
S1P0; QPIClocks: 14426470542; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14426480466; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7213352288; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7213352288; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7213264122; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7213264122; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6011195241; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7167604; Consumed Joules: 437.48; Watts: 72.78; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1739156; Consumed DRAM Joules: 26.61; DRAM Watts: 4.43
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5e16
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.43   0.01    0.60     217 K    942 K    0.77    0.10    0.00    0.02     2296        4        1     70
   1    1     0.13   0.11   1.20    1.20      32 M     53 M    0.39    0.47    0.03    0.04     3360     5769       21     55
   2    0     0.00   0.55   0.00    0.60      74 K    409 K    0.82    0.16    0.00    0.02     1288        3        1     69
   3    1     0.09   0.10   0.97    1.20      36 M     46 M    0.23    0.26    0.04    0.05     2576     4584       56     56
   4    0     0.01   0.83   0.01    0.62     125 K    850 K    0.85    0.11    0.00    0.01      896        4        1     70
   5    1     0.13   0.11   1.20    1.20      38 M     56 M    0.33    0.41    0.03    0.04     3920     5426       14     56
   6    0     0.02   1.53   0.01    0.75     100 K    656 K    0.85    0.19    0.00    0.00      896        6        2     69
   7    1     0.06   0.09   0.64    1.12      25 M     32 M    0.21    0.23    0.04    0.05      560     3098       80     56
   8    0     0.00   0.91   0.00    0.60      62 K    314 K    0.80    0.18    0.00    0.01     1512        5        0     69
   9    1     0.11   0.56   0.19    0.66    1845 K   4308 K    0.57    0.29    0.00    0.00       56      153       28     57
  10    0     0.00   0.55   0.00    0.60      48 K    303 K    0.84    0.20    0.00    0.01      448        3        0     68
  11    1     0.12   0.13   0.93    1.19      31 M     42 M    0.25    0.29    0.03    0.04     2856     3727       27     54
  12    0     0.00   0.65   0.00    0.60      40 K    223 K    0.82    0.29    0.00    0.01      672        2        0     70
  13    1     0.17   0.14   1.20    1.20      32 M     48 M    0.33    0.46    0.02    0.03     2912     4190       11     54
  14    0     0.02   1.78   0.01    0.76     102 K    316 K    0.68    0.37    0.00    0.00     5600       10        6     70
  15    1     0.06   0.09   0.74    1.16      26 M     34 M    0.22    0.25    0.04    0.05     1232     3116       68     55
  16    0     0.00   0.68   0.00    0.60      29 K    197 K    0.85    0.35    0.00    0.01     1512        4        0     70
  17    1     0.14   0.12   1.14    1.20      28 M     49 M    0.43    0.55    0.02    0.04     5096     5860       16     55
  18    0     0.02   1.08   0.02    1.01      50 K    496 K    0.90    0.57    0.00    0.00     5320       11        0     70
  19    1     0.16   0.14   1.20    1.20      29 M     48 M    0.39    0.49    0.02    0.03     4536     4719       30     56
  20    0     0.02   1.14   0.02    1.06      40 K    454 K    0.91    0.60    0.00    0.00     7840       13        0     70
  21    1     0.06   0.08   0.78    1.20      27 M     35 M    0.23    0.25    0.05    0.06     1792     3474       11     56
  22    0     0.00   0.66   0.00    0.60      13 K    132 K    0.90    0.32    0.00    0.01      560        1        0     71
  23    1     0.16   0.13   1.20    1.20      35 M     53 M    0.33    0.41    0.02    0.03     3304     4088       59     56
  24    0     0.00   0.52   0.00    0.60    9927       94 K    0.89    0.26    0.00    0.01      728        1        1     71
  25    1     0.10   0.12   0.89    1.20      28 M     38 M    0.25    0.31    0.03    0.04     2184     3460       19     56
  26    0     0.00   0.54   0.00    0.60      10 K     96 K    0.90    0.27    0.00    0.01      224        0        0     70
  27    1     0.06   0.09   0.72    1.17      25 M     33 M    0.23    0.26    0.04    0.05     1960     3683       14     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.01   0.01    0.74     926 K   5488 K    0.83    0.31    0.00    0.01    29792       67       10     61
 SKT    1     0.11   0.12   0.93    1.18     401 M    578 M    0.31    0.39    0.03    0.04    36344    55347      454     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.13   0.47    1.17     402 M    584 M    0.31    0.39    0.02    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:  131 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 39.92 %

 C1 core residency: 12.24 %; C3 core residency: 0.31 %; C6 core residency: 47.52 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.13 => corresponds to 3.16 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.48 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5303 M   5265 M   |    5%     5%   
 SKT    1       15 G     15 G   |   15%    15%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   41 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.64     0.27     205.77       8.95         309.72
 SKT   1    57.74    26.04     367.54      22.23         589.43
---------------------------------------------------------------------------------------------------------------
       *    58.38    26.30     573.30      31.18         588.98
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5ff1
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 11491.79 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5204.05 --|
|-- Mem Ch  2: Reads (MB/s):   115.99 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    48.79 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   115.99 --||-- NODE 1 Mem Read (MB/s) : 11491.79 --|
|-- NODE 0 Mem Write(MB/s) :    48.79 --||-- NODE 1 Mem Write(MB/s) :  5204.05 --|
|-- NODE 0 P. Write (T/s):      31205 --||-- NODE 1 P. Write (T/s):     204675 --|
|-- NODE 0 Memory (MB/s):      164.78 --||-- NODE 1 Memory (MB/s):    16695.84 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11607.79                --|
            |--                System Write Throughput(MB/s):       5252.84                --|
            |--               System Memory Throughput(MB/s):      16860.62                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6126
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      63 M        60    5658 K  6325 K    374 K    36     540  
 1     125 M        24      29 M   236 M    741 K     0    1413 K
-----------------------------------------------------------------------
 *     188 M        84      35 M   242 M   1115 K    36    1413 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.85        Core1: 66.95        
Core2: 26.50        Core3: 113.36        
Core4: 26.05        Core5: 80.15        
Core6: 10.33        Core7: 132.99        
Core8: 20.70        Core9: 47.78        
Core10: 21.49        Core11: 121.00        
Core12: 14.14        Core13: 59.08        
Core14: 20.79        Core15: 127.18        
Core16: 26.42        Core17: 18.58        
Core18: 27.52        Core19: 56.47        
Core20: 26.90        Core21: 112.78        
Core22: 23.80        Core23: 46.66        
Core24: 22.95        Core25: 97.02        
Core26: 30.79        Core27: 115.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.80
Socket1: 73.47
DDR read Latency(ns)
Socket0: 23223.87
Socket1: 248.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.99        Core1: 69.46        
Core2: 25.62        Core3: 117.13        
Core4: 17.33        Core5: 72.71        
Core6: 10.45        Core7: 138.71        
Core8: 24.41        Core9: 50.21        
Core10: 22.32        Core11: 120.84        
Core12: 21.72        Core13: 65.48        
Core14: 24.16        Core15: 131.57        
Core16: 25.69        Core17: 20.22        
Core18: 26.14        Core19: 45.12        
Core20: 26.33        Core21: 115.97        
Core22: 19.19        Core23: 54.62        
Core24: 25.23        Core25: 101.50        
Core26: 25.26        Core27: 119.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.85
Socket1: 75.15
DDR read Latency(ns)
Socket0: 24201.03
Socket1: 251.78
irq_total: 282751.512877184
cpu_total: 39.53
cpu_0: 1.73
cpu_1: 100.00
cpu_2: 1.00
cpu_3: 87.31
cpu_4: 1.33
cpu_5: 100.00
cpu_6: 1.40
cpu_7: 54.09
cpu_8: 0.47
cpu_9: 10.17
cpu_10: 0.53
cpu_11: 65.98
cpu_12: 0.86
cpu_13: 99.93
cpu_14: 0.40
cpu_15: 61.73
cpu_16: 1.13
cpu_17: 96.68
cpu_18: 0.80
cpu_19: 100.00
cpu_20: 0.80
cpu_21: 74.82
cpu_22: 1.13
cpu_23: 99.27
cpu_24: 0.47
cpu_25: 79.93
cpu_26: 0.47
cpu_27: 64.32
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 117019
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 63885
Total_rx_packets_phy: 180904
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 963410
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 441528
Total_tx_packets: 1404938
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 7702957
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 4216643
Total_rx_bytes: 11919600
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 8665666687
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 3981624822
Total_tx_bytes_phy: 12647291509
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 963458
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 441523
Total_tx_packets_phy: 1404981
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 8661386769
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 3979899645
Total_tx_bytes: 12641286414
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 116711
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 63888
Total_rx_packets: 180599
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 8189510
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 4472016
Total_rx_bytes_phy: 12661526


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.76        Core1: 68.89        
Core2: 27.97        Core3: 116.00        
Core4: 21.78        Core5: 68.28        
Core6: 18.07        Core7: 129.67        
Core8: 10.61        Core9: 50.02        
Core10: 23.05        Core11: 114.69        
Core12: 21.38        Core13: 63.25        
Core14: 22.61        Core15: 129.00        
Core16: 25.47        Core17: 18.75        
Core18: 25.93        Core19: 45.67        
Core20: 25.99        Core21: 114.76        
Core22: 17.35        Core23: 60.43        
Core24: 24.78        Core25: 113.93        
Core26: 25.38        Core27: 119.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.39
Socket1: 74.99
DDR read Latency(ns)
Socket0: 23415.43
Socket1: 252.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.60        Core1: 72.82        
Core2: 34.75        Core3: 116.97        
Core4: 33.61        Core5: 81.72        
Core6: 25.55        Core7: 138.67        
Core8: 22.95        Core9: 51.99        
Core10: 22.18        Core11: 121.50        
Core12: 27.83        Core13: 57.16        
Core14: 28.93        Core15: 126.10        
Core16: 25.75        Core17: 22.06        
Core18: 26.74        Core19: 56.50        
Core20: 19.48        Core21: 117.48        
Core22: 26.24        Core23: 47.09        
Core24: 24.52        Core25: 110.35        
Core26: 22.79        Core27: 121.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.15
Socket1: 77.10
DDR read Latency(ns)
Socket0: 26033.99
Socket1: 252.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.94        Core1: 69.29        
Core2: 35.85        Core3: 117.93        
Core4: 33.82        Core5: 76.42        
Core6: 32.17        Core7: 135.25        
Core8: 33.44        Core9: 52.29        
Core10: 30.68        Core11: 121.17        
Core12: 9.27        Core13: 59.15        
Core14: 30.11        Core15: 123.41        
Core16: 25.96        Core17: 19.28        
Core18: 26.13        Core19: 55.50        
Core20: 20.22        Core21: 112.29        
Core22: 23.41        Core23: 43.14        
Core24: 20.73        Core25: 104.05        
Core26: 24.84        Core27: 122.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.27
Socket1: 74.55
DDR read Latency(ns)
Socket0: 24598.47
Socket1: 248.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.86        Core1: 67.87        
Core2: 30.41        Core3: 115.49        
Core4: 27.38        Core5: 75.11        
Core6: 27.31        Core7: 136.24        
Core8: 27.17        Core9: 50.01        
Core10: 27.18        Core11: 119.84        
Core12: 23.43        Core13: 54.57        
Core14: 10.97        Core15: 125.84        
Core16: 25.79        Core17: 18.14        
Core18: 21.70        Core19: 57.24        
Core20: 26.97        Core21: 111.85        
Core22: 24.23        Core23: 47.45        
Core24: 25.00        Core25: 97.80        
Core26: 20.73        Core27: 119.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.62
Socket1: 73.28
DDR read Latency(ns)
Socket0: 23581.25
Socket1: 248.94
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 25489
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning up
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14426296798; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14426306330; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7213157296; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7213157296; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7213248123; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7213248123; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6011029599; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4051525; Consumed Joules: 247.29; Watts: 41.16; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 701521; Consumed DRAM Joules: 10.73; DRAM Watts: 1.79
S1P0; QPIClocks: 14426315398; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14426322046; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7213265528; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7213265528; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7213174228; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7213174228; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008550723; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7219742; Consumed Joules: 440.66; Watts: 73.35; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1741020; Consumed DRAM Joules: 26.64; DRAM Watts: 4.43
----------------------------------------------------------------------------------------------
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 64c6
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.87   0.02    0.73     237 K   1145 K    0.79    0.30    0.00    0.01     7392       10        3     70
   1    1     0.11   0.09   1.20    1.20      38 M     54 M    0.31    0.40    0.04    0.05     3304     5480       28     55
   2    0     0.01   1.37   0.01    0.67      63 K    371 K    0.83    0.25    0.00    0.00      952        2        1     69
   3    1     0.13   0.12   1.08    1.20      36 M     48 M    0.24    0.32    0.03    0.04     1848     4521       20     55
   4    0     0.01   1.57   0.01    0.77      55 K    294 K    0.81    0.31    0.00    0.00     1512        3        1     70
   5    1     0.12   0.10   1.20    1.20      39 M     56 M    0.31    0.40    0.03    0.05     3304     5554       20     55
   6    0     0.01   1.71   0.01    0.78      41 K    201 K    0.79    0.38    0.00    0.00      896       12        1     70
   7    1     0.05   0.08   0.64    1.11      24 M     31 M    0.21    0.22    0.05    0.06     1288     3004       58     56
   8    0     0.01   1.37   0.00    0.60      31 K    170 K    0.82    0.31    0.00    0.00     1176        2        1     69
   9    1     0.08   0.52   0.15    0.68    1390 K   3079 K    0.55    0.18    0.00    0.00        0      156       27     57
  10    0     0.00   0.50   0.01    0.60     120 K    913 K    0.87    0.12    0.00    0.02      728        2        4     68
  11    1     0.06   0.08   0.80    1.19      28 M     36 M    0.23    0.26    0.04    0.06     2856     3601       20     55
  12    0     0.00   0.45   0.00    0.60      55 K    414 K    0.87    0.13    0.00    0.02      392        0        1     70
  13    1     0.17   0.15   1.20    1.20      33 M     49 M    0.33    0.44    0.02    0.03     3416     4153        6     54
  14    0     0.00   0.51   0.00    0.60      39 K    280 K    0.86    0.19    0.00    0.02     2128        5        0     70
  15    1     0.09   0.11   0.81    1.17      27 M     36 M    0.23    0.28    0.03    0.04      616     2952       44     55
  16    0     0.01   1.53   0.00    0.72      25 K    164 K    0.84    0.37    0.00    0.00     2576        5        0     70
  17    1     0.16   0.13   1.15    1.20      21 M     41 M    0.47    0.57    0.01    0.03     4928     6409        3     55
  18    0     0.02   1.10   0.02    1.07      40 K    430 K    0.91    0.60    0.00    0.00     8064       15        0     70
  19    1     0.14   0.12   1.20    1.20      31 M     48 M    0.35    0.46    0.02    0.03     3360     4875       13     55
  20    0     0.01   1.12   0.01    0.95      29 K    291 K    0.90    0.55    0.00    0.00     2128        5        1     70
  21    1     0.11   0.12   0.92    1.20      29 M     38 M    0.25    0.30    0.03    0.04     2744     3715       16     55
  22    0     0.00   0.64   0.00    0.60      28 K    157 K    0.82    0.31    0.00    0.01     1064        2        0     70
  23    1     0.13   0.11   1.19    1.20      31 M     50 M    0.37    0.46    0.02    0.04     4088     4916       19     55
  24    0     0.01   1.00   0.01    0.62      55 K    398 K    0.86    0.17    0.00    0.01      504        1        1     71
  25    1     0.12   0.13   0.98    1.20      29 M     40 M    0.26    0.34    0.02    0.03     2968     3570       61     56
  26    0     0.00   0.56   0.00    0.60      49 K    390 K    0.87    0.15    0.00    0.02      224        0        1     70
  27    1     0.06   0.08   0.79    1.20      27 M     36 M    0.23    0.26    0.04    0.06     1680     3636        8     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.05   0.01    0.74     874 K   5622 K    0.84    0.31    0.00    0.00    29736       64       15     61
 SKT    1     0.11   0.12   0.95    1.18     402 M    573 M    0.30    0.39    0.03    0.04    36400    56542      343     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.12   0.48    1.18     403 M    578 M    0.30    0.39    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:  134 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 40.71 %

 C1 core residency: 12.11 %; C3 core residency: 0.15 %; C6 core residency: 47.03 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.12 => corresponds to 3.08 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.47 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5287 M   5247 M   |    5%     5%   
 SKT    1       15 G     15 G   |   15%    15%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   40 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.58     0.23     206.08       8.98         276.98
 SKT   1    57.63    26.05     369.72      22.21         592.98
---------------------------------------------------------------------------------------------------------------
       *    58.20    26.29     575.80      31.19         592.46
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 66a1
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 11416.09 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5280.18 --|
|-- Mem Ch  2: Reads (MB/s):   134.65 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    58.79 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   134.65 --||-- NODE 1 Mem Read (MB/s) : 11416.09 --|
|-- NODE 0 Mem Write(MB/s) :    58.79 --||-- NODE 1 Mem Write(MB/s) :  5280.18 --|
|-- NODE 0 P. Write (T/s):      31225 --||-- NODE 1 P. Write (T/s):     204324 --|
|-- NODE 0 Memory (MB/s):      193.43 --||-- NODE 1 Memory (MB/s):    16696.27 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11550.74                --|
            |--                System Write Throughput(MB/s):       5338.97                --|
            |--               System Memory Throughput(MB/s):      16889.71                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 67d2
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      63 M        12    2368 K   706 K    350 K     0      72  
 1     140 M         0      33 M   257 M    633 K     0    1291 K
-----------------------------------------------------------------------
 *     204 M        12      36 M   257 M    983 K     0    1291 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.77        Core1: 58.65        
Core2: 33.72        Core3: 118.09        
Core4: 29.89        Core5: 83.25        
Core6: 28.67        Core7: 125.41        
Core8: 28.97        Core9: 51.38        
Core10: 27.93        Core11: 120.81        
Core12: 28.92        Core13: 48.19        
Core14: 27.01        Core15: 119.22        
Core16: 28.79        Core17: 16.99        
Core18: 30.60        Core19: 65.99        
Core20: 24.92        Core21: 112.09        
Core22: 29.26        Core23: 35.19        
Core24: 30.93        Core25: 111.13        
Core26: 30.66        Core27: 128.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.94
Socket1: 71.66
DDR read Latency(ns)
Socket0: 21315.32
Socket1: 252.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.39        Core1: 58.65        
Core2: 27.00        Core3: 120.70        
Core4: 21.63        Core5: 81.34        
Core6: 22.23        Core7: 119.66        
Core8: 10.92        Core9: 52.02        
Core10: 22.67        Core11: 122.75        
Core12: 24.24        Core13: 59.52        
Core14: 26.18        Core15: 119.08        
Core16: 23.81        Core17: 19.64        
Core18: 24.74        Core19: 60.63        
Core20: 19.32        Core21: 112.38        
Core22: 28.27        Core23: 37.79        
Core24: 27.29        Core25: 117.98        
Core26: 30.25        Core27: 122.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.02
Socket1: 73.74
DDR read Latency(ns)
Socket0: 20364.64
Socket1: 253.08
irq_total: 295427.798505686
cpu_total: 37.97
cpu_0: 1.66
cpu_1: 100.00
cpu_2: 0.80
cpu_3: 80.78
cpu_4: 0.40
cpu_5: 100.00
cpu_6: 0.66
cpu_7: 51.40
cpu_8: 0.86
cpu_9: 18.55
cpu_10: 0.47
cpu_11: 64.56
cpu_12: 0.27
cpu_13: 100.00
cpu_14: 0.66
cpu_15: 72.87
cpu_16: 0.47
cpu_17: 94.88
cpu_18: 0.66
cpu_19: 100.00
cpu_20: 1.20
cpu_21: 69.08
cpu_22: 1.26
cpu_23: 99.20
cpu_24: 0.73
cpu_25: 56.05
cpu_26: 0.47
cpu_27: 44.95
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 988739
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 446106
Total_tx_packets_phy: 1434845
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 7875249
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 5205627
Total_rx_bytes_phy: 13080876
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 8892219569
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 4022984825
Total_tx_bytes_phy: 12915204394
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 988762
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 446077
Total_tx_packets: 1434839
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 8888476650
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 4020944749
Total_tx_bytes: 12909421399
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 7391842
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 4908049
Total_rx_bytes: 12299891
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 111997
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 74364
Total_rx_packets: 186361
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 112550
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 74366
Total_rx_packets_phy: 186916


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.73        Core1: 57.91        
Core2: 21.75        Core3: 115.04        
Core4: 21.86        Core5: 75.45        
Core6: 22.71        Core7: 122.25        
Core8: 10.61        Core9: 51.20        
Core10: 18.03        Core11: 120.83        
Core12: 21.83        Core13: 62.21        
Core14: 25.18        Core15: 108.65        
Core16: 26.32        Core17: 18.28        
Core18: 27.66        Core19: 64.18        
Core20: 21.89        Core21: 104.95        
Core22: 25.46        Core23: 35.01        
Core24: 26.79        Core25: 111.82        
Core26: 27.23        Core27: 126.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.94
Socket1: 71.36
DDR read Latency(ns)
Socket0: 18995.72
Socket1: 253.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.51        Core1: 60.58        
Core2: 31.53        Core3: 116.57        
Core4: 24.55        Core5: 84.19        
Core6: 17.98        Core7: 120.40        
Core8: 10.70        Core9: 53.58        
Core10: 20.83        Core11: 117.84        
Core12: 19.86        Core13: 51.98        
Core14: 23.31        Core15: 107.19        
Core16: 22.43        Core17: 24.61        
Core18: 24.32        Core19: 60.85        
Core20: 28.79        Core21: 99.22        
Core22: 31.82        Core23: 33.67        
Core24: 24.74        Core25: 110.96        
Core26: 18.39        Core27: 128.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.78
Socket1: 71.56
DDR read Latency(ns)
Socket0: 21057.29
Socket1: 254.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.22        Core1: 60.21        
Core2: 28.07        Core3: 118.28        
Core4: 21.38        Core5: 76.36        
Core6: 24.76        Core7: 116.88        
Core8: 10.22        Core9: 53.20        
Core10: 23.75        Core11: 115.02        
Core12: 26.84        Core13: 55.51        
Core14: 22.49        Core15: 110.91        
Core16: 18.42        Core17: 17.79        
Core18: 24.76        Core19: 48.69        
Core20: 22.49        Core21: 105.17        
Core22: 24.81        Core23: 39.14        
Core24: 23.37        Core25: 110.28        
Core26: 30.57        Core27: 121.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.51
Socket1: 69.17
DDR read Latency(ns)
Socket0: 20175.29
Socket1: 253.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.43        Core1: 58.37        
Core2: 33.85        Core3: 120.38        
Core4: 28.29        Core5: 84.85        
Core6: 28.19        Core7: 119.99        
Core8: 29.85        Core9: 53.41        
Core10: 28.70        Core11: 122.14        
Core12: 28.19        Core13: 55.62        
Core14: 28.00        Core15: 117.33        
Core16: 25.78        Core17: 20.06        
Core18: 24.38        Core19: 50.63        
Core20: 30.93        Core21: 111.93        
Core22: 30.77        Core23: 34.47        
Core24: 26.91        Core25: 112.72        
Core26: 29.29        Core27: 121.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.11
Socket1: 71.57
DDR read Latency(ns)
Socket0: 21312.25
Socket1: 252.43
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 27198
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14420796774; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14420818542; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7210416852; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7210416852; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7210517204; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7210517204; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008809549; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4032632; Consumed Joules: 246.13; Watts: 40.97; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 704119; Consumed DRAM Joules: 10.77; DRAM Watts: 1.79
S1P0; QPIClocks: 14421008810; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14421012950; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7210621312; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7210621312; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7210527128; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7210527128; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008893890; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7136008; Consumed Joules: 435.55; Watts: 72.49; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1740329; Consumed DRAM Joules: 26.63; DRAM Watts: 4.43
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6b72
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.82   0.01    0.60     275 K   1072 K    0.74    0.13    0.00    0.01     4536        4        2     71
   1    1     0.13   0.10   1.20    1.20      38 M     57 M    0.34    0.44    0.03    0.05     3976     5876       65     56
   2    0     0.00   0.62   0.00    0.60      66 K    274 K    0.76    0.22    0.00    0.01      840        1        1     69
   3    1     0.09   0.12   0.81    1.20      29 M     39 M    0.24    0.27    0.03    0.04      840     3794       23     56
   4    0     0.00   1.03   0.00    0.61      39 K    156 K    0.75    0.24    0.00    0.00     2016        4        1     70
   5    1     0.15   0.12   1.20    1.20      43 M     61 M    0.30    0.37    0.03    0.04     3640     5843       21     56
   6    0     0.00   1.04   0.00    0.60      35 K    163 K    0.78    0.30    0.00    0.00      616        7        0     69
   7    1     0.10   0.12   0.82    1.19      29 M     39 M    0.24    0.26    0.03    0.04     2856     3501      101     55
   8    0     0.02   1.39   0.01    0.93      40 K    296 K    0.86    0.55    0.00    0.00     5264       11        1     69
   9    1     0.12   0.63   0.19    0.66    2806 K   5852 K    0.52    0.31    0.00    0.00      280      100       50     56
  10    0     0.01   1.04   0.01    1.00      27 K    278 K    0.90    0.56    0.00    0.00     3192        6        0     68
  11    1     0.07   0.09   0.81    1.20      31 M     40 M    0.22    0.25    0.04    0.06     1904     3772       20     55
  12    0     0.00   0.60   0.00    0.60    9532       95 K    0.90    0.30    0.00    0.01      616        1        0     70
  13    1     0.16   0.14   1.20    1.20      32 M     50 M    0.36    0.46    0.02    0.03     2744     4259       21     54
  14    0     0.01   1.08   0.01    0.96      26 K    253 K    0.89    0.58    0.00    0.00     3808        6        0     70
  15    1     0.07   0.08   0.86    1.20      33 M     43 M    0.22    0.25    0.05    0.06     1736     3814      102     54
  16    0     0.00   0.58   0.00    0.60      13 K    118 K    0.88    0.27    0.00    0.01     2296        3        0     70
  17    1     0.15   0.13   1.15    1.20      25 M     50 M    0.49    0.57    0.02    0.03     4312     6003       68     55
  18    0     0.01   1.01   0.01    0.99      36 K    294 K    0.88    0.55    0.00    0.00     3136        7        1     71
  19    1     0.16   0.13   1.20    1.20      33 M     52 M    0.37    0.46    0.02    0.03     3136     4800       25     56
  20    0     0.00   0.50   0.00    0.60      22 K    124 K    0.82    0.25    0.00    0.01      448        0        0     70
  21    1     0.07   0.08   0.86    1.20      32 M     42 M    0.24    0.27    0.05    0.06     2240     4355       15     56
  22    0     0.00   0.59   0.00    0.60      32 K    142 K    0.77    0.24    0.00    0.01     1288        2        1     71
  23    1     0.14   0.12   1.19    1.20      31 M     51 M    0.38    0.48    0.02    0.04     4200     5418       99     56
  24    0     0.00   1.35   0.00    0.60      30 K    146 K    0.79    0.30    0.00    0.00      336        2        0     71
  25    1     0.13   0.14   0.91    1.20      30 M     40 M    0.26    0.31    0.02    0.03     2912     3948       20     56
  26    0     0.00   1.03   0.00    0.60      46 K    183 K    0.75    0.28    0.00    0.00      896        3        0     70
  27    1     0.05   0.15   0.34    0.84      16 M     21 M    0.23    0.23    0.03    0.04     1960     2318       44     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.00   0.01    0.74     701 K   3601 K    0.81    0.37    0.00    0.00    29288       57        7     62
 SKT    1     0.11   0.13   0.91    1.17     411 M    596 M    0.31    0.39    0.03    0.04    36736    57801      674     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.13   0.46    1.17     411 M    600 M    0.31    0.39    0.02    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:  129 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 39.24 %

 C1 core residency: 12.60 %; C3 core residency: 0.09 %; C6 core residency: 48.07 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.13 => corresponds to 3.28 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.50 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5352 M   5310 M   |    5%     5%   
 SKT    1       15 G     15 G   |   15%    15%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   41 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.70     0.29     206.57       9.06         268.56
 SKT   1    57.72    26.43     367.81      22.36         581.44
---------------------------------------------------------------------------------------------------------------
       *    58.43    26.72     574.38      31.42         581.15
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6d5b
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
Cleaning up|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 11451.42 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5243.17 --|
|-- Mem Ch  2: Reads (MB/s):   114.93 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    50.15 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   114.93 --||-- NODE 1 Mem Read (MB/s) : 11451.42 --|
|-- NODE 0 Mem Write(MB/s) :    50.15 --||-- NODE 1 Mem Write(MB/s) :  5243.17 --|
|-- NODE 0 P. Write (T/s):      31194 --||-- NODE 1 P. Write (T/s):     201647 --|
|-- NODE 0 Memory (MB/s):      165.08 --||-- NODE 1 Memory (MB/s):    16694.59 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11566.35                --|
            |--                System Write Throughput(MB/s):       5293.33                --|
            |--               System Memory Throughput(MB/s):      16859.68                --|
            |---------------------------------------||---------------------------------------|

 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6e90
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      61 M        24    2954 K  1268 K    473 K     0    2088  
 1     124 M         0      28 M   212 M    580 K     0    1132 K
-----------------------------------------------------------------------
 *     186 M        24      31 M   214 M   1053 K     0    1134 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.73        Core1: 75.88        
Core2: 28.28        Core3: 132.06        
Core4: 28.07        Core5: 95.60        
Core6: 24.84        Core7: 130.54        
Core8: 24.10        Core9: 63.60        
Core10: 22.68        Core11: 120.76        
Core12: 24.35        Core13: 64.29        
Core14: 18.72        Core15: 130.01        
Core16: 29.62        Core17: 42.79        
Core18: 10.67        Core19: 37.19        
Core20: 23.21        Core21: 126.38        
Core22: 21.97        Core23: 53.00        
Core24: 31.80        Core25: 121.86        
Core26: 22.21        Core27: 126.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.21
Socket1: 84.31
DDR read Latency(ns)
Socket0: 22975.81
Socket1: 251.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.39        Core1: 80.54        
Core2: 28.89        Core3: 131.38        
Core4: 27.84        Core5: 92.99        
Core6: 28.20        Core7: 130.60        
Core8: 27.51        Core9: 71.04        
Core10: 27.52        Core11: 121.75        
Core12: 28.14        Core13: 63.50        
Core14: 27.42        Core15: 131.64        
Core16: 27.81        Core17: 43.34        
Core18: 26.62        Core19: 39.46        
Core20: 27.47        Core21: 126.47        
Core22: 28.70        Core23: 53.51        
Core24: 29.48        Core25: 121.62        
Core26: 29.12        Core27: 121.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.04
Socket1: 84.82
DDR read Latency(ns)
Socket0: 26454.03
Socket1: 255.03
irq_total: 263690.363157817
cpu_total: 39.96
cpu_0: 1.86
cpu_1: 100.00
cpu_2: 1.13
cpu_3: 76.80
cpu_4: 0.66
cpu_5: 100.00
cpu_6: 0.93
cpu_7: 70.88
cpu_8: 1.40
cpu_9: 18.82
cpu_10: 0.66
cpu_11: 77.39
cpu_12: 0.53
cpu_13: 99.93
cpu_14: 0.47
cpu_15: 69.02
cpu_16: 0.53
cpu_17: 97.54
cpu_18: 0.93
cpu_19: 98.54
cpu_20: 0.86
cpu_21: 64.76
cpu_22: 0.40
cpu_23: 99.53
cpu_24: 0.73
cpu_25: 67.35
cpu_26: 0.80
cpu_27: 66.22
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 7855163589
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 3887945386
Total_tx_bytes_phy: 11743108975
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 97929
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 74455
Total_rx_packets: 172384
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 873921
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 431144
Total_tx_packets: 1305065
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 7852043811
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 3886322666
Total_tx_bytes: 11738366477
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 98094
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 74452
Total_rx_packets_phy: 172546
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 873879
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 431133
Total_tx_packets_phy: 1305012
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 6865588
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 5211690
Total_rx_bytes_phy: 12077278
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 6463327
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 4914032
Total_rx_bytes: 11377359


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.84        Core1: 71.77        
Core2: 31.77        Core3: 131.94        
Core4: 28.31        Core5: 91.16        
Core6: 26.79        Core7: 122.46        
Core8: 13.05        Core9: 61.07        
Core10: 23.10        Core11: 117.26        
Core12: 22.13        Core13: 61.61        
Core14: 22.05        Core15: 122.34        
Core16: 19.57        Core17: 37.12        
Core18: 26.79        Core19: 34.59        
Core20: 27.89        Core21: 118.56        
Core22: 30.57        Core23: 55.92        
Core24: 27.89        Core25: 115.94        
Core26: 26.68        Core27: 120.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.47
Socket1: 80.17
DDR read Latency(ns)
Socket0: 21575.14
Socket1: 252.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.67        Core1: 74.05        
Core2: 30.07        Core3: 133.87        
Core4: 23.68        Core5: 90.67        
Core6: 23.51        Core7: 123.40        
Core8: 23.97        Core9: 59.74        
Core10: 26.29        Core11: 117.90        
Core12: 10.75        Core13: 61.83        
Core14: 20.37        Core15: 115.91        
Core16: 25.59        Core17: 42.31        
Core18: 23.57        Core19: 40.32        
Core20: 23.59        Core21: 119.19        
Core22: 24.28        Core23: 46.65        
Core24: 23.96        Core25: 115.33        
Core26: 30.24        Core27: 122.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.01
Socket1: 80.42
DDR read Latency(ns)
Socket0: 23985.50
Socket1: 254.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.94        Core1: 80.68        
Core2: 24.14        Core3: 130.75        
Core4: 31.43        Core5: 97.33        
Core6: 10.79        Core7: 134.37        
Core8: 23.36        Core9: 61.94        
Core10: 23.63        Core11: 123.75        
Core12: 25.95        Core13: 73.31        
Core14: 17.99        Core15: 130.28        
Core16: 19.99        Core17: 45.11        
Core18: 22.98        Core19: 38.37        
Core20: 20.77        Core21: 126.45        
Core22: 32.15        Core23: 52.11        
Core24: 22.71        Core25: 122.42        
Core26: 29.12        Core27: 123.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.49
Socket1: 86.76
DDR read Latency(ns)
Socket0: 27342.60
Socket1: 253.94

Cleaning up

L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.41        Core1: 78.51        
Core2: 30.69        Core3: 129.04        
Core4: 26.31        Core5: 95.00        
Core6: 23.11        Core7: 130.05        
Core8: 10.77        Core9: 59.75        
Core10: 21.60        Core11: 116.92        
Core12: 20.39        Core13: 66.72        
Core14: 19.99        Core15: 130.26        
Core16: 21.36        Core17: 41.30        
Core18: 22.70        Core19: 34.29        
Core20: 28.67        Core21: 126.75        
Core22: 22.62        Core23: 53.97        
Core24: 22.38        Core25: 124.22        
Core26: 28.61        Core27: 124.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.47
Socket1: 83.90
DDR read Latency(ns)
Socket0: 23901.61
Socket1: 253.94
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000
 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 28923
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14418952698; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14418968226; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7209490385; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7209490385; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7209577377; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7209577377; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008001640; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4045234; Consumed Joules: 246.90; Watts: 41.11; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 700884; Consumed DRAM Joules: 10.72; DRAM Watts: 1.79
S1P0; QPIClocks: 14419062634; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14419070414; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7209634345; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7209634345; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7209548026; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7209548026; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006450609; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7187734; Consumed Joules: 438.70; Watts: 73.04; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1747124; Consumed DRAM Joules: 26.73; DRAM Watts: 4.45
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7231
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.65   0.01    0.60     207 K    999 K    0.79    0.13    0.00    0.01     3920        3        2     70
   1    1     0.11   0.09   1.20    1.20      38 M     55 M    0.31    0.41    0.03    0.05     3416     5616       27     56
   2    0     0.00   0.53   0.00    0.60      66 K    351 K    0.81    0.20    0.00    0.01      560        1        0     69
   3    1     0.07   0.07   0.96    1.20      36 M     47 M    0.22    0.24    0.05    0.07      952     4867       67     55
   4    0     0.00   0.87   0.00    0.60      31 K    159 K    0.80    0.23    0.00    0.01      504        2        0     70
   5    1     0.12   0.10   1.20    1.20      41 M     58 M    0.29    0.37    0.03    0.05     3584     5593       20     55
   6    0     0.01   1.62   0.01    0.72      28 K    179 K    0.84    0.34    0.00    0.00      952        2        1     70
   7    1     0.10   0.12   0.84    1.18      28 M     36 M    0.23    0.26    0.03    0.04      784     3345      175     56
   8    0     0.00   0.73   0.01    0.60      77 K    536 K    0.86    0.14    0.00    0.01     2576        7        1     69
   9    1     0.11   0.54   0.20    0.66    2482 K   4527 K    0.45    0.34    0.00    0.00        0       96       30     56
  10    0     0.00   0.47   0.01    0.60      74 K    569 K    0.87    0.14    0.00    0.02      336        3        1     68
  11    1     0.16   0.18   0.93    1.20      27 M     37 M    0.26    0.31    0.02    0.02     1232     3162       26     55
  12    0     0.00   0.50   0.01    0.60     118 K    801 K    0.85    0.15    0.00    0.02     1624        3        1     70
  13    1     0.13   0.11   1.20    1.20      33 M     50 M    0.33    0.45    0.02    0.04     3808     4457       10     54
  14    0     0.01   1.29   0.01    0.63      74 K    426 K    0.83    0.23    0.00    0.00     1176        4        2     70
  15    1     0.07   0.09   0.74    1.14      27 M     35 M    0.22    0.26    0.04    0.05     2856     3140       61     54
  16    0     0.00   0.70   0.01    0.60      75 K    503 K    0.85    0.16    0.00    0.01      728        3        1     70
  17    1     0.13   0.11   1.17    1.20      27 M     46 M    0.39    0.51    0.02    0.03     4816     5190       22     55
  18    0     0.00   0.65   0.00    0.60      44 K    276 K    0.84    0.22    0.00    0.01      896        2        1     70
  19    1     0.13   0.11   1.18    1.20      28 M     47 M    0.42    0.49    0.02    0.04     4032     5202       18     56
  20    0     0.01   1.28   0.01    0.96      36 K    297 K    0.88    0.54    0.00    0.00     3584        6        1     70
  21    1     0.06   0.08   0.82    1.20      28 M     37 M    0.23    0.26    0.05    0.06      896     4031       11     56
  22    0     0.00   0.57   0.00    0.60      20 K    154 K    0.87    0.28    0.00    0.01      952        2        0     71
  23    1     0.13   0.11   1.20    1.20      32 M     48 M    0.34    0.44    0.02    0.04     5208     4917       24     55
  24    0     0.01   1.02   0.01    0.91      35 K    313 K    0.89    0.55    0.00    0.00     3416        6        0     71
  25    1     0.07   0.09   0.84    1.20      28 M     36 M    0.24    0.27    0.04    0.05     2912     3776        9     55
  26    0     0.02   1.08   0.02    0.98      78 K    492 K    0.84    0.58    0.00    0.00     7504       12        1     70
  27    1     0.08   0.10   0.83    1.19      27 M     36 M    0.24    0.28    0.03    0.04     2128     3776       41     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.91   0.01    0.71     967 K   6063 K    0.84    0.29    0.00    0.01    28728       56       12     61
 SKT    1     0.11   0.11   0.95    1.18     409 M    579 M    0.29    0.38    0.03    0.04    36624    57168      541     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.12   0.48    1.17     410 M    585 M    0.30    0.37    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:  135 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 40.83 %

 C1 core residency: 11.30 %; C3 core residency: 0.27 %; C6 core residency: 47.59 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.12 => corresponds to 2.95 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.41 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5363 M   5320 M   |    5%     5%   
 SKT    1       15 G     15 G   |   15%    15%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   41 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.60     0.27     205.90       8.96         294.02
 SKT   1    57.82    26.45     371.58      22.46         598.00
---------------------------------------------------------------------------------------------------------------
       *    58.42    26.72     577.48      31.42         599.72
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 740a
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 11461.49 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5255.87 --|
|-- Mem Ch  2: Reads (MB/s):   124.27 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    51.94 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   124.27 --||-- NODE 1 Mem Read (MB/s) : 11461.49 --|
|-- NODE 0 Mem Write(MB/s) :    51.94 --||-- NODE 1 Mem Write(MB/s) :  5255.87 --|
|-- NODE 0 P. Write (T/s):      31208 --||-- NODE 1 P. Write (T/s):     206485 --|
|-- NODE 0 Memory (MB/s):      176.21 --||-- NODE 1 Memory (MB/s):    16717.36 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11585.76                --|
            |--                System Write Throughput(MB/s):       5307.81                --|
            |--               System Memory Throughput(MB/s):      16893.57                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7541
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      63 M       108    2402 K   607 K    380 K   144      36  
 1     144 M        24      36 M   223 M    669 K    36    1452 K
-----------------------------------------------------------------------
 *     208 M       132      38 M   224 M   1049 K   180    1452 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.32        Core1: 54.96        
Core2: 24.58        Core3: 126.21        
Core4: 26.64        Core5: 67.69        
Core6: 27.48        Core7: 122.25        
Core8: 21.95        Core9: 49.37        
Core10: 21.70        Core11: 122.58        
Core12: 25.70        Core13: 27.96        
Core14: 10.29        Core15: 126.85        
Core16: 23.28        Core17: 28.23        
Core18: 21.00        Core19: 35.85        
Core20: 23.27        Core21: 115.82        
Core22: 24.77        Core23: 79.02        
Core24: 26.92        Core25: 109.64        
Core26: 24.69        Core27: 113.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.96
Socket1: 70.85
DDR read Latency(ns)
Socket0: 21660.93
Socket1: 250.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.50        Core1: 54.88        
Core2: 30.61        Core3: 123.58        
Core4: 28.62        Core5: 63.32        
Core6: 22.60        Core7: 122.11        
Core8: 26.78        Core9: 49.70        
Core10: 27.49        Core11: 124.55        
Core12: 23.94        Core13: 28.12        
Core14: 29.98        Core15: 125.30        
Core16: 27.36        Core17: 31.47        
Core18: 29.52        Core19: 37.88        
Core20: 29.13        Core21: 114.97        
Core22: 28.28        Core23: 74.14        
Core24: 28.76        Core25: 109.97        
Core26: 30.86        Core27: 113.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.52
Socket1: 70.63
DDR read Latency(ns)
Socket0: 23765.61
Socket1: 252.96
irq_total: 287842.105550787
cpu_total: 38.00
cpu_0: 1.60
cpu_1: 100.00
cpu_2: 1.00
cpu_3: 71.61
cpu_4: 0.66
cpu_5: 100.00
cpu_6: 0.47
cpu_7: 67.22
cpu_8: 0.40
cpu_9: 18.88
cpu_10: 0.66
cpu_11: 62.43
cpu_12: 0.66
cpu_13: 99.87
cpu_14: 1.20
cpu_15: 56.12
cpu_16: 0.80
cpu_17: 95.08
cpu_18: 0.47
cpu_19: 99.87
cpu_20: 0.40
cpu_21: 61.50
cpu_22: 0.86
cpu_23: 100.00
cpu_24: 0.60
cpu_25: 61.44
cpu_26: 0.60
cpu_27: 59.71
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 115341
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 58358
Total_rx_packets_phy: 173699
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 971344
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 446404
Total_tx_packets_phy: 1417748
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 8729296849
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 4023884922
Total_tx_bytes: 12753181771
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 971358
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 446404
Total_tx_packets: 1417762
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 7588473
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 3851764
Total_rx_bytes: 11440237
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 8071674
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 4085125
Total_rx_bytes_phy: 12156799
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 114976
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 58360
Total_rx_packets: 173336
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 8733057648
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 4025673566
Total_tx_bytes_phy: 12758731214


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.70        Core1: 57.43        
Core2: 30.52        Core3: 123.17        
Core4: 26.35        Core5: 66.59        
Core6: 29.59        Core7: 123.92        
Core8: 27.33        Core9: 50.20        
Core10: 22.96        Core11: 125.79        
Core12: 28.76        Core13: 28.17        
Core14: 24.90        Core15: 126.83        
Core16: 25.07        Core17: 34.62        
Core18: 25.40        Core19: 36.76        
Core20: 22.43        Core21: 117.08        
Core22: 10.84        Core23: 78.54        
Core24: 21.09        Core25: 114.20        
Core26: 23.92        Core27: 114.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.90
Socket1: 72.61
DDR read Latency(ns)
Socket0: 21754.15
Socket1: 251.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.49        Core1: 58.41        
Core2: 27.05        Core3: 122.12        
Core4: 24.95        Core5: 62.79        
Core6: 28.32        Core7: 122.52        
Core8: 25.02        Core9: 50.85        
Core10: 28.74        Core11: 124.09        
Core12: 26.94        Core13: 27.17        
Core14: 23.37        Core15: 130.72        
Core16: 26.01        Core17: 31.89        
Core18: 22.57        Core19: 37.32        
Core20: 10.41        Core21: 115.42        
Core22: 20.89        Core23: 80.31        
Core24: 24.85        Core25: 108.29        
Core26: 25.31        Core27: 114.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.65
Socket1: 71.49
DDR read Latency(ns)
Socket0: 21910.54
Socket1: 253.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.59        Core1: 61.17        
Core2: 27.30        Core3: 126.97        
Core4: 24.98        Core5: 74.84        
Core6: 25.76        Core7: 126.47        
Core8: 27.22        Core9: 54.63        
Core10: 23.54        Core11: 124.87        
Core12: 22.42        Core13: 24.77        
Core14: 27.27        Core15: 124.87        
Core16: 27.97        Core17: 29.87        
Core18: 23.60        Core19: 35.88        
Core20: 26.22        Core21: 113.16        
Core22: 10.10        Core23: 79.69        
Core24: 29.49        Core25: 114.75        
Core26: 21.43        Core27: 112.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.01
Socket1: 72.24
DDR read Latency(ns)
Socket0: 22487.50
Socket1: 251.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.22        Core1: 53.44        
Core2: 31.80        Core3: 125.12        
Core4: 23.72        Core5: 64.74        
Core6: 19.15        Core7: 122.39        
Core8: 22.50        Core9: 51.28        
Core10: 25.43        Core11: 124.55        
Core12: 22.80        Core13: 30.56        
Core14: 27.15        Core15: 121.86        
Core16: 26.50        Core17: 34.38        
Core18: 25.79        Core19: 38.24        
Core20: 25.47        Core21: 112.21        
Core22: 16.20        Core23: 80.33        
Core24: 23.70        Core25: 112.72        
Core26: 10.94        Core27: 114.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.03
Socket1: 72.39
DDR read Latency(ns)
Socket0: 23085.66
Socket1: 253.46
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 30634
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6016 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14438382082; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14438399446; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7219211088; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7219211088; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7219324511; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7219324511; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6016137880; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4045714; Consumed Joules: 246.93; Watts: 41.05; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 704253; Consumed DRAM Joules: 10.78; DRAM Watts: 1.79
S1P0; QPIClocks: 14438571870; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14438583930; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7219425791; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7219425791; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7219314379; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7219314379; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6020044644; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7161679; Consumed Joules: 437.11; Watts: 72.66; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1740824; Consumed DRAM Joules: 26.63; DRAM Watts: 4.43
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 78e5
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.79   0.01    0.64     198 K    977 K    0.80    0.15    0.00    0.01     3136        2        2     70
   1    1     0.14   0.11   1.20    1.20      36 M     55 M    0.35    0.45    0.03    0.04     2352     5602       24     55
   2    0     0.01   0.93   0.01    0.80     122 K    679 K    0.82    0.39    0.00    0.01     5824        8        5     69
   3    1     0.07   0.08   0.90    1.20      35 M     45 M    0.22    0.24    0.05    0.06     2688     4759       46     55
   4    0     0.01   0.91   0.01    0.67     188 K   1266 K    0.85    0.11    0.00    0.01     1344        4        3     70
   5    1     0.14   0.12   1.20    1.20      38 M     57 M    0.33    0.41    0.03    0.04     2856     5864       13     55
   6    0     0.00   0.47   0.01    0.60     113 K    746 K    0.85    0.11    0.00    0.02     1288        6        1     69
   7    1     0.08   0.09   0.86    1.19      31 M     41 M    0.22    0.25    0.04    0.05     2072     3955      115     55
   8    0     0.00   0.91   0.00    0.60      47 K    238 K    0.80    0.23    0.00    0.01     1400        5        1     69
   9    1     0.11   0.59   0.19    0.66    2331 K   4434 K    0.47    0.35    0.00    0.00       56       99       28     56
  10    0     0.00   0.86   0.00    0.60      37 K    215 K    0.82    0.21    0.00    0.01      560        1        2     68
  11    1     0.07   0.09   0.78    1.20      29 M     38 M    0.21    0.24    0.04    0.05     1512     4105       27     55
  12    0     0.00   0.81   0.01    0.60      61 K    323 K    0.81    0.23    0.00    0.01     1008        1        0     70
  13    1     0.17   0.14   1.20    1.20      28 M     46 M    0.40    0.54    0.02    0.03     3696     5354        2     54
  14    0     0.01   1.60   0.01    0.65      37 K    187 K    0.80    0.30    0.00    0.00     2744        3        0     70
  15    1     0.06   0.10   0.64    1.11      24 M     31 M    0.23    0.24    0.04    0.05     1064     2887      112     55
  16    0     0.01   1.23   0.00    0.62      38 K    198 K    0.80    0.32    0.00    0.00     1904        2        1     70
  17    1     0.14   0.12   1.14    1.20      27 M     47 M    0.42    0.53    0.02    0.03     3416     5324       76     55
  18    0     0.00   0.95   0.00    0.60      25 K    158 K    0.84    0.26    0.00    0.01      616        1        0     70
  19    1     0.16   0.13   1.20    1.20      28 M     50 M    0.44    0.51    0.02    0.03     3584     5106       24     56
  20    0     0.01   1.03   0.01    0.99      25 K    263 K    0.90    0.56    0.00    0.00     3080        5        0     70
  21    1     0.09   0.12   0.73    1.17      24 M     32 M    0.24    0.28    0.03    0.04     2128     3238       14     56
  22    0     0.01   1.09   0.01    0.96      22 K    240 K    0.91    0.58    0.00    0.00     1624        3        0     70
  23    1     0.16   0.14   1.20    1.20      38 M     57 M    0.33    0.41    0.02    0.04     4592     5513      177     56
  24    0     0.00   0.66   0.00    0.60      18 K    159 K    0.88    0.33    0.00    0.01      784        1        0     71
  25    1     0.07   0.10   0.77    1.20      27 M     35 M    0.24    0.27    0.04    0.05     2688     3787       13     55
  26    0     0.01   1.00   0.01    0.91      34 K    336 K    0.90    0.51    0.00    0.00     4816        9        0     70
  27    1     0.07   0.09   0.77    1.19      27 M     36 M    0.24    0.26    0.04    0.06     2296     3767       17     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.93   0.01    0.71     972 K   5991 K    0.84    0.29    0.00    0.01    30128       51       15     62
 SKT    1     0.11   0.12   0.91    1.18     400 M    580 M    0.31    0.39    0.03    0.04    35000    59360      688     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.13   0.46    1.17     401 M    586 M    0.32    0.39    0.02    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:  129 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 39.27 %

 C1 core residency: 14.00 %; C3 core residency: 0.21 %; C6 core residency: 46.51 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.13 => corresponds to 3.16 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.45 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5284 M   5258 M   |    5%     5%   
 SKT    1       15 G     15 G   |   15%    15%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   41 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.62     0.25     206.68       9.00         277.87
 SKT   1    57.56    26.26     367.49      22.18         587.36
---------------------------------------------------------------------------------------------------------------
       *    58.18    26.51     574.18      31.17         586.84
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7abe
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 11485.46 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5237.42 --|
|-- Mem Ch  2: Reads (MB/s):   135.24 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    54.80 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   135.24 --||-- NODE 1 Mem Read (MB/s) : 11485.46 --|
|-- NODE 0 Mem Write(MB/s) :    54.80 --||-- NODE 1 Mem Write(MB/s) :  5237.42 --|
|-- NODE 0 P. Write (T/s):      31229 --||-- NODE 1 P. Write (T/s):     203124 --|
|-- NODE 0 Memory (MB/s):      190.03 --||-- NODE 1 Memory (MB/s):    16722.87 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11620.69                --|
            |--                System Write Throughput(MB/s):       5292.21                --|
            |--               System Memory Throughput(MB/s):      16912.90                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7bf4
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      61 M        60    3128 K  9570 K    423 K     0    1188  
 1     130 M        24      27 M   213 M    659 K     0    1325 K
-----------------------------------------------------------------------
 *     191 M        84      30 M   222 M   1082 K     0    1326 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.99        Core1: 67.71        
Core2: 25.12        Core3: 120.43        
Core4: 25.34        Core5: 80.38        
Core6: 19.36        Core7: 116.95        
Core8: 22.52        Core9: 42.58        
Core10: 16.06        Core11: 112.83        
Core12: 20.50        Core13: 38.75        
Core14: 25.23        Core15: 124.21        
Core16: 10.69        Core17: 29.82        
Core18: 21.26        Core19: 33.63        
Core20: 19.79        Core21: 99.23        
Core22: 25.74        Core23: 81.00        
Core24: 25.51        Core25: 111.33        
Core26: 27.46        Core27: 125.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.89
Socket1: 75.38
DDR read Latency(ns)
Socket0: 19287.51
Socket1: 248.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.27        Core1: 73.98        
Core2: 30.16        Core3: 123.58        
Core4: 27.03        Core5: 87.81        
Core6: 19.68        Core7: 126.46        
Core8: 31.44        Core9: 40.63        
Core10: 25.47        Core11: 115.85        
Core12: 26.38        Core13: 42.96        
Core14: 26.90        Core15: 131.77        
Core16: 10.05        Core17: 33.37        
Core18: 22.18        Core19: 35.91        
Core20: 21.89        Core21: 116.07        
Core22: 20.73        Core23: 86.46        
Core24: 19.53        Core25: 116.61        
Core26: 23.74        Core27: 123.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.68
Socket1: 80.50
DDR read Latency(ns)
Socket0: 21370.78
Socket1: 252.52
irq_total: 305458.863223937
cpu_total: 39.84
cpu_0: 1.73
cpu_1: 100.00
cpu_2: 1.20
cpu_3: 90.69
cpu_4: 0.80
cpu_5: 100.00
cpu_6: 0.66
cpu_7: 65.29
cpu_8: 0.53
cpu_9: 7.98
cpu_10: 0.47
cpu_11: 80.32
cpu_12: 0.33
cpu_13: 99.47
cpu_14: 0.60
cpu_15: 62.77
cpu_16: 3.39
cpu_17: 94.28
cpu_18: 1.06
cpu_19: 98.54
cpu_20: 1.00
cpu_21: 74.87
cpu_22: 1.06
cpu_23: 100.00
cpu_24: 1.33
cpu_25: 68.48
cpu_26: 0.80
cpu_27: 57.85
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 110322
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 81089
Total_rx_packets: 191411
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 8145698945
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 3923233813
Total_tx_bytes: 12068932758
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 7281307
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 5351929
Total_rx_bytes: 12633236
enp130s0f0_rx_bytes_phy: 4
enp130s0f1_rx_bytes_phy: 7732393
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 5676303
Total_rx_bytes_phy: 13408700
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 8148489904
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 3925018561
Total_tx_bytes_phy: 12073508465
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 906026
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 435252
Total_tx_packets_phy: 1341278
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 110476
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 81090
Total_rx_packets_phy: 191566
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 906119
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 435247
Total_tx_packets: 1341366


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.21        Core1: 70.99        
Core2: 31.55        Core3: 119.47        
Core4: 29.97        Core5: 86.04        
Core6: 16.47        Core7: 124.33        
Core8: 18.48        Core9: 40.14        
Core10: 23.56        Core11: 114.64        
Core12: 23.92        Core13: 37.35        
Core14: 22.64        Core15: 123.35        
Core16: 25.99        Core17: 35.18        
Core18: 10.95        Core19: 33.94        
Core20: 20.40        Core21: 110.63        
Core22: 20.50        Core23: 85.14        
Core24: 17.70        Core25: 113.81        
Core26: 22.89        Core27: 123.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.59
Socket1: 78.13
DDR read Latency(ns)
Socket0: 20872.97
Socket1: 254.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.56        Core1: 73.40        
Core2: 34.01        Core3: 119.56        
Core4: 31.66        Core5: 85.36        
Core6: 31.99        Core7: 121.13        
Core8: 31.03        Core9: 38.12        
Core10: 30.79        Core11: 117.77        
Core12: 30.14        Core13: 40.27        
Core14: 29.65        Core15: 126.32        
Core16: 29.83        Core17: 32.77        
Core18: 28.22        Core19: 33.61        
Core20: 29.15        Core21: 117.59        
Core22: 27.92        Core23: 84.83        
Core24: 29.98        Core25: 118.12        
Core26: 23.61        Core27: 126.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.15
Socket1: 79.20
DDR read Latency(ns)
Socket0: 21950.42
Socket1: 252.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.49        Core1: 68.44        
Core2: 12.04        Core3: 118.20        
Core4: 26.11        Core5: 78.83        
Core6: 23.24        Core7: 122.42        
Core8: 25.73        Core9: 40.92        
Core10: 33.93        Core11: 111.95        
Core12: 23.90        Core13: 43.10        
Core14: 25.93        Core15: 119.50        
Core16: 26.63        Core17: 32.66        
Core18: 31.38        Core19: 35.58        
Core20: 22.54        Core21: 111.52        
Core22: 25.42        Core23: 84.40        
Core24: 23.55        Core25: 118.60        
Core26: 24.33        Core27: 122.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.53
Socket1: 77.65
DDR read Latency(ns)
Socket0: 21453.18
Socket1: 252.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.37        Core1: 72.09        
Core2: 26.56        Core3: 122.59        
Core4: 38.62        Core5: 81.62        
Core6: 41.47        Core7: 125.37        
Core8: 27.50        Core9: 45.87        
Core10: 33.36        Core11: 114.26        
Core12: 28.30        Core13: 45.01        
Core14: 26.26        Core15: 129.07        
Core16: 27.00        Core17: 32.27        
Core18: 15.49        Core19: 33.24        
Core20: 21.85        Core21: 114.98        
Core22: 11.81        Core23: 86.38        
Core24: 19.96        Core25: 119.31        
Core26: 22.74        Core27: 121.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.85
Socket1: 79.26
DDR read Latency(ns)
Socket0: 21844.89
Socket1: 253.96
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 

Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 32348
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14418008370; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14418023102; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7209019896; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7209019896; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7209116994; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7209116994; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007640009; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4049001; Consumed Joules: 247.13; Watts: 41.13; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 702739; Consumed DRAM Joules: 10.75; DRAM Watts: 1.79
S1P0; QPIClocks: 14418208162; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14418217950; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7209218302; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7209218302; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7209125932; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7209125932; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008091166; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7189452; Consumed Joules: 438.81; Watts: 73.04; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1745487; Consumed DRAM Joules: 26.71; DRAM Watts: 4.45
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7f91
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.49   0.01    0.60     237 K   1082 K    0.78    0.12    0.00    0.02     6384        5        2     70
   1    1     0.11   0.10   1.20    1.20      37 M     53 M    0.31    0.40    0.03    0.05     3528     4887       54     55
   2    0     0.00   0.58   0.01    0.60      64 K    386 K    0.83    0.21    0.00    0.01     1120        1        0     70
   3    1     0.13   0.11   1.14    1.20      39 M     52 M    0.25    0.31    0.03    0.04     1792     4684       72     55
   4    0     0.00   0.59   0.00    0.60      36 K    231 K    0.84    0.22    0.00    0.01      840        2        1     70
   5    1     0.12   0.10   1.20    1.20      39 M     56 M    0.31    0.39    0.03    0.05     3808     5150       37     55
   6    0     0.01   1.55   0.01    0.72      37 K    198 K    0.81    0.32    0.00    0.00     1064        5        0     70
   7    1     0.09   0.12   0.77    1.17      24 M     32 M    0.23    0.30    0.03    0.03     1960     2677       81     55
   8    0     0.00   0.96   0.00    0.61      27 K    152 K    0.82    0.25    0.00    0.00      672        1        0     69
   9    1     0.06   0.54   0.12    0.62    1369 K   3946 K    0.65    0.18    0.00    0.01       56      122       60     57
  10    0     0.00   0.55   0.00    0.60      14 K    102 K    0.86    0.20    0.00    0.01      224        1        0     68
  11    1     0.13   0.13   1.05    1.20      32 M     44 M    0.27    0.32    0.02    0.03     2520     4016       25     54
  12    0     0.00   0.69   0.00    0.60      25 K    139 K    0.81    0.22    0.00    0.01     1232        2        1     70
  13    1     0.12   0.10   1.17    1.20      28 M     44 M    0.35    0.47    0.02    0.04     3360     4732        5     54
  14    0     0.00   0.35   0.00    0.60      12 K    105 K    0.88    0.15    0.00    0.02      560        0        1     70
  15    1     0.08   0.09   0.89    1.19      30 M     40 M    0.24    0.29    0.04    0.05     1624     3260      122     54
  16    0     0.00   0.36   0.00    0.60      17 K    145 K    0.88    0.20    0.00    0.01     1120        1        0     70
  17    1     0.11   0.09   1.13    1.20      28 M     44 M    0.36    0.48    0.03    0.04     3304     5044       12     55
  18    0     0.00   0.45   0.00    0.60      16 K    124 K    0.87    0.21    0.00    0.01      728        1        1     70
  19    1     0.12   0.10   1.18    1.20      28 M     47 M    0.40    0.48    0.02    0.04     4480     4933       16     56
  20    0     0.01   1.06   0.01    1.04      31 K    317 K    0.90    0.52    0.00    0.00     4032        5        0     70
  21    1     0.09   0.10   0.96    1.20      30 M     41 M    0.26    0.34    0.03    0.05     2688     3846        8     55
  22    0     0.08   1.70   0.04    1.08      66 K    887 K    0.93    0.59    0.00    0.00    10976       17        3     70
  23    1     0.16   0.13   1.20    1.20      37 M     57 M    0.34    0.41    0.02    0.04     3248     4621      121     55
  24    0     0.00   0.76   0.01    0.60      49 K    324 K    0.85    0.29    0.00    0.01      504        4        0     71
  25    1     0.10   0.11   0.84    1.18      25 M     34 M    0.25    0.31    0.03    0.04     2352     3373       27     56
  26    0     0.00   0.94   0.01    0.60      36 K    253 K    0.86    0.27    0.00    0.01      784        2        0     70
  27    1     0.07   0.09   0.74    1.15      25 M     32 M    0.23    0.27    0.04    0.05     1176     3299       19     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.16   0.01    0.78     675 K   4451 K    0.85    0.36    0.00    0.00    30240       47        9     62
 SKT    1     0.11   0.11   0.97    1.18     410 M    585 M    0.30    0.38    0.03    0.04    35896    54644      659     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.12   0.49    1.18     410 M    589 M    0.30    0.38    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:  137 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 41.42 %

 C1 core residency: 10.45 %; C3 core residency: 0.11 %; C6 core residency: 48.02 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.12 => corresponds to 2.95 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.44 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5537 M   5504 M   |    5%     5%   
 SKT    1       16 G     16 G   |   16%    16%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   43 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.65     0.26     205.60       8.97         270.17
 SKT   1    57.84    26.01     369.89      22.32         587.72
---------------------------------------------------------------------------------------------------------------
       *    58.49    26.28     575.49      31.30         587.75
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
