always @(posedge clk) begin
    if (reset) begin
        q <= 32'h1;
    end
    else begin
        q[31] <= q[0] ^ q[31];
        q[30:22] <= q[31:23];
        q[21] <= q[22] ^ q[0];
        q[20:2] <= q[21:3];
        q[1] <= q[2] ^ q[0];
        q[0] <= q[1] ^ q[0];
    end
end
endmodule