[{"DBLP title": "HPVM2FPGA: Enabling True Hardware-Agnostic FPGA Programming.", "DBLP authors": ["Adel Ejjeh", "Leon Medvinsky", "Aaron Councilman", "Hemang Nehra", "Suraj Sharma", "Vikram S. Adve", "Luigi Nardi", "Eriko Nurvitadhi", "Rob A. Rutenbar"], "year": 2022, "doi": "https://doi.org/10.1109/ASAP54787.2022.00012", "OA papers": [{"PaperId": "https://openalex.org/W4312260807", "PaperTitle": "HPVM2FPGA: Enabling True Hardware-Agnostic FPGA Programming", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Illinois Urbana-Champaign": 6.0, "Lund University": 1.0, "Intel (United States)": 1.0, "University of Pittsburgh": 1.0}, "Authors": ["Adel Ejjeh", "Leon Medvinsky", "Aaron Councilman", "Hemang Nehra", "Suraj Sharma", "Vikram Adve", "Luigi Nardi", "Eriko Nurvitadhi", "Rob A Rutenbar"]}]}, {"DBLP title": "LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models.", "DBLP authors": ["Nan Wu", "Jiwon Lee", "Yuan Xie", "Cong Hao"], "year": 2022, "doi": "https://doi.org/10.1109/ASAP54787.2022.00013", "OA papers": [{"PaperId": "https://openalex.org/W4312231865", "PaperTitle": "LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of California, Santa Barbara": 2.0, "Georgia Institute of Technology": 2.0}, "Authors": ["Nan Wu", "Jiwon Lee", "Yuan Xie", "Cong Hao"]}]}, {"DBLP title": "LogicWiSARD: Memoryless Synthesis of Weightless Neural Networks.", "DBLP authors": ["Igor D. S. Miranda", "Aman Arora", "Zachary Susskind", "Luis Armando Quintanilla Villon", "Rafael Fontella Katopodis", "Diego Leonel Cadette Dutra", "Leandro Santiago de Ara\u00fajo", "Priscila M. V. Lima", "Felipe M. G. Fran\u00e7a", "Lizy K. John", "Maur\u00edcio Breternitz"], "year": 2022, "doi": "https://doi.org/10.1109/ASAP54787.2022.00014", "OA papers": [{"PaperId": "https://openalex.org/W4312801974", "PaperTitle": "LogicWiSARD: Memoryless Synthesis of Weightless Neural Networks", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Federal University of Rec\u00f4ncavo da Bahia": 1.0, "The University of Texas at Austin": 3.0, "Federal University of Rio de Janeiro": 5.0, "Fluminense Federal University": 1.0, "Iscte \u2013 Instituto Universit\u00e1rio de Lisboa": 1.0}, "Authors": ["Igor D.S. Miranda", "Aman Arora", "Zachary Susskind", "Villon, Luis Armando Quintanilla", "Rafael Katopodis", "Diego L. Cadette Dutra", "de Araujo, Leandro Santiago", "Priscila M. V. Lima", "Felipe M.G. Franca", "Lizy K. John", "Mauricio Breternitz"]}]}, {"DBLP title": "Optimizing Behavioral Near On-Chip Memory Computing Systems.", "DBLP authors": ["Qilin Si", "Benjamin Carrion Schafer"], "year": 2022, "doi": "https://doi.org/10.1109/ASAP54787.2022.00015", "OA papers": [{"PaperId": "https://openalex.org/W4312465441", "PaperTitle": "Optimizing Behavioral Near On-Chip Memory Computing Systems", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"The University of Texas at Dallas": 2.0}, "Authors": ["Qilin Si", "Benjamin Carrion Schafer"]}]}, {"DBLP title": "Efficient Synchronization for NR-REDCAP Implemented on a Vector DSP.", "DBLP authors": ["Sheikh Faizan Qureshi", "Stefan A. Damjancevic", "Emil Mat\u00fas", "Dmitry Utyansky", "Pieter van der Wolf", "Gerhard P. Fettweis"], "year": 2022, "doi": "https://doi.org/10.1109/ASAP54787.2022.00016", "OA papers": [{"PaperId": "https://openalex.org/W4312946392", "PaperTitle": "Efficient Synchronization for NR-REDCAP Implemented on a Vector DSP", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"TU Dresden": 1.8333333333333333, "Vodafone (Germany)": 1.8333333333333333, "Synopsys, Inc.,Saint Petersburg,Russia": 1.0, "Synopsys, Inc.,Eindhoven,The Netherlands": 1.0, "Barkhausen Institute": 0.3333333333333333}, "Authors": ["Sheikh Faizan Qureshi", "Stefan A. Damjancevic", "Emil Matus", "Dmitry Utyansky", "Pieter Van der Wolf", "Gerhard Fettweis"]}]}, {"DBLP title": "A \"New Ara\" for Vector Computing: An Open Source Highly Efficient RISC-V V 1.0 Vector Processor Design.", "DBLP authors": ["Matteo Perotti", "Matheus A. Cavalcante", "Nils Wistoff", "Renzo Andri", "Lukas Cavigelli", "Luca Benini"], "year": 2022, "doi": "https://doi.org/10.1109/ASAP54787.2022.00017", "OA papers": [{"PaperId": "https://openalex.org/W4307079523", "PaperTitle": "A \u201cNew Ara\u201d for Vector Computing: An Open Source Highly Efficient RISC-V V 1.0 Vector Processor Design", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Matteo Perotti", "Matheus de Ara\u00fajo Cavalcante", "Nils Wistoff", "Andri, Renzo", "Lukas Cavigelli", "Benini, Luca"]}]}, {"DBLP title": "Acceleration of video stabilization using embedded GPU.", "DBLP authors": ["Yuzuki Mimura", "Qiong Chang", "Tsutomu Maruyama"], "year": 2022, "doi": "https://doi.org/10.1109/ASAP54787.2022.00018", "OA papers": [{"PaperId": "https://openalex.org/W4312264502", "PaperTitle": "Acceleration of video stabilization using embedded GPU", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Tsukuba": 1.0, "Tokyo Institute of Technology": 1.0, "University of Tsukuba Intelligent and Mechanical Interaction Systems,Tsukuba,JAPAN": 1.0}, "Authors": ["Yuzuki Mimura", "Chang Qiong", "Tsutomu Maruyama"]}]}, {"DBLP title": "Aggressive Performance Improvement on Processing-in-Memory Devices by Adopting Hugepages.", "DBLP authors": ["Paulo Cesar Santos", "Bruno E. Forlin", "Marco A. Z. Alves", "Luigi Carro"], "year": 2022, "doi": "https://doi.org/10.1109/ASAP54787.2022.00019", "OA papers": [{"PaperId": "https://openalex.org/W4312509132", "PaperTitle": "Aggressive Performance Improvement on Processing-in-Memory Devices by Adopting Hugepages", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Federal University of Rio Grande do Sul": 3.0, "Institute of Informatics - Federal University of Paran&#x00E1;,Curitita,Brazil": 1.0}, "Authors": ["Paulo Cesar Santos", "Bruno Forlin", "Marco G. Alves", "Luigi Carro"]}]}, {"DBLP title": "Fast Heterogeneous Task Mapping for Reducing Edge DNN Latency.", "DBLP authors": ["Murray L. Kornelsen", "Seyyed Hasan Mozafari", "James J. Clark", "Brett H. Meyer", "Warren J. Gross"], "year": 2022, "doi": "https://doi.org/10.1109/ASAP54787.2022.00020", "OA papers": [{"PaperId": "https://openalex.org/W4312845220", "PaperTitle": "Fast Heterogeneous Task Mapping for Reducing Edge DNN Latency", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"McGill University": 5.0}, "Authors": ["M. L. Kornelsen", "S. H. Mozafari", "J. J. Clark", "B. H. Meyer", "W. J. Gross"]}]}, {"DBLP title": "Low-precision logarithmic arithmetic for neural network accelerators.", "DBLP authors": ["Maxime Christ", "Florent de Dinechin", "Fr\u00e9d\u00e9ric P\u00e9trot"], "year": 2022, "doi": "https://doi.org/10.1109/ASAP54787.2022.00021", "OA papers": [{"PaperId": "https://openalex.org/W4281667413", "PaperTitle": "Low-precision logarithmic arithmetic for neural network accelerators", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Grenoble Institute of Technology": 2.0, "Institut National des Sciences Appliqu\u00e9es de Lyon": 1.0}, "Authors": ["Maxime Christ", "Florent de Dinechin", "Fr\u00e9d\u00e9ric P\u00e9trot"]}]}, {"DBLP title": "Answer Fast: Accelerating BERT on the Tensor Streaming Processor.", "DBLP authors": ["Ibrahim Ahmed", "Sahil Parmar", "Matthew Boyd", "Michael Beidler", "Kris Kang", "Bill Liu", "Kyle Roach", "John Kim", "Dennis Abts"], "year": 2022, "doi": "https://doi.org/10.1109/ASAP54787.2022.00022", "OA papers": [{"PaperId": "https://openalex.org/W4312659766", "PaperTitle": "Answer Fast: Accelerating BERT on the Tensor Streaming Processor", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"IQE (United Kingdom)": 9.0}, "Authors": ["Ibrahim Ahmed", "Sahil Parmar", "Matthew Boyd", "Michael Beidler", "Kris Kang", "Bill Liu", "Kyle Roach", "John Kim", "Dennis Abts"]}]}, {"DBLP title": "Deep Learning-based Embedded Intrusion Detection System for Automotive CAN.", "DBLP authors": ["Shashwat Khandelwal", "Eashan Wadhwa", "Shanker Shreejith"], "year": 2022, "doi": "https://doi.org/10.1109/ASAP54787.2022.00023", "OA papers": [{"PaperId": "https://openalex.org/W4312762561", "PaperTitle": "Deep Learning-based Embedded Intrusion Detection System for Automotive CAN", "Year": 2022, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Trinity College Dublin": 3.0}, "Authors": ["Shashwat Khandelwal", "Eashan Wadhwa", "Shanker Shreejith"]}]}, {"DBLP title": "FusedGCN: A Systolic Three-Matrix Multiplication Architecture for Graph Convolutional Networks.", "DBLP authors": ["Christodoulos Peltekis", "Dionysios Filippas", "Chrysostomos Nicopoulos", "Giorgos Dimitrakopoulos"], "year": 2022, "doi": "https://doi.org/10.1109/ASAP54787.2022.00024", "OA papers": [{"PaperId": "https://openalex.org/W4312472405", "PaperTitle": "FusedGCN: A Systolic Three-Matrix Multiplication Architecture for Graph Convolutional Networks", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Democritus University of Thrace": 3.0, "University of Cyprus": 1.0}, "Authors": ["Christodoulos Peltekis", "Dionysios Filippas", "Chrysostomos Nicopoulos", "Giorgos Dimitrakopoulos"]}]}, {"DBLP title": "Full-BNN: A Low Storage and Power Consumption Time-Domain Architecture based on FPGA.", "DBLP authors": ["Longlong Zhang", "Xuebin Tang", "Xiang Hu", "Yuanxi Peng", "Tong Zhou"], "year": 2022, "doi": "https://doi.org/10.1109/ASAP54787.2022.00025", "OA papers": [{"PaperId": "https://openalex.org/W4313024841", "PaperTitle": "Full-BNN: A Low Storage and Power Consumption Time-Domain Architecture based on FPGA", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National University of Defense Technology": 5.0}, "Authors": ["Longlong Zhang", "Xuebin Tang", "Xiang Hu", "Yuanxi Peng", "Tong Zhou"]}]}, {"DBLP title": "FAQ: A Flexible Accelerator for Q-Learning with Configurable Environment.", "DBLP authors": ["Marc Rothmann", "Mario Porrmann"], "year": 2022, "doi": "https://doi.org/10.1109/ASAP54787.2022.00026", "OA papers": [{"PaperId": "https://openalex.org/W4313037262", "PaperTitle": "FAQ: A Flexible Accelerator for Q-Learning with Configurable Environment", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Osnabr\u00fcck University": 2.0}, "Authors": ["Marc Rothmann", "Mario Porrmann"]}]}, {"DBLP title": "IMEC: A Memory-Efficient Convolution Algorithm For Quantised Neural Network Accelerators.", "DBLP authors": ["Eashan Wadhwa", "Shashwat Khandelwal", "Shanker Shreejith"], "year": 2022, "doi": "https://doi.org/10.1109/ASAP54787.2022.00027", "OA papers": [{"PaperId": "https://openalex.org/W4312990208", "PaperTitle": "IMEC: A Memory-Efficient Convolution Algorithm For Quantised Neural Network Accelerators", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Trinity College Dublin": 3.0}, "Authors": ["Eashan Wadhwa", "Shashwat Khandelwal", "Shanker Shreejith"]}]}, {"DBLP title": "Design Space Exploration for Memory-Oriented Approximate Computing Techniques.", "DBLP authors": ["Hugo Miomandre", "Jean-Fran\u00e7ois Nezan", "Daniel M\u00e9nard"], "year": 2022, "doi": "https://doi.org/10.1109/ASAP54787.2022.00028", "OA papers": [{"PaperId": "https://openalex.org/W4294957207", "PaperTitle": "Design Space Exploration for Memory-Oriented Approximate Computing Techniques", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Institut Sup\u00e9rieur de l'\u00c9lectronique et du Num\u00e9rique": 1.5, "Institut National des Sciences Appliqu\u00e9es de Rennes": 1.5}, "Authors": ["Hugo Miomandre", "Jean-Francois Nezan", "Daniel M\u00e9nard"]}]}, {"DBLP title": "Accelerating Path Planning for Autonomous Driving with Hardware-Assisted Memorization.", "DBLP authors": ["Mulong Luo", "G. Edward Suh"], "year": 2022, "doi": "https://doi.org/10.1109/ASAP54787.2022.00029", "OA papers": [{"PaperId": "https://openalex.org/W4228996506", "PaperTitle": "Accelerating Path Planning for Autonomous Driving with Hardware-Assisted Memorization", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Mulong Luo", "G. Edward Suh"]}]}, {"DBLP title": "Mask-Net: A Hardware-efficient Object Detection Network with Masked Region Proposals.", "DBLP authors": ["Hanqiu Chen", "Cong Hao"], "year": 2022, "doi": "https://doi.org/10.1109/ASAP54787.2022.00030", "OA papers": [{"PaperId": "https://openalex.org/W4312655603", "PaperTitle": "Mask-Net: A Hardware-efficient Object Detection Network with Masked Region Proposals", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Hanqiu Chen", "Cong Hao"]}]}, {"DBLP title": "High-Performance AKAZE Implementation Including Parametrizable and Generic HLS Modules.", "DBLP authors": ["Matthias Nickel", "Lester Kalms", "Tim H\u00e4ring", "Diana G\u00f6hringer"], "year": 2022, "doi": "https://doi.org/10.1109/ASAP54787.2022.00031", "OA papers": [{"PaperId": "https://openalex.org/W4312406237", "PaperTitle": "High-Performance AKAZE Implementation Including Parametrizable and Generic HLS Modules", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Technische Universit&#x00E4;t Dresden, Chair of Adaptive Dynamic Systems,Dresden,Germany": 4.0}, "Authors": ["Matthias Nickel", "Lester Kalms", "Tim Haring", "Diana Gohringer"]}]}, {"DBLP title": "Efficient FPGA-based ECDSA Verification Engine for Permissioned Blockchains.", "DBLP authors": ["Rashmi Agrawal", "Ji Yang", "Haris Javaid"], "year": 2022, "doi": "https://doi.org/10.1109/ASAP54787.2022.00032", "OA papers": [{"PaperId": "https://openalex.org/W4312684437", "PaperTitle": "Efficient FPGA-based ECDSA Verification Engine for Permissioned Blockchains", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Boston University": 1.0, "AMD,San Jose,USA": 1.0, "AMD,Singapore": 1.0}, "Authors": ["Rashmi Agrawal", "Ji Yang", "Haris Javaid"]}]}, {"DBLP title": "Secure Communication Protocol for Network-on-Chip with Authenticated Encryption and Recovery Mechanism.", "DBLP authors": ["Julian Haase", "Sebastian Jaster", "Elke Franz", "Diana G\u00f6hringer"], "year": 2022, "doi": "https://doi.org/10.1109/ASAP54787.2022.00033", "OA papers": [{"PaperId": "https://openalex.org/W4312690693", "PaperTitle": "Secure Communication Protocol for Network-on-Chip with Authenticated Encryption and Recovery Mechanism", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Chair of Adaptive Dynamic Systems, Technische Universit&#x00E4;t Dresden,Germany": 2.0, "Chair of Privacy and Data Security, Technische Universit&#x00E4;t Dresden,Germany": 2.0}, "Authors": ["Julian Haase", "Sebastian Jaster", "Elke Franz", "Diana Gohringer"]}]}, {"DBLP title": "OpenASIP 2.0: Co-Design Toolset for RISC-V Application-Specific Instruction-Set Processors.", "DBLP authors": ["Kari Hepola", "Joonas Multanen", "Pekka J\u00e4\u00e4skel\u00e4inen"], "year": 2022, "doi": "https://doi.org/10.1109/ASAP54787.2022.00034", "OA papers": [{"PaperId": "https://openalex.org/W4312490412", "PaperTitle": "OpenASIP 2.0: Co-Design Toolset for RISC-V Application-Specific Instruction-Set Processors", "Year": 2022, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Tampere University": 3.0}, "Authors": ["Kari Hepola", "Joonas Multanen", "Pekka J\u00e4\u00e4skel\u00e4inen"]}]}]