digraph G {
	node[shape=plaintext];

	hdl->{sync;epp;common};

	sync->{platforms;sync_vhdl;sync_verilog};
	common->{common_vhdl;common_verilog};

	sync_vhdl->{comm_fpga;ex_cksum;ex_fifo};
	common_vhdl->{fifo_gen;seven_seg;timer};

	common_vhdl[label="vhdl"];
	common_verilog[label="verilog"];
	sync_vhdl[label="vhdl"];
	sync_verilog[label="verilog"];
}
