// Code your design here
module compuertas#(parameter WIDTH = 4)(
  input reg [WIDTH-1:0] a, b,
  input clk,
  output reg [WIDTH-1:0] bitwise_and,
  output reg [WIDTH-1:0] bitwise_or,
  output reg [WIDTH-1:0] bitwise_xor
);
  always @(posedge clk) begin
    assign  bitwise_and=a&b;
    assign  bitwise_or = a|b;
    assign  bitwise_xor = a^b;
  end 
endmodule 
