// Seed: 1380406043
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = id_6;
  logic [-1 : 1] id_9, id_10;
endmodule
module module_1 #(
    parameter id_2 = 32'd95
) (
    id_1,
    _id_2,
    id_3
);
  output wire id_3;
  input wire _id_2;
  output logic [7:0] id_1;
  wire id_4;
  logic [7:0] id_5;
  assign id_5[-1] = -1'b0;
  wire  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ;
  module_0 modCall_1 (
      id_21,
      id_10,
      id_21,
      id_4,
      id_6,
      id_6,
      id_6,
      id_9
  );
endmodule
