Found 1 solution(s) in ./myproject_prj.
Reports for solution "solution1":

C SIMULATION RESULT:
INFO: [SIM 2] *************** CSIM start ***************
INFO: [SIM 4] CSIM will launch GCC as the compiler.
   Compiling ../../../../myproject_test.cpp in debug mode
   Compiling ../../../../firmware/myproject.cpp in debug mode
   Generating csim.exe
INFO: Unable to open input/predictions file, using default input.
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
INFO: Saved inference results to file: tb_data/csim_results.log
INFO: [SIM 1] CSim done with 0 errors.
INFO: [SIM 3] *************** CSIM finish ***************

SYNTHESIS REPORT:
================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Tue Apr 20 11:55:53 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.292 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+----------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline |
    |   min   |   max   |    min   |    max   |  min |  max |   Type   |
    +---------+---------+----------+----------+------+------+----------+
    |     1746|     1746| 8.730 us | 8.730 us |  1204|  1204| dataflow |
    +---------+---------+----------+----------+------+------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                             |                                                          |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                           Instance                          |                          Module                          |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0         |dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_s       |      400|      400|  2.000 us |  2.000 us |   400|   400|   none  |
        |conv_2d_cl_array_array_ap_fixed_8u_config11_U0               |conv_2d_cl_array_array_ap_fixed_8u_config11_s             |     1002|     1002|  5.010 us |  5.010 us |  1002|  1002|   none  |
        |conv_2d_cl_array_array_ap_fixed_8u_config7_U0                |conv_2d_cl_array_array_ap_fixed_8u_config7_s              |     1002|     1002|  5.010 us |  5.010 us |  1002|  1002|   none  |
        |conv_2d_cl_array_array_ap_fixed_4u_config2_U0                |conv_2d_cl_array_array_ap_fixed_4u_config2_s              |     1203|     1203|  6.015 us |  6.015 us |  1203|  1203|   none  |
        |pooling2d_cl_array_array_ap_fixed_8u_config15_U0             |pooling2d_cl_array_array_ap_fixed_8u_config15_s           |       67|       67|  0.335 us |  0.335 us |    67|    67|   none  |
        |pooling2d_cl_array_array_ap_fixed_4u_config6_U0              |pooling2d_cl_array_array_ap_fixed_4u_config6_s            |      259|      259|  1.295 us |  1.295 us |   259|   259|   none  |
        |softmax_array_array_ap_fixed_8u_softmax_config17_U0          |softmax_array_array_ap_fixed_8u_softmax_config17_s        |        5|        5| 25.000 ns | 25.000 ns |     5|     5|   none  |
        |leaky_relu_array_array_LeakyReLU_config10_354_U0             |leaky_relu_array_array_LeakyReLU_config10_354             |       67|       67|  0.335 us |  0.335 us |    67|    67|   none  |
        |leaky_relu_array_array_LeakyReLU_config14_355_U0             |leaky_relu_array_array_LeakyReLU_config14_355             |       67|       67|  0.335 us |  0.335 us |    67|    67|   none  |
        |leaky_relu_array_array_ap_fixed_4u_LeakyReLU_config5_353_U0  |leaky_relu_array_array_ap_fixed_4u_LeakyReLU_config5_353  |      259|      259|  1.295 us |  1.295 us |   259|   259|   none  |
        |zeropad2d_cl_array_array_ap_fixed_3u_config18_U0             |zeropad2d_cl_array_array_ap_fixed_3u_config18_s           |      475|      475|  2.375 us |  2.375 us |   475|   475|   none  |
        |zeropad2d_cl_array_array_ap_fixed_8u_config20_U0             |zeropad2d_cl_array_array_ap_fixed_8u_config20_s           |      103|      103|  0.515 us |  0.515 us |   103|   103|   none  |
        |zeropad2d_cl_array_array_ap_fixed_4u_config19_U0             |zeropad2d_cl_array_array_ap_fixed_4u_config19_s           |      103|      103|  0.515 us |  0.515 us |   103|   103|   none  |
        |Block_ap_fixed_base_exit4327_proc_U0                         |Block_ap_fixed_base_exit4327_proc                         |        0|        0|    0 ns   |    0 ns   |     0|     0|   none  |
        +-------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       20|    -|
|FIFO                 |       59|      -|     2245|     3035|    -|
|Instance             |        3|    195|    37394|    70640|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        -|      -|        6|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       62|    195|    39645|    73731|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        4|      8|        5|       18|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        1|      2|        1|        6|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+----------------------------------------------------------+---------+-------+-------+-------+-----+
    |                           Instance                          |                          Module                          | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +-------------------------------------------------------------+----------------------------------------------------------+---------+-------+-------+-------+-----+
    |Block_ap_fixed_base_exit4327_proc_U0                         |Block_ap_fixed_base_exit4327_proc                         |        0|      0|      2|     11|    0|
    |conv_2d_cl_array_array_ap_fixed_4u_config2_U0                |conv_2d_cl_array_array_ap_fixed_4u_config2_s              |        0|     97|   4438|   9534|    0|
    |conv_2d_cl_array_array_ap_fixed_8u_config11_U0               |conv_2d_cl_array_array_ap_fixed_8u_config11_s             |        0|     48|   7667|  17976|    0|
    |conv_2d_cl_array_array_ap_fixed_8u_config7_U0                |conv_2d_cl_array_array_ap_fixed_8u_config7_s              |        0|     24|   4758|   9238|    0|
    |dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0         |dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_s       |        0|      2|  16202|  28399|    0|
    |leaky_relu_array_array_LeakyReLU_config10_354_U0             |leaky_relu_array_array_LeakyReLU_config10_354             |        0|      8|    145|    476|    0|
    |leaky_relu_array_array_LeakyReLU_config14_355_U0             |leaky_relu_array_array_LeakyReLU_config14_355             |        0|      8|    145|    476|    0|
    |leaky_relu_array_array_ap_fixed_4u_LeakyReLU_config5_353_U0  |leaky_relu_array_array_ap_fixed_4u_LeakyReLU_config5_353  |        0|      4|     83|    292|    0|
    |pooling2d_cl_array_array_ap_fixed_4u_config6_U0              |pooling2d_cl_array_array_ap_fixed_4u_config6_s            |        0|      0|   1240|    898|    0|
    |pooling2d_cl_array_array_ap_fixed_8u_config15_U0             |pooling2d_cl_array_array_ap_fixed_8u_config15_s           |        0|      0|   2326|   1442|    0|
    |softmax_array_array_ap_fixed_8u_softmax_config17_U0          |softmax_array_array_ap_fixed_8u_softmax_config17_s        |        3|      4|    286|    804|    0|
    |zeropad2d_cl_array_array_ap_fixed_3u_config18_U0             |zeropad2d_cl_array_array_ap_fixed_3u_config18_s           |        0|      0|     48|    368|    0|
    |zeropad2d_cl_array_array_ap_fixed_4u_config19_U0             |zeropad2d_cl_array_array_ap_fixed_4u_config19_s           |        0|      0|     27|    297|    0|
    |zeropad2d_cl_array_array_ap_fixed_8u_config20_U0             |zeropad2d_cl_array_array_ap_fixed_8u_config20_s           |        0|      0|     27|    429|    0|
    +-------------------------------------------------------------+----------------------------------------------------------+---------+-------+-------+-------+-----+
    |Total                                                        |                                                          |        3|    195|  37394|  70640|    0|
    +-------------------------------------------------------------+----------------------------------------------------------+---------+-------+-------+-------+-----+

CO-SIMULATION RESULT:
Report time       : Tue Apr 20 11:57:08 CDT 2021.
Solution          : solution1.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+
|          |          |                    Latency                    |                    Interval                   |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|
|   Verilog|      Pass|           1909|           2317|           2637|            476|            955|           1435|
+----------+----------+-----------------------------------------------+-----------------------------------------------+

