#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu May 13 13:27:37 2021
# Process ID: 13621
# Current directory: /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.runs/impl_1
# Command line: vivado -log static_region_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source static_region_wrapper.tcl -notrace
# Log file: /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.runs/impl_1/static_region_wrapper.vdi
# Journal file: /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source static_region_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/ocl_ips'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rewingchow/COSIM'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/mnt/Xilinx/Vivado/2017.2/data/ip'.
add_files: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1292.316 ; gain = 191.266 ; free physical = 50281 ; free virtual = 120615
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_gpio_0_0/static_region_axi_gpio_0_0.dcp' for cell 'static_region_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/static_region_axi_smc_0.dcp' for cell 'static_region_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axis_data_fifo_0_0/static_region_axis_data_fifo_0_0.dcp' for cell 'static_region_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/static_region_ddr4_0_0.dcp' for cell 'static_region_i/ddr4_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_decouple_resetn_0/static_region_decouple_resetn_0.dcp' for cell 'static_region_i/decouple_resetn'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_input_layer_0_0/static_region_input_layer_0_0.dcp' for cell 'static_region_i/input_layer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_input_memory_0_0/static_region_input_memory_0_0.dcp' for cell 'static_region_i/input_memory_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_pr_decoupler_0_0/static_region_pr_decoupler_0_0.dcp' for cell 'static_region_i/pr_decoupler_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_proc_sys_reset_0_1/static_region_proc_sys_reset_0_1.dcp' for cell 'static_region_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_rst_ddr4_0_300M_0/static_region_rst_ddr4_0_300M_0.dcp' for cell 'static_region_i/rst_ddr4_0_300M'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_system_ila_0_0/static_region_system_ila_0_0.dcp' for cell 'static_region_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_util_ds_buf_0/static_region_util_ds_buf_0.dcp' for cell 'static_region_i/util_ds_buf'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_util_vector_logic_1_0/static_region_util_vector_logic_1_0.dcp' for cell 'static_region_i/util_vector_logic_1'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_0_0/static_region_vio_0_0.dcp' for cell 'static_region_i/vio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_1_0/static_region_vio_1_0.dcp' for cell 'static_region_i/vio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_2_0/static_region_vio_2_0.dcp' for cell 'static_region_i/vio_2'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_3_0/static_region_vio_3_0.dcp' for cell 'static_region_i/vio_3'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_4_0/static_region_vio_4_0.dcp' for cell 'static_region_i/vio_4'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xdma_0_0/static_region_xdma_0_0.dcp' for cell 'static_region_i/xdma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xlconstant_0_0/static_region_xlconstant_0_0.dcp' for cell 'static_region_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xbar_0/static_region_xbar_0.dcp' for cell 'static_region_i/xdma_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_m00_regslice_0/static_region_m00_regslice_0.dcp' for cell 'static_region_i/xdma_0_axi_periph/m00_couplers/m00_regslice'
INFO: [Netlist 29-17] Analyzing 2884 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xcvu095-ffvc1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_gpio_0_0/static_region_axi_gpio_0_0_board.xdc] for cell 'static_region_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_gpio_0_0/static_region_axi_gpio_0_0_board.xdc] for cell 'static_region_i/axi_gpio_0/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_gpio_0_0/static_region_axi_gpio_0_0.xdc] for cell 'static_region_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_gpio_0_0/static_region_axi_gpio_0_0.xdc] for cell 'static_region_i/axi_gpio_0/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_1/bd_be70_psr0_0_board.xdc] for cell 'static_region_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_1/bd_be70_psr0_0_board.xdc] for cell 'static_region_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_1/bd_be70_psr0_0.xdc] for cell 'static_region_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_1/bd_be70_psr0_0.xdc] for cell 'static_region_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_2/bd_be70_psr_aclk_0_board.xdc] for cell 'static_region_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_2/bd_be70_psr_aclk_0_board.xdc] for cell 'static_region_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_2/bd_be70_psr_aclk_0.xdc] for cell 'static_region_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_2/bd_be70_psr_aclk_0.xdc] for cell 'static_region_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_3/bd_be70_psr_aclk1_0_board.xdc] for cell 'static_region_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_3/bd_be70_psr_aclk1_0_board.xdc] for cell 'static_region_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_3/bd_be70_psr_aclk1_0.xdc] for cell 'static_region_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_3/bd_be70_psr_aclk1_0.xdc] for cell 'static_region_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_0/bd_cf8a_microblaze_I_0.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_0/bd_cf8a_microblaze_I_0.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_1/bd_cf8a_rst_0_0_board.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_1/bd_cf8a_rst_0_0_board.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_1/bd_cf8a_rst_0_0.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_1/bd_cf8a_rst_0_0.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_2/bd_cf8a_ilmb_0.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_2/bd_cf8a_ilmb_0.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_3/bd_cf8a_dlmb_0.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_3/bd_cf8a_dlmb_0.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_10/bd_cf8a_iomodule_0_0_board.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_10/bd_cf8a_iomodule_0_0_board.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/ip_0/static_region_ddr4_0_0_microblaze_mcs_board.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/ip_0/static_region_ddr4_0_0_microblaze_mcs_board.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/static_region_ddr4_0_0_board.xdc] for cell 'static_region_i/ddr4_0/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/static_region_ddr4_0_0_board.xdc] for cell 'static_region_i/ddr4_0/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/par/static_region_ddr4_0_0.xdc] for cell 'static_region_i/ddr4_0/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/par/static_region_ddr4_0_0.xdc] for cell 'static_region_i/ddr4_0/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_pr_decoupler_0_0/static_region_pr_decoupler_0_0.xdc] for cell 'static_region_i/pr_decoupler_0/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_pr_decoupler_0_0/static_region_pr_decoupler_0_0.xdc] for cell 'static_region_i/pr_decoupler_0/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_proc_sys_reset_0_1/static_region_proc_sys_reset_0_1_board.xdc] for cell 'static_region_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_proc_sys_reset_0_1/static_region_proc_sys_reset_0_1_board.xdc] for cell 'static_region_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_proc_sys_reset_0_1/static_region_proc_sys_reset_0_1.xdc] for cell 'static_region_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_proc_sys_reset_0_1/static_region_proc_sys_reset_0_1.xdc] for cell 'static_region_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_rst_ddr4_0_300M_0/static_region_rst_ddr4_0_300M_0_board.xdc] for cell 'static_region_i/rst_ddr4_0_300M/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_rst_ddr4_0_300M_0/static_region_rst_ddr4_0_300M_0_board.xdc] for cell 'static_region_i/rst_ddr4_0_300M/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_rst_ddr4_0_300M_0/static_region_rst_ddr4_0_300M_0.xdc] for cell 'static_region_i/rst_ddr4_0_300M/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_rst_ddr4_0_300M_0/static_region_rst_ddr4_0_300M_0.xdc] for cell 'static_region_i/rst_ddr4_0_300M/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'static_region_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'static_region_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_util_ds_buf_0/static_region_util_ds_buf_0_board.xdc] for cell 'static_region_i/util_ds_buf/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_util_ds_buf_0/static_region_util_ds_buf_0_board.xdc] for cell 'static_region_i/util_ds_buf/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_0_0/static_region_vio_0_0.xdc] for cell 'static_region_i/vio_0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_0_0/static_region_vio_0_0.xdc] for cell 'static_region_i/vio_0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xdma_0_0/ip_0/ip_0/synth/static_region_xdma_0_0_pcie3_ip_gt.xdc] for cell 'static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xdma_0_0/ip_0/ip_0/synth/static_region_xdma_0_0_pcie3_ip_gt.xdc] for cell 'static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xdma_0_0/ip_0/source/static_region_xdma_0_0_pcie3_ip-PCIE_X0Y1.xdc] for cell 'static_region_i/xdma_0/inst/pcie3_ip_i/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xdma_0_0/ip_0/source/static_region_xdma_0_0_pcie3_ip-PCIE_X0Y1.xdc] for cell 'static_region_i/xdma_0/inst/pcie3_ip_i/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xdma_0_0/static_region_xdma_0_0_board.xdc] for cell 'static_region_i/xdma_0/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xdma_0_0/static_region_xdma_0_0_board.xdc] for cell 'static_region_i/xdma_0/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xdma_0_0/source/static_region_xdma_0_0_pcie3_us_ip.xdc] for cell 'static_region_i/xdma_0/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xdma_0_0/source/static_region_xdma_0_0_pcie3_us_ip.xdc] for cell 'static_region_i/xdma_0/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axis_data_fifo_0_0/static_region_axis_data_fifo_0_0/static_region_axis_data_fifo_0_0.xdc] for cell 'static_region_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axis_data_fifo_0_0/static_region_axis_data_fifo_0_0/static_region_axis_data_fifo_0_0.xdc] for cell 'static_region_i/axis_data_fifo_0/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_1_0/static_region_vio_1_0.xdc] for cell 'static_region_i/vio_1'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_1_0/static_region_vio_1_0.xdc] for cell 'static_region_i/vio_1'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_2_0/static_region_vio_2_0.xdc] for cell 'static_region_i/vio_2'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_2_0/static_region_vio_2_0.xdc] for cell 'static_region_i/vio_2'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_3_0/static_region_vio_3_0.xdc] for cell 'static_region_i/vio_3'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_3_0/static_region_vio_3_0.xdc] for cell 'static_region_i/vio_3'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_4_0/static_region_vio_4_0.xdc] for cell 'static_region_i/vio_4'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_4_0/static_region_vio_4_0.xdc] for cell 'static_region_i/vio_4'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/bitstream.xdc]
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/bitstream.xdc]
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc]
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[64]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[64]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[64]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[64]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[65]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[65]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[65]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[65]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[66]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[66]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[66]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[66]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[67]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[67]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[67]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[67]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[68]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[68]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[68]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[68]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[69]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[69]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[69]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[69]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[70]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[70]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[70]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[70]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[71]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[71]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[71]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[71]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[0]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:62]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[0]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:63]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[0]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:64]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
can't read "c0_dm_dbi_n_iostandard": no such variable
can't read "c0_dm_dbi_n_output_impedance": no such variable
can't read "c0_dm_dbi_n_slew": no such variable
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dqs_c[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dqs_c[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dqs_c[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dqs_c[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dqs_t[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dqs_t[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dqs_t[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dqs_t[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc]
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc]
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_par'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_par'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_par'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_par'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_ten'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_ten'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_ten'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_alert_n'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_alert_n'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_adr[17]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_adr[17]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_adr[17]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_adr[17]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc]
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_twin_die.xdc]
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_cke[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_twin_die.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_twin_die.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_cs_n[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_twin_die.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_twin_die.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_odt[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_twin_die.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_twin_die.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_twin_die.xdc]
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x64.xdc]
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x64.xdc]
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc]
WARNING: [Vivado 12-584] No ports matched 'c0_sys_clk_p'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_sys_clk_n'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_sys_clk_p'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_sys_clk_n'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_sys_clk_p'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_sys_clk_n'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dqs_t[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dqs_c[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[64]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[65]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[66]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[67]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[68]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[69]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[70]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[71]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[0]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[2]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[3]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[4]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[5]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[6]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:151]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:151]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[7]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc]
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc]
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_cke[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_cs_n[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_odt[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_cke[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_cs_n[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_odt[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_cke[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_cs_n[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_odt[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc]
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/pcie_constr.xdc]
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/pcie_constr.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/static_region_axi_smc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xdma_0_0/static_region_xdma_0_0.dcp'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_31/bd_be70_sarn_2/bd_be70_sarn_2_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_ar_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_31/bd_be70_sarn_2/bd_be70_sarn_2_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_ar_node/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_32/bd_be70_srn_2/bd_be70_srn_2_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_r_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_32/bd_be70_srn_2/bd_be70_srn_2_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_r_node/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_33/bd_be70_sawn_2/bd_be70_sawn_2_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_33/bd_be70_sawn_2/bd_be70_sawn_2_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_34/bd_be70_swn_2/bd_be70_swn_2_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_w_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_34/bd_be70_swn_2/bd_be70_swn_2_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_w_node/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_35/bd_be70_sbn_2/bd_be70_sbn_2_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_b_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_35/bd_be70_sbn_2/bd_be70_sbn_2_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_b_node/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_22/bd_be70_sarn_1/bd_be70_sarn_1_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_22/bd_be70_sarn_1/bd_be70_sarn_1_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_23/bd_be70_srn_1/bd_be70_srn_1_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_r_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_23/bd_be70_srn_1/bd_be70_srn_1_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_r_node/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_24/bd_be70_sawn_1/bd_be70_sawn_1_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_24/bd_be70_sawn_1/bd_be70_sawn_1_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_25/bd_be70_swn_1/bd_be70_swn_1_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_w_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_25/bd_be70_swn_1/bd_be70_swn_1_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_w_node/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_26/bd_be70_sbn_1/bd_be70_sbn_1_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_b_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_26/bd_be70_sbn_1/bd_be70_sbn_1_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_b_node/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_13/bd_be70_sarn_0/bd_be70_sarn_0_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_13/bd_be70_sarn_0/bd_be70_sarn_0_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_14/bd_be70_srn_0/bd_be70_srn_0_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_14/bd_be70_srn_0/bd_be70_srn_0_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_15/bd_be70_sawn_0/bd_be70_sawn_0_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_15/bd_be70_sawn_0/bd_be70_sawn_0_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_16/bd_be70_swn_0/bd_be70_swn_0_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_16/bd_be70_swn_0/bd_be70_swn_0_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_w_node/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_17/bd_be70_sbn_0/bd_be70_sbn_0_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_17/bd_be70_sbn_0/bd_be70_sbn_0_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'static_region_i/xdma_0/inst/pcie3_ip_i/inst/user_lnk_up_cdc'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'static_region_i/xdma_0/inst/pcie3_ip_i/inst/user_lnk_up_cdc'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'static_region_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_cdc'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'static_region_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_cdc'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_region_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_region_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/bufg_mcap_clk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: static_region_i/xdma_0/inst/pcie3_ip_i/inst/sync_sys_clk
Generating merged BMM file for the design top 'static_region_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/sw/calibration_0/Debug/calibration_ddr.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1861 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 420 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 6 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 63 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 71 instances
  RAM16X1S => RAM32X1S (RAMS32): 13 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 204 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 949 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 43 instances
  RAM64X1S => RAM64X1S (RAMS64E): 9 instances

link_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:13 . Memory (MB): peak = 3113.785 ; gain = 1821.469 ; free physical = 48902 ; free virtual = 119237
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu095-ffvc1517'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu095-ffvc1517'
INFO: [Common 17-1223] The version limit for your license is '2020.02' and will expire in -439 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3185.809 ; gain = 64.031 ; free physical = 48900 ; free virtual = 119236
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize MIG Cores
INFO: [Mig 66-111] Re-using generated and synthesized IP, "xilinx.com:ip:ddr4_phy:2.2", from Vivado IP cache entry "94de5b70039edd89".
Netlist sorting complete. Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3185.809 ; gain = 0.000 ; free physical = 48846 ; free virtual = 119182
Phase 1 Generate And Synthesize MIG Cores | Checksum: eca349bc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3185.809 ; gain = 0.000 ; free physical = 48847 ; free virtual = 119182

Phase 2 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu May 13 13:39:00 2021
# Process ID: 17510
# Current directory: /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.runs/impl_1
# Command line: vivado -log static_region_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source static_region_wrapper.tcl -notrace
# Log file: /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.runs/impl_1/static_region_wrapper.vdi
# Journal file: /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source static_region_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/ocl_ips'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rewingchow/COSIM'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/mnt/Xilinx/Vivado/2017.2/data/ip'.
add_files: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1292.316 ; gain = 191.266 ; free physical = 57003 ; free virtual = 127346
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_gpio_0_0/static_region_axi_gpio_0_0.dcp' for cell 'static_region_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/static_region_axi_smc_0.dcp' for cell 'static_region_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axis_data_fifo_0_0/static_region_axis_data_fifo_0_0.dcp' for cell 'static_region_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/static_region_ddr4_0_0.dcp' for cell 'static_region_i/ddr4_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_decouple_resetn_0/static_region_decouple_resetn_0.dcp' for cell 'static_region_i/decouple_resetn'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_input_layer_0_0/static_region_input_layer_0_0.dcp' for cell 'static_region_i/input_layer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_input_memory_0_0/static_region_input_memory_0_0.dcp' for cell 'static_region_i/input_memory_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_pr_decoupler_0_0/static_region_pr_decoupler_0_0.dcp' for cell 'static_region_i/pr_decoupler_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_proc_sys_reset_0_1/static_region_proc_sys_reset_0_1.dcp' for cell 'static_region_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_rst_ddr4_0_300M_0/static_region_rst_ddr4_0_300M_0.dcp' for cell 'static_region_i/rst_ddr4_0_300M'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_system_ila_0_0/static_region_system_ila_0_0.dcp' for cell 'static_region_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_util_ds_buf_0/static_region_util_ds_buf_0.dcp' for cell 'static_region_i/util_ds_buf'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_util_vector_logic_1_0/static_region_util_vector_logic_1_0.dcp' for cell 'static_region_i/util_vector_logic_1'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_0_0/static_region_vio_0_0.dcp' for cell 'static_region_i/vio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_1_0/static_region_vio_1_0.dcp' for cell 'static_region_i/vio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_2_0/static_region_vio_2_0.dcp' for cell 'static_region_i/vio_2'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_3_0/static_region_vio_3_0.dcp' for cell 'static_region_i/vio_3'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_4_0/static_region_vio_4_0.dcp' for cell 'static_region_i/vio_4'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xdma_0_0/static_region_xdma_0_0.dcp' for cell 'static_region_i/xdma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xlconstant_0_0/static_region_xlconstant_0_0.dcp' for cell 'static_region_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xbar_0/static_region_xbar_0.dcp' for cell 'static_region_i/xdma_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_m00_regslice_0/static_region_m00_regslice_0.dcp' for cell 'static_region_i/xdma_0_axi_periph/m00_couplers/m00_regslice'
INFO: [Netlist 29-17] Analyzing 2884 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xcvu095-ffvc1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_gpio_0_0/static_region_axi_gpio_0_0_board.xdc] for cell 'static_region_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_gpio_0_0/static_region_axi_gpio_0_0_board.xdc] for cell 'static_region_i/axi_gpio_0/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_gpio_0_0/static_region_axi_gpio_0_0.xdc] for cell 'static_region_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_gpio_0_0/static_region_axi_gpio_0_0.xdc] for cell 'static_region_i/axi_gpio_0/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_1/bd_be70_psr0_0_board.xdc] for cell 'static_region_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_1/bd_be70_psr0_0_board.xdc] for cell 'static_region_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_1/bd_be70_psr0_0.xdc] for cell 'static_region_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_1/bd_be70_psr0_0.xdc] for cell 'static_region_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_2/bd_be70_psr_aclk_0_board.xdc] for cell 'static_region_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_2/bd_be70_psr_aclk_0_board.xdc] for cell 'static_region_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_2/bd_be70_psr_aclk_0.xdc] for cell 'static_region_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_2/bd_be70_psr_aclk_0.xdc] for cell 'static_region_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_3/bd_be70_psr_aclk1_0_board.xdc] for cell 'static_region_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_3/bd_be70_psr_aclk1_0_board.xdc] for cell 'static_region_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_3/bd_be70_psr_aclk1_0.xdc] for cell 'static_region_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_3/bd_be70_psr_aclk1_0.xdc] for cell 'static_region_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_0/bd_cf8a_microblaze_I_0.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_0/bd_cf8a_microblaze_I_0.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_1/bd_cf8a_rst_0_0_board.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_1/bd_cf8a_rst_0_0_board.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_1/bd_cf8a_rst_0_0.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_1/bd_cf8a_rst_0_0.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_2/bd_cf8a_ilmb_0.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_2/bd_cf8a_ilmb_0.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_3/bd_cf8a_dlmb_0.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_3/bd_cf8a_dlmb_0.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_10/bd_cf8a_iomodule_0_0_board.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/bd_0/ip/ip_10/bd_cf8a_iomodule_0_0_board.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/ip_0/static_region_ddr4_0_0_microblaze_mcs_board.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/ip_0/static_region_ddr4_0_0_microblaze_mcs_board.xdc] for cell 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/static_region_ddr4_0_0_board.xdc] for cell 'static_region_i/ddr4_0/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/static_region_ddr4_0_0_board.xdc] for cell 'static_region_i/ddr4_0/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/par/static_region_ddr4_0_0.xdc] for cell 'static_region_i/ddr4_0/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/par/static_region_ddr4_0_0.xdc] for cell 'static_region_i/ddr4_0/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_pr_decoupler_0_0/static_region_pr_decoupler_0_0.xdc] for cell 'static_region_i/pr_decoupler_0/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_pr_decoupler_0_0/static_region_pr_decoupler_0_0.xdc] for cell 'static_region_i/pr_decoupler_0/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_proc_sys_reset_0_1/static_region_proc_sys_reset_0_1_board.xdc] for cell 'static_region_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_proc_sys_reset_0_1/static_region_proc_sys_reset_0_1_board.xdc] for cell 'static_region_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_proc_sys_reset_0_1/static_region_proc_sys_reset_0_1.xdc] for cell 'static_region_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_proc_sys_reset_0_1/static_region_proc_sys_reset_0_1.xdc] for cell 'static_region_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_rst_ddr4_0_300M_0/static_region_rst_ddr4_0_300M_0_board.xdc] for cell 'static_region_i/rst_ddr4_0_300M/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_rst_ddr4_0_300M_0/static_region_rst_ddr4_0_300M_0_board.xdc] for cell 'static_region_i/rst_ddr4_0_300M/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_rst_ddr4_0_300M_0/static_region_rst_ddr4_0_300M_0.xdc] for cell 'static_region_i/rst_ddr4_0_300M/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_rst_ddr4_0_300M_0/static_region_rst_ddr4_0_300M_0.xdc] for cell 'static_region_i/rst_ddr4_0_300M/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'static_region_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'static_region_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_util_ds_buf_0/static_region_util_ds_buf_0_board.xdc] for cell 'static_region_i/util_ds_buf/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_util_ds_buf_0/static_region_util_ds_buf_0_board.xdc] for cell 'static_region_i/util_ds_buf/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_0_0/static_region_vio_0_0.xdc] for cell 'static_region_i/vio_0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_0_0/static_region_vio_0_0.xdc] for cell 'static_region_i/vio_0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xdma_0_0/ip_0/ip_0/synth/static_region_xdma_0_0_pcie3_ip_gt.xdc] for cell 'static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xdma_0_0/ip_0/ip_0/synth/static_region_xdma_0_0_pcie3_ip_gt.xdc] for cell 'static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xdma_0_0/ip_0/source/static_region_xdma_0_0_pcie3_ip-PCIE_X0Y1.xdc] for cell 'static_region_i/xdma_0/inst/pcie3_ip_i/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xdma_0_0/ip_0/source/static_region_xdma_0_0_pcie3_ip-PCIE_X0Y1.xdc] for cell 'static_region_i/xdma_0/inst/pcie3_ip_i/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xdma_0_0/static_region_xdma_0_0_board.xdc] for cell 'static_region_i/xdma_0/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xdma_0_0/static_region_xdma_0_0_board.xdc] for cell 'static_region_i/xdma_0/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xdma_0_0/source/static_region_xdma_0_0_pcie3_us_ip.xdc] for cell 'static_region_i/xdma_0/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xdma_0_0/source/static_region_xdma_0_0_pcie3_us_ip.xdc] for cell 'static_region_i/xdma_0/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axis_data_fifo_0_0/static_region_axis_data_fifo_0_0/static_region_axis_data_fifo_0_0.xdc] for cell 'static_region_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axis_data_fifo_0_0/static_region_axis_data_fifo_0_0/static_region_axis_data_fifo_0_0.xdc] for cell 'static_region_i/axis_data_fifo_0/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_1_0/static_region_vio_1_0.xdc] for cell 'static_region_i/vio_1'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_1_0/static_region_vio_1_0.xdc] for cell 'static_region_i/vio_1'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_2_0/static_region_vio_2_0.xdc] for cell 'static_region_i/vio_2'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_2_0/static_region_vio_2_0.xdc] for cell 'static_region_i/vio_2'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_3_0/static_region_vio_3_0.xdc] for cell 'static_region_i/vio_3'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_3_0/static_region_vio_3_0.xdc] for cell 'static_region_i/vio_3'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_4_0/static_region_vio_4_0.xdc] for cell 'static_region_i/vio_4'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_vio_4_0/static_region_vio_4_0.xdc] for cell 'static_region_i/vio_4'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/bitstream.xdc]
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/bitstream.xdc]
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc]
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[64]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[64]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[64]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[64]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[65]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[65]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[65]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[65]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[66]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[66]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[66]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[66]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[67]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[67]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[67]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[67]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[68]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[68]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[68]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[68]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[69]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[69]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[69]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[69]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[70]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[70]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[70]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[70]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[71]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[71]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[71]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[71]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[0]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:62]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[0]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:63]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[0]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:64]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
can't read "c0_dm_dbi_n_iostandard": no such variable
can't read "c0_dm_dbi_n_output_impedance": no such variable
can't read "c0_dm_dbi_n_slew": no such variable
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dqs_c[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dqs_c[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dqs_c[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dqs_c[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dqs_t[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dqs_t[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dqs_t[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dqs_t[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_lane8.xdc]
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc]
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_par'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_par'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_par'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_par'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_ten'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_ten'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_ten'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_alert_n'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_alert_n'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_adr[17]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_adr[17]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_adr[17]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_adr[17]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_b0_unused.xdc]
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_twin_die.xdc]
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_cke[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_twin_die.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_twin_die.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_cs_n[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_twin_die.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_twin_die.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_odt[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_twin_die.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_twin_die.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_twin_die.xdc]
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x64.xdc]
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x64.xdc]
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc]
WARNING: [Vivado 12-584] No ports matched 'c0_sys_clk_p'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_sys_clk_n'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_sys_clk_p'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_sys_clk_n'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_sys_clk_p'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_sys_clk_n'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dqs_t[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dqs_c[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[64]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[65]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[66]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[67]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[68]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[69]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[70]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dq[71]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[0]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[2]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[3]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[4]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[5]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[6]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:151]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:151]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[7]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_dm_dbi_n[8]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_locs_b0_x72.xdc]
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc]
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_cke[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_cs_n[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_odt[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_cke[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_cs_n[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_odt[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_cke[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_cs_n[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c0_ddr4_odt[1]'. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/ddr4sdram_props_b0_twin_die.xdc]
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/pcie_constr.xdc]
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/constrs_1/imports/8v3_shell/pcie_constr.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/static_region_axi_smc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_xdma_0_0/static_region_xdma_0_0.dcp'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_31/bd_be70_sarn_2/bd_be70_sarn_2_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_ar_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_31/bd_be70_sarn_2/bd_be70_sarn_2_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_ar_node/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_32/bd_be70_srn_2/bd_be70_srn_2_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_r_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_32/bd_be70_srn_2/bd_be70_srn_2_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_r_node/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_33/bd_be70_sawn_2/bd_be70_sawn_2_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_33/bd_be70_sawn_2/bd_be70_sawn_2_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_34/bd_be70_swn_2/bd_be70_swn_2_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_w_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_34/bd_be70_swn_2/bd_be70_swn_2_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_w_node/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_35/bd_be70_sbn_2/bd_be70_sbn_2_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_b_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_35/bd_be70_sbn_2/bd_be70_sbn_2_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_b_node/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_22/bd_be70_sarn_1/bd_be70_sarn_1_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_22/bd_be70_sarn_1/bd_be70_sarn_1_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_23/bd_be70_srn_1/bd_be70_srn_1_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_r_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_23/bd_be70_srn_1/bd_be70_srn_1_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_r_node/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_24/bd_be70_sawn_1/bd_be70_sawn_1_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_24/bd_be70_sawn_1/bd_be70_sawn_1_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_25/bd_be70_swn_1/bd_be70_swn_1_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_w_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_25/bd_be70_swn_1/bd_be70_swn_1_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_w_node/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_26/bd_be70_sbn_1/bd_be70_sbn_1_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_b_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_26/bd_be70_sbn_1/bd_be70_sbn_1_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_b_node/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_13/bd_be70_sarn_0/bd_be70_sarn_0_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_13/bd_be70_sarn_0/bd_be70_sarn_0_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_14/bd_be70_srn_0/bd_be70_srn_0_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_14/bd_be70_srn_0/bd_be70_srn_0_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_15/bd_be70_sawn_0/bd_be70_sawn_0_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_15/bd_be70_sawn_0/bd_be70_sawn_0_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_16/bd_be70_swn_0/bd_be70_swn_0_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_16/bd_be70_swn_0/bd_be70_swn_0_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_w_node/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_17/bd_be70_sbn_0/bd_be70_sbn_0_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_axi_smc_0/bd_0/ip/ip_17/bd_be70_sbn_0/bd_be70_sbn_0_clocks.xdc] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'static_region_i/xdma_0/inst/pcie3_ip_i/inst/user_lnk_up_cdc'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'static_region_i/xdma_0/inst/pcie3_ip_i/inst/user_lnk_up_cdc'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'static_region_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_cdc'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'static_region_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_cdc'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'static_region_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_region_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'static_region_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/bufg_mcap_clk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: static_region_i/xdma_0/inst/pcie3_ip_i/inst/sync_sys_clk
Generating merged BMM file for the design top 'static_region_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.srcs/sources_1/bd/static_region/ip/static_region_ddr4_0_0/sw/calibration_0/Debug/calibration_ddr.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1861 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 420 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 6 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 63 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 71 instances
  RAM16X1S => RAM32X1S (RAMS32): 13 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 204 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 949 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 43 instances
  RAM64X1S => RAM64X1S (RAMS64E): 9 instances

link_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:11 . Memory (MB): peak = 3113.785 ; gain = 1821.469 ; free physical = 55629 ; free virtual = 125981
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu095-ffvc1517'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu095-ffvc1517'
INFO: [Common 17-1223] The version limit for your license is '2020.02' and will expire in -439 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3185.809 ; gain = 64.031 ; free physical = 55620 ; free virtual = 125972
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize MIG Cores
INFO: [Mig 66-111] Re-using generated and synthesized IP, "xilinx.com:ip:ddr4_phy:2.2", from Vivado IP cache entry "94de5b70039edd89".
Netlist sorting complete. Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3185.809 ; gain = 0.000 ; free physical = 55557 ; free virtual = 125909
Phase 1 Generate And Synthesize MIG Cores | Checksum: eca349bc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3185.809 ; gain = 0.000 ; free physical = 55557 ; free virtual = 125909

Phase 2 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "f6fda0f9c9f2e158".
get_clocks: Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 3219.793 ; gain = 33.984 ; free physical = 55363 ; free virtual = 125718
Netlist sorting complete. Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3219.793 ; gain = 0.000 ; free physical = 55363 ; free virtual = 125718
Phase 2 Generate And Synthesize Debug Cores | Checksum: 754407b4

Time (s): cpu = 00:01:11 ; elapsed = 00:00:58 . Memory (MB): peak = 3219.793 ; gain = 33.984 ; free physical = 55363 ; free virtual = 125718

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 97 inverter(s) to 8370 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 108e979c6

Time (s): cpu = 00:01:29 ; elapsed = 00:01:09 . Memory (MB): peak = 3219.793 ; gain = 33.984 ; free physical = 55529 ; free virtual = 125883
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 3285 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 16 inverter(s) to 64 load pin(s).
Phase 4 Constant propagation | Checksum: 162a039df

Time (s): cpu = 00:01:41 ; elapsed = 00:01:21 . Memory (MB): peak = 3219.793 ; gain = 33.984 ; free physical = 55526 ; free virtual = 125881
INFO: [Opt 31-389] Phase Constant propagation created 1635 cells and removed 6424 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 163ca3609

Time (s): cpu = 00:02:13 ; elapsed = 00:01:53 . Memory (MB): peak = 3219.793 ; gain = 33.984 ; free physical = 55522 ; free virtual = 125877
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4832 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: cfefe7d5

Time (s): cpu = 00:02:25 ; elapsed = 00:02:05 . Memory (MB): peak = 3219.793 ; gain = 33.984 ; free physical = 55522 ; free virtual = 125877
INFO: [Opt 31-389] Phase BUFG optimization created 1 cells and removed 2 cells

Phase 7 Shift Register Optimization
Phase 7 Shift Register Optimization | Checksum: cfefe7d5

Time (s): cpu = 00:02:25 ; elapsed = 00:02:05 . Memory (MB): peak = 3219.793 ; gain = 33.984 ; free physical = 55522 ; free virtual = 125877
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3219.793 ; gain = 0.000 ; free physical = 55522 ; free virtual = 125877
Ending Logic Optimization Task | Checksum: cfefe7d5

Time (s): cpu = 00:02:27 ; elapsed = 00:02:07 . Memory (MB): peak = 3219.793 ; gain = 33.984 ; free physical = 55522 ; free virtual = 125877

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for xiphy_riu_or
INFO: [Power 33-23] Power model is not available for genVref.u_hpio_vref
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 14 BRAM(s) out of a total of 118 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 9 WE to EN ports
Number of BRAM Ports augmented: 25 newly gated: 145 Total Ports: 236
Ending PowerOpt Patch Enables Task | Checksum: 146ed60c4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4251.152 ; gain = 0.000 ; free physical = 55237 ; free virtual = 125591
Ending Power Optimization Task | Checksum: 146ed60c4

Time (s): cpu = 00:01:32 ; elapsed = 00:00:39 . Memory (MB): peak = 4251.152 ; gain = 1031.359 ; free physical = 55359 ; free virtual = 125714
77 Infos, 98 Warnings, 94 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:04:29 ; elapsed = 00:03:00 . Memory (MB): peak = 4251.152 ; gain = 1137.367 ; free physical = 55359 ; free virtual = 125714
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4251.152 ; gain = 0.000 ; free physical = 55343 ; free virtual = 125710
INFO: [Common 17-1381] The checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.runs/impl_1/static_region_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 4251.152 ; gain = 0.000 ; free physical = 55310 ; free virtual = 125699
Command: report_drc -file static_region_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.runs/impl_1/static_region_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 4251.152 ; gain = 0.000 ; free physical = 55314 ; free virtual = 125703
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu095-ffvc1517'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu095-ffvc1517'
INFO: [Common 17-1223] The version limit for your license is '2020.02' and will expire in -439 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.79 . Memory (MB): peak = 4251.152 ; gain = 0.000 ; free physical = 55310 ; free virtual = 125699
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ae693004

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.92 . Memory (MB): peak = 4251.152 ; gain = 0.000 ; free physical = 55310 ; free virtual = 125699
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/bufg_mcap_clk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: static_region_i/xdma_0/inst/pcie3_ip_i/inst/sync_sys_clk
Netlist sorting complete. Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.31 . Memory (MB): peak = 4251.152 ; gain = 0.000 ; free physical = 55340 ; free virtual = 125729

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1591b8f42

Time (s): cpu = 00:01:48 ; elapsed = 00:01:20 . Memory (MB): peak = 4251.152 ; gain = 0.000 ; free physical = 54757 ; free virtual = 125146

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 227a81387

Time (s): cpu = 00:02:40 ; elapsed = 00:01:48 . Memory (MB): peak = 4450.602 ; gain = 199.449 ; free physical = 54426 ; free virtual = 124814

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 227a81387

Time (s): cpu = 00:02:41 ; elapsed = 00:01:49 . Memory (MB): peak = 4450.602 ; gain = 199.449 ; free physical = 54429 ; free virtual = 124818
Phase 1 Placer Initialization | Checksum: 227a81387

Time (s): cpu = 00:02:42 ; elapsed = 00:01:50 . Memory (MB): peak = 4450.602 ; gain = 199.449 ; free physical = 54427 ; free virtual = 124815

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1e34efcd1

Time (s): cpu = 00:07:37 ; elapsed = 00:04:34 . Memory (MB): peak = 4550.145 ; gain = 298.992 ; free physical = 54233 ; free virtual = 124622

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e34efcd1

Time (s): cpu = 00:07:39 ; elapsed = 00:04:36 . Memory (MB): peak = 4550.145 ; gain = 298.992 ; free physical = 54228 ; free virtual = 124617

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 161826bf7

Time (s): cpu = 00:08:04 ; elapsed = 00:04:49 . Memory (MB): peak = 4550.145 ; gain = 298.992 ; free physical = 54199 ; free virtual = 124588

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1713ecf47

Time (s): cpu = 00:08:06 ; elapsed = 00:04:51 . Memory (MB): peak = 4550.145 ; gain = 298.992 ; free physical = 54195 ; free virtual = 124584

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14952f6dc

Time (s): cpu = 00:08:07 ; elapsed = 00:04:51 . Memory (MB): peak = 4550.145 ; gain = 298.992 ; free physical = 54195 ; free virtual = 124584

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: 216ab87ae

Time (s): cpu = 00:08:16 ; elapsed = 00:04:57 . Memory (MB): peak = 4550.145 ; gain = 298.992 ; free physical = 54196 ; free virtual = 124585

Phase 3.6 Timing Path Optimizer
Phase 3.6 Timing Path Optimizer | Checksum: 216ab87ae

Time (s): cpu = 00:08:17 ; elapsed = 00:04:58 . Memory (MB): peak = 4550.145 ; gain = 298.992 ; free physical = 54196 ; free virtual = 124585

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: 1a744cc91

Time (s): cpu = 00:08:19 ; elapsed = 00:05:00 . Memory (MB): peak = 4550.145 ; gain = 298.992 ; free physical = 54175 ; free virtual = 124564

Phase 3.8 Small Shape Detail Placement
Phase 3.8 Small Shape Detail Placement | Checksum: 13e4f856e

Time (s): cpu = 00:09:35 ; elapsed = 00:05:46 . Memory (MB): peak = 4550.145 ; gain = 298.992 ; free physical = 54006 ; free virtual = 124396

Phase 3.9 Re-assign LUT pins
Phase 3.9 Re-assign LUT pins | Checksum: 132861f57

Time (s): cpu = 00:09:40 ; elapsed = 00:05:52 . Memory (MB): peak = 4550.145 ; gain = 298.992 ; free physical = 54009 ; free virtual = 124398

Phase 3.10 Pipeline Register Optimization
Phase 3.10 Pipeline Register Optimization | Checksum: 1afe4368b

Time (s): cpu = 00:09:42 ; elapsed = 00:05:53 . Memory (MB): peak = 4550.145 ; gain = 298.992 ; free physical = 54020 ; free virtual = 124409

Phase 3.11 Fast Optimization
Phase 3.11 Fast Optimization | Checksum: 1020bb886

Time (s): cpu = 00:10:03 ; elapsed = 00:06:00 . Memory (MB): peak = 4605.172 ; gain = 354.020 ; free physical = 54045 ; free virtual = 124434
Phase 3 Detail Placement | Checksum: 1020bb886

Time (s): cpu = 00:10:04 ; elapsed = 00:06:01 . Memory (MB): peak = 4605.172 ; gain = 354.020 ; free physical = 54045 ; free virtual = 124434

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 10f8dde07

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 10f8dde07

Time (s): cpu = 00:11:28 ; elapsed = 00:06:27 . Memory (MB): peak = 4653.133 ; gain = 401.980 ; free physical = 54132 ; free virtual = 124521
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.350. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 9b2d8049

Time (s): cpu = 00:12:32 ; elapsed = 00:07:20 . Memory (MB): peak = 4653.133 ; gain = 401.980 ; free physical = 54090 ; free virtual = 124480
Phase 4.1 Post Commit Optimization | Checksum: 9b2d8049

Time (s): cpu = 00:12:34 ; elapsed = 00:07:21 . Memory (MB): peak = 4653.133 ; gain = 401.980 ; free physical = 54081 ; free virtual = 124470

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 9b2d8049

Time (s): cpu = 00:12:36 ; elapsed = 00:07:24 . Memory (MB): peak = 4653.133 ; gain = 401.980 ; free physical = 54106 ; free virtual = 124496

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 14bf47305

Time (s): cpu = 00:12:40 ; elapsed = 00:07:28 . Memory (MB): peak = 4653.133 ; gain = 401.980 ; free physical = 54129 ; free virtual = 124518

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 15c786226

Time (s): cpu = 00:12:41 ; elapsed = 00:07:29 . Memory (MB): peak = 4653.133 ; gain = 401.980 ; free physical = 54128 ; free virtual = 124518
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15c786226

Time (s): cpu = 00:12:42 ; elapsed = 00:07:30 . Memory (MB): peak = 4653.133 ; gain = 401.980 ; free physical = 54129 ; free virtual = 124519
Ending Placer Task | Checksum: 13f33e1c9

Time (s): cpu = 00:12:42 ; elapsed = 00:07:30 . Memory (MB): peak = 4653.133 ; gain = 401.980 ; free physical = 54385 ; free virtual = 124775
104 Infos, 98 Warnings, 94 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:13:06 ; elapsed = 00:07:47 . Memory (MB): peak = 4653.133 ; gain = 401.980 ; free physical = 54386 ; free virtual = 124776
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 4653.133 ; gain = 0.000 ; free physical = 54129 ; free virtual = 124706
INFO: [Common 17-1381] The checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.runs/impl_1/static_region_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:52 ; elapsed = 00:00:31 . Memory (MB): peak = 4653.133 ; gain = 0.000 ; free physical = 54312 ; free virtual = 124751
report_io: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.50 . Memory (MB): peak = 4653.133 ; gain = 0.000 ; free physical = 54283 ; free virtual = 124722
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 4653.133 ; gain = 0.000 ; free physical = 54288 ; free virtual = 124727
report_control_sets: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.80 . Memory (MB): peak = 4653.133 ; gain = 0.000 ; free physical = 54287 ; free virtual = 124727
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu095-ffvc1517'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu095-ffvc1517'
INFO: [Common 17-1223] The version limit for your license is '2020.02' and will expire in -439 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 5e75286a ConstDB: 0 ShapeSum: 2ff7c6a3 RouteDB: b0c6f2bc

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11024aeb8

Time (s): cpu = 00:01:41 ; elapsed = 00:00:49 . Memory (MB): peak = 4716.871 ; gain = 31.723 ; free physical = 52882 ; free virtual = 123606

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1dda71045

Time (s): cpu = 00:01:45 ; elapsed = 00:00:53 . Memory (MB): peak = 4716.871 ; gain = 31.723 ; free physical = 52861 ; free virtual = 123585

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1dda71045

Time (s): cpu = 00:01:46 ; elapsed = 00:00:54 . Memory (MB): peak = 4759.469 ; gain = 74.320 ; free physical = 52730 ; free virtual = 123454

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1dda71045

Time (s): cpu = 00:01:46 ; elapsed = 00:00:54 . Memory (MB): peak = 4759.469 ; gain = 74.320 ; free physical = 52681 ; free virtual = 123406

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: d5b0bd59

Time (s): cpu = 00:01:57 ; elapsed = 00:01:04 . Memory (MB): peak = 4878.352 ; gain = 193.203 ; free physical = 52042 ; free virtual = 122768

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1a4f51330

Time (s): cpu = 00:03:32 ; elapsed = 00:01:36 . Memory (MB): peak = 4878.352 ; gain = 193.203 ; free physical = 51317 ; free virtual = 122049
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.344  | TNS=0.000  | WHS=-0.385 | THS=-46.391|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 26d13e77d

Time (s): cpu = 00:05:20 ; elapsed = 00:02:02 . Memory (MB): peak = 4878.352 ; gain = 193.203 ; free physical = 51279 ; free virtual = 122013
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.344  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 1e66c7886

Time (s): cpu = 00:05:21 ; elapsed = 00:02:03 . Memory (MB): peak = 4878.352 ; gain = 193.203 ; free physical = 51278 ; free virtual = 122011
Phase 2 Router Initialization | Checksum: 219e67f59

Time (s): cpu = 00:05:21 ; elapsed = 00:02:03 . Memory (MB): peak = 4878.352 ; gain = 193.203 ; free physical = 51278 ; free virtual = 122011

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13022a3db

Time (s): cpu = 00:07:44 ; elapsed = 00:02:32 . Memory (MB): peak = 5081.336 ; gain = 396.188 ; free physical = 51222 ; free virtual = 121955

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 24564
 Number of Nodes with overlaps = 1175
 Number of Nodes with overlaps = 124
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-467] Router swapped GT pin static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[3].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/GTREFCLK01 to physical pin GTHE3_COMMON_X0Y3/COM2_REFCLKOUT3
INFO: [Route 35-467] Router swapped GT pin static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y12/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y13/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y14/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_region_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_region_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y15/NORTHREFCLK1
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.040  | TNS=0.000  | WHS=-0.018 | THS=-0.075 |

Phase 4.1 Global Iteration 0 | Checksum: 15a2f518f

Time (s): cpu = 00:16:34 ; elapsed = 00:04:52 . Memory (MB): peak = 5103.336 ; gain = 418.188 ; free physical = 49684 ; free virtual = 120434

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.040  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1fc4d0320

Time (s): cpu = 00:17:04 ; elapsed = 00:05:05 . Memory (MB): peak = 5103.336 ; gain = 418.188 ; free physical = 49698 ; free virtual = 120448
Phase 4 Rip-up And Reroute | Checksum: 1fc4d0320

Time (s): cpu = 00:17:04 ; elapsed = 00:05:05 . Memory (MB): peak = 5103.336 ; gain = 418.188 ; free physical = 49699 ; free virtual = 120449

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 241e1b8b2

Time (s): cpu = 00:17:42 ; elapsed = 00:05:19 . Memory (MB): peak = 5103.336 ; gain = 418.188 ; free physical = 49693 ; free virtual = 120443
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.040  | TNS=0.000  | WHS=0.004  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 2ae8ad1c7

Time (s): cpu = 00:17:43 ; elapsed = 00:05:20 . Memory (MB): peak = 5103.336 ; gain = 418.188 ; free physical = 49668 ; free virtual = 120419

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2ae8ad1c7

Time (s): cpu = 00:17:43 ; elapsed = 00:05:20 . Memory (MB): peak = 5103.336 ; gain = 418.188 ; free physical = 49688 ; free virtual = 120438
Phase 5 Delay and Skew Optimization | Checksum: 2ae8ad1c7

Time (s): cpu = 00:17:44 ; elapsed = 00:05:21 . Memory (MB): peak = 5103.336 ; gain = 418.188 ; free physical = 49688 ; free virtual = 120438

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 253db3eca

Time (s): cpu = 00:18:24 ; elapsed = 00:05:35 . Memory (MB): peak = 5103.336 ; gain = 418.188 ; free physical = 49513 ; free virtual = 120264
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.040  | TNS=0.000  | WHS=0.004  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ca0e879a

Time (s): cpu = 00:18:25 ; elapsed = 00:05:36 . Memory (MB): peak = 5103.336 ; gain = 418.188 ; free physical = 49512 ; free virtual = 120263
Phase 6 Post Hold Fix | Checksum: 1ca0e879a

Time (s): cpu = 00:18:26 ; elapsed = 00:05:37 . Memory (MB): peak = 5103.336 ; gain = 418.188 ; free physical = 49512 ; free virtual = 120263

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.83721 %
  Global Horizontal Routing Utilization  = 3.98656 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 131425cb6

Time (s): cpu = 00:18:43 ; elapsed = 00:05:44 . Memory (MB): peak = 5103.336 ; gain = 418.188 ; free physical = 49155 ; free virtual = 119907

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 131425cb6

Time (s): cpu = 00:18:43 ; elapsed = 00:05:45 . Memory (MB): peak = 5103.336 ; gain = 418.188 ; free physical = 49145 ; free virtual = 119896

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 131425cb6

Time (s): cpu = 00:18:53 ; elapsed = 00:05:55 . Memory (MB): peak = 5103.336 ; gain = 418.188 ; free physical = 49016 ; free virtual = 119772

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1681d5c25

Time (s): cpu = 00:19:31 ; elapsed = 00:06:09 . Memory (MB): peak = 5103.336 ; gain = 418.188 ; free physical = 48781 ; free virtual = 119539
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.040  | TNS=0.000  | WHS=0.004  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1681d5c25

Time (s): cpu = 00:19:32 ; elapsed = 00:06:09 . Memory (MB): peak = 5103.336 ; gain = 418.188 ; free physical = 48782 ; free virtual = 119539
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:19:34 ; elapsed = 00:06:10 . Memory (MB): peak = 5103.336 ; gain = 418.188 ; free physical = 48977 ; free virtual = 119735

Routing Is Done.
125 Infos, 98 Warnings, 94 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:19:54 ; elapsed = 00:06:24 . Memory (MB): peak = 5103.336 ; gain = 450.203 ; free physical = 48977 ; free virtual = 119735
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 5127.348 ; gain = 0.000 ; free physical = 48551 ; free virtual = 119564
INFO: [Common 17-1381] The checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.runs/impl_1/static_region_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:56 ; elapsed = 00:00:33 . Memory (MB): peak = 5127.348 ; gain = 24.012 ; free physical = 48543 ; free virtual = 119369
Command: report_drc -file static_region_wrapper_drc_routed.rpt -pb static_region_wrapper_drc_routed.pb -rpx static_region_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.runs/impl_1/static_region_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:45 ; elapsed = 00:00:15 . Memory (MB): peak = 5223.395 ; gain = 96.047 ; free physical = 48437 ; free virtual = 119264
Command: report_methodology -file static_region_wrapper_methodology_drc_routed.rpt -rpx static_region_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/rewingchow/ECE1373_assignment2-2021_2017.2_InputTest/8v3_shell/test_proj/mig_shell.runs/impl_1/static_region_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:03:23 ; elapsed = 00:00:52 . Memory (MB): peak = 5621.289 ; gain = 397.895 ; free physical = 47595 ; free virtual = 118422
Command: report_power -file static_region_wrapper_power_routed.rpt -pb static_region_wrapper_power_summary_routed.pb -rpx static_region_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
132 Infos, 99 Warnings, 94 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:28 ; elapsed = 00:00:36 . Memory (MB): peak = 5813.035 ; gain = 191.746 ; free physical = 47468 ; free virtual = 118311
report_clock_utilization: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 5813.035 ; gain = 0.000 ; free physical = 47465 ; free virtual = 118308
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
WARNING: [Timing 38-453] Line(s) in the report have been truncated to keep line length below 5000 characters.
report_timing_summary: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 5845.008 ; gain = 31.973 ; free physical = 47410 ; free virtual = 118259
INFO: [Common 17-206] Exiting Vivado at Thu May 13 14:01:40 2021...
