module top_module(
    input in,
    output out);
    
    // Pass-through logic
    assign out = in;

endmodule
