

================================================================
== Vitis HLS Report for 'syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42'
================================================================
* Date:           Tue Feb 27 22:16:18 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_syr2k_no_taffo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  27.457 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max |   Type  |
    +---------+---------+-----------+----------+-----+------+---------+
    |      642|     5762|  17.627 us|  0.158 ms|  642|  5762|       no|
    +---------+---------+-----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_52_3_VITIS_LOOP_54_4  |      640|     5760|        21|         20|          1|  32 ~ 288|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     724|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     322|    -|
|Register         |        -|     -|     490|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     490|    1046|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln52_3_fu_348_p2               |         +|   0|  0|  13|           5|           1|
    |add_ln52_fu_334_p2                 |         +|   0|  0|  16|           9|           1|
    |add_ln54_fu_562_p2                 |         +|   0|  0|  13|           4|           1|
    |add_ln57_3_fu_470_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln57_4_fu_496_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln57_fu_536_p2                 |         +|   0|  0|  71|          64|          64|
    |empty_29_fu_286_p2                 |         +|   0|  0|  71|          64|          64|
    |empty_30_fu_292_p2                 |         +|   0|  0|  71|          64|          64|
    |p_mid1257_fu_380_p2                |         +|   0|  0|  71|          64|          64|
    |p_mid1259_fu_386_p2                |         +|   0|  0|  71|          64|          64|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage9_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state15_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state16_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                 |       and|   0|  0|   2|           1|           1|
    |icmp_ln52_fu_328_p2                |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln54_fu_322_p2                |      icmp|   0|  0|   9|           5|           5|
    |select_ln52_fu_448_p3              |    select|   0|  0|   5|           1|           5|
    |select_ln53_4_fu_340_p3            |    select|   0|  0|   4|           1|           1|
    |select_ln53_5_fu_358_p3            |    select|   0|  0|   4|           1|           4|
    |select_ln53_6_fu_402_p3            |    select|   0|  0|  62|           1|          62|
    |select_ln53_fu_430_p3              |    select|   0|  0|  62|           1|          62|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 724|         499|         614|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                |  102|         21|    1|         21|
    |ap_done_int                              |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg              |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |    9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten269_load  |    9|          2|    9|         18|
    |ap_sig_allocacmp_j_2                     |    9|          2|    4|          8|
    |ap_sig_allocacmp_k                       |    9|          2|    5|         10|
    |gmem_blk_n_AR                            |    9|          2|    1|          2|
    |gmem_blk_n_AW                            |    9|          2|    1|          2|
    |gmem_blk_n_B                             |    9|          2|    1|          2|
    |gmem_blk_n_R                             |    9|          2|    1|          2|
    |gmem_blk_n_W                             |    9|          2|    1|          2|
    |grp_fu_222_p0                            |   13|          3|   32|         96|
    |grp_fu_222_p1                            |   13|          3|   32|         96|
    |grp_fu_227_p0                            |   17|          4|   32|        128|
    |grp_fu_227_p1                            |   17|          4|   32|        128|
    |indvar_flatten269_fu_106                 |    9|          2|    9|         18|
    |j_fu_98                                  |    9|          2|    4|          8|
    |k_1_fu_102                               |    9|          2|    5|         10|
    |m_axi_gmem_ARADDR                        |   25|          6|   64|        384|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    |  322|         71|  238|        943|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  20|   0|   20|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |gmem_addr_10_read_reg_707    |  32|   0|   32|          0|
    |gmem_addr_10_reg_665         |  64|   0|   64|          0|
    |gmem_addr_7_read_reg_672     |  32|   0|   32|          0|
    |gmem_addr_7_reg_641          |  64|   0|   64|          0|
    |gmem_addr_8_read_reg_677     |  32|   0|   32|          0|
    |gmem_addr_8_reg_647          |  64|   0|   64|          0|
    |gmem_addr_9_reg_659          |  64|   0|   64|          0|
    |gmem_addr_reg_653            |  64|   0|   64|          0|
    |icmp_ln52_reg_637            |   1|   0|    1|          0|
    |indvar_flatten269_fu_106     |   9|   0|    9|          0|
    |j_fu_98                      |   4|   0|    4|          0|
    |k_1_fu_102                   |   5|   0|    5|          0|
    |reg_238                      |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 490|   0|  490|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42|  return value|
|grp_fu_629_p_din0    |  out|   32|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42|  return value|
|grp_fu_629_p_din1    |  out|   32|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42|  return value|
|grp_fu_629_p_opcode  |  out|    2|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42|  return value|
|grp_fu_629_p_dout0   |   in|   32|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42|  return value|
|grp_fu_629_p_ce      |  out|    1|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42|  return value|
|grp_fu_625_p_din0    |  out|   32|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42|  return value|
|grp_fu_625_p_din1    |  out|   32|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42|  return value|
|grp_fu_625_p_dout0   |   in|   32|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42|  return value|
|grp_fu_625_p_ce      |  out|    1|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42|  return value|
|grp_fu_633_p_din0    |  out|   32|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42|  return value|
|grp_fu_633_p_din1    |  out|   32|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42|  return value|
|grp_fu_633_p_dout0   |   in|   32|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42|  return value|
|grp_fu_633_p_ce      |  out|    1|  ap_ctrl_hs|  syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                             gmem|       pointer|
|tmp_3                |   in|    4|     ap_none|                                            tmp_3|        scalar|
|B                    |   in|   64|     ap_none|                                                B|        scalar|
|A                    |   in|   64|     ap_none|                                                A|        scalar|
|indvars_iv77         |   in|    5|     ap_none|                                     indvars_iv77|        scalar|
|zext_ln52_1          |   in|    9|     ap_none|                                      zext_ln52_1|        scalar|
|alpha                |   in|   32|     ap_none|                                            alpha|        scalar|
|C                    |   in|   64|     ap_none|                                                C|        scalar|
+---------------------+-----+-----+------------+-------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 20, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 20, D = 21, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.53>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 24 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%k_1 = alloca i32 1"   --->   Operation 25 'alloca' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten269 = alloca i32 1"   --->   Operation 26 'alloca' 'indvar_flatten269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 256, void @empty_0, void @empty_1, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%C_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %C"   --->   Operation 28 'read' 'C_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %alpha"   --->   Operation 29 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln52_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln52_1"   --->   Operation 30 'read' 'zext_ln52_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvars_iv77_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %indvars_iv77"   --->   Operation 31 'read' 'indvars_iv77_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A"   --->   Operation 32 'read' 'A_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B"   --->   Operation 33 'read' 'B_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_3_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %tmp_3"   --->   Operation 34 'read' 'tmp_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.84ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten269"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 36 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %k_1"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 37 [1/1] (0.84ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc37.1"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%j_2 = load i4 %j" [syr2k_no_taffo.c:54]   --->   Operation 39 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%k = load i5 %k_1"   --->   Operation 40 'load' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten269_load = load i9 %indvar_flatten269" [syr2k_no_taffo.c:52]   --->   Operation 41 'load' 'indvar_flatten269_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [syr2k_no_taffo.c:53]   --->   Operation 43 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%empty = trunc i5 %k"   --->   Operation 44 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %tmp_3_read, i4 %empty, i2 0"   --->   Operation 45 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_cast20 = zext i10 %tmp_8"   --->   Operation 46 'zext' 'p_cast20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.81ns)   --->   "%empty_29 = add i64 %p_cast20, i64 %B_read"   --->   Operation 47 'add' 'empty_29' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.81ns)   --->   "%empty_30 = add i64 %p_cast20, i64 %A_read"   --->   Operation 48 'add' 'empty_30' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_cast5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_29, i32 2, i32 63"   --->   Operation 49 'partselect' 'p_cast5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_cast6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_30, i32 2, i32 63"   --->   Operation 50 'partselect' 'p_cast6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i4 %j_2" [syr2k_no_taffo.c:54]   --->   Operation 51 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.87ns)   --->   "%icmp_ln54 = icmp_eq  i5 %zext_ln54, i5 %indvars_iv77_read" [syr2k_no_taffo.c:54]   --->   Operation 52 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.90ns)   --->   "%icmp_ln52 = icmp_eq  i9 %indvar_flatten269_load, i9 %zext_ln52_1_read" [syr2k_no_taffo.c:52]   --->   Operation 53 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (1.35ns)   --->   "%add_ln52 = add i9 %indvar_flatten269_load, i9 1" [syr2k_no_taffo.c:52]   --->   Operation 54 'add' 'add_ln52' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %for.inc40.1, void %for.inc.2.preheader.exitStub" [syr2k_no_taffo.c:52]   --->   Operation 55 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.58ns)   --->   "%select_ln53_4 = select i1 %icmp_ln54, i4 0, i4 %j_2" [syr2k_no_taffo.c:53]   --->   Operation 56 'select' 'select_ln53_4' <Predicate = (!icmp_ln52)> <Delay = 0.58> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (1.09ns)   --->   "%add_ln52_3 = add i5 %k, i5 1" [syr2k_no_taffo.c:52]   --->   Operation 57 'add' 'add_ln52_3' <Predicate = (!icmp_ln52)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%empty_32 = trunc i5 %add_ln52_3" [syr2k_no_taffo.c:52]   --->   Operation 58 'trunc' 'empty_32' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.58ns)   --->   "%select_ln53_5 = select i1 %icmp_ln54, i4 %empty_32, i4 %empty" [syr2k_no_taffo.c:53]   --->   Operation 59 'select' 'select_ln53_5' <Predicate = (!icmp_ln52)> <Delay = 0.58> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %tmp_3_read, i4 %empty_32, i2 0" [syr2k_no_taffo.c:52]   --->   Operation 60 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_cast20_mid1 = zext i10 %tmp_s" [syr2k_no_taffo.c:52]   --->   Operation 61 'zext' 'p_cast20_mid1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.81ns)   --->   "%p_mid1257 = add i64 %p_cast20_mid1, i64 %B_read" [syr2k_no_taffo.c:52]   --->   Operation 62 'add' 'p_mid1257' <Predicate = (!icmp_ln52)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (1.81ns)   --->   "%p_mid1259 = add i64 %p_cast20_mid1, i64 %A_read" [syr2k_no_taffo.c:52]   --->   Operation 63 'add' 'p_mid1259' <Predicate = (!icmp_ln52)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_cast5_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_mid1257, i32 2, i32 63" [syr2k_no_taffo.c:52]   --->   Operation 64 'partselect' 'p_cast5_mid1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.62ns)   --->   "%select_ln53_6 = select i1 %icmp_ln54, i62 %p_cast5_mid1, i62 %p_cast5" [syr2k_no_taffo.c:53]   --->   Operation 65 'select' 'select_ln53_6' <Predicate = (!icmp_ln52)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln53_2 = sext i62 %select_ln53_6" [syr2k_no_taffo.c:53]   --->   Operation 66 'sext' 'sext_ln53_2' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i32 %gmem, i64 %sext_ln53_2" [syr2k_no_taffo.c:53]   --->   Operation 67 'getelementptr' 'gmem_addr_7' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_cast6_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_mid1259, i32 2, i32 63" [syr2k_no_taffo.c:52]   --->   Operation 68 'partselect' 'p_cast6_mid1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.62ns)   --->   "%select_ln53 = select i1 %icmp_ln54, i62 %p_cast6_mid1, i62 %p_cast6" [syr2k_no_taffo.c:53]   --->   Operation 69 'select' 'select_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i62 %select_ln53" [syr2k_no_taffo.c:53]   --->   Operation 70 'sext' 'sext_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i32 %gmem, i64 %sext_ln53" [syr2k_no_taffo.c:53]   --->   Operation 71 'getelementptr' 'gmem_addr_8' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.62ns)   --->   "%select_ln52 = select i1 %icmp_ln54, i5 %add_ln52_3, i5 %k" [syr2k_no_taffo.c:52]   --->   Operation 72 'select' 'select_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln57_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %select_ln53_4, i4 %select_ln53_5, i2 0" [syr2k_no_taffo.c:57]   --->   Operation 73 'bitconcatenate' 'shl_ln57_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln57_2 = zext i10 %shl_ln57_1" [syr2k_no_taffo.c:57]   --->   Operation 74 'zext' 'zext_ln57_2' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (1.81ns)   --->   "%add_ln57_3 = add i64 %zext_ln57_2, i64 %A_read" [syr2k_no_taffo.c:57]   --->   Operation 75 'add' 'add_ln57_3' <Predicate = (!icmp_ln52)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln57_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln57_3, i32 2, i32 63" [syr2k_no_taffo.c:57]   --->   Operation 76 'partselect' 'trunc_ln57_3' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln57_3 = sext i62 %trunc_ln57_3" [syr2k_no_taffo.c:57]   --->   Operation 77 'sext' 'sext_ln57_3' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln57_3" [syr2k_no_taffo.c:57]   --->   Operation 78 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (1.81ns)   --->   "%add_ln57_4 = add i64 %zext_ln57_2, i64 %B_read" [syr2k_no_taffo.c:57]   --->   Operation 79 'add' 'add_ln57_4' <Predicate = (!icmp_ln52)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln57_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln57_4, i32 2, i32 63" [syr2k_no_taffo.c:57]   --->   Operation 80 'partselect' 'trunc_ln57_4' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln57_4 = sext i62 %trunc_ln57_4" [syr2k_no_taffo.c:57]   --->   Operation 81 'sext' 'sext_ln57_4' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i32 %gmem, i64 %sext_ln57_4" [syr2k_no_taffo.c:57]   --->   Operation 82 'getelementptr' 'gmem_addr_9' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %tmp_3_read, i4 %select_ln53_4, i2 0" [syr2k_no_taffo.c:57]   --->   Operation 83 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i10 %tmp_6" [syr2k_no_taffo.c:57]   --->   Operation 84 'zext' 'zext_ln57' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (1.81ns)   --->   "%add_ln57 = add i64 %zext_ln57, i64 %C_read" [syr2k_no_taffo.c:57]   --->   Operation 85 'add' 'add_ln57' <Predicate = (!icmp_ln52)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln57_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln57, i32 2, i32 63" [syr2k_no_taffo.c:57]   --->   Operation 86 'partselect' 'trunc_ln57_5' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln57 = sext i62 %trunc_ln57_5" [syr2k_no_taffo.c:57]   --->   Operation 87 'sext' 'sext_ln57' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i32 %gmem, i64 %sext_ln57" [syr2k_no_taffo.c:57]   --->   Operation 88 'getelementptr' 'gmem_addr_10' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.01ns)   --->   "%add_ln54 = add i4 %select_ln53_4, i4 1" [syr2k_no_taffo.c:54]   --->   Operation 89 'add' 'add_ln54' <Predicate = (!icmp_ln52)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.84ns)   --->   "%store_ln54 = store i9 %add_ln52, i9 %indvar_flatten269" [syr2k_no_taffo.c:54]   --->   Operation 90 'store' 'store_ln54' <Predicate = (!icmp_ln52)> <Delay = 0.84>
ST_1 : Operation 91 [1/1] (0.84ns)   --->   "%store_ln54 = store i5 %select_ln52, i5 %k_1" [syr2k_no_taffo.c:54]   --->   Operation 91 'store' 'store_ln54' <Predicate = (!icmp_ln52)> <Delay = 0.84>
ST_1 : Operation 92 [1/1] (0.84ns)   --->   "%store_ln54 = store i4 %add_ln54, i4 %j" [syr2k_no_taffo.c:54]   --->   Operation 92 'store' 'store_ln54' <Predicate = (!icmp_ln52)> <Delay = 0.84>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 165 'ret' 'ret_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 14.6>
ST_2 : Operation 93 [7/7] (14.6ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_7, i32 1" [syr2k_no_taffo.c:53]   --->   Operation 93 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 94 [6/7] (14.6ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_7, i32 1" [syr2k_no_taffo.c:53]   --->   Operation 94 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 95 [7/7] (14.6ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_8, i32 1" [syr2k_no_taffo.c:53]   --->   Operation 95 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 96 [5/7] (14.6ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_7, i32 1" [syr2k_no_taffo.c:53]   --->   Operation 96 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 97 [6/7] (14.6ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_8, i32 1" [syr2k_no_taffo.c:53]   --->   Operation 97 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 98 [7/7] (14.6ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 98 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 99 [4/7] (14.6ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_7, i32 1" [syr2k_no_taffo.c:53]   --->   Operation 99 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 100 [5/7] (14.6ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_8, i32 1" [syr2k_no_taffo.c:53]   --->   Operation 100 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 101 [6/7] (14.6ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 101 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 102 [7/7] (14.6ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_9, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 102 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 103 [3/7] (14.6ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_7, i32 1" [syr2k_no_taffo.c:53]   --->   Operation 103 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 104 [4/7] (14.6ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_8, i32 1" [syr2k_no_taffo.c:53]   --->   Operation 104 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 105 [5/7] (14.6ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 105 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 106 [6/7] (14.6ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_9, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 106 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 107 [7/7] (14.6ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_10, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 107 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 108 [2/7] (14.6ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_7, i32 1" [syr2k_no_taffo.c:53]   --->   Operation 108 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 109 [3/7] (14.6ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_8, i32 1" [syr2k_no_taffo.c:53]   --->   Operation 109 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 110 [4/7] (14.6ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 110 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 111 [5/7] (14.6ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_9, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 111 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 112 [6/7] (14.6ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_10, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 112 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 113 [1/7] (14.6ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_7, i32 1" [syr2k_no_taffo.c:53]   --->   Operation 113 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 114 [2/7] (14.6ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_8, i32 1" [syr2k_no_taffo.c:53]   --->   Operation 114 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 115 [3/7] (14.6ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 115 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 116 [4/7] (14.6ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_9, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 116 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 117 [5/7] (14.6ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_10, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 117 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 14.6>
ST_9 : Operation 118 [1/1] (14.6ns)   --->   "%gmem_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_7" [syr2k_no_taffo.c:53]   --->   Operation 118 'read' 'gmem_addr_7_read' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 119 [1/7] (14.6ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_8, i32 1" [syr2k_no_taffo.c:53]   --->   Operation 119 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 120 [2/7] (14.6ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 120 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 121 [3/7] (14.6ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_9, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 121 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 122 [4/7] (14.6ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_10, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 122 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 14.6>
ST_10 : Operation 123 [1/1] (14.6ns)   --->   "%gmem_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_8" [syr2k_no_taffo.c:53]   --->   Operation 123 'read' 'gmem_addr_8_read' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 124 [1/7] (14.6ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 124 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 125 [2/7] (14.6ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_9, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 125 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 126 [3/7] (14.6ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_10, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 126 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 23.0>
ST_11 : Operation 127 [1/1] (14.6ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr" [syr2k_no_taffo.c:57]   --->   Operation 127 'read' 'gmem_addr_read' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln57_4 = bitcast i32 %gmem_addr_read" [syr2k_no_taffo.c:57]   --->   Operation 128 'bitcast' 'bitcast_ln57_4' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_11 : Operation 129 [2/2] (8.46ns)   --->   "%mul15_1 = fmul i32 %bitcast_ln57_4, i32 %alpha_read" [syr2k_no_taffo.c:57]   --->   Operation 129 'fmul' 'mul15_1' <Predicate = (!icmp_ln52)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 130 [1/7] (14.6ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_9, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 130 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 131 [2/7] (14.6ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_10, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 131 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 23.0>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%bitcast_ln53_2 = bitcast i32 %gmem_addr_7_read" [syr2k_no_taffo.c:53]   --->   Operation 132 'bitcast' 'bitcast_ln53_2' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_12 : Operation 133 [1/2] (8.46ns)   --->   "%mul15_1 = fmul i32 %bitcast_ln57_4, i32 %alpha_read" [syr2k_no_taffo.c:57]   --->   Operation 133 'fmul' 'mul15_1' <Predicate = (!icmp_ln52)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [2/2] (8.46ns)   --->   "%mul20_1 = fmul i32 %mul15_1, i32 %bitcast_ln53_2" [syr2k_no_taffo.c:57]   --->   Operation 134 'fmul' 'mul20_1' <Predicate = (!icmp_ln52)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 135 [1/1] (14.6ns)   --->   "%gmem_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_9" [syr2k_no_taffo.c:57]   --->   Operation 135 'read' 'gmem_addr_9_read' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%bitcast_ln57_5 = bitcast i32 %gmem_addr_9_read" [syr2k_no_taffo.c:57]   --->   Operation 136 'bitcast' 'bitcast_ln57_5' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_12 : Operation 137 [2/2] (8.46ns)   --->   "%mul25_1 = fmul i32 %bitcast_ln57_5, i32 %alpha_read" [syr2k_no_taffo.c:57]   --->   Operation 137 'fmul' 'mul25_1' <Predicate = (!icmp_ln52)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 138 [1/7] (14.6ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_10, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 138 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 16.9>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%bitcast_ln53 = bitcast i32 %gmem_addr_8_read" [syr2k_no_taffo.c:53]   --->   Operation 139 'bitcast' 'bitcast_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_13 : Operation 140 [1/2] (8.46ns)   --->   "%mul20_1 = fmul i32 %mul15_1, i32 %bitcast_ln53_2" [syr2k_no_taffo.c:57]   --->   Operation 140 'fmul' 'mul20_1' <Predicate = (!icmp_ln52)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 141 [1/2] (8.46ns)   --->   "%mul25_1 = fmul i32 %bitcast_ln57_5, i32 %alpha_read" [syr2k_no_taffo.c:57]   --->   Operation 141 'fmul' 'mul25_1' <Predicate = (!icmp_ln52)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 142 [2/2] (8.46ns)   --->   "%mul30_1 = fmul i32 %mul25_1, i32 %bitcast_ln53" [syr2k_no_taffo.c:57]   --->   Operation 142 'fmul' 'mul30_1' <Predicate = (!icmp_ln52)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 143 [1/1] (14.6ns)   --->   "%gmem_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_10" [syr2k_no_taffo.c:57]   --->   Operation 143 'read' 'gmem_addr_10_read' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 21.3>
ST_14 : Operation 144 [1/2] (8.46ns)   --->   "%mul30_1 = fmul i32 %mul25_1, i32 %bitcast_ln53" [syr2k_no_taffo.c:57]   --->   Operation 144 'fmul' 'mul30_1' <Predicate = (!icmp_ln52)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 145 [2/2] (12.8ns)   --->   "%add31_1 = fadd i32 %mul20_1, i32 %mul30_1" [syr2k_no_taffo.c:57]   --->   Operation 145 'fadd' 'add31_1' <Predicate = (!icmp_ln52)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 25.7>
ST_15 : Operation 146 [1/2] (12.8ns)   --->   "%add31_1 = fadd i32 %mul20_1, i32 %mul30_1" [syr2k_no_taffo.c:57]   --->   Operation 146 'fadd' 'add31_1' <Predicate = (!icmp_ln52)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "%bitcast_ln57_6 = bitcast i32 %gmem_addr_10_read" [syr2k_no_taffo.c:57]   --->   Operation 147 'bitcast' 'bitcast_ln57_6' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_15 : Operation 148 [2/2] (12.8ns)   --->   "%add36_1 = fadd i32 %bitcast_ln57_6, i32 %add31_1" [syr2k_no_taffo.c:57]   --->   Operation 148 'fadd' 'add36_1' <Predicate = (!icmp_ln52)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 149 [1/1] (14.6ns)   --->   "%gmem_addr_12_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %gmem_addr_10, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 149 'writereq' 'gmem_addr_12_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 27.4>
ST_16 : Operation 150 [1/2] (12.8ns)   --->   "%add36_1 = fadd i32 %bitcast_ln57_6, i32 %add31_1" [syr2k_no_taffo.c:57]   --->   Operation 150 'fadd' 'add36_1' <Predicate = (!icmp_ln52)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%bitcast_ln57 = bitcast i32 %add36_1" [syr2k_no_taffo.c:57]   --->   Operation 151 'bitcast' 'bitcast_ln57' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_16 : Operation 152 [1/1] (14.6ns)   --->   "%write_ln57 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %gmem_addr_10, i32 %bitcast_ln57, i4 15" [syr2k_no_taffo.c:57]   --->   Operation 152 'write' 'write_ln57' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 14.6>
ST_17 : Operation 153 [5/5] (14.6ns)   --->   "%gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_10" [syr2k_no_taffo.c:57]   --->   Operation 153 'writeresp' 'gmem_addr_12_resp' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 14.6>
ST_18 : Operation 154 [4/5] (14.6ns)   --->   "%gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_10" [syr2k_no_taffo.c:57]   --->   Operation 154 'writeresp' 'gmem_addr_12_resp' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 14.6>
ST_19 : Operation 155 [3/5] (14.6ns)   --->   "%gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_10" [syr2k_no_taffo.c:57]   --->   Operation 155 'writeresp' 'gmem_addr_12_resp' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 14.6>
ST_20 : Operation 156 [2/5] (14.6ns)   --->   "%gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_10" [syr2k_no_taffo.c:57]   --->   Operation 156 'writeresp' 'gmem_addr_12_resp' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 14.6>
ST_21 : Operation 157 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [syr2k_no_taffo.c:53]   --->   Operation 157 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 158 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_52_3_VITIS_LOOP_54_4_str"   --->   Operation 158 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "%empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 288, i64 0"   --->   Operation 159 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 160 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [syr2k_no_taffo.c:53]   --->   Operation 160 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 161 [1/1] (0.00ns)   --->   "%specpipeline_ln56 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [syr2k_no_taffo.c:56]   --->   Operation 161 'specpipeline' 'specpipeline_ln56' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 162 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [syr2k_no_taffo.c:42]   --->   Operation 162 'specloopname' 'specloopname_ln42' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 163 [1/5] (14.6ns)   --->   "%gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_10" [syr2k_no_taffo.c:57]   --->   Operation 163 'writeresp' 'gmem_addr_12_resp' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln54 = br void %for.inc37.1" [syr2k_no_taffo.c:54]   --->   Operation 164 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ tmp_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ indvars_iv77]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln52_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ alpha]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                      (alloca           ) [ 0100000000000000000000]
k_1                    (alloca           ) [ 0100000000000000000000]
indvar_flatten269      (alloca           ) [ 0100000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000]
C_read                 (read             ) [ 0000000000000000000000]
alpha_read             (read             ) [ 0011111111111100000000]
zext_ln52_1_read       (read             ) [ 0000000000000000000000]
indvars_iv77_read      (read             ) [ 0000000000000000000000]
A_read                 (read             ) [ 0000000000000000000000]
B_read                 (read             ) [ 0000000000000000000000]
tmp_3_read             (read             ) [ 0000000000000000000000]
store_ln0              (store            ) [ 0000000000000000000000]
store_ln0              (store            ) [ 0000000000000000000000]
store_ln0              (store            ) [ 0000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000]
j_2                    (load             ) [ 0000000000000000000000]
k                      (load             ) [ 0000000000000000000000]
indvar_flatten269_load (load             ) [ 0000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000]
specpipeline_ln53      (specpipeline     ) [ 0000000000000000000000]
empty                  (trunc            ) [ 0000000000000000000000]
tmp_8                  (bitconcatenate   ) [ 0000000000000000000000]
p_cast20               (zext             ) [ 0000000000000000000000]
empty_29               (add              ) [ 0000000000000000000000]
empty_30               (add              ) [ 0000000000000000000000]
p_cast5                (partselect       ) [ 0000000000000000000000]
p_cast6                (partselect       ) [ 0000000000000000000000]
zext_ln54              (zext             ) [ 0000000000000000000000]
icmp_ln54              (icmp             ) [ 0000000000000000000000]
icmp_ln52              (icmp             ) [ 0111111111111111111110]
add_ln52               (add              ) [ 0000000000000000000000]
br_ln52                (br               ) [ 0000000000000000000000]
select_ln53_4          (select           ) [ 0000000000000000000000]
add_ln52_3             (add              ) [ 0000000000000000000000]
empty_32               (trunc            ) [ 0000000000000000000000]
select_ln53_5          (select           ) [ 0000000000000000000000]
tmp_s                  (bitconcatenate   ) [ 0000000000000000000000]
p_cast20_mid1          (zext             ) [ 0000000000000000000000]
p_mid1257              (add              ) [ 0000000000000000000000]
p_mid1259              (add              ) [ 0000000000000000000000]
p_cast5_mid1           (partselect       ) [ 0000000000000000000000]
select_ln53_6          (select           ) [ 0000000000000000000000]
sext_ln53_2            (sext             ) [ 0000000000000000000000]
gmem_addr_7            (getelementptr    ) [ 0011111111000000000000]
p_cast6_mid1           (partselect       ) [ 0000000000000000000000]
select_ln53            (select           ) [ 0000000000000000000000]
sext_ln53              (sext             ) [ 0000000000000000000000]
gmem_addr_8            (getelementptr    ) [ 0011111111100000000000]
select_ln52            (select           ) [ 0000000000000000000000]
shl_ln57_1             (bitconcatenate   ) [ 0000000000000000000000]
zext_ln57_2            (zext             ) [ 0000000000000000000000]
add_ln57_3             (add              ) [ 0000000000000000000000]
trunc_ln57_3           (partselect       ) [ 0000000000000000000000]
sext_ln57_3            (sext             ) [ 0000000000000000000000]
gmem_addr              (getelementptr    ) [ 0011111111110000000000]
add_ln57_4             (add              ) [ 0000000000000000000000]
trunc_ln57_4           (partselect       ) [ 0000000000000000000000]
sext_ln57_4            (sext             ) [ 0000000000000000000000]
gmem_addr_9            (getelementptr    ) [ 0011111111111000000000]
tmp_6                  (bitconcatenate   ) [ 0000000000000000000000]
zext_ln57              (zext             ) [ 0000000000000000000000]
add_ln57               (add              ) [ 0000000000000000000000]
trunc_ln57_5           (partselect       ) [ 0000000000000000000000]
sext_ln57              (sext             ) [ 0000000000000000000000]
gmem_addr_10           (getelementptr    ) [ 0111111111111111111111]
add_ln54               (add              ) [ 0000000000000000000000]
store_ln54             (store            ) [ 0000000000000000000000]
store_ln54             (store            ) [ 0000000000000000000000]
store_ln54             (store            ) [ 0000000000000000000000]
gmem_load_7_req        (readreq          ) [ 0000000000000000000000]
gmem_addr_7_read       (read             ) [ 0000000000111000000000]
gmem_load_8_req        (readreq          ) [ 0000000000000000000000]
gmem_addr_8_read       (read             ) [ 0000000000011100000000]
gmem_load_10_req       (readreq          ) [ 0000000000000000000000]
gmem_addr_read         (read             ) [ 0000000000000000000000]
bitcast_ln57_4         (bitcast          ) [ 0000000000001000000000]
gmem_load_11_req       (readreq          ) [ 0000000000000000000000]
bitcast_ln53_2         (bitcast          ) [ 0000000000000100000000]
mul15_1                (fmul             ) [ 0000000000000100000000]
gmem_addr_9_read       (read             ) [ 0000000000000000000000]
bitcast_ln57_5         (bitcast          ) [ 0000000000000100000000]
gmem_load_12_req       (readreq          ) [ 0000000000000000000000]
bitcast_ln53           (bitcast          ) [ 0000000000000010000000]
mul20_1                (fmul             ) [ 0000000000000011000000]
mul25_1                (fmul             ) [ 0000000000000010000000]
gmem_addr_10_read      (read             ) [ 0000000000000011000000]
mul30_1                (fmul             ) [ 0000000000000001000000]
add31_1                (fadd             ) [ 0000000000000000100000]
bitcast_ln57_6         (bitcast          ) [ 0000000000000000100000]
gmem_addr_12_req       (writereq         ) [ 0000000000000000000000]
add36_1                (fadd             ) [ 0000000000000000000000]
bitcast_ln57           (bitcast          ) [ 0000000000000000000000]
write_ln57             (write            ) [ 0000000000000000000000]
specpipeline_ln53      (specpipeline     ) [ 0000000000000000000000]
specloopname_ln0       (specloopname     ) [ 0000000000000000000000]
empty_31               (speclooptripcount) [ 0000000000000000000000]
specpipeline_ln53      (specpipeline     ) [ 0000000000000000000000]
specpipeline_ln56      (specpipeline     ) [ 0000000000000000000000]
specloopname_ln42      (specloopname     ) [ 0000000000000000000000]
gmem_addr_12_resp      (writeresp        ) [ 0000000000000000000000]
br_ln54                (br               ) [ 0000000000000000000000]
ret_ln0                (ret              ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tmp_3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="indvars_iv77">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv77"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="zext_ln52_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln52_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="alpha">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="C">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_52_3_VITIS_LOOP_54_4_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="j_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="k_1_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="indvar_flatten269_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten269/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="C_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="alpha_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alpha_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln52_1_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="9" slack="0"/>
<pin id="124" dir="0" index="1" bw="9" slack="0"/>
<pin id="125" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln52_1_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="indvars_iv77_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="5" slack="0"/>
<pin id="130" dir="0" index="1" bw="5" slack="0"/>
<pin id="131" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv77_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="A_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="B_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_3_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="0"/>
<pin id="148" dir="0" index="1" bw="4" slack="0"/>
<pin id="149" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_3_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_readreq_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="1"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_7_req/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_readreq_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="2"/>
<pin id="162" dir="0" index="2" bw="1" slack="0"/>
<pin id="163" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_8_req/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_readreq_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="3"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_10_req/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_readreq_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="4"/>
<pin id="176" dir="0" index="2" bw="1" slack="0"/>
<pin id="177" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_11_req/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_writeresp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="5"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_load_12_req/6 gmem_addr_12_req/15 gmem_addr_12_resp/17 "/>
</bind>
</comp>

<comp id="187" class="1004" name="gmem_addr_7_read_read_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="8"/>
<pin id="190" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_7_read/9 "/>
</bind>
</comp>

<comp id="192" class="1004" name="gmem_addr_8_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="9"/>
<pin id="195" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_8_read/10 "/>
</bind>
</comp>

<comp id="197" class="1004" name="gmem_addr_read_read_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="10"/>
<pin id="200" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/11 "/>
</bind>
</comp>

<comp id="202" class="1004" name="gmem_addr_9_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="11"/>
<pin id="205" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_9_read/12 "/>
</bind>
</comp>

<comp id="207" class="1004" name="gmem_addr_10_read_read_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="12"/>
<pin id="210" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_10_read/13 "/>
</bind>
</comp>

<comp id="213" class="1004" name="write_ln57_write_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="0" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="15"/>
<pin id="216" dir="0" index="2" bw="32" slack="0"/>
<pin id="217" dir="0" index="3" bw="1" slack="0"/>
<pin id="218" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln57/16 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add31_1/14 add36_1/15 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul15_1/11 mul20_1/12 mul30_1/13 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="11"/>
<pin id="235" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul25_1/12 "/>
</bind>
</comp>

<comp id="238" class="1005" name="reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul15_1 mul20_1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln0_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="9" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln0_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="5" slack="0"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln0_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="4" slack="0"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="j_2_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="k_load_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="0"/>
<pin id="264" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="indvar_flatten269_load_load_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="9" slack="0"/>
<pin id="267" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten269_load/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="empty_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="5" slack="0"/>
<pin id="270" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_8_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="10" slack="0"/>
<pin id="274" dir="0" index="1" bw="4" slack="0"/>
<pin id="275" dir="0" index="2" bw="4" slack="0"/>
<pin id="276" dir="0" index="3" bw="1" slack="0"/>
<pin id="277" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_cast20_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="10" slack="0"/>
<pin id="284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast20/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="empty_29_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="10" slack="0"/>
<pin id="288" dir="0" index="1" bw="64" slack="0"/>
<pin id="289" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_29/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="empty_30_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="10" slack="0"/>
<pin id="294" dir="0" index="1" bw="64" slack="0"/>
<pin id="295" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_30/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="p_cast5_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="62" slack="0"/>
<pin id="300" dir="0" index="1" bw="64" slack="0"/>
<pin id="301" dir="0" index="2" bw="3" slack="0"/>
<pin id="302" dir="0" index="3" bw="7" slack="0"/>
<pin id="303" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast5/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="p_cast6_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="62" slack="0"/>
<pin id="310" dir="0" index="1" bw="64" slack="0"/>
<pin id="311" dir="0" index="2" bw="3" slack="0"/>
<pin id="312" dir="0" index="3" bw="7" slack="0"/>
<pin id="313" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast6/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln54_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="icmp_ln54_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="5" slack="0"/>
<pin id="324" dir="0" index="1" bw="5" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln52_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="9" slack="0"/>
<pin id="330" dir="0" index="1" bw="9" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln52_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="9" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="select_ln53_4_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="4" slack="0"/>
<pin id="343" dir="0" index="2" bw="4" slack="0"/>
<pin id="344" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53_4/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln52_3_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="5" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_3/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="empty_32_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="5" slack="0"/>
<pin id="356" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_32/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="select_ln53_5_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="4" slack="0"/>
<pin id="361" dir="0" index="2" bw="4" slack="0"/>
<pin id="362" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53_5/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_s_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="10" slack="0"/>
<pin id="368" dir="0" index="1" bw="4" slack="0"/>
<pin id="369" dir="0" index="2" bw="4" slack="0"/>
<pin id="370" dir="0" index="3" bw="1" slack="0"/>
<pin id="371" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="p_cast20_mid1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="10" slack="0"/>
<pin id="378" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast20_mid1/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="p_mid1257_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="10" slack="0"/>
<pin id="382" dir="0" index="1" bw="64" slack="0"/>
<pin id="383" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1257/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="p_mid1259_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="10" slack="0"/>
<pin id="388" dir="0" index="1" bw="64" slack="0"/>
<pin id="389" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1259/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="p_cast5_mid1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="62" slack="0"/>
<pin id="394" dir="0" index="1" bw="64" slack="0"/>
<pin id="395" dir="0" index="2" bw="3" slack="0"/>
<pin id="396" dir="0" index="3" bw="7" slack="0"/>
<pin id="397" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast5_mid1/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="select_ln53_6_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="62" slack="0"/>
<pin id="405" dir="0" index="2" bw="62" slack="0"/>
<pin id="406" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53_6/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="sext_ln53_2_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="62" slack="0"/>
<pin id="412" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln53_2/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="gmem_addr_7_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="64" slack="0"/>
<pin id="416" dir="0" index="1" bw="64" slack="0"/>
<pin id="417" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_7/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="p_cast6_mid1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="62" slack="0"/>
<pin id="422" dir="0" index="1" bw="64" slack="0"/>
<pin id="423" dir="0" index="2" bw="3" slack="0"/>
<pin id="424" dir="0" index="3" bw="7" slack="0"/>
<pin id="425" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast6_mid1/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="select_ln53_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="62" slack="0"/>
<pin id="433" dir="0" index="2" bw="62" slack="0"/>
<pin id="434" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="sext_ln53_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="62" slack="0"/>
<pin id="440" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln53/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="gmem_addr_8_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="64" slack="0"/>
<pin id="444" dir="0" index="1" bw="64" slack="0"/>
<pin id="445" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_8/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="select_ln52_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="5" slack="0"/>
<pin id="451" dir="0" index="2" bw="5" slack="0"/>
<pin id="452" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="shl_ln57_1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="10" slack="0"/>
<pin id="458" dir="0" index="1" bw="4" slack="0"/>
<pin id="459" dir="0" index="2" bw="4" slack="0"/>
<pin id="460" dir="0" index="3" bw="1" slack="0"/>
<pin id="461" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln57_1/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln57_2_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="10" slack="0"/>
<pin id="468" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_2/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="add_ln57_3_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="10" slack="0"/>
<pin id="472" dir="0" index="1" bw="64" slack="0"/>
<pin id="473" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_3/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="trunc_ln57_3_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="62" slack="0"/>
<pin id="478" dir="0" index="1" bw="64" slack="0"/>
<pin id="479" dir="0" index="2" bw="3" slack="0"/>
<pin id="480" dir="0" index="3" bw="7" slack="0"/>
<pin id="481" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln57_3/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="sext_ln57_3_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="62" slack="0"/>
<pin id="488" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln57_3/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="gmem_addr_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="64" slack="0"/>
<pin id="492" dir="0" index="1" bw="64" slack="0"/>
<pin id="493" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="add_ln57_4_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="10" slack="0"/>
<pin id="498" dir="0" index="1" bw="64" slack="0"/>
<pin id="499" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_4/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="trunc_ln57_4_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="62" slack="0"/>
<pin id="504" dir="0" index="1" bw="64" slack="0"/>
<pin id="505" dir="0" index="2" bw="3" slack="0"/>
<pin id="506" dir="0" index="3" bw="7" slack="0"/>
<pin id="507" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln57_4/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="sext_ln57_4_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="62" slack="0"/>
<pin id="514" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln57_4/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="gmem_addr_9_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="64" slack="0"/>
<pin id="518" dir="0" index="1" bw="64" slack="0"/>
<pin id="519" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_9/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_6_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="10" slack="0"/>
<pin id="524" dir="0" index="1" bw="4" slack="0"/>
<pin id="525" dir="0" index="2" bw="4" slack="0"/>
<pin id="526" dir="0" index="3" bw="1" slack="0"/>
<pin id="527" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="zext_ln57_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="10" slack="0"/>
<pin id="534" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="add_ln57_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="10" slack="0"/>
<pin id="538" dir="0" index="1" bw="64" slack="0"/>
<pin id="539" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/1 "/>
</bind>
</comp>

<comp id="542" class="1004" name="trunc_ln57_5_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="62" slack="0"/>
<pin id="544" dir="0" index="1" bw="64" slack="0"/>
<pin id="545" dir="0" index="2" bw="3" slack="0"/>
<pin id="546" dir="0" index="3" bw="7" slack="0"/>
<pin id="547" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln57_5/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="sext_ln57_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="62" slack="0"/>
<pin id="554" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln57/1 "/>
</bind>
</comp>

<comp id="556" class="1004" name="gmem_addr_10_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="64" slack="0"/>
<pin id="558" dir="0" index="1" bw="64" slack="0"/>
<pin id="559" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_10/1 "/>
</bind>
</comp>

<comp id="562" class="1004" name="add_ln54_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="4" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/1 "/>
</bind>
</comp>

<comp id="568" class="1004" name="store_ln54_store_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="9" slack="0"/>
<pin id="570" dir="0" index="1" bw="9" slack="0"/>
<pin id="571" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="573" class="1004" name="store_ln54_store_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="5" slack="0"/>
<pin id="575" dir="0" index="1" bw="5" slack="0"/>
<pin id="576" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="578" class="1004" name="store_ln54_store_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="4" slack="0"/>
<pin id="580" dir="0" index="1" bw="4" slack="0"/>
<pin id="581" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="583" class="1004" name="bitcast_ln57_4_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="0"/>
<pin id="585" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln57_4/11 "/>
</bind>
</comp>

<comp id="588" class="1004" name="bitcast_ln53_2_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="3"/>
<pin id="590" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln53_2/12 "/>
</bind>
</comp>

<comp id="592" class="1004" name="bitcast_ln57_5_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="0"/>
<pin id="594" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln57_5/12 "/>
</bind>
</comp>

<comp id="597" class="1004" name="bitcast_ln53_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="3"/>
<pin id="599" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln53/13 "/>
</bind>
</comp>

<comp id="601" class="1004" name="bitcast_ln57_6_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="2"/>
<pin id="603" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln57_6/15 "/>
</bind>
</comp>

<comp id="605" class="1004" name="bitcast_ln57_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="0"/>
<pin id="607" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln57/16 "/>
</bind>
</comp>

<comp id="610" class="1005" name="j_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="4" slack="0"/>
<pin id="612" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="617" class="1005" name="k_1_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="5" slack="0"/>
<pin id="619" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="624" class="1005" name="indvar_flatten269_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="9" slack="0"/>
<pin id="626" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten269 "/>
</bind>
</comp>

<comp id="631" class="1005" name="alpha_read_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="10"/>
<pin id="633" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="alpha_read "/>
</bind>
</comp>

<comp id="637" class="1005" name="icmp_ln52_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="1"/>
<pin id="639" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln52 "/>
</bind>
</comp>

<comp id="641" class="1005" name="gmem_addr_7_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="1"/>
<pin id="643" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_7 "/>
</bind>
</comp>

<comp id="647" class="1005" name="gmem_addr_8_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="2"/>
<pin id="649" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_8 "/>
</bind>
</comp>

<comp id="653" class="1005" name="gmem_addr_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="3"/>
<pin id="655" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="659" class="1005" name="gmem_addr_9_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="4"/>
<pin id="661" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="gmem_addr_9 "/>
</bind>
</comp>

<comp id="665" class="1005" name="gmem_addr_10_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="5"/>
<pin id="667" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="gmem_addr_10 "/>
</bind>
</comp>

<comp id="672" class="1005" name="gmem_addr_7_read_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="3"/>
<pin id="674" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_7_read "/>
</bind>
</comp>

<comp id="677" class="1005" name="gmem_addr_8_read_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="3"/>
<pin id="679" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_8_read "/>
</bind>
</comp>

<comp id="682" class="1005" name="bitcast_ln57_4_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="1"/>
<pin id="684" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln57_4 "/>
</bind>
</comp>

<comp id="687" class="1005" name="bitcast_ln53_2_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="1"/>
<pin id="689" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln53_2 "/>
</bind>
</comp>

<comp id="692" class="1005" name="bitcast_ln57_5_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="1"/>
<pin id="694" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln57_5 "/>
</bind>
</comp>

<comp id="697" class="1005" name="bitcast_ln53_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="1"/>
<pin id="699" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln53 "/>
</bind>
</comp>

<comp id="702" class="1005" name="mul25_1_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="1"/>
<pin id="704" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul25_1 "/>
</bind>
</comp>

<comp id="707" class="1005" name="gmem_addr_10_read_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="2"/>
<pin id="709" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_10_read "/>
</bind>
</comp>

<comp id="712" class="1005" name="mul30_1_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="1"/>
<pin id="714" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul30_1 "/>
</bind>
</comp>

<comp id="717" class="1005" name="add31_1_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="1"/>
<pin id="719" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add31_1 "/>
</bind>
</comp>

<comp id="722" class="1005" name="bitcast_ln57_6_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="1"/>
<pin id="724" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln57_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="36" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="38" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="40" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="42" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="36" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="36" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="44" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="72" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="16" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="164"><net_src comp="72" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="171"><net_src comp="72" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="16" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="178"><net_src comp="72" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="185"><net_src comp="72" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="16" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="191"><net_src comp="74" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="74" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="74" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="74" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="74" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="76" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="219"><net_src comp="78" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="80" pin="0"/><net_sink comp="213" pin=3"/></net>

<net id="221"><net_src comp="82" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="226"><net_src comp="222" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="227" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="227" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="237"><net_src comp="232" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="241"><net_src comp="227" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="248"><net_src comp="46" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="48" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="50" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="271"><net_src comp="262" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="56" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="146" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="268" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="281"><net_src comp="58" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="285"><net_src comp="272" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="140" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="282" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="134" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="304"><net_src comp="60" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="286" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="306"><net_src comp="62" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="307"><net_src comp="64" pin="0"/><net_sink comp="298" pin=3"/></net>

<net id="314"><net_src comp="60" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="292" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="316"><net_src comp="62" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="317"><net_src comp="64" pin="0"/><net_sink comp="308" pin=3"/></net>

<net id="321"><net_src comp="259" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="128" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="265" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="122" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="265" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="66" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="345"><net_src comp="322" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="50" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="259" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="352"><net_src comp="262" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="68" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="322" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="354" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="268" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="372"><net_src comp="56" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="146" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="354" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="375"><net_src comp="58" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="379"><net_src comp="366" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="376" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="140" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="376" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="134" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="398"><net_src comp="60" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="380" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="400"><net_src comp="62" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="401"><net_src comp="64" pin="0"/><net_sink comp="392" pin=3"/></net>

<net id="407"><net_src comp="322" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="392" pin="4"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="298" pin="4"/><net_sink comp="402" pin=2"/></net>

<net id="413"><net_src comp="402" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="0" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="410" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="426"><net_src comp="60" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="386" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="428"><net_src comp="62" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="429"><net_src comp="64" pin="0"/><net_sink comp="420" pin=3"/></net>

<net id="435"><net_src comp="322" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="420" pin="4"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="308" pin="4"/><net_sink comp="430" pin=2"/></net>

<net id="441"><net_src comp="430" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="0" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="438" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="453"><net_src comp="322" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="348" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="262" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="462"><net_src comp="56" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="340" pin="3"/><net_sink comp="456" pin=1"/></net>

<net id="464"><net_src comp="358" pin="3"/><net_sink comp="456" pin=2"/></net>

<net id="465"><net_src comp="58" pin="0"/><net_sink comp="456" pin=3"/></net>

<net id="469"><net_src comp="456" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="474"><net_src comp="466" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="134" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="482"><net_src comp="60" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="470" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="484"><net_src comp="62" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="485"><net_src comp="64" pin="0"/><net_sink comp="476" pin=3"/></net>

<net id="489"><net_src comp="476" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="0" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="486" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="466" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="140" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="508"><net_src comp="60" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="496" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="510"><net_src comp="62" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="511"><net_src comp="64" pin="0"/><net_sink comp="502" pin=3"/></net>

<net id="515"><net_src comp="502" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="520"><net_src comp="0" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="512" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="528"><net_src comp="56" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="146" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="530"><net_src comp="340" pin="3"/><net_sink comp="522" pin=2"/></net>

<net id="531"><net_src comp="58" pin="0"/><net_sink comp="522" pin=3"/></net>

<net id="535"><net_src comp="522" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="540"><net_src comp="532" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="110" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="548"><net_src comp="60" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="536" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="550"><net_src comp="62" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="551"><net_src comp="64" pin="0"/><net_sink comp="542" pin=3"/></net>

<net id="555"><net_src comp="542" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="560"><net_src comp="0" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="552" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="340" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="70" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="334" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="577"><net_src comp="448" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="582"><net_src comp="562" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="586"><net_src comp="197" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="591"><net_src comp="588" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="595"><net_src comp="202" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="600"><net_src comp="597" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="604"><net_src comp="601" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="608"><net_src comp="222" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="613"><net_src comp="98" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="616"><net_src comp="610" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="620"><net_src comp="102" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="622"><net_src comp="617" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="623"><net_src comp="617" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="627"><net_src comp="106" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="629"><net_src comp="624" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="630"><net_src comp="624" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="634"><net_src comp="116" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="640"><net_src comp="328" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="414" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="646"><net_src comp="641" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="650"><net_src comp="442" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="652"><net_src comp="647" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="656"><net_src comp="490" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="658"><net_src comp="653" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="662"><net_src comp="516" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="664"><net_src comp="659" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="668"><net_src comp="556" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="670"><net_src comp="665" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="671"><net_src comp="665" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="675"><net_src comp="187" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="680"><net_src comp="192" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="685"><net_src comp="583" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="690"><net_src comp="588" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="695"><net_src comp="592" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="700"><net_src comp="597" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="705"><net_src comp="232" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="710"><net_src comp="207" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="715"><net_src comp="227" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="720"><net_src comp="222" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="725"><net_src comp="601" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="222" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {15 16 17 18 19 20 21 }
 - Input state : 
	Port: syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42 : gmem | {2 3 4 5 6 7 8 9 10 11 12 13 }
	Port: syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42 : tmp_3 | {1 }
	Port: syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42 : B | {1 }
	Port: syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42 : A | {1 }
	Port: syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42 : indvars_iv77 | {1 }
	Port: syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42 : zext_ln52_1 | {1 }
	Port: syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42 : alpha | {1 }
	Port: syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42 : C | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		j_2 : 1
		k : 1
		indvar_flatten269_load : 1
		empty : 2
		tmp_8 : 3
		p_cast20 : 4
		empty_29 : 5
		empty_30 : 5
		p_cast5 : 6
		p_cast6 : 6
		zext_ln54 : 2
		icmp_ln54 : 3
		icmp_ln52 : 2
		add_ln52 : 2
		br_ln52 : 3
		select_ln53_4 : 4
		add_ln52_3 : 2
		empty_32 : 3
		select_ln53_5 : 4
		tmp_s : 4
		p_cast20_mid1 : 5
		p_mid1257 : 6
		p_mid1259 : 6
		p_cast5_mid1 : 7
		select_ln53_6 : 8
		sext_ln53_2 : 9
		gmem_addr_7 : 10
		p_cast6_mid1 : 7
		select_ln53 : 8
		sext_ln53 : 9
		gmem_addr_8 : 10
		select_ln52 : 4
		shl_ln57_1 : 5
		zext_ln57_2 : 6
		add_ln57_3 : 7
		trunc_ln57_3 : 8
		sext_ln57_3 : 9
		gmem_addr : 10
		add_ln57_4 : 7
		trunc_ln57_4 : 8
		sext_ln57_4 : 9
		gmem_addr_9 : 10
		tmp_6 : 5
		zext_ln57 : 6
		add_ln57 : 7
		trunc_ln57_5 : 8
		sext_ln57 : 9
		gmem_addr_10 : 10
		add_ln54 : 5
		store_ln54 : 3
		store_ln54 : 5
		store_ln54 : 6
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		mul15_1 : 1
	State 12
		mul20_1 : 1
		mul25_1 : 1
	State 13
		mul30_1 : 1
	State 14
		add31_1 : 1
	State 15
		add36_1 : 1
	State 16
		bitcast_ln57 : 1
		write_ln57 : 2
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        empty_29_fu_286        |    0    |    0    |    71   |
|          |        empty_30_fu_292        |    0    |    0    |    71   |
|          |        add_ln52_fu_334        |    0    |    0    |    16   |
|          |       add_ln52_3_fu_348       |    0    |    0    |    13   |
|    add   |        p_mid1257_fu_380       |    0    |    0    |    71   |
|          |        p_mid1259_fu_386       |    0    |    0    |    71   |
|          |       add_ln57_3_fu_470       |    0    |    0    |    71   |
|          |       add_ln57_4_fu_496       |    0    |    0    |    71   |
|          |        add_ln57_fu_536        |    0    |    0    |    71   |
|          |        add_ln54_fu_562        |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_227          |    3    |   128   |   135   |
|          |           grp_fu_232          |    3    |   128   |   135   |
|----------|-------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_222          |    0    |   128   |   375   |
|----------|-------------------------------|---------|---------|---------|
|          |      select_ln53_4_fu_340     |    0    |    0    |    4    |
|          |      select_ln53_5_fu_358     |    0    |    0    |    4    |
|  select  |      select_ln53_6_fu_402     |    0    |    0    |    62   |
|          |       select_ln53_fu_430      |    0    |    0    |    62   |
|          |       select_ln52_fu_448      |    0    |    0    |    5    |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln54_fu_322       |    0    |    0    |    9    |
|          |        icmp_ln52_fu_328       |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|
|          |       C_read_read_fu_110      |    0    |    0    |    0    |
|          |     alpha_read_read_fu_116    |    0    |    0    |    0    |
|          |  zext_ln52_1_read_read_fu_122 |    0    |    0    |    0    |
|          | indvars_iv77_read_read_fu_128 |    0    |    0    |    0    |
|          |       A_read_read_fu_134      |    0    |    0    |    0    |
|   read   |       B_read_read_fu_140      |    0    |    0    |    0    |
|          |     tmp_3_read_read_fu_146    |    0    |    0    |    0    |
|          |  gmem_addr_7_read_read_fu_187 |    0    |    0    |    0    |
|          |  gmem_addr_8_read_read_fu_192 |    0    |    0    |    0    |
|          |   gmem_addr_read_read_fu_197  |    0    |    0    |    0    |
|          |  gmem_addr_9_read_read_fu_202 |    0    |    0    |    0    |
|          | gmem_addr_10_read_read_fu_207 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       grp_readreq_fu_152      |    0    |    0    |    0    |
|  readreq |       grp_readreq_fu_159      |    0    |    0    |    0    |
|          |       grp_readreq_fu_166      |    0    |    0    |    0    |
|          |       grp_readreq_fu_173      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| writeresp|      grp_writeresp_fu_180     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |    write_ln57_write_fu_213    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |          empty_fu_268         |    0    |    0    |    0    |
|          |        empty_32_fu_354        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_8_fu_272         |    0    |    0    |    0    |
|bitconcatenate|          tmp_s_fu_366         |    0    |    0    |    0    |
|          |       shl_ln57_1_fu_456       |    0    |    0    |    0    |
|          |          tmp_6_fu_522         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        p_cast20_fu_282        |    0    |    0    |    0    |
|          |        zext_ln54_fu_318       |    0    |    0    |    0    |
|   zext   |      p_cast20_mid1_fu_376     |    0    |    0    |    0    |
|          |       zext_ln57_2_fu_466      |    0    |    0    |    0    |
|          |        zext_ln57_fu_532       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         p_cast5_fu_298        |    0    |    0    |    0    |
|          |         p_cast6_fu_308        |    0    |    0    |    0    |
|          |      p_cast5_mid1_fu_392      |    0    |    0    |    0    |
|partselect|      p_cast6_mid1_fu_420      |    0    |    0    |    0    |
|          |      trunc_ln57_3_fu_476      |    0    |    0    |    0    |
|          |      trunc_ln57_4_fu_502      |    0    |    0    |    0    |
|          |      trunc_ln57_5_fu_542      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       sext_ln53_2_fu_410      |    0    |    0    |    0    |
|          |        sext_ln53_fu_438       |    0    |    0    |    0    |
|   sext   |       sext_ln57_3_fu_486      |    0    |    0    |    0    |
|          |       sext_ln57_4_fu_512      |    0    |    0    |    0    |
|          |        sext_ln57_fu_552       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    6    |   384   |   1341  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add31_1_reg_717     |   32   |
|    alpha_read_reg_631   |   32   |
|  bitcast_ln53_2_reg_687 |   32   |
|   bitcast_ln53_reg_697  |   32   |
|  bitcast_ln57_4_reg_682 |   32   |
|  bitcast_ln57_5_reg_692 |   32   |
|  bitcast_ln57_6_reg_722 |   32   |
|gmem_addr_10_read_reg_707|   32   |
|   gmem_addr_10_reg_665  |   32   |
| gmem_addr_7_read_reg_672|   32   |
|   gmem_addr_7_reg_641   |   32   |
| gmem_addr_8_read_reg_677|   32   |
|   gmem_addr_8_reg_647   |   32   |
|   gmem_addr_9_reg_659   |   32   |
|    gmem_addr_reg_653    |   32   |
|    icmp_ln52_reg_637    |    1   |
|indvar_flatten269_reg_624|    9   |
|        j_reg_610        |    4   |
|       k_1_reg_617       |    5   |
|     mul25_1_reg_702     |   32   |
|     mul30_1_reg_712     |   32   |
|         reg_238         |   32   |
+-------------------------+--------+
|          Total          |   595  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_180 |  p0  |   3  |   1  |    3   |
|      grp_fu_222      |  p0  |   3  |  32  |   96   ||    13   |
|      grp_fu_222      |  p1  |   4  |  32  |   128  ||    17   |
|      grp_fu_227      |  p0  |   6  |  32  |   192  ||    25   |
|      grp_fu_227      |  p1  |   5  |  32  |   160  ||    21   |
|      grp_fu_232      |  p0  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   643  || 5.21957 ||    85   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   384  |  1341  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   85   |
|  Register |    -   |    -   |   595  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    5   |   979  |  1426  |
+-----------+--------+--------+--------+--------+
