#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Fri Apr  1 11:24:37 2016
# Process ID: 5119
# Log file: /home/alok/githum/Zedboard/learning/training/MSD/s09/axi_dma_sg/vivado/vivado.log
# Journal file: /home/alok/githum/Zedboard/learning/training/MSD/s09/axi_dma_sg/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/alok/githum/Zedboard/learning/training/MSD/s09/axi_dma_sg/vivado/project_1/project_1.xpr
open_bd_design {/home/alok/githum/Zedboard/learning/training/MSD/s09/axi_dma_sg/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1}] [get_bd_cells axi_gpio_1]
regenerate_bd_layout
connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_o] [get_bd_pins sample_generator_0/En]
save_bd_design
set_property -dict [list CONFIG.C_GPIO_WIDTH {8}] [get_bd_cells axi_gpio_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_gpio_1/S_AXI]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins sample_generator_0/FrameSize]
save_bd_design
regenerate_bd_layout
save_bd_design
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_dma_0/M_AXI_S2MM" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
save_bd_design
regenerate_bd_layout
save_bd_design
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
