

================================================================
== Vitis HLS Report for 'fp2inv503_mont_Pipeline_VITIS_LOOP_28_2'
================================================================
* Date:           Tue May 20 14:37:02 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.832 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       11|  0.110 us|  0.110 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_2  |        9|        9|         3|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    567|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      64|      8|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|      83|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     147|    620|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |                            Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |p503x2_1_U  |fpadd503_149_3_Pipeline_VITIS_LOOP_28_2_p503x2_1_ROM_AUTO_1R  |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                                                              |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln28_fu_110_p2       |         +|   0|  0|  13|           4|           1|
    |sub_ln29_fu_208_p2       |         -|   0|  0|  71|          64|          64|
    |sub_ln95_fu_169_p2       |         -|   0|  0|  71|           1|          64|
    |tempReg_fu_131_p2        |         -|   0|  0|  71|          64|          64|
    |and_ln29_fu_193_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln28_fu_104_p2      |      icmp|   0|  0|  13|           4|           5|
    |borrowReg_fu_199_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln105_fu_149_p2       |        or|   0|  0|  64|          64|          64|
    |or_ln95_fu_174_p2        |        or|   0|  0|  64|          64|          64|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_192_fu_143_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_193_fu_155_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_fu_137_p2      |       xor|   0|  0|  64|          64|          64|
    |xor_ln29_fu_187_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 567|         461|         524|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    4|          8|
    |carry_reg_83             |   9|          2|    1|          2|
    |i_236_fu_42              |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   11|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |carry_reg_83                      |   1|   0|    1|          0|
    |i_236_fu_42                       |   4|   0|    4|          0|
    |icmp_ln28_reg_221                 |   1|   0|    1|          0|
    |icmp_ln28_reg_221_pp0_iter1_reg   |   1|   0|    1|          0|
    |t1_addr_reg_225                   |   3|   0|    3|          0|
    |t1_addr_reg_225_pp0_iter1_reg     |   3|   0|    3|          0|
    |tempReg_reg_236                   |  64|   0|   64|          0|
    |tmp_reg_243                       |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  83|   0|   83|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  fp2inv503_mont_Pipeline_VITIS_LOOP_28_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  fp2inv503_mont_Pipeline_VITIS_LOOP_28_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  fp2inv503_mont_Pipeline_VITIS_LOOP_28_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  fp2inv503_mont_Pipeline_VITIS_LOOP_28_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  fp2inv503_mont_Pipeline_VITIS_LOOP_28_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  fp2inv503_mont_Pipeline_VITIS_LOOP_28_2|  return value|
|t1_address0           |  out|    3|   ap_memory|                                       t1|         array|
|t1_ce0                |  out|    1|   ap_memory|                                       t1|         array|
|t1_we0                |  out|    1|   ap_memory|                                       t1|         array|
|t1_d0                 |  out|   64|   ap_memory|                                       t1|         array|
|t1_address1           |  out|    3|   ap_memory|                                       t1|         array|
|t1_ce1                |  out|    1|   ap_memory|                                       t1|         array|
|t1_q1                 |   in|   64|   ap_memory|                                       t1|         array|
|carry_276_out         |  out|    1|      ap_vld|                            carry_276_out|       pointer|
|carry_276_out_ap_vld  |  out|    1|      ap_vld|                            carry_276_out|       pointer|
+----------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_236 = alloca i32 1" [src/generic/fp_generic.c:20->src/fpx.c:319]   --->   Operation 6 'alloca' 'i_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln20 = store i4 0, i4 %i_236" [src/generic/fp_generic.c:20->src/fpx.c:319]   --->   Operation 7 'store' 'store_ln20' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc29.i"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = load i4 %i_236" [src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 9 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.73ns)   --->   "%icmp_ln28 = icmp_eq  i4 %i, i4 8" [src/generic/fp_generic.c:28->src/fpx.c:319]   --->   Operation 10 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.73ns)   --->   "%add_ln28 = add i4 %i, i4 1" [src/generic/fp_generic.c:28->src/fpx.c:319]   --->   Operation 11 'add' 'add_ln28' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i4 %i" [src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 12 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln29_36 = zext i3 %trunc_ln29" [src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 13 'zext' 'zext_ln29_36' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%t1_addr = getelementptr i64 %t1, i32 0, i32 %zext_ln29_36" [src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 14 'getelementptr' 't1_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (2.32ns)   --->   "%t1_load = load i3 %t1_addr" [src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 15 'load' 't1_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p503x2_1_addr = getelementptr i64 %p503x2_1, i32 0, i32 %zext_ln29_36" [src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 16 'getelementptr' 'p503x2_1_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%p503x2_1_load = load i3 %p503x2_1_addr" [src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 17 'load' 'p503x2_1_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln20 = store i4 %add_ln28, i4 %i_236" [src/generic/fp_generic.c:20->src/fpx.c:319]   --->   Operation 18 'store' 'store_ln20' <Predicate = (!icmp_ln28)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.83>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%carry = phi i1 %borrowReg, void %for.inc29.i.split, i1 0, void %newFuncRoot"   --->   Operation 19 'phi' 'carry' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %for.inc29.i.split, void %for.end31.i.exitStub" [src/generic/fp_generic.c:28->src/fpx.c:319]   --->   Operation 20 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/2] ( I:2.32ns O:2.32ns )   --->   "%t1_load = load i3 %t1_addr" [src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 21 'load' 't1_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 22 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p503x2_1_load = load i3 %p503x2_1_addr" [src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 22 'load' 'p503x2_1_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_2 : Operation 23 [1/1] (3.52ns)   --->   "%tempReg = sub i64 %t1_load, i64 %p503x2_1_load" [src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 23 'sub' 'tempReg' <Predicate = (!icmp_ln28)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln105 = xor i64 %p503x2_1_load, i64 %t1_load" [src/config.h:105->src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 24 'xor' 'xor_ln105' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln105_192 = xor i64 %p503x2_1_load, i64 %tempReg" [src/config.h:105->src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 25 'xor' 'xor_ln105_192' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln105 = or i64 %xor_ln105_192, i64 %xor_ln105" [src/config.h:105->src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 26 'or' 'or_ln105' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln105_193 = xor i64 %t1_load, i64 %or_ln105" [src/config.h:105->src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 27 'xor' 'xor_ln105_193' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_193, i32 63" [src/config.h:98->src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 28 'bitselect' 'tmp' <Predicate = (!icmp_ln28)> <Delay = 0.99>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %carry_276_out, i1 %carry" [src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 42 'write' 'write_ln29' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (icmp_ln28)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.09>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:20->src/fpx.c:319]   --->   Operation 29 'specpipeline' 'specpipeline_ln20' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln20 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/generic/fp_generic.c:20->src/fpx.c:319]   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln20' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [src/generic/fp_generic.c:28->src/fpx.c:319]   --->   Operation 31 'specloopname' 'specloopname_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (3.52ns)   --->   "%sub_ln95 = sub i64 0, i64 %tempReg" [src/config.h:95->src/config.h:100->src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 32 'sub' 'sub_ln95' <Predicate = (!icmp_ln28)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node borrowReg)   --->   "%or_ln95 = or i64 %tempReg, i64 %sub_ln95" [src/config.h:95->src/config.h:100->src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 33 'or' 'or_ln95' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node borrowReg)   --->   "%tmp_297 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln95, i32 63" [src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 34 'bitselect' 'tmp_297' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node borrowReg)   --->   "%xor_ln29 = xor i1 %tmp_297, i1 1" [src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 35 'xor' 'xor_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node borrowReg)   --->   "%and_ln29 = and i1 %carry, i1 %xor_ln29" [src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 36 'and' 'and_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.99ns) (out node of the LUT)   --->   "%borrowReg = or i1 %and_ln29, i1 %tmp" [src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 37 'or' 'borrowReg' <Predicate = (!icmp_ln28)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i1 %carry" [src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 38 'zext' 'zext_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (3.52ns)   --->   "%sub_ln29 = sub i64 %tempReg, i64 %zext_ln29" [src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 39 'sub' 'sub_ln29' <Predicate = (!icmp_ln28)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln29 = store i64 %sub_ln29, i3 %t1_addr" [src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 40 'store' 'store_ln29' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc29.i" [src/generic/fp_generic.c:28->src/fpx.c:319]   --->   Operation 41 'br' 'br_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ carry_276_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p503x2_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_236                  (alloca           ) [ 0100]
store_ln20             (store            ) [ 0000]
br_ln0                 (br               ) [ 0111]
i                      (load             ) [ 0000]
icmp_ln28              (icmp             ) [ 0111]
add_ln28               (add              ) [ 0000]
trunc_ln29             (trunc            ) [ 0000]
zext_ln29_36           (zext             ) [ 0000]
t1_addr                (getelementptr    ) [ 0111]
p503x2_1_addr          (getelementptr    ) [ 0110]
store_ln20             (store            ) [ 0000]
carry                  (phi              ) [ 0111]
br_ln28                (br               ) [ 0000]
t1_load                (load             ) [ 0000]
p503x2_1_load          (load             ) [ 0000]
tempReg                (sub              ) [ 0101]
xor_ln105              (xor              ) [ 0000]
xor_ln105_192          (xor              ) [ 0000]
or_ln105               (or               ) [ 0000]
xor_ln105_193          (xor              ) [ 0000]
tmp                    (bitselect        ) [ 0101]
specpipeline_ln20      (specpipeline     ) [ 0000]
speclooptripcount_ln20 (speclooptripcount) [ 0000]
specloopname_ln28      (specloopname     ) [ 0000]
sub_ln95               (sub              ) [ 0000]
or_ln95                (or               ) [ 0000]
tmp_297                (bitselect        ) [ 0000]
xor_ln29               (xor              ) [ 0000]
and_ln29               (and              ) [ 0000]
borrowReg              (or               ) [ 0111]
zext_ln29              (zext             ) [ 0000]
sub_ln29               (sub              ) [ 0000]
store_ln29             (store            ) [ 0000]
br_ln28                (br               ) [ 0111]
write_ln29             (write            ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="carry_276_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="carry_276_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p503x2_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503x2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_236_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_236/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="write_ln29_write_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="0" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="1" slack="0"/>
<pin id="50" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln29/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="t1_addr_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="64" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="3" slack="0"/>
<pin id="57" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t1_addr/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_access_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="3" slack="2"/>
<pin id="62" dir="0" index="1" bw="64" slack="0"/>
<pin id="63" dir="0" index="2" bw="0" slack="0"/>
<pin id="65" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="66" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="67" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="68" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="t1_load/1 store_ln29/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p503x2_1_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="3" slack="0"/>
<pin id="74" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p503x2_1_addr/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="3" slack="0"/>
<pin id="79" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p503x2_1_load/1 "/>
</bind>
</comp>

<comp id="83" class="1005" name="carry_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="1"/>
<pin id="85" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry (phireg) "/>
</bind>
</comp>

<comp id="87" class="1004" name="carry_phi_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="1"/>
<pin id="89" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="1" slack="1"/>
<pin id="91" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="carry/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln20_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="4" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="i_load_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="4" slack="0"/>
<pin id="103" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="icmp_ln28_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="0"/>
<pin id="106" dir="0" index="1" bw="4" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="add_ln28_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="trunc_ln29_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="0"/>
<pin id="118" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="zext_ln29_36_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_36/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln20_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="0"/>
<pin id="128" dir="0" index="1" bw="4" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tempReg_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="0"/>
<pin id="133" dir="0" index="1" bw="64" slack="0"/>
<pin id="134" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tempReg/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="xor_ln105_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="0"/>
<pin id="139" dir="0" index="1" bw="64" slack="0"/>
<pin id="140" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="xor_ln105_192_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="0"/>
<pin id="145" dir="0" index="1" bw="64" slack="0"/>
<pin id="146" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_192/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="or_ln105_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="0"/>
<pin id="151" dir="0" index="1" bw="64" slack="0"/>
<pin id="152" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="xor_ln105_193_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="64" slack="0"/>
<pin id="157" dir="0" index="1" bw="64" slack="0"/>
<pin id="158" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_193/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="64" slack="0"/>
<pin id="164" dir="0" index="2" bw="7" slack="0"/>
<pin id="165" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="sub_ln95_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="64" slack="1"/>
<pin id="172" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln95/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="or_ln95_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="1"/>
<pin id="176" dir="0" index="1" bw="64" slack="0"/>
<pin id="177" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln95/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_297_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="64" slack="0"/>
<pin id="182" dir="0" index="2" bw="7" slack="0"/>
<pin id="183" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_297/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="xor_ln29_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln29/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="and_ln29_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="borrowReg_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="1"/>
<pin id="202" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="borrowReg/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln29_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="sub_ln29_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="1"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29/3 "/>
</bind>
</comp>

<comp id="214" class="1005" name="i_236_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="0"/>
<pin id="216" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_236 "/>
</bind>
</comp>

<comp id="221" class="1005" name="icmp_ln28_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="225" class="1005" name="t1_addr_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="3" slack="1"/>
<pin id="227" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="t1_addr "/>
</bind>
</comp>

<comp id="231" class="1005" name="p503x2_1_addr_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="1"/>
<pin id="233" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p503x2_1_addr "/>
</bind>
</comp>

<comp id="236" class="1005" name="tempReg_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="1"/>
<pin id="238" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="243" class="1005" name="tmp_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="248" class="1005" name="borrowReg_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="borrowReg "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="51"><net_src comp="40" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="0" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="14" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="69"><net_src comp="53" pin="3"/><net_sink comp="60" pin=2"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="14" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="86"><net_src comp="16" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="83" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="94"><net_src comp="87" pin="4"/><net_sink comp="83" pin=0"/></net>

<net id="95"><net_src comp="87" pin="4"/><net_sink comp="46" pin=2"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="108"><net_src comp="101" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="101" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="101" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="125"><net_src comp="120" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="130"><net_src comp="110" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="60" pin="7"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="77" pin="3"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="77" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="60" pin="7"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="77" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="131" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="143" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="137" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="60" pin="7"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="149" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="166"><net_src comp="18" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="155" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="20" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="173"><net_src comp="36" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="169" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="18" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="174" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="20" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="191"><net_src comp="179" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="38" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="83" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="187" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="193" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="83" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="204" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="213"><net_src comp="208" pin="2"/><net_sink comp="60" pin=1"/></net>

<net id="217"><net_src comp="42" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="220"><net_src comp="214" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="224"><net_src comp="104" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="53" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="234"><net_src comp="70" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="239"><net_src comp="131" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="242"><net_src comp="236" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="246"><net_src comp="161" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="251"><net_src comp="199" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="87" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: t1 | {3 }
	Port: carry_276_out | {2 }
	Port: p503x2_1 | {}
 - Input state : 
	Port: fp2inv503_mont_Pipeline_VITIS_LOOP_28_2 : t1 | {1 2 }
	Port: fp2inv503_mont_Pipeline_VITIS_LOOP_28_2 : p503x2_1 | {1 2 }
  - Chain level:
	State 1
		store_ln20 : 1
		i : 1
		icmp_ln28 : 2
		add_ln28 : 2
		trunc_ln29 : 2
		zext_ln29_36 : 3
		t1_addr : 4
		t1_load : 5
		p503x2_1_addr : 4
		p503x2_1_load : 5
		store_ln20 : 3
	State 2
		tempReg : 1
		xor_ln105 : 1
		xor_ln105_192 : 2
		or_ln105 : 2
		xor_ln105_193 : 2
		tmp : 2
		write_ln29 : 1
	State 3
		or_ln95 : 1
		tmp_297 : 1
		xor_ln29 : 2
		and_ln29 : 2
		borrowReg : 2
		sub_ln29 : 1
		store_ln29 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |     tempReg_fu_131     |    0    |    71   |
|    sub   |     sub_ln95_fu_169    |    0    |    71   |
|          |     sub_ln29_fu_208    |    0    |    71   |
|----------|------------------------|---------|---------|
|          |    xor_ln105_fu_137    |    0    |    64   |
|    xor   |  xor_ln105_192_fu_143  |    0    |    64   |
|          |  xor_ln105_193_fu_155  |    0    |    64   |
|          |     xor_ln29_fu_187    |    0    |    2    |
|----------|------------------------|---------|---------|
|          |     or_ln105_fu_149    |    0    |    64   |
|    or    |     or_ln95_fu_174     |    0    |    64   |
|          |    borrowReg_fu_199    |    0    |    2    |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln28_fu_104    |    0    |    13   |
|----------|------------------------|---------|---------|
|    add   |     add_ln28_fu_110    |    0    |    13   |
|----------|------------------------|---------|---------|
|    and   |     and_ln29_fu_193    |    0    |    2    |
|----------|------------------------|---------|---------|
|   write  | write_ln29_write_fu_46 |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |    trunc_ln29_fu_116   |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |   zext_ln29_36_fu_120  |    0    |    0    |
|          |    zext_ln29_fu_204    |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|       tmp_fu_161       |    0    |    0    |
|          |     tmp_297_fu_179     |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   565   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  borrowReg_reg_248  |    1   |
|     carry_reg_83    |    1   |
|    i_236_reg_214    |    4   |
|  icmp_ln28_reg_221  |    1   |
|p503x2_1_addr_reg_231|    3   |
|   t1_addr_reg_225   |    3   |
|   tempReg_reg_236   |   64   |
|     tmp_reg_243     |    1   |
+---------------------+--------+
|        Total        |   78   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_60 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_77 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|   carry_reg_83   |  p0  |   2  |   1  |    2   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |    8   ||  4.764  ||    0    ||    27   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   565  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    0   |   27   |
|  Register |    -   |   78   |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   78   |   592  |
+-----------+--------+--------+--------+
