{"top":"global.harris",
"namespaces":{
  "global":{
    "modules":{
      "cim_output_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_cim_output_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_cim_output_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"]
        ]],
        "connections":[
          ["self.op_hcompute_hw_output_stencil_read.0","self.op_hcompute_cim_output_stencil_write.0"]
        ]
      },
      "cim_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_cim_output_stencil_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_cim_output_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_cim_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_cim_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "d_reg__U1":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U2":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U3":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U4":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U5":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U6":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "ub_cim_stencil_bank_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U0"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[264],"cycle_stride":[4,64],"delay":[0],"dimensionality":2,"extent":[15,60],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,15]},"in2agg_0":{"cycle_starting_addr":[260],"cycle_stride":[1,64],"dimensionality":2,"extent":[60,60],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[386],"cycle_stride":[4,64],"dimensionality":2,"extent":[15,60],"read_data_starting_addr":[0],"read_data_stride":[1,15],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"sram2tb_1":{"cycle_starting_addr":[321],"cycle_stride":[4,64],"dimensionality":2,"extent":[15,60],"read_data_starting_addr":[0],"read_data_stride":[1,15],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[388],"cycle_stride":[1,64],"dimensionality":2,"extent":[60,60],"read_data_starting_addr":[0],"read_data_stride":[1,12]},"tb2out_1":{"cycle_starting_addr":[324],"cycle_stride":[1,64],"dimensionality":2,"extent":[60,60],"read_data_starting_addr":[0],"read_data_stride":[1,12]}},"mode":"lake"}
          },
          "ub_cim_stencil_bank_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.clk","d_reg__U1.clk"],
          ["self.op_hcompute_cim_stencil_write.0","d_reg__U1.in"],
          ["d_reg__U2.in","d_reg__U1.out"],
          ["self.op_hcompute_cim_output_stencil_read.7","d_reg__U1.out"],
          ["self.clk","d_reg__U2.clk"],
          ["self.op_hcompute_cim_output_stencil_read.6","d_reg__U2.out"],
          ["self.clk","d_reg__U3.clk"],
          ["ub_cim_stencil_bank_2.data_out_1","d_reg__U3.in"],
          ["d_reg__U4.in","d_reg__U3.out"],
          ["self.op_hcompute_cim_output_stencil_read.1","d_reg__U3.out"],
          ["self.clk","d_reg__U4.clk"],
          ["self.op_hcompute_cim_output_stencil_read.4","d_reg__U4.out"],
          ["self.clk","d_reg__U5.clk"],
          ["ub_cim_stencil_bank_2.data_out_0","d_reg__U5.in"],
          ["d_reg__U6.in","d_reg__U5.out"],
          ["self.op_hcompute_cim_output_stencil_read.2","d_reg__U5.out"],
          ["self.clk","d_reg__U6.clk"],
          ["self.op_hcompute_cim_output_stencil_read.0","d_reg__U6.out"],
          ["ub_cim_stencil_bank_2.clk","self.clk"],
          ["ub_cim_stencil_bank_2.data_out_0","self.op_hcompute_cim_output_stencil_read.3"],
          ["ub_cim_stencil_bank_2.data_out_1","self.op_hcompute_cim_output_stencil_read.5"],
          ["self.op_hcompute_cim_stencil_write.0","self.op_hcompute_cim_output_stencil_read.8"],
          ["ub_cim_stencil_bank_2.data_in_0","self.op_hcompute_cim_stencil_write.0"],
          ["ub_cim_stencil_bank_2.flush","self.reset"],
          ["ub_cim_stencil_bank_2_clk_en_const.out","ub_cim_stencil_bank_2.clk_en"],
          ["ub_cim_stencil_bank_2_clk_en_const.out","ub_cim_stencil_bank_2.rst_n"]
        ]
      },
      "cu_op_hcompute_cim_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["cim_stencil_op_hcompute_cim_output_stencil_read",["Array",9,["Array",16,"BitIn"]]],
          ["cim_output_stencil_op_hcompute_cim_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$bitand_649_651_652_tree$_join_i2160_i1423":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$bitand_649_651_652_tree$opN_0$_join_i2157_i1423":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$bitand_649_651_652_tree$opN_0$opN_0$_join_i2145_i1423":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$bitand_649_651_652_tree$opN_0$opN_0$opN_0$_join_i2139_i1423":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$bitand_649_651_652_tree$opN_0$opN_0$opN_1$_join_i2144_i1423":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$bitand_649_651_652_tree$opN_0$opN_1$_join_i2156_i1423":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$bitand_649_651_652_tree$opN_0$opN_1$opN_0$_join_i2150_i1423":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$bitand_649_651_652_tree$opN_0$opN_1$opN_1$_join_i2155_i1423":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h00400040000001fe00007"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h1280000e4f9803e63a406"]}
          },
          "inner_compute$c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h1280000e4f9803e63a406"]}
          },
          "inner_compute$c11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h1280000e4f9803e63a406"]}
          },
          "inner_compute$c12":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h00000010000400012c001"]}
          },
          "inner_compute$c13":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h00000010000400012c001"]}
          },
          "inner_compute$c14":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h1280000e4f9803e63a406"]}
          },
          "inner_compute$c15":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h00000010000400012c001"]}
          },
          "inner_compute$c16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h00000010000400012c001"]}
          },
          "inner_compute$c17":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h00000008000400022c006"]}
          },
          "inner_compute$c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h1280000e4f9803e63a406"]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h1280000e4f9803e63a406"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h1280000e4f9803e63a406"]}
          },
          "inner_compute$c5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h00000010000400012c001"]}
          },
          "inner_compute$c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h00000010000400012c001"]}
          },
          "inner_compute$c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h1280000e4f9803e63a406"]}
          },
          "inner_compute$c8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h00000010000400012c001"]}
          },
          "inner_compute$c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h00000010000400012c001"]}
          },
          "inner_compute$mux_6522550_i2161_i1269":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$sle_650_cim_stencil_2_651_i2159_i1888":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$slt_cim_stencil_1_cim_stencil_2_635_i2136_i637":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$slt_cim_stencil_3_cim_stencil_2_636_i2138_i637":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$slt_cim_stencil_4_cim_stencil_2_638_i2141_i637":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$slt_cim_stencil_5_cim_stencil_2_640_i2143_i637":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$slt_cim_stencil_6_cim_stencil_2_642_i2147_i637":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$slt_cim_stencil_7_cim_stencil_2_644_i2149_i637":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$slt_cim_stencil_8_cim_stencil_2_646_i2152_i637":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$slt_cim_stencil_9_cim_stencil_2_648_i2154_i637":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","inner_compute$bitand_649_651_652_tree$_join_i2160_i1423.CLK"],
          ["inner_compute$mux_6522550_i2161_i1269.bit0","inner_compute$bitand_649_651_652_tree$_join_i2160_i1423.O1"],
          ["inner_compute$bitand_649_651_652_tree$opN_0$_join_i2157_i1423.O1","inner_compute$bitand_649_651_652_tree$_join_i2160_i1423.bit1"],
          ["inner_compute$sle_650_cim_stencil_2_651_i2159_i1888.O1","inner_compute$bitand_649_651_652_tree$_join_i2160_i1423.bit2"],
          ["inner_compute$c1.out","inner_compute$bitand_649_651_652_tree$_join_i2160_i1423.inst"],
          ["self.clk","inner_compute$bitand_649_651_652_tree$opN_0$_join_i2157_i1423.CLK"],
          ["inner_compute$bitand_649_651_652_tree$opN_0$opN_0$_join_i2145_i1423.O1","inner_compute$bitand_649_651_652_tree$opN_0$_join_i2157_i1423.bit1"],
          ["inner_compute$bitand_649_651_652_tree$opN_0$opN_1$_join_i2156_i1423.O1","inner_compute$bitand_649_651_652_tree$opN_0$_join_i2157_i1423.bit2"],
          ["inner_compute$c2.out","inner_compute$bitand_649_651_652_tree$opN_0$_join_i2157_i1423.inst"],
          ["self.clk","inner_compute$bitand_649_651_652_tree$opN_0$opN_0$_join_i2145_i1423.CLK"],
          ["inner_compute$bitand_649_651_652_tree$opN_0$opN_0$opN_0$_join_i2139_i1423.O1","inner_compute$bitand_649_651_652_tree$opN_0$opN_0$_join_i2145_i1423.bit1"],
          ["inner_compute$bitand_649_651_652_tree$opN_0$opN_0$opN_1$_join_i2144_i1423.O1","inner_compute$bitand_649_651_652_tree$opN_0$opN_0$_join_i2145_i1423.bit2"],
          ["inner_compute$c3.out","inner_compute$bitand_649_651_652_tree$opN_0$opN_0$_join_i2145_i1423.inst"],
          ["self.clk","inner_compute$bitand_649_651_652_tree$opN_0$opN_0$opN_0$_join_i2139_i1423.CLK"],
          ["inner_compute$slt_cim_stencil_1_cim_stencil_2_635_i2136_i637.O1","inner_compute$bitand_649_651_652_tree$opN_0$opN_0$opN_0$_join_i2139_i1423.bit1"],
          ["inner_compute$slt_cim_stencil_3_cim_stencil_2_636_i2138_i637.O1","inner_compute$bitand_649_651_652_tree$opN_0$opN_0$opN_0$_join_i2139_i1423.bit2"],
          ["inner_compute$c4.out","inner_compute$bitand_649_651_652_tree$opN_0$opN_0$opN_0$_join_i2139_i1423.inst"],
          ["self.clk","inner_compute$bitand_649_651_652_tree$opN_0$opN_0$opN_1$_join_i2144_i1423.CLK"],
          ["inner_compute$slt_cim_stencil_4_cim_stencil_2_638_i2141_i637.O1","inner_compute$bitand_649_651_652_tree$opN_0$opN_0$opN_1$_join_i2144_i1423.bit1"],
          ["inner_compute$slt_cim_stencil_5_cim_stencil_2_640_i2143_i637.O1","inner_compute$bitand_649_651_652_tree$opN_0$opN_0$opN_1$_join_i2144_i1423.bit2"],
          ["inner_compute$c7.out","inner_compute$bitand_649_651_652_tree$opN_0$opN_0$opN_1$_join_i2144_i1423.inst"],
          ["self.clk","inner_compute$bitand_649_651_652_tree$opN_0$opN_1$_join_i2156_i1423.CLK"],
          ["inner_compute$bitand_649_651_652_tree$opN_0$opN_1$opN_0$_join_i2150_i1423.O1","inner_compute$bitand_649_651_652_tree$opN_0$opN_1$_join_i2156_i1423.bit1"],
          ["inner_compute$bitand_649_651_652_tree$opN_0$opN_1$opN_1$_join_i2155_i1423.O1","inner_compute$bitand_649_651_652_tree$opN_0$opN_1$_join_i2156_i1423.bit2"],
          ["inner_compute$c10.out","inner_compute$bitand_649_651_652_tree$opN_0$opN_1$_join_i2156_i1423.inst"],
          ["self.clk","inner_compute$bitand_649_651_652_tree$opN_0$opN_1$opN_0$_join_i2150_i1423.CLK"],
          ["inner_compute$slt_cim_stencil_6_cim_stencil_2_642_i2147_i637.O1","inner_compute$bitand_649_651_652_tree$opN_0$opN_1$opN_0$_join_i2150_i1423.bit1"],
          ["inner_compute$slt_cim_stencil_7_cim_stencil_2_644_i2149_i637.O1","inner_compute$bitand_649_651_652_tree$opN_0$opN_1$opN_0$_join_i2150_i1423.bit2"],
          ["inner_compute$c11.out","inner_compute$bitand_649_651_652_tree$opN_0$opN_1$opN_0$_join_i2150_i1423.inst"],
          ["self.clk","inner_compute$bitand_649_651_652_tree$opN_0$opN_1$opN_1$_join_i2155_i1423.CLK"],
          ["inner_compute$slt_cim_stencil_8_cim_stencil_2_646_i2152_i637.O1","inner_compute$bitand_649_651_652_tree$opN_0$opN_1$opN_1$_join_i2155_i1423.bit1"],
          ["inner_compute$slt_cim_stencil_9_cim_stencil_2_648_i2154_i637.O1","inner_compute$bitand_649_651_652_tree$opN_0$opN_1$opN_1$_join_i2155_i1423.bit2"],
          ["inner_compute$c14.out","inner_compute$bitand_649_651_652_tree$opN_0$opN_1$opN_1$_join_i2155_i1423.inst"],
          ["inner_compute$mux_6522550_i2161_i1269.inst","inner_compute$c0.out"],
          ["inner_compute$slt_cim_stencil_6_cim_stencil_2_642_i2147_i637.inst","inner_compute$c12.out"],
          ["inner_compute$slt_cim_stencil_7_cim_stencil_2_644_i2149_i637.inst","inner_compute$c13.out"],
          ["inner_compute$slt_cim_stencil_8_cim_stencil_2_646_i2152_i637.inst","inner_compute$c15.out"],
          ["inner_compute$slt_cim_stencil_9_cim_stencil_2_648_i2154_i637.inst","inner_compute$c16.out"],
          ["inner_compute$sle_650_cim_stencil_2_651_i2159_i1888.inst","inner_compute$c17.out"],
          ["inner_compute$slt_cim_stencil_1_cim_stencil_2_635_i2136_i637.inst","inner_compute$c5.out"],
          ["inner_compute$slt_cim_stencil_3_cim_stencil_2_636_i2138_i637.inst","inner_compute$c6.out"],
          ["inner_compute$slt_cim_stencil_4_cim_stencil_2_638_i2141_i637.inst","inner_compute$c8.out"],
          ["inner_compute$slt_cim_stencil_5_cim_stencil_2_640_i2143_i637.inst","inner_compute$c9.out"],
          ["self.clk","inner_compute$mux_6522550_i2161_i1269.CLK"],
          ["self.cim_output_stencil_op_hcompute_cim_output_stencil_write.0","inner_compute$mux_6522550_i2161_i1269.O0"],
          ["self.clk","inner_compute$sle_650_cim_stencil_2_651_i2159_i1888.CLK"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.1","inner_compute$sle_650_cim_stencil_2_651_i2159_i1888.data1"],
          ["self.clk","inner_compute$slt_cim_stencil_1_cim_stencil_2_635_i2136_i637.CLK"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.0","inner_compute$slt_cim_stencil_1_cim_stencil_2_635_i2136_i637.data0"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.1","inner_compute$slt_cim_stencil_1_cim_stencil_2_635_i2136_i637.data1"],
          ["self.clk","inner_compute$slt_cim_stencil_3_cim_stencil_2_636_i2138_i637.CLK"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.2","inner_compute$slt_cim_stencil_3_cim_stencil_2_636_i2138_i637.data0"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.1","inner_compute$slt_cim_stencil_3_cim_stencil_2_636_i2138_i637.data1"],
          ["self.clk","inner_compute$slt_cim_stencil_4_cim_stencil_2_638_i2141_i637.CLK"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.3","inner_compute$slt_cim_stencil_4_cim_stencil_2_638_i2141_i637.data0"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.1","inner_compute$slt_cim_stencil_4_cim_stencil_2_638_i2141_i637.data1"],
          ["self.clk","inner_compute$slt_cim_stencil_5_cim_stencil_2_640_i2143_i637.CLK"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.4","inner_compute$slt_cim_stencil_5_cim_stencil_2_640_i2143_i637.data0"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.1","inner_compute$slt_cim_stencil_5_cim_stencil_2_640_i2143_i637.data1"],
          ["self.clk","inner_compute$slt_cim_stencil_6_cim_stencil_2_642_i2147_i637.CLK"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.5","inner_compute$slt_cim_stencil_6_cim_stencil_2_642_i2147_i637.data0"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.1","inner_compute$slt_cim_stencil_6_cim_stencil_2_642_i2147_i637.data1"],
          ["self.clk","inner_compute$slt_cim_stencil_7_cim_stencil_2_644_i2149_i637.CLK"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.6","inner_compute$slt_cim_stencil_7_cim_stencil_2_644_i2149_i637.data0"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.1","inner_compute$slt_cim_stencil_7_cim_stencil_2_644_i2149_i637.data1"],
          ["self.clk","inner_compute$slt_cim_stencil_8_cim_stencil_2_646_i2152_i637.CLK"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.7","inner_compute$slt_cim_stencil_8_cim_stencil_2_646_i2152_i637.data0"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.1","inner_compute$slt_cim_stencil_8_cim_stencil_2_646_i2152_i637.data1"],
          ["self.clk","inner_compute$slt_cim_stencil_9_cim_stencil_2_648_i2154_i637.CLK"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.8","inner_compute$slt_cim_stencil_9_cim_stencil_2_648_i2154_i637.data0"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.1","inner_compute$slt_cim_stencil_9_cim_stencil_2_648_i2154_i637.data1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_cim_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["lgxx_stencil_op_hcompute_cim_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["lgxy_stencil_op_hcompute_cim_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["lgyy_stencil_op_hcompute_cim_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["cim_stencil_op_hcompute_cim_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_587_588_593_i2204_i1808":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$ashr_594_595_596_i2207_i1070":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$ashr_lgxx_stencil_2_586_587_i2192_i246":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$ashr_lgxy_stencil_2_586_590_i2201_i246":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$ashr_lgyy_stencil_2_586_588_i2196_i246":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000080014"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000800004000120037"]}
          },
          "inner_compute$c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h00000008003000011002b"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h00000008003000011002b"]}
          },
          "inner_compute$c5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110011"]}
          },
          "inner_compute$c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000800000004000120008"]}
          },
          "inner_compute$c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h00000008003000011002b"]}
          },
          "inner_compute$mul_590_590_591_i2202_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$sub_589_591_592_i2203_i599":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$sub_592_596_597_i2208_i440":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","inner_compute$add_587_588_593_i2204_i1808.CLK"],
          ["inner_compute$ashr_594_595_596_i2207_i1070.data0","inner_compute$add_587_588_593_i2204_i1808.O0"],
          ["inner_compute$ashr_594_595_596_i2207_i1070.data1","inner_compute$add_587_588_593_i2204_i1808.O0"],
          ["inner_compute$ashr_lgxx_stencil_2_586_587_i2192_i246.O0","inner_compute$add_587_588_593_i2204_i1808.data1"],
          ["inner_compute$ashr_lgyy_stencil_2_586_588_i2196_i246.O0","inner_compute$add_587_588_593_i2204_i1808.data2"],
          ["inner_compute$c2.out","inner_compute$add_587_588_593_i2204_i1808.inst"],
          ["self.clk","inner_compute$ashr_594_595_596_i2207_i1070.CLK"],
          ["inner_compute$sub_592_596_597_i2208_i440.data1","inner_compute$ashr_594_595_596_i2207_i1070.O0"],
          ["inner_compute$c1.out","inner_compute$ashr_594_595_596_i2207_i1070.inst"],
          ["self.clk","inner_compute$ashr_lgxx_stencil_2_586_587_i2192_i246.CLK"],
          ["inner_compute$sub_589_591_592_i2203_i599.data1","inner_compute$ashr_lgxx_stencil_2_586_587_i2192_i246.O0"],
          ["self.lgxx_stencil_op_hcompute_cim_stencil_read.0","inner_compute$ashr_lgxx_stencil_2_586_587_i2192_i246.data0"],
          ["inner_compute$c3.out","inner_compute$ashr_lgxx_stencil_2_586_587_i2192_i246.inst"],
          ["self.clk","inner_compute$ashr_lgxy_stencil_2_586_590_i2201_i246.CLK"],
          ["inner_compute$mul_590_590_591_i2202_i1461.data0","inner_compute$ashr_lgxy_stencil_2_586_590_i2201_i246.O0"],
          ["inner_compute$mul_590_590_591_i2202_i1461.data1","inner_compute$ashr_lgxy_stencil_2_586_590_i2201_i246.O0"],
          ["self.lgxy_stencil_op_hcompute_cim_stencil_read.0","inner_compute$ashr_lgxy_stencil_2_586_590_i2201_i246.data0"],
          ["inner_compute$c7.out","inner_compute$ashr_lgxy_stencil_2_586_590_i2201_i246.inst"],
          ["self.clk","inner_compute$ashr_lgyy_stencil_2_586_588_i2196_i246.CLK"],
          ["inner_compute$sub_589_591_592_i2203_i599.data0","inner_compute$ashr_lgyy_stencil_2_586_588_i2196_i246.O0"],
          ["self.lgyy_stencil_op_hcompute_cim_stencil_read.0","inner_compute$ashr_lgyy_stencil_2_586_588_i2196_i246.data0"],
          ["inner_compute$c4.out","inner_compute$ashr_lgyy_stencil_2_586_588_i2196_i246.inst"],
          ["inner_compute$sub_592_596_597_i2208_i440.inst","inner_compute$c0.out"],
          ["inner_compute$sub_589_591_592_i2203_i599.inst","inner_compute$c5.out"],
          ["inner_compute$mul_590_590_591_i2202_i1461.inst","inner_compute$c6.out"],
          ["self.clk","inner_compute$mul_590_590_591_i2202_i1461.CLK"],
          ["inner_compute$sub_589_591_592_i2203_i599.data2","inner_compute$mul_590_590_591_i2202_i1461.O0"],
          ["self.clk","inner_compute$sub_589_591_592_i2203_i599.CLK"],
          ["inner_compute$sub_592_596_597_i2208_i440.data2","inner_compute$sub_589_591_592_i2203_i599.O0"],
          ["self.clk","inner_compute$sub_592_596_597_i2208_i440.CLK"],
          ["self.cim_stencil_op_hcompute_cim_stencil_write.0","inner_compute$sub_592_596_597_i2208_i440.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_grad_x_unclamp_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["grad_x_unclamp_stencil_clkwrk_dsa0_op_hcompute_grad_x_unclamp_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "inner_compute$i2230_i2231_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["inner_compute$i2230_i2231_i131.inst","inner_compute$c0.out"],
          ["self.clk","inner_compute$i2230_i2231_i131.CLK"],
          ["self.grad_x_unclamp_stencil_clkwrk_dsa0_op_hcompute_grad_x_unclamp_stencil_write.0","inner_compute$i2230_i2231_i131.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_grad_x_unclamp_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["grad_x_unclamp_stencil_clkwrk_dsa0_op_hcompute_grad_x_unclamp_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_unclamp_stencil_1_read",["Array",6,["Array",16,"BitIn"]]],
          ["grad_x_unclamp_stencil_op_hcompute_grad_x_unclamp_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_grad_x_unclamp_stencil_1_280_281_tree$_join_i2244_i364":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_grad_x_unclamp_stencil_1_280_281_tree$opN_1$_join_i2243_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000080014"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110015"]}
          },
          "inner_compute$c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000410010"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000800000004000420008"]}
          },
          "inner_compute$mul_padded16_global_wrapper_stencil_5_277_283_i2249_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$sub_282_283_284_i2250_i1190":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$sub_284_padded16_global_wrapper_stencil_6_285_i2252_i440":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","inner_compute$add_grad_x_unclamp_stencil_1_280_281_tree$_join_i2244_i364.CLK"],
          ["inner_compute$sub_282_283_284_i2250_i1190.data0","inner_compute$add_grad_x_unclamp_stencil_1_280_281_tree$_join_i2244_i364.O0"],
          ["inner_compute$add_grad_x_unclamp_stencil_1_280_281_tree$opN_1$_join_i2243_i2127.O0","inner_compute$add_grad_x_unclamp_stencil_1_280_281_tree$_join_i2244_i364.data0"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_unclamp_stencil_1_read.0","inner_compute$add_grad_x_unclamp_stencil_1_280_281_tree$_join_i2244_i364.data1"],
          ["self.grad_x_unclamp_stencil_clkwrk_dsa0_op_hcompute_grad_x_unclamp_stencil_1_read.0","inner_compute$add_grad_x_unclamp_stencil_1_280_281_tree$_join_i2244_i364.data2"],
          ["inner_compute$c2.out","inner_compute$add_grad_x_unclamp_stencil_1_280_281_tree$_join_i2244_i364.inst"],
          ["self.clk","inner_compute$add_grad_x_unclamp_stencil_1_280_281_tree$opN_1$_join_i2243_i2127.CLK"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_unclamp_stencil_1_read.2","inner_compute$add_grad_x_unclamp_stencil_1_280_281_tree$opN_1$_join_i2243_i2127.data1"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_unclamp_stencil_1_read.1","inner_compute$add_grad_x_unclamp_stencil_1_280_281_tree$opN_1$_join_i2243_i2127.data2"],
          ["inner_compute$c3.out","inner_compute$add_grad_x_unclamp_stencil_1_280_281_tree$opN_1$_join_i2243_i2127.inst"],
          ["inner_compute$sub_284_padded16_global_wrapper_stencil_6_285_i2252_i440.inst","inner_compute$c0.out"],
          ["inner_compute$sub_282_283_284_i2250_i1190.inst","inner_compute$c1.out"],
          ["inner_compute$mul_padded16_global_wrapper_stencil_5_277_283_i2249_i1461.inst","inner_compute$c4.out"],
          ["self.clk","inner_compute$mul_padded16_global_wrapper_stencil_5_277_283_i2249_i1461.CLK"],
          ["inner_compute$sub_282_283_284_i2250_i1190.data2","inner_compute$mul_padded16_global_wrapper_stencil_5_277_283_i2249_i1461.O0"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_unclamp_stencil_1_read.4","inner_compute$mul_padded16_global_wrapper_stencil_5_277_283_i2249_i1461.data1"],
          ["self.clk","inner_compute$sub_282_283_284_i2250_i1190.CLK"],
          ["inner_compute$sub_284_padded16_global_wrapper_stencil_6_285_i2252_i440.data2","inner_compute$sub_282_283_284_i2250_i1190.O0"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_unclamp_stencil_1_read.3","inner_compute$sub_282_283_284_i2250_i1190.data1"],
          ["self.clk","inner_compute$sub_284_padded16_global_wrapper_stencil_6_285_i2252_i440.CLK"],
          ["self.grad_x_unclamp_stencil_op_hcompute_grad_x_unclamp_stencil_1_write.0","inner_compute$sub_284_padded16_global_wrapper_stencil_6_285_i2252_i440.O0"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_unclamp_stencil_1_read.5","inner_compute$sub_284_padded16_global_wrapper_stencil_6_285_i2252_i440.data1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_grad_y_unclamp_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["grad_y_unclamp_stencil_clkwrk_dsa1_op_hcompute_grad_y_unclamp_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "inner_compute$i2265_i2266_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["inner_compute$i2265_i2266_i131.inst","inner_compute$c0.out"],
          ["self.clk","inner_compute$i2265_i2266_i131.CLK"],
          ["self.grad_y_unclamp_stencil_clkwrk_dsa1_op_hcompute_grad_y_unclamp_stencil_write.0","inner_compute$i2265_i2266_i131.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_grad_y_unclamp_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["grad_y_unclamp_stencil_clkwrk_dsa1_op_hcompute_grad_y_unclamp_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_unclamp_stencil_1_read",["Array",6,["Array",16,"BitIn"]]],
          ["grad_y_unclamp_stencil_op_hcompute_grad_y_unclamp_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_grad_y_unclamp_stencil_1_396_397_tree$_join_i2279_i364":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_grad_y_unclamp_stencil_1_396_397_tree$opN_1$_join_i2278_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000080014"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110015"]}
          },
          "inner_compute$c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000410010"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000800000004000420008"]}
          },
          "inner_compute$mul_padded16_global_wrapper_stencil_11_393_399_i2284_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$sub_398_399_400_i2285_i1190":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$sub_400_padded16_global_wrapper_stencil_12_401_i2287_i440":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","inner_compute$add_grad_y_unclamp_stencil_1_396_397_tree$_join_i2279_i364.CLK"],
          ["inner_compute$sub_398_399_400_i2285_i1190.data0","inner_compute$add_grad_y_unclamp_stencil_1_396_397_tree$_join_i2279_i364.O0"],
          ["inner_compute$add_grad_y_unclamp_stencil_1_396_397_tree$opN_1$_join_i2278_i2127.O0","inner_compute$add_grad_y_unclamp_stencil_1_396_397_tree$_join_i2279_i364.data0"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_unclamp_stencil_1_read.3","inner_compute$add_grad_y_unclamp_stencil_1_396_397_tree$_join_i2279_i364.data1"],
          ["self.grad_y_unclamp_stencil_clkwrk_dsa1_op_hcompute_grad_y_unclamp_stencil_1_read.0","inner_compute$add_grad_y_unclamp_stencil_1_396_397_tree$_join_i2279_i364.data2"],
          ["inner_compute$c2.out","inner_compute$add_grad_y_unclamp_stencil_1_396_397_tree$_join_i2279_i364.inst"],
          ["self.clk","inner_compute$add_grad_y_unclamp_stencil_1_396_397_tree$opN_1$_join_i2278_i2127.CLK"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_unclamp_stencil_1_read.5","inner_compute$add_grad_y_unclamp_stencil_1_396_397_tree$opN_1$_join_i2278_i2127.data1"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_unclamp_stencil_1_read.4","inner_compute$add_grad_y_unclamp_stencil_1_396_397_tree$opN_1$_join_i2278_i2127.data2"],
          ["inner_compute$c3.out","inner_compute$add_grad_y_unclamp_stencil_1_396_397_tree$opN_1$_join_i2278_i2127.inst"],
          ["inner_compute$sub_400_padded16_global_wrapper_stencil_12_401_i2287_i440.inst","inner_compute$c0.out"],
          ["inner_compute$sub_398_399_400_i2285_i1190.inst","inner_compute$c1.out"],
          ["inner_compute$mul_padded16_global_wrapper_stencil_11_393_399_i2284_i1461.inst","inner_compute$c4.out"],
          ["self.clk","inner_compute$mul_padded16_global_wrapper_stencil_11_393_399_i2284_i1461.CLK"],
          ["inner_compute$sub_398_399_400_i2285_i1190.data2","inner_compute$mul_padded16_global_wrapper_stencil_11_393_399_i2284_i1461.O0"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_unclamp_stencil_1_read.1","inner_compute$mul_padded16_global_wrapper_stencil_11_393_399_i2284_i1461.data1"],
          ["self.clk","inner_compute$sub_398_399_400_i2285_i1190.CLK"],
          ["inner_compute$sub_400_padded16_global_wrapper_stencil_12_401_i2287_i440.data2","inner_compute$sub_398_399_400_i2285_i1190.O0"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_unclamp_stencil_1_read.0","inner_compute$sub_398_399_400_i2285_i1190.data1"],
          ["self.clk","inner_compute$sub_400_padded16_global_wrapper_stencil_12_401_i2287_i440.CLK"],
          ["self.grad_y_unclamp_stencil_op_hcompute_grad_y_unclamp_stencil_1_write.0","inner_compute$sub_400_padded16_global_wrapper_stencil_12_401_i2287_i440.O0"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_unclamp_stencil_1_read.2","inner_compute$sub_400_padded16_global_wrapper_stencil_12_401_i2287_i440.data1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["cim_output_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","self.cim_output_stencil_op_hcompute_hw_output_stencil_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_lgxx_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["lgxx_stencil_clkwrk_dsa2_op_hcompute_lgxx_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "inner_compute$i2302_i2303_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["inner_compute$i2302_i2303_i131.inst","inner_compute$c0.out"],
          ["self.clk","inner_compute$i2302_i2303_i131.CLK"],
          ["self.lgxx_stencil_clkwrk_dsa2_op_hcompute_lgxx_stencil_write.0","inner_compute$i2302_i2303_i131.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_lgxx_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["lgxx_stencil_clkwrk_dsa2_op_hcompute_lgxx_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_read",["Array",9,["Array",16,"BitIn"]]],
          ["lgxx_stencil_op_hcompute_lgxx_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_lxx_stencil_1_352_353_tree$_join_i2326_i364":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_lxx_stencil_1_352_353_tree$opN_0$opN_0$_join_i2314_i364":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_lxx_stencil_1_352_353_tree$opN_0$opN_0$opN_1$_join_i2313_i1808":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_lxx_stencil_1_352_353_tree$opN_0$opN_1$_join_i2321_i364":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_lxx_stencil_1_352_353_tree$opN_0$opN_1$opN_1$_join_i2320_i1808":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_lxx_stencil_1_352_353_tree$opN_1$_join_i2325_i1808":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "inner_compute$c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "inner_compute$c5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          }
        },
        "connections":[
          ["self.clk","inner_compute$add_lxx_stencil_1_352_353_tree$_join_i2326_i364.CLK"],
          ["self.lgxx_stencil_op_hcompute_lgxx_stencil_1_write.0","inner_compute$add_lxx_stencil_1_352_353_tree$_join_i2326_i364.O0"],
          ["inner_compute$add_lxx_stencil_1_352_353_tree$opN_1$_join_i2325_i1808.O0","inner_compute$add_lxx_stencil_1_352_353_tree$_join_i2326_i364.data0"],
          ["inner_compute$add_lxx_stencil_1_352_353_tree$opN_0$opN_1$_join_i2321_i364.O0","inner_compute$add_lxx_stencil_1_352_353_tree$_join_i2326_i364.data1"],
          ["inner_compute$add_lxx_stencil_1_352_353_tree$opN_0$opN_0$_join_i2314_i364.O0","inner_compute$add_lxx_stencil_1_352_353_tree$_join_i2326_i364.data2"],
          ["inner_compute$c0.out","inner_compute$add_lxx_stencil_1_352_353_tree$_join_i2326_i364.inst"],
          ["self.clk","inner_compute$add_lxx_stencil_1_352_353_tree$opN_0$opN_0$_join_i2314_i364.CLK"],
          ["inner_compute$add_lxx_stencil_1_352_353_tree$opN_0$opN_0$opN_1$_join_i2313_i1808.O0","inner_compute$add_lxx_stencil_1_352_353_tree$opN_0$opN_0$_join_i2314_i364.data0"],
          ["self.lgxx_stencil_clkwrk_dsa2_op_hcompute_lgxx_stencil_1_read.0","inner_compute$add_lxx_stencil_1_352_353_tree$opN_0$opN_0$_join_i2314_i364.data1"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.0","inner_compute$add_lxx_stencil_1_352_353_tree$opN_0$opN_0$_join_i2314_i364.data2"],
          ["inner_compute$c4.out","inner_compute$add_lxx_stencil_1_352_353_tree$opN_0$opN_0$_join_i2314_i364.inst"],
          ["self.clk","inner_compute$add_lxx_stencil_1_352_353_tree$opN_0$opN_0$opN_1$_join_i2313_i1808.CLK"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.1","inner_compute$add_lxx_stencil_1_352_353_tree$opN_0$opN_0$opN_1$_join_i2313_i1808.data1"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.2","inner_compute$add_lxx_stencil_1_352_353_tree$opN_0$opN_0$opN_1$_join_i2313_i1808.data2"],
          ["inner_compute$c5.out","inner_compute$add_lxx_stencil_1_352_353_tree$opN_0$opN_0$opN_1$_join_i2313_i1808.inst"],
          ["self.clk","inner_compute$add_lxx_stencil_1_352_353_tree$opN_0$opN_1$_join_i2321_i364.CLK"],
          ["inner_compute$add_lxx_stencil_1_352_353_tree$opN_0$opN_1$opN_1$_join_i2320_i1808.O0","inner_compute$add_lxx_stencil_1_352_353_tree$opN_0$opN_1$_join_i2321_i364.data0"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.4","inner_compute$add_lxx_stencil_1_352_353_tree$opN_0$opN_1$_join_i2321_i364.data1"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.3","inner_compute$add_lxx_stencil_1_352_353_tree$opN_0$opN_1$_join_i2321_i364.data2"],
          ["inner_compute$c2.out","inner_compute$add_lxx_stencil_1_352_353_tree$opN_0$opN_1$_join_i2321_i364.inst"],
          ["self.clk","inner_compute$add_lxx_stencil_1_352_353_tree$opN_0$opN_1$opN_1$_join_i2320_i1808.CLK"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.5","inner_compute$add_lxx_stencil_1_352_353_tree$opN_0$opN_1$opN_1$_join_i2320_i1808.data1"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.6","inner_compute$add_lxx_stencil_1_352_353_tree$opN_0$opN_1$opN_1$_join_i2320_i1808.data2"],
          ["inner_compute$c3.out","inner_compute$add_lxx_stencil_1_352_353_tree$opN_0$opN_1$opN_1$_join_i2320_i1808.inst"],
          ["self.clk","inner_compute$add_lxx_stencil_1_352_353_tree$opN_1$_join_i2325_i1808.CLK"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.7","inner_compute$add_lxx_stencil_1_352_353_tree$opN_1$_join_i2325_i1808.data1"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.8","inner_compute$add_lxx_stencil_1_352_353_tree$opN_1$_join_i2325_i1808.data2"],
          ["inner_compute$c1.out","inner_compute$add_lxx_stencil_1_352_353_tree$opN_1$_join_i2325_i1808.inst"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_lgxy_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["lgxy_stencil_clkwrk_dsa3_op_hcompute_lgxy_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "inner_compute$i2334_i2335_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["inner_compute$i2334_i2335_i131.inst","inner_compute$c0.out"],
          ["self.clk","inner_compute$i2334_i2335_i131.CLK"],
          ["self.lgxy_stencil_clkwrk_dsa3_op_hcompute_lgxy_stencil_write.0","inner_compute$i2334_i2335_i131.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_lgxy_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["lgxy_stencil_clkwrk_dsa3_op_hcompute_lgxy_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_read",["Array",9,["Array",16,"BitIn"]]],
          ["lgxy_stencil_op_hcompute_lgxy_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_lxy_stencil_1_475_476_tree$_join_i2358_i364":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_lxy_stencil_1_475_476_tree$opN_0$opN_0$_join_i2346_i364":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_lxy_stencil_1_475_476_tree$opN_0$opN_0$opN_1$_join_i2345_i1808":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_lxy_stencil_1_475_476_tree$opN_0$opN_1$_join_i2353_i364":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_lxy_stencil_1_475_476_tree$opN_0$opN_1$opN_1$_join_i2352_i1808":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_lxy_stencil_1_475_476_tree$opN_1$_join_i2357_i1808":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "inner_compute$c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "inner_compute$c5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          }
        },
        "connections":[
          ["self.clk","inner_compute$add_lxy_stencil_1_475_476_tree$_join_i2358_i364.CLK"],
          ["self.lgxy_stencil_op_hcompute_lgxy_stencil_1_write.0","inner_compute$add_lxy_stencil_1_475_476_tree$_join_i2358_i364.O0"],
          ["inner_compute$add_lxy_stencil_1_475_476_tree$opN_1$_join_i2357_i1808.O0","inner_compute$add_lxy_stencil_1_475_476_tree$_join_i2358_i364.data0"],
          ["inner_compute$add_lxy_stencil_1_475_476_tree$opN_0$opN_1$_join_i2353_i364.O0","inner_compute$add_lxy_stencil_1_475_476_tree$_join_i2358_i364.data1"],
          ["inner_compute$add_lxy_stencil_1_475_476_tree$opN_0$opN_0$_join_i2346_i364.O0","inner_compute$add_lxy_stencil_1_475_476_tree$_join_i2358_i364.data2"],
          ["inner_compute$c0.out","inner_compute$add_lxy_stencil_1_475_476_tree$_join_i2358_i364.inst"],
          ["self.clk","inner_compute$add_lxy_stencil_1_475_476_tree$opN_0$opN_0$_join_i2346_i364.CLK"],
          ["inner_compute$add_lxy_stencil_1_475_476_tree$opN_0$opN_0$opN_1$_join_i2345_i1808.O0","inner_compute$add_lxy_stencil_1_475_476_tree$opN_0$opN_0$_join_i2346_i364.data0"],
          ["self.lgxy_stencil_clkwrk_dsa3_op_hcompute_lgxy_stencil_1_read.0","inner_compute$add_lxy_stencil_1_475_476_tree$opN_0$opN_0$_join_i2346_i364.data1"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.0","inner_compute$add_lxy_stencil_1_475_476_tree$opN_0$opN_0$_join_i2346_i364.data2"],
          ["inner_compute$c4.out","inner_compute$add_lxy_stencil_1_475_476_tree$opN_0$opN_0$_join_i2346_i364.inst"],
          ["self.clk","inner_compute$add_lxy_stencil_1_475_476_tree$opN_0$opN_0$opN_1$_join_i2345_i1808.CLK"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.1","inner_compute$add_lxy_stencil_1_475_476_tree$opN_0$opN_0$opN_1$_join_i2345_i1808.data1"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.2","inner_compute$add_lxy_stencil_1_475_476_tree$opN_0$opN_0$opN_1$_join_i2345_i1808.data2"],
          ["inner_compute$c5.out","inner_compute$add_lxy_stencil_1_475_476_tree$opN_0$opN_0$opN_1$_join_i2345_i1808.inst"],
          ["self.clk","inner_compute$add_lxy_stencil_1_475_476_tree$opN_0$opN_1$_join_i2353_i364.CLK"],
          ["inner_compute$add_lxy_stencil_1_475_476_tree$opN_0$opN_1$opN_1$_join_i2352_i1808.O0","inner_compute$add_lxy_stencil_1_475_476_tree$opN_0$opN_1$_join_i2353_i364.data0"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.4","inner_compute$add_lxy_stencil_1_475_476_tree$opN_0$opN_1$_join_i2353_i364.data1"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.3","inner_compute$add_lxy_stencil_1_475_476_tree$opN_0$opN_1$_join_i2353_i364.data2"],
          ["inner_compute$c2.out","inner_compute$add_lxy_stencil_1_475_476_tree$opN_0$opN_1$_join_i2353_i364.inst"],
          ["self.clk","inner_compute$add_lxy_stencil_1_475_476_tree$opN_0$opN_1$opN_1$_join_i2352_i1808.CLK"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.5","inner_compute$add_lxy_stencil_1_475_476_tree$opN_0$opN_1$opN_1$_join_i2352_i1808.data1"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.6","inner_compute$add_lxy_stencil_1_475_476_tree$opN_0$opN_1$opN_1$_join_i2352_i1808.data2"],
          ["inner_compute$c3.out","inner_compute$add_lxy_stencil_1_475_476_tree$opN_0$opN_1$opN_1$_join_i2352_i1808.inst"],
          ["self.clk","inner_compute$add_lxy_stencil_1_475_476_tree$opN_1$_join_i2357_i1808.CLK"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.7","inner_compute$add_lxy_stencil_1_475_476_tree$opN_1$_join_i2357_i1808.data1"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.8","inner_compute$add_lxy_stencil_1_475_476_tree$opN_1$_join_i2357_i1808.data2"],
          ["inner_compute$c1.out","inner_compute$add_lxy_stencil_1_475_476_tree$opN_1$_join_i2357_i1808.inst"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_lgyy_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["lgyy_stencil_clkwrk_dsa4_op_hcompute_lgyy_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "inner_compute$i2366_i2367_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["inner_compute$i2366_i2367_i131.inst","inner_compute$c0.out"],
          ["self.clk","inner_compute$i2366_i2367_i131.CLK"],
          ["self.lgyy_stencil_clkwrk_dsa4_op_hcompute_lgyy_stencil_write.0","inner_compute$i2366_i2367_i131.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_lgyy_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["lgyy_stencil_clkwrk_dsa4_op_hcompute_lgyy_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_read",["Array",9,["Array",16,"BitIn"]]],
          ["lgyy_stencil_op_hcompute_lgyy_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_lyy_stencil_1_547_548_tree$_join_i2390_i364":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_lyy_stencil_1_547_548_tree$opN_0$opN_0$_join_i2378_i364":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_lyy_stencil_1_547_548_tree$opN_0$opN_0$opN_1$_join_i2377_i1808":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_lyy_stencil_1_547_548_tree$opN_0$opN_1$_join_i2385_i364":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_lyy_stencil_1_547_548_tree$opN_0$opN_1$opN_1$_join_i2384_i1808":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_lyy_stencil_1_547_548_tree$opN_1$_join_i2389_i1808":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "inner_compute$c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "inner_compute$c5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          }
        },
        "connections":[
          ["self.clk","inner_compute$add_lyy_stencil_1_547_548_tree$_join_i2390_i364.CLK"],
          ["self.lgyy_stencil_op_hcompute_lgyy_stencil_1_write.0","inner_compute$add_lyy_stencil_1_547_548_tree$_join_i2390_i364.O0"],
          ["inner_compute$add_lyy_stencil_1_547_548_tree$opN_1$_join_i2389_i1808.O0","inner_compute$add_lyy_stencil_1_547_548_tree$_join_i2390_i364.data0"],
          ["inner_compute$add_lyy_stencil_1_547_548_tree$opN_0$opN_1$_join_i2385_i364.O0","inner_compute$add_lyy_stencil_1_547_548_tree$_join_i2390_i364.data1"],
          ["inner_compute$add_lyy_stencil_1_547_548_tree$opN_0$opN_0$_join_i2378_i364.O0","inner_compute$add_lyy_stencil_1_547_548_tree$_join_i2390_i364.data2"],
          ["inner_compute$c0.out","inner_compute$add_lyy_stencil_1_547_548_tree$_join_i2390_i364.inst"],
          ["self.clk","inner_compute$add_lyy_stencil_1_547_548_tree$opN_0$opN_0$_join_i2378_i364.CLK"],
          ["inner_compute$add_lyy_stencil_1_547_548_tree$opN_0$opN_0$opN_1$_join_i2377_i1808.O0","inner_compute$add_lyy_stencil_1_547_548_tree$opN_0$opN_0$_join_i2378_i364.data0"],
          ["self.lgyy_stencil_clkwrk_dsa4_op_hcompute_lgyy_stencil_1_read.0","inner_compute$add_lyy_stencil_1_547_548_tree$opN_0$opN_0$_join_i2378_i364.data1"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.0","inner_compute$add_lyy_stencil_1_547_548_tree$opN_0$opN_0$_join_i2378_i364.data2"],
          ["inner_compute$c4.out","inner_compute$add_lyy_stencil_1_547_548_tree$opN_0$opN_0$_join_i2378_i364.inst"],
          ["self.clk","inner_compute$add_lyy_stencil_1_547_548_tree$opN_0$opN_0$opN_1$_join_i2377_i1808.CLK"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.1","inner_compute$add_lyy_stencil_1_547_548_tree$opN_0$opN_0$opN_1$_join_i2377_i1808.data1"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.2","inner_compute$add_lyy_stencil_1_547_548_tree$opN_0$opN_0$opN_1$_join_i2377_i1808.data2"],
          ["inner_compute$c5.out","inner_compute$add_lyy_stencil_1_547_548_tree$opN_0$opN_0$opN_1$_join_i2377_i1808.inst"],
          ["self.clk","inner_compute$add_lyy_stencil_1_547_548_tree$opN_0$opN_1$_join_i2385_i364.CLK"],
          ["inner_compute$add_lyy_stencil_1_547_548_tree$opN_0$opN_1$opN_1$_join_i2384_i1808.O0","inner_compute$add_lyy_stencil_1_547_548_tree$opN_0$opN_1$_join_i2385_i364.data0"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.4","inner_compute$add_lyy_stencil_1_547_548_tree$opN_0$opN_1$_join_i2385_i364.data1"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.3","inner_compute$add_lyy_stencil_1_547_548_tree$opN_0$opN_1$_join_i2385_i364.data2"],
          ["inner_compute$c2.out","inner_compute$add_lyy_stencil_1_547_548_tree$opN_0$opN_1$_join_i2385_i364.inst"],
          ["self.clk","inner_compute$add_lyy_stencil_1_547_548_tree$opN_0$opN_1$opN_1$_join_i2384_i1808.CLK"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.5","inner_compute$add_lyy_stencil_1_547_548_tree$opN_0$opN_1$opN_1$_join_i2384_i1808.data1"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.6","inner_compute$add_lyy_stencil_1_547_548_tree$opN_0$opN_1$opN_1$_join_i2384_i1808.data2"],
          ["inner_compute$c3.out","inner_compute$add_lyy_stencil_1_547_548_tree$opN_0$opN_1$opN_1$_join_i2384_i1808.inst"],
          ["self.clk","inner_compute$add_lyy_stencil_1_547_548_tree$opN_1$_join_i2389_i1808.CLK"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.7","inner_compute$add_lyy_stencil_1_547_548_tree$opN_1$_join_i2389_i1808.data1"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.8","inner_compute$add_lyy_stencil_1_547_548_tree$opN_1$_join_i2389_i1808.data2"],
          ["inner_compute$c1.out","inner_compute$add_lyy_stencil_1_547_548_tree$opN_1$_join_i2389_i1808.inst"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_lxx_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["grad_x_unclamp_stencil_op_hcompute_lxx_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["lxx_stencil_op_hcompute_lxx_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$ashr_318_319_320_i2407_i1070":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000c00004000120037"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h001fe9800004016810036"]}
          },
          "inner_compute$smax_315_316_317$max_mux_i2404_i1850":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","inner_compute$ashr_318_319_320_i2407_i1070.CLK"],
          ["self.lxx_stencil_op_hcompute_lxx_stencil_write.0","inner_compute$ashr_318_319_320_i2407_i1070.O0"],
          ["inner_compute$smax_315_316_317$max_mux_i2404_i1850.O0","inner_compute$ashr_318_319_320_i2407_i1070.data0"],
          ["inner_compute$smax_315_316_317$max_mux_i2404_i1850.O0","inner_compute$ashr_318_319_320_i2407_i1070.data1"],
          ["inner_compute$c0.out","inner_compute$ashr_318_319_320_i2407_i1070.inst"],
          ["inner_compute$smax_315_316_317$max_mux_i2404_i1850.inst","inner_compute$c1.out"],
          ["self.clk","inner_compute$smax_315_316_317$max_mux_i2404_i1850.CLK"],
          ["self.grad_x_unclamp_stencil_op_hcompute_lxx_stencil_read.0","inner_compute$smax_315_316_317$max_mux_i2404_i1850.data1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_lxy_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["grad_x_unclamp_stencil_op_hcompute_lxy_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["grad_y_unclamp_stencil_op_hcompute_lxy_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["lxy_stencil_op_hcompute_lxy_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$ashr_438_439_440_i2437_i1070":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000c00004000120037"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h001fe9800004016810036"]}
          },
          "inner_compute$c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h001fe9800004016810036"]}
          },
          "inner_compute$smax_433_434_435$max_mux_i2426_i1850":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$smax_436_434_437$max_mux_i2434_i1850":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","inner_compute$ashr_438_439_440_i2437_i1070.CLK"],
          ["self.lxy_stencil_op_hcompute_lxy_stencil_write.0","inner_compute$ashr_438_439_440_i2437_i1070.O0"],
          ["inner_compute$smax_436_434_437$max_mux_i2434_i1850.O0","inner_compute$ashr_438_439_440_i2437_i1070.data0"],
          ["inner_compute$smax_433_434_435$max_mux_i2426_i1850.O0","inner_compute$ashr_438_439_440_i2437_i1070.data1"],
          ["inner_compute$c0.out","inner_compute$ashr_438_439_440_i2437_i1070.inst"],
          ["inner_compute$smax_436_434_437$max_mux_i2434_i1850.inst","inner_compute$c1.out"],
          ["inner_compute$smax_433_434_435$max_mux_i2426_i1850.inst","inner_compute$c2.out"],
          ["self.clk","inner_compute$smax_433_434_435$max_mux_i2426_i1850.CLK"],
          ["self.grad_x_unclamp_stencil_op_hcompute_lxy_stencil_read.0","inner_compute$smax_433_434_435$max_mux_i2426_i1850.data1"],
          ["self.clk","inner_compute$smax_436_434_437$max_mux_i2434_i1850.CLK"],
          ["self.grad_y_unclamp_stencil_op_hcompute_lxy_stencil_read.0","inner_compute$smax_436_434_437$max_mux_i2434_i1850.data1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_lyy_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["grad_y_unclamp_stencil_op_hcompute_lyy_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["lyy_stencil_op_hcompute_lyy_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$ashr_513_514_515_i2466_i1070":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000c00004000120037"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h001fe9800004016810036"]}
          },
          "inner_compute$smax_510_511_512$max_mux_i2463_i1850":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","inner_compute$ashr_513_514_515_i2466_i1070.CLK"],
          ["self.lyy_stencil_op_hcompute_lyy_stencil_write.0","inner_compute$ashr_513_514_515_i2466_i1070.O0"],
          ["inner_compute$smax_510_511_512$max_mux_i2463_i1850.O0","inner_compute$ashr_513_514_515_i2466_i1070.data0"],
          ["inner_compute$smax_510_511_512$max_mux_i2463_i1850.O0","inner_compute$ashr_513_514_515_i2466_i1070.data1"],
          ["inner_compute$c0.out","inner_compute$ashr_513_514_515_i2466_i1070.inst"],
          ["inner_compute$smax_510_511_512$max_mux_i2463_i1850.inst","inner_compute$c1.out"],
          ["self.clk","inner_compute$smax_510_511_512$max_mux_i2463_i1850.CLK"],
          ["self.grad_y_unclamp_stencil_op_hcompute_lyy_stencil_read.0","inner_compute$smax_510_511_512$max_mux_i2463_i1850.data1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_padded16_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read.0","self.padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "grad_x_unclamp_stencil_clkwrk_dsa0_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_grad_x_unclamp_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_grad_x_unclamp_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_grad_x_unclamp_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_grad_x_unclamp_stencil_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_grad_x_unclamp_stencil_write.0","self.op_hcompute_grad_x_unclamp_stencil_1_read.0"]
        ]
      },
      "grad_x_unclamp_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_grad_x_unclamp_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_grad_x_unclamp_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_lxx_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lxx_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_lxy_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lxy_stencil_read_extra_ctrl","Bit"]
        ]],
        "connections":[
          ["self.op_hcompute_lxx_stencil_read.0","self.op_hcompute_grad_x_unclamp_stencil_1_write.0"],
          ["self.op_hcompute_lxy_stencil_read.0","self.op_hcompute_grad_x_unclamp_stencil_1_write.0"]
        ]
      },
      "grad_y_unclamp_stencil_clkwrk_dsa1_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_grad_y_unclamp_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_grad_y_unclamp_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_grad_y_unclamp_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_grad_y_unclamp_stencil_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_grad_y_unclamp_stencil_write.0","self.op_hcompute_grad_y_unclamp_stencil_1_read.0"]
        ]
      },
      "grad_y_unclamp_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_grad_y_unclamp_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_grad_y_unclamp_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_lxy_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lxy_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_lyy_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lyy_stencil_read_extra_ctrl","Bit"]
        ]],
        "connections":[
          ["self.op_hcompute_lxy_stencil_read.0","self.op_hcompute_grad_y_unclamp_stencil_1_write.0"],
          ["self.op_hcompute_lyy_stencil_read.0","self.op_hcompute_grad_y_unclamp_stencil_1_write.0"]
        ]
      },
      "harris":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_en","Bit"],
          ["padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U43":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "cim_output_stencil":{
            "modref":"global.cim_output_stencil_ub"
          },
          "cim_stencil":{
            "modref":"global.cim_stencil_ub"
          },
          "grad_x_unclamp_stencil":{
            "modref":"global.grad_x_unclamp_stencil_ub"
          },
          "grad_x_unclamp_stencil_clkwrk_dsa0":{
            "modref":"global.grad_x_unclamp_stencil_clkwrk_dsa0_ub"
          },
          "grad_y_unclamp_stencil":{
            "modref":"global.grad_y_unclamp_stencil_ub"
          },
          "grad_y_unclamp_stencil_clkwrk_dsa1":{
            "modref":"global.grad_y_unclamp_stencil_clkwrk_dsa1_ub"
          },
          "lgxx_stencil":{
            "modref":"global.lgxx_stencil_ub"
          },
          "lgxx_stencil_clkwrk_dsa2":{
            "modref":"global.lgxx_stencil_clkwrk_dsa2_ub"
          },
          "lgxy_stencil":{
            "modref":"global.lgxy_stencil_ub"
          },
          "lgxy_stencil_clkwrk_dsa3":{
            "modref":"global.lgxy_stencil_clkwrk_dsa3_ub"
          },
          "lgyy_stencil":{
            "modref":"global.lgyy_stencil_ub"
          },
          "lgyy_stencil_clkwrk_dsa4":{
            "modref":"global.lgyy_stencil_clkwrk_dsa4_ub"
          },
          "lxx_stencil":{
            "modref":"global.lxx_stencil_ub"
          },
          "lxy_stencil":{
            "modref":"global.lxy_stencil_ub"
          },
          "lyy_stencil":{
            "modref":"global.lyy_stencil_ub"
          },
          "op_hcompute_cim_output_stencil":{
            "modref":"global.cu_op_hcompute_cim_output_stencil"
          },
          "op_hcompute_cim_stencil":{
            "modref":"global.cu_op_hcompute_cim_stencil"
          },
          "op_hcompute_grad_x_unclamp_stencil":{
            "modref":"global.cu_op_hcompute_grad_x_unclamp_stencil"
          },
          "op_hcompute_grad_x_unclamp_stencil_1":{
            "modref":"global.cu_op_hcompute_grad_x_unclamp_stencil_1"
          },
          "op_hcompute_grad_y_unclamp_stencil":{
            "modref":"global.cu_op_hcompute_grad_y_unclamp_stencil"
          },
          "op_hcompute_grad_y_unclamp_stencil_1":{
            "modref":"global.cu_op_hcompute_grad_y_unclamp_stencil_1"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U37"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U35"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[390],"cycle_stride":[1,64],"dimensionality":2,"extent":[58,58]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U36"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U38"
          },
          "op_hcompute_lgxx_stencil":{
            "modref":"global.cu_op_hcompute_lgxx_stencil"
          },
          "op_hcompute_lgxx_stencil_1":{
            "modref":"global.cu_op_hcompute_lgxx_stencil_1"
          },
          "op_hcompute_lgxy_stencil":{
            "modref":"global.cu_op_hcompute_lgxy_stencil"
          },
          "op_hcompute_lgxy_stencil_1":{
            "modref":"global.cu_op_hcompute_lgxy_stencil_1"
          },
          "op_hcompute_lgyy_stencil":{
            "modref":"global.cu_op_hcompute_lgyy_stencil"
          },
          "op_hcompute_lgyy_stencil_1":{
            "modref":"global.cu_op_hcompute_lgyy_stencil_1"
          },
          "op_hcompute_lxx_stencil":{
            "modref":"global.cu_op_hcompute_lxx_stencil"
          },
          "op_hcompute_lxy_stencil":{
            "modref":"global.cu_op_hcompute_lxy_stencil"
          },
          "op_hcompute_lyy_stencil":{
            "modref":"global.cu_op_hcompute_lyy_stencil"
          },
          "op_hcompute_padded16_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_padded16_global_wrapper_stencil"
          },
          "op_hcompute_padded16_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_padded16_global_wrapper_stencil_exe_start_pt__U41"
          },
          "op_hcompute_padded16_global_wrapper_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U39"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64]}},"mode":"lake"}
          },
          "op_hcompute_padded16_global_wrapper_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_padded16_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_padded16_global_wrapper_stencil_read_start_pt__U40"
          },
          "op_hcompute_padded16_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_padded16_global_wrapper_stencil_write_start_pt__U42"
          },
          "padded16_global_wrapper_stencil":{
            "modref":"global.padded16_global_wrapper_stencil_ub"
          }
        },
        "connections":[
          ["self.clk","_U43.clk"],
          ["self.padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read.0","_U43.in"],
          ["self.clk","cim_output_stencil.clk"],
          ["op_hcompute_cim_output_stencil.cim_output_stencil_op_hcompute_cim_output_stencil_write","cim_output_stencil.op_hcompute_cim_output_stencil_write"],
          ["op_hcompute_hw_output_stencil.cim_output_stencil_op_hcompute_hw_output_stencil_read","cim_output_stencil.op_hcompute_hw_output_stencil_read"],
          ["self.reset","cim_output_stencil.reset"],
          ["self.clk","cim_stencil.clk"],
          ["op_hcompute_cim_output_stencil.cim_stencil_op_hcompute_cim_output_stencil_read","cim_stencil.op_hcompute_cim_output_stencil_read"],
          ["op_hcompute_cim_stencil.cim_stencil_op_hcompute_cim_stencil_write","cim_stencil.op_hcompute_cim_stencil_write"],
          ["self.reset","cim_stencil.reset"],
          ["self.clk","grad_x_unclamp_stencil.clk"],
          ["op_hcompute_grad_x_unclamp_stencil_1.grad_x_unclamp_stencil_op_hcompute_grad_x_unclamp_stencil_1_write","grad_x_unclamp_stencil.op_hcompute_grad_x_unclamp_stencil_1_write"],
          ["op_hcompute_lxx_stencil.grad_x_unclamp_stencil_op_hcompute_lxx_stencil_read","grad_x_unclamp_stencil.op_hcompute_lxx_stencil_read"],
          ["op_hcompute_lxy_stencil.grad_x_unclamp_stencil_op_hcompute_lxy_stencil_read","grad_x_unclamp_stencil.op_hcompute_lxy_stencil_read"],
          ["self.reset","grad_x_unclamp_stencil.reset"],
          ["self.clk","grad_x_unclamp_stencil_clkwrk_dsa0.clk"],
          ["op_hcompute_grad_x_unclamp_stencil_1.grad_x_unclamp_stencil_clkwrk_dsa0_op_hcompute_grad_x_unclamp_stencil_1_read","grad_x_unclamp_stencil_clkwrk_dsa0.op_hcompute_grad_x_unclamp_stencil_1_read"],
          ["op_hcompute_grad_x_unclamp_stencil.grad_x_unclamp_stencil_clkwrk_dsa0_op_hcompute_grad_x_unclamp_stencil_write","grad_x_unclamp_stencil_clkwrk_dsa0.op_hcompute_grad_x_unclamp_stencil_write"],
          ["self.reset","grad_x_unclamp_stencil_clkwrk_dsa0.reset"],
          ["self.clk","grad_y_unclamp_stencil.clk"],
          ["op_hcompute_grad_y_unclamp_stencil_1.grad_y_unclamp_stencil_op_hcompute_grad_y_unclamp_stencil_1_write","grad_y_unclamp_stencil.op_hcompute_grad_y_unclamp_stencil_1_write"],
          ["op_hcompute_lxy_stencil.grad_y_unclamp_stencil_op_hcompute_lxy_stencil_read","grad_y_unclamp_stencil.op_hcompute_lxy_stencil_read"],
          ["op_hcompute_lyy_stencil.grad_y_unclamp_stencil_op_hcompute_lyy_stencil_read","grad_y_unclamp_stencil.op_hcompute_lyy_stencil_read"],
          ["self.reset","grad_y_unclamp_stencil.reset"],
          ["self.clk","grad_y_unclamp_stencil_clkwrk_dsa1.clk"],
          ["op_hcompute_grad_y_unclamp_stencil_1.grad_y_unclamp_stencil_clkwrk_dsa1_op_hcompute_grad_y_unclamp_stencil_1_read","grad_y_unclamp_stencil_clkwrk_dsa1.op_hcompute_grad_y_unclamp_stencil_1_read"],
          ["op_hcompute_grad_y_unclamp_stencil.grad_y_unclamp_stencil_clkwrk_dsa1_op_hcompute_grad_y_unclamp_stencil_write","grad_y_unclamp_stencil_clkwrk_dsa1.op_hcompute_grad_y_unclamp_stencil_write"],
          ["self.reset","grad_y_unclamp_stencil_clkwrk_dsa1.reset"],
          ["self.clk","lgxx_stencil.clk"],
          ["op_hcompute_cim_stencil.lgxx_stencil_op_hcompute_cim_stencil_read","lgxx_stencil.op_hcompute_cim_stencil_read"],
          ["op_hcompute_lgxx_stencil_1.lgxx_stencil_op_hcompute_lgxx_stencil_1_write","lgxx_stencil.op_hcompute_lgxx_stencil_1_write"],
          ["self.reset","lgxx_stencil.reset"],
          ["self.clk","lgxx_stencil_clkwrk_dsa2.clk"],
          ["op_hcompute_lgxx_stencil_1.lgxx_stencil_clkwrk_dsa2_op_hcompute_lgxx_stencil_1_read","lgxx_stencil_clkwrk_dsa2.op_hcompute_lgxx_stencil_1_read"],
          ["op_hcompute_lgxx_stencil.lgxx_stencil_clkwrk_dsa2_op_hcompute_lgxx_stencil_write","lgxx_stencil_clkwrk_dsa2.op_hcompute_lgxx_stencil_write"],
          ["self.reset","lgxx_stencil_clkwrk_dsa2.reset"],
          ["self.clk","lgxy_stencil.clk"],
          ["op_hcompute_cim_stencil.lgxy_stencil_op_hcompute_cim_stencil_read","lgxy_stencil.op_hcompute_cim_stencil_read"],
          ["op_hcompute_lgxy_stencil_1.lgxy_stencil_op_hcompute_lgxy_stencil_1_write","lgxy_stencil.op_hcompute_lgxy_stencil_1_write"],
          ["self.reset","lgxy_stencil.reset"],
          ["self.clk","lgxy_stencil_clkwrk_dsa3.clk"],
          ["op_hcompute_lgxy_stencil_1.lgxy_stencil_clkwrk_dsa3_op_hcompute_lgxy_stencil_1_read","lgxy_stencil_clkwrk_dsa3.op_hcompute_lgxy_stencil_1_read"],
          ["op_hcompute_lgxy_stencil.lgxy_stencil_clkwrk_dsa3_op_hcompute_lgxy_stencil_write","lgxy_stencil_clkwrk_dsa3.op_hcompute_lgxy_stencil_write"],
          ["self.reset","lgxy_stencil_clkwrk_dsa3.reset"],
          ["self.clk","lgyy_stencil.clk"],
          ["op_hcompute_cim_stencil.lgyy_stencil_op_hcompute_cim_stencil_read","lgyy_stencil.op_hcompute_cim_stencil_read"],
          ["op_hcompute_lgyy_stencil_1.lgyy_stencil_op_hcompute_lgyy_stencil_1_write","lgyy_stencil.op_hcompute_lgyy_stencil_1_write"],
          ["self.reset","lgyy_stencil.reset"],
          ["self.clk","lgyy_stencil_clkwrk_dsa4.clk"],
          ["op_hcompute_lgyy_stencil_1.lgyy_stencil_clkwrk_dsa4_op_hcompute_lgyy_stencil_1_read","lgyy_stencil_clkwrk_dsa4.op_hcompute_lgyy_stencil_1_read"],
          ["op_hcompute_lgyy_stencil.lgyy_stencil_clkwrk_dsa4_op_hcompute_lgyy_stencil_write","lgyy_stencil_clkwrk_dsa4.op_hcompute_lgyy_stencil_write"],
          ["self.reset","lgyy_stencil_clkwrk_dsa4.reset"],
          ["self.clk","lxx_stencil.clk"],
          ["op_hcompute_lgxx_stencil_1.lxx_stencil_op_hcompute_lgxx_stencil_1_read","lxx_stencil.op_hcompute_lgxx_stencil_1_read"],
          ["op_hcompute_lxx_stencil.lxx_stencil_op_hcompute_lxx_stencil_write","lxx_stencil.op_hcompute_lxx_stencil_write"],
          ["self.reset","lxx_stencil.reset"],
          ["self.clk","lxy_stencil.clk"],
          ["op_hcompute_lgxy_stencil_1.lxy_stencil_op_hcompute_lgxy_stencil_1_read","lxy_stencil.op_hcompute_lgxy_stencil_1_read"],
          ["op_hcompute_lxy_stencil.lxy_stencil_op_hcompute_lxy_stencil_write","lxy_stencil.op_hcompute_lxy_stencil_write"],
          ["self.reset","lxy_stencil.reset"],
          ["self.clk","lyy_stencil.clk"],
          ["op_hcompute_lgyy_stencil_1.lyy_stencil_op_hcompute_lgyy_stencil_1_read","lyy_stencil.op_hcompute_lgyy_stencil_1_read"],
          ["op_hcompute_lyy_stencil.lyy_stencil_op_hcompute_lyy_stencil_write","lyy_stencil.op_hcompute_lyy_stencil_write"],
          ["self.reset","lyy_stencil.reset"],
          ["self.clk","op_hcompute_cim_output_stencil.clk"],
          ["self.clk","op_hcompute_cim_stencil.clk"],
          ["self.clk","op_hcompute_grad_x_unclamp_stencil.clk"],
          ["self.clk","op_hcompute_grad_x_unclamp_stencil_1.clk"],
          ["padded16_global_wrapper_stencil.op_hcompute_grad_x_unclamp_stencil_1_read","op_hcompute_grad_x_unclamp_stencil_1.padded16_global_wrapper_stencil_op_hcompute_grad_x_unclamp_stencil_1_read"],
          ["self.clk","op_hcompute_grad_y_unclamp_stencil.clk"],
          ["self.clk","op_hcompute_grad_y_unclamp_stencil_1.clk"],
          ["padded16_global_wrapper_stencil.op_hcompute_grad_y_unclamp_stencil_1_read","op_hcompute_grad_y_unclamp_stencil_1.padded16_global_wrapper_stencil_op_hcompute_grad_y_unclamp_stencil_1_read"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["op_hcompute_hw_output_stencil_port_controller.stencil_valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_write_start.out"],
          ["self.clk","op_hcompute_lgxx_stencil.clk"],
          ["self.clk","op_hcompute_lgxx_stencil_1.clk"],
          ["self.clk","op_hcompute_lgxy_stencil.clk"],
          ["self.clk","op_hcompute_lgxy_stencil_1.clk"],
          ["self.clk","op_hcompute_lgyy_stencil.clk"],
          ["self.clk","op_hcompute_lgyy_stencil_1.clk"],
          ["self.clk","op_hcompute_lxx_stencil.clk"],
          ["self.clk","op_hcompute_lxy_stencil.clk"],
          ["self.clk","op_hcompute_lyy_stencil.clk"],
          ["self.clk","op_hcompute_padded16_global_wrapper_stencil.clk"],
          ["padded16_global_wrapper_stencil.op_hcompute_padded16_global_wrapper_stencil_write","op_hcompute_padded16_global_wrapper_stencil.padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_write"],
          ["self.padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read","op_hcompute_padded16_global_wrapper_stencil.padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read"],
          ["op_hcompute_padded16_global_wrapper_stencil_port_controller.stencil_valid","op_hcompute_padded16_global_wrapper_stencil_exe_start.in"],
          ["self.clk","op_hcompute_padded16_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_padded16_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_padded16_global_wrapper_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_padded16_global_wrapper_stencil_port_controller.flush"],
          ["op_hcompute_padded16_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_padded16_global_wrapper_stencil_port_controller.rst_n"],
          ["op_hcompute_padded16_global_wrapper_stencil_read_start.in","op_hcompute_padded16_global_wrapper_stencil_port_controller.stencil_valid"],
          ["op_hcompute_padded16_global_wrapper_stencil_write_start.in","op_hcompute_padded16_global_wrapper_stencil_port_controller.stencil_valid"],
          ["self.padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_en","op_hcompute_padded16_global_wrapper_stencil_read_start.out"],
          ["self.clk","padded16_global_wrapper_stencil.clk"],
          ["self.reset","padded16_global_wrapper_stencil.reset"]
        ]
      },
      "hcompute_cim_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_cim_stencil",["Array",9,["Array",16,"BitIn"]]],
          ["out_cim_output_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "bitand_649_651_652_tree$_join_i2160_i1423":{
            "modref":"global.my_PE_3input"
          },
          "bitand_649_651_652_tree$opN_0$_join_i2157_i1423":{
            "modref":"global.my_PE_3input"
          },
          "bitand_649_651_652_tree$opN_0$opN_0$_join_i2145_i1423":{
            "modref":"global.my_PE_3input"
          },
          "bitand_649_651_652_tree$opN_0$opN_0$opN_0$_join_i2139_i1423":{
            "modref":"global.my_PE_3input"
          },
          "bitand_649_651_652_tree$opN_0$opN_0$opN_1$_join_i2144_i1423":{
            "modref":"global.my_PE_3input"
          },
          "bitand_649_651_652_tree$opN_0$opN_1$_join_i2156_i1423":{
            "modref":"global.my_PE_3input"
          },
          "bitand_649_651_652_tree$opN_0$opN_1$opN_0$_join_i2150_i1423":{
            "modref":"global.my_PE_3input"
          },
          "bitand_649_651_652_tree$opN_0$opN_1$opN_1$_join_i2155_i1423":{
            "modref":"global.my_PE_3input"
          },
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h00400040000001fe00007"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h1280000e4f9803e63a406"]}
          },
          "c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h1280000e4f9803e63a406"]}
          },
          "c11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h1280000e4f9803e63a406"]}
          },
          "c12":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h00000010000400012c001"]}
          },
          "c13":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h00000010000400012c001"]}
          },
          "c14":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h1280000e4f9803e63a406"]}
          },
          "c15":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h00000010000400012c001"]}
          },
          "c16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h00000010000400012c001"]}
          },
          "c17":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h00000008000400022c006"]}
          },
          "c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h1280000e4f9803e63a406"]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h1280000e4f9803e63a406"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h1280000e4f9803e63a406"]}
          },
          "c5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h00000010000400012c001"]}
          },
          "c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h00000010000400012c001"]}
          },
          "c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h1280000e4f9803e63a406"]}
          },
          "c8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h00000010000400012c001"]}
          },
          "c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h00000010000400012c001"]}
          },
          "mux_6522550_i2161_i1269":{
            "modref":"global.my_PE_3input"
          },
          "sle_650_cim_stencil_2_651_i2159_i1888":{
            "modref":"global.my_PE_3input"
          },
          "slt_cim_stencil_1_cim_stencil_2_635_i2136_i637":{
            "modref":"global.my_PE_3input"
          },
          "slt_cim_stencil_3_cim_stencil_2_636_i2138_i637":{
            "modref":"global.my_PE_3input"
          },
          "slt_cim_stencil_4_cim_stencil_2_638_i2141_i637":{
            "modref":"global.my_PE_3input"
          },
          "slt_cim_stencil_5_cim_stencil_2_640_i2143_i637":{
            "modref":"global.my_PE_3input"
          },
          "slt_cim_stencil_6_cim_stencil_2_642_i2147_i637":{
            "modref":"global.my_PE_3input"
          },
          "slt_cim_stencil_7_cim_stencil_2_644_i2149_i637":{
            "modref":"global.my_PE_3input"
          },
          "slt_cim_stencil_8_cim_stencil_2_646_i2152_i637":{
            "modref":"global.my_PE_3input"
          },
          "slt_cim_stencil_9_cim_stencil_2_648_i2154_i637":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","bitand_649_651_652_tree$_join_i2160_i1423.CLK"],
          ["mux_6522550_i2161_i1269.bit0","bitand_649_651_652_tree$_join_i2160_i1423.O1"],
          ["bitand_649_651_652_tree$opN_0$_join_i2157_i1423.O1","bitand_649_651_652_tree$_join_i2160_i1423.bit1"],
          ["sle_650_cim_stencil_2_651_i2159_i1888.O1","bitand_649_651_652_tree$_join_i2160_i1423.bit2"],
          ["c1.out","bitand_649_651_652_tree$_join_i2160_i1423.inst"],
          ["self.clk","bitand_649_651_652_tree$opN_0$_join_i2157_i1423.CLK"],
          ["bitand_649_651_652_tree$opN_0$opN_0$_join_i2145_i1423.O1","bitand_649_651_652_tree$opN_0$_join_i2157_i1423.bit1"],
          ["bitand_649_651_652_tree$opN_0$opN_1$_join_i2156_i1423.O1","bitand_649_651_652_tree$opN_0$_join_i2157_i1423.bit2"],
          ["c2.out","bitand_649_651_652_tree$opN_0$_join_i2157_i1423.inst"],
          ["self.clk","bitand_649_651_652_tree$opN_0$opN_0$_join_i2145_i1423.CLK"],
          ["bitand_649_651_652_tree$opN_0$opN_0$opN_0$_join_i2139_i1423.O1","bitand_649_651_652_tree$opN_0$opN_0$_join_i2145_i1423.bit1"],
          ["bitand_649_651_652_tree$opN_0$opN_0$opN_1$_join_i2144_i1423.O1","bitand_649_651_652_tree$opN_0$opN_0$_join_i2145_i1423.bit2"],
          ["c3.out","bitand_649_651_652_tree$opN_0$opN_0$_join_i2145_i1423.inst"],
          ["self.clk","bitand_649_651_652_tree$opN_0$opN_0$opN_0$_join_i2139_i1423.CLK"],
          ["slt_cim_stencil_1_cim_stencil_2_635_i2136_i637.O1","bitand_649_651_652_tree$opN_0$opN_0$opN_0$_join_i2139_i1423.bit1"],
          ["slt_cim_stencil_3_cim_stencil_2_636_i2138_i637.O1","bitand_649_651_652_tree$opN_0$opN_0$opN_0$_join_i2139_i1423.bit2"],
          ["c4.out","bitand_649_651_652_tree$opN_0$opN_0$opN_0$_join_i2139_i1423.inst"],
          ["self.clk","bitand_649_651_652_tree$opN_0$opN_0$opN_1$_join_i2144_i1423.CLK"],
          ["slt_cim_stencil_4_cim_stencil_2_638_i2141_i637.O1","bitand_649_651_652_tree$opN_0$opN_0$opN_1$_join_i2144_i1423.bit1"],
          ["slt_cim_stencil_5_cim_stencil_2_640_i2143_i637.O1","bitand_649_651_652_tree$opN_0$opN_0$opN_1$_join_i2144_i1423.bit2"],
          ["c7.out","bitand_649_651_652_tree$opN_0$opN_0$opN_1$_join_i2144_i1423.inst"],
          ["self.clk","bitand_649_651_652_tree$opN_0$opN_1$_join_i2156_i1423.CLK"],
          ["bitand_649_651_652_tree$opN_0$opN_1$opN_0$_join_i2150_i1423.O1","bitand_649_651_652_tree$opN_0$opN_1$_join_i2156_i1423.bit1"],
          ["bitand_649_651_652_tree$opN_0$opN_1$opN_1$_join_i2155_i1423.O1","bitand_649_651_652_tree$opN_0$opN_1$_join_i2156_i1423.bit2"],
          ["c10.out","bitand_649_651_652_tree$opN_0$opN_1$_join_i2156_i1423.inst"],
          ["self.clk","bitand_649_651_652_tree$opN_0$opN_1$opN_0$_join_i2150_i1423.CLK"],
          ["slt_cim_stencil_6_cim_stencil_2_642_i2147_i637.O1","bitand_649_651_652_tree$opN_0$opN_1$opN_0$_join_i2150_i1423.bit1"],
          ["slt_cim_stencil_7_cim_stencil_2_644_i2149_i637.O1","bitand_649_651_652_tree$opN_0$opN_1$opN_0$_join_i2150_i1423.bit2"],
          ["c11.out","bitand_649_651_652_tree$opN_0$opN_1$opN_0$_join_i2150_i1423.inst"],
          ["self.clk","bitand_649_651_652_tree$opN_0$opN_1$opN_1$_join_i2155_i1423.CLK"],
          ["slt_cim_stencil_8_cim_stencil_2_646_i2152_i637.O1","bitand_649_651_652_tree$opN_0$opN_1$opN_1$_join_i2155_i1423.bit1"],
          ["slt_cim_stencil_9_cim_stencil_2_648_i2154_i637.O1","bitand_649_651_652_tree$opN_0$opN_1$opN_1$_join_i2155_i1423.bit2"],
          ["c14.out","bitand_649_651_652_tree$opN_0$opN_1$opN_1$_join_i2155_i1423.inst"],
          ["mux_6522550_i2161_i1269.inst","c0.out"],
          ["slt_cim_stencil_6_cim_stencil_2_642_i2147_i637.inst","c12.out"],
          ["slt_cim_stencil_7_cim_stencil_2_644_i2149_i637.inst","c13.out"],
          ["slt_cim_stencil_8_cim_stencil_2_646_i2152_i637.inst","c15.out"],
          ["slt_cim_stencil_9_cim_stencil_2_648_i2154_i637.inst","c16.out"],
          ["sle_650_cim_stencil_2_651_i2159_i1888.inst","c17.out"],
          ["slt_cim_stencil_1_cim_stencil_2_635_i2136_i637.inst","c5.out"],
          ["slt_cim_stencil_3_cim_stencil_2_636_i2138_i637.inst","c6.out"],
          ["slt_cim_stencil_4_cim_stencil_2_638_i2141_i637.inst","c8.out"],
          ["slt_cim_stencil_5_cim_stencil_2_640_i2143_i637.inst","c9.out"],
          ["self.clk","mux_6522550_i2161_i1269.CLK"],
          ["self.out_cim_output_stencil","mux_6522550_i2161_i1269.O0"],
          ["sle_650_cim_stencil_2_651_i2159_i1888.CLK","self.clk"],
          ["slt_cim_stencil_1_cim_stencil_2_635_i2136_i637.CLK","self.clk"],
          ["slt_cim_stencil_3_cim_stencil_2_636_i2138_i637.CLK","self.clk"],
          ["slt_cim_stencil_4_cim_stencil_2_638_i2141_i637.CLK","self.clk"],
          ["slt_cim_stencil_5_cim_stencil_2_640_i2143_i637.CLK","self.clk"],
          ["slt_cim_stencil_6_cim_stencil_2_642_i2147_i637.CLK","self.clk"],
          ["slt_cim_stencil_7_cim_stencil_2_644_i2149_i637.CLK","self.clk"],
          ["slt_cim_stencil_8_cim_stencil_2_646_i2152_i637.CLK","self.clk"],
          ["slt_cim_stencil_9_cim_stencil_2_648_i2154_i637.CLK","self.clk"],
          ["slt_cim_stencil_1_cim_stencil_2_635_i2136_i637.data0","self.in0_cim_stencil.0"],
          ["sle_650_cim_stencil_2_651_i2159_i1888.data1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_1_cim_stencil_2_635_i2136_i637.data1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_3_cim_stencil_2_636_i2138_i637.data1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_4_cim_stencil_2_638_i2141_i637.data1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_5_cim_stencil_2_640_i2143_i637.data1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_6_cim_stencil_2_642_i2147_i637.data1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_7_cim_stencil_2_644_i2149_i637.data1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_8_cim_stencil_2_646_i2152_i637.data1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_9_cim_stencil_2_648_i2154_i637.data1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_3_cim_stencil_2_636_i2138_i637.data0","self.in0_cim_stencil.2"],
          ["slt_cim_stencil_4_cim_stencil_2_638_i2141_i637.data0","self.in0_cim_stencil.3"],
          ["slt_cim_stencil_5_cim_stencil_2_640_i2143_i637.data0","self.in0_cim_stencil.4"],
          ["slt_cim_stencil_6_cim_stencil_2_642_i2147_i637.data0","self.in0_cim_stencil.5"],
          ["slt_cim_stencil_7_cim_stencil_2_644_i2149_i637.data0","self.in0_cim_stencil.6"],
          ["slt_cim_stencil_8_cim_stencil_2_646_i2152_i637.data0","self.in0_cim_stencil.7"],
          ["slt_cim_stencil_9_cim_stencil_2_648_i2154_i637.data0","self.in0_cim_stencil.8"]
        ]
      },
      "hcompute_cim_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_lgxx_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lgxy_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in2_lgyy_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_cim_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "add_587_588_593_i2204_i1808":{
            "modref":"global.my_PE_3input"
          },
          "ashr_594_595_596_i2207_i1070":{
            "modref":"global.my_PE_3input"
          },
          "ashr_lgxx_stencil_2_586_587_i2192_i246":{
            "modref":"global.my_PE_3input"
          },
          "ashr_lgxy_stencil_2_586_590_i2201_i246":{
            "modref":"global.my_PE_3input"
          },
          "ashr_lgyy_stencil_2_586_588_i2196_i246":{
            "modref":"global.my_PE_3input"
          },
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000080014"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000800004000120037"]}
          },
          "c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h00000008003000011002b"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h00000008003000011002b"]}
          },
          "c5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110011"]}
          },
          "c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000800000004000120008"]}
          },
          "c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h00000008003000011002b"]}
          },
          "mul_590_590_591_i2202_i1461":{
            "modref":"global.my_PE_3input"
          },
          "sub_589_591_592_i2203_i599":{
            "modref":"global.my_PE_3input"
          },
          "sub_592_596_597_i2208_i440":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","add_587_588_593_i2204_i1808.CLK"],
          ["ashr_594_595_596_i2207_i1070.data0","add_587_588_593_i2204_i1808.O0"],
          ["ashr_594_595_596_i2207_i1070.data1","add_587_588_593_i2204_i1808.O0"],
          ["ashr_lgxx_stencil_2_586_587_i2192_i246.O0","add_587_588_593_i2204_i1808.data1"],
          ["ashr_lgyy_stencil_2_586_588_i2196_i246.O0","add_587_588_593_i2204_i1808.data2"],
          ["c2.out","add_587_588_593_i2204_i1808.inst"],
          ["self.clk","ashr_594_595_596_i2207_i1070.CLK"],
          ["sub_592_596_597_i2208_i440.data1","ashr_594_595_596_i2207_i1070.O0"],
          ["c1.out","ashr_594_595_596_i2207_i1070.inst"],
          ["self.clk","ashr_lgxx_stencil_2_586_587_i2192_i246.CLK"],
          ["sub_589_591_592_i2203_i599.data1","ashr_lgxx_stencil_2_586_587_i2192_i246.O0"],
          ["self.in0_lgxx_stencil.0","ashr_lgxx_stencil_2_586_587_i2192_i246.data0"],
          ["c3.out","ashr_lgxx_stencil_2_586_587_i2192_i246.inst"],
          ["self.clk","ashr_lgxy_stencil_2_586_590_i2201_i246.CLK"],
          ["mul_590_590_591_i2202_i1461.data0","ashr_lgxy_stencil_2_586_590_i2201_i246.O0"],
          ["mul_590_590_591_i2202_i1461.data1","ashr_lgxy_stencil_2_586_590_i2201_i246.O0"],
          ["self.in1_lgxy_stencil.0","ashr_lgxy_stencil_2_586_590_i2201_i246.data0"],
          ["c7.out","ashr_lgxy_stencil_2_586_590_i2201_i246.inst"],
          ["self.clk","ashr_lgyy_stencil_2_586_588_i2196_i246.CLK"],
          ["sub_589_591_592_i2203_i599.data0","ashr_lgyy_stencil_2_586_588_i2196_i246.O0"],
          ["self.in2_lgyy_stencil.0","ashr_lgyy_stencil_2_586_588_i2196_i246.data0"],
          ["c4.out","ashr_lgyy_stencil_2_586_588_i2196_i246.inst"],
          ["sub_592_596_597_i2208_i440.inst","c0.out"],
          ["sub_589_591_592_i2203_i599.inst","c5.out"],
          ["mul_590_590_591_i2202_i1461.inst","c6.out"],
          ["self.clk","mul_590_590_591_i2202_i1461.CLK"],
          ["sub_589_591_592_i2203_i599.data2","mul_590_590_591_i2202_i1461.O0"],
          ["sub_589_591_592_i2203_i599.CLK","self.clk"],
          ["sub_592_596_597_i2208_i440.CLK","self.clk"],
          ["sub_592_596_597_i2208_i440.O0","self.out_cim_stencil"],
          ["sub_592_596_597_i2208_i440.data2","sub_589_591_592_i2203_i599.O0"]
        ]
      },
      "hcompute_grad_x_unclamp_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out_grad_x_unclamp_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "i2230_i2231_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["i2230_i2231_i131.inst","c0.out"],
          ["self.clk","i2230_i2231_i131.CLK"],
          ["self.out_grad_x_unclamp_stencil","i2230_i2231_i131.O0"]
        ]
      },
      "hcompute_grad_x_unclamp_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_grad_x_unclamp_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_padded16_global_wrapper_stencil",["Array",6,["Array",16,"BitIn"]]],
          ["out_grad_x_unclamp_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "add_grad_x_unclamp_stencil_1_280_281_tree$_join_i2244_i364":{
            "modref":"global.my_PE_3input"
          },
          "add_grad_x_unclamp_stencil_1_280_281_tree$opN_1$_join_i2243_i2127":{
            "modref":"global.my_PE_3input"
          },
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000080014"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110015"]}
          },
          "c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000410010"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000800000004000420008"]}
          },
          "mul_padded16_global_wrapper_stencil_5_277_283_i2249_i1461":{
            "modref":"global.my_PE_3input"
          },
          "sub_282_283_284_i2250_i1190":{
            "modref":"global.my_PE_3input"
          },
          "sub_284_padded16_global_wrapper_stencil_6_285_i2252_i440":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","add_grad_x_unclamp_stencil_1_280_281_tree$_join_i2244_i364.CLK"],
          ["sub_282_283_284_i2250_i1190.data0","add_grad_x_unclamp_stencil_1_280_281_tree$_join_i2244_i364.O0"],
          ["add_grad_x_unclamp_stencil_1_280_281_tree$opN_1$_join_i2243_i2127.O0","add_grad_x_unclamp_stencil_1_280_281_tree$_join_i2244_i364.data0"],
          ["self.in1_padded16_global_wrapper_stencil.0","add_grad_x_unclamp_stencil_1_280_281_tree$_join_i2244_i364.data1"],
          ["self.in0_grad_x_unclamp_stencil.0","add_grad_x_unclamp_stencil_1_280_281_tree$_join_i2244_i364.data2"],
          ["c2.out","add_grad_x_unclamp_stencil_1_280_281_tree$_join_i2244_i364.inst"],
          ["self.clk","add_grad_x_unclamp_stencil_1_280_281_tree$opN_1$_join_i2243_i2127.CLK"],
          ["self.in1_padded16_global_wrapper_stencil.2","add_grad_x_unclamp_stencil_1_280_281_tree$opN_1$_join_i2243_i2127.data1"],
          ["self.in1_padded16_global_wrapper_stencil.1","add_grad_x_unclamp_stencil_1_280_281_tree$opN_1$_join_i2243_i2127.data2"],
          ["c3.out","add_grad_x_unclamp_stencil_1_280_281_tree$opN_1$_join_i2243_i2127.inst"],
          ["sub_284_padded16_global_wrapper_stencil_6_285_i2252_i440.inst","c0.out"],
          ["sub_282_283_284_i2250_i1190.inst","c1.out"],
          ["mul_padded16_global_wrapper_stencil_5_277_283_i2249_i1461.inst","c4.out"],
          ["self.clk","mul_padded16_global_wrapper_stencil_5_277_283_i2249_i1461.CLK"],
          ["sub_282_283_284_i2250_i1190.data2","mul_padded16_global_wrapper_stencil_5_277_283_i2249_i1461.O0"],
          ["self.in1_padded16_global_wrapper_stencil.4","mul_padded16_global_wrapper_stencil_5_277_283_i2249_i1461.data1"],
          ["sub_282_283_284_i2250_i1190.CLK","self.clk"],
          ["sub_284_padded16_global_wrapper_stencil_6_285_i2252_i440.CLK","self.clk"],
          ["sub_282_283_284_i2250_i1190.data1","self.in1_padded16_global_wrapper_stencil.3"],
          ["sub_284_padded16_global_wrapper_stencil_6_285_i2252_i440.data1","self.in1_padded16_global_wrapper_stencil.5"],
          ["sub_284_padded16_global_wrapper_stencil_6_285_i2252_i440.O0","self.out_grad_x_unclamp_stencil"],
          ["sub_284_padded16_global_wrapper_stencil_6_285_i2252_i440.data2","sub_282_283_284_i2250_i1190.O0"]
        ]
      },
      "hcompute_grad_y_unclamp_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out_grad_y_unclamp_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "i2265_i2266_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["i2265_i2266_i131.inst","c0.out"],
          ["self.clk","i2265_i2266_i131.CLK"],
          ["self.out_grad_y_unclamp_stencil","i2265_i2266_i131.O0"]
        ]
      },
      "hcompute_grad_y_unclamp_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_grad_y_unclamp_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_padded16_global_wrapper_stencil",["Array",6,["Array",16,"BitIn"]]],
          ["out_grad_y_unclamp_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "add_grad_y_unclamp_stencil_1_396_397_tree$_join_i2279_i364":{
            "modref":"global.my_PE_3input"
          },
          "add_grad_y_unclamp_stencil_1_396_397_tree$opN_1$_join_i2278_i2127":{
            "modref":"global.my_PE_3input"
          },
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000080014"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110015"]}
          },
          "c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000410010"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000800000004000420008"]}
          },
          "mul_padded16_global_wrapper_stencil_11_393_399_i2284_i1461":{
            "modref":"global.my_PE_3input"
          },
          "sub_398_399_400_i2285_i1190":{
            "modref":"global.my_PE_3input"
          },
          "sub_400_padded16_global_wrapper_stencil_12_401_i2287_i440":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","add_grad_y_unclamp_stencil_1_396_397_tree$_join_i2279_i364.CLK"],
          ["sub_398_399_400_i2285_i1190.data0","add_grad_y_unclamp_stencil_1_396_397_tree$_join_i2279_i364.O0"],
          ["add_grad_y_unclamp_stencil_1_396_397_tree$opN_1$_join_i2278_i2127.O0","add_grad_y_unclamp_stencil_1_396_397_tree$_join_i2279_i364.data0"],
          ["self.in1_padded16_global_wrapper_stencil.3","add_grad_y_unclamp_stencil_1_396_397_tree$_join_i2279_i364.data1"],
          ["self.in0_grad_y_unclamp_stencil.0","add_grad_y_unclamp_stencil_1_396_397_tree$_join_i2279_i364.data2"],
          ["c2.out","add_grad_y_unclamp_stencil_1_396_397_tree$_join_i2279_i364.inst"],
          ["self.clk","add_grad_y_unclamp_stencil_1_396_397_tree$opN_1$_join_i2278_i2127.CLK"],
          ["self.in1_padded16_global_wrapper_stencil.5","add_grad_y_unclamp_stencil_1_396_397_tree$opN_1$_join_i2278_i2127.data1"],
          ["self.in1_padded16_global_wrapper_stencil.4","add_grad_y_unclamp_stencil_1_396_397_tree$opN_1$_join_i2278_i2127.data2"],
          ["c3.out","add_grad_y_unclamp_stencil_1_396_397_tree$opN_1$_join_i2278_i2127.inst"],
          ["sub_400_padded16_global_wrapper_stencil_12_401_i2287_i440.inst","c0.out"],
          ["sub_398_399_400_i2285_i1190.inst","c1.out"],
          ["mul_padded16_global_wrapper_stencil_11_393_399_i2284_i1461.inst","c4.out"],
          ["self.clk","mul_padded16_global_wrapper_stencil_11_393_399_i2284_i1461.CLK"],
          ["sub_398_399_400_i2285_i1190.data2","mul_padded16_global_wrapper_stencil_11_393_399_i2284_i1461.O0"],
          ["self.in1_padded16_global_wrapper_stencil.1","mul_padded16_global_wrapper_stencil_11_393_399_i2284_i1461.data1"],
          ["sub_398_399_400_i2285_i1190.CLK","self.clk"],
          ["sub_400_padded16_global_wrapper_stencil_12_401_i2287_i440.CLK","self.clk"],
          ["sub_398_399_400_i2285_i1190.data1","self.in1_padded16_global_wrapper_stencil.0"],
          ["sub_400_padded16_global_wrapper_stencil_12_401_i2287_i440.data1","self.in1_padded16_global_wrapper_stencil.2"],
          ["sub_400_padded16_global_wrapper_stencil_12_401_i2287_i440.O0","self.out_grad_y_unclamp_stencil"],
          ["sub_400_padded16_global_wrapper_stencil_12_401_i2287_i440.data2","sub_398_399_400_i2285_i1190.O0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["in0_cim_output_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_output_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_cim_output_stencil.0"]
        ]
      },
      "hcompute_lgxx_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out_lgxx_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "i2302_i2303_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["i2302_i2303_i131.inst","c0.out"],
          ["self.clk","i2302_i2303_i131.CLK"],
          ["self.out_lgxx_stencil","i2302_i2303_i131.O0"]
        ]
      },
      "hcompute_lgxx_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_lgxx_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lxx_stencil",["Array",9,["Array",16,"BitIn"]]],
          ["out_lgxx_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "add_lxx_stencil_1_352_353_tree$_join_i2326_i364":{
            "modref":"global.my_PE_3input"
          },
          "add_lxx_stencil_1_352_353_tree$opN_0$opN_0$_join_i2314_i364":{
            "modref":"global.my_PE_3input"
          },
          "add_lxx_stencil_1_352_353_tree$opN_0$opN_0$opN_1$_join_i2313_i1808":{
            "modref":"global.my_PE_3input"
          },
          "add_lxx_stencil_1_352_353_tree$opN_0$opN_1$_join_i2321_i364":{
            "modref":"global.my_PE_3input"
          },
          "add_lxx_stencil_1_352_353_tree$opN_0$opN_1$opN_1$_join_i2320_i1808":{
            "modref":"global.my_PE_3input"
          },
          "add_lxx_stencil_1_352_353_tree$opN_1$_join_i2325_i1808":{
            "modref":"global.my_PE_3input"
          },
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "c5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          }
        },
        "connections":[
          ["self.clk","add_lxx_stencil_1_352_353_tree$_join_i2326_i364.CLK"],
          ["self.out_lgxx_stencil","add_lxx_stencil_1_352_353_tree$_join_i2326_i364.O0"],
          ["add_lxx_stencil_1_352_353_tree$opN_1$_join_i2325_i1808.O0","add_lxx_stencil_1_352_353_tree$_join_i2326_i364.data0"],
          ["add_lxx_stencil_1_352_353_tree$opN_0$opN_1$_join_i2321_i364.O0","add_lxx_stencil_1_352_353_tree$_join_i2326_i364.data1"],
          ["add_lxx_stencil_1_352_353_tree$opN_0$opN_0$_join_i2314_i364.O0","add_lxx_stencil_1_352_353_tree$_join_i2326_i364.data2"],
          ["c0.out","add_lxx_stencil_1_352_353_tree$_join_i2326_i364.inst"],
          ["self.clk","add_lxx_stencil_1_352_353_tree$opN_0$opN_0$_join_i2314_i364.CLK"],
          ["add_lxx_stencil_1_352_353_tree$opN_0$opN_0$opN_1$_join_i2313_i1808.O0","add_lxx_stencil_1_352_353_tree$opN_0$opN_0$_join_i2314_i364.data0"],
          ["self.in0_lgxx_stencil.0","add_lxx_stencil_1_352_353_tree$opN_0$opN_0$_join_i2314_i364.data1"],
          ["self.in1_lxx_stencil.0","add_lxx_stencil_1_352_353_tree$opN_0$opN_0$_join_i2314_i364.data2"],
          ["c4.out","add_lxx_stencil_1_352_353_tree$opN_0$opN_0$_join_i2314_i364.inst"],
          ["self.clk","add_lxx_stencil_1_352_353_tree$opN_0$opN_0$opN_1$_join_i2313_i1808.CLK"],
          ["self.in1_lxx_stencil.1","add_lxx_stencil_1_352_353_tree$opN_0$opN_0$opN_1$_join_i2313_i1808.data1"],
          ["self.in1_lxx_stencil.2","add_lxx_stencil_1_352_353_tree$opN_0$opN_0$opN_1$_join_i2313_i1808.data2"],
          ["c5.out","add_lxx_stencil_1_352_353_tree$opN_0$opN_0$opN_1$_join_i2313_i1808.inst"],
          ["self.clk","add_lxx_stencil_1_352_353_tree$opN_0$opN_1$_join_i2321_i364.CLK"],
          ["add_lxx_stencil_1_352_353_tree$opN_0$opN_1$opN_1$_join_i2320_i1808.O0","add_lxx_stencil_1_352_353_tree$opN_0$opN_1$_join_i2321_i364.data0"],
          ["self.in1_lxx_stencil.4","add_lxx_stencil_1_352_353_tree$opN_0$opN_1$_join_i2321_i364.data1"],
          ["self.in1_lxx_stencil.3","add_lxx_stencil_1_352_353_tree$opN_0$opN_1$_join_i2321_i364.data2"],
          ["c2.out","add_lxx_stencil_1_352_353_tree$opN_0$opN_1$_join_i2321_i364.inst"],
          ["self.clk","add_lxx_stencil_1_352_353_tree$opN_0$opN_1$opN_1$_join_i2320_i1808.CLK"],
          ["self.in1_lxx_stencil.5","add_lxx_stencil_1_352_353_tree$opN_0$opN_1$opN_1$_join_i2320_i1808.data1"],
          ["self.in1_lxx_stencil.6","add_lxx_stencil_1_352_353_tree$opN_0$opN_1$opN_1$_join_i2320_i1808.data2"],
          ["c3.out","add_lxx_stencil_1_352_353_tree$opN_0$opN_1$opN_1$_join_i2320_i1808.inst"],
          ["self.clk","add_lxx_stencil_1_352_353_tree$opN_1$_join_i2325_i1808.CLK"],
          ["self.in1_lxx_stencil.7","add_lxx_stencil_1_352_353_tree$opN_1$_join_i2325_i1808.data1"],
          ["self.in1_lxx_stencil.8","add_lxx_stencil_1_352_353_tree$opN_1$_join_i2325_i1808.data2"],
          ["c1.out","add_lxx_stencil_1_352_353_tree$opN_1$_join_i2325_i1808.inst"]
        ]
      },
      "hcompute_lgxy_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out_lgxy_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "i2334_i2335_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["i2334_i2335_i131.inst","c0.out"],
          ["self.clk","i2334_i2335_i131.CLK"],
          ["self.out_lgxy_stencil","i2334_i2335_i131.O0"]
        ]
      },
      "hcompute_lgxy_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_lgxy_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lxy_stencil",["Array",9,["Array",16,"BitIn"]]],
          ["out_lgxy_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "add_lxy_stencil_1_475_476_tree$_join_i2358_i364":{
            "modref":"global.my_PE_3input"
          },
          "add_lxy_stencil_1_475_476_tree$opN_0$opN_0$_join_i2346_i364":{
            "modref":"global.my_PE_3input"
          },
          "add_lxy_stencil_1_475_476_tree$opN_0$opN_0$opN_1$_join_i2345_i1808":{
            "modref":"global.my_PE_3input"
          },
          "add_lxy_stencil_1_475_476_tree$opN_0$opN_1$_join_i2353_i364":{
            "modref":"global.my_PE_3input"
          },
          "add_lxy_stencil_1_475_476_tree$opN_0$opN_1$opN_1$_join_i2352_i1808":{
            "modref":"global.my_PE_3input"
          },
          "add_lxy_stencil_1_475_476_tree$opN_1$_join_i2357_i1808":{
            "modref":"global.my_PE_3input"
          },
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "c5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          }
        },
        "connections":[
          ["self.clk","add_lxy_stencil_1_475_476_tree$_join_i2358_i364.CLK"],
          ["self.out_lgxy_stencil","add_lxy_stencil_1_475_476_tree$_join_i2358_i364.O0"],
          ["add_lxy_stencil_1_475_476_tree$opN_1$_join_i2357_i1808.O0","add_lxy_stencil_1_475_476_tree$_join_i2358_i364.data0"],
          ["add_lxy_stencil_1_475_476_tree$opN_0$opN_1$_join_i2353_i364.O0","add_lxy_stencil_1_475_476_tree$_join_i2358_i364.data1"],
          ["add_lxy_stencil_1_475_476_tree$opN_0$opN_0$_join_i2346_i364.O0","add_lxy_stencil_1_475_476_tree$_join_i2358_i364.data2"],
          ["c0.out","add_lxy_stencil_1_475_476_tree$_join_i2358_i364.inst"],
          ["self.clk","add_lxy_stencil_1_475_476_tree$opN_0$opN_0$_join_i2346_i364.CLK"],
          ["add_lxy_stencil_1_475_476_tree$opN_0$opN_0$opN_1$_join_i2345_i1808.O0","add_lxy_stencil_1_475_476_tree$opN_0$opN_0$_join_i2346_i364.data0"],
          ["self.in0_lgxy_stencil.0","add_lxy_stencil_1_475_476_tree$opN_0$opN_0$_join_i2346_i364.data1"],
          ["self.in1_lxy_stencil.0","add_lxy_stencil_1_475_476_tree$opN_0$opN_0$_join_i2346_i364.data2"],
          ["c4.out","add_lxy_stencil_1_475_476_tree$opN_0$opN_0$_join_i2346_i364.inst"],
          ["self.clk","add_lxy_stencil_1_475_476_tree$opN_0$opN_0$opN_1$_join_i2345_i1808.CLK"],
          ["self.in1_lxy_stencil.1","add_lxy_stencil_1_475_476_tree$opN_0$opN_0$opN_1$_join_i2345_i1808.data1"],
          ["self.in1_lxy_stencil.2","add_lxy_stencil_1_475_476_tree$opN_0$opN_0$opN_1$_join_i2345_i1808.data2"],
          ["c5.out","add_lxy_stencil_1_475_476_tree$opN_0$opN_0$opN_1$_join_i2345_i1808.inst"],
          ["self.clk","add_lxy_stencil_1_475_476_tree$opN_0$opN_1$_join_i2353_i364.CLK"],
          ["add_lxy_stencil_1_475_476_tree$opN_0$opN_1$opN_1$_join_i2352_i1808.O0","add_lxy_stencil_1_475_476_tree$opN_0$opN_1$_join_i2353_i364.data0"],
          ["self.in1_lxy_stencil.4","add_lxy_stencil_1_475_476_tree$opN_0$opN_1$_join_i2353_i364.data1"],
          ["self.in1_lxy_stencil.3","add_lxy_stencil_1_475_476_tree$opN_0$opN_1$_join_i2353_i364.data2"],
          ["c2.out","add_lxy_stencil_1_475_476_tree$opN_0$opN_1$_join_i2353_i364.inst"],
          ["self.clk","add_lxy_stencil_1_475_476_tree$opN_0$opN_1$opN_1$_join_i2352_i1808.CLK"],
          ["self.in1_lxy_stencil.5","add_lxy_stencil_1_475_476_tree$opN_0$opN_1$opN_1$_join_i2352_i1808.data1"],
          ["self.in1_lxy_stencil.6","add_lxy_stencil_1_475_476_tree$opN_0$opN_1$opN_1$_join_i2352_i1808.data2"],
          ["c3.out","add_lxy_stencil_1_475_476_tree$opN_0$opN_1$opN_1$_join_i2352_i1808.inst"],
          ["self.clk","add_lxy_stencil_1_475_476_tree$opN_1$_join_i2357_i1808.CLK"],
          ["self.in1_lxy_stencil.7","add_lxy_stencil_1_475_476_tree$opN_1$_join_i2357_i1808.data1"],
          ["self.in1_lxy_stencil.8","add_lxy_stencil_1_475_476_tree$opN_1$_join_i2357_i1808.data2"],
          ["c1.out","add_lxy_stencil_1_475_476_tree$opN_1$_join_i2357_i1808.inst"]
        ]
      },
      "hcompute_lgyy_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out_lgyy_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "i2366_i2367_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["i2366_i2367_i131.inst","c0.out"],
          ["self.clk","i2366_i2367_i131.CLK"],
          ["self.out_lgyy_stencil","i2366_i2367_i131.O0"]
        ]
      },
      "hcompute_lgyy_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_lgyy_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lyy_stencil",["Array",9,["Array",16,"BitIn"]]],
          ["out_lgyy_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "add_lyy_stencil_1_547_548_tree$_join_i2390_i364":{
            "modref":"global.my_PE_3input"
          },
          "add_lyy_stencil_1_547_548_tree$opN_0$opN_0$_join_i2378_i364":{
            "modref":"global.my_PE_3input"
          },
          "add_lyy_stencil_1_547_548_tree$opN_0$opN_0$opN_1$_join_i2377_i1808":{
            "modref":"global.my_PE_3input"
          },
          "add_lyy_stencil_1_547_548_tree$opN_0$opN_1$_join_i2385_i364":{
            "modref":"global.my_PE_3input"
          },
          "add_lyy_stencil_1_547_548_tree$opN_0$opN_1$opN_1$_join_i2384_i1808":{
            "modref":"global.my_PE_3input"
          },
          "add_lyy_stencil_1_547_548_tree$opN_1$_join_i2389_i1808":{
            "modref":"global.my_PE_3input"
          },
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "c5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          }
        },
        "connections":[
          ["self.clk","add_lyy_stencil_1_547_548_tree$_join_i2390_i364.CLK"],
          ["self.out_lgyy_stencil","add_lyy_stencil_1_547_548_tree$_join_i2390_i364.O0"],
          ["add_lyy_stencil_1_547_548_tree$opN_1$_join_i2389_i1808.O0","add_lyy_stencil_1_547_548_tree$_join_i2390_i364.data0"],
          ["add_lyy_stencil_1_547_548_tree$opN_0$opN_1$_join_i2385_i364.O0","add_lyy_stencil_1_547_548_tree$_join_i2390_i364.data1"],
          ["add_lyy_stencil_1_547_548_tree$opN_0$opN_0$_join_i2378_i364.O0","add_lyy_stencil_1_547_548_tree$_join_i2390_i364.data2"],
          ["c0.out","add_lyy_stencil_1_547_548_tree$_join_i2390_i364.inst"],
          ["self.clk","add_lyy_stencil_1_547_548_tree$opN_0$opN_0$_join_i2378_i364.CLK"],
          ["add_lyy_stencil_1_547_548_tree$opN_0$opN_0$opN_1$_join_i2377_i1808.O0","add_lyy_stencil_1_547_548_tree$opN_0$opN_0$_join_i2378_i364.data0"],
          ["self.in0_lgyy_stencil.0","add_lyy_stencil_1_547_548_tree$opN_0$opN_0$_join_i2378_i364.data1"],
          ["self.in1_lyy_stencil.0","add_lyy_stencil_1_547_548_tree$opN_0$opN_0$_join_i2378_i364.data2"],
          ["c4.out","add_lyy_stencil_1_547_548_tree$opN_0$opN_0$_join_i2378_i364.inst"],
          ["self.clk","add_lyy_stencil_1_547_548_tree$opN_0$opN_0$opN_1$_join_i2377_i1808.CLK"],
          ["self.in1_lyy_stencil.1","add_lyy_stencil_1_547_548_tree$opN_0$opN_0$opN_1$_join_i2377_i1808.data1"],
          ["self.in1_lyy_stencil.2","add_lyy_stencil_1_547_548_tree$opN_0$opN_0$opN_1$_join_i2377_i1808.data2"],
          ["c5.out","add_lyy_stencil_1_547_548_tree$opN_0$opN_0$opN_1$_join_i2377_i1808.inst"],
          ["self.clk","add_lyy_stencil_1_547_548_tree$opN_0$opN_1$_join_i2385_i364.CLK"],
          ["add_lyy_stencil_1_547_548_tree$opN_0$opN_1$opN_1$_join_i2384_i1808.O0","add_lyy_stencil_1_547_548_tree$opN_0$opN_1$_join_i2385_i364.data0"],
          ["self.in1_lyy_stencil.4","add_lyy_stencil_1_547_548_tree$opN_0$opN_1$_join_i2385_i364.data1"],
          ["self.in1_lyy_stencil.3","add_lyy_stencil_1_547_548_tree$opN_0$opN_1$_join_i2385_i364.data2"],
          ["c2.out","add_lyy_stencil_1_547_548_tree$opN_0$opN_1$_join_i2385_i364.inst"],
          ["self.clk","add_lyy_stencil_1_547_548_tree$opN_0$opN_1$opN_1$_join_i2384_i1808.CLK"],
          ["self.in1_lyy_stencil.5","add_lyy_stencil_1_547_548_tree$opN_0$opN_1$opN_1$_join_i2384_i1808.data1"],
          ["self.in1_lyy_stencil.6","add_lyy_stencil_1_547_548_tree$opN_0$opN_1$opN_1$_join_i2384_i1808.data2"],
          ["c3.out","add_lyy_stencil_1_547_548_tree$opN_0$opN_1$opN_1$_join_i2384_i1808.inst"],
          ["self.clk","add_lyy_stencil_1_547_548_tree$opN_1$_join_i2389_i1808.CLK"],
          ["self.in1_lyy_stencil.7","add_lyy_stencil_1_547_548_tree$opN_1$_join_i2389_i1808.data1"],
          ["self.in1_lyy_stencil.8","add_lyy_stencil_1_547_548_tree$opN_1$_join_i2389_i1808.data2"],
          ["c1.out","add_lyy_stencil_1_547_548_tree$opN_1$_join_i2389_i1808.inst"]
        ]
      },
      "hcompute_lxx_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_grad_x_unclamp_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_lxx_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "ashr_318_319_320_i2407_i1070":{
            "modref":"global.my_PE_3input"
          },
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000c00004000120037"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h001fe9800004016810036"]}
          },
          "smax_315_316_317$max_mux_i2404_i1850":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","ashr_318_319_320_i2407_i1070.CLK"],
          ["self.out_lxx_stencil","ashr_318_319_320_i2407_i1070.O0"],
          ["smax_315_316_317$max_mux_i2404_i1850.O0","ashr_318_319_320_i2407_i1070.data0"],
          ["smax_315_316_317$max_mux_i2404_i1850.O0","ashr_318_319_320_i2407_i1070.data1"],
          ["c0.out","ashr_318_319_320_i2407_i1070.inst"],
          ["smax_315_316_317$max_mux_i2404_i1850.inst","c1.out"],
          ["smax_315_316_317$max_mux_i2404_i1850.CLK","self.clk"],
          ["smax_315_316_317$max_mux_i2404_i1850.data1","self.in0_grad_x_unclamp_stencil.0"]
        ]
      },
      "hcompute_lxy_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_grad_x_unclamp_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_grad_y_unclamp_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_lxy_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "ashr_438_439_440_i2437_i1070":{
            "modref":"global.my_PE_3input"
          },
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000c00004000120037"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h001fe9800004016810036"]}
          },
          "c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h001fe9800004016810036"]}
          },
          "smax_433_434_435$max_mux_i2426_i1850":{
            "modref":"global.my_PE_3input"
          },
          "smax_436_434_437$max_mux_i2434_i1850":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","ashr_438_439_440_i2437_i1070.CLK"],
          ["self.out_lxy_stencil","ashr_438_439_440_i2437_i1070.O0"],
          ["smax_436_434_437$max_mux_i2434_i1850.O0","ashr_438_439_440_i2437_i1070.data0"],
          ["smax_433_434_435$max_mux_i2426_i1850.O0","ashr_438_439_440_i2437_i1070.data1"],
          ["c0.out","ashr_438_439_440_i2437_i1070.inst"],
          ["smax_436_434_437$max_mux_i2434_i1850.inst","c1.out"],
          ["smax_433_434_435$max_mux_i2426_i1850.inst","c2.out"],
          ["smax_433_434_435$max_mux_i2426_i1850.CLK","self.clk"],
          ["smax_436_434_437$max_mux_i2434_i1850.CLK","self.clk"],
          ["smax_433_434_435$max_mux_i2426_i1850.data1","self.in0_grad_x_unclamp_stencil.0"],
          ["smax_436_434_437$max_mux_i2434_i1850.data1","self.in1_grad_y_unclamp_stencil.0"]
        ]
      },
      "hcompute_lyy_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_grad_y_unclamp_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_lyy_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "ashr_513_514_515_i2466_i1070":{
            "modref":"global.my_PE_3input"
          },
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000c00004000120037"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h001fe9800004016810036"]}
          },
          "smax_510_511_512$max_mux_i2463_i1850":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","ashr_513_514_515_i2466_i1070.CLK"],
          ["self.out_lyy_stencil","ashr_513_514_515_i2466_i1070.O0"],
          ["smax_510_511_512$max_mux_i2463_i1850.O0","ashr_513_514_515_i2466_i1070.data0"],
          ["smax_510_511_512$max_mux_i2463_i1850.O0","ashr_513_514_515_i2466_i1070.data1"],
          ["c0.out","ashr_513_514_515_i2466_i1070.inst"],
          ["smax_510_511_512$max_mux_i2463_i1850.inst","c1.out"],
          ["smax_510_511_512$max_mux_i2463_i1850.CLK","self.clk"],
          ["smax_510_511_512$max_mux_i2463_i1850.data1","self.in0_grad_y_unclamp_stencil.0"]
        ]
      },
      "hcompute_padded16_global_wrapper_stencil":{
        "type":["Record",[
          ["in0_padded16_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_padded16_global_wrapper_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_padded16_global_wrapper_stencil","self.in0_padded16_stencil.0"]
        ]
      },
      "lgxx_stencil_clkwrk_dsa2_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_lgxx_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lgxx_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_lgxx_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxx_stencil_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_lgxx_stencil_write.0","self.op_hcompute_lgxx_stencil_1_read.0"]
        ]
      },
      "lgxx_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_cim_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_cim_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_lgxx_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxx_stencil_1_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_lgxx_stencil_1_write.0","self.op_hcompute_cim_stencil_read.0"]
        ]
      },
      "lgxy_stencil_clkwrk_dsa3_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_lgxy_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lgxy_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_lgxy_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxy_stencil_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_lgxy_stencil_write.0","self.op_hcompute_lgxy_stencil_1_read.0"]
        ]
      },
      "lgxy_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_cim_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_cim_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_lgxy_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxy_stencil_1_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_lgxy_stencil_1_write.0","self.op_hcompute_cim_stencil_read.0"]
        ]
      },
      "lgyy_stencil_clkwrk_dsa4_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_lgyy_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lgyy_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_lgyy_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lgyy_stencil_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_lgyy_stencil_write.0","self.op_hcompute_lgyy_stencil_1_read.0"]
        ]
      },
      "lgyy_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_cim_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_cim_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_lgyy_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lgyy_stencil_1_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_lgyy_stencil_1_write.0","self.op_hcompute_cim_stencil_read.0"]
        ]
      },
      "lxx_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_lgxx_stencil_1_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_lgxx_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_lxx_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lxx_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "d_reg__U10":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U11":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U12":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U13":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U8":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U9":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "ub_lxx_stencil_bank_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U7"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[3],"cycle_starting_addr":[134],"cycle_stride":[4,64],"delay":[0],"dimensionality":2,"extent":[16,62],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[130],"cycle_stride":[1,64],"dimensionality":2,"extent":[62,62],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[256],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,62],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[191],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,62],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[258],"cycle_stride":[1,64],"dimensionality":2,"extent":[62,62],"read_data_starting_addr":[0],"read_data_stride":[1,0]},"tb2out_1":{"cycle_starting_addr":[194],"cycle_stride":[1,64],"dimensionality":2,"extent":[62,62],"read_data_starting_addr":[0],"read_data_stride":[1,0]}},"mode":"lake"}
          },
          "ub_lxx_stencil_bank_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.clk","d_reg__U10.clk"],
          ["ub_lxx_stencil_bank_2.data_out_1","d_reg__U10.in"],
          ["d_reg__U11.in","d_reg__U10.out"],
          ["self.op_hcompute_lgxx_stencil_1_read.4","d_reg__U10.out"],
          ["self.clk","d_reg__U11.clk"],
          ["self.op_hcompute_lgxx_stencil_1_read.3","d_reg__U11.out"],
          ["self.clk","d_reg__U12.clk"],
          ["ub_lxx_stencil_bank_2.data_out_0","d_reg__U12.in"],
          ["d_reg__U13.in","d_reg__U12.out"],
          ["self.op_hcompute_lgxx_stencil_1_read.1","d_reg__U12.out"],
          ["self.clk","d_reg__U13.clk"],
          ["self.op_hcompute_lgxx_stencil_1_read.0","d_reg__U13.out"],
          ["self.clk","d_reg__U8.clk"],
          ["self.op_hcompute_lxx_stencil_write.0","d_reg__U8.in"],
          ["d_reg__U9.in","d_reg__U8.out"],
          ["self.op_hcompute_lgxx_stencil_1_read.8","d_reg__U8.out"],
          ["self.clk","d_reg__U9.clk"],
          ["self.op_hcompute_lgxx_stencil_1_read.6","d_reg__U9.out"],
          ["ub_lxx_stencil_bank_2.clk","self.clk"],
          ["ub_lxx_stencil_bank_2.data_out_0","self.op_hcompute_lgxx_stencil_1_read.2"],
          ["ub_lxx_stencil_bank_2.data_out_1","self.op_hcompute_lgxx_stencil_1_read.5"],
          ["self.op_hcompute_lxx_stencil_write.0","self.op_hcompute_lgxx_stencil_1_read.7"],
          ["ub_lxx_stencil_bank_2.data_in_0","self.op_hcompute_lxx_stencil_write.0"],
          ["ub_lxx_stencil_bank_2.flush","self.reset"],
          ["ub_lxx_stencil_bank_2_clk_en_const.out","ub_lxx_stencil_bank_2.clk_en"],
          ["ub_lxx_stencil_bank_2_clk_en_const.out","ub_lxx_stencil_bank_2.rst_n"]
        ]
      },
      "lxy_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_lgxy_stencil_1_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_lgxy_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_lxy_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lxy_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "d_reg__U15":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U16":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U17":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U18":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U19":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U20":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "ub_lxy_stencil_bank_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U14"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[3],"cycle_starting_addr":[134],"cycle_stride":[4,64],"delay":[0],"dimensionality":2,"extent":[16,62],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[130],"cycle_stride":[1,64],"dimensionality":2,"extent":[62,62],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[256],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,62],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[191],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,62],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[258],"cycle_stride":[1,64],"dimensionality":2,"extent":[62,62],"read_data_starting_addr":[0],"read_data_stride":[1,0]},"tb2out_1":{"cycle_starting_addr":[194],"cycle_stride":[1,64],"dimensionality":2,"extent":[62,62],"read_data_starting_addr":[0],"read_data_stride":[1,0]}},"mode":"lake"}
          },
          "ub_lxy_stencil_bank_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.clk","d_reg__U15.clk"],
          ["self.op_hcompute_lxy_stencil_write.0","d_reg__U15.in"],
          ["d_reg__U16.in","d_reg__U15.out"],
          ["self.op_hcompute_lgxy_stencil_1_read.8","d_reg__U15.out"],
          ["self.clk","d_reg__U16.clk"],
          ["self.op_hcompute_lgxy_stencil_1_read.6","d_reg__U16.out"],
          ["self.clk","d_reg__U17.clk"],
          ["ub_lxy_stencil_bank_2.data_out_1","d_reg__U17.in"],
          ["d_reg__U18.in","d_reg__U17.out"],
          ["self.op_hcompute_lgxy_stencil_1_read.4","d_reg__U17.out"],
          ["self.clk","d_reg__U18.clk"],
          ["self.op_hcompute_lgxy_stencil_1_read.3","d_reg__U18.out"],
          ["self.clk","d_reg__U19.clk"],
          ["ub_lxy_stencil_bank_2.data_out_0","d_reg__U19.in"],
          ["d_reg__U20.in","d_reg__U19.out"],
          ["self.op_hcompute_lgxy_stencil_1_read.1","d_reg__U19.out"],
          ["self.clk","d_reg__U20.clk"],
          ["self.op_hcompute_lgxy_stencil_1_read.0","d_reg__U20.out"],
          ["ub_lxy_stencil_bank_2.clk","self.clk"],
          ["ub_lxy_stencil_bank_2.data_out_0","self.op_hcompute_lgxy_stencil_1_read.2"],
          ["ub_lxy_stencil_bank_2.data_out_1","self.op_hcompute_lgxy_stencil_1_read.5"],
          ["self.op_hcompute_lxy_stencil_write.0","self.op_hcompute_lgxy_stencil_1_read.7"],
          ["ub_lxy_stencil_bank_2.data_in_0","self.op_hcompute_lxy_stencil_write.0"],
          ["ub_lxy_stencil_bank_2.flush","self.reset"],
          ["ub_lxy_stencil_bank_2_clk_en_const.out","ub_lxy_stencil_bank_2.clk_en"],
          ["ub_lxy_stencil_bank_2_clk_en_const.out","ub_lxy_stencil_bank_2.rst_n"]
        ]
      },
      "lyy_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_lgyy_stencil_1_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_lgyy_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_lyy_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lyy_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "d_reg__U22":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U23":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U24":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U25":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U26":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U27":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "ub_lyy_stencil_bank_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U21"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[3],"cycle_starting_addr":[134],"cycle_stride":[4,64],"delay":[0],"dimensionality":2,"extent":[16,62],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[130],"cycle_stride":[1,64],"dimensionality":2,"extent":[62,62],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[256],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,62],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[191],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,62],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[258],"cycle_stride":[1,64],"dimensionality":2,"extent":[62,62],"read_data_starting_addr":[0],"read_data_stride":[1,0]},"tb2out_1":{"cycle_starting_addr":[194],"cycle_stride":[1,64],"dimensionality":2,"extent":[62,62],"read_data_starting_addr":[0],"read_data_stride":[1,0]}},"mode":"lake"}
          },
          "ub_lyy_stencil_bank_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.clk","d_reg__U22.clk"],
          ["self.op_hcompute_lyy_stencil_write.0","d_reg__U22.in"],
          ["d_reg__U23.in","d_reg__U22.out"],
          ["self.op_hcompute_lgyy_stencil_1_read.8","d_reg__U22.out"],
          ["self.clk","d_reg__U23.clk"],
          ["self.op_hcompute_lgyy_stencil_1_read.6","d_reg__U23.out"],
          ["self.clk","d_reg__U24.clk"],
          ["ub_lyy_stencil_bank_2.data_out_1","d_reg__U24.in"],
          ["d_reg__U25.in","d_reg__U24.out"],
          ["self.op_hcompute_lgyy_stencil_1_read.4","d_reg__U24.out"],
          ["self.clk","d_reg__U25.clk"],
          ["self.op_hcompute_lgyy_stencil_1_read.3","d_reg__U25.out"],
          ["self.clk","d_reg__U26.clk"],
          ["ub_lyy_stencil_bank_2.data_out_0","d_reg__U26.in"],
          ["d_reg__U27.in","d_reg__U26.out"],
          ["self.op_hcompute_lgyy_stencil_1_read.1","d_reg__U26.out"],
          ["self.clk","d_reg__U27.clk"],
          ["self.op_hcompute_lgyy_stencil_1_read.0","d_reg__U27.out"],
          ["ub_lyy_stencil_bank_2.clk","self.clk"],
          ["ub_lyy_stencil_bank_2.data_out_0","self.op_hcompute_lgyy_stencil_1_read.2"],
          ["ub_lyy_stencil_bank_2.data_out_1","self.op_hcompute_lgyy_stencil_1_read.5"],
          ["self.op_hcompute_lyy_stencil_write.0","self.op_hcompute_lgyy_stencil_1_read.7"],
          ["ub_lyy_stencil_bank_2.data_in_0","self.op_hcompute_lyy_stencil_write.0"],
          ["ub_lyy_stencil_bank_2.flush","self.reset"],
          ["ub_lyy_stencil_bank_2_clk_en_const.out","ub_lyy_stencil_bank_2.clk_en"],
          ["ub_lyy_stencil_bank_2_clk_en_const.out","ub_lyy_stencil_bank_2.rst_n"]
        ]
      },
      "my_PE_3input":{
        "type":["Record",[
          ["inst",["Array",82,"BitIn"]],
          ["data0",["Array",16,"BitIn"]],
          ["data1",["Array",16,"BitIn"]],
          ["data2",["Array",16,"BitIn"]],
          ["bit0","BitIn"],
          ["bit1","BitIn"],
          ["bit2","BitIn"],
          ["clk_en","BitIn"],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U37":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U36":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U38":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_padded16_global_wrapper_stencil_exe_start_pt__U41":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_padded16_global_wrapper_stencil_read_start_pt__U40":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_padded16_global_wrapper_stencil_write_start_pt__U42":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "padded16_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_grad_x_unclamp_stencil_1_read",["Array",6,["Array",16,"Bit"]]],
          ["op_hcompute_grad_x_unclamp_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_grad_y_unclamp_stencil_1_read",["Array",6,["Array",16,"Bit"]]],
          ["op_hcompute_grad_y_unclamp_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_padded16_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_padded16_global_wrapper_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "d_reg__U29":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U30":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U31":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U32":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U33":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U34":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "ub_padded16_global_wrapper_stencil_bank_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U28"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,64],"delay":[0],"dimensionality":2,"extent":[16,64],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[126],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[61],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[128],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"read_data_starting_addr":[0],"read_data_stride":[1,0]},"tb2out_1":{"cycle_starting_addr":[64],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"read_data_starting_addr":[0],"read_data_stride":[1,0]}},"mode":"lake"}
          },
          "ub_padded16_global_wrapper_stencil_bank_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.clk","d_reg__U29.clk"],
          ["self.op_hcompute_padded16_global_wrapper_stencil_write.0","d_reg__U29.in"],
          ["d_reg__U30.in","d_reg__U29.out"],
          ["self.op_hcompute_grad_y_unclamp_stencil_1_read.5","d_reg__U29.out"],
          ["self.clk","d_reg__U30.clk"],
          ["self.op_hcompute_grad_x_unclamp_stencil_1_read.5","d_reg__U30.out"],
          ["self.op_hcompute_grad_y_unclamp_stencil_1_read.3","d_reg__U30.out"],
          ["self.clk","d_reg__U31.clk"],
          ["ub_padded16_global_wrapper_stencil_bank_2.data_out_1","d_reg__U31.in"],
          ["d_reg__U32.in","d_reg__U31.out"],
          ["self.clk","d_reg__U32.clk"],
          ["self.op_hcompute_grad_x_unclamp_stencil_1_read.4","d_reg__U32.out"],
          ["self.clk","d_reg__U33.clk"],
          ["ub_padded16_global_wrapper_stencil_bank_2.data_out_0","d_reg__U33.in"],
          ["d_reg__U34.in","d_reg__U33.out"],
          ["self.op_hcompute_grad_y_unclamp_stencil_1_read.1","d_reg__U33.out"],
          ["self.clk","d_reg__U34.clk"],
          ["self.op_hcompute_grad_x_unclamp_stencil_1_read.3","d_reg__U34.out"],
          ["self.op_hcompute_grad_y_unclamp_stencil_1_read.0","d_reg__U34.out"],
          ["ub_padded16_global_wrapper_stencil_bank_2.clk","self.clk"],
          ["ub_padded16_global_wrapper_stencil_bank_2.data_out_0","self.op_hcompute_grad_x_unclamp_stencil_1_read.0"],
          ["self.op_hcompute_padded16_global_wrapper_stencil_write.0","self.op_hcompute_grad_x_unclamp_stencil_1_read.1"],
          ["ub_padded16_global_wrapper_stencil_bank_2.data_out_1","self.op_hcompute_grad_x_unclamp_stencil_1_read.2"],
          ["ub_padded16_global_wrapper_stencil_bank_2.data_out_0","self.op_hcompute_grad_y_unclamp_stencil_1_read.2"],
          ["self.op_hcompute_padded16_global_wrapper_stencil_write.0","self.op_hcompute_grad_y_unclamp_stencil_1_read.4"],
          ["ub_padded16_global_wrapper_stencil_bank_2.data_in_0","self.op_hcompute_padded16_global_wrapper_stencil_write.0"],
          ["ub_padded16_global_wrapper_stencil_bank_2.flush","self.reset"],
          ["ub_padded16_global_wrapper_stencil_bank_2_clk_en_const.out","ub_padded16_global_wrapper_stencil_bank_2.clk_en"],
          ["ub_padded16_global_wrapper_stencil_bank_2_clk_en_const.out","ub_padded16_global_wrapper_stencil_bank_2.rst_n"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
