
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>Questa Coverage Report</title>
  <link rel="StyleSheet" media="screen" href="../css/hdl2html.css"/>
</head>
<body id="hdl2html">
  <tt>
<pre>
<a name="1"><q-n>     1  </q-n></a><q-m>--05012019 [05-01-2019]</q-m>
<a name="2"><q-n>     2  </q-n></a><q-w>library</q-w> ieee;
<a name="3"><q-n>     3  </q-n></a><q-w>use</q-w> ieee.std_logic_1164.<q-w>all</q-w>;
<a name="4"><q-n>     4  </q-n></a><q-w>use</q-w> ieee.numeric_std.<q-w>all</q-w>;
<a name="5"><q-n>     5  </q-n></a><q-w>use</q-w> work.constantspackage.<q-w>all</q-w>;
<a name="6"><q-n>     6  </q-n></a><q-w>use</q-w> work.vpfRecords.<q-w>all</q-w>;
<a name="7"><q-n>     7  </q-n></a><q-w>use</q-w> work.portspackage.<q-w>all</q-w>;
<a name="8"><q-n>     8  </q-n></a><q-w>entity</q-w> dataTaps <q-w>is</q-w>
<a name="9"><q-n>     9  </q-n></a><q-w>generic</q-w> (
<a name="10"><q-n>     10  </q-n></a>    img_width     : <q-t>integer</q-w> := 4096;
<a name="11"><q-n>     11  </q-n></a>    dataWidth     : <q-t>integer</q-w> := 12;
<a name="12"><q-n>     12  </q-n></a>    addrWidth     : <q-t>integer</q-w> := 12);
<a name="13"><q-n>     13  </q-n></a><q-w>port</q-w> (
<a name="14"><q-n>     14  </q-n></a>    aclk          : <q-a>in</q-w> <q-t>std_logic</q-w>;
<a name="15"><q-n>     15  </q-n></a>    iRawData      : <q-a>in</q-w> rData;
<a name="16"><q-n>     16  </q-n></a>    oTpData       : <q-a>out</q-w> rTp);
<a name="17"><q-n>     17  </q-n></a><q-w>end</q-w> <q-w>entity</q-w>;
<a name="18"><q-n>     18  </q-n></a><q-w>architecture</q-w> arch <q-w>of</q-w> dataTaps <q-w>is</q-w>
<a name="19"><q-n>     19  </q-n></a>    <q-w>signal</q-w> d1RawData    :  rData;
<a name="20"><q-n>     20  </q-n></a>    <q-w>signal</q-w> d2RawData    :  rData;
<a name="21"><q-n>     21  </q-n></a>	<q-w>signal</q-w> wChx0Valid   : <q-t>std_logic_vector</q-w>(3 <q-w>downto</q-w> 0) := (<q-w>others</q-w> =&gt; lo);
<a name="22"><q-n>     22  </q-n></a>	<q-w>signal</q-w> wChx1Valid   : <q-t>std_logic_vector</q-w>(3 <q-w>downto</q-w> 0) := (<q-w>others</q-w> =&gt; lo);
<a name="23"><q-n>     23  </q-n></a>	<q-w>signal</q-w> wChx2Valid   : <q-t>std_logic_vector</q-w>(3 <q-w>downto</q-w> 0) := (<q-w>others</q-w> =&gt; lo);
<a name="24"><q-n>     24  </q-n></a>	<q-w>signal</q-w> wChx3Valid   : <q-t>std_logic_vector</q-w>(3 <q-w>downto</q-w> 0) := (<q-w>others</q-w> =&gt; lo);
<a name="25"><q-n>     25  </q-n></a>    <q-w>signal</q-w> write_chs    : <q-t>integer</q-w> <q-w>range</q-w> 0 <q-w>to</q-w> 3;
<a name="26"><q-n>     26  </q-n></a>    <q-w>signal</q-w> write_s      : <q-t>std_logic</q-w>;
<a name="27"><q-n>     27  </q-n></a>    <q-w>signal</q-w> write_p      : <q-t>std_logic</q-w>;
<a name="28"><q-n>     28  </q-n></a>    <q-w>signal</q-w> tap0_data    : <q-t>std_logic_vector</q-w>(dataWidth - 1 <q-w>downto</q-w> 0) := (<q-w>others</q-w> =&gt; lo);
<a name="29"><q-n>     29  </q-n></a>    <q-w>signal</q-w> tap1_data    : <q-t>std_logic_vector</q-w>(dataWidth - 1 <q-w>downto</q-w> 0) := (<q-w>others</q-w> =&gt; lo);
<a name="30"><q-n>     30  </q-n></a>    <q-w>signal</q-w> tap2_data    : <q-t>std_logic_vector</q-w>(dataWidth - 1 <q-w>downto</q-w> 0) := (<q-w>others</q-w> =&gt; lo);
<a name="31"><q-n>     31  </q-n></a>    <q-w>signal</q-w> tap3_data    : <q-t>std_logic_vector</q-w>(dataWidth - 1 <q-w>downto</q-w> 0) := (<q-w>others</q-w> =&gt; lo);
<a name="32"><q-n>     32  </q-n></a>    
<a name="33"><q-n>     33  </q-n></a><q-w>begin</q-w>
<a name="34"><q-n>     34  </q-n></a>
<a name="35"><q-n>     35  </q-n></a>write_p         &lt;= hi <q-w>when</q-w> (write_s = hi <q-w>and</q-w> iRawData.valid = lo) <q-w>else</q-w> lo;
<a name="36"><q-n>     36  </q-n></a>wChx0Valid(ch0) &lt;= hi <q-w>when</q-w> (write_chs = ch0 <q-w>and</q-w> iRawData.valid = hi)  <q-w>else</q-w> lo;
<a name="37"><q-n>     37  </q-n></a>wChx0Valid(ch1) &lt;= hi <q-w>when</q-w> (write_chs = ch1 <q-w>and</q-w> iRawData.valid = hi)  <q-w>else</q-w> lo;
<a name="38"><q-n>     38  </q-n></a>wChx0Valid(ch2) &lt;= hi <q-w>when</q-w> (write_chs = ch2 <q-w>and</q-w> iRawData.valid = hi)  <q-w>else</q-w> lo;
<a name="39"><q-n>     39  </q-n></a>wChx0Valid(ch3) &lt;= hi <q-w>when</q-w> (write_chs = ch3 <q-w>and</q-w> iRawData.valid = hi)  <q-w>else</q-w> lo;
<a name="40"><q-n>     40  </q-n></a>oTpData.valid &lt;= hi <q-w>when</q-w> (wChx3Valid(ch0) = hi <q-w>or</q-w> wChx3Valid(ch1) = hi <q-w>or</q-w> wChx3Valid(ch2) = hi <q-w>or</q-w> wChx3Valid(ch3) = hi)  <q-w>else</q-w> lo;
<a name="41"><q-n>     41  </q-n></a>
<a name="42"><q-n>     42  </q-n></a>pipValidP: <q-w>process</q-w> (aclk) <q-w>begin</q-w>
<a name="43"><q-n>     43  </q-n></a>    <q-w>if</q-w> (rising_edge(aclk)) <q-w>then</q-w>
<a name="44"><q-n>     44  </q-n></a>        write_s &lt;= iRawData.valid;
<a name="45"><q-n>     45  </q-n></a>    <q-w>end</q-w> <q-w>if</q-w>;
<a name="46"><q-n>     46  </q-n></a><q-w>end</q-w> <q-w>process</q-w> pipValidP;
<a name="47"><q-n>     47  </q-n></a>selChP: <q-w>process</q-w> (aclk) <q-w>begin</q-w>
<a name="48"><q-n>     48  </q-n></a>    <q-w>if</q-w> (rising_edge(aclk) ) <q-w>then</q-w>
<a name="49"><q-n>     49  </q-n></a>        <q-w>if</q-w> (write_p = hi) <q-w>then</q-w>
<a name="50"><q-n>     50  </q-n></a>            <q-w>if</q-w> (write_chs = ch3) <q-w>then</q-w>
<a name="51"><q-n>     51  </q-n></a>                write_chs &lt;= ch0;
<a name="52"><q-n>     52  </q-n></a>            <q-w>else</q-w>
<a name="53"><q-n>     53  </q-n></a>                write_chs &lt;= write_chs + 1;
<a name="54"><q-n>     54  </q-n></a>            <q-w>end</q-w> <q-w>if</q-w>;
<a name="55"><q-n>     55  </q-n></a>        <q-w>end</q-w> <q-w>if</q-w>;
<a name="56"><q-n>     56  </q-n></a>    <q-w>end</q-w> <q-w>if</q-w>;
<a name="57"><q-n>     57  </q-n></a><q-w>end</q-w> <q-w>process</q-w> selChP;
<a name="58"><q-n>     58  </q-n></a>pipValidChP: <q-w>process</q-w> (aclk) <q-w>begin</q-w>
<a name="59"><q-n>     59  </q-n></a>    <q-w>if</q-w> (rising_edge(aclk) ) <q-w>then</q-w>
<a name="60"><q-n>     60  </q-n></a>        d1RawData     &lt;= iRawData;
<a name="61"><q-n>     61  </q-n></a>        d2RawData     &lt;= d1RawData;
<a name="62"><q-n>     62  </q-n></a>        oTpData.pEof  &lt;= d2RawData.pEof;
<a name="63"><q-n>     63  </q-n></a>        oTpData.pSof  &lt;= d2RawData.pSof;
<a name="64"><q-n>     64  </q-n></a>        oTpData.cord  &lt;= d2RawData.cord;
<a name="65"><q-n>     65  </q-n></a>        wChx1Valid    &lt;= wChx0Valid;
<a name="66"><q-n>     66  </q-n></a>        wChx2Valid    &lt;= wChx1Valid;
<a name="67"><q-n>     67  </q-n></a>        wChx3Valid    &lt;= wChx2Valid;
<a name="68"><q-n>     68  </q-n></a>    <q-w>end</q-w> <q-w>if</q-w>;
<a name="69"><q-n>     69  </q-n></a><q-w>end</q-w> <q-w>process</q-w> pipValidChP;
<a name="70"><q-n>     70  </q-n></a>
<a name="71"><q-n>     71  </q-n></a>tap1ReadOutP: <q-w>process</q-w>(aclk) <q-w>begin</q-w>
<a name="72"><q-n>     72  </q-n></a>    <q-w>if</q-w> (rising_edge(aclk) ) <q-w>then</q-w>
<a name="73"><q-n>     73  </q-n></a>        <q-w>if</q-w>(wChx0Valid(ch0) = hi <q-w>or</q-w> wChx1Valid(ch0) = hi <q-w>or</q-w> wChx2Valid(ch0) = hi <q-w>or</q-w> wChx3Valid(ch0) = hi) <q-w>then</q-w>
<a name="74"><q-n>     74  </q-n></a>            oTpData.taps.tp1 &lt;= tap1_data;
<a name="75"><q-n>     75  </q-n></a>            oTpData.taps.tp2 &lt;= tap2_data;
<a name="76"><q-n>     76  </q-n></a>            oTpData.taps.tp3 &lt;= tap3_data;
<a name="77"><q-n>     77  </q-n></a>        <q-w>elsif</q-w>(wChx0Valid(ch1) = hi <q-w>or</q-w> wChx1Valid(ch1) = hi <q-w>or</q-w> wChx2Valid(ch1) = hi <q-w>or</q-w> wChx3Valid(ch1) = hi) <q-w>then</q-w>
<a name="78"><q-n>     78  </q-n></a>            oTpData.taps.tp1 &lt;= tap2_data;
<a name="79"><q-n>     79  </q-n></a>            oTpData.taps.tp2 &lt;= tap3_data;
<a name="80"><q-n>     80  </q-n></a>            oTpData.taps.tp3 &lt;= tap0_data;
<a name="81"><q-n>     81  </q-n></a>        <q-w>elsif</q-w>(wChx0Valid(ch2) = hi <q-w>or</q-w> wChx1Valid(ch2) = hi <q-w>or</q-w> wChx2Valid(ch2) = hi <q-w>or</q-w> wChx3Valid(ch2) = hi) <q-w>then</q-w>
<a name="82"><q-n>     82  </q-n></a>            oTpData.taps.tp1 &lt;= tap3_data;
<a name="83"><q-n>     83  </q-n></a>            oTpData.taps.tp2 &lt;= tap0_data;
<a name="84"><q-n>     84  </q-n></a>            oTpData.taps.tp3 &lt;= tap1_data;
<a name="85"><q-n>     85  </q-n></a>        <q-w>elsif</q-w>(wChx0Valid(ch3) = hi <q-w>or</q-w> wChx1Valid(ch3) = hi <q-w>or</q-w> wChx2Valid(ch3) = hi <q-w>or</q-w> wChx3Valid(ch3) = hi) <q-w>then</q-w>
<a name="86"><q-n>     86  </q-n></a>            oTpData.taps.tp1 &lt;= tap0_data; 
<a name="87"><q-n>     87  </q-n></a>            oTpData.taps.tp2 &lt;= tap1_data; 
<a name="88"><q-n>     88  </q-n></a>            oTpData.taps.tp3 &lt;= tap2_data;		
<a name="89"><q-n>     89  </q-n></a>        <q-w>else</q-w>
<a name="90"><q-n>     90  </q-n></a>            oTpData.taps.tp1 &lt;= (<q-w>others</q-w> =&gt; lo);
<a name="91"><q-n>     91  </q-n></a>            oTpData.taps.tp2 &lt;= (<q-w>others</q-w> =&gt; lo);
<a name="92"><q-n>     92  </q-n></a>            oTpData.taps.tp3 &lt;= (<q-w>others</q-w> =&gt; lo);
<a name="93"><q-n>     93  </q-n></a>        <q-w>end</q-w> <q-w>if</q-w>;
<a name="94"><q-n>     94  </q-n></a>    <q-w>end</q-w> <q-w>if</q-w>;
<a name="95"><q-n>     95  </q-n></a><q-w>end</q-w> <q-w>process</q-w> tap1ReadOutP;
<a name="96"><q-n>     96  </q-n></a>lineD0Inst: tap_buffer
<a name="97"><q-n>     97  </q-n></a><q-w>generic</q-w> <q-w>map</q-w>(
<a name="98"><q-n>     98  </q-n></a>    img_width    =&gt; img_width,
<a name="99"><q-n>     99  </q-n></a>    dataWidth    =&gt; dataWidth,
<a name="100"><q-n>     100  </q-n></a>    addrWidth    =&gt; addrWidth)
<a name="101"><q-n>     101  </q-n></a><q-w>port</q-w> <q-w>map</q-w>(
<a name="102"><q-n>     102  </q-n></a>    write_clk =&gt; aclk, 
<a name="103"><q-n>     103  </q-n></a>    write_enb =&gt; wChx0Valid(ch0),
<a name="104"><q-n>     104  </q-n></a>    w_address =&gt; iRawData.cord.x(addrWidth -1 <q-w>downto</q-w> 0),
<a name="105"><q-n>     105  </q-n></a>    idata     =&gt; iRawData.data,
<a name="106"><q-n>     106  </q-n></a>    read_clk  =&gt; aclk, 
<a name="107"><q-n>     107  </q-n></a>    r_address =&gt; iRawData.cord.x(addrWidth -1 <q-w>downto</q-w> 0),
<a name="108"><q-n>     108  </q-n></a>    odata     =&gt; tap0_data);
<a name="109"><q-n>     109  </q-n></a>lineD1Inst: tap_buffer
<a name="110"><q-n>     110  </q-n></a><q-w>generic</q-w> <q-w>map</q-w>(
<a name="111"><q-n>     111  </q-n></a>    img_width    =&gt; img_width,
<a name="112"><q-n>     112  </q-n></a>    dataWidth    =&gt; dataWidth,
<a name="113"><q-n>     113  </q-n></a>    addrWidth    =&gt; addrWidth)
<a name="114"><q-n>     114  </q-n></a><q-w>port</q-w> <q-w>map</q-w>(
<a name="115"><q-n>     115  </q-n></a>    write_clk =&gt; aclk, 
<a name="116"><q-n>     116  </q-n></a>    write_enb =&gt; wChx0Valid(ch1),
<a name="117"><q-n>     117  </q-n></a>    w_address =&gt; iRawData.cord.x(addrWidth -1 <q-w>downto</q-w> 0),
<a name="118"><q-n>     118  </q-n></a>    idata     =&gt; iRawData.data,
<a name="119"><q-n>     119  </q-n></a>    read_clk  =&gt; aclk, 
<a name="120"><q-n>     120  </q-n></a>    r_address =&gt; iRawData.cord.x(addrWidth -1 <q-w>downto</q-w> 0),
<a name="121"><q-n>     121  </q-n></a>    odata     =&gt; tap1_data);    
<a name="122"><q-n>     122  </q-n></a>lineD2Inst: tap_buffer
<a name="123"><q-n>     123  </q-n></a><q-w>generic</q-w> <q-w>map</q-w>(
<a name="124"><q-n>     124  </q-n></a>    img_width    =&gt; img_width,
<a name="125"><q-n>     125  </q-n></a>    dataWidth    =&gt; dataWidth,
<a name="126"><q-n>     126  </q-n></a>    addrWidth    =&gt; addrWidth)
<a name="127"><q-n>     127  </q-n></a><q-w>port</q-w> <q-w>map</q-w>(
<a name="128"><q-n>     128  </q-n></a>    write_clk  =&gt; aclk, 
<a name="129"><q-n>     129  </q-n></a>    write_enb  =&gt; wChx0Valid(ch2),
<a name="130"><q-n>     130  </q-n></a>    w_address  =&gt; iRawData.cord.x(addrWidth -1 <q-w>downto</q-w> 0),
<a name="131"><q-n>     131  </q-n></a>    idata      =&gt; iRawData.data,
<a name="132"><q-n>     132  </q-n></a>    read_clk   =&gt; aclk, 
<a name="133"><q-n>     133  </q-n></a>    r_address  =&gt; iRawData.cord.x(addrWidth -1 <q-w>downto</q-w> 0),
<a name="134"><q-n>     134  </q-n></a>    odata      =&gt; tap2_data);
<a name="135"><q-n>     135  </q-n></a>lineD3Inst: tap_buffer
<a name="136"><q-n>     136  </q-n></a><q-w>generic</q-w> <q-w>map</q-w>(
<a name="137"><q-n>     137  </q-n></a>    img_width    =&gt; img_width,
<a name="138"><q-n>     138  </q-n></a>    dataWidth    =&gt; dataWidth,
<a name="139"><q-n>     139  </q-n></a>    addrWidth    =&gt; addrWidth)
<a name="140"><q-n>     140  </q-n></a><q-w>port</q-w> <q-w>map</q-w>(
<a name="141"><q-n>     141  </q-n></a>    write_clk  =&gt; aclk,
<a name="142"><q-n>     142  </q-n></a>    write_enb  =&gt; wChx0Valid(ch3),
<a name="143"><q-n>     143  </q-n></a>    w_address  =&gt; iRawData.cord.x(addrWidth -1 <q-w>downto</q-w> 0),
<a name="144"><q-n>     144  </q-n></a>    idata      =&gt; iRawData.data,
<a name="145"><q-n>     145  </q-n></a>    read_clk   =&gt; aclk, 
<a name="146"><q-n>     146  </q-n></a>    r_address  =&gt; iRawData.cord.x(addrWidth -1 <q-w>downto</q-w> 0),
<a name="147"><q-n>     147  </q-n></a>    odata      =&gt; tap3_data);
<a name="148"><q-n>     148  </q-n></a><q-w>end</q-w> <q-w>architecture</q-w>;</pre>
</tt>

  
</body>
</html>
