[{"DBLP title": "Impact of intercluster communication mechanisms on ILP in clustered VLIW architectures.", "DBLP authors": ["Anup Gangwar", "M. Balakrishnan", "Anshul Kumar"], "year": 2007, "MAG papers": [{"PaperId": 2091306634, "PaperTitle": "impact of intercluster communication mechanisms on ilp in clustered vliw architectures", "Year": 2007, "CitationCount": 50, "EstimatedCitation": 79, "Affiliations": ["indian institute of technology delhi", "freescale semiconductor", "indian institute of technology delhi"]}], "source": "ES"}, {"DBLP title": "System-level performance/power analysis for platform-based design of multimedia applications.", "DBLP authors": ["Nicholas H. Zamora", "Xiaoping Hu", "Radu Marculescu"], "year": 2007, "MAG papers": [{"PaperId": 2072589363, "PaperTitle": "system level performance power analysis for platform based design of multimedia applications", "Year": 2007, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["carnegie mellon university", "carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Area reduction by deadspace utilization on interconnect optimized floorplan.", "DBLP authors": ["Chiu-Wing Sham", "Evangeline F. Y. Young"], "year": 2007, "MAG papers": [{"PaperId": 2075084427, "PaperTitle": "area reduction by deadspace utilization on interconnect optimized floorplan", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["the chinese university of hong kong", "hong kong polytechnic university"]}], "source": "ES"}, {"DBLP title": "Scan-BIST based on cluster analysis and the encoding of repeating sequences.", "DBLP authors": ["Lei Li", "Zhanglei Wang", "Krishnendu Chakrabarty"], "year": 2007, "MAG papers": [{"PaperId": 2147240545, "PaperTitle": "scan bist based on cluster analysis and the encoding of repeating sequences", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["duke university", null, "duke university"]}], "source": "ES"}, {"DBLP title": "Workload-ahead-driven online energy minimization techniques for battery-powered embedded systems with time-constraints.", "DBLP authors": ["Yuan Cai", "Marcus T. Schmitz", "Bashir M. Al-Hashimi", "Sudhakar M. Reddy"], "year": 2007, "MAG papers": [{"PaperId": 1991260874, "PaperTitle": "workload ahead driven online energy minimization techniques for battery powered embedded systems with time constraints", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["bosch", "university of southampton", "university of iowa", "university of iowa"]}], "source": "ES"}, {"DBLP title": "A hierarchical modeling framework for on-chip communication architectures of multiprocessing SoCs.", "DBLP authors": ["Xinping Zhu", "Sharad Malik"], "year": 2007, "MAG papers": [{"PaperId": 2023338883, "PaperTitle": "a hierarchical modeling framework for on chip communication architectures of multiprocessing socs", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["northeastern university", "princeton university"]}], "source": "ES"}, {"DBLP title": "Hierarchical partitioning of VLSI floorplans by staircases.", "DBLP authors": ["Subhashis Majumder", "Susmita Sur-Kolay", "Bhargab B. Bhattacharya", "Swarup Kumar Das"], "year": 2007, "MAG papers": [{"PaperId": 2013173842, "PaperTitle": "hierarchical partitioning of vlsi floorplans by staircases", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["indian statistical institute", "indian statistical institute", null, "international institute of information technology"]}], "source": "ES"}, {"DBLP title": "Instruction set synthesis with efficient instruction encoding for configurable processors.", "DBLP authors": ["Jong-eun Lee", "Kiyoung Choi", "Nikil D. Dutt"], "year": 2007, "MAG papers": [{"PaperId": 2052329921, "PaperTitle": "instruction set synthesis with efficient instruction encoding for configurable processors", "Year": 2007, "CitationCount": 55, "EstimatedCitation": 87, "Affiliations": ["university of california irvine", "seoul national university", "samsung"]}], "source": "ES"}, {"DBLP title": "Efficient simulation of critical synchronous dataflow graphs.", "DBLP authors": ["Chia-Jui Hsu", "Ming-Yung Ko", "Shuvra S. Bhattacharyya", "Suren Ramasubbu", "Jos\u00e9 Luis Pino"], "year": 2007, "MAG papers": [{"PaperId": 2036943761, "PaperTitle": "efficient simulation of critical synchronous dataflow graphs", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of maryland college park", "university of maryland college park", "university of maryland college park", "agilent technologies", "agilent technologies"]}], "source": "ES"}, {"DBLP title": "A framework for heterogeneous specification and design of electronic embedded systems in SystemC.", "DBLP authors": ["Fernando Herrera", "Eugenio Villar"], "year": 2007, "MAG papers": [{"PaperId": 1985142635, "PaperTitle": "a framework for heterogeneous specification and design of electronic embedded systems in systemc", "Year": 2007, "CitationCount": 54, "EstimatedCitation": 70, "Affiliations": ["university of cantabria", "university of cantabria"]}], "source": "ES"}, {"DBLP title": "On-chip communication architecture exploration: A quantitative evaluation of point-to-point, bus, and network-on-chip approaches.", "DBLP authors": ["Hyung Gyu Lee", "Naehyuck Chang", "\u00dcmit Y. Ogras", "Radu Marculescu"], "year": 2007, "MAG papers": [{"PaperId": 1963638851, "PaperTitle": "on chip communication architecture exploration a quantitative evaluation of point to point bus and network on chip approaches", "Year": 2007, "CitationCount": 182, "EstimatedCitation": 275, "Affiliations": ["seoul national university", "carnegie mellon university", "carnegie mellon university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "PeaCE: A hardware-software codesign environment for multimedia embedded systems.", "DBLP authors": ["Soonhoi Ha", "Sungchan Kim", "Choonseung Lee", "Youngmin Yi", "Seongnam Kwon", "Young-Pyo Joo"], "year": 2007, "MAG papers": [{"PaperId": 2077224773, "PaperTitle": "peace a hardware software codesign environment for multimedia embedded systems", "Year": 2007, "CitationCount": 84, "EstimatedCitation": 142, "Affiliations": ["seoul national university", "seoul national university", "seoul national university", "seoul national university", "seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "HW-SW emulation framework for temperature-aware design in MPSoCs.", "DBLP authors": ["David Atienza", "Pablo Garc\u00eda Del Valle", "Giacomo Paci", "Francesco Poletti", "Luca Benini", "Giovanni De Micheli", "Jose Manuel Mendias", "Rom\u00e1n Hermida"], "year": 2007, "MAG papers": [{"PaperId": 2130770024, "PaperTitle": "hw sw emulation framework for temperature aware design in mpsocs", "Year": 2007, "CitationCount": 39, "EstimatedCitation": 55, "Affiliations": ["university of bologna", "complutense university of madrid", "complutense university of madrid", "university of bologna", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "university of bologna"]}], "source": "ES"}, {"DBLP title": "Efficient power modeling and software thermal sensing for runtime temperature monitoring.", "DBLP authors": ["Wei Wu", "Lingling Jin", "Jun Yang", "Pu Liu", "Sheldon X.-D. Tan"], "year": 2007, "MAG papers": [{"PaperId": 2133804388, "PaperTitle": "efficient power modeling and software thermal sensing for runtime temperature monitoring", "Year": 2007, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["nvidia", "university of california riverside", "university of pittsburgh", "university of california riverside", "university of california riverside"]}], "source": "ES"}, {"DBLP title": "Efficient and scalable compiler-directed energy optimization for realtime applications.", "DBLP authors": ["Po-Kuan Huang", "Soheil Ghiasi"], "year": 2007, "MAG papers": [{"PaperId": 2099259997, "PaperTitle": "efficient and scalable compiler directed energy optimization for realtime applications", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of california davis", "university of california davis"]}, {"PaperId": 2036067783, "PaperTitle": "efficient and scalable compiler directed energy optimization for realtime applications", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["university of california davis", "university of california davis"]}], "source": "ES"}, {"DBLP title": "Circuit-simulated obstacle-aware Steiner routing.", "DBLP authors": ["Yiyu Shi", "Paul Mesa", "Hao Yu", "Lei He"], "year": 2007, "MAG papers": [{"PaperId": 1994369701, "PaperTitle": "circuit simulated obstacle aware steiner routing", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of california los angeles", "university of california los angeles", "university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Probabilistic system-on-a-chip architectures.", "DBLP authors": ["Lakshmi N. Chakrapani", "Pinar Korkmaz", "Bilge E. S. Akgul", "Krishna V. Palem"], "year": 2007, "MAG papers": [{"PaperId": 2030020312, "PaperTitle": "probabilistic system on a chip architectures", "Year": 2007, "CitationCount": 52, "EstimatedCitation": 82, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "A functionality-directed clustering technique for low-power MTCMOS design - computation of simultaneously discharging current.", "DBLP authors": ["Ang-Chih Hsieh", "Tzu-Teng Lin", "Tsuang-Wei Chang", "TingTing Hwang"], "year": 2007, "MAG papers": [{"PaperId": 1969841268, "PaperTitle": "a functionality directed clustering technique for low power mtcmos design computation of simultaneously discharging current", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["national tsing hua university", "national tsing hua university", "national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "A verification system for transient response of analog circuits.", "DBLP authors": ["Tathagato Rai Dastidar", "P. P. Chakrabarti"], "year": 2007, "MAG papers": [{"PaperId": 1964164497, "PaperTitle": "a verification system for transient response of analog circuits", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["indian institute of technology kharagpur", null]}], "source": "ES"}, {"DBLP title": "Postplacement rewiring by exhaustive search for functional symmetries.", "DBLP authors": ["Kai-Hui Chang", "Igor L. Markov", "Valeria Bertacco"], "year": 2007, "MAG papers": [{"PaperId": 2088032122, "PaperTitle": "postplacement rewiring by exhaustive search for functional symmetries", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "EWD: A metamodeling driven customizable multi-MoC system modeling framework.", "DBLP authors": ["Deepak Mathaikutty", "Hiren D. Patel", "Sandeep K. Shukla", "Axel Jantsch"], "year": 2007, "MAG papers": [{"PaperId": 2010547624, "PaperTitle": "ewd a metamodeling driven customizable multi moc system modeling framework", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["virginia tech", "virginia tech", "royal institute of technology", "virginia tech"]}], "source": "ES"}, {"DBLP title": "Binary synthesis.", "DBLP authors": ["Greg Stitt", "Frank Vahid"], "year": 2007, "MAG papers": [{"PaperId": 2293916051, "PaperTitle": "binary synthesis", "Year": 2007, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["university of california riverside", "university of california riverside"]}], "source": "ES"}, {"DBLP title": "Speedups in embedded systems with a high-performance coprocessor datapath.", "DBLP authors": ["Michalis D. Galanis", "Gregory Dimitroulakos", "Spyros Tragoudas", "Costas E. Goutis"], "year": 2007, "MAG papers": [{"PaperId": 2011126872, "PaperTitle": "speedups in embedded systems with a high performance coprocessor datapath", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of patras", "southern illinois university carbondale", "university of patras", "university of patras"]}], "source": "ES"}, {"DBLP title": "Event propagation for accurate circuit delay calculation using SAT.", "DBLP authors": ["Suchismita Roy", "P. P. Chakrabarti", "Pallab Dasgupta"], "year": 2007, "MAG papers": [{"PaperId": 2032642924, "PaperTitle": "event propagation for accurate circuit delay calculation using sat", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["indian institute of technology kharagpur", "indian institute of technology kharagpur", "indian institute of technology kharagpur"]}], "source": "ES"}, {"DBLP title": "Disjunctive image computation for software verification.", "DBLP authors": ["Chao Wang", "Zijiang Yang", "Franjo Ivancic", "Aarti Gupta"], "year": 2007, "MAG papers": [{"PaperId": 2046315901, "PaperTitle": "disjunctive image computation for software verification", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["western michigan university", "princeton university", "princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "Transition-overhead-aware voltage scheduling for fixed-priority real-time systems.", "DBLP authors": ["Bren Mochocki", "Xiaobo Sharon Hu", "Gang Quan"], "year": 2007, "MAG papers": [{"PaperId": 1997682930, "PaperTitle": "transition overhead aware voltage scheduling for fixed priority real time systems", "Year": 2007, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": ["university of south carolina", "university of notre dame", "university of notre dame"]}], "source": "ES"}, {"DBLP title": "Prediction of leakage power under process uncertainties.", "DBLP authors": ["Hongliang Chang", "Sachin S. Sapatnekar"], "year": 2007, "MAG papers": [{"PaperId": 1994620586, "PaperTitle": "prediction of leakage power under process uncertainties", "Year": 2007, "CitationCount": 37, "EstimatedCitation": 57, "Affiliations": ["cadence design systems", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "A model-based extensible framework for efficient application design using FPGA.", "DBLP authors": ["Sumit Mohanty", "Viktor K. Prasanna"], "year": 2007, "MAG papers": [{"PaperId": 2151468157, "PaperTitle": "a model based extensible framework for efficient application design using fpga", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "A predictive decode filter cache for reducing power consumption in embedded processors.", "DBLP authors": ["Weiyu Tang", "Arun Kejariwal", "Alexander V. Veidenbaum", "Alexandru Nicolau"], "year": 2007, "MAG papers": [{"PaperId": 2064898124, "PaperTitle": "a predictive decode filter cache for reducing power consumption in embedded processors", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of california irvine", "university of california irvine", "university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "DRDU: A data reuse analysis technique for efficient scratch-pad memory management.", "DBLP authors": ["Ilya Issenin", "Erik Brockmeyer", "Miguel Miranda", "Nikil D. Dutt"], "year": 2007, "MAG papers": [{"PaperId": 2059843741, "PaperTitle": "drdu a data reuse analysis technique for efficient scratch pad memory management", "Year": 2007, "CitationCount": 45, "EstimatedCitation": 69, "Affiliations": ["katholieke universiteit leuven", "katholieke universiteit leuven", "university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "Low test application time resource binding for behavioral synthesis.", "DBLP authors": ["Mohammad Hosseinabady", "Pejman Lotfi-Kamran", "Zainalabedin Navabi"], "year": 2007, "MAG papers": [{"PaperId": 1979538201, "PaperTitle": "low test application time resource binding for behavioral synthesis", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of tehran", "university of tehran", "university of tehran"]}], "source": "ES"}, {"DBLP title": "A critical-path-aware partial gating approach for test power reduction.", "DBLP authors": ["Mohammed ElShoukry", "Mohammad Tehranipoor", "C. P. Ravikumar"], "year": 2007, "MAG papers": [{"PaperId": 2123380246, "PaperTitle": "a critical path aware partial gating approach for test power reduction", "Year": 2007, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["texas instruments", "university of maryland baltimore county", "university of connecticut"]}], "source": "ES"}, {"DBLP title": "Forming N-detection test sets without test generation.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2007, "MAG papers": [{"PaperId": 1993241318, "PaperTitle": "forming n detection test sets without test generation", "Year": 2007, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": ["university of iowa", "purdue university"]}], "source": "ES"}, {"DBLP title": "The exact channel density and compound design for generic universal switch blocks.", "DBLP authors": ["Hongbing Fan", "Jiping Liu", "Yu-Liang Wu", "Chak-Chung Cheung"], "year": 2007, "MAG papers": [{"PaperId": 1972041243, "PaperTitle": "the exact channel density and compound design for generic universal switch blocks", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["the chinese university of hong kong", "imperial college london", "wilfrid laurier university", "university of lethbridge"]}], "source": "ES"}, {"DBLP title": "Temporal floorplanning using the three-dimensional transitive closure subGraph.", "DBLP authors": ["Ping-Hung Yuh", "Chia-Lin Yang", "Yao-Wen Chang"], "year": 2007, "MAG papers": [{"PaperId": 2030767815, "PaperTitle": "temporal floorplanning using the three dimensional transitive closure subgraph", "Year": 2007, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["national taiwan university", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Idle energy minimization by mode sequence optimization.", "DBLP authors": ["Jinfeng Liu", "Pai H. Chou"], "year": 2007, "MAG papers": [{"PaperId": 2163690241, "PaperTitle": "idle energy minimization by mode sequence optimization", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of california irvine", "synopsys"]}], "source": "ES"}, {"DBLP title": "Ultra-fast and efficient algorithm for energy optimization by gradient-based stochastic voltage and task scheduling.", "DBLP authors": ["Bita Gorjiara", "Nader Bagherzadeh", "Pai H. Chou"], "year": 2007, "MAG papers": [{"PaperId": 2027183973, "PaperTitle": "ultra fast and efficient algorithm for energy optimization by gradient based stochastic voltage and task scheduling", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["university of california irvine", "university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "A practical dynamic single assignment transformation.", "DBLP authors": ["Peter Vanbroekhoven", "Gerda Janssens", "Maurice Bruynooghe", "Francky Catthoor"], "year": 2007, "MAG papers": [{"PaperId": 2040863504, "PaperTitle": "a practical dynamic single assignment transformation", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["katholieke universiteit leuven", "katholieke universiteit leuven", null, "katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "Methodology for operation shuffling and L0 cluster generation for low energy heterogeneous VLIW processors.", "DBLP authors": ["Yuki Kobayashi", "Murali Jayapala", "Praveen Raghavan", "Francky Catthoor", "Masaharu Imai"], "year": 2007, "MAG papers": [{"PaperId": 1979965005, "PaperTitle": "methodology for operation shuffling and l0 cluster generation for low energy heterogeneous vliw processors", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "osaka university", "osaka university"]}], "source": "ES"}, {"DBLP title": "Techniques for the synthesis of reversible Toffoli networks.", "DBLP authors": ["Dmitri Maslov", "Gerhard W. Dueck", "D. Michael Miller"], "year": 2007, "MAG papers": [{"PaperId": 2116385615, "PaperTitle": "techniques for the synthesis of reversible toffoli networks", "Year": 2007, "CitationCount": 134, "EstimatedCitation": 200, "Affiliations": ["university of new brunswick", "university of victoria", "university of waterloo"]}], "source": "ES"}, {"DBLP title": "MPSoC memory optimization using program transformation.", "DBLP authors": ["Youcef Bouchebaba", "Bruno Girodias", "Gabriela Nicolescu", "El Mostapha Aboulhamid", "Bruno Lavigueur", "Pierre G. Paulin"], "year": 2007, "MAG papers": [{"PaperId": 1965979241, "PaperTitle": "mpsoc memory optimization using program transformation", "Year": 2007, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["stmicroelectronics", "ecole polytechnique de montreal", "universite de montreal", "stmicroelectronics", "ecole polytechnique de montreal", "ecole polytechnique de montreal"]}], "source": "ES"}, {"DBLP title": "Functional verification of task partitioning for multiprocessor embedded systems.", "DBLP authors": ["Dipankar Das", "P. P. Chakrabarti", "Rajeev Kumar"], "year": 2007, "MAG papers": [{"PaperId": 1984778404, "PaperTitle": "functional verification of task partitioning for multiprocessor embedded systems", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["indian institute of technology kharagpur", "indian institute of technology kharagpur", "indian institute of technology kharagpur"]}], "source": "ES"}, {"DBLP title": "Clock skew scheduling with race conditions considered.", "DBLP authors": ["Shih-Hsu Huang", "Yow-Tyng Nieh"], "year": 2007, "MAG papers": [{"PaperId": 2037994569, "PaperTitle": "clock skew scheduling with race conditions considered", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["chung yuan christian university", "chung yuan christian university"]}], "source": "ES"}, {"DBLP title": "Exploring time/resource trade-offs by solving dual scheduling problems with the ant colony optimization.", "DBLP authors": ["Gang Wang", "Wenrui Gong", "Brian DeRenzi", "Ryan Kastner"], "year": 2007, "MAG papers": [{"PaperId": 2130291762, "PaperTitle": "exploring time resource trade offs by solving dual scheduling problems with the ant colony optimization", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["university of california santa barbara", "university of california santa barbara", "university of washington", "mentor graphics"]}], "source": "ES"}, {"DBLP title": "Low-Power and testable circuit synthesis using Shannon decomposition.", "DBLP authors": ["Swaroop Ghosh", "Swarup Bhunia", "Kaushik Roy"], "year": 2007, "MAG papers": [{"PaperId": 2116623634, "PaperTitle": "low power and testable circuit synthesis using shannon decomposition", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "ILP and heuristic techniques for system-level design on network processor architectures.", "DBLP authors": ["Christopher Ostler", "Karam S. Chatha", "Vijay Ramamurthi", "Krishnan Srinivasan"], "year": 2007, "MAG papers": [{"PaperId": 2076071620, "PaperTitle": "ilp and heuristic techniques for system level design on network processor architectures", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": [null, "arizona state university", "arizona state university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "Optimization of polynomial datapaths using finite ring algebra.", "DBLP authors": ["Sivaram Gopalakrishnan", "Priyank Kalla"], "year": 2007, "MAG papers": [{"PaperId": 1989423571, "PaperTitle": "optimization of polynomial datapaths using finite ring algebra", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of utah", "university of utah"]}], "source": "ES"}, {"DBLP title": "Incremental hierarchical memory size estimation for steering of loop transformations.", "DBLP authors": ["Qubo Hu", "Per Gunnar Kjeldsberg", "Arnout Vandecappelle", "Martin Palkovic", "Francky Catthoor"], "year": 2007, "MAG papers": [{"PaperId": 2002918753, "PaperTitle": "incremental hierarchical memory size estimation for steering of loop transformations", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["norwegian university of science and technology", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "norwegian university of science and technology"]}], "source": "ES"}, {"DBLP title": "Compilation for compact power-gating controls.", "DBLP authors": ["Yi-Ping You", "Chung-Wen Huang", "Jenq Kuen Lee"], "year": 2007, "MAG papers": [{"PaperId": 2138843457, "PaperTitle": "compilation for compact power gating controls", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["national tsing hua university", "national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "A note on \"a mapping algorithm for computer-assisted exploration in the design of embedded systems\".", "DBLP authors": ["Gang Chen", "Xiaoyu Song", "Feng Liu", "QingPing Tan", "Fei He"], "year": 2007, "MAG papers": [{"PaperId": 1997956687, "PaperTitle": "a note on a mapping algorithm for computer assisted exploration in the design of embedded systems", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, "portland state university", "portland state university", null, "tsinghua university"]}], "source": "ES"}]