Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date             : Tue May 27 11:18:15 2025
| Host             : Heigke running 64-bit Ubuntu 22.04.5 LTS
| Command          : report_power -file ddr3_decay_test_top_power_routed.rpt -pb ddr3_decay_test_top_power_summary_routed.pb -rpx ddr3_decay_test_top_power_routed.rpx
| Design           : ddr3_decay_test_top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.400        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.297        |
| Device Static (W)        | 0.103        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.2         |
| Junction Temperature (C) | 26.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.011 |        8 |       --- |             --- |
| Slice Logic    |     0.001 |      449 |       --- |             --- |
|   LUT as Logic |     0.001 |      265 |     63400 |            0.42 |
|   Register     |    <0.001 |      143 |    126800 |            0.11 |
|   CARRY4       |    <0.001 |        9 |     15850 |            0.06 |
|   Others       |     0.000 |        8 |       --- |             --- |
| Signals        |     0.002 |      516 |       --- |             --- |
| MMCM           |     0.099 |        1 |         6 |           16.67 |
| I/O            |     0.183 |       56 |       210 |           26.67 |
| Static Power   |     0.103 |          |           |                 |
| Total          |     0.400 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.043 |       0.028 |      0.016 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.138 |       0.120 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.005 |       0.001 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.042 |       0.038 |      0.004 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------+-----------------------------------------+-----------------+
| Clock                    | Domain                                  | Constraint (ns) |
+--------------------------+-----------------------------------------+-----------------+
| clk_idelay_ref_clk_wiz_0 | u_clk_wiz/inst/clk_idelay_ref_clk_wiz_0 |             5.0 |
| clk_phy_ddr90_clk_wiz_0  | u_clk_wiz/inst/clk_phy_ddr90_clk_wiz_0  |             2.5 |
| clk_phy_ddr_clk_wiz_0    | u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0    |             2.5 |
| clk_phy_sys_clk_wiz_0    | u_clk_wiz/inst/clk_phy_sys_clk_wiz_0    |             5.0 |
| clkfbout_clk_wiz_0       | u_clk_wiz/inst/clkfbout_clk_wiz_0       |            10.0 |
| sys_clk_pin              | clk100mhz_i                             |            10.0 |
+--------------------------+-----------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------+-----------+
| Name                | Power (W) |
+---------------------+-----------+
| ddr3_decay_test_top |     0.297 |
|   u_clk_wiz         |     0.101 |
|     inst            |     0.101 |
|   u_ddr3_phy_inst   |     0.136 |
|     u_pad_ck        |     0.011 |
|     u_pad_dq0       |     0.002 |
|     u_pad_dq1       |     0.002 |
|     u_pad_dq10      |     0.002 |
|     u_pad_dq11      |     0.002 |
|     u_pad_dq12      |     0.002 |
|     u_pad_dq13      |     0.002 |
|     u_pad_dq14      |     0.002 |
|     u_pad_dq15      |     0.002 |
|     u_pad_dq2       |     0.002 |
|     u_pad_dq3       |     0.002 |
|     u_pad_dq4       |     0.002 |
|     u_pad_dq5       |     0.002 |
|     u_pad_dq6       |     0.002 |
|     u_pad_dq7       |     0.002 |
|     u_pad_dq8       |     0.002 |
|     u_pad_dq9       |     0.002 |
|     u_pad_dqs0      |     0.002 |
|     u_pad_dqs1      |     0.002 |
|   u_uart_tx_inst    |     0.002 |
+---------------------+-----------+


