PPA Report for decoder_parity.v (Module: decoder_parity)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 6
FF Count: 14
IO Count: 16
Cell Count: 57

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 770.42 MHz
Reg-to-Reg Critical Path Delay: 1.150 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
