# Module sqrt8_PC
# Generated by PICCOLO on Sunday 26 November 2017 at 17:05:04
# Defined line 70 from file "/home/theotime/Documents/projects/blifutils/test/sqrt8.piccolo"
#
# INTERFACE:
#  Inputs:  go<1>
#  Outputs: done<1>, state<2>
#
# NETLIST ANALYSIS:
#
#  Number of components: ......................... 6
#  Number of primitives: ......................... 0
#  Maximum primitive input bit width: ............ 0
#  Average primitive input bit width: ............ 0
#
#  Number of inputs: ............................. 1
#  Number of outputs: ............................ 2
#  Number of input bits: ......................... 1
#  Number of output bits: ........................ 3
#
#  Number of nets: ............................... 6
#  Maximum number of fanout per net: ............. 3
#  Average number of fanout per net: ........... 1.7
#
#  Number of instanciated modules: ............... 3
#    Module           Instances
#    sqrt8_PC_done .......... 1
#    sqrt8_PC_state ......... 1
#    sqrt8_PC_counter ....... 1

.model sqrt8_PC
.inputs _clk_
.inputs go[0]
.outputs done[0]
.outputs state[1] state[0]
.search sqrt8_PC_done.blif
.search sqrt8_PC_state.blif
.search sqrt8_PC_counter.blif
.subckt sqrt8_PC_done state[0]=state[0] state[1]=state[1] done[0]=done[0] _clk_=_clk_
.subckt sqrt8_PC_state go[0]=go[0] counter[0]=n0 counter[1]=n1 state[0]=state[0] state[1]=state[1] _clk_=_clk_
.subckt sqrt8_PC_counter state[0]=state[0] state[1]=state[1] counter[0]=n0 counter[1]=n1 _clk_=_clk_
.end

