;redcode
;assert 1
	SPL 0, <402
	CMP -7, <-420
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	SUB #72, @200
	MOV @181, 103
	ADD 30, 9
	JMZ 1, @2
	JMZ 1, @2
	SLT -16, <-20
	DJN -1, @-20
	JMZ @100, -104
	DJN -1, @-20
	SLT #-1, <-27
	MOV @121, 103
	JMN 261, 664
	SUB @121, 103
	SUB @121, 103
	SUB @727, 500
	SUB 200, 100
	CMP @3, 632
	MOV #72, @200
	MOV 0, <-220
	ADD 270, 1
	MOV #0, 900
	SUB @120, 6
	SUB @120, 6
	SLT 0, @42
	MOV 12, @10
	SLT 0, @42
	ADD 261, 60
	JMN 3, 20
	JMN 3, 20
	MOV @120, 6
	ADD <3, 20
	SUB @121, 103
	SUB @120, 6
	SPL 0, <402
	SPL 0, <402
	ADD 261, 60
	ADD 261, 60
	ADD 261, 60
	SUB -0, 690
	CMP -7, <-420
	ADD 261, 60
	MOV -16, <-20
	SPL 0, <402
	MOV @126, @106
	SUB @1, 2
	SLT 0, <-20
	MOV -16, <-20
	MOV -16, <-25
