-- Copyright (C) 2019  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- Quartus Prime generated Memory Initialization File (.mif)

WIDTH=32;
DEPTH=32;

ADDRESS_RADIX=UNS;
DATA_RADIX=BIN;

CONTENT BEGIN
00:  00000000000000000000000000000001;
01:  00000000000000001000000000010001;
02:  00000000000000000000000000100001;
03:  00000000000000000000000000110001;
04:  00000000000000000000000001000001;
05:  00000000000000000000000001010001;
06:  00000000000000000000000001100001;
07:  00000000000000000000000001110001;
08:  00000000000000101000110010000010;
09:  00000000000000000000000000000000;
10:  00000000000000000000001001100011;
11:  00000000000000000000001001100011;
12:  00000000000000100001111100000100;
13:  00000000000000000000000000000000;
14:  00000000000000000000101101110101;
15:  00000000000000000000100111010101;
16:  00000000000000000010000110110110;
17:  00000000000000000010001001000110;
18:  00000000000000010000000000000111;
19:  00000000000000000000000000000000;
20:  00000000000000000001010100000101;
21:  00000000000000101010000000000111;
22:  00000000000000000000000000000000;
	23  :   0;
	24  :   0;
	25  :   0;
	26  :   0;
	27  :   0;
	28  :   0;
	29  :   0;
	30  :   0;
	31  :   0;
END;
