verilog xil_defaultlib --include "../../../../MB_Validation.srcs/sources_1/bd/vi_sys/ipshared/4903" --include "../../../../MB_Validation.srcs/sources_1/bd/vi_sys/ipshared/ec67/hdl" \
"../../../bd/vi_sys/ip/vi_sys_microblaze_0_xlconcat_0/sim/vi_sys_microblaze_0_xlconcat_0.v" \
"../../../bd/vi_sys/ip/vi_sys_clk_wiz_1_0/vi_sys_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/vi_sys/ip/vi_sys_clk_wiz_1_0/vi_sys_clk_wiz_1_0.v" \
"../../../bd/vi_sys/ip/vi_sys_xbar_0/sim/vi_sys_xbar_0.v" \
"../../../bd/vi_sys/ip/vi_sys_lmb_bram_0/sim/vi_sys_lmb_bram_0.v" \
"../../../bd/vi_sys/ip/vi_sys_blk_mem_gen_0_0/sim/vi_sys_blk_mem_gen_0_0.v" \
"../../../bd/vi_sys/ip/vi_sys_IPU_0_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../bd/vi_sys/ipshared/10e4/sim/axi_m_mem.v" \
"../../../bd/vi_sys/ipshared/10e4/sim/rgb444_diff.v" \
"../../../bd/vi_sys/ipshared/10e4/sim/IPU_top.v" \
"../../../bd/vi_sys/ip/vi_sys_IPU_0_0/sim/vi_sys_IPU_0_0.v" \
"../../../bd/vi_sys/ip/vi_sys_xbar_1/sim/vi_sys_xbar_1.v" \
"../../../bd/vi_sys/sim/vi_sys.v" \

verilog xil_defaultlib "glbl.v"

nosort
