{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570175413361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570175413365 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 04 03:50:13 2019 " "Processing started: Fri Oct 04 03:50:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570175413365 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570175413365 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570175413365 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570175413944 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570175413944 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 alu.v(5) " "Verilog HDL Declaration information at alu.v(5): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570175422251 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 alu.v(5) " "Verilog HDL Declaration information at alu.v(5): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570175422251 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 alu.v(5) " "Verilog HDL Declaration information at alu.v(5): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570175422251 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.v 11 11 " "Using design file alu.v, which is not specified as a design file for the current project, but contains definitions for 11 design units and 11 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570175422251 ""} { "Info" "ISGN_ENTITY_NAME" "2 FA " "Found entity 2: FA" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570175422251 ""} { "Info" "ISGN_ENTITY_NAME" "3 ripple_carry_adder " "Found entity 3: ripple_carry_adder" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570175422251 ""} { "Info" "ISGN_ENTITY_NAME" "4 EQ1seg0 " "Found entity 4: EQ1seg0" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570175422251 ""} { "Info" "ISGN_ENTITY_NAME" "5 EQ2seg1 " "Found entity 5: EQ2seg1" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570175422251 ""} { "Info" "ISGN_ENTITY_NAME" "6 EQ3seg2 " "Found entity 6: EQ3seg2" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570175422251 ""} { "Info" "ISGN_ENTITY_NAME" "7 EQ4seg3 " "Found entity 7: EQ4seg3" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570175422251 ""} { "Info" "ISGN_ENTITY_NAME" "8 EQ5seg4 " "Found entity 8: EQ5seg4" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570175422251 ""} { "Info" "ISGN_ENTITY_NAME" "9 EQ6seg5 " "Found entity 9: EQ6seg5" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570175422251 ""} { "Info" "ISGN_ENTITY_NAME" "10 EQ7seg6 " "Found entity 10: EQ7seg6" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570175422251 ""} { "Info" "ISGN_ENTITY_NAME" "11 bitsToHex " "Found entity 11: bitsToHex" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570175422251 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1570175422251 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu.v(32) " "Verilog HDL Instantiation warning at alu.v(32): instance has no name" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1570175422251 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570175422251 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "f2wire alu.v(17) " "Verilog HDL warning at alu.v(17): object f2wire used but never assigned" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 17 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1570175422251 "|ALU"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "f3wire alu.v(17) " "Verilog HDL warning at alu.v(17): object f3wire used but never assigned" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 17 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1570175422251 "|ALU"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "f4wire alu.v(17) " "Verilog HDL warning at alu.v(17): object f4wire used but never assigned" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 17 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1570175422251 "|ALU"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "f5wire alu.v(17) " "Verilog HDL warning at alu.v(17): object f5wire used but never assigned" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 17 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1570175422251 "|ALU"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "f6wire alu.v(17) " "Verilog HDL warning at alu.v(17): object f6wire used but never assigned" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 17 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1570175422251 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 alu.v(22) " "Verilog HDL assignment warning at alu.v(22): truncated value with size 8 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570175422266 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 alu.v(23) " "Verilog HDL assignment warning at alu.v(23): truncated value with size 8 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570175422266 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 alu.v(24) " "Verilog HDL assignment warning at alu.v(24): truncated value with size 8 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570175422266 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 alu.v(25) " "Verilog HDL assignment warning at alu.v(25): truncated value with size 8 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570175422266 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 alu.v(26) " "Verilog HDL assignment warning at alu.v(26): truncated value with size 8 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570175422266 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 alu.v(27) " "Verilog HDL assignment warning at alu.v(27): truncated value with size 8 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570175422266 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 alu.v(28) " "Verilog HDL assignment warning at alu.v(28): truncated value with size 4 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570175422266 "|ALU"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "f2wire\[0\] 0 alu.v(17) " "Net \"f2wire\[0\]\" at alu.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1570175422266 "|ALU"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "f3wire\[0\] 0 alu.v(17) " "Net \"f3wire\[0\]\" at alu.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1570175422266 "|ALU"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "f4wire\[0\] 0 alu.v(17) " "Net \"f4wire\[0\]\" at alu.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1570175422266 "|ALU"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "f5wire\[0\] 0 alu.v(17) " "Net \"f5wire\[0\]\" at alu.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1570175422266 "|ALU"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "f6wire\[0\] 0 alu.v(17) " "Net \"f6wire\[0\]\" at alu.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1570175422266 "|ALU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR alu.v(4) " "Output port \"LEDR\" at alu.v(4) has no driver" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570175422266 "|ALU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 alu.v(5) " "Output port \"HEX6\" at alu.v(5) has no driver" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570175422266 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitsToHex bitsToHex:hex0 " "Elaborating entity \"bitsToHex\" for hierarchy \"bitsToHex:hex0\"" {  } { { "alu.v" "hex0" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570175422282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EQ1seg0 bitsToHex:hex0\|EQ1seg0:eq1 " "Elaborating entity \"EQ1seg0\" for hierarchy \"bitsToHex:hex0\|EQ1seg0:eq1\"" {  } { { "alu.v" "eq1" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570175422282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EQ2seg1 bitsToHex:hex0\|EQ2seg1:eq2 " "Elaborating entity \"EQ2seg1\" for hierarchy \"bitsToHex:hex0\|EQ2seg1:eq2\"" {  } { { "alu.v" "eq2" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570175422297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EQ3seg2 bitsToHex:hex0\|EQ3seg2:eq3 " "Elaborating entity \"EQ3seg2\" for hierarchy \"bitsToHex:hex0\|EQ3seg2:eq3\"" {  } { { "alu.v" "eq3" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570175422313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EQ4seg3 bitsToHex:hex0\|EQ4seg3:eq4 " "Elaborating entity \"EQ4seg3\" for hierarchy \"bitsToHex:hex0\|EQ4seg3:eq4\"" {  } { { "alu.v" "eq4" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570175422329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EQ5seg4 bitsToHex:hex0\|EQ5seg4:eq5 " "Elaborating entity \"EQ5seg4\" for hierarchy \"bitsToHex:hex0\|EQ5seg4:eq5\"" {  } { { "alu.v" "eq5" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570175422329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EQ6seg5 bitsToHex:hex0\|EQ6seg5:eq6 " "Elaborating entity \"EQ6seg5\" for hierarchy \"bitsToHex:hex0\|EQ6seg5:eq6\"" {  } { { "alu.v" "eq6" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570175422344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EQ7seg6 bitsToHex:hex0\|EQ7seg6:eq7 " "Elaborating entity \"EQ7seg6\" for hierarchy \"bitsToHex:hex0\|EQ7seg6:eq7\"" {  } { { "alu.v" "eq7" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570175422344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry_adder ripple_carry_adder:comb_5 " "Elaborating entity \"ripple_carry_adder\" for hierarchy \"ripple_carry_adder:comb_5\"" {  } { { "alu.v" "comb_5" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570175422376 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "bitsOUT\[8..4\] alu.v(52) " "Output port \"bitsOUT\[8..4\]\" at alu.v(52) has no driver" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570175422376 "|ALU|ripple_carry_adder:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA ripple_carry_adder:comb_5\|FA:FA0 " "Elaborating entity \"FA\" for hierarchy \"ripple_carry_adder:comb_5\|FA:FA0\"" {  } { { "alu.v" "FA0" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570175422391 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1570175422782 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570175422813 "|ALU|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570175422813 "|ALU|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570175422813 "|ALU|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570175422813 "|ALU|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570175422813 "|ALU|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570175422813 "|ALU|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570175422813 "|ALU|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570175422813 "|ALU|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570175422813 "|ALU|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570175422813 "|ALU|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570175422813 "|ALU|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570175422813 "|ALU|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570175422813 "|ALU|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570175422813 "|ALU|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570175422813 "|ALU|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570175422813 "|ALU|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570175422813 "|ALU|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570175422813 "|ALU|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570175422813 "|ALU|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570175422813 "|ALU|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570175422813 "|ALU|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570175422813 "|ALU|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570175422813 "|ALU|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570175422813 "|ALU|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570175422813 "|ALU|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570175422813 "|ALU|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570175422813 "|ALU|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570175422813 "|ALU|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570175422813 "|ALU|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570175422813 "|ALU|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570175422813 "|ALU|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570175422813 "|ALU|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570175422813 "|ALU|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570175422813 "|ALU|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570175422813 "|ALU|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570175422813 "|ALU|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570175422813 "|ALU|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570175422813 "|ALU|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570175422813 "|ALU|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570175422813 "|ALU|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570175422813 "|ALU|HEX6[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1570175422813 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570175422876 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/output_files/ALU.map.smsg " "Generated suppressed messages file C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/output_files/ALU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570175423032 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570175423157 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570175423157 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570175423204 "|ALU|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570175423204 "|ALU|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "alu.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab3/lab3_part3/alu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570175423204 "|ALU|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1570175423204 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "88 " "Implemented 88 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570175423204 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570175423204 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570175423204 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570175423204 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "746 " "Peak virtual memory: 746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570175423235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 04 03:50:23 2019 " "Processing ended: Fri Oct 04 03:50:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570175423235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570175423235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570175423235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570175423235 ""}
