<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lcd_mr_henthi_dem_len_xuong_dich_tsp_pst.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lcd_mr_henthi_dem_len_xuong_dich_tsp_pst.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lcd_mr_henthi_dem_len_xuong_dich_tsp_pst.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1544327185" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1544327185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544327185" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="50266649064525925" xil_pn:start_ts="1544327185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544327185" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8809704656710364571" xil_pn:start_ts="1544327185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544327185" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1544327185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544327185" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="92189759542543587" xil_pn:start_ts="1544327185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544327185" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297145852409" xil_pn:start_ts="1544327185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544327185" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7259970163916649297" xil_pn:start_ts="1544327185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544327204" xil_pn:in_ck="7433349485599957483" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-6637178650295630984" xil_pn:start_ts="1544327185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.lso"/>
      <outfile xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.ngc"/>
      <outfile xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.ngr"/>
      <outfile xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.prj"/>
      <outfile xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.stx"/>
      <outfile xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.syr"/>
      <outfile xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.xst"/>
      <outfile xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST_vhdl.prj"/>
      <outfile xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1544327204" xil_pn:in_ck="4764064933875420618" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8562083909820345586" xil_pn:start_ts="1544327204">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544327211" xil_pn:in_ck="-2969917189091890298" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1814802275697165112" xil_pn:start_ts="1544327204">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.bld"/>
      <outfile xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.ngd"/>
      <outfile xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1544327218" xil_pn:in_ck="-2969917189091890297" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="5880003210255087717" xil_pn:start_ts="1544327211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.pcf"/>
      <outfile xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST_map.map"/>
      <outfile xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST_map.mrp"/>
      <outfile xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST_map.ncd"/>
      <outfile xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST_map.ngm"/>
      <outfile xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST_map.xrpt"/>
      <outfile xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST_summary.xml"/>
      <outfile xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1544327245" xil_pn:in_ck="5023422628979222048" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1544327218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.ncd"/>
      <outfile xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.pad"/>
      <outfile xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.par"/>
      <outfile xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.ptwx"/>
      <outfile xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.unroutes"/>
      <outfile xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.xpi"/>
      <outfile xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST_pad.csv"/>
      <outfile xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST_pad.txt"/>
      <outfile xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1544327258" xil_pn:in_ck="-1449948969229208007" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1544327245">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lcd_mr_henthi_dem_len_xuong_dich_tsp_pst.bgn"/>
      <outfile xil_pn:name="lcd_mr_henthi_dem_len_xuong_dich_tsp_pst.bit"/>
      <outfile xil_pn:name="lcd_mr_henthi_dem_len_xuong_dich_tsp_pst.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1544146332" xil_pn:in_ck="3014031401976153091" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="1890673188639090495" xil_pn:start_ts="1544146332">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1544155741" xil_pn:in_ck="3014031401976153091" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1544155739">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1544327261" xil_pn:in_ck="3014031401976153091" xil_pn:name="TRAN_genImpactFile" xil_pn:prop_ck="7121392639749839438" xil_pn:start_ts="1544327259">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544327245" xil_pn:in_ck="-2969917189091890429" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1544327241">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.twr"/>
      <outfile xil_pn:name="LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
