ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccjp8PsT.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"uart.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
  16              		.align	1
  17              		.global	MX_USART2_UART_Init
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	MX_USART2_UART_Init:
  25              	.LFB37:
  26              		.file 1 "Core/Src/uart.c"
   1:Core/Src/uart.c **** /*************************************************************************
   2:Core/Src/uart.c **** 	> File Name: uart.c
   3:Core/Src/uart.c **** 	> Author: ma6174
   4:Core/Src/uart.c **** 	> Mail: ma6174@163.com 
   5:Core/Src/uart.c **** 	> Created Time: Wed May  6 20:35:38 2020
   6:Core/Src/uart.c ****  ************************************************************************/
   7:Core/Src/uart.c **** 
   8:Core/Src/uart.c **** #include<stdio.h>
   9:Core/Src/uart.c **** #include "uart.h"
  10:Core/Src/uart.c **** #include "stm32l0xx_hal_uart.h"
  11:Core/Src/uart.c **** #include "fifo.h"
  12:Core/Src/uart.c **** 
  13:Core/Src/uart.c **** 
  14:Core/Src/uart.c **** UART_HandleTypeDef testUartHandle;
  15:Core/Src/uart.c **** extern fifo_typedef rxfifo;
  16:Core/Src/uart.c **** 
  17:Core/Src/uart.c **** void MX_USART2_UART_Init(void)
  18:Core/Src/uart.c **** {
  27              		.loc 1 18 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 10B5     		push	{r4, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 4, -8
  35              		.cfi_offset 14, -4
  19:Core/Src/uart.c **** 
  20:Core/Src/uart.c ****   /* USER CODE BEGIN USART2_Init 0 */
  21:Core/Src/uart.c **** 
  22:Core/Src/uart.c ****   // Enable UART clock
  23:Core/Src/uart.c ****   __HAL_RCC_USART2_CLK_ENABLE();
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccjp8PsT.s 			page 2


  36              		.loc 1 23 3 view .LVU1
  37 0002 184A     		ldr	r2, .L4
  38 0004 916B     		ldr	r1, [r2, #56]
  39 0006 8023     		movs	r3, #128
  40 0008 9B02     		lsls	r3, r3, #10
  41 000a 0B43     		orrs	r3, r1
  42 000c 9363     		str	r3, [r2, #56]
  24:Core/Src/uart.c **** 
  25:Core/Src/uart.c ****   /* USER CODE END USART2_Init 0 */
  26:Core/Src/uart.c **** 
  27:Core/Src/uart.c ****   /* USER CODE BEGIN USART2_Init 1 */
  28:Core/Src/uart.c **** 
  29:Core/Src/uart.c ****   /* USER CODE END USART2_Init 1 */
  30:Core/Src/uart.c ****   testUartHandle.Instance = USART2;
  43              		.loc 1 30 3 view .LVU2
  44              		.loc 1 30 27 is_stmt 0 view .LVU3
  45 000e 1648     		ldr	r0, .L4+4
  46 0010 164B     		ldr	r3, .L4+8
  47 0012 0360     		str	r3, [r0]
  31:Core/Src/uart.c ****   testUartHandle.Init.BaudRate = 115200;
  48              		.loc 1 31 3 is_stmt 1 view .LVU4
  49              		.loc 1 31 32 is_stmt 0 view .LVU5
  50 0014 E123     		movs	r3, #225
  51 0016 5B02     		lsls	r3, r3, #9
  52 0018 4360     		str	r3, [r0, #4]
  32:Core/Src/uart.c ****   testUartHandle.Init.WordLength = UART_WORDLENGTH_8B;
  53              		.loc 1 32 3 is_stmt 1 view .LVU6
  54              		.loc 1 32 34 is_stmt 0 view .LVU7
  55 001a 0023     		movs	r3, #0
  56 001c 8360     		str	r3, [r0, #8]
  33:Core/Src/uart.c ****   testUartHandle.Init.StopBits = UART_STOPBITS_1;
  57              		.loc 1 33 3 is_stmt 1 view .LVU8
  58              		.loc 1 33 32 is_stmt 0 view .LVU9
  59 001e C360     		str	r3, [r0, #12]
  34:Core/Src/uart.c ****   testUartHandle.Init.Parity = UART_PARITY_NONE;
  60              		.loc 1 34 3 is_stmt 1 view .LVU10
  61              		.loc 1 34 30 is_stmt 0 view .LVU11
  62 0020 0361     		str	r3, [r0, #16]
  35:Core/Src/uart.c ****   testUartHandle.Init.Mode = UART_MODE_TX_RX;
  63              		.loc 1 35 3 is_stmt 1 view .LVU12
  64              		.loc 1 35 28 is_stmt 0 view .LVU13
  65 0022 0C22     		movs	r2, #12
  66 0024 4261     		str	r2, [r0, #20]
  36:Core/Src/uart.c ****   testUartHandle.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  67              		.loc 1 36 3 is_stmt 1 view .LVU14
  68              		.loc 1 36 33 is_stmt 0 view .LVU15
  69 0026 8361     		str	r3, [r0, #24]
  37:Core/Src/uart.c ****   testUartHandle.Init.OverSampling = UART_OVERSAMPLING_16;
  70              		.loc 1 37 3 is_stmt 1 view .LVU16
  71              		.loc 1 37 36 is_stmt 0 view .LVU17
  72 0028 C361     		str	r3, [r0, #28]
  38:Core/Src/uart.c ****   testUartHandle.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  73              		.loc 1 38 3 is_stmt 1 view .LVU18
  74              		.loc 1 38 38 is_stmt 0 view .LVU19
  75 002a 0362     		str	r3, [r0, #32]
  39:Core/Src/uart.c ****   testUartHandle.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
  76              		.loc 1 39 3 is_stmt 1 view .LVU20
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccjp8PsT.s 			page 3


  77              		.loc 1 39 46 is_stmt 0 view .LVU21
  78 002c 4362     		str	r3, [r0, #36]
  40:Core/Src/uart.c ****   if (HAL_UART_Init(&testUartHandle) != HAL_OK)
  79              		.loc 1 40 3 is_stmt 1 view .LVU22
  80              		.loc 1 40 7 is_stmt 0 view .LVU23
  81 002e FFF7FEFF 		bl	HAL_UART_Init
  82              	.LVL0:
  83              		.loc 1 40 6 view .LVU24
  84 0032 0028     		cmp	r0, #0
  85 0034 12D1     		bne	.L3
  86              	.L2:
  41:Core/Src/uart.c ****   {
  42:Core/Src/uart.c ****     Error_Handler();
  43:Core/Src/uart.c ****   }
  44:Core/Src/uart.c ****   /* USER CODE BEGIN USART2_Init 2 */
  45:Core/Src/uart.c ****   testUartHandle.Instance->ICR=0xffffffff;
  87              		.loc 1 45 3 is_stmt 1 view .LVU25
  88              		.loc 1 45 17 is_stmt 0 view .LVU26
  89 0036 0C4B     		ldr	r3, .L4+4
  90 0038 1A68     		ldr	r2, [r3]
  91              		.loc 1 45 31 view .LVU27
  92 003a 0121     		movs	r1, #1
  93 003c 4942     		rsbs	r1, r1, #0
  94 003e 1162     		str	r1, [r2, #32]
  46:Core/Src/uart.c ****   testUartHandle.Instance->CR1=0x0000002d; // Enable RXNE interrupt, enable TE/RE/UE
  95              		.loc 1 46 3 is_stmt 1 view .LVU28
  96              		.loc 1 46 31 is_stmt 0 view .LVU29
  97 0040 2E31     		adds	r1, r1, #46
  98 0042 1160     		str	r1, [r2]
  47:Core/Src/uart.c ****   testUartHandle.Instance->RQR=0x18; // Flush RX and TX data registers
  99              		.loc 1 47 3 is_stmt 1 view .LVU30
 100              		.loc 1 47 17 is_stmt 0 view .LVU31
 101 0044 1B68     		ldr	r3, [r3]
 102              		.loc 1 47 31 view .LVU32
 103 0046 1822     		movs	r2, #24
 104 0048 9A61     		str	r2, [r3, #24]
  48:Core/Src/uart.c **** 
  49:Core/Src/uart.c **** 
  50:Core/Src/uart.c ****   // Enable UART interrupt
  51:Core/Src/uart.c ****   HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 105              		.loc 1 51 3 is_stmt 1 view .LVU33
 106 004a 0022     		movs	r2, #0
 107 004c 2B39     		subs	r1, r1, #43
 108 004e 1C20     		movs	r0, #28
 109 0050 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 110              	.LVL1:
  52:Core/Src/uart.c ****   HAL_NVIC_EnableIRQ(USART2_IRQn);
 111              		.loc 1 52 3 view .LVU34
 112 0054 1C20     		movs	r0, #28
 113 0056 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 114              	.LVL2:
  53:Core/Src/uart.c **** 
  54:Core/Src/uart.c ****   /* USER CODE END USART2_Init 2 */
  55:Core/Src/uart.c **** 
  56:Core/Src/uart.c **** }
 115              		.loc 1 56 1 is_stmt 0 view .LVU35
 116              		@ sp needed
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccjp8PsT.s 			page 4


 117 005a 10BD     		pop	{r4, pc}
 118              	.L3:
  42:Core/Src/uart.c ****   }
 119              		.loc 1 42 5 is_stmt 1 view .LVU36
 120 005c FFF7FEFF 		bl	Error_Handler
 121              	.LVL3:
 122 0060 E9E7     		b	.L2
 123              	.L5:
 124 0062 C046     		.align	2
 125              	.L4:
 126 0064 00100240 		.word	1073876992
 127 0068 00000000 		.word	testUartHandle
 128 006c 00440040 		.word	1073759232
 129              		.cfi_endproc
 130              	.LFE37:
 132              		.section	.text.USART2_IRQHandler,"ax",%progbits
 133              		.align	1
 134              		.global	USART2_IRQHandler
 135              		.syntax unified
 136              		.code	16
 137              		.thumb_func
 138              		.fpu softvfp
 140              	USART2_IRQHandler:
 141              	.LFB38:
  57:Core/Src/uart.c **** 
  58:Core/Src/uart.c **** void USART2_IRQHandler(void)
  59:Core/Src/uart.c **** {
 142              		.loc 1 59 1 view -0
 143              		.cfi_startproc
 144              		@ args = 0, pretend = 0, frame = 8
 145              		@ frame_needed = 0, uses_anonymous_args = 0
 146 0000 00B5     		push	{lr}
 147              	.LCFI1:
 148              		.cfi_def_cfa_offset 4
 149              		.cfi_offset 14, -4
 150 0002 83B0     		sub	sp, sp, #12
 151              	.LCFI2:
 152              		.cfi_def_cfa_offset 16
  60:Core/Src/uart.c ****   /* USER CODE BEGIN USART2_IRQn 0 */
  61:Core/Src/uart.c ****   // As the processing time is much faster in comparison to the uart baudrate
  62:Core/Src/uart.c ****   // The UART interrupt request is usually completed before the next interrupt
  63:Core/Src/uart.c **** 
  64:Core/Src/uart.c ****   uint32_t volatile isrflags   = READ_REG(testUartHandle.Instance->ISR);
 153              		.loc 1 64 3 view .LVU38
 154              		.loc 1 64 34 is_stmt 0 view .LVU39
 155 0004 094B     		ldr	r3, .L9
 156 0006 1B68     		ldr	r3, [r3]
 157 0008 DA69     		ldr	r2, [r3, #28]
 158              		.loc 1 64 21 view .LVU40
 159 000a 0192     		str	r2, [sp, #4]
  65:Core/Src/uart.c **** //  uint32_t cr1its     = READ_REG(testUartHandle.Instance->CR1);
  66:Core/Src/uart.c **** //  uint32_t cr3its     = READ_REG(testUartHandle.Instance->CR3);
  67:Core/Src/uart.c ****   uint8_t data = 0;
 160              		.loc 1 67 3 is_stmt 1 view .LVU41
 161              	.LVL4:
  68:Core/Src/uart.c **** 
  69:Core/Src/uart.c ****   /* USER CODE END USART2_IRQn 0 */
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccjp8PsT.s 			page 5


  70:Core/Src/uart.c ****  /*HAL_UART_IRQHandler(&testUartHandle);*/
  71:Core/Src/uart.c ****   /* USER CODE BEGIN USART2_IRQn 1 */
  72:Core/Src/uart.c **** /* UART in mode Receiver ---------------------------------------------------*/
  73:Core/Src/uart.c ****     if((isrflags & USART_ISR_RXNE) != 0U)
 162              		.loc 1 73 5 view .LVU42
 163              		.loc 1 73 18 is_stmt 0 view .LVU43
 164 000c 019A     		ldr	r2, [sp, #4]
 165              		.loc 1 73 7 view .LVU44
 166 000e 9206     		lsls	r2, r2, #26
 167 0010 05D4     		bmi	.L8
 168              	.LVL5:
 169              	.L7:
  74:Core/Src/uart.c ****     {
  75:Core/Src/uart.c ****       data = testUartHandle.Instance->RDR; //RXNE is clear when RDR is read to a buffer
  76:Core/Src/uart.c ****       fifoWrite(&rxfifo,data);
  77:Core/Src/uart.c **** //      testUartHandle.Instance->TDR = data;
  78:Core/Src/uart.c **** //      return;
  79:Core/Src/uart.c ****     }
  80:Core/Src/uart.c ****     testUartHandle.Instance->ISR = 0;
 170              		.loc 1 80 5 is_stmt 1 view .LVU45
 171              		.loc 1 80 19 is_stmt 0 view .LVU46
 172 0012 064B     		ldr	r3, .L9
 173 0014 1B68     		ldr	r3, [r3]
 174              		.loc 1 80 34 view .LVU47
 175 0016 0022     		movs	r2, #0
 176 0018 DA61     		str	r2, [r3, #28]
  81:Core/Src/uart.c ****   /* USER CODE END USART2_IRQn 1 */
  82:Core/Src/uart.c **** }...
 177              		.loc 1 82 1 view .LVU48
 178 001a 03B0     		add	sp, sp, #12
 179              		@ sp needed
 180 001c 00BD     		pop	{pc}
 181              	.LVL6:
 182              	.L8:
  75:Core/Src/uart.c ****       data = testUartHandle.Instance->RDR; //RXNE is clear when RDR is read to a buffer
 183              		.loc 1 75 7 is_stmt 1 view .LVU49
  75:Core/Src/uart.c ****       data = testUartHandle.Instance->RDR; //RXNE is clear when RDR is read to a buffer
 184              		.loc 1 75 37 is_stmt 0 view .LVU50
 185 001e 596A     		ldr	r1, [r3, #36]
  75:Core/Src/uart.c ****       data = testUartHandle.Instance->RDR; //RXNE is clear when RDR is read to a buffer
 186              		.loc 1 75 12 view .LVU51
 187 0020 C9B2     		uxtb	r1, r1
 188              	.LVL7:
  76:Core/Src/uart.c ****       fifoWrite(&rxfifo,data);
 189              		.loc 1 76 7 is_stmt 1 view .LVU52
 190 0022 0348     		ldr	r0, .L9+4
 191 0024 FFF7FEFF 		bl	fifoWrite
 192              	.LVL8:
  76:Core/Src/uart.c ****       fifoWrite(&rxfifo,data);
 193              		.loc 1 76 7 is_stmt 0 view .LVU53
 194 0028 F3E7     		b	.L7
 195              	.L10:
 196 002a C046     		.align	2
 197              	.L9:
 198 002c 00000000 		.word	testUartHandle
 199 0030 00000000 		.word	rxfifo
 200              		.cfi_endproc
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccjp8PsT.s 			page 6


 201              	.LFE38:
 203              		.comm	testUartHandle,128,4
 204              		.comm	ADDR,4,4
 205              		.text
 206              	.Letext0:
 207              		.file 2 "/Users/yanli/arm/arm-none-eabi/include/machine/_default_types.h"
 208              		.file 3 "/Users/yanli/arm/arm-none-eabi/include/sys/lock.h"
 209              		.file 4 "/Users/yanli/arm/arm-none-eabi/include/sys/_types.h"
 210              		.file 5 "/Users/yanli/arm/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 211              		.file 6 "/Users/yanli/arm/arm-none-eabi/include/sys/reent.h"
 212              		.file 7 "/Users/yanli/arm/arm-none-eabi/include/sys/_stdint.h"
 213              		.file 8 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/system_stm32l0xx.h"
 214              		.file 9 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l073xx.h"
 215              		.file 10 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_def.h"
 216              		.file 11 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_dma.h"
 217              		.file 12 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_tim.h"
 218              		.file 13 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_uart.h"
 219              		.file 14 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal.h"
 220              		.file 15 "Core/Inc/fifo.h"
 221              		.file 16 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_cortex.h"
 222              		.file 17 "Core/Inc/main.h"
ARM GAS  /var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccjp8PsT.s 			page 7


DEFINED SYMBOLS
                            *ABS*:0000000000000000 uart.c
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccjp8PsT.s:16     .text.MX_USART2_UART_Init:0000000000000000 $t
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccjp8PsT.s:24     .text.MX_USART2_UART_Init:0000000000000000 MX_USART2_UART_Init
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccjp8PsT.s:126    .text.MX_USART2_UART_Init:0000000000000064 $d
                            *COM*:0000000000000080 testUartHandle
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccjp8PsT.s:133    .text.USART2_IRQHandler:0000000000000000 $t
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccjp8PsT.s:140    .text.USART2_IRQHandler:0000000000000000 USART2_IRQHandler
/var/folders/1q/c92fndb943774rkwjp6mf3kh0000gn/T//ccjp8PsT.s:198    .text.USART2_IRQHandler:000000000000002c $d
                            *COM*:0000000000000004 ADDR

UNDEFINED SYMBOLS
HAL_UART_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
Error_Handler
fifoWrite
rxfifo
