// Seed: 417402586
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    input tri0 id_2,
    output wor id_3,
    input tri0 id_4,
    input uwire id_5,
    input tri1 id_6,
    input supply0 id_7,
    output wand id_8,
    input tri id_9,
    output tri0 id_10,
    output wire id_11,
    output supply0 id_12,
    input uwire id_13,
    input wand id_14,
    input supply0 id_15,
    output tri1 id_16,
    input tri id_17,
    output wire id_18,
    input wand id_19,
    output supply0 id_20,
    input supply1 id_21,
    input uwire id_22,
    input wand id_23,
    input wor id_24,
    output logic id_25,
    input tri0 id_26,
    output wand id_27,
    input wire id_28,
    inout uwire id_29,
    input uwire id_30,
    output supply0 id_31,
    input wire id_32,
    input tri0 id_33,
    output wand id_34,
    input wand id_35,
    output tri0 id_36,
    input tri0 id_37,
    input supply1 id_38
    , id_48,
    output tri0 id_39,
    input wor id_40
    , id_49,
    input tri1 id_41,
    input supply1 id_42,
    input tri1 id_43,
    output uwire id_44,
    input supply1 id_45,
    output tri1 id_46
);
  always begin : LABEL_0
    id_25 <= id_1;
  end
  module_0 modCall_1 (
      id_48,
      id_48,
      id_49
  );
endmodule
