/*Device: MK24F25612
 Version: 1.6
 Description: MK24F25612 Freescale Microcontroller
*/


#include "../chip/chip.h"
#include "../inc/logic.h"


struct DATA ADC_REG_DATA[] = {
	{"OFFSET(DMA_MemMap, CR)", OFFSET(DMA_MemMap,CR), 0},
	{"OFFSET(DMA_MemMap, ES)", OFFSET(DMA_MemMap,ES), 4},
	{"OFFSET(DMA_MemMap, ERQ)", OFFSET(DMA_MemMap,ERQ), 12},
	{"OFFSET(DMA_MemMap, EEI)", OFFSET(DMA_MemMap,EEI), 20},
	{"OFFSET(DMA_MemMap, CEEI)", OFFSET(DMA_MemMap,CEEI), 24},
	{"OFFSET(DMA_MemMap, SEEI)", OFFSET(DMA_MemMap,SEEI), 25},
	{"OFFSET(DMA_MemMap, CERQ)", OFFSET(DMA_MemMap,CERQ), 26},
	{"OFFSET(DMA_MemMap, SERQ)", OFFSET(DMA_MemMap,SERQ), 27},
	{"OFFSET(DMA_MemMap, CDNE)", OFFSET(DMA_MemMap,CDNE), 28},
	{"OFFSET(DMA_MemMap, SSRT)", OFFSET(DMA_MemMap,SSRT), 29},
	{"OFFSET(DMA_MemMap, CERR)", OFFSET(DMA_MemMap,CERR), 30},
	{"OFFSET(DMA_MemMap, CINT)", OFFSET(DMA_MemMap,CINT), 31},
	{"OFFSET(DMA_MemMap, INT)", OFFSET(DMA_MemMap,INT), 36},
	{"OFFSET(DMA_MemMap, ERR)", OFFSET(DMA_MemMap,ERR), 44},
	{"OFFSET(DMA_MemMap, HRS)", OFFSET(DMA_MemMap,HRS), 52},
	{"OFFSET(DMA_MemMap, DCHPRI)", OFFSET(DMA_MemMap,DCHPRI[0]), 256},
	{"OFFSET(DMA_MemMap, TCD_SADDR)", OFFSET(DMA_MemMap,TCD_SADDR[0]), 4096},
	{"OFFSET(DMA_MemMap, TCD_SOFF)", OFFSET(DMA_MemMap,TCD_SOFF[0]), 4100},
	{"OFFSET(DMA_MemMap, TCD_ATTR)", OFFSET(DMA_MemMap,TCD_ATTR[0]), 4102},
	{"OFFSET(DMA_MemMap, TCD_NBYTES_MLOFFYES)", OFFSET(DMA_MemMap,TCD_NBYTES_MLOFFYES[0]), 4104},
	{"OFFSET(DMA_MemMap, TCD_NBYTES_MLOFFNO)", OFFSET(DMA_MemMap,TCD_NBYTES_MLOFFNO[0]), 4104},
	{"OFFSET(DMA_MemMap, TCD_NBYTES_MLNO)", OFFSET(DMA_MemMap,TCD_NBYTES_MLNO[0]), 4104},
	{"OFFSET(DMA_MemMap, TCD_SLAST)", OFFSET(DMA_MemMap,TCD_SLAST[0]), 4108},
	{"OFFSET(DMA_MemMap, TCD_DADDR)", OFFSET(DMA_MemMap,TCD_DADDR[0]), 4112},
	{"OFFSET(DMA_MemMap, TCD_DOFF)", OFFSET(DMA_MemMap,TCD_DOFF[0]), 4116},
	{"OFFSET(DMA_MemMap, TCD_CITER_ELINKYES)", OFFSET(DMA_MemMap,TCD_CITER_ELINKYES[0]), 4118},
	{"OFFSET(DMA_MemMap, TCD_BITER_ELINKYES)", OFFSET(DMA_MemMap,TCD_BITER_ELINKYES[0]), 4126},
	{"OFFSET(DMA_MemMap, TCD_CITER_ELINKNO)", OFFSET(DMA_MemMap,TCD_CITER_ELINKNO[0]), 4118},
	{"OFFSET(DMA_MemMap, TCD_DLASTSGA)", OFFSET(DMA_MemMap,TCD_DLASTSGA[0]), 4120},
	{"OFFSET(DMA_MemMap, TCD_CSR)", OFFSET(DMA_MemMap,TCD_CSR[0]), 4124},
	{"OFFSET(DMA_MemMap, TCD_BITER_ELINKNO)", OFFSET(DMA_MemMap,TCD_BITER_ELINKNO[0]), 4126},
	{"sizeof(DMA_MemMap)", sizeof(struct DMA_MemMap), 4608}
};

struct DATA ADC_BITFIELD_DATA[] = {
	{"DMA_CR_EDBG_MASK", DMA_CR_EDBG_MASK, MASK(1,1)},
	{"DMA_CR_EDBG_SHIFT", DMA_CR_EDBG_SHIFT, SHIFT(1)},
	{"DMA_CR_ERCA_MASK", DMA_CR_ERCA_MASK, MASK(2,1)},
	{"DMA_CR_ERCA_SHIFT", DMA_CR_ERCA_SHIFT, SHIFT(2)},
	{"DMA_CR_HOE_MASK", DMA_CR_HOE_MASK, MASK(4,1)},
	{"DMA_CR_HOE_SHIFT", DMA_CR_HOE_SHIFT, SHIFT(4)},
	{"DMA_CR_HALT_MASK", DMA_CR_HALT_MASK, MASK(5,1)},
	{"DMA_CR_HALT_SHIFT", DMA_CR_HALT_SHIFT, SHIFT(5)},
	{"DMA_CR_CLM_MASK", DMA_CR_CLM_MASK, MASK(6,1)},
	{"DMA_CR_CLM_SHIFT", DMA_CR_CLM_SHIFT, SHIFT(6)},
	{"DMA_CR_EMLM_MASK", DMA_CR_EMLM_MASK, MASK(7,1)},
	{"DMA_CR_EMLM_SHIFT", DMA_CR_EMLM_SHIFT, SHIFT(7)},
	{"DMA_CR_ECX_MASK", DMA_CR_ECX_MASK, MASK(16,1)},
	{"DMA_CR_ECX_SHIFT", DMA_CR_ECX_SHIFT, SHIFT(16)},
	{"DMA_CR_CX_MASK", DMA_CR_CX_MASK, MASK(17,1)},
	{"DMA_CR_CX_SHIFT", DMA_CR_CX_SHIFT, SHIFT(17)},
	{"DMA_ES_DBE_MASK", DMA_ES_DBE_MASK, MASK(0,1)},
	{"DMA_ES_DBE_SHIFT", DMA_ES_DBE_SHIFT, SHIFT(0)},
	{"DMA_ES_SBE_MASK", DMA_ES_SBE_MASK, MASK(1,1)},
	{"DMA_ES_SBE_SHIFT", DMA_ES_SBE_SHIFT, SHIFT(1)},
	{"DMA_ES_SGE_MASK", DMA_ES_SGE_MASK, MASK(2,1)},
	{"DMA_ES_SGE_SHIFT", DMA_ES_SGE_SHIFT, SHIFT(2)},
	{"DMA_ES_NCE_MASK", DMA_ES_NCE_MASK, MASK(3,1)},
	{"DMA_ES_NCE_SHIFT", DMA_ES_NCE_SHIFT, SHIFT(3)},
	{"DMA_ES_DOE_MASK", DMA_ES_DOE_MASK, MASK(4,1)},
	{"DMA_ES_DOE_SHIFT", DMA_ES_DOE_SHIFT, SHIFT(4)},
	{"DMA_ES_DAE_MASK", DMA_ES_DAE_MASK, MASK(5,1)},
	{"DMA_ES_DAE_SHIFT", DMA_ES_DAE_SHIFT, SHIFT(5)},
	{"DMA_ES_SOE_MASK", DMA_ES_SOE_MASK, MASK(6,1)},
	{"DMA_ES_SOE_SHIFT", DMA_ES_SOE_SHIFT, SHIFT(6)},
	{"DMA_ES_SAE_MASK", DMA_ES_SAE_MASK, MASK(7,1)},
	{"DMA_ES_SAE_SHIFT", DMA_ES_SAE_SHIFT, SHIFT(7)},
	{"DMA_ES_ERRCHN_MASK", DMA_ES_ERRCHN_MASK, MASK(8,4)},
	{"DMA_ES_ERRCHN_SHIFT", DMA_ES_ERRCHN_SHIFT, SHIFT(8)},
	{"DMA_ES_ERRCHN_VALUE", DMA_ES_ERRCHN(1), SHIFT_VALUE(8)},
	{"DMA_ES_CPE_MASK", DMA_ES_CPE_MASK, MASK(14,1)},
	{"DMA_ES_CPE_SHIFT", DMA_ES_CPE_SHIFT, SHIFT(14)},
	{"DMA_ES_ECX_MASK", DMA_ES_ECX_MASK, MASK(16,1)},
	{"DMA_ES_ECX_SHIFT", DMA_ES_ECX_SHIFT, SHIFT(16)},
	{"DMA_ES_VLD_MASK", DMA_ES_VLD_MASK, MASK(31,1)},
	{"DMA_ES_VLD_SHIFT", DMA_ES_VLD_SHIFT, SHIFT(31)},
	{"DMA_ERQ_ERQ0_MASK", DMA_ERQ_ERQ0_MASK, MASK(0,1)},
	{"DMA_ERQ_ERQ0_SHIFT", DMA_ERQ_ERQ0_SHIFT, SHIFT(0)},
	{"DMA_ERQ_ERQ1_MASK", DMA_ERQ_ERQ1_MASK, MASK(1,1)},
	{"DMA_ERQ_ERQ1_SHIFT", DMA_ERQ_ERQ1_SHIFT, SHIFT(1)},
	{"DMA_ERQ_ERQ2_MASK", DMA_ERQ_ERQ2_MASK, MASK(2,1)},
	{"DMA_ERQ_ERQ2_SHIFT", DMA_ERQ_ERQ2_SHIFT, SHIFT(2)},
	{"DMA_ERQ_ERQ3_MASK", DMA_ERQ_ERQ3_MASK, MASK(3,1)},
	{"DMA_ERQ_ERQ3_SHIFT", DMA_ERQ_ERQ3_SHIFT, SHIFT(3)},
	{"DMA_ERQ_ERQ4_MASK", DMA_ERQ_ERQ4_MASK, MASK(4,1)},
	{"DMA_ERQ_ERQ4_SHIFT", DMA_ERQ_ERQ4_SHIFT, SHIFT(4)},
	{"DMA_ERQ_ERQ5_MASK", DMA_ERQ_ERQ5_MASK, MASK(5,1)},
	{"DMA_ERQ_ERQ5_SHIFT", DMA_ERQ_ERQ5_SHIFT, SHIFT(5)},
	{"DMA_ERQ_ERQ6_MASK", DMA_ERQ_ERQ6_MASK, MASK(6,1)},
	{"DMA_ERQ_ERQ6_SHIFT", DMA_ERQ_ERQ6_SHIFT, SHIFT(6)},
	{"DMA_ERQ_ERQ7_MASK", DMA_ERQ_ERQ7_MASK, MASK(7,1)},
	{"DMA_ERQ_ERQ7_SHIFT", DMA_ERQ_ERQ7_SHIFT, SHIFT(7)},
	{"DMA_ERQ_ERQ8_MASK", DMA_ERQ_ERQ8_MASK, MASK(8,1)},
	{"DMA_ERQ_ERQ8_SHIFT", DMA_ERQ_ERQ8_SHIFT, SHIFT(8)},
	{"DMA_ERQ_ERQ9_MASK", DMA_ERQ_ERQ9_MASK, MASK(9,1)},
	{"DMA_ERQ_ERQ9_SHIFT", DMA_ERQ_ERQ9_SHIFT, SHIFT(9)},
	{"DMA_ERQ_ERQ10_MASK", DMA_ERQ_ERQ10_MASK, MASK(10,1)},
	{"DMA_ERQ_ERQ10_SHIFT", DMA_ERQ_ERQ10_SHIFT, SHIFT(10)},
	{"DMA_ERQ_ERQ11_MASK", DMA_ERQ_ERQ11_MASK, MASK(11,1)},
	{"DMA_ERQ_ERQ11_SHIFT", DMA_ERQ_ERQ11_SHIFT, SHIFT(11)},
	{"DMA_ERQ_ERQ12_MASK", DMA_ERQ_ERQ12_MASK, MASK(12,1)},
	{"DMA_ERQ_ERQ12_SHIFT", DMA_ERQ_ERQ12_SHIFT, SHIFT(12)},
	{"DMA_ERQ_ERQ13_MASK", DMA_ERQ_ERQ13_MASK, MASK(13,1)},
	{"DMA_ERQ_ERQ13_SHIFT", DMA_ERQ_ERQ13_SHIFT, SHIFT(13)},
	{"DMA_ERQ_ERQ14_MASK", DMA_ERQ_ERQ14_MASK, MASK(14,1)},
	{"DMA_ERQ_ERQ14_SHIFT", DMA_ERQ_ERQ14_SHIFT, SHIFT(14)},
	{"DMA_ERQ_ERQ15_MASK", DMA_ERQ_ERQ15_MASK, MASK(15,1)},
	{"DMA_ERQ_ERQ15_SHIFT", DMA_ERQ_ERQ15_SHIFT, SHIFT(15)},
	{"DMA_EEI_EEI0_MASK", DMA_EEI_EEI0_MASK, MASK(0,1)},
	{"DMA_EEI_EEI0_SHIFT", DMA_EEI_EEI0_SHIFT, SHIFT(0)},
	{"DMA_EEI_EEI1_MASK", DMA_EEI_EEI1_MASK, MASK(1,1)},
	{"DMA_EEI_EEI1_SHIFT", DMA_EEI_EEI1_SHIFT, SHIFT(1)},
	{"DMA_EEI_EEI2_MASK", DMA_EEI_EEI2_MASK, MASK(2,1)},
	{"DMA_EEI_EEI2_SHIFT", DMA_EEI_EEI2_SHIFT, SHIFT(2)},
	{"DMA_EEI_EEI3_MASK", DMA_EEI_EEI3_MASK, MASK(3,1)},
	{"DMA_EEI_EEI3_SHIFT", DMA_EEI_EEI3_SHIFT, SHIFT(3)},
	{"DMA_EEI_EEI4_MASK", DMA_EEI_EEI4_MASK, MASK(4,1)},
	{"DMA_EEI_EEI4_SHIFT", DMA_EEI_EEI4_SHIFT, SHIFT(4)},
	{"DMA_EEI_EEI5_MASK", DMA_EEI_EEI5_MASK, MASK(5,1)},
	{"DMA_EEI_EEI5_SHIFT", DMA_EEI_EEI5_SHIFT, SHIFT(5)},
	{"DMA_EEI_EEI6_MASK", DMA_EEI_EEI6_MASK, MASK(6,1)},
	{"DMA_EEI_EEI6_SHIFT", DMA_EEI_EEI6_SHIFT, SHIFT(6)},
	{"DMA_EEI_EEI7_MASK", DMA_EEI_EEI7_MASK, MASK(7,1)},
	{"DMA_EEI_EEI7_SHIFT", DMA_EEI_EEI7_SHIFT, SHIFT(7)},
	{"DMA_EEI_EEI8_MASK", DMA_EEI_EEI8_MASK, MASK(8,1)},
	{"DMA_EEI_EEI8_SHIFT", DMA_EEI_EEI8_SHIFT, SHIFT(8)},
	{"DMA_EEI_EEI9_MASK", DMA_EEI_EEI9_MASK, MASK(9,1)},
	{"DMA_EEI_EEI9_SHIFT", DMA_EEI_EEI9_SHIFT, SHIFT(9)},
	{"DMA_EEI_EEI10_MASK", DMA_EEI_EEI10_MASK, MASK(10,1)},
	{"DMA_EEI_EEI10_SHIFT", DMA_EEI_EEI10_SHIFT, SHIFT(10)},
	{"DMA_EEI_EEI11_MASK", DMA_EEI_EEI11_MASK, MASK(11,1)},
	{"DMA_EEI_EEI11_SHIFT", DMA_EEI_EEI11_SHIFT, SHIFT(11)},
	{"DMA_EEI_EEI12_MASK", DMA_EEI_EEI12_MASK, MASK(12,1)},
	{"DMA_EEI_EEI12_SHIFT", DMA_EEI_EEI12_SHIFT, SHIFT(12)},
	{"DMA_EEI_EEI13_MASK", DMA_EEI_EEI13_MASK, MASK(13,1)},
	{"DMA_EEI_EEI13_SHIFT", DMA_EEI_EEI13_SHIFT, SHIFT(13)},
	{"DMA_EEI_EEI14_MASK", DMA_EEI_EEI14_MASK, MASK(14,1)},
	{"DMA_EEI_EEI14_SHIFT", DMA_EEI_EEI14_SHIFT, SHIFT(14)},
	{"DMA_EEI_EEI15_MASK", DMA_EEI_EEI15_MASK, MASK(15,1)},
	{"DMA_EEI_EEI15_SHIFT", DMA_EEI_EEI15_SHIFT, SHIFT(15)},
	{"DMA_CEEI_CEEI_MASK", DMA_CEEI_CEEI_MASK, MASK(0,4)},
	{"DMA_CEEI_CEEI_SHIFT", DMA_CEEI_CEEI_SHIFT, SHIFT(0)},
	{"DMA_CEEI_CEEI_VALUE", DMA_CEEI_CEEI(1), SHIFT_VALUE(0)},
	{"DMA_CEEI_CAEE_MASK", DMA_CEEI_CAEE_MASK, MASK(6,1)},
	{"DMA_CEEI_CAEE_SHIFT", DMA_CEEI_CAEE_SHIFT, SHIFT(6)},
	{"DMA_CEEI_NOP_MASK", DMA_CEEI_NOP_MASK, MASK(7,1)},
	{"DMA_CEEI_NOP_SHIFT", DMA_CEEI_NOP_SHIFT, SHIFT(7)},
	{"DMA_SEEI_NOP_MASK", DMA_SEEI_NOP_MASK, MASK(7,1)},
	{"DMA_SEEI_NOP_SHIFT", DMA_SEEI_NOP_SHIFT, SHIFT(7)},
	{"DMA_CERQ_NOP_MASK", DMA_CERQ_NOP_MASK, MASK(7,1)},
	{"DMA_CERQ_NOP_SHIFT", DMA_CERQ_NOP_SHIFT, SHIFT(7)},
	{"DMA_SERQ_NOP_MASK", DMA_SERQ_NOP_MASK, MASK(7,1)},
	{"DMA_SERQ_NOP_SHIFT", DMA_SERQ_NOP_SHIFT, SHIFT(7)},
	{"DMA_CDNE_NOP_MASK", DMA_CDNE_NOP_MASK, MASK(7,1)},
	{"DMA_CDNE_NOP_SHIFT", DMA_CDNE_NOP_SHIFT, SHIFT(7)},
	{"DMA_SSRT_NOP_MASK", DMA_SSRT_NOP_MASK, MASK(7,1)},
	{"DMA_SSRT_NOP_SHIFT", DMA_SSRT_NOP_SHIFT, SHIFT(7)},
	{"DMA_CERR_NOP_MASK", DMA_CERR_NOP_MASK, MASK(7,1)},
	{"DMA_CERR_NOP_SHIFT", DMA_CERR_NOP_SHIFT, SHIFT(7)},
	{"DMA_CINT_NOP_MASK", DMA_CINT_NOP_MASK, MASK(7,1)},
	{"DMA_CINT_NOP_SHIFT", DMA_CINT_NOP_SHIFT, SHIFT(7)},
	{"DMA_SEEI_SEEI_MASK", DMA_SEEI_SEEI_MASK, MASK(0,4)},
	{"DMA_SEEI_SEEI_SHIFT", DMA_SEEI_SEEI_SHIFT, SHIFT(0)},
	{"DMA_SEEI_SEEI_VALUE", DMA_SEEI_SEEI(1), SHIFT_VALUE(0)},
	{"DMA_SEEI_SAEE_MASK", DMA_SEEI_SAEE_MASK, MASK(6,1)},
	{"DMA_SEEI_SAEE_SHIFT", DMA_SEEI_SAEE_SHIFT, SHIFT(6)},
	{"DMA_CERQ_CERQ_MASK", DMA_CERQ_CERQ_MASK, MASK(0,4)},
	{"DMA_CERQ_CERQ_SHIFT", DMA_CERQ_CERQ_SHIFT, SHIFT(0)},
	{"DMA_CERQ_CERQ_VALUE", DMA_CERQ_CERQ(1), SHIFT_VALUE(0)},
	{"DMA_CERQ_CAER_MASK", DMA_CERQ_CAER_MASK, MASK(6,1)},
	{"DMA_CERQ_CAER_SHIFT", DMA_CERQ_CAER_SHIFT, SHIFT(6)},
	{"DMA_SERQ_SERQ_MASK", DMA_SERQ_SERQ_MASK, MASK(0,4)},
	{"DMA_SERQ_SERQ_SHIFT", DMA_SERQ_SERQ_SHIFT, SHIFT(0)},
	{"DMA_SERQ_SERQ_VALUE", DMA_SERQ_SERQ(1), SHIFT_VALUE(0)},
	{"DMA_SERQ_SAER_MASK", DMA_SERQ_SAER_MASK, MASK(6,1)},
	{"DMA_SERQ_SAER_SHIFT", DMA_SERQ_SAER_SHIFT, SHIFT(6)},
	{"DMA_CDNE_CDNE_MASK", DMA_CDNE_CDNE_MASK, MASK(0,4)},
	{"DMA_CDNE_CDNE_SHIFT", DMA_CDNE_CDNE_SHIFT, SHIFT(0)},
	{"DMA_CDNE_CDNE_VALUE", DMA_CDNE_CDNE(1), SHIFT_VALUE(0)},
	{"DMA_CDNE_CADN_MASK", DMA_CDNE_CADN_MASK, MASK(6,1)},
	{"DMA_CDNE_CADN_SHIFT", DMA_CDNE_CADN_SHIFT, SHIFT(6)},
	{"DMA_SSRT_SSRT_MASK", DMA_SSRT_SSRT_MASK, MASK(0,4)},
	{"DMA_SSRT_SSRT_SHIFT", DMA_SSRT_SSRT_SHIFT, SHIFT(0)},
	{"DMA_SSRT_SSRT_VALUE", DMA_SSRT_SSRT(1), SHIFT_VALUE(0)},
	{"DMA_SSRT_SAST_MASK", DMA_SSRT_SAST_MASK, MASK(6,1)},
	{"DMA_SSRT_SAST_SHIFT", DMA_SSRT_SAST_SHIFT, SHIFT(6)},
	{"DMA_CERR_CERR_MASK", DMA_CERR_CERR_MASK, MASK(0,4)},
	{"DMA_CERR_CERR_SHIFT", DMA_CERR_CERR_SHIFT, SHIFT(0)},
	{"DMA_CERR_CERR_VALUE", DMA_CERR_CERR(1), SHIFT_VALUE(0)},
	{"DMA_CERR_CAEI_MASK", DMA_CERR_CAEI_MASK, MASK(6,1)},
	{"DMA_CERR_CAEI_SHIFT", DMA_CERR_CAEI_SHIFT, SHIFT(6)},
	{"DMA_CINT_CINT_MASK", DMA_CINT_CINT_MASK, MASK(0,4)},
	{"DMA_CINT_CINT_SHIFT", DMA_CINT_CINT_SHIFT, SHIFT(0)},
	{"DMA_CINT_CINT_VALUE", DMA_CINT_CINT(1), SHIFT_VALUE(0)},
	{"DMA_CINT_CAIR_MASK", DMA_CINT_CAIR_MASK, MASK(6,1)},
	{"DMA_CINT_CAIR_SHIFT", DMA_CINT_CAIR_SHIFT, SHIFT(6)},
	{"DMA_INT_INT0_MASK", DMA_INT_INT0_MASK, MASK(0,1)},
	{"DMA_INT_INT0_SHIFT", DMA_INT_INT0_SHIFT, SHIFT(0)},
	{"DMA_INT_INT1_MASK", DMA_INT_INT1_MASK, MASK(1,1)},
	{"DMA_INT_INT1_SHIFT", DMA_INT_INT1_SHIFT, SHIFT(1)},
	{"DMA_INT_INT2_MASK", DMA_INT_INT2_MASK, MASK(2,1)},
	{"DMA_INT_INT2_SHIFT", DMA_INT_INT2_SHIFT, SHIFT(2)},
	{"DMA_INT_INT3_MASK", DMA_INT_INT3_MASK, MASK(3,1)},
	{"DMA_INT_INT3_SHIFT", DMA_INT_INT3_SHIFT, SHIFT(3)},
	{"DMA_INT_INT4_MASK", DMA_INT_INT4_MASK, MASK(4,1)},
	{"DMA_INT_INT4_SHIFT", DMA_INT_INT4_SHIFT, SHIFT(4)},
	{"DMA_INT_INT5_MASK", DMA_INT_INT5_MASK, MASK(5,1)},
	{"DMA_INT_INT5_SHIFT", DMA_INT_INT5_SHIFT, SHIFT(5)},
	{"DMA_INT_INT6_MASK", DMA_INT_INT6_MASK, MASK(6,1)},
	{"DMA_INT_INT6_SHIFT", DMA_INT_INT6_SHIFT, SHIFT(6)},
	{"DMA_INT_INT7_MASK", DMA_INT_INT7_MASK, MASK(7,1)},
	{"DMA_INT_INT7_SHIFT", DMA_INT_INT7_SHIFT, SHIFT(7)},
	{"DMA_INT_INT8_MASK", DMA_INT_INT8_MASK, MASK(8,1)},
	{"DMA_INT_INT8_SHIFT", DMA_INT_INT8_SHIFT, SHIFT(8)},
	{"DMA_INT_INT9_MASK", DMA_INT_INT9_MASK, MASK(9,1)},
	{"DMA_INT_INT9_SHIFT", DMA_INT_INT9_SHIFT, SHIFT(9)},
	{"DMA_INT_INT10_MASK", DMA_INT_INT10_MASK, MASK(10,1)},
	{"DMA_INT_INT10_SHIFT", DMA_INT_INT10_SHIFT, SHIFT(10)},
	{"DMA_INT_INT11_MASK", DMA_INT_INT11_MASK, MASK(11,1)},
	{"DMA_INT_INT11_SHIFT", DMA_INT_INT11_SHIFT, SHIFT(11)},
	{"DMA_INT_INT12_MASK", DMA_INT_INT12_MASK, MASK(12,1)},
	{"DMA_INT_INT12_SHIFT", DMA_INT_INT12_SHIFT, SHIFT(12)},
	{"DMA_INT_INT13_MASK", DMA_INT_INT13_MASK, MASK(13,1)},
	{"DMA_INT_INT13_SHIFT", DMA_INT_INT13_SHIFT, SHIFT(13)},
	{"DMA_INT_INT14_MASK", DMA_INT_INT14_MASK, MASK(14,1)},
	{"DMA_INT_INT14_SHIFT", DMA_INT_INT14_SHIFT, SHIFT(14)},
	{"DMA_INT_INT15_MASK", DMA_INT_INT15_MASK, MASK(15,1)},
	{"DMA_INT_INT15_SHIFT", DMA_INT_INT15_SHIFT, SHIFT(15)},
	{"DMA_ERR_ERR0_MASK", DMA_ERR_ERR0_MASK, MASK(0,1)},
	{"DMA_ERR_ERR0_SHIFT", DMA_ERR_ERR0_SHIFT, SHIFT(0)},
	{"DMA_ERR_ERR1_MASK", DMA_ERR_ERR1_MASK, MASK(1,1)},
	{"DMA_ERR_ERR1_SHIFT", DMA_ERR_ERR1_SHIFT, SHIFT(1)},
	{"DMA_ERR_ERR2_MASK", DMA_ERR_ERR2_MASK, MASK(2,1)},
	{"DMA_ERR_ERR2_SHIFT", DMA_ERR_ERR2_SHIFT, SHIFT(2)},
	{"DMA_ERR_ERR3_MASK", DMA_ERR_ERR3_MASK, MASK(3,1)},
	{"DMA_ERR_ERR3_SHIFT", DMA_ERR_ERR3_SHIFT, SHIFT(3)},
	{"DMA_ERR_ERR4_MASK", DMA_ERR_ERR4_MASK, MASK(4,1)},
	{"DMA_ERR_ERR4_SHIFT", DMA_ERR_ERR4_SHIFT, SHIFT(4)},
	{"DMA_ERR_ERR5_MASK", DMA_ERR_ERR5_MASK, MASK(5,1)},
	{"DMA_ERR_ERR5_SHIFT", DMA_ERR_ERR5_SHIFT, SHIFT(5)},
	{"DMA_ERR_ERR6_MASK", DMA_ERR_ERR6_MASK, MASK(6,1)},
	{"DMA_ERR_ERR6_SHIFT", DMA_ERR_ERR6_SHIFT, SHIFT(6)},
	{"DMA_ERR_ERR7_MASK", DMA_ERR_ERR7_MASK, MASK(7,1)},
	{"DMA_ERR_ERR7_SHIFT", DMA_ERR_ERR7_SHIFT, SHIFT(7)},
	{"DMA_ERR_ERR8_MASK", DMA_ERR_ERR8_MASK, MASK(8,1)},
	{"DMA_ERR_ERR8_SHIFT", DMA_ERR_ERR8_SHIFT, SHIFT(8)},
	{"DMA_ERR_ERR9_MASK", DMA_ERR_ERR9_MASK, MASK(9,1)},
	{"DMA_ERR_ERR9_SHIFT", DMA_ERR_ERR9_SHIFT, SHIFT(9)},
	{"DMA_ERR_ERR10_MASK", DMA_ERR_ERR10_MASK, MASK(10,1)},
	{"DMA_ERR_ERR10_SHIFT", DMA_ERR_ERR10_SHIFT, SHIFT(10)},
	{"DMA_ERR_ERR11_MASK", DMA_ERR_ERR11_MASK, MASK(11,1)},
	{"DMA_ERR_ERR11_SHIFT", DMA_ERR_ERR11_SHIFT, SHIFT(11)},
	{"DMA_ERR_ERR12_MASK", DMA_ERR_ERR12_MASK, MASK(12,1)},
	{"DMA_ERR_ERR12_SHIFT", DMA_ERR_ERR12_SHIFT, SHIFT(12)},
	{"DMA_ERR_ERR13_MASK", DMA_ERR_ERR13_MASK, MASK(13,1)},
	{"DMA_ERR_ERR13_SHIFT", DMA_ERR_ERR13_SHIFT, SHIFT(13)},
	{"DMA_ERR_ERR14_MASK", DMA_ERR_ERR14_MASK, MASK(14,1)},
	{"DMA_ERR_ERR14_SHIFT", DMA_ERR_ERR14_SHIFT, SHIFT(14)},
	{"DMA_ERR_ERR15_MASK", DMA_ERR_ERR15_MASK, MASK(15,1)},
	{"DMA_ERR_ERR15_SHIFT", DMA_ERR_ERR15_SHIFT, SHIFT(15)},
	{"DMA_HRS_HRS0_MASK", DMA_HRS_HRS0_MASK, MASK(0,1)},
	{"DMA_HRS_HRS0_SHIFT", DMA_HRS_HRS0_SHIFT, SHIFT(0)},
	{"DMA_HRS_HRS1_MASK", DMA_HRS_HRS1_MASK, MASK(1,1)},
	{"DMA_HRS_HRS1_SHIFT", DMA_HRS_HRS1_SHIFT, SHIFT(1)},
	{"DMA_HRS_HRS2_MASK", DMA_HRS_HRS2_MASK, MASK(2,1)},
	{"DMA_HRS_HRS2_SHIFT", DMA_HRS_HRS2_SHIFT, SHIFT(2)},
	{"DMA_HRS_HRS3_MASK", DMA_HRS_HRS3_MASK, MASK(3,1)},
	{"DMA_HRS_HRS3_SHIFT", DMA_HRS_HRS3_SHIFT, SHIFT(3)},
	{"DMA_HRS_HRS4_MASK", DMA_HRS_HRS4_MASK, MASK(4,1)},
	{"DMA_HRS_HRS4_SHIFT", DMA_HRS_HRS4_SHIFT, SHIFT(4)},
	{"DMA_HRS_HRS5_MASK", DMA_HRS_HRS5_MASK, MASK(5,1)},
	{"DMA_HRS_HRS5_SHIFT", DMA_HRS_HRS5_SHIFT, SHIFT(5)},
	{"DMA_HRS_HRS6_MASK", DMA_HRS_HRS6_MASK, MASK(6,1)},
	{"DMA_HRS_HRS6_SHIFT", DMA_HRS_HRS6_SHIFT, SHIFT(6)},
	{"DMA_HRS_HRS7_MASK", DMA_HRS_HRS7_MASK, MASK(7,1)},
	{"DMA_HRS_HRS7_SHIFT", DMA_HRS_HRS7_SHIFT, SHIFT(7)},
	{"DMA_HRS_HRS8_MASK", DMA_HRS_HRS8_MASK, MASK(8,1)},
	{"DMA_HRS_HRS8_SHIFT", DMA_HRS_HRS8_SHIFT, SHIFT(8)},
	{"DMA_HRS_HRS9_MASK", DMA_HRS_HRS9_MASK, MASK(9,1)},
	{"DMA_HRS_HRS9_SHIFT", DMA_HRS_HRS9_SHIFT, SHIFT(9)},
	{"DMA_HRS_HRS10_MASK", DMA_HRS_HRS10_MASK, MASK(10,1)},
	{"DMA_HRS_HRS10_SHIFT", DMA_HRS_HRS10_SHIFT, SHIFT(10)},
	{"DMA_HRS_HRS11_MASK", DMA_HRS_HRS11_MASK, MASK(11,1)},
	{"DMA_HRS_HRS11_SHIFT", DMA_HRS_HRS11_SHIFT, SHIFT(11)},
	{"DMA_HRS_HRS12_MASK", DMA_HRS_HRS12_MASK, MASK(12,1)},
	{"DMA_HRS_HRS12_SHIFT", DMA_HRS_HRS12_SHIFT, SHIFT(12)},
	{"DMA_HRS_HRS13_MASK", DMA_HRS_HRS13_MASK, MASK(13,1)},
	{"DMA_HRS_HRS13_SHIFT", DMA_HRS_HRS13_SHIFT, SHIFT(13)},
	{"DMA_HRS_HRS14_MASK", DMA_HRS_HRS14_MASK, MASK(14,1)},
	{"DMA_HRS_HRS14_SHIFT", DMA_HRS_HRS14_SHIFT, SHIFT(14)},
	{"DMA_HRS_HRS15_MASK", DMA_HRS_HRS15_MASK, MASK(15,1)},
	{"DMA_HRS_HRS15_SHIFT", DMA_HRS_HRS15_SHIFT, SHIFT(15)},
	{"DMA_DCHPRI_CHPRI_MASK", DMA_DCHPRI_CHPRI_MASK, MASK(0,4)},
	{"DMA_DCHPRI_CHPRI_SHIFT", DMA_DCHPRI_CHPRI_SHIFT, SHIFT(0)},
	{"DMA_DCHPRI_CHPRI_VALUE", DMA_DCHPRI_CHPRI(1), SHIFT_VALUE(0)},
	{"DMA_DCHPRI_DPA_MASK", DMA_DCHPRI_DPA_MASK, MASK(6,1)},
	{"DMA_DCHPRI_DPA_SHIFT", DMA_DCHPRI_DPA_SHIFT, SHIFT(6)},
	{"DMA_DCHPRI_ECP_MASK", DMA_DCHPRI_ECP_MASK, MASK(7,1)},
	{"DMA_DCHPRI_ECP_SHIFT", DMA_DCHPRI_ECP_SHIFT, SHIFT(7)},
	{"DMA_TCD_SADDR_SADDR_MASK", DMA_TCD_SADDR_SADDR_MASK, MASK(0,32)},
	{"DMA_TCD_SADDR_SADDR_SHIFT", DMA_TCD_SADDR_SADDR_SHIFT, SHIFT(0)},
	{"DMA_TCD_SADDR_SADDR_VALUE", DMA_TCD_SADDR_SADDR(1), SHIFT_VALUE(0)},
	{"DMA_TCD_SOFF_SOFF_MASK", DMA_TCD_SOFF_SOFF_MASK, MASK(0,16)},
	{"DMA_TCD_SOFF_SOFF_SHIFT", DMA_TCD_SOFF_SOFF_SHIFT, SHIFT(0)},
	{"DMA_TCD_SOFF_SOFF_VALUE", DMA_TCD_SOFF_SOFF(1), SHIFT_VALUE(0)},
	{"DMA_TCD_ATTR_DSIZE_MASK", DMA_TCD_ATTR_DSIZE_MASK, MASK(0,3)},
	{"DMA_TCD_ATTR_DSIZE_SHIFT", DMA_TCD_ATTR_DSIZE_SHIFT, SHIFT(0)},
	{"DMA_TCD_ATTR_DSIZE_VALUE", DMA_TCD_ATTR_DSIZE(1), SHIFT_VALUE(0)},
	{"DMA_TCD_ATTR_DMOD_MASK", DMA_TCD_ATTR_DMOD_MASK, MASK(3,5)},
	{"DMA_TCD_ATTR_DMOD_SHIFT", DMA_TCD_ATTR_DMOD_SHIFT, SHIFT(3)},
	{"DMA_TCD_ATTR_DMOD_VALUE", DMA_TCD_ATTR_DMOD(1), SHIFT_VALUE(3)},
	{"DMA_TCD_ATTR_SSIZE_MASK", DMA_TCD_ATTR_SSIZE_MASK, MASK(8,3)},
	{"DMA_TCD_ATTR_SSIZE_SHIFT", DMA_TCD_ATTR_SSIZE_SHIFT, SHIFT(8)},
	{"DMA_TCD_ATTR_SSIZE_VALUE", DMA_TCD_ATTR_SSIZE(1), SHIFT_VALUE(8)},
	{"DMA_TCD_ATTR_SMOD_MASK", DMA_TCD_ATTR_SMOD_MASK, MASK(11,5)},
	{"DMA_TCD_ATTR_SMOD_SHIFT", DMA_TCD_ATTR_SMOD_SHIFT, SHIFT(11)},
	{"DMA_TCD_ATTR_SMOD_VALUE", DMA_TCD_ATTR_SMOD(1), SHIFT_VALUE(11)},
	{"DMA_TCD_NBYTES_MLOFFYES_NBYTES_MASK", DMA_TCD_NBYTES_MLOFFYES_NBYTES_MASK, MASK(0,10)},
	{"DMA_TCD_NBYTES_MLOFFYES_NBYTES_SHIFT", DMA_TCD_NBYTES_MLOFFYES_NBYTES_SHIFT, SHIFT(0)},
	{"DMA_TCD_NBYTES_MLOFFYES_NBYTES_VALUE", DMA_TCD_NBYTES_MLOFFYES_NBYTES(1), SHIFT_VALUE(0)},
	{"DMA_TCD_NBYTES_MLOFFYES_MLOFF_MASK", DMA_TCD_NBYTES_MLOFFYES_MLOFF_MASK, MASK(10,20)},
	{"DMA_TCD_NBYTES_MLOFFYES_MLOFF_SHIFT", DMA_TCD_NBYTES_MLOFFYES_MLOFF_SHIFT, SHIFT(10)},
	{"DMA_TCD_NBYTES_MLOFFYES_MLOFF_VALUE", DMA_TCD_NBYTES_MLOFFYES_MLOFF(1), SHIFT_VALUE(10)},
	{"DMA_TCD_NBYTES_MLOFFYES_DMLOE_MASK", DMA_TCD_NBYTES_MLOFFYES_DMLOE_MASK, MASK(30,1)},
	{"DMA_TCD_NBYTES_MLOFFYES_DMLOE_SHIFT", DMA_TCD_NBYTES_MLOFFYES_DMLOE_SHIFT, SHIFT(30)},
	{"DMA_TCD_NBYTES_MLOFFNO_DMLOE_MASK", DMA_TCD_NBYTES_MLOFFNO_DMLOE_MASK, MASK(30,1)},
	{"DMA_TCD_NBYTES_MLOFFNO_DMLOE_SHIFT", DMA_TCD_NBYTES_MLOFFNO_DMLOE_SHIFT, SHIFT(30)},
	{"DMA_TCD_NBYTES_MLOFFYES_SMLOE_MASK", DMA_TCD_NBYTES_MLOFFYES_SMLOE_MASK, MASK(31,1)},
	{"DMA_TCD_NBYTES_MLOFFYES_SMLOE_SHIFT", DMA_TCD_NBYTES_MLOFFYES_SMLOE_SHIFT, SHIFT(31)},
	{"DMA_TCD_NBYTES_MLOFFNO_SMLOE_MASK", DMA_TCD_NBYTES_MLOFFNO_SMLOE_MASK, MASK(31,1)},
	{"DMA_TCD_NBYTES_MLOFFNO_SMLOE_SHIFT", DMA_TCD_NBYTES_MLOFFNO_SMLOE_SHIFT, SHIFT(31)},
	{"DMA_TCD_NBYTES_MLOFFNO_NBYTES_MASK", DMA_TCD_NBYTES_MLOFFNO_NBYTES_MASK, MASK(0,30)},
	{"DMA_TCD_NBYTES_MLOFFNO_NBYTES_SHIFT", DMA_TCD_NBYTES_MLOFFNO_NBYTES_SHIFT, SHIFT(0)},
	{"DMA_TCD_NBYTES_MLOFFNO_NBYTES_VALUE", DMA_TCD_NBYTES_MLOFFNO_NBYTES(1), SHIFT_VALUE(0)},
	{"DMA_TCD_NBYTES_MLNO_NBYTES_MASK", DMA_TCD_NBYTES_MLNO_NBYTES_MASK, MASK(0,32)},
	{"DMA_TCD_NBYTES_MLNO_NBYTES_SHIFT", DMA_TCD_NBYTES_MLNO_NBYTES_SHIFT, SHIFT(0)},
	{"DMA_TCD_NBYTES_MLNO_NBYTES_VALUE", DMA_TCD_NBYTES_MLNO_NBYTES(1), SHIFT_VALUE(0)},
	{"DMA_TCD_SLAST_SLAST_MASK", DMA_TCD_SLAST_SLAST_MASK, MASK(0,32)},
	{"DMA_TCD_SLAST_SLAST_SHIFT", DMA_TCD_SLAST_SLAST_SHIFT, SHIFT(0)},
	{"DMA_TCD_SLAST_SLAST_VALUE", DMA_TCD_SLAST_SLAST(1), SHIFT_VALUE(0)},
	{"DMA_TCD_DADDR_DADDR_MASK", DMA_TCD_DADDR_DADDR_MASK, MASK(0,32)},
	{"DMA_TCD_DADDR_DADDR_SHIFT", DMA_TCD_DADDR_DADDR_SHIFT, SHIFT(0)},
	{"DMA_TCD_DADDR_DADDR_VALUE", DMA_TCD_DADDR_DADDR(1), SHIFT_VALUE(0)},
	{"DMA_TCD_DOFF_DOFF_MASK", DMA_TCD_DOFF_DOFF_MASK, MASK(0,16)},
	{"DMA_TCD_DOFF_DOFF_SHIFT", DMA_TCD_DOFF_DOFF_SHIFT, SHIFT(0)},
	{"DMA_TCD_DOFF_DOFF_VALUE", DMA_TCD_DOFF_DOFF(1), SHIFT_VALUE(0)},
	{"DMA_TCD_CITER_ELINKYES_CITER_MASK", DMA_TCD_CITER_ELINKYES_CITER_MASK, MASK(0,9)},
	{"DMA_TCD_CITER_ELINKYES_CITER_SHIFT", DMA_TCD_CITER_ELINKYES_CITER_SHIFT, SHIFT(0)},
	{"DMA_TCD_CITER_ELINKYES_CITER_VALUE", DMA_TCD_CITER_ELINKYES_CITER(1), SHIFT_VALUE(0)},
	{"DMA_TCD_CITER_ELINKYES_LINKCH_MASK", DMA_TCD_CITER_ELINKYES_LINKCH_MASK, MASK(9,4)},
	{"DMA_TCD_CITER_ELINKYES_LINKCH_SHIFT", DMA_TCD_CITER_ELINKYES_LINKCH_SHIFT, SHIFT(9)},
	{"DMA_TCD_CITER_ELINKYES_LINKCH_VALUE", DMA_TCD_CITER_ELINKYES_LINKCH(1), SHIFT_VALUE(9)},
	{"DMA_TCD_BITER_ELINKYES_LINKCH_MASK", DMA_TCD_BITER_ELINKYES_LINKCH_MASK, MASK(9,4)},
	{"DMA_TCD_BITER_ELINKYES_LINKCH_SHIFT", DMA_TCD_BITER_ELINKYES_LINKCH_SHIFT, SHIFT(9)},
	{"DMA_TCD_BITER_ELINKYES_LINKCH_VALUE", DMA_TCD_BITER_ELINKYES_LINKCH(1), SHIFT_VALUE(9)},
	{"DMA_TCD_CITER_ELINKYES_ELINK_MASK", DMA_TCD_CITER_ELINKYES_ELINK_MASK, MASK(15,1)},
	{"DMA_TCD_CITER_ELINKYES_ELINK_SHIFT", DMA_TCD_CITER_ELINKYES_ELINK_SHIFT, SHIFT(15)},
	{"DMA_TCD_CITER_ELINKNO_ELINK_MASK", DMA_TCD_CITER_ELINKNO_ELINK_MASK, MASK(15,1)},
	{"DMA_TCD_CITER_ELINKNO_ELINK_SHIFT", DMA_TCD_CITER_ELINKNO_ELINK_SHIFT, SHIFT(15)},
	{"DMA_TCD_CITER_ELINKNO_CITER_MASK", DMA_TCD_CITER_ELINKNO_CITER_MASK, MASK(0,15)},
	{"DMA_TCD_CITER_ELINKNO_CITER_SHIFT", DMA_TCD_CITER_ELINKNO_CITER_SHIFT, SHIFT(0)},
	{"DMA_TCD_CITER_ELINKNO_CITER_VALUE", DMA_TCD_CITER_ELINKNO_CITER(1), SHIFT_VALUE(0)},
	{"DMA_TCD_DLASTSGA_DLASTSGA_MASK", DMA_TCD_DLASTSGA_DLASTSGA_MASK, MASK(0,32)},
	{"DMA_TCD_DLASTSGA_DLASTSGA_SHIFT", DMA_TCD_DLASTSGA_DLASTSGA_SHIFT, SHIFT(0)},
	{"DMA_TCD_DLASTSGA_DLASTSGA_VALUE", DMA_TCD_DLASTSGA_DLASTSGA(1), SHIFT_VALUE(0)},
	{"DMA_TCD_CSR_START_MASK", DMA_TCD_CSR_START_MASK, MASK(0,1)},
	{"DMA_TCD_CSR_START_SHIFT", DMA_TCD_CSR_START_SHIFT, SHIFT(0)},
	{"DMA_TCD_CSR_INTMAJOR_MASK", DMA_TCD_CSR_INTMAJOR_MASK, MASK(1,1)},
	{"DMA_TCD_CSR_INTMAJOR_SHIFT", DMA_TCD_CSR_INTMAJOR_SHIFT, SHIFT(1)},
	{"DMA_TCD_CSR_INTHALF_MASK", DMA_TCD_CSR_INTHALF_MASK, MASK(2,1)},
	{"DMA_TCD_CSR_INTHALF_SHIFT", DMA_TCD_CSR_INTHALF_SHIFT, SHIFT(2)},
	{"DMA_TCD_CSR_DREQ_MASK", DMA_TCD_CSR_DREQ_MASK, MASK(3,1)},
	{"DMA_TCD_CSR_DREQ_SHIFT", DMA_TCD_CSR_DREQ_SHIFT, SHIFT(3)},
	{"DMA_TCD_CSR_ESG_MASK", DMA_TCD_CSR_ESG_MASK, MASK(4,1)},
	{"DMA_TCD_CSR_ESG_SHIFT", DMA_TCD_CSR_ESG_SHIFT, SHIFT(4)},
	{"DMA_TCD_CSR_MAJORELINK_MASK", DMA_TCD_CSR_MAJORELINK_MASK, MASK(5,1)},
	{"DMA_TCD_CSR_MAJORELINK_SHIFT", DMA_TCD_CSR_MAJORELINK_SHIFT, SHIFT(5)},
	{"DMA_TCD_CSR_ACTIVE_MASK", DMA_TCD_CSR_ACTIVE_MASK, MASK(6,1)},
	{"DMA_TCD_CSR_ACTIVE_SHIFT", DMA_TCD_CSR_ACTIVE_SHIFT, SHIFT(6)},
	{"DMA_TCD_CSR_DONE_MASK", DMA_TCD_CSR_DONE_MASK, MASK(7,1)},
	{"DMA_TCD_CSR_DONE_SHIFT", DMA_TCD_CSR_DONE_SHIFT, SHIFT(7)},
	{"DMA_TCD_CSR_MAJORLINKCH_MASK", DMA_TCD_CSR_MAJORLINKCH_MASK, MASK(8,4)},
	{"DMA_TCD_CSR_MAJORLINKCH_SHIFT", DMA_TCD_CSR_MAJORLINKCH_SHIFT, SHIFT(8)},
	{"DMA_TCD_CSR_MAJORLINKCH_VALUE", DMA_TCD_CSR_MAJORLINKCH(1), SHIFT_VALUE(8)},
	{"DMA_TCD_CSR_BWC_MASK", DMA_TCD_CSR_BWC_MASK, MASK(14,2)},
	{"DMA_TCD_CSR_BWC_SHIFT", DMA_TCD_CSR_BWC_SHIFT, SHIFT(14)},
	{"DMA_TCD_CSR_BWC_VALUE", DMA_TCD_CSR_BWC(1), SHIFT_VALUE(14)},
	{"DMA_TCD_BITER_ELINKYES_BITER_MASK", DMA_TCD_BITER_ELINKYES_BITER_MASK, MASK(0,9)},
	{"DMA_TCD_BITER_ELINKYES_BITER_SHIFT", DMA_TCD_BITER_ELINKYES_BITER_SHIFT, SHIFT(0)},
	{"DMA_TCD_BITER_ELINKYES_BITER_VALUE", DMA_TCD_BITER_ELINKYES_BITER(1), SHIFT_VALUE(0)},
	{"DMA_TCD_BITER_ELINKYES_ELINK_MASK", DMA_TCD_BITER_ELINKYES_ELINK_MASK, MASK(15,1)},
	{"DMA_TCD_BITER_ELINKYES_ELINK_SHIFT", DMA_TCD_BITER_ELINKYES_ELINK_SHIFT, SHIFT(15)},
	{"DMA_TCD_BITER_ELINKNO_ELINK_MASK", DMA_TCD_BITER_ELINKNO_ELINK_MASK, MASK(15,1)},
	{"DMA_TCD_BITER_ELINKNO_ELINK_SHIFT", DMA_TCD_BITER_ELINKNO_ELINK_SHIFT, SHIFT(15)},
	{"DMA_TCD_BITER_ELINKNO_BITER_MASK", DMA_TCD_BITER_ELINKNO_BITER_MASK, MASK(0,15)},
	{"DMA_TCD_BITER_ELINKNO_BITER_SHIFT", DMA_TCD_BITER_ELINKNO_BITER_SHIFT, SHIFT(0)},
	{"DMA_TCD_BITER_ELINKNO_BITER_VALUE", DMA_TCD_BITER_ELINKNO_BITER(1), SHIFT_VALUE(0)}
};