INFO-FLOW: Workspace /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1 opened at Sun Sep 03 06:38:17 EDT 2023
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
Execute       create_platform xc7z020clg484-1 -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/2022.1/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/2022.1/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 4.3 sec.
Execute       source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.44 sec.
Execute     create_clock -period 10 
INFO: [HLS 200-1510] Running: create_clock -period 10 
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling kernel.cpp as C++
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang kernel.cpp -foptimization-record-file=/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -hls-platform-db-name=/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.cpp.clang.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.cpp.clang.err.log 
Command         ap_eval done; 0.48 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
Execute         set_directive_top Bert_layer -name=Bert_layer 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -hls-platform-db-name=/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/clang.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 2.95 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.68 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.26 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.86 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 6.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 5.34 sec.
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 5.74 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 2.75 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.bc -hls-platform-db-name=/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.clang.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.clang.err.log 
Command         ap_eval done; 2.9 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 21.6 seconds. CPU system time: 1.92 seconds. Elapsed time: 24.01 seconds; current allocated memory: 456.180 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.g.bc"  
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.g.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 3.21 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.23 sec.
Execute         run_link_or_opt -opt -out /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Bert_layer -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Bert_layer -reflow-float-conversion -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 1.5 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.51 sec.
Execute         run_link_or_opt -out /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.58 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.59 sec.
Execute         run_link_or_opt -opt -out /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Bert_layer 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command           ap_eval done; 0.53 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.53 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_compile -instruction_warning_threshold 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_array_partition -throughput_driven 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
Execute         get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=Bert_layer -mllvm -hls-db-dir -mllvm /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 12.22 sec.
INFO: [HLS 214-291] Loop 'l_i14' is marked as complete unroll implied by the pipeline pragma (kernel.cpp:429:9)
INFO: [HLS 214-291] Loop 'l_j_inner5' is marked as complete unroll implied by the pipeline pragma (kernel.cpp:430:21)
INFO: [HLS 214-291] Loop 'l_i11' is marked as complete unroll implied by the pipeline pragma (kernel.cpp:365:9)
INFO: [HLS 214-291] Loop 'l_j_inner4' is marked as complete unroll implied by the pipeline pragma (kernel.cpp:366:21)
INFO: [HLS 214-291] Loop 'l_i6' is marked as complete unroll implied by the pipeline pragma (kernel.cpp:245:8)
INFO: [HLS 214-291] Loop 'l_j_inner3' is marked as complete unroll implied by the pipeline pragma (kernel.cpp:246:21)
INFO: [HLS 214-291] Loop 'l_i_inner1' is marked as complete unroll implied by the pipeline pragma (kernel.cpp:157:14)
INFO: [HLS 214-291] Loop 'l_j_inner2' is marked as complete unroll implied by the pipeline pragma (kernel.cpp:158:23)
INFO: [HLS 214-291] Loop 'l_i_inner' is marked as complete unroll implied by the pipeline pragma (kernel.cpp:75:13)
INFO: [HLS 214-291] Loop 'l_j_inner1' is marked as complete unroll implied by the pipeline pragma (kernel.cpp:76:23)
INFO: [HLS 214-291] Loop 'l_i1' is marked as complete unroll implied by the pipeline pragma (kernel.cpp:39:8)
INFO: [HLS 214-291] Loop 'l_j_inner' is marked as complete unroll implied by the pipeline pragma (kernel.cpp:40:20)
INFO: [HLS 214-186] Unrolling loop 'l_i14' (kernel.cpp:429:9) in function 'Linear_layer_ds2' completely with a factor of 12 (kernel.cpp:411:0)
INFO: [HLS 214-186] Unrolling loop 'l_j_inner5' (kernel.cpp:430:21) in function 'Linear_layer_ds2' completely with a factor of 12 (kernel.cpp:411:0)
INFO: [HLS 214-186] Unrolling loop 'l_i11' (kernel.cpp:365:9) in function 'Linear_layer_ds1' completely with a factor of 12 (kernel.cpp:347:0)
INFO: [HLS 214-186] Unrolling loop 'l_j_inner4' (kernel.cpp:366:21) in function 'Linear_layer_ds1' completely with a factor of 12 (kernel.cpp:347:0)
INFO: [HLS 214-186] Unrolling loop 'l_i6' (kernel.cpp:245:8) in function 'Linear_layer_ds0' completely with a factor of 12 (kernel.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'l_j_inner3' (kernel.cpp:246:21) in function 'Linear_layer_ds0' completely with a factor of 12 (kernel.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'l_i_inner1' (kernel.cpp:157:14) in function 'Context_layer' completely with a factor of 4 (kernel.cpp:140:0)
INFO: [HLS 214-186] Unrolling loop 'l_j_inner2' (kernel.cpp:158:23) in function 'Context_layer' completely with a factor of 4 (kernel.cpp:140:0)
INFO: [HLS 214-186] Unrolling loop 'l_i_inner' (kernel.cpp:75:13) in function 'Attention_layer' completely with a factor of 4 (kernel.cpp:58:0)
INFO: [HLS 214-186] Unrolling loop 'l_j_inner1' (kernel.cpp:76:23) in function 'Attention_layer' completely with a factor of 4 (kernel.cpp:58:0)
INFO: [HLS 214-186] Unrolling loop 'l_i1' (kernel.cpp:39:8) in function 'Linear_layer_qkv' completely with a factor of 12 (kernel.cpp:21:0)
INFO: [HLS 214-186] Unrolling loop 'l_j_inner' (kernel.cpp:40:20) in function 'Linear_layer_qkv' completely with a factor of 12 (kernel.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'Softmax_layer(float (*) [12], float (*) [12])' (kernel.cpp:103:0)
INFO: [HLS 214-178] Inlining function 'Softmax_layer(float (*) [12], float (*) [12])' into 'Self_attention(float (*) [768], float (*) [768], float (*) [768], float (*) [768])' (kernel.cpp:179:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'Layer_norm(float (*) [768], float*, float*, float (*) [768])' (kernel.cpp:286:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.143.152.162.172.182.192.202.212.279.289)' into 'fp_struct<double>::to_double() const (.140.149.159.169.179.189.199.209.276.286)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.140.149.159.169.179.189.199.209.276.286)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>(ap_ufixed<71, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>(ap_ufixed<73, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<83, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>(ap_ufixed<83, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<92, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>(ap_ufixed<92, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<87, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>(ap_ufixed<87, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<82, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>(ap_ufixed<82, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<77, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>(ap_ufixed<77, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<72, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow' into '__gnu_cxx::__promote_2<float, double, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<double, std::__is_integer<double>::__value>::__type>::__type std::pow<float, double>(float, double)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:416:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.332.342.351.362.371.382.391.402.411.422)' into 'fp_struct<float>::to_float() const (.329.339.348.359.368.379.388.399.408.419)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.329.339.348.359.368.379.388.399.408.419)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_nan<float>(char const*)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_nan.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'exp_reduce_::expm1(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'float generic_nan<float>(char const*)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::expm1(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'tanhf' into 'std::tanh(float)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__promote_2<float, double, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<double, std::__is_integer<double>::__value>::__type>::__type std::pow<float, double>(float, double)' into 'Gelu_layer(float (*) [3072], float (*) [3072])' (kernel.cpp:383:0)
INFO: [HLS 214-178] Inlining function 'std::tanh(float)' into 'Gelu_layer(float (*) [3072], float (*) [3072])' (kernel.cpp:383:0)
INFO: [HLS 214-178] Inlining function 'Res_layer0(float (*) [768], float (*) [768], float (*) [768])' into 'Bert_layer(float (*) [768], float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [3072], float*, float*, float*, float*, float*, float (*) [768])' (kernel.cpp:484:0)
INFO: [HLS 214-178] Inlining function 'Gelu_layer(float (*) [3072], float (*) [3072])' into 'Bert_layer(float (*) [768], float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [3072], float*, float*, float*, float*, float*, float (*) [768])' (kernel.cpp:484:0)
INFO: [HLS 214-178] Inlining function 'Res_layer1(float (*) [768], float (*) [768], float (*) [768])' into 'Bert_layer(float (*) [768], float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [3072], float*, float*, float*, float*, float*, float (*) [768])' (kernel.cpp:484:0)
INFO: [HLS 214-248] Applying array_partition to 'Q_h': Cyclic partitioning with factor 4 on dimension 1. (kernel.cpp:192:11)
INFO: [HLS 214-248] Applying array_partition to 'K_h': Cyclic partitioning with factor 4 on dimension 1. (kernel.cpp:193:11)
INFO: [HLS 214-248] Applying array_partition to 'V_h': Cyclic partitioning with factor 4 on dimension 2. (kernel.cpp:194:11)
INFO: [HLS 214-248] Applying array_partition to 'v84': Cyclic partitioning with factor 4 on dimension 1. Cyclic partitioning with factor 4 on dimension 2. (kernel.cpp:206:11)
INFO: [HLS 214-248] Applying array_partition to 'v85': Cyclic partitioning with factor 4 on dimension 1. (kernel.cpp:208:11)
INFO: [HLS 214-248] Applying array_partition to 'v86': Cyclic partitioning with factor 4 on dimension 1. Cyclic partitioning with factor 4 on dimension 2. (kernel.cpp:210:11)
INFO: [HLS 214-248] Applying array_partition to 'v227': Complete partitioning on dimension 1. Cyclic partitioning with factor 12 on dimension 2. (kernel.cpp:501:8)
INFO: [HLS 214-248] Applying array_partition to 'v228': Complete partitioning on dimension 1. Cyclic partitioning with factor 12 on dimension 2. (kernel.cpp:503:9)
INFO: [HLS 214-248] Applying array_partition to 'v229': Complete partitioning on dimension 1. Cyclic partitioning with factor 12 on dimension 2. (kernel.cpp:505:9)
INFO: [HLS 214-248] Applying array_partition to 'v230': Complete partitioning on dimension 1. (kernel.cpp:507:9)
INFO: [HLS 214-248] Applying array_partition to 'v231': Complete partitioning on dimension 1. Cyclic partitioning with factor 12 on dimension 2. (kernel.cpp:509:9)
INFO: [HLS 214-248] Applying array_partition to 'v233': Complete partitioning on dimension 1. (kernel.cpp:513:9)
INFO: [HLS 214-248] Applying array_partition to 'v234': Complete partitioning on dimension 1. Cyclic partitioning with factor 12 on dimension 2. (kernel.cpp:515:9)
INFO: [HLS 214-248] Applying array_partition to 'v235': Complete partitioning on dimension 1. (kernel.cpp:517:9)
INFO: [HLS 214-248] Applying array_partition to 'v236': Complete partitioning on dimension 1. Cyclic partitioning with factor 12 on dimension 2. (kernel.cpp:519:9)
INFO: [HLS 214-248] Applying array_partition to 'v209': Complete partitioning on dimension 1. (kernel.cpp:484:0)
INFO: [HLS 214-248] Applying array_partition to 'v210': Cyclic partitioning with factor 12 on dimension 1. (kernel.cpp:484:0)
INFO: [HLS 214-248] Applying array_partition to 'v212': Cyclic partitioning with factor 12 on dimension 1. (kernel.cpp:484:0)
INFO: [HLS 214-248] Applying array_partition to 'v214': Cyclic partitioning with factor 12 on dimension 1. (kernel.cpp:484:0)
INFO: [HLS 214-248] Applying array_partition to 'v216': Cyclic partitioning with factor 12 on dimension 1. (kernel.cpp:484:0)
INFO: [HLS 214-248] Applying array_partition to 'v218': Cyclic partitioning with factor 12 on dimension 1. (kernel.cpp:484:0)
INFO: [HLS 214-248] Applying array_partition to 'v220': Cyclic partitioning with factor 12 on dimension 1. (kernel.cpp:484:0)
INFO: [HLS 214-248] Applying array_partition to 'v226': Complete partitioning on dimension 1. (kernel.cpp:484:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 17.65 seconds. CPU system time: 1.42 seconds. Elapsed time: 19.7 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 456.180 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Bert_layer -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.0.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 116.58 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 115.81 seconds. CPU system time: 0.49 seconds. Elapsed time: 116.67 seconds; current allocated memory: 728.180 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.1.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
Command           transform done; 122.13 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 1.11 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 122.59 seconds. CPU system time: 0.3 seconds. Elapsed time: 123.24 seconds; current allocated memory: 952.184 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.1.bc to /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.o.1.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_149_2' (kernel.cpp:149) in function 'Context_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_67_2' (kernel.cpp:67) in function 'Attention_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_110_1' (kernel.cpp:110) in function 'Self_attention' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_290_1' (kernel.cpp:290) in function 'Layer_norm.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_294_2' (kernel.cpp:294) in function 'Layer_norm.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_290_1' (kernel.cpp:290) in function 'Layer_norm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_294_2' (kernel.cpp:294) in function 'Layer_norm' automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
Command           transform done; 138.07 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<double>'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:187:9) to (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:368:3) in function 'exp_reduce_::exp_generic<double>'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...7 expression(s) balanced.
Command           transform done; 2.2 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 139.05 seconds. CPU system time: 0.82 seconds. Elapsed time: 140.34 seconds; current allocated memory: 1.242 GB.
Execute           get_config_compile -enable_auto_rewind 
Execute           get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.o.2.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'l_mh_separate_i_s' (kernel.cpp:195:33) in function 'Self_attention'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_exp_sum_i3' (kernel.cpp:113:26) in function 'Self_attention' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_update_i4' (kernel.cpp:125:25) in function 'Self_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_mh_merge_i_m' (kernel.cpp:212:30) in function 'Self_attention'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_S_h_0_h' (kernel.cpp:192:11) in function 'Self_attention' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i' (kernel.cpp:29:21) in function 'Linear_layer_qkv'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_gemm_j_outer' (kernel.cpp:36:28) in function 'Linear_layer_qkv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i13' (kernel.cpp:419:23) in function 'Linear_layer_ds2'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_gemm_j_outer5' (kernel.cpp:426:29) in function 'Linear_layer_ds2' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i10' (kernel.cpp:355:23) in function 'Linear_layer_ds1'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_gemm_j_outer4' (kernel.cpp:362:29) in function 'Linear_layer_ds1' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i5' (kernel.cpp:235:22) in function 'Linear_layer_ds0'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_gemm_j_outer3' (kernel.cpp:242:29) in function 'Linear_layer_ds0' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'l_mean_var_i8' (kernel.cpp:298:27) in function 'Layer_norm.1' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'l_norm_i9' (kernel.cpp:323:23) in function 'Layer_norm.1' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'l_mean_var_i8' (kernel.cpp:298:27) in function 'Layer_norm' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'l_norm_i9' (kernel.cpp:323:23) in function 'Layer_norm' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_148_1' (kernel.cpp:148:29) in function 'Context_layer'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_j_outer2' (kernel.cpp:154:26) in function 'Context_layer' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_gemm_i_outer1' (kernel.cpp:153:29) in function 'Context_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_i_j_0_i7' (kernel.cpp:270:25) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_i_j_0_i12' (kernel.cpp:389:26) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_i_j_0_i15' (kernel.cpp:454:26) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_66_1' (kernel.cpp:66:28) in function 'Attention_layer'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_j_outer1' (kernel.cpp:72:26) in function 'Attention_layer' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_gemm_i_outer' (kernel.cpp:71:28) in function 'Attention_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_norm_i2' (kernel.cpp:90:23) in function 'Attention_layer'.
INFO: [HLS 200-472] Inferring partial write operation for 'Q_h' (kernel.cpp:199:23)
INFO: [HLS 200-472] Inferring partial write operation for 'K_h' (kernel.cpp:201:23)
INFO: [HLS 200-472] Inferring partial write operation for 'V_h' (kernel.cpp:203:23)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_sumRow' (kernel.cpp:111:21)
INFO: [HLS 200-472] Inferring partial write operation for 'v84' (kernel.cpp:118:19)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_sumRow' (kernel.cpp:120:19)
INFO: [HLS 200-472] Inferring partial write operation for 'v85' (kernel.cpp:131:19)
INFO: [HLS 200-472] Inferring partial write operation for 'v74_0' (kernel.cpp:216:36)
INFO: [HLS 200-472] Inferring partial write operation for 'v3_0_0' (kernel.cpp:33:16)
INFO: [HLS 200-472] Inferring partial write operation for 'v3_0_0' (kernel.cpp:47:23)
INFO: [HLS 200-472] Inferring partial write operation for 'v187_0_0' (kernel.cpp:423:22)
INFO: [HLS 200-472] Inferring partial write operation for 'v187_0_0' (kernel.cpp:437:27)
INFO: [HLS 200-472] Inferring partial write operation for 'v157_0_0' (kernel.cpp:359:21)
INFO: [HLS 200-472] Inferring partial write operation for 'v157_0_0' (kernel.cpp:373:27)
INFO: [HLS 200-472] Inferring partial write operation for 'v93_0_0' (kernel.cpp:239:19)
INFO: [HLS 200-472] Inferring partial write operation for 'v93_0_0' (kernel.cpp:253:25)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' (kernel.cpp:291:16)
INFO: [HLS 200-472] Inferring partial write operation for 'mean2' (kernel.cpp:295:17)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' (kernel.cpp:313:14)
INFO: [HLS 200-472] Inferring partial write operation for 'mean2' (kernel.cpp:316:15)
INFO: [HLS 200-472] Inferring partial write operation for 'var' (kernel.cpp:321:13)
INFO: [HLS 200-472] Inferring partial write operation for 'v118_0' (kernel.cpp:337:20)
INFO: [HLS 200-472] Inferring partial write operation for 'v56_0_0' (kernel.cpp:150:21)
INFO: [HLS 200-472] Inferring partial write operation for 'v56_0_0' (kernel.cpp:166:27)
INFO: [HLS 200-472] Inferring partial write operation for 'v232' (kernel.cpp:276:20)
INFO: [HLS 200-472] Inferring partial write operation for 'v235' (kernel.cpp:401:21)
INFO: [HLS 200-472] Inferring partial write operation for 'v237' (kernel.cpp:460:22)
INFO: [HLS 200-472] Inferring partial write operation for 'v19_0_0' (kernel.cpp:68:21)
INFO: [HLS 200-472] Inferring partial write operation for 'v19_0_0' (kernel.cpp:84:27)
INFO: [HLS 200-472] Inferring partial write operation for 'v19_0_0' (kernel.cpp:95:19)
Command           transform done; 32.85 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 31.8 seconds. CPU system time: 0.71 seconds. Elapsed time: 32.85 seconds; current allocated memory: 1.836 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 413.13 sec.
Command       elaborate done; 456.86 sec.
Execute       ap_eval exec zip -j /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.52 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Bert_layer' ...
Execute         ap_set_top_model Bert_layer 
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<float>' to 'generic_tanh_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm.1_Pipeline_VITIS_LOOP_290_1' to 'Layer_norm_1_Pipeline_VITIS_LOOP_290_1'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm.1_Pipeline_VITIS_LOOP_294_2' to 'Layer_norm_1_Pipeline_VITIS_LOOP_294_2'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm.1_Pipeline_l_j6' to 'Layer_norm_1_Pipeline_l_j6'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm.1_Pipeline_l_j7' to 'Layer_norm_1_Pipeline_l_j7'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm.1' to 'Layer_norm_1'.
Command         ap_set_top_model done; 0.3 sec.
Execute         get_model_list Bert_layer -filter all-wo-channel -topdown 
Execute         preproc_iomode -model Bert_layer 
Execute         preproc_iomode -model Layer_norm.1 
Execute         preproc_iomode -model Layer_norm.1_Pipeline_l_j7 
Execute         preproc_iomode -model Layer_norm.1_Pipeline_l_j6 
Execute         preproc_iomode -model Layer_norm.1_Pipeline_VITIS_LOOP_294_2 
Execute         preproc_iomode -model Layer_norm.1_Pipeline_VITIS_LOOP_290_1 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11 
Execute         preproc_iomode -model Linear_layer_ds2 
Execute         preproc_iomode -model Linear_layer_ds2_Pipeline_l_k5 
Execute         preproc_iomode -model Linear_layer_ds2_Pipeline_l_bias_i13_l_j10 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9 
Execute         preproc_iomode -model generic_tanh<float> 
Execute         preproc_iomode -model exp_generic<double> 
Execute         preproc_iomode -model pow_generic<double> 
Execute         preproc_iomode -model Linear_layer_ds1 
Execute         preproc_iomode -model Linear_layer_ds1_Pipeline_l_k4 
Execute         preproc_iomode -model Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 
Execute         preproc_iomode -model Layer_norm 
Execute         preproc_iomode -model Layer_norm_Pipeline_l_j7 
Execute         preproc_iomode -model Layer_norm_Pipeline_l_j6 
Execute         preproc_iomode -model Layer_norm_Pipeline_VITIS_LOOP_294_2 
Execute         preproc_iomode -model Layer_norm_Pipeline_VITIS_LOOP_290_1 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 
Execute         preproc_iomode -model Linear_layer_ds0 
Execute         preproc_iomode -model Linear_layer_ds0_Pipeline_l_k3 
Execute         preproc_iomode -model Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 
Execute         preproc_iomode -model Self_attention 
Execute         preproc_iomode -model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
Execute         preproc_iomode -model Context_layer 
Execute         preproc_iomode -model Context_layer_Pipeline_l_k2 
Execute         preproc_iomode -model Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2 
Execute         preproc_iomode -model Self_attention_Pipeline_l_update_i4_l_j3 
Execute         preproc_iomode -model Self_attention_Pipeline_l_j2 
Execute         preproc_iomode -model Self_attention_Pipeline_VITIS_LOOP_110_1 
Execute         preproc_iomode -model Attention_layer 
Execute         preproc_iomode -model Attention_layer_Pipeline_l_norm_i2_l_j1 
Execute         preproc_iomode -model Attention_layer_Pipeline_l_k1 
Execute         preproc_iomode -model Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2 
Execute         preproc_iomode -model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
Execute         preproc_iomode -model Linear_layer_qkv 
Execute         preproc_iomode -model Linear_layer_qkv_Pipeline_l_k 
Execute         preproc_iomode -model Linear_layer_qkv_Pipeline_l_bias_i_l_j 
Execute         get_model_list Bert_layer -filter all-wo-channel 
INFO-FLOW: Model list for configure: Linear_layer_qkv_Pipeline_l_bias_i_l_j Linear_layer_qkv_Pipeline_l_k Linear_layer_qkv Self_attention_Pipeline_l_mh_separate_i_s_l_j_s Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2 Attention_layer_Pipeline_l_k1 Attention_layer_Pipeline_l_norm_i2_l_j1 Attention_layer Self_attention_Pipeline_VITIS_LOOP_110_1 Self_attention_Pipeline_l_j2 Self_attention_Pipeline_l_update_i4_l_j3 Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2 Context_layer_Pipeline_l_k2 Context_layer Self_attention_Pipeline_l_mh_merge_i_m_l_j_m Self_attention Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 Linear_layer_ds0_Pipeline_l_k3 Linear_layer_ds0 Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 Layer_norm_Pipeline_VITIS_LOOP_290_1 Layer_norm_Pipeline_VITIS_LOOP_294_2 Layer_norm_Pipeline_l_j6 Layer_norm_Pipeline_l_j7 Layer_norm Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 Linear_layer_ds1_Pipeline_l_k4 Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9 Linear_layer_ds2_Pipeline_l_bias_i13_l_j10 Linear_layer_ds2_Pipeline_l_k5 Linear_layer_ds2 Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11 Layer_norm.1_Pipeline_VITIS_LOOP_290_1 Layer_norm.1_Pipeline_VITIS_LOOP_294_2 Layer_norm.1_Pipeline_l_j6 Layer_norm.1_Pipeline_l_j7 Layer_norm.1 Bert_layer
INFO-FLOW: Configuring Module : Linear_layer_qkv_Pipeline_l_bias_i_l_j ...
Execute         set_default_model Linear_layer_qkv_Pipeline_l_bias_i_l_j 
Execute         apply_spec_resource_limit Linear_layer_qkv_Pipeline_l_bias_i_l_j 
INFO-FLOW: Configuring Module : Linear_layer_qkv_Pipeline_l_k ...
Execute         set_default_model Linear_layer_qkv_Pipeline_l_k 
Execute         apply_spec_resource_limit Linear_layer_qkv_Pipeline_l_k 
INFO-FLOW: Configuring Module : Linear_layer_qkv ...
Execute         set_default_model Linear_layer_qkv 
Execute         apply_spec_resource_limit Linear_layer_qkv 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_l_mh_separate_i_s_l_j_s ...
Execute         set_default_model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
Execute         apply_spec_resource_limit Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
INFO-FLOW: Configuring Module : Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2 ...
Execute         set_default_model Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2 
Execute         apply_spec_resource_limit Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2 
INFO-FLOW: Configuring Module : Attention_layer_Pipeline_l_k1 ...
Execute         set_default_model Attention_layer_Pipeline_l_k1 
Execute         apply_spec_resource_limit Attention_layer_Pipeline_l_k1 
INFO-FLOW: Configuring Module : Attention_layer_Pipeline_l_norm_i2_l_j1 ...
Execute         set_default_model Attention_layer_Pipeline_l_norm_i2_l_j1 
Execute         apply_spec_resource_limit Attention_layer_Pipeline_l_norm_i2_l_j1 
INFO-FLOW: Configuring Module : Attention_layer ...
Execute         set_default_model Attention_layer 
Execute         apply_spec_resource_limit Attention_layer 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_VITIS_LOOP_110_1 ...
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_110_1 
Execute         apply_spec_resource_limit Self_attention_Pipeline_VITIS_LOOP_110_1 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_l_j2 ...
Execute         set_default_model Self_attention_Pipeline_l_j2 
Execute         apply_spec_resource_limit Self_attention_Pipeline_l_j2 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_l_update_i4_l_j3 ...
Execute         set_default_model Self_attention_Pipeline_l_update_i4_l_j3 
Execute         apply_spec_resource_limit Self_attention_Pipeline_l_update_i4_l_j3 
INFO-FLOW: Configuring Module : Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2 ...
Execute         set_default_model Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2 
Execute         apply_spec_resource_limit Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2 
INFO-FLOW: Configuring Module : Context_layer_Pipeline_l_k2 ...
Execute         set_default_model Context_layer_Pipeline_l_k2 
Execute         apply_spec_resource_limit Context_layer_Pipeline_l_k2 
INFO-FLOW: Configuring Module : Context_layer ...
Execute         set_default_model Context_layer 
Execute         apply_spec_resource_limit Context_layer 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_l_mh_merge_i_m_l_j_m ...
Execute         set_default_model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
Execute         apply_spec_resource_limit Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
INFO-FLOW: Configuring Module : Self_attention ...
Execute         set_default_model Self_attention 
Execute         apply_spec_resource_limit Self_attention 
INFO-FLOW: Configuring Module : Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 ...
Execute         set_default_model Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 
Execute         apply_spec_resource_limit Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 
INFO-FLOW: Configuring Module : Linear_layer_ds0_Pipeline_l_k3 ...
Execute         set_default_model Linear_layer_ds0_Pipeline_l_k3 
Execute         apply_spec_resource_limit Linear_layer_ds0_Pipeline_l_k3 
INFO-FLOW: Configuring Module : Linear_layer_ds0 ...
Execute         set_default_model Linear_layer_ds0 
Execute         apply_spec_resource_limit Linear_layer_ds0 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 
INFO-FLOW: Configuring Module : Layer_norm_Pipeline_VITIS_LOOP_290_1 ...
Execute         set_default_model Layer_norm_Pipeline_VITIS_LOOP_290_1 
Execute         apply_spec_resource_limit Layer_norm_Pipeline_VITIS_LOOP_290_1 
INFO-FLOW: Configuring Module : Layer_norm_Pipeline_VITIS_LOOP_294_2 ...
Execute         set_default_model Layer_norm_Pipeline_VITIS_LOOP_294_2 
Execute         apply_spec_resource_limit Layer_norm_Pipeline_VITIS_LOOP_294_2 
INFO-FLOW: Configuring Module : Layer_norm_Pipeline_l_j6 ...
Execute         set_default_model Layer_norm_Pipeline_l_j6 
Execute         apply_spec_resource_limit Layer_norm_Pipeline_l_j6 
INFO-FLOW: Configuring Module : Layer_norm_Pipeline_l_j7 ...
Execute         set_default_model Layer_norm_Pipeline_l_j7 
Execute         apply_spec_resource_limit Layer_norm_Pipeline_l_j7 
INFO-FLOW: Configuring Module : Layer_norm ...
Execute         set_default_model Layer_norm 
Execute         apply_spec_resource_limit Layer_norm 
INFO-FLOW: Configuring Module : Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 ...
Execute         set_default_model Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 
Execute         apply_spec_resource_limit Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 
INFO-FLOW: Configuring Module : Linear_layer_ds1_Pipeline_l_k4 ...
Execute         set_default_model Linear_layer_ds1_Pipeline_l_k4 
Execute         apply_spec_resource_limit Linear_layer_ds1_Pipeline_l_k4 
INFO-FLOW: Configuring Module : Linear_layer_ds1 ...
Execute         set_default_model Linear_layer_ds1 
Execute         apply_spec_resource_limit Linear_layer_ds1 
INFO-FLOW: Configuring Module : pow_generic<double> ...
Execute         set_default_model pow_generic<double> 
Execute         apply_spec_resource_limit pow_generic<double> 
INFO-FLOW: Configuring Module : exp_generic<double> ...
Execute         set_default_model exp_generic<double> 
Execute         apply_spec_resource_limit exp_generic<double> 
INFO-FLOW: Configuring Module : generic_tanh<float> ...
Execute         set_default_model generic_tanh<float> 
Execute         apply_spec_resource_limit generic_tanh<float> 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9 
INFO-FLOW: Configuring Module : Linear_layer_ds2_Pipeline_l_bias_i13_l_j10 ...
Execute         set_default_model Linear_layer_ds2_Pipeline_l_bias_i13_l_j10 
Execute         apply_spec_resource_limit Linear_layer_ds2_Pipeline_l_bias_i13_l_j10 
INFO-FLOW: Configuring Module : Linear_layer_ds2_Pipeline_l_k5 ...
Execute         set_default_model Linear_layer_ds2_Pipeline_l_k5 
Execute         apply_spec_resource_limit Linear_layer_ds2_Pipeline_l_k5 
INFO-FLOW: Configuring Module : Linear_layer_ds2 ...
Execute         set_default_model Linear_layer_ds2 
Execute         apply_spec_resource_limit Linear_layer_ds2 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11 
INFO-FLOW: Configuring Module : Layer_norm.1_Pipeline_VITIS_LOOP_290_1 ...
Execute         set_default_model Layer_norm.1_Pipeline_VITIS_LOOP_290_1 
Execute         apply_spec_resource_limit Layer_norm.1_Pipeline_VITIS_LOOP_290_1 
INFO-FLOW: Configuring Module : Layer_norm.1_Pipeline_VITIS_LOOP_294_2 ...
Execute         set_default_model Layer_norm.1_Pipeline_VITIS_LOOP_294_2 
Execute         apply_spec_resource_limit Layer_norm.1_Pipeline_VITIS_LOOP_294_2 
INFO-FLOW: Configuring Module : Layer_norm.1_Pipeline_l_j6 ...
Execute         set_default_model Layer_norm.1_Pipeline_l_j6 
Execute         apply_spec_resource_limit Layer_norm.1_Pipeline_l_j6 
INFO-FLOW: Configuring Module : Layer_norm.1_Pipeline_l_j7 ...
Execute         set_default_model Layer_norm.1_Pipeline_l_j7 
Execute         apply_spec_resource_limit Layer_norm.1_Pipeline_l_j7 
INFO-FLOW: Configuring Module : Layer_norm.1 ...
Execute         set_default_model Layer_norm.1 
Execute         apply_spec_resource_limit Layer_norm.1 
INFO-FLOW: Configuring Module : Bert_layer ...
Execute         set_default_model Bert_layer 
Execute         apply_spec_resource_limit Bert_layer 
INFO-FLOW: Model list for preprocess: Linear_layer_qkv_Pipeline_l_bias_i_l_j Linear_layer_qkv_Pipeline_l_k Linear_layer_qkv Self_attention_Pipeline_l_mh_separate_i_s_l_j_s Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2 Attention_layer_Pipeline_l_k1 Attention_layer_Pipeline_l_norm_i2_l_j1 Attention_layer Self_attention_Pipeline_VITIS_LOOP_110_1 Self_attention_Pipeline_l_j2 Self_attention_Pipeline_l_update_i4_l_j3 Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2 Context_layer_Pipeline_l_k2 Context_layer Self_attention_Pipeline_l_mh_merge_i_m_l_j_m Self_attention Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 Linear_layer_ds0_Pipeline_l_k3 Linear_layer_ds0 Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 Layer_norm_Pipeline_VITIS_LOOP_290_1 Layer_norm_Pipeline_VITIS_LOOP_294_2 Layer_norm_Pipeline_l_j6 Layer_norm_Pipeline_l_j7 Layer_norm Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 Linear_layer_ds1_Pipeline_l_k4 Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9 Linear_layer_ds2_Pipeline_l_bias_i13_l_j10 Linear_layer_ds2_Pipeline_l_k5 Linear_layer_ds2 Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11 Layer_norm.1_Pipeline_VITIS_LOOP_290_1 Layer_norm.1_Pipeline_VITIS_LOOP_294_2 Layer_norm.1_Pipeline_l_j6 Layer_norm.1_Pipeline_l_j7 Layer_norm.1 Bert_layer
INFO-FLOW: Preprocessing Module: Linear_layer_qkv_Pipeline_l_bias_i_l_j ...
Execute         set_default_model Linear_layer_qkv_Pipeline_l_bias_i_l_j 
Execute         cdfg_preprocess -model Linear_layer_qkv_Pipeline_l_bias_i_l_j 
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_l_bias_i_l_j 
INFO-FLOW: Preprocessing Module: Linear_layer_qkv_Pipeline_l_k ...
Execute         set_default_model Linear_layer_qkv_Pipeline_l_k 
Execute         cdfg_preprocess -model Linear_layer_qkv_Pipeline_l_k 
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_l_k 
INFO-FLOW: Preprocessing Module: Linear_layer_qkv ...
Execute         set_default_model Linear_layer_qkv 
Execute         cdfg_preprocess -model Linear_layer_qkv 
Execute         rtl_gen_preprocess Linear_layer_qkv 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_l_mh_separate_i_s_l_j_s ...
Execute         set_default_model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
Execute         cdfg_preprocess -model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
INFO-FLOW: Preprocessing Module: Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2 ...
Execute         set_default_model Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2 
Execute         cdfg_preprocess -model Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2 
Execute         rtl_gen_preprocess Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2 
INFO-FLOW: Preprocessing Module: Attention_layer_Pipeline_l_k1 ...
Execute         set_default_model Attention_layer_Pipeline_l_k1 
Execute         cdfg_preprocess -model Attention_layer_Pipeline_l_k1 
Execute         rtl_gen_preprocess Attention_layer_Pipeline_l_k1 
INFO-FLOW: Preprocessing Module: Attention_layer_Pipeline_l_norm_i2_l_j1 ...
Execute         set_default_model Attention_layer_Pipeline_l_norm_i2_l_j1 
Execute         cdfg_preprocess -model Attention_layer_Pipeline_l_norm_i2_l_j1 
Execute         rtl_gen_preprocess Attention_layer_Pipeline_l_norm_i2_l_j1 
INFO-FLOW: Preprocessing Module: Attention_layer ...
Execute         set_default_model Attention_layer 
Execute         cdfg_preprocess -model Attention_layer 
Execute         rtl_gen_preprocess Attention_layer 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_VITIS_LOOP_110_1 ...
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_110_1 
Execute         cdfg_preprocess -model Self_attention_Pipeline_VITIS_LOOP_110_1 
Execute         rtl_gen_preprocess Self_attention_Pipeline_VITIS_LOOP_110_1 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_l_j2 ...
Execute         set_default_model Self_attention_Pipeline_l_j2 
Execute         cdfg_preprocess -model Self_attention_Pipeline_l_j2 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_j2 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_l_update_i4_l_j3 ...
Execute         set_default_model Self_attention_Pipeline_l_update_i4_l_j3 
Execute         cdfg_preprocess -model Self_attention_Pipeline_l_update_i4_l_j3 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_update_i4_l_j3 
INFO-FLOW: Preprocessing Module: Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2 ...
Execute         set_default_model Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2 
Execute         cdfg_preprocess -model Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2 
Execute         rtl_gen_preprocess Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2 
INFO-FLOW: Preprocessing Module: Context_layer_Pipeline_l_k2 ...
Execute         set_default_model Context_layer_Pipeline_l_k2 
Execute         cdfg_preprocess -model Context_layer_Pipeline_l_k2 
Execute         rtl_gen_preprocess Context_layer_Pipeline_l_k2 
INFO-FLOW: Preprocessing Module: Context_layer ...
Execute         set_default_model Context_layer 
Execute         cdfg_preprocess -model Context_layer 
Execute         rtl_gen_preprocess Context_layer 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_l_mh_merge_i_m_l_j_m ...
Execute         set_default_model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
Execute         cdfg_preprocess -model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
INFO-FLOW: Preprocessing Module: Self_attention ...
Execute         set_default_model Self_attention 
Execute         cdfg_preprocess -model Self_attention 
Execute         rtl_gen_preprocess Self_attention 
INFO-FLOW: Preprocessing Module: Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 ...
Execute         set_default_model Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 
Execute         cdfg_preprocess -model Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 
Execute         rtl_gen_preprocess Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 
INFO-FLOW: Preprocessing Module: Linear_layer_ds0_Pipeline_l_k3 ...
Execute         set_default_model Linear_layer_ds0_Pipeline_l_k3 
Execute         cdfg_preprocess -model Linear_layer_ds0_Pipeline_l_k3 
Execute         rtl_gen_preprocess Linear_layer_ds0_Pipeline_l_k3 
INFO-FLOW: Preprocessing Module: Linear_layer_ds0 ...
Execute         set_default_model Linear_layer_ds0 
Execute         cdfg_preprocess -model Linear_layer_ds0 
Execute         rtl_gen_preprocess Linear_layer_ds0 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 
INFO-FLOW: Preprocessing Module: Layer_norm_Pipeline_VITIS_LOOP_290_1 ...
Execute         set_default_model Layer_norm_Pipeline_VITIS_LOOP_290_1 
Execute         cdfg_preprocess -model Layer_norm_Pipeline_VITIS_LOOP_290_1 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_VITIS_LOOP_290_1 
INFO-FLOW: Preprocessing Module: Layer_norm_Pipeline_VITIS_LOOP_294_2 ...
Execute         set_default_model Layer_norm_Pipeline_VITIS_LOOP_294_2 
Execute         cdfg_preprocess -model Layer_norm_Pipeline_VITIS_LOOP_294_2 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_VITIS_LOOP_294_2 
INFO-FLOW: Preprocessing Module: Layer_norm_Pipeline_l_j6 ...
Execute         set_default_model Layer_norm_Pipeline_l_j6 
Execute         cdfg_preprocess -model Layer_norm_Pipeline_l_j6 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_l_j6 
INFO-FLOW: Preprocessing Module: Layer_norm_Pipeline_l_j7 ...
Execute         set_default_model Layer_norm_Pipeline_l_j7 
Execute         cdfg_preprocess -model Layer_norm_Pipeline_l_j7 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_l_j7 
INFO-FLOW: Preprocessing Module: Layer_norm ...
Execute         set_default_model Layer_norm 
Execute         cdfg_preprocess -model Layer_norm 
Execute         rtl_gen_preprocess Layer_norm 
INFO-FLOW: Preprocessing Module: Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 ...
Execute         set_default_model Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 
Execute         cdfg_preprocess -model Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 
Execute         rtl_gen_preprocess Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 
INFO-FLOW: Preprocessing Module: Linear_layer_ds1_Pipeline_l_k4 ...
Execute         set_default_model Linear_layer_ds1_Pipeline_l_k4 
Execute         cdfg_preprocess -model Linear_layer_ds1_Pipeline_l_k4 
Execute         rtl_gen_preprocess Linear_layer_ds1_Pipeline_l_k4 
INFO-FLOW: Preprocessing Module: Linear_layer_ds1 ...
Execute         set_default_model Linear_layer_ds1 
Execute         cdfg_preprocess -model Linear_layer_ds1 
Execute         rtl_gen_preprocess Linear_layer_ds1 
INFO-FLOW: Preprocessing Module: pow_generic<double> ...
Execute         set_default_model pow_generic<double> 
Execute         cdfg_preprocess -model pow_generic<double> 
Execute         rtl_gen_preprocess pow_generic<double> 
INFO-FLOW: Preprocessing Module: exp_generic<double> ...
Execute         set_default_model exp_generic<double> 
Execute         cdfg_preprocess -model exp_generic<double> 
Execute         rtl_gen_preprocess exp_generic<double> 
INFO-FLOW: Preprocessing Module: generic_tanh<float> ...
Execute         set_default_model generic_tanh<float> 
Execute         cdfg_preprocess -model generic_tanh<float> 
Execute         rtl_gen_preprocess generic_tanh<float> 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9 
INFO-FLOW: Preprocessing Module: Linear_layer_ds2_Pipeline_l_bias_i13_l_j10 ...
Execute         set_default_model Linear_layer_ds2_Pipeline_l_bias_i13_l_j10 
Execute         cdfg_preprocess -model Linear_layer_ds2_Pipeline_l_bias_i13_l_j10 
Execute         rtl_gen_preprocess Linear_layer_ds2_Pipeline_l_bias_i13_l_j10 
INFO-FLOW: Preprocessing Module: Linear_layer_ds2_Pipeline_l_k5 ...
Execute         set_default_model Linear_layer_ds2_Pipeline_l_k5 
Execute         cdfg_preprocess -model Linear_layer_ds2_Pipeline_l_k5 
Execute         rtl_gen_preprocess Linear_layer_ds2_Pipeline_l_k5 
INFO-FLOW: Preprocessing Module: Linear_layer_ds2 ...
Execute         set_default_model Linear_layer_ds2 
Execute         cdfg_preprocess -model Linear_layer_ds2 
Execute         rtl_gen_preprocess Linear_layer_ds2 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11 
INFO-FLOW: Preprocessing Module: Layer_norm.1_Pipeline_VITIS_LOOP_290_1 ...
Execute         set_default_model Layer_norm.1_Pipeline_VITIS_LOOP_290_1 
Execute         cdfg_preprocess -model Layer_norm.1_Pipeline_VITIS_LOOP_290_1 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_VITIS_LOOP_290_1 
INFO-FLOW: Preprocessing Module: Layer_norm.1_Pipeline_VITIS_LOOP_294_2 ...
Execute         set_default_model Layer_norm.1_Pipeline_VITIS_LOOP_294_2 
Execute         cdfg_preprocess -model Layer_norm.1_Pipeline_VITIS_LOOP_294_2 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_VITIS_LOOP_294_2 
INFO-FLOW: Preprocessing Module: Layer_norm.1_Pipeline_l_j6 ...
Execute         set_default_model Layer_norm.1_Pipeline_l_j6 
Execute         cdfg_preprocess -model Layer_norm.1_Pipeline_l_j6 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_l_j6 
INFO-FLOW: Preprocessing Module: Layer_norm.1_Pipeline_l_j7 ...
Execute         set_default_model Layer_norm.1_Pipeline_l_j7 
Execute         cdfg_preprocess -model Layer_norm.1_Pipeline_l_j7 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_l_j7 
INFO-FLOW: Preprocessing Module: Layer_norm.1 ...
Execute         set_default_model Layer_norm.1 
Execute         cdfg_preprocess -model Layer_norm.1 
Execute         rtl_gen_preprocess Layer_norm.1 
INFO-FLOW: Preprocessing Module: Bert_layer ...
Execute         set_default_model Bert_layer 
Execute         cdfg_preprocess -model Bert_layer 
Execute         rtl_gen_preprocess Bert_layer 
INFO-FLOW: Model list for synthesis: Linear_layer_qkv_Pipeline_l_bias_i_l_j Linear_layer_qkv_Pipeline_l_k Linear_layer_qkv Self_attention_Pipeline_l_mh_separate_i_s_l_j_s Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2 Attention_layer_Pipeline_l_k1 Attention_layer_Pipeline_l_norm_i2_l_j1 Attention_layer Self_attention_Pipeline_VITIS_LOOP_110_1 Self_attention_Pipeline_l_j2 Self_attention_Pipeline_l_update_i4_l_j3 Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2 Context_layer_Pipeline_l_k2 Context_layer Self_attention_Pipeline_l_mh_merge_i_m_l_j_m Self_attention Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 Linear_layer_ds0_Pipeline_l_k3 Linear_layer_ds0 Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 Layer_norm_Pipeline_VITIS_LOOP_290_1 Layer_norm_Pipeline_VITIS_LOOP_294_2 Layer_norm_Pipeline_l_j6 Layer_norm_Pipeline_l_j7 Layer_norm Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 Linear_layer_ds1_Pipeline_l_k4 Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9 Linear_layer_ds2_Pipeline_l_bias_i13_l_j10 Linear_layer_ds2_Pipeline_l_k5 Linear_layer_ds2 Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11 Layer_norm.1_Pipeline_VITIS_LOOP_290_1 Layer_norm.1_Pipeline_VITIS_LOOP_294_2 Layer_norm.1_Pipeline_l_j6 Layer_norm.1_Pipeline_l_j7 Layer_norm.1 Bert_layer
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv_Pipeline_l_bias_i_l_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_qkv_Pipeline_l_bias_i_l_j 
Execute         schedule -model Linear_layer_qkv_Pipeline_l_bias_i_l_j 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln33) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i_l_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'l_bias_i_l_j'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.39 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.64 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.41 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i_l_j.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i_l_j.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_qkv_Pipeline_l_bias_i_l_j.
Execute         set_default_model Linear_layer_qkv_Pipeline_l_bias_i_l_j 
Execute         bind -model Linear_layer_qkv_Pipeline_l_bias_i_l_j 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.836 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i_l_j.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i_l_j.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_qkv_Pipeline_l_bias_i_l_j.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv_Pipeline_l_k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_qkv_Pipeline_l_k 
Execute         schedule -model Linear_layer_qkv_Pipeline_l_k 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_k'.
WARNING: [HLS 200-880] The II Violation in module 'Linear_layer_qkv_Pipeline_l_k' (loop 'l_k'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('v15_write_ln46', kernel.cpp:46) of variable 'v16', kernel.cpp:46 on local variable 'v15' and 'load' operation ('v15_load', kernel.cpp:46) on local variable 'v15'.
WARNING: [HLS 200-880] The II Violation in module 'Linear_layer_qkv_Pipeline_l_k' (loop 'l_k'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('v15_write_ln46', kernel.cpp:46) of variable 'v16', kernel.cpp:46 on local variable 'v15' and 'load' operation ('v15_load', kernel.cpp:46) on local variable 'v15'.
WARNING: [HLS 200-880] The II Violation in module 'Linear_layer_qkv_Pipeline_l_k' (loop 'l_k'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('v15_write_ln46', kernel.cpp:46) of variable 'v16', kernel.cpp:46 on local variable 'v15' and 'load' operation ('v15_load', kernel.cpp:46) on local variable 'v15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 15, loop 'l_k'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Linear_layer_qkv_Pipeline_l_k' consists of the following:	'fadd' operation ('v16', kernel.cpp:46) [1194]  (7.26 ns)
	'store' operation ('v15_35_write_ln46', kernel.cpp:46) of variable 'v16', kernel.cpp:46 on local variable 'v15' [1695]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.93 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.06 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_k.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.09 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_k.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_qkv_Pipeline_l_k.
Execute         set_default_model Linear_layer_qkv_Pipeline_l_k 
Execute         bind -model Linear_layer_qkv_Pipeline_l_k 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.37 seconds. CPU system time: 0 seconds. Elapsed time: 1.41 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_k.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.39 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_k.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_qkv_Pipeline_l_k.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_qkv 
Execute         schedule -model Linear_layer_qkv 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.66 seconds. CPU system time: 0 seconds. Elapsed time: 1.71 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_qkv.
Execute         set_default_model Linear_layer_qkv 
Execute         bind -model Linear_layer_qkv 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.46 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_qkv.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_mh_separate_i_s_l_j_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
Execute         schedule -model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln198) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'l_mh_separate_i_s_l_j_s'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 16, loop 'l_mh_separate_i_s_l_j_s'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.93 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.44 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.
Execute         set_default_model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
Execute         bind -model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.28 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2 
Execute         schedule -model Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_1_VITIS_LOOP_67_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_66_1_VITIS_LOOP_67_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2.sched.adb -f 
INFO-FLOW: Finish scheduling Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2.
Execute         set_default_model Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2 
Execute         bind -model Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2.bind.adb -f 
INFO-FLOW: Finish binding Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Attention_layer_Pipeline_l_k1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Attention_layer_Pipeline_l_k1 
Execute         schedule -model Attention_layer_Pipeline_l_k1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_k1'.
WARNING: [HLS 200-880] The II Violation in module 'Attention_layer_Pipeline_l_k1' (loop 'l_k1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('v32_write_ln83', kernel.cpp:83) of variable 'v33', kernel.cpp:83 on local variable 'v32' and 'load' operation ('v32_load', kernel.cpp:83) on local variable 'v32'.
WARNING: [HLS 200-880] The II Violation in module 'Attention_layer_Pipeline_l_k1' (loop 'l_k1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('v32_write_ln83', kernel.cpp:83) of variable 'v33', kernel.cpp:83 on local variable 'v32' and 'load' operation ('v32_load', kernel.cpp:83) on local variable 'v32'.
WARNING: [HLS 200-880] The II Violation in module 'Attention_layer_Pipeline_l_k1' (loop 'l_k1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('v32_write_ln83', kernel.cpp:83) of variable 'v33', kernel.cpp:83 on local variable 'v32' and 'load' operation ('v32_load', kernel.cpp:83) on local variable 'v32'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 15, loop 'l_k1'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Attention_layer_Pipeline_l_k1' consists of the following:	'fadd' operation ('v33', kernel.cpp:83) [165]  (7.26 ns)
	'store' operation ('v32_3_write_ln83', kernel.cpp:83) of variable 'v33', kernel.cpp:83 on local variable 'v32' [226]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_k1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_k1.sched.adb -f 
INFO-FLOW: Finish scheduling Attention_layer_Pipeline_l_k1.
Execute         set_default_model Attention_layer_Pipeline_l_k1 
Execute         bind -model Attention_layer_Pipeline_l_k1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_k1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_k1.bind.adb -f 
INFO-FLOW: Finish binding Attention_layer_Pipeline_l_k1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Attention_layer_Pipeline_l_norm_i2_l_j1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Attention_layer_Pipeline_l_norm_i2_l_j1 
Execute         schedule -model Attention_layer_Pipeline_l_norm_i2_l_j1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_norm_i2_l_j1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'l_norm_i2_l_j1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_norm_i2_l_j1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_norm_i2_l_j1.sched.adb -f 
INFO-FLOW: Finish scheduling Attention_layer_Pipeline_l_norm_i2_l_j1.
Execute         set_default_model Attention_layer_Pipeline_l_norm_i2_l_j1 
Execute         bind -model Attention_layer_Pipeline_l_norm_i2_l_j1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_norm_i2_l_j1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_norm_i2_l_j1.bind.adb -f 
INFO-FLOW: Finish binding Attention_layer_Pipeline_l_norm_i2_l_j1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Attention_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Attention_layer 
Execute         schedule -model Attention_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer.sched.adb -f 
INFO-FLOW: Finish scheduling Attention_layer.
Execute         set_default_model Attention_layer 
Execute         bind -model Attention_layer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer.bind.adb -f 
INFO-FLOW: Finish binding Attention_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_VITIS_LOOP_110_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_110_1 
Execute         schedule -model Self_attention_Pipeline_VITIS_LOOP_110_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_110_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_110_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_110_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_110_1.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_VITIS_LOOP_110_1.
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_110_1 
Execute         bind -model Self_attention_Pipeline_VITIS_LOOP_110_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_110_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_110_1.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_VITIS_LOOP_110_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_j2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_l_j2 
Execute         schedule -model Self_attention_Pipeline_l_j2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j2'.
WARNING: [HLS 200-880] The II Violation in module 'Self_attention_Pipeline_l_j2' (loop 'l_j2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('v47_write_ln121', kernel.cpp:121) of variable 'v48', kernel.cpp:121 on local variable 'v47' and 'load' operation ('v47_load', kernel.cpp:121) on local variable 'v47'.
WARNING: [HLS 200-880] The II Violation in module 'Self_attention_Pipeline_l_j2' (loop 'l_j2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('v47_write_ln121', kernel.cpp:121) of variable 'v48', kernel.cpp:121 on local variable 'v47' and 'load' operation ('v47_load', kernel.cpp:121) on local variable 'v47'.
WARNING: [HLS 200-880] The II Violation in module 'Self_attention_Pipeline_l_j2' (loop 'l_j2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('v47_write_ln121', kernel.cpp:121) of variable 'v48', kernel.cpp:121 on local variable 'v47' and 'load' operation ('v47_load', kernel.cpp:121) on local variable 'v47'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 18, loop 'l_j2'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Self_attention_Pipeline_l_j2' consists of the following:	'fadd' operation ('v48', kernel.cpp:121) [152]  (7.26 ns)
	'store' operation ('v47_write_ln121', kernel.cpp:121) of variable 'v48', kernel.cpp:121 on local variable 'v47' [160]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j2.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_l_j2.
Execute         set_default_model Self_attention_Pipeline_l_j2 
Execute         bind -model Self_attention_Pipeline_l_j2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j2.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_l_j2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_update_i4_l_j3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_l_update_i4_l_j3 
Execute         schedule -model Self_attention_Pipeline_l_update_i4_l_j3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_update_i4_l_j3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, loop 'l_update_i4_l_j3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i4_l_j3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i4_l_j3.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_l_update_i4_l_j3.
Execute         set_default_model Self_attention_Pipeline_l_update_i4_l_j3 
Execute         bind -model Self_attention_Pipeline_l_update_i4_l_j3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i4_l_j3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i4_l_j3.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_l_update_i4_l_j3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2 
Execute         schedule -model Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_148_1_VITIS_LOOP_149_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_148_1_VITIS_LOOP_149_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2.sched.adb -f 
INFO-FLOW: Finish scheduling Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2.
Execute         set_default_model Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2 
Execute         bind -model Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2.bind.adb -f 
INFO-FLOW: Finish binding Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Context_layer_Pipeline_l_k2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Context_layer_Pipeline_l_k2 
Execute         schedule -model Context_layer_Pipeline_l_k2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_k2'.
WARNING: [HLS 200-880] The II Violation in module 'Context_layer_Pipeline_l_k2' (loop 'l_k2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('v69_write_ln165', kernel.cpp:165) of variable 'v70', kernel.cpp:165 on local variable 'v69' and 'load' operation ('v69_load', kernel.cpp:165) on local variable 'v69'.
WARNING: [HLS 200-880] The II Violation in module 'Context_layer_Pipeline_l_k2' (loop 'l_k2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('v69_write_ln165', kernel.cpp:165) of variable 'v70', kernel.cpp:165 on local variable 'v69' and 'load' operation ('v69_load', kernel.cpp:165) on local variable 'v69'.
WARNING: [HLS 200-880] The II Violation in module 'Context_layer_Pipeline_l_k2' (loop 'l_k2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('v69_write_ln165', kernel.cpp:165) of variable 'v70', kernel.cpp:165 on local variable 'v69' and 'load' operation ('v69_load', kernel.cpp:165) on local variable 'v69'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 15, loop 'l_k2'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Context_layer_Pipeline_l_k2' consists of the following:	'fadd' operation ('v70', kernel.cpp:165) [167]  (7.26 ns)
	'store' operation ('v69_3_write_ln165', kernel.cpp:165) of variable 'v70', kernel.cpp:165 on local variable 'v69' [228]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_k2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.16 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_k2.sched.adb -f 
INFO-FLOW: Finish scheduling Context_layer_Pipeline_l_k2.
Execute         set_default_model Context_layer_Pipeline_l_k2 
Execute         bind -model Context_layer_Pipeline_l_k2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_k2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_k2.bind.adb -f 
INFO-FLOW: Finish binding Context_layer_Pipeline_l_k2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Context_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Context_layer 
Execute         schedule -model Context_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer.sched.adb -f 
INFO-FLOW: Finish scheduling Context_layer.
Execute         set_default_model Context_layer 
Execute         bind -model Context_layer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer.bind.adb -f 
INFO-FLOW: Finish binding Context_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_mh_merge_i_m_l_j_m' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
Execute         schedule -model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mh_merge_i_m_l_j_m'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'l_mh_merge_i_m_l_j_m'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.
Execute         set_default_model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
Execute         bind -model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention 
Execute         schedule -model Self_attention 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention.
Execute         set_default_model Self_attention 
Execute         bind -model Self_attention 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.27 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.42 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention.bind.adb -f 
INFO-FLOW: Finish binding Self_attention.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds0_Pipeline_l_bias_i5_l_j4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 
Execute         schedule -model Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln239) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i5_l_j4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'l_bias_i5_l_j4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.49 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.95 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_bias_i5_l_j4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_bias_i5_l_j4.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds0_Pipeline_l_bias_i5_l_j4.
Execute         set_default_model Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 
Execute         bind -model Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_bias_i5_l_j4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_bias_i5_l_j4.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds0_Pipeline_l_bias_i5_l_j4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds0_Pipeline_l_k3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds0_Pipeline_l_k3 
Execute         schedule -model Linear_layer_ds0_Pipeline_l_k3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_k3'.
WARNING: [HLS 200-880] The II Violation in module 'Linear_layer_ds0_Pipeline_l_k3' (loop 'l_k3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('v105_write_ln252', kernel.cpp:252) of variable 'v106', kernel.cpp:252 on local variable 'v105' and 'load' operation ('v105_load', kernel.cpp:252) on local variable 'v105'.
WARNING: [HLS 200-880] The II Violation in module 'Linear_layer_ds0_Pipeline_l_k3' (loop 'l_k3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('v105_write_ln252', kernel.cpp:252) of variable 'v106', kernel.cpp:252 on local variable 'v105' and 'load' operation ('v105_load', kernel.cpp:252) on local variable 'v105'.
WARNING: [HLS 200-880] The II Violation in module 'Linear_layer_ds0_Pipeline_l_k3' (loop 'l_k3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('v105_write_ln252', kernel.cpp:252) of variable 'v106', kernel.cpp:252 on local variable 'v105' and 'load' operation ('v105_load', kernel.cpp:252) on local variable 'v105'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 15, loop 'l_k3'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Linear_layer_ds0_Pipeline_l_k3' consists of the following:	'fadd' operation ('v106', kernel.cpp:252) [1179]  (7.26 ns)
	'store' operation ('v105_35_write_ln252', kernel.cpp:252) of variable 'v106', kernel.cpp:252 on local variable 'v105' [1671]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.31 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_k3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.11 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_k3.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds0_Pipeline_l_k3.
Execute         set_default_model Linear_layer_ds0_Pipeline_l_k3 
Execute         bind -model Linear_layer_ds0_Pipeline_l_k3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.27 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.45 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_k3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.44 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_k3.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds0_Pipeline_l_k3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds0 
Execute         schedule -model Linear_layer_ds0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.86 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds0.
Execute         set_default_model Linear_layer_ds0 
Execute         bind -model Linear_layer_ds0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.43 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 
Execute         schedule -model Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln273) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'l_S_i_j_0_i7_l_j5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop 'l_S_i_j_0_i7_l_j5'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.45 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5.
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 
Execute         bind -model Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_Pipeline_VITIS_LOOP_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm_Pipeline_VITIS_LOOP_290_1 
Execute         schedule -model Layer_norm_Pipeline_VITIS_LOOP_290_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_290_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_290_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_290_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_290_1.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm_Pipeline_VITIS_LOOP_290_1.
Execute         set_default_model Layer_norm_Pipeline_VITIS_LOOP_290_1 
Execute         bind -model Layer_norm_Pipeline_VITIS_LOOP_290_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_290_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_290_1.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm_Pipeline_VITIS_LOOP_290_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_Pipeline_VITIS_LOOP_294_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm_Pipeline_VITIS_LOOP_294_2 
Execute         schedule -model Layer_norm_Pipeline_VITIS_LOOP_294_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_294_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_294_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_294_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_294_2.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm_Pipeline_VITIS_LOOP_294_2.
Execute         set_default_model Layer_norm_Pipeline_VITIS_LOOP_294_2 
Execute         bind -model Layer_norm_Pipeline_VITIS_LOOP_294_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_294_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_294_2.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm_Pipeline_VITIS_LOOP_294_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_Pipeline_l_j6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm_Pipeline_l_j6 
Execute         schedule -model Layer_norm_Pipeline_l_j6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j6'.
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm_Pipeline_l_j6' (loop 'l_j6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('v127_write_ln303', kernel.cpp:303) of variable 'v128', kernel.cpp:303 on local variable 'v127' and 'load' operation ('v127_load', kernel.cpp:303) on local variable 'v127'.
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm_Pipeline_l_j6' (loop 'l_j6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('v127_write_ln303', kernel.cpp:303) of variable 'v128', kernel.cpp:303 on local variable 'v127' and 'load' operation ('v127_load', kernel.cpp:303) on local variable 'v127'.
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm_Pipeline_l_j6' (loop 'l_j6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('v127_write_ln303', kernel.cpp:303) of variable 'v128', kernel.cpp:303 on local variable 'v127' and 'load' operation ('v127_load', kernel.cpp:303) on local variable 'v127'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 34, loop 'l_j6'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Layer_norm_Pipeline_l_j6' consists of the following:	'fadd' operation ('v128', kernel.cpp:303) [40]  (7.26 ns)
	'store' operation ('v127_write_ln303', kernel.cpp:303) of variable 'v128', kernel.cpp:303 on local variable 'v127' [57]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j6.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j6.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm_Pipeline_l_j6.
Execute         set_default_model Layer_norm_Pipeline_l_j6 
Execute         bind -model Layer_norm_Pipeline_l_j6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j6.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j6.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm_Pipeline_l_j6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_Pipeline_l_j7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm_Pipeline_l_j7 
Execute         schedule -model Layer_norm_Pipeline_l_j7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 33, loop 'l_j7'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j7.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j7.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm_Pipeline_l_j7.
Execute         set_default_model Layer_norm_Pipeline_l_j7 
Execute         bind -model Layer_norm_Pipeline_l_j7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j7.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j7.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm_Pipeline_l_j7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm 
Execute         schedule -model Layer_norm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm.
Execute         set_default_model Layer_norm 
Execute         bind -model Layer_norm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds1_Pipeline_l_bias_i10_l_j8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 
Execute         schedule -model Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln359) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i10_l_j8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 16, loop 'l_bias_i10_l_j8'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.49 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.961 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_bias_i10_l_j8.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_bias_i10_l_j8.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds1_Pipeline_l_bias_i10_l_j8.
Execute         set_default_model Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 
Execute         bind -model Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.961 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_bias_i10_l_j8.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_bias_i10_l_j8.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds1_Pipeline_l_bias_i10_l_j8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds1_Pipeline_l_k4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds1_Pipeline_l_k4 
Execute         schedule -model Linear_layer_ds1_Pipeline_l_k4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_k4'.
WARNING: [HLS 200-880] The II Violation in module 'Linear_layer_ds1_Pipeline_l_k4' (loop 'l_k4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('v169_write_ln372', kernel.cpp:372) of variable 'v170', kernel.cpp:372 on local variable 'v169' and 'load' operation ('v169_load', kernel.cpp:372) on local variable 'v169'.
WARNING: [HLS 200-880] The II Violation in module 'Linear_layer_ds1_Pipeline_l_k4' (loop 'l_k4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('v169_write_ln372', kernel.cpp:372) of variable 'v170', kernel.cpp:372 on local variable 'v169' and 'load' operation ('v169_load', kernel.cpp:372) on local variable 'v169'.
WARNING: [HLS 200-880] The II Violation in module 'Linear_layer_ds1_Pipeline_l_k4' (loop 'l_k4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('v169_write_ln372', kernel.cpp:372) of variable 'v170', kernel.cpp:372 on local variable 'v169' and 'load' operation ('v169_load', kernel.cpp:372) on local variable 'v169'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 15, loop 'l_k4'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Linear_layer_ds1_Pipeline_l_k4' consists of the following:	'fadd' operation ('v170', kernel.cpp:372) [1179]  (7.26 ns)
	'store' operation ('v169_35_write_ln372', kernel.cpp:372) of variable 'v170', kernel.cpp:372 on local variable 'v169' [1671]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.1 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.24 seconds; current allocated memory: 1.961 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_k4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.13 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_k4.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds1_Pipeline_l_k4.
Execute         set_default_model Linear_layer_ds1_Pipeline_l_k4 
Execute         bind -model Linear_layer_ds1_Pipeline_l_k4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.49 seconds; current allocated memory: 1.961 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_k4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.41 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_k4.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds1_Pipeline_l_k4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds1 
Execute         schedule -model Linear_layer_ds1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.82 seconds; current allocated memory: 1.961 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds1.
Execute         set_default_model Linear_layer_ds1 
Execute         bind -model Linear_layer_ds1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.961 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.43 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pow_generic<double> 
Execute         schedule -model pow_generic<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_32) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 86, function 'pow_generic<double>'
WARNING: [HLS 200-871] Estimated clock period (7.42055ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'pow_generic_double_s' consists of the following:	'add' operation ('ret.V') [176]  (0 ns)
	'sub' operation ('ret.V') [183]  (7.42 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.36 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.961 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.26 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling pow_generic<double>.
Execute         set_default_model pow_generic<double> 
Execute         bind -model pow_generic<double> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.961 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.39 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.bind.adb -f 
INFO-FLOW: Finish binding pow_generic<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model exp_generic<double> 
Execute         schedule -model exp_generic<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_48) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 29, function 'exp_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.961 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling exp_generic<double>.
Execute         set_default_model exp_generic<double> 
Execute         bind -model exp_generic<double> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.961 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.bind.adb -f 
INFO-FLOW: Finish binding exp_generic<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model generic_tanh<float> 
Execute         schedule -model generic_tanh<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_tanh<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, function 'generic_tanh<float>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.961 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling generic_tanh<float>.
Execute         set_default_model generic_tanh<float> 
Execute         bind -model generic_tanh<float> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.961 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.3 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.bind.adb -f 
INFO-FLOW: Finish binding generic_tanh<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9 
Execute         schedule -model Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln392) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'l_S_i_j_0_i12_l_j9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 216, loop 'l_S_i_j_0_i12_l_j9'
WARNING: [HLS 200-871] Estimated clock period (7.42055ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9' consists of the following:	'call' operation ('tmp_69', /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [504]  (7.42 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.79 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.961 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.55 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9.
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9 
Execute         bind -model Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.62 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.19 seconds; current allocated memory: 1.961 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.71 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds2_Pipeline_l_bias_i13_l_j10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds2_Pipeline_l_bias_i13_l_j10 
Execute         schedule -model Linear_layer_ds2_Pipeline_l_bias_i13_l_j10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln423) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i13_l_j10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'l_bias_i13_l_j10'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.49 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.27 seconds; current allocated memory: 1.961 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_bias_i13_l_j10.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_bias_i13_l_j10.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds2_Pipeline_l_bias_i13_l_j10.
Execute         set_default_model Linear_layer_ds2_Pipeline_l_bias_i13_l_j10 
Execute         bind -model Linear_layer_ds2_Pipeline_l_bias_i13_l_j10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.961 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_bias_i13_l_j10.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_bias_i13_l_j10.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds2_Pipeline_l_bias_i13_l_j10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds2_Pipeline_l_k5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds2_Pipeline_l_k5 
Execute         schedule -model Linear_layer_ds2_Pipeline_l_k5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_k5'.
WARNING: [HLS 200-880] The II Violation in module 'Linear_layer_ds2_Pipeline_l_k5' (loop 'l_k5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('v199_write_ln436', kernel.cpp:436) of variable 'v200', kernel.cpp:436 on local variable 'v199' and 'load' operation ('v199_load', kernel.cpp:436) on local variable 'v199'.
WARNING: [HLS 200-880] The II Violation in module 'Linear_layer_ds2_Pipeline_l_k5' (loop 'l_k5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('v199_write_ln436', kernel.cpp:436) of variable 'v200', kernel.cpp:436 on local variable 'v199' and 'load' operation ('v199_load', kernel.cpp:436) on local variable 'v199'.
WARNING: [HLS 200-880] The II Violation in module 'Linear_layer_ds2_Pipeline_l_k5' (loop 'l_k5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('v199_write_ln436', kernel.cpp:436) of variable 'v200', kernel.cpp:436 on local variable 'v199' and 'load' operation ('v199_load', kernel.cpp:436) on local variable 'v199'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 15, loop 'l_k5'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Linear_layer_ds2_Pipeline_l_k5' consists of the following:	'fadd' operation ('v200', kernel.cpp:436) [1179]  (7.26 ns)
	'store' operation ('v199_35_write_ln436', kernel.cpp:436) of variable 'v200', kernel.cpp:436 on local variable 'v199' [1671]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.02 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.17 seconds; current allocated memory: 1.961 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_k5.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.08 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_k5.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds2_Pipeline_l_k5.
Execute         set_default_model Linear_layer_ds2_Pipeline_l_k5 
Execute         bind -model Linear_layer_ds2_Pipeline_l_k5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.28 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.43 seconds; current allocated memory: 1.961 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_k5.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.44 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_k5.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds2_Pipeline_l_k5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds2 
Execute         schedule -model Linear_layer_ds2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.84 seconds; current allocated memory: 1.961 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds2.
Execute         set_default_model Linear_layer_ds2 
Execute         bind -model Linear_layer_ds2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.961 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.44 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11 
Execute         schedule -model Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln457) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'l_S_i_j_0_i15_l_j11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop 'l_S_i_j_0_i15_l_j11'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.44 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.961 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11.
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11 
Execute         bind -model Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.961 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_1_Pipeline_VITIS_LOOP_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm.1_Pipeline_VITIS_LOOP_290_1 
Execute         schedule -model Layer_norm.1_Pipeline_VITIS_LOOP_290_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_290_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_290_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.961 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_290_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_290_1.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm.1_Pipeline_VITIS_LOOP_290_1.
Execute         set_default_model Layer_norm.1_Pipeline_VITIS_LOOP_290_1 
Execute         bind -model Layer_norm.1_Pipeline_VITIS_LOOP_290_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.961 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_290_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_290_1.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm.1_Pipeline_VITIS_LOOP_290_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_1_Pipeline_VITIS_LOOP_294_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm.1_Pipeline_VITIS_LOOP_294_2 
Execute         schedule -model Layer_norm.1_Pipeline_VITIS_LOOP_294_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_294_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_294_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.961 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_294_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_294_2.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm.1_Pipeline_VITIS_LOOP_294_2.
Execute         set_default_model Layer_norm.1_Pipeline_VITIS_LOOP_294_2 
Execute         bind -model Layer_norm.1_Pipeline_VITIS_LOOP_294_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.961 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_294_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_294_2.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm.1_Pipeline_VITIS_LOOP_294_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_1_Pipeline_l_j6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm.1_Pipeline_l_j6 
Execute         schedule -model Layer_norm.1_Pipeline_l_j6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j6'.
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm_1_Pipeline_l_j6' (loop 'l_j6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('v127_write_ln303', kernel.cpp:303) of variable 'v128', kernel.cpp:303 on local variable 'v127' and 'load' operation ('v127_load', kernel.cpp:303) on local variable 'v127'.
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm_1_Pipeline_l_j6' (loop 'l_j6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('v127_write_ln303', kernel.cpp:303) of variable 'v128', kernel.cpp:303 on local variable 'v127' and 'load' operation ('v127_load', kernel.cpp:303) on local variable 'v127'.
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm_1_Pipeline_l_j6' (loop 'l_j6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('v127_write_ln303', kernel.cpp:303) of variable 'v128', kernel.cpp:303 on local variable 'v127' and 'load' operation ('v127_load', kernel.cpp:303) on local variable 'v127'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 34, loop 'l_j6'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Layer_norm_1_Pipeline_l_j6' consists of the following:	'fadd' operation ('v128', kernel.cpp:303) [40]  (7.26 ns)
	'store' operation ('v127_write_ln303', kernel.cpp:303) of variable 'v128', kernel.cpp:303 on local variable 'v127' [57]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.961 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j6.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j6.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm.1_Pipeline_l_j6.
Execute         set_default_model Layer_norm.1_Pipeline_l_j6 
Execute         bind -model Layer_norm.1_Pipeline_l_j6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.961 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j6.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j6.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm.1_Pipeline_l_j6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_1_Pipeline_l_j7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm.1_Pipeline_l_j7 
Execute         schedule -model Layer_norm.1_Pipeline_l_j7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 33, loop 'l_j7'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.961 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j7.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j7.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm.1_Pipeline_l_j7.
Execute         set_default_model Layer_norm.1_Pipeline_l_j7 
Execute         bind -model Layer_norm.1_Pipeline_l_j7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.961 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j7.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j7.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm.1_Pipeline_l_j7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm.1 
Execute         schedule -model Layer_norm.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.961 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm.1.
Execute         set_default_model Layer_norm.1 
Execute         bind -model Layer_norm.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.961 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer 
Execute         schedule -model Bert_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.961 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer.
Execute         set_default_model Bert_layer 
Execute         bind -model Bert_layer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.5 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.61 seconds; current allocated memory: 1.961 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 2.79 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer.
Execute         get_model_list Bert_layer -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_l_bias_i_l_j 
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_l_k 
Execute         rtl_gen_preprocess Linear_layer_qkv 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
Execute         rtl_gen_preprocess Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2 
Execute         rtl_gen_preprocess Attention_layer_Pipeline_l_k1 
Execute         rtl_gen_preprocess Attention_layer_Pipeline_l_norm_i2_l_j1 
Execute         rtl_gen_preprocess Attention_layer 
Execute         rtl_gen_preprocess Self_attention_Pipeline_VITIS_LOOP_110_1 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_j2 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_update_i4_l_j3 
Execute         rtl_gen_preprocess Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2 
Execute         rtl_gen_preprocess Context_layer_Pipeline_l_k2 
Execute         rtl_gen_preprocess Context_layer 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
Execute         rtl_gen_preprocess Self_attention 
Execute         rtl_gen_preprocess Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 
Execute         rtl_gen_preprocess Linear_layer_ds0_Pipeline_l_k3 
Execute         rtl_gen_preprocess Linear_layer_ds0 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_VITIS_LOOP_290_1 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_VITIS_LOOP_294_2 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_l_j6 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_l_j7 
Execute         rtl_gen_preprocess Layer_norm 
Execute         rtl_gen_preprocess Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 
Execute         rtl_gen_preprocess Linear_layer_ds1_Pipeline_l_k4 
Execute         rtl_gen_preprocess Linear_layer_ds1 
Execute         rtl_gen_preprocess pow_generic<double> 
Execute         rtl_gen_preprocess exp_generic<double> 
Execute         rtl_gen_preprocess generic_tanh<float> 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9 
Execute         rtl_gen_preprocess Linear_layer_ds2_Pipeline_l_bias_i13_l_j10 
Execute         rtl_gen_preprocess Linear_layer_ds2_Pipeline_l_k5 
Execute         rtl_gen_preprocess Linear_layer_ds2 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_VITIS_LOOP_290_1 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_VITIS_LOOP_294_2 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_l_j6 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_l_j7 
Execute         rtl_gen_preprocess Layer_norm.1 
Execute         rtl_gen_preprocess Bert_layer 
INFO-FLOW: Model list for RTL generation: Linear_layer_qkv_Pipeline_l_bias_i_l_j Linear_layer_qkv_Pipeline_l_k Linear_layer_qkv Self_attention_Pipeline_l_mh_separate_i_s_l_j_s Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2 Attention_layer_Pipeline_l_k1 Attention_layer_Pipeline_l_norm_i2_l_j1 Attention_layer Self_attention_Pipeline_VITIS_LOOP_110_1 Self_attention_Pipeline_l_j2 Self_attention_Pipeline_l_update_i4_l_j3 Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2 Context_layer_Pipeline_l_k2 Context_layer Self_attention_Pipeline_l_mh_merge_i_m_l_j_m Self_attention Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 Linear_layer_ds0_Pipeline_l_k3 Linear_layer_ds0 Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 Layer_norm_Pipeline_VITIS_LOOP_290_1 Layer_norm_Pipeline_VITIS_LOOP_294_2 Layer_norm_Pipeline_l_j6 Layer_norm_Pipeline_l_j7 Layer_norm Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 Linear_layer_ds1_Pipeline_l_k4 Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9 Linear_layer_ds2_Pipeline_l_bias_i13_l_j10 Linear_layer_ds2_Pipeline_l_k5 Linear_layer_ds2 Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11 Layer_norm.1_Pipeline_VITIS_LOOP_290_1 Layer_norm.1_Pipeline_VITIS_LOOP_294_2 Layer_norm.1_Pipeline_l_j6 Layer_norm.1_Pipeline_l_j7 Layer_norm.1 Bert_layer
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv_Pipeline_l_bias_i_l_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_qkv_Pipeline_l_bias_i_l_j -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i_l_j.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_qkv_Pipeline_l_bias_i_l_j' pipeline 'l_bias_i_l_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Linear_layer_qkv_Pipeline_l_bias_i_l_j' is 5493 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter13 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_11ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_10ns_5ns_4_14_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv_Pipeline_l_bias_i_l_j'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.1 seconds; current allocated memory: 2.024 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_qkv_Pipeline_l_bias_i_l_j -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_qkv_Pipeline_l_bias_i_l_j 
Execute         gen_rtl Linear_layer_qkv_Pipeline_l_bias_i_l_j -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_qkv_Pipeline_l_bias_i_l_j 
Execute         syn_report -csynth -model Linear_layer_qkv_Pipeline_l_bias_i_l_j -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_l_bias_i_l_j_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_qkv_Pipeline_l_bias_i_l_j -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_l_bias_i_l_j_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_qkv_Pipeline_l_bias_i_l_j -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i_l_j.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_qkv_Pipeline_l_bias_i_l_j -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i_l_j.adb 
Execute         db_write -model Linear_layer_qkv_Pipeline_l_bias_i_l_j -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_qkv_Pipeline_l_bias_i_l_j -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i_l_j 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv_Pipeline_l_k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_qkv_Pipeline_l_k -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_k.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_qkv_Pipeline_l_k' pipeline 'l_k' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 36 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv_Pipeline_l_k'.
Command         create_rtl_model done; 0.72 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 2.024 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_qkv_Pipeline_l_k -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_qkv_Pipeline_l_k 
Execute         gen_rtl Linear_layer_qkv_Pipeline_l_k -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_qkv_Pipeline_l_k 
Execute         syn_report -csynth -model Linear_layer_qkv_Pipeline_l_k -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_l_k_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.28 sec.
Execute         syn_report -rtlxml -model Linear_layer_qkv_Pipeline_l_k -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_l_k_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         syn_report -verbosereport -model Linear_layer_qkv_Pipeline_l_k -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_k.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.54 sec.
Execute         db_write -model Linear_layer_qkv_Pipeline_l_k -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_k.adb 
Command         db_write done; 0.24 sec.
Execute         db_write -model Linear_layer_qkv_Pipeline_l_k -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.5 sec.
Execute         gen_tb_info Linear_layer_qkv_Pipeline_l_k -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_k 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_qkv -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'Linear_layer_qkv' is 6096 from HDL expression: (1'b1 == ap_CS_fsm_state6)
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.21 seconds; current allocated memory: 2.024 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_qkv -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_qkv 
Execute         gen_rtl Linear_layer_qkv -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_qkv 
Execute         syn_report -csynth -model Linear_layer_qkv -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Linear_layer_qkv_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_qkv -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Linear_layer_qkv_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_qkv -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.5 sec.
Execute         db_write -model Linear_layer_qkv -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.adb 
Execute         db_write -model Linear_layer_qkv -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_qkv -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_mh_separate_i_s_l_j_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_mh_separate_i_s_l_j_s' pipeline 'l_mh_separate_i_s_l_j_s' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_11ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1210_32_1_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_10ns_5ns_10_14_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_mh_separate_i_s_l_j_s'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.3 seconds; current allocated memory: 2.086 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_l_mh_separate_i_s_l_j_s -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
Execute         gen_rtl Self_attention_Pipeline_l_mh_separate_i_s_l_j_s -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
Execute         syn_report -csynth -model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.31 sec.
Execute         db_write -model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.adb 
Execute         db_write -model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_l_mh_separate_i_s_l_j_s -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2' pipeline 'VITIS_LOOP_66_1_VITIS_LOOP_67_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.82 seconds; current allocated memory: 2.086 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Bert_layer_Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2 
Execute         gen_rtl Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Bert_layer_Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2 
Execute         syn_report -csynth -model Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2.adb 
Execute         db_write -model Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Attention_layer_Pipeline_l_k1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Attention_layer_Pipeline_l_k1 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_k1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Attention_layer_Pipeline_l_k1' pipeline 'l_k1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Attention_layer_Pipeline_l_k1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.086 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Attention_layer_Pipeline_l_k1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Bert_layer_Attention_layer_Pipeline_l_k1 
Execute         gen_rtl Attention_layer_Pipeline_l_k1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Bert_layer_Attention_layer_Pipeline_l_k1 
Execute         syn_report -csynth -model Attention_layer_Pipeline_l_k1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Attention_layer_Pipeline_l_k1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Attention_layer_Pipeline_l_k1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Attention_layer_Pipeline_l_k1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Attention_layer_Pipeline_l_k1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_k1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.19 sec.
Execute         db_write -model Attention_layer_Pipeline_l_k1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_k1.adb 
Execute         db_write -model Attention_layer_Pipeline_l_k1 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Attention_layer_Pipeline_l_k1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_k1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Attention_layer_Pipeline_l_norm_i2_l_j1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Attention_layer_Pipeline_l_norm_i2_l_j1 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_norm_i2_l_j1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Attention_layer_Pipeline_l_norm_i2_l_j1' pipeline 'l_norm_i2_l_j1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Attention_layer_Pipeline_l_norm_i2_l_j1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.086 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Attention_layer_Pipeline_l_norm_i2_l_j1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Bert_layer_Attention_layer_Pipeline_l_norm_i2_l_j1 
Execute         gen_rtl Attention_layer_Pipeline_l_norm_i2_l_j1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Bert_layer_Attention_layer_Pipeline_l_norm_i2_l_j1 
Execute         syn_report -csynth -model Attention_layer_Pipeline_l_norm_i2_l_j1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Attention_layer_Pipeline_l_norm_i2_l_j1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Attention_layer_Pipeline_l_norm_i2_l_j1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Attention_layer_Pipeline_l_norm_i2_l_j1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Attention_layer_Pipeline_l_norm_i2_l_j1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_norm_i2_l_j1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Attention_layer_Pipeline_l_norm_i2_l_j1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_norm_i2_l_j1.adb 
Execute         db_write -model Attention_layer_Pipeline_l_norm_i2_l_j1 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Attention_layer_Pipeline_l_norm_i2_l_j1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_norm_i2_l_j1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Attention_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Attention_layer -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'Attention_layer/grp_fu_2337_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Attention_layer/grp_fu_2341_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Attention_layer/grp_fu_2345_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Attention_layer'.
Command         create_rtl_model done; 0.41 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 2.086 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Attention_layer -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Bert_layer_Attention_layer 
Execute         gen_rtl Attention_layer -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Bert_layer_Attention_layer 
Execute         syn_report -csynth -model Attention_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Attention_layer_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Attention_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Attention_layer_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Attention_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -model Attention_layer -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer.adb 
Execute         db_write -model Attention_layer -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Attention_layer -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_VITIS_LOOP_110_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_VITIS_LOOP_110_1 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_110_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_VITIS_LOOP_110_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.086 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_VITIS_LOOP_110_1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_VITIS_LOOP_110_1 
Execute         gen_rtl Self_attention_Pipeline_VITIS_LOOP_110_1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_VITIS_LOOP_110_1 
Execute         syn_report -csynth -model Self_attention_Pipeline_VITIS_LOOP_110_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_VITIS_LOOP_110_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_VITIS_LOOP_110_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_VITIS_LOOP_110_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_VITIS_LOOP_110_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_110_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Self_attention_Pipeline_VITIS_LOOP_110_1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_110_1.adb 
Execute         db_write -model Self_attention_Pipeline_VITIS_LOOP_110_1 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_VITIS_LOOP_110_1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_110_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_j2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_l_j2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_j2' pipeline 'l_j2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_j2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.086 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_l_j2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_l_j2 
Execute         gen_rtl Self_attention_Pipeline_l_j2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_l_j2 
Execute         syn_report -csynth -model Self_attention_Pipeline_l_j2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_j2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_l_j2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_j2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_l_j2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Self_attention_Pipeline_l_j2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j2.adb 
Execute         db_write -model Self_attention_Pipeline_l_j2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_l_j2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_update_i4_l_j3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_l_update_i4_l_j3 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i4_l_j3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_update_i4_l_j3' pipeline 'l_update_i4_l_j3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_update_i4_l_j3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.086 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_l_update_i4_l_j3 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_l_update_i4_l_j3 
Execute         gen_rtl Self_attention_Pipeline_l_update_i4_l_j3 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_l_update_i4_l_j3 
Execute         syn_report -csynth -model Self_attention_Pipeline_l_update_i4_l_j3 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_update_i4_l_j3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_l_update_i4_l_j3 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_update_i4_l_j3_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_l_update_i4_l_j3 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i4_l_j3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Self_attention_Pipeline_l_update_i4_l_j3 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i4_l_j3.adb 
Execute         db_write -model Self_attention_Pipeline_l_update_i4_l_j3 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_l_update_i4_l_j3 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i4_l_j3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.086 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Bert_layer_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2 
Execute         gen_rtl Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Bert_layer_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2 
Execute         syn_report -csynth -model Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2.adb 
Execute         db_write -model Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Context_layer_Pipeline_l_k2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Context_layer_Pipeline_l_k2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_k2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Context_layer_Pipeline_l_k2' pipeline 'l_k2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Context_layer_Pipeline_l_k2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.086 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Context_layer_Pipeline_l_k2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Bert_layer_Context_layer_Pipeline_l_k2 
Execute         gen_rtl Context_layer_Pipeline_l_k2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Bert_layer_Context_layer_Pipeline_l_k2 
Execute         syn_report -csynth -model Context_layer_Pipeline_l_k2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Context_layer_Pipeline_l_k2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Context_layer_Pipeline_l_k2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Context_layer_Pipeline_l_k2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Context_layer_Pipeline_l_k2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_k2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.19 sec.
Execute         db_write -model Context_layer_Pipeline_l_k2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_k2.adb 
Execute         db_write -model Context_layer_Pipeline_l_k2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Context_layer_Pipeline_l_k2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_k2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Context_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Context_layer -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'Context_layer/grp_fu_2337_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Context_layer/grp_fu_2341_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Context_layer/grp_fu_2345_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Context_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.086 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Context_layer -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Bert_layer_Context_layer 
Execute         gen_rtl Context_layer -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Bert_layer_Context_layer 
Execute         syn_report -csynth -model Context_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Context_layer_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Context_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Context_layer_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Context_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -model Context_layer -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer.adb 
Execute         db_write -model Context_layer -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Context_layer -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_mh_merge_i_m_l_j_m' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_mh_merge_i_m_l_j_m' pipeline 'l_mh_merge_i_m_l_j_m' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_mh_merge_i_m_l_j_m'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.086 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_l_mh_merge_i_m_l_j_m -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
Execute         gen_rtl Self_attention_Pipeline_l_mh_merge_i_m_l_j_m -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
Execute         syn_report -csynth -model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.adb 
Execute         db_write -model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_l_mh_merge_i_m_l_j_m -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'Self_attention/grp_fu_5844_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Self_attention/grp_fu_5848_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Self_attention/grp_fu_5852_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention'.
Command         create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.149 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention 
Execute         gen_rtl Self_attention -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention 
Execute         syn_report -csynth -model Self_attention -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Self_attention_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Self_attention_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.58 sec.
Execute         db_write -model Self_attention -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention.adb 
Execute         db_write -model Self_attention -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds0_Pipeline_l_bias_i5_l_j4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_bias_i5_l_j4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds0_Pipeline_l_bias_i5_l_j4' pipeline 'l_bias_i5_l_j4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Linear_layer_ds0_Pipeline_l_bias_i5_l_j4' is 5493 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter13 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_11ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_10ns_5ns_4_14_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds0_Pipeline_l_bias_i5_l_j4'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.05 seconds; current allocated memory: 2.149 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 
Execute         gen_rtl Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 
Execute         syn_report -csynth -model Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Linear_layer_ds0_Pipeline_l_bias_i5_l_j4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Linear_layer_ds0_Pipeline_l_bias_i5_l_j4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_bias_i5_l_j4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_bias_i5_l_j4.adb 
Execute         db_write -model Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds0_Pipeline_l_k3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds0_Pipeline_l_k3 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_k3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds0_Pipeline_l_k3' pipeline 'l_k3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 35 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 36 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds0_Pipeline_l_k3'.
Command         create_rtl_model done; 0.43 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.8 seconds; current allocated memory: 2.149 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds0_Pipeline_l_k3 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds0_Pipeline_l_k3 
Execute         gen_rtl Linear_layer_ds0_Pipeline_l_k3 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds0_Pipeline_l_k3 
Execute         syn_report -csynth -model Linear_layer_ds0_Pipeline_l_k3 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Linear_layer_ds0_Pipeline_l_k3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_ds0_Pipeline_l_k3 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Linear_layer_ds0_Pipeline_l_k3_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds0_Pipeline_l_k3 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_k3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.49 sec.
Execute         db_write -model Linear_layer_ds0_Pipeline_l_k3 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_k3.adb 
Command         db_write done; 0.13 sec.
Execute         db_write -model Linear_layer_ds0_Pipeline_l_k3 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_ds0_Pipeline_l_k3 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_k3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds0 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds0/grp_fu_5844_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds0/grp_fu_5848_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds0/grp_fu_5852_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds0/grp_fu_5876_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds0/grp_fu_5880_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds0/grp_fu_5884_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds0/grp_fu_5888_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds0/grp_fu_5892_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds0/grp_fu_5896_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds0/grp_fu_5900_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds0/grp_fu_5904_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds0/grp_fu_5908_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds0/grp_fu_5912_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds0/grp_fu_5916_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds0/grp_fu_5920_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds0/grp_fu_5924_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds0/grp_fu_5928_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds0/grp_fu_5932_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds0/grp_fu_5936_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds0/grp_fu_5940_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds0/grp_fu_5944_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds0/grp_fu_5948_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds0/grp_fu_5952_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds0/grp_fu_5956_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds0/grp_fu_5960_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds0/grp_fu_5964_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds0/grp_fu_5968_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds0/grp_fu_5972_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds0/grp_fu_5976_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds0/grp_fu_5980_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds0/grp_fu_5984_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds0/grp_fu_5988_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds0/grp_fu_5992_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds0/grp_fu_5996_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds0/grp_fu_6000_p_opcode' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'Linear_layer_ds0' is 6168 from HDL expression: (1'b1 == ap_CS_fsm_state6)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 35 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 36 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds0'.
Command         create_rtl_model done; 1.43 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.6 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.52 seconds; current allocated memory: 2.149 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds0 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds0 
Execute         gen_rtl Linear_layer_ds0 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds0 
Execute         syn_report -csynth -model Linear_layer_ds0 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Linear_layer_ds0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_ds0 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Linear_layer_ds0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds0 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.77 sec.
Execute         db_write -model Linear_layer_ds0 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.adb 
Execute         db_write -model Linear_layer_ds0 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_ds0 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5' pipeline 'l_S_i_j_0_i7_l_j5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_11ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1210_32_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_10ns_5ns_10_14_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.39 seconds; current allocated memory: 2.211 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 
Execute         gen_rtl Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.16 sec.
Execute         db_write -model Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5.adb 
Execute         db_write -model Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_Pipeline_VITIS_LOOP_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm_Pipeline_VITIS_LOOP_290_1 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_290_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_Pipeline_VITIS_LOOP_290_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.211 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm_Pipeline_VITIS_LOOP_290_1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_Pipeline_VITIS_LOOP_290_1 
Execute         gen_rtl Layer_norm_Pipeline_VITIS_LOOP_290_1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_Pipeline_VITIS_LOOP_290_1 
Execute         syn_report -csynth -model Layer_norm_Pipeline_VITIS_LOOP_290_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_VITIS_LOOP_290_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm_Pipeline_VITIS_LOOP_290_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_VITIS_LOOP_290_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm_Pipeline_VITIS_LOOP_290_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_290_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Layer_norm_Pipeline_VITIS_LOOP_290_1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_290_1.adb 
Execute         db_write -model Layer_norm_Pipeline_VITIS_LOOP_290_1 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Layer_norm_Pipeline_VITIS_LOOP_290_1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_290_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_Pipeline_VITIS_LOOP_294_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm_Pipeline_VITIS_LOOP_294_2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_294_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_Pipeline_VITIS_LOOP_294_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.211 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm_Pipeline_VITIS_LOOP_294_2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_Pipeline_VITIS_LOOP_294_2 
Execute         gen_rtl Layer_norm_Pipeline_VITIS_LOOP_294_2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_Pipeline_VITIS_LOOP_294_2 
Execute         syn_report -csynth -model Layer_norm_Pipeline_VITIS_LOOP_294_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_VITIS_LOOP_294_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm_Pipeline_VITIS_LOOP_294_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_VITIS_LOOP_294_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm_Pipeline_VITIS_LOOP_294_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_294_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Layer_norm_Pipeline_VITIS_LOOP_294_2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_294_2.adb 
Execute         db_write -model Layer_norm_Pipeline_VITIS_LOOP_294_2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Layer_norm_Pipeline_VITIS_LOOP_294_2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_294_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_Pipeline_l_j6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm_Pipeline_l_j6 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Layer_norm_Pipeline_l_j6' pipeline 'l_j6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_Pipeline_l_j6'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.211 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm_Pipeline_l_j6 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_Pipeline_l_j6 
Execute         gen_rtl Layer_norm_Pipeline_l_j6 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_Pipeline_l_j6 
Execute         syn_report -csynth -model Layer_norm_Pipeline_l_j6 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_l_j6_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm_Pipeline_l_j6 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_l_j6_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm_Pipeline_l_j6 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j6.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Layer_norm_Pipeline_l_j6 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j6.adb 
Execute         db_write -model Layer_norm_Pipeline_l_j6 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Layer_norm_Pipeline_l_j6 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_Pipeline_l_j7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm_Pipeline_l_j7 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Layer_norm_Pipeline_l_j7' pipeline 'l_j7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_Pipeline_l_j7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.211 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm_Pipeline_l_j7 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_Pipeline_l_j7 
Execute         gen_rtl Layer_norm_Pipeline_l_j7 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_Pipeline_l_j7 
Execute         syn_report -csynth -model Layer_norm_Pipeline_l_j7 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_l_j7_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm_Pipeline_l_j7 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_l_j7_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm_Pipeline_l_j7 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j7.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Layer_norm_Pipeline_l_j7 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j7.adb 
Execute         db_write -model Layer_norm_Pipeline_l_j7 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Layer_norm_Pipeline_l_j7 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'Layer_norm/grp_fu_5844_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.211 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm 
Execute         gen_rtl Layer_norm -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm 
Execute         syn_report -csynth -model Layer_norm -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Layer_norm_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Layer_norm_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model Layer_norm -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm.adb 
Execute         db_write -model Layer_norm -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Layer_norm -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds1_Pipeline_l_bias_i10_l_j8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_bias_i10_l_j8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds1_Pipeline_l_bias_i10_l_j8' pipeline 'l_bias_i10_l_j8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Linear_layer_ds1_Pipeline_l_bias_i10_l_j8' is 5785 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter15 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'mul_mul_12ns_13ns_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_12ns_5ns_4_16_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds1_Pipeline_l_bias_i10_l_j8'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.211 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 
Execute         gen_rtl Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 
Execute         syn_report -csynth -model Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Linear_layer_ds1_Pipeline_l_bias_i10_l_j8_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Linear_layer_ds1_Pipeline_l_bias_i10_l_j8_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_bias_i10_l_j8.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_bias_i10_l_j8.adb 
Execute         db_write -model Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds1_Pipeline_l_k4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds1_Pipeline_l_k4 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_k4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds1_Pipeline_l_k4' pipeline 'l_k4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 35 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 36 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds1_Pipeline_l_k4'.
Command         create_rtl_model done; 0.42 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.79 seconds; current allocated memory: 2.211 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds1_Pipeline_l_k4 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds1_Pipeline_l_k4 
Execute         gen_rtl Linear_layer_ds1_Pipeline_l_k4 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds1_Pipeline_l_k4 
Execute         syn_report -csynth -model Linear_layer_ds1_Pipeline_l_k4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Linear_layer_ds1_Pipeline_l_k4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_ds1_Pipeline_l_k4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Linear_layer_ds1_Pipeline_l_k4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds1_Pipeline_l_k4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_k4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.47 sec.
Execute         db_write -model Linear_layer_ds1_Pipeline_l_k4 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_k4.adb 
Command         db_write done; 0.14 sec.
Execute         db_write -model Linear_layer_ds1_Pipeline_l_k4 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_ds1_Pipeline_l_k4 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_k4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds1 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds1/grp_fu_5844_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds1/grp_fu_5848_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds1/grp_fu_5852_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds1/grp_fu_5876_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds1/grp_fu_5880_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds1/grp_fu_5884_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds1/grp_fu_5888_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds1/grp_fu_5892_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds1/grp_fu_5896_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds1/grp_fu_5900_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds1/grp_fu_5904_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds1/grp_fu_5908_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds1/grp_fu_5912_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds1/grp_fu_5916_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds1/grp_fu_5920_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds1/grp_fu_5924_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds1/grp_fu_5928_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds1/grp_fu_5932_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds1/grp_fu_5936_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds1/grp_fu_5940_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds1/grp_fu_5944_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds1/grp_fu_5948_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds1/grp_fu_5952_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds1/grp_fu_5956_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds1/grp_fu_5960_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds1/grp_fu_5964_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds1/grp_fu_5968_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds1/grp_fu_5972_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds1/grp_fu_5976_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds1/grp_fu_5980_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds1/grp_fu_5984_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds1/grp_fu_5988_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds1/grp_fu_5992_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds1/grp_fu_5996_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds1/grp_fu_6000_p_opcode' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'Linear_layer_ds1' is 6480 from HDL expression: (1'b1 == ap_CS_fsm_state6)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 35 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 36 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds1'.
Command         create_rtl_model done; 1.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.64 seconds. CPU system time: 0.1 seconds. Elapsed time: 3.48 seconds; current allocated memory: 2.274 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds1 
Execute         gen_rtl Linear_layer_ds1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds1 
Execute         syn_report -csynth -model Linear_layer_ds1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Linear_layer_ds1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_ds1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Linear_layer_ds1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.76 sec.
Execute         db_write -model Linear_layer_ds1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.adb 
Execute         db_write -model Linear_layer_ds1 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_ds1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pow_generic<double> -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_double_s' pipeline 'pow_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'pow_generic_double_s' is 12308 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_80ns_90_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40ns_40ns_80_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_54s_6ns_54_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_71ns_4ns_75_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_73ns_6ns_79_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_77ns_6ns_83_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_77s_54ns_130_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_77s_55ns_130_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_82ns_6ns_88_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_83ns_6ns_89_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_87ns_6ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_92ns_6ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
Command         create_rtl_model done; 0.71 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.91 seconds; current allocated memory: 2.274 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl pow_generic<double> -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Bert_layer_pow_generic_double_s 
Execute         gen_rtl pow_generic<double> -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Bert_layer_pow_generic_double_s 
Execute         syn_report -csynth -model pow_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/pow_generic_double_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.25 sec.
Execute         syn_report -rtlxml -model pow_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/pow_generic_double_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         syn_report -verbosereport -model pow_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.51 sec.
Execute         db_write -model pow_generic<double> -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.adb 
Command         db_write done; 0.16 sec.
Execute         db_write -model pow_generic<double> -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pow_generic<double> -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model exp_generic<double> -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arraocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arrapcA' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'exp_generic_double_s' pipeline 'exp_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.49 seconds; current allocated memory: 2.274 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl exp_generic<double> -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Bert_layer_exp_generic_double_s 
Execute         gen_rtl exp_generic<double> -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Bert_layer_exp_generic_double_s 
Execute         syn_report -csynth -model exp_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/exp_generic_double_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model exp_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/exp_generic_double_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model exp_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.27 sec.
Execute         db_write -model exp_generic<double> -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.adb 
Execute         db_write -model exp_generic<double> -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info exp_generic<double> -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model generic_tanh<float> -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generic_tanh_float_s' pipeline 'generic_tanh<float>' pipeline type 'function pipeline'
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_5_full_dsp_1' is changed to 'fadd_32ns_32ns_32_5_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fdiv_32ns_32ns_32_16_no_dsp_1' is changed to 'fdiv_32ns_32ns_32_16_no_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fptrunc_64ns_32_2_no_dsp_1' is changed to 'fptrunc_64ns_32_2_no_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fpext_32ns_64_2_no_dsp_1' is changed to 'fpext_32ns_64_2_no_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'dadd_64ns_64ns_64_7_full_dsp_1' is changed to 'dadd_64ns_64ns_64_7_full_dsp_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1_x': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_float_s'.
Command         create_rtl_model done; 0.43 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.11 seconds; current allocated memory: 2.274 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl generic_tanh<float> -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Bert_layer_generic_tanh_float_s 
Execute         gen_rtl generic_tanh<float> -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Bert_layer_generic_tanh_float_s 
Execute         syn_report -csynth -model generic_tanh<float> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/generic_tanh_float_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model generic_tanh<float> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/generic_tanh_float_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model generic_tanh<float> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.36 sec.
Execute         db_write -model generic_tanh<float> -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.adb 
Execute         db_write -model generic_tanh<float> -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info generic_tanh<float> -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9' pipeline 'l_S_i_j_0_i12_l_j9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9' is 10721 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_12ns_13ns_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1212_32_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_12ns_5ns_12_16_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9'.
Command         create_rtl_model done; 0.42 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 2.274 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9 
Execute         gen_rtl Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.74 sec.
Execute         db_write -model Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9.adb 
Execute         db_write -model Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds2_Pipeline_l_bias_i13_l_j10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds2_Pipeline_l_bias_i13_l_j10 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_bias_i13_l_j10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds2_Pipeline_l_bias_i13_l_j10' pipeline 'l_bias_i13_l_j10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Linear_layer_ds2_Pipeline_l_bias_i13_l_j10' is 5493 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter13 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_11ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_10ns_5ns_4_14_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds2_Pipeline_l_bias_i13_l_j10'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.25 seconds; current allocated memory: 2.336 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds2_Pipeline_l_bias_i13_l_j10 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds2_Pipeline_l_bias_i13_l_j10 
Execute         gen_rtl Linear_layer_ds2_Pipeline_l_bias_i13_l_j10 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds2_Pipeline_l_bias_i13_l_j10 
Execute         syn_report -csynth -model Linear_layer_ds2_Pipeline_l_bias_i13_l_j10 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Linear_layer_ds2_Pipeline_l_bias_i13_l_j10_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_ds2_Pipeline_l_bias_i13_l_j10 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Linear_layer_ds2_Pipeline_l_bias_i13_l_j10_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds2_Pipeline_l_bias_i13_l_j10 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_bias_i13_l_j10.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_ds2_Pipeline_l_bias_i13_l_j10 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_bias_i13_l_j10.adb 
Execute         db_write -model Linear_layer_ds2_Pipeline_l_bias_i13_l_j10 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_ds2_Pipeline_l_bias_i13_l_j10 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_bias_i13_l_j10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds2_Pipeline_l_k5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds2_Pipeline_l_k5 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_k5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds2_Pipeline_l_k5' pipeline 'l_k5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 35 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 36 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds2_Pipeline_l_k5'.
Command         create_rtl_model done; 0.47 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.85 seconds; current allocated memory: 2.336 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds2_Pipeline_l_k5 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds2_Pipeline_l_k5 
Execute         gen_rtl Linear_layer_ds2_Pipeline_l_k5 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds2_Pipeline_l_k5 
Execute         syn_report -csynth -model Linear_layer_ds2_Pipeline_l_k5 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Linear_layer_ds2_Pipeline_l_k5_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_ds2_Pipeline_l_k5 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Linear_layer_ds2_Pipeline_l_k5_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds2_Pipeline_l_k5 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_k5.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.48 sec.
Execute         db_write -model Linear_layer_ds2_Pipeline_l_k5 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_k5.adb 
Command         db_write done; 0.13 sec.
Execute         db_write -model Linear_layer_ds2_Pipeline_l_k5 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_ds2_Pipeline_l_k5 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_k5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds2/grp_fu_5844_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds2/grp_fu_5848_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds2/grp_fu_5852_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds2/grp_fu_5876_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds2/grp_fu_5880_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds2/grp_fu_5884_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds2/grp_fu_5888_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds2/grp_fu_5892_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds2/grp_fu_5896_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds2/grp_fu_5900_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds2/grp_fu_5904_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds2/grp_fu_5908_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds2/grp_fu_5912_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds2/grp_fu_5916_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds2/grp_fu_5920_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds2/grp_fu_5924_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds2/grp_fu_5928_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds2/grp_fu_5932_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds2/grp_fu_5936_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds2/grp_fu_5940_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds2/grp_fu_5944_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds2/grp_fu_5948_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds2/grp_fu_5952_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds2/grp_fu_5956_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds2/grp_fu_5960_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds2/grp_fu_5964_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds2/grp_fu_5968_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds2/grp_fu_5972_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds2/grp_fu_5976_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds2/grp_fu_5980_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds2/grp_fu_5984_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds2/grp_fu_5988_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds2/grp_fu_5992_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds2/grp_fu_5996_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Linear_layer_ds2/grp_fu_6000_p_opcode' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'Linear_layer_ds2' is 6216 from HDL expression: (1'b1 == ap_CS_fsm_state6)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 35 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 36 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds2'.
Command         create_rtl_model done; 0.78 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.53 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.9 seconds; current allocated memory: 2.336 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_ds2 
Execute         gen_rtl Linear_layer_ds2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_ds2 
Execute         syn_report -csynth -model Linear_layer_ds2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Linear_layer_ds2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_ds2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Linear_layer_ds2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_ds2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.78 sec.
Execute         db_write -model Linear_layer_ds2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.adb 
Execute         db_write -model Linear_layer_ds2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_ds2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11' pipeline 'l_S_i_j_0_i15_l_j11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_11ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1210_32_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_10ns_5ns_10_14_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11'.
Command         create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.43 seconds; current allocated memory: 2.399 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11 
Execute         gen_rtl Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.16 sec.
Execute         db_write -model Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11.adb 
Execute         db_write -model Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_1_Pipeline_VITIS_LOOP_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm.1_Pipeline_VITIS_LOOP_290_1 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_290_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_1_Pipeline_VITIS_LOOP_290_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.399 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm.1_Pipeline_VITIS_LOOP_290_1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_1_Pipeline_VITIS_LOOP_290_1 
Execute         gen_rtl Layer_norm.1_Pipeline_VITIS_LOOP_290_1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_1_Pipeline_VITIS_LOOP_290_1 
Execute         syn_report -csynth -model Layer_norm.1_Pipeline_VITIS_LOOP_290_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_VITIS_LOOP_290_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm.1_Pipeline_VITIS_LOOP_290_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_VITIS_LOOP_290_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm.1_Pipeline_VITIS_LOOP_290_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_290_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Layer_norm.1_Pipeline_VITIS_LOOP_290_1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_290_1.adb 
Execute         db_write -model Layer_norm.1_Pipeline_VITIS_LOOP_290_1 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Layer_norm.1_Pipeline_VITIS_LOOP_290_1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_290_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_1_Pipeline_VITIS_LOOP_294_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm.1_Pipeline_VITIS_LOOP_294_2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_294_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_1_Pipeline_VITIS_LOOP_294_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.399 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm.1_Pipeline_VITIS_LOOP_294_2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_1_Pipeline_VITIS_LOOP_294_2 
Execute         gen_rtl Layer_norm.1_Pipeline_VITIS_LOOP_294_2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_1_Pipeline_VITIS_LOOP_294_2 
Execute         syn_report -csynth -model Layer_norm.1_Pipeline_VITIS_LOOP_294_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_VITIS_LOOP_294_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm.1_Pipeline_VITIS_LOOP_294_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_VITIS_LOOP_294_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm.1_Pipeline_VITIS_LOOP_294_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_294_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Layer_norm.1_Pipeline_VITIS_LOOP_294_2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_294_2.adb 
Execute         db_write -model Layer_norm.1_Pipeline_VITIS_LOOP_294_2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Layer_norm.1_Pipeline_VITIS_LOOP_294_2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_294_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_1_Pipeline_l_j6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm.1_Pipeline_l_j6 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Layer_norm_1_Pipeline_l_j6' pipeline 'l_j6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_1_Pipeline_l_j6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.399 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm.1_Pipeline_l_j6 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_1_Pipeline_l_j6 
Execute         gen_rtl Layer_norm.1_Pipeline_l_j6 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_1_Pipeline_l_j6 
Execute         syn_report -csynth -model Layer_norm.1_Pipeline_l_j6 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_l_j6_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm.1_Pipeline_l_j6 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_l_j6_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm.1_Pipeline_l_j6 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j6.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Layer_norm.1_Pipeline_l_j6 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j6.adb 
Execute         db_write -model Layer_norm.1_Pipeline_l_j6 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Layer_norm.1_Pipeline_l_j6 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_1_Pipeline_l_j7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm.1_Pipeline_l_j7 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Layer_norm_1_Pipeline_l_j7' pipeline 'l_j7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_1_Pipeline_l_j7'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.399 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm.1_Pipeline_l_j7 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_1_Pipeline_l_j7 
Execute         gen_rtl Layer_norm.1_Pipeline_l_j7 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_1_Pipeline_l_j7 
Execute         syn_report -csynth -model Layer_norm.1_Pipeline_l_j7 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_l_j7_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm.1_Pipeline_l_j7 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_l_j7_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm.1_Pipeline_l_j7 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j7.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Layer_norm.1_Pipeline_l_j7 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j7.adb 
Execute         db_write -model Layer_norm.1_Pipeline_l_j7 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Layer_norm.1_Pipeline_l_j7 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm.1 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'Layer_norm_1/grp_fu_5844_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_1'.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.399 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm.1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_1 
Execute         gen_rtl Layer_norm.1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_1 
Execute         syn_report -csynth -model Layer_norm.1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Layer_norm_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm.1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Layer_norm_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm.1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model Layer_norm.1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.adb 
Execute         db_write -model Layer_norm.1 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Layer_norm.1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer -top_prefix  -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v209_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v209_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v209_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v209_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v209_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v209_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v209_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v209_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v209_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v209_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v209_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v209_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v210_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v210_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v210_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v210_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v210_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v210_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v210_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v210_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v210_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v210_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v210_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v210_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v211' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v212_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v212_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v212_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v212_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v212_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v212_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v212_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v212_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v212_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v212_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v212_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v212_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v213' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v214_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v214_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v214_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v214_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v214_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v214_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v214_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v214_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v214_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v214_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v214_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v214_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v215' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v216_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v216_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v216_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v216_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v216_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v216_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v216_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v216_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v216_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v216_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v216_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v216_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v217' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v218_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v218_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v218_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v218_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v218_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v218_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v218_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v218_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v218_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v218_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v218_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v218_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v219' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v220_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v220_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v220_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v220_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v220_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v220_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v220_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v220_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v220_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v220_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v220_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v220_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v221' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v222' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v223' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v224' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v225' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v226_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v226_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v226_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v226_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v226_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v226_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v226_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v226_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v226_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v226_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v226_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v226_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Bert_layer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-104] Estimated max fanout for 'Bert_layer' is 6495 from HDL expression: (1'b1 == ap_CS_fsm_state16)
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 35 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer'.
Command         create_rtl_model done; 4.03 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.46 seconds. CPU system time: 0.12 seconds. Elapsed time: 4.3 seconds; current allocated memory: 2.461 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer -istop -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Bert_layer 
Command         gen_rtl done; 0.77 sec.
Execute         gen_rtl Bert_layer -istop -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Bert_layer 
Command         gen_rtl done; 0.43 sec.
Execute         syn_report -csynth -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Bert_layer_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.4 sec.
Execute         syn_report -rtlxml -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Bert_layer_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.36 sec.
Execute         syn_report -verbosereport -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 4.49 sec.
Execute         db_write -model Bert_layer -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.adb 
Command         db_write done; 0.47 sec.
Execute         db_write -model Bert_layer -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info Bert_layer -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer 
Command         gen_tb_info done; 0.11 sec.
Execute         export_constraint_db -f -tool general -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.constraint.tcl 
Execute         syn_report -designview -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.design.xml 
Command         syn_report done; 2.77 sec.
Execute         syn_report -csynthDesign -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks Bert_layer 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain Bert_layer 
INFO-FLOW: Model list for RTL component generation: Linear_layer_qkv_Pipeline_l_bias_i_l_j Linear_layer_qkv_Pipeline_l_k Linear_layer_qkv Self_attention_Pipeline_l_mh_separate_i_s_l_j_s Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2 Attention_layer_Pipeline_l_k1 Attention_layer_Pipeline_l_norm_i2_l_j1 Attention_layer Self_attention_Pipeline_VITIS_LOOP_110_1 Self_attention_Pipeline_l_j2 Self_attention_Pipeline_l_update_i4_l_j3 Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2 Context_layer_Pipeline_l_k2 Context_layer Self_attention_Pipeline_l_mh_merge_i_m_l_j_m Self_attention Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 Linear_layer_ds0_Pipeline_l_k3 Linear_layer_ds0 Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 Layer_norm_Pipeline_VITIS_LOOP_290_1 Layer_norm_Pipeline_VITIS_LOOP_294_2 Layer_norm_Pipeline_l_j6 Layer_norm_Pipeline_l_j7 Layer_norm Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 Linear_layer_ds1_Pipeline_l_k4 Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9 Linear_layer_ds2_Pipeline_l_bias_i13_l_j10 Linear_layer_ds2_Pipeline_l_k5 Linear_layer_ds2 Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11 Layer_norm.1_Pipeline_VITIS_LOOP_290_1 Layer_norm.1_Pipeline_VITIS_LOOP_294_2 Layer_norm.1_Pipeline_l_j6 Layer_norm.1_Pipeline_l_j7 Layer_norm.1 Bert_layer
INFO-FLOW: Handling components in module [Linear_layer_qkv_Pipeline_l_bias_i_l_j] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i_l_j.compgen.tcl 
INFO-FLOW: Found component Bert_layer_urem_10ns_5ns_4_14_1.
INFO-FLOW: Append model Bert_layer_urem_10ns_5ns_4_14_1
INFO-FLOW: Found component Bert_layer_mul_mul_10ns_11ns_21_4_1.
INFO-FLOW: Append model Bert_layer_mul_mul_10ns_11ns_21_4_1
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_qkv_Pipeline_l_k] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_k.compgen.tcl 
INFO-FLOW: Found component Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_qkv] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.compgen.tcl 
INFO-FLOW: Handling components in module [Self_attention_Pipeline_l_mh_separate_i_s_l_j_s] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.compgen.tcl 
INFO-FLOW: Found component Bert_layer_urem_10ns_5ns_10_14_1.
INFO-FLOW: Append model Bert_layer_urem_10ns_5ns_10_14_1
INFO-FLOW: Found component Bert_layer_mux_1210_32_1_1.
INFO-FLOW: Append model Bert_layer_mux_1210_32_1_1
INFO-FLOW: Found component Bert_layer_mux_124_32_1_1.
INFO-FLOW: Append model Bert_layer_mux_124_32_1_1
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Attention_layer_Pipeline_l_k1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_k1.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Attention_layer_Pipeline_l_norm_i2_l_j1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_norm_i2_l_j1.compgen.tcl 
INFO-FLOW: Found component Bert_layer_mux_42_32_1_1.
INFO-FLOW: Append model Bert_layer_mux_42_32_1_1
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Attention_layer] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer.compgen.tcl 
INFO-FLOW: Handling components in module [Self_attention_Pipeline_VITIS_LOOP_110_1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_110_1.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention_Pipeline_l_j2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1.
INFO-FLOW: Append model Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention_Pipeline_l_update_i4_l_j3] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i4_l_j3.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Context_layer_Pipeline_l_k2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_k2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Context_layer] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer.compgen.tcl 
INFO-FLOW: Handling components in module [Self_attention_Pipeline_l_mh_merge_i_m_l_j_m] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention.compgen.tcl 
INFO-FLOW: Found component Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_Self_attention_Q_h_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Self_attention_Q_h_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_Self_attention_v84_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Self_attention_v84_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_Self_attention_v85_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Self_attention_v85_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_Self_attention_v86_0_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Self_attention_v86_0_0_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [Linear_layer_ds0_Pipeline_l_bias_i5_l_j4] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_bias_i5_l_j4.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_ds0_Pipeline_l_k3] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_k3.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_ds0] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.compgen.tcl 
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_Pipeline_VITIS_LOOP_290_1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_290_1.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_Pipeline_VITIS_LOOP_294_2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_294_2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_Pipeline_l_j6] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j6.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_Pipeline_l_j7] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j7.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm.compgen.tcl 
INFO-FLOW: Handling components in module [Linear_layer_ds1_Pipeline_l_bias_i10_l_j8] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_bias_i10_l_j8.compgen.tcl 
INFO-FLOW: Found component Bert_layer_urem_12ns_5ns_4_16_1.
INFO-FLOW: Append model Bert_layer_urem_12ns_5ns_4_16_1
INFO-FLOW: Found component Bert_layer_mul_mul_12ns_13ns_25_4_1.
INFO-FLOW: Append model Bert_layer_mul_mul_12ns_13ns_25_4_1
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_ds1_Pipeline_l_k4] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_k4.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_ds1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.compgen.tcl 
INFO-FLOW: Handling components in module [pow_generic_double_s] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
INFO-FLOW: Found component Bert_layer_mul_54s_6ns_54_5_1.
INFO-FLOW: Append model Bert_layer_mul_54s_6ns_54_5_1
INFO-FLOW: Found component Bert_layer_mul_71ns_4ns_75_5_1.
INFO-FLOW: Append model Bert_layer_mul_71ns_4ns_75_5_1
INFO-FLOW: Found component Bert_layer_mul_73ns_6ns_79_5_1.
INFO-FLOW: Append model Bert_layer_mul_73ns_6ns_79_5_1
INFO-FLOW: Found component Bert_layer_mul_83ns_6ns_89_5_1.
INFO-FLOW: Append model Bert_layer_mul_83ns_6ns_89_5_1
INFO-FLOW: Found component Bert_layer_mul_92ns_6ns_98_5_1.
INFO-FLOW: Append model Bert_layer_mul_92ns_6ns_98_5_1
INFO-FLOW: Found component Bert_layer_mul_87ns_6ns_93_5_1.
INFO-FLOW: Append model Bert_layer_mul_87ns_6ns_93_5_1
INFO-FLOW: Found component Bert_layer_mul_82ns_6ns_88_5_1.
INFO-FLOW: Append model Bert_layer_mul_82ns_6ns_88_5_1
INFO-FLOW: Found component Bert_layer_mul_77ns_6ns_83_5_1.
INFO-FLOW: Append model Bert_layer_mul_77ns_6ns_83_5_1
INFO-FLOW: Found component Bert_layer_mul_12s_80ns_90_5_1.
INFO-FLOW: Append model Bert_layer_mul_12s_80ns_90_5_1
INFO-FLOW: Found component Bert_layer_mul_40ns_40ns_80_2_1.
INFO-FLOW: Append model Bert_layer_mul_40ns_40ns_80_2_1
INFO-FLOW: Found component Bert_layer_mul_77s_54ns_130_5_1.
INFO-FLOW: Append model Bert_layer_mul_77s_54ns_130_5_1
INFO-FLOW: Found component Bert_layer_mul_77s_55ns_130_5_1.
INFO-FLOW: Append model Bert_layer_mul_77s_55ns_130_5_1
INFO-FLOW: Found component Bert_layer_mul_13s_71s_71_5_1.
INFO-FLOW: Append model Bert_layer_mul_13s_71s_71_5_1
INFO-FLOW: Found component Bert_layer_mul_43ns_36ns_79_3_1.
INFO-FLOW: Append model Bert_layer_mul_43ns_36ns_79_3_1
INFO-FLOW: Found component Bert_layer_mul_49ns_44ns_93_5_1.
INFO-FLOW: Append model Bert_layer_mul_49ns_44ns_93_5_1
INFO-FLOW: Found component Bert_layer_mul_50ns_50ns_100_5_1.
INFO-FLOW: Append model Bert_layer_mul_50ns_50ns_100_5_1
INFO-FLOW: Found component Bert_layer_mac_muladd_16s_15ns_19s_31_4_1.
INFO-FLOW: Append model Bert_layer_mac_muladd_16s_15ns_19s_31_4_1
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6
INFO-FLOW: Handling components in module [exp_generic_double_s] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
INFO-FLOW: Handling components in module [generic_tanh_float_s] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
INFO-FLOW: Found component Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x.
INFO-FLOW: Append model Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x
INFO-FLOW: Found component Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x.
INFO-FLOW: Append model Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x
INFO-FLOW: Found component Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x.
INFO-FLOW: Append model Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x
INFO-FLOW: Found component Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x.
INFO-FLOW: Append model Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x
INFO-FLOW: Found component Bert_layer_fpext_32ns_64_2_no_dsp_1_x.
INFO-FLOW: Append model Bert_layer_fpext_32ns_64_2_no_dsp_1_x
INFO-FLOW: Found component Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x.
INFO-FLOW: Append model Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9.compgen.tcl 
INFO-FLOW: Found component Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1.
INFO-FLOW: Append model Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1
INFO-FLOW: Found component Bert_layer_urem_12ns_5ns_12_16_1.
INFO-FLOW: Append model Bert_layer_urem_12ns_5ns_12_16_1
INFO-FLOW: Found component Bert_layer_mux_1212_32_1_1.
INFO-FLOW: Append model Bert_layer_mux_1212_32_1_1
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_ds2_Pipeline_l_bias_i13_l_j10] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_bias_i13_l_j10.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_ds2_Pipeline_l_k5] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_k5.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_ds2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.compgen.tcl 
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_1_Pipeline_VITIS_LOOP_290_1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_290_1.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_1_Pipeline_VITIS_LOOP_294_2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_294_2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_1_Pipeline_l_j6] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j6.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_1_Pipeline_l_j7] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j7.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.compgen.tcl 
INFO-FLOW: Handling components in module [Bert_layer] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.tcl 
INFO-FLOW: Found component Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1.
INFO-FLOW: Append model Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: Found component Bert_layer_fptrunc_64ns_32_2_no_dsp_1.
INFO-FLOW: Append model Bert_layer_fptrunc_64ns_32_2_no_dsp_1
INFO-FLOW: Found component Bert_layer_fpext_32ns_64_2_no_dsp_1.
INFO-FLOW: Append model Bert_layer_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: Found component Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1.
INFO-FLOW: Append model Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: Found component Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1.
INFO-FLOW: Append model Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1
INFO-FLOW: Found component Bert_layer_v227_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_v227_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_v230_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_v230_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_v232_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_v232_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_v234_0_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_v234_0_0_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_v235_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_v235_RAM_AUTO_1R1W
INFO-FLOW: Append model Linear_layer_qkv_Pipeline_l_bias_i_l_j
INFO-FLOW: Append model Linear_layer_qkv_Pipeline_l_k
INFO-FLOW: Append model Linear_layer_qkv
INFO-FLOW: Append model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s
INFO-FLOW: Append model Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2
INFO-FLOW: Append model Attention_layer_Pipeline_l_k1
INFO-FLOW: Append model Attention_layer_Pipeline_l_norm_i2_l_j1
INFO-FLOW: Append model Attention_layer
INFO-FLOW: Append model Self_attention_Pipeline_VITIS_LOOP_110_1
INFO-FLOW: Append model Self_attention_Pipeline_l_j2
INFO-FLOW: Append model Self_attention_Pipeline_l_update_i4_l_j3
INFO-FLOW: Append model Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2
INFO-FLOW: Append model Context_layer_Pipeline_l_k2
INFO-FLOW: Append model Context_layer
INFO-FLOW: Append model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m
INFO-FLOW: Append model Self_attention
INFO-FLOW: Append model Linear_layer_ds0_Pipeline_l_bias_i5_l_j4
INFO-FLOW: Append model Linear_layer_ds0_Pipeline_l_k3
INFO-FLOW: Append model Linear_layer_ds0
INFO-FLOW: Append model Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5
INFO-FLOW: Append model Layer_norm_Pipeline_VITIS_LOOP_290_1
INFO-FLOW: Append model Layer_norm_Pipeline_VITIS_LOOP_294_2
INFO-FLOW: Append model Layer_norm_Pipeline_l_j6
INFO-FLOW: Append model Layer_norm_Pipeline_l_j7
INFO-FLOW: Append model Layer_norm
INFO-FLOW: Append model Linear_layer_ds1_Pipeline_l_bias_i10_l_j8
INFO-FLOW: Append model Linear_layer_ds1_Pipeline_l_k4
INFO-FLOW: Append model Linear_layer_ds1
INFO-FLOW: Append model pow_generic_double_s
INFO-FLOW: Append model exp_generic_double_s
INFO-FLOW: Append model generic_tanh_float_s
INFO-FLOW: Append model Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9
INFO-FLOW: Append model Linear_layer_ds2_Pipeline_l_bias_i13_l_j10
INFO-FLOW: Append model Linear_layer_ds2_Pipeline_l_k5
INFO-FLOW: Append model Linear_layer_ds2
INFO-FLOW: Append model Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11
INFO-FLOW: Append model Layer_norm_1_Pipeline_VITIS_LOOP_290_1
INFO-FLOW: Append model Layer_norm_1_Pipeline_VITIS_LOOP_294_2
INFO-FLOW: Append model Layer_norm_1_Pipeline_l_j6
INFO-FLOW: Append model Layer_norm_1_Pipeline_l_j7
INFO-FLOW: Append model Layer_norm_1
INFO-FLOW: Append model Bert_layer
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Bert_layer_urem_10ns_5ns_4_14_1 Bert_layer_mul_mul_10ns_11ns_21_4_1 Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1 Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1 Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_urem_10ns_5ns_10_14_1 Bert_layer_mux_1210_32_1_1 Bert_layer_mux_124_32_1_1 Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_mux_42_32_1_1 Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1 Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W Bert_layer_Self_attention_Q_h_RAM_AUTO_1R1W Bert_layer_Self_attention_v84_RAM_AUTO_1R1W Bert_layer_Self_attention_v85_RAM_AUTO_1R1W Bert_layer_Self_attention_v86_0_0_RAM_AUTO_1R1W Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_urem_12ns_5ns_4_16_1 Bert_layer_mul_mul_12ns_13ns_25_4_1 Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_mul_54s_6ns_54_5_1 Bert_layer_mul_71ns_4ns_75_5_1 Bert_layer_mul_73ns_6ns_79_5_1 Bert_layer_mul_83ns_6ns_89_5_1 Bert_layer_mul_92ns_6ns_98_5_1 Bert_layer_mul_87ns_6ns_93_5_1 Bert_layer_mul_82ns_6ns_88_5_1 Bert_layer_mul_77ns_6ns_83_5_1 Bert_layer_mul_12s_80ns_90_5_1 Bert_layer_mul_40ns_40ns_80_2_1 Bert_layer_mul_77s_54ns_130_5_1 Bert_layer_mul_77s_55ns_130_5_1 Bert_layer_mul_13s_71s_71_5_1 Bert_layer_mul_43ns_36ns_79_3_1 Bert_layer_mul_49ns_44ns_93_5_1 Bert_layer_mul_50ns_50ns_100_5_1 Bert_layer_mac_muladd_16s_15ns_19s_31_4_1 Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6 Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1 Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x Bert_layer_fpext_32ns_64_2_no_dsp_1_x Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1 Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1 Bert_layer_urem_12ns_5ns_12_16_1 Bert_layer_mux_1212_32_1_1 Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1 Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1 Bert_layer_fptrunc_64ns_32_2_no_dsp_1 Bert_layer_fpext_32ns_64_2_no_dsp_1 Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1 Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1 Bert_layer_v227_RAM_AUTO_1R1W Bert_layer_v230_RAM_AUTO_1R1W Bert_layer_v232_RAM_AUTO_1R1W Bert_layer_v234_0_0_RAM_AUTO_1R1W Bert_layer_v235_RAM_AUTO_1R1W Linear_layer_qkv_Pipeline_l_bias_i_l_j Linear_layer_qkv_Pipeline_l_k Linear_layer_qkv Self_attention_Pipeline_l_mh_separate_i_s_l_j_s Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2 Attention_layer_Pipeline_l_k1 Attention_layer_Pipeline_l_norm_i2_l_j1 Attention_layer Self_attention_Pipeline_VITIS_LOOP_110_1 Self_attention_Pipeline_l_j2 Self_attention_Pipeline_l_update_i4_l_j3 Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2 Context_layer_Pipeline_l_k2 Context_layer Self_attention_Pipeline_l_mh_merge_i_m_l_j_m Self_attention Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 Linear_layer_ds0_Pipeline_l_k3 Linear_layer_ds0 Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 Layer_norm_Pipeline_VITIS_LOOP_290_1 Layer_norm_Pipeline_VITIS_LOOP_294_2 Layer_norm_Pipeline_l_j6 Layer_norm_Pipeline_l_j7 Layer_norm Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 Linear_layer_ds1_Pipeline_l_k4 Linear_layer_ds1 pow_generic_double_s exp_generic_double_s generic_tanh_float_s Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9 Linear_layer_ds2_Pipeline_l_bias_i13_l_j10 Linear_layer_ds2_Pipeline_l_k5 Linear_layer_ds2 Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11 Layer_norm_1_Pipeline_VITIS_LOOP_290_1 Layer_norm_1_Pipeline_VITIS_LOOP_294_2 Layer_norm_1_Pipeline_l_j6 Layer_norm_1_Pipeline_l_j7 Layer_norm_1 Bert_layer
INFO-FLOW: Generating /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model Bert_layer_urem_10ns_5ns_4_14_1
INFO-FLOW: To file: write model Bert_layer_mul_mul_10ns_11ns_21_4_1
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_urem_10ns_5ns_10_14_1
INFO-FLOW: To file: write model Bert_layer_mux_1210_32_1_1
INFO-FLOW: To file: write model Bert_layer_mux_124_32_1_1
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_mux_42_32_1_1
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_Self_attention_Q_h_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_Self_attention_v84_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_Self_attention_v85_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_Self_attention_v86_0_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_urem_12ns_5ns_4_16_1
INFO-FLOW: To file: write model Bert_layer_mul_mul_12ns_13ns_25_4_1
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_mul_54s_6ns_54_5_1
INFO-FLOW: To file: write model Bert_layer_mul_71ns_4ns_75_5_1
INFO-FLOW: To file: write model Bert_layer_mul_73ns_6ns_79_5_1
INFO-FLOW: To file: write model Bert_layer_mul_83ns_6ns_89_5_1
INFO-FLOW: To file: write model Bert_layer_mul_92ns_6ns_98_5_1
INFO-FLOW: To file: write model Bert_layer_mul_87ns_6ns_93_5_1
INFO-FLOW: To file: write model Bert_layer_mul_82ns_6ns_88_5_1
INFO-FLOW: To file: write model Bert_layer_mul_77ns_6ns_83_5_1
INFO-FLOW: To file: write model Bert_layer_mul_12s_80ns_90_5_1
INFO-FLOW: To file: write model Bert_layer_mul_40ns_40ns_80_2_1
INFO-FLOW: To file: write model Bert_layer_mul_77s_54ns_130_5_1
INFO-FLOW: To file: write model Bert_layer_mul_77s_55ns_130_5_1
INFO-FLOW: To file: write model Bert_layer_mul_13s_71s_71_5_1
INFO-FLOW: To file: write model Bert_layer_mul_43ns_36ns_79_3_1
INFO-FLOW: To file: write model Bert_layer_mul_49ns_44ns_93_5_1
INFO-FLOW: To file: write model Bert_layer_mul_50ns_50ns_100_5_1
INFO-FLOW: To file: write model Bert_layer_mac_muladd_16s_15ns_19s_31_4_1
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6
INFO-FLOW: To file: write model Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x
INFO-FLOW: To file: write model Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x
INFO-FLOW: To file: write model Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x
INFO-FLOW: To file: write model Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x
INFO-FLOW: To file: write model Bert_layer_fpext_32ns_64_2_no_dsp_1_x
INFO-FLOW: To file: write model Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x
INFO-FLOW: To file: write model Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1
INFO-FLOW: To file: write model Bert_layer_urem_12ns_5ns_12_16_1
INFO-FLOW: To file: write model Bert_layer_mux_1212_32_1_1
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: To file: write model Bert_layer_fptrunc_64ns_32_2_no_dsp_1
INFO-FLOW: To file: write model Bert_layer_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: To file: write model Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: To file: write model Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1
INFO-FLOW: To file: write model Bert_layer_v227_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_v230_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_v232_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_v234_0_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_v235_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Linear_layer_qkv_Pipeline_l_bias_i_l_j
INFO-FLOW: To file: write model Linear_layer_qkv_Pipeline_l_k
INFO-FLOW: To file: write model Linear_layer_qkv
INFO-FLOW: To file: write model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s
INFO-FLOW: To file: write model Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2
INFO-FLOW: To file: write model Attention_layer_Pipeline_l_k1
INFO-FLOW: To file: write model Attention_layer_Pipeline_l_norm_i2_l_j1
INFO-FLOW: To file: write model Attention_layer
INFO-FLOW: To file: write model Self_attention_Pipeline_VITIS_LOOP_110_1
INFO-FLOW: To file: write model Self_attention_Pipeline_l_j2
INFO-FLOW: To file: write model Self_attention_Pipeline_l_update_i4_l_j3
INFO-FLOW: To file: write model Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2
INFO-FLOW: To file: write model Context_layer_Pipeline_l_k2
INFO-FLOW: To file: write model Context_layer
INFO-FLOW: To file: write model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m
INFO-FLOW: To file: write model Self_attention
INFO-FLOW: To file: write model Linear_layer_ds0_Pipeline_l_bias_i5_l_j4
INFO-FLOW: To file: write model Linear_layer_ds0_Pipeline_l_k3
INFO-FLOW: To file: write model Linear_layer_ds0
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5
INFO-FLOW: To file: write model Layer_norm_Pipeline_VITIS_LOOP_290_1
INFO-FLOW: To file: write model Layer_norm_Pipeline_VITIS_LOOP_294_2
INFO-FLOW: To file: write model Layer_norm_Pipeline_l_j6
INFO-FLOW: To file: write model Layer_norm_Pipeline_l_j7
INFO-FLOW: To file: write model Layer_norm
INFO-FLOW: To file: write model Linear_layer_ds1_Pipeline_l_bias_i10_l_j8
INFO-FLOW: To file: write model Linear_layer_ds1_Pipeline_l_k4
INFO-FLOW: To file: write model Linear_layer_ds1
INFO-FLOW: To file: write model pow_generic_double_s
INFO-FLOW: To file: write model exp_generic_double_s
INFO-FLOW: To file: write model generic_tanh_float_s
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9
INFO-FLOW: To file: write model Linear_layer_ds2_Pipeline_l_bias_i13_l_j10
INFO-FLOW: To file: write model Linear_layer_ds2_Pipeline_l_k5
INFO-FLOW: To file: write model Linear_layer_ds2
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11
INFO-FLOW: To file: write model Layer_norm_1_Pipeline_VITIS_LOOP_290_1
INFO-FLOW: To file: write model Layer_norm_1_Pipeline_VITIS_LOOP_294_2
INFO-FLOW: To file: write model Layer_norm_1_Pipeline_l_j6
INFO-FLOW: To file: write model Layer_norm_1_Pipeline_l_j7
INFO-FLOW: To file: write model Layer_norm_1
INFO-FLOW: To file: write model Bert_layer
INFO-FLOW: Generating /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/vhdl' dstVlogDir='/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/vlog' tclDir='/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db' modelList='Bert_layer_urem_10ns_5ns_4_14_1
Bert_layer_mul_mul_10ns_11ns_21_4_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1
Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_urem_10ns_5ns_10_14_1
Bert_layer_mux_1210_32_1_1
Bert_layer_mux_124_32_1_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_mux_42_32_1_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W
Bert_layer_Self_attention_Q_h_RAM_AUTO_1R1W
Bert_layer_Self_attention_v84_RAM_AUTO_1R1W
Bert_layer_Self_attention_v85_RAM_AUTO_1R1W
Bert_layer_Self_attention_v86_0_0_RAM_AUTO_1R1W
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_urem_12ns_5ns_4_16_1
Bert_layer_mul_mul_12ns_13ns_25_4_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_mul_54s_6ns_54_5_1
Bert_layer_mul_71ns_4ns_75_5_1
Bert_layer_mul_73ns_6ns_79_5_1
Bert_layer_mul_83ns_6ns_89_5_1
Bert_layer_mul_92ns_6ns_98_5_1
Bert_layer_mul_87ns_6ns_93_5_1
Bert_layer_mul_82ns_6ns_88_5_1
Bert_layer_mul_77ns_6ns_83_5_1
Bert_layer_mul_12s_80ns_90_5_1
Bert_layer_mul_40ns_40ns_80_2_1
Bert_layer_mul_77s_54ns_130_5_1
Bert_layer_mul_77s_55ns_130_5_1
Bert_layer_mul_13s_71s_71_5_1
Bert_layer_mul_43ns_36ns_79_3_1
Bert_layer_mul_49ns_44ns_93_5_1
Bert_layer_mul_50ns_50ns_100_5_1
Bert_layer_mac_muladd_16s_15ns_19s_31_4_1
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6
Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x
Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1
Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x
Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x
Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x
Bert_layer_fpext_32ns_64_2_no_dsp_1_x
Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1
Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x
Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1
Bert_layer_urem_12ns_5ns_12_16_1
Bert_layer_mux_1212_32_1_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1
Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1
Bert_layer_fptrunc_64ns_32_2_no_dsp_1
Bert_layer_fpext_32ns_64_2_no_dsp_1
Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1
Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1
Bert_layer_v227_RAM_AUTO_1R1W
Bert_layer_v230_RAM_AUTO_1R1W
Bert_layer_v232_RAM_AUTO_1R1W
Bert_layer_v234_0_0_RAM_AUTO_1R1W
Bert_layer_v235_RAM_AUTO_1R1W
Linear_layer_qkv_Pipeline_l_bias_i_l_j
Linear_layer_qkv_Pipeline_l_k
Linear_layer_qkv
Self_attention_Pipeline_l_mh_separate_i_s_l_j_s
Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2
Attention_layer_Pipeline_l_k1
Attention_layer_Pipeline_l_norm_i2_l_j1
Attention_layer
Self_attention_Pipeline_VITIS_LOOP_110_1
Self_attention_Pipeline_l_j2
Self_attention_Pipeline_l_update_i4_l_j3
Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2
Context_layer_Pipeline_l_k2
Context_layer
Self_attention_Pipeline_l_mh_merge_i_m_l_j_m
Self_attention
Linear_layer_ds0_Pipeline_l_bias_i5_l_j4
Linear_layer_ds0_Pipeline_l_k3
Linear_layer_ds0
Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5
Layer_norm_Pipeline_VITIS_LOOP_290_1
Layer_norm_Pipeline_VITIS_LOOP_294_2
Layer_norm_Pipeline_l_j6
Layer_norm_Pipeline_l_j7
Layer_norm
Linear_layer_ds1_Pipeline_l_bias_i10_l_j8
Linear_layer_ds1_Pipeline_l_k4
Linear_layer_ds1
pow_generic_double_s
exp_generic_double_s
generic_tanh_float_s
Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9
Linear_layer_ds2_Pipeline_l_bias_i13_l_j10
Linear_layer_ds2_Pipeline_l_k5
Linear_layer_ds2
Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11
Layer_norm_1_Pipeline_VITIS_LOOP_290_1
Layer_norm_1_Pipeline_VITIS_LOOP_294_2
Layer_norm_1_Pipeline_l_j6
Layer_norm_1_Pipeline_l_j7
Layer_norm_1
Bert_layer
' expOnly='0'
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i_l_j.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_k.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_k1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_norm_i2_l_j1.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_110_1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i4_l_j3.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_k2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_Q_h_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_v84_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_v85_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_v86_0_0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.26 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_bias_i5_l_j4.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_k3.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_290_1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_294_2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j6.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j7.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_bias_i10_l_j8.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_k4.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 1.26 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_bias_i13_l_j10.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_k5.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_290_1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_294_2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j6.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j7.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v227_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v230_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v232_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v234_0_0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v235_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.27 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 11.94 seconds. CPU system time: 0.51 seconds. Elapsed time: 15.36 seconds; current allocated memory: 2.461 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='Bert_layer_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute         get_config_op mul -impl 
Execute         get_config_op mul -latency 
Execute         get_config_op mul -precision 
Execute         get_config_op add -impl 
Execute         get_config_op add -latency 
Execute         get_config_op add -precision 
Execute         get_config_op sub -impl 
Execute         get_config_op sub -latency 
Execute         get_config_op sub -precision 
Execute         get_config_op fadd -impl 
Execute         get_config_op fadd -latency 
Execute         get_config_op fadd -precision 
Execute         get_config_op fsub -impl 
Execute         get_config_op fsub -latency 
Execute         get_config_op fsub -precision 
Execute         get_config_op fdiv -impl 
Execute         get_config_op fdiv -latency 
Execute         get_config_op fdiv -precision 
Execute         get_config_op fexp -impl 
Execute         get_config_op fexp -latency 
Execute         get_config_op fexp -precision 
Execute         get_config_op flog -impl 
Execute         get_config_op flog -latency 
Execute         get_config_op flog -precision 
Execute         get_config_op fmul -impl 
Execute         get_config_op fmul -latency 
Execute         get_config_op fmul -precision 
Execute         get_config_op frsqrt -impl 
Execute         get_config_op frsqrt -latency 
Execute         get_config_op frsqrt -precision 
Execute         get_config_op frecip -impl 
Execute         get_config_op frecip -latency 
Execute         get_config_op frecip -precision 
Execute         get_config_op fsqrt -impl 
Execute         get_config_op fsqrt -latency 
Execute         get_config_op fsqrt -precision 
Execute         get_config_op dadd -impl 
Execute         get_config_op dadd -latency 
Execute         get_config_op dadd -precision 
Execute         get_config_op dsub -impl 
Execute         get_config_op dsub -latency 
Execute         get_config_op dsub -precision 
Execute         get_config_op ddiv -impl 
Execute         get_config_op ddiv -latency 
Execute         get_config_op ddiv -precision 
Execute         get_config_op dexp -impl 
Execute         get_config_op dexp -latency 
Execute         get_config_op dexp -precision 
Execute         get_config_op dlog -impl 
Execute         get_config_op dlog -latency 
Execute         get_config_op dlog -precision 
Execute         get_config_op dmul -impl 
Execute         get_config_op dmul -latency 
Execute         get_config_op dmul -precision 
Execute         get_config_op drsqrt -impl 
Execute         get_config_op drsqrt -latency 
Execute         get_config_op drsqrt -precision 
Execute         get_config_op drecip -impl 
Execute         get_config_op drecip -latency 
Execute         get_config_op drecip -precision 
Execute         get_config_op dsqrt -impl 
Execute         get_config_op dsqrt -latency 
Execute         get_config_op dsqrt -precision 
Execute         get_config_op hadd -impl 
Execute         get_config_op hadd -latency 
Execute         get_config_op hadd -precision 
Execute         get_config_op hsub -impl 
Execute         get_config_op hsub -latency 
Execute         get_config_op hsub -precision 
Execute         get_config_op hdiv -impl 
Execute         get_config_op hdiv -latency 
Execute         get_config_op hdiv -precision 
Execute         get_config_op hmul -impl 
Execute         get_config_op hmul -latency 
Execute         get_config_op hmul -precision 
Execute         get_config_op hsqrt -impl 
Execute         get_config_op hsqrt -latency 
Execute         get_config_op hsqrt -precision 
Execute         get_config_op facc -impl 
Execute         get_config_op facc -latency 
Execute         get_config_op facc -precision 
Execute         get_config_op fmacc -impl 
Execute         get_config_op fmacc -latency 
Execute         get_config_op fmacc -precision 
Execute         get_config_op fmadd -impl 
Execute         get_config_op fmadd -latency 
Execute         get_config_op fmadd -precision 
Execute         get_config_storage fifo -auto_srl_max_bits 
Execute         get_config_storage fifo -auto_srl_max_depth 
Execute         get_config_storage fifo -impl 
Execute         get_solution -flow_target 
Execute         get_config_array_partition -complete_threshold 
Execute         get_config_array_partition -throughput_driven 
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -ignore_long_run_time 
Execute         get_config_compile -name_max_length 
Execute         get_config_compile -no_signed_zeros 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_compile -pipeline_style 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pre_tcl 
Execute         get_config_compile -unsafe_math_optimizations 
Execute         get_config_dataflow -default_channel 
Execute         get_config_dataflow -disable_fifo_sizing_opt 
Execute         get_config_dataflow -fifo_depth 
Execute         get_config_dataflow -override_user_fifo_depth 
Execute         get_config_dataflow -scalar_fifo_depth 
Execute         get_config_dataflow -start_fifo_depth 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_dataflow -strict_stable_sync 
Execute         get_config_dataflow -task_level_fifo_depth 
Execute         get_config_debug -directory 
Execute         get_config_debug -enable 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         get_config_export -format 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_export -ipname 
Execute         get_config_export -library 
Execute         get_config_export -output 
Execute         get_config_export -rtl 
Execute         get_config_export -taxonomy 
Execute         get_config_export -vendor 
Execute         get_config_export -version 
Execute         get_config_export -vivado_clock 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_max_timing_paths 
Execute         get_config_export -vivado_optimization_level 
Execute         get_config_export -vivado_pblock 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_export -vivado_report_level 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_interface -clock_enable 
Execute         get_config_interface -default_slave_interface 
Execute         get_config_interface -m_axi_addr64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_buffer_impl 
Execute         get_config_interface -m_axi_conservative_mode 
Execute         get_config_interface -m_axi_flush_mode 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -register_io 
Execute         get_config_interface -s_axilite_auto_restart_counter 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -s_axilite_interrupt_mode 
Execute         get_config_interface -s_axilite_mailbox 
Execute         get_config_interface -s_axilite_status_regs 
Execute         get_config_interface -s_axilite_sw_reset 
Execute         get_config_rtl -deadlock_detection 
Execute         get_config_rtl -header 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -mult_keep_attribute 
Execute         get_config_rtl -register_all_io 
Execute         get_config_rtl -register_reset_num 
Execute         get_config_rtl -reset 
Execute         get_config_rtl -reset_async 
Execute         get_config_rtl -reset_level 
Execute         get_config_schedule -enable_dsp_full_reg 
Execute         get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='Bert_layer_urem_10ns_5ns_4_14_1
Bert_layer_mul_mul_10ns_11ns_21_4_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1
Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_urem_10ns_5ns_10_14_1
Bert_layer_mux_1210_32_1_1
Bert_layer_mux_124_32_1_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_mux_42_32_1_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W
Bert_layer_Self_attention_Q_h_RAM_AUTO_1R1W
Bert_layer_Self_attention_v84_RAM_AUTO_1R1W
Bert_layer_Self_attention_v85_RAM_AUTO_1R1W
Bert_layer_Self_attention_v86_0_0_RAM_AUTO_1R1W
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_urem_12ns_5ns_4_16_1
Bert_layer_mul_mul_12ns_13ns_25_4_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_mul_54s_6ns_54_5_1
Bert_layer_mul_71ns_4ns_75_5_1
Bert_layer_mul_73ns_6ns_79_5_1
Bert_layer_mul_83ns_6ns_89_5_1
Bert_layer_mul_92ns_6ns_98_5_1
Bert_layer_mul_87ns_6ns_93_5_1
Bert_layer_mul_82ns_6ns_88_5_1
Bert_layer_mul_77ns_6ns_83_5_1
Bert_layer_mul_12s_80ns_90_5_1
Bert_layer_mul_40ns_40ns_80_2_1
Bert_layer_mul_77s_54ns_130_5_1
Bert_layer_mul_77s_55ns_130_5_1
Bert_layer_mul_13s_71s_71_5_1
Bert_layer_mul_43ns_36ns_79_3_1
Bert_layer_mul_49ns_44ns_93_5_1
Bert_layer_mul_50ns_50ns_100_5_1
Bert_layer_mac_muladd_16s_15ns_19s_31_4_1
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6
Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x
Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1
Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x
Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x
Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x
Bert_layer_fpext_32ns_64_2_no_dsp_1_x
Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1
Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x
Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1
Bert_layer_urem_12ns_5ns_12_16_1
Bert_layer_mux_1212_32_1_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1
Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1
Bert_layer_fptrunc_64ns_32_2_no_dsp_1
Bert_layer_fpext_32ns_64_2_no_dsp_1
Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1
Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1
Bert_layer_v227_RAM_AUTO_1R1W
Bert_layer_v230_RAM_AUTO_1R1W
Bert_layer_v232_RAM_AUTO_1R1W
Bert_layer_v234_0_0_RAM_AUTO_1R1W
Bert_layer_v235_RAM_AUTO_1R1W
Linear_layer_qkv_Pipeline_l_bias_i_l_j
Linear_layer_qkv_Pipeline_l_k
Linear_layer_qkv
Self_attention_Pipeline_l_mh_separate_i_s_l_j_s
Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2
Attention_layer_Pipeline_l_k1
Attention_layer_Pipeline_l_norm_i2_l_j1
Attention_layer
Self_attention_Pipeline_VITIS_LOOP_110_1
Self_attention_Pipeline_l_j2
Self_attention_Pipeline_l_update_i4_l_j3
Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2
Context_layer_Pipeline_l_k2
Context_layer
Self_attention_Pipeline_l_mh_merge_i_m_l_j_m
Self_attention
Linear_layer_ds0_Pipeline_l_bias_i5_l_j4
Linear_layer_ds0_Pipeline_l_k3
Linear_layer_ds0
Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5
Layer_norm_Pipeline_VITIS_LOOP_290_1
Layer_norm_Pipeline_VITIS_LOOP_294_2
Layer_norm_Pipeline_l_j6
Layer_norm_Pipeline_l_j7
Layer_norm
Linear_layer_ds1_Pipeline_l_bias_i10_l_j8
Linear_layer_ds1_Pipeline_l_k4
Linear_layer_ds1
pow_generic_double_s
exp_generic_double_s
generic_tanh_float_s
Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9
Linear_layer_ds2_Pipeline_l_bias_i13_l_j10
Linear_layer_ds2_Pipeline_l_k5
Linear_layer_ds2
Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11
Layer_norm_1_Pipeline_VITIS_LOOP_290_1
Layer_norm_1_Pipeline_VITIS_LOOP_294_2
Layer_norm_1_Pipeline_l_j6
Layer_norm_1_Pipeline_l_j7
Layer_norm_1
Bert_layer
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         get_config_export -vendor 
Execute         get_config_export -library 
Execute         get_config_export -version 
Execute         get_config_export -ipname 
Execute         get_config_export -taxonomy 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i_l_j.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_k.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_k1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer_Pipeline_l_norm_i2_l_j1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_110_1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i4_l_j3.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer_Pipeline_l_k2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_bias_i5_l_j4.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0_Pipeline_l_k3.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_290_1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_294_2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j6.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j7.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_bias_i10_l_j8.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1_Pipeline_l_k4.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_bias_i13_l_j10.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2_Pipeline_l_k5.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_290_1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_294_2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j6.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j7.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.constraint.tcl 
Execute         sc_get_clocks Bert_layer 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_debug -directory 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/impl/misc/Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/impl/misc/Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/impl/misc/Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/impl/misc/Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/impl/misc/Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/impl/misc/Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/impl/misc/Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/impl/misc/Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/impl/misc/Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/impl/misc/Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/impl/misc/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/impl/misc/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/impl/misc/Bert_layer_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/impl/misc/Bert_layer_fpext_32ns_64_2_no_dsp_1_x_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/impl/misc/Bert_layer_fptrunc_64ns_32_2_no_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/impl/misc/Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/impl/misc/Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_fake_sa_HLS.prj/out.prj/solution1/impl/misc/Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST Bert_layer MODULE2INSTS {Bert_layer Bert_layer Linear_layer_qkv grp_Linear_layer_qkv_fu_3888 Linear_layer_qkv_Pipeline_l_bias_i_l_j grp_Linear_layer_qkv_Pipeline_l_bias_i_l_j_fu_2254 Linear_layer_qkv_Pipeline_l_k grp_Linear_layer_qkv_Pipeline_l_k_fu_2548 Self_attention grp_Self_attention_fu_4256 Self_attention_Pipeline_l_mh_separate_i_s_l_j_s grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_1162 Self_attention_Pipeline_VITIS_LOOP_110_1 grp_Self_attention_Pipeline_VITIS_LOOP_110_1_fu_2043 Attention_layer grp_Attention_layer_fu_2048 Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2 grp_Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_fu_306 Attention_layer_Pipeline_l_norm_i2_l_j1 grp_Attention_layer_Pipeline_l_norm_i2_l_j1_fu_342 Attention_layer_Pipeline_l_k1 grp_Attention_layer_Pipeline_l_k1_fu_378 Self_attention_Pipeline_l_update_i4_l_j3 grp_Self_attention_Pipeline_l_update_i4_l_j3_fu_2076 Self_attention_Pipeline_l_j2 grp_Self_attention_Pipeline_l_j2_fu_2101 Context_layer grp_Context_layer_fu_2127 Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2 grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308 Context_layer_Pipeline_l_k2 grp_Context_layer_Pipeline_l_k2_fu_344 Self_attention_Pipeline_l_mh_merge_i_m_l_j_m grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_2155 Linear_layer_ds0 grp_Linear_layer_ds0_fu_4704 Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 grp_Linear_layer_ds0_Pipeline_l_bias_i5_l_j4_fu_2254 Linear_layer_ds0_Pipeline_l_k3 grp_Linear_layer_ds0_Pipeline_l_k3_fu_2548 Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 grp_Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5_fu_4890 Layer_norm grp_Layer_norm_fu_5063 Layer_norm_Pipeline_VITIS_LOOP_290_1 grp_Layer_norm_Pipeline_VITIS_LOOP_290_1_fu_145 Layer_norm_Pipeline_VITIS_LOOP_294_2 grp_Layer_norm_Pipeline_VITIS_LOOP_294_2_fu_151 Layer_norm_Pipeline_l_j6 grp_Layer_norm_Pipeline_l_j6_fu_157 Layer_norm_Pipeline_l_j7 grp_Layer_norm_Pipeline_l_j7_fu_170 Linear_layer_ds1 grp_Linear_layer_ds1_fu_5084 Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 grp_Linear_layer_ds1_Pipeline_l_bias_i10_l_j8_fu_2254 Linear_layer_ds1_Pipeline_l_k4 grp_Linear_layer_ds1_Pipeline_l_k4_fu_2548 Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9 grp_Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9_fu_5270 pow_generic_double_s grp_pow_generic_double_s_fu_2462 generic_tanh_float_s grp_generic_tanh_float_s_fu_2491 exp_generic_double_s grp_exp_generic_double_s_fu_89 Linear_layer_ds2 grp_Linear_layer_ds2_fu_5460 Linear_layer_ds2_Pipeline_l_bias_i13_l_j10 grp_Linear_layer_ds2_Pipeline_l_bias_i13_l_j10_fu_2254 Linear_layer_ds2_Pipeline_l_k5 grp_Linear_layer_ds2_Pipeline_l_k5_fu_2548 Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11 grp_Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11_fu_5646 Layer_norm_1 grp_Layer_norm_1_fu_5807 Layer_norm_1_Pipeline_VITIS_LOOP_290_1 grp_Layer_norm_1_Pipeline_VITIS_LOOP_290_1_fu_145 Layer_norm_1_Pipeline_VITIS_LOOP_294_2 grp_Layer_norm_1_Pipeline_VITIS_LOOP_294_2_fu_151 Layer_norm_1_Pipeline_l_j6 grp_Layer_norm_1_Pipeline_l_j6_fu_157 Layer_norm_1_Pipeline_l_j7 grp_Layer_norm_1_Pipeline_l_j7_fu_170} INST2MODULE {Bert_layer Bert_layer grp_Linear_layer_qkv_fu_3888 Linear_layer_qkv grp_Linear_layer_qkv_Pipeline_l_bias_i_l_j_fu_2254 Linear_layer_qkv_Pipeline_l_bias_i_l_j grp_Linear_layer_qkv_Pipeline_l_k_fu_2548 Linear_layer_qkv_Pipeline_l_k grp_Self_attention_fu_4256 Self_attention grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_1162 Self_attention_Pipeline_l_mh_separate_i_s_l_j_s grp_Self_attention_Pipeline_VITIS_LOOP_110_1_fu_2043 Self_attention_Pipeline_VITIS_LOOP_110_1 grp_Attention_layer_fu_2048 Attention_layer grp_Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_fu_306 Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2 grp_Attention_layer_Pipeline_l_norm_i2_l_j1_fu_342 Attention_layer_Pipeline_l_norm_i2_l_j1 grp_Attention_layer_Pipeline_l_k1_fu_378 Attention_layer_Pipeline_l_k1 grp_Self_attention_Pipeline_l_update_i4_l_j3_fu_2076 Self_attention_Pipeline_l_update_i4_l_j3 grp_Self_attention_Pipeline_l_j2_fu_2101 Self_attention_Pipeline_l_j2 grp_Context_layer_fu_2127 Context_layer grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308 Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2 grp_Context_layer_Pipeline_l_k2_fu_344 Context_layer_Pipeline_l_k2 grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_2155 Self_attention_Pipeline_l_mh_merge_i_m_l_j_m grp_Linear_layer_ds0_fu_4704 Linear_layer_ds0 grp_Linear_layer_ds0_Pipeline_l_bias_i5_l_j4_fu_2254 Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 grp_Linear_layer_ds0_Pipeline_l_k3_fu_2548 Linear_layer_ds0_Pipeline_l_k3 grp_Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5_fu_4890 Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 grp_Layer_norm_fu_5063 Layer_norm grp_Layer_norm_Pipeline_VITIS_LOOP_290_1_fu_145 Layer_norm_Pipeline_VITIS_LOOP_290_1 grp_Layer_norm_Pipeline_VITIS_LOOP_294_2_fu_151 Layer_norm_Pipeline_VITIS_LOOP_294_2 grp_Layer_norm_Pipeline_l_j6_fu_157 Layer_norm_Pipeline_l_j6 grp_Layer_norm_Pipeline_l_j7_fu_170 Layer_norm_Pipeline_l_j7 grp_Linear_layer_ds1_fu_5084 Linear_layer_ds1 grp_Linear_layer_ds1_Pipeline_l_bias_i10_l_j8_fu_2254 Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 grp_Linear_layer_ds1_Pipeline_l_k4_fu_2548 Linear_layer_ds1_Pipeline_l_k4 grp_Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9_fu_5270 Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9 grp_pow_generic_double_s_fu_2462 pow_generic_double_s grp_generic_tanh_float_s_fu_2491 generic_tanh_float_s grp_exp_generic_double_s_fu_89 exp_generic_double_s grp_Linear_layer_ds2_fu_5460 Linear_layer_ds2 grp_Linear_layer_ds2_Pipeline_l_bias_i13_l_j10_fu_2254 Linear_layer_ds2_Pipeline_l_bias_i13_l_j10 grp_Linear_layer_ds2_Pipeline_l_k5_fu_2548 Linear_layer_ds2_Pipeline_l_k5 grp_Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11_fu_5646 Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11 grp_Layer_norm_1_fu_5807 Layer_norm_1 grp_Layer_norm_1_Pipeline_VITIS_LOOP_290_1_fu_145 Layer_norm_1_Pipeline_VITIS_LOOP_290_1 grp_Layer_norm_1_Pipeline_VITIS_LOOP_294_2_fu_151 Layer_norm_1_Pipeline_VITIS_LOOP_294_2 grp_Layer_norm_1_Pipeline_l_j6_fu_157 Layer_norm_1_Pipeline_l_j6 grp_Layer_norm_1_Pipeline_l_j7_fu_170 Layer_norm_1_Pipeline_l_j7} INSTDATA {Bert_layer {DEPTH 1 CHILDREN {grp_Linear_layer_qkv_fu_3888 grp_Self_attention_fu_4256 grp_Linear_layer_ds0_fu_4704 grp_Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5_fu_4890 grp_Layer_norm_fu_5063 grp_Linear_layer_ds1_fu_5084 grp_Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9_fu_5270 grp_Linear_layer_ds2_fu_5460 grp_Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11_fu_5646 grp_Layer_norm_1_fu_5807}} grp_Linear_layer_qkv_fu_3888 {DEPTH 2 CHILDREN {grp_Linear_layer_qkv_Pipeline_l_bias_i_l_j_fu_2254 grp_Linear_layer_qkv_Pipeline_l_k_fu_2548}} grp_Linear_layer_qkv_Pipeline_l_bias_i_l_j_fu_2254 {DEPTH 3 CHILDREN {}} grp_Linear_layer_qkv_Pipeline_l_k_fu_2548 {DEPTH 3 CHILDREN {}} grp_Self_attention_fu_4256 {DEPTH 2 CHILDREN {grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_1162 grp_Self_attention_Pipeline_VITIS_LOOP_110_1_fu_2043 grp_Attention_layer_fu_2048 grp_Self_attention_Pipeline_l_update_i4_l_j3_fu_2076 grp_Self_attention_Pipeline_l_j2_fu_2101 grp_Context_layer_fu_2127 grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_2155}} grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_1162 {DEPTH 3 CHILDREN {}} grp_Self_attention_Pipeline_VITIS_LOOP_110_1_fu_2043 {DEPTH 3 CHILDREN {}} grp_Attention_layer_fu_2048 {DEPTH 3 CHILDREN {grp_Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_fu_306 grp_Attention_layer_Pipeline_l_norm_i2_l_j1_fu_342 grp_Attention_layer_Pipeline_l_k1_fu_378}} grp_Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_fu_306 {DEPTH 4 CHILDREN {}} grp_Attention_layer_Pipeline_l_norm_i2_l_j1_fu_342 {DEPTH 4 CHILDREN {}} grp_Attention_layer_Pipeline_l_k1_fu_378 {DEPTH 4 CHILDREN {}} grp_Self_attention_Pipeline_l_update_i4_l_j3_fu_2076 {DEPTH 3 CHILDREN {}} grp_Self_attention_Pipeline_l_j2_fu_2101 {DEPTH 3 CHILDREN {}} grp_Context_layer_fu_2127 {DEPTH 3 CHILDREN {grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308 grp_Context_layer_Pipeline_l_k2_fu_344}} grp_Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2_fu_308 {DEPTH 4 CHILDREN {}} grp_Context_layer_Pipeline_l_k2_fu_344 {DEPTH 4 CHILDREN {}} grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_2155 {DEPTH 3 CHILDREN {}} grp_Linear_layer_ds0_fu_4704 {DEPTH 2 CHILDREN {grp_Linear_layer_ds0_Pipeline_l_bias_i5_l_j4_fu_2254 grp_Linear_layer_ds0_Pipeline_l_k3_fu_2548}} grp_Linear_layer_ds0_Pipeline_l_bias_i5_l_j4_fu_2254 {DEPTH 3 CHILDREN {}} grp_Linear_layer_ds0_Pipeline_l_k3_fu_2548 {DEPTH 3 CHILDREN {}} grp_Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5_fu_4890 {DEPTH 2 CHILDREN {}} grp_Layer_norm_fu_5063 {DEPTH 2 CHILDREN {grp_Layer_norm_Pipeline_VITIS_LOOP_290_1_fu_145 grp_Layer_norm_Pipeline_VITIS_LOOP_294_2_fu_151 grp_Layer_norm_Pipeline_l_j6_fu_157 grp_Layer_norm_Pipeline_l_j7_fu_170}} grp_Layer_norm_Pipeline_VITIS_LOOP_290_1_fu_145 {DEPTH 3 CHILDREN {}} grp_Layer_norm_Pipeline_VITIS_LOOP_294_2_fu_151 {DEPTH 3 CHILDREN {}} grp_Layer_norm_Pipeline_l_j6_fu_157 {DEPTH 3 CHILDREN {}} grp_Layer_norm_Pipeline_l_j7_fu_170 {DEPTH 3 CHILDREN {}} grp_Linear_layer_ds1_fu_5084 {DEPTH 2 CHILDREN {grp_Linear_layer_ds1_Pipeline_l_bias_i10_l_j8_fu_2254 grp_Linear_layer_ds1_Pipeline_l_k4_fu_2548}} grp_Linear_layer_ds1_Pipeline_l_bias_i10_l_j8_fu_2254 {DEPTH 3 CHILDREN {}} grp_Linear_layer_ds1_Pipeline_l_k4_fu_2548 {DEPTH 3 CHILDREN {}} grp_Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9_fu_5270 {DEPTH 2 CHILDREN {grp_pow_generic_double_s_fu_2462 grp_generic_tanh_float_s_fu_2491}} grp_pow_generic_double_s_fu_2462 {DEPTH 3 CHILDREN {}} grp_generic_tanh_float_s_fu_2491 {DEPTH 3 CHILDREN grp_exp_generic_double_s_fu_89} grp_exp_generic_double_s_fu_89 {DEPTH 4 CHILDREN {}} grp_Linear_layer_ds2_fu_5460 {DEPTH 2 CHILDREN {grp_Linear_layer_ds2_Pipeline_l_bias_i13_l_j10_fu_2254 grp_Linear_layer_ds2_Pipeline_l_k5_fu_2548}} grp_Linear_layer_ds2_Pipeline_l_bias_i13_l_j10_fu_2254 {DEPTH 3 CHILDREN {}} grp_Linear_layer_ds2_Pipeline_l_k5_fu_2548 {DEPTH 3 CHILDREN {}} grp_Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11_fu_5646 {DEPTH 2 CHILDREN {}} grp_Layer_norm_1_fu_5807 {DEPTH 2 CHILDREN {grp_Layer_norm_1_Pipeline_VITIS_LOOP_290_1_fu_145 grp_Layer_norm_1_Pipeline_VITIS_LOOP_294_2_fu_151 grp_Layer_norm_1_Pipeline_l_j6_fu_157 grp_Layer_norm_1_Pipeline_l_j7_fu_170}} grp_Layer_norm_1_Pipeline_VITIS_LOOP_290_1_fu_145 {DEPTH 3 CHILDREN {}} grp_Layer_norm_1_Pipeline_VITIS_LOOP_294_2_fu_151 {DEPTH 3 CHILDREN {}} grp_Layer_norm_1_Pipeline_l_j6_fu_157 {DEPTH 3 CHILDREN {}} grp_Layer_norm_1_Pipeline_l_j7_fu_170 {DEPTH 3 CHILDREN {}}} MODULEDATA {Linear_layer_qkv_Pipeline_l_bias_i_l_j {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_1_fu_2281_p2 SOURCE kernel.cpp:29 VARIABLE add_ln29_1 LOOP l_bias_i_l_j BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_2293_p2 SOURCE kernel.cpp:29 VARIABLE add_ln29 LOOP l_bias_i_l_j BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_10ns_11ns_21_4_1_U2 SOURCE kernel.cpp:33 VARIABLE mul_ln33 LOOP l_bias_i_l_j BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_2327_p2 SOURCE kernel.cpp:30 VARIABLE add_ln30 LOOP l_bias_i_l_j BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} Linear_layer_qkv_Pipeline_l_k {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_5582_p2 SOURCE kernel.cpp:37 VARIABLE add_ln37 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_5608_p2 SOURCE kernel.cpp:43 VARIABLE add_ln43 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U186 SOURCE kernel.cpp:44 VARIABLE v14 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U150 SOURCE kernel.cpp:46 VARIABLE v16 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U187 SOURCE kernel.cpp:44 VARIABLE v14_1 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U151 SOURCE kernel.cpp:46 VARIABLE v16_1 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U188 SOURCE kernel.cpp:44 VARIABLE v14_2 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U152 SOURCE kernel.cpp:46 VARIABLE v16_2 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U189 SOURCE kernel.cpp:44 VARIABLE v14_3 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U153 SOURCE kernel.cpp:46 VARIABLE v16_3 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U190 SOURCE kernel.cpp:44 VARIABLE v14_4 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U154 SOURCE kernel.cpp:46 VARIABLE v16_4 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U191 SOURCE kernel.cpp:44 VARIABLE v14_5 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U155 SOURCE kernel.cpp:46 VARIABLE v16_5 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U192 SOURCE kernel.cpp:44 VARIABLE v14_6 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U156 SOURCE kernel.cpp:46 VARIABLE v16_6 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U193 SOURCE kernel.cpp:44 VARIABLE v14_7 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U157 SOURCE kernel.cpp:46 VARIABLE v16_7 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U194 SOURCE kernel.cpp:44 VARIABLE v14_8 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U158 SOURCE kernel.cpp:46 VARIABLE v16_8 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U195 SOURCE kernel.cpp:44 VARIABLE v14_9 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U159 SOURCE kernel.cpp:46 VARIABLE v16_9 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U196 SOURCE kernel.cpp:44 VARIABLE v14_10 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U160 SOURCE kernel.cpp:46 VARIABLE v16_10 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U197 SOURCE kernel.cpp:44 VARIABLE v14_11 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U161 SOURCE kernel.cpp:46 VARIABLE v16_11 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U198 SOURCE kernel.cpp:44 VARIABLE v14_12 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U162 SOURCE kernel.cpp:46 VARIABLE v16_12 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U199 SOURCE kernel.cpp:44 VARIABLE v14_13 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U163 SOURCE kernel.cpp:46 VARIABLE v16_13 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U200 SOURCE kernel.cpp:44 VARIABLE v14_14 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U164 SOURCE kernel.cpp:46 VARIABLE v16_14 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U201 SOURCE kernel.cpp:44 VARIABLE v14_15 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U165 SOURCE kernel.cpp:46 VARIABLE v16_15 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U202 SOURCE kernel.cpp:44 VARIABLE v14_16 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U166 SOURCE kernel.cpp:46 VARIABLE v16_16 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U203 SOURCE kernel.cpp:44 VARIABLE v14_17 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U167 SOURCE kernel.cpp:46 VARIABLE v16_17 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U204 SOURCE kernel.cpp:44 VARIABLE v14_18 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U168 SOURCE kernel.cpp:46 VARIABLE v16_18 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U205 SOURCE kernel.cpp:44 VARIABLE v14_19 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U169 SOURCE kernel.cpp:46 VARIABLE v16_19 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U206 SOURCE kernel.cpp:44 VARIABLE v14_20 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U170 SOURCE kernel.cpp:46 VARIABLE v16_20 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE kernel.cpp:44 VARIABLE v14_21 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U171 SOURCE kernel.cpp:46 VARIABLE v16_21 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U208 SOURCE kernel.cpp:44 VARIABLE v14_22 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U172 SOURCE kernel.cpp:46 VARIABLE v16_22 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U209 SOURCE kernel.cpp:44 VARIABLE v14_23 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U173 SOURCE kernel.cpp:46 VARIABLE v16_23 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U210 SOURCE kernel.cpp:44 VARIABLE v14_24 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U174 SOURCE kernel.cpp:46 VARIABLE v16_24 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U211 SOURCE kernel.cpp:44 VARIABLE v14_25 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U175 SOURCE kernel.cpp:46 VARIABLE v16_25 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U212 SOURCE kernel.cpp:44 VARIABLE v14_26 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U176 SOURCE kernel.cpp:46 VARIABLE v16_26 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U213 SOURCE kernel.cpp:44 VARIABLE v14_27 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U177 SOURCE kernel.cpp:46 VARIABLE v16_27 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U214 SOURCE kernel.cpp:44 VARIABLE v14_28 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U178 SOURCE kernel.cpp:46 VARIABLE v16_28 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U215 SOURCE kernel.cpp:44 VARIABLE v14_29 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U179 SOURCE kernel.cpp:46 VARIABLE v16_29 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U216 SOURCE kernel.cpp:44 VARIABLE v14_30 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U180 SOURCE kernel.cpp:46 VARIABLE v16_30 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U217 SOURCE kernel.cpp:44 VARIABLE v14_31 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U181 SOURCE kernel.cpp:46 VARIABLE v16_31 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U218 SOURCE kernel.cpp:44 VARIABLE v14_32 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U182 SOURCE kernel.cpp:46 VARIABLE v16_32 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U219 SOURCE kernel.cpp:44 VARIABLE v14_33 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U183 SOURCE kernel.cpp:46 VARIABLE v16_33 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U220 SOURCE kernel.cpp:44 VARIABLE v14_34 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U184 SOURCE kernel.cpp:46 VARIABLE v16_34 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U221 SOURCE kernel.cpp:44 VARIABLE v14_35 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U185 SOURCE kernel.cpp:46 VARIABLE v16_35 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U186 SOURCE kernel.cpp:44 VARIABLE v14_36 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U150 SOURCE kernel.cpp:46 VARIABLE v16_36 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U187 SOURCE kernel.cpp:44 VARIABLE v14_37 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U151 SOURCE kernel.cpp:46 VARIABLE v16_37 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U188 SOURCE kernel.cpp:44 VARIABLE v14_38 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U152 SOURCE kernel.cpp:46 VARIABLE v16_38 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U189 SOURCE kernel.cpp:44 VARIABLE v14_39 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U153 SOURCE kernel.cpp:46 VARIABLE v16_39 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U190 SOURCE kernel.cpp:44 VARIABLE v14_40 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U154 SOURCE kernel.cpp:46 VARIABLE v16_40 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U191 SOURCE kernel.cpp:44 VARIABLE v14_41 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U155 SOURCE kernel.cpp:46 VARIABLE v16_41 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U192 SOURCE kernel.cpp:44 VARIABLE v14_42 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U156 SOURCE kernel.cpp:46 VARIABLE v16_42 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U193 SOURCE kernel.cpp:44 VARIABLE v14_43 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U157 SOURCE kernel.cpp:46 VARIABLE v16_43 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U194 SOURCE kernel.cpp:44 VARIABLE v14_44 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U158 SOURCE kernel.cpp:46 VARIABLE v16_44 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U195 SOURCE kernel.cpp:44 VARIABLE v14_45 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U159 SOURCE kernel.cpp:46 VARIABLE v16_45 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U196 SOURCE kernel.cpp:44 VARIABLE v14_46 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U160 SOURCE kernel.cpp:46 VARIABLE v16_46 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U197 SOURCE kernel.cpp:44 VARIABLE v14_47 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U161 SOURCE kernel.cpp:46 VARIABLE v16_47 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U198 SOURCE kernel.cpp:44 VARIABLE v14_48 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U162 SOURCE kernel.cpp:46 VARIABLE v16_48 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U199 SOURCE kernel.cpp:44 VARIABLE v14_49 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U163 SOURCE kernel.cpp:46 VARIABLE v16_49 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U200 SOURCE kernel.cpp:44 VARIABLE v14_50 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U164 SOURCE kernel.cpp:46 VARIABLE v16_50 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U201 SOURCE kernel.cpp:44 VARIABLE v14_51 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U165 SOURCE kernel.cpp:46 VARIABLE v16_51 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U202 SOURCE kernel.cpp:44 VARIABLE v14_52 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U166 SOURCE kernel.cpp:46 VARIABLE v16_52 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U203 SOURCE kernel.cpp:44 VARIABLE v14_53 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U167 SOURCE kernel.cpp:46 VARIABLE v16_53 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U204 SOURCE kernel.cpp:44 VARIABLE v14_54 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U168 SOURCE kernel.cpp:46 VARIABLE v16_54 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U205 SOURCE kernel.cpp:44 VARIABLE v14_55 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U169 SOURCE kernel.cpp:46 VARIABLE v16_55 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U206 SOURCE kernel.cpp:44 VARIABLE v14_56 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U170 SOURCE kernel.cpp:46 VARIABLE v16_56 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE kernel.cpp:44 VARIABLE v14_57 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U171 SOURCE kernel.cpp:46 VARIABLE v16_57 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U208 SOURCE kernel.cpp:44 VARIABLE v14_58 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U172 SOURCE kernel.cpp:46 VARIABLE v16_58 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U209 SOURCE kernel.cpp:44 VARIABLE v14_59 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U173 SOURCE kernel.cpp:46 VARIABLE v16_59 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U210 SOURCE kernel.cpp:44 VARIABLE v14_60 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U174 SOURCE kernel.cpp:46 VARIABLE v16_60 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U211 SOURCE kernel.cpp:44 VARIABLE v14_61 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U175 SOURCE kernel.cpp:46 VARIABLE v16_61 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U212 SOURCE kernel.cpp:44 VARIABLE v14_62 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U176 SOURCE kernel.cpp:46 VARIABLE v16_62 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U213 SOURCE kernel.cpp:44 VARIABLE v14_63 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U177 SOURCE kernel.cpp:46 VARIABLE v16_63 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U214 SOURCE kernel.cpp:44 VARIABLE v14_64 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U178 SOURCE kernel.cpp:46 VARIABLE v16_64 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U215 SOURCE kernel.cpp:44 VARIABLE v14_65 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U179 SOURCE kernel.cpp:46 VARIABLE v16_65 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U216 SOURCE kernel.cpp:44 VARIABLE v14_66 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U180 SOURCE kernel.cpp:46 VARIABLE v16_66 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U217 SOURCE kernel.cpp:44 VARIABLE v14_67 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U181 SOURCE kernel.cpp:46 VARIABLE v16_67 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U218 SOURCE kernel.cpp:44 VARIABLE v14_68 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U182 SOURCE kernel.cpp:46 VARIABLE v16_68 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U219 SOURCE kernel.cpp:44 VARIABLE v14_69 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U183 SOURCE kernel.cpp:46 VARIABLE v16_69 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U220 SOURCE kernel.cpp:44 VARIABLE v14_70 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U184 SOURCE kernel.cpp:46 VARIABLE v16_70 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U221 SOURCE kernel.cpp:44 VARIABLE v14_71 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U185 SOURCE kernel.cpp:46 VARIABLE v16_71 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U186 SOURCE kernel.cpp:44 VARIABLE v14_72 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U150 SOURCE kernel.cpp:46 VARIABLE v16_72 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U187 SOURCE kernel.cpp:44 VARIABLE v14_73 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U151 SOURCE kernel.cpp:46 VARIABLE v16_73 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U188 SOURCE kernel.cpp:44 VARIABLE v14_74 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U152 SOURCE kernel.cpp:46 VARIABLE v16_74 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U189 SOURCE kernel.cpp:44 VARIABLE v14_75 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U153 SOURCE kernel.cpp:46 VARIABLE v16_75 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U190 SOURCE kernel.cpp:44 VARIABLE v14_76 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U154 SOURCE kernel.cpp:46 VARIABLE v16_76 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U191 SOURCE kernel.cpp:44 VARIABLE v14_77 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U155 SOURCE kernel.cpp:46 VARIABLE v16_77 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U192 SOURCE kernel.cpp:44 VARIABLE v14_78 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U156 SOURCE kernel.cpp:46 VARIABLE v16_78 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U193 SOURCE kernel.cpp:44 VARIABLE v14_79 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U157 SOURCE kernel.cpp:46 VARIABLE v16_79 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U194 SOURCE kernel.cpp:44 VARIABLE v14_80 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U158 SOURCE kernel.cpp:46 VARIABLE v16_80 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U195 SOURCE kernel.cpp:44 VARIABLE v14_81 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U159 SOURCE kernel.cpp:46 VARIABLE v16_81 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U196 SOURCE kernel.cpp:44 VARIABLE v14_82 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U160 SOURCE kernel.cpp:46 VARIABLE v16_82 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U197 SOURCE kernel.cpp:44 VARIABLE v14_83 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U161 SOURCE kernel.cpp:46 VARIABLE v16_83 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U198 SOURCE kernel.cpp:44 VARIABLE v14_84 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U162 SOURCE kernel.cpp:46 VARIABLE v16_84 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U199 SOURCE kernel.cpp:44 VARIABLE v14_85 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U163 SOURCE kernel.cpp:46 VARIABLE v16_85 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U200 SOURCE kernel.cpp:44 VARIABLE v14_86 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U164 SOURCE kernel.cpp:46 VARIABLE v16_86 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U201 SOURCE kernel.cpp:44 VARIABLE v14_87 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U165 SOURCE kernel.cpp:46 VARIABLE v16_87 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U202 SOURCE kernel.cpp:44 VARIABLE v14_88 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U166 SOURCE kernel.cpp:46 VARIABLE v16_88 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U203 SOURCE kernel.cpp:44 VARIABLE v14_89 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U167 SOURCE kernel.cpp:46 VARIABLE v16_89 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U204 SOURCE kernel.cpp:44 VARIABLE v14_90 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U168 SOURCE kernel.cpp:46 VARIABLE v16_90 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U205 SOURCE kernel.cpp:44 VARIABLE v14_91 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U169 SOURCE kernel.cpp:46 VARIABLE v16_91 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U206 SOURCE kernel.cpp:44 VARIABLE v14_92 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U170 SOURCE kernel.cpp:46 VARIABLE v16_92 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE kernel.cpp:44 VARIABLE v14_93 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U171 SOURCE kernel.cpp:46 VARIABLE v16_93 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U208 SOURCE kernel.cpp:44 VARIABLE v14_94 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U172 SOURCE kernel.cpp:46 VARIABLE v16_94 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U209 SOURCE kernel.cpp:44 VARIABLE v14_95 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U173 SOURCE kernel.cpp:46 VARIABLE v16_95 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U210 SOURCE kernel.cpp:44 VARIABLE v14_96 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U174 SOURCE kernel.cpp:46 VARIABLE v16_96 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U211 SOURCE kernel.cpp:44 VARIABLE v14_97 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U175 SOURCE kernel.cpp:46 VARIABLE v16_97 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U212 SOURCE kernel.cpp:44 VARIABLE v14_98 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U176 SOURCE kernel.cpp:46 VARIABLE v16_98 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U213 SOURCE kernel.cpp:44 VARIABLE v14_99 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U177 SOURCE kernel.cpp:46 VARIABLE v16_99 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U214 SOURCE kernel.cpp:44 VARIABLE v14_100 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U178 SOURCE kernel.cpp:46 VARIABLE v16_100 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U215 SOURCE kernel.cpp:44 VARIABLE v14_101 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U179 SOURCE kernel.cpp:46 VARIABLE v16_101 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U216 SOURCE kernel.cpp:44 VARIABLE v14_102 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U180 SOURCE kernel.cpp:46 VARIABLE v16_102 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U217 SOURCE kernel.cpp:44 VARIABLE v14_103 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U181 SOURCE kernel.cpp:46 VARIABLE v16_103 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U218 SOURCE kernel.cpp:44 VARIABLE v14_104 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U182 SOURCE kernel.cpp:46 VARIABLE v16_104 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U219 SOURCE kernel.cpp:44 VARIABLE v14_105 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U183 SOURCE kernel.cpp:46 VARIABLE v16_105 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U220 SOURCE kernel.cpp:44 VARIABLE v14_106 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U184 SOURCE kernel.cpp:46 VARIABLE v16_106 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U221 SOURCE kernel.cpp:44 VARIABLE v14_107 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U185 SOURCE kernel.cpp:46 VARIABLE v16_107 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U186 SOURCE kernel.cpp:44 VARIABLE v14_108 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U150 SOURCE kernel.cpp:46 VARIABLE v16_108 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U187 SOURCE kernel.cpp:44 VARIABLE v14_109 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U151 SOURCE kernel.cpp:46 VARIABLE v16_109 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U188 SOURCE kernel.cpp:44 VARIABLE v14_110 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U152 SOURCE kernel.cpp:46 VARIABLE v16_110 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U189 SOURCE kernel.cpp:44 VARIABLE v14_111 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U153 SOURCE kernel.cpp:46 VARIABLE v16_111 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U190 SOURCE kernel.cpp:44 VARIABLE v14_112 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U154 SOURCE kernel.cpp:46 VARIABLE v16_112 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U191 SOURCE kernel.cpp:44 VARIABLE v14_113 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U155 SOURCE kernel.cpp:46 VARIABLE v16_113 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U192 SOURCE kernel.cpp:44 VARIABLE v14_114 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U156 SOURCE kernel.cpp:46 VARIABLE v16_114 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U193 SOURCE kernel.cpp:44 VARIABLE v14_115 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U157 SOURCE kernel.cpp:46 VARIABLE v16_115 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U194 SOURCE kernel.cpp:44 VARIABLE v14_116 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U158 SOURCE kernel.cpp:46 VARIABLE v16_116 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U195 SOURCE kernel.cpp:44 VARIABLE v14_117 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U159 SOURCE kernel.cpp:46 VARIABLE v16_117 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U196 SOURCE kernel.cpp:44 VARIABLE v14_118 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U160 SOURCE kernel.cpp:46 VARIABLE v16_118 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U197 SOURCE kernel.cpp:44 VARIABLE v14_119 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U161 SOURCE kernel.cpp:46 VARIABLE v16_119 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U198 SOURCE kernel.cpp:44 VARIABLE v14_120 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U162 SOURCE kernel.cpp:46 VARIABLE v16_120 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U199 SOURCE kernel.cpp:44 VARIABLE v14_121 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U163 SOURCE kernel.cpp:46 VARIABLE v16_121 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U200 SOURCE kernel.cpp:44 VARIABLE v14_122 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U164 SOURCE kernel.cpp:46 VARIABLE v16_122 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U201 SOURCE kernel.cpp:44 VARIABLE v14_123 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U165 SOURCE kernel.cpp:46 VARIABLE v16_123 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U202 SOURCE kernel.cpp:44 VARIABLE v14_124 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U166 SOURCE kernel.cpp:46 VARIABLE v16_124 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U203 SOURCE kernel.cpp:44 VARIABLE v14_125 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U167 SOURCE kernel.cpp:46 VARIABLE v16_125 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U204 SOURCE kernel.cpp:44 VARIABLE v14_126 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U168 SOURCE kernel.cpp:46 VARIABLE v16_126 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U205 SOURCE kernel.cpp:44 VARIABLE v14_127 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U169 SOURCE kernel.cpp:46 VARIABLE v16_127 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U206 SOURCE kernel.cpp:44 VARIABLE v14_128 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U170 SOURCE kernel.cpp:46 VARIABLE v16_128 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE kernel.cpp:44 VARIABLE v14_129 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U171 SOURCE kernel.cpp:46 VARIABLE v16_129 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U208 SOURCE kernel.cpp:44 VARIABLE v14_130 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U172 SOURCE kernel.cpp:46 VARIABLE v16_130 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U209 SOURCE kernel.cpp:44 VARIABLE v14_131 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U173 SOURCE kernel.cpp:46 VARIABLE v16_131 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U210 SOURCE kernel.cpp:44 VARIABLE v14_132 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U174 SOURCE kernel.cpp:46 VARIABLE v16_132 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U211 SOURCE kernel.cpp:44 VARIABLE v14_133 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U175 SOURCE kernel.cpp:46 VARIABLE v16_133 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U212 SOURCE kernel.cpp:44 VARIABLE v14_134 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U176 SOURCE kernel.cpp:46 VARIABLE v16_134 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U213 SOURCE kernel.cpp:44 VARIABLE v14_135 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U177 SOURCE kernel.cpp:46 VARIABLE v16_135 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U214 SOURCE kernel.cpp:44 VARIABLE v14_136 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U178 SOURCE kernel.cpp:46 VARIABLE v16_136 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U215 SOURCE kernel.cpp:44 VARIABLE v14_137 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U179 SOURCE kernel.cpp:46 VARIABLE v16_137 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U216 SOURCE kernel.cpp:44 VARIABLE v14_138 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U180 SOURCE kernel.cpp:46 VARIABLE v16_138 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U217 SOURCE kernel.cpp:44 VARIABLE v14_139 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U181 SOURCE kernel.cpp:46 VARIABLE v16_139 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U218 SOURCE kernel.cpp:44 VARIABLE v14_140 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U182 SOURCE kernel.cpp:46 VARIABLE v16_140 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U219 SOURCE kernel.cpp:44 VARIABLE v14_141 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U183 SOURCE kernel.cpp:46 VARIABLE v16_141 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U220 SOURCE kernel.cpp:44 VARIABLE v14_142 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U184 SOURCE kernel.cpp:46 VARIABLE v16_142 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U221 SOURCE kernel.cpp:44 VARIABLE v14_143 LOOP l_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U185 SOURCE kernel.cpp:46 VARIABLE v16_143 LOOP l_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 180 BRAM 0 URAM 0}} Linear_layer_qkv {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_3052_p2 SOURCE kernel.cpp:36 VARIABLE add_ln36 LOOP l_gemm_j_outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln43_fu_3229_p2 SOURCE kernel.cpp:43 VARIABLE sub_ln43 LOOP l_gemm_j_outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 181 BRAM 0 URAM 0}} Self_attention_Pipeline_l_mh_separate_i_s_l_j_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_1_fu_6778_p2 SOURCE kernel.cpp:195 VARIABLE add_ln195_1 LOOP l_mh_separate_i_s_l_j_s BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_fu_7285_p2 SOURCE kernel.cpp:195 VARIABLE add_ln195 LOOP l_mh_separate_i_s_l_j_s BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln199_fu_8407_p2 SOURCE kernel.cpp:199 VARIABLE add_ln199 LOOP l_mh_separate_i_s_l_j_s BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_fu_6820_p2 SOURCE kernel.cpp:198 VARIABLE add_ln198 LOOP l_mh_separate_i_s_l_j_s BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_10ns_11ns_21_4_1_U747 SOURCE kernel.cpp:198 VARIABLE mul_ln198 LOOP l_mh_separate_i_s_l_j_s BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_fu_6801_p2 SOURCE kernel.cpp:196 VARIABLE add_ln196 LOOP l_mh_separate_i_s_l_j_s BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} Attention_layer_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1_fu_342_p2 SOURCE kernel.cpp:66 VARIABLE add_ln66_1 LOOP VITIS_LOOP_66_1_VITIS_LOOP_67_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_354_p2 SOURCE kernel.cpp:66 VARIABLE add_ln66 LOOP VITIS_LOOP_66_1_VITIS_LOOP_67_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_438_p2 SOURCE kernel.cpp:67 VARIABLE add_ln67 LOOP VITIS_LOOP_66_1_VITIS_LOOP_67_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Attention_layer_Pipeline_l_k1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_768_p2 SOURCE kernel.cpp:73 VARIABLE add_ln73 LOOP l_k1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_382_fu_778_p2 SOURCE kernel.cpp:73 VARIABLE empty_382 LOOP l_k1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_792_p2 SOURCE kernel.cpp:80 VARIABLE add_ln80 LOOP l_k1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Attention_layer_Pipeline_l_norm_i2_l_j1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_1_fu_395_p2 SOURCE kernel.cpp:90 VARIABLE add_ln90_1 LOOP l_norm_i2_l_j1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_407_p2 SOURCE kernel.cpp:90 VARIABLE add_ln90 LOOP l_norm_i2_l_j1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_463_p2 SOURCE kernel.cpp:91 VARIABLE add_ln91 LOOP l_norm_i2_l_j1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Attention_layer {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_1_fu_473_p2 SOURCE kernel.cpp:71 VARIABLE add_ln71_1 LOOP l_gemm_i_outer_l_j_outer1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_485_p2 SOURCE kernel.cpp:71 VARIABLE add_ln71 LOOP l_gemm_i_outer_l_j_outer1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_513_p2 SOURCE kernel.cpp:72 VARIABLE add_ln72 LOOP l_gemm_i_outer_l_j_outer1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Self_attention_Pipeline_VITIS_LOOP_110_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_fu_62_p2 SOURCE kernel.cpp:110 VARIABLE add_ln110 LOOP VITIS_LOOP_110_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Self_attention_Pipeline_l_j2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_437_p2 SOURCE kernel.cpp:114 VARIABLE add_ln114 LOOP l_j2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_461_p2 SOURCE kernel.cpp:116 VARIABLE add_ln116 LOOP l_j2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_10_full_dsp_1_U1320 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE v46 LOOP l_j2 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}}} AREA {DSP 7 BRAM 0 URAM 0}} Self_attention_Pipeline_l_update_i4_l_j3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_1_fu_405_p2 SOURCE kernel.cpp:125 VARIABLE add_ln125_1 LOOP l_update_i4_l_j3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_fu_417_p2 SOURCE kernel.cpp:125 VARIABLE add_ln125 LOOP l_update_i4_l_j3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln126_fu_473_p2 SOURCE kernel.cpp:126 VARIABLE add_ln126 LOOP l_update_i4_l_j3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_1_fu_350_p2 SOURCE kernel.cpp:148 VARIABLE add_ln148_1 LOOP VITIS_LOOP_148_1_VITIS_LOOP_149_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_fu_362_p2 SOURCE kernel.cpp:148 VARIABLE add_ln148 LOOP VITIS_LOOP_148_1_VITIS_LOOP_149_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_fu_446_p2 SOURCE kernel.cpp:149 VARIABLE add_ln149 LOOP VITIS_LOOP_148_1_VITIS_LOOP_149_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Context_layer_Pipeline_l_k2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_fu_774_p2 SOURCE kernel.cpp:155 VARIABLE add_ln155 LOOP l_k2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_378_fu_784_p2 SOURCE kernel.cpp:155 VARIABLE empty_378 LOOP l_k2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_fu_806_p2 SOURCE kernel.cpp:162 VARIABLE add_ln162 LOOP l_k2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Context_layer {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_1_fu_439_p2 SOURCE kernel.cpp:153 VARIABLE add_ln153_1 LOOP l_gemm_i_outer1_l_j_outer2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_fu_451_p2 SOURCE kernel.cpp:153 VARIABLE add_ln153 LOOP l_gemm_i_outer1_l_j_outer2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_379_fu_518_p2 SOURCE kernel.cpp:153 VARIABLE empty_379 LOOP l_gemm_i_outer1_l_j_outer2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_380_fu_527_p2 SOURCE kernel.cpp:153 VARIABLE empty_380 LOOP l_gemm_i_outer1_l_j_outer2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_479_p2 SOURCE kernel.cpp:154 VARIABLE add_ln154 LOOP l_gemm_i_outer1_l_j_outer2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Self_attention_Pipeline_l_mh_merge_i_m_l_j_m {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_1_fu_534_p2 SOURCE kernel.cpp:212 VARIABLE add_ln212_1 LOOP l_mh_merge_i_m_l_j_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_fu_546_p2 SOURCE kernel.cpp:212 VARIABLE add_ln212 LOOP l_mh_merge_i_m_l_j_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_fu_719_p2 SOURCE kernel.cpp:216 VARIABLE add_ln216 LOOP l_mh_merge_i_m_l_j_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_fu_630_p2 SOURCE kernel.cpp:213 VARIABLE add_ln213 LOOP l_mh_merge_i_m_l_j_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Self_attention {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_sumRow_U SOURCE kernel.cpp:109 VARIABLE inp_sumRow LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_h_U SOURCE kernel.cpp:192 VARIABLE Q_h LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_h_1_U SOURCE kernel.cpp:192 VARIABLE Q_h_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_h_2_U SOURCE kernel.cpp:192 VARIABLE Q_h_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_h_3_U SOURCE kernel.cpp:192 VARIABLE Q_h_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME K_h_U SOURCE kernel.cpp:193 VARIABLE K_h LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME K_h_1_U SOURCE kernel.cpp:193 VARIABLE K_h_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME K_h_2_U SOURCE kernel.cpp:193 VARIABLE K_h_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME K_h_3_U SOURCE kernel.cpp:193 VARIABLE K_h_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME V_h_U SOURCE kernel.cpp:194 VARIABLE V_h LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME V_h_1_U SOURCE kernel.cpp:194 VARIABLE V_h_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME V_h_2_U SOURCE kernel.cpp:194 VARIABLE V_h_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME V_h_3_U SOURCE kernel.cpp:194 VARIABLE V_h_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v84_U SOURCE kernel.cpp:206 VARIABLE v84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v84_1_U SOURCE kernel.cpp:206 VARIABLE v84_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v84_2_U SOURCE kernel.cpp:206 VARIABLE v84_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v84_3_U SOURCE kernel.cpp:206 VARIABLE v84_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v84_4_U SOURCE kernel.cpp:206 VARIABLE v84_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v84_5_U SOURCE kernel.cpp:206 VARIABLE v84_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v84_6_U SOURCE kernel.cpp:206 VARIABLE v84_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v84_7_U SOURCE kernel.cpp:206 VARIABLE v84_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v84_8_U SOURCE kernel.cpp:206 VARIABLE v84_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v84_9_U SOURCE kernel.cpp:206 VARIABLE v84_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v84_10_U SOURCE kernel.cpp:206 VARIABLE v84_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v84_11_U SOURCE kernel.cpp:206 VARIABLE v84_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v84_12_U SOURCE kernel.cpp:206 VARIABLE v84_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v84_13_U SOURCE kernel.cpp:206 VARIABLE v84_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v84_14_U SOURCE kernel.cpp:206 VARIABLE v84_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v84_15_U SOURCE kernel.cpp:206 VARIABLE v84_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v85_U SOURCE kernel.cpp:208 VARIABLE v85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v85_1_U SOURCE kernel.cpp:208 VARIABLE v85_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v85_2_U SOURCE kernel.cpp:208 VARIABLE v85_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v85_3_U SOURCE kernel.cpp:208 VARIABLE v85_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v86_0_0_U SOURCE {} VARIABLE v86_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v86_0_1_U SOURCE {} VARIABLE v86_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v86_0_2_U SOURCE {} VARIABLE v86_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v86_0_3_U SOURCE {} VARIABLE v86_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v86_1_0_U SOURCE {} VARIABLE v86_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v86_1_1_U SOURCE {} VARIABLE v86_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v86_1_2_U SOURCE {} VARIABLE v86_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v86_1_3_U SOURCE {} VARIABLE v86_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v86_2_0_U SOURCE {} VARIABLE v86_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v86_2_1_U SOURCE {} VARIABLE v86_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v86_2_2_U SOURCE {} VARIABLE v86_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v86_2_3_U SOURCE {} VARIABLE v86_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v86_3_0_U SOURCE {} VARIABLE v86_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v86_3_1_U SOURCE {} VARIABLE v86_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v86_3_2_U SOURCE {} VARIABLE v86_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v86_3_3_U SOURCE {} VARIABLE v86_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_fu_2214_p2 SOURCE kernel.cpp:191 VARIABLE add_ln191 LOOP l_S_h_0_h BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_fu_2235_p2 SOURCE kernel.cpp:113 VARIABLE add_ln113 LOOP l_exp_sum_i3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln116_fu_2277_p2 SOURCE kernel.cpp:116 VARIABLE sub_ln116 LOOP l_exp_sum_i3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 8 BRAM 32 URAM 0}} Linear_layer_ds0_Pipeline_l_bias_i5_l_j4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln235_1_fu_2281_p2 SOURCE kernel.cpp:235 VARIABLE add_ln235_1 LOOP l_bias_i5_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln235_fu_2293_p2 SOURCE kernel.cpp:235 VARIABLE add_ln235 LOOP l_bias_i5_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_10ns_11ns_21_4_1_U1967 SOURCE kernel.cpp:239 VARIABLE mul_ln239 LOOP l_bias_i5_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_fu_2327_p2 SOURCE kernel.cpp:236 VARIABLE add_ln236 LOOP l_bias_i5_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} Linear_layer_ds0_Pipeline_l_k3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_fu_5582_p2 SOURCE kernel.cpp:243 VARIABLE add_ln243 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln249_fu_5608_p2 SOURCE kernel.cpp:249 VARIABLE add_ln249 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_ds0 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_fu_3052_p2 SOURCE kernel.cpp:242 VARIABLE add_ln242 LOOP l_gemm_j_outer3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln249_fu_3229_p2 SOURCE kernel.cpp:249 VARIABLE sub_ln249 LOOP l_gemm_j_outer3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 1 BRAM 0 URAM 0}} Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln270_1_fu_2457_p2 SOURCE kernel.cpp:270 VARIABLE add_ln270_1 LOOP l_S_i_j_0_i7_l_j5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln270_fu_3040_p2 SOURCE kernel.cpp:270 VARIABLE add_ln270 LOOP l_S_i_j_0_i7_l_j5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_10ns_11ns_21_4_1_U2756 SOURCE kernel.cpp:273 VARIABLE mul_ln273 LOOP l_S_i_j_0_i7_l_j5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln271_fu_2486_p2 SOURCE kernel.cpp:271 VARIABLE add_ln271 LOOP l_S_i_j_0_i7_l_j5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} Layer_norm_Pipeline_VITIS_LOOP_290_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln290_fu_62_p2 SOURCE kernel.cpp:290 VARIABLE add_ln290 LOOP VITIS_LOOP_290_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_Pipeline_VITIS_LOOP_294_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln294_fu_62_p2 SOURCE kernel.cpp:294 VARIABLE add_ln294 LOOP VITIS_LOOP_294_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_Pipeline_l_j6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln299_fu_178_p2 SOURCE kernel.cpp:299 VARIABLE add_ln299 LOOP l_j6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln301_fu_188_p2 SOURCE kernel.cpp:301 VARIABLE add_ln301 LOOP l_j6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_Pipeline_l_j7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln324_fu_349_p2 SOURCE kernel.cpp:324 VARIABLE add_ln324 LOOP l_j7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln327_fu_359_p2 SOURCE kernel.cpp:327 VARIABLE add_ln327 LOOP l_j7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mean_U SOURCE kernel.cpp:289 VARIABLE mean LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mean2_U SOURCE kernel.cpp:293 VARIABLE mean2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME var_U SOURCE kernel.cpp:297 VARIABLE var LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln298_fu_245_p2 SOURCE kernel.cpp:298 VARIABLE add_ln298 LOOP l_mean_var_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln301_fu_285_p2 SOURCE kernel.cpp:301 VARIABLE sub_ln301 LOOP l_mean_var_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln323_fu_301_p2 SOURCE kernel.cpp:323 VARIABLE add_ln323 LOOP l_norm_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln327_fu_336_p2 SOURCE kernel.cpp:327 VARIABLE sub_ln327 LOOP l_norm_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_ds1_Pipeline_l_bias_i10_l_j8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln355_1_fu_2281_p2 SOURCE kernel.cpp:355 VARIABLE add_ln355_1 LOOP l_bias_i10_l_j8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln355_fu_2293_p2 SOURCE kernel.cpp:355 VARIABLE add_ln355 LOOP l_bias_i10_l_j8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_12ns_13ns_25_4_1_U2974 SOURCE kernel.cpp:359 VARIABLE mul_ln359 LOOP l_bias_i10_l_j8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln356_fu_2327_p2 SOURCE kernel.cpp:356 VARIABLE add_ln356 LOOP l_bias_i10_l_j8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} Linear_layer_ds1_Pipeline_l_k4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_fu_5582_p2 SOURCE kernel.cpp:363 VARIABLE add_ln363 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln369_fu_5608_p2 SOURCE kernel.cpp:369 VARIABLE add_ln369 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_ds1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln362_fu_3052_p2 SOURCE kernel.cpp:362 VARIABLE add_ln362 LOOP l_gemm_j_outer4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln369_fu_3229_p2 SOURCE kernel.cpp:369 VARIABLE sub_ln369 LOOP l_gemm_j_outer4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 1 BRAM 0 URAM 0}} pow_generic_double_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME b_exp_fu_636_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515 VARIABLE b_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME b_exp_1_fu_713_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:515 VARIABLE b_exp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_12s_80ns_90_5_1_U3757 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE Elog2_V LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_54s_6ns_54_5_1_U3749 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:838 VARIABLE mul_ln838 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_71ns_4ns_75_5_1_U3750 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_73ns_6ns_79_5_1_U3751 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_24 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_83ns_6ns_89_5_1_U3752 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_25 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_92ns_6ns_98_5_1_U3753 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_26 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_87ns_6ns_93_5_1_U3754 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_27 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_82ns_6ns_88_5_1_U3755 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_28 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_77ns_6ns_83_5_1_U3756 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_29 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_fu_1520_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1_fu_1525_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_4_fu_1490_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40ns_40ns_80_2_1_U3758 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_30 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_fu_1587_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1348 VARIABLE ret_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_77s_54ns_130_5_1_U3759 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE m_frac_l_V LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_77s_55ns_130_5_1_U3760 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE r_V_31 LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_1_U3765 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_1_U3765 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_18_fu_1746_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:455 VARIABLE ret_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_13s_71s_71_5_1_U3761 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_16 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME m_diff_V_fu_1787_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE m_diff_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_33_fu_1862_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_43ns_36ns_79_3_1_U3762 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_18 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_7_fu_1909_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z2P_m_1_V_fu_1918_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE exp_Z2P_m_1_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_49ns_44ns_93_5_1_U3763 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_20 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_9_fu_1986_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z1P_m_1_l_V_fu_1995_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE exp_Z1P_m_1_l_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_35_fu_2033_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_50ns_50ns_100_5_1_U3764 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_23_fu_2076_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1347_1_fu_2082_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE add_ln1347_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1347_2_fu_2088_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE add_ln1347_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_exp_V_fu_2102_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int.h:29 VARIABLE r_exp_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_exp_V_fu_2201_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:186 VARIABLE out_exp_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log0_lut_table_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log0_lut_table_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 63 BRAM 30 URAM 0}} exp_generic_double_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_exp_fu_301_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515 VARIABLE m_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME e_frac_V_1_fu_323_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE e_frac_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_fu_345_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512 VARIABLE sub_ln1512 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_1_U3800 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_48 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_1_U3800 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_511_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:455 VARIABLE ret_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_13s_71s_71_5_1_U3796 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_42 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME m_diff_V_fu_559_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE m_diff_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_44_fu_635_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_43ns_36ns_79_3_1_U3797 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_44 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_fu_682_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z2P_m_1_V_fu_691_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE exp_Z2P_m_1_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_49ns_44ns_93_5_1_U3798 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_45 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_12_fu_759_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z1P_m_1_l_V_fu_768_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE exp_Z1P_m_1_l_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_46_fu_806_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_50ns_50ns_100_5_1_U3799 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_49 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_41_fu_849_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1347_3_fu_855_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE add_ln1347_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1347_4_fu_861_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE add_ln1347_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_exp_V_fu_875_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int.h:29 VARIABLE r_exp_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_exp_V_fu_978_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:186 VARIABLE out_exp_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_U SOURCE {} VARIABLE table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U SOURCE {} VARIABLE table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U SOURCE {} VARIABLE table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 16 BRAM 5 URAM 0}} generic_tanh_float_s {BINDINFO {{BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U3803 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:84 VARIABLE x LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_x_U3804 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:87 VARIABLE x_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_7_full_dsp_1_x_U3812 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12 VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_x_U3805 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100 VARIABLE add2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_x_U3808 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100 VARIABLE div LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U3806 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100 VARIABLE resultf_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_x_U3808 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95 VARIABLE resultf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_x_U3802 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78 VARIABLE add LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_x_U3807 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78 VARIABLE resultf LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}}} AREA {DSP 32 BRAM 5 URAM 0}} Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln389_1_fu_2572_p2 SOURCE kernel.cpp:389 VARIABLE add_ln389_1 LOOP l_S_i_j_0_i12_l_j9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln389_fu_2780_p2 SOURCE kernel.cpp:389 VARIABLE add_ln389 LOOP l_S_i_j_0_i12_l_j9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_12ns_13ns_25_4_1_U3848 SOURCE kernel.cpp:392 VARIABLE mul_ln392 LOOP l_S_i_j_0_i12_l_j9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U3832 SOURCE kernel.cpp:395 VARIABLE mul10_i LOOP l_S_i_j_0_i12_l_j9 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U3833 SOURCE kernel.cpp:397 VARIABLE mul13_i LOOP l_S_i_j_0_i12_l_j9 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln390_fu_2601_p2 SOURCE kernel.cpp:390 VARIABLE add_ln390 LOOP l_S_i_j_0_i12_l_j9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 118 BRAM 35 URAM 0}} Linear_layer_ds2_Pipeline_l_bias_i13_l_j10 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln419_1_fu_2281_p2 SOURCE kernel.cpp:419 VARIABLE add_ln419_1 LOOP l_bias_i13_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln419_fu_2293_p2 SOURCE kernel.cpp:419 VARIABLE add_ln419 LOOP l_bias_i13_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_10ns_11ns_21_4_1_U4009 SOURCE kernel.cpp:423 VARIABLE mul_ln423 LOOP l_bias_i13_l_j10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln420_fu_2327_p2 SOURCE kernel.cpp:420 VARIABLE add_ln420 LOOP l_bias_i13_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} Linear_layer_ds2_Pipeline_l_k5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln427_fu_5582_p2 SOURCE kernel.cpp:427 VARIABLE add_ln427 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_fu_5608_p2 SOURCE kernel.cpp:433 VARIABLE add_ln433 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_ds2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln426_fu_3052_p2 SOURCE kernel.cpp:426 VARIABLE add_ln426 LOOP l_gemm_j_outer5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln433_fu_3229_p2 SOURCE kernel.cpp:433 VARIABLE sub_ln433 LOOP l_gemm_j_outer5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 1 BRAM 0 URAM 0}} Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln454_1_fu_2451_p2 SOURCE kernel.cpp:454 VARIABLE add_ln454_1 LOOP l_S_i_j_0_i15_l_j11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln454_fu_3034_p2 SOURCE kernel.cpp:454 VARIABLE add_ln454 LOOP l_S_i_j_0_i15_l_j11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_10ns_11ns_21_4_1_U4798 SOURCE kernel.cpp:457 VARIABLE mul_ln457 LOOP l_S_i_j_0_i15_l_j11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln455_fu_2480_p2 SOURCE kernel.cpp:455 VARIABLE add_ln455 LOOP l_S_i_j_0_i15_l_j11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} Layer_norm_1_Pipeline_VITIS_LOOP_290_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln290_fu_62_p2 SOURCE kernel.cpp:290 VARIABLE add_ln290 LOOP VITIS_LOOP_290_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_1_Pipeline_VITIS_LOOP_294_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln294_fu_62_p2 SOURCE kernel.cpp:294 VARIABLE add_ln294 LOOP VITIS_LOOP_294_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_1_Pipeline_l_j6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln299_fu_178_p2 SOURCE kernel.cpp:299 VARIABLE add_ln299 LOOP l_j6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln301_fu_188_p2 SOURCE kernel.cpp:301 VARIABLE add_ln301 LOOP l_j6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_1_Pipeline_l_j7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln324_fu_349_p2 SOURCE kernel.cpp:324 VARIABLE add_ln324 LOOP l_j7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln327_fu_359_p2 SOURCE kernel.cpp:327 VARIABLE add_ln327 LOOP l_j7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mean_U SOURCE kernel.cpp:289 VARIABLE mean LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mean2_U SOURCE kernel.cpp:293 VARIABLE mean2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME var_U SOURCE kernel.cpp:297 VARIABLE var LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln298_fu_245_p2 SOURCE kernel.cpp:298 VARIABLE add_ln298 LOOP l_mean_var_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln301_fu_285_p2 SOURCE kernel.cpp:301 VARIABLE sub_ln301 LOOP l_mean_var_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln323_fu_301_p2 SOURCE kernel.cpp:323 VARIABLE add_ln323 LOOP l_norm_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln327_fu_336_p2 SOURCE kernel.cpp:327 VARIABLE sub_ln327 LOOP l_norm_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_U SOURCE kernel.cpp:501 VARIABLE v227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_1_U SOURCE kernel.cpp:501 VARIABLE v227_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_2_U SOURCE kernel.cpp:501 VARIABLE v227_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_3_U SOURCE kernel.cpp:501 VARIABLE v227_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_4_U SOURCE kernel.cpp:501 VARIABLE v227_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_5_U SOURCE kernel.cpp:501 VARIABLE v227_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_6_U SOURCE kernel.cpp:501 VARIABLE v227_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_7_U SOURCE kernel.cpp:501 VARIABLE v227_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_8_U SOURCE kernel.cpp:501 VARIABLE v227_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_9_U SOURCE kernel.cpp:501 VARIABLE v227_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_10_U SOURCE kernel.cpp:501 VARIABLE v227_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_11_U SOURCE kernel.cpp:501 VARIABLE v227_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_12_U SOURCE kernel.cpp:501 VARIABLE v227_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_13_U SOURCE kernel.cpp:501 VARIABLE v227_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_14_U SOURCE kernel.cpp:501 VARIABLE v227_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_15_U SOURCE kernel.cpp:501 VARIABLE v227_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_16_U SOURCE kernel.cpp:501 VARIABLE v227_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_17_U SOURCE kernel.cpp:501 VARIABLE v227_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_18_U SOURCE kernel.cpp:501 VARIABLE v227_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_19_U SOURCE kernel.cpp:501 VARIABLE v227_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_20_U SOURCE kernel.cpp:501 VARIABLE v227_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_21_U SOURCE kernel.cpp:501 VARIABLE v227_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_22_U SOURCE kernel.cpp:501 VARIABLE v227_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_23_U SOURCE kernel.cpp:501 VARIABLE v227_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_24_U SOURCE kernel.cpp:501 VARIABLE v227_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_25_U SOURCE kernel.cpp:501 VARIABLE v227_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_26_U SOURCE kernel.cpp:501 VARIABLE v227_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_27_U SOURCE kernel.cpp:501 VARIABLE v227_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_28_U SOURCE kernel.cpp:501 VARIABLE v227_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_29_U SOURCE kernel.cpp:501 VARIABLE v227_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_30_U SOURCE kernel.cpp:501 VARIABLE v227_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_31_U SOURCE kernel.cpp:501 VARIABLE v227_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_32_U SOURCE kernel.cpp:501 VARIABLE v227_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_33_U SOURCE kernel.cpp:501 VARIABLE v227_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_34_U SOURCE kernel.cpp:501 VARIABLE v227_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_35_U SOURCE kernel.cpp:501 VARIABLE v227_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_36_U SOURCE kernel.cpp:501 VARIABLE v227_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_37_U SOURCE kernel.cpp:501 VARIABLE v227_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_38_U SOURCE kernel.cpp:501 VARIABLE v227_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_39_U SOURCE kernel.cpp:501 VARIABLE v227_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_40_U SOURCE kernel.cpp:501 VARIABLE v227_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_41_U SOURCE kernel.cpp:501 VARIABLE v227_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_42_U SOURCE kernel.cpp:501 VARIABLE v227_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_43_U SOURCE kernel.cpp:501 VARIABLE v227_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_44_U SOURCE kernel.cpp:501 VARIABLE v227_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_45_U SOURCE kernel.cpp:501 VARIABLE v227_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_46_U SOURCE kernel.cpp:501 VARIABLE v227_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_47_U SOURCE kernel.cpp:501 VARIABLE v227_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_48_U SOURCE kernel.cpp:501 VARIABLE v227_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_49_U SOURCE kernel.cpp:501 VARIABLE v227_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_50_U SOURCE kernel.cpp:501 VARIABLE v227_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_51_U SOURCE kernel.cpp:501 VARIABLE v227_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_52_U SOURCE kernel.cpp:501 VARIABLE v227_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_53_U SOURCE kernel.cpp:501 VARIABLE v227_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_54_U SOURCE kernel.cpp:501 VARIABLE v227_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_55_U SOURCE kernel.cpp:501 VARIABLE v227_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_56_U SOURCE kernel.cpp:501 VARIABLE v227_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_57_U SOURCE kernel.cpp:501 VARIABLE v227_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_58_U SOURCE kernel.cpp:501 VARIABLE v227_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_59_U SOURCE kernel.cpp:501 VARIABLE v227_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_60_U SOURCE kernel.cpp:501 VARIABLE v227_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_61_U SOURCE kernel.cpp:501 VARIABLE v227_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_62_U SOURCE kernel.cpp:501 VARIABLE v227_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_63_U SOURCE kernel.cpp:501 VARIABLE v227_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_64_U SOURCE kernel.cpp:501 VARIABLE v227_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_65_U SOURCE kernel.cpp:501 VARIABLE v227_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_66_U SOURCE kernel.cpp:501 VARIABLE v227_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_67_U SOURCE kernel.cpp:501 VARIABLE v227_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_68_U SOURCE kernel.cpp:501 VARIABLE v227_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_69_U SOURCE kernel.cpp:501 VARIABLE v227_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_70_U SOURCE kernel.cpp:501 VARIABLE v227_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_71_U SOURCE kernel.cpp:501 VARIABLE v227_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_72_U SOURCE kernel.cpp:501 VARIABLE v227_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_73_U SOURCE kernel.cpp:501 VARIABLE v227_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_74_U SOURCE kernel.cpp:501 VARIABLE v227_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_75_U SOURCE kernel.cpp:501 VARIABLE v227_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_76_U SOURCE kernel.cpp:501 VARIABLE v227_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_77_U SOURCE kernel.cpp:501 VARIABLE v227_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_78_U SOURCE kernel.cpp:501 VARIABLE v227_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_79_U SOURCE kernel.cpp:501 VARIABLE v227_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_80_U SOURCE kernel.cpp:501 VARIABLE v227_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_81_U SOURCE kernel.cpp:501 VARIABLE v227_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_82_U SOURCE kernel.cpp:501 VARIABLE v227_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_83_U SOURCE kernel.cpp:501 VARIABLE v227_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_84_U SOURCE kernel.cpp:501 VARIABLE v227_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_85_U SOURCE kernel.cpp:501 VARIABLE v227_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_86_U SOURCE kernel.cpp:501 VARIABLE v227_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_87_U SOURCE kernel.cpp:501 VARIABLE v227_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_88_U SOURCE kernel.cpp:501 VARIABLE v227_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_89_U SOURCE kernel.cpp:501 VARIABLE v227_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_90_U SOURCE kernel.cpp:501 VARIABLE v227_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_91_U SOURCE kernel.cpp:501 VARIABLE v227_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_92_U SOURCE kernel.cpp:501 VARIABLE v227_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_93_U SOURCE kernel.cpp:501 VARIABLE v227_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_94_U SOURCE kernel.cpp:501 VARIABLE v227_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_95_U SOURCE kernel.cpp:501 VARIABLE v227_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_96_U SOURCE kernel.cpp:501 VARIABLE v227_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_97_U SOURCE kernel.cpp:501 VARIABLE v227_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_98_U SOURCE kernel.cpp:501 VARIABLE v227_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_99_U SOURCE kernel.cpp:501 VARIABLE v227_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_100_U SOURCE kernel.cpp:501 VARIABLE v227_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_101_U SOURCE kernel.cpp:501 VARIABLE v227_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_102_U SOURCE kernel.cpp:501 VARIABLE v227_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_103_U SOURCE kernel.cpp:501 VARIABLE v227_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_104_U SOURCE kernel.cpp:501 VARIABLE v227_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_105_U SOURCE kernel.cpp:501 VARIABLE v227_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_106_U SOURCE kernel.cpp:501 VARIABLE v227_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_107_U SOURCE kernel.cpp:501 VARIABLE v227_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_108_U SOURCE kernel.cpp:501 VARIABLE v227_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_109_U SOURCE kernel.cpp:501 VARIABLE v227_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_110_U SOURCE kernel.cpp:501 VARIABLE v227_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_111_U SOURCE kernel.cpp:501 VARIABLE v227_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_112_U SOURCE kernel.cpp:501 VARIABLE v227_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_113_U SOURCE kernel.cpp:501 VARIABLE v227_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_114_U SOURCE kernel.cpp:501 VARIABLE v227_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_115_U SOURCE kernel.cpp:501 VARIABLE v227_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_116_U SOURCE kernel.cpp:501 VARIABLE v227_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_117_U SOURCE kernel.cpp:501 VARIABLE v227_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_118_U SOURCE kernel.cpp:501 VARIABLE v227_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_119_U SOURCE kernel.cpp:501 VARIABLE v227_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_120_U SOURCE kernel.cpp:501 VARIABLE v227_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_121_U SOURCE kernel.cpp:501 VARIABLE v227_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_122_U SOURCE kernel.cpp:501 VARIABLE v227_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_123_U SOURCE kernel.cpp:501 VARIABLE v227_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_124_U SOURCE kernel.cpp:501 VARIABLE v227_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_125_U SOURCE kernel.cpp:501 VARIABLE v227_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_126_U SOURCE kernel.cpp:501 VARIABLE v227_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_127_U SOURCE kernel.cpp:501 VARIABLE v227_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_128_U SOURCE kernel.cpp:501 VARIABLE v227_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_129_U SOURCE kernel.cpp:501 VARIABLE v227_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_130_U SOURCE kernel.cpp:501 VARIABLE v227_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_131_U SOURCE kernel.cpp:501 VARIABLE v227_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_132_U SOURCE kernel.cpp:501 VARIABLE v227_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_133_U SOURCE kernel.cpp:501 VARIABLE v227_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_134_U SOURCE kernel.cpp:501 VARIABLE v227_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_135_U SOURCE kernel.cpp:501 VARIABLE v227_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_136_U SOURCE kernel.cpp:501 VARIABLE v227_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_137_U SOURCE kernel.cpp:501 VARIABLE v227_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_138_U SOURCE kernel.cpp:501 VARIABLE v227_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_139_U SOURCE kernel.cpp:501 VARIABLE v227_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_140_U SOURCE kernel.cpp:501 VARIABLE v227_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_141_U SOURCE kernel.cpp:501 VARIABLE v227_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_142_U SOURCE kernel.cpp:501 VARIABLE v227_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v227_143_U SOURCE kernel.cpp:501 VARIABLE v227_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_U SOURCE kernel.cpp:503 VARIABLE v228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_1_U SOURCE kernel.cpp:503 VARIABLE v228_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_2_U SOURCE kernel.cpp:503 VARIABLE v228_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_3_U SOURCE kernel.cpp:503 VARIABLE v228_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_4_U SOURCE kernel.cpp:503 VARIABLE v228_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_5_U SOURCE kernel.cpp:503 VARIABLE v228_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_6_U SOURCE kernel.cpp:503 VARIABLE v228_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_7_U SOURCE kernel.cpp:503 VARIABLE v228_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_8_U SOURCE kernel.cpp:503 VARIABLE v228_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_9_U SOURCE kernel.cpp:503 VARIABLE v228_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_10_U SOURCE kernel.cpp:503 VARIABLE v228_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_11_U SOURCE kernel.cpp:503 VARIABLE v228_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_12_U SOURCE kernel.cpp:503 VARIABLE v228_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_13_U SOURCE kernel.cpp:503 VARIABLE v228_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_14_U SOURCE kernel.cpp:503 VARIABLE v228_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_15_U SOURCE kernel.cpp:503 VARIABLE v228_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_16_U SOURCE kernel.cpp:503 VARIABLE v228_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_17_U SOURCE kernel.cpp:503 VARIABLE v228_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_18_U SOURCE kernel.cpp:503 VARIABLE v228_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_19_U SOURCE kernel.cpp:503 VARIABLE v228_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_20_U SOURCE kernel.cpp:503 VARIABLE v228_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_21_U SOURCE kernel.cpp:503 VARIABLE v228_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_22_U SOURCE kernel.cpp:503 VARIABLE v228_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fpext_32ns_64_2_no_dsp_1_U5089 SOURCE kernel.cpp:503 VARIABLE v228_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5019 SOURCE kernel.cpp:503 VARIABLE v228_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_25_U SOURCE kernel.cpp:503 VARIABLE v228_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fptrunc_64ns_32_2_no_dsp_1_U5088 SOURCE kernel.cpp:503 VARIABLE v228_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_27_U SOURCE kernel.cpp:503 VARIABLE v228_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_28_U SOURCE kernel.cpp:503 VARIABLE v228_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_29_U SOURCE kernel.cpp:503 VARIABLE v228_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U5015 SOURCE kernel.cpp:503 VARIABLE v228_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_31_U SOURCE kernel.cpp:503 VARIABLE v228_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_32_U SOURCE kernel.cpp:503 VARIABLE v228_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_33_U SOURCE kernel.cpp:503 VARIABLE v228_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_34_U SOURCE kernel.cpp:503 VARIABLE v228_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5016 SOURCE kernel.cpp:503 VARIABLE v228_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5020 SOURCE kernel.cpp:503 VARIABLE v228_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_37_U SOURCE kernel.cpp:503 VARIABLE v228_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_38_U SOURCE kernel.cpp:503 VARIABLE v228_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_39_U SOURCE kernel.cpp:503 VARIABLE v228_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_40_U SOURCE kernel.cpp:503 VARIABLE v228_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_41_U SOURCE kernel.cpp:503 VARIABLE v228_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U5015 SOURCE kernel.cpp:503 VARIABLE v228_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_43_U SOURCE kernel.cpp:503 VARIABLE v228_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_44_U SOURCE kernel.cpp:503 VARIABLE v228_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_45_U SOURCE kernel.cpp:503 VARIABLE v228_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_46_U SOURCE kernel.cpp:503 VARIABLE v228_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_47_U SOURCE kernel.cpp:503 VARIABLE v228_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_48_U SOURCE kernel.cpp:503 VARIABLE v228_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_49_U SOURCE kernel.cpp:503 VARIABLE v228_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_50_U SOURCE kernel.cpp:503 VARIABLE v228_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_51_U SOURCE kernel.cpp:503 VARIABLE v228_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_52_U SOURCE kernel.cpp:503 VARIABLE v228_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_53_U SOURCE kernel.cpp:503 VARIABLE v228_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_54_U SOURCE kernel.cpp:503 VARIABLE v228_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_55_U SOURCE kernel.cpp:503 VARIABLE v228_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_56_U SOURCE kernel.cpp:503 VARIABLE v228_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_57_U SOURCE kernel.cpp:503 VARIABLE v228_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_58_U SOURCE kernel.cpp:503 VARIABLE v228_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_59_U SOURCE kernel.cpp:503 VARIABLE v228_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_60_U SOURCE kernel.cpp:503 VARIABLE v228_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_61_U SOURCE kernel.cpp:503 VARIABLE v228_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_62_U SOURCE kernel.cpp:503 VARIABLE v228_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_63_U SOURCE kernel.cpp:503 VARIABLE v228_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_64_U SOURCE kernel.cpp:503 VARIABLE v228_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_65_U SOURCE kernel.cpp:503 VARIABLE v228_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U5015 SOURCE kernel.cpp:503 VARIABLE v228_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_67_U SOURCE kernel.cpp:503 VARIABLE v228_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_68_U SOURCE kernel.cpp:503 VARIABLE v228_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_69_U SOURCE kernel.cpp:503 VARIABLE v228_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_70_U SOURCE kernel.cpp:503 VARIABLE v228_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_71_U SOURCE kernel.cpp:503 VARIABLE v228_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_72_U SOURCE kernel.cpp:503 VARIABLE v228_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_73_U SOURCE kernel.cpp:503 VARIABLE v228_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_74_U SOURCE kernel.cpp:503 VARIABLE v228_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_75_U SOURCE kernel.cpp:503 VARIABLE v228_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_76_U SOURCE kernel.cpp:503 VARIABLE v228_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_77_U SOURCE kernel.cpp:503 VARIABLE v228_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_78_U SOURCE kernel.cpp:503 VARIABLE v228_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_79_U SOURCE kernel.cpp:503 VARIABLE v228_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_80_U SOURCE kernel.cpp:503 VARIABLE v228_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_81_U SOURCE kernel.cpp:503 VARIABLE v228_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_82_U SOURCE kernel.cpp:503 VARIABLE v228_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_83_U SOURCE kernel.cpp:503 VARIABLE v228_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_84_U SOURCE kernel.cpp:503 VARIABLE v228_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_85_U SOURCE kernel.cpp:503 VARIABLE v228_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_86_U SOURCE kernel.cpp:503 VARIABLE v228_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_87_U SOURCE kernel.cpp:503 VARIABLE v228_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_88_U SOURCE kernel.cpp:503 VARIABLE v228_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_89_U SOURCE kernel.cpp:503 VARIABLE v228_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_90_U SOURCE kernel.cpp:503 VARIABLE v228_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_91_U SOURCE kernel.cpp:503 VARIABLE v228_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_92_U SOURCE kernel.cpp:503 VARIABLE v228_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_93_U SOURCE kernel.cpp:503 VARIABLE v228_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_94_U SOURCE kernel.cpp:503 VARIABLE v228_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_95_U SOURCE kernel.cpp:503 VARIABLE v228_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_96_U SOURCE kernel.cpp:503 VARIABLE v228_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_97_U SOURCE kernel.cpp:503 VARIABLE v228_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_98_U SOURCE kernel.cpp:503 VARIABLE v228_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_99_U SOURCE kernel.cpp:503 VARIABLE v228_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_100_U SOURCE kernel.cpp:503 VARIABLE v228_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_101_U SOURCE kernel.cpp:503 VARIABLE v228_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_102_U SOURCE kernel.cpp:503 VARIABLE v228_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_103_U SOURCE kernel.cpp:503 VARIABLE v228_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_104_U SOURCE kernel.cpp:503 VARIABLE v228_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_105_U SOURCE kernel.cpp:503 VARIABLE v228_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_106_U SOURCE kernel.cpp:503 VARIABLE v228_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_107_U SOURCE kernel.cpp:503 VARIABLE v228_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_108_U SOURCE kernel.cpp:503 VARIABLE v228_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_109_U SOURCE kernel.cpp:503 VARIABLE v228_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_110_U SOURCE kernel.cpp:503 VARIABLE v228_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_111_U SOURCE kernel.cpp:503 VARIABLE v228_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_112_U SOURCE kernel.cpp:503 VARIABLE v228_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_113_U SOURCE kernel.cpp:503 VARIABLE v228_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_114_U SOURCE kernel.cpp:503 VARIABLE v228_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_115_U SOURCE kernel.cpp:503 VARIABLE v228_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_116_U SOURCE kernel.cpp:503 VARIABLE v228_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_117_U SOURCE kernel.cpp:503 VARIABLE v228_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_118_U SOURCE kernel.cpp:503 VARIABLE v228_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_119_U SOURCE kernel.cpp:503 VARIABLE v228_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_120_U SOURCE kernel.cpp:503 VARIABLE v228_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_121_U SOURCE kernel.cpp:503 VARIABLE v228_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_122_U SOURCE kernel.cpp:503 VARIABLE v228_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_123_U SOURCE kernel.cpp:503 VARIABLE v228_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_124_U SOURCE kernel.cpp:503 VARIABLE v228_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_125_U SOURCE kernel.cpp:503 VARIABLE v228_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_126_U SOURCE kernel.cpp:503 VARIABLE v228_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_127_U SOURCE kernel.cpp:503 VARIABLE v228_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_128_U SOURCE kernel.cpp:503 VARIABLE v228_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_129_U SOURCE kernel.cpp:503 VARIABLE v228_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_130_U SOURCE kernel.cpp:503 VARIABLE v228_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_131_U SOURCE kernel.cpp:503 VARIABLE v228_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_132_U SOURCE kernel.cpp:503 VARIABLE v228_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_133_U SOURCE kernel.cpp:503 VARIABLE v228_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_134_U SOURCE kernel.cpp:503 VARIABLE v228_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_135_U SOURCE kernel.cpp:503 VARIABLE v228_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_136_U SOURCE kernel.cpp:503 VARIABLE v228_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_137_U SOURCE kernel.cpp:503 VARIABLE v228_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_138_U SOURCE kernel.cpp:503 VARIABLE v228_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_139_U SOURCE kernel.cpp:503 VARIABLE v228_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_140_U SOURCE kernel.cpp:503 VARIABLE v228_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_141_U SOURCE kernel.cpp:503 VARIABLE v228_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_142_U SOURCE kernel.cpp:503 VARIABLE v228_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v228_143_U SOURCE kernel.cpp:503 VARIABLE v228_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_U SOURCE kernel.cpp:505 VARIABLE v229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_1_U SOURCE kernel.cpp:505 VARIABLE v229_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_2_U SOURCE kernel.cpp:505 VARIABLE v229_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_3_U SOURCE kernel.cpp:505 VARIABLE v229_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_4_U SOURCE kernel.cpp:505 VARIABLE v229_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_5_U SOURCE kernel.cpp:505 VARIABLE v229_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_6_U SOURCE kernel.cpp:505 VARIABLE v229_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_7_U SOURCE kernel.cpp:505 VARIABLE v229_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_8_U SOURCE kernel.cpp:505 VARIABLE v229_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_9_U SOURCE kernel.cpp:505 VARIABLE v229_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_10_U SOURCE kernel.cpp:505 VARIABLE v229_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_11_U SOURCE kernel.cpp:505 VARIABLE v229_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_12_U SOURCE kernel.cpp:505 VARIABLE v229_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_13_U SOURCE kernel.cpp:505 VARIABLE v229_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_14_U SOURCE kernel.cpp:505 VARIABLE v229_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_15_U SOURCE kernel.cpp:505 VARIABLE v229_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_16_U SOURCE kernel.cpp:505 VARIABLE v229_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_17_U SOURCE kernel.cpp:505 VARIABLE v229_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_18_U SOURCE kernel.cpp:505 VARIABLE v229_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_19_U SOURCE kernel.cpp:505 VARIABLE v229_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_20_U SOURCE kernel.cpp:505 VARIABLE v229_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_21_U SOURCE kernel.cpp:505 VARIABLE v229_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_22_U SOURCE kernel.cpp:505 VARIABLE v229_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_23_U SOURCE kernel.cpp:505 VARIABLE v229_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_24_U SOURCE kernel.cpp:505 VARIABLE v229_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_25_U SOURCE kernel.cpp:505 VARIABLE v229_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_26_U SOURCE kernel.cpp:505 VARIABLE v229_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_27_U SOURCE kernel.cpp:505 VARIABLE v229_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_28_U SOURCE kernel.cpp:505 VARIABLE v229_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_29_U SOURCE kernel.cpp:505 VARIABLE v229_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_30_U SOURCE kernel.cpp:505 VARIABLE v229_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_31_U SOURCE kernel.cpp:505 VARIABLE v229_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_32_U SOURCE kernel.cpp:505 VARIABLE v229_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_33_U SOURCE kernel.cpp:505 VARIABLE v229_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_34_U SOURCE kernel.cpp:505 VARIABLE v229_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_35_U SOURCE kernel.cpp:505 VARIABLE v229_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_36_U SOURCE kernel.cpp:505 VARIABLE v229_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_37_U SOURCE kernel.cpp:505 VARIABLE v229_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_38_U SOURCE kernel.cpp:505 VARIABLE v229_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_39_U SOURCE kernel.cpp:505 VARIABLE v229_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_40_U SOURCE kernel.cpp:505 VARIABLE v229_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_41_U SOURCE kernel.cpp:505 VARIABLE v229_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_42_U SOURCE kernel.cpp:505 VARIABLE v229_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_43_U SOURCE kernel.cpp:505 VARIABLE v229_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_44_U SOURCE kernel.cpp:505 VARIABLE v229_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_45_U SOURCE kernel.cpp:505 VARIABLE v229_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_46_U SOURCE kernel.cpp:505 VARIABLE v229_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_47_U SOURCE kernel.cpp:505 VARIABLE v229_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_48_U SOURCE kernel.cpp:505 VARIABLE v229_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_49_U SOURCE kernel.cpp:505 VARIABLE v229_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_50_U SOURCE kernel.cpp:505 VARIABLE v229_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_51_U SOURCE kernel.cpp:505 VARIABLE v229_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_52_U SOURCE kernel.cpp:505 VARIABLE v229_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_53_U SOURCE kernel.cpp:505 VARIABLE v229_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_54_U SOURCE kernel.cpp:505 VARIABLE v229_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_55_U SOURCE kernel.cpp:505 VARIABLE v229_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_56_U SOURCE kernel.cpp:505 VARIABLE v229_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_57_U SOURCE kernel.cpp:505 VARIABLE v229_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_58_U SOURCE kernel.cpp:505 VARIABLE v229_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_59_U SOURCE kernel.cpp:505 VARIABLE v229_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_60_U SOURCE kernel.cpp:505 VARIABLE v229_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_61_U SOURCE kernel.cpp:505 VARIABLE v229_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_62_U SOURCE kernel.cpp:505 VARIABLE v229_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_63_U SOURCE kernel.cpp:505 VARIABLE v229_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_64_U SOURCE kernel.cpp:505 VARIABLE v229_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_65_U SOURCE kernel.cpp:505 VARIABLE v229_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_66_U SOURCE kernel.cpp:505 VARIABLE v229_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_67_U SOURCE kernel.cpp:505 VARIABLE v229_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_68_U SOURCE kernel.cpp:505 VARIABLE v229_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_69_U SOURCE kernel.cpp:505 VARIABLE v229_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_70_U SOURCE kernel.cpp:505 VARIABLE v229_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_71_U SOURCE kernel.cpp:505 VARIABLE v229_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_72_U SOURCE kernel.cpp:505 VARIABLE v229_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_73_U SOURCE kernel.cpp:505 VARIABLE v229_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_74_U SOURCE kernel.cpp:505 VARIABLE v229_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_75_U SOURCE kernel.cpp:505 VARIABLE v229_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_76_U SOURCE kernel.cpp:505 VARIABLE v229_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_77_U SOURCE kernel.cpp:505 VARIABLE v229_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_78_U SOURCE kernel.cpp:505 VARIABLE v229_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_79_U SOURCE kernel.cpp:505 VARIABLE v229_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_80_U SOURCE kernel.cpp:505 VARIABLE v229_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_81_U SOURCE kernel.cpp:505 VARIABLE v229_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_82_U SOURCE kernel.cpp:505 VARIABLE v229_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_83_U SOURCE kernel.cpp:505 VARIABLE v229_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_84_U SOURCE kernel.cpp:505 VARIABLE v229_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_85_U SOURCE kernel.cpp:505 VARIABLE v229_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_86_U SOURCE kernel.cpp:505 VARIABLE v229_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_87_U SOURCE kernel.cpp:505 VARIABLE v229_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_88_U SOURCE kernel.cpp:505 VARIABLE v229_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_89_U SOURCE kernel.cpp:505 VARIABLE v229_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_90_U SOURCE kernel.cpp:505 VARIABLE v229_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_91_U SOURCE kernel.cpp:505 VARIABLE v229_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_92_U SOURCE kernel.cpp:505 VARIABLE v229_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_93_U SOURCE kernel.cpp:505 VARIABLE v229_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_94_U SOURCE kernel.cpp:505 VARIABLE v229_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_95_U SOURCE kernel.cpp:505 VARIABLE v229_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_96_U SOURCE kernel.cpp:505 VARIABLE v229_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_97_U SOURCE kernel.cpp:505 VARIABLE v229_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_98_U SOURCE kernel.cpp:505 VARIABLE v229_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_99_U SOURCE kernel.cpp:505 VARIABLE v229_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_100_U SOURCE kernel.cpp:505 VARIABLE v229_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_101_U SOURCE kernel.cpp:505 VARIABLE v229_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_102_U SOURCE kernel.cpp:505 VARIABLE v229_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_103_U SOURCE kernel.cpp:505 VARIABLE v229_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_104_U SOURCE kernel.cpp:505 VARIABLE v229_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_105_U SOURCE kernel.cpp:505 VARIABLE v229_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_106_U SOURCE kernel.cpp:505 VARIABLE v229_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_107_U SOURCE kernel.cpp:505 VARIABLE v229_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_108_U SOURCE kernel.cpp:505 VARIABLE v229_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_109_U SOURCE kernel.cpp:505 VARIABLE v229_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_110_U SOURCE kernel.cpp:505 VARIABLE v229_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_111_U SOURCE kernel.cpp:505 VARIABLE v229_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_112_U SOURCE kernel.cpp:505 VARIABLE v229_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_113_U SOURCE kernel.cpp:505 VARIABLE v229_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_114_U SOURCE kernel.cpp:505 VARIABLE v229_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_115_U SOURCE kernel.cpp:505 VARIABLE v229_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_116_U SOURCE kernel.cpp:505 VARIABLE v229_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_117_U SOURCE kernel.cpp:505 VARIABLE v229_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_118_U SOURCE kernel.cpp:505 VARIABLE v229_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_119_U SOURCE kernel.cpp:505 VARIABLE v229_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_120_U SOURCE kernel.cpp:505 VARIABLE v229_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_121_U SOURCE kernel.cpp:505 VARIABLE v229_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_122_U SOURCE kernel.cpp:505 VARIABLE v229_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_123_U SOURCE kernel.cpp:505 VARIABLE v229_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_124_U SOURCE kernel.cpp:505 VARIABLE v229_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_125_U SOURCE kernel.cpp:505 VARIABLE v229_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_126_U SOURCE kernel.cpp:505 VARIABLE v229_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_127_U SOURCE kernel.cpp:505 VARIABLE v229_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_128_U SOURCE kernel.cpp:505 VARIABLE v229_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_129_U SOURCE kernel.cpp:505 VARIABLE v229_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_130_U SOURCE kernel.cpp:505 VARIABLE v229_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_131_U SOURCE kernel.cpp:505 VARIABLE v229_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_132_U SOURCE kernel.cpp:505 VARIABLE v229_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_133_U SOURCE kernel.cpp:505 VARIABLE v229_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_134_U SOURCE kernel.cpp:505 VARIABLE v229_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_135_U SOURCE kernel.cpp:505 VARIABLE v229_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_136_U SOURCE kernel.cpp:505 VARIABLE v229_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_137_U SOURCE kernel.cpp:505 VARIABLE v229_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_138_U SOURCE kernel.cpp:505 VARIABLE v229_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_139_U SOURCE kernel.cpp:505 VARIABLE v229_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_140_U SOURCE kernel.cpp:505 VARIABLE v229_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_141_U SOURCE kernel.cpp:505 VARIABLE v229_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_142_U SOURCE kernel.cpp:505 VARIABLE v229_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v229_143_U SOURCE kernel.cpp:505 VARIABLE v229_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v230_U SOURCE kernel.cpp:507 VARIABLE v230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v230_1_U SOURCE kernel.cpp:507 VARIABLE v230_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v230_2_U SOURCE kernel.cpp:507 VARIABLE v230_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v230_3_U SOURCE kernel.cpp:507 VARIABLE v230_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v230_4_U SOURCE kernel.cpp:507 VARIABLE v230_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v230_5_U SOURCE kernel.cpp:507 VARIABLE v230_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v230_6_U SOURCE kernel.cpp:507 VARIABLE v230_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v230_7_U SOURCE kernel.cpp:507 VARIABLE v230_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v230_8_U SOURCE kernel.cpp:507 VARIABLE v230_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v230_9_U SOURCE kernel.cpp:507 VARIABLE v230_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v230_10_U SOURCE kernel.cpp:507 VARIABLE v230_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v230_11_U SOURCE kernel.cpp:507 VARIABLE v230_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_0_0_U SOURCE {} VARIABLE v231_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_0_1_U SOURCE {} VARIABLE v231_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_0_2_U SOURCE {} VARIABLE v231_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_0_3_U SOURCE {} VARIABLE v231_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_0_4_U SOURCE {} VARIABLE v231_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_0_5_U SOURCE {} VARIABLE v231_0_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_0_6_U SOURCE {} VARIABLE v231_0_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_0_7_U SOURCE {} VARIABLE v231_0_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_0_8_U SOURCE {} VARIABLE v231_0_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_0_9_U SOURCE {} VARIABLE v231_0_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_0_10_U SOURCE {} VARIABLE v231_0_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_0_11_U SOURCE {} VARIABLE v231_0_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_1_0_U SOURCE {} VARIABLE v231_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_1_1_U SOURCE {} VARIABLE v231_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_1_2_U SOURCE {} VARIABLE v231_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_1_3_U SOURCE {} VARIABLE v231_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_1_4_U SOURCE {} VARIABLE v231_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_1_5_U SOURCE {} VARIABLE v231_1_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_1_6_U SOURCE {} VARIABLE v231_1_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_1_7_U SOURCE {} VARIABLE v231_1_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_1_8_U SOURCE {} VARIABLE v231_1_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_1_9_U SOURCE {} VARIABLE v231_1_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_1_10_U SOURCE {} VARIABLE v231_1_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_1_11_U SOURCE {} VARIABLE v231_1_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_2_0_U SOURCE {} VARIABLE v231_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_2_1_U SOURCE {} VARIABLE v231_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_2_2_U SOURCE {} VARIABLE v231_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_2_3_U SOURCE {} VARIABLE v231_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_2_4_U SOURCE {} VARIABLE v231_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_2_5_U SOURCE {} VARIABLE v231_2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_2_6_U SOURCE {} VARIABLE v231_2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_2_7_U SOURCE {} VARIABLE v231_2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_2_8_U SOURCE {} VARIABLE v231_2_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_2_9_U SOURCE {} VARIABLE v231_2_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_2_10_U SOURCE {} VARIABLE v231_2_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_2_11_U SOURCE {} VARIABLE v231_2_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_3_0_U SOURCE {} VARIABLE v231_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_3_1_U SOURCE {} VARIABLE v231_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_3_2_U SOURCE {} VARIABLE v231_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_3_3_U SOURCE {} VARIABLE v231_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_3_4_U SOURCE {} VARIABLE v231_3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_3_5_U SOURCE {} VARIABLE v231_3_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_3_6_U SOURCE {} VARIABLE v231_3_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_3_7_U SOURCE {} VARIABLE v231_3_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_3_8_U SOURCE {} VARIABLE v231_3_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_3_9_U SOURCE {} VARIABLE v231_3_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_3_10_U SOURCE {} VARIABLE v231_3_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_3_11_U SOURCE {} VARIABLE v231_3_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_4_0_U SOURCE {} VARIABLE v231_4_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_4_1_U SOURCE {} VARIABLE v231_4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_4_2_U SOURCE {} VARIABLE v231_4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_4_3_U SOURCE {} VARIABLE v231_4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_4_4_U SOURCE {} VARIABLE v231_4_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_4_5_U SOURCE {} VARIABLE v231_4_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_4_6_U SOURCE {} VARIABLE v231_4_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_4_7_U SOURCE {} VARIABLE v231_4_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_4_8_U SOURCE {} VARIABLE v231_4_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_4_9_U SOURCE {} VARIABLE v231_4_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_4_10_U SOURCE {} VARIABLE v231_4_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_4_11_U SOURCE {} VARIABLE v231_4_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_5_0_U SOURCE {} VARIABLE v231_5_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_5_1_U SOURCE {} VARIABLE v231_5_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_5_2_U SOURCE {} VARIABLE v231_5_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_5_3_U SOURCE {} VARIABLE v231_5_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_5_4_U SOURCE {} VARIABLE v231_5_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_5_5_U SOURCE {} VARIABLE v231_5_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_5_6_U SOURCE {} VARIABLE v231_5_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_5_7_U SOURCE {} VARIABLE v231_5_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_5_8_U SOURCE {} VARIABLE v231_5_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_5_9_U SOURCE {} VARIABLE v231_5_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_5_10_U SOURCE {} VARIABLE v231_5_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_5_11_U SOURCE {} VARIABLE v231_5_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_6_0_U SOURCE {} VARIABLE v231_6_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_6_1_U SOURCE {} VARIABLE v231_6_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_6_2_U SOURCE {} VARIABLE v231_6_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_6_3_U SOURCE {} VARIABLE v231_6_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_6_4_U SOURCE {} VARIABLE v231_6_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_6_5_U SOURCE {} VARIABLE v231_6_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_6_6_U SOURCE {} VARIABLE v231_6_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_6_7_U SOURCE {} VARIABLE v231_6_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_6_8_U SOURCE {} VARIABLE v231_6_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_6_9_U SOURCE {} VARIABLE v231_6_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_6_10_U SOURCE {} VARIABLE v231_6_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_6_11_U SOURCE {} VARIABLE v231_6_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_7_0_U SOURCE {} VARIABLE v231_7_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_7_1_U SOURCE {} VARIABLE v231_7_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_7_2_U SOURCE {} VARIABLE v231_7_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_7_3_U SOURCE {} VARIABLE v231_7_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_7_4_U SOURCE {} VARIABLE v231_7_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_7_5_U SOURCE {} VARIABLE v231_7_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_7_6_U SOURCE {} VARIABLE v231_7_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_7_7_U SOURCE {} VARIABLE v231_7_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_7_8_U SOURCE {} VARIABLE v231_7_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_7_9_U SOURCE {} VARIABLE v231_7_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_7_10_U SOURCE {} VARIABLE v231_7_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_7_11_U SOURCE {} VARIABLE v231_7_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_8_0_U SOURCE {} VARIABLE v231_8_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_8_1_U SOURCE {} VARIABLE v231_8_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_8_2_U SOURCE {} VARIABLE v231_8_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_8_3_U SOURCE {} VARIABLE v231_8_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_8_4_U SOURCE {} VARIABLE v231_8_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_8_5_U SOURCE {} VARIABLE v231_8_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_8_6_U SOURCE {} VARIABLE v231_8_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_8_7_U SOURCE {} VARIABLE v231_8_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_8_8_U SOURCE {} VARIABLE v231_8_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_8_9_U SOURCE {} VARIABLE v231_8_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_8_10_U SOURCE {} VARIABLE v231_8_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_8_11_U SOURCE {} VARIABLE v231_8_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_9_0_U SOURCE {} VARIABLE v231_9_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_9_1_U SOURCE {} VARIABLE v231_9_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_9_2_U SOURCE {} VARIABLE v231_9_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_9_3_U SOURCE {} VARIABLE v231_9_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_9_4_U SOURCE {} VARIABLE v231_9_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_9_5_U SOURCE {} VARIABLE v231_9_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_9_6_U SOURCE {} VARIABLE v231_9_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_9_7_U SOURCE {} VARIABLE v231_9_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_9_8_U SOURCE {} VARIABLE v231_9_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_9_9_U SOURCE {} VARIABLE v231_9_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_9_10_U SOURCE {} VARIABLE v231_9_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_9_11_U SOURCE {} VARIABLE v231_9_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_10_0_U SOURCE {} VARIABLE v231_10_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_10_1_U SOURCE {} VARIABLE v231_10_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_10_2_U SOURCE {} VARIABLE v231_10_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_10_3_U SOURCE {} VARIABLE v231_10_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_10_4_U SOURCE {} VARIABLE v231_10_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_10_5_U SOURCE {} VARIABLE v231_10_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_10_6_U SOURCE {} VARIABLE v231_10_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_10_7_U SOURCE {} VARIABLE v231_10_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_10_8_U SOURCE {} VARIABLE v231_10_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_10_9_U SOURCE {} VARIABLE v231_10_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_10_10_U SOURCE {} VARIABLE v231_10_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_10_11_U SOURCE {} VARIABLE v231_10_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_11_0_U SOURCE {} VARIABLE v231_11_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_11_1_U SOURCE {} VARIABLE v231_11_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_11_2_U SOURCE {} VARIABLE v231_11_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_11_3_U SOURCE {} VARIABLE v231_11_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_11_4_U SOURCE {} VARIABLE v231_11_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_11_5_U SOURCE {} VARIABLE v231_11_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_11_6_U SOURCE {} VARIABLE v231_11_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_11_7_U SOURCE {} VARIABLE v231_11_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_11_8_U SOURCE {} VARIABLE v231_11_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_11_9_U SOURCE {} VARIABLE v231_11_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_11_10_U SOURCE {} VARIABLE v231_11_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v231_11_11_U SOURCE {} VARIABLE v231_11_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v232_U SOURCE kernel.cpp:511 VARIABLE v232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v233_U SOURCE kernel.cpp:513 VARIABLE v233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v233_1_U SOURCE kernel.cpp:513 VARIABLE v233_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v233_2_U SOURCE kernel.cpp:513 VARIABLE v233_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v233_3_U SOURCE kernel.cpp:513 VARIABLE v233_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v233_4_U SOURCE kernel.cpp:513 VARIABLE v233_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v233_5_U SOURCE kernel.cpp:513 VARIABLE v233_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v233_6_U SOURCE kernel.cpp:513 VARIABLE v233_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v233_7_U SOURCE kernel.cpp:513 VARIABLE v233_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v233_8_U SOURCE kernel.cpp:513 VARIABLE v233_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v233_9_U SOURCE kernel.cpp:513 VARIABLE v233_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v233_10_U SOURCE kernel.cpp:513 VARIABLE v233_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v233_11_U SOURCE kernel.cpp:513 VARIABLE v233_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_0_0_U SOURCE {} VARIABLE v234_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_0_1_U SOURCE {} VARIABLE v234_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_0_2_U SOURCE {} VARIABLE v234_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_0_3_U SOURCE {} VARIABLE v234_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_0_4_U SOURCE {} VARIABLE v234_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_0_5_U SOURCE {} VARIABLE v234_0_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_0_6_U SOURCE {} VARIABLE v234_0_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_0_7_U SOURCE {} VARIABLE v234_0_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_0_8_U SOURCE {} VARIABLE v234_0_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_0_9_U SOURCE {} VARIABLE v234_0_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_0_10_U SOURCE {} VARIABLE v234_0_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_0_11_U SOURCE {} VARIABLE v234_0_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_1_0_U SOURCE {} VARIABLE v234_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_1_1_U SOURCE {} VARIABLE v234_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_1_2_U SOURCE {} VARIABLE v234_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_1_3_U SOURCE {} VARIABLE v234_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_1_4_U SOURCE {} VARIABLE v234_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_1_5_U SOURCE {} VARIABLE v234_1_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_1_6_U SOURCE {} VARIABLE v234_1_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_1_7_U SOURCE {} VARIABLE v234_1_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_1_8_U SOURCE {} VARIABLE v234_1_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_1_9_U SOURCE {} VARIABLE v234_1_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_1_10_U SOURCE {} VARIABLE v234_1_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_1_11_U SOURCE {} VARIABLE v234_1_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_2_0_U SOURCE {} VARIABLE v234_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_2_1_U SOURCE {} VARIABLE v234_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_2_2_U SOURCE {} VARIABLE v234_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_2_3_U SOURCE {} VARIABLE v234_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_2_4_U SOURCE {} VARIABLE v234_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_2_5_U SOURCE {} VARIABLE v234_2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_2_6_U SOURCE {} VARIABLE v234_2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_2_7_U SOURCE {} VARIABLE v234_2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_2_8_U SOURCE {} VARIABLE v234_2_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_2_9_U SOURCE {} VARIABLE v234_2_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_2_10_U SOURCE {} VARIABLE v234_2_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_2_11_U SOURCE {} VARIABLE v234_2_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_3_0_U SOURCE {} VARIABLE v234_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_3_1_U SOURCE {} VARIABLE v234_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_3_2_U SOURCE {} VARIABLE v234_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_3_3_U SOURCE {} VARIABLE v234_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_3_4_U SOURCE {} VARIABLE v234_3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_3_5_U SOURCE {} VARIABLE v234_3_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_3_6_U SOURCE {} VARIABLE v234_3_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_3_7_U SOURCE {} VARIABLE v234_3_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_3_8_U SOURCE {} VARIABLE v234_3_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_3_9_U SOURCE {} VARIABLE v234_3_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_3_10_U SOURCE {} VARIABLE v234_3_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_3_11_U SOURCE {} VARIABLE v234_3_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_4_0_U SOURCE {} VARIABLE v234_4_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_4_1_U SOURCE {} VARIABLE v234_4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_4_2_U SOURCE {} VARIABLE v234_4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_4_3_U SOURCE {} VARIABLE v234_4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_4_4_U SOURCE {} VARIABLE v234_4_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_4_5_U SOURCE {} VARIABLE v234_4_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_4_6_U SOURCE {} VARIABLE v234_4_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_4_7_U SOURCE {} VARIABLE v234_4_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_4_8_U SOURCE {} VARIABLE v234_4_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_4_9_U SOURCE {} VARIABLE v234_4_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_4_10_U SOURCE {} VARIABLE v234_4_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_4_11_U SOURCE {} VARIABLE v234_4_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_5_0_U SOURCE {} VARIABLE v234_5_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_5_1_U SOURCE {} VARIABLE v234_5_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_5_2_U SOURCE {} VARIABLE v234_5_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_5_3_U SOURCE {} VARIABLE v234_5_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_5_4_U SOURCE {} VARIABLE v234_5_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_5_5_U SOURCE {} VARIABLE v234_5_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_5_6_U SOURCE {} VARIABLE v234_5_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_5_7_U SOURCE {} VARIABLE v234_5_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_5_8_U SOURCE {} VARIABLE v234_5_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_5_9_U SOURCE {} VARIABLE v234_5_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_5_10_U SOURCE {} VARIABLE v234_5_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_5_11_U SOURCE {} VARIABLE v234_5_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_6_0_U SOURCE {} VARIABLE v234_6_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_6_1_U SOURCE {} VARIABLE v234_6_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_6_2_U SOURCE {} VARIABLE v234_6_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_6_3_U SOURCE {} VARIABLE v234_6_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_6_4_U SOURCE {} VARIABLE v234_6_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_6_5_U SOURCE {} VARIABLE v234_6_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_6_6_U SOURCE {} VARIABLE v234_6_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_6_7_U SOURCE {} VARIABLE v234_6_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_6_8_U SOURCE {} VARIABLE v234_6_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_6_9_U SOURCE {} VARIABLE v234_6_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_6_10_U SOURCE {} VARIABLE v234_6_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_6_11_U SOURCE {} VARIABLE v234_6_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_7_0_U SOURCE {} VARIABLE v234_7_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_7_1_U SOURCE {} VARIABLE v234_7_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_7_2_U SOURCE {} VARIABLE v234_7_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_7_3_U SOURCE {} VARIABLE v234_7_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_7_4_U SOURCE {} VARIABLE v234_7_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_7_5_U SOURCE {} VARIABLE v234_7_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_7_6_U SOURCE {} VARIABLE v234_7_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_7_7_U SOURCE {} VARIABLE v234_7_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_7_8_U SOURCE {} VARIABLE v234_7_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_7_9_U SOURCE {} VARIABLE v234_7_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_7_10_U SOURCE {} VARIABLE v234_7_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_7_11_U SOURCE {} VARIABLE v234_7_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_8_0_U SOURCE {} VARIABLE v234_8_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_8_1_U SOURCE {} VARIABLE v234_8_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_8_2_U SOURCE {} VARIABLE v234_8_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_8_3_U SOURCE {} VARIABLE v234_8_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_8_4_U SOURCE {} VARIABLE v234_8_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_8_5_U SOURCE {} VARIABLE v234_8_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_8_6_U SOURCE {} VARIABLE v234_8_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_8_7_U SOURCE {} VARIABLE v234_8_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_8_8_U SOURCE {} VARIABLE v234_8_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_8_9_U SOURCE {} VARIABLE v234_8_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_8_10_U SOURCE {} VARIABLE v234_8_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_8_11_U SOURCE {} VARIABLE v234_8_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_9_0_U SOURCE {} VARIABLE v234_9_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_9_1_U SOURCE {} VARIABLE v234_9_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_9_2_U SOURCE {} VARIABLE v234_9_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_9_3_U SOURCE {} VARIABLE v234_9_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_9_4_U SOURCE {} VARIABLE v234_9_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_9_5_U SOURCE {} VARIABLE v234_9_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_9_6_U SOURCE {} VARIABLE v234_9_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_9_7_U SOURCE {} VARIABLE v234_9_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_9_8_U SOURCE {} VARIABLE v234_9_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_9_9_U SOURCE {} VARIABLE v234_9_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_9_10_U SOURCE {} VARIABLE v234_9_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_9_11_U SOURCE {} VARIABLE v234_9_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_10_0_U SOURCE {} VARIABLE v234_10_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_10_1_U SOURCE {} VARIABLE v234_10_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_10_2_U SOURCE {} VARIABLE v234_10_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_10_3_U SOURCE {} VARIABLE v234_10_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_10_4_U SOURCE {} VARIABLE v234_10_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_10_5_U SOURCE {} VARIABLE v234_10_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_10_6_U SOURCE {} VARIABLE v234_10_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_10_7_U SOURCE {} VARIABLE v234_10_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_10_8_U SOURCE {} VARIABLE v234_10_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_10_9_U SOURCE {} VARIABLE v234_10_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_10_10_U SOURCE {} VARIABLE v234_10_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_10_11_U SOURCE {} VARIABLE v234_10_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_11_0_U SOURCE {} VARIABLE v234_11_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_11_1_U SOURCE {} VARIABLE v234_11_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_11_2_U SOURCE {} VARIABLE v234_11_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_11_3_U SOURCE {} VARIABLE v234_11_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_11_4_U SOURCE {} VARIABLE v234_11_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_11_5_U SOURCE {} VARIABLE v234_11_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_11_6_U SOURCE {} VARIABLE v234_11_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_11_7_U SOURCE {} VARIABLE v234_11_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_11_8_U SOURCE {} VARIABLE v234_11_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_11_9_U SOURCE {} VARIABLE v234_11_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_11_10_U SOURCE {} VARIABLE v234_11_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v234_11_11_U SOURCE {} VARIABLE v234_11_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v235_U SOURCE kernel.cpp:517 VARIABLE v235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v235_1_U SOURCE kernel.cpp:517 VARIABLE v235_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5019 SOURCE kernel.cpp:517 VARIABLE v235_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U5015 SOURCE kernel.cpp:517 VARIABLE v235_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v235_4_U SOURCE kernel.cpp:517 VARIABLE v235_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v235_5_U SOURCE kernel.cpp:517 VARIABLE v235_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5020 SOURCE kernel.cpp:517 VARIABLE v235_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5016 SOURCE kernel.cpp:517 VARIABLE v235_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v235_8_U SOURCE kernel.cpp:517 VARIABLE v235_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v235_9_U SOURCE kernel.cpp:517 VARIABLE v235_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5021 SOURCE kernel.cpp:517 VARIABLE v235_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5017 SOURCE kernel.cpp:517 VARIABLE v235_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v236_0_0_U SOURCE {} VARIABLE v236_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v236_0_1_U SOURCE {} VARIABLE v236_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5022 SOURCE {} VARIABLE v236_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5018 SOURCE {} VARIABLE v236_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v236_0_4_U SOURCE {} VARIABLE v236_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v236_0_5_U SOURCE {} VARIABLE v236_0_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5056 SOURCE {} VARIABLE v236_0_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5024 SOURCE {} VARIABLE v236_0_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v236_0_8_U SOURCE {} VARIABLE v236_0_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v236_0_9_U SOURCE {} VARIABLE v236_0_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5057 SOURCE {} VARIABLE v236_0_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5025 SOURCE {} VARIABLE v236_0_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v236_1_0_U SOURCE {} VARIABLE v236_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v236_1_1_U SOURCE {} VARIABLE v236_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5058 SOURCE {} VARIABLE v236_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5026 SOURCE {} VARIABLE v236_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v236_1_4_U SOURCE {} VARIABLE v236_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v236_1_5_U SOURCE {} VARIABLE v236_1_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5059 SOURCE {} VARIABLE v236_1_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5027 SOURCE {} VARIABLE v236_1_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v236_1_8_U SOURCE {} VARIABLE v236_1_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v236_1_9_U SOURCE {} VARIABLE v236_1_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5060 SOURCE {} VARIABLE v236_1_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5028 SOURCE {} VARIABLE v236_1_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v236_2_0_U SOURCE {} VARIABLE v236_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v236_2_1_U SOURCE {} VARIABLE v236_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5061 SOURCE {} VARIABLE v236_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5029 SOURCE {} VARIABLE v236_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v236_2_4_U SOURCE {} VARIABLE v236_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v236_2_5_U SOURCE {} VARIABLE v236_2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5062 SOURCE {} VARIABLE v236_2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5030 SOURCE {} VARIABLE v236_2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v236_2_8_U SOURCE {} VARIABLE v236_2_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v236_2_9_U SOURCE {} VARIABLE v236_2_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5063 SOURCE {} VARIABLE v236_2_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5031 SOURCE {} VARIABLE v236_2_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v236_3_0_U SOURCE {} VARIABLE v236_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v236_3_1_U SOURCE {} VARIABLE v236_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5064 SOURCE {} VARIABLE v236_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5032 SOURCE {} VARIABLE v236_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5065 SOURCE {} VARIABLE v236_3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5033 SOURCE {} VARIABLE v236_3_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5066 SOURCE {} VARIABLE v236_3_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5034 SOURCE {} VARIABLE v236_3_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5067 SOURCE {} VARIABLE v236_3_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5035 SOURCE {} VARIABLE v236_3_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5068 SOURCE {} VARIABLE v236_3_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5036 SOURCE {} VARIABLE v236_3_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5069 SOURCE {} VARIABLE v236_4_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5037 SOURCE {} VARIABLE v236_4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5070 SOURCE {} VARIABLE v236_4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5038 SOURCE {} VARIABLE v236_4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5071 SOURCE {} VARIABLE v236_4_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5039 SOURCE {} VARIABLE v236_4_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5072 SOURCE {} VARIABLE v236_4_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5040 SOURCE {} VARIABLE v236_4_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5073 SOURCE {} VARIABLE v236_4_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5041 SOURCE {} VARIABLE v236_4_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5074 SOURCE {} VARIABLE v236_4_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5042 SOURCE {} VARIABLE v236_4_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5075 SOURCE {} VARIABLE v236_5_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5043 SOURCE {} VARIABLE v236_5_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v236_5_2_U SOURCE {} VARIABLE v236_5_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v236_5_3_U SOURCE {} VARIABLE v236_5_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5076 SOURCE {} VARIABLE v236_5_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5044 SOURCE {} VARIABLE v236_5_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5077 SOURCE {} VARIABLE v236_5_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5045 SOURCE {} VARIABLE v236_5_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5078 SOURCE {} VARIABLE v236_5_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5046 SOURCE {} VARIABLE v236_5_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5079 SOURCE {} VARIABLE v236_5_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5047 SOURCE {} VARIABLE v236_5_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5080 SOURCE {} VARIABLE v236_6_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5048 SOURCE {} VARIABLE v236_6_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5081 SOURCE {} VARIABLE v236_6_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5049 SOURCE {} VARIABLE v236_6_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5082 SOURCE {} VARIABLE v236_6_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5050 SOURCE {} VARIABLE v236_6_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5083 SOURCE {} VARIABLE v236_6_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5051 SOURCE {} VARIABLE v236_6_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5084 SOURCE {} VARIABLE v236_6_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5052 SOURCE {} VARIABLE v236_6_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5085 SOURCE {} VARIABLE v236_6_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5053 SOURCE {} VARIABLE v236_6_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5086 SOURCE {} VARIABLE v236_7_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5054 SOURCE {} VARIABLE v236_7_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5087 SOURCE {} VARIABLE v236_7_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5055 SOURCE {} VARIABLE v236_7_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v236_7_4_U SOURCE {} VARIABLE v236_7_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v236_7_5_U SOURCE {} VARIABLE v236_7_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5019 SOURCE {} VARIABLE v236_7_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U5015 SOURCE {} VARIABLE v236_7_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5020 SOURCE {} VARIABLE v236_7_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5016 SOURCE {} VARIABLE v236_7_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5021 SOURCE {} VARIABLE v236_7_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5017 SOURCE {} VARIABLE v236_7_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5022 SOURCE {} VARIABLE v236_8_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5018 SOURCE {} VARIABLE v236_8_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5056 SOURCE {} VARIABLE v236_8_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5024 SOURCE {} VARIABLE v236_8_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5057 SOURCE {} VARIABLE v236_8_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5025 SOURCE {} VARIABLE v236_8_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5058 SOURCE {} VARIABLE v236_8_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5026 SOURCE {} VARIABLE v236_8_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5059 SOURCE {} VARIABLE v236_8_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5027 SOURCE {} VARIABLE v236_8_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5060 SOURCE {} VARIABLE v236_8_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5028 SOURCE {} VARIABLE v236_8_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5061 SOURCE {} VARIABLE v236_9_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5029 SOURCE {} VARIABLE v236_9_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5062 SOURCE {} VARIABLE v236_9_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5030 SOURCE {} VARIABLE v236_9_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5063 SOURCE {} VARIABLE v236_9_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5031 SOURCE {} VARIABLE v236_9_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v236_9_6_U SOURCE {} VARIABLE v236_9_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v236_9_7_U SOURCE {} VARIABLE v236_9_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5064 SOURCE {} VARIABLE v236_9_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5032 SOURCE {} VARIABLE v236_9_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5065 SOURCE {} VARIABLE v236_9_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5033 SOURCE {} VARIABLE v236_9_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5066 SOURCE {} VARIABLE v236_10_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5034 SOURCE {} VARIABLE v236_10_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5067 SOURCE {} VARIABLE v236_10_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5035 SOURCE {} VARIABLE v236_10_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5068 SOURCE {} VARIABLE v236_10_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5036 SOURCE {} VARIABLE v236_10_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5069 SOURCE {} VARIABLE v236_10_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5037 SOURCE {} VARIABLE v236_10_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5070 SOURCE {} VARIABLE v236_10_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5038 SOURCE {} VARIABLE v236_10_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5071 SOURCE {} VARIABLE v236_10_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5039 SOURCE {} VARIABLE v236_10_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5072 SOURCE {} VARIABLE v236_11_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5040 SOURCE {} VARIABLE v236_11_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5073 SOURCE {} VARIABLE v236_11_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5041 SOURCE {} VARIABLE v236_11_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5074 SOURCE {} VARIABLE v236_11_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5042 SOURCE {} VARIABLE v236_11_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5075 SOURCE {} VARIABLE v236_11_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5043 SOURCE {} VARIABLE v236_11_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v236_11_8_U SOURCE {} VARIABLE v236_11_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v236_11_9_U SOURCE {} VARIABLE v236_11_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5076 SOURCE {} VARIABLE v236_11_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5044 SOURCE {} VARIABLE v236_11_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U5077 SOURCE kernel.cpp:521 VARIABLE v237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 495 BRAM 1139 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 13.21 seconds. CPU system time: 0.12 seconds. Elapsed time: 13.78 seconds; current allocated memory: 2.524 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Bert_layer.
INFO: [VLOG 209-307] Generating Verilog RTL for Bert_layer.
Execute         syn_report -model Bert_layer -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 113.07 MHz
Command       autosyn done; 125.89 sec.
Command     csynth_design done; 583.29 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 557.13 seconds. CPU system time: 8.27 seconds. Elapsed time: 583.29 seconds; current allocated memory: 2.078 GB.
Execute     cleanup_all 
Command     cleanup_all done; 0.54 sec.
