<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 317.283 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;raytriangleintersect.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5528]" key="HLS 207-5528" tag="" content="Ignore interface attribute or pragma which is not used in top function: raytriangleintersect.cpp:45:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;print&apos;: /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;common.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;print&apos;: /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 67.44 seconds. CPU system time: 7.42 seconds. Elapsed time: 75.01 seconds; current allocated memory: 320.418 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-279]" key="HLS 214-279" tag="" content="Initial Interval estimation mode is set into default." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-284]" key="HLS 214-284" tag="" content="Auto array partition mode is set into default." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;CUSTOM_DOT_PRODUCT&apos; (common.cpp:33:5) in function &apos;customDotProduct&apos; completely with a factor of 3 (common.cpp:30:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;CUSTOM_CROSS_PRODUCT&apos; (common.cpp:15:5) in function &apos;customCrossProduct&apos; completely with a factor of 3 (common.cpp:12:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;CUSTOM_SUB&apos; (common.cpp:48:5) in function &apos;customSubtract&apos; completely with a factor of 3 (common.cpp:46:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;copyDRAMtoBRAM(ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3], ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3], ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3], ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3], ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3], ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3])&apos; into &apos;rayTriangleIntersect(ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3], ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3], ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3], ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (raytriangleintersect.cpp:38:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;customSubtract(ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; into &apos;rayTriangleIntersect(ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3], ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3], ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3], ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (raytriangleintersect.cpp:38:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;customCrossProduct(ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; into &apos;rayTriangleIntersect(ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3], ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3], ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3], ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (raytriangleintersect.cpp:38:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;customDotProduct(ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)&apos; into &apos;rayTriangleIntersect(ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3], ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3], ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3], ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (raytriangleintersect.cpp:38:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;customDivide(ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)&apos; into &apos;rayTriangleIntersect(ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3], ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3], ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3], ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (raytriangleintersect.cpp:38:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating maxi variable &apos;intersectIndex&apos; with non-compact mode in 32-bits (raytriangleintersect.cpp:38:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating maxi variable &apos;P3_DRAM&apos; with non-compact mode in 32-bits" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating maxi variable &apos;P2_DRAM&apos; with non-compact mode in 32-bits" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating maxi variable &apos;P1_DRAM&apos; with non-compact mode in 32-bits" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating maxi variable &apos;dir_DRAM&apos; with non-compact mode in 32-bits (raytriangleintersect.cpp:38:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Starting automatic array partition analysis..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 3 and bit width 32 in loop &apos;VITIS_LOOP_15_1&apos;(raytriangleintersect.cpp:15:22) has been inferred on port &apos;dir&apos;. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (raytriangleintersect.cpp:15:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 18960 and bit width 32 in loop &apos;VITIS_LOOP_20_2&apos;(raytriangleintersect.cpp:20:22) has been inferred on port &apos;P1_DRAM&apos;. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (raytriangleintersect.cpp:20:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 18960 and bit width 32 in loop &apos;VITIS_LOOP_20_2&apos;(raytriangleintersect.cpp:20:22) has been inferred on port &apos;P2_DRAM&apos;. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (raytriangleintersect.cpp:20:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 18960 and bit width 32 in loop &apos;VITIS_LOOP_20_2&apos;(raytriangleintersect.cpp:20:22) has been inferred on port &apos;P3_DRAM&apos;. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (raytriangleintersect.cpp:20:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst writes of length 2 and bit width 32 has been inferred on port &apos;intersectIndex&apos;. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (raytriangleintersect.cpp:143:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i32.s_struct.ap_fixeds&apos; into &apos;rayTriangleIntersect(ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3], ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3], ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3], ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (raytriangleintersect.cpp:140:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i32.s_struct.ap_fixeds&apos; into &apos;rayTriangleIntersect(ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3], ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3], ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3], ap_fixed&lt;32, 16, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (raytriangleintersect.cpp:141:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 8.66 seconds. CPU system time: 1.14 seconds. Elapsed time: 10.04 seconds; current allocated memory: 322.600 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 322.601 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.26 seconds; current allocated memory: 348.388 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 387.605 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_15_1&apos; (raytriangleintersect.cpp:15) in function &apos;rayTriangleIntersect&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_22_3&apos; (raytriangleintersect.cpp:22) in function &apos;rayTriangleIntersect&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_116" tag="" content="Partitioning array &apos;dir.V&apos; (raytriangleintersect.cpp:48) in dimension 1 completely." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_116" tag="" content="Partitioning array &apos;P1.V&apos; (raytriangleintersect.cpp:50) in dimension 2 completely." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_116" tag="" content="Partitioning array &apos;P2.V&apos; (raytriangleintersect.cpp:51) in dimension 2 completely." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_116" tag="" content="Partitioning array &apos;P3.V&apos; (raytriangleintersect.cpp:52) in dimension 2 completely." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (raytriangleintersect.cpp:95:28) in function &apos;rayTriangleIntersect&apos;... converting 5 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0.66 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.75 seconds; current allocated memory: 451.548 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_20_2&apos; (raytriangleintersect.cpp:20:32) in function &apos;rayTriangleIntersect&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;P1.V[0]&apos; (raytriangleintersect.cpp:24:16)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;P2.V[0]&apos; (raytriangleintersect.cpp:25:16)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;P3.V[0]&apos; (raytriangleintersect.cpp:26:16)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.38 seconds; current allocated memory: 493.683 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;rayTriangleIntersect&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_15_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_15_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.22 seconds; current allocated memory: 493.966 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 494.155 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_20_2_VITIS_LOOP_22_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_20_2_VITIS_LOOP_22_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 494.418 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 494.725 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;NUM_TRIS_LOOP&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 42, loop &apos;NUM_TRIS_LOOP&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.49 seconds; current allocated memory: 495.414 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 496.327 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;rayTriangleIntersect&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 496.561 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.25 seconds; current allocated memory: 497.054 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1&apos; pipeline &apos;VITIS_LOOP_15_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1/m_axi_dir_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 497.587 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3&apos; pipeline &apos;VITIS_LOOP_20_2_VITIS_LOOP_22_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P1_DRAM_ARUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P2_DRAM_ARUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3/m_axi_P3_DRAM_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 499.050 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP&apos; pipeline &apos;NUM_TRIS_LOOP&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32s_32s_48_1_1&apos;: 27 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sdiv_34ns_32s_32_38_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 503.053 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;rayTriangleIntersect&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;rayTriangleIntersect/dir&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;rayTriangleIntersect/P1_DRAM&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;rayTriangleIntersect/P2_DRAM&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;rayTriangleIntersect/P3_DRAM&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;rayTriangleIntersect/intersectIndex&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;rayTriangleIntersect/dir_DRAM&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;rayTriangleIntersect/P1_DRAM_offset&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;rayTriangleIntersect/P2_DRAM_offset&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;rayTriangleIntersect/P3_DRAM_offset&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;rayTriangleIntersect/intersectIndex_offset&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;rayTriangleIntersect&apos; to &apos;s_axilite &amp; ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;dir_DRAM&apos;, &apos;P1_DRAM_offset&apos;, &apos;P2_DRAM_offset&apos;, &apos;P3_DRAM_offset&apos;, &apos;intersectIndex_offset&apos; and &apos;return&apos; to AXI-Lite port control." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;rayTriangleIntersect&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.18 seconds; current allocated memory: 509.893 MB." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;rayTriangleIntersect_P1_V_0_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 1.23 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.59 seconds; current allocated memory: 515.314 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1603]" key="HLS 200-1603" tag="VITIS_INTERFACE" content="Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 1.68 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.81 seconds; current allocated memory: 527.279 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for rayTriangleIntersect." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for rayTriangleIntersect." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 136.99 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 84.34 seconds. CPU system time: 9.14 seconds. Elapsed time: 94.75 seconds; current allocated memory: 527.265 MB." resolution=""/>
</Messages>
