Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date             : Fri Feb 24 13:41:45 2023
| Host             : AUCHL02NB162062 running 64-bit major release  (build 9200)
| Command          : report_power -file bae_io_top_power_routed.rpt -pb bae_io_top_power_summary_routed.pb -rpx bae_io_top_power_routed.rpx
| Design           : bae_io_top
| Device           : xcvm1802-vsva2197-2MP-e-S
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 11.041       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.751        |
| Device Static (W)        | 9.290        |
| Effective TJA (C/W)      | 6.8          |
| Max Ambient (C)          | 25.0         |
| Junction Temperature (C) | 100.0        |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.012 |        6 |       --- |             --- |
| Logic                   |     0.002 |     5187 |       --- |             --- |
|   LUT as Logic          |     0.001 |     1778 |    899840 |            0.20 |
|   CLE FF Register       |    <0.001 |     2629 |   1799680 |            0.15 |
|   LUT as Shift Register |    <0.001 |       26 |    449920 |           <0.01 |
|   LOOKAHEAD8            |    <0.001 |       17 |    112480 |            0.02 |
|   Others                |     0.000 |      143 |       --- |             --- |
| Signals                 |     0.002 |     4689 |       --- |             --- |
| Block RAM               |    <0.001 |      0.5 |       967 |            0.05 |
| MMCM                    |     0.060 |        0 |       --- |             --- |
| NoC-DDRMC               |     0.485 |        1 |       --- |             --- |
|   NoC                   |     0.485 |        1 |       --- |             --- |
| PS9                     |     1.190 |        1 |       --- |             --- |
| Static Power            |     9.290 |          |           |                 |
|   PS Static             |     0.197 |          |           |                 |
|   PL Static             |     9.093 |          |           |                 |
| Total                   |    11.041 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source      | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint      |       0.800 |     6.096 |       0.018 |      6.078 |       NA    | Unspecified | NA         |
| VCC_SOC     |       0.800 |     1.932 |       0.606 |      1.326 |       NA    | Unspecified | NA         |
| VCC_IO      |       0.800 |     0.187 |       0.000 |      0.187 |       NA    | Unspecified | NA         |
| VCCRAM      |       0.800 |     0.118 |       0.042 |      0.076 |       NA    | Unspecified | NA         |
| Vccaux      |       1.500 |     1.957 |       0.019 |      1.938 |       NA    | Unspecified | NA         |
| VCC_PMC     |       0.800 |     0.307 |       0.262 |      0.045 |       NA    | Unspecified | NA         |
| VCCO_503    |       3.300 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| VCCO_500    |       1.800 |     0.013 |       0.013 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_501    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_502    |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCAUX_PMC  |       1.500 |     0.069 |       0.067 |      0.002 |       NA    | Unspecified | NA         |
| VCCAUX_SMON |       1.500 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| VCC_PSLP    |       0.800 |     0.296 |       0.204 |      0.092 |       NA    | Unspecified | NA         |
| VCC_PSFP    |       0.800 |     1.018 |       0.865 |      0.153 |       NA    | Unspecified | NA         |
| Vcco33      |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25      |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18      |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15      |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135     |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco11      |       1.100 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10      |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_FUSE    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_BATT    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| GTY_AVCCAUX |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| GTY_AVCC    |       0.880 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| GTY_AVTT    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+------------------+------+
| Ambient Temp (C) | 25.0 |
| ThetaJA (C/W)    | 6.8  |
+------------------+------+


2.2 Clock Constraints
---------------------

+-------------------+----------------------------------------------------------------------------------------+-----------------+
| Clock             | Domain                                                                                 | Constraint (ns) |
+-------------------+----------------------------------------------------------------------------------------+-----------------+
| clk_pl_0          | design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk              |            10.0 |
| clk_pl_0          | design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]        |            10.0 |
| clkout1_primitive | design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive |            10.0 |
+-------------------+----------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------+-----------+
| Name                 | Power (W) |
+----------------------+-----------+
| bae_io_top           |     1.751 |
|   axis_ila_0_i       |     0.009 |
|     inst             |     0.009 |
|       axis_ila_intf  |     0.007 |
|       axis_mem       |     0.001 |
|   design_1_wrapper_i |     1.741 |
|     design_1_i       |     1.741 |
|       axi_dbg_hub_0  |     0.005 |
|       axi_noc_0      |     0.485 |
|       clk_wizard_0   |     0.061 |
|       versal_cips_0  |     1.190 |
+----------------------+-----------+


