#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sun May  6 11:20:30 2018
# Process ID: 32279
# Current directory: /home/hasing/Workspace/soc_project/vivado
# Command line: vivado
# Log file: /home/hasing/Workspace/soc_project/vivado/vivado.log
# Journal file: /home/hasing/Workspace/soc_project/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/hasing/Workspace/soc_project/vivado/lab4_1.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/lab4_soc.bd}
add_files -fileset constrs_1 -norecurse /home/hasing/Workspace/soc_project/vivado/ip_repo/SoC_Design/IPs/OLED/oled_constraints.xdc
open_bd_design {/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/lab4_soc.bd}
startgroup
create_bd_port -dir O SDIN
connect_bd_net [get_bd_pins /ZedboardOLED_0/SDIN] [get_bd_ports SDIN]
endgroup
startgroup
create_bd_port -dir O SCLK
connect_bd_net [get_bd_pins /ZedboardOLED_0/SCLK] [get_bd_ports SCLK]
endgroup
startgroup
create_bd_port -dir O RES
connect_bd_net [get_bd_pins /ZedboardOLED_0/RES] [get_bd_ports RES]
endgroup
startgroup
create_bd_port -dir O DC
connect_bd_net [get_bd_pins /ZedboardOLED_0/DC] [get_bd_ports DC]
endgroup
startgroup
create_bd_port -dir O VBAT
connect_bd_net [get_bd_pins /ZedboardOLED_0/VBAT] [get_bd_ports VBAT]
endgroup
startgroup
create_bd_port -dir O VDD
connect_bd_net [get_bd_pins /ZedboardOLED_0/VDD] [get_bd_ports VDD]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "btns_5bits ( Push buttons ) " }  [get_bd_intf_pins axi_gpio_0/GPIO]
endgroup
set_property location {6 2111 1268} [get_bd_cells axi_gpio_0]
set_property location {2540 1276} [get_bd_intf_ports btns_5bits]
set_property location {2431 1260} [get_bd_intf_ports btns_5bits]
set_property location {5 2150 1260} [get_bd_cells axi_gpio_0]
save_bd_design
open_bd_design {/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/lab4_soc.bd}
validate_bd_design
save_bd_design
reset_run synth_1
reset_run lab4_soc_processing_system7_0_1_synth_1
reset_run lab4_soc_xbar_0_synth_1
reset_run lab4_soc_xlconcat_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force /home/hasing/Workspace/soc_project/vivado/lab4_1.runs/impl_1/lab4_soc_wrapper.sysdef /home/hasing/Workspace/soc_project/vivado/lab4_1.sdk/lab4_soc_wrapper.hdf

launch_sdk -workspace /home/hasing/Workspace/soc_project/vivado/lab4_1.sdk -hwspec /home/hasing/Workspace/soc_project/vivado/lab4_1.sdk/lab4_soc_wrapper.hdf
make_wrapper -files [get_files /home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/lab4_soc.bd] -top
open_bd_design {/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/lab4_soc.bd}
ipx::edit_ip_in_project -upgrade true -name FILTER_IIR_v1_0_project -directory /home/hasing/Workspace/soc_project/vivado/lab4_1.tmp/FILTER_IIR_v1_0_project /home/hasing/Workspace/soc_project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0/component.xml
update_compile_order -fileset sources_1
current_project lab4_1
ipx::infer_bus_interface SAMPLE_TRIG xilinx.com:signal:interrupt_rtl:1.0 [ipx::current_core]
open_project /home/hasing/Workspace/project_audio_mixer/vivado/audio_processing_system/audio_processing_system.xpr
open_bd_design {/home/hasing/Workspace/project_audio_mixer/vivado/audio_processing_system/audio_processing_system.srcs/sources_1/bd/lab4/lab4.bd}
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name FILTER_IIR_v1_0_project -directory /home/hasing/Workspace/project_audio_mixer/vivado/audio_processing_system/audio_processing_system.tmp/FILTER_IIR_v1_0_project /home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/FILTER_IIR_1.0/component.xml
ipx::edit_ip_in_project -upgrade true -name FILTER_IIR_v1_0_project -directory /home/hasing/Workspace/project_audio_mixer/vivado/audio_processing_system/audio_processing_system.tmp/FILTER_IIR_v1_0_project /home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/FILTER_IIR_1.0/component.xml
current_project FILTER_IIR_v1_0_project
close_project
ipx::edit_ip_in_project -upgrade true -name FILTER_IIR_v1_0_project -directory /home/hasing/Workspace/project_audio_mixer/vivado/audio_processing_system/audio_processing_system.tmp/FILTER_IIR_v1_0_project /home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/FILTER_IIR_1.0/component.xml
update_compile_order -fileset sources_1
current_project audio_processing_system
ipx::edit_ip_in_project -upgrade true -name Volume_Pregain_v1_0_project -directory /home/hasing/Workspace/project_audio_mixer/vivado/audio_processing_system/audio_processing_system.tmp/Volume_Pregain_v1_0_project /home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/Volume_Pregain/component.xml
update_compile_order -fileset sources_1
close_project
close_project
current_project lab4_1
ipx::edit_ip_in_project -upgrade true -name FILTER_IIR_v1_0_project -directory /home/hasing/Workspace/soc_project/vivado/lab4_1.tmp/FILTER_IIR_v1_0_project /home/hasing/Workspace/soc_project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0/component.xml
update_compile_order -fileset sources_1
current_project lab4_1
current_project FILTER_IIR_v1_0_project
close_project
current_project lab4_1
ipx::edit_ip_in_project -upgrade true -name Volume_Pregain_v1_0_project -directory /home/hasing/Workspace/soc_project/vivado/lab4_1.tmp/Volume_Pregain_v1_0_project /home/hasing/Workspace/soc_project/ip_repo/Volume_Pregain/component.xml
update_compile_order -fileset sources_1
close_project
current_project lab4_1
make_wrapper -files [get_files /home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/lab4_soc.bd] -top
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
launch_sdk -workspace /home/hasing/Workspace/soc_project/vivado/lab4_1.sdk -hwspec /home/hasing/Workspace/soc_project/vivado/lab4_1.sdk/lab4_soc_wrapper.hdf
ipx::edit_ip_in_project -upgrade true -name FILTER_IIR_v1_0_project -directory /home/hasing/Workspace/soc_project/vivado/lab4_1.tmp/FILTER_IIR_v1_0_project /home/hasing/Workspace/soc_project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0/component.xml
update_compile_order -fileset sources_1
close_project
ipx::edit_ip_in_project -upgrade true -name ZedboardOLED_v1_0_project -directory /home/hasing/Workspace/project_audio_mixer/vivado/audio_processing_system/audio_processing_system.tmp/ZedboardOLED_v1_0_project /home/hasing/Workspace/project_audio_mixer/vivado/ip_repo/ZedBoard_OLED_1.0/component.xml
update_compile_order -fileset sources_1
close_project
file copy -force /home/hasing/Workspace/project_audio_mixer/vivado/audio_processing_system/audio_processing_system.runs/impl_1/lab4_wrapper.sysdef /home/hasing/Workspace/project_audio_mixer/vivado/audio_processing_system/audio_processing_system.sdk/lab4_wrapper.hdf

launch_sdk -workspace /home/hasing/Workspace/project_audio_mixer/vivado/audio_processing_system/audio_processing_system.sdk -hwspec /home/hasing/Workspace/project_audio_mixer/vivado/audio_processing_system/audio_processing_system.sdk/lab4_wrapper.hdf
current_project lab4_1
current_project audio_processing_system
close_project
