Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,3763
design__instance__area,26972.1
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,11
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0012280280934646726
power__switching__total,0.0013065764214843512
power__leakage__total,2.6370383210405635E-8
power__total,0.0025346309412270784
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.5714542334414949
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.5503371247820771
timing__hold__ws__corner:nom_tt_025C_1v80,0.3137942217108782
timing__setup__ws__corner:nom_tt_025C_1v80,5.202792122168057
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.313794
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,5.698329
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,42
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,11
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.8245185878540043
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.8103064004692246
timing__hold__ws__corner:nom_ss_100C_1v60,0.46790372900609833
timing__setup__ws__corner:nom_ss_100C_1v60,0.0
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.864135
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,17
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,0.000000
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,17
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,11
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.4659813777845921
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.4547158334128068
timing__hold__ws__corner:nom_ff_n40C_1v95,0.1147658667250496
timing__setup__ws__corner:nom_ff_n40C_1v95,5.703849110028545
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.114766
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,8.509607
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,49
design__max_fanout_violation__count,11
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.45908581013920086
clock__skew__worst_setup,0.4478120778723774
timing__hold__ws,0.11207218803537038
timing__setup__ws,5.682809050849215
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.112072
timing__hold_r2r_vio__count,0
timing__setup_vio__count,56
timing__setup_r2r__ws,8.388749
timing__setup_r2r_vio__count,56
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,3763
design__instance__area__stdcell,26972.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.787384
design__instance__utilization__stdcell,0.787384
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,65.38
design__instance__displacement__mean,0.016
design__instance__displacement__max,14.68
route__wirelength__estimated,71671.4
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,71
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,3309
route__net__special,2
route__drc_errors__iter:1,4764
route__wirelength__iter:1,88788
route__drc_errors__iter:2,2672
route__wirelength__iter:2,87117
route__drc_errors__iter:3,2765
route__wirelength__iter:3,86405
route__drc_errors__iter:4,1393
route__wirelength__iter:4,86195
route__drc_errors__iter:5,1094
route__wirelength__iter:5,86214
route__drc_errors__iter:6,740
route__wirelength__iter:6,86148
route__drc_errors__iter:7,537
route__wirelength__iter:7,86088
route__drc_errors__iter:8,344
route__wirelength__iter:8,86038
route__drc_errors__iter:9,250
route__wirelength__iter:9,86004
route__drc_errors__iter:10,249
route__wirelength__iter:10,86004
route__drc_errors__iter:11,238
route__wirelength__iter:11,86049
route__drc_errors__iter:12,124
route__wirelength__iter:12,86130
route__drc_errors__iter:13,124
route__wirelength__iter:13,86130
route__drc_errors__iter:14,99
route__wirelength__iter:14,86132
route__drc_errors__iter:15,94
route__wirelength__iter:15,86133
route__drc_errors__iter:16,93
route__wirelength__iter:16,86133
route__drc_errors__iter:17,77
route__wirelength__iter:17,86173
route__drc_errors__iter:18,198
route__wirelength__iter:18,86209
route__drc_errors__iter:19,41
route__wirelength__iter:19,86278
route__drc_errors__iter:20,41
route__wirelength__iter:20,86278
route__drc_errors__iter:21,41
route__wirelength__iter:21,86278
route__drc_errors__iter:22,1
route__wirelength__iter:22,86399
route__drc_errors__iter:23,0
route__wirelength__iter:23,86398
route__drc_errors,0
route__wirelength,86398
route__vias,27493
route__vias__singlecut,27493
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,324.17
timing__unannotated_net__count__corner:nom_tt_025C_1v80,31
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,31
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,31
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,11
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.5623930369474461
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.5408930123560055
timing__hold__ws__corner:min_tt_025C_1v80,0.30636216652923953
timing__setup__ws__corner:min_tt_025C_1v80,5.234236747739225
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.306362
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,5.869764
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,31
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,11
design__max_fanout_violation__count__corner:min_ss_100C_1v60,11
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.8096430421932501
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.7986657117268088
timing__hold__ws__corner:min_ss_100C_1v60,0.4915278323483249
timing__setup__ws__corner:min_ss_100C_1v60,0.0
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.852971
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,17
timing__setup_r2r__ws__corner:min_ss_100C_1v60,0.000000
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,17
timing__unannotated_net__count__corner:min_ss_100C_1v60,31
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,11
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.45908581013920086
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.4478120778723774
timing__hold__ws__corner:min_ff_n40C_1v95,0.11303219791191468
timing__setup__ws__corner:min_ff_n40C_1v95,5.7253798877986375
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.113032
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,8.623541
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,31
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,4
design__max_fanout_violation__count__corner:max_tt_025C_1v80,11
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.5856526540603799
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.5649367800134093
timing__hold__ws__corner:max_tt_025C_1v80,0.32134440462567776
timing__setup__ws__corner:max_tt_025C_1v80,5.173311703227607
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.321344
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,5.498256
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,31
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,49
design__max_fanout_violation__count__corner:max_ss_100C_1v60,11
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.845127769465291
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.82588704879286
timing__hold__ws__corner:max_ss_100C_1v60,0.4528468839202953
timing__setup__ws__corner:max_ss_100C_1v60,0.0
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.873138
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,22
timing__setup_r2r__ws__corner:max_ss_100C_1v60,0.000000
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,22
timing__unannotated_net__count__corner:max_ss_100C_1v60,31
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,11
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.477237818327318
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.4658072392982546
timing__hold__ws__corner:max_ff_n40C_1v95,0.11207218803537038
timing__setup__ws__corner:max_ff_n40C_1v95,5.682809050849215
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.112072
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,8.388749
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,31
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,31
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.7999
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000100102
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000100363
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000208374
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000100363
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000208999999999999997953893660085356032141135074198246002197265625
ir__drop__worst,0.000100000000000000004792173602385929598312941379845142364501953125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
