# system info FIR_filter_test_tb on 2018.11.13.14:10:21
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1542136219
#
#
# Files generated for FIR_filter_test_tb on 2018.11.13.14:10:21
files:
filepath,kind,attributes,module,is_top
FIR_filter_test/testbench/FIR_filter_test_tb/simulation/FIR_filter_test_tb.v,VERILOG,,FIR_filter_test_tb,true
FIR_filter_test/testbench/FIR_filter_test_tb/simulation/submodules/FIR_filter_test.v,VERILOG,,FIR_filter_test,false
FIR_filter_test/testbench/FIR_filter_test_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
FIR_filter_test/testbench/FIR_filter_test_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
FIR_filter_test/testbench/FIR_filter_test_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
FIR_filter_test/testbench/FIR_filter_test_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
FIR_filter_test/testbench/FIR_filter_test_tb/simulation/submodules/dspba_library_package.vhd,VHDL,,FIR_filter_test_fir_compiler_ii_0,false
FIR_filter_test/testbench/FIR_filter_test_tb/simulation/submodules/dspba_library.vhd,VHDL,,FIR_filter_test_fir_compiler_ii_0,false
FIR_filter_test/testbench/FIR_filter_test_tb/simulation/submodules/auk_dspip_math_pkg_hpfir.vhd,VHDL,,FIR_filter_test_fir_compiler_ii_0,false
FIR_filter_test/testbench/FIR_filter_test_tb/simulation/submodules/auk_dspip_lib_pkg_hpfir.vhd,VHDL,,FIR_filter_test_fir_compiler_ii_0,false
FIR_filter_test/testbench/FIR_filter_test_tb/simulation/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd,VHDL,,FIR_filter_test_fir_compiler_ii_0,false
FIR_filter_test/testbench/FIR_filter_test_tb/simulation/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd,VHDL,,FIR_filter_test_fir_compiler_ii_0,false
FIR_filter_test/testbench/FIR_filter_test_tb/simulation/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd,VHDL,,FIR_filter_test_fir_compiler_ii_0,false
FIR_filter_test/testbench/FIR_filter_test_tb/simulation/submodules/auk_dspip_roundsat_hpfir.vhd,VHDL,,FIR_filter_test_fir_compiler_ii_0,false
FIR_filter_test/testbench/FIR_filter_test_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,FIR_filter_test_fir_compiler_ii_0,false
FIR_filter_test/testbench/FIR_filter_test_tb/simulation/submodules/FIR_filter_test_fir_compiler_ii_0_rtl_core.vhd,VHDL,,FIR_filter_test_fir_compiler_ii_0,false
FIR_filter_test/testbench/FIR_filter_test_tb/simulation/submodules/FIR_filter_test_fir_compiler_ii_0_ast.vhd,VHDL,,FIR_filter_test_fir_compiler_ii_0,false
FIR_filter_test/testbench/FIR_filter_test_tb/simulation/submodules/FIR_filter_test_fir_compiler_ii_0.vhd,VHDL,,FIR_filter_test_fir_compiler_ii_0,false
FIR_filter_test/testbench/FIR_filter_test_tb/simulation/submodules/FIR_filter_test_fir_compiler_ii_0_nativelink.tcl,OTHER,,FIR_filter_test_fir_compiler_ii_0,false
FIR_filter_test/testbench/FIR_filter_test_tb/simulation/submodules/FIR_filter_test_fir_compiler_ii_0_msim.tcl,OTHER,,FIR_filter_test_fir_compiler_ii_0,false
FIR_filter_test/testbench/FIR_filter_test_tb/simulation/submodules/FIR_filter_test_fir_compiler_ii_0_tb.vhd,VHDL,,FIR_filter_test_fir_compiler_ii_0,false
FIR_filter_test/testbench/FIR_filter_test_tb/simulation/submodules/FIR_filter_test_fir_compiler_ii_0_mlab.m,OTHER,,FIR_filter_test_fir_compiler_ii_0,false
FIR_filter_test/testbench/FIR_filter_test_tb/simulation/submodules/FIR_filter_test_fir_compiler_ii_0_model.m,OTHER,,FIR_filter_test_fir_compiler_ii_0,false
FIR_filter_test/testbench/FIR_filter_test_tb/simulation/submodules/FIR_filter_test_fir_compiler_ii_0_coef_int.txt,OTHER,,FIR_filter_test_fir_compiler_ii_0,false
FIR_filter_test/testbench/FIR_filter_test_tb/simulation/submodules/FIR_filter_test_fir_compiler_ii_0_input.txt,OTHER,,FIR_filter_test_fir_compiler_ii_0,false
FIR_filter_test/testbench/FIR_filter_test_tb/simulation/submodules/FIR_filter_test_fir_compiler_ii_0_param.txt,OTHER,,FIR_filter_test_fir_compiler_ii_0,false
FIR_filter_test/testbench/FIR_filter_test_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
FIR_filter_test/testbench/FIR_filter_test_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
FIR_filter_test/testbench/FIR_filter_test_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
FIR_filter_test_tb.FIR_filter_test_inst,FIR_filter_test
FIR_filter_test_tb.FIR_filter_test_inst.fir_compiler_ii_0,FIR_filter_test_fir_compiler_ii_0
FIR_filter_test_tb.FIR_filter_test_inst.rst_controller,altera_reset_controller
FIR_filter_test_tb.FIR_filter_test_inst_clk_bfm,altera_avalon_clock_source
FIR_filter_test_tb.FIR_filter_test_inst_reset_bfm,altera_avalon_reset_source
