{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1533928186068 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1533928186075 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 10 14:09:45 2018 " "Processing started: Fri Aug 10 14:09:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1533928186075 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533928186075 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Motor_Control -c Motor_Control " "Command: quartus_map --read_settings_files=on --write_settings_files=off Motor_Control -c Motor_Control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533928186075 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1533928186842 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1533928186842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h_bridge_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file h_bridge_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 H_Bridge_PWM-Behavioral " "Found design unit 1: H_Bridge_PWM-Behavioral" {  } { { "H_Bridge_PWM.vhd" "" { Text "C:/Users/lefr/Downloads/Motores/H_Bridge_PWM.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533928203111 ""} { "Info" "ISGN_ENTITY_NAME" "1 H_Bridge_PWM " "Found entity 1: H_Bridge_PWM" {  } { { "H_Bridge_PWM.vhd" "" { Text "C:/Users/lefr/Downloads/Motores/H_Bridge_PWM.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533928203111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533928203111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h_bridge_direction.vhd 2 1 " "Found 2 design units, including 1 entities, in source file h_bridge_direction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 H_Bridge_Direction-Behavioral " "Found design unit 1: H_Bridge_Direction-Behavioral" {  } { { "H_Bridge_Direction.vhd" "" { Text "C:/Users/lefr/Downloads/Motores/H_Bridge_Direction.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533928203115 ""} { "Info" "ISGN_ENTITY_NAME" "1 H_Bridge_Direction " "Found entity 1: H_Bridge_Direction" {  } { { "H_Bridge_Direction.vhd" "" { Text "C:/Users/lefr/Downloads/Motores/H_Bridge_Direction.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533928203115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533928203115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h_bridge_dc_motor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file h_bridge_dc_motor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 H_Bridge_DC_Motor-Behavioral " "Found design unit 1: H_Bridge_DC_Motor-Behavioral" {  } { { "H_Bridge_DC_Motor.vhd" "" { Text "C:/Users/lefr/Downloads/Motores/H_Bridge_DC_Motor.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533928203118 ""} { "Info" "ISGN_ENTITY_NAME" "1 H_Bridge_DC_Motor " "Found entity 1: H_Bridge_DC_Motor" {  } { { "H_Bridge_DC_Motor.vhd" "" { Text "C:/Users/lefr/Downloads/Motores/H_Bridge_DC_Motor.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533928203118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533928203118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file motor_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Motor_Control-Behavioral " "Found design unit 1: Motor_Control-Behavioral" {  } { { "Motor_Control.vhd" "" { Text "C:/Users/lefr/Downloads/Motores/Motor_Control.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533928203122 ""} { "Info" "ISGN_ENTITY_NAME" "1 Motor_Control " "Found entity 1: Motor_Control" {  } { { "Motor_Control.vhd" "" { Text "C:/Users/lefr/Downloads/Motores/Motor_Control.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533928203122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533928203122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_Control-Behavioral " "Found design unit 1: Mux_Control-Behavioral" {  } { { "Mux_Control.vhd" "" { Text "C:/Users/lefr/Downloads/Motores/Mux_Control.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533928203126 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_Control " "Found entity 1: Mux_Control" {  } { { "Mux_Control.vhd" "" { Text "C:/Users/lefr/Downloads/Motores/Mux_Control.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533928203126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533928203126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_demultiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_demultiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Demultiplexer-Behavioral " "Found design unit 1: Data_Demultiplexer-Behavioral" {  } { { "Data_Demultiplexer.vhd" "" { Text "C:/Users/lefr/Downloads/Motores/Data_Demultiplexer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533928203130 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Demultiplexer " "Found entity 1: Data_Demultiplexer" {  } { { "Data_Demultiplexer.vhd" "" { Text "C:/Users/lefr/Downloads/Motores/Data_Demultiplexer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533928203130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533928203130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Latch-Behavioral " "Found design unit 1: Data_Latch-Behavioral" {  } { { "Data_Latch.vhd" "" { Text "C:/Users/lefr/Downloads/Motores/Data_Latch.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533928203133 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Latch " "Found entity 1: Data_Latch" {  } { { "Data_Latch.vhd" "" { Text "C:/Users/lefr/Downloads/Motores/Data_Latch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533928203133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533928203133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_transmit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_transmit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Transmit-Behavioral " "Found design unit 1: Data_Transmit-Behavioral" {  } { { "Data_Transmit.vhd" "" { Text "C:/Users/lefr/Downloads/Motores/Data_Transmit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533928203137 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Transmit " "Found entity 1: Data_Transmit" {  } { { "Data_Transmit.vhd" "" { Text "C:/Users/lefr/Downloads/Motores/Data_Transmit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533928203137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533928203137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parity_check.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parity_check.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Parity_Check-Behavioral " "Found design unit 1: Parity_Check-Behavioral" {  } { { "Parity_Check.vhd" "" { Text "C:/Users/lefr/Downloads/Motores/Parity_Check.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533928203141 ""} { "Info" "ISGN_ENTITY_NAME" "1 Parity_Check " "Found entity 1: Parity_Check" {  } { { "Parity_Check.vhd" "" { Text "C:/Users/lefr/Downloads/Motores/Parity_Check.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533928203141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533928203141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_base_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file time_base_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Time_Base_Generic-Behavioral " "Found design unit 1: Time_Base_Generic-Behavioral" {  } { { "Time_Base_Generic.vhd" "" { Text "C:/Users/lefr/Downloads/Motores/Time_Base_Generic.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533928203145 ""} { "Info" "ISGN_ENTITY_NAME" "1 Time_Base_Generic " "Found entity 1: Time_Base_Generic" {  } { { "Time_Base_Generic.vhd" "" { Text "C:/Users/lefr/Downloads/Motores/Time_Base_Generic.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533928203145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533928203145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmition_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file transmition_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Transmition_FSM-Behavioral " "Found design unit 1: Transmition_FSM-Behavioral" {  } { { "Transmition_FSM.vhd" "" { Text "C:/Users/lefr/Downloads/Motores/Transmition_FSM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533928203152 ""} { "Info" "ISGN_ENTITY_NAME" "1 Transmition_FSM " "Found entity 1: Transmition_FSM" {  } { { "Transmition_FSM.vhd" "" { Text "C:/Users/lefr/Downloads/Motores/Transmition_FSM.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533928203152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533928203152 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Motor_Control " "Elaborating entity \"Motor_Control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1533928203209 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_Mux_Check Motor_Control.vhd(21) " "VHDL Signal Declaration warning at Motor_Control.vhd(21): used implicit default value for signal \"o_Mux_Check\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Motor_Control.vhd" "" { Text "C:/Users/lefr/Downloads/Motores/Motor_Control.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1533928203210 "|Motor_Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H_Bridge_DC_Motor H_Bridge_DC_Motor:U0 " "Elaborating entity \"H_Bridge_DC_Motor\" for hierarchy \"H_Bridge_DC_Motor:U0\"" {  } { { "Motor_Control.vhd" "U0" { Text "C:/Users/lefr/Downloads/Motores/Motor_Control.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533928203211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H_Bridge_Direction H_Bridge_DC_Motor:U0\|H_Bridge_Direction:U0 " "Elaborating entity \"H_Bridge_Direction\" for hierarchy \"H_Bridge_DC_Motor:U0\|H_Bridge_Direction:U0\"" {  } { { "H_Bridge_DC_Motor.vhd" "U0" { Text "C:/Users/lefr/Downloads/Motores/H_Bridge_DC_Motor.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533928203213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H_Bridge_PWM H_Bridge_DC_Motor:U0\|H_Bridge_PWM:U1 " "Elaborating entity \"H_Bridge_PWM\" for hierarchy \"H_Bridge_DC_Motor:U0\|H_Bridge_PWM:U1\"" {  } { { "H_Bridge_DC_Motor.vhd" "U1" { Text "C:/Users/lefr/Downloads/Motores/H_Bridge_DC_Motor.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533928203216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_Control Mux_Control:U4 " "Elaborating entity \"Mux_Control\" for hierarchy \"Mux_Control:U4\"" {  } { { "Motor_Control.vhd" "U4" { Text "C:/Users/lefr/Downloads/Motores/Motor_Control.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533928203224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Transmit Data_Transmit:U5 " "Elaborating entity \"Data_Transmit\" for hierarchy \"Data_Transmit:U5\"" {  } { { "Motor_Control.vhd" "U5" { Text "C:/Users/lefr/Downloads/Motores/Motor_Control.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533928203227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Transmition_FSM Data_Transmit:U5\|Transmition_FSM:U0 " "Elaborating entity \"Transmition_FSM\" for hierarchy \"Data_Transmit:U5\|Transmition_FSM:U0\"" {  } { { "Data_Transmit.vhd" "U0" { Text "C:/Users/lefr/Downloads/Motores/Data_Transmit.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533928203252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Time_Base_Generic Data_Transmit:U5\|Time_Base_Generic:U1 " "Elaborating entity \"Time_Base_Generic\" for hierarchy \"Data_Transmit:U5\|Time_Base_Generic:U1\"" {  } { { "Data_Transmit.vhd" "U1" { Text "C:/Users/lefr/Downloads/Motores/Data_Transmit.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533928203284 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CONT Time_Base_Generic.vhd(25) " "VHDL Process Statement warning at Time_Base_Generic.vhd(25): signal \"CONT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Time_Base_Generic.vhd" "" { Text "C:/Users/lefr/Downloads/Motores/Time_Base_Generic.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533928203286 "|Motor_Control|Data_Transmit:U5|Time_Base_Generic:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Time_Base_Generic Data_Transmit:U5\|Time_Base_Generic:U2 " "Elaborating entity \"Time_Base_Generic\" for hierarchy \"Data_Transmit:U5\|Time_Base_Generic:U2\"" {  } { { "Data_Transmit.vhd" "U2" { Text "C:/Users/lefr/Downloads/Motores/Data_Transmit.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533928203288 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CONT Time_Base_Generic.vhd(25) " "VHDL Process Statement warning at Time_Base_Generic.vhd(25): signal \"CONT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Time_Base_Generic.vhd" "" { Text "C:/Users/lefr/Downloads/Motores/Time_Base_Generic.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533928203289 "|Motor_Control|Data_Transmit:U5|Time_Base_Generic:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Parity_Check Data_Transmit:U5\|Parity_Check:U3 " "Elaborating entity \"Parity_Check\" for hierarchy \"Data_Transmit:U5\|Parity_Check:U3\"" {  } { { "Data_Transmit.vhd" "U3" { Text "C:/Users/lefr/Downloads/Motores/Data_Transmit.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533928203291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Demultiplexer Data_Transmit:U5\|Data_Demultiplexer:U4 " "Elaborating entity \"Data_Demultiplexer\" for hierarchy \"Data_Transmit:U5\|Data_Demultiplexer:U4\"" {  } { { "Data_Transmit.vhd" "U4" { Text "C:/Users/lefr/Downloads/Motores/Data_Transmit.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533928203293 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA Data_Demultiplexer.vhd(26) " "VHDL Process Statement warning at Data_Demultiplexer.vhd(26): signal \"DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Demultiplexer.vhd" "" { Text "C:/Users/lefr/Downloads/Motores/Data_Demultiplexer.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533928203293 "|Motor_Control|Data_Transmit:U5|Data_Demultiplexer:U4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA Data_Demultiplexer.vhd(28) " "VHDL Process Statement warning at Data_Demultiplexer.vhd(28): signal \"DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Demultiplexer.vhd" "" { Text "C:/Users/lefr/Downloads/Motores/Data_Demultiplexer.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533928203293 "|Motor_Control|Data_Transmit:U5|Data_Demultiplexer:U4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA Data_Demultiplexer.vhd(30) " "VHDL Process Statement warning at Data_Demultiplexer.vhd(30): signal \"DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Demultiplexer.vhd" "" { Text "C:/Users/lefr/Downloads/Motores/Data_Demultiplexer.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533928203294 "|Motor_Control|Data_Transmit:U5|Data_Demultiplexer:U4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA Data_Demultiplexer.vhd(32) " "VHDL Process Statement warning at Data_Demultiplexer.vhd(32): signal \"DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Demultiplexer.vhd" "" { Text "C:/Users/lefr/Downloads/Motores/Data_Demultiplexer.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533928203294 "|Motor_Control|Data_Transmit:U5|Data_Demultiplexer:U4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA Data_Demultiplexer.vhd(34) " "VHDL Process Statement warning at Data_Demultiplexer.vhd(34): signal \"DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Demultiplexer.vhd" "" { Text "C:/Users/lefr/Downloads/Motores/Data_Demultiplexer.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533928203294 "|Motor_Control|Data_Transmit:U5|Data_Demultiplexer:U4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA Data_Demultiplexer.vhd(36) " "VHDL Process Statement warning at Data_Demultiplexer.vhd(36): signal \"DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Demultiplexer.vhd" "" { Text "C:/Users/lefr/Downloads/Motores/Data_Demultiplexer.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533928203294 "|Motor_Control|Data_Transmit:U5|Data_Demultiplexer:U4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA Data_Demultiplexer.vhd(38) " "VHDL Process Statement warning at Data_Demultiplexer.vhd(38): signal \"DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Demultiplexer.vhd" "" { Text "C:/Users/lefr/Downloads/Motores/Data_Demultiplexer.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533928203294 "|Motor_Control|Data_Transmit:U5|Data_Demultiplexer:U4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA Data_Demultiplexer.vhd(40) " "VHDL Process Statement warning at Data_Demultiplexer.vhd(40): signal \"DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Demultiplexer.vhd" "" { Text "C:/Users/lefr/Downloads/Motores/Data_Demultiplexer.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533928203294 "|Motor_Control|Data_Transmit:U5|Data_Demultiplexer:U4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PAR Data_Demultiplexer.vhd(42) " "VHDL Process Statement warning at Data_Demultiplexer.vhd(42): signal \"PAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Demultiplexer.vhd" "" { Text "C:/Users/lefr/Downloads/Motores/Data_Demultiplexer.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533928203294 "|Motor_Control|Data_Transmit:U5|Data_Demultiplexer:U4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Latch Data_Transmit:U5\|Data_Latch:U5 " "Elaborating entity \"Data_Latch\" for hierarchy \"Data_Transmit:U5\|Data_Latch:U5\"" {  } { { "Data_Transmit.vhd" "U5" { Text "C:/Users/lefr/Downloads/Motores/Data_Transmit.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533928203318 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DIN Data_Latch.vhd(23) " "VHDL Process Statement warning at Data_Latch.vhd(23): signal \"DIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Latch.vhd" "" { Text "C:/Users/lefr/Downloads/Motores/Data_Latch.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533928203319 "|Motor_Control|Data_Transmit:U5|Data_Latch:U5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qp Data_Latch.vhd(25) " "VHDL Process Statement warning at Data_Latch.vhd(25): signal \"Qp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Latch.vhd" "" { Text "C:/Users/lefr/Downloads/Motores/Data_Latch.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533928203319 "|Motor_Control|Data_Transmit:U5|Data_Latch:U5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qp Data_Latch.vhd(27) " "VHDL Process Statement warning at Data_Latch.vhd(27): signal \"Qp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Latch.vhd" "" { Text "C:/Users/lefr/Downloads/Motores/Data_Latch.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533928203319 "|Motor_Control|Data_Transmit:U5|Data_Latch:U5"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_Mux_Check\[0\] GND " "Pin \"o_Mux_Check\[0\]\" is stuck at GND" {  } { { "Motor_Control.vhd" "" { Text "C:/Users/lefr/Downloads/Motores/Motor_Control.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1533928204447 "|Motor_Control|o_Mux_Check[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Mux_Check\[1\] GND " "Pin \"o_Mux_Check\[1\]\" is stuck at GND" {  } { { "Motor_Control.vhd" "" { Text "C:/Users/lefr/Downloads/Motores/Motor_Control.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1533928204447 "|Motor_Control|o_Mux_Check[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Mux_Check\[2\] GND " "Pin \"o_Mux_Check\[2\]\" is stuck at GND" {  } { { "Motor_Control.vhd" "" { Text "C:/Users/lefr/Downloads/Motores/Motor_Control.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1533928204447 "|Motor_Control|o_Mux_Check[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Mux_Check\[3\] GND " "Pin \"o_Mux_Check\[3\]\" is stuck at GND" {  } { { "Motor_Control.vhd" "" { Text "C:/Users/lefr/Downloads/Motores/Motor_Control.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1533928204447 "|Motor_Control|o_Mux_Check[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Mux_Check\[4\] GND " "Pin \"o_Mux_Check\[4\]\" is stuck at GND" {  } { { "Motor_Control.vhd" "" { Text "C:/Users/lefr/Downloads/Motores/Motor_Control.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1533928204447 "|Motor_Control|o_Mux_Check[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1533928204447 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1533928204574 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1533928205184 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533928205184 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "400 " "Implemented 400 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1533928205467 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1533928205467 ""} { "Info" "ICUT_CUT_TM_LCELLS" "361 " "Implemented 361 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1533928205467 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1533928205467 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1533928205467 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1533928205523 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 10 14:10:05 2018 " "Processing ended: Fri Aug 10 14:10:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1533928205523 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1533928205523 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1533928205523 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1533928205523 ""}
