4:59:17 PM
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Blinky_syn.prj" -log "D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt/Blinky.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt/Blinky.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Thu Jan 18 17:02:28 2018

#Implementation: Blinky_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\blinky\blinky.vhdl":11:7:11:11|Top entity is set to Blink.
@W: CD266 :"D:\FPGA Code\blinky\blinky.vhdl":28:27:28:29|led is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"D:\FPGA Code\blinky\blinky.vhdl":11:7:11:11|Synthesizing work.blink.behavior.
Post processing for work.blink.behavior
@N: CL189 :"D:\FPGA Code\blinky\blinky.vhdl":24:8:24:9|Register bit count(23) is always 0.
@W: CL260 :"D:\FPGA Code\blinky\blinky.vhdl":24:8:24:9|Pruning register bit 23 of count(23 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 18 17:02:29 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\blinky\blinky.vhdl":11:7:11:11|Selected library: work cell: Blink view behavior as top level
@N: NF107 :"D:\FPGA Code\blinky\blinky.vhdl":11:7:11:11|Selected library: work cell: Blink view behavior as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 18 17:02:29 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 18 17:02:29 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\blinky\blinky.vhdl":11:7:11:11|Selected library: work cell: Blink view behavior as top level
@N: NF107 :"D:\FPGA Code\blinky\blinky.vhdl":11:7:11:11|Selected library: work cell: Blink view behavior as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 18 17:02:30 2018

###########################################################]
Pre-mapping Report

# Thu Jan 18 17:02:30 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\Blinky\Blinky_Implmnt\Blinky_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\Blinky\Blinky_Implmnt\Blinky_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist Blink

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start         Requested     Requested     Clock        Clock                     Clock
Clock         Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------
Blink|clk     213.6 MHz     4.682         inferred     Autoconstr_clkgroup_0     24   
======================================================================================

@W: MT529 :"d:\fpga code\blinky\blinky.vhdl":24:8:24:9|Found inferred clock Blink|clk which controls 24 sequential elements including count[22:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\Blinky\Blinky_Implmnt\Blinky.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jan 18 17:02:31 2018

###########################################################]
Map & Optimize Report

# Thu Jan 18 17:02:31 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.07ns		  46 /        24
   2		0h:00m:00s		    -2.07ns		  46 /        24

   3		0h:00m:00s		    -2.07ns		  46 /        24


   4		0h:00m:00s		    -2.05ns		  46 /        24
@N: FX1016 :"d:\fpga code\blinky\blinky.vhdl":14:12:14:14|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               24         count[0]       
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\Blinky\Blinky_Implmnt\synwork\Blinky_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\Blinky\Blinky_Implmnt\Blinky.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock Blink|clk with period 8.94ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Jan 18 17:02:32 2018
#


Top view:               Blink
Requested Frequency:    111.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.577

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
Blink|clk          111.9 MHz     95.1 MHz      8.939         10.516        -1.577     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------
Starting   Ending     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------
Blink|clk  Blink|clk  |  8.939       -1.577  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Blink|clk
====================================



Starting Points with Worst Slack
********************************

              Starting                                       Arrival           
Instance      Reference     Type       Pin     Net           Time        Slack 
              Clock                                                            
-------------------------------------------------------------------------------
count[8]      Blink|clk     SB_DFF     Q       count[8]      0.796       -1.577
count[9]      Blink|clk     SB_DFF     Q       count[9]      0.796       -1.505
count[10]     Blink|clk     SB_DFF     Q       count[10]     0.796       -1.474
count[18]     Blink|clk     SB_DFF     Q       count[18]     0.796       -1.474
count[1]      Blink|clk     SB_DFF     Q       count[1]      0.796       -1.416
count[19]     Blink|clk     SB_DFF     Q       count[19]     0.796       -1.402
count[11]     Blink|clk     SB_DFF     Q       count[11]     0.796       -1.381
count[0]      Blink|clk     SB_DFF     Q       count[0]      0.796       -1.223
count[2]      Blink|clk     SB_DFF     Q       count[2]      0.796       -1.216
count[3]      Blink|clk     SB_DFF     Q       count[3]      0.796       -1.016
===============================================================================


Ending Points with Worst Slack
******************************

              Starting                                         Required           
Instance      Reference     Type       Pin     Net             Time         Slack 
              Clock                                                               
----------------------------------------------------------------------------------
count[22]     Blink|clk     SB_DFF     D       count_3[22]     8.784        -1.577
count[12]     Blink|clk     SB_DFF     D       count_3[12]     8.784        -1.505
count[13]     Blink|clk     SB_DFF     D       count_3[13]     8.784        -1.505
count[14]     Blink|clk     SB_DFF     D       count_3[14]     8.784        -1.505
count[17]     Blink|clk     SB_DFF     D       count_3[17]     8.784        -1.505
count[20]     Blink|clk     SB_DFF     D       count_3[20]     8.784        -1.505
count[21]     Blink|clk     SB_DFF     D       count_3[21]     8.784        -1.505
count[0]      Blink|clk     SB_DFF     D       count_3[0]      8.784        -1.412
count[5]      Blink|clk     SB_DFF     D       count_3[5]      8.784        -1.412
count[6]      Blink|clk     SB_DFF     D       count_3[6]      8.784        -1.412
==================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.939
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.784

    - Propagation time:                      10.361
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.577

    Number of logic level(s):                4
    Starting point:                          count[8] / Q
    Ending point:                            count[22] / D
    The start point is clocked by            Blink|clk [rising] on pin C
    The end   point is clocked by            Blink|clk [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
count[8]                        SB_DFF      Q        Out     0.796     0.796       -         
count[8]                        Net         -        -       1.599     -           3         
count_RNIOBUR[8]                SB_LUT4     I0       In      -         2.395       -         
count_RNIOBUR[8]                SB_LUT4     O        Out     0.661     3.056       -         
op_lt\.op_lt\.count8lto11_2     Net         -        -       1.371     -           1         
count_RNITTD11[5]               SB_LUT4     I3       In      -         4.427       -         
count_RNITTD11[5]               SB_LUT4     O        Out     0.465     4.893       -         
op_lt\.op_lt\.count8lt14        Net         -        -       1.371     -           3         
count_RNO_0[22]                 SB_LUT4     I0       In      -         6.263       -         
count_RNO_0[22]                 SB_LUT4     O        Out     0.661     6.925       -         
count_RNO_0[22]                 Net         -        -       1.371     -           1         
count_RNO[22]                   SB_LUT4     I2       In      -         8.296       -         
count_RNO[22]                   SB_LUT4     O        Out     0.558     8.854       -         
count_3[22]                     Net         -        -       1.507     -           1         
count[22]                       SB_DFF      D        In      -         10.361      -         
=============================================================================================
Total path delay (propagation time + setup) of 10.516 is 3.297(31.4%) logic and 7.219(68.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.939
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.784

    - Propagation time:                      10.289
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.505

    Number of logic level(s):                4
    Starting point:                          count[9] / Q
    Ending point:                            count[22] / D
    The start point is clocked by            Blink|clk [rising] on pin C
    The end   point is clocked by            Blink|clk [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
count[9]                        SB_DFF      Q        Out     0.796     0.796       -         
count[9]                        Net         -        -       1.599     -           3         
count_RNIOBUR[8]                SB_LUT4     I1       In      -         2.395       -         
count_RNIOBUR[8]                SB_LUT4     O        Out     0.589     2.984       -         
op_lt\.op_lt\.count8lto11_2     Net         -        -       1.371     -           1         
count_RNITTD11[5]               SB_LUT4     I3       In      -         4.355       -         
count_RNITTD11[5]               SB_LUT4     O        Out     0.465     4.820       -         
op_lt\.op_lt\.count8lt14        Net         -        -       1.371     -           3         
count_RNO_0[22]                 SB_LUT4     I0       In      -         6.191       -         
count_RNO_0[22]                 SB_LUT4     O        Out     0.661     6.853       -         
count_RNO_0[22]                 Net         -        -       1.371     -           1         
count_RNO[22]                   SB_LUT4     I2       In      -         8.224       -         
count_RNO[22]                   SB_LUT4     O        Out     0.558     8.782       -         
count_3[22]                     Net         -        -       1.507     -           1         
count[22]                       SB_DFF      D        In      -         10.289      -         
=============================================================================================
Total path delay (propagation time + setup) of 10.444 is 3.225(30.9%) logic and 7.219(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.939
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.784

    - Propagation time:                      10.289
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.505

    Number of logic level(s):                4
    Starting point:                          count[8] / Q
    Ending point:                            count[12] / D
    The start point is clocked by            Blink|clk [rising] on pin C
    The end   point is clocked by            Blink|clk [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
count[8]                        SB_DFF      Q        Out     0.796     0.796       -         
count[8]                        Net         -        -       1.599     -           3         
count_RNIOBUR[8]                SB_LUT4     I0       In      -         2.395       -         
count_RNIOBUR[8]                SB_LUT4     O        Out     0.661     3.056       -         
op_lt\.op_lt\.count8lto11_2     Net         -        -       1.371     -           1         
count_RNITTD11[5]               SB_LUT4     I3       In      -         4.427       -         
count_RNITTD11[5]               SB_LUT4     O        Out     0.465     4.893       -         
op_lt\.op_lt\.count8lt14        Net         -        -       1.371     -           3         
count_RNIRC5U2[15]              SB_LUT4     I2       In      -         6.263       -         
count_RNIRC5U2[15]              SB_LUT4     O        Out     0.558     6.822       -         
op_lt\.op_lt\.count8lt17        Net         -        -       1.371     -           6         
count_RNO[12]                   SB_LUT4     I1       In      -         8.193       -         
count_RNO[12]                   SB_LUT4     O        Out     0.589     8.782       -         
count_3[12]                     Net         -        -       1.507     -           1         
count[12]                       SB_DFF      D        In      -         10.289      -         
=============================================================================================
Total path delay (propagation time + setup) of 10.444 is 3.225(30.9%) logic and 7.219(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.939
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.784

    - Propagation time:                      10.289
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.505

    Number of logic level(s):                4
    Starting point:                          count[8] / Q
    Ending point:                            count[21] / D
    The start point is clocked by            Blink|clk [rising] on pin C
    The end   point is clocked by            Blink|clk [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
count[8]                        SB_DFF      Q        Out     0.796     0.796       -         
count[8]                        Net         -        -       1.599     -           3         
count_RNIOBUR[8]                SB_LUT4     I0       In      -         2.395       -         
count_RNIOBUR[8]                SB_LUT4     O        Out     0.661     3.056       -         
op_lt\.op_lt\.count8lto11_2     Net         -        -       1.371     -           1         
count_RNITTD11[5]               SB_LUT4     I3       In      -         4.427       -         
count_RNITTD11[5]               SB_LUT4     O        Out     0.465     4.893       -         
op_lt\.op_lt\.count8lt14        Net         -        -       1.371     -           3         
count_RNIRC5U2[15]              SB_LUT4     I2       In      -         6.263       -         
count_RNIRC5U2[15]              SB_LUT4     O        Out     0.558     6.822       -         
op_lt\.op_lt\.count8lt17        Net         -        -       1.371     -           6         
count_RNO[21]                   SB_LUT4     I1       In      -         8.193       -         
count_RNO[21]                   SB_LUT4     O        Out     0.589     8.782       -         
count_3[21]                     Net         -        -       1.507     -           1         
count[21]                       SB_DFF      D        In      -         10.289      -         
=============================================================================================
Total path delay (propagation time + setup) of 10.444 is 3.225(30.9%) logic and 7.219(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.939
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.784

    - Propagation time:                      10.289
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.505

    Number of logic level(s):                4
    Starting point:                          count[8] / Q
    Ending point:                            count[20] / D
    The start point is clocked by            Blink|clk [rising] on pin C
    The end   point is clocked by            Blink|clk [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
count[8]                        SB_DFF      Q        Out     0.796     0.796       -         
count[8]                        Net         -        -       1.599     -           3         
count_RNIOBUR[8]                SB_LUT4     I0       In      -         2.395       -         
count_RNIOBUR[8]                SB_LUT4     O        Out     0.661     3.056       -         
op_lt\.op_lt\.count8lto11_2     Net         -        -       1.371     -           1         
count_RNITTD11[5]               SB_LUT4     I3       In      -         4.427       -         
count_RNITTD11[5]               SB_LUT4     O        Out     0.465     4.893       -         
op_lt\.op_lt\.count8lt14        Net         -        -       1.371     -           3         
count_RNIRC5U2[15]              SB_LUT4     I2       In      -         6.263       -         
count_RNIRC5U2[15]              SB_LUT4     O        Out     0.558     6.822       -         
op_lt\.op_lt\.count8lt17        Net         -        -       1.371     -           6         
count_RNO[20]                   SB_LUT4     I1       In      -         8.193       -         
count_RNO[20]                   SB_LUT4     O        Out     0.589     8.782       -         
count_3[20]                     Net         -        -       1.507     -           1         
count[20]                       SB_DFF      D        In      -         10.289      -         
=============================================================================================
Total path delay (propagation time + setup) of 10.444 is 3.225(30.9%) logic and 7.219(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for Blink 

Mapping to part: ice40up5ksg48
Cell usage:
SB_CARRY        21 uses
SB_DFF          24 uses
SB_LUT4         45 uses

I/O ports: 2
I/O primitives: 2
SB_GB_IO       1 use
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   24 (0%)
Total load per clock:
   Blink|clk: 1

@S |Mapping Summary:
Total  LUTs: 45 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 45 = 45 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jan 18 17:02:32 2018

###########################################################]


Synthesis exit by 0.
Current Implementation Blinky_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt/Blinky.edf " "D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\netlist" "-pSG48" -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt/Blinky.edf...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt/Blinky.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt/Blinky.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\netlist\oadb-Blink...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Blink

EDF Parser run-time: 2 (sec)
edif parser succeed.
Unrecognizable name Blink
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Blinky_syn.prj" -log "Blinky_Implmnt/Blinky.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Blinky_Implmnt/Blinky.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-6PH9H3C7

# Thu Jan 18 17:08:09 2018

#Implementation: Blinky_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\FPGA Code\blinky\blinky.vhdl":11:7:11:11|Top entity is set to Blink.
File D:\FPGA Code\blinky\blinky.vhdl changed - recompiling
@W: CD266 :"D:\FPGA Code\blinky\blinky.vhdl":28:27:28:29|led is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File D:\FPGA Code\blinky\blinky.vhdl changed - recompiling
@N: CD630 :"D:\FPGA Code\blinky\blinky.vhdl":11:7:11:11|Synthesizing work.blink.behavior.
Post processing for work.blink.behavior
@N: CL189 :"D:\FPGA Code\blinky\blinky.vhdl":24:8:24:9|Register bit count(23) is always 0.
@W: CL260 :"D:\FPGA Code\blinky\blinky.vhdl":24:8:24:9|Pruning register bit 23 of count(23 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 18 17:08:10 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\FPGA Code\blinky\blinky.vhdl":11:7:11:11|Selected library: work cell: Blink view behavior as top level
@N: NF107 :"D:\FPGA Code\blinky\blinky.vhdl":11:7:11:11|Selected library: work cell: Blink view behavior as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 18 17:08:10 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 18 17:08:10 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\ICEcube2\sbt_backend\Projects\Blinky\Blinky_Implmnt\synwork\Blinky_comp.srs changed - recompiling
@N: NF107 :"D:\FPGA Code\blinky\blinky.vhdl":11:7:11:11|Selected library: work cell: Blink view behavior as top level
@N: NF107 :"D:\FPGA Code\blinky\blinky.vhdl":11:7:11:11|Selected library: work cell: Blink view behavior as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 18 17:08:11 2018

###########################################################]
Pre-mapping Report

# Thu Jan 18 17:08:11 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\ICEcube2\sbt_backend\Projects\Blinky\Blinky_Implmnt\Blinky_scck.rpt 
Printing clock  summary report in "D:\ICEcube2\sbt_backend\Projects\Blinky\Blinky_Implmnt\Blinky_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist Blink

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start         Requested     Requested     Clock        Clock                     Clock
Clock         Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------
Blink|clk     213.6 MHz     4.682         inferred     Autoconstr_clkgroup_0     24   
======================================================================================

@W: MT529 :"d:\fpga code\blinky\blinky.vhdl":24:8:24:9|Found inferred clock Blink|clk which controls 24 sequential elements including count[22:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\ICEcube2\sbt_backend\Projects\Blinky\Blinky_Implmnt\Blinky.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jan 18 17:08:11 2018

###########################################################]
Map & Optimize Report

# Thu Jan 18 17:08:11 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.07ns		  46 /        24
   2		0h:00m:00s		    -2.07ns		  46 /        24

   3		0h:00m:00s		    -2.07ns		  46 /        24


   4		0h:00m:00s		    -2.05ns		  46 /        24
@N: FX1016 :"d:\fpga code\blinky\blinky.vhdl":14:12:14:14|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               24         count[0]       
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\ICEcube2\sbt_backend\Projects\Blinky\Blinky_Implmnt\synwork\Blinky_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\ICEcube2\sbt_backend\Projects\Blinky\Blinky_Implmnt\Blinky.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock Blink|clk with period 8.94ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Jan 18 17:08:12 2018
#


Top view:               Blink
Requested Frequency:    111.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.577

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
Blink|clk          111.9 MHz     95.1 MHz      8.939         10.516        -1.577     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------
Starting   Ending     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------
Blink|clk  Blink|clk  |  8.939       -1.577  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Blink|clk
====================================



Starting Points with Worst Slack
********************************

              Starting                                       Arrival           
Instance      Reference     Type       Pin     Net           Time        Slack 
              Clock                                                            
-------------------------------------------------------------------------------
count[8]      Blink|clk     SB_DFF     Q       count[8]      0.796       -1.577
count[9]      Blink|clk     SB_DFF     Q       count[9]      0.796       -1.505
count[10]     Blink|clk     SB_DFF     Q       count[10]     0.796       -1.474
count[18]     Blink|clk     SB_DFF     Q       count[18]     0.796       -1.474
count[1]      Blink|clk     SB_DFF     Q       count[1]      0.796       -1.416
count[19]     Blink|clk     SB_DFF     Q       count[19]     0.796       -1.402
count[11]     Blink|clk     SB_DFF     Q       count[11]     0.796       -1.381
count[0]      Blink|clk     SB_DFF     Q       count[0]      0.796       -1.223
count[2]      Blink|clk     SB_DFF     Q       count[2]      0.796       -1.216
count[3]      Blink|clk     SB_DFF     Q       count[3]      0.796       -1.016
===============================================================================


Ending Points with Worst Slack
******************************

              Starting                                         Required           
Instance      Reference     Type       Pin     Net             Time         Slack 
              Clock                                                               
----------------------------------------------------------------------------------
count[22]     Blink|clk     SB_DFF     D       count_3[22]     8.784        -1.577
count[12]     Blink|clk     SB_DFF     D       count_3[12]     8.784        -1.505
count[13]     Blink|clk     SB_DFF     D       count_3[13]     8.784        -1.505
count[14]     Blink|clk     SB_DFF     D       count_3[14]     8.784        -1.505
count[17]     Blink|clk     SB_DFF     D       count_3[17]     8.784        -1.505
count[20]     Blink|clk     SB_DFF     D       count_3[20]     8.784        -1.505
count[21]     Blink|clk     SB_DFF     D       count_3[21]     8.784        -1.505
count[0]      Blink|clk     SB_DFF     D       count_3[0]      8.784        -1.412
count[5]      Blink|clk     SB_DFF     D       count_3[5]      8.784        -1.412
count[6]      Blink|clk     SB_DFF     D       count_3[6]      8.784        -1.412
==================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.939
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.784

    - Propagation time:                      10.361
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.577

    Number of logic level(s):                4
    Starting point:                          count[8] / Q
    Ending point:                            count[22] / D
    The start point is clocked by            Blink|clk [rising] on pin C
    The end   point is clocked by            Blink|clk [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
count[8]                        SB_DFF      Q        Out     0.796     0.796       -         
count[8]                        Net         -        -       1.599     -           3         
count_RNIOBUR[8]                SB_LUT4     I0       In      -         2.395       -         
count_RNIOBUR[8]                SB_LUT4     O        Out     0.661     3.056       -         
op_lt\.op_lt\.count8lto11_2     Net         -        -       1.371     -           1         
count_RNITTD11[5]               SB_LUT4     I3       In      -         4.427       -         
count_RNITTD11[5]               SB_LUT4     O        Out     0.465     4.893       -         
op_lt\.op_lt\.count8lt14        Net         -        -       1.371     -           3         
count_RNO_0[22]                 SB_LUT4     I0       In      -         6.263       -         
count_RNO_0[22]                 SB_LUT4     O        Out     0.661     6.925       -         
count_RNO_0[22]                 Net         -        -       1.371     -           1         
count_RNO[22]                   SB_LUT4     I2       In      -         8.296       -         
count_RNO[22]                   SB_LUT4     O        Out     0.558     8.854       -         
count_3[22]                     Net         -        -       1.507     -           1         
count[22]                       SB_DFF      D        In      -         10.361      -         
=============================================================================================
Total path delay (propagation time + setup) of 10.516 is 3.297(31.4%) logic and 7.219(68.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.939
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.784

    - Propagation time:                      10.289
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.505

    Number of logic level(s):                4
    Starting point:                          count[9] / Q
    Ending point:                            count[22] / D
    The start point is clocked by            Blink|clk [rising] on pin C
    The end   point is clocked by            Blink|clk [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
count[9]                        SB_DFF      Q        Out     0.796     0.796       -         
count[9]                        Net         -        -       1.599     -           3         
count_RNIOBUR[8]                SB_LUT4     I1       In      -         2.395       -         
count_RNIOBUR[8]                SB_LUT4     O        Out     0.589     2.984       -         
op_lt\.op_lt\.count8lto11_2     Net         -        -       1.371     -           1         
count_RNITTD11[5]               SB_LUT4     I3       In      -         4.355       -         
count_RNITTD11[5]               SB_LUT4     O        Out     0.465     4.820       -         
op_lt\.op_lt\.count8lt14        Net         -        -       1.371     -           3         
count_RNO_0[22]                 SB_LUT4     I0       In      -         6.191       -         
count_RNO_0[22]                 SB_LUT4     O        Out     0.661     6.853       -         
count_RNO_0[22]                 Net         -        -       1.371     -           1         
count_RNO[22]                   SB_LUT4     I2       In      -         8.224       -         
count_RNO[22]                   SB_LUT4     O        Out     0.558     8.782       -         
count_3[22]                     Net         -        -       1.507     -           1         
count[22]                       SB_DFF      D        In      -         10.289      -         
=============================================================================================
Total path delay (propagation time + setup) of 10.444 is 3.225(30.9%) logic and 7.219(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.939
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.784

    - Propagation time:                      10.289
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.505

    Number of logic level(s):                4
    Starting point:                          count[8] / Q
    Ending point:                            count[12] / D
    The start point is clocked by            Blink|clk [rising] on pin C
    The end   point is clocked by            Blink|clk [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
count[8]                        SB_DFF      Q        Out     0.796     0.796       -         
count[8]                        Net         -        -       1.599     -           3         
count_RNIOBUR[8]                SB_LUT4     I0       In      -         2.395       -         
count_RNIOBUR[8]                SB_LUT4     O        Out     0.661     3.056       -         
op_lt\.op_lt\.count8lto11_2     Net         -        -       1.371     -           1         
count_RNITTD11[5]               SB_LUT4     I3       In      -         4.427       -         
count_RNITTD11[5]               SB_LUT4     O        Out     0.465     4.893       -         
op_lt\.op_lt\.count8lt14        Net         -        -       1.371     -           3         
count_RNIRC5U2[15]              SB_LUT4     I2       In      -         6.263       -         
count_RNIRC5U2[15]              SB_LUT4     O        Out     0.558     6.822       -         
op_lt\.op_lt\.count8lt17        Net         -        -       1.371     -           6         
count_RNO[12]                   SB_LUT4     I1       In      -         8.193       -         
count_RNO[12]                   SB_LUT4     O        Out     0.589     8.782       -         
count_3[12]                     Net         -        -       1.507     -           1         
count[12]                       SB_DFF      D        In      -         10.289      -         
=============================================================================================
Total path delay (propagation time + setup) of 10.444 is 3.225(30.9%) logic and 7.219(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.939
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.784

    - Propagation time:                      10.289
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.505

    Number of logic level(s):                4
    Starting point:                          count[8] / Q
    Ending point:                            count[21] / D
    The start point is clocked by            Blink|clk [rising] on pin C
    The end   point is clocked by            Blink|clk [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
count[8]                        SB_DFF      Q        Out     0.796     0.796       -         
count[8]                        Net         -        -       1.599     -           3         
count_RNIOBUR[8]                SB_LUT4     I0       In      -         2.395       -         
count_RNIOBUR[8]                SB_LUT4     O        Out     0.661     3.056       -         
op_lt\.op_lt\.count8lto11_2     Net         -        -       1.371     -           1         
count_RNITTD11[5]               SB_LUT4     I3       In      -         4.427       -         
count_RNITTD11[5]               SB_LUT4     O        Out     0.465     4.893       -         
op_lt\.op_lt\.count8lt14        Net         -        -       1.371     -           3         
count_RNIRC5U2[15]              SB_LUT4     I2       In      -         6.263       -         
count_RNIRC5U2[15]              SB_LUT4     O        Out     0.558     6.822       -         
op_lt\.op_lt\.count8lt17        Net         -        -       1.371     -           6         
count_RNO[21]                   SB_LUT4     I1       In      -         8.193       -         
count_RNO[21]                   SB_LUT4     O        Out     0.589     8.782       -         
count_3[21]                     Net         -        -       1.507     -           1         
count[21]                       SB_DFF      D        In      -         10.289      -         
=============================================================================================
Total path delay (propagation time + setup) of 10.444 is 3.225(30.9%) logic and 7.219(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.939
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.784

    - Propagation time:                      10.289
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.505

    Number of logic level(s):                4
    Starting point:                          count[8] / Q
    Ending point:                            count[20] / D
    The start point is clocked by            Blink|clk [rising] on pin C
    The end   point is clocked by            Blink|clk [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
count[8]                        SB_DFF      Q        Out     0.796     0.796       -         
count[8]                        Net         -        -       1.599     -           3         
count_RNIOBUR[8]                SB_LUT4     I0       In      -         2.395       -         
count_RNIOBUR[8]                SB_LUT4     O        Out     0.661     3.056       -         
op_lt\.op_lt\.count8lto11_2     Net         -        -       1.371     -           1         
count_RNITTD11[5]               SB_LUT4     I3       In      -         4.427       -         
count_RNITTD11[5]               SB_LUT4     O        Out     0.465     4.893       -         
op_lt\.op_lt\.count8lt14        Net         -        -       1.371     -           3         
count_RNIRC5U2[15]              SB_LUT4     I2       In      -         6.263       -         
count_RNIRC5U2[15]              SB_LUT4     O        Out     0.558     6.822       -         
op_lt\.op_lt\.count8lt17        Net         -        -       1.371     -           6         
count_RNO[20]                   SB_LUT4     I1       In      -         8.193       -         
count_RNO[20]                   SB_LUT4     O        Out     0.589     8.782       -         
count_3[20]                     Net         -        -       1.507     -           1         
count[20]                       SB_DFF      D        In      -         10.289      -         
=============================================================================================
Total path delay (propagation time + setup) of 10.444 is 3.225(30.9%) logic and 7.219(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for Blink 

Mapping to part: ice40up5ksg48
Cell usage:
SB_CARRY        21 uses
SB_DFF          24 uses
SB_LUT4         45 uses

I/O ports: 2
I/O primitives: 2
SB_GB_IO       1 use
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   24 (0%)
Total load per clock:
   Blink|clk: 1

@S |Mapping Summary:
Total  LUTs: 45 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 45 = 45 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jan 18 17:08:12 2018

###########################################################]


Synthesis exit by 0.
Current Implementation Blinky_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt/Blinky.edf " "D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\netlist" "-pSG48" -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt/Blinky.edf...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt/Blinky.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt/Blinky.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\netlist\oadb-Blink...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Blink

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name Blink


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\netlist\oadb-Blink" --outdir "D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\outputs\placer\Blink_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\netlist\oadb-Blink --outdir D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\outputs\placer\Blink_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\netlist\oadb-Blink
SDC file             - D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\netlist\oadb-Blink/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	45
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	45
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	13
        LUT, DFF and CARRY	:	11
    Combinational LogicCells
        Only LUT         	:	12
        CARRY Only       	:	1
        LUT with CARRY   	:	9
    LogicCells                  :	46/5280
    PLBs                        :	6/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	2/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
Error during constrained IO placement
I2723: placment information file is dumped at : D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\outputs\placer\Blink.pcf
I2709: Tool unable to complete IOPlacement for the design
E2792: Instance led_obuf incorrectly constrained at SB_IO_OD location
E2055: Error while doing placement of the design


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt/Blinky.edf " "D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\Blinky\Blinky_Implmnt\sbt\constraint\Blink_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt/Blinky.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\Blinky\Blinky_Implmnt\sbt\constraint\Blink_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt/Blinky.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt/Blinky.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\netlist\oadb-Blink...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Blink

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name Blink


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\netlist\oadb-Blink" --outdir "D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\outputs\placer\Blink_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\netlist\oadb-Blink --outdir D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\outputs\placer\Blink_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\netlist\oadb-Blink
SDC file             - D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\netlist\oadb-Blink/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	45
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	45
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	13
        LUT, DFF and CARRY	:	11
    Combinational LogicCells
        Only LUT         	:	12
        CARRY Only       	:	1
        LUT with CARRY   	:	9
    LogicCells                  :	46/5280
    PLBs                        :	6/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	2/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 9.5 (sec)

Final Design Statistics
    Number of LUTs      	:	45
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	46/5280
    PLBs                        :	6/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	2/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: Blink|clk | Frequency: 78.73 MHz | Target: 111.86 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\netlist\oadb-Blink" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\outputs\placer\Blink_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\outputs\packer\Blink_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 55
used logic cells: 46
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\netlist\oadb-Blink" --package SG48 --outdir "D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\outputs\packer" --translator "D:\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\outputs\placer\Blink_pl.sdc" --dst_sdc_file "D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\outputs\packer\Blink_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 55
used logic cells: 46
Translating sdc file D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\outputs\placer\Blink_pl.sdc...
Translated sdc file is D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\outputs\packer\Blink_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:\ICEcube2\sbt_backend\Projects\Blinky\Blinky_Implmnt\sbt\netlist\oadb-Blink" "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\ICEcube2\sbt_backend\Projects\Blinky\Blinky_Implmnt\sbt\outputs\packer\Blink_pk.sdc" --outdir "D:\ICEcube2\sbt_backend\Projects\Blinky\Blinky_Implmnt\sbt\outputs\router" --sdf_file "D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\outputs\simulation_netlist\Blink_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\ICEcube2\sbt_backend\devices\ICE40T05.dev D:\ICEcube2\sbt_backend\Projects\Blinky\Blinky_Implmnt\sbt\netlist\oadb-Blink D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib D:\ICEcube2\sbt_backend\Projects\Blinky\Blinky_Implmnt\sbt\outputs\packer\Blink_pk.sdc --outdir D:\ICEcube2\sbt_backend\Projects\Blinky\Blinky_Implmnt\sbt\outputs\router --sdf_file D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\outputs\simulation_netlist\Blink_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design Blink
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 72 
I1212: Iteration  1 :    13 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design Blink
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"D:/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\outputs\simulation_netlist\Blink_sbt.v" --vhdl "D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt/sbt/outputs/simulation_netlist\Blink_sbt.vhd" --lib "D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\netlist\oadb-Blink" --view rt --device "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\outputs\packer\Blink_pk.sdc" --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\outputs\netlister\Blink_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\outputs\simulation_netlist\Blink_sbt.v
Writing D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt/sbt/outputs/simulation_netlist\Blink_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\netlist\oadb-Blink" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\outputs\netlister\Blink_sbt.sdc" --sdf-file "D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\outputs\simulation_netlist\Blink_sbt.sdf" --report-file "D:\ICEcube2\sbt_backend\Projects\Blinky\Blinky_Implmnt\sbt\outputs\timer\Blink_timing.rpt" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\netlist\oadb-Blink --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\outputs\netlister\Blink_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\outputs\simulation_netlist\Blink_sbt.sdf --report-file D:\ICEcube2\sbt_backend\Projects\Blinky\Blinky_Implmnt\sbt\outputs\timer\Blink_timing.rpt --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.
Unrecognizable name Blink


"D:/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" "D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt/Blinky.edf " "D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\netlist" "-pSG48" "-yD:\ICEcube2\sbt_backend\Projects\Blinky\Blinky_Implmnt\sbt\constraint\Blink_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt/Blinky.edf...
Parsing constraint file: D:\ICEcube2\sbt_backend\Projects\Blinky\Blinky_Implmnt\sbt\constraint\Blink_pcf_sbt.pcf ...
start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt/Blinky.scf
sdc_reader OK D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt/Blinky.scf
Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\netlist\oadb-Blink...

write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Blink

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name Blink


"D:/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\netlist\oadb-Blink" --outdir "D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\outputs\placer" --device-file "D:\ICEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\outputs\placer\Blink_pl.sdc"
starting placerrunning placerExecuting : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\netlist\oadb-Blink --outdir D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\outputs\placer --device-file D:\ICEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\outputs\placer\Blink_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\netlist\oadb-Blink
SDC file             - D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\outputs\placer
Timing library       - D:\ICEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\netlist\oadb-Blink/BFPGA_DESIGN_ep
I2065: Reading device file : D:\ICEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	45
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	45
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	13
        LUT, DFF and CARRY	:	11
    Combinational LogicCells
        Only LUT         	:	12
        CARRY Only       	:	1
        LUT with CARRY   	:	9
    LogicCells                  :	46/5280
    PLBs                        :	6/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	2/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
Error during constrained IO placement
I2723: placment information file is dumped at : D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt\outputs\placer\Blink.pcf
I2709: Tool unable to complete IOPlacement for the design
E2792: Instance led_obuf incorrectly constrained at SB_IO_OD location
E2055: Error while doing placement of the design
Unrecognizable name Blink
"D:\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "Blinky_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 1224 seconds
Current Implementation Blinky_Implmnt its sbt path: D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt\sbt
Blinky_Implmnt: newer file D:/ICEcube2/sbt_backend/Projects/Blinky/Blinky_Implmnt/Blinky.edf detected. Need to run "Import P&R Input Files"
5:34:43 PM
