
------------------------------------- Proof -------------------------------------

PRE	S0= PC[Out]=addr                                            Premise(F1)
	S1= ICache[addr]={16,4,rT,rD,0,sel}                         Premise(F3)
	S2= GPR[rT]=a                                               Premise(F4)

IF	S3= PC.Out=addr                                             PC-Out(S0)
	S4= PC.Out=>ICache.IEA                                      Premise(F47)
	S5= ICache.IEA=addr                                         Path(S3,S4)
	S6= ICache.Out={16,4,rT,rD,0,sel}                           ICache-Search(S5,S1)
	S7= ICache.Out=>IR_ID.In                                    Premise(F54)
	S8= IR_ID.In={16,4,rT,rD,0,sel}                             Path(S6,S7)
	S9= CtrlIR_ID=1                                             Premise(F95)
	S10= [IR_ID]={16,4,rT,rD,0,sel}                             IR_ID-Write(S8,S9)
	S11= CtrlGPR=0                                              Premise(F99)
	S12= GPR[rT]=a                                              GPR-Hold(S2,S11)
	S13= CtrlPC=0                                               Premise(F101)
	S14= CtrlPCInc=1                                            Premise(F102)
	S15= PC[Out]=addr+4                                         PC-Inc(S0,S13,S14)

ID	S16= IR_ID.Out={16,4,rT,rD,0,sel}                           IR-Out(S10)
	S17= IR_ID.Out20_16=rT                                      IR-Out(S10)
	S18= FU.OutID1=>A_EX.In                                     Premise(F207)
	S19= GPR.Rdata1=>FU.InID1                                   Premise(F245)
	S20= IR_ID.Out20_16=>GPR.RReg1                              Premise(F248)
	S21= GPR.RReg1=rT                                           Path(S17,S20)
	S22= GPR.Rdata1=a                                           GPR-Read(S21,S12)
	S23= FU.InID1=a                                             Path(S22,S19)
	S24= FU.OutID1=FU(a)                                        FU-Forward(S23)
	S25= A_EX.In=FU(a)                                          Path(S24,S18)
	S26= IR_ID.Out=>IR_EX.In                                    Premise(F256)
	S27= IR_EX.In={16,4,rT,rD,0,sel}                            Path(S16,S26)
	S28= CtrlA_EX=1                                             Premise(F286)
	S29= [A_EX]=FU(a)                                           A_EX-Write(S25,S28)
	S30= CtrlIR_EX=1                                            Premise(F289)
	S31= [IR_EX]={16,4,rT,rD,0,sel}                             IR_EX-Write(S27,S30)
	S32= CtrlPC=0                                               Premise(F304)
	S33= CtrlPCInc=0                                            Premise(F305)
	S34= PC[Out]=addr+4                                         PC-Hold(S15,S32,S33)

EX	S35= A_EX.Out=FU(a)                                         A_EX-Out(S29)
	S36= IR_EX.Out15_11=rD                                      IR_EX-Out(S31)
	S37= IR_EX.Out15_11=>CP0.WReg                               Premise(F311)
	S38= CP0.WReg=rD                                            Path(S36,S37)
	S39= A_EX.Out=>CP0.Wdata                                    Premise(F312)
	S40= CP0.Wdata=FU(a)                                        Path(S35,S39)
	S41= CtrlCP0=1                                              Premise(F393)
	S42= CP0[rD]=FU(a)                                          CP0-Write-Nomal(S38,S40,S41)
	S43= CtrlPC=0                                               Premise(F406)
	S44= CtrlPCInc=0                                            Premise(F407)
	S45= PC[Out]=addr+4                                         PC-Hold(S34,S43,S44)

MEM	S46= CtrlCP0=0                                              Premise(F495)
	S47= CP0[rD]=FU(a)                                          CP0-Hold(S42,S46)
	S48= CtrlPC=0                                               Premise(F508)
	S49= CtrlPCInc=0                                            Premise(F509)
	S50= PC[Out]=addr+4                                         PC-Hold(S45,S48,S49)

DMMU1	S51= CtrlCP0=0                                              Premise(F597)
	S52= CP0[rD]=FU(a)                                          CP0-Hold(S47,S51)
	S53= CtrlPC=0                                               Premise(F610)
	S54= CtrlPCInc=0                                            Premise(F611)
	S55= PC[Out]=addr+4                                         PC-Hold(S50,S53,S54)

DMMU2	S56= CtrlCP0=0                                              Premise(F699)
	S57= CP0[rD]=FU(a)                                          CP0-Hold(S52,S56)
	S58= CtrlPC=0                                               Premise(F712)
	S59= CtrlPCInc=0                                            Premise(F713)
	S60= PC[Out]=addr+4                                         PC-Hold(S55,S58,S59)

WB	S61= CtrlCP0=0                                              Premise(F801)
	S62= CP0[rD]=FU(a)                                          CP0-Hold(S57,S61)
	S63= CtrlPC=0                                               Premise(F814)
	S64= CtrlPCInc=0                                            Premise(F815)
	S65= PC[Out]=addr+4                                         PC-Hold(S60,S63,S64)

POST	S62= CP0[rD]=FU(a)                                          CP0-Hold(S57,S61)
	S65= PC[Out]=addr+4                                         PC-Hold(S60,S63,S64)

