IL12+ : !IL12 /\ (!IL4 \/ !STAT4 ) /\ (!IL4 \/ !IFNg ) /\ (!IL4 \/ !TBet ) /\ (!IL4 \/ !STAT1 ) /\ (!IL4 \/ !IFNgR ) /\ (!IL4 \/ !SOCS1 ) /\ (!IL4 \/ !IL12R ) /\ (STAT4 \/ !IL12R ) /\ (!STAT4 \/ !GATA3 ) /\ (!STAT4 \/ !IL4R ) /\ (!STAT4 \/ !STAT6 ) /\ (IFNg \/ !IFNgR ) /\ (!IFNg \/ !GATA3 ) /\ (!IFNg \/ !IL4R ) /\ (!IFNg \/ !STAT6 ) /\ (TBet \/ !STAT1 ) /\ (!TBet \/ !GATA3 ) /\ (!TBet \/ !IL4R ) /\ (!TBet \/ !STAT6 ) /\ (!GATA3 \/ !STAT1 ) /\ (!GATA3 \/ !IFNgR ) /\ (!GATA3 \/ !SOCS1 ) /\ (!GATA3 \/ !IL12R ) /\ (!STAT1 \/ !IL4R ) /\ (!STAT1 \/ !IL12R ) /\ (!STAT1 \/ !STAT6 ) /\ (!IFNgR \/ !IL4R ) /\ (!IFNgR \/ !STAT6 ) /\ (!SOCS1 \/ !IL4R ) /\ (!SOCS1 \/ !STAT6 ) /\ (!IL4R \/ !IL12R ) /\ (!IL12R \/ !STAT6 ) /\ (!IL4 \/ GATA3 \/ !STAT6 ) /\ (STAT4 \/ TBet \/ !IFNgR ) /\ (STAT4 \/ STAT1 \/ !IFNgR ) /\ (!STAT4 \/ IFNg \/ !TBet ) /\ (!STAT4 \/ IFNg \/ !STAT1 ) /\ (!STAT4 \/ IFNg \/ !SOCS1 ) /\ (!STAT4 \/ TBet \/ !SOCS1 ) /\ (!STAT4 \/ !IFNgR \/ !SOCS1 ) /\ (IFNg \/ !TBet \/ SOCS1 ) /\ (IFNg \/ !TBet \/ !IL12R ) /\ (IFNg \/ !STAT1 \/ SOCS1 ) /\ (IFNg \/ !SOCS1 \/ !IL12R ) /\ (!IFNg \/ TBet \/ !SOCS1 ) /\ (TBet \/ !IFNgR \/ !SOCS1 ) /\ (TBet \/ !SOCS1 \/ !IL12R ) /\ (!TBet \/ STAT1 \/ !IFNgR ) /\ (!TBet \/ STAT1 \/ SOCS1 ) /\ (!TBet \/ IFNgR \/ SOCS1 ) /\ (!TBet \/ !IFNgR \/ !IL12R ) /\ (!TBet \/ SOCS1 \/ !IL12R ) /\ (STAT1 \/ !IFNgR \/ !SOCS1 ) /\ (!STAT1 \/ IFNgR \/ SOCS1 ) /\ (!IFNgR \/ !SOCS1 \/ !IL12R )
IL12- : IL12 /\ (STAT4 \/ !TBet ) /\ (STAT4 \/ !SOCS1 ) /\ (!TBet \/ !GATA3 ) /\ (!GATA3 \/ !SOCS1 ) /\ (IL4 \/ !IL4R \/ !IL12R ) /\ (IL4 \/ !IL4R \/ STAT6 ) /\ (!IL4 \/ STAT4 \/ !IFNg ) /\ (!IL4 \/ STAT4 \/ GATA3 ) /\ (!IL4 \/ STAT4 \/ !STAT1 ) /\ (!IL4 \/ STAT4 \/ !IFNgR ) /\ (!IL4 \/ !STAT4 \/ !GATA3 ) /\ (!IL4 \/ !STAT4 \/ IL12R ) /\ (!IL4 \/ IFNg \/ !TBet ) /\ (!IL4 \/ IFNg \/ !STAT1 ) /\ (!IL4 \/ IFNg \/ !IFNgR ) /\ (!IL4 \/ !IFNg \/ !GATA3 ) /\ (!IL4 \/ !IFNg \/ IL12R ) /\ (!IL4 \/ TBet \/ !IFNgR ) /\ (!IL4 \/ !TBet \/ STAT1 ) /\ (!IL4 \/ !TBet \/ IFNgR ) /\ (!IL4 \/ !TBet \/ !SOCS1 ) /\ (!IL4 \/ !TBet \/ IL4R ) /\ (!IL4 \/ !TBet \/ IL12R ) /\ (!IL4 \/ !TBet \/ !STAT6 ) /\ (!IL4 \/ GATA3 \/ IL12R ) /\ (!IL4 \/ !GATA3 \/ !STAT1 ) /\ (!IL4 \/ !GATA3 \/ !IFNgR ) /\ (!IL4 \/ STAT1 \/ !IFNgR ) /\ (!IL4 \/ !STAT1 \/ IL12R ) /\ (!IL4 \/ !STAT1 \/ !STAT6 ) /\ (!IL4 \/ !IFNgR \/ !SOCS1 ) /\ (!IL4 \/ !IFNgR \/ IL4R ) /\ (!IL4 \/ !IFNgR \/ IL12R ) /\ (!IL4 \/ !IFNgR \/ !STAT6 ) /\ (!IL4 \/ !SOCS1 \/ !IL4R ) /\ (!IL4 \/ !SOCS1 \/ IL12R ) /\ (!IL4 \/ !SOCS1 \/ !STAT6 ) /\ (!IL4 \/ IL12R \/ STAT6 ) /\ (STAT4 \/ IFNg \/ !STAT1 ) /\ (STAT4 \/ IFNg \/ !IFNgR ) /\ (STAT4 \/ !IFNg \/ GATA3 ) /\ (STAT4 \/ !IFNg \/ STAT1 ) /\ (STAT4 \/ !IFNg \/ IFNgR ) /\ (STAT4 \/ !IFNg \/ IL4R ) /\ (STAT4 \/ !IFNg \/ !IL12R ) /\ (STAT4 \/ !IFNg \/ STAT6 ) /\ (STAT4 \/ GATA3 \/ !STAT1 ) /\ (STAT4 \/ GATA3 \/ !IFNgR ) /\ (STAT4 \/ STAT1 \/ !IFNgR ) /\ (STAT4 \/ !STAT1 \/ IFNgR ) /\ (STAT4 \/ !STAT1 \/ IL4R ) /\ (STAT4 \/ !STAT1 \/ !IL12R ) /\ (STAT4 \/ !STAT1 \/ STAT6 ) /\ (STAT4 \/ !IFNgR \/ IL4R ) /\ (STAT4 \/ !IFNgR \/ !IL12R ) /\ (STAT4 \/ !IFNgR \/ STAT6 ) /\ (STAT4 \/ !IL4R \/ !IL12R ) /\ (STAT4 \/ !IL4R \/ STAT6 ) /\ (STAT4 \/ !IL12R \/ !STAT6 ) /\ (!STAT4 \/ IFNg \/ !GATA3 ) /\ (!STAT4 \/ IFNg \/ !IL4R ) /\ (!STAT4 \/ IFNg \/ IL12R ) /\ (!STAT4 \/ IFNg \/ !STAT6 ) /\ (!STAT4 \/ TBet \/ IL12R ) /\ (!STAT4 \/ !GATA3 \/ !STAT1 ) /\ (!STAT4 \/ !GATA3 \/ !IFNgR ) /\ (!STAT4 \/ !GATA3 \/ !IL4R ) /\ (!STAT4 \/ !GATA3 \/ IL12R ) /\ (!STAT4 \/ !GATA3 \/ STAT6 ) /\ (!STAT4 \/ STAT1 \/ IL12R ) /\ (!STAT4 \/ IFNgR \/ IL12R ) /\ (!STAT4 \/ SOCS1 \/ IL12R ) /\ (!STAT4 \/ IL4R \/ IL12R ) /\ (!STAT4 \/ IL12R \/ STAT6 ) /\ (IFNg \/ !TBet \/ STAT1 ) /\ (IFNg \/ !TBet \/ !IL4R ) /\ (IFNg \/ !TBet \/ IL12R ) /\ (IFNg \/ !TBet \/ !STAT6 ) /\ (IFNg \/ !GATA3 \/ !STAT1 ) /\ (IFNg \/ !GATA3 \/ !IFNgR ) /\ (IFNg \/ !STAT1 \/ !IL4R ) /\ (IFNg \/ !STAT1 \/ IL12R ) /\ (IFNg \/ !STAT1 \/ !STAT6 ) /\ (IFNg \/ !IFNgR \/ !IL4R ) /\ (IFNg \/ !IFNgR \/ IL12R ) /\ (IFNg \/ !IFNgR \/ !STAT6 ) /\ (IFNg \/ !SOCS1 \/ !IL4R ) /\ (IFNg \/ !SOCS1 \/ IL12R ) /\ (IFNg \/ !SOCS1 \/ !STAT6 ) /\ (IFNg \/ !IL4R \/ !IL12R ) /\ (IFNg \/ !IL4R \/ STAT6 ) /\ (IFNg \/ !IL12R \/ !STAT6 ) /\ (!IFNg \/ !GATA3 \/ STAT6 ) /\ (!IFNg \/ STAT1 \/ IL12R ) /\ (!IFNg \/ IFNgR \/ IL12R ) /\ (!IFNg \/ IL4R \/ IL12R ) /\ (!IFNg \/ IL12R \/ STAT6 ) /\ (TBet \/ !SOCS1 \/ !IL4R ) /\ (TBet \/ !SOCS1 \/ IL12R ) /\ (TBet \/ !SOCS1 \/ !STAT6 ) /\ (TBet \/ !IL4R \/ STAT6 ) /\ (!TBet \/ STAT1 \/ !IL4R ) /\ (!TBet \/ STAT1 \/ IL12R ) /\ (!TBet \/ STAT1 \/ !STAT6 ) /\ (!TBet \/ IFNgR \/ !IL4R ) /\ (!TBet \/ IFNgR \/ IL12R ) /\ (!TBet \/ IFNgR \/ !STAT6 ) /\ (!TBet \/ SOCS1 \/ IL12R ) /\ (!TBet \/ SOCS1 \/ !STAT6 ) /\ (!TBet \/ IL4R \/ IL12R ) /\ (!TBet \/ IL4R \/ !STAT6 ) /\ (!TBet \/ IL12R \/ STAT6 ) /\ (!TBet \/ !IL12R \/ !STAT6 ) /\ (GATA3 \/ IL4R \/ !STAT6 ) /\ (!GATA3 \/ STAT1 \/ !IFNgR ) /\ (!GATA3 \/ !STAT1 \/ IFNgR ) /\ (!GATA3 \/ !STAT1 \/ IL4R ) /\ (!GATA3 \/ !STAT1 \/ !IL12R ) /\ (!GATA3 \/ !STAT1 \/ STAT6 ) /\ (!GATA3 \/ !IFNgR \/ IL4R ) /\ (!GATA3 \/ !IFNgR \/ !IL12R ) /\ (!GATA3 \/ !IFNgR \/ STAT6 ) /\ (!GATA3 \/ !IL4R \/ !IL12R ) /\ (!GATA3 \/ !IL4R \/ STAT6 ) /\ (STAT1 \/ !IFNgR \/ !IL4R ) /\ (STAT1 \/ !IFNgR \/ IL12R ) /\ (STAT1 \/ !IFNgR \/ !STAT6 ) /\ (STAT1 \/ !SOCS1 \/ !IL4R ) /\ (STAT1 \/ !SOCS1 \/ IL12R ) /\ (STAT1 \/ !SOCS1 \/ !STAT6 ) /\ (STAT1 \/ !IL4R \/ STAT6 ) /\ (!STAT1 \/ IFNgR \/ !IL4R ) /\ (!STAT1 \/ IFNgR \/ IL12R ) /\ (!STAT1 \/ IFNgR \/ !STAT6 ) /\ (!STAT1 \/ IL4R \/ IL12R ) /\ (!STAT1 \/ IL4R \/ !STAT6 ) /\ (!STAT1 \/ IL12R \/ STAT6 ) /\ (!STAT1 \/ !IL12R \/ !STAT6 ) /\ (IFNgR \/ !SOCS1 \/ !IL4R ) /\ (IFNgR \/ !SOCS1 \/ IL12R ) /\ (IFNgR \/ !SOCS1 \/ !STAT6 ) /\ (IFNgR \/ !IL4R \/ STAT6 ) /\ (!IFNgR \/ IL4R \/ IL12R ) /\ (!IFNgR \/ IL4R \/ !STAT6 ) /\ (!IFNgR \/ IL12R \/ STAT6 ) /\ (!IFNgR \/ !IL12R \/ !STAT6 ) /\ (!SOCS1 \/ IL4R \/ IL12R ) /\ (!SOCS1 \/ IL4R \/ !STAT6 ) /\ (!SOCS1 \/ !IL4R \/ !IL12R ) /\ (!SOCS1 \/ !IL4R \/ STAT6 ) /\ (!SOCS1 \/ IL12R \/ STAT6 ) /\ (!SOCS1 \/ !IL12R \/ !STAT6 ) /\ (!IL4R \/ IL12R \/ STAT6 )
IL4+ : !IL4 /\ (!TBet \/ !GATA3 ) /\ (!TBet \/ !IL4R ) /\ (!TBet \/ !STAT6 ) /\ (IL12 \/ STAT4 \/ !IL12R ) /\ (IL12 \/ !STAT4 \/ !GATA3 ) /\ (IL12 \/ !STAT4 \/ !IL4R ) /\ (IL12 \/ !STAT4 \/ !STAT6 ) /\ (IL12 \/ IFNg \/ !STAT1 ) /\ (IL12 \/ IFNg \/ !IL12R ) /\ (IL12 \/ !IFNg \/ !GATA3 ) /\ (IL12 \/ !IFNg \/ !IL4R ) /\ (IL12 \/ !IFNg \/ !STAT6 ) /\ (IL12 \/ !GATA3 \/ !STAT1 ) /\ (IL12 \/ !GATA3 \/ !IFNgR ) /\ (IL12 \/ !GATA3 \/ !SOCS1 ) /\ (IL12 \/ !GATA3 \/ !IL12R ) /\ (IL12 \/ !STAT1 \/ !IL4R ) /\ (IL12 \/ !STAT1 \/ !STAT6 ) /\ (IL12 \/ !IFNgR \/ !IL4R ) /\ (IL12 \/ !IFNgR \/ !STAT6 ) /\ (IL12 \/ !SOCS1 \/ !IL4R ) /\ (IL12 \/ !SOCS1 \/ !STAT6 ) /\ (IL12 \/ !IL4R \/ !IL12R ) /\ (IL12 \/ !IL12R \/ !STAT6 ) /\ (!IL12 \/ GATA3 \/ !IL4R ) /\ (!IL12 \/ GATA3 \/ !STAT6 ) /\ (!IL12 \/ !IL4R \/ STAT6 ) /\ (STAT4 \/ !IFNg \/ !IL4R ) /\ (!STAT4 \/ GATA3 \/ !IL4R ) /\ (!STAT4 \/ GATA3 \/ !STAT6 ) /\ (!STAT4 \/ !GATA3 \/ !STAT1 ) /\ (!STAT4 \/ !GATA3 \/ !IFNgR ) /\ (!STAT4 \/ !STAT1 \/ !IL4R ) /\ (!STAT4 \/ !STAT1 \/ !STAT6 ) /\ (!STAT4 \/ !IFNgR \/ !IL4R ) /\ (!STAT4 \/ !IFNgR \/ !STAT6 ) /\ (!STAT4 \/ !IL4R \/ STAT6 ) /\ (!IFNg \/ GATA3 \/ !IL4R ) /\ (!IFNg \/ GATA3 \/ !STAT6 ) /\ (!IFNg \/ !GATA3 \/ !STAT1 ) /\ (!IFNg \/ !GATA3 \/ !IFNgR ) /\ (!IFNg \/ !STAT1 \/ !IL4R ) /\ (!IFNg \/ !STAT1 \/ !STAT6 ) /\ (!IFNg \/ !IFNgR \/ !IL4R ) /\ (!IFNg \/ !IFNgR \/ !STAT6 ) /\ (!IFNg \/ !IL4R \/ STAT6 ) /\ (GATA3 \/ !STAT1 \/ !IL4R ) /\ (GATA3 \/ !STAT1 \/ !STAT6 ) /\ (GATA3 \/ !IFNgR \/ !IL4R ) /\ (GATA3 \/ !IFNgR \/ !STAT6 ) /\ (GATA3 \/ !SOCS1 \/ !IL4R ) /\ (GATA3 \/ !SOCS1 \/ !STAT6 ) /\ (GATA3 \/ !IL4R \/ !IL12R ) /\ (GATA3 \/ !IL4R \/ !STAT6 ) /\ (GATA3 \/ !IL12R \/ !STAT6 ) /\ (!GATA3 \/ !STAT1 \/ IFNgR ) /\ (!GATA3 \/ !STAT1 \/ !IL12R ) /\ (!GATA3 \/ !STAT1 \/ STAT6 ) /\ (!GATA3 \/ !IFNgR \/ STAT6 ) /\ (!GATA3 \/ !IL4R \/ STAT6 ) /\ (!STAT1 \/ IFNgR \/ !IL4R ) /\ (!STAT1 \/ IFNgR \/ !STAT6 ) /\ (!STAT1 \/ !SOCS1 \/ !IL4R ) /\ (!STAT1 \/ !IL4R \/ !IL12R ) /\ (!STAT1 \/ !IL4R \/ STAT6 ) /\ (!STAT1 \/ !IL12R \/ !STAT6 ) /\ (!IFNgR \/ !SOCS1 \/ !IL4R ) /\ (!IFNgR \/ !IL4R \/ !IL12R ) /\ (!IFNgR \/ !IL4R \/ STAT6 ) /\ (!SOCS1 \/ !IL4R \/ STAT6 ) /\ (!IL4R \/ !IL12R \/ STAT6 )
IL4- : IL4 /\ (!TBet \/ !GATA3 ) /\ (IL12 \/ !STAT4 \/ !GATA3 ) /\ (IL12 \/ !IFNg \/ !GATA3 ) /\ (IL12 \/ !GATA3 \/ !STAT1 ) /\ (IL12 \/ !GATA3 \/ !IFNgR ) /\ (IL12 \/ !GATA3 \/ !SOCS1 ) /\ (IL12 \/ !GATA3 \/ !IL12R ) /\ (IL12 \/ !GATA3 \/ STAT6 ) /\ (IL12 \/ !IL4R \/ !IL12R ) /\ (IL12 \/ !IL12R \/ !STAT6 ) /\ (!STAT4 \/ IFNg \/ !GATA3 ) /\ (!STAT4 \/ !GATA3 \/ STAT1 ) /\ (!STAT4 \/ !GATA3 \/ STAT6 ) /\ (IFNg \/ !GATA3 \/ !IL12R ) /\ (!IFNg \/ !GATA3 \/ STAT1 ) /\ (!IFNg \/ !GATA3 \/ STAT6 ) /\ (!GATA3 \/ STAT1 \/ !SOCS1 ) /\ (!GATA3 \/ STAT1 \/ !IL12R ) /\ (!GATA3 \/ !STAT1 \/ STAT6 ) /\ (!GATA3 \/ IFNgR \/ !IL12R ) /\ (!GATA3 \/ !IFNgR \/ STAT6 ) /\ (!GATA3 \/ !SOCS1 \/ !IL12R ) /\ (!GATA3 \/ !SOCS1 \/ STAT6 ) /\ (!GATA3 \/ IL4R \/ !IL12R ) /\ (!GATA3 \/ !IL4R \/ STAT6 ) /\ (!GATA3 \/ !IL12R \/ STAT6 ) /\ (!SOCS1 \/ !IL4R \/ STAT6 )
STAT4+ : !STAT4 /\ !GATA3 /\ IL12R /\ (IL12 \/ !IL4 ) /\ (IL12 \/ !IFNg ) /\ (IL12 \/ !TBet ) /\ (IL12 \/ !STAT1 ) /\ (IL12 \/ !IFNgR ) /\ (IL12 \/ !SOCS1 ) /\ (IL12 \/ !IL4R ) /\ (IL12 \/ !STAT6 ) /\ (!IL4 \/ !IFNg ) /\ (!IL4 \/ !IFNgR ) /\ (!IFNg \/ !IL4R ) /\ (!IFNg \/ !STAT6 ) /\ (!TBet \/ !IL4R ) /\ (!TBet \/ !STAT6 ) /\ (!STAT1 \/ !IL4R ) /\ (!STAT1 \/ !STAT6 ) /\ (!IFNgR \/ !IL4R ) /\ (!IFNgR \/ !STAT6 ) /\ (!SOCS1 \/ !IL4R ) /\ (!SOCS1 \/ !STAT6 ) /\ (!IL4 \/ !TBet \/ !STAT1 ) /\ (!IL4 \/ !TBet \/ !SOCS1 ) /\ (!IL4 \/ !STAT1 \/ SOCS1 ) /\ (!IL4 \/ IL4R \/ !STAT6 ) /\ (IFNg \/ STAT1 \/ !IFNgR ) /\ (!IFNg \/ TBet \/ IFNgR ) /\ (!IFNg \/ TBet \/ !SOCS1 ) /\ (TBet \/ !IFNgR \/ !SOCS1 ) /\ (!TBet \/ STAT1 \/ !IFNgR ) /\ (STAT1 \/ !IFNgR \/ !SOCS1 )
STAT4- : STAT4 /\ (!TBet \/ !GATA3 ) /\ (!TBet \/ !IL12R ) /\ (GATA3 \/ !IL12R ) /\ (IL12 \/ !IL4 \/ !GATA3 ) /\ (IL12 \/ !IL4 \/ !IL12R ) /\ (IL12 \/ !IFNg \/ !IL12R ) /\ (IL12 \/ !GATA3 \/ !STAT1 ) /\ (IL12 \/ !GATA3 \/ !SOCS1 ) /\ (IL12 \/ !STAT1 \/ !IL12R ) /\ (IL12 \/ !IFNgR \/ !IL12R ) /\ (IL12 \/ !SOCS1 \/ !IL12R ) /\ (IL12 \/ !IL4R \/ !IL12R ) /\ (IL12 \/ !IL12R \/ !STAT6 ) /\ (!IL12 \/ IFNg \/ !TBet ) /\ (!IL12 \/ !IL4R \/ STAT6 ) /\ (!IL4 \/ !TBet \/ !IFNgR ) /\ (!IL4 \/ !TBet \/ STAT6 ) /\ (!IL4 \/ !STAT1 \/ STAT6 ) /\ (!IL4 \/ !IFNgR \/ !SOCS1 ) /\ (!IL4 \/ !SOCS1 \/ !IL12R ) /\ (!IL4 \/ IL4R \/ !IL12R ) /\ (!IL4 \/ !IL4R \/ STAT6 ) /\ (!IL4 \/ !IL12R \/ STAT6 ) /\ (IFNg \/ !STAT1 \/ !IL12R ) /\ (IFNg \/ !IFNgR \/ !IL12R ) /\ (IFNg \/ !SOCS1 \/ !IL12R ) /\ (IFNg \/ !IL4R \/ STAT6 ) /\ (!TBet \/ !IL4R \/ STAT6 ) /\ (!GATA3 \/ !IL4R \/ STAT6 ) /\ (STAT1 \/ !SOCS1 \/ !IL12R ) /\ (!STAT1 \/ !IL4R \/ STAT6 ) /\ (IFNgR \/ !IL4R \/ STAT6 ) /\ (!IFNgR \/ !SOCS1 \/ !IL12R ) /\ (!SOCS1 \/ !IL4R \/ !IL12R ) /\ (!SOCS1 \/ !IL4R \/ STAT6 ) /\ (!SOCS1 \/ !IL12R \/ STAT6 ) /\ (!IL4R \/ !IL12R \/ STAT6 )
IFNg+ : !IFNg /\ (IL12 \/ !GATA3 ) /\ (STAT4 \/ TBet ) /\ (STAT4 \/ !GATA3 ) /\ (!TBet \/ !GATA3 ) /\ (IL12 \/ !IL4 \/ !STAT1 ) /\ (IL12 \/ !IL4 \/ !IFNgR ) /\ (IL12 \/ STAT4 \/ !IL12R ) /\ (IL12 \/ !STAT1 \/ !IL4R ) /\ (IL12 \/ !IFNgR \/ !IL4R ) /\ (IL12 \/ !IFNgR \/ !STAT6 ) /\ (IL12 \/ !IL4R \/ !IL12R ) /\ (IL12 \/ !IL4R \/ STAT6 ) /\ (IL12 \/ !IL12R \/ !STAT6 ) /\ (!IL4 \/ STAT4 \/ !IL12R ) /\ (!IL4 \/ !GATA3 \/ !STAT1 ) /\ (!IL4 \/ !GATA3 \/ !SOCS1 ) /\ (!IL4 \/ !GATA3 \/ IL4R ) /\ (!IL4 \/ IL4R \/ !STAT6 ) /\ (STAT4 \/ !IL4R \/ !IL12R ) /\ (STAT4 \/ !IL4R \/ STAT6 ) /\ (STAT4 \/ !IL12R \/ !STAT6 ) /\ (!GATA3 \/ STAT1 \/ !SOCS1 ) /\ (!GATA3 \/ !STAT1 \/ !IFNgR ) /\ (!GATA3 \/ !STAT1 \/ SOCS1 ) /\ (!GATA3 \/ !STAT1 \/ !IL4R ) /\ (!GATA3 \/ !STAT1 \/ !IL12R ) /\ (!GATA3 \/ !STAT1 \/ STAT6 ) /\ (!GATA3 \/ !IFNgR \/ !SOCS1 ) /\ (!GATA3 \/ !SOCS1 \/ !IL4R ) /\ (!GATA3 \/ !SOCS1 \/ !IL12R ) /\ (!GATA3 \/ !SOCS1 \/ STAT6 ) /\ (!GATA3 \/ IL12R \/ STAT6 ) /\ (!IL4R \/ IL12R \/ STAT6 )
IFNg- : IFNg /\ (!STAT4 \/ !TBet ) /\ (!TBet \/ !GATA3 ) /\ (IL12 \/ !IL4 \/ !GATA3 ) /\ (IL12 \/ STAT4 \/ !IL12R ) /\ (IL12 \/ !TBet \/ !IL12R ) /\ (!TBet \/ STAT1 \/ !IL4R ) /\ (!TBet \/ !IL4R \/ !IL12R ) /\ (!TBet \/ !IL12R \/ !STAT6 )
TBet+ : !TBet /\ !GATA3 /\ STAT1 /\ (IL12 \/ IL4 \/ !IL4R ) /\ (IL12 \/ IL4 \/ !STAT6 ) /\ (IL12 \/ !IL4 \/ STAT4 ) /\ (IL12 \/ STAT4 \/ !IL4R ) /\ (IL12 \/ STAT4 \/ !IL12R ) /\ (IL12 \/ STAT4 \/ !STAT6 ) /\ (IL12 \/ !IFNg \/ !IL4R ) /\ (IL12 \/ !IFNg \/ !STAT6 ) /\ (IL12 \/ !IFNgR \/ !IL4R ) /\ (IL12 \/ !IFNgR \/ !STAT6 ) /\ (IL12 \/ !SOCS1 \/ !IL4R ) /\ (IL12 \/ !SOCS1 \/ !STAT6 ) /\ (IL12 \/ IL4R \/ !STAT6 ) /\ (IL12 \/ !IL4R \/ !IL12R ) /\ (IL12 \/ !IL4R \/ STAT6 ) /\ (IL12 \/ !IL12R \/ !STAT6 ) /\ (!IL4 \/ STAT4 \/ !IFNg ) /\ (!IL4 \/ STAT4 \/ IFNgR ) /\ (!IL4 \/ STAT4 \/ SOCS1 ) /\ (!IL4 \/ STAT4 \/ IL4R ) /\ (!IL4 \/ STAT4 \/ !IL12R ) /\ (!IL4 \/ STAT4 \/ STAT6 ) /\ (!IL4 \/ IL4R \/ IL12R ) /\ (!IL4 \/ IL4R \/ !STAT6 ) /\ (!IL4 \/ IL12R \/ STAT6 ) /\ (STAT4 \/ !IFNg \/ !IL4R ) /\ (STAT4 \/ !IFNg \/ !STAT6 ) /\ (STAT4 \/ !IL4R \/ !IL12R ) /\ (STAT4 \/ !IL4R \/ STAT6 ) /\ (STAT4 \/ !IL12R \/ !STAT6 ) /\ (IFNgR \/ !SOCS1 \/ !STAT6 ) /\ (IFNgR \/ !IL12R \/ !STAT6 ) /\ (!IL4R \/ IL12R \/ STAT6 )
TBet- : TBet /\ !GATA3 /\ !STAT1 /\ (IFNg \/ !IL4R ) /\ (!IFNgR \/ !IL4R ) /\ (IL12 \/ !IL4 \/ !IFNgR ) /\ (IL12 \/ !IL4 \/ SOCS1 ) /\ (IL12 \/ !IL4 \/ !IL4R ) /\ (IL12 \/ !IL4 \/ !IL12R ) /\ (IL12 \/ !IL4 \/ !STAT6 ) /\ (IL12 \/ STAT4 \/ !IL12R ) /\ (IL12 \/ !STAT4 \/ !IL4R ) /\ (IL12 \/ !STAT4 \/ !STAT6 ) /\ (IL12 \/ IFNg \/ !STAT6 ) /\ (IL12 \/ SOCS1 \/ !IL4R ) /\ (IL12 \/ !IL4R \/ !IL12R ) /\ (IL12 \/ !IL4R \/ STAT6 ) /\ (IL12 \/ !IL12R \/ !STAT6 ) /\ (!IL12 \/ STAT4 \/ !IFNgR ) /\ (!IL12 \/ IFNg \/ !IFNgR ) /\ (!IL12 \/ !IFNgR \/ !STAT6 ) /\ (!IL4 \/ STAT4 \/ !IFNgR ) /\ (!IL4 \/ STAT4 \/ !IL12R ) /\ (!IL4 \/ !STAT4 \/ !STAT6 ) /\ (!IL4 \/ IFNg \/ !IFNgR ) /\ (!IL4 \/ IFNg \/ !STAT6 ) /\ (!IL4 \/ !IFNgR \/ !SOCS1 ) /\ (!IL4 \/ !IFNgR \/ IL12R ) /\ (!IL4 \/ !IFNgR \/ !STAT6 ) /\ (!IL4 \/ !SOCS1 \/ !IL4R ) /\ (!IL4 \/ !SOCS1 \/ !STAT6 ) /\ (!IL4 \/ IL4R \/ !STAT6 ) /\ (!IL4 \/ !IL12R \/ !STAT6 ) /\ (STAT4 \/ !IFNgR \/ !IL12R ) /\ (STAT4 \/ !IL4R \/ !IL12R ) /\ (STAT4 \/ !IL4R \/ STAT6 ) /\ (STAT4 \/ !IL12R \/ !STAT6 ) /\ (!STAT4 \/ IFNg \/ !IFNgR ) /\ (!STAT4 \/ IFNg \/ !STAT6 ) /\ (!STAT4 \/ !IFNgR \/ !STAT6 ) /\ (!STAT4 \/ !IL4R \/ IL12R ) /\ (IFNg \/ !IFNgR \/ !IL12R ) /\ (IFNg \/ !IFNgR \/ !STAT6 ) /\ (IFNg \/ !IL12R \/ !STAT6 ) /\ (!IFNgR \/ !SOCS1 \/ !STAT6 ) /\ (!IFNgR \/ !IL12R \/ !STAT6 ) /\ (!SOCS1 \/ !IL12R \/ !STAT6 ) /\ (IL4R \/ !IL12R \/ !STAT6 ) /\ (!IL4R \/ IL12R \/ STAT6 )
GATA3+ : !TBet /\ !GATA3 /\ STAT6 /\ (IL12 \/ !SOCS1 ) /\ (IL12 \/ !IL12R ) /\ (!IL4 \/ IL4R ) /\ (IL12 \/ !IL4 \/ !STAT4 ) /\ (IL12 \/ !IL4 \/ !IFNg ) /\ (IL12 \/ !IL4 \/ !STAT1 ) /\ (IL12 \/ !IL4 \/ !IFNgR ) /\ (IL12 \/ STAT4 \/ !IFNg ) /\ (IL12 \/ !STAT4 \/ IFNg ) /\ (IL12 \/ !STAT4 \/ !STAT1 ) /\ (IL12 \/ !STAT4 \/ IFNgR ) /\ (IL12 \/ !STAT4 \/ IL4R ) /\ (IL12 \/ !IFNg \/ !STAT1 ) /\ (IL12 \/ !IFNg \/ IFNgR ) /\ (IL12 \/ !IFNg \/ IL4R ) /\ (IL12 \/ !STAT1 \/ IFNgR ) /\ (IL12 \/ !STAT1 \/ !IL4R ) /\ (!IL4 \/ STAT1 \/ !SOCS1 ) /\ (!IL4 \/ !SOCS1 \/ !IL12R ) /\ (STAT4 \/ !IFNg \/ !IL12R ) /\ (STAT4 \/ !STAT1 \/ !IL12R ) /\ (STAT4 \/ !IFNgR \/ !SOCS1 ) /\ (STAT4 \/ !IFNgR \/ !IL12R ) /\ (STAT4 \/ !SOCS1 \/ !IL12R ) /\ (STAT4 \/ IL4R \/ !IL12R ) /\ (IFNg \/ !STAT1 \/ !IL12R ) /\ (IFNg \/ !IFNgR \/ !SOCS1 ) /\ (IFNg \/ !SOCS1 \/ !IL12R ) /\ (STAT1 \/ !IFNgR \/ !SOCS1 ) /\ (!STAT1 \/ IFNgR \/ SOCS1 ) /\ (!STAT1 \/ IFNgR \/ !IL12R )
GATA3- : !TBet /\ GATA3 /\ !STAT6 /\ (IL12 \/ !STAT4 ) /\ (IL12 \/ !IFNg ) /\ (IL12 \/ !STAT1 ) /\ (IL12 \/ !IFNgR ) /\ (IL4 \/ !IL4R ) /\ (!IL4 \/ !IFNg ) /\ (!IL4 \/ !IFNgR ) /\ (!STAT4 \/ !SOCS1 ) /\ (!IFNg \/ !IL4R ) /\ (!STAT1 \/ !IL4R ) /\ (!IFNgR \/ !IL4R ) /\ (!SOCS1 \/ !IL4R ) /\ (IL12 \/ IL4 \/ !IL12R ) /\ (IL12 \/ !IL4 \/ !SOCS1 ) /\ (IL12 \/ !SOCS1 \/ !IL12R ) /\ (IL12 \/ !IL4R \/ !IL12R ) /\ (IL4 \/ !STAT4 \/ IFNgR ) /\ (!IL4 \/ !STAT4 \/ !STAT1 ) /\ (!IL4 \/ !STAT4 \/ IL12R ) /\ (!IL4 \/ !STAT1 \/ SOCS1 ) /\ (!IL4 \/ !STAT1 \/ IL12R ) /\ (STAT4 \/ !IFNg \/ STAT1 ) /\ (!STAT4 \/ !IFNg \/ IFNgR ) /\ (!STAT4 \/ !IFNg \/ IL12R ) /\ (!STAT4 \/ STAT1 \/ IL12R ) /\ (!STAT4 \/ !STAT1 \/ IFNgR ) /\ (!STAT4 \/ IFNgR \/ IL12R ) /\ (!STAT4 \/ !IL4R \/ IL12R ) /\ (!IFNg \/ STAT1 \/ IFNgR ) /\ (!IFNg \/ STAT1 \/ !SOCS1 ) /\ (!IFNg \/ STAT1 \/ IL12R ) /\ (!IFNg \/ IFNgR \/ SOCS1 ) /\ (!IFNg \/ IFNgR \/ IL12R ) /\ (STAT1 \/ !IFNgR \/ !SOCS1 ) /\ (!IFNgR \/ !SOCS1 \/ !IL12R )
STAT1+ : !STAT1 /\ IFNgR /\ (!TBet \/ !GATA3 ) /\ (!GATA3 \/ !SOCS1 ) /\ (IL12 \/ !IL4 \/ STAT4 ) /\ (IL12 \/ !IL4 \/ !TBet ) /\ (IL12 \/ !IL4 \/ !GATA3 ) /\ (IL12 \/ !IL4 \/ !SOCS1 ) /\ (IL12 \/ STAT4 \/ !IL12R ) /\ (IL12 \/ !STAT4 \/ !GATA3 ) /\ (IL12 \/ !IFNg \/ !GATA3 ) /\ (IL12 \/ !GATA3 \/ !IL4R ) /\ (IL12 \/ !GATA3 \/ !IL12R ) /\ (IL12 \/ !GATA3 \/ STAT6 ) /\ (IL12 \/ !SOCS1 \/ !IL4R ) /\ (IL12 \/ !SOCS1 \/ !STAT6 ) /\ (IL12 \/ !IL4R \/ !IL12R ) /\ (IL12 \/ !IL4R \/ STAT6 ) /\ (IL12 \/ !IL12R \/ !STAT6 ) /\ (IL4 \/ !SOCS1 \/ !IL4R ) /\ (!IL4 \/ STAT4 \/ !TBet ) /\ (!IL4 \/ STAT4 \/ !SOCS1 ) /\ (!IL4 \/ STAT4 \/ IL4R ) /\ (!IL4 \/ STAT4 \/ STAT6 ) /\ (!IL4 \/ IFNg \/ !TBet ) /\ (!IL4 \/ IFNg \/ !SOCS1 ) /\ (!IL4 \/ TBet \/ !SOCS1 ) /\ (!IL4 \/ !GATA3 \/ IL4R ) /\ (!IL4 \/ !GATA3 \/ STAT6 ) /\ (!IL4 \/ IL4R \/ !STAT6 ) /\ (STAT4 \/ !TBet \/ !IL4R ) /\ (STAT4 \/ !TBet \/ !IL12R ) /\ (STAT4 \/ !SOCS1 \/ !IL4R ) /\ (STAT4 \/ !SOCS1 \/ !IL12R ) /\ (STAT4 \/ !SOCS1 \/ !STAT6 ) /\ (STAT4 \/ !IL4R \/ STAT6 ) /\ (!STAT4 \/ IFNg \/ !TBet ) /\ (!STAT4 \/ IFNg \/ !GATA3 ) /\ (!STAT4 \/ !GATA3 \/ STAT6 ) /\ (IFNg \/ !TBet \/ !IL4R ) /\ (IFNg \/ !TBet \/ !IL12R ) /\ (IFNg \/ !TBet \/ !STAT6 ) /\ (IFNg \/ !SOCS1 \/ !IL4R ) /\ (IFNg \/ !SOCS1 \/ !STAT6 ) /\ (TBet \/ !SOCS1 \/ !IL4R ) /\ (TBet \/ !SOCS1 \/ !STAT6 ) /\ (!GATA3 \/ !IL4R \/ STAT6 ) /\ (!GATA3 \/ !IL12R \/ STAT6 ) /\ (!SOCS1 \/ !IL4R \/ !IL12R ) /\ (!SOCS1 \/ !IL4R \/ STAT6 ) /\ (!SOCS1 \/ !IL12R \/ !STAT6 ) /\ (!IL4R \/ IL12R \/ STAT6 )
STAT1- : STAT1 /\ !IFNgR /\ (!TBet \/ !GATA3 ) /\ (IL12 \/ IL4 \/ !IL4R ) /\ (IL12 \/ !IL4 \/ TBet ) /\ (IL12 \/ !IL4 \/ !GATA3 ) /\ (IL12 \/ !IL4 \/ SOCS1 ) /\ (IL12 \/ STAT4 \/ !IL12R ) /\ (IL12 \/ !STAT4 \/ !GATA3 ) /\ (IL12 \/ !STAT4 \/ !IL4R ) /\ (IL12 \/ !STAT4 \/ !STAT6 ) /\ (IL12 \/ !IFNg \/ !GATA3 ) /\ (IL12 \/ !IFNg \/ !IL4R ) /\ (IL12 \/ TBet \/ !IL4R ) /\ (IL12 \/ !GATA3 \/ !IL4R ) /\ (IL12 \/ !GATA3 \/ !IL12R ) /\ (IL12 \/ !GATA3 \/ STAT6 ) /\ (IL12 \/ SOCS1 \/ !IL4R ) /\ (IL12 \/ !IL4R \/ !IL12R ) /\ (IL12 \/ !IL4R \/ STAT6 ) /\ (IL12 \/ !IL12R \/ !STAT6 ) /\ (!IL4 \/ STAT4 \/ !IL12R ) /\ (!IL4 \/ !GATA3 \/ !IL12R ) /\ (!IL4 \/ !GATA3 \/ STAT6 ) /\ (!IL4 \/ !IL4R \/ !IL12R ) /\ (!IL4 \/ !IL4R \/ STAT6 ) /\ (!IL4 \/ !IL12R \/ !STAT6 ) /\ (STAT4 \/ !IFNg \/ !GATA3 ) /\ (STAT4 \/ !IL4R \/ !IL12R ) /\ (STAT4 \/ !IL4R \/ STAT6 ) /\ (STAT4 \/ !IL12R \/ !STAT6 ) /\ (!STAT4 \/ IFNg \/ !GATA3 ) /\ (!STAT4 \/ IFNg \/ !STAT6 ) /\ (!STAT4 \/ !GATA3 \/ SOCS1 ) /\ (!STAT4 \/ !GATA3 \/ !IL12R ) /\ (!STAT4 \/ !GATA3 \/ STAT6 ) /\ (!STAT4 \/ SOCS1 \/ !STAT6 ) /\ (IFNg \/ !IL12R \/ !STAT6 ) /\ (!IFNg \/ !GATA3 \/ SOCS1 ) /\ (!IFNg \/ !GATA3 \/ !IL12R ) /\ (!IFNg \/ !GATA3 \/ STAT6 ) /\ (!IFNg \/ SOCS1 \/ !STAT6 ) /\ (!GATA3 \/ SOCS1 \/ !IL12R ) /\ (!GATA3 \/ !IL4R \/ !IL12R ) /\ (!GATA3 \/ !IL4R \/ STAT6 ) /\ (!GATA3 \/ !IL12R \/ !STAT6 ) /\ (SOCS1 \/ !IL12R \/ !STAT6 ) /\ (!SOCS1 \/ !IL4R \/ STAT6 ) /\ (!IL4R \/ IL12R \/ STAT6 )
IFNgR+ : IFNg /\ !IFNgR /\ !SOCS1 /\ (IL12 \/ !GATA3 ) /\ (!TBet \/ !GATA3 ) /\ (IL12 \/ !IL4 \/ !STAT1 ) /\ (IL12 \/ STAT4 \/ !IL12R ) /\ (IL12 \/ !STAT1 \/ !IL4R ) /\ (IL12 \/ !STAT1 \/ !STAT6 ) /\ (IL12 \/ IL4R \/ !STAT6 ) /\ (IL12 \/ !IL4R \/ !IL12R ) /\ (IL12 \/ !IL12R \/ !STAT6 ) /\ (!IL4 \/ STAT4 \/ !STAT1 ) /\ (!IL4 \/ STAT4 \/ IL4R ) /\ (!IL4 \/ STAT4 \/ STAT6 ) /\ (!IL4 \/ TBet \/ !STAT1 ) /\ (!IL4 \/ !GATA3 \/ !STAT1 ) /\ (!IL4 \/ !GATA3 \/ IL4R ) /\ (!IL4 \/ !GATA3 \/ STAT6 ) /\ (!IL4 \/ !STAT1 \/ !IL4R ) /\ (!IL4 \/ !STAT1 \/ IL12R ) /\ (!IL4 \/ !STAT1 \/ !STAT6 ) /\ (!IL4 \/ IL4R \/ IL12R ) /\ (!IL4 \/ IL4R \/ !STAT6 ) /\ (STAT4 \/ !TBet \/ !STAT1 ) /\ (STAT4 \/ !TBet \/ !IL12R ) /\ (STAT4 \/ !STAT1 \/ !IL4R ) /\ (STAT4 \/ !STAT1 \/ !IL12R ) /\ (STAT4 \/ !STAT1 \/ !STAT6 ) /\ (STAT4 \/ IL4R \/ !STAT6 ) /\ (STAT4 \/ !IL4R \/ STAT6 ) /\ (!STAT4 \/ !GATA3 \/ !STAT1 ) /\ (!STAT4 \/ !GATA3 \/ STAT6 ) /\ (TBet \/ !STAT1 \/ !IL4R ) /\ (!GATA3 \/ STAT1 \/ STAT6 ) /\ (!GATA3 \/ !STAT1 \/ !IL4R ) /\ (!GATA3 \/ !STAT1 \/ !IL12R ) /\ (!GATA3 \/ !STAT1 \/ !STAT6 ) /\ (!GATA3 \/ !IL4R \/ STAT6 ) /\ (!GATA3 \/ !IL12R \/ STAT6 ) /\ (IL4R \/ IL12R \/ !STAT6 )
IFNgR- : IFNgR /\ (!IFNg \/ SOCS1 ) /\ (!TBet \/ !GATA3 ) /\ (IL12 \/ !IL4 \/ !GATA3 ) /\ (IL12 \/ !IL4 \/ !IL12R ) /\ (IL12 \/ STAT4 \/ !IL12R ) /\ (IL12 \/ !STAT4 \/ !GATA3 ) /\ (IL12 \/ !IFNg \/ !GATA3 ) /\ (IL12 \/ !GATA3 \/ STAT1 ) /\ (IL12 \/ !GATA3 \/ !IL4R ) /\ (IL12 \/ !GATA3 \/ !IL12R ) /\ (IL12 \/ !GATA3 \/ STAT6 ) /\ (IL12 \/ STAT1 \/ !IL4R ) /\ (IL12 \/ STAT1 \/ !STAT6 ) /\ (IL12 \/ !IL4R \/ !IL12R ) /\ (IL12 \/ !IL4R \/ STAT6 ) /\ (IL12 \/ !IL12R \/ !STAT6 ) /\ (!IL4 \/ STAT4 \/ !TBet ) /\ (!IL4 \/ IFNg \/ !TBet ) /\ (!IL4 \/ !TBet \/ SOCS1 ) /\ (STAT4 \/ !IL4R \/ STAT6 ) /\ (!STAT4 \/ !GATA3 \/ STAT6 ) /\ (!IFNg \/ !GATA3 \/ STAT1 ) /\ (!IFNg \/ STAT1 \/ !IL4R ) /\ (!IFNg \/ STAT1 \/ !STAT6 ) /\ (!TBet \/ STAT1 \/ !IL4R ) /\ (!TBet \/ STAT1 \/ !STAT6 ) /\ (!GATA3 \/ STAT1 \/ !SOCS1 ) /\ (!GATA3 \/ !IL4R \/ STAT6 ) /\ (STAT1 \/ !SOCS1 \/ !IL4R ) /\ (STAT1 \/ !SOCS1 \/ !STAT6 ) /\ (!IL4R \/ IL12R \/ STAT6 )
SOCS1+ : !SOCS1 /\ (TBet \/ STAT1 ) /\ (!TBet \/ !GATA3 ) /\ (!GATA3 \/ STAT1 ) /\ (IL12 \/ !IL4 \/ !GATA3 ) /\ (IL12 \/ STAT4 \/ !IL12R ) /\ (IL12 \/ !STAT4 \/ !GATA3 ) /\ (IL12 \/ IFNg \/ !GATA3 ) /\ (IL12 \/ !GATA3 \/ IFNgR ) /\ (IL12 \/ !GATA3 \/ IL4R ) /\ (IL12 \/ !GATA3 \/ !IL12R ) /\ (IL12 \/ !GATA3 \/ STAT6 ) /\ (IL12 \/ !IL4R \/ !IL12R ) /\ (IL12 \/ !IL12R \/ !STAT6 ) /\ (!IL4 \/ !GATA3 \/ IFNgR ) /\ (!IL4 \/ !GATA3 \/ IL4R ) /\ (!IL4 \/ !GATA3 \/ STAT6 ) /\ (!STAT4 \/ !GATA3 \/ IFNgR ) /\ (!STAT4 \/ !GATA3 \/ STAT6 ) /\ (IFNg \/ STAT1 \/ !STAT6 ) /\ (!IFNg \/ !GATA3 \/ IFNgR ) /\ (!GATA3 \/ IFNgR \/ !IL4R ) /\ (!GATA3 \/ IFNgR \/ !IL12R ) /\ (!GATA3 \/ !IL4R \/ STAT6 ) /\ (!GATA3 \/ !IL12R \/ STAT6 )
SOCS1- : SOCS1 /\ (IL12 \/ !GATA3 ) /\ (!TBet \/ !GATA3 ) /\ (!TBet \/ !STAT1 ) /\ (IL12 \/ IL4 \/ !IL4R ) /\ (IL12 \/ !IL4 \/ !IFNgR ) /\ (IL12 \/ STAT4 \/ !IL4R ) /\ (IL12 \/ STAT4 \/ !IL12R ) /\ (IL12 \/ !IFNg \/ !IL4R ) /\ (IL12 \/ !TBet \/ !IL4R ) /\ (IL12 \/ STAT1 \/ !IL4R ) /\ (IL12 \/ !IFNgR \/ !IL4R ) /\ (IL12 \/ !IFNgR \/ !STAT6 ) /\ (IL12 \/ !IL4R \/ !IL12R ) /\ (IL12 \/ !IL4R \/ STAT6 ) /\ (IL12 \/ !IL12R \/ !STAT6 ) /\ (!IL4 \/ STAT4 \/ !IL12R ) /\ (!IL4 \/ !TBet \/ !IFNgR ) /\ (!IL4 \/ !TBet \/ !IL4R ) /\ (!IL4 \/ STAT1 \/ !IFNgR ) /\ (!IL4 \/ !IL4R \/ STAT6 ) /\ (STAT4 \/ !IL4R \/ !IL12R ) /\ (STAT4 \/ !IL4R \/ STAT6 ) /\ (STAT4 \/ !IL12R \/ !STAT6 ) /\ (IFNg \/ !TBet \/ !IL4R ) /\ (IFNg \/ !IL4R \/ !IL12R ) /\ (IFNg \/ !IL4R \/ STAT6 ) /\ (IFNg \/ !IL12R \/ !STAT6 ) /\ (!TBet \/ !IFNgR \/ !IL4R ) /\ (!TBet \/ !IFNgR \/ !STAT6 ) /\ (!TBet \/ !IL4R \/ STAT6 ) /\ (!GATA3 \/ STAT1 \/ !IFNgR ) /\ (!GATA3 \/ !IL4R \/ STAT6 ) /\ (STAT1 \/ !IFNgR \/ !IL4R ) /\ (STAT1 \/ !IFNgR \/ !STAT6 ) /\ (STAT1 \/ !IL4R \/ STAT6 ) /\ (IFNgR \/ !IL4R \/ STAT6 ) /\ (!IL4R \/ IL12R \/ STAT6 )
IL4R+ : IL4 /\ !SOCS1 /\ !IL4R /\ (!TBet \/ !GATA3 ) /\ (!GATA3 \/ !STAT1 ) /\ (!GATA3 \/ !IFNgR ) /\ (!STAT1 \/ !STAT6 ) /\ (!IFNgR \/ !STAT6 ) /\ (IL12 \/ STAT4 \/ !IL12R ) /\ (IL12 \/ !STAT4 \/ !GATA3 ) /\ (IL12 \/ !STAT4 \/ !STAT1 ) /\ (IL12 \/ !STAT4 \/ !STAT6 ) /\ (IL12 \/ IFNg \/ !STAT1 ) /\ (IL12 \/ IFNg \/ !IFNgR ) /\ (IL12 \/ IFNg \/ !IL12R ) /\ (IL12 \/ !IFNg \/ !GATA3 ) /\ (IL12 \/ !IFNg \/ !STAT6 ) /\ (IL12 \/ TBet \/ !STAT1 ) /\ (IL12 \/ !GATA3 \/ !IL12R ) /\ (IL12 \/ !STAT1 \/ IFNgR ) /\ (IL12 \/ !STAT1 \/ !IL12R ) /\ (IL12 \/ !IL12R \/ !STAT6 ) /\ (!IL12 \/ STAT4 \/ !TBet ) /\ (!IL12 \/ STAT4 \/ !STAT1 ) /\ (!IL12 \/ STAT4 \/ !IFNgR ) /\ (!IL12 \/ !TBet \/ IL12R ) /\ (!IL12 \/ !TBet \/ !STAT6 ) /\ (!IL12 \/ GATA3 \/ !STAT6 ) /\ (!IL12 \/ !STAT1 \/ IL12R ) /\ (!IL12 \/ !IFNgR \/ IL12R ) /\ (STAT4 \/ IFNg \/ !STAT1 ) /\ (STAT4 \/ IFNg \/ !IFNgR ) /\ (STAT4 \/ !IFNg \/ !IL12R ) /\ (STAT4 \/ TBet \/ !STAT1 ) /\ (STAT4 \/ TBet \/ !IFNgR ) /\ (STAT4 \/ !TBet \/ !IL12R ) /\ (STAT4 \/ STAT1 \/ !IFNgR ) /\ (STAT4 \/ !STAT1 \/ IFNgR ) /\ (STAT4 \/ !STAT1 \/ !IL12R ) /\ (STAT4 \/ !IFNgR \/ !IL12R ) /\ (!STAT4 \/ !IFNg \/ !GATA3 ) /\ (!STAT4 \/ !IFNg \/ !STAT6 ) /\ (!STAT4 \/ !TBet \/ IL12R ) /\ (!STAT4 \/ !TBet \/ !STAT6 ) /\ (!STAT4 \/ GATA3 \/ !STAT6 ) /\ (!STAT4 \/ !STAT1 \/ IL12R ) /\ (!STAT4 \/ !IFNgR \/ IL12R ) /\ (!STAT4 \/ !IL12R \/ !STAT6 ) /\ (IFNg \/ !TBet \/ !IFNgR ) /\ (IFNg \/ !STAT1 \/ IL12R ) /\ (IFNg \/ !IFNgR \/ IL12R ) /\ (!IFNg \/ !TBet \/ !STAT6 ) /\ (!IFNg \/ GATA3 \/ !STAT6 ) /\ (!IFNg \/ !GATA3 \/ !IL12R ) /\ (!IFNg \/ !GATA3 \/ STAT6 ) /\ (!IFNg \/ !IL12R \/ !STAT6 ) /\ (TBet \/ GATA3 \/ !STAT6 ) /\ (TBet \/ !STAT1 \/ IL12R ) /\ (TBet \/ !IFNgR \/ IL12R ) /\ (!TBet \/ !IL12R \/ !STAT6 ) /\ (GATA3 \/ !IL12R \/ !STAT6 ) /\ (STAT1 \/ !IFNgR \/ IL12R ) /\ (!STAT1 \/ IFNgR \/ IL12R )
IL4R- : IL4R /\ (IL12 \/ !IL12R ) /\ (!IL4 \/ SOCS1 ) /\ (!TBet \/ !GATA3 ) /\ (!GATA3 \/ STAT6 ) /\ (IL12 \/ !IL4 \/ IFNg ) /\ (IL12 \/ !IL4 \/ TBet ) /\ (IL12 \/ !IL4 \/ !GATA3 ) /\ (IL12 \/ !IL4 \/ !IFNgR ) /\ (IL12 \/ !IL4 \/ STAT6 ) /\ (IL12 \/ !STAT4 \/ IFNg ) /\ (IL12 \/ !STAT4 \/ !GATA3 ) /\ (IL12 \/ !STAT4 \/ !IFNgR ) /\ (IL12 \/ !STAT4 \/ STAT6 ) /\ (IL12 \/ !IFNg \/ STAT6 ) /\ (IL12 \/ !TBet \/ STAT6 ) /\ (IL12 \/ !STAT1 \/ STAT6 ) /\ (IL12 \/ !IFNgR \/ STAT6 ) /\ (IL12 \/ !SOCS1 \/ STAT6 ) /\ (!IL4 \/ STAT4 \/ !IL12R ) /\ (!IL4 \/ STAT4 \/ STAT6 ) /\ (!IL4 \/ IFNg \/ STAT1 ) /\ (!IL4 \/ TBet \/ GATA3 ) /\ (!IL4 \/ TBet \/ STAT1 ) /\ (!IL4 \/ TBet \/ IFNgR ) /\ (!IL4 \/ TBet \/ STAT6 ) /\ (!IL4 \/ !GATA3 \/ STAT1 ) /\ (!IL4 \/ !GATA3 \/ IFNgR ) /\ (!IL4 \/ IL12R \/ STAT6 ) /\ (STAT4 \/ !IFNg \/ !IL12R ) /\ (STAT4 \/ !IFNg \/ STAT6 ) /\ (STAT4 \/ !TBet \/ !IL12R ) /\ (STAT4 \/ !TBet \/ STAT6 ) /\ (STAT4 \/ !STAT1 \/ STAT6 ) /\ (STAT4 \/ !IFNgR \/ STAT6 ) /\ (STAT4 \/ !SOCS1 \/ !IL12R ) /\ (STAT4 \/ !SOCS1 \/ STAT6 ) /\ (!STAT4 \/ IL12R \/ STAT6 ) /\ (!IFNg \/ IL12R \/ STAT6 ) /\ (!TBet \/ IL12R \/ STAT6 ) /\ (!STAT1 \/ IL12R \/ STAT6 ) /\ (!IFNgR \/ IL12R \/ STAT6 ) /\ (!SOCS1 \/ IL12R \/ STAT6 )
IL12R+ : IL12 /\ !IL12R /\ !STAT6 /\ (!IL4 \/ !STAT4 ) /\ (!STAT4 \/ !GATA3 ) /\ (!STAT4 \/ !IL4R ) /\ (!IFNg \/ !IL4R ) /\ (!TBet \/ !GATA3 ) /\ (!TBet \/ !IL4R ) /\ (!STAT1 \/ !IL4R ) /\ (!IFNgR \/ !IL4R ) /\ (!SOCS1 \/ !IL4R ) /\ (IL4 \/ !GATA3 \/ !IL4R ) /\ (!IL4 \/ IFNg \/ !TBet ) /\ (!IL4 \/ !IFNg \/ TBet ) /\ (!IL4 \/ !IFNg \/ !GATA3 ) /\ (!IL4 \/ !IFNg \/ !STAT1 ) /\ (!IL4 \/ !IFNg \/ !IFNgR ) /\ (!IL4 \/ !IFNg \/ !SOCS1 ) /\ (!IL4 \/ !TBet \/ !STAT1 ) /\ (!IL4 \/ !TBet \/ !IFNgR ) /\ (!IL4 \/ !TBet \/ !SOCS1 ) /\ (!IL4 \/ GATA3 \/ !STAT1 ) /\ (!IL4 \/ GATA3 \/ !IFNgR ) /\ (!IL4 \/ GATA3 \/ !SOCS1 ) /\ (!IL4 \/ STAT1 \/ !IFNgR ) /\ (!IL4 \/ STAT1 \/ !SOCS1 ) /\ (!IL4 \/ !STAT1 \/ IFNgR ) /\ (!IL4 \/ !STAT1 \/ SOCS1 ) /\ (!IL4 \/ IFNgR \/ !SOCS1 ) /\ (!IL4 \/ !IFNgR \/ SOCS1 ) /\ (!STAT4 \/ IFNg \/ !SOCS1 ) /\ (!STAT4 \/ TBet \/ !SOCS1 ) /\ (IFNg \/ STAT1 \/ !IFNgR ) /\ (!IFNg \/ !GATA3 \/ STAT1 ) /\ (!TBet \/ STAT1 \/ !IFNgR ) /\ (!GATA3 \/ STAT1 \/ !IFNgR ) /\ (STAT1 \/ !IFNgR \/ !SOCS1 )
IL12R- : IL12R /\ (!IL12 \/ STAT6 ) /\ (STAT4 \/ !TBet ) /\ (!TBet \/ !GATA3 ) /\ (IL12 \/ IL4 \/ !IL4R ) /\ (IL12 \/ IL4 \/ !STAT6 ) /\ (IL12 \/ !IL4 \/ STAT4 ) /\ (IL12 \/ !IL4 \/ !GATA3 ) /\ (IL12 \/ STAT4 \/ !IFNg ) /\ (IL12 \/ STAT4 \/ !STAT1 ) /\ (IL12 \/ STAT4 \/ !IFNgR ) /\ (IL12 \/ STAT4 \/ !SOCS1 ) /\ (IL12 \/ STAT4 \/ !IL4R ) /\ (IL12 \/ STAT4 \/ !STAT6 ) /\ (IL12 \/ !STAT4 \/ !GATA3 ) /\ (IL12 \/ !IFNg \/ !GATA3 ) /\ (IL12 \/ !GATA3 \/ !STAT1 ) /\ (IL12 \/ !GATA3 \/ !IFNgR ) /\ (IL12 \/ !GATA3 \/ !SOCS1 ) /\ (IL12 \/ !GATA3 \/ !IL4R ) /\ (IL12 \/ !GATA3 \/ !STAT6 ) /\ (IL12 \/ !SOCS1 \/ !IL4R ) /\ (IL12 \/ !SOCS1 \/ !STAT6 ) /\ (IL12 \/ IL4R \/ !STAT6 ) /\ (!IL12 \/ IFNg \/ !TBet ) /\ (IL4 \/ !IL4R \/ STAT6 ) /\ (!IL4 \/ STAT4 \/ IL4R ) /\ (!IL4 \/ STAT4 \/ STAT6 ) /\ (!IL4 \/ IFNg \/ !TBet ) /\ (!IL4 \/ !TBet \/ IL4R ) /\ (!IL4 \/ !GATA3 \/ STAT6 ) /\ (!IL4 \/ !STAT1 \/ STAT6 ) /\ (STAT4 \/ !IFNg \/ GATA3 ) /\ (STAT4 \/ !IFNg \/ IL4R ) /\ (STAT4 \/ !IFNg \/ STAT6 ) /\ (STAT4 \/ GATA3 \/ !STAT1 ) /\ (STAT4 \/ GATA3 \/ !IFNgR ) /\ (STAT4 \/ GATA3 \/ !SOCS1 ) /\ (STAT4 \/ STAT1 \/ !SOCS1 ) /\ (STAT4 \/ !STAT1 \/ IFNgR ) /\ (STAT4 \/ !STAT1 \/ STAT6 ) /\ (STAT4 \/ IFNgR \/ !SOCS1 ) /\ (STAT4 \/ !IFNgR \/ STAT6 ) /\ (STAT4 \/ !SOCS1 \/ STAT6 ) /\ (STAT4 \/ !IL4R \/ STAT6 ) /\ (!STAT4 \/ !GATA3 \/ STAT6 ) /\ (IFNg \/ !TBet \/ !IL4R ) /\ (IFNg \/ !TBet \/ !STAT6 ) /\ (IFNg \/ !IL4R \/ STAT6 ) /\ (!IFNg \/ !GATA3 \/ STAT6 ) /\ (!GATA3 \/ STAT1 \/ !SOCS1 ) /\ (!GATA3 \/ !STAT1 \/ IFNgR ) /\ (!GATA3 \/ !STAT1 \/ STAT6 ) /\ (!GATA3 \/ IFNgR \/ !SOCS1 ) /\ (!GATA3 \/ !IFNgR \/ STAT6 ) /\ (!GATA3 \/ !SOCS1 \/ STAT6 ) /\ (!GATA3 \/ !IL4R \/ STAT6 ) /\ (!STAT1 \/ !IL4R \/ STAT6 ) /\ (!SOCS1 \/ !IL4R \/ STAT6 )
STAT6+ : IL4R /\ !STAT6 /\ (IL4 \/ !GATA3 ) /\ (!IFNg \/ !GATA3 ) /\ (!TBet \/ !GATA3 ) /\ (!GATA3 \/ !STAT1 ) /\ (!GATA3 \/ !IFNgR ) /\ (!GATA3 \/ !SOCS1 ) /\ (IL12 \/ IL4 \/ !STAT1 ) /\ (IL12 \/ IL4 \/ !SOCS1 ) /\ (IL12 \/ IL4 \/ !IL12R ) /\ (IL12 \/ STAT4 \/ !IL12R ) /\ (IL12 \/ !STAT4 \/ !GATA3 ) /\ (IL12 \/ !STAT4 \/ !SOCS1 ) /\ (IL12 \/ IFNg \/ !IL12R ) /\ (IL12 \/ !IFNg \/ !SOCS1 ) /\ (IL12 \/ TBet \/ !STAT1 ) /\ (IL12 \/ TBet \/ !SOCS1 ) /\ (IL12 \/ TBet \/ !IL12R ) /\ (IL12 \/ !GATA3 \/ !IL12R ) /\ (IL12 \/ STAT1 \/ !IL12R ) /\ (IL12 \/ !STAT1 \/ IFNgR ) /\ (IL12 \/ !STAT1 \/ !SOCS1 ) /\ (IL12 \/ IFNgR \/ !IL12R ) /\ (IL12 \/ !IFNgR \/ !SOCS1 ) /\ (IL12 \/ !SOCS1 \/ !IL12R ) /\ (!IL12 \/ STAT4 \/ !IFNg ) /\ (!IL12 \/ STAT4 \/ !TBet ) /\ (!IL12 \/ STAT4 \/ !STAT1 ) /\ (!IL12 \/ STAT4 \/ !IFNgR ) /\ (!IL12 \/ STAT4 \/ !SOCS1 ) /\ (!IL12 \/ !STAT4 \/ IL12R ) /\ (!IL12 \/ IFNg \/ !SOCS1 ) /\ (!IL12 \/ !IFNg \/ IL12R ) /\ (!IL12 \/ !TBet \/ IL12R ) /\ (!IL12 \/ !STAT1 \/ IL12R ) /\ (!IL12 \/ !IFNgR \/ IL12R ) /\ (!IL12 \/ !SOCS1 \/ IL12R ) /\ (IL4 \/ STAT4 \/ !TBet ) /\ (IL4 \/ STAT4 \/ !STAT1 ) /\ (IL4 \/ STAT4 \/ !SOCS1 ) /\ (IL4 \/ IFNg \/ !TBet ) /\ (IL4 \/ IFNg \/ !STAT1 ) /\ (IL4 \/ IFNg \/ !SOCS1 ) /\ (IL4 \/ !STAT1 \/ IL12R ) /\ (IL4 \/ !SOCS1 \/ IL12R ) /\ (!IL4 \/ STAT4 \/ !IFNg ) /\ (!IL4 \/ !IFNg \/ IL12R ) /\ (STAT4 \/ !IFNg \/ !TBet ) /\ (STAT4 \/ !IFNg \/ !STAT1 ) /\ (STAT4 \/ !IFNg \/ IFNgR ) /\ (STAT4 \/ !IFNg \/ !SOCS1 ) /\ (STAT4 \/ !IFNg \/ !IL12R ) /\ (STAT4 \/ TBet \/ !STAT1 ) /\ (STAT4 \/ TBet \/ !SOCS1 ) /\ (STAT4 \/ !TBet \/ !IL12R ) /\ (STAT4 \/ !STAT1 \/ IFNgR ) /\ (STAT4 \/ !STAT1 \/ !SOCS1 ) /\ (STAT4 \/ !STAT1 \/ !IL12R ) /\ (STAT4 \/ !IFNgR \/ !SOCS1 ) /\ (STAT4 \/ !IFNgR \/ !IL12R ) /\ (STAT4 \/ !SOCS1 \/ !IL12R ) /\ (!STAT4 \/ IFNg \/ !SOCS1 ) /\ (!STAT4 \/ !GATA3 \/ IL12R ) /\ (!STAT4 \/ !STAT1 \/ IL12R ) /\ (!STAT4 \/ !SOCS1 \/ IL12R ) /\ (IFNg \/ TBet \/ !SOCS1 ) /\ (IFNg \/ !STAT1 \/ !SOCS1 ) /\ (IFNg \/ !IFNgR \/ !SOCS1 ) /\ (IFNg \/ !SOCS1 \/ !IL12R ) /\ (!IFNg \/ !STAT1 \/ IL12R ) /\ (!IFNg \/ !SOCS1 \/ IL12R ) /\ (TBet \/ !STAT1 \/ IL12R ) /\ (TBet \/ !SOCS1 \/ IL12R ) /\ (STAT1 \/ !IFNgR \/ !SOCS1 ) /\ (!STAT1 \/ IFNgR \/ IL12R ) /\ (!STAT1 \/ !SOCS1 \/ IL12R ) /\ (!IFNgR \/ !SOCS1 \/ IL12R )
STAT6- : !IL4R /\ STAT6 /\ (!IL4 \/ !STAT4 ) /\ (!IL4 \/ !IFNg ) /\ (!IL4 \/ !IL12R ) /\ (!TBet \/ !GATA3 ) /\ (IL12 \/ !IL4 \/ !TBet ) /\ (IL12 \/ !IL4 \/ !STAT1 ) /\ (IL12 \/ !IL4 \/ !IFNgR ) /\ (IL12 \/ !IL4 \/ !SOCS1 ) /\ (IL12 \/ STAT4 \/ !IL12R ) /\ (IL12 \/ !STAT4 \/ IFNg ) /\ (IL12 \/ !STAT4 \/ !TBet ) /\ (IL12 \/ !STAT4 \/ !STAT1 ) /\ (IL12 \/ !STAT4 \/ !IFNgR ) /\ (IL12 \/ !STAT4 \/ !SOCS1 ) /\ (IL12 \/ IFNg \/ !IFNgR ) /\ (IL12 \/ IFNg \/ !IL12R ) /\ (IL12 \/ !IFNg \/ !TBet ) /\ (IL12 \/ !IFNg \/ !STAT1 ) /\ (IL12 \/ !IFNg \/ !SOCS1 ) /\ (IL12 \/ TBet \/ !STAT1 ) /\ (IL12 \/ !TBet \/ !IFNgR ) /\ (IL12 \/ !TBet \/ SOCS1 ) /\ (IL12 \/ !TBet \/ !IL12R ) /\ (IL12 \/ GATA3 \/ !IL12R ) /\ (IL12 \/ !GATA3 \/ !STAT1 ) /\ (IL12 \/ !GATA3 \/ !IFNgR ) /\ (IL12 \/ !STAT1 \/ !IFNgR ) /\ (IL12 \/ !STAT1 \/ SOCS1 ) /\ (IL12 \/ !STAT1 \/ !IL12R ) /\ (IL12 \/ !IFNgR \/ !SOCS1 ) /\ (IL12 \/ !IFNgR \/ !IL12R ) /\ (IL12 \/ !SOCS1 \/ !IL12R ) /\ (!IL4 \/ !TBet \/ STAT1 ) /\ (!IL4 \/ !TBet \/ IFNgR ) /\ (!IL4 \/ !TBet \/ SOCS1 ) /\ (!IL4 \/ STAT1 \/ !IFNgR ) /\ (!IL4 \/ !STAT1 \/ IFNgR ) /\ (!IL4 \/ !STAT1 \/ SOCS1 ) /\ (!IL4 \/ !IFNgR \/ SOCS1 ) /\ (STAT4 \/ !TBet \/ !IL12R ) /\ (!STAT4 \/ IFNg \/ !TBet ) /\ (!STAT4 \/ IFNg \/ !SOCS1 ) /\ (!STAT4 \/ !TBet \/ SOCS1 ) /\ (IFNg \/ !TBet \/ !IL12R ) /\ (IFNg \/ !SOCS1 \/ !IL12R ) /\ (!TBet \/ STAT1 \/ !IFNgR ) /\ (!TBet \/ STAT1 \/ !IL12R ) /\ (!TBet \/ !STAT1 \/ SOCS1 ) /\ (!TBet \/ IFNgR \/ !IL12R ) /\ (!TBet \/ !IFNgR \/ SOCS1 ) /\ (!TBet \/ SOCS1 \/ !IL12R ) /\ (STAT1 \/ !IFNgR \/ !SOCS1 ) /\ (STAT1 \/ !SOCS1 \/ !IL12R )
