
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= min_tt_025C_1v80 Corner ===================================

Startpoint: wbs_stb_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.860000    6.510000 v input external delay
     1    0.003752    0.150000    0.000000    6.510000 v wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.150061    0.000029    6.510029 v input49/A (sky130_fd_sc_hd__buf_1)
     2    0.011257    0.071997    0.160797    6.670826 v input49/X (sky130_fd_sc_hd__buf_1)
                                                         net49 (net)
                      0.071998    0.000370    6.671196 v _4_/B (sky130_fd_sc_hd__and2_4)
     1    0.089887    0.121314    0.241252    6.912448 v _4_/X (sky130_fd_sc_hd__and2_4)
                                                         ram_controller.EN (net)
                      0.123159    0.011380    6.923829 v SRAM_0/EN (EF_SRAM_1024x32)
                                              6.923829   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.347076    6.582899   library hold time
                                              6.582899   data required time
---------------------------------------------------------------------------------------------
                                              6.582899   data required time
                                             -6.923829   data arrival time
---------------------------------------------------------------------------------------------
                                              0.340930   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003749    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090075    0.000036    5.840036 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002135    0.049653    0.534007    6.374043 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049653    0.000019    6.374062 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009672    0.085054    0.564994    6.939056 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085054    0.000117    6.939173 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.023587    0.030181    0.137582    7.076755 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.030249    0.001453    7.078207 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.107461    0.165160    7.243367 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.110821    0.014361    7.257728 v SRAM_0/BEN[15] (EF_SRAM_1024x32)
                                              7.257728   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.579189    6.815012   library hold time
                                              6.815012   data required time
---------------------------------------------------------------------------------------------
                                              6.815012   data required time
                                             -7.257728   data arrival time
---------------------------------------------------------------------------------------------
                                              0.442716   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003749    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090075    0.000036    5.840036 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002135    0.049653    0.534007    6.374043 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049653    0.000019    6.374062 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009672    0.085054    0.564994    6.939056 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085054    0.000117    6.939173 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.023587    0.030181    0.137582    7.076755 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.030249    0.001453    7.078207 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.107461    0.165160    7.243367 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.111941    0.016368    7.259735 v SRAM_0/BEN[14] (EF_SRAM_1024x32)
                                              7.259735   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.578929    6.814752   library hold time
                                              6.814752   data required time
---------------------------------------------------------------------------------------------
                                              6.814752   data required time
                                             -7.259735   data arrival time
---------------------------------------------------------------------------------------------
                                              0.444983   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003749    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090075    0.000036    5.840036 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002135    0.049653    0.534007    6.374043 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049653    0.000019    6.374062 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009672    0.085054    0.564994    6.939056 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085054    0.000117    6.939173 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.023587    0.030181    0.137582    7.076755 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.030249    0.001453    7.078207 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.107461    0.165160    7.243367 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.113146    0.018275    7.261642 v SRAM_0/BEN[13] (EF_SRAM_1024x32)
                                              7.261642   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.578649    6.814472   library hold time
                                              6.814472   data required time
---------------------------------------------------------------------------------------------
                                              6.814472   data required time
                                             -7.261642   data arrival time
---------------------------------------------------------------------------------------------
                                              0.447170   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003749    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090075    0.000036    5.840036 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002135    0.049653    0.534007    6.374043 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049653    0.000019    6.374062 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009672    0.085054    0.564994    6.939056 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085054    0.000117    6.939173 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.023587    0.030181    0.137582    7.076755 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.030249    0.001453    7.078207 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.107461    0.165160    7.243367 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.113652    0.019018    7.262385 v SRAM_0/BEN[12] (EF_SRAM_1024x32)
                                              7.262385   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.578531    6.814354   library hold time
                                              6.814354   data required time
---------------------------------------------------------------------------------------------
                                              6.814354   data required time
                                             -7.262385   data arrival time
---------------------------------------------------------------------------------------------
                                              0.448031   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003749    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090075    0.000036    5.840036 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002135    0.049653    0.534007    6.374043 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049653    0.000019    6.374062 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009672    0.085054    0.564994    6.939056 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085054    0.000117    6.939173 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.023587    0.030181    0.137582    7.076755 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.030249    0.001453    7.078207 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.107461    0.165160    7.243367 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.114122    0.019683    7.263050 v SRAM_0/BEN[11] (EF_SRAM_1024x32)
                                              7.263050   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.578422    6.814245   library hold time
                                              6.814245   data required time
---------------------------------------------------------------------------------------------
                                              6.814245   data required time
                                             -7.263050   data arrival time
---------------------------------------------------------------------------------------------
                                              0.448805   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003749    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090075    0.000036    5.840036 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002135    0.049653    0.534007    6.374043 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049653    0.000019    6.374062 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009672    0.085054    0.564994    6.939056 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085054    0.000117    6.939173 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.023587    0.030181    0.137582    7.076755 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.030249    0.001453    7.078207 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.107461    0.165160    7.243367 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.114464    0.020154    7.263521 v SRAM_0/BEN[10] (EF_SRAM_1024x32)
                                              7.263521   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.578343    6.814166   library hold time
                                              6.814166   data required time
---------------------------------------------------------------------------------------------
                                              6.814166   data required time
                                             -7.263521   data arrival time
---------------------------------------------------------------------------------------------
                                              0.449355   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003749    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090075    0.000036    5.840036 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002135    0.049653    0.534007    6.374043 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049653    0.000019    6.374062 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009672    0.085054    0.564994    6.939056 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085054    0.000117    6.939173 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.023587    0.030181    0.137582    7.076755 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.030249    0.001453    7.078207 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.107461    0.165160    7.243367 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.114679    0.020445    7.263813 v SRAM_0/BEN[9] (EF_SRAM_1024x32)
                                              7.263813   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.578293    6.814116   library hold time
                                              6.814116   data required time
---------------------------------------------------------------------------------------------
                                              6.814116   data required time
                                             -7.263813   data arrival time
---------------------------------------------------------------------------------------------
                                              0.449697   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003749    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090075    0.000036    5.840036 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002135    0.049653    0.534007    6.374043 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049653    0.000019    6.374062 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009672    0.085054    0.564994    6.939056 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085054    0.000117    6.939173 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.023587    0.030181    0.137582    7.076755 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.030249    0.001453    7.078207 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.107461    0.165160    7.243367 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.114799    0.020605    7.263972 v SRAM_0/BEN[8] (EF_SRAM_1024x32)
                                              7.263972   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.578265    6.814088   library hold time
                                              6.814088   data required time
---------------------------------------------------------------------------------------------
                                              6.814088   data required time
                                             -7.263972   data arrival time
---------------------------------------------------------------------------------------------
                                              0.449884   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004202    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090088    0.000042    5.840042 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002545    0.051477    0.537550    6.377592 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.051477    0.000027    6.377618 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009592    0.084708    0.565318    6.942936 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.084708    0.000095    6.943031 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.021528    0.029355    0.136295    7.079326 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.029364    0.001423    7.080750 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.118375    0.158334    7.239084 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.137108    0.034034    7.273118 v SRAM_0/BEN[7] (EF_SRAM_1024x32)
                                              7.273118   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.573080    6.808903   library hold time
                                              6.808903   data required time
---------------------------------------------------------------------------------------------
                                              6.808903   data required time
                                             -7.273118   data arrival time
---------------------------------------------------------------------------------------------
                                              0.464215   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004202    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090088    0.000042    5.840042 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002545    0.051477    0.537550    6.377592 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.051477    0.000027    6.377618 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009592    0.084708    0.565318    6.942936 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.084708    0.000095    6.943031 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.021528    0.029355    0.136295    7.079326 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.029364    0.001423    7.080750 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.118375    0.158334    7.239084 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.138302    0.035217    7.274301 v SRAM_0/BEN[6] (EF_SRAM_1024x32)
                                              7.274301   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.572803    6.808625   library hold time
                                              6.808625   data required time
---------------------------------------------------------------------------------------------
                                              6.808625   data required time
                                             -7.274301   data arrival time
---------------------------------------------------------------------------------------------
                                              0.465675   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004202    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090088    0.000042    5.840042 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002545    0.051477    0.537550    6.377592 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.051477    0.000027    6.377618 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009592    0.084708    0.565318    6.942936 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.084708    0.000095    6.943031 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.021528    0.029355    0.136295    7.079326 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.029364    0.001423    7.080750 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.118375    0.158334    7.239084 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.139415    0.036301    7.275385 v SRAM_0/BEN[5] (EF_SRAM_1024x32)
                                              7.275385   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.572544    6.808366   library hold time
                                              6.808366   data required time
---------------------------------------------------------------------------------------------
                                              6.808366   data required time
                                             -7.275385   data arrival time
---------------------------------------------------------------------------------------------
                                              0.467018   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004202    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090088    0.000042    5.840042 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002545    0.051477    0.537550    6.377592 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.051477    0.000027    6.377618 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009592    0.084708    0.565318    6.942936 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.084708    0.000095    6.943031 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.021528    0.029355    0.136295    7.079326 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.029364    0.001423    7.080750 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.118375    0.158334    7.239084 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.140262    0.037115    7.276199 v SRAM_0/BEN[4] (EF_SRAM_1024x32)
                                              7.276199   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.572347    6.808170   library hold time
                                              6.808170   data required time
---------------------------------------------------------------------------------------------
                                              6.808170   data required time
                                             -7.276199   data arrival time
---------------------------------------------------------------------------------------------
                                              0.468029   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004202    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090088    0.000042    5.840042 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002545    0.051477    0.537550    6.377592 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.051477    0.000027    6.377618 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009592    0.084708    0.565318    6.942936 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.084708    0.000095    6.943031 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.021528    0.029355    0.136295    7.079326 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.029364    0.001423    7.080750 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.118375    0.158334    7.239084 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.140878    0.037702    7.276786 v SRAM_0/BEN[3] (EF_SRAM_1024x32)
                                              7.276786   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.572204    6.808026   library hold time
                                              6.808026   data required time
---------------------------------------------------------------------------------------------
                                              6.808026   data required time
                                             -7.276786   data arrival time
---------------------------------------------------------------------------------------------
                                              0.468760   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004202    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090088    0.000042    5.840042 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002545    0.051477    0.537550    6.377592 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.051477    0.000027    6.377618 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009592    0.084708    0.565318    6.942936 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.084708    0.000095    6.943031 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.021528    0.029355    0.136295    7.079326 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.029364    0.001423    7.080750 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.118375    0.158334    7.239084 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.141390    0.038186    7.277270 v SRAM_0/BEN[2] (EF_SRAM_1024x32)
                                              7.277270   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.572085    6.807907   library hold time
                                              6.807907   data required time
---------------------------------------------------------------------------------------------
                                              6.807907   data required time
                                             -7.277270   data arrival time
---------------------------------------------------------------------------------------------
                                              0.469363   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004202    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090088    0.000042    5.840042 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002545    0.051477    0.537550    6.377592 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.051477    0.000027    6.377618 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009592    0.084708    0.565318    6.942936 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.084708    0.000095    6.943031 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.021528    0.029355    0.136295    7.079326 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.029364    0.001423    7.080750 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.118375    0.158334    7.239084 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.141766    0.038540    7.277624 v SRAM_0/BEN[1] (EF_SRAM_1024x32)
                                              7.277624   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.571998    6.807820   library hold time
                                              6.807820   data required time
---------------------------------------------------------------------------------------------
                                              6.807820   data required time
                                             -7.277624   data arrival time
---------------------------------------------------------------------------------------------
                                              0.469803   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004202    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090088    0.000042    5.840042 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002545    0.051477    0.537550    6.377592 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.051477    0.000027    6.377618 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009592    0.084708    0.565318    6.942936 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.084708    0.000095    6.943031 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.021528    0.029355    0.136295    7.079326 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.029364    0.001423    7.080750 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.118375    0.158334    7.239084 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.141933    0.038696    7.277780 v SRAM_0/BEN[0] (EF_SRAM_1024x32)
                                              7.277780   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.571959    6.807781   library hold time
                                              6.807781   data required time
---------------------------------------------------------------------------------------------
                                              6.807781   data required time
                                             -7.277780   data arrival time
---------------------------------------------------------------------------------------------
                                              0.469999   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003041    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090046    0.000022    5.840022 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001731    0.047678    0.530512    6.370534 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047678    0.000013    6.370547 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010458    0.088389    0.567721    6.938268 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.088389    0.000164    6.938432 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063042    0.047174    0.155047    7.093479 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.051681    0.010518    7.103998 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.108773    0.168159    7.272157 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.118193    0.023104    7.295260 v SRAM_0/BEN[24] (EF_SRAM_1024x32)
                                              7.295260   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.577476    6.813299   library hold time
                                              6.813299   data required time
---------------------------------------------------------------------------------------------
                                              6.813299   data required time
                                             -7.295260   data arrival time
---------------------------------------------------------------------------------------------
                                              0.481962   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003041    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090046    0.000022    5.840022 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001731    0.047678    0.530512    6.370534 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047678    0.000013    6.370547 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010458    0.088389    0.567721    6.938268 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.088389    0.000164    6.938432 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063042    0.047174    0.155047    7.093479 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.051681    0.010518    7.103998 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.108773    0.168159    7.272157 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.119326    0.024439    7.296596 v SRAM_0/BEN[25] (EF_SRAM_1024x32)
                                              7.296596   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.577213    6.813035   library hold time
                                              6.813035   data required time
---------------------------------------------------------------------------------------------
                                              6.813035   data required time
                                             -7.296596   data arrival time
---------------------------------------------------------------------------------------------
                                              0.483560   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003041    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090046    0.000022    5.840022 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001731    0.047678    0.530512    6.370534 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047678    0.000013    6.370547 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010458    0.088389    0.567721    6.938268 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.088389    0.000164    6.938432 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063042    0.047174    0.155047    7.093479 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.051681    0.010518    7.103998 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.108773    0.168159    7.272157 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.120104    0.025334    7.297491 v SRAM_0/BEN[26] (EF_SRAM_1024x32)
                                              7.297491   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.577032    6.812854   library hold time
                                              6.812854   data required time
---------------------------------------------------------------------------------------------
                                              6.812854   data required time
                                             -7.297491   data arrival time
---------------------------------------------------------------------------------------------
                                              0.484637   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002845    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090039    0.000019    5.840019 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002075    0.049374    0.533477    6.373496 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049374    0.000019    6.373515 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010749    0.089627    0.569631    6.943147 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.089627    0.000164    6.943311 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.062848    0.047074    0.155178    7.098489 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.052076    0.011011    7.109499 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.107573    0.172337    7.281836 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.112971    0.017832    7.299668 v SRAM_0/BEN[16] (EF_SRAM_1024x32)
                                              7.299668   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.578690    6.814513   library hold time
                                              6.814513   data required time
---------------------------------------------------------------------------------------------
                                              6.814513   data required time
                                             -7.299668   data arrival time
---------------------------------------------------------------------------------------------
                                              0.485155   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003041    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090046    0.000022    5.840022 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001731    0.047678    0.530512    6.370534 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047678    0.000013    6.370547 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010458    0.088389    0.567721    6.938268 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.088389    0.000164    6.938432 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063042    0.047174    0.155047    7.093479 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.051681    0.010518    7.103998 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.108773    0.168159    7.272157 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.120735    0.026047    7.298203 v SRAM_0/BEN[27] (EF_SRAM_1024x32)
                                              7.298203   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.576885    6.812708   library hold time
                                              6.812708   data required time
---------------------------------------------------------------------------------------------
                                              6.812708   data required time
                                             -7.298203   data arrival time
---------------------------------------------------------------------------------------------
                                              0.485496   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003041    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090046    0.000022    5.840022 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001731    0.047678    0.530512    6.370534 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047678    0.000013    6.370547 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010458    0.088389    0.567721    6.938268 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.088389    0.000164    6.938432 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063042    0.047174    0.155047    7.093479 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.051681    0.010518    7.103998 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.108773    0.168159    7.272157 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.121351    0.026733    7.298890 v SRAM_0/BEN[28] (EF_SRAM_1024x32)
                                              7.298890   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.576742    6.812565   library hold time
                                              6.812565   data required time
---------------------------------------------------------------------------------------------
                                              6.812565   data required time
                                             -7.298890   data arrival time
---------------------------------------------------------------------------------------------
                                              0.486325   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002845    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090039    0.000019    5.840019 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002075    0.049374    0.533477    6.373496 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049374    0.000019    6.373515 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010749    0.089627    0.569631    6.943147 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.089627    0.000164    6.943311 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.062848    0.047074    0.155178    7.098489 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.052076    0.011011    7.109499 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.107573    0.172337    7.281836 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.113869    0.019137    7.300973 v SRAM_0/BEN[17] (EF_SRAM_1024x32)
                                              7.300973   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.578481    6.814304   library hold time
                                              6.814304   data required time
---------------------------------------------------------------------------------------------
                                              6.814304   data required time
                                             -7.300973   data arrival time
---------------------------------------------------------------------------------------------
                                              0.486669   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003041    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090046    0.000022    5.840022 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001731    0.047678    0.530512    6.370534 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047678    0.000013    6.370547 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010458    0.088389    0.567721    6.938268 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.088389    0.000164    6.938432 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063042    0.047174    0.155047    7.093479 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.051681    0.010518    7.103998 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.108773    0.168159    7.272157 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.121769    0.027193    7.299350 v SRAM_0/BEN[29] (EF_SRAM_1024x32)
                                              7.299350   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.576645    6.812468   library hold time
                                              6.812468   data required time
---------------------------------------------------------------------------------------------
                                              6.812468   data required time
                                             -7.299350   data arrival time
---------------------------------------------------------------------------------------------
                                              0.486882   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003041    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090046    0.000022    5.840022 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001731    0.047678    0.530512    6.370534 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047678    0.000013    6.370547 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010458    0.088389    0.567721    6.938268 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.088389    0.000164    6.938432 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063042    0.047174    0.155047    7.093479 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.051681    0.010518    7.103998 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.108773    0.168159    7.272157 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.122033    0.027482    7.299639 v SRAM_0/BEN[30] (EF_SRAM_1024x32)
                                              7.299639   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.576584    6.812407   library hold time
                                              6.812407   data required time
---------------------------------------------------------------------------------------------
                                              6.812407   data required time
                                             -7.299639   data arrival time
---------------------------------------------------------------------------------------------
                                              0.487232   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003041    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090046    0.000022    5.840022 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001731    0.047678    0.530512    6.370534 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047678    0.000013    6.370547 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010458    0.088389    0.567721    6.938268 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.088389    0.000164    6.938432 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063042    0.047174    0.155047    7.093479 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.051681    0.010518    7.103998 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.108773    0.168159    7.272157 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.122172    0.027633    7.299790 v SRAM_0/BEN[31] (EF_SRAM_1024x32)
                                              7.299790   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.576551    6.812374   library hold time
                                              6.812374   data required time
---------------------------------------------------------------------------------------------
                                              6.812374   data required time
                                             -7.299790   data arrival time
---------------------------------------------------------------------------------------------
                                              0.487416   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002845    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090039    0.000019    5.840019 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002075    0.049374    0.533477    6.373496 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049374    0.000019    6.373515 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010749    0.089627    0.569631    6.943147 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.089627    0.000164    6.943311 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.062848    0.047074    0.155178    7.098489 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.052076    0.011011    7.109499 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.107573    0.172337    7.281836 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.114494    0.019995    7.301831 v SRAM_0/BEN[18] (EF_SRAM_1024x32)
                                              7.301831   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.578336    6.814159   library hold time
                                              6.814159   data required time
---------------------------------------------------------------------------------------------
                                              6.814159   data required time
                                             -7.301831   data arrival time
---------------------------------------------------------------------------------------------
                                              0.487673   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002845    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090039    0.000019    5.840019 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002075    0.049374    0.533477    6.373496 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049374    0.000019    6.373515 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010749    0.089627    0.569631    6.943147 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.089627    0.000164    6.943311 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.062848    0.047074    0.155178    7.098489 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.052076    0.011011    7.109499 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.107573    0.172337    7.281836 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.115118    0.020818    7.302655 v SRAM_0/BEN[19] (EF_SRAM_1024x32)
                                              7.302655   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.578191    6.814013   library hold time
                                              6.814013   data required time
---------------------------------------------------------------------------------------------
                                              6.814013   data required time
                                             -7.302655   data arrival time
---------------------------------------------------------------------------------------------
                                              0.488641   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002845    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090039    0.000019    5.840019 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002075    0.049374    0.533477    6.373496 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049374    0.000019    6.373515 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010749    0.089627    0.569631    6.943147 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.089627    0.000164    6.943311 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.062848    0.047074    0.155178    7.098489 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.052076    0.011011    7.109499 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.107573    0.172337    7.281836 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.115594    0.021433    7.303269 v SRAM_0/BEN[20] (EF_SRAM_1024x32)
                                              7.303269   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.578080    6.813903   library hold time
                                              6.813903   data required time
---------------------------------------------------------------------------------------------
                                              6.813903   data required time
                                             -7.303269   data arrival time
---------------------------------------------------------------------------------------------
                                              0.489366   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002845    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090039    0.000019    5.840019 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002075    0.049374    0.533477    6.373496 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049374    0.000019    6.373515 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010749    0.089627    0.569631    6.943147 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.089627    0.000164    6.943311 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.062848    0.047074    0.155178    7.098489 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.052076    0.011011    7.109499 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.107573    0.172337    7.281836 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.115909    0.021832    7.303668 v SRAM_0/BEN[21] (EF_SRAM_1024x32)
                                              7.303668   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.578007    6.813830   library hold time
                                              6.813830   data required time
---------------------------------------------------------------------------------------------
                                              6.813830   data required time
                                             -7.303668   data arrival time
---------------------------------------------------------------------------------------------
                                              0.489839   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002845    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090039    0.000019    5.840019 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002075    0.049374    0.533477    6.373496 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049374    0.000019    6.373515 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010749    0.089627    0.569631    6.943147 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.089627    0.000164    6.943311 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.062848    0.047074    0.155178    7.098489 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.052076    0.011011    7.109499 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.107573    0.172337    7.281836 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.116147    0.022133    7.303969 v SRAM_0/BEN[22] (EF_SRAM_1024x32)
                                              7.303969   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.577952    6.813775   library hold time
                                              6.813775   data required time
---------------------------------------------------------------------------------------------
                                              6.813775   data required time
                                             -7.303969   data arrival time
---------------------------------------------------------------------------------------------
                                              0.490194   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002845    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090039    0.000019    5.840019 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002075    0.049374    0.533477    6.373496 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049374    0.000019    6.373515 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010749    0.089627    0.569631    6.943147 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.089627    0.000164    6.943311 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.062848    0.047074    0.155178    7.098489 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.052076    0.011011    7.109499 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.107573    0.172337    7.281836 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.116266    0.022282    7.304118 v SRAM_0/BEN[23] (EF_SRAM_1024x32)
                                              7.304118   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.577924    6.813746   library hold time
                                              6.813746   data required time
---------------------------------------------------------------------------------------------
                                              6.813746   data required time
                                             -7.304118   data arrival time
---------------------------------------------------------------------------------------------
                                              0.490371   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282695    4.940772 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.091713    0.006454    4.947227 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.052622    0.071220    0.160000    5.107226 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.071226    0.000651    5.107877 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.014370    0.136086    0.379412    5.487289 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.136086    0.000109    5.487398 ^ _5_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.003277    0.035727    0.183622    5.671020 v _5_/X (sky130_fd_sc_hd__and3b_1)
                                                         _0_ (net)
                      0.035727    0.000041    5.671061 v _6_/D (sky130_fd_sc_hd__dfrtp_1)
                                              5.671061   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.091713    0.007133    5.898512 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.052622    0.071220    0.176842    6.075354 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.071226    0.000720    6.076074 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.100000    6.176074   clock uncertainty
                                 -0.968128    5.207946   clock reconvergence pessimism
                                 -0.036019    5.171926   library hold time
                                              5.171926   data required time
---------------------------------------------------------------------------------------------
                                              5.171926   data required time
                                             -5.671061   data arrival time
---------------------------------------------------------------------------------------------
                                              0.499134   slack (MET)


Startpoint: wbs_we_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.650000    6.300000 v input external delay
     1    0.003373    0.090000    0.000000    6.300000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.090049    0.000024    6.300024 v hold98/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003021    0.054401    0.541629    6.841653 v hold98/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.054401    0.000037    6.841690 v input50/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.017788    0.100141    0.185544    7.027234 v input50/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net50 (net)
                      0.100145    0.000751    7.027986 v _2_/A (sky130_fd_sc_hd__clkinv_4)
     1    0.085693    0.167069    0.159473    7.187459 ^ _2_/Y (sky130_fd_sc_hd__clkinv_4)
                                                         ram_controller.R_WB (net)
                      0.167303    0.004885    7.192344 ^ SRAM_0/R_WB (EF_SRAM_1024x32)
                                              7.192344   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.299023    6.534845   library hold time
                                              6.534845   data required time
---------------------------------------------------------------------------------------------
                                              6.534845   data required time
                                             -7.192344   data arrival time
---------------------------------------------------------------------------------------------
                                              0.657499   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003219    0.070000    0.000000    5.690000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.070050    0.000024    5.690024 v hold99/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001917    0.048566    0.523473    6.213497 v hold99/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.048566    0.000016    6.213512 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001759    0.048664    0.513108    6.726620 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net95 (net)
                      0.048664    0.000006    6.726626 v input19/A (sky130_fd_sc_hd__buf_2)
     1    0.010232    0.040051    0.128717    6.855343 v input19/X (sky130_fd_sc_hd__buf_2)
                                                         net19 (net)
                      0.040054    0.000361    6.855704 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.031838    0.179230    0.650390    7.506094 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net96 (net)
                      0.179246    0.001725    7.507820 v SRAM_0/DI[15] (EF_SRAM_1024x32)
                                              7.507820   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.573017    6.808840   library hold time
                                              6.808840   data required time
---------------------------------------------------------------------------------------------
                                              6.808840   data required time
                                             -7.507820   data arrival time
---------------------------------------------------------------------------------------------
                                              0.698980   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002882    0.070000    0.000000    5.690000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.070040    0.000019    5.690019 v hold101/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001943    0.048696    0.523696    6.213715 v hold101/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.048696    0.000016    6.213731 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002021    0.050223    0.515426    6.729156 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net117 (net)
                      0.050223    0.000009    6.729166 v input17/A (sky130_fd_sc_hd__buf_2)
     1    0.010454    0.040616    0.129846    6.859012 v input17/X (sky130_fd_sc_hd__buf_2)
                                                         net17 (net)
                      0.040620    0.000411    6.859424 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.035092    0.193397    0.661747    7.521171 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net118 (net)
                      0.193425    0.002234    7.523404 v SRAM_0/DI[13] (EF_SRAM_1024x32)
                                              7.523404   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.569272    6.805095   library hold time
                                              6.805095   data required time
---------------------------------------------------------------------------------------------
                                              6.805095   data required time
                                             -7.523404   data arrival time
---------------------------------------------------------------------------------------------
                                              0.718309   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002773    0.070000    0.000000    5.690000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.070036    0.000017    5.690018 v hold102/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002154    0.049687    0.525512    6.215529 v hold102/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.049687    0.000019    6.215548 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002609    0.051833    0.520862    6.736410 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net127 (net)
                      0.051833    0.000025    6.736435 v input16/A (sky130_fd_sc_hd__buf_2)
     1    0.011758    0.043406    0.133582    6.870016 v input16/X (sky130_fd_sc_hd__buf_2)
                                                         net16 (net)
                      0.043412    0.000492    6.870508 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.039604    0.213356    0.677848    7.548357 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net128 (net)
                      0.213418    0.003281    7.551638 v SRAM_0/DI[12] (EF_SRAM_1024x32)
                                              7.551638   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.563991    6.799814   library hold time
                                              6.799814   data required time
---------------------------------------------------------------------------------------------
                                              6.799814   data required time
                                             -7.551638   data arrival time
---------------------------------------------------------------------------------------------
                                              0.751823   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002707    0.070000    0.000000    5.690000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.070033    0.000016    5.690016 v hold100/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003309    0.056343    0.535473    6.225488 v hold100/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.056343    0.000045    6.225533 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003870    0.058455    0.533229    6.758762 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net113 (net)
                      0.058455    0.000052    6.758814 v input18/A (sky130_fd_sc_hd__buf_2)
     1    0.010601    0.040987    0.133657    6.892471 v input18/X (sky130_fd_sc_hd__buf_2)
                                                         net18 (net)
                      0.040992    0.000438    6.892909 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.039499    0.212823    0.676735    7.569644 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net114 (net)
                      0.212878    0.003114    7.572758 v SRAM_0/DI[14] (EF_SRAM_1024x32)
                                              7.572758   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.564134    6.799956   library hold time
                                              6.799956   data required time
---------------------------------------------------------------------------------------------
                                              6.799956   data required time
                                             -7.572758   data arrival time
---------------------------------------------------------------------------------------------
                                              0.772801   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002227    0.070000    0.000000    5.690000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.070022    0.000010    5.690011 v hold103/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002815    0.053065    0.531206    6.221217 v hold103/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053065    0.000031    6.221248 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002778    0.052822    0.523573    6.744821 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net93 (net)
                      0.052822    0.000026    6.744847 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.011593    0.040843    0.141297    6.886144 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.040847    0.000419    6.886563 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041814    0.223046    0.684513    7.571076 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net94 (net)
                      0.223116    0.003546    7.574623 v SRAM_0/DI[11] (EF_SRAM_1024x32)
                                              7.574623   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.561430    6.797252   library hold time
                                              6.797252   data required time
---------------------------------------------------------------------------------------------
                                              6.797252   data required time
                                             -7.574623   data arrival time
---------------------------------------------------------------------------------------------
                                              0.777371   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003498    0.070000    0.000000    5.690000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.070056    0.000027    5.690027 v hold121/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002055    0.049245    0.524662    6.214688 v hold121/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net213 (net)
                      0.049245    0.000018    6.214707 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002765    0.052776    0.522048    6.736754 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net97 (net)
                      0.052776    0.000025    6.736779 v input31/A (sky130_fd_sc_hd__buf_4)
     1    0.031363    0.056486    0.158191    6.894970 v input31/X (sky130_fd_sc_hd__buf_4)
                                                         net31 (net)
                      0.056964    0.003670    6.898640 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042428    0.225930    0.692516    7.591156 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net98 (net)
                      0.226038    0.004348    7.595504 v SRAM_0/DI[26] (EF_SRAM_1024x32)
                                              7.595504   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.560658    6.796481   library hold time
                                              6.796481   data required time
---------------------------------------------------------------------------------------------
                                              6.796481   data required time
                                             -7.595504   data arrival time
---------------------------------------------------------------------------------------------
                                              0.799024   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002660    0.070000    0.000000    5.690000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.070032    0.000016    5.690016 v hold130/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002077    0.049354    0.524847    6.214862 v hold130/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net222 (net)
                      0.049354    0.000012    6.214875 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003083    0.054799    0.524832    6.739707 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net123 (net)
                      0.054799    0.000033    6.739740 v input37/A (sky130_fd_sc_hd__buf_4)
     1    0.033445    0.059071    0.160738    6.900478 v input37/X (sky130_fd_sc_hd__buf_4)
                                                         net37 (net)
                      0.059659    0.004464    6.904941 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041845    0.222623    0.691153    7.596094 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net124 (net)
                      0.222798    0.005429    7.601523 v SRAM_0/DI[31] (EF_SRAM_1024x32)
                                              7.601523   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.561514    6.797336   library hold time
                                              6.797336   data required time
---------------------------------------------------------------------------------------------
                                              6.797336   data required time
                                             -7.601523   data arrival time
---------------------------------------------------------------------------------------------
                                              0.804187   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003194    0.070000    0.000000    5.690000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.070052    0.000024    5.690024 v hold106/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001652    0.048026    0.521188    6.211213 v hold106/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.048026    0.000006    6.211219 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002151    0.050996    0.516296    6.727515 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net119 (net)
                      0.050996    0.000008    6.727523 v input43/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.014240    0.046021    0.145643    6.873166 v input43/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net43 (net)
                      0.046033    0.000685    6.873851 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049815    0.258532    0.713543    7.587394 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net120 (net)
                      0.258671    0.005234    7.592628 v SRAM_0/DI[8] (EF_SRAM_1024x32)
                                              7.592628   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.552038    6.787861   library hold time
                                              6.787861   data required time
---------------------------------------------------------------------------------------------
                                              6.787861   data required time
                                             -7.592628   data arrival time
---------------------------------------------------------------------------------------------
                                              0.804767   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003187    0.070000    0.000000    5.690000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.070050    0.000024    5.690024 v hold124/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002000    0.048977    0.524190    6.214214 v hold124/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net216 (net)
                      0.048977    0.000017    6.214231 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002346    0.052150    0.518337    6.732568 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net101 (net)
                      0.052150    0.000008    6.732576 v input32/A (sky130_fd_sc_hd__buf_4)
     1    0.029170    0.053968    0.155836    6.888412 v input32/X (sky130_fd_sc_hd__buf_4)
                                                         net32 (net)
                      0.054405    0.003388    6.891800 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045387    0.238185    0.700867    7.592667 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net102 (net)
                      0.238373    0.005775    7.598442 v SRAM_0/DI[27] (EF_SRAM_1024x32)
                                              7.598442   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.557400    6.793222   library hold time
                                              6.793222   data required time
---------------------------------------------------------------------------------------------
                                              6.793222   data required time
                                             -7.598442   data arrival time
---------------------------------------------------------------------------------------------
                                              0.805219   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.004020    0.070000    0.000000    5.690000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.070075    0.000036    5.690036 v hold104/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001670    0.048129    0.521350    6.211386 v hold104/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.048129    0.000006    6.211392 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002807    0.053041    0.521995    6.733387 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net103 (net)
                      0.053041    0.000027    6.733414 v input14/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.011938    0.041542    0.141996    6.875410 v input14/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net14 (net)
                      0.041549    0.000519    6.875929 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050019    0.259455    0.712515    7.588445 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net104 (net)
                      0.259594    0.005236    7.593680 v SRAM_0/DI[10] (EF_SRAM_1024x32)
                                              7.593680   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.551794    6.787617   library hold time
                                              6.787617   data required time
---------------------------------------------------------------------------------------------
                                              6.787617   data required time
                                             -7.593680   data arrival time
---------------------------------------------------------------------------------------------
                                              0.806064   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003025    0.070000    0.000000    5.690000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.070040    0.000019    5.690019 v hold113/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002098    0.049459    0.525030    6.215049 v hold113/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.049459    0.000019    6.215068 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002315    0.050276    0.518238    6.733305 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net137 (net)
                      0.050276    0.000019    6.733325 v input23/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.032363    0.076767    0.171423    6.904747 v input23/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net23 (net)
                      0.077085    0.003491    6.908239 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041236    0.220852    0.696800    7.605040 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net138 (net)
                      0.220968    0.004452    7.609492 v SRAM_0/DI[19] (EF_SRAM_1024x32)
                                              7.609492   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.561997    6.797820   library hold time
                                              6.797820   data required time
---------------------------------------------------------------------------------------------
                                              6.797820   data required time
                                             -7.609492   data arrival time
---------------------------------------------------------------------------------------------
                                              0.811672   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002943    0.070000    0.000000    5.690000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.070041    0.000020    5.690020 v hold107/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001766    0.047817    0.522162    6.212182 v hold107/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.047817    0.000014    6.212195 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002393    0.050611    0.518308    6.730503 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net125 (net)
                      0.050611    0.000021    6.730524 v input42/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.016004    0.047994    0.148978    6.879502 v input42/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net42 (net)
                      0.048009    0.000755    6.880258 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049859    0.258873    0.714147    7.594404 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net126 (net)
                      0.259019    0.005327    7.599732 v SRAM_0/DI[7] (EF_SRAM_1024x32)
                                              7.599732   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.551946    6.787769   library hold time
                                              6.787769   data required time
---------------------------------------------------------------------------------------------
                                              6.787769   data required time
                                             -7.599732   data arrival time
---------------------------------------------------------------------------------------------
                                              0.811963   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003335    0.070000    0.000000    5.440000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.070056    0.000027    5.440027 v hold131/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001783    0.047902    0.522316    5.962342 v hold131/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net223 (net)
                      0.047902    0.000014    5.962357 v hold57/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002586    0.051714    0.520004    6.482360 v hold57/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net149 (net)
                      0.051714    0.000021    6.482381 v input11/A (sky130_fd_sc_hd__buf_4)
     1    0.037252    0.063335    0.163439    6.645820 v input11/X (sky130_fd_sc_hd__buf_4)
                                                         net11 (net)
                      0.063955    0.004574    6.650394 v hold58/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041430    0.221471    0.692290    7.342684 v hold58/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net150 (net)
                      0.221536    0.003417    7.346101 v SRAM_0/AD[9] (EF_SRAM_1024x32)
                                              7.346101   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.298000    6.533823   library hold time
                                              6.533823   data required time
---------------------------------------------------------------------------------------------
                                              6.533823   data required time
                                             -7.346101   data arrival time
---------------------------------------------------------------------------------------------
                                              0.812278   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002268    0.070000    0.000000    5.690000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.070024    0.000012    5.690012 v hold126/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002057    0.049256    0.524667    6.214679 v hold126/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net218 (net)
                      0.049256    0.000019    6.214697 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002819    0.053108    0.522519    6.737216 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net107 (net)
                      0.053108    0.000025    6.737241 v input33/A (sky130_fd_sc_hd__buf_4)
     1    0.030789    0.055852    0.157712    6.894953 v input33/X (sky130_fd_sc_hd__buf_4)
                                                         net33 (net)
                      0.056350    0.003717    6.898670 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045592    0.239146    0.702199    7.600869 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net108 (net)
                      0.239339    0.005849    7.606717 v SRAM_0/DI[28] (EF_SRAM_1024x32)
                                              7.606717   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.557145    6.792967   library hold time
                                              6.792967   data required time
---------------------------------------------------------------------------------------------
                                              6.792967   data required time
                                             -7.606717   data arrival time
---------------------------------------------------------------------------------------------
                                              0.813750   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003425    0.070000    0.000000    5.690000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.070055    0.000026    5.690026 v hold129/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002003    0.048992    0.524219    6.214245 v hold129/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net221 (net)
                      0.048992    0.000017    6.214262 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002473    0.052903    0.519441    6.733703 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net121 (net)
                      0.052903    0.000009    6.733712 v input36/A (sky130_fd_sc_hd__buf_4)
     1    0.027623    0.052207    0.154635    6.888347 v input36/X (sky130_fd_sc_hd__buf_4)
                                                         net36 (net)
                      0.052688    0.003448    6.891795 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047437    0.247356    0.706547    7.598342 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net122 (net)
                      0.247588    0.006474    7.604815 v SRAM_0/DI[30] (EF_SRAM_1024x32)
                                              7.604815   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.554966    6.790789   library hold time
                                              6.790789   data required time
---------------------------------------------------------------------------------------------
                                              6.790789   data required time
                                             -7.604815   data arrival time
---------------------------------------------------------------------------------------------
                                              0.814027   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002901    0.070000    0.000000    5.690000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.070041    0.000020    5.690020 v hold110/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001746    0.047721    0.521994    6.212014 v hold110/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.047721    0.000013    6.212028 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002391    0.050600    0.518254    6.730282 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net131 (net)
                      0.050600    0.000021    6.730303 v input40/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.014788    0.047201    0.146425    6.876728 v input40/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net40 (net)
                      0.047217    0.000796    6.877523 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.051165    0.263612    0.717675    7.595199 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net132 (net)
                      0.263847    0.006735    7.601933 v SRAM_0/DI[5] (EF_SRAM_1024x32)
                                              7.601933   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.550671    6.786494   library hold time
                                              6.786494   data required time
---------------------------------------------------------------------------------------------
                                              6.786494   data required time
                                             -7.601933   data arrival time
---------------------------------------------------------------------------------------------
                                              0.815440   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002854    0.070000    0.000000    5.690000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.070039    0.000018    5.690018 v hold111/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002444    0.050871    0.528016    6.218034 v hold111/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.050871    0.000025    6.218060 v hold51/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002121    0.050797    0.517089    6.735148 v hold51/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net143 (net)
                      0.050797    0.000008    6.735157 v input25/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.033602    0.078990    0.173424    6.908581 v input25/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net25 (net)
                      0.079302    0.003533    6.912113 v hold52/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041343    0.221343    0.698094    7.610208 v hold52/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net144 (net)
                      0.221449    0.004267    7.614475 v SRAM_0/DI[20] (EF_SRAM_1024x32)
                                              7.614475   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.561870    6.797693   library hold time
                                              6.797693   data required time
---------------------------------------------------------------------------------------------
                                              6.797693   data required time
                                             -7.614475   data arrival time
---------------------------------------------------------------------------------------------
                                              0.816782   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.002885    0.070000    0.000000    5.440000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.070040    0.000019    5.440019 v hold133/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001857    0.048270    0.522951    5.962970 v hold133/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net225 (net)
                      0.048270    0.000015    5.962985 v hold67/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002613    0.051872    0.520376    6.483361 v hold67/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net159 (net)
                      0.051872    0.000022    6.483382 v input9/A (sky130_fd_sc_hd__buf_4)
     1    0.039299    0.065533    0.165951    6.649334 v input9/X (sky130_fd_sc_hd__buf_4)
                                                         net9 (net)
                      0.066095    0.004428    6.653762 v hold68/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041783    0.223048    0.694391    7.348153 v hold68/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.223117    0.003532    7.351685 v SRAM_0/AD[7] (EF_SRAM_1024x32)
                                              7.351685   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.298004    6.533826   library hold time
                                              6.533826   data required time
---------------------------------------------------------------------------------------------
                                              6.533826   data required time
                                             -7.351685   data arrival time
---------------------------------------------------------------------------------------------
                                              0.817859   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003819    0.070000    0.000000    5.690000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.070069    0.000033    5.690033 v hold112/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002778    0.052840    0.530910    6.220943 v hold112/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.052840    0.000030    6.220973 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002180    0.051133    0.518327    6.739300 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net135 (net)
                      0.051133    0.000008    6.739308 v input21/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.031181    0.074582    0.170298    6.909606 v input21/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net21 (net)
                      0.074847    0.003106    6.912712 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042681    0.227171    0.700889    7.613601 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net136 (net)
                      0.227277    0.004327    7.617928 v SRAM_0/DI[17] (EF_SRAM_1024x32)
                                              7.617928   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.560331    6.796153   library hold time
                                              6.796153   data required time
---------------------------------------------------------------------------------------------
                                              6.796153   data required time
                                             -7.617928   data arrival time
---------------------------------------------------------------------------------------------
                                              0.821775   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002692    0.070000    0.000000    5.690000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.070034    0.000016    5.690017 v hold114/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001646    0.047992    0.521132    6.211149 v hold114/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.047992    0.000006    6.211154 v hold55/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002584    0.051704    0.520023    6.731178 v hold55/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net147 (net)
                      0.051704    0.000025    6.731203 v input27/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.032616    0.076721    0.172834    6.904037 v input27/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net27 (net)
                      0.076939    0.002824    6.906861 v hold56/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044373    0.233694    0.707354    7.614214 v hold56/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net148 (net)
                      0.233831    0.004924    7.619138 v SRAM_0/DI[22] (EF_SRAM_1024x32)
                                              7.619138   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.558599    6.794422   library hold time
                                              6.794422   data required time
---------------------------------------------------------------------------------------------
                                              6.794422   data required time
                                             -7.619138   data arrival time
---------------------------------------------------------------------------------------------
                                              0.824716   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003405    0.070000    0.000000    5.690000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.070057    0.000027    5.690027 v hold105/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002084    0.049389    0.524914    6.214942 v hold105/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.049389    0.000019    6.214960 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002333    0.050345    0.518367    6.733327 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net111 (net)
                      0.050345    0.000020    6.733346 v input44/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.014398    0.046406    0.145577    6.878924 v input44/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net44 (net)
                      0.046422    0.000778    6.879702 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.053248    0.273767    0.725412    7.605114 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net112 (net)
                      0.273926    0.005735    7.610849 v SRAM_0/DI[9] (EF_SRAM_1024x32)
                                              7.610849   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.548009    6.783832   library hold time
                                              6.783832   data required time
---------------------------------------------------------------------------------------------
                                              6.783832   data required time
                                             -7.610849   data arrival time
---------------------------------------------------------------------------------------------
                                              0.827018   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002355    0.070000    0.000000    5.690000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.070025    0.000012    5.690012 v hold119/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002313    0.050261    0.526883    6.216895 v hold119/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net211 (net)
                      0.050261    0.000022    6.216917 v hold61/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002392    0.050581    0.519198    6.736115 v hold61/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net153 (net)
                      0.050581    0.000020    6.736134 v input29/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.030764    0.073900    0.169275    6.905409 v input29/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net29 (net)
                      0.074200    0.003302    6.908711 v hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044746    0.235366    0.707304    7.616015 v hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net154 (net)
                      0.235522    0.005249    7.621265 v SRAM_0/DI[24] (EF_SRAM_1024x32)
                                              7.621265   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.558153    6.793975   library hold time
                                              6.793975   data required time
---------------------------------------------------------------------------------------------
                                              6.793975   data required time
                                             -7.621265   data arrival time
---------------------------------------------------------------------------------------------
                                              0.827289   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002711    0.070000    0.000000    5.690000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.070036    0.000017    5.690018 v hold108/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001957    0.048764    0.523813    6.213830 v hold108/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.048764    0.000016    6.213847 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003010    0.054322    0.523981    6.737828 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net129 (net)
                      0.054322    0.000034    6.737862 v input41/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.014117    0.045827    0.146730    6.884591 v input41/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net41 (net)
                      0.045843    0.000764    6.885355 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052289    0.269675    0.721562    7.606917 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net130 (net)
                      0.269848    0.005905    7.612823 v SRAM_0/DI[6] (EF_SRAM_1024x32)
                                              7.612823   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.549086    6.784909   library hold time
                                              6.784909   data required time
---------------------------------------------------------------------------------------------
                                              6.784909   data required time
                                             -7.612823   data arrival time
---------------------------------------------------------------------------------------------
                                              0.827914   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003025    0.070000    0.000000    5.690000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.070043    0.000020    5.690021 v hold109/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002711    0.052433    0.530324    6.220345 v hold109/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.052433    0.000030    6.220374 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002169    0.051071    0.518082    6.738456 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net133 (net)
                      0.051071    0.000008    6.738464 v input22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.034626    0.080800    0.175133    6.913597 v input22/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net22 (net)
                      0.080996    0.003300    6.916897 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043510    0.230804    0.706427    7.623323 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net134 (net)
                      0.230921    0.004562    7.627885 v SRAM_0/DI[18] (EF_SRAM_1024x32)
                                              7.627885   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.559368    6.795191   library hold time
                                              6.795191   data required time
---------------------------------------------------------------------------------------------
                                              6.795191   data required time
                                             -7.627885   data arrival time
---------------------------------------------------------------------------------------------
                                              0.832694   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003309    0.070000    0.000000    5.440000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.070049    0.000024    5.440024 v hold136/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001753    0.047753    0.522053    5.962077 v hold136/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net228 (net)
                      0.047753    0.000014    5.962090 v hold75/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003166    0.055373    0.524956    6.487047 v hold75/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.055373    0.000035    6.487081 v input6/A (sky130_fd_sc_hd__buf_4)
     1    0.043304    0.070684    0.170757    6.657838 v input6/X (sky130_fd_sc_hd__buf_4)
                                                         net6 (net)
                      0.071280    0.004806    6.662644 v hold76/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043087    0.228775    0.701131    7.363775 v hold76/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.228857    0.003844    7.367619 v SRAM_0/AD[4] (EF_SRAM_1024x32)
                                              7.367619   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.298018    6.533840   library hold time
                                              6.533840   data required time
---------------------------------------------------------------------------------------------
                                              6.533840   data required time
                                             -7.367619   data arrival time
---------------------------------------------------------------------------------------------
                                              0.833779   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.002747    0.070000    0.000000    5.440000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.070032    0.000015    5.440015 v hold132/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002577    0.051637    0.529162    5.969177 v hold132/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net224 (net)
                      0.051637    0.000030    5.969207 v hold63/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002852    0.053292    0.523682    6.492889 v hold63/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net155 (net)
                      0.053292    0.000026    6.492915 v input10/A (sky130_fd_sc_hd__buf_4)
     1    0.042055    0.069344    0.168394    6.661309 v input10/X (sky130_fd_sc_hd__buf_4)
                                                         net10 (net)
                      0.070095    0.005353    6.666662 v hold64/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042212    0.224913    0.697643    7.364305 v hold64/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net156 (net)
                      0.224980    0.003470    7.367775 v SRAM_0/AD[8] (EF_SRAM_1024x32)
                                              7.367775   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.298009    6.533831   library hold time
                                              6.533831   data required time
---------------------------------------------------------------------------------------------
                                              6.533831   data required time
                                             -7.367775   data arrival time
---------------------------------------------------------------------------------------------
                                              0.833944   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003306    0.070000    0.000000    5.440000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.070055    0.000026    5.440026 v hold134/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001791    0.047941    0.522383    5.962409 v hold134/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net226 (net)
                      0.047941    0.000014    5.962424 v hold71/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002989    0.054198    0.523501    6.485924 v hold71/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.054198    0.000031    6.485955 v input8/A (sky130_fd_sc_hd__buf_4)
     1    0.044543    0.072100    0.171547    6.657502 v input8/X (sky130_fd_sc_hd__buf_4)
                                                         net8 (net)
                      0.072823    0.005360    6.662861 v hold72/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043726    0.231503    0.704181    7.367043 v hold72/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.231574    0.003633    7.370676 v SRAM_0/AD[6] (EF_SRAM_1024x32)
                                              7.370676   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.298024    6.533847   library hold time
                                              6.533847   data required time
---------------------------------------------------------------------------------------------
                                              6.533847   data required time
                                             -7.370676   data arrival time
---------------------------------------------------------------------------------------------
                                              0.836828   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003145    0.070000    0.000000    5.690000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.070047    0.000023    5.690023 v hold128/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002720    0.052486    0.530400    6.220423 v hold128/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net220 (net)
                      0.052486    0.000032    6.220454 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003727    0.057964    0.530715    6.751170 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net115 (net)
                      0.057964    0.000041    6.751211 v input34/A (sky130_fd_sc_hd__buf_4)
     1    0.027080    0.051510    0.156464    6.907675 v input34/X (sky130_fd_sc_hd__buf_4)
                                                         net34 (net)
                      0.051935    0.003161    6.910836 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048322    0.251184    0.709500    7.620336 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net116 (net)
                      0.251406    0.006403    7.626739 v SRAM_0/DI[29] (EF_SRAM_1024x32)
                                              7.626739   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.553957    6.789780   library hold time
                                              6.789780   data required time
---------------------------------------------------------------------------------------------
                                              6.789780   data required time
                                             -7.626739   data arrival time
---------------------------------------------------------------------------------------------
                                              0.836959   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003005    0.070000    0.000000    5.690000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.070043    0.000020    5.690021 v hold117/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001755    0.047766    0.522073    6.212094 v hold117/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.047766    0.000014    6.212108 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002404    0.050675    0.518386    6.730494 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net139 (net)
                      0.050675    0.000020    6.730514 v input39/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.016980    0.049597    0.150459    6.880973 v input39/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net39 (net)
                      0.049622    0.000967    6.881940 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.056282    0.286089    0.736379    7.618319 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net140 (net)
                      0.286343    0.007274    7.625593 v SRAM_0/DI[4] (EF_SRAM_1024x32)
                                              7.625593   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.544729    6.780551   library hold time
                                              6.780551   data required time
---------------------------------------------------------------------------------------------
                                              6.780551   data required time
                                             -7.625593   data arrival time
---------------------------------------------------------------------------------------------
                                              0.845041   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002469    0.070000    0.000000    5.690000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.070028    0.000013    5.690013 v hold115/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003475    0.057170    0.536684    6.226697 v hold115/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.057170    0.000043    6.226741 v hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003281    0.056129    0.529679    6.756420 v hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net141 (net)
                      0.056129    0.000040    6.756460 v input20/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.035048    0.081579    0.177763    6.934223 v input20/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net20 (net)
                      0.081888    0.003606    6.937828 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042036    0.224251    0.701915    7.639743 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net142 (net)
                      0.224335    0.003856    7.643600 v SRAM_0/DI[16] (EF_SRAM_1024x32)
                                              7.643600   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.561108    6.796930   library hold time
                                              6.796930   data required time
---------------------------------------------------------------------------------------------
                                              6.796930   data required time
                                             -7.643600   data arrival time
---------------------------------------------------------------------------------------------
                                              0.846669   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003093    0.070000    0.000000    5.440000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.070049    0.000023    5.440023 v hold138/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002673    0.052205    0.529999    5.970022 v hold138/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net230 (net)
                      0.052205    0.000029    5.970051 v hold79/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002883    0.053481    0.524160    6.494211 v hold79/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.053481    0.000028    6.494239 v input4/A (sky130_fd_sc_hd__buf_4)
     1    0.054849    0.079654    0.181064    6.675303 v input4/X (sky130_fd_sc_hd__buf_4)
                                                         net4 (net)
                      0.080565    0.006396    6.681699 v hold80/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.040498    0.217412    0.696232    7.377932 v hold80/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.217481    0.003462    7.381393 v SRAM_0/AD[2] (EF_SRAM_1024x32)
                                              7.381393   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.297990    6.533813   library hold time
                                              6.533813   data required time
---------------------------------------------------------------------------------------------
                                              6.533813   data required time
                                             -7.381393   data arrival time
---------------------------------------------------------------------------------------------
                                              0.847580   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.004036    0.070000    0.000000    5.690000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.070067    0.000032    5.690032 v hold123/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002853    0.053302    0.531555    6.221587 v hold123/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net215 (net)
                      0.053302    0.000032    6.221619 v hold69/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005381    0.065500    0.541277    6.762895 v hold69/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.065500    0.000091    6.762987 v input30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.028624    0.070095    0.172488    6.935475 v input30/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net30 (net)
                      0.070398    0.003218    6.938693 v hold70/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043248    0.228754    0.700707    7.639400 v hold70/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.228900    0.005029    7.644429 v SRAM_0/DI[25] (EF_SRAM_1024x32)
                                              7.644429   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.559902    6.795724   library hold time
                                              6.795724   data required time
---------------------------------------------------------------------------------------------
                                              6.795724   data required time
                                             -7.644429   data arrival time
---------------------------------------------------------------------------------------------
                                              0.848705   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002766    0.070000    0.000000    5.690000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.070036    0.000017    5.690017 v hold116/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003178    0.055431    0.534349    6.224367 v hold116/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.055431    0.000036    6.224403 v hold53/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003520    0.057287    0.530663    6.755065 v hold53/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net145 (net)
                      0.057287    0.000042    6.755108 v input26/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.034089    0.079888    0.176759    6.931867 v input26/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net26 (net)
                      0.080219    0.003677    6.935544 v hold54/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043295    0.228937    0.705240    7.640783 v hold54/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net146 (net)
                      0.229060    0.004635    7.645419 v SRAM_0/DI[21] (EF_SRAM_1024x32)
                                              7.645419   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.559860    6.795682   library hold time
                                              6.795682   data required time
---------------------------------------------------------------------------------------------
                                              6.795682   data required time
                                             -7.645419   data arrival time
---------------------------------------------------------------------------------------------
                                              0.849736   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.004094    0.070000    0.000000    5.440000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.070067    0.000032    5.440032 v hold135/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003208    0.055633    0.534615    5.974648 v hold135/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net227 (net)
                      0.055633    0.000044    5.974691 v hold73/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002796    0.052935    0.524833    6.499524 v hold73/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.052935    0.000024    6.499548 v input7/A (sky130_fd_sc_hd__buf_4)
     1    0.048954    0.077442    0.175190    6.674739 v input7/X (sky130_fd_sc_hd__buf_4)
                                                         net7 (net)
                      0.078264    0.005964    6.680703 v hold74/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043077    0.228730    0.704134    7.384837 v hold74/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.228800    0.003591    7.388428 v SRAM_0/AD[5] (EF_SRAM_1024x32)
                                              7.388428   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.298018    6.533840   library hold time
                                              6.533840   data required time
---------------------------------------------------------------------------------------------
                                              6.533840   data required time
                                             -7.388428   data arrival time
---------------------------------------------------------------------------------------------
                                              0.854588   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002767    0.070000    0.000000    5.690000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.070036    0.000017    5.690017 v hold118/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002900    0.053601    0.531951    6.221968 v hold118/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net210 (net)
                      0.053601    0.000032    6.222000 v hold59/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003510    0.057253    0.529813    6.751813 v hold59/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net151 (net)
                      0.057253    0.000041    6.751854 v input28/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.033324    0.078486    0.175700    6.927554 v input28/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net28 (net)
                      0.078820    0.003623    6.931178 v hold60/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045414    0.238272    0.711669    7.642847 v hold60/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net152 (net)
                      0.238421    0.005162    7.648009 v SRAM_0/DI[23] (EF_SRAM_1024x32)
                                              7.648009   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.557387    6.793210   library hold time
                                              6.793210   data required time
---------------------------------------------------------------------------------------------
                                              6.793210   data required time
                                             -7.648009   data arrival time
---------------------------------------------------------------------------------------------
                                              0.854799   slack (MET)


Startpoint: wbs_adr_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003786    0.070000    0.000000    5.440000 v wbs_adr_i[1] (in)
                                                         wbs_adr_i[1] (net)
                      0.070076    0.000036    5.440036 v hold139/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002321    0.050289    0.526966    5.967002 v hold139/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net231 (net)
                      0.050289    0.000023    5.967025 v hold81/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003166    0.055350    0.525892    6.492917 v hold81/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.055350    0.000035    6.492952 v input3/A (sky130_fd_sc_hd__buf_4)
     1    0.059603    0.084066    0.188607    6.681559 v input3/X (sky130_fd_sc_hd__buf_4)
                                                         net3 (net)
                      0.084134    0.002129    6.683688 v hold82/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043613    0.231111    0.708475    7.392163 v hold82/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.231187    0.003722    7.395885 v SRAM_0/AD[1] (EF_SRAM_1024x32)
                                              7.395885   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.298023    6.533846   library hold time
                                              6.533846   data required time
---------------------------------------------------------------------------------------------
                                              6.533846   data required time
                                             -7.395885   data arrival time
---------------------------------------------------------------------------------------------
                                              0.862038   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003304    0.070000    0.000000    5.690000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.070046    0.000022    5.690022 v hold122/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002959    0.053973    0.532459    6.222481 v hold122/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net214 (net)
                      0.053973    0.000035    6.222517 v hold65/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002577    0.051619    0.522226    6.744743 v hold65/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net157 (net)
                      0.051619    0.000023    6.744765 v input38/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.017164    0.049896    0.151135    6.895900 v input38/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net38 (net)
                      0.049920    0.000952    6.896852 v hold66/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.059382    0.293723    0.746865    7.643717 v hold66/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net158 (net)
                      0.294051    0.008394    7.652111 v SRAM_0/DI[3] (EF_SRAM_1024x32)
                                              7.652111   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.542693    6.778516   library hold time
                                              6.778516   data required time
---------------------------------------------------------------------------------------------
                                              6.778516   data required time
                                             -7.652111   data arrival time
---------------------------------------------------------------------------------------------
                                              0.873595   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.002622    0.070000    0.000000    5.440000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.070034    0.000016    5.440016 v hold137/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001744    0.047708    0.521969    5.961985 v hold137/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net229 (net)
                      0.047708    0.000014    5.961998 v hold77/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003181    0.055473    0.525064    6.487063 v hold77/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.055473    0.000035    6.487098 v input5/A (sky130_fd_sc_hd__buf_4)
     1    0.016508    0.040124    0.145272    6.632370 v input5/X (sky130_fd_sc_hd__buf_4)
                                                         net5 (net)
                      0.040149    0.000832    6.633202 v hold78/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.069000    0.337507    0.772089    7.405291 v hold78/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.338055    0.011481    7.416772 v SRAM_0/AD[3] (EF_SRAM_1024x32)
                                              7.416772   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.298475    6.534298   library hold time
                                              6.534298   data required time
---------------------------------------------------------------------------------------------
                                              6.534298   data required time
                                             -7.416772   data arrival time
---------------------------------------------------------------------------------------------
                                              0.882475   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003595    0.070000    0.000000    5.690000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.070068    0.000032    5.690032 v hold120/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002303    0.050224    0.526815    6.216848 v hold120/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net212 (net)
                      0.050224    0.000021    6.216869 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002572    0.051614    0.520743    6.737612 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net99 (net)
                      0.051614    0.000021    6.737633 v input35/A (sky130_fd_sc_hd__buf_4)
     1    0.017522    0.041241    0.144957    6.882591 v input35/X (sky130_fd_sc_hd__buf_4)
                                                         net35 (net)
                      0.041274    0.000919    6.883510 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.069255    0.336575    0.773802    7.657312 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net100 (net)
                      0.337134    0.011576    7.668888 v SRAM_0/DI[2] (EF_SRAM_1024x32)
                                              7.668888   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.535310    6.771133   library hold time
                                              6.771133   data required time
---------------------------------------------------------------------------------------------
                                              6.771133   data required time
                                             -7.668888   data arrival time
---------------------------------------------------------------------------------------------
                                              0.897755   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003130    0.070000    0.000000    5.690000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.070049    0.000023    5.690023 v hold127/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002255    0.050043    0.526385    6.216408 v hold127/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net219 (net)
                      0.050043    0.000021    6.216429 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002344    0.052128    0.518711    6.735140 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net109 (net)
                      0.052128    0.000008    6.735148 v input13/A (sky130_fd_sc_hd__buf_4)
     1    0.018057    0.041743    0.145614    6.880762 v input13/X (sky130_fd_sc_hd__buf_4)
                                                         net13 (net)
                      0.041814    0.001144    6.881906 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.072466    0.353086    0.783281    7.665186 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net110 (net)
                      0.353744    0.012802    7.677988 v SRAM_0/DI[0] (EF_SRAM_1024x32)
                                              7.677988   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.532711    6.768534   library hold time
                                              6.768534   data required time
---------------------------------------------------------------------------------------------
                                              6.768534   data required time
                                             -7.677988   data arrival time
---------------------------------------------------------------------------------------------
                                              0.909455   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002972    0.070000    0.000000    5.690000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.070043    0.000020    5.690021 v hold125/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002149    0.050968    0.525479    6.215499 v hold125/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net217 (net)
                      0.050968    0.000011    6.215510 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004553    0.061742    0.535276    6.750786 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net105 (net)
                      0.061742    0.000076    6.750862 v input24/A (sky130_fd_sc_hd__buf_4)
     1    0.014174    0.037924    0.144325    6.895187 v input24/X (sky130_fd_sc_hd__buf_4)
                                                         net24 (net)
                      0.037939    0.000686    6.895874 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.072284    0.352159    0.781538    7.677411 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net106 (net)
                      0.352788    0.012546    7.689957 v SRAM_0/DI[1] (EF_SRAM_1024x32)
                                              7.689957   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.532860    6.768683   library hold time
                                              6.768683   data required time
---------------------------------------------------------------------------------------------
                                              6.768683   data required time
                                             -7.689957   data arrival time
---------------------------------------------------------------------------------------------
                                              0.921273   slack (MET)


Startpoint: wbs_adr_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003876    0.070000    0.000000    5.440000 v wbs_adr_i[0] (in)
                                                         wbs_adr_i[0] (net)
                      0.070077    0.000036    5.440037 v hold140/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005097    0.064265    0.546722    5.986758 v hold140/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net232 (net)
                      0.064265    0.000094    5.986853 v hold83/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003865    0.058462    0.536611    6.523464 v hold83/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.058462    0.000054    6.523518 v input2/A (sky130_fd_sc_hd__buf_4)
     1    0.016391    0.040040    0.146206    6.669724 v input2/X (sky130_fd_sc_hd__buf_4)
                                                         net2 (net)
                      0.040078    0.001053    6.670777 v hold84/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.076688    0.372309    0.794865    7.465641 v hold84/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.373070    0.014068    7.479710 v SRAM_0/AD[0] (EF_SRAM_1024x32)
                                              7.479710   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.235823   clock uncertainty
                                  0.000000    6.235823   clock reconvergence pessimism
                                  0.298738    6.534560   library hold time
                                              6.534560   data required time
---------------------------------------------------------------------------------------------
                                              6.534560   data required time
                                             -7.479710   data arrival time
---------------------------------------------------------------------------------------------
                                              0.945149   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282695    4.940772 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.091713    0.006454    4.947227 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.052622    0.071220    0.160000    5.107226 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.071226    0.000651    5.107877 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.013405    0.085161    0.394413    5.502290 v _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.085161    0.000234    5.502525 v output51/A (sky130_fd_sc_hd__buf_12)
     1    0.190792    0.102233    0.202237    5.704762 v output51/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_ack_o (net)
                      0.102257    0.001399    5.706161 v wbs_ack_o (out)
                                              5.706161   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.370000    4.300000   output external delay
                                              4.300000   data required time
---------------------------------------------------------------------------------------------
                                              4.300000   data required time
                                             -5.706161   data arrival time
---------------------------------------------------------------------------------------------
                                              1.406161   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282695    4.940772 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000531    4.941303 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209790    5.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010842    5.161935 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.025649    0.036406    1.839863    7.001798 v SRAM_0/DO[15] (EF_SRAM_1024x32)
                                                         net58 (net)
                      0.036406    0.001960    7.003757 v output58/A (sky130_fd_sc_hd__buf_12)
     1    0.190969    0.102413    0.181408    7.185165 v output58/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[15] (net)
                      0.102449    0.001710    7.186876 v wbs_dat_o[15] (out)
                                              7.186876   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.186876   data arrival time
---------------------------------------------------------------------------------------------
                                              2.646876   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282695    4.940772 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000531    4.941303 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209790    5.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010842    5.161935 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.027211    0.036315    1.840478    7.002413 v SRAM_0/DO[14] (EF_SRAM_1024x32)
                                                         net57 (net)
                      0.036315    0.002333    7.004745 v output57/A (sky130_fd_sc_hd__buf_12)
     1    0.190846    0.102326    0.181391    7.186136 v output57/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[14] (net)
                      0.102359    0.001626    7.187762 v wbs_dat_o[14] (out)
                                              7.187762   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.187762   data arrival time
---------------------------------------------------------------------------------------------
                                              2.647762   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282695    4.940772 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000531    4.941303 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209790    5.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010842    5.161935 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.035979    0.037607    1.843740    7.005675 v SRAM_0/DO[13] (EF_SRAM_1024x32)
                                                         net56 (net)
                      0.037607    0.003596    7.009271 v output56/A (sky130_fd_sc_hd__buf_12)
     1    0.191232    0.102574    0.181909    7.191180 v output56/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[13] (net)
                      0.102617    0.001837    7.193017 v wbs_dat_o[13] (out)
                                              7.193017   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.193017   data arrival time
---------------------------------------------------------------------------------------------
                                              2.653018   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282695    4.940772 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000531    4.941303 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209790    5.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010842    5.161935 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.042795    0.039390    1.846128    7.008063 v SRAM_0/DO[12] (EF_SRAM_1024x32)
                                                         net55 (net)
                      0.039390    0.004736    7.012799 v output55/A (sky130_fd_sc_hd__buf_12)
     1    0.190447    0.101990    0.182864    7.195663 v output55/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[12] (net)
                      0.102007    0.001210    7.196874 v wbs_dat_o[12] (out)
                                              7.196874   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.196874   data arrival time
---------------------------------------------------------------------------------------------
                                              2.656873   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282695    4.940772 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000531    4.941303 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209790    5.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010842    5.161935 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.044917    0.039939    1.846873    7.008809 v SRAM_0/DO[11] (EF_SRAM_1024x32)
                                                         net54 (net)
                      0.039939    0.005218    7.014027 v output54/A (sky130_fd_sc_hd__buf_12)
     1    0.191089    0.102481    0.182904    7.196931 v output54/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[11] (net)
                      0.102520    0.001752    7.198683 v wbs_dat_o[11] (out)
                                              7.198683   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.198683   data arrival time
---------------------------------------------------------------------------------------------
                                              2.658683   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282695    4.940772 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000531    4.941303 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209790    5.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010842    5.161935 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.046411    0.040091    1.847055    7.008990 v SRAM_0/DO[9] (EF_SRAM_1024x32)
                                                         net83 (net)
                      0.040302    0.006079    7.015069 v output83/A (sky130_fd_sc_hd__buf_12)
     1    0.191563    0.102356    0.182848    7.197916 v output83/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[9] (net)
                      0.102429    0.002347    7.200263 v wbs_dat_o[9] (out)
                                              7.200263   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.200263   data arrival time
---------------------------------------------------------------------------------------------
                                              2.660263   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282695    4.940772 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000531    4.941303 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209790    5.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010842    5.161935 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.049060    0.040941    1.848067    7.010002 v SRAM_0/DO[10] (EF_SRAM_1024x32)
                                                         net53 (net)
                      0.041222    0.006495    7.016497 v output53/A (sky130_fd_sc_hd__buf_12)
     1    0.190955    0.102377    0.183493    7.199990 v output53/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[10] (net)
                      0.102410    0.001628    7.201617 v wbs_dat_o[10] (out)
                                              7.201617   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.201617   data arrival time
---------------------------------------------------------------------------------------------
                                              2.661617   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282695    4.940772 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000531    4.941303 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209790    5.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010842    5.161935 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.049798    0.039653    1.847329    7.009264 v SRAM_0/DO[20] (EF_SRAM_1024x32)
                                                         net64 (net)
                      0.041392    0.007868    7.017132 v output64/A (sky130_fd_sc_hd__buf_12)
     1    0.190842    0.102326    0.183526    7.200658 v output64/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[20] (net)
                      0.102359    0.001626    7.202284 v wbs_dat_o[20] (out)
                                              7.202284   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.202284   data arrival time
---------------------------------------------------------------------------------------------
                                              2.662284   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282695    4.940772 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000531    4.941303 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209790    5.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010842    5.161935 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.050737    0.041631    1.848320    7.010255 v SRAM_0/DO[8] (EF_SRAM_1024x32)
                                                         net82 (net)
                      0.042169    0.007158    7.017413 v output82/A (sky130_fd_sc_hd__buf_12)
     1    0.190631    0.102604    0.184643    7.202056 v output82/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[8] (net)
                      0.102625    0.001336    7.203392 v wbs_dat_o[8] (out)
                                              7.203392   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.203392   data arrival time
---------------------------------------------------------------------------------------------
                                              2.663392   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282695    4.940772 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000531    4.941303 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209790    5.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010842    5.161935 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.052991    0.040584    1.848416    7.010351 v SRAM_0/DO[25] (EF_SRAM_1024x32)
                                                         net69 (net)
                      0.042631    0.007404    7.017756 v output69/A (sky130_fd_sc_hd__buf_12)
     1    0.190939    0.102435    0.183938    7.201694 v output69/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[25] (net)
                      0.102477    0.001812    7.203506 v wbs_dat_o[25] (out)
                                              7.203506   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.203506   data arrival time
---------------------------------------------------------------------------------------------
                                              2.663506   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282695    4.940772 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000531    4.941303 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209790    5.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010842    5.161935 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.050488    0.044331    1.848014    7.009949 v SRAM_0/DO[29] (EF_SRAM_1024x32)
                                                         net73 (net)
                      0.046177    0.006557    7.016507 v output73/A (sky130_fd_sc_hd__buf_12)
     1    0.190981    0.102456    0.185444    7.201951 v output73/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[29] (net)
                      0.102497    0.001813    7.203763 v wbs_dat_o[29] (out)
                                              7.203763   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.203763   data arrival time
---------------------------------------------------------------------------------------------
                                              2.663764   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282695    4.940772 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000531    4.941303 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209790    5.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010842    5.161935 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.051505    0.042021    1.848511    7.010446 v SRAM_0/DO[6] (EF_SRAM_1024x32)
                                                         net80 (net)
                      0.042720    0.007498    7.017943 v output80/A (sky130_fd_sc_hd__buf_12)
     1    0.191106    0.102512    0.184032    7.201975 v output80/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[6] (net)
                      0.102554    0.001815    7.203790 v wbs_dat_o[6] (out)
                                              7.203790   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.203790   data arrival time
---------------------------------------------------------------------------------------------
                                              2.663790   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282695    4.940772 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000531    4.941303 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209790    5.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010842    5.161935 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.053071    0.041621    1.848338    7.010273 v SRAM_0/DO[17] (EF_SRAM_1024x32)
                                                         net60 (net)
                      0.043818    0.007914    7.018187 v output60/A (sky130_fd_sc_hd__buf_12)
     1    0.191068    0.102505    0.184459    7.202646 v output60/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[17] (net)
                      0.102548    0.001845    7.204491 v wbs_dat_o[17] (out)
                                              7.204491   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.204491   data arrival time
---------------------------------------------------------------------------------------------
                                              2.664491   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282695    4.940772 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000531    4.941303 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209790    5.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010842    5.161935 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.055903    0.044048    1.850010    7.011945 v SRAM_0/DO[7] (EF_SRAM_1024x32)
                                                         net81 (net)
                      0.044828    0.007869    7.019814 v output81/A (sky130_fd_sc_hd__buf_12)
     1    0.190470    0.102388    0.185765    7.205578 v output81/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[7] (net)
                      0.102403    0.001148    7.206727 v wbs_dat_o[7] (out)
                                              7.206727   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.206727   data arrival time
---------------------------------------------------------------------------------------------
                                              2.666727   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282695    4.940772 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000531    4.941303 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209790    5.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010842    5.161935 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.056265    0.043179    1.849387    7.011322 v SRAM_0/DO[24] (EF_SRAM_1024x32)
                                                         net68 (net)
                      0.045790    0.007946    7.019268 v output68/A (sky130_fd_sc_hd__buf_12)
     1    0.191941    0.102566    0.185138    7.204406 v output68/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[24] (net)
                      0.102652    0.002529    7.206935 v wbs_dat_o[24] (out)
                                              7.206935   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.206935   data arrival time
---------------------------------------------------------------------------------------------
                                              2.666935   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282695    4.940772 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000531    4.941303 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209790    5.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010842    5.161935 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.057230    0.043731    1.849816    7.011751 v SRAM_0/DO[5] (EF_SRAM_1024x32)
                                                         net79 (net)
                      0.046047    0.007839    7.019589 v output79/A (sky130_fd_sc_hd__buf_12)
     1    0.190499    0.102436    0.186258    7.205848 v output79/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[5] (net)
                      0.102453    0.001211    7.207058 v wbs_dat_o[5] (out)
                                              7.207058   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.207058   data arrival time
---------------------------------------------------------------------------------------------
                                              2.667058   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282695    4.940772 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000531    4.941303 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209790    5.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010842    5.161935 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.062018    0.047015    1.854661    7.016596 v SRAM_0/DO[26] (EF_SRAM_1024x32)
                                                         net70 (net)
                      0.047015    0.002706    7.019302 v output70/A (sky130_fd_sc_hd__buf_12)
     1    0.191203    0.102149    0.185715    7.205018 v output70/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[26] (net)
                      0.102209    0.002136    7.207153 v wbs_dat_o[26] (out)
                                              7.207153   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.207153   data arrival time
---------------------------------------------------------------------------------------------
                                              2.667153   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282695    4.940772 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000531    4.941303 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209790    5.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010842    5.161935 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.063868    0.047915    1.855320    7.017255 v SRAM_0/DO[21] (EF_SRAM_1024x32)
                                                         net65 (net)
                      0.047915    0.002630    7.019885 v output65/A (sky130_fd_sc_hd__buf_12)
     1    0.190579    0.102099    0.186402    7.206286 v output65/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[21] (net)
                      0.102120    0.001335    7.207622 v wbs_dat_o[21] (out)
                                              7.207622   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.207622   data arrival time
---------------------------------------------------------------------------------------------
                                              2.667621   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282695    4.940772 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000531    4.941303 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209790    5.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010842    5.161935 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.057999    0.044336    1.850693    7.012628 v SRAM_0/DO[4] (EF_SRAM_1024x32)
                                                         net78 (net)
                      0.045759    0.008074    7.020701 v output78/A (sky130_fd_sc_hd__buf_12)
     1    0.190960    0.102378    0.185404    7.206106 v output78/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[4] (net)
                      0.102411    0.001627    7.207733 v wbs_dat_o[4] (out)
                                              7.207733   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.207733   data arrival time
---------------------------------------------------------------------------------------------
                                              2.667733   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282695    4.940772 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000531    4.941303 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209790    5.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010842    5.161935 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.060036    0.045453    1.850279    7.012214 v SRAM_0/DO[18] (EF_SRAM_1024x32)
                                                         net61 (net)
                      0.048348    0.007650    7.019864 v output61/A (sky130_fd_sc_hd__buf_12)
     1    0.190840    0.102324    0.186452    7.206316 v output61/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[18] (net)
                      0.102357    0.001626    7.207942 v wbs_dat_o[18] (out)
                                              7.207942   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.207942   data arrival time
---------------------------------------------------------------------------------------------
                                              2.667942   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282695    4.940772 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000531    4.941303 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209790    5.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010842    5.161935 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.059052    0.046767    1.849903    7.011838 v SRAM_0/DO[19] (EF_SRAM_1024x32)
                                                         net62 (net)
                      0.052440    0.006728    7.018566 v output62/A (sky130_fd_sc_hd__buf_12)
     1    0.190713    0.102207    0.188256    7.206821 v output62/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[19] (net)
                      0.102233    0.001460    7.208282 v wbs_dat_o[19] (out)
                                              7.208282   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.208282   data arrival time
---------------------------------------------------------------------------------------------
                                              2.668282   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282695    4.940772 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000531    4.941303 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209790    5.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010842    5.161935 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.061951    0.046766    1.851267    7.013202 v SRAM_0/DO[16] (EF_SRAM_1024x32)
                                                         net59 (net)
                      0.048823    0.007552    7.020753 v output59/A (sky130_fd_sc_hd__buf_12)
     1    0.190885    0.102345    0.186668    7.207421 v output59/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[16] (net)
                      0.102378    0.001626    7.209047 v wbs_dat_o[16] (out)
                                              7.209047   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.209047   data arrival time
---------------------------------------------------------------------------------------------
                                              2.669047   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282695    4.940772 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000531    4.941303 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209790    5.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010842    5.161935 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.068225    0.049772    1.856966    7.018901 v SRAM_0/DO[23] (EF_SRAM_1024x32)
                                                         net67 (net)
                      0.049772    0.002998    7.021899 v output67/A (sky130_fd_sc_hd__buf_12)
     1    0.190474    0.102004    0.187242    7.209141 v output67/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[23] (net)
                      0.102021    0.001210    7.210351 v wbs_dat_o[23] (out)
                                              7.210351   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.210351   data arrival time
---------------------------------------------------------------------------------------------
                                              2.670351   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282695    4.940772 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000531    4.941303 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209790    5.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010842    5.161935 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.064148    0.047237    1.852005    7.013940 v SRAM_0/DO[3] (EF_SRAM_1024x32)
                                                         net77 (net)
                      0.050172    0.007941    7.021881 v output77/A (sky130_fd_sc_hd__buf_12)
     1    0.190988    0.102391    0.187272    7.209153 v output77/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[3] (net)
                      0.102424    0.001626    7.210779 v wbs_dat_o[3] (out)
                                              7.210779   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.210779   data arrival time
---------------------------------------------------------------------------------------------
                                              2.670779   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282695    4.940772 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000531    4.941303 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209790    5.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010842    5.161935 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.070115    0.050360    1.857561    7.019496 v SRAM_0/DO[27] (EF_SRAM_1024x32)
                                                         net71 (net)
                      0.050360    0.003419    7.022915 v output71/A (sky130_fd_sc_hd__buf_12)
     1    0.190917    0.102390    0.187261    7.210176 v output71/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[27] (net)
                      0.102426    0.001710    7.211886 v wbs_dat_o[27] (out)
                                              7.211886   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.211886   data arrival time
---------------------------------------------------------------------------------------------
                                              2.671886   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282695    4.940772 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000531    4.941303 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209790    5.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010842    5.161935 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.069025    0.048906    1.853466    7.015401 v SRAM_0/DO[2] (EF_SRAM_1024x32)
                                                         net74 (net)
                      0.052975    0.008007    7.023408 v output74/A (sky130_fd_sc_hd__buf_12)
     1    0.190730    0.102276    0.188360    7.211769 v output74/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[2] (net)
                      0.102308    0.001625    7.213394 v wbs_dat_o[2] (out)
                                              7.213394   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.213394   data arrival time
---------------------------------------------------------------------------------------------
                                              2.673393   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282695    4.940772 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000531    4.941303 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209790    5.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010842    5.161935 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.062082    0.048554    1.850247    7.012182 v SRAM_0/DO[22] (EF_SRAM_1024x32)
                                                         net66 (net)
                      0.054773    0.011488    7.023670 v output66/A (sky130_fd_sc_hd__buf_12)
     1    0.190848    0.102329    0.189158    7.212828 v output66/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[22] (net)
                      0.102362    0.001626    7.214454 v wbs_dat_o[22] (out)
                                              7.214454   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.214454   data arrival time
---------------------------------------------------------------------------------------------
                                              2.674454   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282695    4.940772 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000531    4.941303 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209790    5.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010842    5.161935 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.075518    0.052503    1.860148    7.022083 v SRAM_0/DO[0] (EF_SRAM_1024x32)
                                                         net52 (net)
                      0.052503    0.003216    7.025298 v output52/A (sky130_fd_sc_hd__buf_12)
     1    0.191159    0.102099    0.188122    7.213420 v output52/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[0] (net)
                      0.102150    0.001996    7.215415 v wbs_dat_o[0] (out)
                                              7.215415   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.215415   data arrival time
---------------------------------------------------------------------------------------------
                                              2.675416   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282695    4.940772 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000531    4.941303 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209790    5.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010842    5.161935 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.061482    0.047341    1.849820    7.011755 v SRAM_0/DO[28] (EF_SRAM_1024x32)
                                                         net72 (net)
                      0.054779    0.012856    7.024612 v output72/A (sky130_fd_sc_hd__buf_12)
     1    0.191113    0.102092    0.189017    7.213629 v output72/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[28] (net)
                      0.102147    0.002052    7.215681 v wbs_dat_o[28] (out)
                                              7.215681   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.215681   data arrival time
---------------------------------------------------------------------------------------------
                                              2.675681   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282695    4.940772 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000531    4.941303 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209790    5.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010842    5.161935 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.079055    0.053904    1.861580    7.023515 v SRAM_0/DO[1] (EF_SRAM_1024x32)
                                                         net63 (net)
                      0.053904    0.002924    7.026439 v output63/A (sky130_fd_sc_hd__buf_12)
     1    0.190423    0.102359    0.189559    7.215999 v output63/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[1] (net)
                      0.102374    0.001148    7.217147 v wbs_dat_o[1] (out)
                                              7.217147   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.217147   data arrival time
---------------------------------------------------------------------------------------------
                                              2.677147   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282695    4.940772 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000531    4.941303 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209790    5.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010842    5.161935 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.067578    0.048752    1.850609    7.012544 v SRAM_0/DO[31] (EF_SRAM_1024x32)
                                                         net76 (net)
                      0.060359    0.016834    7.029377 v output76/A (sky130_fd_sc_hd__buf_12)
     1    0.190880    0.102411    0.191377    7.220754 v output76/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[31] (net)
                      0.102453    0.001812    7.222566 v wbs_dat_o[31] (out)
                                              7.222566   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.222566   data arrival time
---------------------------------------------------------------------------------------------
                                              2.682566   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282695    4.940772 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000531    4.941303 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209790    5.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010842    5.161935 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.069899    0.049279    1.850943    7.012878 v SRAM_0/DO[30] (EF_SRAM_1024x32)
                                                         net75 (net)
                      0.062345    0.017504    7.030382 v output75/A (sky130_fd_sc_hd__buf_12)
     1    0.191062    0.102533    0.192188    7.222570 v output75/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[30] (net)
                      0.102580    0.001927    7.224497 v wbs_dat_o[30] (out)
                                              7.224497   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.224497   data arrival time
---------------------------------------------------------------------------------------------
                                              2.684497   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _6_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                 12.500000   17.150000 v input external delay
     1    0.002550    0.000000    0.000000   17.150000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000023    0.000011   17.150009 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.007863    0.052850    0.087704   17.237715 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.052850    0.000211   17.237925 v _3_/A (sky130_fd_sc_hd__inv_2)
     1    0.004593    0.029728    0.047407   17.285334 ^ _3_/Y (sky130_fd_sc_hd__inv_2)
                                                         _1_ (net)
                      0.029728    0.000027   17.285360 ^ _6_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                             17.285360   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.091713    0.007133    5.898512 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.052622    0.071220    0.176842    6.075354 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.071226    0.000720    6.076074 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.100000    6.176074   clock uncertainty
                                  0.000000    6.176074   clock reconvergence pessimism
                                  0.323198    6.499272   library removal time
                                              6.499272   data required time
---------------------------------------------------------------------------------------------
                                              6.499272   data required time
                                            -17.285360   data arrival time
---------------------------------------------------------------------------------------------
                                             10.786087   slack (MET)



