// Seed: 3068518931
module module_0 (
    input wor id_0,
    output uwire id_1,
    input supply1 id_2
);
  logic id_4;
  wire  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ;
  wire id_24;
  assign module_1.id_1 = 0;
  parameter id_25 = 1;
  wire id_26;
  wire id_27;
  ;
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1,
    output logic id_2,
    output tri id_3,
    input wor id_4,
    input wire id_5,
    input wor id_6,
    input supply1 id_7,
    input tri id_8,
    output tri1 id_9,
    output tri0 id_10,
    output wor id_11,
    input supply1 id_12,
    input wire id_13,
    output wand id_14,
    input wor id_15,
    input wor id_16,
    input wand id_17,
    input supply1 id_18,
    input tri0 id_19
);
  always @(posedge -1 or posedge -1) begin : LABEL_0
    if (1 == (1)) begin : LABEL_1
      $signed(56);
      ;
      id_2 <= {id_4, 1'h0} == (1) + -1;
    end else assert (id_4);
  end
  module_0 modCall_1 (
      id_15,
      id_11,
      id_6
  );
endmodule
