strict digraph "" {
	node [label="\N"];
	"470:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7ff826d9c410>",
		fillcolor=turquoise,
		label="470:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"471:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff826d9c450>",
		fillcolor=springgreen,
		label="471:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"470:BL" -> "471:IF"	 [cond="[]",
		lineno=None];
	"Leaf_469:AL"	 [def_var="['PacketFinished_q', 'PacketFinished']",
		label="Leaf_469:AL"];
	"472:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7ff826d9c850>",
		fillcolor=turquoise,
		label="472:BL
PacketFinished <= 1'b0;
PacketFinished_q <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff826d9c890>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7ff826d9ca10>]",
		style=filled,
		typ=Block];
	"471:IF" -> "472:BL"	 [cond="['Reset']",
		label=Reset,
		lineno=471];
	"477:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7ff826d9c490>",
		fillcolor=turquoise,
		label="477:BL
PacketFinished <= PacketFinished_d;
PacketFinished_q <= PacketFinished;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff826d9c4d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7ff826d9c690>]",
		style=filled,
		typ=Block];
	"471:IF" -> "477:BL"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=471];
	"472:BL" -> "Leaf_469:AL"	 [cond="[]",
		lineno=None];
	"469:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7ff826d9cbd0>",
		clk_sens=False,
		fillcolor=gold,
		label="469:AL",
		sens="['MTxClk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'PacketFinished', 'PacketFinished_d']"];
	"469:AL" -> "470:BL"	 [cond="[]",
		lineno=None];
	"477:BL" -> "Leaf_469:AL"	 [cond="[]",
		lineno=None];
}
