
---------- Begin Simulation Statistics ----------
final_tick                                33101701500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  91761                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724096                       # Number of bytes of host memory used
host_op_rate                                   142346                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1089.79                       # Real time elapsed on the host
host_tick_rate                               30374286                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     155128130                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033102                       # Number of seconds simulated
sim_ticks                                 33101701500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  86522053                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 84996510                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     155128130                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.662034                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.662034                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   7361701                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5666662                       # number of floating regfile writes
system.cpu.idleCycles                          133370                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               655801                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 11841674                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.609266                       # Inst execution rate
system.cpu.iew.exec_refs                     45454749                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   13762395                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 4478925                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              35208926                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                919                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2599                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             13949478                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           187769566                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              31692354                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1340903                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             172742310                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  13034                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2353578                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 589004                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2373810                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1883                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       286566                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         369235                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 228529513                       # num instructions consuming a value
system.cpu.iew.wb_count                     171684468                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.562783                       # average fanout of values written-back
system.cpu.iew.wb_producers                 128612459                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.593288                       # insts written-back per cycle
system.cpu.iew.wb_sent                      172141136                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                289741877                       # number of integer regfile reads
system.cpu.int_regfile_writes               138810650                       # number of integer regfile writes
system.cpu.ipc                               1.510496                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.510496                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2176731      1.25%      1.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             120942802     69.47%     70.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   64      0.00%     70.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 43782      0.03%     70.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1677982      0.96%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1427      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9122      0.01%     71.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                76321      0.04%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20164      0.01%     71.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             3356569      1.93%     73.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               5687      0.00%     73.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           35443      0.02%     73.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          17264      0.01%     73.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             31834006     18.29%     92.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12674886      7.28%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           81376      0.05%     99.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1129582      0.65%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              174083214                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 7247359                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            14079676                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      6796993                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7106410                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2658160                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015269                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  966034     36.34%     36.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     36.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     36.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     36.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     36.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     36.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     36.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     36.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     36.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     36.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     36.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      3      0.00%     36.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     36.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    194      0.01%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   1051      0.04%     36.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                412749     15.53%     51.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     51.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     51.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   74      0.00%     51.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     51.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     51.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     51.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     51.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     51.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     51.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     51.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     51.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     51.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     51.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     51.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     51.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     51.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     51.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     51.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     51.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     51.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     51.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     51.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     51.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     51.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     51.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     51.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     51.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1268161     47.71%     99.63% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8450      0.32%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               607      0.02%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              837      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              167317284                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          402895502                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    164887475                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         213306380                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  187768225                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 174083214                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1341                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        32641360                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             80557                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            138                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     63582007                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      66070034                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.634829                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.172671                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            13796165     20.88%     20.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            10094116     15.28%     36.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            10980497     16.62%     52.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10881398     16.47%     69.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5900767      8.93%     78.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5598059      8.47%     86.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             5629117      8.52%     95.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1503475      2.28%     97.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1686440      2.55%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        66070034                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.629521                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2934407                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1016081                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             35208926                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13949478                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                71165974                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         66203404                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1529                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        41396                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         91425                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           27                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        92868                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          891                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       186758                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            891                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                19004007                       # Number of BP lookups
system.cpu.branchPred.condPredicted          13898505                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            587751                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9733065                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9706880                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.730969                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2315293                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           20396                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              11085                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             9311                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1728                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        32635392                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            586774                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     61748177                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.512271                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.471779                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        12785185     20.71%     20.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        14472344     23.44%     44.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        12760194     20.66%     64.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         7252317     11.74%     76.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1476369      2.39%     78.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         4311270      6.98%     85.93% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1358618      2.20%     88.13% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          890127      1.44%     89.57% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         6441753     10.43%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     61748177                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              155128130                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    42889622                       # Number of memory references committed
system.cpu.commit.loads                      29551957                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                   10777716                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    6695446                       # Number of committed floating point instructions.
system.cpu.commit.integer                   149356127                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1895863                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1916377      1.24%      1.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    105159033     67.79%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.03%     69.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1674103      1.08%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.01%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        35475      0.02%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.01%     70.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      3353871      2.16%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        21026      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        10513      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     29509372     19.02%     91.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     12227119      7.88%     99.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        42585      0.03%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1110546      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    155128130                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       6441753                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     34252131                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34252131                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34252131                       # number of overall hits
system.cpu.dcache.overall_hits::total        34252131                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       160668                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         160668                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       160668                       # number of overall misses
system.cpu.dcache.overall_misses::total        160668                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6676554493                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6676554493                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6676554493                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6676554493                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34412799                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34412799                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34412799                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34412799                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004669                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004669                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004669                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004669                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41554.973567                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41554.973567                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41554.973567                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41554.973567                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28763                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          158                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               810                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              28                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.509877                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     5.642857                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        72660                       # number of writebacks
system.cpu.dcache.writebacks::total             72660                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        69321                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        69321                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        69321                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        69321                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        91347                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        91347                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        91347                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        91347                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4078526493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4078526493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4078526493                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4078526493                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002654                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002654                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002654                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002654                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44648.718546                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44648.718546                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 44648.718546                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44648.718546                       # average overall mshr miss latency
system.cpu.dcache.replacements                  90835                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20955110                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20955110                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       120015                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        120015                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3755171500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3755171500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21075125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21075125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005695                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005695                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31289.184685                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31289.184685                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        69309                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        69309                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        50706                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        50706                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1198266500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1198266500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002406                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002406                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23631.651087                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23631.651087                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13297021                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13297021                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        40653                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        40653                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2921382993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2921382993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003048                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003048                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71861.436868                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71861.436868                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        40641                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40641                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2880259993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2880259993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003047                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003047                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70870.795330                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70870.795330                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33101701500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.470325                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34343478                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             91347                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            375.967224                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.470325                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998965                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998965                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          336                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          68916945                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         68916945                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33101701500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 10170197                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              28231037                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  19639397                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               7440399                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 589004                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              9094850                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1859                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              197216384                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  9623                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    31690738                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    13762409                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5128                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16784                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33101701500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33101701500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33101701500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           10676899                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      126273741                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    19004007                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12033258                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      54795193                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1181630                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  913                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6138                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  10394247                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 72191                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           66070034                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.088744                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.497190                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 32822182     49.68%     49.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1326065      2.01%     51.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3413691      5.17%     56.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2061934      3.12%     59.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1493788      2.26%     62.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2328354      3.52%     65.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3964016      6.00%     71.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   946893      1.43%     73.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 17713111     26.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             66070034                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.287055                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.907360                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     10390837                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10390837                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10390837                       # number of overall hits
system.cpu.icache.overall_hits::total        10390837                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3409                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3409                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3409                       # number of overall misses
system.cpu.icache.overall_misses::total          3409                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    205029000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    205029000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    205029000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    205029000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10394246                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10394246                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10394246                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10394246                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000328                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000328                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000328                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000328                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60143.443825                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60143.443825                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60143.443825                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60143.443825                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          490                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.545455                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2033                       # number of writebacks
system.cpu.icache.writebacks::total              2033                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          866                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          866                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          866                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          866                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2543                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2543                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2543                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2543                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    157631000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    157631000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    157631000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    157631000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000245                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000245                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000245                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000245                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61986.236728                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61986.236728                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61986.236728                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61986.236728                       # average overall mshr miss latency
system.cpu.icache.replacements                   2033                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10390837                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10390837                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3409                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3409                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    205029000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    205029000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10394246                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10394246                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000328                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000328                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60143.443825                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60143.443825                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          866                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          866                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2543                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2543                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    157631000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    157631000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000245                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000245                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61986.236728                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61986.236728                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33101701500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.653446                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10393380                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2543                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4087.054660                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.653446                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.993464                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993464                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20791035                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20791035                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33101701500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    10395204                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1282                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33101701500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33101701500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33101701500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    10611867                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 5656939                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses               111255                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1883                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 611813                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    6                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    668                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  33101701500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 589004                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 13313929                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 7394758                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          12977                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  23715696                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              21043670                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              193680578                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 15548                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                7427159                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               10028212                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3970225                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              41                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           255833739                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   531431766                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                327192609                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   7538124                       # Number of floating rename lookups
system.cpu.rename.committedMaps             211750085                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 44083482                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     756                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 718                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  38365853                       # count of insts added to the skid buffer
system.cpu.rob.reads                        243057414                       # The number of ROB reads
system.cpu.rob.writes                       379853116                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  155128130                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  450                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                43407                       # number of demand (read+write) hits
system.l2.demand_hits::total                    43857                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 450                       # number of overall hits
system.l2.overall_hits::.cpu.data               43407                       # number of overall hits
system.l2.overall_hits::total                   43857                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2090                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              47940                       # number of demand (read+write) misses
system.l2.demand_misses::total                  50030                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2090                       # number of overall misses
system.l2.overall_misses::.cpu.data             47940                       # number of overall misses
system.l2.overall_misses::total                 50030                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    148875000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3474326000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3623201000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    148875000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3474326000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3623201000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2540                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            91347                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                93887                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2540                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           91347                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               93887                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.822835                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.524812                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.532875                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.822835                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.524812                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.532875                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71232.057416                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72472.382144                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72420.567659                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71232.057416                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72472.382144                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72420.567659                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31275                       # number of writebacks
system.l2.writebacks::total                     31275                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2090                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         47940                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             50030                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2090                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        47940                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            50030                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    127522250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2984444250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3111966500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    127522250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2984444250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3111966500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.822835                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.524812                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.532875                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.822835                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.524812                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.532875                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61015.430622                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 62253.739049                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62202.008795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61015.430622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 62253.739049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62202.008795                       # average overall mshr miss latency
system.l2.replacements                          42285                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        72660                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            72660                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        72660                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        72660                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2027                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2027                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2027                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2027                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1824                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1824                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38818                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38818                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2797421000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2797421000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         40642                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40642                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.955120                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.955120                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72065.047143                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72065.047143                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38818                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38818                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2400584750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2400584750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.955120                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.955120                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61842.051368                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61842.051368                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            450                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                450                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2090                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2090                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    148875000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    148875000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.822835                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.822835                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71232.057416                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71232.057416                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2090                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2090                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    127522250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    127522250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.822835                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.822835                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61015.430622                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61015.430622                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         41583                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             41583                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9122                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9122                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    676905000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    676905000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        50705                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         50705                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.179903                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.179903                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74205.766279                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74205.766279                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9122                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9122                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    583859500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    583859500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.179903                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.179903                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64005.645692                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64005.645692                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  33101701500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8105.037754                       # Cycle average of tags in use
system.l2.tags.total_refs                      186730                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     50477                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.699309                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      65.609835                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       112.250850                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7927.177069                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013702                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.967673                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989384                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          116                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1132                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6930                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1544325                       # Number of tag accesses
system.l2.tags.data_accesses                  1544325                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33101701500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2090.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     47936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003091475250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1921                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1921                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              137753                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29374                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       50030                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31275                       # Number of write requests accepted
system.mem_ctrls.readBursts                     50030                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31275                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.67                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 50030                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31275                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   46963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1921                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.035398                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.151791                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    161.355049                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1910     99.43%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           10      0.52%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1921                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1921                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.266528                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.252421                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.701018                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1670     86.93%     86.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.16%     87.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              239     12.44%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      0.42%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1921                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3201920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2001600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     96.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     60.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   33100176500                       # Total gap between requests
system.mem_ctrls.avgGap                     407111.20                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       133760                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3067904                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1999872                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 4040879.892533621285                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 92681157.190665870905                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 60415987.981765836477                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2090                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        47940                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31275                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     58549750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1402462000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 751071062750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28014.23                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29254.53                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  24015061.96                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       133760                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3068160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3201920                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       133760                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       133760                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2001600                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2001600                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2090                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        47940                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          50030                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31275                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31275                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      4040880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     92688891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         96729771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      4040880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4040880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     60468191                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        60468191                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     60468191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      4040880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     92688891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       157197962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                50026                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31248                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3358                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3415                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3241                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3258                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3231                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3316                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3316                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3101                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3171                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3052                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3153                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3131                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3031                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2713                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2860                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2679                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2025                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2290                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1975                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1766                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1860                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1849                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2017                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2063                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1949                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2001                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1790                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1804                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1630                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               523024250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             250130000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1461011750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10455.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29205.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40073                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              28227                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.10                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.33                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        12973                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   400.945965                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   208.807369                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   404.172567                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5656     43.60%     43.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1557     12.00%     55.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          690      5.32%     60.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          570      4.39%     65.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          426      3.28%     68.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          387      2.98%     71.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          319      2.46%     74.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          265      2.04%     76.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3103     23.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        12973                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3201664                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1999872                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               96.722037                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               60.415988                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.23                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  33101701500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        50415540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        26796495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      187325040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      83572200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2612834640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   3781560120                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   9526582080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   16269086115                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   491.487911                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  24705873500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1105260000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   7290568000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        42218820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22436040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      169860600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79542360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2612834640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   3081955800                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  10115722560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   16124570820                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   487.122114                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  26249194750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1105260000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5747246750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  33101701500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11212                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31275                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10120                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38818                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38818                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11212                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       141455                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       141455                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 141455                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5203520                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5203520                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5203520                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             50030                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   50030    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               50030                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  33101701500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            54131250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           62537500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             53248                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       103935                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2033                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           29185                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40642                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40642                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2543                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        50705                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7116                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       273529                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                280645                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       292672                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10496448                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               10789120                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           42288                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2001792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           136175                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006741                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.081829                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 135257     99.33%     99.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    918      0.67%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             136175                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  33101701500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          168072000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3815498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         137020500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
