{"Source Block": ["oh/common/hdl/oh_datagate.v@14:24@HdlIdDef", "     input \t     en,  // data valid\n     input [DW-1:0]  din, // data input\n     output [DW-1:0] dout // data output    \n     );\n  \t  \t \n   reg [N-1:0]    enable_pipe;   \n   \n   always @ (posedge clk)\n     enable_pipe[N-1:0] <= {enable_pipe[N-2:0],en};\n   \n   //Mask to 0 if no valid for last N cycles\n"], "Clone Blocks": [["oh/common/hdl/oh_datagate.v@22:29", "     enable_pipe[N-1:0] <= {enable_pipe[N-2:0],en};\n   \n   //Mask to 0 if no valid for last N cycles\n   assign enable = en | (|enable_pipe[N-1:0]);\n\n   assign dout[DW-1:0] = {(DW){enable}} & din[DW-1:0];\n  \nendmodule // oh_datagate\n"], ["oh/common/hdl/oh_datagate.v@20:29", "   \n   always @ (posedge clk)\n     enable_pipe[N-1:0] <= {enable_pipe[N-2:0],en};\n   \n   //Mask to 0 if no valid for last N cycles\n   assign enable = en | (|enable_pipe[N-1:0]);\n\n   assign dout[DW-1:0] = {(DW){enable}} & din[DW-1:0];\n  \nendmodule // oh_datagate\n"]], "Diff Content": {"Delete": [], "Add": [[19, "   wire \t  enable;\n"]]}}