;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-128
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 10, 9
	JMN 10, 9
	JMP 90, 9
	SPL 624, <216
	SPL 624, <216
	SPL 624, <216
	SUB -0, 85
	SPL 624, <216
	JMN 0, 2
	SPL 0, #209
	ADD 0, 0
	ADD 0, 0
	JMN <-127, 100
	DAT <72, <200
	DAT <72, <200
	SLT 721, 9
	DJN -1, @-20
	SPL 0, #209
	CMP -0, 85
	DJN @22, <-12
	CMP @-127, 100
	JMN <-127, 100
	JMN <-127, 100
	ADD 210, 60
	SUB 12, @10
	JMZ @172, @41
	ADD @127, 106
	JMN 10, 9
	JMZ @172, @41
	ADD 210, 30
	JMN <121, 103
	ADD @127, 106
	DJN 721, 9
	SUB #72, @200
	CMP -207, <-128
	CMP 207, <120
	ADD 12, @10
	SUB @0, @2
	CMP 207, <120
	MOV -7, <-20
	SPL 0, <402
	MOV -7, <-20
	JMN -7, @-20
	JMN -7, @-20
	SPL 0, <402
