[
    {
        "age": null,
        "album": "",
        "author": "/u/MoreStorage9313",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-23T23:35:18.223347+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-23T22:31:36+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Has anyone tried to develop Saturn Vector unit on FPGA? Can you share synthesis results (how many LUTs, clock frequency, etc.)?</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/MoreStorage9313\"> /u/MoreStorage9313 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1ktwi87/saturn_vector_unit_fpga/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1ktwi87/saturn_vector_unit_fpga/\">[comments]</a></span>",
        "id": 2758532,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1ktwi87/saturn_vector_unit_fpga",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Saturn Vector unit FPGA",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/vm-kit",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-23T17:44:52.490760+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-23T17:27:11+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1ktpcvt/bitmask_for_hstatus/\"> <img src=\"https://b.thumbs.redditmedia.com/X3Z7yhyaAtYlvW-L2h_69kotpbYnN8pRbZu3NxyDkcw.jpg\" alt=\"Bitmask for hstatus\" title=\"Bitmask for hstatus\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>I&#39;m trying to come up with the legal read/write bitmask for hstatus. In the five-embedded hypervisor extension i see this image. You may have to open in new image, it&#39;s showing poorly in this editor view.</p> <p><a href=\"https://preview.redd.it/j0iqa12zej2f1.png?width=1340&amp;format=png&amp;auto=webp&amp;s=e77c1f08a6a4668fdebdb2a9849f4939b8cb825e\">https://preview.redd.it/j0iqa12zej2f1.png?width=1340&amp;format=png&amp;auto=webp&amp;s=e77c1f08a6a4668fdebdb2a9849f4939b8cb825e</a></p> <p>0 - 4 is 0<br/> so this is 5 bits of 0,<br/> VSBE states it&#39;s length is 2 indicated by the bottom. All of them seem this way to accurately represent the number except VSBE and SPVP.</p> <p>Do I need to",
        "id": 2756185,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1ktpcvt/bitmask_for_hstatus",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://b.thumbs.redditmedia.com/X3Z7yhyaAtYlvW-L2h_69kotpbYnN8pRbZu3NxyDkcw.jpg",
        "title": "Bitmask for hstatus",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/MoreStorage9313",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-23T17:44:52.644388+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-23T16:51:01+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>I&#39;m researching open-source RISC-V implementations with vector extension (RVV) support for FPGA implementation. And i can&#39;t find anything, can anybody help me?</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/MoreStorage9313\"> /u/MoreStorage9313 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1ktog0s/opensource_riscv_cores_with_vextension_support/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1ktog0s/opensource_riscv_cores_with_vextension_support/\">[comments]</a></span>",
        "id": 2756186,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1ktog0s/opensource_riscv_cores_with_vextension_support",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Open-Source RISC-V Cores with V-Extension Support",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/Albert_Sue",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-23T14:28:32.613420+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-23T14:01:04+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>I\u2019m planning to test my picoSoC on FPGA, and have a test by running a C program on it. But I can hardly find complete articles. Are there any detailed articles? Or related articles?</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Albert_Sue\"> /u/Albert_Sue </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1ktkbic/how_to_run_c_on_picosoc_on_my_fpga/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1ktkbic/how_to_run_c_on_picosoc_on_my_fpga/\">[comments]</a></span>",
        "id": 2754377,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1ktkbic/how_to_run_c_on_picosoc_on_my_fpga",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "How to run C on picoSoC on my FPGA?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/brucehoult",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-23T02:33:34.727591+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-23T01:30:03+00:00",
        "description": "&#32; submitted by &#32; <a href=\"https://www.reddit.com/user/brucehoult\"> /u/brucehoult </a> <br/> <span><a href=\"https://blog.centos.org/2025/05/initial-centos-support-for-risc-v/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1kt7k8u/initial_centos_support_for_riscv/\">[comments]</a></span>",
        "id": 2750345,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1kt7k8u/initial_centos_support_for_riscv",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Initial CentOS Support for RISC-V",
        "vote": 0
    }
]