

================================================================
== Vitis HLS Report for 'multiply'
================================================================
* Date:           Mon Jun 26 10:21:28 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  10.338 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  50.000 ns|  50.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 10.3>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%y_V_read_1 = read i177 @_ssdm_op_Read.ap_auto.i177, i177 %y_V_read" [src/runge_kutta_45.cpp:10]   --->   Operation 3 'read' 'y_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_V_read_1 = read i177 @_ssdm_op_Read.ap_auto.i177, i177 %x_V_read" [src/runge_kutta_45.cpp:10]   --->   Operation 4 'read' 'x_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sext_ln1316 = sext i177 %x_V_read_1"   --->   Operation 5 'sext' 'sext_ln1316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln1319 = sext i177 %y_V_read_1"   --->   Operation 6 'sext' 'sext_ln1319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (10.3ns)   --->   "%r_V = mul i287 %sext_ln1319, i287 %sext_ln1316"   --->   Operation 7 'mul' 'r_V' <Predicate = true> <Delay = 10.3> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 10.3>
ST_2 : Operation 8 [1/2] (10.3ns)   --->   "%r_V = mul i287 %sext_ln1319, i287 %sext_ln1316"   --->   Operation 8 'mul' 'r_V' <Predicate = true> <Delay = 10.3> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%this_V_write_assign = partselect i177 @_ssdm_op_PartSelect.i177.i287.i32.i32, i287 %r_V, i32 110, i32 286"   --->   Operation 9 'partselect' 'this_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%ret_ln12 = ret i177 %this_V_write_assign" [src/runge_kutta_45.cpp:12]   --->   Operation 10 'ret' 'ret_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 10.3ns
The critical path consists of the following:
	wire read operation ('y.V', src/runge_kutta_45.cpp:10) on port 'y_V_read' (src/runge_kutta_45.cpp:10) [3]  (0 ns)
	'mul' operation ('r.V') [7]  (10.3 ns)

 <State 2>: 10.3ns
The critical path consists of the following:
	'mul' operation ('r.V') [7]  (10.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
