%CMF
# %PSECTS Section
# For each object file, details of its psects are enumerated here.
# The begining of the section is indicated by %PSECTS.  The first
# line indicates the name of the first object file, e.g.
#    $foo.obj
# Each line that follows describes a psect in that object file, until
# the next object file.  The lines that describe a psect have the
# format:
#    <psect name> <class name> <space> <link address> <load addresses> <length> <delta>
# All addresses and the length are given in unqualified hexadecimal
# in delta units.  Any other numeric values are decimal.
%PSECTS
$dist/default/debug/logic-clock.X.debug.obj
cinit CODE 0 13 13 9 2
text1 CODE 0 B4 B4 16 2
text2 CODE 0 72 72 42 2
text3 CODE 0 CA CA 16 2
maintext CODE 0 1C 1C 56 2
cstackBANK0 BANK0 1 20 20 E 1
intentry CODE 0 4 4 D 2
bssBANK0 BANK0 1 2E 2E 6 1
$/tmp/xcXTfe6nS.obj
reset_vec CODE 0 0 0 3 2
end_init CODE 0 11 11 2 2
config CONFIG 0 2007 2007 1 2
# %UNUSED Section
# This section enumerates the unused ranges of each CLASS. Each entry
# is described on a single line as follows:
#    <class name> <range> <delta>
# Addresses given in the range are in hexadecimal and units of delta.
%UNUSED
RAM 34-7B 1
RAM A0-F3 1
BANK0 34-7B 1
BANK1 A0-F3 1
CONST 3-3 2
CONST E0-EFF 2
ENTRY 3-3 2
ENTRY E0-EFF 2
IDLOC 2000-2003 2
STACK A0-F3 1
CODE 3-3 2
CODE E0-EFF 2
SFR0 0-1F 1
SFR1 80-9F 1
SFR2 100-17B 1
SFR3 180-1FB 1
EEDATA 2100-217F 2
STRCODE 3-3 2
STRCODE E0-EFF 2
STRING 3-3 2
STRING E0-EFF 2
# %LINETAB Section
# This section enumerates the file/line to address mappings.
# The beginning of the section is indicated by %LINETAB.
# The first line indicates the name of the first object file, e.g.
#   $foo.obj
# Each line that follows describes a single mapping until the next
# object file.  Mappings have the following format:
#    <address> <psect name> <class name> ><line number>:<file name>
# The address is absolute and given given in unqualified hex 
# in delta units of the psect. All mappings within an object file
# are in ascending order of addresses.
# All other numeric values are in decimal.
%LINETAB
$dist/default/debug/logic-clock.X.debug.obj
13 cinit CODE >230:/tmp/xcXRbdacr
13 cinit CODE >233:/tmp/xcXRbdacr
13 cinit CODE >250:/tmp/xcXRbdacr
14 cinit CODE >251:/tmp/xcXRbdacr
15 cinit CODE >252:/tmp/xcXRbdacr
16 cinit CODE >253:/tmp/xcXRbdacr
17 cinit CODE >254:/tmp/xcXRbdacr
18 cinit CODE >255:/tmp/xcXRbdacr
19 cinit CODE >261:/tmp/xcXRbdacr
19 cinit CODE >263:/tmp/xcXRbdacr
1A cinit CODE >264:/tmp/xcXRbdacr
4 intentry CODE >24:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
CA text3 CODE >157:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
CA text3 CODE >158:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
CE text3 CODE >159:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
D9 text3 CODE >160:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
DF text3 CODE >159:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
72 text2 CODE >24:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
72 text2 CODE >25:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
79 text2 CODE >28:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
7E text2 CODE >29:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
80 text2 CODE >32:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
84 text2 CODE >34:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
86 text2 CODE >35:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
8A text2 CODE >36:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
8B text2 CODE >37:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
90 text2 CODE >39:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
92 text2 CODE >42:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
99 text2 CODE >43:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
9C text2 CODE >44:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
A3 text2 CODE >45:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
A6 text2 CODE >47:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
A8 text2 CODE >51:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
A9 text2 CODE >52:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
B4 text1 CODE >157:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
B4 text1 CODE >158:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
B8 text1 CODE >159:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
C3 text1 CODE >160:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
C9 text1 CODE >159:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
1C maintext CODE >54:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
1C maintext CODE >56:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
1D maintext CODE >59:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
20 maintext CODE >60:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
21 maintext CODE >61:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
22 maintext CODE >64:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
24 maintext CODE >67:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
28 maintext CODE >70:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
29 maintext CODE >71:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
2A maintext CODE >72:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
2B maintext CODE >75:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
2C maintext CODE >78:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
2D maintext CODE >79:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
2E maintext CODE >80:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
2F maintext CODE >86:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
30 maintext CODE >89:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
31 maintext CODE >90:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
32 maintext CODE >91:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
33 maintext CODE >92:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
35 maintext CODE >95:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
36 maintext CODE >98:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
37 maintext CODE >101:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
3B maintext CODE >104:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
3C maintext CODE >105:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
3D maintext CODE >106:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
3E maintext CODE >109:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
3F maintext CODE >110:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
40 maintext CODE >111:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
41 maintext CODE >112:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
42 maintext CODE >115:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
43 maintext CODE >116:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
47 maintext CODE >117:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
48 maintext CODE >120:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
49 maintext CODE >121:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
4A maintext CODE >124:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
4B maintext CODE >125:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
4C maintext CODE >126:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
4D maintext CODE >127:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
4E maintext CODE >130:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
4F maintext CODE >147:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
57 maintext CODE >148:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
5C maintext CODE >149:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
68 maintext CODE >150:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
6A maintext CODE >153:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
71 maintext CODE >133:/home/michael/documents/projects/logic-clock/logic-clock.X/main.c
# %SYMTAB Section
# An enumeration of all symbols in the program.
# The beginning of the section is indicated by %SYMTAB.
# Each line describes a single symbol as follows:
#    <label> <value> [-]<load-adj> <class> <space> <psect> <file-name>
# The value and load-adj are both in unqualified hexadecimal.
# All other numeric values are in decimal.  The load-adj is the
# quantity one needs to add to the symbol value in order to obtain the load
# address of the symbol.  This value may be signed. If the symbol
# was defined in a psect then <psect> will be "-". File-name
# is the name of the object file in which the symbol was defined.
%SYMTAB
___latbits 1 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
__Hspace_0 2008 0 ABS 0 - -
__Hspace_1 34 0 ABS 0 - -
__Hspace_2 0 0 ABS 0 - -
__Hspace_3 0 0 ABS 0 - -
__Heeprom_data 0 0 EEDATA 3 eeprom_data -
i1_countDelay 194 0 CODE 0 text3 dist/default/debug/logic-clock.X.debug.obj
ltemp0 7C 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
ltemp1 80 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
ltemp2 84 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
ltemp3 7E 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
__Hstrings 0 0 ABS 0 strings -
__size_of_countDelay 0 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
___sp 0 0 STACK 2 stack /tmp/xcXTfe6nS.obj
_main 38 0 CODE 0 maintext dist/default/debug/logic-clock.X.debug.obj
btemp 7C 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
ltemp 7C 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
start 22 0 CODE 0 init /tmp/xcXTfe6nS.obj
ttemp 7C 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
wtemp 7C 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
__size_of_main 0 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
_OPTION_REGbits 81 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
__Hpowerup 0 0 CODE 0 powerup -
ttemp0 7C 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
ttemp1 7F 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
ttemp2 82 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
ttemp3 85 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
ttemp4 7D 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
intlevel0 0 0 CODE 0 functab /tmp/xcXTfe6nS.obj
intlevel1 0 0 CODE 0 functab /tmp/xcXTfe6nS.obj
intlevel2 0 0 CODE 0 functab /tmp/xcXTfe6nS.obj
intlevel3 0 0 CODE 0 functab /tmp/xcXTfe6nS.obj
intlevel4 0 0 CODE 0 functab /tmp/xcXTfe6nS.obj
intlevel5 0 0 CODE 0 functab /tmp/xcXTfe6nS.obj
__size_ofi1_countDelay 0 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
_CMCONbits 9C 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
wtemp0 7C 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
wtemp1 7E 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
wtemp2 80 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
wtemp3 82 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
wtemp4 84 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
wtemp5 86 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
wtemp6 7D 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
__Hfunctab 0 0 CODE 0 functab -
__Hclrtext 0 0 ABS 0 clrtext -
_ADCON1 9F 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
__end_ofi1_countDelay 1C0 0 CODE 0 text3 dist/default/debug/logic-clock.X.debug.obj
_SSPCONbits 14 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
__Lmaintext 0 0 ABS 0 maintext -
start_initialization 26 0 CODE 0 cinit dist/default/debug/logic-clock.X.debug.obj
_TRISCbits 87 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
__pcstackBANK0 20 0 BANK0 1 cstackBANK0 dist/default/debug/logic-clock.X.debug.obj
_SSPBUF 13 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
___int_sp 0 0 STACK 2 stack /tmp/xcXTfe6nS.obj
__Hbank0 0 0 ABS 0 bank0 -
__Hbank1 0 0 ABS 0 bank1 -
__Hbank2 0 0 BANK2 1 bank2 -
__Hbank3 0 0 BANK3 1 bank3 -
__Hcinit 38 0 CODE 0 cinit -
__Hidloc 0 0 IDLOC 0 idloc -
__Hstack 0 0 STACK 2 stack -
_currentByte 2E 0 BANK0 1 bssBANK0 dist/default/debug/logic-clock.X.debug.obj
__Hmaintext 0 0 ABS 0 maintext -
__Hcommon 0 0 ABS 0 common -
__Hconfig 4010 0 CONFIG 0 config -
__Lbank0 0 0 ABS 0 bank0 -
__Lbank1 0 0 ABS 0 bank1 -
__Lbank2 0 0 BANK2 1 bank2 -
__Lbank3 0 0 BANK3 1 bank3 -
__Lcinit 26 0 CODE 0 cinit -
__Lidloc 0 0 IDLOC 0 idloc -
__Lstack 0 0 STACK 2 stack -
countDelay@n 2A 0 BANK0 1 cstackBANK0 dist/default/debug/logic-clock.X.debug.obj
countDelay@x 2C 0 BANK0 1 cstackBANK0 dist/default/debug/logic-clock.X.debug.obj
_PORTAbits 5 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
_PORTCbits 7 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
_INTCONbits B 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
__Habs1 0 0 ABS 0 abs1 -
__Hcode 0 0 ABS 0 code -
__Hinit 22 0 CODE 0 init -
__Hsfr0 0 0 ABS 0 sfr0 -
__Hsfr1 0 0 ABS 0 sfr1 -
__Hsfr2 0 0 ABS 0 sfr2 -
__Hsfr3 0 0 ABS 0 sfr3 -
__Htext 0 0 ABS 0 text -
__Labs1 0 0 ABS 0 abs1 -
__Lcode 0 0 ABS 0 code -
__Linit 22 0 CODE 0 init -
__Lsfr0 0 0 ABS 0 sfr0 -
__Lsfr1 0 0 ABS 0 sfr1 -
__Lsfr2 0 0 ABS 0 sfr2 -
__Lsfr3 0 0 ABS 0 sfr3 -
__Ltext 0 0 ABS 0 text -
__LcstackBANK0 0 0 ABS 0 cstackBANK0 -
__HcstackCOMMON 0 0 ABS 0 cstackCOMMON -
_heartbeat 30 0 BANK0 1 bssBANK0 dist/default/debug/logic-clock.X.debug.obj
__S0 2008 0 ABS 0 - -
__S1 34 0 ABS 0 - -
__S2 0 0 ABS 0 - -
__S3 0 0 ABS 0 - -
_isr E4 0 CODE 0 text2 dist/default/debug/logic-clock.X.debug.obj
saved_w 7C 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
__end_of_isr 168 0 CODE 0 text2 dist/default/debug/logic-clock.X.debug.obj
__CFG_BOREN$ON 0 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
__Lintentry 8 0 CODE 0 intentry -
reset_vec 0 0 CODE 0 reset_vec /tmp/xcXTfe6nS.obj
__LbssBANK0 0 0 ABS 0 bssBANK0 -
_RCSTAbits 18 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
_PIE1bits 8C 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
_countDelay 168 0 CODE 0 text1 dist/default/debug/logic-clock.X.debug.obj
__pmaintext 38 0 CODE 0 maintext dist/default/debug/logic-clock.X.debug.obj
__Lcommon 0 0 ABS 0 common -
__Lconfig 400E 0 CONFIG 0 config -
__CFG_CP$OFF 0 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
__CFG_WDTE$OFF 0 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
i1countDelay@n 20 0 BANK0 1 cstackBANK0 dist/default/debug/logic-clock.X.debug.obj
i1countDelay@x 22 0 BANK0 1 cstackBANK0 dist/default/debug/logic-clock.X.debug.obj
_scratch 32 0 BANK0 1 bssBANK0 dist/default/debug/logic-clock.X.debug.obj
stackhi 0 0 ABS 0 - /tmp/xcXTfe6nS.obj
stacklo 0 0 ABS 0 - /tmp/xcXTfe6nS.obj
__CFG_LVP$OFF 0 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
__Lspace_0 0 0 ABS 0 - -
__Lspace_1 0 0 ABS 0 - -
__Lspace_2 0 0 ABS 0 - -
__Lspace_3 0 0 ABS 0 - -
__HcstackBANK0 0 0 ABS 0 cstackBANK0 -
_PIR1bits C 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
__Lend_init 22 0 CODE 0 end_init -
__LcstackCOMMON 0 0 ABS 0 cstackCOMMON -
end_of_initialization 32 0 CODE 0 cinit dist/default/debug/logic-clock.X.debug.obj
__Hintentry 22 0 CODE 0 intentry -
__end_of_countDelay 194 0 CODE 0 text1 dist/default/debug/logic-clock.X.debug.obj
__Lstrings 0 0 ABS 0 strings -
__Hreset_vec 6 0 CODE 0 reset_vec -
__HbssBANK0 0 0 ABS 0 bssBANK0 -
__ptext1 168 0 CODE 0 text1 dist/default/debug/logic-clock.X.debug.obj
__ptext2 E4 0 CODE 0 text2 dist/default/debug/logic-clock.X.debug.obj
__ptext3 194 0 CODE 0 text3 dist/default/debug/logic-clock.X.debug.obj
__Lpowerup 0 0 CODE 0 powerup -
__Leeprom_data 0 0 EEDATA 3 eeprom_data -
__Lreset_vec 0 0 CODE 0 reset_vec -
__CFG_FOSC$XT 0 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
__end_of__initialization 32 0 CODE 0 cinit dist/default/debug/logic-clock.X.debug.obj
__Lfunctab 0 0 CODE 0 functab -
__Lclrtext 0 0 ABS 0 clrtext -
__pcstackCOMMON 0 0 COMMON 1 cstackCOMMON dist/default/debug/logic-clock.X.debug.obj
_TXSTAbits 98 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
__Hend_init 26 0 CODE 0 end_init -
__end_of_main E4 0 CODE 0 maintext dist/default/debug/logic-clock.X.debug.obj
_PORTA 5 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
_PORTB 6 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
_PORTC 7 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
_RCREG 1A 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
_SPBRG 99 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
_TRISA 85 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
_TRISB 86 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
_TRISC 87 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
__Hram 0 0 ABS 0 ram -
__Lram 0 0 ABS 0 ram -
interrupt_function 8 0 CODE 0 intentry dist/default/debug/logic-clock.X.debug.obj
__CFG_CPD$OFF 0 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
_SSPSTATbits 94 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
__pintentry 8 0 CODE 0 intentry dist/default/debug/logic-clock.X.debug.obj
__size_of_isr 0 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
__initialization 26 0 CODE 0 cinit dist/default/debug/logic-clock.X.debug.obj
__CFG_PWRTE$OFF 0 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
__pbssBANK0 2E 0 BANK0 1 bssBANK0 dist/default/debug/logic-clock.X.debug.obj
__CFG_WRT$OFF 0 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
_STATUSbits 3 0 ABS 0 - dist/default/debug/logic-clock.X.debug.obj
# %SPLITSTAB Section
# This section enumerates all the psect splits performed by the assembler.
# The beginning of the section is indicated by %SPLITSTAB.
# Each line is a record a particular split, where the parent psect is on
# the left and the child on the right.  Note that a child psect is always
# split form the top of the parent psect. All splits from a given parent
# are listed in the order in which they occurred.
%SPLITSTAB
# %DABS Section
# This section contains a table of all usuage of the assember
# directive DABS in the program. Each line has the following format:
#   <name> <space> <address> <size>
# If the DABS was originally labelled then that shall be <name>,
# otherwise name will be "-".  The <space> number is in decimal.
# <address> and <size> are in byte units as unqaulified hexadecimal
%DABS
- 1 7C 2
# %SEGMENTS Section
# This sections enumerates the segments of the program.  Each segment
# is described on a single line as follows:
#    <name> <space> <link address> <file address> <size> <delta>
# Addresses and size are in unqualified hexadecimal.  The link address
# and size are in units of delta. The file address is in units of bytes.
# All other numeric quantities are in decimal.
%SEGMENTS
cstackBANK0 1 20 20 14 1
intentry 0 4 8 DC 2
reset_vec 0 0 0 3 2
config 0 2007 400E 1 2
