

================================================================
== Vivado HLS Report for 'L3_wlo_166'
================================================================
* Date:           Wed Aug 17 17:18:31 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dnn
* Solution:       wordlength_opt__16_6
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  443|  443|  443|  443|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- layer_3  |  441|  441|        30|          4|          4|   104|    yes   |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 30


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 1
  Pipeline-0 : II = 4, D = 30, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 32 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 2 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%x_25_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_25_1_V_read)" [dnn/dnn.cpp:636]   --->   Operation 33 'read' 'x_25_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%x_25_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_25_0_V_read)" [dnn/dnn.cpp:636]   --->   Operation 34 'read' 'x_25_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%x_24_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_24_1_V_read)" [dnn/dnn.cpp:636]   --->   Operation 35 'read' 'x_24_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%x_24_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_24_0_V_read)" [dnn/dnn.cpp:636]   --->   Operation 36 'read' 'x_24_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%x_23_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_23_1_V_read)" [dnn/dnn.cpp:636]   --->   Operation 37 'read' 'x_23_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%x_23_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_23_0_V_read)" [dnn/dnn.cpp:636]   --->   Operation 38 'read' 'x_23_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%x_22_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_22_1_V_read)" [dnn/dnn.cpp:636]   --->   Operation 39 'read' 'x_22_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%x_22_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_22_0_V_read)" [dnn/dnn.cpp:636]   --->   Operation 40 'read' 'x_22_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%x_21_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_21_1_V_read)" [dnn/dnn.cpp:636]   --->   Operation 41 'read' 'x_21_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%x_21_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_21_0_V_read)" [dnn/dnn.cpp:636]   --->   Operation 42 'read' 'x_21_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%x_20_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_20_1_V_read)" [dnn/dnn.cpp:636]   --->   Operation 43 'read' 'x_20_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%x_20_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_20_0_V_read)" [dnn/dnn.cpp:636]   --->   Operation 44 'read' 'x_20_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%x_19_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_19_1_V_read)" [dnn/dnn.cpp:636]   --->   Operation 45 'read' 'x_19_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%x_19_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_19_0_V_read)" [dnn/dnn.cpp:636]   --->   Operation 46 'read' 'x_19_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%x_18_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_18_1_V_read)" [dnn/dnn.cpp:636]   --->   Operation 47 'read' 'x_18_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%x_18_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_18_0_V_read)" [dnn/dnn.cpp:636]   --->   Operation 48 'read' 'x_18_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%x_17_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_17_1_V_read)" [dnn/dnn.cpp:636]   --->   Operation 49 'read' 'x_17_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%x_17_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_17_0_V_read)" [dnn/dnn.cpp:636]   --->   Operation 50 'read' 'x_17_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%x_16_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_16_1_V_read)" [dnn/dnn.cpp:636]   --->   Operation 51 'read' 'x_16_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%x_16_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_16_0_V_read)" [dnn/dnn.cpp:636]   --->   Operation 52 'read' 'x_16_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%x_15_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_15_1_V_read)" [dnn/dnn.cpp:636]   --->   Operation 53 'read' 'x_15_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%x_15_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_15_0_V_read)" [dnn/dnn.cpp:636]   --->   Operation 54 'read' 'x_15_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%x_14_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_14_1_V_read)" [dnn/dnn.cpp:636]   --->   Operation 55 'read' 'x_14_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%x_14_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_14_0_V_read)" [dnn/dnn.cpp:636]   --->   Operation 56 'read' 'x_14_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%x_13_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_13_1_V_read)" [dnn/dnn.cpp:636]   --->   Operation 57 'read' 'x_13_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%x_13_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_13_0_V_read)" [dnn/dnn.cpp:636]   --->   Operation 58 'read' 'x_13_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%x_12_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_12_1_V_read)" [dnn/dnn.cpp:636]   --->   Operation 59 'read' 'x_12_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%x_12_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_12_0_V_read)" [dnn/dnn.cpp:636]   --->   Operation 60 'read' 'x_12_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%x_11_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_11_1_V_read)" [dnn/dnn.cpp:636]   --->   Operation 61 'read' 'x_11_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%x_11_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_11_0_V_read)" [dnn/dnn.cpp:636]   --->   Operation 62 'read' 'x_11_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%x_10_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_10_1_V_read)" [dnn/dnn.cpp:636]   --->   Operation 63 'read' 'x_10_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%x_10_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_10_0_V_read)" [dnn/dnn.cpp:636]   --->   Operation 64 'read' 'x_10_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%x_9_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_9_1_V_read)" [dnn/dnn.cpp:636]   --->   Operation 65 'read' 'x_9_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%x_9_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_9_0_V_read)" [dnn/dnn.cpp:636]   --->   Operation 66 'read' 'x_9_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%x_8_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_8_1_V_read)" [dnn/dnn.cpp:636]   --->   Operation 67 'read' 'x_8_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%x_8_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_8_0_V_read)" [dnn/dnn.cpp:636]   --->   Operation 68 'read' 'x_8_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%x_7_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_7_1_V_read)" [dnn/dnn.cpp:636]   --->   Operation 69 'read' 'x_7_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%x_7_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_7_0_V_read)" [dnn/dnn.cpp:636]   --->   Operation 70 'read' 'x_7_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%x_6_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_6_1_V_read)" [dnn/dnn.cpp:636]   --->   Operation 71 'read' 'x_6_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%x_6_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_6_0_V_read)" [dnn/dnn.cpp:636]   --->   Operation 72 'read' 'x_6_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%x_5_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_5_1_V_read)" [dnn/dnn.cpp:636]   --->   Operation 73 'read' 'x_5_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%x_5_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_5_0_V_read)" [dnn/dnn.cpp:636]   --->   Operation 74 'read' 'x_5_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%x_4_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_4_1_V_read)" [dnn/dnn.cpp:636]   --->   Operation 75 'read' 'x_4_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%x_4_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_4_0_V_read)" [dnn/dnn.cpp:636]   --->   Operation 76 'read' 'x_4_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%x_3_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_3_1_V_read)" [dnn/dnn.cpp:636]   --->   Operation 77 'read' 'x_3_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%x_3_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_3_0_V_read)" [dnn/dnn.cpp:636]   --->   Operation 78 'read' 'x_3_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%x_2_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_2_1_V_read)" [dnn/dnn.cpp:636]   --->   Operation 79 'read' 'x_2_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%x_2_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_2_0_V_read)" [dnn/dnn.cpp:636]   --->   Operation 80 'read' 'x_2_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%x_1_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_1_1_V_read)" [dnn/dnn.cpp:636]   --->   Operation 81 'read' 'x_1_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%x_1_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_1_0_V_read)" [dnn/dnn.cpp:636]   --->   Operation 82 'read' 'x_1_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%x_0_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_0_1_V_read)" [dnn/dnn.cpp:636]   --->   Operation 83 'read' 'x_0_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%x_0_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_0_0_V_read)" [dnn/dnn.cpp:636]   --->   Operation 84 'read' 'x_0_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i16 %x_0_0_V_read_1 to i22" [dnn/dnn.cpp:644]   --->   Operation 85 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i16 %x_0_1_V_read_1 to i25" [dnn/dnn.cpp:644]   --->   Operation 86 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i16 %x_1_0_V_read_1 to i20" [dnn/dnn.cpp:644]   --->   Operation 87 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i16 %x_1_1_V_read_1 to i22" [dnn/dnn.cpp:644]   --->   Operation 88 'sext' 'sext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln1116_4 = sext i16 %x_2_0_V_read_1 to i25" [dnn/dnn.cpp:644]   --->   Operation 89 'sext' 'sext_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i16 %x_2_1_V_read_1 to i24" [dnn/dnn.cpp:644]   --->   Operation 90 'sext' 'sext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1116_6 = sext i16 %x_3_0_V_read_1 to i24" [dnn/dnn.cpp:644]   --->   Operation 91 'sext' 'sext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln1116_7 = sext i16 %x_3_1_V_read_1 to i24" [dnn/dnn.cpp:644]   --->   Operation 92 'sext' 'sext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1116_8 = sext i16 %x_4_0_V_read_1 to i24" [dnn/dnn.cpp:644]   --->   Operation 93 'sext' 'sext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln1116_9 = sext i16 %x_4_1_V_read_1 to i25" [dnn/dnn.cpp:644]   --->   Operation 94 'sext' 'sext_ln1116_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i16 %x_5_0_V_read_1 to i25" [dnn/dnn.cpp:644]   --->   Operation 95 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i16 %x_5_1_V_read_1 to i26" [dnn/dnn.cpp:644]   --->   Operation 96 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln1116_10 = sext i16 %x_6_0_V_read_1 to i25" [dnn/dnn.cpp:644]   --->   Operation 97 'sext' 'sext_ln1116_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln1116_11 = sext i16 %x_6_1_V_read_1 to i24" [dnn/dnn.cpp:644]   --->   Operation 98 'sext' 'sext_ln1116_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1116_12 = sext i16 %x_7_0_V_read_1 to i25" [dnn/dnn.cpp:644]   --->   Operation 99 'sext' 'sext_ln1116_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1116_13 = sext i16 %x_7_1_V_read_1 to i25" [dnn/dnn.cpp:644]   --->   Operation 100 'sext' 'sext_ln1116_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln1116_14 = sext i16 %x_8_0_V_read_1 to i22" [dnn/dnn.cpp:644]   --->   Operation 101 'sext' 'sext_ln1116_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln1116_15 = sext i16 %x_8_1_V_read_1 to i21" [dnn/dnn.cpp:644]   --->   Operation 102 'sext' 'sext_ln1116_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln1116_16 = sext i16 %x_9_0_V_read_1 to i21" [dnn/dnn.cpp:644]   --->   Operation 103 'sext' 'sext_ln1116_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln1116_17 = sext i16 %x_9_1_V_read_1 to i22" [dnn/dnn.cpp:644]   --->   Operation 104 'sext' 'sext_ln1116_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln1116_18 = sext i16 %x_10_0_V_read_1 to i21" [dnn/dnn.cpp:644]   --->   Operation 105 'sext' 'sext_ln1116_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln1116_19 = sext i16 %x_10_1_V_read_1 to i22" [dnn/dnn.cpp:644]   --->   Operation 106 'sext' 'sext_ln1116_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1116_20 = sext i16 %x_11_0_V_read_1 to i24" [dnn/dnn.cpp:644]   --->   Operation 107 'sext' 'sext_ln1116_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1116_21 = sext i16 %x_11_1_V_read_1 to i25" [dnn/dnn.cpp:644]   --->   Operation 108 'sext' 'sext_ln1116_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1116_22 = sext i16 %x_12_0_V_read_1 to i21" [dnn/dnn.cpp:644]   --->   Operation 109 'sext' 'sext_ln1116_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln1116_23 = sext i16 %x_12_1_V_read_1 to i23" [dnn/dnn.cpp:644]   --->   Operation 110 'sext' 'sext_ln1116_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1116_24 = sext i16 %x_13_0_V_read_1 to i25" [dnn/dnn.cpp:644]   --->   Operation 111 'sext' 'sext_ln1116_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln1116_25 = sext i16 %x_13_1_V_read_1 to i25" [dnn/dnn.cpp:644]   --->   Operation 112 'sext' 'sext_ln1116_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1116_26 = sext i16 %x_14_0_V_read_1 to i20" [dnn/dnn.cpp:644]   --->   Operation 113 'sext' 'sext_ln1116_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1116_27 = sext i16 %x_14_1_V_read_1 to i24" [dnn/dnn.cpp:644]   --->   Operation 114 'sext' 'sext_ln1116_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1116_28 = sext i16 %x_15_0_V_read_1 to i25" [dnn/dnn.cpp:644]   --->   Operation 115 'sext' 'sext_ln1116_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1116_29 = sext i16 %x_15_1_V_read_1 to i25" [dnn/dnn.cpp:644]   --->   Operation 116 'sext' 'sext_ln1116_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln1116_30 = sext i16 %x_16_0_V_read_1 to i25" [dnn/dnn.cpp:644]   --->   Operation 117 'sext' 'sext_ln1116_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1116_31 = sext i16 %x_16_1_V_read_1 to i20" [dnn/dnn.cpp:644]   --->   Operation 118 'sext' 'sext_ln1116_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1116_32 = sext i16 %x_17_0_V_read_1 to i25" [dnn/dnn.cpp:644]   --->   Operation 119 'sext' 'sext_ln1116_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln1116_33 = sext i16 %x_17_1_V_read_1 to i25" [dnn/dnn.cpp:644]   --->   Operation 120 'sext' 'sext_ln1116_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln1116_34 = sext i16 %x_18_0_V_read_1 to i22" [dnn/dnn.cpp:644]   --->   Operation 121 'sext' 'sext_ln1116_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1116_35 = sext i16 %x_18_1_V_read_1 to i25" [dnn/dnn.cpp:644]   --->   Operation 122 'sext' 'sext_ln1116_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln1116_36 = sext i16 %x_19_0_V_read_1 to i25" [dnn/dnn.cpp:644]   --->   Operation 123 'sext' 'sext_ln1116_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln1116_37 = sext i16 %x_19_1_V_read_1 to i25" [dnn/dnn.cpp:644]   --->   Operation 124 'sext' 'sext_ln1116_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln1116_38 = sext i16 %x_20_0_V_read_1 to i21" [dnn/dnn.cpp:644]   --->   Operation 125 'sext' 'sext_ln1116_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln1116_39 = sext i16 %x_20_1_V_read_1 to i25" [dnn/dnn.cpp:644]   --->   Operation 126 'sext' 'sext_ln1116_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln1116_40 = sext i16 %x_21_0_V_read_1 to i25" [dnn/dnn.cpp:644]   --->   Operation 127 'sext' 'sext_ln1116_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1116_41 = sext i16 %x_21_1_V_read_1 to i25" [dnn/dnn.cpp:644]   --->   Operation 128 'sext' 'sext_ln1116_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln1116_42 = sext i16 %x_22_0_V_read_1 to i21" [dnn/dnn.cpp:644]   --->   Operation 129 'sext' 'sext_ln1116_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1116_43 = sext i16 %x_22_1_V_read_1 to i24" [dnn/dnn.cpp:644]   --->   Operation 130 'sext' 'sext_ln1116_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln1116_44 = sext i16 %x_23_0_V_read_1 to i22" [dnn/dnn.cpp:644]   --->   Operation 131 'sext' 'sext_ln1116_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1116_45 = sext i16 %x_23_1_V_read_1 to i21" [dnn/dnn.cpp:644]   --->   Operation 132 'sext' 'sext_ln1116_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln1116_46 = sext i16 %x_24_0_V_read_1 to i24" [dnn/dnn.cpp:644]   --->   Operation 133 'sext' 'sext_ln1116_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln1116_47 = sext i16 %x_24_1_V_read_1 to i25" [dnn/dnn.cpp:644]   --->   Operation 134 'sext' 'sext_ln1116_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln638 = sext i16 %x_25_0_V_read_1 to i24" [dnn/dnn.cpp:638]   --->   Operation 135 'sext' 'sext_ln638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln638_1 = sext i16 %x_25_1_V_read_1 to i25" [dnn/dnn.cpp:638]   --->   Operation 136 'sext' 'sext_ln638_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (1.76ns)   --->   "br label %1" [dnn/dnn.cpp:638]   --->   Operation 137 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %layer_3 ]"   --->   Operation 138 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (1.48ns)   --->   "%icmp_ln638 = icmp eq i7 %i_0, -24" [dnn/dnn.cpp:638]   --->   Operation 139 'icmp' 'icmp_ln638' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 104, i64 104, i64 104)"   --->   Operation 140 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [dnn/dnn.cpp:638]   --->   Operation 141 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "br i1 %icmp_ln638, label %2, label %layer_3" [dnn/dnn.cpp:638]   --->   Operation 142 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln642 = zext i7 %i_0 to i64" [dnn/dnn.cpp:642]   --->   Operation 143 'zext' 'zext_ln642' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%L2_BIAS_V_addr = getelementptr [104 x i9]* @L2_BIAS_V, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:642]   --->   Operation 144 'getelementptr' 'L2_BIAS_V_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_2 : Operation 145 [2/2] (3.25ns)   --->   "%before_relu_V = load i9* %L2_BIAS_V_addr, align 2" [dnn/dnn.cpp:642]   --->   Operation 145 'load' 'before_relu_V' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_0_addr = getelementptr [104 x i6]* @L2_WEIGHTS_V_0, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 146 'getelementptr' 'L2_WEIGHTS_V_0_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_2 : Operation 147 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_0_load = load i6* %L2_WEIGHTS_V_0_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 147 'load' 'L2_WEIGHTS_V_0_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_1_addr = getelementptr [104 x i9]* @L2_WEIGHTS_V_1, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 148 'getelementptr' 'L2_WEIGHTS_V_1_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_2 : Operation 149 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_1_load = load i9* %L2_WEIGHTS_V_1_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 149 'load' 'L2_WEIGHTS_V_1_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_2_addr = getelementptr [104 x i4]* @L2_WEIGHTS_V_2, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 150 'getelementptr' 'L2_WEIGHTS_V_2_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_2 : Operation 151 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_2_load = load i4* %L2_WEIGHTS_V_2_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 151 'load' 'L2_WEIGHTS_V_2_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_3_addr = getelementptr [104 x i6]* @L2_WEIGHTS_V_3, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 152 'getelementptr' 'L2_WEIGHTS_V_3_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_2 : Operation 153 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_3_load = load i6* %L2_WEIGHTS_V_3_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 153 'load' 'L2_WEIGHTS_V_3_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_4_addr = getelementptr [104 x i9]* @L2_WEIGHTS_V_4, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 154 'getelementptr' 'L2_WEIGHTS_V_4_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_2 : Operation 155 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_4_load = load i9* %L2_WEIGHTS_V_4_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 155 'load' 'L2_WEIGHTS_V_4_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_5_addr = getelementptr [104 x i8]* @L2_WEIGHTS_V_5, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 156 'getelementptr' 'L2_WEIGHTS_V_5_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_2 : Operation 157 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_5_load = load i8* %L2_WEIGHTS_V_5_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 157 'load' 'L2_WEIGHTS_V_5_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_6_addr = getelementptr [104 x i8]* @L2_WEIGHTS_V_6, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 158 'getelementptr' 'L2_WEIGHTS_V_6_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_2 : Operation 159 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_6_load = load i8* %L2_WEIGHTS_V_6_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 159 'load' 'L2_WEIGHTS_V_6_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_7_addr = getelementptr [104 x i8]* @L2_WEIGHTS_V_7, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 160 'getelementptr' 'L2_WEIGHTS_V_7_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_2 : Operation 161 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_7_load = load i8* %L2_WEIGHTS_V_7_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 161 'load' 'L2_WEIGHTS_V_7_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 162 [1/2] (3.25ns)   --->   "%before_relu_V = load i9* %L2_BIAS_V_addr, align 2" [dnn/dnn.cpp:642]   --->   Operation 162 'load' 'before_relu_V' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_3 : Operation 163 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_0_load = load i6* %L2_WEIGHTS_V_0_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 163 'load' 'L2_WEIGHTS_V_0_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_3 : Operation 164 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_1_load = load i9* %L2_WEIGHTS_V_1_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 164 'load' 'L2_WEIGHTS_V_1_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_3 : Operation 165 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_2_load = load i4* %L2_WEIGHTS_V_2_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 165 'load' 'L2_WEIGHTS_V_2_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_3 : Operation 166 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_3_load = load i6* %L2_WEIGHTS_V_3_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 166 'load' 'L2_WEIGHTS_V_3_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_3 : Operation 167 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_4_load = load i9* %L2_WEIGHTS_V_4_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 167 'load' 'L2_WEIGHTS_V_4_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_3 : Operation 168 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_5_load = load i8* %L2_WEIGHTS_V_5_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 168 'load' 'L2_WEIGHTS_V_5_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_3 : Operation 169 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_6_load = load i8* %L2_WEIGHTS_V_6_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 169 'load' 'L2_WEIGHTS_V_6_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_3 : Operation 170 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_7_load = load i8* %L2_WEIGHTS_V_7_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 170 'load' 'L2_WEIGHTS_V_7_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>

State 4 <SV = 3> <Delay = 9.40>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i6 %L2_WEIGHTS_V_0_load to i22" [dnn/dnn.cpp:644]   --->   Operation 171 'sext' 'sext_ln1118' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1118 = mul i22 %sext_ln1116, %sext_ln1118" [dnn/dnn.cpp:644]   --->   Operation 172 'mul' 'mul_ln1118' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%shl_ln = call i19 @_ssdm_op_BitConcatenate.i19.i9.i10(i9 %before_relu_V, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 173 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln1192_30 = sext i19 %shl_ln to i22" [dnn/dnn.cpp:644]   --->   Operation 174 'sext' 'sext_ln1192_30' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192 = add i22 %sext_ln1192_30, %mul_ln1118" [dnn/dnn.cpp:644]   --->   Operation 175 'add' 'add_ln1192' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i9 %L2_WEIGHTS_V_1_load to i25" [dnn/dnn.cpp:644]   --->   Operation 176 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_1)   --->   "%mul_ln1118_1 = mul i25 %sext_ln1116_1, %sext_ln1118_1" [dnn/dnn.cpp:644]   --->   Operation 177 'mul' 'mul_ln1118_1' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 178 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_1)   --->   "%sext_ln1118_2 = sext i25 %mul_ln1118_1 to i26" [dnn/dnn.cpp:644]   --->   Operation 178 'sext' 'sext_ln1118_2' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_52 = call i12 @_ssdm_op_PartSelect.i12.i22.i32.i32(i22 %add_ln1192, i32 10, i32 21)" [dnn/dnn.cpp:644]   --->   Operation 179 'partselect' 'tmp_52' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_53 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %tmp_52, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 180 'bitconcatenate' 'tmp_53' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i22 %tmp_53 to i26" [dnn/dnn.cpp:644]   --->   Operation 181 'sext' 'sext_ln728' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_1 = add i26 %sext_ln728, %sext_ln1118_2" [dnn/dnn.cpp:644]   --->   Operation 182 'add' 'add_ln1192_1' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_2 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_1, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 183 'partselect' 'tmp_2' <Predicate = (!icmp_ln638)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 9.40>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i4 %L2_WEIGHTS_V_2_load to i20" [dnn/dnn.cpp:644]   --->   Operation 184 'sext' 'sext_ln1118_3' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_2)   --->   "%mul_ln1118_2 = mul i20 %sext_ln1116_2, %sext_ln1118_3" [dnn/dnn.cpp:644]   --->   Operation 185 'mul' 'mul_ln1118_2' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%shl_ln728_2 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_2, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 186 'bitconcatenate' 'shl_ln728_2' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_2)   --->   "%sext_ln1192_2 = sext i20 %mul_ln1118_2 to i26" [dnn/dnn.cpp:644]   --->   Operation 187 'sext' 'sext_ln1192_2' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_2 = add i26 %shl_ln728_2, %sext_ln1192_2" [dnn/dnn.cpp:644]   --->   Operation 188 'add' 'add_ln1192_2' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i6 %L2_WEIGHTS_V_3_load to i22" [dnn/dnn.cpp:644]   --->   Operation 189 'sext' 'sext_ln1118_4' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_3)   --->   "%mul_ln1118_3 = mul i22 %sext_ln1116_3, %sext_ln1118_4" [dnn/dnn.cpp:644]   --->   Operation 190 'mul' 'mul_ln1118_3' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_3 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_2, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 191 'partselect' 'tmp_3' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%shl_ln728_3 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_3, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 192 'bitconcatenate' 'shl_ln728_3' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_3)   --->   "%sext_ln1192_3 = sext i22 %mul_ln1118_3 to i26" [dnn/dnn.cpp:644]   --->   Operation 193 'sext' 'sext_ln1192_3' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_3 = add i26 %shl_ln728_3, %sext_ln1192_3" [dnn/dnn.cpp:644]   --->   Operation 194 'add' 'add_ln1192_3' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_4 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_3, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 195 'partselect' 'tmp_4' <Predicate = (!icmp_ln638)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 9.40>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i9 %L2_WEIGHTS_V_4_load to i25" [dnn/dnn.cpp:644]   --->   Operation 196 'sext' 'sext_ln1118_5' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_4)   --->   "%mul_ln1118_4 = mul i25 %sext_ln1116_4, %sext_ln1118_5" [dnn/dnn.cpp:644]   --->   Operation 197 'mul' 'mul_ln1118_4' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 198 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_4)   --->   "%sext_ln1118_6 = sext i25 %mul_ln1118_4 to i26" [dnn/dnn.cpp:644]   --->   Operation 198 'sext' 'sext_ln1118_6' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%shl_ln728_4 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_4, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 199 'bitconcatenate' 'shl_ln728_4' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_4 = add i26 %shl_ln728_4, %sext_ln1118_6" [dnn/dnn.cpp:644]   --->   Operation 200 'add' 'add_ln1192_4' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i8 %L2_WEIGHTS_V_5_load to i24" [dnn/dnn.cpp:644]   --->   Operation 201 'sext' 'sext_ln1118_7' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_5)   --->   "%mul_ln1118_5 = mul i24 %sext_ln1116_5, %sext_ln1118_7" [dnn/dnn.cpp:644]   --->   Operation 202 'mul' 'mul_ln1118_5' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_5 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_4, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 203 'partselect' 'tmp_5' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%shl_ln728_5 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_5, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 204 'bitconcatenate' 'shl_ln728_5' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_5)   --->   "%sext_ln1192_4 = sext i24 %mul_ln1118_5 to i26" [dnn/dnn.cpp:644]   --->   Operation 205 'sext' 'sext_ln1192_4' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_5 = add i26 %shl_ln728_5, %sext_ln1192_4" [dnn/dnn.cpp:644]   --->   Operation 206 'add' 'add_ln1192_5' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_6 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_5, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 207 'partselect' 'tmp_6' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_8_addr = getelementptr [104 x i8]* @L2_WEIGHTS_V_8, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 208 'getelementptr' 'L2_WEIGHTS_V_8_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_6 : Operation 209 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_8_load = load i8* %L2_WEIGHTS_V_8_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 209 'load' 'L2_WEIGHTS_V_8_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_9_addr = getelementptr [104 x i9]* @L2_WEIGHTS_V_9, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 210 'getelementptr' 'L2_WEIGHTS_V_9_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_6 : Operation 211 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_9_load = load i9* %L2_WEIGHTS_V_9_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 211 'load' 'L2_WEIGHTS_V_9_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_10_addr = getelementptr [104 x i9]* @L2_WEIGHTS_V_10, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 212 'getelementptr' 'L2_WEIGHTS_V_10_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_6 : Operation 213 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_10_load = load i9* %L2_WEIGHTS_V_10_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 213 'load' 'L2_WEIGHTS_V_10_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_11_addr = getelementptr [104 x i10]* @L2_WEIGHTS_V_11, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 214 'getelementptr' 'L2_WEIGHTS_V_11_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_6 : Operation 215 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_11_load = load i10* %L2_WEIGHTS_V_11_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 215 'load' 'L2_WEIGHTS_V_11_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_12_addr = getelementptr [104 x i9]* @L2_WEIGHTS_V_12, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 216 'getelementptr' 'L2_WEIGHTS_V_12_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_6 : Operation 217 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_12_load = load i9* %L2_WEIGHTS_V_12_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 217 'load' 'L2_WEIGHTS_V_12_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_13_addr = getelementptr [104 x i8]* @L2_WEIGHTS_V_13, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 218 'getelementptr' 'L2_WEIGHTS_V_13_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_6 : Operation 219 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_13_load = load i8* %L2_WEIGHTS_V_13_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 219 'load' 'L2_WEIGHTS_V_13_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_14_addr = getelementptr [104 x i9]* @L2_WEIGHTS_V_14, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 220 'getelementptr' 'L2_WEIGHTS_V_14_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_6 : Operation 221 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_14_load = load i9* %L2_WEIGHTS_V_14_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 221 'load' 'L2_WEIGHTS_V_14_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_15_addr = getelementptr [104 x i9]* @L2_WEIGHTS_V_15, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 222 'getelementptr' 'L2_WEIGHTS_V_15_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_6 : Operation 223 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_15_load = load i9* %L2_WEIGHTS_V_15_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 223 'load' 'L2_WEIGHTS_V_15_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>

State 7 <SV = 6> <Delay = 9.40>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i8 %L2_WEIGHTS_V_6_load to i24" [dnn/dnn.cpp:644]   --->   Operation 224 'sext' 'sext_ln1118_8' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_6)   --->   "%mul_ln1118_6 = mul i24 %sext_ln1116_6, %sext_ln1118_8" [dnn/dnn.cpp:644]   --->   Operation 225 'mul' 'mul_ln1118_6' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 226 [1/1] (0.00ns)   --->   "%shl_ln728_6 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_6, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 226 'bitconcatenate' 'shl_ln728_6' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_7 : Operation 227 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_6)   --->   "%sext_ln1192_5 = sext i24 %mul_ln1118_6 to i26" [dnn/dnn.cpp:644]   --->   Operation 227 'sext' 'sext_ln1192_5' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_7 : Operation 228 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_6 = add i26 %shl_ln728_6, %sext_ln1192_5" [dnn/dnn.cpp:644]   --->   Operation 228 'add' 'add_ln1192_6' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i8 %L2_WEIGHTS_V_7_load to i24" [dnn/dnn.cpp:644]   --->   Operation 229 'sext' 'sext_ln1118_9' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_7 : Operation 230 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_7)   --->   "%mul_ln1118_7 = mul i24 %sext_ln1116_7, %sext_ln1118_9" [dnn/dnn.cpp:644]   --->   Operation 230 'mul' 'mul_ln1118_7' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_7 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_6, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 231 'partselect' 'tmp_7' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_7 : Operation 232 [1/1] (0.00ns)   --->   "%shl_ln728_7 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_7, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 232 'bitconcatenate' 'shl_ln728_7' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_7 : Operation 233 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_7)   --->   "%sext_ln1192_6 = sext i24 %mul_ln1118_7 to i26" [dnn/dnn.cpp:644]   --->   Operation 233 'sext' 'sext_ln1192_6' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_7 : Operation 234 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_7 = add i26 %shl_ln728_7, %sext_ln1192_6" [dnn/dnn.cpp:644]   --->   Operation 234 'add' 'add_ln1192_7' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 235 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_8_load = load i8* %L2_WEIGHTS_V_8_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 235 'load' 'L2_WEIGHTS_V_8_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_8 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_7, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 236 'partselect' 'tmp_8' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_7 : Operation 237 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_9_load = load i9* %L2_WEIGHTS_V_9_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 237 'load' 'L2_WEIGHTS_V_9_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_7 : Operation 238 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_10_load = load i9* %L2_WEIGHTS_V_10_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 238 'load' 'L2_WEIGHTS_V_10_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_7 : Operation 239 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_11_load = load i10* %L2_WEIGHTS_V_11_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 239 'load' 'L2_WEIGHTS_V_11_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_7 : Operation 240 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_12_load = load i9* %L2_WEIGHTS_V_12_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 240 'load' 'L2_WEIGHTS_V_12_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_7 : Operation 241 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_13_load = load i8* %L2_WEIGHTS_V_13_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 241 'load' 'L2_WEIGHTS_V_13_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_7 : Operation 242 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_14_load = load i9* %L2_WEIGHTS_V_14_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 242 'load' 'L2_WEIGHTS_V_14_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_7 : Operation 243 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_15_load = load i9* %L2_WEIGHTS_V_15_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 243 'load' 'L2_WEIGHTS_V_15_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>

State 8 <SV = 7> <Delay = 9.40>
ST_8 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i8 %L2_WEIGHTS_V_8_load to i24" [dnn/dnn.cpp:644]   --->   Operation 244 'sext' 'sext_ln1118_10' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_8 : Operation 245 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_8)   --->   "%mul_ln1118_8 = mul i24 %sext_ln1116_8, %sext_ln1118_10" [dnn/dnn.cpp:644]   --->   Operation 245 'mul' 'mul_ln1118_8' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 246 [1/1] (0.00ns)   --->   "%shl_ln728_8 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_8, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 246 'bitconcatenate' 'shl_ln728_8' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_8 : Operation 247 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_8)   --->   "%sext_ln1192_7 = sext i24 %mul_ln1118_8 to i26" [dnn/dnn.cpp:644]   --->   Operation 247 'sext' 'sext_ln1192_7' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_8 : Operation 248 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_8 = add i26 %shl_ln728_8, %sext_ln1192_7" [dnn/dnn.cpp:644]   --->   Operation 248 'add' 'add_ln1192_8' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i9 %L2_WEIGHTS_V_9_load to i25" [dnn/dnn.cpp:644]   --->   Operation 249 'sext' 'sext_ln1118_11' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_8 : Operation 250 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_9)   --->   "%mul_ln1118_9 = mul i25 %sext_ln1116_9, %sext_ln1118_11" [dnn/dnn.cpp:644]   --->   Operation 250 'mul' 'mul_ln1118_9' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 251 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_9)   --->   "%sext_ln1118_12 = sext i25 %mul_ln1118_9 to i26" [dnn/dnn.cpp:644]   --->   Operation 251 'sext' 'sext_ln1118_12' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_8 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_9 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_8, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 252 'partselect' 'tmp_9' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_8 : Operation 253 [1/1] (0.00ns)   --->   "%shl_ln728_9 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_9, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 253 'bitconcatenate' 'shl_ln728_9' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_8 : Operation 254 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_9 = add i26 %shl_ln728_9, %sext_ln1118_12" [dnn/dnn.cpp:644]   --->   Operation 254 'add' 'add_ln1192_9' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_s = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_9, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 255 'partselect' 'tmp_s' <Predicate = (!icmp_ln638)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 9.40>
ST_9 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i9 %L2_WEIGHTS_V_10_load to i25" [dnn/dnn.cpp:644]   --->   Operation 256 'sext' 'sext_ln1118_13' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_9 : Operation 257 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_10)   --->   "%mul_ln1118_10 = mul i25 %sext_ln1192_1, %sext_ln1118_13" [dnn/dnn.cpp:644]   --->   Operation 257 'mul' 'mul_ln1118_10' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 258 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_10)   --->   "%sext_ln1118_14 = sext i25 %mul_ln1118_10 to i26" [dnn/dnn.cpp:644]   --->   Operation 258 'sext' 'sext_ln1118_14' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_9 : Operation 259 [1/1] (0.00ns)   --->   "%shl_ln728_s = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_s, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 259 'bitconcatenate' 'shl_ln728_s' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_9 : Operation 260 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_10 = add i26 %shl_ln728_s, %sext_ln1118_14" [dnn/dnn.cpp:644]   --->   Operation 260 'add' 'add_ln1192_10' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i10 %L2_WEIGHTS_V_11_load to i26" [dnn/dnn.cpp:644]   --->   Operation 261 'sext' 'sext_ln1192_8' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_9 : Operation 262 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_11)   --->   "%mul_ln1192 = mul i26 %sext_ln1192, %sext_ln1192_8" [dnn/dnn.cpp:644]   --->   Operation 262 'mul' 'mul_ln1192' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_1 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_10, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 263 'partselect' 'tmp_1' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_9 : Operation 264 [1/1] (0.00ns)   --->   "%shl_ln728_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_1, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 264 'bitconcatenate' 'shl_ln728_1' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_9 : Operation 265 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_11 = add i26 %shl_ln728_1, %mul_ln1192" [dnn/dnn.cpp:644]   --->   Operation 265 'add' 'add_ln1192_11' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_10 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_11, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 266 'partselect' 'tmp_10' <Predicate = (!icmp_ln638)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 9.40>
ST_10 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i9 %L2_WEIGHTS_V_12_load to i25" [dnn/dnn.cpp:644]   --->   Operation 267 'sext' 'sext_ln1118_15' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_10 : Operation 268 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_12)   --->   "%mul_ln1118_11 = mul i25 %sext_ln1116_10, %sext_ln1118_15" [dnn/dnn.cpp:644]   --->   Operation 268 'mul' 'mul_ln1118_11' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 269 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_12)   --->   "%sext_ln1118_16 = sext i25 %mul_ln1118_11 to i26" [dnn/dnn.cpp:644]   --->   Operation 269 'sext' 'sext_ln1118_16' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_10 : Operation 270 [1/1] (0.00ns)   --->   "%shl_ln728_10 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_10, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 270 'bitconcatenate' 'shl_ln728_10' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_10 : Operation 271 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_12 = add i26 %shl_ln728_10, %sext_ln1118_16" [dnn/dnn.cpp:644]   --->   Operation 271 'add' 'add_ln1192_12' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i8 %L2_WEIGHTS_V_13_load to i24" [dnn/dnn.cpp:644]   --->   Operation 272 'sext' 'sext_ln1118_17' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_10 : Operation 273 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_13)   --->   "%mul_ln1118_12 = mul i24 %sext_ln1116_11, %sext_ln1118_17" [dnn/dnn.cpp:644]   --->   Operation 273 'mul' 'mul_ln1118_12' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_11 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_12, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 274 'partselect' 'tmp_11' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_10 : Operation 275 [1/1] (0.00ns)   --->   "%shl_ln728_11 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_11, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 275 'bitconcatenate' 'shl_ln728_11' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_10 : Operation 276 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_13)   --->   "%sext_ln1192_9 = sext i24 %mul_ln1118_12 to i26" [dnn/dnn.cpp:644]   --->   Operation 276 'sext' 'sext_ln1192_9' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_10 : Operation 277 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_13 = add i26 %shl_ln728_11, %sext_ln1192_9" [dnn/dnn.cpp:644]   --->   Operation 277 'add' 'add_ln1192_13' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_12 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_13, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 278 'partselect' 'tmp_12' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_10 : Operation 279 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_16_addr = getelementptr [104 x i6]* @L2_WEIGHTS_V_16, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 279 'getelementptr' 'L2_WEIGHTS_V_16_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_10 : Operation 280 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_16_load = load i6* %L2_WEIGHTS_V_16_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 280 'load' 'L2_WEIGHTS_V_16_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_10 : Operation 281 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_17_addr = getelementptr [104 x i5]* @L2_WEIGHTS_V_17, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 281 'getelementptr' 'L2_WEIGHTS_V_17_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_10 : Operation 282 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_17_load = load i5* %L2_WEIGHTS_V_17_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 282 'load' 'L2_WEIGHTS_V_17_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_10 : Operation 283 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_18_addr = getelementptr [104 x i5]* @L2_WEIGHTS_V_18, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 283 'getelementptr' 'L2_WEIGHTS_V_18_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_10 : Operation 284 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_18_load = load i5* %L2_WEIGHTS_V_18_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 284 'load' 'L2_WEIGHTS_V_18_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_10 : Operation 285 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_19_addr = getelementptr [104 x i6]* @L2_WEIGHTS_V_19, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 285 'getelementptr' 'L2_WEIGHTS_V_19_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_10 : Operation 286 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_19_load = load i6* %L2_WEIGHTS_V_19_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 286 'load' 'L2_WEIGHTS_V_19_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_10 : Operation 287 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_20_addr = getelementptr [104 x i5]* @L2_WEIGHTS_V_20, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 287 'getelementptr' 'L2_WEIGHTS_V_20_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_10 : Operation 288 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_20_load = load i5* %L2_WEIGHTS_V_20_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 288 'load' 'L2_WEIGHTS_V_20_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_10 : Operation 289 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_21_addr = getelementptr [104 x i6]* @L2_WEIGHTS_V_21, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 289 'getelementptr' 'L2_WEIGHTS_V_21_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_10 : Operation 290 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_21_load = load i6* %L2_WEIGHTS_V_21_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 290 'load' 'L2_WEIGHTS_V_21_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_10 : Operation 291 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_22_addr = getelementptr [104 x i8]* @L2_WEIGHTS_V_22, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 291 'getelementptr' 'L2_WEIGHTS_V_22_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_10 : Operation 292 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_22_load = load i8* %L2_WEIGHTS_V_22_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 292 'load' 'L2_WEIGHTS_V_22_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_10 : Operation 293 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_23_addr = getelementptr [104 x i9]* @L2_WEIGHTS_V_23, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 293 'getelementptr' 'L2_WEIGHTS_V_23_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_10 : Operation 294 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_23_load = load i9* %L2_WEIGHTS_V_23_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 294 'load' 'L2_WEIGHTS_V_23_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>

State 11 <SV = 10> <Delay = 9.40>
ST_11 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i9 %L2_WEIGHTS_V_14_load to i25" [dnn/dnn.cpp:644]   --->   Operation 295 'sext' 'sext_ln1118_18' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_11 : Operation 296 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_14)   --->   "%mul_ln1118_13 = mul i25 %sext_ln1116_12, %sext_ln1118_18" [dnn/dnn.cpp:644]   --->   Operation 296 'mul' 'mul_ln1118_13' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 297 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_14)   --->   "%sext_ln1118_19 = sext i25 %mul_ln1118_13 to i26" [dnn/dnn.cpp:644]   --->   Operation 297 'sext' 'sext_ln1118_19' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_11 : Operation 298 [1/1] (0.00ns)   --->   "%shl_ln728_12 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_12, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 298 'bitconcatenate' 'shl_ln728_12' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_11 : Operation 299 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_14 = add i26 %shl_ln728_12, %sext_ln1118_19" [dnn/dnn.cpp:644]   --->   Operation 299 'add' 'add_ln1192_14' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i9 %L2_WEIGHTS_V_15_load to i25" [dnn/dnn.cpp:644]   --->   Operation 300 'sext' 'sext_ln1118_20' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_11 : Operation 301 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_15)   --->   "%mul_ln1118_14 = mul i25 %sext_ln1116_13, %sext_ln1118_20" [dnn/dnn.cpp:644]   --->   Operation 301 'mul' 'mul_ln1118_14' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 302 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_15)   --->   "%sext_ln1118_21 = sext i25 %mul_ln1118_14 to i26" [dnn/dnn.cpp:644]   --->   Operation 302 'sext' 'sext_ln1118_21' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_11 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_13 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_14, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 303 'partselect' 'tmp_13' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_11 : Operation 304 [1/1] (0.00ns)   --->   "%shl_ln728_13 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_13, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 304 'bitconcatenate' 'shl_ln728_13' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_11 : Operation 305 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_15 = add i26 %shl_ln728_13, %sext_ln1118_21" [dnn/dnn.cpp:644]   --->   Operation 305 'add' 'add_ln1192_15' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 306 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_16_load = load i6* %L2_WEIGHTS_V_16_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 306 'load' 'L2_WEIGHTS_V_16_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_11 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_14 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_15, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 307 'partselect' 'tmp_14' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_11 : Operation 308 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_17_load = load i5* %L2_WEIGHTS_V_17_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 308 'load' 'L2_WEIGHTS_V_17_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_11 : Operation 309 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_18_load = load i5* %L2_WEIGHTS_V_18_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 309 'load' 'L2_WEIGHTS_V_18_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_11 : Operation 310 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_19_load = load i6* %L2_WEIGHTS_V_19_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 310 'load' 'L2_WEIGHTS_V_19_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_11 : Operation 311 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_20_load = load i5* %L2_WEIGHTS_V_20_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 311 'load' 'L2_WEIGHTS_V_20_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_11 : Operation 312 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_21_load = load i6* %L2_WEIGHTS_V_21_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 312 'load' 'L2_WEIGHTS_V_21_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_11 : Operation 313 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_22_load = load i8* %L2_WEIGHTS_V_22_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 313 'load' 'L2_WEIGHTS_V_22_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_11 : Operation 314 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_23_load = load i9* %L2_WEIGHTS_V_23_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 314 'load' 'L2_WEIGHTS_V_23_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>

State 12 <SV = 11> <Delay = 9.40>
ST_12 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i6 %L2_WEIGHTS_V_16_load to i22" [dnn/dnn.cpp:644]   --->   Operation 315 'sext' 'sext_ln1118_22' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_12 : Operation 316 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_16)   --->   "%mul_ln1118_15 = mul i22 %sext_ln1116_14, %sext_ln1118_22" [dnn/dnn.cpp:644]   --->   Operation 316 'mul' 'mul_ln1118_15' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 317 [1/1] (0.00ns)   --->   "%shl_ln728_14 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_14, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 317 'bitconcatenate' 'shl_ln728_14' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_12 : Operation 318 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_16)   --->   "%sext_ln1192_10 = sext i22 %mul_ln1118_15 to i26" [dnn/dnn.cpp:644]   --->   Operation 318 'sext' 'sext_ln1192_10' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_12 : Operation 319 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_16 = add i26 %shl_ln728_14, %sext_ln1192_10" [dnn/dnn.cpp:644]   --->   Operation 319 'add' 'add_ln1192_16' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i5 %L2_WEIGHTS_V_17_load to i21" [dnn/dnn.cpp:644]   --->   Operation 320 'sext' 'sext_ln1118_23' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_12 : Operation 321 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_17)   --->   "%mul_ln1118_16 = mul i21 %sext_ln1116_15, %sext_ln1118_23" [dnn/dnn.cpp:644]   --->   Operation 321 'mul' 'mul_ln1118_16' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_15 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_16, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 322 'partselect' 'tmp_15' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_12 : Operation 323 [1/1] (0.00ns)   --->   "%shl_ln728_15 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_15, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 323 'bitconcatenate' 'shl_ln728_15' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_12 : Operation 324 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_17)   --->   "%sext_ln1192_11 = sext i21 %mul_ln1118_16 to i26" [dnn/dnn.cpp:644]   --->   Operation 324 'sext' 'sext_ln1192_11' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_12 : Operation 325 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_17 = add i26 %shl_ln728_15, %sext_ln1192_11" [dnn/dnn.cpp:644]   --->   Operation 325 'add' 'add_ln1192_17' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_16 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_17, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 326 'partselect' 'tmp_16' <Predicate = (!icmp_ln638)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 9.40>
ST_13 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i5 %L2_WEIGHTS_V_18_load to i21" [dnn/dnn.cpp:644]   --->   Operation 327 'sext' 'sext_ln1118_24' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_13 : Operation 328 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_18)   --->   "%mul_ln1118_17 = mul i21 %sext_ln1116_16, %sext_ln1118_24" [dnn/dnn.cpp:644]   --->   Operation 328 'mul' 'mul_ln1118_17' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 329 [1/1] (0.00ns)   --->   "%shl_ln728_16 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_16, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 329 'bitconcatenate' 'shl_ln728_16' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_13 : Operation 330 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_18)   --->   "%sext_ln1192_12 = sext i21 %mul_ln1118_17 to i26" [dnn/dnn.cpp:644]   --->   Operation 330 'sext' 'sext_ln1192_12' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_13 : Operation 331 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_18 = add i26 %shl_ln728_16, %sext_ln1192_12" [dnn/dnn.cpp:644]   --->   Operation 331 'add' 'add_ln1192_18' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln1118_25 = sext i6 %L2_WEIGHTS_V_19_load to i22" [dnn/dnn.cpp:644]   --->   Operation 332 'sext' 'sext_ln1118_25' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_13 : Operation 333 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_19)   --->   "%mul_ln1118_18 = mul i22 %sext_ln1116_17, %sext_ln1118_25" [dnn/dnn.cpp:644]   --->   Operation 333 'mul' 'mul_ln1118_18' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_17 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_18, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 334 'partselect' 'tmp_17' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_13 : Operation 335 [1/1] (0.00ns)   --->   "%shl_ln728_17 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_17, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 335 'bitconcatenate' 'shl_ln728_17' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_13 : Operation 336 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_19)   --->   "%sext_ln1192_13 = sext i22 %mul_ln1118_18 to i26" [dnn/dnn.cpp:644]   --->   Operation 336 'sext' 'sext_ln1192_13' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_13 : Operation 337 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_19 = add i26 %shl_ln728_17, %sext_ln1192_13" [dnn/dnn.cpp:644]   --->   Operation 337 'add' 'add_ln1192_19' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_18 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_19, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 338 'partselect' 'tmp_18' <Predicate = (!icmp_ln638)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 9.40>
ST_14 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln1118_26 = sext i5 %L2_WEIGHTS_V_20_load to i21" [dnn/dnn.cpp:644]   --->   Operation 339 'sext' 'sext_ln1118_26' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_14 : Operation 340 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_20)   --->   "%mul_ln1118_19 = mul i21 %sext_ln1116_18, %sext_ln1118_26" [dnn/dnn.cpp:644]   --->   Operation 340 'mul' 'mul_ln1118_19' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 341 [1/1] (0.00ns)   --->   "%shl_ln728_18 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_18, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 341 'bitconcatenate' 'shl_ln728_18' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_14 : Operation 342 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_20)   --->   "%sext_ln1192_14 = sext i21 %mul_ln1118_19 to i26" [dnn/dnn.cpp:644]   --->   Operation 342 'sext' 'sext_ln1192_14' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_14 : Operation 343 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_20 = add i26 %shl_ln728_18, %sext_ln1192_14" [dnn/dnn.cpp:644]   --->   Operation 343 'add' 'add_ln1192_20' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln1118_27 = sext i6 %L2_WEIGHTS_V_21_load to i22" [dnn/dnn.cpp:644]   --->   Operation 344 'sext' 'sext_ln1118_27' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_14 : Operation 345 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_21)   --->   "%mul_ln1118_20 = mul i22 %sext_ln1116_19, %sext_ln1118_27" [dnn/dnn.cpp:644]   --->   Operation 345 'mul' 'mul_ln1118_20' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_19 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_20, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 346 'partselect' 'tmp_19' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_14 : Operation 347 [1/1] (0.00ns)   --->   "%shl_ln728_19 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_19, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 347 'bitconcatenate' 'shl_ln728_19' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_14 : Operation 348 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_21)   --->   "%sext_ln1192_15 = sext i22 %mul_ln1118_20 to i26" [dnn/dnn.cpp:644]   --->   Operation 348 'sext' 'sext_ln1192_15' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_14 : Operation 349 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_21 = add i26 %shl_ln728_19, %sext_ln1192_15" [dnn/dnn.cpp:644]   --->   Operation 349 'add' 'add_ln1192_21' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_20 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_21, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 350 'partselect' 'tmp_20' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_14 : Operation 351 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_24_addr = getelementptr [104 x i5]* @L2_WEIGHTS_V_24, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 351 'getelementptr' 'L2_WEIGHTS_V_24_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_14 : Operation 352 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_24_load = load i5* %L2_WEIGHTS_V_24_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 352 'load' 'L2_WEIGHTS_V_24_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_14 : Operation 353 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_25_addr = getelementptr [104 x i7]* @L2_WEIGHTS_V_25, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 353 'getelementptr' 'L2_WEIGHTS_V_25_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_14 : Operation 354 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_25_load = load i7* %L2_WEIGHTS_V_25_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 354 'load' 'L2_WEIGHTS_V_25_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_14 : Operation 355 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_26_addr = getelementptr [104 x i9]* @L2_WEIGHTS_V_26, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 355 'getelementptr' 'L2_WEIGHTS_V_26_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_14 : Operation 356 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_26_load = load i9* %L2_WEIGHTS_V_26_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 356 'load' 'L2_WEIGHTS_V_26_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_14 : Operation 357 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_27_addr = getelementptr [104 x i9]* @L2_WEIGHTS_V_27, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 357 'getelementptr' 'L2_WEIGHTS_V_27_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_14 : Operation 358 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_27_load = load i9* %L2_WEIGHTS_V_27_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 358 'load' 'L2_WEIGHTS_V_27_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_14 : Operation 359 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_28_addr = getelementptr [104 x i4]* @L2_WEIGHTS_V_28, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 359 'getelementptr' 'L2_WEIGHTS_V_28_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_14 : Operation 360 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_28_load = load i4* %L2_WEIGHTS_V_28_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 360 'load' 'L2_WEIGHTS_V_28_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_14 : Operation 361 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_29_addr = getelementptr [104 x i8]* @L2_WEIGHTS_V_29, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 361 'getelementptr' 'L2_WEIGHTS_V_29_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_14 : Operation 362 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_29_load = load i8* %L2_WEIGHTS_V_29_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 362 'load' 'L2_WEIGHTS_V_29_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_14 : Operation 363 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_30_addr = getelementptr [104 x i9]* @L2_WEIGHTS_V_30, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 363 'getelementptr' 'L2_WEIGHTS_V_30_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_14 : Operation 364 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_30_load = load i9* %L2_WEIGHTS_V_30_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 364 'load' 'L2_WEIGHTS_V_30_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_14 : Operation 365 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_31_addr = getelementptr [104 x i9]* @L2_WEIGHTS_V_31, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 365 'getelementptr' 'L2_WEIGHTS_V_31_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_14 : Operation 366 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_31_load = load i9* %L2_WEIGHTS_V_31_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 366 'load' 'L2_WEIGHTS_V_31_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>

State 15 <SV = 14> <Delay = 9.40>
ST_15 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln1118_28 = sext i8 %L2_WEIGHTS_V_22_load to i24" [dnn/dnn.cpp:644]   --->   Operation 367 'sext' 'sext_ln1118_28' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_15 : Operation 368 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_22)   --->   "%mul_ln1118_21 = mul i24 %sext_ln1116_20, %sext_ln1118_28" [dnn/dnn.cpp:644]   --->   Operation 368 'mul' 'mul_ln1118_21' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 369 [1/1] (0.00ns)   --->   "%shl_ln728_20 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_20, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 369 'bitconcatenate' 'shl_ln728_20' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_15 : Operation 370 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_22)   --->   "%sext_ln1192_16 = sext i24 %mul_ln1118_21 to i26" [dnn/dnn.cpp:644]   --->   Operation 370 'sext' 'sext_ln1192_16' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_15 : Operation 371 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_22 = add i26 %shl_ln728_20, %sext_ln1192_16" [dnn/dnn.cpp:644]   --->   Operation 371 'add' 'add_ln1192_22' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln1118_29 = sext i9 %L2_WEIGHTS_V_23_load to i25" [dnn/dnn.cpp:644]   --->   Operation 372 'sext' 'sext_ln1118_29' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_15 : Operation 373 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_23)   --->   "%mul_ln1118_22 = mul i25 %sext_ln1116_21, %sext_ln1118_29" [dnn/dnn.cpp:644]   --->   Operation 373 'mul' 'mul_ln1118_22' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 374 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_23)   --->   "%sext_ln1118_30 = sext i25 %mul_ln1118_22 to i26" [dnn/dnn.cpp:644]   --->   Operation 374 'sext' 'sext_ln1118_30' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_15 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_21 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_22, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 375 'partselect' 'tmp_21' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_15 : Operation 376 [1/1] (0.00ns)   --->   "%shl_ln728_21 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_21, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 376 'bitconcatenate' 'shl_ln728_21' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_15 : Operation 377 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_23 = add i26 %shl_ln728_21, %sext_ln1118_30" [dnn/dnn.cpp:644]   --->   Operation 377 'add' 'add_ln1192_23' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 378 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_24_load = load i5* %L2_WEIGHTS_V_24_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 378 'load' 'L2_WEIGHTS_V_24_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_15 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_22 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_23, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 379 'partselect' 'tmp_22' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_15 : Operation 380 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_25_load = load i7* %L2_WEIGHTS_V_25_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 380 'load' 'L2_WEIGHTS_V_25_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_15 : Operation 381 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_26_load = load i9* %L2_WEIGHTS_V_26_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 381 'load' 'L2_WEIGHTS_V_26_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_15 : Operation 382 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_27_load = load i9* %L2_WEIGHTS_V_27_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 382 'load' 'L2_WEIGHTS_V_27_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_15 : Operation 383 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_28_load = load i4* %L2_WEIGHTS_V_28_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 383 'load' 'L2_WEIGHTS_V_28_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_15 : Operation 384 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_29_load = load i8* %L2_WEIGHTS_V_29_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 384 'load' 'L2_WEIGHTS_V_29_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_15 : Operation 385 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_30_load = load i9* %L2_WEIGHTS_V_30_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 385 'load' 'L2_WEIGHTS_V_30_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_15 : Operation 386 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_31_load = load i9* %L2_WEIGHTS_V_31_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 386 'load' 'L2_WEIGHTS_V_31_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>

State 16 <SV = 15> <Delay = 9.40>
ST_16 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln1118_31 = sext i5 %L2_WEIGHTS_V_24_load to i21" [dnn/dnn.cpp:644]   --->   Operation 387 'sext' 'sext_ln1118_31' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_16 : Operation 388 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_24)   --->   "%mul_ln1118_23 = mul i21 %sext_ln1116_22, %sext_ln1118_31" [dnn/dnn.cpp:644]   --->   Operation 388 'mul' 'mul_ln1118_23' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 389 [1/1] (0.00ns)   --->   "%shl_ln728_22 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_22, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 389 'bitconcatenate' 'shl_ln728_22' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_16 : Operation 390 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_24)   --->   "%sext_ln1192_17 = sext i21 %mul_ln1118_23 to i26" [dnn/dnn.cpp:644]   --->   Operation 390 'sext' 'sext_ln1192_17' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_16 : Operation 391 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_24 = add i26 %shl_ln728_22, %sext_ln1192_17" [dnn/dnn.cpp:644]   --->   Operation 391 'add' 'add_ln1192_24' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 392 [1/1] (0.00ns)   --->   "%sext_ln1118_32 = sext i7 %L2_WEIGHTS_V_25_load to i23" [dnn/dnn.cpp:644]   --->   Operation 392 'sext' 'sext_ln1118_32' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_16 : Operation 393 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_25)   --->   "%mul_ln1118_24 = mul i23 %sext_ln1116_23, %sext_ln1118_32" [dnn/dnn.cpp:644]   --->   Operation 393 'mul' 'mul_ln1118_24' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_23 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_24, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 394 'partselect' 'tmp_23' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_16 : Operation 395 [1/1] (0.00ns)   --->   "%shl_ln728_23 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_23, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 395 'bitconcatenate' 'shl_ln728_23' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_16 : Operation 396 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_25)   --->   "%sext_ln1192_18 = sext i23 %mul_ln1118_24 to i26" [dnn/dnn.cpp:644]   --->   Operation 396 'sext' 'sext_ln1192_18' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_16 : Operation 397 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_25 = add i26 %shl_ln728_23, %sext_ln1192_18" [dnn/dnn.cpp:644]   --->   Operation 397 'add' 'add_ln1192_25' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_24 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_25, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 398 'partselect' 'tmp_24' <Predicate = (!icmp_ln638)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 9.40>
ST_17 : Operation 399 [1/1] (0.00ns)   --->   "%sext_ln1118_33 = sext i9 %L2_WEIGHTS_V_26_load to i25" [dnn/dnn.cpp:644]   --->   Operation 399 'sext' 'sext_ln1118_33' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_17 : Operation 400 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_26)   --->   "%mul_ln1118_25 = mul i25 %sext_ln1116_24, %sext_ln1118_33" [dnn/dnn.cpp:644]   --->   Operation 400 'mul' 'mul_ln1118_25' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 401 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_26)   --->   "%sext_ln1118_34 = sext i25 %mul_ln1118_25 to i26" [dnn/dnn.cpp:644]   --->   Operation 401 'sext' 'sext_ln1118_34' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_17 : Operation 402 [1/1] (0.00ns)   --->   "%shl_ln728_24 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_24, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 402 'bitconcatenate' 'shl_ln728_24' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_17 : Operation 403 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_26 = add i26 %shl_ln728_24, %sext_ln1118_34" [dnn/dnn.cpp:644]   --->   Operation 403 'add' 'add_ln1192_26' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 404 [1/1] (0.00ns)   --->   "%sext_ln1118_35 = sext i9 %L2_WEIGHTS_V_27_load to i25" [dnn/dnn.cpp:644]   --->   Operation 404 'sext' 'sext_ln1118_35' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_17 : Operation 405 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_27)   --->   "%mul_ln1118_26 = mul i25 %sext_ln1116_25, %sext_ln1118_35" [dnn/dnn.cpp:644]   --->   Operation 405 'mul' 'mul_ln1118_26' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 406 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_27)   --->   "%sext_ln1118_36 = sext i25 %mul_ln1118_26 to i26" [dnn/dnn.cpp:644]   --->   Operation 406 'sext' 'sext_ln1118_36' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_17 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_25 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_26, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 407 'partselect' 'tmp_25' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_17 : Operation 408 [1/1] (0.00ns)   --->   "%shl_ln728_25 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_25, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 408 'bitconcatenate' 'shl_ln728_25' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_17 : Operation 409 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_27 = add i26 %shl_ln728_25, %sext_ln1118_36" [dnn/dnn.cpp:644]   --->   Operation 409 'add' 'add_ln1192_27' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_26 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_27, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 410 'partselect' 'tmp_26' <Predicate = (!icmp_ln638)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 9.40>
ST_18 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln1118_37 = sext i4 %L2_WEIGHTS_V_28_load to i20" [dnn/dnn.cpp:644]   --->   Operation 411 'sext' 'sext_ln1118_37' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_18 : Operation 412 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_28)   --->   "%mul_ln1118_27 = mul i20 %sext_ln1116_26, %sext_ln1118_37" [dnn/dnn.cpp:644]   --->   Operation 412 'mul' 'mul_ln1118_27' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 413 [1/1] (0.00ns)   --->   "%shl_ln728_26 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_26, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 413 'bitconcatenate' 'shl_ln728_26' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_18 : Operation 414 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_28)   --->   "%sext_ln1192_19 = sext i20 %mul_ln1118_27 to i26" [dnn/dnn.cpp:644]   --->   Operation 414 'sext' 'sext_ln1192_19' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_18 : Operation 415 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_28 = add i26 %shl_ln728_26, %sext_ln1192_19" [dnn/dnn.cpp:644]   --->   Operation 415 'add' 'add_ln1192_28' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln1118_38 = sext i8 %L2_WEIGHTS_V_29_load to i24" [dnn/dnn.cpp:644]   --->   Operation 416 'sext' 'sext_ln1118_38' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_18 : Operation 417 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_29)   --->   "%mul_ln1118_28 = mul i24 %sext_ln1116_27, %sext_ln1118_38" [dnn/dnn.cpp:644]   --->   Operation 417 'mul' 'mul_ln1118_28' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_27 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_28, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 418 'partselect' 'tmp_27' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_18 : Operation 419 [1/1] (0.00ns)   --->   "%shl_ln728_27 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_27, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 419 'bitconcatenate' 'shl_ln728_27' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_18 : Operation 420 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_29)   --->   "%sext_ln1192_20 = sext i24 %mul_ln1118_28 to i26" [dnn/dnn.cpp:644]   --->   Operation 420 'sext' 'sext_ln1192_20' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_18 : Operation 421 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_29 = add i26 %shl_ln728_27, %sext_ln1192_20" [dnn/dnn.cpp:644]   --->   Operation 421 'add' 'add_ln1192_29' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_28 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_29, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 422 'partselect' 'tmp_28' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_18 : Operation 423 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_32_addr = getelementptr [104 x i9]* @L2_WEIGHTS_V_32, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 423 'getelementptr' 'L2_WEIGHTS_V_32_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_18 : Operation 424 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_32_load = load i9* %L2_WEIGHTS_V_32_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 424 'load' 'L2_WEIGHTS_V_32_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_18 : Operation 425 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_33_addr = getelementptr [104 x i4]* @L2_WEIGHTS_V_33, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 425 'getelementptr' 'L2_WEIGHTS_V_33_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_18 : Operation 426 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_33_load = load i4* %L2_WEIGHTS_V_33_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 426 'load' 'L2_WEIGHTS_V_33_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_18 : Operation 427 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_34_addr = getelementptr [104 x i9]* @L2_WEIGHTS_V_34, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 427 'getelementptr' 'L2_WEIGHTS_V_34_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_18 : Operation 428 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_34_load = load i9* %L2_WEIGHTS_V_34_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 428 'load' 'L2_WEIGHTS_V_34_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_18 : Operation 429 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_35_addr = getelementptr [104 x i9]* @L2_WEIGHTS_V_35, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 429 'getelementptr' 'L2_WEIGHTS_V_35_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_18 : Operation 430 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_35_load = load i9* %L2_WEIGHTS_V_35_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 430 'load' 'L2_WEIGHTS_V_35_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_18 : Operation 431 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_36_addr = getelementptr [104 x i6]* @L2_WEIGHTS_V_36, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 431 'getelementptr' 'L2_WEIGHTS_V_36_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_18 : Operation 432 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_36_load = load i6* %L2_WEIGHTS_V_36_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 432 'load' 'L2_WEIGHTS_V_36_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_18 : Operation 433 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_37_addr = getelementptr [104 x i9]* @L2_WEIGHTS_V_37, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 433 'getelementptr' 'L2_WEIGHTS_V_37_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_18 : Operation 434 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_37_load = load i9* %L2_WEIGHTS_V_37_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 434 'load' 'L2_WEIGHTS_V_37_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_18 : Operation 435 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_38_addr = getelementptr [104 x i9]* @L2_WEIGHTS_V_38, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 435 'getelementptr' 'L2_WEIGHTS_V_38_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_18 : Operation 436 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_38_load = load i9* %L2_WEIGHTS_V_38_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 436 'load' 'L2_WEIGHTS_V_38_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_18 : Operation 437 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_39_addr = getelementptr [104 x i9]* @L2_WEIGHTS_V_39, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 437 'getelementptr' 'L2_WEIGHTS_V_39_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_18 : Operation 438 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_39_load = load i9* %L2_WEIGHTS_V_39_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 438 'load' 'L2_WEIGHTS_V_39_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>

State 19 <SV = 18> <Delay = 9.40>
ST_19 : Operation 439 [1/1] (0.00ns)   --->   "%sext_ln1118_39 = sext i9 %L2_WEIGHTS_V_30_load to i25" [dnn/dnn.cpp:644]   --->   Operation 439 'sext' 'sext_ln1118_39' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_19 : Operation 440 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_30)   --->   "%mul_ln1118_29 = mul i25 %sext_ln1116_28, %sext_ln1118_39" [dnn/dnn.cpp:644]   --->   Operation 440 'mul' 'mul_ln1118_29' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 441 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_30)   --->   "%sext_ln1118_40 = sext i25 %mul_ln1118_29 to i26" [dnn/dnn.cpp:644]   --->   Operation 441 'sext' 'sext_ln1118_40' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_19 : Operation 442 [1/1] (0.00ns)   --->   "%shl_ln728_28 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_28, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 442 'bitconcatenate' 'shl_ln728_28' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_19 : Operation 443 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_30 = add i26 %shl_ln728_28, %sext_ln1118_40" [dnn/dnn.cpp:644]   --->   Operation 443 'add' 'add_ln1192_30' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 444 [1/1] (0.00ns)   --->   "%sext_ln1118_41 = sext i9 %L2_WEIGHTS_V_31_load to i25" [dnn/dnn.cpp:644]   --->   Operation 444 'sext' 'sext_ln1118_41' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_19 : Operation 445 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_31)   --->   "%mul_ln1118_30 = mul i25 %sext_ln1116_29, %sext_ln1118_41" [dnn/dnn.cpp:644]   --->   Operation 445 'mul' 'mul_ln1118_30' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 446 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_31)   --->   "%sext_ln1118_42 = sext i25 %mul_ln1118_30 to i26" [dnn/dnn.cpp:644]   --->   Operation 446 'sext' 'sext_ln1118_42' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_19 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_29 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_30, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 447 'partselect' 'tmp_29' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_19 : Operation 448 [1/1] (0.00ns)   --->   "%shl_ln728_29 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_29, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 448 'bitconcatenate' 'shl_ln728_29' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_19 : Operation 449 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_31 = add i26 %shl_ln728_29, %sext_ln1118_42" [dnn/dnn.cpp:644]   --->   Operation 449 'add' 'add_ln1192_31' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 450 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_32_load = load i9* %L2_WEIGHTS_V_32_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 450 'load' 'L2_WEIGHTS_V_32_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_19 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_30 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_31, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 451 'partselect' 'tmp_30' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_19 : Operation 452 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_33_load = load i4* %L2_WEIGHTS_V_33_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 452 'load' 'L2_WEIGHTS_V_33_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_19 : Operation 453 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_34_load = load i9* %L2_WEIGHTS_V_34_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 453 'load' 'L2_WEIGHTS_V_34_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_19 : Operation 454 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_35_load = load i9* %L2_WEIGHTS_V_35_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 454 'load' 'L2_WEIGHTS_V_35_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_19 : Operation 455 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_36_load = load i6* %L2_WEIGHTS_V_36_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 455 'load' 'L2_WEIGHTS_V_36_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_19 : Operation 456 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_37_load = load i9* %L2_WEIGHTS_V_37_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 456 'load' 'L2_WEIGHTS_V_37_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_19 : Operation 457 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_38_load = load i9* %L2_WEIGHTS_V_38_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 457 'load' 'L2_WEIGHTS_V_38_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_19 : Operation 458 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_39_load = load i9* %L2_WEIGHTS_V_39_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 458 'load' 'L2_WEIGHTS_V_39_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>

State 20 <SV = 19> <Delay = 9.40>
ST_20 : Operation 459 [1/1] (0.00ns)   --->   "%sext_ln1118_43 = sext i9 %L2_WEIGHTS_V_32_load to i25" [dnn/dnn.cpp:644]   --->   Operation 459 'sext' 'sext_ln1118_43' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_20 : Operation 460 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_32)   --->   "%mul_ln1118_31 = mul i25 %sext_ln1116_30, %sext_ln1118_43" [dnn/dnn.cpp:644]   --->   Operation 460 'mul' 'mul_ln1118_31' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 461 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_32)   --->   "%sext_ln1118_44 = sext i25 %mul_ln1118_31 to i26" [dnn/dnn.cpp:644]   --->   Operation 461 'sext' 'sext_ln1118_44' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_20 : Operation 462 [1/1] (0.00ns)   --->   "%shl_ln728_30 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_30, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 462 'bitconcatenate' 'shl_ln728_30' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_20 : Operation 463 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_32 = add i26 %shl_ln728_30, %sext_ln1118_44" [dnn/dnn.cpp:644]   --->   Operation 463 'add' 'add_ln1192_32' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln1118_45 = sext i4 %L2_WEIGHTS_V_33_load to i20" [dnn/dnn.cpp:644]   --->   Operation 464 'sext' 'sext_ln1118_45' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_20 : Operation 465 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_33)   --->   "%mul_ln1118_32 = mul i20 %sext_ln1116_31, %sext_ln1118_45" [dnn/dnn.cpp:644]   --->   Operation 465 'mul' 'mul_ln1118_32' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_31 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_32, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 466 'partselect' 'tmp_31' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_20 : Operation 467 [1/1] (0.00ns)   --->   "%shl_ln728_31 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_31, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 467 'bitconcatenate' 'shl_ln728_31' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_20 : Operation 468 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_33)   --->   "%sext_ln1192_21 = sext i20 %mul_ln1118_32 to i26" [dnn/dnn.cpp:644]   --->   Operation 468 'sext' 'sext_ln1192_21' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_20 : Operation 469 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_33 = add i26 %shl_ln728_31, %sext_ln1192_21" [dnn/dnn.cpp:644]   --->   Operation 469 'add' 'add_ln1192_33' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_32 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_33, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 470 'partselect' 'tmp_32' <Predicate = (!icmp_ln638)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 9.40>
ST_21 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln1118_46 = sext i9 %L2_WEIGHTS_V_34_load to i25" [dnn/dnn.cpp:644]   --->   Operation 471 'sext' 'sext_ln1118_46' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_21 : Operation 472 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_34)   --->   "%mul_ln1118_33 = mul i25 %sext_ln1116_32, %sext_ln1118_46" [dnn/dnn.cpp:644]   --->   Operation 472 'mul' 'mul_ln1118_33' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 473 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_34)   --->   "%sext_ln1118_47 = sext i25 %mul_ln1118_33 to i26" [dnn/dnn.cpp:644]   --->   Operation 473 'sext' 'sext_ln1118_47' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_21 : Operation 474 [1/1] (0.00ns)   --->   "%shl_ln728_32 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_32, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 474 'bitconcatenate' 'shl_ln728_32' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_21 : Operation 475 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_34 = add i26 %shl_ln728_32, %sext_ln1118_47" [dnn/dnn.cpp:644]   --->   Operation 475 'add' 'add_ln1192_34' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln1118_48 = sext i9 %L2_WEIGHTS_V_35_load to i25" [dnn/dnn.cpp:644]   --->   Operation 476 'sext' 'sext_ln1118_48' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_21 : Operation 477 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_35)   --->   "%mul_ln1118_34 = mul i25 %sext_ln1116_33, %sext_ln1118_48" [dnn/dnn.cpp:644]   --->   Operation 477 'mul' 'mul_ln1118_34' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 478 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_35)   --->   "%sext_ln1118_49 = sext i25 %mul_ln1118_34 to i26" [dnn/dnn.cpp:644]   --->   Operation 478 'sext' 'sext_ln1118_49' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_21 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_33 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_34, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 479 'partselect' 'tmp_33' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_21 : Operation 480 [1/1] (0.00ns)   --->   "%shl_ln728_33 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_33, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 480 'bitconcatenate' 'shl_ln728_33' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_21 : Operation 481 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_35 = add i26 %shl_ln728_33, %sext_ln1118_49" [dnn/dnn.cpp:644]   --->   Operation 481 'add' 'add_ln1192_35' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_34 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_35, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 482 'partselect' 'tmp_34' <Predicate = (!icmp_ln638)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 9.40>
ST_22 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln1118_50 = sext i6 %L2_WEIGHTS_V_36_load to i22" [dnn/dnn.cpp:644]   --->   Operation 483 'sext' 'sext_ln1118_50' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_22 : Operation 484 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_36)   --->   "%mul_ln1118_35 = mul i22 %sext_ln1116_34, %sext_ln1118_50" [dnn/dnn.cpp:644]   --->   Operation 484 'mul' 'mul_ln1118_35' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 485 [1/1] (0.00ns)   --->   "%shl_ln728_34 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_34, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 485 'bitconcatenate' 'shl_ln728_34' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_22 : Operation 486 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_36)   --->   "%sext_ln1192_22 = sext i22 %mul_ln1118_35 to i26" [dnn/dnn.cpp:644]   --->   Operation 486 'sext' 'sext_ln1192_22' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_22 : Operation 487 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_36 = add i26 %shl_ln728_34, %sext_ln1192_22" [dnn/dnn.cpp:644]   --->   Operation 487 'add' 'add_ln1192_36' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 488 [1/1] (0.00ns)   --->   "%sext_ln1118_51 = sext i9 %L2_WEIGHTS_V_37_load to i25" [dnn/dnn.cpp:644]   --->   Operation 488 'sext' 'sext_ln1118_51' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_22 : Operation 489 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_37)   --->   "%mul_ln1118_36 = mul i25 %sext_ln1116_35, %sext_ln1118_51" [dnn/dnn.cpp:644]   --->   Operation 489 'mul' 'mul_ln1118_36' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 490 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_37)   --->   "%sext_ln1118_52 = sext i25 %mul_ln1118_36 to i26" [dnn/dnn.cpp:644]   --->   Operation 490 'sext' 'sext_ln1118_52' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_22 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_35 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_36, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 491 'partselect' 'tmp_35' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_22 : Operation 492 [1/1] (0.00ns)   --->   "%shl_ln728_35 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_35, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 492 'bitconcatenate' 'shl_ln728_35' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_22 : Operation 493 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_37 = add i26 %shl_ln728_35, %sext_ln1118_52" [dnn/dnn.cpp:644]   --->   Operation 493 'add' 'add_ln1192_37' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_36 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_37, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 494 'partselect' 'tmp_36' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_22 : Operation 495 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_40_addr = getelementptr [104 x i5]* @L2_WEIGHTS_V_40, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 495 'getelementptr' 'L2_WEIGHTS_V_40_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_22 : Operation 496 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_40_load = load i5* %L2_WEIGHTS_V_40_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 496 'load' 'L2_WEIGHTS_V_40_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_22 : Operation 497 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_41_addr = getelementptr [104 x i9]* @L2_WEIGHTS_V_41, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 497 'getelementptr' 'L2_WEIGHTS_V_41_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_22 : Operation 498 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_41_load = load i9* %L2_WEIGHTS_V_41_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 498 'load' 'L2_WEIGHTS_V_41_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_22 : Operation 499 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_42_addr = getelementptr [104 x i9]* @L2_WEIGHTS_V_42, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 499 'getelementptr' 'L2_WEIGHTS_V_42_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_22 : Operation 500 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_42_load = load i9* %L2_WEIGHTS_V_42_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 500 'load' 'L2_WEIGHTS_V_42_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_22 : Operation 501 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_43_addr = getelementptr [104 x i9]* @L2_WEIGHTS_V_43, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 501 'getelementptr' 'L2_WEIGHTS_V_43_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_22 : Operation 502 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_43_load = load i9* %L2_WEIGHTS_V_43_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 502 'load' 'L2_WEIGHTS_V_43_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_22 : Operation 503 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_44_addr = getelementptr [104 x i5]* @L2_WEIGHTS_V_44, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 503 'getelementptr' 'L2_WEIGHTS_V_44_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_22 : Operation 504 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_44_load = load i5* %L2_WEIGHTS_V_44_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 504 'load' 'L2_WEIGHTS_V_44_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_22 : Operation 505 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_45_addr = getelementptr [104 x i8]* @L2_WEIGHTS_V_45, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 505 'getelementptr' 'L2_WEIGHTS_V_45_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_22 : Operation 506 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_45_load = load i8* %L2_WEIGHTS_V_45_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 506 'load' 'L2_WEIGHTS_V_45_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_22 : Operation 507 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_46_addr = getelementptr [104 x i6]* @L2_WEIGHTS_V_46, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 507 'getelementptr' 'L2_WEIGHTS_V_46_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_22 : Operation 508 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_46_load = load i6* %L2_WEIGHTS_V_46_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 508 'load' 'L2_WEIGHTS_V_46_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_22 : Operation 509 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_47_addr = getelementptr [104 x i5]* @L2_WEIGHTS_V_47, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 509 'getelementptr' 'L2_WEIGHTS_V_47_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_22 : Operation 510 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_47_load = load i5* %L2_WEIGHTS_V_47_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 510 'load' 'L2_WEIGHTS_V_47_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>

State 23 <SV = 22> <Delay = 9.40>
ST_23 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln1118_53 = sext i9 %L2_WEIGHTS_V_38_load to i25" [dnn/dnn.cpp:644]   --->   Operation 511 'sext' 'sext_ln1118_53' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_23 : Operation 512 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_38)   --->   "%mul_ln1118_37 = mul i25 %sext_ln1116_36, %sext_ln1118_53" [dnn/dnn.cpp:644]   --->   Operation 512 'mul' 'mul_ln1118_37' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 513 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_38)   --->   "%sext_ln1118_54 = sext i25 %mul_ln1118_37 to i26" [dnn/dnn.cpp:644]   --->   Operation 513 'sext' 'sext_ln1118_54' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_23 : Operation 514 [1/1] (0.00ns)   --->   "%shl_ln728_36 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_36, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 514 'bitconcatenate' 'shl_ln728_36' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_23 : Operation 515 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_38 = add i26 %shl_ln728_36, %sext_ln1118_54" [dnn/dnn.cpp:644]   --->   Operation 515 'add' 'add_ln1192_38' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 516 [1/1] (0.00ns)   --->   "%sext_ln1118_55 = sext i9 %L2_WEIGHTS_V_39_load to i25" [dnn/dnn.cpp:644]   --->   Operation 516 'sext' 'sext_ln1118_55' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_23 : Operation 517 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_39)   --->   "%mul_ln1118_38 = mul i25 %sext_ln1116_37, %sext_ln1118_55" [dnn/dnn.cpp:644]   --->   Operation 517 'mul' 'mul_ln1118_38' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 518 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_39)   --->   "%sext_ln1118_56 = sext i25 %mul_ln1118_38 to i26" [dnn/dnn.cpp:644]   --->   Operation 518 'sext' 'sext_ln1118_56' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_23 : Operation 519 [1/1] (0.00ns)   --->   "%tmp_37 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_38, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 519 'partselect' 'tmp_37' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_23 : Operation 520 [1/1] (0.00ns)   --->   "%shl_ln728_37 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_37, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 520 'bitconcatenate' 'shl_ln728_37' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_23 : Operation 521 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_39 = add i26 %shl_ln728_37, %sext_ln1118_56" [dnn/dnn.cpp:644]   --->   Operation 521 'add' 'add_ln1192_39' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 522 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_40_load = load i5* %L2_WEIGHTS_V_40_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 522 'load' 'L2_WEIGHTS_V_40_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_23 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_38 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_39, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 523 'partselect' 'tmp_38' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_23 : Operation 524 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_41_load = load i9* %L2_WEIGHTS_V_41_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 524 'load' 'L2_WEIGHTS_V_41_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_23 : Operation 525 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_42_load = load i9* %L2_WEIGHTS_V_42_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 525 'load' 'L2_WEIGHTS_V_42_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_23 : Operation 526 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_43_load = load i9* %L2_WEIGHTS_V_43_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 526 'load' 'L2_WEIGHTS_V_43_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_23 : Operation 527 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_44_load = load i5* %L2_WEIGHTS_V_44_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 527 'load' 'L2_WEIGHTS_V_44_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_23 : Operation 528 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_45_load = load i8* %L2_WEIGHTS_V_45_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 528 'load' 'L2_WEIGHTS_V_45_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_23 : Operation 529 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_46_load = load i6* %L2_WEIGHTS_V_46_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 529 'load' 'L2_WEIGHTS_V_46_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_23 : Operation 530 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_47_load = load i5* %L2_WEIGHTS_V_47_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 530 'load' 'L2_WEIGHTS_V_47_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>

State 24 <SV = 23> <Delay = 9.40>
ST_24 : Operation 531 [1/1] (0.00ns)   --->   "%sext_ln1118_57 = sext i5 %L2_WEIGHTS_V_40_load to i21" [dnn/dnn.cpp:644]   --->   Operation 531 'sext' 'sext_ln1118_57' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_24 : Operation 532 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_40)   --->   "%mul_ln1118_39 = mul i21 %sext_ln1116_38, %sext_ln1118_57" [dnn/dnn.cpp:644]   --->   Operation 532 'mul' 'mul_ln1118_39' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 533 [1/1] (0.00ns)   --->   "%shl_ln728_38 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_38, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 533 'bitconcatenate' 'shl_ln728_38' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_24 : Operation 534 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_40)   --->   "%sext_ln1192_23 = sext i21 %mul_ln1118_39 to i26" [dnn/dnn.cpp:644]   --->   Operation 534 'sext' 'sext_ln1192_23' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_24 : Operation 535 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_40 = add i26 %shl_ln728_38, %sext_ln1192_23" [dnn/dnn.cpp:644]   --->   Operation 535 'add' 'add_ln1192_40' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 536 [1/1] (0.00ns)   --->   "%sext_ln1118_58 = sext i9 %L2_WEIGHTS_V_41_load to i25" [dnn/dnn.cpp:644]   --->   Operation 536 'sext' 'sext_ln1118_58' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_24 : Operation 537 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_41)   --->   "%mul_ln1118_40 = mul i25 %sext_ln1116_39, %sext_ln1118_58" [dnn/dnn.cpp:644]   --->   Operation 537 'mul' 'mul_ln1118_40' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 538 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_41)   --->   "%sext_ln1118_59 = sext i25 %mul_ln1118_40 to i26" [dnn/dnn.cpp:644]   --->   Operation 538 'sext' 'sext_ln1118_59' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_24 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_39 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_40, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 539 'partselect' 'tmp_39' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_24 : Operation 540 [1/1] (0.00ns)   --->   "%shl_ln728_39 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_39, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 540 'bitconcatenate' 'shl_ln728_39' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_24 : Operation 541 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_41 = add i26 %shl_ln728_39, %sext_ln1118_59" [dnn/dnn.cpp:644]   --->   Operation 541 'add' 'add_ln1192_41' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_40 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_41, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 542 'partselect' 'tmp_40' <Predicate = (!icmp_ln638)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 9.40>
ST_25 : Operation 543 [1/1] (0.00ns)   --->   "%sext_ln1118_60 = sext i9 %L2_WEIGHTS_V_42_load to i25" [dnn/dnn.cpp:644]   --->   Operation 543 'sext' 'sext_ln1118_60' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_25 : Operation 544 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_42)   --->   "%mul_ln1118_41 = mul i25 %sext_ln1116_40, %sext_ln1118_60" [dnn/dnn.cpp:644]   --->   Operation 544 'mul' 'mul_ln1118_41' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 545 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_42)   --->   "%sext_ln1118_61 = sext i25 %mul_ln1118_41 to i26" [dnn/dnn.cpp:644]   --->   Operation 545 'sext' 'sext_ln1118_61' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_25 : Operation 546 [1/1] (0.00ns)   --->   "%shl_ln728_40 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_40, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 546 'bitconcatenate' 'shl_ln728_40' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_25 : Operation 547 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_42 = add i26 %shl_ln728_40, %sext_ln1118_61" [dnn/dnn.cpp:644]   --->   Operation 547 'add' 'add_ln1192_42' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 548 [1/1] (0.00ns)   --->   "%sext_ln1118_62 = sext i9 %L2_WEIGHTS_V_43_load to i25" [dnn/dnn.cpp:644]   --->   Operation 548 'sext' 'sext_ln1118_62' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_25 : Operation 549 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_43)   --->   "%mul_ln1118_42 = mul i25 %sext_ln1116_41, %sext_ln1118_62" [dnn/dnn.cpp:644]   --->   Operation 549 'mul' 'mul_ln1118_42' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 550 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_43)   --->   "%sext_ln1118_63 = sext i25 %mul_ln1118_42 to i26" [dnn/dnn.cpp:644]   --->   Operation 550 'sext' 'sext_ln1118_63' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_25 : Operation 551 [1/1] (0.00ns)   --->   "%tmp_41 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_42, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 551 'partselect' 'tmp_41' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_25 : Operation 552 [1/1] (0.00ns)   --->   "%shl_ln728_41 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_41, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 552 'bitconcatenate' 'shl_ln728_41' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_25 : Operation 553 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_43 = add i26 %shl_ln728_41, %sext_ln1118_63" [dnn/dnn.cpp:644]   --->   Operation 553 'add' 'add_ln1192_43' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_42 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_43, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 554 'partselect' 'tmp_42' <Predicate = (!icmp_ln638)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 9.40>
ST_26 : Operation 555 [1/1] (0.00ns)   --->   "%sext_ln1118_64 = sext i5 %L2_WEIGHTS_V_44_load to i21" [dnn/dnn.cpp:644]   --->   Operation 555 'sext' 'sext_ln1118_64' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_26 : Operation 556 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_44)   --->   "%mul_ln1118_43 = mul i21 %sext_ln1116_42, %sext_ln1118_64" [dnn/dnn.cpp:644]   --->   Operation 556 'mul' 'mul_ln1118_43' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 557 [1/1] (0.00ns)   --->   "%shl_ln728_42 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_42, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 557 'bitconcatenate' 'shl_ln728_42' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_26 : Operation 558 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_44)   --->   "%sext_ln1192_24 = sext i21 %mul_ln1118_43 to i26" [dnn/dnn.cpp:644]   --->   Operation 558 'sext' 'sext_ln1192_24' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_26 : Operation 559 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_44 = add i26 %shl_ln728_42, %sext_ln1192_24" [dnn/dnn.cpp:644]   --->   Operation 559 'add' 'add_ln1192_44' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 560 [1/1] (0.00ns)   --->   "%sext_ln1118_65 = sext i8 %L2_WEIGHTS_V_45_load to i24" [dnn/dnn.cpp:644]   --->   Operation 560 'sext' 'sext_ln1118_65' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_26 : Operation 561 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_45)   --->   "%mul_ln1118_44 = mul i24 %sext_ln1116_43, %sext_ln1118_65" [dnn/dnn.cpp:644]   --->   Operation 561 'mul' 'mul_ln1118_44' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 562 [1/1] (0.00ns)   --->   "%tmp_43 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_44, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 562 'partselect' 'tmp_43' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_26 : Operation 563 [1/1] (0.00ns)   --->   "%shl_ln728_43 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_43, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 563 'bitconcatenate' 'shl_ln728_43' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_26 : Operation 564 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_45)   --->   "%sext_ln1192_25 = sext i24 %mul_ln1118_44 to i26" [dnn/dnn.cpp:644]   --->   Operation 564 'sext' 'sext_ln1192_25' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_26 : Operation 565 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_45 = add i26 %shl_ln728_43, %sext_ln1192_25" [dnn/dnn.cpp:644]   --->   Operation 565 'add' 'add_ln1192_45' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 566 [1/1] (0.00ns)   --->   "%tmp_44 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_45, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 566 'partselect' 'tmp_44' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_26 : Operation 567 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_48_addr = getelementptr [104 x i8]* @L2_WEIGHTS_V_48, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 567 'getelementptr' 'L2_WEIGHTS_V_48_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_26 : Operation 568 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_48_load = load i8* %L2_WEIGHTS_V_48_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 568 'load' 'L2_WEIGHTS_V_48_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_26 : Operation 569 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_49_addr = getelementptr [104 x i9]* @L2_WEIGHTS_V_49, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 569 'getelementptr' 'L2_WEIGHTS_V_49_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_26 : Operation 570 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_49_load = load i9* %L2_WEIGHTS_V_49_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 570 'load' 'L2_WEIGHTS_V_49_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_26 : Operation 571 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_50_addr = getelementptr [104 x i8]* @L2_WEIGHTS_V_50, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 571 'getelementptr' 'L2_WEIGHTS_V_50_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_26 : Operation 572 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_50_load = load i8* %L2_WEIGHTS_V_50_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 572 'load' 'L2_WEIGHTS_V_50_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_26 : Operation 573 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_V_51_addr = getelementptr [104 x i9]* @L2_WEIGHTS_V_51, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:644]   --->   Operation 573 'getelementptr' 'L2_WEIGHTS_V_51_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_26 : Operation 574 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_V_51_load = load i9* %L2_WEIGHTS_V_51_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 574 'load' 'L2_WEIGHTS_V_51_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>

State 27 <SV = 26> <Delay = 9.40>
ST_27 : Operation 575 [1/1] (0.00ns)   --->   "%sext_ln1118_66 = sext i6 %L2_WEIGHTS_V_46_load to i22" [dnn/dnn.cpp:644]   --->   Operation 575 'sext' 'sext_ln1118_66' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_27 : Operation 576 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_46)   --->   "%mul_ln1118_45 = mul i22 %sext_ln1116_44, %sext_ln1118_66" [dnn/dnn.cpp:644]   --->   Operation 576 'mul' 'mul_ln1118_45' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 577 [1/1] (0.00ns)   --->   "%shl_ln728_44 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_44, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 577 'bitconcatenate' 'shl_ln728_44' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_27 : Operation 578 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_46)   --->   "%sext_ln1192_26 = sext i22 %mul_ln1118_45 to i26" [dnn/dnn.cpp:644]   --->   Operation 578 'sext' 'sext_ln1192_26' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_27 : Operation 579 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_46 = add i26 %shl_ln728_44, %sext_ln1192_26" [dnn/dnn.cpp:644]   --->   Operation 579 'add' 'add_ln1192_46' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln1118_67 = sext i5 %L2_WEIGHTS_V_47_load to i21" [dnn/dnn.cpp:644]   --->   Operation 580 'sext' 'sext_ln1118_67' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_27 : Operation 581 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_47)   --->   "%mul_ln1118_46 = mul i21 %sext_ln1116_45, %sext_ln1118_67" [dnn/dnn.cpp:644]   --->   Operation 581 'mul' 'mul_ln1118_46' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_45 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_46, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 582 'partselect' 'tmp_45' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_27 : Operation 583 [1/1] (0.00ns)   --->   "%shl_ln728_45 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_45, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 583 'bitconcatenate' 'shl_ln728_45' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_27 : Operation 584 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_47)   --->   "%sext_ln1192_27 = sext i21 %mul_ln1118_46 to i26" [dnn/dnn.cpp:644]   --->   Operation 584 'sext' 'sext_ln1192_27' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_27 : Operation 585 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_47 = add i26 %shl_ln728_45, %sext_ln1192_27" [dnn/dnn.cpp:644]   --->   Operation 585 'add' 'add_ln1192_47' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 586 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_48_load = load i8* %L2_WEIGHTS_V_48_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 586 'load' 'L2_WEIGHTS_V_48_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_27 : Operation 587 [1/1] (0.00ns)   --->   "%tmp_46 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_47, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 587 'partselect' 'tmp_46' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_27 : Operation 588 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_49_load = load i9* %L2_WEIGHTS_V_49_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 588 'load' 'L2_WEIGHTS_V_49_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_27 : Operation 589 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_50_load = load i8* %L2_WEIGHTS_V_50_addr, align 1" [dnn/dnn.cpp:644]   --->   Operation 589 'load' 'L2_WEIGHTS_V_50_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>
ST_27 : Operation 590 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_V_51_load = load i9* %L2_WEIGHTS_V_51_addr, align 2" [dnn/dnn.cpp:644]   --->   Operation 590 'load' 'L2_WEIGHTS_V_51_load' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 104> <ROM>

State 28 <SV = 27> <Delay = 6.38>
ST_28 : Operation 591 [1/1] (0.00ns)   --->   "%sext_ln1118_68 = sext i8 %L2_WEIGHTS_V_48_load to i24" [dnn/dnn.cpp:644]   --->   Operation 591 'sext' 'sext_ln1118_68' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_28 : Operation 592 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_48)   --->   "%mul_ln1118_47 = mul i24 %sext_ln1116_46, %sext_ln1118_68" [dnn/dnn.cpp:644]   --->   Operation 592 'mul' 'mul_ln1118_47' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 593 [1/1] (0.00ns)   --->   "%shl_ln728_46 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_46, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 593 'bitconcatenate' 'shl_ln728_46' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_28 : Operation 594 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_48)   --->   "%sext_ln1192_28 = sext i24 %mul_ln1118_47 to i26" [dnn/dnn.cpp:644]   --->   Operation 594 'sext' 'sext_ln1192_28' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_28 : Operation 595 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_48 = add i26 %shl_ln728_46, %sext_ln1192_28" [dnn/dnn.cpp:644]   --->   Operation 595 'add' 'add_ln1192_48' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 596 [1/1] (0.00ns)   --->   "%tmp_47 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_48, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 596 'partselect' 'tmp_47' <Predicate = (!icmp_ln638)> <Delay = 0.00>

State 29 <SV = 28> <Delay = 6.38>
ST_29 : Operation 597 [1/1] (0.00ns)   --->   "%sext_ln1118_69 = sext i9 %L2_WEIGHTS_V_49_load to i25" [dnn/dnn.cpp:644]   --->   Operation 597 'sext' 'sext_ln1118_69' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_29 : Operation 598 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_49)   --->   "%mul_ln1118_48 = mul i25 %sext_ln1116_47, %sext_ln1118_69" [dnn/dnn.cpp:644]   --->   Operation 598 'mul' 'mul_ln1118_48' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 599 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_49)   --->   "%sext_ln1118_70 = sext i25 %mul_ln1118_48 to i26" [dnn/dnn.cpp:644]   --->   Operation 599 'sext' 'sext_ln1118_70' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_29 : Operation 600 [1/1] (0.00ns)   --->   "%shl_ln728_47 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_47, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 600 'bitconcatenate' 'shl_ln728_47' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_29 : Operation 601 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_49 = add i26 %shl_ln728_47, %sext_ln1118_70" [dnn/dnn.cpp:644]   --->   Operation 601 'add' 'add_ln1192_49' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 602 [1/1] (0.00ns)   --->   "%tmp_48 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_49, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 602 'partselect' 'tmp_48' <Predicate = (!icmp_ln638)> <Delay = 0.00>

State 30 <SV = 29> <Delay = 6.38>
ST_30 : Operation 603 [1/1] (0.00ns)   --->   "%sext_ln1118_71 = sext i8 %L2_WEIGHTS_V_50_load to i24" [dnn/dnn.cpp:644]   --->   Operation 603 'sext' 'sext_ln1118_71' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_30 : Operation 604 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_50)   --->   "%mul_ln1118_49 = mul i24 %sext_ln638, %sext_ln1118_71" [dnn/dnn.cpp:644]   --->   Operation 604 'mul' 'mul_ln1118_49' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 605 [1/1] (0.00ns)   --->   "%shl_ln728_48 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_48, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 605 'bitconcatenate' 'shl_ln728_48' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_30 : Operation 606 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_50)   --->   "%sext_ln1192_29 = sext i24 %mul_ln1118_49 to i26" [dnn/dnn.cpp:644]   --->   Operation 606 'sext' 'sext_ln1192_29' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_30 : Operation 607 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_50 = add i26 %shl_ln728_48, %sext_ln1192_29" [dnn/dnn.cpp:644]   --->   Operation 607 'add' 'add_ln1192_50' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 608 [1/1] (0.00ns)   --->   "%tmp_49 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_50, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 608 'partselect' 'tmp_49' <Predicate = (!icmp_ln638)> <Delay = 0.00>

State 31 <SV = 30> <Delay = 9.63>
ST_31 : Operation 609 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str13) nounwind" [dnn/dnn.cpp:638]   --->   Operation 609 'specloopname' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_31 : Operation 610 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str13)" [dnn/dnn.cpp:638]   --->   Operation 610 'specregionbegin' 'tmp' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_31 : Operation 611 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind" [dnn/dnn.cpp:640]   --->   Operation 611 'specpipeline' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_31 : Operation 612 [1/1] (0.00ns)   --->   "%sext_ln1118_72 = sext i9 %L2_WEIGHTS_V_51_load to i25" [dnn/dnn.cpp:644]   --->   Operation 612 'sext' 'sext_ln1118_72' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_31 : Operation 613 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_51)   --->   "%mul_ln1118_50 = mul i25 %sext_ln638_1, %sext_ln1118_72" [dnn/dnn.cpp:644]   --->   Operation 613 'mul' 'mul_ln1118_50' <Predicate = (!icmp_ln638)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 614 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_51)   --->   "%sext_ln1118_73 = sext i25 %mul_ln1118_50 to i26" [dnn/dnn.cpp:644]   --->   Operation 614 'sext' 'sext_ln1118_73' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_31 : Operation 615 [1/1] (0.00ns)   --->   "%shl_ln728_49 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_49, i10 0)" [dnn/dnn.cpp:644]   --->   Operation 615 'bitconcatenate' 'shl_ln728_49' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_31 : Operation 616 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_51 = add i26 %shl_ln728_49, %sext_ln1118_73" [dnn/dnn.cpp:644]   --->   Operation 616 'add' 'add_ln1192_51' <Predicate = (!icmp_ln638)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 617 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_51, i32 10, i32 25)" [dnn/dnn.cpp:644]   --->   Operation 617 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_31 : Operation 618 [1/1] (0.00ns)   --->   "%y_L3_V_addr = getelementptr [104 x i16]* %y_L3_V, i64 0, i64 %zext_ln642" [dnn/dnn.cpp:646]   --->   Operation 618 'getelementptr' 'y_L3_V_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_31 : Operation 619 [1/1] (3.25ns)   --->   "store i16 %trunc_ln708_s, i16* %y_L3_V_addr, align 2" [dnn/dnn.cpp:646]   --->   Operation 619 'store' <Predicate = (!icmp_ln638)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_31 : Operation 620 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str13, i32 %tmp)" [dnn/dnn.cpp:648]   --->   Operation 620 'specregionend' 'empty_93' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_31 : Operation 621 [1/1] (0.00ns)   --->   "br label %1" [dnn/dnn.cpp:638]   --->   Operation 621 'br' <Predicate = (!icmp_ln638)> <Delay = 0.00>

State 32 <SV = 2> <Delay = 0.00>
ST_32 : Operation 622 [1/1] (0.00ns)   --->   "ret void" [dnn/dnn.cpp:650]   --->   Operation 622 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', dnn/dnn.cpp:638) [213]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', dnn/dnn.cpp:638) [213]  (0 ns)
	'getelementptr' operation ('L2_BIAS_V_addr', dnn/dnn.cpp:642) [223]  (0 ns)
	'load' operation ('before_relu.V', dnn/dnn.cpp:642) on array 'L2_BIAS_V' [224]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('before_relu.V', dnn/dnn.cpp:642) on array 'L2_BIAS_V' [224]  (3.25 ns)

 <State 4>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[231] ('mul_ln1118', dnn/dnn.cpp:644) [228]  (3.36 ns)
	'add' operation of DSP[231] ('add_ln1192', dnn/dnn.cpp:644) [231]  (3.02 ns)
	'add' operation of DSP[240] ('add_ln1192_1', dnn/dnn.cpp:644) [240]  (3.02 ns)

 <State 5>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[248] ('mul_ln1118_2', dnn/dnn.cpp:644) [244]  (3.36 ns)
	'add' operation of DSP[248] ('add_ln1192_2', dnn/dnn.cpp:644) [248]  (3.02 ns)
	'add' operation of DSP[256] ('add_ln1192_3', dnn/dnn.cpp:644) [256]  (3.02 ns)

 <State 6>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[264] ('mul_ln1118_4', dnn/dnn.cpp:644) [260]  (3.36 ns)
	'add' operation of DSP[264] ('add_ln1192_4', dnn/dnn.cpp:644) [264]  (3.02 ns)
	'add' operation of DSP[272] ('add_ln1192_5', dnn/dnn.cpp:644) [272]  (3.02 ns)

 <State 7>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[280] ('mul_ln1118_6', dnn/dnn.cpp:644) [276]  (3.36 ns)
	'add' operation of DSP[280] ('add_ln1192_6', dnn/dnn.cpp:644) [280]  (3.02 ns)
	'add' operation of DSP[288] ('add_ln1192_7', dnn/dnn.cpp:644) [288]  (3.02 ns)

 <State 8>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[296] ('mul_ln1118_8', dnn/dnn.cpp:644) [292]  (3.36 ns)
	'add' operation of DSP[296] ('add_ln1192_8', dnn/dnn.cpp:644) [296]  (3.02 ns)
	'add' operation of DSP[304] ('add_ln1192_9', dnn/dnn.cpp:644) [304]  (3.02 ns)

 <State 9>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[312] ('mul_ln1118_10', dnn/dnn.cpp:644) [308]  (3.36 ns)
	'add' operation of DSP[312] ('add_ln1192_10', dnn/dnn.cpp:644) [312]  (3.02 ns)
	'add' operation of DSP[319] ('add_ln1192_11', dnn/dnn.cpp:644) [319]  (3.02 ns)

 <State 10>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[327] ('mul_ln1118_11', dnn/dnn.cpp:644) [323]  (3.36 ns)
	'add' operation of DSP[327] ('add_ln1192_12', dnn/dnn.cpp:644) [327]  (3.02 ns)
	'add' operation of DSP[335] ('add_ln1192_13', dnn/dnn.cpp:644) [335]  (3.02 ns)

 <State 11>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[343] ('mul_ln1118_13', dnn/dnn.cpp:644) [339]  (3.36 ns)
	'add' operation of DSP[343] ('add_ln1192_14', dnn/dnn.cpp:644) [343]  (3.02 ns)
	'add' operation of DSP[351] ('add_ln1192_15', dnn/dnn.cpp:644) [351]  (3.02 ns)

 <State 12>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[359] ('mul_ln1118_15', dnn/dnn.cpp:644) [355]  (3.36 ns)
	'add' operation of DSP[359] ('add_ln1192_16', dnn/dnn.cpp:644) [359]  (3.02 ns)
	'add' operation of DSP[367] ('add_ln1192_17', dnn/dnn.cpp:644) [367]  (3.02 ns)

 <State 13>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[375] ('mul_ln1118_17', dnn/dnn.cpp:644) [371]  (3.36 ns)
	'add' operation of DSP[375] ('add_ln1192_18', dnn/dnn.cpp:644) [375]  (3.02 ns)
	'add' operation of DSP[383] ('add_ln1192_19', dnn/dnn.cpp:644) [383]  (3.02 ns)

 <State 14>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[391] ('mul_ln1118_19', dnn/dnn.cpp:644) [387]  (3.36 ns)
	'add' operation of DSP[391] ('add_ln1192_20', dnn/dnn.cpp:644) [391]  (3.02 ns)
	'add' operation of DSP[399] ('add_ln1192_21', dnn/dnn.cpp:644) [399]  (3.02 ns)

 <State 15>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[407] ('mul_ln1118_21', dnn/dnn.cpp:644) [403]  (3.36 ns)
	'add' operation of DSP[407] ('add_ln1192_22', dnn/dnn.cpp:644) [407]  (3.02 ns)
	'add' operation of DSP[415] ('add_ln1192_23', dnn/dnn.cpp:644) [415]  (3.02 ns)

 <State 16>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[423] ('mul_ln1118_23', dnn/dnn.cpp:644) [419]  (3.36 ns)
	'add' operation of DSP[423] ('add_ln1192_24', dnn/dnn.cpp:644) [423]  (3.02 ns)
	'add' operation of DSP[431] ('add_ln1192_25', dnn/dnn.cpp:644) [431]  (3.02 ns)

 <State 17>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[439] ('mul_ln1118_25', dnn/dnn.cpp:644) [435]  (3.36 ns)
	'add' operation of DSP[439] ('add_ln1192_26', dnn/dnn.cpp:644) [439]  (3.02 ns)
	'add' operation of DSP[447] ('add_ln1192_27', dnn/dnn.cpp:644) [447]  (3.02 ns)

 <State 18>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[455] ('mul_ln1118_27', dnn/dnn.cpp:644) [451]  (3.36 ns)
	'add' operation of DSP[455] ('add_ln1192_28', dnn/dnn.cpp:644) [455]  (3.02 ns)
	'add' operation of DSP[463] ('add_ln1192_29', dnn/dnn.cpp:644) [463]  (3.02 ns)

 <State 19>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[471] ('mul_ln1118_29', dnn/dnn.cpp:644) [467]  (3.36 ns)
	'add' operation of DSP[471] ('add_ln1192_30', dnn/dnn.cpp:644) [471]  (3.02 ns)
	'add' operation of DSP[479] ('add_ln1192_31', dnn/dnn.cpp:644) [479]  (3.02 ns)

 <State 20>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[487] ('mul_ln1118_31', dnn/dnn.cpp:644) [483]  (3.36 ns)
	'add' operation of DSP[487] ('add_ln1192_32', dnn/dnn.cpp:644) [487]  (3.02 ns)
	'add' operation of DSP[495] ('add_ln1192_33', dnn/dnn.cpp:644) [495]  (3.02 ns)

 <State 21>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[503] ('mul_ln1118_33', dnn/dnn.cpp:644) [499]  (3.36 ns)
	'add' operation of DSP[503] ('add_ln1192_34', dnn/dnn.cpp:644) [503]  (3.02 ns)
	'add' operation of DSP[511] ('add_ln1192_35', dnn/dnn.cpp:644) [511]  (3.02 ns)

 <State 22>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[519] ('mul_ln1118_35', dnn/dnn.cpp:644) [515]  (3.36 ns)
	'add' operation of DSP[519] ('add_ln1192_36', dnn/dnn.cpp:644) [519]  (3.02 ns)
	'add' operation of DSP[527] ('add_ln1192_37', dnn/dnn.cpp:644) [527]  (3.02 ns)

 <State 23>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[535] ('mul_ln1118_37', dnn/dnn.cpp:644) [531]  (3.36 ns)
	'add' operation of DSP[535] ('add_ln1192_38', dnn/dnn.cpp:644) [535]  (3.02 ns)
	'add' operation of DSP[543] ('add_ln1192_39', dnn/dnn.cpp:644) [543]  (3.02 ns)

 <State 24>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[551] ('mul_ln1118_39', dnn/dnn.cpp:644) [547]  (3.36 ns)
	'add' operation of DSP[551] ('add_ln1192_40', dnn/dnn.cpp:644) [551]  (3.02 ns)
	'add' operation of DSP[559] ('add_ln1192_41', dnn/dnn.cpp:644) [559]  (3.02 ns)

 <State 25>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[567] ('mul_ln1118_41', dnn/dnn.cpp:644) [563]  (3.36 ns)
	'add' operation of DSP[567] ('add_ln1192_42', dnn/dnn.cpp:644) [567]  (3.02 ns)
	'add' operation of DSP[575] ('add_ln1192_43', dnn/dnn.cpp:644) [575]  (3.02 ns)

 <State 26>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[583] ('mul_ln1118_43', dnn/dnn.cpp:644) [579]  (3.36 ns)
	'add' operation of DSP[583] ('add_ln1192_44', dnn/dnn.cpp:644) [583]  (3.02 ns)
	'add' operation of DSP[591] ('add_ln1192_45', dnn/dnn.cpp:644) [591]  (3.02 ns)

 <State 27>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[599] ('mul_ln1118_45', dnn/dnn.cpp:644) [595]  (3.36 ns)
	'add' operation of DSP[599] ('add_ln1192_46', dnn/dnn.cpp:644) [599]  (3.02 ns)
	'add' operation of DSP[607] ('add_ln1192_47', dnn/dnn.cpp:644) [607]  (3.02 ns)

 <State 28>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[615] ('mul_ln1118_47', dnn/dnn.cpp:644) [611]  (3.36 ns)
	'add' operation of DSP[615] ('add_ln1192_48', dnn/dnn.cpp:644) [615]  (3.02 ns)

 <State 29>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[623] ('mul_ln1118_48', dnn/dnn.cpp:644) [619]  (3.36 ns)
	'add' operation of DSP[623] ('add_ln1192_49', dnn/dnn.cpp:644) [623]  (3.02 ns)

 <State 30>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[631] ('mul_ln1118_49', dnn/dnn.cpp:644) [627]  (3.36 ns)
	'add' operation of DSP[631] ('add_ln1192_50', dnn/dnn.cpp:644) [631]  (3.02 ns)

 <State 31>: 9.63ns
The critical path consists of the following:
	'mul' operation of DSP[639] ('mul_ln1118_50', dnn/dnn.cpp:644) [635]  (3.36 ns)
	'add' operation of DSP[639] ('add_ln1192_51', dnn/dnn.cpp:644) [639]  (3.02 ns)
	'store' operation ('store_ln646', dnn/dnn.cpp:646) of variable 'trunc_ln708_s', dnn/dnn.cpp:644 on array 'y_L3_V' [642]  (3.25 ns)

 <State 32>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
