
*** Running vivado
    with args -log dma_design_1_xbar_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dma_design_1_xbar_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source dma_design_1_xbar_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 419.953 ; gain = 99.137
INFO: [Synth 8-638] synthesizing module 'dma_design_1_xbar_0' [c:/Users/rswang/Desktop/180309_m3withupdatedInterrupt/180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_xbar_0/synth/dma_design_1_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_15_axi_crossbar' [c:/Users/rswang/Desktop/180309_m3withupdatedInterrupt/180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_15_crossbar_sasd' [c:/Users/rswang/Desktop/180309_m3withupdatedInterrupt/180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_15_addr_decoder' [c:/Users/rswang/Desktop/180309_m3withupdatedInterrupt/180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/Users/rswang/Desktop/180309_m3withupdatedInterrupt/180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/Users/rswang/Desktop/180309_m3withupdatedInterrupt/180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (1#1) [c:/Users/rswang/Desktop/180309_m3withupdatedInterrupt/180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (2#1) [c:/Users/rswang/Desktop/180309_m3withupdatedInterrupt/180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/Users/rswang/Desktop/180309_m3withupdatedInterrupt/180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (2#1) [c:/Users/rswang/Desktop/180309_m3withupdatedInterrupt/180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [c:/Users/rswang/Desktop/180309_m3withupdatedInterrupt/180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (2#1) [c:/Users/rswang/Desktop/180309_m3withupdatedInterrupt/180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [c:/Users/rswang/Desktop/180309_m3withupdatedInterrupt/180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (2#1) [c:/Users/rswang/Desktop/180309_m3withupdatedInterrupt/180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [c:/Users/rswang/Desktop/180309_m3withupdatedInterrupt/180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (2#1) [c:/Users/rswang/Desktop/180309_m3withupdatedInterrupt/180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [c:/Users/rswang/Desktop/180309_m3withupdatedInterrupt/180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (2#1) [c:/Users/rswang/Desktop/180309_m3withupdatedInterrupt/180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_15_addr_decoder' (3#1) [c:/Users/rswang/Desktop/180309_m3withupdatedInterrupt/180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_15_decerr_slave' [c:/Users/rswang/Desktop/180309_m3withupdatedInterrupt/180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_15_decerr_slave' (4#1) [c:/Users/rswang/Desktop/180309_m3withupdatedInterrupt/180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_15_addr_arbiter_sasd' [c:/Users/rswang/Desktop/180309_m3withupdatedInterrupt/180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_15_addr_arbiter_sasd' (5#1) [c:/Users/rswang/Desktop/180309_m3withupdatedInterrupt/180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_15_splitter' [c:/Users/rswang/Desktop/180309_m3withupdatedInterrupt/180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_15_splitter' (6#1) [c:/Users/rswang/Desktop/180309_m3withupdatedInterrupt/180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_15_splitter__parameterized0' [c:/Users/rswang/Desktop/180309_m3withupdatedInterrupt/180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_15_splitter__parameterized0' (6#1) [c:/Users/rswang/Desktop/180309_m3withupdatedInterrupt/180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/Users/rswang/Desktop/180309_m3withupdatedInterrupt/180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (7#1) [c:/Users/rswang/Desktop/180309_m3withupdatedInterrupt/180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/Users/rswang/Desktop/180309_m3withupdatedInterrupt/180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (7#1) [c:/Users/rswang/Desktop/180309_m3withupdatedInterrupt/180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/Users/rswang/Desktop/180309_m3withupdatedInterrupt/180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (7#1) [c:/Users/rswang/Desktop/180309_m3withupdatedInterrupt/180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice' [c:/Users/rswang/Desktop/180309_m3withupdatedInterrupt/180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice' (8#1) [c:/Users/rswang/Desktop/180309_m3withupdatedInterrupt/180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/Users/rswang/Desktop/180309_m3withupdatedInterrupt/180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (8#1) [c:/Users/rswang/Desktop/180309_m3withupdatedInterrupt/180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_15_crossbar_sasd' (9#1) [c:/Users/rswang/Desktop/180309_m3withupdatedInterrupt/180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_15_axi_crossbar' (10#1) [c:/Users/rswang/Desktop/180309_m3withupdatedInterrupt/180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'dma_design_1_xbar_0' (11#1) [c:/Users/rswang/Desktop/180309_m3withupdatedInterrupt/180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_xbar_0/synth/dma_design_1_xbar_0.v:59]
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 542.945 ; gain = 222.129
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 542.945 ; gain = 222.129
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 799.074 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 799.074 ; gain = 478.258
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 799.074 ; gain = 478.258
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 799.074 ; gain = 478.258
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 799.074 ; gain = 478.258
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 799.074 ; gain = 478.258
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 799.074 ; gain = 478.258
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 799.074 ; gain = 478.258
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 799.074 ; gain = 478.258
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 799.074 ; gain = 478.258
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 799.074 ; gain = 478.258
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 799.074 ; gain = 478.258
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 799.074 ; gain = 478.258
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 799.074 ; gain = 478.258
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 799.074 ; gain = 478.258

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |    50|
|3     |LUT3 |    11|
|4     |LUT4 |    83|
|5     |LUT5 |    41|
|6     |LUT6 |   102|
|7     |FDRE |   135|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 799.074 ; gain = 478.258
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 799.074 ; gain = 486.211
