HDL language for the peripheral (top level) design unit xfft_v7_1 is verilog ...
INFO:EDK:3391 - Create temporary xst project file:
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor.prj
Compiling verilog file
"/opt/Xilinx/14.1/ISE_DS/ISE/verilog/src/iSE/unisim_comp.v"
Compiling verilog file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor.prj"
Compiling verilog include file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/xfft_v7_1.v"
Compiling verilog include file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_00_
a/hdl/verilog/xfft_v7_1.v"
Module <xfft_v7_1> compiled
ERROR:HDLCompilers:27 -
   "/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_
   00_a/hdl/verilog/xfft_v7_1.v" line 36 Illegal redeclaration of 'xfft_v7_1'
Module <xfft_v7_1> compiled
HDL language for the peripheral (top level) design unit fft_coprocessor is
verilog ...
INFO:EDK:3391 - Create temporary xst project file:
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor.prj
Compiling verilog file
"/opt/Xilinx/14.1/ISE_DS/ISE/verilog/src/iSE/unisim_comp.v"
Compiling verilog file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor.prj"
Compiling verilog include file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/xfft_v7_1.v"
Compiling verilog include file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_01_
a/hdl/verilog/fft_coprocessor.v"
Module <xfft_v7_1> compiled
Module <fft_coprocessor> compiled
WARNING:HDLCompilers:259 -
   "/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_
   01_a/hdl/verilog/fft_coprocessor.v" line 189 Connection to input port 'xn_im'
   does not match port size
WARNING:HDLCompilers:259 -
   "/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_
   01_a/hdl/verilog/fft_coprocessor.v" line 192 Connection to input port
   'scale_sch' does not match port size


Analyzing Verilog code ...
INFO:EDK:1607 - IPTYPE set to value : PERIPHERAL
INFO:EDK:1511 - IMP_NETLIST set to value : TRUE
PARAMETER NUMBER_OF_INPUT_WORDS has localparam
PARAMETER NUMBER_OF_OUTPUT_WORDS has localparam
PARAMETER Idle has localparam
PARAMETER Read_Inputs has localparam
PARAMETER Busy has localparam
PARAMETER Write_Outputs has localparam
INFO:EDK:1951 - No SIGIS=CLK specified for probable Clock signal FSL_Clk
INFO:EDK:1953 - No SIGIS=RST specified for probable Reset signal FSL_Rst
INFO:EDK:1951 - No SIGIS=CLK specified for probable Clock signal FSL_S_Clk
INFO:EDK:1951 - No SIGIS=CLK specified for probable Clock signal FSL_M_Clk
WARNING:EDK:2065 - PARAMETER:_AWIDTH - SLAVE FSL parameter is not defined in the
   HDL source
WARNING:EDK:2065 - PARAMETER:_DWIDTH - SLAVE FSL parameter is not defined in the
   HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_SLAVES - SLAVE FSL parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_MASTERS - SLAVE FSL parameter is not defined
   in the HDL source
WARNING:EDK:2065 - PARAMETER:_MID_WIDTH - SLAVE FSL parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_AWIDTH - MASTER FSL parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_DWIDTH - MASTER FSL parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_SLAVES - MASTER FSL parameter is not defined
   in the HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_MASTERS - MASTER FSL parameter is not defined
   in the HDL source
WARNING:EDK:2065 - PARAMETER:_MID_WIDTH - MASTER FSL parameter is not defined in
   the HDL source
INFO:EDK:1631 - Infer bus clock [FSL_Clk] for bus interface MFSL ...
INFO:EDK:1632 - Infer bus reset [FSL_Rst] for bus interface MFSL ...
INFO:EDK:1631 - Infer bus clock [FSL_Clk] for bus interface SFSL ...
INFO:EDK:1632 - Infer bus reset [FSL_Rst] for bus interface SFSL ...
Copying file xfft_v7_1.v to
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_02_a
/hdl/verilog/ ...
Copying file fft_coprocessor.v to
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_02_a
/hdl/verilog/ ...

Thank you for using Create and Import Peripheral Wizard! Please find your
imported peripheral under
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_02_a
.

Summary:

  Logical library     : fft_coprocessor_v1_02_a
  Version             : 1.02.a
  Bus interface(s)    : SFSL MFSL 

The following sub-directories will be created:

  - fft_coprocessor_v1_02_a/data
  - fft_coprocessor_v1_02_a/hdl
  - fft_coprocessor_v1_02_a/hdl/verilog
  - fft_coprocessor_v1_02_a/hdl/vhdl
  - fft_coprocessor_v1_02_a/netlist

The following HDL source files will be copied into the
fft_coprocessor_v1_02_a/hdl/verilog directory:

  - xfft_v7_1.v
  - fft_coprocessor.v


The following files will be created under the fft_coprocessor_v1_02_a/data
directory:

  - fft_coprocessor_v2_1_0.mpd
  - fft_coprocessor_v2_1_0.pao

  - fft_coprocessor_v2_1_0.bbd

The following netlist file(s) will be copied into the
fft_coprocessor_v1_02_a/netlist directory:

  - xfft_v7_1.ngc


