m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab3/part4/simulation/modelsim
vD_latch
Z1 !s110 1713334806
!i10b 1
!s100 ANl3SR=kf8FfzdST<M2Ye1
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
Ik_5Xd=md;lGWI^Cdd_AmU2
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1713328933
8C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab3/part4/D_latch.v
FC:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab3/part4/D_latch.v
!i122 1
L0 1 12
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1713334806.000000
!s107 C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab3/part4/D_latch.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab3/part4|C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab3/part4/D_latch.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work {+incdir+C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab3/part4}
Z8 tCvgOpt 0
n@d_latch
vnegedge_Dflipflop
R1
!i10b 1
!s100 0CEz9AjQR8R3jnn=9M17;3
R2
IUP;S=[W_?h>LR;61lh=5F0
R3
R0
w1713330848
8C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab3/part4/negedge_Dflipflop.v
FC:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab3/part4/negedge_Dflipflop.v
!i122 3
Z9 L0 1 11
R4
r1
!s85 0
31
R5
!s107 C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab3/part4/negedge_Dflipflop.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab3/part4|C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab3/part4/negedge_Dflipflop.v|
!i113 1
R6
R7
R8
nnegedge_@dflipflop
vpart4
!s110 1713334805
!i10b 1
!s100 ;KTY`J:TzBQ>RQCXNgY;S2
R2
I5C>UR1k<OQe`HE^864EK71
R3
R0
w1713330978
8C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab3/part4/part4.v
FC:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab3/part4/part4.v
!i122 0
L0 1 10
R4
r1
!s85 0
31
!s108 1713334805.000000
!s107 C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab3/part4/part4.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab3/part4|C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab3/part4/part4.v|
!i113 1
R6
R7
R8
vposedge_Dflipflop
R1
!i10b 1
!s100 z^=C9aoR=bZJJFDMjRzKU2
R2
IRfG90`ijYRz`GQl4FgL1J3
R3
R0
w1713330595
8C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab3/part4/posedge_Dflipflop.v
FC:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab3/part4/posedge_Dflipflop.v
!i122 2
R9
R4
r1
!s85 0
31
R5
!s107 C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab3/part4/posedge_Dflipflop.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab3/part4|C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab3/part4/posedge_Dflipflop.v|
!i113 1
R6
R7
R8
nposedge_@dflipflop
vtestbench
R1
!i10b 1
!s100 nSGb2=b17cMEF@6F164?A0
R2
Im_KbGgRF=02^]>Z@VAd^52
R3
R0
w1713334535
8C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab3/part4/testbench.v
FC:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab3/part4/testbench.v
!i122 4
L0 3 39
R4
r1
!s85 0
31
R5
!s107 C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab3/part4/testbench.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab3/part4|C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab3/part4/testbench.v|
!i113 1
R6
R7
R8
