library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity top_cafetera is
  Port (
        enable: in std_logic;
        reset_top: in std_logic;
        clock_top: in std_logic;
        seleccion: out std_logic_vector(4 downto 0)
         );
end top_cafetera;




architecture behavioral of top_cafetera is

TYPE estado_type IS (espera,corto,largo,listo);
SIGNAL state : estado_type;

signal seleccion_in: std_logic_vector(4 downto 0);
signal servicio_in: std_logic_vector (4 downto 0);
signal estado_sel_in: std_logic;
--- se√±al contador falta



COMPONENT top_selection
     PORT ( 
     enable : IN std_logic;
     reset: IN std_logic;
     clk: IN std_logic;
     selection: OUT std_logic_vector (3 DOWNTO 0);
     sel_fin: OUT std_logic;
     estado_sel: OUT std_logic
);
end COMPONENT;


begin

seleccion<=seleccion_in;

Inst_top_selection: top_selection PORT MAP (enable => enable ,
                                           reset=>reset_top, 
                                           clk=>clock_top, 
                                           selection=>seleccion_in,
                                           sel_fin=>sel_fin
                                            );
contador:	COMPONENT contador
	GENERIC (max:integer:=30);
	PORT(
		clk : IN std_logic;
		rst : IN std_logic;
		enable : IN std_logic;          
		count : OUT std_logic_vector(4 downto 0);
		salida : OUT std_logic
		);
	END COMPONENT;
 contador PORT MAP (clk=>clock_top,
                    rst=>reset_top,
                    enable=> enable,
                    count=>    --- falta decir a que enganchamos
                    salida =>
                    );
maquina: COMPONENT


end Behavioral;
