$date
	Sat Aug 28 11:09:35 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_mod_enc_addRoundKey $end
$var wire 1 ! ok $end
$var wire 128 " o [127:0] $end
$var reg 1 # clk $end
$var reg 128 $ k [127:0] $end
$var reg 128 % p [127:0] $end
$var reg 1 & rd_comp $end
$var reg 1 ' reg_full $end
$var reg 1 ( resetn $end
$var integer 32 ) i [31:0] $end
$scope module DUT $end
$var wire 1 # clk $end
$var wire 128 * k [127:0] $end
$var wire 128 + p [127:0] $end
$var wire 1 & rd_comp $end
$var wire 1 ' reg_full $end
$var wire 1 ( resetn $end
$var reg 128 , o [127:0] $end
$var reg 1 ! ok $end
$var integer 32 - i [31:0] $end
$upscope $end
$scope task test_addRK $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000 -
b10000001000000011000001000000010100000110000001110000100000001001000010100000101100001100000011010000111000001111 ,
b0 +
b10000001000000011000001000000010100000110000001110000100000001001000010100000101100001100000011010000111000001111 *
b10000 )
x(
0'
1&
b0 %
b10000001000000011000001000000010100000110000001110000100000001001000010100000101100001100000011010000111000001111 $
0#
b10000001000000011000001000000010100000110000001110000100000001001000010100000101100001100000011010000111000001111 "
1!
$end
#2000
b0 )
#4000
b1 )
#6000
b10 )
#8000
b11 )
#10000
b100 )
1#
#12000
b101 )
#14000
b110 )
#16000
b111 )
#18000
b1000 )
#20000
b1001 )
0#
#22000
b1010 )
#24000
b1011 )
#26000
b1100 )
#28000
b1101 )
#30000
b1110 )
1#
#32000
b1111 )
#34000
b10000001000000011000001000000010100000110000001110000100000001001000000010000001000000011000001000000010100000110 "
b10000001000000011000001000000010100000110000001110000100000001001000000010000001000000011000001000000010100000110 ,
b10000 -
b10000001000000011000001000000010100000110000001110000100000001001000000010000001000000011000001000000010100000110 $
b10000001000000011000001000000010100000110000001110000100000001001000000010000001000000011000001000000010100000110 *
b10000 )
#36000
b0 )
#38000
b1 )
#40000
b10 )
0#
#42000
b11 )
#44000
b100 )
#46000
b101 )
#48000
b110 )
#50000
b111 )
1#
#52000
b1000 )
#54000
b1001 )
#56000
b1010 )
#58000
b1011 )
#60000
b1100 )
0#
#62000
b1101 )
#64000
b1110 )
#66000
b1111 )
#68000
b1111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 "
b1111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 ,
b10000 -
b1111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 $
b1111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 *
b10000 )
#70000
b0 )
1#
#72000
b1 )
#74000
b10 )
#76000
b11 )
#78000
b100 )
#80000
b101 )
0#
#82000
b110 )
#84000
b111 )
#86000
b1000 )
#88000
b1001 )
#90000
b1010 )
1#
#92000
b1011 )
#94000
b1100 )
#96000
b1101 )
#98000
b1110 )
#100000
b1111 )
0#
#102000
b10000 )
