import "primitives/std.lib";

component add0(go: 1, clk: 1, a0_read_data: 32, a0_done: 1, c0_read_data: 32, c0_done: 1, d0_read_data: 32, d0_done: 1) -> (done: 1, a0_addr0: 1, a0_write_data: 32, a0_write_en: 1, a0_clk: 1, c0_addr0: 1, c0_write_data: 32, c0_write_en: 1, c0_clk: 1, d0_addr0: 1, d0_write_data: 32, d0_write_en: 1, d0_clk: 1) {
  cells {
    a_read0_0 = prim std_reg(32);
    add0 = prim std_add(32);
    add1 = prim std_add(1);
    c_read0_0 = prim std_reg(32);
    const0 = prim std_const(1, 0);
    const1 = prim std_const(1, 0);
    const2 = prim std_const(1, 1);
    i0 = prim std_reg(1);
    le0 = prim std_le(1);
  }
  wires {
    group cond0<"static"=0> {
      cond0[done] = 1'd1;
      le0.left = i0.out;
      le0.right = const1.out;
    }
    group let0<"static"=1> {
      i0.in = const0.out;
      i0.write_en = 1'd1;
      let0[done] = i0.done;
    }
    group upd0<"static"=1> {
      c_read0_0.write_en = 1'd1;
      c0_addr0 = i0.out;
      c_read0_0.in = 1'd1 ? c0_read_data;
      upd0[done] = c_read0_0.done ? 1'd1;
    }
    group upd1<"static"=1> {
      a_read0_0.write_en = 1'd1;
      a0_addr0 = i0.out;
      a_read0_0.in = 1'd1 ? a0_read_data;
      upd1[done] = a_read0_0.done ? 1'd1;
    }
    group upd2<"static"=1> {
      d0_addr0 = i0.out;
      d0_write_en = 1'd1;
      add0.left = c_read0_0.out;
      add0.right = a_read0_0.out;
      d0_write_data = 1'd1 ? add0.out;
      upd2[done] = d0_done ? 1'd1;
    }
    group upd3<"static"=1> {
      i0.write_en = 1'd1;
      add1.left = i0.out;
      add1.right = const2.out;
      i0.in = 1'd1 ? add1.out;
      upd3[done] = i0.done ? 1'd1;
    }
  }

  control {
    seq {
      let0;
      while le0.out with cond0 {
        seq {
          par {
            upd0;
            upd1;
          }
          upd2;
          upd3;
        }
      }
    }
  }
}

component multiply0(go: 1, clk: 1, a0_read_data: 32, a0_done: 1, b0_read_data: 32, b0_done: 1, c0_read_data: 32, c0_done: 1) -> (done: 1, a0_addr0: 1, a0_write_data: 32, a0_write_en: 1, a0_clk: 1, b0_addr0: 1, b0_write_data: 32, b0_write_en: 1, b0_clk: 1, c0_addr0: 1, c0_write_data: 32, c0_write_en: 1, c0_clk: 1) {
  cells {
    a_read0_0 = prim std_reg(32);
    add0 = prim std_add(1);
    b_read0_0 = prim std_reg(32);
    bin_read0_0 = prim std_reg(32);
    const0 = prim std_const(1, 0);
    const1 = prim std_const(1, 0);
    const2 = prim std_const(1, 1);
    i0 = prim std_reg(1);
    le0 = prim std_le(1);
    mult_pipe0 = prim std_mult_pipe(32);
  }
  wires {
    group cond0<"static"=0> {
      cond0[done] = 1'd1;
      le0.left = i0.out;
      le0.right = const1.out;
    }
    group let0<"static"=1> {
      i0.in = const0.out;
      i0.write_en = 1'd1;
      let0[done] = i0.done;
    }
    group let1<"static"=4> {
      bin_read0_0.in = mult_pipe0.out;
      bin_read0_0.write_en = mult_pipe0.done;
      let1[done] = bin_read0_0.done;
      mult_pipe0.left = a_read0_0.out;
      mult_pipe0.right = b_read0_0.out;
      mult_pipe0.go = !mult_pipe0.done ? 1'd1;
    }
    group upd0<"static"=1> {
      a_read0_0.write_en = 1'd1;
      a0_addr0 = i0.out;
      a_read0_0.in = 1'd1 ? a0_read_data;
      upd0[done] = a_read0_0.done ? 1'd1;
    }
    group upd1<"static"=1> {
      b_read0_0.write_en = 1'd1;
      b0_addr0 = i0.out;
      b_read0_0.in = 1'd1 ? b0_read_data;
      upd1[done] = b_read0_0.done ? 1'd1;
    }
    group upd2<"static"=1> {
      c0_addr0 = i0.out;
      c0_write_en = 1'd1;
      c0_write_data = 1'd1 ? bin_read0_0.out;
      upd2[done] = c0_done ? 1'd1;
    }
    group upd3<"static"=1> {
      i0.write_en = 1'd1;
      add0.left = i0.out;
      add0.right = const2.out;
      i0.in = 1'd1 ? add0.out;
      upd3[done] = i0.done ? 1'd1;
    }
  }

  control {
    seq {
      let0;
      while le0.out with cond0 {
        seq {
          par {
            upd0;
            upd1;
          }
          let1;
          upd2;
          upd3;
        }
      }
    }
  }
}

component main () -> () {
  cells {
    d = prim std_mem_d1(32, 1, 1);
    c = prim std_mem_d1(32, 1, 1);
    a = prim std_mem_d1(32, 1, 1);
    comp_add0 = add0;
    b = prim std_mem_d1(32, 1, 1);
    comp_multiply0 = multiply0;
  }
  wires {
    group run_multiply0 {
      a.addr0 = comp_multiply0.a0_addr0;
      comp_multiply0.a0_read_data = a.read_data;
      b.addr0 = comp_multiply0.b0_addr0;
      comp_multiply0.b0_read_data = b.read_data;
      c.addr0 = comp_multiply0.c0_addr0;
      c.write_data = comp_multiply0.c0_write_data;
      c.write_en = comp_multiply0.c0_write_en;
      comp_multiply0.c0_done = c.done;
      comp_multiply0.go = 1'd1;
      run_multiply0[done] = comp_multiply0.done ? 1'd1;
    }
    group run_add0 {
      c.addr0 = comp_add0.c0_addr0;
      comp_add0.c0_read_data = c.read_data;
      a.addr0 = comp_add0.a0_addr0;
      comp_add0.a0_read_data = a.read_data;
      d.addr0 = comp_add0.d0_addr0;
      d.write_data = comp_add0.d0_write_data;
      d.write_en = comp_add0.d0_write_en;
      comp_add0.d0_done = d.done;
      comp_add0.go = 1'd1;
      run_add0[done] = comp_add0.done ? 1'd1;
    }
  }
  control {
    seq {
      run_multiply0;
      run_add0;
    }
  }
}
