<?xml version='1.0' encoding='utf-8'?>
<graphml xmlns="http://graphml.graphdrawing.org/xmlns" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://graphml.graphdrawing.org/xmlns http://graphml.graphdrawing.org/xmlns/1.0/graphml.xsd">
  <key id="relation" for="edge" attr.name="relation" attr.type="string" />
  <key id="research" for="node" attr.name="research" attr.type="string" />
  <key id="affiliation" for="node" attr.name="affiliation" attr.type="string" />
  <graph edgedefault="undirected">
    <node id="James Tschanz">
      <data key="affiliation">California Univ., La Jolla, CA, USA</data>
      <data key="research">Serial-link bus, energy efficiency, bus architecture</data>
    </node>
    <node id="M. Nicolaidis">
      <data key="affiliation">IMAG/TIM3 Lab., Comput. Archit. Group, Grenoble</data>
      <data key="research">soft error, high fault coverage, self-checking circuit</data>
    </node>
    <node id="I. A. Murashko">
      <data key="affiliation">Belarussian State University of Informatics and Radioelectronics, Minsk, Belarus</data>
      <data key="research">low-power test pattern generator, pseudorandom test pattern generator, test symbol</data>
    </node>
    <node id="David Lepejian">
      <data key="affiliation">HPL</data>
      <data key="research">failure analysis, physical failure mechanism, ArticleUsing Electrical Bitmap Results</data>
    </node>
    <node id="O. Kebichi">
      <data key="affiliation">TIMA, INPG, Grenoble CÃ©dex, France</data>
      <data key="research">detection latency, RAM BIST, Aliasing-free signature analysis</data>
    </node>
    <node id="S. N. Demidenko">
      <data key="affiliation">RMIT International University, 702 Nguyen Van Linh, Ho Chi Minh City, Vietnam</data>
      <data key="research">march test, Gaussian Process Dynamical Model, RAMShort transparent memor test</data>
    </node>
    <node id="Vincenzo Piuri">
      <data key="affiliation">Univ. of Milan, Crema, Italy</data>
      <data key="research">fault tolerance, embedded memory system core, neural network</data>
    </node>
    <node id="N. Zergainoh">
      <data key="affiliation">Tech. of Inf. &amp; Microelectron. for Integrated Syst. Archit., Grenoble Univ., Grenoble, France</data>
      <data key="research">control structure, proposed methodology, IP-block-based design environment</data>
    </node>
    <node id="H.-J. Wunderlich">
      <data key="affiliation">CRC, Stanford University</data>
      <data key="research">test pattern, test application time, test set</data>
    </node>
    <node id="Dan Alexandrescu">
      <data key="affiliation">iRoC Technologies, USA</data>
      <data key="research">transient fault, soft error, accelerated fault simulation technique</data>
    </node>
    <node id="Francis G. Wolff">
      <data key="affiliation">Case Western Reserve Univ., Cleveland, OH</data>
      <data key="research">delay variation, play-back delay, test program</data>
    </node>
    <node id="Sybille Hellebrand">
      <data key="affiliation">University of Paderborn</data>
      <data key="research">test cube, deterministic test cube, test data</data>
    </node>
    <node id="Shi-Jie Wen">
      <data key="affiliation">Cisco Systems Inc., USA</data>
      <data key="research">accurate reliability model, general purpose reliability modeling, reliability information</data>
    </node>
    <node id="Mounir Benabdenbi">
      <data key="affiliation">TIMA laboratory (Grenoble INP, CNRS, UJF), 46 avenue Felix Viallet, 38000 Grenoble, France</data>
      <data key="research">area overhead, test time, test pin expansion method</data>
    </node>
    <node id="G. N. Gaydadjiev">
      <data key="affiliation">Delft University of Technology, The Netherlands</data>
      <data key="research">magnitude better performance, Core2 Duo, data transfer</data>
    </node>
    <node id="T. R.N. Rao">
      <data key="affiliation">Nan</data>
      <data key="research">ALU design, ALU part, VLSI ALU design</data>
    </node>
    <node id="M. Lubaszewski">
      <data key="affiliation">PPGEE, Porto Alegre  Brasil</data>
      <data key="research">test time, test procedure, test access mechanism</data>
    </node>
    <node id="V N Yarmolik">
      <data key="affiliation">Bialystok Technical University, Poland</data>
      <data key="research">march test, test algorithm, random test</data>
    </node>
    <node id="M G Karpovsky">
      <data key="affiliation">Department of Computer Science, School of Advanced Technology, State University of New York, Binghamton, NY</data>
      <data key="research">linear code, error pattern, random error</data>
    </node>
    <node id="A. J Van De Goor">
      <data key="affiliation">Delft Univ. of Technology, Delft, The Netherlands</data>
      <data key="research">fault model, march test, fault coverage</data>
    </node>
    <edge source="James Tschanz" target="M. Nicolaidis">
      <data key="relation">collaborate</data>
    </edge>
    <edge source="M. Nicolaidis" target="Mounir Benabdenbi">
      <data key="relation">collaborate</data>
    </edge>
    <edge source="M. Nicolaidis" target="N. Zergainoh">
      <data key="relation">collaborate</data>
    </edge>
    <edge source="M. Nicolaidis" target="David Lepejian">
      <data key="relation">collaborate</data>
    </edge>
    <edge source="M. Nicolaidis" target="Dan Alexandrescu">
      <data key="relation">collaborate</data>
    </edge>
    <edge source="M. Nicolaidis" target="M. Lubaszewski">
      <data key="relation">collaborate</data>
    </edge>
    <edge source="M. Nicolaidis" target="Francis G. Wolff">
      <data key="relation">collaborate</data>
    </edge>
    <edge source="M. Nicolaidis" target="T. R.N. Rao">
      <data key="relation">collaborate</data>
    </edge>
    <edge source="M. Nicolaidis" target="Shi-Jie Wen">
      <data key="relation">collaborate</data>
    </edge>
    <edge source="M. Nicolaidis" target="V N Yarmolik">
      <data key="relation">collaborate</data>
    </edge>
    <edge source="M. Nicolaidis" target="O. Kebichi">
      <data key="relation">collaborate</data>
    </edge>
    <edge source="I. A. Murashko" target="V N Yarmolik">
      <data key="relation">collaborate</data>
    </edge>
    <edge source="O. Kebichi" target="V N Yarmolik">
      <data key="relation">collaborate</data>
    </edge>
    <edge source="S. N. Demidenko" target="A. J Van De Goor">
      <data key="relation">collaborate</data>
    </edge>
    <edge source="S. N. Demidenko" target="Vincenzo Piuri">
      <data key="relation">collaborate</data>
    </edge>
    <edge source="S. N. Demidenko" target="V N Yarmolik">
      <data key="relation">collaborate</data>
    </edge>
    <edge source="Vincenzo Piuri" target="V N Yarmolik">
      <data key="relation">collaborate</data>
    </edge>
    <edge source="H.-J. Wunderlich" target="Sybille Hellebrand">
      <data key="relation">collaborate</data>
    </edge>
    <edge source="H.-J. Wunderlich" target="V N Yarmolik">
      <data key="relation">collaborate</data>
    </edge>
    <edge source="Dan Alexandrescu" target="Shi-Jie Wen">
      <data key="relation">collaborate</data>
    </edge>
    <edge source="Sybille Hellebrand" target="V N Yarmolik">
      <data key="relation">collaborate</data>
    </edge>
    <edge source="G. N. Gaydadjiev" target="A. J Van De Goor">
      <data key="relation">collaborate</data>
    </edge>
    <edge source="G. N. Gaydadjiev" target="V N Yarmolik">
      <data key="relation">collaborate</data>
    </edge>
    <edge source="V N Yarmolik" target="M G Karpovsky">
      <data key="relation">collaborate</data>
    </edge>
    <edge source="V N Yarmolik" target="A. J Van De Goor">
      <data key="relation">collaborate</data>
    </edge>
  </graph>
</graphml>
