{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 00:26:59 2015 " "Info: Processing started: Sun Dec 13 00:26:59 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off max51 -c max51 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off max51 -c max51" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "max51_top.v(292) " "Warning (10275): Verilog HDL Module Instantiation warning at max51_top.v(292): ignored dangling comma in List of Port Connections" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 292 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "max51_top.v(309) " "Warning (10275): Verilog HDL Module Instantiation warning at max51_top.v(309): ignored dangling comma in List of Port Connections" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 309 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/max51_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/max51_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 max51_top " "Info: Found entity 1: max51_top" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/common_reg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/common_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 common_reg " "Info: Found entity 1: common_reg" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sram_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/sram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_ctrl " "Info: Found entity 1: sram_ctrl" {  } { { "src/sram_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sram_ctrl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cpu_if.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/cpu_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_if " "Info: Found entity 1: cpu_if" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lcd_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/lcd_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_ctrl " "Info: Found entity 1: lcd_ctrl" {  } { { "src/lcd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/lcd_ctrl.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "key.v(57) " "Warning (10275): Verilog HDL Module Instantiation warning at key.v(57): ignored dangling comma in List of Port Connections" {  } { { "src/key/key.v" "" { Text "D:/Git/max51v20/cpld/src/key/key.v" 57 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "key.v(71) " "Warning (10275): Verilog HDL Module Instantiation warning at key.v(71): ignored dangling comma in List of Port Connections" {  } { { "src/key/key.v" "" { Text "D:/Git/max51v20/cpld/src/key/key.v" 71 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "key key.v(18) " "Warning (10238): Verilog Module Declaration warning at key.v(18): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"key\"" {  } { { "src/key/key.v" "" { Text "D:/Git/max51v20/cpld/src/key/key.v" 18 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/key/key.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/key/key.v" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Info: Found entity 1: key" {  } { { "src/key/key.v" "" { Text "D:/Git/max51v20/cpld/src/key/key.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "key_reg key_reg.v(19) " "Warning (10238): Verilog Module Declaration warning at key_reg.v(19): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"key_reg\"" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 19 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/key/key_reg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/key/key_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_reg " "Info: Found entity 1: key_reg" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "key_ctrl key_ctrl.v(15) " "Warning (10238): Verilog Module Declaration warning at key_ctrl.v(15): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"key_ctrl\"" {  } { { "src/key/key_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_ctrl.v" 15 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/key/key_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/key/key_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_ctrl " "Info: Found entity 1: key_ctrl" {  } { { "src/key/key_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_ctrl.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sd/sd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/sd/sd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd " "Info: Found entity 1: sd" {  } { { "src/sd/sd.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sd/sd_reg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/sd/sd_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_reg " "Info: Found entity 1: sd_reg" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sd/sd_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/sd/sd_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_ctrl " "Info: Found entity 1: sd_ctrl" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ec11b.v(61) " "Warning (10275): Verilog HDL Module Instantiation warning at ec11b.v(61): ignored dangling comma in List of Port Connections" {  } { { "src/ec11b/ec11b.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b.v" 61 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ec11b.v(79) " "Warning (10275): Verilog HDL Module Instantiation warning at ec11b.v(79): ignored dangling comma in List of Port Connections" {  } { { "src/ec11b/ec11b.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b.v" 79 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "ec11b ec11b.v(21) " "Warning (10238): Verilog Module Declaration warning at ec11b.v(21): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"ec11b\"" {  } { { "src/ec11b/ec11b.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b.v" 21 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ec11b/ec11b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/ec11b/ec11b.v" { { "Info" "ISGN_ENTITY_NAME" "1 ec11b " "Info: Found entity 1: ec11b" {  } { { "src/ec11b/ec11b.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "ec11b_reg ec11b_reg.v(18) " "Warning (10238): Verilog Module Declaration warning at ec11b_reg.v(18): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"ec11b_reg\"" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 18 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ec11b/ec11b_reg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/ec11b/ec11b_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ec11b_reg " "Info: Found entity 1: ec11b_reg" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "ec11b_ctrl ec11b_ctrl.v(16) " "Warning (10238): Verilog Module Declaration warning at ec11b_ctrl.v(16): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"ec11b_ctrl\"" {  } { { "src/ec11b/ec11b_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_ctrl.v" 16 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ec11b/ec11b_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/ec11b/ec11b_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ec11b_ctrl " "Info: Found entity 1: ec11b_ctrl" {  } { { "src/ec11b/ec11b_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_ctrl.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mcu_int4 max51_top.v(303) " "Warning (10236): Verilog HDL Implicit Net warning at max51_top.v(303): created implicit net for \"mcu_int4\"" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 303 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ec11b_int_i ec11b_reg.v(39) " "Warning (10236): Verilog HDL Implicit Net warning at ec11b_reg.v(39): created implicit net for \"ec11b_int_i\"" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "axi_posedge ec11b_ctrl.v(85) " "Warning (10236): Verilog HDL Implicit Net warning at ec11b_ctrl.v(85): created implicit net for \"axi_posedge\"" {  } { { "src/ec11b/ec11b_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_ctrl.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "axi_negedge ec11b_ctrl.v(86) " "Warning (10236): Verilog HDL Implicit Net warning at ec11b_ctrl.v(86): created implicit net for \"axi_negedge\"" {  } { { "src/ec11b/ec11b_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_ctrl.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clr_posedge ec11b_ctrl.v(87) " "Warning (10236): Verilog HDL Implicit Net warning at ec11b_ctrl.v(87): created implicit net for \"clr_posedge\"" {  } { { "src/ec11b/ec11b_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_ctrl.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "max51_top " "Info: Elaborating entity \"max51_top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "key_value max51_top.v(145) " "Warning (10858): Verilog HDL warning at max51_top.v(145): object key_value used but never assigned" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 145 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "key_value 0 max51_top.v(145) " "Warning (10030): Net \"key_value\" at max51_top.v(145) has no driver or initial value, using a default initial value '0'" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 145 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spi_nCS max51_top.v(108) " "Warning (10034): Output port \"spi_nCS\" at max51_top.v(108) has no driver" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spi_CLK max51_top.v(109) " "Warning (10034): Output port \"spi_CLK\" at max51_top.v(109) has no driver" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 109 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spi_MOSI max51_top.v(110) " "Warning (10034): Output port \"spi_MOSI\" at max51_top.v(110) has no driver" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "iic_SCL max51_top.v(115) " "Warning (10034): Output port \"iic_SCL\" at max51_top.v(115) has no driver" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "iic_WP max51_top.v(116) " "Warning (10034): Output port \"iic_WP\" at max51_top.v(116) has no driver" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 116 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_if cpu_if:inst_cpu_if " "Info: Elaborating entity \"cpu_if\" for hierarchy \"cpu_if:inst_cpu_if\"" {  } { { "src/max51_top.v" "inst_cpu_if" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 198 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mcu_cs_o8 cpu_if.v(136) " "Warning (10240): Verilog HDL Always Construct warning at cpu_if.v(136): inferring latch(es) for variable \"mcu_cs_o8\", which holds its previous value in one or more paths through the always construct" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 136 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cpu_if.v(164) " "Info (10264): Verilog HDL Case Statement information at cpu_if.v(164): all case item expressions in this case statement are onehot" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 164 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_cs_o8\[0\] cpu_if.v(136) " "Info (10041): Inferred latch for \"mcu_cs_o8\[0\]\" at cpu_if.v(136)" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_cs_o8\[1\] cpu_if.v(136) " "Info (10041): Inferred latch for \"mcu_cs_o8\[1\]\" at cpu_if.v(136)" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_cs_o8\[2\] cpu_if.v(136) " "Info (10041): Inferred latch for \"mcu_cs_o8\[2\]\" at cpu_if.v(136)" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_cs_o8\[3\] cpu_if.v(136) " "Info (10041): Inferred latch for \"mcu_cs_o8\[3\]\" at cpu_if.v(136)" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_cs_o8\[4\] cpu_if.v(136) " "Info (10041): Inferred latch for \"mcu_cs_o8\[4\]\" at cpu_if.v(136)" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_cs_o8\[5\] cpu_if.v(136) " "Info (10041): Inferred latch for \"mcu_cs_o8\[5\]\" at cpu_if.v(136)" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_cs_o8\[6\] cpu_if.v(136) " "Info (10041): Inferred latch for \"mcu_cs_o8\[6\]\" at cpu_if.v(136)" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_cs_o8\[7\] cpu_if.v(136) " "Info (10041): Inferred latch for \"mcu_cs_o8\[7\]\" at cpu_if.v(136)" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_ctrl sram_ctrl:inst_sram_ctrl " "Info: Elaborating entity \"sram_ctrl\" for hierarchy \"sram_ctrl:inst_sram_ctrl\"" {  } { { "src/max51_top.v" "inst_sram_ctrl" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 216 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_ctrl lcd_ctrl:inst_lcd_ctrl " "Info: Elaborating entity \"lcd_ctrl\" for hierarchy \"lcd_ctrl:inst_lcd_ctrl\"" {  } { { "src/max51_top.v" "inst_lcd_ctrl" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 235 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "common_reg common_reg:inst_common_reg " "Info: Elaborating entity \"common_reg\" for hierarchy \"common_reg:inst_common_reg\"" {  } { { "src/max51_top.v" "inst_common_reg" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 253 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mcu_rddat_o8 common_reg.v(45) " "Warning (10240): Verilog HDL Always Construct warning at common_reg.v(45): inferring latch(es) for variable \"mcu_rddat_o8\", which holds its previous value in one or more paths through the always construct" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sound_o common_reg.v(64) " "Warning (10240): Verilog HDL Always Construct warning at common_reg.v(64): inferring latch(es) for variable \"sound_o\", which holds its previous value in one or more paths through the always construct" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led_o8 common_reg.v(64) " "Warning (10240): Verilog HDL Always Construct warning at common_reg.v(64): inferring latch(es) for variable \"led_o8\", which holds its previous value in one or more paths through the always construct" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lcd_rst_o common_reg.v(64) " "Warning (10240): Verilog HDL Always Construct warning at common_reg.v(64): inferring latch(es) for variable \"lcd_rst_o\", which holds its previous value in one or more paths through the always construct" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lcd_bk_o common_reg.v(64) " "Warning (10240): Verilog HDL Always Construct warning at common_reg.v(64): inferring latch(es) for variable \"lcd_bk_o\", which holds its previous value in one or more paths through the always construct" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "test_r common_reg.v(64) " "Warning (10240): Verilog HDL Always Construct warning at common_reg.v(64): inferring latch(es) for variable \"test_r\", which holds its previous value in one or more paths through the always construct" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r\[0\] common_reg.v(72) " "Info (10041): Inferred latch for \"test_r\[0\]\" at common_reg.v(72)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r\[1\] common_reg.v(72) " "Info (10041): Inferred latch for \"test_r\[1\]\" at common_reg.v(72)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r\[2\] common_reg.v(72) " "Info (10041): Inferred latch for \"test_r\[2\]\" at common_reg.v(72)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r\[3\] common_reg.v(72) " "Info (10041): Inferred latch for \"test_r\[3\]\" at common_reg.v(72)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r\[4\] common_reg.v(72) " "Info (10041): Inferred latch for \"test_r\[4\]\" at common_reg.v(72)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r\[5\] common_reg.v(72) " "Info (10041): Inferred latch for \"test_r\[5\]\" at common_reg.v(72)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r\[6\] common_reg.v(72) " "Info (10041): Inferred latch for \"test_r\[6\]\" at common_reg.v(72)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r\[7\] common_reg.v(72) " "Info (10041): Inferred latch for \"test_r\[7\]\" at common_reg.v(72)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_bk_o common_reg.v(72) " "Info (10041): Inferred latch for \"lcd_bk_o\" at common_reg.v(72)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_rst_o common_reg.v(72) " "Info (10041): Inferred latch for \"lcd_rst_o\" at common_reg.v(72)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_o8\[0\] common_reg.v(72) " "Info (10041): Inferred latch for \"led_o8\[0\]\" at common_reg.v(72)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_o8\[1\] common_reg.v(72) " "Info (10041): Inferred latch for \"led_o8\[1\]\" at common_reg.v(72)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_o8\[2\] common_reg.v(72) " "Info (10041): Inferred latch for \"led_o8\[2\]\" at common_reg.v(72)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_o8\[3\] common_reg.v(72) " "Info (10041): Inferred latch for \"led_o8\[3\]\" at common_reg.v(72)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_o8\[4\] common_reg.v(72) " "Info (10041): Inferred latch for \"led_o8\[4\]\" at common_reg.v(72)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_o8\[5\] common_reg.v(72) " "Info (10041): Inferred latch for \"led_o8\[5\]\" at common_reg.v(72)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_o8\[6\] common_reg.v(72) " "Info (10041): Inferred latch for \"led_o8\[6\]\" at common_reg.v(72)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_o8\[7\] common_reg.v(72) " "Info (10041): Inferred latch for \"led_o8\[7\]\" at common_reg.v(72)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_o common_reg.v(72) " "Info (10041): Inferred latch for \"sound_o\" at common_reg.v(72)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[0\] common_reg.v(47) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[0\]\" at common_reg.v(47)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[1\] common_reg.v(47) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[1\]\" at common_reg.v(47)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[2\] common_reg.v(47) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[2\]\" at common_reg.v(47)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[3\] common_reg.v(47) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[3\]\" at common_reg.v(47)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[4\] common_reg.v(47) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[4\]\" at common_reg.v(47)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[5\] common_reg.v(47) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[5\]\" at common_reg.v(47)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[6\] common_reg.v(47) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[6\]\" at common_reg.v(47)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[7\] common_reg.v(47) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[7\]\" at common_reg.v(47)" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd sd:inst_sd " "Info: Elaborating entity \"sd\" for hierarchy \"sd:inst_sd\"" {  } { { "src/max51_top.v" "inst_sd" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 273 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_reg sd:inst_sd\|sd_reg:inst_sd_reg " "Info: Elaborating entity \"sd_reg\" for hierarchy \"sd:inst_sd\|sd_reg:inst_sd_reg\"" {  } { { "src/sd/sd.v" "inst_sd_reg" { Text "D:/Git/max51v20/cpld/src/sd/sd.v" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mcu_rddat_o8 sd_reg.v(47) " "Warning (10240): Verilog HDL Always Construct warning at sd_reg.v(47): inferring latch(es) for variable \"mcu_rddat_o8\", which holds its previous value in one or more paths through the always construct" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ssptdat_o8 sd_reg.v(65) " "Warning (10240): Verilog HDL Always Construct warning at sd_reg.v(65): inferring latch(es) for variable \"ssptdat_o8\", which holds its previous value in one or more paths through the always construct" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ssppres_o8 sd_reg.v(65) " "Warning (10240): Verilog HDL Always Construct warning at sd_reg.v(65): inferring latch(es) for variable \"ssppres_o8\", which holds its previous value in one or more paths through the always construct" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "test_r8 sd_reg.v(65) " "Warning (10240): Verilog HDL Always Construct warning at sd_reg.v(65): inferring latch(es) for variable \"test_r8\", which holds its previous value in one or more paths through the always construct" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[0\] sd_reg.v(71) " "Info (10041): Inferred latch for \"test_r8\[0\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[1\] sd_reg.v(71) " "Info (10041): Inferred latch for \"test_r8\[1\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[2\] sd_reg.v(71) " "Info (10041): Inferred latch for \"test_r8\[2\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[3\] sd_reg.v(71) " "Info (10041): Inferred latch for \"test_r8\[3\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[4\] sd_reg.v(71) " "Info (10041): Inferred latch for \"test_r8\[4\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[5\] sd_reg.v(71) " "Info (10041): Inferred latch for \"test_r8\[5\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[6\] sd_reg.v(71) " "Info (10041): Inferred latch for \"test_r8\[6\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[7\] sd_reg.v(71) " "Info (10041): Inferred latch for \"test_r8\[7\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssppres_o8\[0\] sd_reg.v(71) " "Info (10041): Inferred latch for \"ssppres_o8\[0\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssppres_o8\[1\] sd_reg.v(71) " "Info (10041): Inferred latch for \"ssppres_o8\[1\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssppres_o8\[2\] sd_reg.v(71) " "Info (10041): Inferred latch for \"ssppres_o8\[2\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssppres_o8\[3\] sd_reg.v(71) " "Info (10041): Inferred latch for \"ssppres_o8\[3\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssppres_o8\[4\] sd_reg.v(71) " "Info (10041): Inferred latch for \"ssppres_o8\[4\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssppres_o8\[5\] sd_reg.v(71) " "Info (10041): Inferred latch for \"ssppres_o8\[5\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssppres_o8\[6\] sd_reg.v(71) " "Info (10041): Inferred latch for \"ssppres_o8\[6\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssppres_o8\[7\] sd_reg.v(71) " "Info (10041): Inferred latch for \"ssppres_o8\[7\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssptdat_o8\[0\] sd_reg.v(71) " "Info (10041): Inferred latch for \"ssptdat_o8\[0\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssptdat_o8\[1\] sd_reg.v(71) " "Info (10041): Inferred latch for \"ssptdat_o8\[1\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssptdat_o8\[2\] sd_reg.v(71) " "Info (10041): Inferred latch for \"ssptdat_o8\[2\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssptdat_o8\[3\] sd_reg.v(71) " "Info (10041): Inferred latch for \"ssptdat_o8\[3\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssptdat_o8\[4\] sd_reg.v(71) " "Info (10041): Inferred latch for \"ssptdat_o8\[4\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssptdat_o8\[5\] sd_reg.v(71) " "Info (10041): Inferred latch for \"ssptdat_o8\[5\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssptdat_o8\[6\] sd_reg.v(71) " "Info (10041): Inferred latch for \"ssptdat_o8\[6\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssptdat_o8\[7\] sd_reg.v(71) " "Info (10041): Inferred latch for \"ssptdat_o8\[7\]\" at sd_reg.v(71)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[0\] sd_reg.v(49) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[0\]\" at sd_reg.v(49)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[1\] sd_reg.v(49) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[1\]\" at sd_reg.v(49)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[2\] sd_reg.v(49) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[2\]\" at sd_reg.v(49)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[3\] sd_reg.v(49) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[3\]\" at sd_reg.v(49)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[4\] sd_reg.v(49) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[4\]\" at sd_reg.v(49)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[5\] sd_reg.v(49) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[5\]\" at sd_reg.v(49)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[6\] sd_reg.v(49) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[6\]\" at sd_reg.v(49)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[7\] sd_reg.v(49) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[7\]\" at sd_reg.v(49)" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_ctrl sd:inst_sd\|sd_ctrl:inst_sd_ctrl " "Info: Elaborating entity \"sd_ctrl\" for hierarchy \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\"" {  } { { "src/sd/sd.v" "inst_sd_ctrl" { Text "D:/Git/max51v20/cpld/src/sd/sd.v" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shift_ok sd_ctrl.v(168) " "Warning (10240): Verilog HDL Always Construct warning at sd_ctrl.v(168): inferring latch(es) for variable \"shift_ok\", which holds its previous value in one or more paths through the always construct" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nstate sd_ctrl.v(168) " "Warning (10240): Verilog HDL Always Construct warning at sd_ctrl.v(168): inferring latch(es) for variable \"nstate\", which holds its previous value in one or more paths through the always construct" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "current_state_dgo sd_ctrl.v(45) " "Warning (10034): Output port \"current_state_dgo\" at sd_ctrl.v(45) has no driver" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.NEGEDGE sd_ctrl.v(168) " "Info (10041): Inferred latch for \"nstate.NEGEDGE\" at sd_ctrl.v(168)" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.POSEDGE sd_ctrl.v(168) " "Info (10041): Inferred latch for \"nstate.POSEDGE\" at sd_ctrl.v(168)" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.IDLE sd_ctrl.v(168) " "Info (10041): Inferred latch for \"nstate.IDLE\" at sd_ctrl.v(168)" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_ok sd_ctrl.v(168) " "Info (10041): Inferred latch for \"shift_ok\" at sd_ctrl.v(168)" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ec11b ec11b:inst_ec11b " "Info: Elaborating entity \"ec11b\" for hierarchy \"ec11b:inst_ec11b\"" {  } { { "src/max51_top.v" "inst_ec11b" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 292 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ec11b_reg ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg " "Info: Elaborating entity \"ec11b_reg\" for hierarchy \"ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\"" {  } { { "src/ec11b/ec11b.v" "inst_ec11b_reg" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b.v" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ec11b_int_i ec11b_reg.v(39) " "Warning (10036): Verilog HDL or VHDL warning at ec11b_reg.v(39): object \"ec11b_int_i\" assigned a value but never read" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mcu_rddat_o8 ec11b_reg.v(50) " "Warning (10240): Verilog HDL Always Construct warning at ec11b_reg.v(50): inferring latch(es) for variable \"mcu_rddat_o8\", which holds its previous value in one or more paths through the always construct" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "test_r8 ec11b_reg.v(69) " "Warning (10240): Verilog HDL Always Construct warning at ec11b_reg.v(69): inferring latch(es) for variable \"test_r8\", which holds its previous value in one or more paths through the always construct" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mcu_intmsk_r ec11b_reg.v(69) " "Warning (10240): Verilog HDL Always Construct warning at ec11b_reg.v(69): inferring latch(es) for variable \"mcu_intmsk_r\", which holds its previous value in one or more paths through the always construct" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ec11b_clr_r ec11b_reg.v(69) " "Warning (10240): Verilog HDL Always Construct warning at ec11b_reg.v(69): inferring latch(es) for variable \"ec11b_clr_r\", which holds its previous value in one or more paths through the always construct" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ec11b_clr_r ec11b_reg.v(75) " "Info (10041): Inferred latch for \"ec11b_clr_r\" at ec11b_reg.v(75)" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_intmsk_r ec11b_reg.v(75) " "Info (10041): Inferred latch for \"mcu_intmsk_r\" at ec11b_reg.v(75)" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[0\] ec11b_reg.v(75) " "Info (10041): Inferred latch for \"test_r8\[0\]\" at ec11b_reg.v(75)" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[1\] ec11b_reg.v(75) " "Info (10041): Inferred latch for \"test_r8\[1\]\" at ec11b_reg.v(75)" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[2\] ec11b_reg.v(75) " "Info (10041): Inferred latch for \"test_r8\[2\]\" at ec11b_reg.v(75)" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[3\] ec11b_reg.v(75) " "Info (10041): Inferred latch for \"test_r8\[3\]\" at ec11b_reg.v(75)" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[4\] ec11b_reg.v(75) " "Info (10041): Inferred latch for \"test_r8\[4\]\" at ec11b_reg.v(75)" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[5\] ec11b_reg.v(75) " "Info (10041): Inferred latch for \"test_r8\[5\]\" at ec11b_reg.v(75)" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[6\] ec11b_reg.v(75) " "Info (10041): Inferred latch for \"test_r8\[6\]\" at ec11b_reg.v(75)" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[7\] ec11b_reg.v(75) " "Info (10041): Inferred latch for \"test_r8\[7\]\" at ec11b_reg.v(75)" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[0\] ec11b_reg.v(52) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[0\]\" at ec11b_reg.v(52)" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[1\] ec11b_reg.v(52) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[1\]\" at ec11b_reg.v(52)" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[2\] ec11b_reg.v(52) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[2\]\" at ec11b_reg.v(52)" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[3\] ec11b_reg.v(52) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[3\]\" at ec11b_reg.v(52)" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[4\] ec11b_reg.v(52) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[4\]\" at ec11b_reg.v(52)" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[5\] ec11b_reg.v(52) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[5\]\" at ec11b_reg.v(52)" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[6\] ec11b_reg.v(52) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[6\]\" at ec11b_reg.v(52)" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[7\] ec11b_reg.v(52) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[7\]\" at ec11b_reg.v(52)" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ec11b_ctrl ec11b:inst_ec11b\|ec11b_ctrl:inst_ec11b_ctrl " "Info: Elaborating entity \"ec11b_ctrl\" for hierarchy \"ec11b:inst_ec11b\|ec11b_ctrl:inst_ec11b_ctrl\"" {  } { { "src/ec11b/ec11b.v" "inst_ec11b_ctrl" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b.v" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ec11b_ctrl.v(54) " "Warning (10230): Verilog HDL assignment warning at ec11b_ctrl.v(54): truncated value with size 32 to match size of target (16)" {  } { { "src/ec11b/ec11b_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_ctrl.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ec11b_ctrl.v(105) " "Info (10264): Verilog HDL Case Statement information at ec11b_ctrl.v(105): all case item expressions in this case statement are onehot" {  } { { "src/ec11b/ec11b_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_ctrl.v" 105 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key:inst_key " "Info: Elaborating entity \"key\" for hierarchy \"key:inst_key\"" {  } { { "src/max51_top.v" "inst_key" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 309 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_reg key:inst_key\|key_reg:inst_key_reg " "Info: Elaborating entity \"key_reg\" for hierarchy \"key:inst_key\|key_reg:inst_key_reg\"" {  } { { "src/key/key.v" "inst_key_reg" { Text "D:/Git/max51v20/cpld/src/key/key.v" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mcu_rddat_o8 key_reg.v(48) " "Warning (10240): Verilog HDL Always Construct warning at key_reg.v(48): inferring latch(es) for variable \"mcu_rddat_o8\", which holds its previous value in one or more paths through the always construct" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "test_r8 key_reg.v(69) " "Warning (10240): Verilog HDL Always Construct warning at key_reg.v(69): inferring latch(es) for variable \"test_r8\", which holds its previous value in one or more paths through the always construct" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "key_intmsk_r key_reg.v(69) " "Warning (10240): Verilog HDL Always Construct warning at key_reg.v(69): inferring latch(es) for variable \"key_intmsk_r\", which holds its previous value in one or more paths through the always construct" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "key_clr_o key_reg.v(69) " "Warning (10240): Verilog HDL Always Construct warning at key_reg.v(69): inferring latch(es) for variable \"key_clr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_clr_o key_reg.v(75) " "Info (10041): Inferred latch for \"key_clr_o\" at key_reg.v(75)" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_intmsk_r key_reg.v(75) " "Info (10041): Inferred latch for \"key_intmsk_r\" at key_reg.v(75)" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[0\] key_reg.v(75) " "Info (10041): Inferred latch for \"test_r8\[0\]\" at key_reg.v(75)" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[1\] key_reg.v(75) " "Info (10041): Inferred latch for \"test_r8\[1\]\" at key_reg.v(75)" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[2\] key_reg.v(75) " "Info (10041): Inferred latch for \"test_r8\[2\]\" at key_reg.v(75)" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[3\] key_reg.v(75) " "Info (10041): Inferred latch for \"test_r8\[3\]\" at key_reg.v(75)" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[4\] key_reg.v(75) " "Info (10041): Inferred latch for \"test_r8\[4\]\" at key_reg.v(75)" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[5\] key_reg.v(75) " "Info (10041): Inferred latch for \"test_r8\[5\]\" at key_reg.v(75)" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[6\] key_reg.v(75) " "Info (10041): Inferred latch for \"test_r8\[6\]\" at key_reg.v(75)" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_r8\[7\] key_reg.v(75) " "Info (10041): Inferred latch for \"test_r8\[7\]\" at key_reg.v(75)" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[0\] key_reg.v(50) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[0\]\" at key_reg.v(50)" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[1\] key_reg.v(50) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[1\]\" at key_reg.v(50)" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[2\] key_reg.v(50) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[2\]\" at key_reg.v(50)" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[3\] key_reg.v(50) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[3\]\" at key_reg.v(50)" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[4\] key_reg.v(50) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[4\]\" at key_reg.v(50)" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[5\] key_reg.v(50) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[5\]\" at key_reg.v(50)" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[6\] key_reg.v(50) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[6\]\" at key_reg.v(50)" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mcu_rddat_o8\[7\] key_reg.v(50) " "Info (10041): Inferred latch for \"mcu_rddat_o8\[7\]\" at key_reg.v(50)" {  } { { "src/key/key_reg.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_reg.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_ctrl key:inst_key\|key_ctrl:inst_key_ctrl " "Info: Elaborating entity \"key_ctrl\" for hierarchy \"key:inst_key\|key_ctrl:inst_key_ctrl\"" {  } { { "src/key/key.v" "inst_key_ctrl" { Text "D:/Git/max51v20/cpld/src/key/key.v" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 key_ctrl.v(37) " "Warning (10230): Verilog HDL assignment warning at key_ctrl.v(37): truncated value with size 4 to match size of target (3)" {  } { { "src/key/key_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_ctrl.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 key_ctrl.v(54) " "Warning (10230): Verilog HDL assignment warning at key_ctrl.v(54): truncated value with size 32 to match size of target (6)" {  } { { "src/key/key_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_ctrl.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "key_flag key_ctrl.v(123) " "Warning (10235): Verilog HDL Always Construct warning at key_ctrl.v(123): variable \"key_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/key/key_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_ctrl.v" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "key_ctrl.v(125) " "Warning (10270): Verilog HDL Case Statement warning at key_ctrl.v(125): incomplete case statement has no default case item" {  } { { "src/key/key_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_ctrl.v" 125 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "key_r key_ctrl.v(121) " "Warning (10240): Verilog HDL Always Construct warning at key_ctrl.v(121): inferring latch(es) for variable \"key_r\", which holds its previous value in one or more paths through the always construct" {  } { { "src/key/key_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_ctrl.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_r\[0\] key_ctrl.v(121) " "Info (10041): Inferred latch for \"key_r\[0\]\" at key_ctrl.v(121)" {  } { { "src/key/key_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_ctrl.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_r\[1\] key_ctrl.v(121) " "Info (10041): Inferred latch for \"key_r\[1\]\" at key_ctrl.v(121)" {  } { { "src/key/key_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_ctrl.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_r\[2\] key_ctrl.v(121) " "Info (10041): Inferred latch for \"key_r\[2\]\" at key_ctrl.v(121)" {  } { { "src/key/key_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_ctrl.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "key:inst_key\|int_w8\[7\] " "Warning (12110): Net \"key:inst_key\|int_w8\[7\]\" is missing source, defaulting to GND" {  } { { "src/key/key.v" "int_w8\[7\]" { Text "D:/Git/max51v20/cpld/src/key/key.v" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "key:inst_key\|int_w8\[6\] " "Warning (12110): Net \"key:inst_key\|int_w8\[6\]\" is missing source, defaulting to GND" {  } { { "src/key/key.v" "int_w8\[6\]" { Text "D:/Git/max51v20/cpld/src/key/key.v" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "key:inst_key\|int_w8\[5\] " "Warning (12110): Net \"key:inst_key\|int_w8\[5\]\" is missing source, defaulting to GND" {  } { { "src/key/key.v" "int_w8\[5\]" { Text "D:/Git/max51v20/cpld/src/key/key.v" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "key:inst_key\|int_w8\[4\] " "Warning (12110): Net \"key:inst_key\|int_w8\[4\]\" is missing source, defaulting to GND" {  } { { "src/key/key.v" "int_w8\[4\]" { Text "D:/Git/max51v20/cpld/src/key/key.v" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "key:inst_key\|int_w8\[3\] " "Warning (12110): Net \"key:inst_key\|int_w8\[3\]\" is missing source, defaulting to GND" {  } { { "src/key/key.v" "int_w8\[3\]" { Text "D:/Git/max51v20/cpld/src/key/key.v" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "key:inst_key\|int_w8\[2\] " "Warning (12110): Net \"key:inst_key\|int_w8\[2\]\" is missing source, defaulting to GND" {  } { { "src/key/key.v" "int_w8\[2\]" { Text "D:/Git/max51v20/cpld/src/key/key.v" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "key:inst_key\|int_w8\[1\] " "Warning (12110): Net \"key:inst_key\|int_w8\[1\]\" is missing source, defaulting to GND" {  } { { "src/key/key.v" "int_w8\[1\]" { Text "D:/Git/max51v20/cpld/src/key/key.v" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "key:inst_key\|key_w8\[7\] " "Warning (12110): Net \"key:inst_key\|key_w8\[7\]\" is missing source, defaulting to GND" {  } { { "src/key/key.v" "key_w8\[7\]" { Text "D:/Git/max51v20/cpld/src/key/key.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "key:inst_key\|key_w8\[6\] " "Warning (12110): Net \"key:inst_key\|key_w8\[6\]\" is missing source, defaulting to GND" {  } { { "src/key/key.v" "key_w8\[6\]" { Text "D:/Git/max51v20/cpld/src/key/key.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "key:inst_key\|key_w8\[5\] " "Warning (12110): Net \"key:inst_key\|key_w8\[5\]\" is missing source, defaulting to GND" {  } { { "src/key/key.v" "key_w8\[5\]" { Text "D:/Git/max51v20/cpld/src/key/key.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "key:inst_key\|key_w8\[4\] " "Warning (12110): Net \"key:inst_key\|key_w8\[4\]\" is missing source, defaulting to GND" {  } { { "src/key/key.v" "key_w8\[4\]" { Text "D:/Git/max51v20/cpld/src/key/key.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "key:inst_key\|key_w8\[3\] " "Warning (12110): Net \"key:inst_key\|key_w8\[3\]\" is missing source, defaulting to GND" {  } { { "src/key/key.v" "key_w8\[3\]" { Text "D:/Git/max51v20/cpld/src/key/key.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ec11b:inst_ec11b\|clr_w\[7\] " "Warning (12110): Net \"ec11b:inst_ec11b\|clr_w\[7\]\" is missing source, defaulting to GND" {  } { { "src/ec11b/ec11b.v" "clr_w\[7\]" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ec11b:inst_ec11b\|clr_w\[6\] " "Warning (12110): Net \"ec11b:inst_ec11b\|clr_w\[6\]\" is missing source, defaulting to GND" {  } { { "src/ec11b/ec11b.v" "clr_w\[6\]" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ec11b:inst_ec11b\|clr_w\[5\] " "Warning (12110): Net \"ec11b:inst_ec11b\|clr_w\[5\]\" is missing source, defaulting to GND" {  } { { "src/ec11b/ec11b.v" "clr_w\[5\]" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ec11b:inst_ec11b\|clr_w\[4\] " "Warning (12110): Net \"ec11b:inst_ec11b\|clr_w\[4\]\" is missing source, defaulting to GND" {  } { { "src/ec11b/ec11b.v" "clr_w\[4\]" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ec11b:inst_ec11b\|clr_w\[3\] " "Warning (12110): Net \"ec11b:inst_ec11b\|clr_w\[3\]\" is missing source, defaulting to GND" {  } { { "src/ec11b/ec11b.v" "clr_w\[3\]" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ec11b:inst_ec11b\|clr_w\[2\] " "Warning (12110): Net \"ec11b:inst_ec11b\|clr_w\[2\]\" is missing source, defaulting to GND" {  } { { "src/ec11b/ec11b.v" "clr_w\[2\]" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ec11b:inst_ec11b\|clr_w\[1\] " "Warning (12110): Net \"ec11b:inst_ec11b\|clr_w\[1\]\" is missing source, defaulting to GND" {  } { { "src/ec11b/ec11b.v" "clr_w\[1\]" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0 " "Warning: Found clock multiplexer sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 136 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lcd_ctrl:inst_lcd_ctrl\|mcu_rddat_o8\[0\] " "Warning: Converted tri-state buffer \"lcd_ctrl:inst_lcd_ctrl\|mcu_rddat_o8\[0\]\" feeding internal logic into a wire" {  } { { "src/lcd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/lcd_ctrl.v" 26 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lcd_ctrl:inst_lcd_ctrl\|mcu_rddat_o8\[1\] " "Warning: Converted tri-state buffer \"lcd_ctrl:inst_lcd_ctrl\|mcu_rddat_o8\[1\]\" feeding internal logic into a wire" {  } { { "src/lcd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/lcd_ctrl.v" 26 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lcd_ctrl:inst_lcd_ctrl\|mcu_rddat_o8\[2\] " "Warning: Converted tri-state buffer \"lcd_ctrl:inst_lcd_ctrl\|mcu_rddat_o8\[2\]\" feeding internal logic into a wire" {  } { { "src/lcd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/lcd_ctrl.v" 26 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lcd_ctrl:inst_lcd_ctrl\|mcu_rddat_o8\[3\] " "Warning: Converted tri-state buffer \"lcd_ctrl:inst_lcd_ctrl\|mcu_rddat_o8\[3\]\" feeding internal logic into a wire" {  } { { "src/lcd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/lcd_ctrl.v" 26 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lcd_ctrl:inst_lcd_ctrl\|mcu_rddat_o8\[4\] " "Warning: Converted tri-state buffer \"lcd_ctrl:inst_lcd_ctrl\|mcu_rddat_o8\[4\]\" feeding internal logic into a wire" {  } { { "src/lcd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/lcd_ctrl.v" 26 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lcd_ctrl:inst_lcd_ctrl\|mcu_rddat_o8\[5\] " "Warning: Converted tri-state buffer \"lcd_ctrl:inst_lcd_ctrl\|mcu_rddat_o8\[5\]\" feeding internal logic into a wire" {  } { { "src/lcd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/lcd_ctrl.v" 26 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lcd_ctrl:inst_lcd_ctrl\|mcu_rddat_o8\[6\] " "Warning: Converted tri-state buffer \"lcd_ctrl:inst_lcd_ctrl\|mcu_rddat_o8\[6\]\" feeding internal logic into a wire" {  } { { "src/lcd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/lcd_ctrl.v" 26 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lcd_ctrl:inst_lcd_ctrl\|mcu_rddat_o8\[7\] " "Warning: Converted tri-state buffer \"lcd_ctrl:inst_lcd_ctrl\|mcu_rddat_o8\[7\]\" feeding internal logic into a wire" {  } { { "src/lcd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/lcd_ctrl.v" 26 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "Warning: 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "iic_SDA " "Warning: Bidir \"iic_SDA\" has no driver" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 114 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|mcu_intmsk_r " "Warning: Latch ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|mcu_intmsk_r has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_if:inst_cpu_if\|cpu_addr\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_if:inst_cpu_if\|cpu_addr\[3\]" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 35 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|nstate.POSEDGE_439 " "Warning: Latch sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|nstate.POSEDGE_439 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.NEGEDGE " "Warning: Ports D and ENA on the latch are fed by the same signal sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.NEGEDGE" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 168 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|ec11b_clr_r " "Warning: Latch ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|ec11b_clr_r has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_if:inst_cpu_if\|cpu_addr\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_if:inst_cpu_if\|cpu_addr\[3\]" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|nstate.IDLE_451 " "Warning: Latch sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|nstate.IDLE_451 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.IDLE " "Warning: Ports D and ENA on the latch are fed by the same signal sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.IDLE" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 168 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|test_r8\[0\] " "Warning: Latch ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|test_r8\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_if:inst_cpu_if\|cpu_addr\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_if:inst_cpu_if\|cpu_addr\[3\]" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|test_r8\[1\] " "Warning: Latch ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|test_r8\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_if:inst_cpu_if\|cpu_addr\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_if:inst_cpu_if\|cpu_addr\[3\]" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|test_r8\[2\] " "Warning: Latch ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|test_r8\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_if:inst_cpu_if\|cpu_addr\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_if:inst_cpu_if\|cpu_addr\[3\]" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|test_r8\[3\] " "Warning: Latch ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|test_r8\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_if:inst_cpu_if\|cpu_addr\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_if:inst_cpu_if\|cpu_addr\[3\]" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|test_r8\[4\] " "Warning: Latch ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|test_r8\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_if:inst_cpu_if\|cpu_addr\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_if:inst_cpu_if\|cpu_addr\[3\]" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|test_r8\[5\] " "Warning: Latch ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|test_r8\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_if:inst_cpu_if\|cpu_addr\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_if:inst_cpu_if\|cpu_addr\[3\]" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|test_r8\[6\] " "Warning: Latch ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|test_r8\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_if:inst_cpu_if\|cpu_addr\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_if:inst_cpu_if\|cpu_addr\[3\]" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|test_r8\[7\] " "Warning: Latch ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|test_r8\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_if:inst_cpu_if\|cpu_addr\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu_if:inst_cpu_if\|cpu_addr\[3\]" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|shift_ok " "Warning: Latch sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|shift_ok has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.NEGEDGE " "Warning: Ports D and ENA on the latch are fed by the same signal sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.NEGEDGE" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 139 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 84 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "CPU_INT1_o GND " "Warning (13410): Pin \"CPU_INT1_o\" is stuck at GND" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "V3_AD_nOE_o GND " "Warning (13410): Pin \"V3_AD_nOE_o\" is stuck at GND" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SD_nCS_i GND " "Warning (13410): Pin \"SD_nCS_i\" is stuck at GND" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED_o8\[0\] VCC " "Warning (13410): Pin \"LED_o8\[0\]\" is stuck at VCC" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED_o8\[1\] VCC " "Warning (13410): Pin \"LED_o8\[1\]\" is stuck at VCC" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED_o8\[2\] VCC " "Warning (13410): Pin \"LED_o8\[2\]\" is stuck at VCC" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED_o8\[3\] GND " "Warning (13410): Pin \"LED_o8\[3\]\" is stuck at GND" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED_o8\[4\] GND " "Warning (13410): Pin \"LED_o8\[4\]\" is stuck at GND" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED_o8\[5\] GND " "Warning (13410): Pin \"LED_o8\[5\]\" is stuck at GND" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED_o8\[6\] GND " "Warning (13410): Pin \"LED_o8\[6\]\" is stuck at GND" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "spi_nCS GND " "Warning (13410): Pin \"spi_nCS\" is stuck at GND" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "spi_CLK GND " "Warning (13410): Pin \"spi_CLK\" is stuck at GND" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "spi_MOSI GND " "Warning (13410): Pin \"spi_MOSI\" is stuck at GND" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "iic_SCL GND " "Warning (13410): Pin \"iic_SCL\" is stuck at GND" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "iic_WP GND " "Warning (13410): Pin \"iic_WP\" is stuck at GND" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 245 -1 0 } } { "src/ec11b/ec11b_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_ctrl.v" 58 -1 0 } } { "src/ec11b/ec11b_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_ctrl.v" 59 -1 0 } } { "src/ec11b/ec11b_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_ctrl.v" 77 -1 0 } } { "src/ec11b/ec11b_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_ctrl.v" 60 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 9 " "Info: 9 registers lost all their fanouts during netlist optimizations. The first 9 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:inst_key\|key_ctrl:inst_key_ctrl\|state~4 " "Info: Register \"key:inst_key\|key_ctrl:inst_key_ctrl\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|dycnt~7 " "Info: Register \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|dycnt~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|dycnt~8 " "Info: Register \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|dycnt~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|dycnt~9 " "Info: Register \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|dycnt~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|dycnt~10 " "Info: Register \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|dycnt~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|dycnt~11 " "Info: Register \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|dycnt~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|dycnt~12 " "Info: Register \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|dycnt~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|dycnt~13 " "Info: Register \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|dycnt~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|dycnt.00000000 " "Info: Register \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|dycnt.00000000\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Warning: Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_LIB_i " "Warning (15610): No output dependent on input pin \"CPU_LIB_i\"" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 70 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_CD_i " "Warning (15610): No output dependent on input pin \"SD_CD_i\"" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 91 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EC11E_D_i " "Warning (15610): No output dependent on input pin \"EC11E_D_i\"" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 101 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spi_MISO " "Warning (15610): No output dependent on input pin \"spi_MISO\"" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 111 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "488 " "Info: Implemented 488 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Info: Implemented 25 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Info: Implemented 47 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Info: Implemented 17 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "399 " "Info: Implemented 399 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 135 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 135 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Info: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 00:27:01 2015 " "Info: Processing ended: Sun Dec 13 00:27:01 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 00:27:02 2015 " "Info: Processing started: Sun Dec 13 00:27:02 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off max51 -c max51 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off max51 -c max51" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "max51 EPM1270T144C5 " "Info: Selected device EPM1270T144C5 for design \"max51\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Info: Device EPM570T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 89 " "Critical Warning: No exact pin location assignment(s) for 1 pins of 89 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPU_INT1_o " "Info: Pin CPU_INT1_o not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { CPU_INT1_o } } } { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 69 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_INT1_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1473 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|mcu_intmsk_r\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|mcu_intmsk_r\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|ec11b_clr_r\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|ec11b_clr_r\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_ctrl\|nstate.POSEDGE_439\|combout " "Warning: Node \"inst_sd\|inst_sd_ctrl\|nstate.POSEDGE_439\|combout\" is a latch" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 168 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_ctrl\|nstate.NEGEDGE_427\|combout " "Warning: Node \"inst_sd\|inst_sd_ctrl\|nstate.NEGEDGE_427\|combout\" is a latch" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 168 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_ctrl\|nstate.IDLE_451\|combout " "Warning: Node \"inst_sd\|inst_sd_ctrl\|nstate.IDLE_451\|combout\" is a latch" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 168 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssptdat_o8\[7\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssptdat_o8\[7\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssppres_o8\[0\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssppres_o8\[0\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssppres_o8\[1\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssppres_o8\[1\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssppres_o8\[2\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssppres_o8\[2\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssptdat_o8\[6\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssptdat_o8\[6\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|mcu_rddat_o8\[0\]\|combout " "Warning: Node \"inst_common_reg\|mcu_rddat_o8\[0\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|mcu_rddat_o8\[0\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|mcu_rddat_o8\[0\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[0\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[0\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|mcu_rddat_o8\[1\]\|combout " "Warning: Node \"inst_common_reg\|mcu_rddat_o8\[1\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|mcu_rddat_o8\[1\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|mcu_rddat_o8\[1\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[1\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[1\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|mcu_rddat_o8\[2\]\|combout " "Warning: Node \"inst_common_reg\|mcu_rddat_o8\[2\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|mcu_rddat_o8\[2\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|mcu_rddat_o8\[2\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[2\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[2\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|mcu_rddat_o8\[3\]\|combout " "Warning: Node \"inst_common_reg\|mcu_rddat_o8\[3\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|mcu_rddat_o8\[3\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|mcu_rddat_o8\[3\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[3\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[3\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|mcu_rddat_o8\[4\]\|combout " "Warning: Node \"inst_common_reg\|mcu_rddat_o8\[4\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|mcu_rddat_o8\[4\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|mcu_rddat_o8\[4\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[4\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[4\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|mcu_rddat_o8\[5\]\|combout " "Warning: Node \"inst_common_reg\|mcu_rddat_o8\[5\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|mcu_rddat_o8\[5\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|mcu_rddat_o8\[5\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[5\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[5\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|mcu_rddat_o8\[6\]\|combout " "Warning: Node \"inst_common_reg\|mcu_rddat_o8\[6\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|mcu_rddat_o8\[6\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|mcu_rddat_o8\[6\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[6\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[6\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|mcu_rddat_o8\[7\]\|combout " "Warning: Node \"inst_common_reg\|mcu_rddat_o8\[7\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|mcu_rddat_o8\[7\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|mcu_rddat_o8\[7\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[7\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[7\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_ctrl\|shift_ok\|combout " "Warning: Node \"inst_sd\|inst_sd_ctrl\|shift_ok\|combout\" is a latch" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssptdat_o8\[5\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssptdat_o8\[5\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|test_r8\[0\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|test_r8\[0\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|lcd_rst_o\|combout " "Warning: Node \"inst_common_reg\|lcd_rst_o\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|sound_o\|combout " "Warning: Node \"inst_common_reg\|sound_o\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|led_o8\[0\]\|combout " "Warning: Node \"inst_common_reg\|led_o8\[0\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|test_r\[0\]\|combout " "Warning: Node \"inst_common_reg\|test_r\[0\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|lcd_bk_o\|combout " "Warning: Node \"inst_common_reg\|lcd_bk_o\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssptdat_o8\[0\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssptdat_o8\[0\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|test_r8\[0\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|test_r8\[0\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|test_r8\[1\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|test_r8\[1\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|test_r\[1\]\|combout " "Warning: Node \"inst_common_reg\|test_r\[1\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|led_o8\[1\]\|combout " "Warning: Node \"inst_common_reg\|led_o8\[1\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssptdat_o8\[1\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssptdat_o8\[1\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|test_r8\[1\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|test_r8\[1\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|test_r8\[2\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|test_r8\[2\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|led_o8\[2\]\|combout " "Warning: Node \"inst_common_reg\|led_o8\[2\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|test_r\[2\]\|combout " "Warning: Node \"inst_common_reg\|test_r\[2\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssptdat_o8\[2\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssptdat_o8\[2\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|test_r8\[2\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|test_r8\[2\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|test_r8\[3\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|test_r8\[3\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|test_r\[3\]\|combout " "Warning: Node \"inst_common_reg\|test_r\[3\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|led_o8\[3\]\|combout " "Warning: Node \"inst_common_reg\|led_o8\[3\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssptdat_o8\[3\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssptdat_o8\[3\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssppres_o8\[3\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssppres_o8\[3\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|test_r8\[3\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|test_r8\[3\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|test_r8\[4\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|test_r8\[4\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|led_o8\[4\]\|combout " "Warning: Node \"inst_common_reg\|led_o8\[4\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|test_r\[4\]\|combout " "Warning: Node \"inst_common_reg\|test_r\[4\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssptdat_o8\[4\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssptdat_o8\[4\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssppres_o8\[4\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssppres_o8\[4\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|test_r8\[4\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|test_r8\[4\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|test_r8\[5\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|test_r8\[5\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|test_r\[5\]\|combout " "Warning: Node \"inst_common_reg\|test_r\[5\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|led_o8\[5\]\|combout " "Warning: Node \"inst_common_reg\|led_o8\[5\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssppres_o8\[5\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssppres_o8\[5\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|test_r8\[5\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|test_r8\[5\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|test_r8\[6\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|test_r8\[6\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|led_o8\[6\]\|combout " "Warning: Node \"inst_common_reg\|led_o8\[6\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|test_r\[6\]\|combout " "Warning: Node \"inst_common_reg\|test_r\[6\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssppres_o8\[6\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssppres_o8\[6\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|test_r8\[6\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|test_r8\[6\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|test_r8\[7\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|test_r8\[7\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|test_r\[7\]\|combout " "Warning: Node \"inst_common_reg\|test_r\[7\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|led_o8\[7\]\|combout " "Warning: Node \"inst_common_reg\|led_o8\[7\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssppres_o8\[7\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssppres_o8\[7\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|test_r8\[7\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|test_r8\[7\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "max51.sdc " "Info: Reading SDC File: 'max51.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max51.sdc 48 inst_sd\|inst_sd_ctrl\|clk_cnt\[1\]~38 net " "Warning: Ignored filter at max51.sdc(48): inst_sd\|inst_sd_ctrl\|clk_cnt\[1\]~38 could not be matched with a net" {  } { { "D:/Git/max51v20/cpld/max51.sdc" "" { Text "D:/Git/max51v20/cpld/max51.sdc" 48 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max51.sdc 48 inst_sd\|inst_sd_ctrl\|clk_cnt\[1\]~38COUT1_69 net " "Warning: Ignored filter at max51.sdc(48): inst_sd\|inst_sd_ctrl\|clk_cnt\[1\]~38COUT1_69 could not be matched with a net" {  } { { "D:/Git/max51v20/cpld/max51.sdc" "" { Text "D:/Git/max51v20/cpld/max51.sdc" 48 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max51.sdc 48 inst_sd\|inst_sd_ctrl\|clk_cnt\[2\]~40 net " "Warning: Ignored filter at max51.sdc(48): inst_sd\|inst_sd_ctrl\|clk_cnt\[2\]~40 could not be matched with a net" {  } { { "D:/Git/max51v20/cpld/max51.sdc" "" { Text "D:/Git/max51v20/cpld/max51.sdc" 48 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max51.sdc 48 inst_sd\|inst_sd_ctrl\|clk_cnt\[2\]~40COUT1_71 net " "Warning: Ignored filter at max51.sdc(48): inst_sd\|inst_sd_ctrl\|clk_cnt\[2\]~40COUT1_71 could not be matched with a net" {  } { { "D:/Git/max51v20/cpld/max51.sdc" "" { Text "D:/Git/max51v20/cpld/max51.sdc" 48 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max51.sdc 48 inst_sd\|inst_sd_ctrl\|clk_cnt\[3\]~42 net " "Warning: Ignored filter at max51.sdc(48): inst_sd\|inst_sd_ctrl\|clk_cnt\[3\]~42 could not be matched with a net" {  } { { "D:/Git/max51v20/cpld/max51.sdc" "" { Text "D:/Git/max51v20/cpld/max51.sdc" 48 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max51.sdc 48 inst_sd\|inst_sd_ctrl\|clk_cnt\[3\]~42COUT1_73 net " "Warning: Ignored filter at max51.sdc(48): inst_sd\|inst_sd_ctrl\|clk_cnt\[3\]~42COUT1_73 could not be matched with a net" {  } { { "D:/Git/max51v20/cpld/max51.sdc" "" { Text "D:/Git/max51v20/cpld/max51.sdc" 48 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max51.sdc 48 inst_sd\|inst_sd_ctrl\|clk_cnt\[4\]~44 net " "Warning: Ignored filter at max51.sdc(48): inst_sd\|inst_sd_ctrl\|clk_cnt\[4\]~44 could not be matched with a net" {  } { { "D:/Git/max51v20/cpld/max51.sdc" "" { Text "D:/Git/max51v20/cpld/max51.sdc" 48 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max51.sdc 48 inst_sd\|inst_sd_ctrl\|clk_cnt\[5\]~46 net " "Warning: Ignored filter at max51.sdc(48): inst_sd\|inst_sd_ctrl\|clk_cnt\[5\]~46 could not be matched with a net" {  } { { "D:/Git/max51v20/cpld/max51.sdc" "" { Text "D:/Git/max51v20/cpld/max51.sdc" 48 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max51.sdc 48 inst_sd\|inst_sd_ctrl\|clk_cnt\[5\]~46COUT1_75 net " "Warning: Ignored filter at max51.sdc(48): inst_sd\|inst_sd_ctrl\|clk_cnt\[5\]~46COUT1_75 could not be matched with a net" {  } { { "D:/Git/max51v20/cpld/max51.sdc" "" { Text "D:/Git/max51v20/cpld/max51.sdc" 48 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max51.sdc 48 inst_sd\|inst_sd_ctrl\|clk_cnt\[6\]~48 net " "Warning: Ignored filter at max51.sdc(48): inst_sd\|inst_sd_ctrl\|clk_cnt\[6\]~48 could not be matched with a net" {  } { { "D:/Git/max51v20/cpld/max51.sdc" "" { Text "D:/Git/max51v20/cpld/max51.sdc" 48 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max51.sdc 48 inst_sd\|inst_sd_ctrl\|clk_cnt\[6\]~48COUT1_77 net " "Warning: Ignored filter at max51.sdc(48): inst_sd\|inst_sd_ctrl\|clk_cnt\[6\]~48COUT1_77 could not be matched with a net" {  } { { "D:/Git/max51v20/cpld/max51.sdc" "" { Text "D:/Git/max51v20/cpld/max51.sdc" 48 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ec11b:inst_ec11b\|ec11b_ctrl:inst_ec11b_ctrl\|clk_500khz " "Warning: Node: ec11b:inst_ec11b\|ec11b_ctrl:inst_ec11b_ctrl\|clk_500khz was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_ALE_i " "Warning: Node: CPU_ALE_i was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "key:inst_key\|key_ctrl:inst_key_ctrl\|clk_500khz " "Warning: Node: key:inst_key\|key_ctrl:inst_key_ctrl\|clk_500khz was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_nWR_i " "Warning: Node: CPU_nWR_i was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.DELAY " "Warning: Node: sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.DELAY was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.IDLE " "Warning: Node: sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.IDLE was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_nRD_i " "Warning: Node: CPU_nRD_i was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Info: Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000      clk_sys " "Info:   25.000      clk_sys" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000      spi_clk " "Info:   25.000      spi_clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK_50M_i Global clock in PIN 18 " "Info: Automatically promoted signal \"CLK_50M_i\" to use Global clock in PIN 18" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 57 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "ec11b:inst_ec11b\|ec11b_ctrl:inst_ec11b_ctrl\|clk_500khz Global clock " "Info: Automatically promoted some destinations of signal \"ec11b:inst_ec11b\|ec11b_ctrl:inst_ec11b_ctrl\|clk_500khz\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ec11b:inst_ec11b\|ec11b_ctrl:inst_ec11b_ctrl\|clk_500khz " "Info: Destination \"ec11b:inst_ec11b\|ec11b_ctrl:inst_ec11b_ctrl\|clk_500khz\" may be non-global or may not use global clock" {  } { { "src/ec11b/ec11b_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_ctrl.v" 47 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "src/ec11b/ec11b_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_ctrl.v" 47 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0 Global clock " "Info: Automatically promoted signal \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0\" to use Global clock" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 136 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CPU_ALE_i Global clock " "Info: Automatically promoted signal \"CPU_ALE_i\" to use Global clock" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 61 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "CPU_ALE_i " "Info: Pin \"CPU_ALE_i\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { CPU_ALE_i } } } { "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_ALE_i" } } } } { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 61 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_ALE_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1468 4858 5830 0}  }  } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 24 2 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  2 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 29 1 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 29 total pin(s) used --  1 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 17 13 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 18 12 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  12 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Info: Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Info: Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:00" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "14 " "Info: Router estimated average interconnect usage is 14% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X9_Y0 X17_Y11 " "Info: Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Warning: Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "iic_SDA a permanently disabled " "Info: Pin iic_SDA has a permanently disabled output enable" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { iic_SDA } } } { "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "iic_SDA" } } } } { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 114 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { iic_SDA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1496 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Git/max51v20/cpld/max51.fit.smsg " "Info: Generated suppressed messages file D:/Git/max51v20/cpld/max51.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 102 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 102 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "291 " "Info: Peak virtual memory: 291 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 00:27:05 2015 " "Info: Processing ended: Sun Dec 13 00:27:05 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 00:27:06 2015 " "Info: Processing started: Sun Dec 13 00:27:06 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off max51 -c max51 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off max51 -c max51" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 00:27:07 2015 " "Info: Processing ended: Sun Dec 13 00:27:07 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 00:27:06 2015 " "Info: Processing started: Sun Dec 13 00:27:06 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta max51 -c max51 " "Info: Command: quartus_sta max51 -c max51" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_ctrl\|clr_dy1\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_ctrl\|clr_dy1\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|mcu_intmsk_r\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|mcu_intmsk_r\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_ctrl\|nstate.POSEDGE_439\|combout " "Warning: Node \"inst_sd\|inst_sd_ctrl\|nstate.POSEDGE_439\|combout\" is a latch" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 168 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_ctrl\|nstate.NEGEDGE_427\|combout " "Warning: Node \"inst_sd\|inst_sd_ctrl\|nstate.NEGEDGE_427\|combout\" is a latch" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 168 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_ctrl\|nstate.IDLE_451\|combout " "Warning: Node \"inst_sd\|inst_sd_ctrl\|nstate.IDLE_451\|combout\" is a latch" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 168 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssptdat_o8\[7\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssptdat_o8\[7\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_ctrl\|ssppres_r8\[0\]\|combout " "Warning: Node \"inst_sd\|inst_sd_ctrl\|ssppres_r8\[0\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_ctrl\|ssppres_r8\[1\]\|combout " "Warning: Node \"inst_sd\|inst_sd_ctrl\|ssppres_r8\[1\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssptdat_o8\[6\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssptdat_o8\[6\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|mcu_rddat_o8\[0\]\|combout " "Warning: Node \"inst_common_reg\|mcu_rddat_o8\[0\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|mcu_rddat_o8\[0\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|mcu_rddat_o8\[0\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[0\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[0\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|mcu_rddat_o8\[1\]\|combout " "Warning: Node \"inst_common_reg\|mcu_rddat_o8\[1\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|mcu_rddat_o8\[1\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|mcu_rddat_o8\[1\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[1\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[1\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|mcu_rddat_o8\[2\]\|combout " "Warning: Node \"inst_common_reg\|mcu_rddat_o8\[2\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|mcu_rddat_o8\[2\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|mcu_rddat_o8\[2\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[2\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[2\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|mcu_rddat_o8\[3\]\|combout " "Warning: Node \"inst_common_reg\|mcu_rddat_o8\[3\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|mcu_rddat_o8\[3\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|mcu_rddat_o8\[3\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[3\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[3\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|mcu_rddat_o8\[4\]\|combout " "Warning: Node \"inst_common_reg\|mcu_rddat_o8\[4\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|mcu_rddat_o8\[4\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|mcu_rddat_o8\[4\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[4\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[4\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|mcu_rddat_o8\[5\]\|combout " "Warning: Node \"inst_common_reg\|mcu_rddat_o8\[5\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|mcu_rddat_o8\[5\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|mcu_rddat_o8\[5\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[5\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[5\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|mcu_rddat_o8\[6\]\|combout " "Warning: Node \"inst_common_reg\|mcu_rddat_o8\[6\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|mcu_rddat_o8\[6\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|mcu_rddat_o8\[6\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[6\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[6\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|mcu_rddat_o8\[7\]\|combout " "Warning: Node \"inst_common_reg\|mcu_rddat_o8\[7\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|mcu_rddat_o8\[7\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|mcu_rddat_o8\[7\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[7\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[7\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssptdat_o8\[5\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssptdat_o8\[5\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|test_r8\[0\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|test_r8\[0\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|sound_o\|combout " "Warning: Node \"inst_common_reg\|sound_o\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|lcd_rst_o\|combout " "Warning: Node \"inst_common_reg\|lcd_rst_o\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|led_o8\[0\]\|combout " "Warning: Node \"inst_common_reg\|led_o8\[0\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|lcd_bk_o\|combout " "Warning: Node \"inst_common_reg\|lcd_bk_o\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|test_r\[0\]\|combout " "Warning: Node \"inst_common_reg\|test_r\[0\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssptdat_o8\[0\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssptdat_o8\[0\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|test_r8\[0\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|test_r8\[0\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|test_r8\[1\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|test_r8\[1\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|test_r\[1\]\|combout " "Warning: Node \"inst_common_reg\|test_r\[1\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|led_o8\[1\]\|combout " "Warning: Node \"inst_common_reg\|led_o8\[1\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssptdat_o8\[1\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssptdat_o8\[1\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|test_r8\[1\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|test_r8\[1\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|test_r8\[2\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|test_r8\[2\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|led_o8\[2\]\|combout " "Warning: Node \"inst_common_reg\|led_o8\[2\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|test_r\[2\]\|combout " "Warning: Node \"inst_common_reg\|test_r\[2\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssptdat_o8\[2\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssptdat_o8\[2\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_ctrl\|ssppres_r8\[2\]\|combout " "Warning: Node \"inst_sd\|inst_sd_ctrl\|ssppres_r8\[2\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|test_r8\[2\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|test_r8\[2\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|test_r8\[3\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|test_r8\[3\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|test_r\[3\]\|combout " "Warning: Node \"inst_common_reg\|test_r\[3\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|led_o8\[3\]\|combout " "Warning: Node \"inst_common_reg\|led_o8\[3\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssptdat_o8\[3\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssptdat_o8\[3\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssppres_o8\[3\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssppres_o8\[3\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|test_r8\[3\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|test_r8\[3\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|test_r8\[4\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|test_r8\[4\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|led_o8\[4\]\|combout " "Warning: Node \"inst_common_reg\|led_o8\[4\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|test_r\[4\]\|combout " "Warning: Node \"inst_common_reg\|test_r\[4\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssptdat_o8\[4\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssptdat_o8\[4\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssppres_o8\[4\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssppres_o8\[4\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|test_r8\[4\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|test_r8\[4\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|test_r8\[5\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|test_r8\[5\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|test_r\[5\]\|combout " "Warning: Node \"inst_common_reg\|test_r\[5\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|led_o8\[5\]\|combout " "Warning: Node \"inst_common_reg\|led_o8\[5\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssppres_o8\[5\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssppres_o8\[5\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|test_r8\[5\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|test_r8\[5\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|test_r8\[6\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|test_r8\[6\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|led_o8\[6\]\|combout " "Warning: Node \"inst_common_reg\|led_o8\[6\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|test_r\[6\]\|combout " "Warning: Node \"inst_common_reg\|test_r\[6\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssppres_o8\[6\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssppres_o8\[6\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|test_r8\[6\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|test_r8\[6\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|test_r8\[7\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|test_r8\[7\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|test_r\[7\]\|combout " "Warning: Node \"inst_common_reg\|test_r\[7\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|led_o8\[7\]\|combout " "Warning: Node \"inst_common_reg\|led_o8\[7\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssppres_o8\[7\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssppres_o8\[7\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|test_r8\[7\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|test_r8\[7\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_ctrl\|shift_ok_dy1\|combout " "Warning: Node \"inst_sd\|inst_sd_ctrl\|shift_ok_dy1\|combout\" is a latch" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "max51.sdc " "Info: Reading SDC File: 'max51.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max51.sdc 48 inst_sd\|inst_sd_ctrl\|clk_cnt\[1\]~38 net " "Warning: Ignored filter at max51.sdc(48): inst_sd\|inst_sd_ctrl\|clk_cnt\[1\]~38 could not be matched with a net" {  } { { "D:/Git/max51v20/cpld/max51.sdc" "" { Text "D:/Git/max51v20/cpld/max51.sdc" 48 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max51.sdc 48 inst_sd\|inst_sd_ctrl\|clk_cnt\[1\]~38COUT1_69 net " "Warning: Ignored filter at max51.sdc(48): inst_sd\|inst_sd_ctrl\|clk_cnt\[1\]~38COUT1_69 could not be matched with a net" {  } { { "D:/Git/max51v20/cpld/max51.sdc" "" { Text "D:/Git/max51v20/cpld/max51.sdc" 48 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max51.sdc 48 inst_sd\|inst_sd_ctrl\|clk_cnt\[2\]~40 net " "Warning: Ignored filter at max51.sdc(48): inst_sd\|inst_sd_ctrl\|clk_cnt\[2\]~40 could not be matched with a net" {  } { { "D:/Git/max51v20/cpld/max51.sdc" "" { Text "D:/Git/max51v20/cpld/max51.sdc" 48 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max51.sdc 48 inst_sd\|inst_sd_ctrl\|clk_cnt\[2\]~40COUT1_71 net " "Warning: Ignored filter at max51.sdc(48): inst_sd\|inst_sd_ctrl\|clk_cnt\[2\]~40COUT1_71 could not be matched with a net" {  } { { "D:/Git/max51v20/cpld/max51.sdc" "" { Text "D:/Git/max51v20/cpld/max51.sdc" 48 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max51.sdc 48 inst_sd\|inst_sd_ctrl\|clk_cnt\[3\]~42 net " "Warning: Ignored filter at max51.sdc(48): inst_sd\|inst_sd_ctrl\|clk_cnt\[3\]~42 could not be matched with a net" {  } { { "D:/Git/max51v20/cpld/max51.sdc" "" { Text "D:/Git/max51v20/cpld/max51.sdc" 48 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max51.sdc 48 inst_sd\|inst_sd_ctrl\|clk_cnt\[3\]~42COUT1_73 net " "Warning: Ignored filter at max51.sdc(48): inst_sd\|inst_sd_ctrl\|clk_cnt\[3\]~42COUT1_73 could not be matched with a net" {  } { { "D:/Git/max51v20/cpld/max51.sdc" "" { Text "D:/Git/max51v20/cpld/max51.sdc" 48 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max51.sdc 48 inst_sd\|inst_sd_ctrl\|clk_cnt\[4\]~44 net " "Warning: Ignored filter at max51.sdc(48): inst_sd\|inst_sd_ctrl\|clk_cnt\[4\]~44 could not be matched with a net" {  } { { "D:/Git/max51v20/cpld/max51.sdc" "" { Text "D:/Git/max51v20/cpld/max51.sdc" 48 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max51.sdc 48 inst_sd\|inst_sd_ctrl\|clk_cnt\[5\]~46 net " "Warning: Ignored filter at max51.sdc(48): inst_sd\|inst_sd_ctrl\|clk_cnt\[5\]~46 could not be matched with a net" {  } { { "D:/Git/max51v20/cpld/max51.sdc" "" { Text "D:/Git/max51v20/cpld/max51.sdc" 48 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max51.sdc 48 inst_sd\|inst_sd_ctrl\|clk_cnt\[5\]~46COUT1_75 net " "Warning: Ignored filter at max51.sdc(48): inst_sd\|inst_sd_ctrl\|clk_cnt\[5\]~46COUT1_75 could not be matched with a net" {  } { { "D:/Git/max51v20/cpld/max51.sdc" "" { Text "D:/Git/max51v20/cpld/max51.sdc" 48 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max51.sdc 48 inst_sd\|inst_sd_ctrl\|clk_cnt\[6\]~48 net " "Warning: Ignored filter at max51.sdc(48): inst_sd\|inst_sd_ctrl\|clk_cnt\[6\]~48 could not be matched with a net" {  } { { "D:/Git/max51v20/cpld/max51.sdc" "" { Text "D:/Git/max51v20/cpld/max51.sdc" 48 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max51.sdc 48 inst_sd\|inst_sd_ctrl\|clk_cnt\[6\]~48COUT1_77 net " "Warning: Ignored filter at max51.sdc(48): inst_sd\|inst_sd_ctrl\|clk_cnt\[6\]~48COUT1_77 could not be matched with a net" {  } { { "D:/Git/max51v20/cpld/max51.sdc" "" { Text "D:/Git/max51v20/cpld/max51.sdc" 48 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ec11b:inst_ec11b\|ec11b_ctrl:inst_ec11b_ctrl\|clk_500khz " "Warning: Node: ec11b:inst_ec11b\|ec11b_ctrl:inst_ec11b_ctrl\|clk_500khz was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_ALE_i " "Warning: Node: CPU_ALE_i was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "key:inst_key\|key_ctrl:inst_key_ctrl\|clk_500khz " "Warning: Node: key:inst_key\|key_ctrl:inst_key_ctrl\|clk_500khz was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_nWR_i " "Warning: Node: CPU_nWR_i was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.DELAY " "Warning: Node: sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.DELAY was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.IDLE " "Warning: Node: sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.IDLE was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_nRD_i " "Warning: Node: CPU_nRD_i was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_WRITE_SDC_INFO" "write_sdc -pt " "Info: write_sdc -pt" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.430 " "Info: Worst-case setup slack is 6.430" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.430         0.000 clk_sys  " "Info:     6.430         0.000 clk_sys " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.727         0.000 spi_clk  " "Info:    10.727         0.000 spi_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -8.818 " "Info: Worst-case hold slack is -8.818" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.818       -52.683 spi_clk  " "Info:    -8.818       -52.683 spi_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.418         0.000 clk_sys  " "Info:     1.418         0.000 clk_sys " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 10.381 " "Info: Worst-case minimum pulse width slack is 10.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.381         0.000 spi_clk  " "Info:    10.381         0.000 spi_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.234         0.000 clk_sys  " "Info:    12.234         0.000 clk_sys " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 101 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "220 " "Info: Peak virtual memory: 220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 00:27:08 2015 " "Info: Processing ended: Sun Dec 13 00:27:08 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II " "Info: Running Quartus II Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 00:27:09 2015 " "Info: Processing started: Sun Dec 13 00:27:09 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off max51 -c max51 " "Info: Command: quartus_drc --read_settings_files=off --write_settings_files=off max51 -c max51" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_ctrl\|clr_dy1\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_ctrl\|clr_dy1\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|mcu_intmsk_r\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|mcu_intmsk_r\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_ctrl\|nstate.POSEDGE_439\|combout " "Warning: Node \"inst_sd\|inst_sd_ctrl\|nstate.POSEDGE_439\|combout\" is a latch" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 168 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_ctrl\|nstate.NEGEDGE_427\|combout " "Warning: Node \"inst_sd\|inst_sd_ctrl\|nstate.NEGEDGE_427\|combout\" is a latch" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 168 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_ctrl\|nstate.IDLE_451\|combout " "Warning: Node \"inst_sd\|inst_sd_ctrl\|nstate.IDLE_451\|combout\" is a latch" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 168 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssptdat_o8\[7\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssptdat_o8\[7\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_ctrl\|ssppres_r8\[0\]\|combout " "Warning: Node \"inst_sd\|inst_sd_ctrl\|ssppres_r8\[0\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_ctrl\|ssppres_r8\[1\]\|combout " "Warning: Node \"inst_sd\|inst_sd_ctrl\|ssppres_r8\[1\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssptdat_o8\[6\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssptdat_o8\[6\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|mcu_rddat_o8\[0\]\|combout " "Warning: Node \"inst_common_reg\|mcu_rddat_o8\[0\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|mcu_rddat_o8\[0\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|mcu_rddat_o8\[0\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[0\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[0\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|mcu_rddat_o8\[1\]\|combout " "Warning: Node \"inst_common_reg\|mcu_rddat_o8\[1\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|mcu_rddat_o8\[1\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|mcu_rddat_o8\[1\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[1\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[1\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|mcu_rddat_o8\[2\]\|combout " "Warning: Node \"inst_common_reg\|mcu_rddat_o8\[2\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|mcu_rddat_o8\[2\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|mcu_rddat_o8\[2\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[2\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[2\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|mcu_rddat_o8\[3\]\|combout " "Warning: Node \"inst_common_reg\|mcu_rddat_o8\[3\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|mcu_rddat_o8\[3\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|mcu_rddat_o8\[3\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[3\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[3\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|mcu_rddat_o8\[4\]\|combout " "Warning: Node \"inst_common_reg\|mcu_rddat_o8\[4\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|mcu_rddat_o8\[4\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|mcu_rddat_o8\[4\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[4\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[4\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|mcu_rddat_o8\[5\]\|combout " "Warning: Node \"inst_common_reg\|mcu_rddat_o8\[5\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|mcu_rddat_o8\[5\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|mcu_rddat_o8\[5\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[5\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[5\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|mcu_rddat_o8\[6\]\|combout " "Warning: Node \"inst_common_reg\|mcu_rddat_o8\[6\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|mcu_rddat_o8\[6\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|mcu_rddat_o8\[6\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[6\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[6\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|mcu_rddat_o8\[7\]\|combout " "Warning: Node \"inst_common_reg\|mcu_rddat_o8\[7\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|mcu_rddat_o8\[7\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|mcu_rddat_o8\[7\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[7\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|mcu_rddat_o8\[7\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssptdat_o8\[5\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssptdat_o8\[5\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|test_r8\[0\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|test_r8\[0\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|sound_o\|combout " "Warning: Node \"inst_common_reg\|sound_o\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|lcd_rst_o\|combout " "Warning: Node \"inst_common_reg\|lcd_rst_o\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|led_o8\[0\]\|combout " "Warning: Node \"inst_common_reg\|led_o8\[0\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|lcd_bk_o\|combout " "Warning: Node \"inst_common_reg\|lcd_bk_o\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|test_r\[0\]\|combout " "Warning: Node \"inst_common_reg\|test_r\[0\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssptdat_o8\[0\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssptdat_o8\[0\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|test_r8\[0\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|test_r8\[0\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|test_r8\[1\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|test_r8\[1\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|test_r\[1\]\|combout " "Warning: Node \"inst_common_reg\|test_r\[1\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|led_o8\[1\]\|combout " "Warning: Node \"inst_common_reg\|led_o8\[1\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssptdat_o8\[1\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssptdat_o8\[1\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|test_r8\[1\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|test_r8\[1\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|test_r8\[2\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|test_r8\[2\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|led_o8\[2\]\|combout " "Warning: Node \"inst_common_reg\|led_o8\[2\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|test_r\[2\]\|combout " "Warning: Node \"inst_common_reg\|test_r\[2\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssptdat_o8\[2\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssptdat_o8\[2\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_ctrl\|ssppres_r8\[2\]\|combout " "Warning: Node \"inst_sd\|inst_sd_ctrl\|ssppres_r8\[2\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|test_r8\[2\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|test_r8\[2\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|test_r8\[3\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|test_r8\[3\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|test_r\[3\]\|combout " "Warning: Node \"inst_common_reg\|test_r\[3\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|led_o8\[3\]\|combout " "Warning: Node \"inst_common_reg\|led_o8\[3\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssptdat_o8\[3\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssptdat_o8\[3\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssppres_o8\[3\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssppres_o8\[3\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|test_r8\[3\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|test_r8\[3\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|test_r8\[4\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|test_r8\[4\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|led_o8\[4\]\|combout " "Warning: Node \"inst_common_reg\|led_o8\[4\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|test_r\[4\]\|combout " "Warning: Node \"inst_common_reg\|test_r\[4\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssptdat_o8\[4\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssptdat_o8\[4\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssppres_o8\[4\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssppres_o8\[4\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|test_r8\[4\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|test_r8\[4\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|test_r8\[5\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|test_r8\[5\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|test_r\[5\]\|combout " "Warning: Node \"inst_common_reg\|test_r\[5\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|led_o8\[5\]\|combout " "Warning: Node \"inst_common_reg\|led_o8\[5\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssppres_o8\[5\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssppres_o8\[5\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|test_r8\[5\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|test_r8\[5\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|test_r8\[6\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|test_r8\[6\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|led_o8\[6\]\|combout " "Warning: Node \"inst_common_reg\|led_o8\[6\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|test_r\[6\]\|combout " "Warning: Node \"inst_common_reg\|test_r\[6\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssppres_o8\[6\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssppres_o8\[6\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|test_r8\[6\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|test_r8\[6\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_ec11b\|inst_ec11b_reg\|test_r8\[7\]\|combout " "Warning: Node \"inst_ec11b\|inst_ec11b_reg\|test_r8\[7\]\|combout\" is a latch" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|test_r\[7\]\|combout " "Warning: Node \"inst_common_reg\|test_r\[7\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_common_reg\|led_o8\[7\]\|combout " "Warning: Node \"inst_common_reg\|led_o8\[7\]\|combout\" is a latch" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|ssppres_o8\[7\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|ssppres_o8\[7\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_reg\|test_r8\[7\]\|combout " "Warning: Node \"inst_sd\|inst_sd_reg\|test_r8\[7\]\|combout\" is a latch" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst_sd\|inst_sd_ctrl\|shift_ok_dy1\|combout " "Warning: Node \"inst_sd\|inst_sd_ctrl\|shift_ok_dy1\|combout\" is a latch" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "max51.sdc " "Info: Reading SDC File: 'max51.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max51.sdc 48 inst_sd\|inst_sd_ctrl\|clk_cnt\[1\]~38 net " "Warning: Ignored filter at max51.sdc(48): inst_sd\|inst_sd_ctrl\|clk_cnt\[1\]~38 could not be matched with a net" {  } { { "D:/Git/max51v20/cpld/max51.sdc" "" { Text "D:/Git/max51v20/cpld/max51.sdc" 48 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max51.sdc 48 inst_sd\|inst_sd_ctrl\|clk_cnt\[1\]~38COUT1_69 net " "Warning: Ignored filter at max51.sdc(48): inst_sd\|inst_sd_ctrl\|clk_cnt\[1\]~38COUT1_69 could not be matched with a net" {  } { { "D:/Git/max51v20/cpld/max51.sdc" "" { Text "D:/Git/max51v20/cpld/max51.sdc" 48 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max51.sdc 48 inst_sd\|inst_sd_ctrl\|clk_cnt\[2\]~40 net " "Warning: Ignored filter at max51.sdc(48): inst_sd\|inst_sd_ctrl\|clk_cnt\[2\]~40 could not be matched with a net" {  } { { "D:/Git/max51v20/cpld/max51.sdc" "" { Text "D:/Git/max51v20/cpld/max51.sdc" 48 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max51.sdc 48 inst_sd\|inst_sd_ctrl\|clk_cnt\[2\]~40COUT1_71 net " "Warning: Ignored filter at max51.sdc(48): inst_sd\|inst_sd_ctrl\|clk_cnt\[2\]~40COUT1_71 could not be matched with a net" {  } { { "D:/Git/max51v20/cpld/max51.sdc" "" { Text "D:/Git/max51v20/cpld/max51.sdc" 48 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max51.sdc 48 inst_sd\|inst_sd_ctrl\|clk_cnt\[3\]~42 net " "Warning: Ignored filter at max51.sdc(48): inst_sd\|inst_sd_ctrl\|clk_cnt\[3\]~42 could not be matched with a net" {  } { { "D:/Git/max51v20/cpld/max51.sdc" "" { Text "D:/Git/max51v20/cpld/max51.sdc" 48 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max51.sdc 48 inst_sd\|inst_sd_ctrl\|clk_cnt\[3\]~42COUT1_73 net " "Warning: Ignored filter at max51.sdc(48): inst_sd\|inst_sd_ctrl\|clk_cnt\[3\]~42COUT1_73 could not be matched with a net" {  } { { "D:/Git/max51v20/cpld/max51.sdc" "" { Text "D:/Git/max51v20/cpld/max51.sdc" 48 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max51.sdc 48 inst_sd\|inst_sd_ctrl\|clk_cnt\[4\]~44 net " "Warning: Ignored filter at max51.sdc(48): inst_sd\|inst_sd_ctrl\|clk_cnt\[4\]~44 could not be matched with a net" {  } { { "D:/Git/max51v20/cpld/max51.sdc" "" { Text "D:/Git/max51v20/cpld/max51.sdc" 48 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max51.sdc 48 inst_sd\|inst_sd_ctrl\|clk_cnt\[5\]~46 net " "Warning: Ignored filter at max51.sdc(48): inst_sd\|inst_sd_ctrl\|clk_cnt\[5\]~46 could not be matched with a net" {  } { { "D:/Git/max51v20/cpld/max51.sdc" "" { Text "D:/Git/max51v20/cpld/max51.sdc" 48 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max51.sdc 48 inst_sd\|inst_sd_ctrl\|clk_cnt\[5\]~46COUT1_75 net " "Warning: Ignored filter at max51.sdc(48): inst_sd\|inst_sd_ctrl\|clk_cnt\[5\]~46COUT1_75 could not be matched with a net" {  } { { "D:/Git/max51v20/cpld/max51.sdc" "" { Text "D:/Git/max51v20/cpld/max51.sdc" 48 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max51.sdc 48 inst_sd\|inst_sd_ctrl\|clk_cnt\[6\]~48 net " "Warning: Ignored filter at max51.sdc(48): inst_sd\|inst_sd_ctrl\|clk_cnt\[6\]~48 could not be matched with a net" {  } { { "D:/Git/max51v20/cpld/max51.sdc" "" { Text "D:/Git/max51v20/cpld/max51.sdc" 48 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max51.sdc 48 inst_sd\|inst_sd_ctrl\|clk_cnt\[6\]~48COUT1_77 net " "Warning: Ignored filter at max51.sdc(48): inst_sd\|inst_sd_ctrl\|clk_cnt\[6\]~48COUT1_77 could not be matched with a net" {  } { { "D:/Git/max51v20/cpld/max51.sdc" "" { Text "D:/Git/max51v20/cpld/max51.sdc" 48 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ec11b:inst_ec11b\|ec11b_ctrl:inst_ec11b_ctrl\|clk_500khz " "Warning: Node: ec11b:inst_ec11b\|ec11b_ctrl:inst_ec11b_ctrl\|clk_500khz was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_ALE_i " "Warning: Node: CPU_ALE_i was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "key:inst_key\|key_ctrl:inst_key_ctrl\|clk_500khz " "Warning: Node: key:inst_key\|key_ctrl:inst_key_ctrl\|clk_500khz was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_nWR_i " "Warning: Node: CPU_nWR_i was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.DELAY " "Warning: Node: sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.DELAY was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.IDLE " "Warning: Node: sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.IDLE was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_nRD_i " "Warning: Node: CPU_nRD_i was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Critical Warning" "WDRC_GATED_CLOCK" "Rule C101: Gated clock should be implemented according to the Altera standard scheme 1 " "Critical Warning: (Critical) Rule C101: Gated clock should be implemented according to the Altera standard scheme. Found 1 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0 " "Critical Warning: Node  \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0\"" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 136 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 660 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 1 0 "(Critical) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "" 0 -1}
{ "Critical Warning" "WDRC_UNIDENTIFIED_LATCH" "Rule A108: Design should not contain latches 81 " "Critical Warning: (High) Rule A108: Design should not contain latches. Found 81 latch(es) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|ec11b_clr_r " "Critical Warning: Node  \"ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|ec11b_clr_r\"" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 75 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 399 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|mcu_intmsk_r " "Critical Warning: Node  \"ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|mcu_intmsk_r\"" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 493 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|nstate.POSEDGE_439 " "Critical Warning: Node  \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|nstate.POSEDGE_439\"" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 168 0 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 699 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|nstate.NEGEDGE_427 " "Critical Warning: Node  \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|nstate.NEGEDGE_427\"" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 168 0 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 706 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|nstate.IDLE_451 " "Critical Warning: Node  \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|nstate.IDLE_451\"" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 168 0 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 702 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " sd:inst_sd\|sd_reg:inst_sd_reg\|ssptdat_o8\[7\] " "Critical Warning: Node  \"sd:inst_sd\|sd_reg:inst_sd_reg\|ssptdat_o8\[7\]\"" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 763 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " sd:inst_sd\|sd_reg:inst_sd_reg\|ssppres_o8\[0\] " "Critical Warning: Node  \"sd:inst_sd\|sd_reg:inst_sd_reg\|ssppres_o8\[0\]\"" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 601 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " sd:inst_sd\|sd_reg:inst_sd_reg\|ssppres_o8\[1\] " "Critical Warning: Node  \"sd:inst_sd\|sd_reg:inst_sd_reg\|ssppres_o8\[1\]\"" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 600 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " sd:inst_sd\|sd_reg:inst_sd_reg\|ssptdat_o8\[6\] " "Critical Warning: Node  \"sd:inst_sd\|sd_reg:inst_sd_reg\|ssptdat_o8\[6\]\"" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 804 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " common_reg:inst_common_reg\|mcu_rddat_o8\[0\] " "Critical Warning: Node  \"common_reg:inst_common_reg\|mcu_rddat_o8\[0\]\"" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 964 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " sd:inst_sd\|sd_reg:inst_sd_reg\|mcu_rddat_o8\[0\] " "Critical Warning: Node  \"sd:inst_sd\|sd_reg:inst_sd_reg\|mcu_rddat_o8\[0\]\"" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 783 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|mcu_rddat_o8\[0\] " "Critical Warning: Node  \"ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|mcu_rddat_o8\[0\]\"" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 452 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " common_reg:inst_common_reg\|mcu_rddat_o8\[1\] " "Critical Warning: Node  \"common_reg:inst_common_reg\|mcu_rddat_o8\[1\]\"" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 965 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " sd:inst_sd\|sd_reg:inst_sd_reg\|mcu_rddat_o8\[1\] " "Critical Warning: Node  \"sd:inst_sd\|sd_reg:inst_sd_reg\|mcu_rddat_o8\[1\]\"" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 784 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|mcu_rddat_o8\[1\] " "Critical Warning: Node  \"ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|mcu_rddat_o8\[1\]\"" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 453 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " common_reg:inst_common_reg\|mcu_rddat_o8\[2\] " "Critical Warning: Node  \"common_reg:inst_common_reg\|mcu_rddat_o8\[2\]\"" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 966 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " sd:inst_sd\|sd_reg:inst_sd_reg\|mcu_rddat_o8\[2\] " "Critical Warning: Node  \"sd:inst_sd\|sd_reg:inst_sd_reg\|mcu_rddat_o8\[2\]\"" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 785 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|mcu_rddat_o8\[2\] " "Critical Warning: Node  \"ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|mcu_rddat_o8\[2\]\"" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 454 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " common_reg:inst_common_reg\|mcu_rddat_o8\[3\] " "Critical Warning: Node  \"common_reg:inst_common_reg\|mcu_rddat_o8\[3\]\"" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 967 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " sd:inst_sd\|sd_reg:inst_sd_reg\|mcu_rddat_o8\[3\] " "Critical Warning: Node  \"sd:inst_sd\|sd_reg:inst_sd_reg\|mcu_rddat_o8\[3\]\"" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 786 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|mcu_rddat_o8\[3\] " "Critical Warning: Node  \"ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|mcu_rddat_o8\[3\]\"" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 455 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " common_reg:inst_common_reg\|mcu_rddat_o8\[4\] " "Critical Warning: Node  \"common_reg:inst_common_reg\|mcu_rddat_o8\[4\]\"" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 968 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " sd:inst_sd\|sd_reg:inst_sd_reg\|mcu_rddat_o8\[4\] " "Critical Warning: Node  \"sd:inst_sd\|sd_reg:inst_sd_reg\|mcu_rddat_o8\[4\]\"" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 787 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|mcu_rddat_o8\[4\] " "Critical Warning: Node  \"ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|mcu_rddat_o8\[4\]\"" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 456 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " common_reg:inst_common_reg\|mcu_rddat_o8\[5\] " "Critical Warning: Node  \"common_reg:inst_common_reg\|mcu_rddat_o8\[5\]\"" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 969 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " sd:inst_sd\|sd_reg:inst_sd_reg\|mcu_rddat_o8\[5\] " "Critical Warning: Node  \"sd:inst_sd\|sd_reg:inst_sd_reg\|mcu_rddat_o8\[5\]\"" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 788 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|mcu_rddat_o8\[5\] " "Critical Warning: Node  \"ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|mcu_rddat_o8\[5\]\"" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 457 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " common_reg:inst_common_reg\|mcu_rddat_o8\[6\] " "Critical Warning: Node  \"common_reg:inst_common_reg\|mcu_rddat_o8\[6\]\"" {  } { { "src/common_reg.v" "" { Text "D:/Git/max51v20/cpld/src/common_reg.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 970 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " sd:inst_sd\|sd_reg:inst_sd_reg\|mcu_rddat_o8\[6\] " "Critical Warning: Node  \"sd:inst_sd\|sd_reg:inst_sd_reg\|mcu_rddat_o8\[6\]\"" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 789 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|mcu_rddat_o8\[6\] " "Critical Warning: Node  \"ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|mcu_rddat_o8\[6\]\"" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 458 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 0 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "" 0 -1}  } {  } 1 0 "(High) %1!s!. Found %2!d! latch(es) related to this rule." 0 0 "" 0 -1}
{ "Critical Warning" "WDRC_ASYNC_SYNC_RESET_RACE" "Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source 13 " "Critical Warning: (High) Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source. Found 13 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ec11b:inst_ec11b\|ec11b_ctrl:inst_ec11b_ctrl\|clr_dy1 " "Critical Warning: Node  \"ec11b:inst_ec11b\|ec11b_ctrl:inst_ec11b_ctrl\|clr_dy1\"" {  } { { "src/ec11b/ec11b_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_ctrl.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 399 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sspsreg\[7\] " "Critical Warning: Node  \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sspsreg\[7\]\"" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 245 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 606 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|ssppres_r8\[2\] " "Critical Warning: Node  \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|ssppres_r8\[2\]\"" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 132 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 599 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sttshift_i_dy1 " "Critical Warning: Node  \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sttshift_i_dy1\"" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 650 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sspsreg\[6\] " "Critical Warning: Node  \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sspsreg\[6\]\"" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 245 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 607 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|ssppres_r8\[0\] " "Critical Warning: Node  \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|ssppres_r8\[0\]\"" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 132 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 601 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|ssppres_r8\[1\] " "Critical Warning: Node  \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|ssppres_r8\[1\]\"" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 132 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 600 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sspsreg\[5\] " "Critical Warning: Node  \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sspsreg\[5\]\"" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 245 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 608 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sspsreg\[4\] " "Critical Warning: Node  \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sspsreg\[4\]\"" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 245 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 609 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sspsreg\[0\] " "Critical Warning: Node  \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sspsreg\[0\]\"" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 245 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 613 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sspsreg\[1\] " "Critical Warning: Node  \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sspsreg\[1\]\"" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 245 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 612 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sspsreg\[2\] " "Critical Warning: Node  \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sspsreg\[2\]\"" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 245 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 611 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sspsreg\[3\] " "Critical Warning: Node  \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|sspsreg\[3\]\"" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 245 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 610 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 1 0 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "" 0 -1}
{ "Critical Warning" "WDRC_NO_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains 2 8 " "Critical Warning: (High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 8 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " cpu_if:inst_cpu_if\|cpu_addr\[6\] " "Critical Warning: Node  \"cpu_if:inst_cpu_if\|cpu_addr\[6\]\"" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1157 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " cpu_if:inst_cpu_if\|cpu_addr\[5\] " "Critical Warning: Node  \"cpu_if:inst_cpu_if\|cpu_addr\[5\]\"" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1158 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " cpu_if:inst_cpu_if\|cpu_addr\[4\] " "Critical Warning: Node  \"cpu_if:inst_cpu_if\|cpu_addr\[4\]\"" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1159 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " cpu_if:inst_cpu_if\|cpu_addr\[7\] " "Critical Warning: Node  \"cpu_if:inst_cpu_if\|cpu_addr\[7\]\"" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1156 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " cpu_if:inst_cpu_if\|cpu_addr\[0\] " "Critical Warning: Node  \"cpu_if:inst_cpu_if\|cpu_addr\[0\]\"" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1171 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " cpu_if:inst_cpu_if\|cpu_addr\[1\] " "Critical Warning: Node  \"cpu_if:inst_cpu_if\|cpu_addr\[1\]\"" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1162 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " cpu_if:inst_cpu_if\|cpu_addr\[3\] " "Critical Warning: Node  \"cpu_if:inst_cpu_if\|cpu_addr\[3\]\"" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1160 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " cpu_if:inst_cpu_if\|cpu_addr\[2\] " "Critical Warning: Node  \"cpu_if:inst_cpu_if\|cpu_addr\[2\]\"" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1161 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 1 0 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "" 0 -1}
{ "Critical Warning" "WDRC_IMPROPER_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains 2 16 " "Critical Warning: (High) Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 16 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " cpu_if:inst_cpu_if\|cpu_addr\[6\] " "Critical Warning: Node  \"cpu_if:inst_cpu_if\|cpu_addr\[6\]\"" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1157 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " cpu_if:inst_cpu_if\|cpu_addr\[5\] " "Critical Warning: Node  \"cpu_if:inst_cpu_if\|cpu_addr\[5\]\"" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1158 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " cpu_if:inst_cpu_if\|cpu_addr\[4\] " "Critical Warning: Node  \"cpu_if:inst_cpu_if\|cpu_addr\[4\]\"" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1159 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " cpu_if:inst_cpu_if\|cpu_addr\[15\] " "Critical Warning: Node  \"cpu_if:inst_cpu_if\|cpu_addr\[15\]\"" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1148 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " cpu_if:inst_cpu_if\|cpu_addr\[14\] " "Critical Warning: Node  \"cpu_if:inst_cpu_if\|cpu_addr\[14\]\"" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1149 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " cpu_if:inst_cpu_if\|cpu_addr\[13\] " "Critical Warning: Node  \"cpu_if:inst_cpu_if\|cpu_addr\[13\]\"" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1150 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " cpu_if:inst_cpu_if\|cpu_addr\[12\] " "Critical Warning: Node  \"cpu_if:inst_cpu_if\|cpu_addr\[12\]\"" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1151 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " cpu_if:inst_cpu_if\|cpu_addr\[7\] " "Critical Warning: Node  \"cpu_if:inst_cpu_if\|cpu_addr\[7\]\"" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1156 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " cpu_if:inst_cpu_if\|cpu_addr\[11\] " "Critical Warning: Node  \"cpu_if:inst_cpu_if\|cpu_addr\[11\]\"" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1152 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " cpu_if:inst_cpu_if\|cpu_addr\[10\] " "Critical Warning: Node  \"cpu_if:inst_cpu_if\|cpu_addr\[10\]\"" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1153 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " cpu_if:inst_cpu_if\|cpu_addr\[9\] " "Critical Warning: Node  \"cpu_if:inst_cpu_if\|cpu_addr\[9\]\"" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1154 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " cpu_if:inst_cpu_if\|cpu_addr\[8\] " "Critical Warning: Node  \"cpu_if:inst_cpu_if\|cpu_addr\[8\]\"" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1155 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " cpu_if:inst_cpu_if\|cpu_addr\[0\] " "Critical Warning: Node  \"cpu_if:inst_cpu_if\|cpu_addr\[0\]\"" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1171 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " cpu_if:inst_cpu_if\|cpu_addr\[1\] " "Critical Warning: Node  \"cpu_if:inst_cpu_if\|cpu_addr\[1\]\"" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1162 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " cpu_if:inst_cpu_if\|cpu_addr\[3\] " "Critical Warning: Node  \"cpu_if:inst_cpu_if\|cpu_addr\[3\]\"" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1160 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " cpu_if:inst_cpu_if\|cpu_addr\[2\] " "Critical Warning: Node  \"cpu_if:inst_cpu_if\|cpu_addr\[2\]\"" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1161 4858 5830 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 1 0 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "" 0 -1}
{ "Warning" "WDRC_GATED_CLK_FANOUT" "Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power 30 1 " "Warning: (Medium) Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power. (Value defined:30). Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0 " "Warning: Node  \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0\"" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 136 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 660 4858 5830 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "(Medium) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) related to this rule." 0 0 "" 0 -1}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 2 " "Warning: (Medium) Rule C104: Clock signal source should drive only clock input ports. Found 2 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " ec11b:inst_ec11b\|ec11b_ctrl:inst_ec11b_ctrl\|clk_500khz " "Warning: Node  \"ec11b:inst_ec11b\|ec11b_ctrl:inst_ec11b_ctrl\|clk_500khz\"" {  } { { "src/ec11b/ec11b_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_ctrl.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 394 4858 5830 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WDRC_NODES_WARNING" " key:inst_key\|key_ctrl:inst_key_ctrl\|clk_500khz " "Warning: Node  \"key:inst_key\|key_ctrl:inst_key_ctrl\|clk_500khz\"" {  } { { "src/key/key_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/key/key_ctrl.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 149 4858 5830 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "" 0 -1}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "Warning: (Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " RESET_N_i " "Warning: Node  \"RESET_N_i\"" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1467 4858 5830 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "" 0 -1}
{ "Warning" "WDRC_SYNZER_IN_ALL_SIGNAL_BTW_ASYNC_CLK_DOMAIN" "Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain 2 1 " "Warning: (Medium) Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain. (Value defined:2). Found 1 asynchronous clock domain interface structure(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " cpu_if:inst_cpu_if\|cpu_addr (Bus) " "Warning: Node  \"cpu_if:inst_cpu_if\|cpu_addr (Bus)\"" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1157 4858 5830 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "(Medium) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "" 0 -1}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 4 " "Info: (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 4 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " RESET_N_i " "Info: Node  \"RESET_N_i\"" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1467 4858 5830 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CLK_50M_i " "Info: Node  \"CLK_50M_i\"" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 57 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1466 4858 5830 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " cpu_if:inst_cpu_if\|cpu_addr\[0\] " "Info: Node  \"cpu_if:inst_cpu_if\|cpu_addr\[0\]\"" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1171 4858 5830 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " cpu_if:inst_cpu_if\|cpu_addr\[1\] " "Info: Node  \"cpu_if:inst_cpu_if\|cpu_addr\[1\]\"" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1162 4858 5830 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "Info: (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " RESET_N_i " "Info: Node  \"RESET_N_i\"" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1467 4858 5830 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CLK_50M_i " "Info: Node  \"CLK_50M_i\"" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 57 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1466 4858 5830 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " cpu_if:inst_cpu_if\|cpu_addr\[0\] " "Info: Node  \"cpu_if:inst_cpu_if\|cpu_addr\[0\]\"" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1171 4858 5830 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " cpu_if:inst_cpu_if\|cpu_addr\[1\] " "Info: Node  \"cpu_if:inst_cpu_if\|cpu_addr\[1\]\"" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1162 4858 5830 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " cpu_if:inst_cpu_if\|Equal3~0 " "Info: Node  \"cpu_if:inst_cpu_if\|Equal3~0\"" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 146 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1667 4858 5830 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " cpu_if:inst_cpu_if\|mcu_cs_o8\[7\] " "Info: Node  \"cpu_if:inst_cpu_if\|mcu_cs_o8\[7\]\"" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 136 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1282 4858 5830 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ec11b:inst_ec11b\|ec11b_ctrl:inst_ec11b_ctrl\|clk_500khz " "Info: Node  \"ec11b:inst_ec11b\|ec11b_ctrl:inst_ec11b_ctrl\|clk_500khz\"" {  } { { "src/ec11b/ec11b_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_ctrl.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 394 4858 5830 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " cpu_if:inst_cpu_if\|mcu_cs_o8\[7\]~1 " "Info: Node  \"cpu_if:inst_cpu_if\|mcu_cs_o8\[7\]~1\"" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 136 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1665 4858 5830 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0 " "Info: Node  \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|Mux0\"" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 136 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 660 4858 5830 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ec11b:inst_ec11b\|ec11b_ctrl:inst_ec11b_ctrl\|LessThan0~3 " "Info: Node  \"ec11b:inst_ec11b\|ec11b_ctrl:inst_ec11b_ctrl\|LessThan0~3\"" {  } { { "src/ec11b/ec11b_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_ctrl.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1790 4858 5830 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " cpu_if:inst_cpu_if\|cpu_addr\[2\] " "Info: Node  \"cpu_if:inst_cpu_if\|cpu_addr\[2\]\"" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1161 4858 5830 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ec11b:inst_ec11b\|ec11b_ctrl:inst_ec11b_ctrl\|debug_o8\[4\] " "Info: Node  \"ec11b:inst_ec11b\|ec11b_ctrl:inst_ec11b_ctrl\|debug_o8\[4\]\"" {  } { { "src/ec11b/ec11b_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_ctrl.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 407 4858 5830 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CPU_ALE_i " "Info: Node  \"CPU_ALE_i\"" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1468 4858 5830 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.DELAY " "Info: Node  \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|current_state.DELAY\"" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 139 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 667 4858 5830 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|Decoder0~1 " "Info: Node  \"ec11b:inst_ec11b\|ec11b_reg:inst_ec11b_reg\|Decoder0~1\"" {  } { { "src/ec11b/ec11b_reg.v" "" { Text "D:/Git/max51v20/cpld/src/ec11b/ec11b_reg.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1694 4858 5830 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " cpu_if:inst_cpu_if\|cpu_addr\[3\] " "Info: Node  \"cpu_if:inst_cpu_if\|cpu_addr\[3\]\"" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1160 4858 5830 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " sd:inst_sd\|sd_reg:inst_sd_reg\|Selector7~2 " "Info: Node  \"sd:inst_sd\|sd_reg:inst_sd_reg\|Selector7~2\"" {  } { { "src/sd/sd_reg.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_reg.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1915 4858 5830 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " cpu_if:inst_cpu_if\|mcu_cs_o8\[7\]~2 " "Info: Node  \"cpu_if:inst_cpu_if\|mcu_cs_o8\[7\]~2\"" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 136 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1666 4858 5830 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" "(tri-state) CPU_DA_io8\[0\]~0 " "Info: Node (tri-state) \"CPU_DA_io8\[0\]~0\"" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1340 4858 5830 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CPU_nWR_i " "Info: Node  \"CPU_nWR_i\"" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1471 4858 5830 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|WideOr3 " "Info: Node  \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|WideOr3\"" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 245 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 682 4858 5830 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|nstate.NEGEDGE_427 " "Info: Node  \"sd:inst_sd\|sd_ctrl:inst_sd_ctrl\|nstate.NEGEDGE_427\"" {  } { { "src/sd/sd_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sd/sd_ctrl.v" 168 0 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 706 4858 5830 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " cpu_if:inst_cpu_if\|mcu_rddat\[4\]~2 " "Info: Node  \"cpu_if:inst_cpu_if\|mcu_rddat\[4\]~2\"" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1845 4858 5830 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " cpu_if:inst_cpu_if\|cpu_addr\[5\] " "Info: Node  \"cpu_if:inst_cpu_if\|cpu_addr\[5\]\"" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1158 4858 5830 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " cpu_if:inst_cpu_if\|mcu_rddat\[4\]~1 " "Info: Node  \"cpu_if:inst_cpu_if\|mcu_rddat\[4\]~1\"" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1844 4858 5830 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " V3_AD_DIR_o~0 " "Info: Node  \"V3_AD_DIR_o~0\"" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1659 4858 5830 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " sd:inst_sd\|sd_reg:inst_sd_reg\|always0~0 " "Info: Node  \"sd:inst_sd\|sd_reg:inst_sd_reg\|always0~0\"" {  } { { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1918 4858 5830 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" "(tri-state) CPU_DA_io8\[6\]~6 " "Info: Node (tri-state) \"CPU_DA_io8\[6\]~6\"" {  } { { "src/max51_top.v" "" { Text "D:/Git/max51v20/cpld/src/max51_top.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1346 4858 5830 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " cpu_if:inst_cpu_if\|Equal1~0 " "Info: Node  \"cpu_if:inst_cpu_if\|Equal1~0\"" {  } { { "src/cpu_if.v" "" { Text "D:/Git/max51v20/cpld/src/cpu_if.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1725 4858 5830 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " sram_ctrl:inst_sram_ctrl\|sram_data_io8~8 " "Info: Node  \"sram_ctrl:inst_sram_ctrl\|sram_data_io8~8\"" {  } { { "src/sram_ctrl.v" "" { Text "D:/Git/max51v20/cpld/src/sram_ctrl.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Git/max51v20/cpld/" 0 { } { { 0 { 0 ""} 0 1896 4858 5830 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 0 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "" 0 -1}  } {  } 0 0 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "54 124 " "Info: Design Assistant information: finished post-fitting analysis of current design -- generated 54 information messages and 124 warning messages" {  } {  } 2 0 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 182 s Quartus II " "Info: Quartus II Design Assistant was successful. 0 errors, 182 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 00:27:10 2015 " "Info: Processing ended: Sun Dec 13 00:27:10 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 00:27:11 2015 " "Info: Processing started: Sun Dec 13 00:27:11 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off max51 -c max51 " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off max51 -c max51" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "max51.vo max51_v.sdo D:/Git/max51v20/cpld/simulation/modelsim/ simulation " "Info: Generated files \"max51.vo\" and \"max51_v.sdo\" in directory \"D:/Git/max51v20/cpld/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "max51.vo max51_v.sdo D:/Git/max51v20/cpld/timing/custom/ timing analysis " "Info: Generated files \"max51.vo\" and \"max51_v.sdo\" in directory \"D:/Git/max51v20/cpld/timing/custom/\" for EDA timing analysis tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 00:27:12 2015 " "Info: Processing ended: Sun Dec 13 00:27:12 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 520 s " "Info: Quartus II Full Compilation was successful. 0 errors, 520 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
