#-----------------------------------------------------------
# xsim v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Mar 28 15:09:44 2023
# Process ID: 534416
# Current directory: /home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/add_fixed_top/xsim_script.tcl}
# Log file: /home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/sim/verilog/xsim.log
# Journal file: /home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/sim/verilog/xsim.jou
# Running On: yavin, OS: Linux, CPU Frequency: 4600.108 MHz, CPU Physical cores: 8, Host memory: 67273 MB
#-----------------------------------------------------------
source xsim.dir/add_fixed_top/xsim_script.tcl
# xsim {add_fixed_top} -autoloadwcfg -tclbatch {add_fixed_top.tcl}
Time resolution is 1 ps
source add_fixed_top.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "225000"
// RTL Simulation : 1 / 1 [100.00%] @ "375000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 675 ns : File "/home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/sim/verilog/add_fixed_top.autotb.v" Line 341
## quit
INFO: [Common 17-206] Exiting xsim at Tue Mar 28 15:09:47 2023...
