("top_level_schematic:/\ttop_level_schematic top_level_DAC schematic" (("open" (nil hierarchy "/{top_level_DAC top_level_schematic schematic }:a"))) (((-52.225 -98.85) (199.9 29.325)) "a" "Schematics XL" 10))("rsync_flip_flop:/\trsync_flip_flop top_level_DAC symbol" (("open" (nil hierarchy "/{top_level_DAC rsync_flip_flop symbol }:a"))) (((-3.29375 -7.51875) (7.04375 0.56875)) "a" "Symbol" 30))("rsync_flip_flop:/\trsync_flip_flop top_level_DAC systemVerilog" (("open" (nil hierarchy "/{top_level_DAC rsync_flip_flop systemVerilog }:a"))) nil)("local_bias:/\tlocal_bias top_level_DAC symbol" (("open" (nil hierarchy "/{top_level_DAC local_bias symbol }:a"))) (((-1.125 -3.56875) (6.4 2.14375)) "a" "Symbol" 25))("local_bias:/\tlocal_bias top_level_DAC systemVerilog" (("open" (nil hierarchy "/{top_level_DAC local_bias systemVerilog }:a"))) nil)("resistor_load:/\tresistor_load top_level_DAC symbol" (("open" (nil hierarchy "/{top_level_DAC resistor_load symbol }:a"))) (((-0.89375 -3.35625) (8.15625 1.25625)) "a" "Symbol" 14))("currentSourceUnits:/\tcurrentSourceUnits top_level_DAC symbol" (("open" (nil hierarchy "/{top_level_DAC currentSourceUnits symbol }:a"))) (((-1.35 -6.525) (13.1 0.8375)) "a" "Symbol" 4))("currentSterring:/\tcurrentSterring top_level_DAC symbol" (("open" (nil hierarchy "/{top_level_DAC currentSterring symbol }:a"))) (((-3.68125 -5.76875) (3.925 0.175)) "a" "Symbol" 114))("currentSterring:/\tcurrentSterring top_level_DAC systemVerilog" (("open" (nil hierarchy "/{top_level_DAC currentSterring systemVerilog }:a"))) nil)("top_level_schematic:/\ttop_level_schematic top_level_DAC systemVerilog" (("open" (nil hierarchy "/{top_level_DAC top_level_schematic systemVerilog }:a"))) nil)