
*** Running vivado
    with args -log sqrt_odd.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sqrt_odd.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source sqrt_odd.tcl -notrace
Command: synth_design -top sqrt_odd -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11976 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 362.113 ; gain = 100.387
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sqrt_odd' [C:/Users/shuns/Documents/verilog/seminner/7/src_odd/sqrt_odd.v:1]
INFO: [Synth 8-6157] synthesizing module 'sub_odd' [C:/Users/shuns/Documents/verilog/seminner/7/src_odd/sqrt_odd.v:30]
	Parameter SUB_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sub_odd' (1#1) [C:/Users/shuns/Documents/verilog/seminner/7/src_odd/sqrt_odd.v:30]
INFO: [Synth 8-6157] synthesizing module 'sub_odd__parameterized0' [C:/Users/shuns/Documents/verilog/seminner/7/src_odd/sqrt_odd.v:30]
	Parameter SUB_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sub_odd__parameterized0' (1#1) [C:/Users/shuns/Documents/verilog/seminner/7/src_odd/sqrt_odd.v:30]
INFO: [Synth 8-6157] synthesizing module 'sub_odd__parameterized1' [C:/Users/shuns/Documents/verilog/seminner/7/src_odd/sqrt_odd.v:30]
	Parameter SUB_VALUE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sub_odd__parameterized1' (1#1) [C:/Users/shuns/Documents/verilog/seminner/7/src_odd/sqrt_odd.v:30]
INFO: [Synth 8-6157] synthesizing module 'sub_odd__parameterized2' [C:/Users/shuns/Documents/verilog/seminner/7/src_odd/sqrt_odd.v:30]
	Parameter SUB_VALUE bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sub_odd__parameterized2' (1#1) [C:/Users/shuns/Documents/verilog/seminner/7/src_odd/sqrt_odd.v:30]
INFO: [Synth 8-6157] synthesizing module 'sub_odd__parameterized3' [C:/Users/shuns/Documents/verilog/seminner/7/src_odd/sqrt_odd.v:30]
	Parameter SUB_VALUE bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sub_odd__parameterized3' (1#1) [C:/Users/shuns/Documents/verilog/seminner/7/src_odd/sqrt_odd.v:30]
INFO: [Synth 8-6157] synthesizing module 'sub_odd__parameterized4' [C:/Users/shuns/Documents/verilog/seminner/7/src_odd/sqrt_odd.v:30]
	Parameter SUB_VALUE bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sub_odd__parameterized4' (1#1) [C:/Users/shuns/Documents/verilog/seminner/7/src_odd/sqrt_odd.v:30]
INFO: [Synth 8-6157] synthesizing module 'sub_odd__parameterized5' [C:/Users/shuns/Documents/verilog/seminner/7/src_odd/sqrt_odd.v:30]
	Parameter SUB_VALUE bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sub_odd__parameterized5' (1#1) [C:/Users/shuns/Documents/verilog/seminner/7/src_odd/sqrt_odd.v:30]
INFO: [Synth 8-6157] synthesizing module 'sub_odd__parameterized6' [C:/Users/shuns/Documents/verilog/seminner/7/src_odd/sqrt_odd.v:30]
	Parameter SUB_VALUE bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sub_odd__parameterized6' (1#1) [C:/Users/shuns/Documents/verilog/seminner/7/src_odd/sqrt_odd.v:30]
INFO: [Synth 8-6157] synthesizing module 'sub_odd__parameterized7' [C:/Users/shuns/Documents/verilog/seminner/7/src_odd/sqrt_odd.v:30]
	Parameter SUB_VALUE bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sub_odd__parameterized7' (1#1) [C:/Users/shuns/Documents/verilog/seminner/7/src_odd/sqrt_odd.v:30]
INFO: [Synth 8-6157] synthesizing module 'sub_odd__parameterized8' [C:/Users/shuns/Documents/verilog/seminner/7/src_odd/sqrt_odd.v:30]
	Parameter SUB_VALUE bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sub_odd__parameterized8' (1#1) [C:/Users/shuns/Documents/verilog/seminner/7/src_odd/sqrt_odd.v:30]
INFO: [Synth 8-6157] synthesizing module 'sub_odd__parameterized9' [C:/Users/shuns/Documents/verilog/seminner/7/src_odd/sqrt_odd.v:30]
	Parameter SUB_VALUE bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sub_odd__parameterized9' (1#1) [C:/Users/shuns/Documents/verilog/seminner/7/src_odd/sqrt_odd.v:30]
INFO: [Synth 8-6157] synthesizing module 'sub_odd__parameterized10' [C:/Users/shuns/Documents/verilog/seminner/7/src_odd/sqrt_odd.v:30]
	Parameter SUB_VALUE bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sub_odd__parameterized10' (1#1) [C:/Users/shuns/Documents/verilog/seminner/7/src_odd/sqrt_odd.v:30]
INFO: [Synth 8-6157] synthesizing module 'sub_odd__parameterized11' [C:/Users/shuns/Documents/verilog/seminner/7/src_odd/sqrt_odd.v:30]
	Parameter SUB_VALUE bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sub_odd__parameterized11' (1#1) [C:/Users/shuns/Documents/verilog/seminner/7/src_odd/sqrt_odd.v:30]
INFO: [Synth 8-6157] synthesizing module 'sub_odd__parameterized12' [C:/Users/shuns/Documents/verilog/seminner/7/src_odd/sqrt_odd.v:30]
	Parameter SUB_VALUE bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sub_odd__parameterized12' (1#1) [C:/Users/shuns/Documents/verilog/seminner/7/src_odd/sqrt_odd.v:30]
INFO: [Synth 8-6157] synthesizing module 'sub_odd__parameterized13' [C:/Users/shuns/Documents/verilog/seminner/7/src_odd/sqrt_odd.v:30]
	Parameter SUB_VALUE bound to: 29 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sub_odd__parameterized13' (1#1) [C:/Users/shuns/Documents/verilog/seminner/7/src_odd/sqrt_odd.v:30]
INFO: [Synth 8-6157] synthesizing module 'population_count' [C:/Users/shuns/Documents/verilog/seminner/7/src_odd/sqrt_odd.v:48]
INFO: [Synth 8-6155] done synthesizing module 'population_count' (2#1) [C:/Users/shuns/Documents/verilog/seminner/7/src_odd/sqrt_odd.v:48]
INFO: [Synth 8-6155] done synthesizing module 'sqrt_odd' (3#1) [C:/Users/shuns/Documents/verilog/seminner/7/src_odd/sqrt_odd.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 418.543 ; gain = 156.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.543 ; gain = 156.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.543 ; gain = 156.816
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.543 ; gain = 156.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 15    
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sub_odd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sub_odd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sub_odd__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sub_odd__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sub_odd__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sub_odd__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sub_odd__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sub_odd__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sub_odd__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sub_odd__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sub_odd__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sub_odd__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sub_odd__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sub_odd__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sub_odd__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module population_count 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 673.375 ; gain = 411.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 673.375 ; gain = 411.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 673.375 ; gain = 411.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 673.375 ; gain = 411.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 673.375 ; gain = 411.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 673.375 ; gain = 411.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 673.375 ; gain = 411.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 673.375 ; gain = 411.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 673.375 ; gain = 411.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     6|
|2     |LUT2   |     9|
|3     |LUT3   |     5|
|4     |LUT4   |     6|
|5     |LUT5   |     6|
|6     |LUT6   |    14|
|7     |IBUF   |     8|
|8     |OBUF   |     4|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------------+------+
|      |Instance |Module           |Cells |
+------+---------+-----------------+------+
|1     |top      |                 |    58|
|2     |  PC     |population_count |    46|
+------+---------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 673.375 ; gain = 411.648
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 673.375 ; gain = 411.648
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 673.375 ; gain = 411.648
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 690.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 690.676 ; gain = 441.262
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 690.676 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/shuns/Documents/verilog/seminner/7/sqrt_odd/sqrt_odd.runs/synth_1/sqrt_odd.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sqrt_odd_utilization_synth.rpt -pb sqrt_odd_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 12 22:58:54 2019...
