<profile>

<section name = "Vitis HLS Report for 'Multiply_VecMat_6'" level="0">
<item name = "Date">Thu Oct  2 22:23:43 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">llama_layer_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">versalhbm</item>
<item name = "Target device">xcv80-lsva4737-2MHP-e-S</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.861 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4721672, 4721672, 18.887 ms, 18.887 ms, 4721672, 4721672, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1_fu_28">Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1, 3074, 3074, 12.296 us, 12.296 us, 3073, 3073, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36">Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3, 4718595, 4718595, 18.874 ms, 18.874 ms, 4718594, 4718594, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 105, 278, -</column>
<column name="Memory">0, -, 0, 0, 1</column>
<column name="Multiplexer">-, -, 0, 22, -</column>
<column name="Register">-, -, 6, -, -</column>
<specialColumn name="Available SLR">2494, 3616, 1716138, 858069, 641</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, ~0</specialColumn>
<specialColumn name="Available">7482, 10848, 5148416, 2574208, 1925</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1_fu_28">Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1, 0, 0, 27, 56, 0</column>
<column name="grp_Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36">Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3, 0, 0, 78, 222, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="local_vec_U">Multiply_VecMat_6_local_vec_RAM_AUTO_1R1W, 0, 0, 0, 1, 3072, 32, 1, 98304</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">3, 5, 1, 5</column>
<column name="grp_fu_73_ce">1, 2, 1, 2</column>
<column name="local_vec_address0">16, 3, 12, 36</column>
<column name="local_vec_ce0">1, 3, 1, 3</column>
<column name="local_vec_we0">1, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="grp_Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1_fu_28_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Multiply_VecMat.6, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Multiply_VecMat.6, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Multiply_VecMat.6, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Multiply_VecMat.6, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Multiply_VecMat.6, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Multiply_VecMat.6, return value</column>
<column name="grp_fu_297_p_din0">out, 32, ap_ctrl_hs, Multiply_VecMat.6, return value</column>
<column name="grp_fu_297_p_din1">out, 32, ap_ctrl_hs, Multiply_VecMat.6, return value</column>
<column name="grp_fu_297_p_din2">out, 32, ap_ctrl_hs, Multiply_VecMat.6, return value</column>
<column name="grp_fu_297_p_din3">out, 32, ap_ctrl_hs, Multiply_VecMat.6, return value</column>
<column name="grp_fu_297_p_dout0">in, 32, ap_ctrl_hs, Multiply_VecMat.6, return value</column>
<column name="grp_fu_297_p_ce">out, 1, ap_ctrl_hs, Multiply_VecMat.6, return value</column>
<column name="res_strm_din">out, 32, ap_fifo, res_strm, pointer</column>
<column name="res_strm_full_n">in, 1, ap_fifo, res_strm, pointer</column>
<column name="res_strm_write">out, 1, ap_fifo, res_strm, pointer</column>
<column name="res_strm_num_data_valid">in, 7, ap_fifo, res_strm, pointer</column>
<column name="res_strm_fifo_cap">in, 7, ap_fifo, res_strm, pointer</column>
<column name="z3_strm_dout">in, 32, ap_fifo, z3_strm, pointer</column>
<column name="z3_strm_empty_n">in, 1, ap_fifo, z3_strm, pointer</column>
<column name="z3_strm_read">out, 1, ap_fifo, z3_strm, pointer</column>
<column name="W_strm_dout">in, 32, ap_fifo, W_strm, pointer</column>
<column name="W_strm_empty_n">in, 1, ap_fifo, W_strm, pointer</column>
<column name="W_strm_read">out, 1, ap_fifo, W_strm, pointer</column>
</table>
</item>
</section>
</profile>
