Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,124
design__inferred_latch__count,0
design__instance__count,3334
design__instance__area,27397.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,19
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,7
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0023816695902496576
power__switching__total,0.003032864071428776
power__leakage__total,3.065468945351313E-8
power__total,0.005414564162492752
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.7301203182032505
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.7608123235647397
timing__hold__ws__corner:nom_tt_025C_1v80,0.3470299701383305
timing__setup__ws__corner:nom_tt_025C_1v80,8.356797268496011
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.347030
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,8.356797
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,143
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,7
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-1.1311718548685334
clock__skew__worst_setup__corner:nom_ss_100C_1v60,1.2074838137805104
timing__hold__ws__corner:nom_ss_100C_1v60,0.9131963221862868
timing__setup__ws__corner:nom_ss_100C_1v60,-2.7662690698851
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-27.74625052693962
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-2.7662690698851
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.913196
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,22
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-2.766269
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,22
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,7
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.5695423738278681
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.5891799992428278
timing__hold__ws__corner:nom_ff_n40C_1v95,0.13579893149912642
timing__setup__ws__corner:nom_ff_n40C_1v95,11.4320591784416
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.135799
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,12.556870
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,185
design__max_fanout_violation__count,7
design__max_cap_violation__count,3
clock__skew__worst_hold,-0.5641257065598306
clock__skew__worst_setup,0.5810446732663506
timing__hold__ws,0.1333470038798965
timing__setup__ws,-3.270734886616805
timing__hold__tns,0.0
timing__setup__tns,-39.966424190250486
timing__hold__wns,0
timing__setup__wns,-3.270734886616805
timing__hold_vio__count,0
timing__hold_r2r__ws,0.133347
timing__hold_r2r_vio__count,0
timing__setup_vio__count,69
timing__setup_r2r__ws,-3.270735
timing__setup_r2r_vio__count,69
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,3334
design__instance__area__stdcell,27397.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.799803
design__instance__utilization__stdcell,0.799803
design__instance__count__class:inverter,107
design__instance__count__class:clock_gate_cell,47
design__instance__count__class:sequential_cell,274
design__instance__count__class:multi_input_combinational_cell,2086
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1482
design__instance__count__class:tap_cell,456
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,86116.3
design__violations,0
design__instance__count__class:timing_repair_buffer,245
design__instance__count__class:clock_buffer,87
design__instance__count__class:clock_inverter,14
design__instance__count__setup_buffer,13
design__instance__count__hold_buffer,64
antenna__violating__nets,5
antenna__violating__pins,6
route__antenna_violation__count,5
antenna_diodes_count,18
design__instance__count__class:antenna_cell,18
route__net,2859
route__net__special,2
route__drc_errors__iter:1,4439
route__wirelength__iter:1,107512
route__drc_errors__iter:2,3260
route__wirelength__iter:2,105604
route__drc_errors__iter:3,3032
route__wirelength__iter:3,104913
route__drc_errors__iter:4,1893
route__wirelength__iter:4,105022
route__drc_errors__iter:5,1048
route__wirelength__iter:5,104998
route__drc_errors__iter:6,379
route__wirelength__iter:6,104816
route__drc_errors__iter:7,300
route__wirelength__iter:7,104803
route__drc_errors__iter:8,204
route__wirelength__iter:8,104670
route__drc_errors__iter:9,174
route__wirelength__iter:9,104645
route__drc_errors__iter:10,132
route__wirelength__iter:10,104630
route__drc_errors__iter:11,91
route__wirelength__iter:11,104662
route__drc_errors__iter:12,2
route__wirelength__iter:12,104670
route__drc_errors__iter:13,2
route__wirelength__iter:13,104670
route__drc_errors__iter:14,2
route__wirelength__iter:14,104670
route__drc_errors__iter:15,2
route__wirelength__iter:15,104670
route__drc_errors__iter:16,2
route__wirelength__iter:16,104670
route__drc_errors__iter:17,2
route__wirelength__iter:17,104670
route__drc_errors__iter:18,2
route__wirelength__iter:18,104670
route__drc_errors__iter:19,2
route__wirelength__iter:19,104670
route__drc_errors__iter:20,2
route__wirelength__iter:20,104670
route__drc_errors__iter:21,0
route__wirelength__iter:21,104686
route__drc_errors,0
route__wirelength,104686
route__vias,25685
route__vias__singlecut,25685
route__vias__multicut,0
design__disconnected_pin__count,15
design__critical_disconnected_pin__count,0
route__wirelength__max,486.51
timing__unannotated_net__count__corner:nom_tt_025C_1v80,54
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,54
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,54
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,16
design__max_fanout_violation__count__corner:min_tt_025C_1v80,7
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.7227748604199818
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.7486583787035237
timing__hold__ws__corner:min_tt_025C_1v80,0.34075199182342925
timing__setup__ws__corner:min_tt_025C_1v80,8.638412896173383
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.340752
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,8.638412
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,54
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,113
design__max_fanout_violation__count__corner:min_ss_100C_1v60,7
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-1.1188140730542313
clock__skew__worst_setup__corner:min_ss_100C_1v60,1.1864919382818122
timing__hold__ws__corner:min_ss_100C_1v60,0.9022995939137128
timing__setup__ws__corner:min_ss_100C_1v60,-2.241076720965086
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-18.479287956222574
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-2.241076720965086
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.902300
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,18
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-2.241077
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,18
timing__unannotated_net__count__corner:min_ss_100C_1v60,54
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,7
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.5641257065598306
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.5810446732663506
timing__hold__ws__corner:min_ff_n40C_1v95,0.1333470038798965
timing__setup__ws__corner:min_ff_n40C_1v95,11.497497501720568
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.133347
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,12.740361
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,54
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,19
design__max_fanout_violation__count__corner:max_tt_025C_1v80,7
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.7376399699840095
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.775642905191725
timing__hold__ws__corner:max_tt_025C_1v80,0.35309223211344615
timing__setup__ws__corner:max_tt_025C_1v80,8.081345599225687
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.353092
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,8.081346
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,54
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,185
design__max_fanout_violation__count__corner:max_ss_100C_1v60,7
design__max_cap_violation__count__corner:max_ss_100C_1v60,3
clock__skew__worst_hold__corner:max_ss_100C_1v60,-1.1436063530960068
clock__skew__worst_setup__corner:max_ss_100C_1v60,1.2309631440362314
timing__hold__ws__corner:max_ss_100C_1v60,0.9248303495903666
timing__setup__ws__corner:max_ss_100C_1v60,-3.270734886616805
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-39.966424190250486
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-3.270734886616805
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.924830
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,29
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-3.270735
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,29
timing__unannotated_net__count__corner:max_ss_100C_1v60,54
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,7
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.5750083905107459
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.6011756818074077
timing__hold__ws__corner:max_ff_n40C_1v95,0.13840018411939162
timing__setup__ws__corner:max_ff_n40C_1v95,11.343863947049465
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.138400
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,12.374078
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,54
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,54
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79981
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79996
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000190212
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.00018755
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000444208
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.00018755
design_powergrid__voltage__worst,0.00018755
design_powergrid__voltage__worst__net:VPWR,1.79981
design_powergrid__drop__worst,0.000190212
design_powergrid__drop__worst__net:VPWR,0.000190212
design_powergrid__voltage__worst__net:VGND,0.00018755
design_powergrid__drop__worst__net:VGND,0.00018755
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000441999999999999969410753586362972100687329657375812530517578125
ir__drop__worst,0.0001900000000000000104603825601401467793039046227931976318359375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
