[
{"title": "Achieving Out-of-Order Performance with Almost In-Order Complexity", "year": "2008", "authors": ["Francis Tseng", "Yale N. Patt"]},
{"title": "Fetch-Criticality Reduction through Control Independence", "year": "2008", "authors": ["Mayank Agarwal", "Nitin Navale", "Kshitiz Malik", "Matthew I. Frank"]},
{"title": "A Two-Level Load/Store Queue Based on Execution Locality", "year": "2008", "authors": ["Miquel Peric\u00e0s", "Adrian Cristal", "Francisco J. Cazorla", "Ruben Gonz\u00e1lez", "Alex Veidenbaum", "Daniel A. Jim\u00e9nez", "Mateo Valero"]},
{"title": "Self-Optimizing Memory Controllers: A Reinforcement Learning Approach", "year": "2008", "authors": ["Engin Ipek", "Onur Mutlu", "Jos\u00e9 F. Mart\u00ednez", "Rich Caruana"]},
{"title": "A Comprehensive Memory Modeling Tool and Its Application to the Design and Analysis of Future Memory Hierarchies", "year": "2008", "authors": ["Shyamkumar Thoziyoor", "Jung Ho Ahn", "Matteo Monchiero", "Jay B. Brockman", "Norman P. Jouppi"]},
{"title": "Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems", "year": "2008", "authors": ["Onur Mutlu", "Thomas Moscibroda"]},
{"title": "Technology-Driven, Highly-Scalable Dragonfly Topology", "year": "2008", "authors": ["John Kim", "Wiliam J. Dally", "Steve Scott", "Dennis Abts"]},
{"title": "Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks", "year": "2008", "authors": ["Jae W. Lee", "Man Cheuk Ng", "Krste Asanovic"]},
{"title": "Polymorphic On-Chip Networks", "year": "2008", "authors": ["Martha Mercaldi Kim", "John D. Davis", "Mark Oskin", "Todd Austin"]},
{"title": "Using Hardware Memory Protection to Build a High-Performance, Strongly-Atomic Hybrid Transactional Memory", "year": "2008", "authors": ["Lee Baugh", "Naveen Neelakantam", "Craig Zilles"]},
{"title": "TokenTM: Efficient Execution of Large Transactions with Hardware Transactional Memory", "year": "2008", "authors": ["Jayaram Bobba", "Neelam Goyal", "Mark D. Hill", "Michael M. Swift", "David A. Wood"]},
{"title": "Flexible Decoupled Transactional Memory Support", "year": "2008", "authors": ["Arrvindh Shriraman", "Sandhya Dwarkadas", "Michael L. Scott"]},
{"title": "Corona: System Implications of Emerging Nanophotonic Technology", "year": "2008", "authors": ["Dana Vantrease", "Robert Schreiber", "Matteo Monchiero", "Moray McLaren", "Norman P. Jouppi", "Marco Fiorentino", "Al Davis", "Nathan Binkert", "Raymond G. Beausoleil", "Jung Ho Ahn"]},
{"title": "Microcoded Architectures for Ion-Tap Quantum Computers", "year": "2008", "authors": ["Lucas Kreger-Stickles", "Mark Oskin"]},
{"title": "Running a Quantum Circuit at the Speed of Data", "year": "2008", "authors": ["Nemanja Isailovic", "Mark Whitney", "Yatish Patel", "John Kubiatowicz"]},
{"title": "ReVIVaL: A Variation-Tolerant Architecture Using Voltage Interpolation and Variable Latency", "year": "2008", "authors": ["Xiaoyao Liang", "Gu-Yeon Wei", "David Brooks"]},
{"title": "Trading off Cache Capacity for Reliability to Enable Low Voltage Operation", "year": "2008", "authors": ["Chris Wilkerson", "Hongliang Gao", "Alaa R. Alameldeen", "Zeshan Chishti", "Muhammad Khellah", "Shih-Lien Lu"]},
{"title": "Counting Dependence Predictors", "year": "2008", "authors": ["Franziska Roesner", "Doug Burger", "Stephen W. Keckler"]},
{"title": "Virtual Circuit Tree Multicasting: A Case for On-Chip Hardware Multicast Support", "year": "2008", "authors": ["Natalie Enright Jerger", "Li-Shiuan Peh", "Mikko Lipasti"]},
{"title": "iDEAL: Inter-router Dual-Function Energy and Area-Efficient Links for Network-on-Chip (NoC) Architectures", "year": "2008", "authors": ["Avinash Karanth Kodi", "Ashwini Sarathy", "Ahmed Louri"]},
{"title": "MIRA: A Multi-layered On-Chip Interconnect Router Architecture", "year": "2008", "authors": ["Dongkook Park", "Soumya Eachempati", "Reetuparna Das", "Asit K. Mishra", "Yuan Xie", "N. Vijaykrishnan", "Chita R. Das"]},
{"title": "Rerun: Exploiting Episodes for Lightweight Memory Race Recording", "year": "2008", "authors": ["Derek R. Hower", "Mark D. Hill"]},
{"title": "Atom-Aid: Detecting and Surviving Atomicity Violations", "year": "2008", "authors": ["Brandon Lucia", "Joseph Devietti", "Karin Strauss", "Luis Ceze"]},
{"title": "DeLorean: Recording and Deterministically Replaying Shared-Memory Multiprocessor Execution Ef?ciently", "year": "2008", "authors": ["Pablo Montesinos", "Luis Ceze", "Josep Torrellas"]},
{"title": "Intra-disk Parallelism: An Idea Whose Time Has Come", "year": "2008", "authors": ["Sriram Sankar", "Sudhanva Gurumurthi", "Mircea R. Stan"]},
{"title": "Understanding and Designing New Server Architectures for Emerging Warehouse-Computing Environments", "year": "2008", "authors": ["Kevin Lim", "Parthasarathy Ranganathan", "Jichuan Chang", "Chandrakant Patel", "Trevor Mudge", "Steven Reinhardt"]},
{"title": "Improving NAND Flash Based Disk Caches", "year": "2008", "authors": ["Taeho Kgil", "David Roberts", "Trevor Mudge"]},
{"title": "Online Estimation of Architectural Vulnerability Factor for Soft Errors", "year": "2008", "authors": ["Xiaodong Li", "Sarita V. Adve", "Pradip Bose", "Jude A. Rivers"]},
{"title": "A Proactive Wearout Recovery Approach for Exploiting Microarchitectural Redundancy to Extend Cache SRAM Lifetime", "year": "2008", "authors": ["Jeonghee Shin", "Victor Zyuban", "Pradip Bose", "Timothy M. Pinkston"]},
{"title": "Variation-Aware Application Scheduling and Power Management for Chip Multiprocessors", "year": "2008", "authors": ["Radu Teodorescu", "Josep Torrellas"]},
{"title": "Flexible Hardware Acceleration for Instruction-Grain Program Monitoring", "year": "2008", "authors": ["Shimin Chen", "Michael Kozuch", "Theodoros Strigkos", "Babak Falsafi", "Phillip B. Gibbons", "Todd C. Mowry", "Vijaya Ramachandran", "Olatunji Ruwase", "Michael Ryan", "Evangelos Vlachos"]},
{"title": "VEAL: Virtualized Execution Accelerator for Loops", "year": "2008", "authors": ["Nathan Clark", "Amir Hormati", "Scott Mahlke"]},
{"title": "From Speculation to Security: Practical and Efficient Information Flow Tracking Using Speculative Hardware", "year": "2008", "authors": ["Haibo Chen", "Xi Wu", "Liwei Yuan", "Binyu Zang", "Pen-chung Yew", "Frederic T. Chong"]},
{"title": "Software-Controlled Priority Characterization of POWER5 Processor", "year": "2008", "authors": ["Carlos Boneti", "Francisco J. Cazorla", "Roberto Gioiosa", "Alper Buyuktosunoglu", "Chen-Yong Cher", "Mateo Valero"]},
{"title": "Learning and Leveraging the Relationship between Architecture-Level Measurements and Individual User Satisfaction", "year": "2008", "authors": ["Alex Shye", "Berkin Ozisikyilmaz", "Arindam Mallik", "Gokhan Memik", "Peter A. Dinda", "Robert P. Dick", "Alok N. Choudhary"]},
{"title": "Atomic Vector Operations on Chip Multiprocessors", "year": "2008", "authors": ["Sanjeev Kumar", "Daehyun Kim", "Mikhail Smelyanskiy", "Yen-Kuang Chen", "Jatin Chhugani", "Christopher J. Hughes", "Changkyu Kim", "Victor W. Lee", "Anthony D. Nguyen"]},
{"title": "3D-Stacked Memory Architectures for Multi-core Processors", "year": "2008", "authors": ["Gabriel H. Loh"]}
]