Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Nov 17 20:31:30 2025
| Host         : MR32-427a-08 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test1_timing_summary_routed.rpt -pb test1_timing_summary_routed.pb -rpx test1_timing_summary_routed.rpx -warn_on_violation
| Design       : test1
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     24.422        0.000                      0                  148        0.158        0.000                      0                  148        3.000        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100mhz            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       24.422        0.000                      0                  148        0.158        0.000                      0                  148       19.500        0.000                       0                    61  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       24.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.422ns  (required time - arrival time)
  Source:                 addr3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.389ns  (logic 9.273ns (60.256%)  route 6.116ns (39.744%))
  Logic Levels:           18  (CARRY4=12 LUT2=1 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 38.544 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.886    -0.726    clk25
    DSP48_X3Y3           DSP48E1                                      r  addr3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y3           DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     3.283 r  addr3/P[1]
                         net (fo=4, routed)           1.293     4.576    addr3_n_104
    SLICE_X93Y6          LUT3 (Prop_lut3_I0_O)        0.153     4.729 r  addr[7]_i_56/O
                         net (fo=2, routed)           0.649     5.379    addr[7]_i_56_n_0
    SLICE_X93Y6          LUT4 (Prop_lut4_I3_O)        0.327     5.706 r  addr[7]_i_58/O
                         net (fo=1, routed)           0.000     5.706    addr[7]_i_58_n_0
    SLICE_X93Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.107 r  addr_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.107    addr_reg[7]_i_43_n_0
    SLICE_X93Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  addr_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.221    addr_reg[7]_i_21_n_0
    SLICE_X93Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.335 r  addr_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.335    addr_reg[7]_i_9_n_0
    SLICE_X93Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.449 r  addr_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.449    addr_reg[7]_i_8_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.671 r  addr_reg[12]_i_9/O[0]
                         net (fo=7, routed)           1.044     7.715    addr_reg[12]_i_9_n_7
    SLICE_X97Y9          LUT2 (Prop_lut2_I1_O)        0.299     8.014 r  addr[3]_i_57/O
                         net (fo=1, routed)           0.000     8.014    addr[3]_i_57_n_0
    SLICE_X97Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.412 r  addr_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.412    addr_reg[3]_i_26_n_0
    SLICE_X97Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.634 r  addr_reg[3]_i_11/O[0]
                         net (fo=3, routed)           0.874     9.508    addr_reg[3]_i_11_n_7
    SLICE_X96Y10         LUT4 (Prop_lut4_I1_O)        0.299     9.807 r  addr[3]_i_24/O
                         net (fo=1, routed)           0.000     9.807    addr[3]_i_24_n_0
    SLICE_X96Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.340 r  addr_reg[3]_i_10/CO[3]
                         net (fo=7, routed)           0.635    10.975    addr_reg[3]_i_10_n_0
    SLICE_X97Y11         LUT3 (Prop_lut3_I0_O)        0.124    11.099 r  addr[7]_i_7/O
                         net (fo=11, routed)          1.011    12.109    addr[7]_i_7_n_0
    SLICE_X94Y10         LUT5 (Prop_lut5_I4_O)        0.124    12.233 r  addr[11]_i_5/O
                         net (fo=1, routed)           0.000    12.233    addr[11]_i_5_n_0
    SLICE_X94Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.766 r  addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.766    addr_reg[11]_i_2_n_0
    SLICE_X94Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.985 r  addr_reg[12]_i_3/O[0]
                         net (fo=1, routed)           0.610    13.595    addr1[9]
    SLICE_X95Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845    14.440 r  addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.440    addr_reg[11]_i_1_n_0
    SLICE_X95Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.663 r  addr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.000    14.663    addr0[12]
    SLICE_X95Y12         FDRE                                         r  addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.617    38.544    clk25
    SLICE_X95Y12         FDRE                                         r  addr_reg[12]/C
                         clock pessimism              0.577    39.120    
                         clock uncertainty           -0.098    39.023    
    SLICE_X95Y12         FDRE (Setup_fdre_C_D)        0.062    39.085    addr_reg[12]
  -------------------------------------------------------------------
                         required time                         39.085    
                         arrival time                         -14.663    
  -------------------------------------------------------------------
                         slack                                 24.422    

Slack (MET) :             24.556ns  (required time - arrival time)
  Source:                 addr3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.256ns  (logic 9.140ns (59.910%)  route 6.116ns (40.090%))
  Logic Levels:           17  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 38.545 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.886    -0.726    clk25
    DSP48_X3Y3           DSP48E1                                      r  addr3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y3           DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     3.283 r  addr3/P[1]
                         net (fo=4, routed)           1.293     4.576    addr3_n_104
    SLICE_X93Y6          LUT3 (Prop_lut3_I0_O)        0.153     4.729 r  addr[7]_i_56/O
                         net (fo=2, routed)           0.649     5.379    addr[7]_i_56_n_0
    SLICE_X93Y6          LUT4 (Prop_lut4_I3_O)        0.327     5.706 r  addr[7]_i_58/O
                         net (fo=1, routed)           0.000     5.706    addr[7]_i_58_n_0
    SLICE_X93Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.107 r  addr_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.107    addr_reg[7]_i_43_n_0
    SLICE_X93Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  addr_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.221    addr_reg[7]_i_21_n_0
    SLICE_X93Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.335 r  addr_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.335    addr_reg[7]_i_9_n_0
    SLICE_X93Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.449 r  addr_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.449    addr_reg[7]_i_8_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.671 r  addr_reg[12]_i_9/O[0]
                         net (fo=7, routed)           1.044     7.715    addr_reg[12]_i_9_n_7
    SLICE_X97Y9          LUT2 (Prop_lut2_I1_O)        0.299     8.014 r  addr[3]_i_57/O
                         net (fo=1, routed)           0.000     8.014    addr[3]_i_57_n_0
    SLICE_X97Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.412 r  addr_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.412    addr_reg[3]_i_26_n_0
    SLICE_X97Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.634 r  addr_reg[3]_i_11/O[0]
                         net (fo=3, routed)           0.874     9.508    addr_reg[3]_i_11_n_7
    SLICE_X96Y10         LUT4 (Prop_lut4_I1_O)        0.299     9.807 r  addr[3]_i_24/O
                         net (fo=1, routed)           0.000     9.807    addr[3]_i_24_n_0
    SLICE_X96Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.340 r  addr_reg[3]_i_10/CO[3]
                         net (fo=7, routed)           0.635    10.975    addr_reg[3]_i_10_n_0
    SLICE_X97Y11         LUT3 (Prop_lut3_I0_O)        0.124    11.099 r  addr[7]_i_7/O
                         net (fo=11, routed)          1.011    12.109    addr[7]_i_7_n_0
    SLICE_X94Y10         LUT5 (Prop_lut5_I4_O)        0.124    12.233 r  addr[11]_i_5/O
                         net (fo=1, routed)           0.000    12.233    addr[11]_i_5_n_0
    SLICE_X94Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.766 r  addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.766    addr_reg[11]_i_2_n_0
    SLICE_X94Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.985 r  addr_reg[12]_i_3/O[0]
                         net (fo=1, routed)           0.610    13.595    addr1[9]
    SLICE_X95Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.935    14.530 r  addr_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.530    addr0[11]
    SLICE_X95Y11         FDRE                                         r  addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.618    38.545    clk25
    SLICE_X95Y11         FDRE                                         r  addr_reg[11]/C
                         clock pessimism              0.577    39.121    
                         clock uncertainty           -0.098    39.024    
    SLICE_X95Y11         FDRE (Setup_fdre_C_D)        0.062    39.086    addr_reg[11]
  -------------------------------------------------------------------
                         required time                         39.086    
                         arrival time                         -14.530    
  -------------------------------------------------------------------
                         slack                                 24.556    

Slack (MET) :             24.601ns  (required time - arrival time)
  Source:                 addr3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.211ns  (logic 8.927ns (58.689%)  route 6.284ns (41.311%))
  Logic Levels:           17  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 38.545 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.886    -0.726    clk25
    DSP48_X3Y3           DSP48E1                                      r  addr3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y3           DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     3.283 r  addr3/P[1]
                         net (fo=4, routed)           1.293     4.576    addr3_n_104
    SLICE_X93Y6          LUT3 (Prop_lut3_I0_O)        0.153     4.729 r  addr[7]_i_56/O
                         net (fo=2, routed)           0.649     5.379    addr[7]_i_56_n_0
    SLICE_X93Y6          LUT4 (Prop_lut4_I3_O)        0.327     5.706 r  addr[7]_i_58/O
                         net (fo=1, routed)           0.000     5.706    addr[7]_i_58_n_0
    SLICE_X93Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.107 r  addr_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.107    addr_reg[7]_i_43_n_0
    SLICE_X93Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  addr_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.221    addr_reg[7]_i_21_n_0
    SLICE_X93Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.335 r  addr_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.335    addr_reg[7]_i_9_n_0
    SLICE_X93Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.449 r  addr_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.449    addr_reg[7]_i_8_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.671 r  addr_reg[12]_i_9/O[0]
                         net (fo=7, routed)           1.044     7.715    addr_reg[12]_i_9_n_7
    SLICE_X97Y9          LUT2 (Prop_lut2_I1_O)        0.299     8.014 r  addr[3]_i_57/O
                         net (fo=1, routed)           0.000     8.014    addr[3]_i_57_n_0
    SLICE_X97Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.412 r  addr_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.412    addr_reg[3]_i_26_n_0
    SLICE_X97Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.634 r  addr_reg[3]_i_11/O[0]
                         net (fo=3, routed)           0.874     9.508    addr_reg[3]_i_11_n_7
    SLICE_X96Y10         LUT4 (Prop_lut4_I1_O)        0.299     9.807 r  addr[3]_i_24/O
                         net (fo=1, routed)           0.000     9.807    addr[3]_i_24_n_0
    SLICE_X96Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.340 r  addr_reg[3]_i_10/CO[3]
                         net (fo=7, routed)           0.635    10.975    addr_reg[3]_i_10_n_0
    SLICE_X97Y11         LUT3 (Prop_lut3_I0_O)        0.124    11.099 r  addr[7]_i_7/O
                         net (fo=11, routed)          1.011    12.109    addr[7]_i_7_n_0
    SLICE_X94Y10         LUT5 (Prop_lut5_I4_O)        0.124    12.233 r  addr[11]_i_5/O
                         net (fo=1, routed)           0.000    12.233    addr[11]_i_5_n_0
    SLICE_X94Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.811 r  addr_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.777    13.589    addr1[7]
    SLICE_X95Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.562    14.151 r  addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.151    addr_reg[7]_i_1_n_0
    SLICE_X95Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.485 r  addr_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.485    addr0[9]
    SLICE_X95Y11         FDRE                                         r  addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.618    38.545    clk25
    SLICE_X95Y11         FDRE                                         r  addr_reg[9]/C
                         clock pessimism              0.577    39.121    
                         clock uncertainty           -0.098    39.024    
    SLICE_X95Y11         FDRE (Setup_fdre_C_D)        0.062    39.086    addr_reg[9]
  -------------------------------------------------------------------
                         required time                         39.086    
                         arrival time                         -14.485    
  -------------------------------------------------------------------
                         slack                                 24.601    

Slack (MET) :             24.616ns  (required time - arrival time)
  Source:                 addr3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.196ns  (logic 9.080ns (59.751%)  route 6.116ns (40.249%))
  Logic Levels:           17  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 38.545 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.886    -0.726    clk25
    DSP48_X3Y3           DSP48E1                                      r  addr3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y3           DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     3.283 r  addr3/P[1]
                         net (fo=4, routed)           1.293     4.576    addr3_n_104
    SLICE_X93Y6          LUT3 (Prop_lut3_I0_O)        0.153     4.729 r  addr[7]_i_56/O
                         net (fo=2, routed)           0.649     5.379    addr[7]_i_56_n_0
    SLICE_X93Y6          LUT4 (Prop_lut4_I3_O)        0.327     5.706 r  addr[7]_i_58/O
                         net (fo=1, routed)           0.000     5.706    addr[7]_i_58_n_0
    SLICE_X93Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.107 r  addr_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.107    addr_reg[7]_i_43_n_0
    SLICE_X93Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  addr_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.221    addr_reg[7]_i_21_n_0
    SLICE_X93Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.335 r  addr_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.335    addr_reg[7]_i_9_n_0
    SLICE_X93Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.449 r  addr_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.449    addr_reg[7]_i_8_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.671 r  addr_reg[12]_i_9/O[0]
                         net (fo=7, routed)           1.044     7.715    addr_reg[12]_i_9_n_7
    SLICE_X97Y9          LUT2 (Prop_lut2_I1_O)        0.299     8.014 r  addr[3]_i_57/O
                         net (fo=1, routed)           0.000     8.014    addr[3]_i_57_n_0
    SLICE_X97Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.412 r  addr_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.412    addr_reg[3]_i_26_n_0
    SLICE_X97Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.634 r  addr_reg[3]_i_11/O[0]
                         net (fo=3, routed)           0.874     9.508    addr_reg[3]_i_11_n_7
    SLICE_X96Y10         LUT4 (Prop_lut4_I1_O)        0.299     9.807 r  addr[3]_i_24/O
                         net (fo=1, routed)           0.000     9.807    addr[3]_i_24_n_0
    SLICE_X96Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.340 r  addr_reg[3]_i_10/CO[3]
                         net (fo=7, routed)           0.635    10.975    addr_reg[3]_i_10_n_0
    SLICE_X97Y11         LUT3 (Prop_lut3_I0_O)        0.124    11.099 r  addr[7]_i_7/O
                         net (fo=11, routed)          1.011    12.109    addr[7]_i_7_n_0
    SLICE_X94Y10         LUT5 (Prop_lut5_I4_O)        0.124    12.233 r  addr[11]_i_5/O
                         net (fo=1, routed)           0.000    12.233    addr[11]_i_5_n_0
    SLICE_X94Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.766 r  addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.766    addr_reg[11]_i_2_n_0
    SLICE_X94Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.985 r  addr_reg[12]_i_3/O[0]
                         net (fo=1, routed)           0.610    13.595    addr1[9]
    SLICE_X95Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.875    14.470 r  addr_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.470    addr0[10]
    SLICE_X95Y11         FDRE                                         r  addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.618    38.545    clk25
    SLICE_X95Y11         FDRE                                         r  addr_reg[10]/C
                         clock pessimism              0.577    39.121    
                         clock uncertainty           -0.098    39.024    
    SLICE_X95Y11         FDRE (Setup_fdre_C_D)        0.062    39.086    addr_reg[10]
  -------------------------------------------------------------------
                         required time                         39.086    
                         arrival time                         -14.470    
  -------------------------------------------------------------------
                         slack                                 24.616    

Slack (MET) :             24.712ns  (required time - arrival time)
  Source:                 addr3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.100ns  (logic 8.816ns (58.386%)  route 6.284ns (41.614%))
  Logic Levels:           17  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 38.545 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.886    -0.726    clk25
    DSP48_X3Y3           DSP48E1                                      r  addr3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y3           DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     3.283 r  addr3/P[1]
                         net (fo=4, routed)           1.293     4.576    addr3_n_104
    SLICE_X93Y6          LUT3 (Prop_lut3_I0_O)        0.153     4.729 r  addr[7]_i_56/O
                         net (fo=2, routed)           0.649     5.379    addr[7]_i_56_n_0
    SLICE_X93Y6          LUT4 (Prop_lut4_I3_O)        0.327     5.706 r  addr[7]_i_58/O
                         net (fo=1, routed)           0.000     5.706    addr[7]_i_58_n_0
    SLICE_X93Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.107 r  addr_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.107    addr_reg[7]_i_43_n_0
    SLICE_X93Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  addr_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.221    addr_reg[7]_i_21_n_0
    SLICE_X93Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.335 r  addr_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.335    addr_reg[7]_i_9_n_0
    SLICE_X93Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.449 r  addr_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.449    addr_reg[7]_i_8_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.671 r  addr_reg[12]_i_9/O[0]
                         net (fo=7, routed)           1.044     7.715    addr_reg[12]_i_9_n_7
    SLICE_X97Y9          LUT2 (Prop_lut2_I1_O)        0.299     8.014 r  addr[3]_i_57/O
                         net (fo=1, routed)           0.000     8.014    addr[3]_i_57_n_0
    SLICE_X97Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.412 r  addr_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.412    addr_reg[3]_i_26_n_0
    SLICE_X97Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.634 r  addr_reg[3]_i_11/O[0]
                         net (fo=3, routed)           0.874     9.508    addr_reg[3]_i_11_n_7
    SLICE_X96Y10         LUT4 (Prop_lut4_I1_O)        0.299     9.807 r  addr[3]_i_24/O
                         net (fo=1, routed)           0.000     9.807    addr[3]_i_24_n_0
    SLICE_X96Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.340 r  addr_reg[3]_i_10/CO[3]
                         net (fo=7, routed)           0.635    10.975    addr_reg[3]_i_10_n_0
    SLICE_X97Y11         LUT3 (Prop_lut3_I0_O)        0.124    11.099 r  addr[7]_i_7/O
                         net (fo=11, routed)          1.011    12.109    addr[7]_i_7_n_0
    SLICE_X94Y10         LUT5 (Prop_lut5_I4_O)        0.124    12.233 r  addr[11]_i_5/O
                         net (fo=1, routed)           0.000    12.233    addr[11]_i_5_n_0
    SLICE_X94Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.811 r  addr_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.777    13.589    addr1[7]
    SLICE_X95Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.562    14.151 r  addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.151    addr_reg[7]_i_1_n_0
    SLICE_X95Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.374 r  addr_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.374    addr0[8]
    SLICE_X95Y11         FDRE                                         r  addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.618    38.545    clk25
    SLICE_X95Y11         FDRE                                         r  addr_reg[8]/C
                         clock pessimism              0.577    39.121    
                         clock uncertainty           -0.098    39.024    
    SLICE_X95Y11         FDRE (Setup_fdre_C_D)        0.062    39.086    addr_reg[8]
  -------------------------------------------------------------------
                         required time                         39.086    
                         arrival time                         -14.374    
  -------------------------------------------------------------------
                         slack                                 24.712    

Slack (MET) :             25.267ns  (required time - arrival time)
  Source:                 addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.545ns  (logic 8.364ns (57.504%)  route 6.181ns (42.496%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 38.546 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.887    -0.725    clk25
    DSP48_X3Y2           DSP48E1                                      r  addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y2           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      4.009     3.284 r  addr2/P[12]
                         net (fo=15, routed)          1.747     5.031    addr2_n_93
    SLICE_X99Y5          LUT3 (Prop_lut3_I0_O)        0.152     5.183 r  addr[3]_i_71/O
                         net (fo=2, routed)           0.302     5.485    addr[3]_i_71_n_0
    SLICE_X99Y6          LUT5 (Prop_lut5_I0_O)        0.326     5.811 r  addr[3]_i_34/O
                         net (fo=2, routed)           0.743     6.553    addr[3]_i_34_n_0
    SLICE_X98Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.677 r  addr[3]_i_38/O
                         net (fo=1, routed)           0.000     6.677    addr[3]_i_38_n_0
    SLICE_X98Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.210 r  addr_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.210    addr_reg[3]_i_14_n_0
    SLICE_X98Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.533 r  addr_reg[7]_i_14/O[1]
                         net (fo=6, routed)           0.982     8.516    addr_reg[7]_i_14_n_6
    SLICE_X94Y7          LUT2 (Prop_lut2_I1_O)        0.306     8.822 r  addr[3]_i_115/O
                         net (fo=1, routed)           0.000     8.822    addr[3]_i_115_n_0
    SLICE_X94Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.198 r  addr_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000     9.198    addr_reg[3]_i_82_n_0
    SLICE_X94Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.315 r  addr_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     9.315    addr_reg[3]_i_45_n_0
    SLICE_X94Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.534 r  addr_reg[3]_i_16/O[0]
                         net (fo=3, routed)           0.862    10.395    addr_reg[3]_i_16_n_7
    SLICE_X95Y8          LUT4 (Prop_lut4_I2_O)        0.295    10.690 r  addr[3]_i_43/O
                         net (fo=1, routed)           0.000    10.690    addr[3]_i_43_n_0
    SLICE_X95Y8          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    11.181 r  addr_reg[3]_i_15/CO[1]
                         net (fo=2, routed)           0.585    11.766    addr_reg[3]_i_15_n_2
    SLICE_X96Y7          LUT3 (Prop_lut3_I0_O)        0.329    12.095 r  addr[7]_i_13/O
                         net (fo=7, routed)           0.961    13.056    addr[7]_i_13_n_0
    SLICE_X95Y10         LUT5 (Prop_lut5_I4_O)        0.124    13.180 r  addr[7]_i_5/O
                         net (fo=1, routed)           0.000    13.180    addr[7]_i_5_n_0
    SLICE_X95Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.820 r  addr_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.820    addr0[7]
    SLICE_X95Y10         FDRE                                         r  addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.619    38.546    clk25
    SLICE_X95Y10         FDRE                                         r  addr_reg[7]/C
                         clock pessimism              0.577    39.122    
                         clock uncertainty           -0.098    39.025    
    SLICE_X95Y10         FDRE (Setup_fdre_C_D)        0.062    39.087    addr_reg[7]
  -------------------------------------------------------------------
                         required time                         39.087    
                         arrival time                         -13.820    
  -------------------------------------------------------------------
                         slack                                 25.267    

Slack (MET) :             25.327ns  (required time - arrival time)
  Source:                 addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.485ns  (logic 8.304ns (57.328%)  route 6.181ns (42.672%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 38.546 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.887    -0.725    clk25
    DSP48_X3Y2           DSP48E1                                      r  addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y2           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      4.009     3.284 r  addr2/P[12]
                         net (fo=15, routed)          1.747     5.031    addr2_n_93
    SLICE_X99Y5          LUT3 (Prop_lut3_I0_O)        0.152     5.183 r  addr[3]_i_71/O
                         net (fo=2, routed)           0.302     5.485    addr[3]_i_71_n_0
    SLICE_X99Y6          LUT5 (Prop_lut5_I0_O)        0.326     5.811 r  addr[3]_i_34/O
                         net (fo=2, routed)           0.743     6.553    addr[3]_i_34_n_0
    SLICE_X98Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.677 r  addr[3]_i_38/O
                         net (fo=1, routed)           0.000     6.677    addr[3]_i_38_n_0
    SLICE_X98Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.210 r  addr_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.210    addr_reg[3]_i_14_n_0
    SLICE_X98Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.533 r  addr_reg[7]_i_14/O[1]
                         net (fo=6, routed)           0.982     8.516    addr_reg[7]_i_14_n_6
    SLICE_X94Y7          LUT2 (Prop_lut2_I1_O)        0.306     8.822 r  addr[3]_i_115/O
                         net (fo=1, routed)           0.000     8.822    addr[3]_i_115_n_0
    SLICE_X94Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.198 r  addr_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000     9.198    addr_reg[3]_i_82_n_0
    SLICE_X94Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.315 r  addr_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     9.315    addr_reg[3]_i_45_n_0
    SLICE_X94Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.534 r  addr_reg[3]_i_16/O[0]
                         net (fo=3, routed)           0.862    10.395    addr_reg[3]_i_16_n_7
    SLICE_X95Y8          LUT4 (Prop_lut4_I2_O)        0.295    10.690 r  addr[3]_i_43/O
                         net (fo=1, routed)           0.000    10.690    addr[3]_i_43_n_0
    SLICE_X95Y8          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    11.181 r  addr_reg[3]_i_15/CO[1]
                         net (fo=2, routed)           0.585    11.766    addr_reg[3]_i_15_n_2
    SLICE_X96Y7          LUT3 (Prop_lut3_I0_O)        0.329    12.095 r  addr[7]_i_13/O
                         net (fo=7, routed)           0.961    13.056    addr[7]_i_13_n_0
    SLICE_X95Y10         LUT5 (Prop_lut5_I4_O)        0.124    13.180 r  addr[7]_i_5/O
                         net (fo=1, routed)           0.000    13.180    addr[7]_i_5_n_0
    SLICE_X95Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.760 r  addr_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.760    addr0[6]
    SLICE_X95Y10         FDRE                                         r  addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.619    38.546    clk25
    SLICE_X95Y10         FDRE                                         r  addr_reg[6]/C
                         clock pessimism              0.577    39.122    
                         clock uncertainty           -0.098    39.025    
    SLICE_X95Y10         FDRE (Setup_fdre_C_D)        0.062    39.087    addr_reg[6]
  -------------------------------------------------------------------
                         required time                         39.087    
                         arrival time                         -13.760    
  -------------------------------------------------------------------
                         slack                                 25.327    

Slack (MET) :             25.414ns  (required time - arrival time)
  Source:                 addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.398ns  (logic 8.608ns (59.785%)  route 5.790ns (40.215%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 38.546 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.887    -0.725    clk25
    DSP48_X3Y2           DSP48E1                                      r  addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y2           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      4.009     3.284 r  addr2/P[12]
                         net (fo=15, routed)          1.747     5.031    addr2_n_93
    SLICE_X99Y5          LUT3 (Prop_lut3_I0_O)        0.152     5.183 r  addr[3]_i_71/O
                         net (fo=2, routed)           0.302     5.485    addr[3]_i_71_n_0
    SLICE_X99Y6          LUT5 (Prop_lut5_I0_O)        0.326     5.811 r  addr[3]_i_34/O
                         net (fo=2, routed)           0.743     6.553    addr[3]_i_34_n_0
    SLICE_X98Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.677 r  addr[3]_i_38/O
                         net (fo=1, routed)           0.000     6.677    addr[3]_i_38_n_0
    SLICE_X98Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.210 r  addr_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.210    addr_reg[3]_i_14_n_0
    SLICE_X98Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.533 r  addr_reg[7]_i_14/O[1]
                         net (fo=6, routed)           0.982     8.516    addr_reg[7]_i_14_n_6
    SLICE_X94Y7          LUT2 (Prop_lut2_I1_O)        0.306     8.822 r  addr[3]_i_115/O
                         net (fo=1, routed)           0.000     8.822    addr[3]_i_115_n_0
    SLICE_X94Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.198 r  addr_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000     9.198    addr_reg[3]_i_82_n_0
    SLICE_X94Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.315 r  addr_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     9.315    addr_reg[3]_i_45_n_0
    SLICE_X94Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.534 r  addr_reg[3]_i_16/O[0]
                         net (fo=3, routed)           0.862    10.395    addr_reg[3]_i_16_n_7
    SLICE_X95Y8          LUT4 (Prop_lut4_I2_O)        0.295    10.690 r  addr[3]_i_43/O
                         net (fo=1, routed)           0.000    10.690    addr[3]_i_43_n_0
    SLICE_X95Y8          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    11.181 r  addr_reg[3]_i_15/CO[1]
                         net (fo=2, routed)           0.585    11.766    addr_reg[3]_i_15_n_2
    SLICE_X96Y7          LUT3 (Prop_lut3_I0_O)        0.329    12.095 r  addr[7]_i_13/O
                         net (fo=7, routed)           0.570    12.665    addr[7]_i_13_n_0
    SLICE_X95Y9          LUT6 (Prop_lut6_I5_O)        0.124    12.789 r  addr[3]_i_8/O
                         net (fo=1, routed)           0.000    12.789    addr[3]_i_8_n_0
    SLICE_X95Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.339 r  addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.339    addr_reg[3]_i_1_n_0
    SLICE_X95Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.673 r  addr_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.673    addr0[5]
    SLICE_X95Y10         FDRE                                         r  addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.619    38.546    clk25
    SLICE_X95Y10         FDRE                                         r  addr_reg[5]/C
                         clock pessimism              0.577    39.122    
                         clock uncertainty           -0.098    39.025    
    SLICE_X95Y10         FDRE (Setup_fdre_C_D)        0.062    39.087    addr_reg[5]
  -------------------------------------------------------------------
                         required time                         39.087    
                         arrival time                         -13.673    
  -------------------------------------------------------------------
                         slack                                 25.414    

Slack (MET) :             25.525ns  (required time - arrival time)
  Source:                 addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.287ns  (logic 8.497ns (59.473%)  route 5.790ns (40.527%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 38.546 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.887    -0.725    clk25
    DSP48_X3Y2           DSP48E1                                      r  addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y2           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      4.009     3.284 r  addr2/P[12]
                         net (fo=15, routed)          1.747     5.031    addr2_n_93
    SLICE_X99Y5          LUT3 (Prop_lut3_I0_O)        0.152     5.183 r  addr[3]_i_71/O
                         net (fo=2, routed)           0.302     5.485    addr[3]_i_71_n_0
    SLICE_X99Y6          LUT5 (Prop_lut5_I0_O)        0.326     5.811 r  addr[3]_i_34/O
                         net (fo=2, routed)           0.743     6.553    addr[3]_i_34_n_0
    SLICE_X98Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.677 r  addr[3]_i_38/O
                         net (fo=1, routed)           0.000     6.677    addr[3]_i_38_n_0
    SLICE_X98Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.210 r  addr_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.210    addr_reg[3]_i_14_n_0
    SLICE_X98Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.533 r  addr_reg[7]_i_14/O[1]
                         net (fo=6, routed)           0.982     8.516    addr_reg[7]_i_14_n_6
    SLICE_X94Y7          LUT2 (Prop_lut2_I1_O)        0.306     8.822 r  addr[3]_i_115/O
                         net (fo=1, routed)           0.000     8.822    addr[3]_i_115_n_0
    SLICE_X94Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.198 r  addr_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000     9.198    addr_reg[3]_i_82_n_0
    SLICE_X94Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.315 r  addr_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     9.315    addr_reg[3]_i_45_n_0
    SLICE_X94Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.534 r  addr_reg[3]_i_16/O[0]
                         net (fo=3, routed)           0.862    10.395    addr_reg[3]_i_16_n_7
    SLICE_X95Y8          LUT4 (Prop_lut4_I2_O)        0.295    10.690 r  addr[3]_i_43/O
                         net (fo=1, routed)           0.000    10.690    addr[3]_i_43_n_0
    SLICE_X95Y8          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    11.181 r  addr_reg[3]_i_15/CO[1]
                         net (fo=2, routed)           0.585    11.766    addr_reg[3]_i_15_n_2
    SLICE_X96Y7          LUT3 (Prop_lut3_I0_O)        0.329    12.095 r  addr[7]_i_13/O
                         net (fo=7, routed)           0.570    12.665    addr[7]_i_13_n_0
    SLICE_X95Y9          LUT6 (Prop_lut6_I5_O)        0.124    12.789 r  addr[3]_i_8/O
                         net (fo=1, routed)           0.000    12.789    addr[3]_i_8_n_0
    SLICE_X95Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.339 r  addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.339    addr_reg[3]_i_1_n_0
    SLICE_X95Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.562 r  addr_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.562    addr0[4]
    SLICE_X95Y10         FDRE                                         r  addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.619    38.546    clk25
    SLICE_X95Y10         FDRE                                         r  addr_reg[4]/C
                         clock pessimism              0.577    39.122    
                         clock uncertainty           -0.098    39.025    
    SLICE_X95Y10         FDRE (Setup_fdre_C_D)        0.062    39.087    addr_reg[4]
  -------------------------------------------------------------------
                         required time                         39.087    
                         arrival time                         -13.562    
  -------------------------------------------------------------------
                         slack                                 25.525    

Slack (MET) :             25.658ns  (required time - arrival time)
  Source:                 addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.154ns  (logic 8.364ns (59.092%)  route 5.790ns (40.908%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 38.546 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.887    -0.725    clk25
    DSP48_X3Y2           DSP48E1                                      r  addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y2           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      4.009     3.284 r  addr2/P[12]
                         net (fo=15, routed)          1.747     5.031    addr2_n_93
    SLICE_X99Y5          LUT3 (Prop_lut3_I0_O)        0.152     5.183 r  addr[3]_i_71/O
                         net (fo=2, routed)           0.302     5.485    addr[3]_i_71_n_0
    SLICE_X99Y6          LUT5 (Prop_lut5_I0_O)        0.326     5.811 r  addr[3]_i_34/O
                         net (fo=2, routed)           0.743     6.553    addr[3]_i_34_n_0
    SLICE_X98Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.677 r  addr[3]_i_38/O
                         net (fo=1, routed)           0.000     6.677    addr[3]_i_38_n_0
    SLICE_X98Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.210 r  addr_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.210    addr_reg[3]_i_14_n_0
    SLICE_X98Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.533 r  addr_reg[7]_i_14/O[1]
                         net (fo=6, routed)           0.982     8.516    addr_reg[7]_i_14_n_6
    SLICE_X94Y7          LUT2 (Prop_lut2_I1_O)        0.306     8.822 r  addr[3]_i_115/O
                         net (fo=1, routed)           0.000     8.822    addr[3]_i_115_n_0
    SLICE_X94Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.198 r  addr_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000     9.198    addr_reg[3]_i_82_n_0
    SLICE_X94Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.315 r  addr_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     9.315    addr_reg[3]_i_45_n_0
    SLICE_X94Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.534 r  addr_reg[3]_i_16/O[0]
                         net (fo=3, routed)           0.862    10.395    addr_reg[3]_i_16_n_7
    SLICE_X95Y8          LUT4 (Prop_lut4_I2_O)        0.295    10.690 r  addr[3]_i_43/O
                         net (fo=1, routed)           0.000    10.690    addr[3]_i_43_n_0
    SLICE_X95Y8          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    11.181 r  addr_reg[3]_i_15/CO[1]
                         net (fo=2, routed)           0.585    11.766    addr_reg[3]_i_15_n_2
    SLICE_X96Y7          LUT3 (Prop_lut3_I0_O)        0.329    12.095 r  addr[7]_i_13/O
                         net (fo=7, routed)           0.570    12.665    addr[7]_i_13_n_0
    SLICE_X95Y9          LUT6 (Prop_lut6_I5_O)        0.124    12.789 r  addr[3]_i_8/O
                         net (fo=1, routed)           0.000    12.789    addr[3]_i_8_n_0
    SLICE_X95Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.429 r  addr_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.429    addr0[3]
    SLICE_X95Y9          FDRE                                         r  addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.619    38.546    clk25
    SLICE_X95Y9          FDRE                                         r  addr_reg[3]/C
                         clock pessimism              0.577    39.122    
                         clock uncertainty           -0.098    39.025    
    SLICE_X95Y9          FDRE (Setup_fdre_C_D)        0.062    39.087    addr_reg[3]
  -------------------------------------------------------------------
                         required time                         39.087    
                         arrival time                         -13.429    
  -------------------------------------------------------------------
                         slack                                 25.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.906%)  route 0.275ns (66.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.609    -0.570    clk25
    SLICE_X95Y11         FDRE                                         r  addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  addr_reg[8]/Q
                         net (fo=4, routed)           0.275    -0.154    img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[8]
    RAMB36_X4Y2          RAMB36E1                                     r  img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.916    -0.768    img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X4Y2          RAMB36E1                                     r  img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.495    
    RAMB36_X4Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.312    img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.500%)  route 0.293ns (67.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.610    -0.569    clk25
    SLICE_X95Y9          FDRE                                         r  addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  addr_reg[0]/Q
                         net (fo=4, routed)           0.293    -0.135    img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[0]
    RAMB18_X4Y2          RAMB18E1                                     r  img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.920    -0.764    img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X4Y2          RAMB18E1                                     r  img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.273    -0.491    
    RAMB18_X4Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.308    img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.549%)  route 0.306ns (68.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.610    -0.569    clk25
    SLICE_X95Y9          FDRE                                         r  addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  addr_reg[2]/Q
                         net (fo=4, routed)           0.306    -0.122    img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[2]
    RAMB36_X4Y2          RAMB36E1                                     r  img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.916    -0.768    img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X4Y2          RAMB36E1                                     r  img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.495    
    RAMB36_X4Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.312    img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 vga/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.613%)  route 0.143ns (43.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.610    -0.569    vga/clk_out1
    SLICE_X95Y7          FDRE                                         r  vga/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  vga/h_cnt_reg[8]/Q
                         net (fo=18, routed)          0.143    -0.285    vga/x[8]
    SLICE_X96Y6          LUT6 (Prop_lut6_I1_O)        0.045    -0.240 r  vga/h_cnt[5]_i_1/O
                         net (fo=2, routed)           0.000    -0.240    vga/D[5]
    SLICE_X96Y6          FDRE                                         r  vga/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.881    -0.804    vga/clk_out1
    SLICE_X96Y6          FDRE                                         r  vga/h_cnt_reg[5]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X96Y6          FDRE (Hold_fdre_C_D)         0.120    -0.432    vga/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.225%)  route 0.311ns (68.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.609    -0.570    clk25
    SLICE_X95Y11         FDRE                                         r  addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  addr_reg[10]/Q
                         net (fo=5, routed)           0.311    -0.118    img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[10]
    RAMB36_X4Y2          RAMB36E1                                     r  img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.916    -0.768    img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X4Y2          RAMB36E1                                     r  img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.495    
    RAMB36_X4Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.312    img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.015%)  route 0.314ns (68.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.610    -0.569    clk25
    SLICE_X95Y9          FDRE                                         r  addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  addr_reg[3]/Q
                         net (fo=4, routed)           0.314    -0.114    img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[3]
    RAMB18_X4Y2          RAMB18E1                                     r  img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.920    -0.764    img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X4Y2          RAMB18E1                                     r  img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.273    -0.491    
    RAMB18_X4Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.308    img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.179%)  route 0.311ns (68.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.609    -0.570    clk25
    SLICE_X95Y10         FDRE                                         r  addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  addr_reg[5]/Q
                         net (fo=4, routed)           0.311    -0.117    img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[5]
    RAMB36_X4Y2          RAMB36E1                                     r  img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.916    -0.768    img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X4Y2          RAMB36E1                                     r  img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.495    
    RAMB36_X4Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.312    img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.970%)  route 0.314ns (69.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.609    -0.570    clk25
    SLICE_X95Y11         FDRE                                         r  addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  addr_reg[11]/Q
                         net (fo=5, routed)           0.314    -0.114    img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[11]
    RAMB36_X4Y2          RAMB36E1                                     r  img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.916    -0.768    img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X4Y2          RAMB36E1                                     r  img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.495    
    RAMB36_X4Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.312    img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.466%)  route 0.322ns (69.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.609    -0.570    clk25
    SLICE_X95Y11         FDRE                                         r  addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  addr_reg[8]/Q
                         net (fo=4, routed)           0.322    -0.107    img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[8]
    RAMB18_X4Y2          RAMB18E1                                     r  img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.920    -0.764    img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X4Y2          RAMB18E1                                     r  img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.273    -0.491    
    RAMB18_X4Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.308    img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.436%)  route 0.322ns (69.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.610    -0.569    clk25
    SLICE_X95Y9          FDRE                                         r  addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  addr_reg[0]/Q
                         net (fo=4, routed)           0.322    -0.105    img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[0]
    RAMB36_X4Y2          RAMB36E1                                     r  img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.916    -0.768    img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X4Y2          RAMB36E1                                     r  img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.495    
    RAMB36_X4Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.312    img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y0      img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y0      img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X4Y2      img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X4Y2      img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y2      img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y2      img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y3      img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y3      img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clkgen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y10     processor/pixel_out_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y10     processor/pixel_out_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y10     processor/pixel_out_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y10     processor/pixel_out_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y6      processor/pixel_out_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y6      processor/pixel_out_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y6      processor/pixel_out_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y6      processor/pixel_out_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X94Y2      vga/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X94Y2      vga/h_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y8      processor/pixel_out_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y8      processor/pixel_out_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y8      processor/pixel_out_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y8      processor/pixel_out_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y8      processor/pixel_out_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y8      processor/pixel_out_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y8      processor/pixel_out_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y8      processor/pixel_out_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y10     processor/pixel_out_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y10     processor/pixel_out_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clkgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT



