Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: SVGA.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SVGA.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SVGA"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : SVGA
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Kevin\Desktop\SVGA\kjb5568_rjl5336_library\kjb5568_rjl5336_components.vhd" into library kjb5568_rjl5336_library
Parsing package <kjb5568_rjl5336_Components>.
Parsing package body <kjb5568_rjl5336_Components>.
Parsing VHDL file "C:\Users\Kevin\Desktop\SVGA\kjb5568_rjl5336_library\FullAdder.vhd" into library kjb5568_rjl5336_library
Parsing entity <FullAdder>.
Parsing architecture <Dataflow> of entity <fulladder>.
Parsing VHDL file "C:\Users\Kevin\Desktop\SVGA\kjb5568_rjl5336_library\DFF_enable.vhd" into library kjb5568_rjl5336_library
Parsing entity <DFF_CE>.
Parsing architecture <Behavioral> of entity <dff_ce>.
Parsing VHDL file "C:\Users\Kevin\Desktop\SVGA\kjb5568_rjl5336_library\rippe_carry_adder.vhd" into library kjb5568_rjl5336_library
Parsing entity <Ripple_Carry_Adder>.
Parsing architecture <Structural> of entity <ripple_carry_adder>.
Parsing VHDL file "C:\Users\Kevin\Desktop\SVGA\kjb5568_rjl5336_library\pulse_gen.vhd" into library kjb5568_rjl5336_library
Parsing entity <pulse_gen>.
Parsing architecture <Behavioral> of entity <pulse_gen>.
Parsing VHDL file "C:\Users\Kevin\Desktop\SVGA\kjb5568_rjl5336_library\LST.vhd" into library kjb5568_rjl5336_library
Parsing entity <LST>.
Parsing architecture <structural> of entity <lst>.
Parsing VHDL file "C:\Users\Kevin\Desktop\SVGA\kjb5568_rjl5336_library\Debouncer.vhd" into library kjb5568_rjl5336_library
Parsing entity <Debouncer>.
Parsing architecture <Behavioral> of entity <debouncer>.
Parsing VHDL file "C:\Users\Kevin\Desktop\SVGA\kjb5568_rjl5336_library\Counter_nbit.vhd" into library kjb5568_rjl5336_library
Parsing entity <Counter_nbit>.
Parsing architecture <Behavioral> of entity <counter_nbit>.
Parsing VHDL file "C:\Users\Kevin\Desktop\SVGA\kjb5568_rjl5336_library\counterupdown_nbit.vhd" into library kjb5568_rjl5336_library
Parsing entity <CounterUpDown_nbit>.
Parsing architecture <Behavioral> of entity <counterupdown_nbit>.
Parsing VHDL file "C:\Users\Kevin\Desktop\SVGA\kjb5568_rjl5336_library\CompareGRT.vhd" into library kjb5568_rjl5336_library
Parsing entity <CompareGRT>.
Parsing architecture <structural> of entity <comparegrt>.
Parsing VHDL file "C:\Users\Kevin\Desktop\SVGA\kjb5568_rjl5336_library\CompareEQU.vhd" into library kjb5568_rjl5336_library
Parsing entity <CompareEQU>.
Parsing architecture <structural> of entity <compareequ>.
Parsing VHDL file "C:\Users\Kevin\Desktop\SVGA\SVGA\SVGA\SVGA_Control.vhd" into library work
Parsing entity <SVGA_Control>.
Parsing architecture <Behavioral> of entity <svga_control>.
Parsing VHDL file "C:\Users\Kevin\Desktop\SVGA\SVGA\SVGA\Image_Generator.vhd" into library work
Parsing entity <Image_Generator>.
Parsing architecture <Behavioral> of entity <image_generator>.
WARNING:HDLCompiler:946 - "C:\Users\Kevin\Desktop\SVGA\SVGA\SVGA\Image_Generator.vhd" Line 164: Actual for formal port up is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Users\Kevin\Desktop\SVGA\SVGA\SVGA\Image_Generator.vhd" Line 165: Actual for formal port down is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Users\Kevin\Desktop\SVGA\SVGA\SVGA\Image_Generator.vhd" Line 174: Actual for formal port up is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Users\Kevin\Desktop\SVGA\SVGA\SVGA\Image_Generator.vhd" Line 175: Actual for formal port down is neither a static name nor a globally static expression
Parsing VHDL file "C:\Users\Kevin\Desktop\SVGA\SVGA\SVGA\SVGA.vhd" into library work
Parsing entity <SVGA>.
Parsing architecture <Behavioral> of entity <svga>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <SVGA> (architecture <Behavioral>) from library <work>.

Elaborating entity <SVGA_Control> (architecture <Behavioral>) from library <work>.

Elaborating entity <pulse_gen> (architecture <Behavioral>) with generics from library <kjb5568_rjl5336_library>.

Elaborating entity <Counter_nbit> (architecture <Behavioral>) with generics from library <kjb5568_rjl5336_library>.

Elaborating entity <CompareEQU> (architecture <structural>) with generics from library <kjb5568_rjl5336_library>.

Elaborating entity <LST> (architecture <structural>) with generics from library <kjb5568_rjl5336_library>.

Elaborating entity <CompareGRT> (architecture <structural>) with generics from library <kjb5568_rjl5336_library>.

Elaborating entity <DFF_CE> (architecture <Behavioral>) from library <kjb5568_rjl5336_library>.

Elaborating entity <Image_Generator> (architecture <Behavioral>) from library <work>.

Elaborating entity <pulse_gen> (architecture <Behavioral>) with generics from library <kjb5568_rjl5336_library>.

Elaborating entity <Debouncer> (architecture <Behavioral>) from library <kjb5568_rjl5336_library>.

Elaborating entity <Ripple_Carry_Adder> (architecture <Structural>) with generics from library <kjb5568_rjl5336_library>.

Elaborating entity <FullAdder> (architecture <Dataflow>) from library <kjb5568_rjl5336_library>.

Elaborating entity <CounterUpDown_nbit> (architecture <Behavioral>) with generics from library <kjb5568_rjl5336_library>.
WARNING:HDLCompiler:92 - "C:\Users\Kevin\Desktop\SVGA\kjb5568_rjl5336_library\counterupdown_nbit.vhd" Line 46: count should be on the sensitivity list of the process
WARNING:Xst:2972 - "C:\Users\Kevin\Desktop\SVGA\SVGA\SVGA\Image_Generator.vhd" line 80. All outputs of instance <DB3> of block <Debouncer> are unconnected in block <Image_Generator>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <SVGA>.
    Related source file is "C:\Users\Kevin\Desktop\SVGA\SVGA\SVGA\SVGA.vhd".
    Summary:
	no macro.
Unit <SVGA> synthesized.

Synthesizing Unit <SVGA_Control>.
    Related source file is "C:\Users\Kevin\Desktop\SVGA\SVGA\SVGA\SVGA_Control.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <SVGA_Control> synthesized.

Synthesizing Unit <pulse_gen_1>.
    Related source file is "C:\Users\Kevin\Desktop\SVGA\kjb5568_rjl5336_library\pulse_gen.vhd".
        n = 2
        maxCount = 2
    Found 2-bit register for signal <count>.
    Found 2-bit adder for signal <count[1]_count[1]_mux_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <pulse_gen_1> synthesized.

Synthesizing Unit <Counter_nbit>.
    Related source file is "C:\Users\Kevin\Desktop\SVGA\kjb5568_rjl5336_library\Counter_nbit.vhd".
        n = 11
    Found 11-bit register for signal <count>.
    Found 11-bit adder for signal <count[10]_GND_9_o_add_0_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <Counter_nbit> synthesized.

Synthesizing Unit <CompareEQU>.
    Related source file is "C:\Users\Kevin\Desktop\SVGA\kjb5568_rjl5336_library\CompareEQU.vhd".
        n = 11
    Found 11-bit comparator equal for signal <EQU> created at line 27
    Summary:
	inferred   1 Comparator(s).
Unit <CompareEQU> synthesized.

Synthesizing Unit <LST>.
    Related source file is "C:\Users\Kevin\Desktop\SVGA\kjb5568_rjl5336_library\LST.vhd".
        n = 11
    Found 11-bit comparator greater for signal <OUTPUT> created at line 27
    Summary:
	inferred   1 Comparator(s).
Unit <LST> synthesized.

Synthesizing Unit <CompareGRT>.
    Related source file is "C:\Users\Kevin\Desktop\SVGA\kjb5568_rjl5336_library\CompareGRT.vhd".
        n = 11
    Found 11-bit comparator greater for signal <OUTPUT> created at line 36
    Summary:
	inferred   1 Comparator(s).
Unit <CompareGRT> synthesized.

Synthesizing Unit <DFF_CE>.
    Related source file is "C:\Users\Kevin\Desktop\SVGA\kjb5568_rjl5336_library\DFF_enable.vhd".
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <DFF_CE> synthesized.

Synthesizing Unit <Image_Generator>.
    Related source file is "C:\Users\Kevin\Desktop\SVGA\SVGA\SVGA\Image_Generator.vhd".
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\SVGA\SVGA\SVGA\Image_Generator.vhd" line 80: Output port <Q> of the instance <DB3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\SVGA\SVGA\SVGA\Image_Generator.vhd" line 147: Output port <C_out> of the instance <RightAdder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\SVGA\SVGA\SVGA\Image_Generator.vhd" line 155: Output port <C_out> of the instance <LeftAdder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\SVGA\SVGA\SVGA\Image_Generator.vhd" line 180: Output port <C_out> of the instance <UpAdder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\SVGA\SVGA\SVGA\Image_Generator.vhd" line 188: Output port <C_out> of the instance <DownAdder> is unconnected or connected to loadless signal.
    Summary:
	inferred   2 Multiplexer(s).
Unit <Image_Generator> synthesized.

Synthesizing Unit <pulse_gen_2>.
    Related source file is "C:\Users\Kevin\Desktop\SVGA\kjb5568_rjl5336_library\pulse_gen.vhd".
        n = 20
        maxCount = 1000000
    Found 20-bit register for signal <count>.
    Found 20-bit adder for signal <count[19]_count[19]_mux_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
Unit <pulse_gen_2> synthesized.

Synthesizing Unit <Debouncer>.
    Related source file is "C:\Users\Kevin\Desktop\SVGA\kjb5568_rjl5336_library\Debouncer.vhd".
    Summary:
	no macro.
Unit <Debouncer> synthesized.

Synthesizing Unit <Ripple_Carry_Adder>.
    Related source file is "C:\Users\Kevin\Desktop\SVGA\kjb5568_rjl5336_library\rippe_carry_adder.vhd".
        n = 11
    Summary:
	no macro.
Unit <Ripple_Carry_Adder> synthesized.

Synthesizing Unit <FullAdder>.
    Related source file is "C:\Users\Kevin\Desktop\SVGA\kjb5568_rjl5336_library\FullAdder.vhd".
    Summary:
Unit <FullAdder> synthesized.

Synthesizing Unit <CounterUpDown_nbit>.
    Related source file is "C:\Users\Kevin\Desktop\SVGA\kjb5568_rjl5336_library\counterupdown_nbit.vhd".
        n = 11
    Found 11-bit register for signal <count>.
    Found 11-bit adder for signal <count[10]_GND_146_o_add_0_OUT> created at line 1241.
    Found 11-bit subtractor for signal <GND_146_o_GND_146_o_sub_2_OUT<10:0>> created at line 1308.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <CounterUpDown_nbit> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 11-bit adder                                          : 2
 11-bit addsub                                         : 2
 2-bit adder                                           : 1
 20-bit adder                                          : 1
# Registers                                            : 21
 1-bit register                                        : 15
 11-bit register                                       : 4
 2-bit register                                        : 1
 20-bit register                                       : 1
# Comparators                                          : 20
 11-bit comparator equal                               : 2
 11-bit comparator greater                             : 18
# Multiplexers                                         : 3
 12-bit 2-to-1 multiplexer                             : 3
# Xors                                                 : 88
 1-bit xor2                                            : 88

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CounterUpDown_nbit>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <CounterUpDown_nbit> synthesized (advanced).

Synthesizing (advanced) Unit <Counter_nbit>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Counter_nbit> synthesized (advanced).

Synthesizing (advanced) Unit <pulse_gen_1>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <pulse_gen_1> synthesized (advanced).

Synthesizing (advanced) Unit <pulse_gen_2>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <pulse_gen_2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 6
 11-bit up counter                                     : 2
 11-bit updown counter                                 : 2
 2-bit up counter                                      : 1
 20-bit up counter                                     : 1
# Registers                                            : 15
 Flip-Flops                                            : 15
# Comparators                                          : 20
 11-bit comparator equal                               : 2
 11-bit comparator greater                             : 18
# Multiplexers                                         : 3
 12-bit 2-to-1 multiplexer                             : 3
# Xors                                                 : 88
 1-bit xor2                                            : 88

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <SVGA> ...

Optimizing unit <Image_Generator> ...

Optimizing unit <SVGA_Control> ...
INFO:Xst:2261 - The FF/Latch <Inst_Image_Generator/horizontalCounter/count_10> in Unit <SVGA> is equivalent to the following FF/Latch, which will be removed : <Inst_Image_Generator/horizontalCounter/count_9> 
INFO:Xst:2261 - The FF/Latch <Inst_Image_Generator/verticalCounter/count_10> in Unit <SVGA> is equivalent to the following FF/Latch, which will be removed : <Inst_Image_Generator/verticalCounter/count_9> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SVGA, actual ratio is 0.

Final Macro Processing ...

Processing Unit <SVGA> :
	Found 2-bit shift register for signal <Inst_Image_Generator/DB4/Flip2/Q>.
	Found 2-bit shift register for signal <Inst_Image_Generator/DB2/Flip2/Q>.
	Found 2-bit shift register for signal <Inst_Image_Generator/DB1/Flip2/Q>.
	Found 2-bit shift register for signal <Inst_Image_Generator/DB0/Flip2/Q>.
Unit <SVGA> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 71
 Flip-Flops                                            : 71
# Shift Registers                                      : 4
 2-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : SVGA.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 352
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 39
#      LUT2                        : 13
#      LUT3                        : 10
#      LUT4                        : 64
#      LUT5                        : 10
#      LUT6                        : 64
#      MUXCY                       : 79
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 62
# FlipFlops/Latches                : 75
#      FDE                         : 11
#      FDR                         : 22
#      FDRE                        : 42
# Shift Registers                  : 4
#      SRLC16E                     : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 30
#      IBUF                        : 16
#      OBUF                        : 14

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:              75  out of  126800     0%  
 Number of Slice LUTs:                  211  out of  63400     0%  
    Number used as Logic:               207  out of  63400     0%  
    Number used as Memory:                4  out of  19000     0%  
       Number used as SRL:                4

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    215
   Number with an unused Flip Flop:     140  out of    215    65%  
   Number with an unused LUT:             4  out of    215     1%  
   Number of fully used LUT-FF pairs:    71  out of    215    33%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          32
 Number of bonded IOBs:                  31  out of    210    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 79    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.400ns (Maximum Frequency: 227.273MHz)
   Minimum input arrival time before clock: 0.414ns
   Maximum output required time after clock: 6.774ns
   Maximum combinational path delay: 1.240ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 4.400ns (frequency: 227.273MHz)
  Total number of paths / destination ports: 10154 / 176
-------------------------------------------------------------------------
Delay:               4.400ns (Levels of Logic = 6)
  Source:            Inst_Image_Generator/horizontalCounter/count_2 (FF)
  Destination:       Inst_Image_Generator/horizontalCounter/count_10 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: Inst_Image_Generator/horizontalCounter/count_2 to Inst_Image_Generator/horizontalCounter/count_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            17   0.478   0.822  Inst_Image_Generator/horizontalCounter/count_2 (Inst_Image_Generator/horizontalCounter/count_2)
     LUT3:I0->O            2   0.124   0.427  Inst_Image_Generator/RightAdder/genADDERS[10].FA0/Mxor_Sum_xo<0>1_SW2 (N60)
     LUT6:I5->O            3   0.124   0.730  Inst_Image_Generator/RightAdder/genADDERS[10].FA0/Mxor_Sum_xo<0>1 (Inst_Image_Generator/box_border_r<10>)
     LUT6:I3->O            3   0.124   0.435  Inst_Image_Generator/button_d[2]_right_border_AND_9_o4 (Inst_Image_Generator/button_d[2]_right_border_AND_9_o)
     LUT2:I1->O            1   0.124   0.000  Inst_Image_Generator/horizontalCounter/Mcount_count_lut<9> (Inst_Image_Generator/horizontalCounter/Mcount_count_lut<9>)
     MUXCY:S->O            0   0.472   0.000  Inst_Image_Generator/horizontalCounter/Mcount_count_cy<9> (Inst_Image_Generator/horizontalCounter/Mcount_count_cy<9>)
     XORCY:CI->O           1   0.510   0.000  Inst_Image_Generator/horizontalCounter/Mcount_count_xor<10> (Inst_Image_Generator/Result<10>2)
     FDRE:D                    0.030          Inst_Image_Generator/horizontalCounter/count_10
    ----------------------------------------
    Total                      4.400ns (1.986ns logic, 2.414ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.414ns (Levels of Logic = 1)
  Source:            BUTTON<4> (PAD)
  Destination:       Inst_Image_Generator/DB4/Flip2/Mshreg_Q (FF)
  Destination Clock: Clk rising

  Data Path: BUTTON<4> to Inst_Image_Generator/DB4/Flip2/Mshreg_Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.399  BUTTON_4_IBUF (BUTTON_4_IBUF)
     SRLC16E:D                 0.014          Inst_Image_Generator/DB4/Flip2/Mshreg_Q
    ----------------------------------------
    Total                      0.414ns (0.015ns logic, 0.399ns route)
                                       (3.6% logic, 96.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 5750 / 14
-------------------------------------------------------------------------
Offset:              6.774ns (Levels of Logic = 8)
  Source:            Inst_Image_Generator/verticalCounter/count_4 (FF)
  Destination:       RGB_out<11> (PAD)
  Source Clock:      Clk rising

  Data Path: Inst_Image_Generator/verticalCounter/count_4 to RGB_out<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            15   0.478   1.011  Inst_Image_Generator/verticalCounter/count_4 (Inst_Image_Generator/verticalCounter/count_4)
     LUT6:I1->O            1   0.124   0.000  Inst_Image_Generator/UpAdder/genADDERS[8].FA0/Mxor_Sum_xo<0>1_F (N97)
     MUXF7:I0->O          14   0.365   0.861  Inst_Image_Generator/UpAdder/genADDERS[8].FA0/Mxor_Sum_xo<0>1 (Inst_Image_Generator/box_border_u<8>)
     LUT4:I0->O            1   0.124   0.000  Inst_Image_Generator/borderbottom/Mcompar_OUTPUT_lut<4> (Inst_Image_Generator/borderbottom/Mcompar_OUTPUT_lut<4>)
     MUXCY:S->O            1   0.777   0.716  Inst_Image_Generator/borderbottom/Mcompar_OUTPUT_cy<4> (Inst_Image_Generator/borderbottom/Mcompar_OUTPUT_cy<4>)
     LUT5:I2->O            1   0.124   0.939  Inst_Image_Generator/box_l_box_d_AND_15_o1_SW0 (N95)
     LUT6:I0->O           12   0.124   0.608  Inst_Image_Generator/box_l_box_d_AND_15_o1 (Inst_Image_Generator/box_l_box_d_AND_15_o)
     LUT4:I2->O            1   0.124   0.399  Inst_SVGA_Control/Mmux_RGB_out13 (RGB_out_0_OBUF)
     OBUF:I->O                 0.000          RGB_out_0_OBUF (RGB_out<0>)
    ----------------------------------------
    Total                      6.774ns (2.240ns logic, 4.534ns route)
                                       (33.1% logic, 66.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Delay:               1.240ns (Levels of Logic = 3)
  Source:            Switch<11> (PAD)
  Destination:       RGB_out<11> (PAD)

  Data Path: Switch<11> to RGB_out<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.716  Switch_11_IBUF (Switch_11_IBUF)
     LUT4:I1->O            1   0.124   0.399  Inst_SVGA_Control/Mmux_RGB_out31 (RGB_out_11_OBUF)
     OBUF:I->O                 0.000          RGB_out_11_OBUF (RGB_out<11>)
    ----------------------------------------
    Total                      1.240ns (0.125ns logic, 1.115ns route)
                                       (10.1% logic, 89.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    4.400|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 24.22 secs
 
--> 

Total memory usage is 406520 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    7 (   0 filtered)

