{
    "componentChunkName": "component---src-templates-op-tsx",
    "path": "/vcvtudq2pd",
    "result": {"pageContext":{"op":{"id":"vcvtudq2pd","variants":["VCVTUDQ2PD"],"variant_descriptions":{"VCVTUDQ2PD":"Convert eight packed unsigned doubleword integers from ymm2/m256/m32bcst to eight packed double-precision floating-point values in zmm1 with writemask k1."},"text":"<p>Converts packed unsigned doubleword integers in the source operand (second operand) to packed double-precision floating-point values in the destination operand (first operand).</p><p>The source operand is a YMM/XMM/XMM (low 64 bits) register, a 256/128/64-bit memory location or a 256/128/64-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1.</p><p>Attempt to encode this instruction with EVEX embedded rounding is ignored.</p><p>Note: EVEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.</p>","href":"https://www.felixcloutier.com/x86/VCVTUDQ2PD.html"}}},
    "staticQueryHashes": ["2451724630","3830446752","63159454"]}