gpasm-1.7.0_beta1 (Jan 22 2015)_mullong.asm       2015-1-22  23:37:00          PAGE  1


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      00001 ;--------------------------------------------------------
                      00002 ; File Created by SN-SDCC : ANSI-C Compiler
                      00003 ; Version 0.0.4 (Jan 22 2015) (Linux)
                      00004 ; This file was generated Thu Jan 22 23:37:00 2015
                      00005 ;--------------------------------------------------------
                      00006 ; MC3X port for the RISC core
                      00007 ;--------------------------------------------------------
                      00008 ;       .file   "../libsdcc/_mullong.c"
                      00009         list    p=33p78
                      00010         radix dec
                      00011         include "mc33p78.inc"
                      00001 
                      00002 ;mc33p78 header file
                      00003 ;define must write at first row
                      00004 
  000001B0            00005 INDF    EQU     0X01B0       
  000001B0            00006 INDF0   EQU     0X01B0
  000001B1            00007 INDF1   EQU     0X01B1
  000001B2            00008 INDF2   EQU     0X01B2
  000001B3            00009 HIBYTE  EQU     0X01B3
  000001B4            00010 FSR     EQU     0X01B4
  000001B4            00011 FSR0    EQU     0X01B4
  000001B5            00012 FSR1    EQU     0X1B5
  000001B6            00013 PCL     EQU     0X1B6
  000001B7            00014 PFLAG   EQU    0X1B7
  000001B7            00015 STATUS  EQU     0X1B7
  000001B8            00016 MCR     EQU     0X1B8
  000001B9            00017 INDF3   EQU    0X1B9   
  000001BA            00018 INTE    EQU     0X1BA
  000001BB            00019 INTF    EQU     0X1BB
  000001BC            00020 OSCM    EQU     0X1BC
                      00021 ;IOP0    EQU     0X1C0
                      00022 ;OEP0    EQU     0X1C1
                      00023 ;PUP0    EQU     0X1C2
                      00024 ;IOP1    EQU     0X1C4
                      00025 ;OEP1    EQU     0X1C5
                      00026 ;PUP1    EQU     0X1C6
  000001C8            00027 IOP1    EQU     0X1C8
  000001C9            00028 OEP1    EQU     0X1C9
  000001CA            00029 PUP1    EQU     0X1CA
                      00030 
  000001CE            00031 DKWP1    EQU     0X1CE
                      00032 
  000001D0            00033 IOP2    EQU     0X1D0
  000001D1            00034 OEP2    EQU     0X1D1
  000001D2            00035 PUP2    EQU     0X1D2
                      00036 ;T0DATA  EQU     0X1D3
                      00037 ;T1CR    EQU     0X1D4
                      00038 ;T1CNT   EQU     0X1D5
  000001D6            00039 DKWP2   EQU     0X1D6
  000001D7            00040 KBCR    EQU     0X1D7
  000001D8            00041 T0CR    EQU     0X1D8
  000001D9            00042 T0LOADH EQU     0X1D9
  000001DA            00043 T0LOADL  EQU     0X1DA
  000001DB            00044 T0LATFL   EQU     0X1DB
  000001DC            00045 T0LATFH EQU     0X1DC
                      00046 
  000001DD            00047 T0LATRL  EQU     0X1DD
  000001DE            00048 T0LATRH  EQU     0X1DE
                      00049 
  000001E0            00050 T1CR    EQU     0X1E0
  000001E1            00051 T1DATA  EQU     0X1E1
  000001E2            00052 T1LOAD  EQU     0X1E2
                      00053 
  000001E4            00054 OPCR0   EQU     0X1E4
  000001E5            00055 OPCR1   EQU     0X1E5
  000001E6            00056 DKW0    EQU     0X1E6
  000001E7            00057 DKW1    EQU     0X1E7
                      00058 
                      00059 ;pflag bit 
                      00060 #define         Z       PFLAG,2
                      00061 #define         DC      PFLAG,1
                      00062 #define         C       PFLAG,0 
                      00063 
                      00064 ;MCR
                      00065 #define         GIE     MCR,7
                      00066 #DEFINE         TO      MCR,5
                      00067 #DEFINE         PD      MCR,4
                      00068 #DEFINE         MINT11  MCR,3
                      00069 
                      00070 
                      00071 ;INTE
                      00072 #define         KBIE    INTE,7
                      00073 #DEFINE         INT1IE  INTE,3
                      00074 #DEFINE         INT0IE  INTE,2
                      00075 #DEFINE         T1IE    INTE,1
                      00076 #define         T0IE    INTE,0
                      00077 
                      00078 ;INTF
                      00079 #DEFINE         KBIF    INTF,7
                      00080 #DEFINE         T0RF    INTF,6
                      00081 #DEFINE         INT1IF  INTF,3
                      00082 #DEFINE         INT0IF  INTF,2
                      00083 #DEFINE         T1IF    INTF,1
                      00084 #DEFINE         T0IF    INTF,0
                      00085 
                      00086 ;DKW0
                      00087 #DEFINE         DKWE    DKW0,7
                      00088 #DEFINE         IROS    DKW0,6
                      00089 #DEFINE         IROT    DKW0,5         
                      00090 #DEFINE         WSEL0   DKW0,4
                      00091 #DEFINE         WSEL1   DKW0,3
                      00092 #DEFINE         RSEL    DKW0,2
                      00093 #DEFINE         ISEL1   DKW0,1
                      00094 #define         ISEL0   DKW0,0 
                      00095 
                      00096 #define                                 HFEN            OSCM,0
                      00097 #define                                 LFEN            OSCM,1
                      00098 #define                                 CLKS            OSCM,2
                      00099 #define                                 STBH            OSCM,4
                      00100 #DEFINE                                 STBL            OSCM,5
                      00101 
                      00102 ;T0CR
                      00103 #DEFINE         TC0EN   T0CR,7
                      00104 ;#DEFINE  
                      00105 
                      00106 ;T1CR
                      00107 #DEFINE         TC1EN   T1CR,7
                      00108          
                      00109     
                      00110 
                      00111 
                      00012 ;--------------------------------------------------------
                      00013 ; external declarations
                      00014 ;--------------------------------------------------------
                      00015 
                      00016         extern STK06
                      00017         extern STK05
                      00018         extern STK04
                      00019         extern STK03
                      00020         extern STK02
                      00021         extern STK01
                      00022         extern STK00
                      00023 ;--------------------------------------------------------
                      00024 ; global declarations
                      00025 ;--------------------------------------------------------
                      00026         global  __mullong
                      00027 
                      00028 ;--------------------------------------------------------
                      00029 ; global definitions
                      00030 ;--------------------------------------------------------
                      00031 ;--------------------------------------------------------
                      00032 ; absolute symbol definitions
                      00033 ;--------------------------------------------------------
                      00034 ;--------------------------------------------------------
                      00035 ; compiler-defined variables
                      00036 ;--------------------------------------------------------
                      00037 UDL__mullong_0  udata
0000                  00038 r0x1003 res     1
0000                  00039 r0x1002 res     1
0001                  00040 r0x1001 res     1
0001                  00041 r0x1000 res     1
0002                  00042 r0x1007 res     1
0002                  00043 r0x1006 res     1
0003                  00044 r0x1005 res     1
0003                  00045 r0x1004 res     1
0004                  00046 r0x1008 res     1
0004                  00047 r0x1009 res     1
0005                  00048 r0x100A res     1
0005                  00049 r0x100B res     1
0006                  00050 r0x100C res     1
0006                  00051 r0x100D res     1
0007                  00052 r0x100E res     1
0007                  00053 r0x100F res     1
0008                  00054 r0x1010 res     1
                      00055 ;--------------------------------------------------------
                      00056 ; initialized data
                      00057 ;--------------------------------------------------------
                      00058 ;--------------------------------------------------------
                      00059 ; overlayable items in internal ram 
                      00060 ;--------------------------------------------------------
                      00061 ;       udata_ovr
                      00062 ;--------------------------------------------------------
                      00063 ; code
                      00064 ;--------------------------------------------------------
                      00065 code__mullong   code
                      00066 ;***
                      00067 ;  pBlock Stats: dbName = C
                      00068 ;***
                      00069 ;entry:  __mullong      ;Function start
                      00070 ; 2 exit points
                      00071 ;has an exit
                      00072 ;24 compiler assigned registers:
                      00073 ;   r0x1000
                      00074 ;   STK00
                      00075 ;   r0x1001
                      00076 ;   STK01
                      00077 ;   r0x1002
                      00078 ;   STK02
                      00079 ;   r0x1003
                      00080 ;   STK03
                      00081 ;   r0x1004
                      00082 ;   STK04
                      00083 ;   r0x1005
                      00084 ;   STK05
                      00085 ;   r0x1006
                      00086 ;   STK06
                      00087 ;   r0x1007
                      00088 ;   r0x1008
                      00089 ;   r0x1009
                      00090 ;   r0x100A
                      00091 ;   r0x100B
                      00092 ;   r0x100C
                      00093 ;   r0x100D
                      00094 ;   r0x100E
                      00095 ;   r0x100F
                      00096 ;   r0x1010
                      00097 ;; Starting pCode block
                      00098 ;;[ICODE] ../libsdcc/_mullong.c:33:  _entry($16) :
                      00099 ;;[ICODE] ../libsdcc/_mullong.c:33:     proc __mullong [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{long-int function ( long-int fixed, long-int fixed) fixed}
0000                  00100 __mullong       ;Function start
                      00101 ; 2 exit points
                      00102 ;;[ICODE] ../libsdcc/_mullong.c:33: iTemp0 [k2 lr3:43 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_a_1_1}[r0x1000 r0x1001 r0x1002 r0x1003 ] = recv __mullong [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{long-int function ( long-int fixed, long-int fixed) fixed}
                      00103 ;       .line   33; "../libsdcc/_mullong.c"     _mullong (long a, long b)
0000   5600           00104         MOVRA   r0x1000
0001   5800           00105         MOVAR   STK00
0002   5600           00106         MOVRA   r0x1001
0003   5800           00107         MOVAR   STK01
0004   5600           00108         MOVRA   r0x1002
0005   5800           00109         MOVAR   STK02
0006   5600           00110         MOVRA   r0x1003
                      00111 ;;[ICODE] ../libsdcc/_mullong.c:33: iTemp1 [k4 lr4:43 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] = recv __mullong [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{long-int function ( long-int fixed, long-int fixed) fixed}
0007   5800           00112         MOVAR   STK03
0008   5600           00113         MOVRA   r0x1004
0009   5800           00114         MOVAR   STK04
000A   5600           00115         MOVRA   r0x1005
000B   5800           00116         MOVAR   STK05
000C   5600           00117         MOVRA   r0x1006
000D   5800           00118         MOVAR   STK06
000E   5600           00119         MOVRA   r0x1007
                      00120 ;;[ICODE] ../libsdcc/_mullong.c:35:     iTemp2 [k6 lr5:44 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_result_1_2}[r0x1008 r0x1009 r0x100A r0x100B ] := 0x0 {long-int literal}
                      00121 ;       .line   35; "../libsdcc/_mullong.c"     long result = 0;
000F   7600           00122         CLRR    r0x1008
0010   7600           00123         CLRR    r0x1009
0011   7600           00124         CLRR    r0x100A
0012   7600           00125         CLRR    r0x100B
                      00126 ;;[ICODE] ../libsdcc/_mullong.c:39:     iTemp3 [k8 lr6:43 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __mullong_i_1_2}[r0x100C ] := 0x8 {unsigned-char literal}
                      00127 ;       .line   39; "../libsdcc/_mullong.c"     for (i = 0; i < 8u; i++) {
0013   3C08           00128         MOVAI   0x08
0014   5600           00129         MOVRA   r0x100C
                      00130 ;;[ICODE] ../libsdcc/_mullong.c:39:  _forcontinue_0($14) :
                      00131 ;;[ICODE] ../libsdcc/_mullong.c:41:     iTemp4 [k10 lr9:10 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{long-int fixed} = iTemp0 [k2 lr3:43 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_a_1_1}[r0x1000 r0x1001 r0x1002 r0x1003 ] & 0x1 {long-int literal}
0015                  00132 _00118_DS_
                      00133 ;       .line   41; "../libsdcc/_mullong.c"     if (a & 0x0001u) result += b;
0015   E000           00134         JBSET   r0x1003,0
0016   A000           00135         GOTO    _00109_DS_
                      00136 ;;[ICODE] ../libsdcc/_mullong.c:41:     if iTemp4 [k10 lr9:10 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{long-int fixed} == 0 goto _andif_0($5)
                      00137 ;;[ICODE] ../libsdcc/_mullong.c:41:     iTemp2 [k6 lr5:44 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_result_1_2}[r0x1008 r0x1009 r0x100A r0x100B ] = iTemp2 [k6 lr5:44 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_result_1_2}[r0x1008 r0x1009 r0x100A r0x100B ] + iTemp1 [k4 lr4:43 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ]
0017   5800           00138         MOVAR   r0x1007
0018   7E00           00139         ADDRA   r0x1008
0019   5800           00140         MOVAR   r0x1006
001A   F1B7           00141         JBCLR   STATUS,0
001B   6000           00142         JZAR    r0x1006
001C   7E00           00143         ADDRA   r0x1009
001D   5800           00144         MOVAR   r0x1005
001E   F1B7           00145         JBCLR   STATUS,0
001F   6000           00146         JZAR    r0x1005
0020   7E00           00147         ADDRA   r0x100A
0021   5800           00148         MOVAR   r0x1004
0022   F1B7           00149         JBCLR   STATUS,0
0023   6000           00150         JZAR    r0x1004
0024   7E00           00151         ADDRA   r0x100B
                      00152 ;;[ICODE] ../libsdcc/_mullong.c:42:  _andif_0($5) :
                      00153 ;;[ICODE] ../libsdcc/_mullong.c:42:     iTemp6 [k12 lr14:15 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x100D r0x100E r0x100F r0x1010 ] = (unsigned-long-int register)iTemp0 [k2 lr3:43 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_a_1_1}[r0x1000 r0x1001 r0x1002 r0x1003 ]
0025                  00154 _00109_DS_
                      00155 ;       .line   42; "../libsdcc/_mullong.c"     if (sizeof (a) > 1 && (a & 0x00000100ul)) result += (b << 8u);
0025   5800           00156         MOVAR   r0x1003
0026   5600           00157         MOVRA   r0x100D
0027   5800           00158         MOVAR   r0x1002
0028   5600           00159         MOVRA   r0x100E
0029   5800           00160         MOVAR   r0x1001
002A   5600           00161         MOVRA   r0x100F
002B   5800           00162         MOVAR   r0x1000
002C   5600           00163         MOVRA   r0x1010
                      00164 ;;[ICODE] ../libsdcc/_mullong.c:42:     iTemp7 [k13 lr15:16 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} = iTemp6 [k12 lr14:15 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x100D r0x100E r0x100F r0x1010 ] & 0x100 {const-unsigned-long-int literal}
002D   E000           00165         JBSET   r0x100E,0
002E   A000           00166         GOTO    _00112_DS_
                      00167 ;;[ICODE] ../libsdcc/_mullong.c:42:     if iTemp7 [k13 lr15:16 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} == 0 goto _andif_1($8)
                      00168 ;;[ICODE] ../libsdcc/_mullong.c:42:     iTemp8 [k14 lr17:18 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{long-int fixed}[r0x100D r0x100E r0x100F r0x1010 ] = iTemp1 [k4 lr4:43 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] << 0x8 {const-unsigned-int literal}
002F   5800           00169         MOVAR   r0x1005
0030   5600           00170         MOVRA   r0x1010
0031   5800           00171         MOVAR   r0x1006
0032   5600           00172         MOVRA   r0x100F
                      00173 ;;100   MOVAR   r0x1007
0033   7600           00174         CLRR    r0x100D
                      00175 ;;[ICODE] ../libsdcc/_mullong.c:42:     iTemp2 [k6 lr5:44 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_result_1_2}[r0x1008 r0x1009 r0x100A r0x100B ] = iTemp2 [k6 lr5:44 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_result_1_2}[r0x1008 r0x1009 r0x100A r0x100B ] + iTemp8 [k14 lr17:18 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{long-int fixed}[r0x100D r0x100E r0x100F r0x1010 ]
0034   3C00           00176         MOVAI   0x00
0035   7E00           00177         ADDRA   r0x1008
                      00178 ;;99    MOVAR   r0x100E
0036   5800           00179         MOVAR   r0x1007
0037   5600           00180         MOVRA   r0x100E
0038   F1B7           00181         JBCLR   STATUS,0
0039   6000           00182         JZAR    r0x100E
003A   7E00           00183         ADDRA   r0x1009
003B   5800           00184         MOVAR   r0x100F
003C   F1B7           00185         JBCLR   STATUS,0
003D   6000           00186         JZAR    r0x100F
003E   7E00           00187         ADDRA   r0x100A
003F   5800           00188         MOVAR   r0x1010
0040   F1B7           00189         JBCLR   STATUS,0
0041   6000           00190         JZAR    r0x1010
0042   7E00           00191         ADDRA   r0x100B
                      00192 ;;[ICODE] ../libsdcc/_mullong.c:43:  _andif_1($8) :
                      00193 ;;[ICODE] ../libsdcc/_mullong.c:43:     iTemp10 [k16 lr21:22 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x100D r0x100E r0x100F r0x1010 ] = (unsigned-long-int register)iTemp0 [k2 lr3:43 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_a_1_1}[r0x1000 r0x1001 r0x1002 r0x1003 ]
0043                  00194 _00112_DS_
                      00195 ;       .line   43; "../libsdcc/_mullong.c"     if (sizeof (a) > 2 && (a & 0x00010000ul)) result += (b << 16u);
0043   5800           00196         MOVAR   r0x1003
0044   5600           00197         MOVRA   r0x100D
0045   5800           00198         MOVAR   r0x1002
0046   5600           00199         MOVRA   r0x100E
0047   5800           00200         MOVAR   r0x1001
0048   5600           00201         MOVRA   r0x100F
0049   5800           00202         MOVAR   r0x1000
004A   5600           00203         MOVRA   r0x1010
                      00204 ;;[ICODE] ../libsdcc/_mullong.c:43:     iTemp11 [k17 lr22:23 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} = iTemp10 [k16 lr21:22 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x100D r0x100E r0x100F r0x1010 ] & 0x10000 {const-unsigned-long-int literal}
004B   E000           00205         JBSET   r0x100F,0
004C   A000           00206         GOTO    _00115_DS_
                      00207 ;;[ICODE] ../libsdcc/_mullong.c:43:     if iTemp11 [k17 lr22:23 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} == 0 goto _andif_2($11)
                      00208 ;;[ICODE] ../libsdcc/_mullong.c:43:     iTemp12 [k18 lr24:25 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{long-int fixed}[r0x100D r0x100E r0x100F r0x1010 ] = iTemp1 [k4 lr4:43 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] << 0x10 {const-unsigned-int literal}
004D   5800           00209         MOVAR   r0x1006
004E   5600           00210         MOVRA   r0x1010
004F   5800           00211         MOVAR   r0x1007
0050   5600           00212         MOVRA   r0x100F
0051   7600           00213         CLRR    r0x100E
0052   7600           00214         CLRR    r0x100D
                      00215 ;;[ICODE] ../libsdcc/_mullong.c:43:     iTemp2 [k6 lr5:44 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_result_1_2}[r0x1008 r0x1009 r0x100A r0x100B ] = iTemp2 [k6 lr5:44 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_result_1_2}[r0x1008 r0x1009 r0x100A r0x100B ] + iTemp12 [k18 lr24:25 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{long-int fixed}[r0x100D r0x100E r0x100F r0x1010 ]
0053   3C00           00216         MOVAI   0x00
0054   7E00           00217         ADDRA   r0x1008
0055   3C00           00218         MOVAI   0x00
0056   F1B7           00219         JBCLR   STATUS,0
0057   6000           00220         JZAR    r0x100E
0058   7E00           00221         ADDRA   r0x1009
0059   5800           00222         MOVAR   r0x100F
005A   F1B7           00223         JBCLR   STATUS,0
005B   6000           00224         JZAR    r0x100F
005C   7E00           00225         ADDRA   r0x100A
005D   5800           00226         MOVAR   r0x1010
005E   F1B7           00227         JBCLR   STATUS,0
005F   6000           00228         JZAR    r0x1010
0060   7E00           00229         ADDRA   r0x100B
                      00230 ;;[ICODE] ../libsdcc/_mullong.c:44:  _andif_2($11) :
                      00231 ;;[ICODE] ../libsdcc/_mullong.c:44:     iTemp14 [k20 lr28:29 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x100D r0x100E r0x100F r0x1010 ] = (unsigned-long-int register)iTemp0 [k2 lr3:43 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_a_1_1}[r0x1000 r0x1001 r0x1002 r0x1003 ]
0061                  00232 _00115_DS_
                      00233 ;       .line   44; "../libsdcc/_mullong.c"     if (sizeof (a) > 3 && (a & 0x01000000ul)) result += (b << 24u);
0061   5800           00234         MOVAR   r0x1003
0062   5600           00235         MOVRA   r0x100D
0063   5800           00236         MOVAR   r0x1002
0064   5600           00237         MOVRA   r0x100E
0065   5800           00238         MOVAR   r0x1001
0066   5600           00239         MOVRA   r0x100F
0067   5800           00240         MOVAR   r0x1000
0068   5600           00241         MOVRA   r0x1010
                      00242 ;;[ICODE] ../libsdcc/_mullong.c:44:     iTemp15 [k21 lr29:30 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} = iTemp14 [k20 lr28:29 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x100D r0x100E r0x100F r0x1010 ] & 0x1000000 {const-unsigned-long-int literal}
0069   E000           00243         JBSET   r0x1010,0
006A   A000           00244         GOTO    _00114_DS_
                      00245 ;;[ICODE] ../libsdcc/_mullong.c:44:     if iTemp15 [k21 lr29:30 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} == 0 goto _iffalse_3($10)
                      00246 ;;[ICODE] ../libsdcc/_mullong.c:44:     iTemp16 [k22 lr31:32 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{long-int fixed}[r0x100D r0x100E r0x100F r0x1010 ] = iTemp1 [k4 lr4:43 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] << 0x18 {const-unsigned-int literal}
006B   5800           00247         MOVAR   r0x1007
006C   5600           00248         MOVRA   r0x1010
006D   7600           00249         CLRR    r0x100F
006E   7600           00250         CLRR    r0x100E
006F   7600           00251         CLRR    r0x100D
                      00252 ;;[ICODE] ../libsdcc/_mullong.c:44:     iTemp2 [k6 lr5:44 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_result_1_2}[r0x1008 r0x1009 r0x100A r0x100B ] = iTemp2 [k6 lr5:44 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_result_1_2}[r0x1008 r0x1009 r0x100A r0x100B ] + iTemp16 [k22 lr31:32 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{long-int fixed}[r0x100D r0x100E r0x100F r0x1010 ]
0070   3C00           00253         MOVAI   0x00
0071   7E00           00254         ADDRA   r0x1008
0072   3C00           00255         MOVAI   0x00
0073   F1B7           00256         JBCLR   STATUS,0
0074   6000           00257         JZAR    r0x100E
0075   7E00           00258         ADDRA   r0x1009
0076   5800           00259         MOVAR   r0x100F
0077   F1B7           00260         JBCLR   STATUS,0
0078   6000           00261         JZAR    r0x100F
0079   7E00           00262         ADDRA   r0x100A
007A   5800           00263         MOVAR   r0x1010
007B   F1B7           00264         JBCLR   STATUS,0
007C   6000           00265         JZAR    r0x1010
007D   7E00           00266         ADDRA   r0x100B
                      00267 ;;[ICODE] ../libsdcc/_mullong.c:44:  _iffalse_3($10) :
                      00268 ;;[ICODE] ../libsdcc/_mullong.c:45:     iTemp18 [k24 lr35:36 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x100D r0x100E r0x100F r0x1010 ] = (unsigned-long-int fixed)iTemp0 [k2 lr3:43 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_a_1_1}[r0x1000 r0x1001 r0x1002 r0x1003 ]
007E                  00269 _00114_DS_
                      00270 ;       .line   45; "../libsdcc/_mullong.c"     a = ((unsigned long)a) >> 1u;
007E   5800           00271         MOVAR   r0x1003
007F   5600           00272         MOVRA   r0x100D
0080   5800           00273         MOVAR   r0x1002
0081   5600           00274         MOVRA   r0x100E
0082   5800           00275         MOVAR   r0x1001
0083   5600           00276         MOVRA   r0x100F
0084   5800           00277         MOVAR   r0x1000
0085   5600           00278         MOVRA   r0x1010
                      00279 ;;[ICODE] ../libsdcc/_mullong.c:45:     iTemp0 [k2 lr3:43 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_a_1_1}[r0x1000 r0x1001 r0x1002 r0x1003 ] = iTemp18 [k24 lr35:36 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}[r0x100D r0x100E r0x100F r0x1010 ] >> 0x1 {const-unsigned-int literal}
                      00280 ;;shiftRight_Left2ResultLit:5278: shCount=1, size=4, sign=0, same=0, offr=0
0086   D1B7           00281         BCLR    STATUS,0
0087   4C00           00282         RRAR    r0x1010
0088   5600           00283         MOVRA   r0x1000
0089   4C00           00284         RRAR    r0x100F
008A   5600           00285         MOVRA   r0x1001
008B   4C00           00286         RRAR    r0x100E
008C   5600           00287         MOVRA   r0x1002
008D   4C00           00288         RRAR    r0x100D
008E   5600           00289         MOVRA   r0x1003
                      00290 ;;[ICODE] ../libsdcc/_mullong.c:46:     iTemp1 [k4 lr4:43 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] = iTemp1 [k4 lr4:43 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] << 0x1 {const-unsigned-int literal}
                      00291 ;       .line   46; "../libsdcc/_mullong.c"     b <<= 1u;
008F   D1B7           00292         BCLR    STATUS,0
0090   5200           00293         RLR     r0x1007
0091   5200           00294         RLR     r0x1006
0092   5200           00295         RLR     r0x1005
0093   5200           00296         RLR     r0x1004
                      00297 ;;[ICODE] ../libsdcc/_mullong.c:46:     iTemp21 [k27 lr40:41 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char register}[r0x100D ] = (char register)iTemp3 [k8 lr6:43 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __mullong_i_1_2}[r0x100C ]
0094   5800           00298         MOVAR   r0x100C
0095   5600           00299         MOVRA   r0x100D
                      00300 ;;[ICODE] ../libsdcc/_mullong.c:46:     iTemp3 [k8 lr6:43 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __mullong_i_1_2}[r0x100C ] = iTemp21 [k27 lr40:41 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char register}[r0x100D ] - 0x1 {const-char literal}
0096   6C00           00301         DECAR   r0x100D
0097   5600           00302         MOVRA   r0x100C
                      00303 ;;[ICODE] ../libsdcc/_mullong.c:39:     if iTemp3 [k8 lr6:43 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __mullong_i_1_2}[r0x100C ] != 0 goto _forcontinue_0($14)
                      00304 ;       .line   39; "../libsdcc/_mullong.c"     for (i = 0; i < 8u; i++) {
0098   3C00           00305         MOVAI   0x00
0099   5C00           00306         ORAR    r0x100C
009A   E5B7           00307         JBSET   STATUS,2
009B   A000           00308         GOTO    _00118_DS_
                      00309 ;;[ICODE] ../libsdcc/_mullong.c:49:     ret iTemp2 [k6 lr5:44 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{long-int fixed}{ sir@ __mullong_result_1_2}[r0x1008 r0x1009 r0x100A r0x100B ]
                      00310 ;       .line   49; "../libsdcc/_mullong.c"     return result;
009C   5800           00311         MOVAR   r0x1008
009D   5600           00312         MOVRA   STK02
009E   5800           00313         MOVAR   r0x1009
009F   5600           00314         MOVRA   STK01
00A0   5800           00315         MOVAR   r0x100A
00A1   5600           00316         MOVRA   STK00
00A2   5800           00317         MOVAR   r0x100B
                      00318 ;;[ICODE] ../libsdcc/_mullong.c:49:  _return($15) :
                      00319 ;;[ICODE] ../libsdcc/_mullong.c:49:     eproc __mullong [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{long-int function ( long-int fixed, long-int fixed) fixed}
00A3   000C           00320         RETURN  
                      00321 ; exit point of __mullong
                      00322 
                      00323 
                      00324 ;       code size estimation:
                      00325 ;         164+    0 =   164 instructions (  328 byte)
                      00326 
                      00327         end
gpasm-1.7.0_beta1 (Jan 22 2015)_mullong.asm       2015-1-22  23:37:00          PAGE  2


SYMBOL TABLE
  LABEL                             VALUE

DKW0                              000001E6
DKW1                              000001E7
DKWP1                             000001CE
DKWP2                             000001D6
FSR                               000001B4
FSR0                              000001B4
FSR1                              000001B5
HIBYTE                            000001B3
INDF                              000001B0
INDF0                             000001B0
INDF1                             000001B1
INDF2                             000001B2
INDF3                             000001B9
INTE                              000001BA
INTF                              000001BB
IOP1                              000001C8
IOP2                              000001D0
KBCR                              000001D7
MCR                               000001B8
OEP1                              000001C9
OEP2                              000001D1
OPCR0                             000001E4
OPCR1                             000001E5
OSCM                              000001BC
PCL                               000001B6
PFLAG                             000001B7
PUP1                              000001CA
PUP2                              000001D2
STATUS                            000001B7
STK00                             00000000
STK01                             00000000
STK02                             00000000
STK03                             00000000
STK04                             00000000
STK05                             00000000
STK06                             00000000
T0CR                              000001D8
T0LATFH                           000001DC
T0LATFL                           000001DB
T0LATRH                           000001DE
T0LATRL                           000001DD
T0LOADH                           000001D9
T0LOADL                           000001DA
T1CR                              000001E0
T1DATA                            000001E1
T1LOAD                            000001E2
_00109_DS_                        00000025
_00112_DS_                        00000043
_00114_DS_                        0000007E
_00115_DS_                        00000061
_00118_DS_                        00000015
__33P78                           00000001
__mullong                         00000000
r0x1000                           00000003
r0x1001                           00000002
r0x1002                           00000001
r0x1003                           00000000
r0x1004                           00000007
r0x1005                           00000006
r0x1006                           00000005
r0x1007                           00000004
r0x1008                           00000008
r0x1009                           00000009
r0x100A                           0000000A
r0x100B                           0000000B
r0x100C                           0000000C
r0x100D                           0000000D
r0x100E                           0000000E
r0x100F                           0000000F
r0x1010                           00000010
C                                 PFLAG,0
CLKS                              OSCM,2
DC                                PFLAG,1
DKWE                              DKW0,7
GIE                               MCR,7
HFEN                              OSCM,0
INT0IE                            INTE,2
INT0IF                            INTF,2
INT1IE                            INTE,3
INT1IF                            INTF,3
IROS                              DKW0,6
IROT                              DKW0,5
ISEL0                             DKW0,0
ISEL1                             DKW0,1
KBIE                              INTE,7
KBIF                              INTF,7
LFEN                              OSCM,1
MINT11                            MCR,3
PD                                MCR,4
RSEL                              DKW0,2
STBH                              OSCM,4
STBL                              OSCM,5
T0IE                              INTE,0
T0IF                              INTF,0
T0RF                              INTF,6
T1IE                              INTE,1
T1IF                              INTF,1
TC0EN                             T0CR,7
TC1EN                             T1CR,7
TO                                MCR,5
WSEL0                             DKW0,4
WSEL1                             DKW0,3
Z                                 PFLAG,2

Errors   :     0
Warnings :     0 reported,     0 suppressed
Messages :     0 reported,     0 suppressed

