;redcode
;assert 1
	SPL 0, <402
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMN -7, @-490
	SUB -30, 10
	SUB 102, 10
	SPL 200, <409
	SUB 102, 10
	SUB 102, 10
	ADD 770, -1
	ADD 770, -1
	ADD @770, -1
	ADD 770, -1
	SPL @0, -40
	MOV -7, <-20
	JMN 30, 9
	SPL 30, 9
	SUB #2, -40
	SUB #107, 100
	JMN -7, @-20
	JMN -7, @-20
	JMZ 0, 100
	ADD -700, -10
	SLT 900, @-42
	SLT 900, @-42
	SLT 900, @-42
	SLT 900, @-42
	SUB @121, 106
	SUB @127, 106
	SPL 3, 90
	SPL @2, -40
	SUB @121, 106
	JMN -7, @-20
	MOV -1, <-20
	MOV -1, <-20
	SUB @127, 106
	ADD 770, 401
	ADD 210, 60
	ADD 770, 401
	SLT 0, 100
	ADD 770, 401
	SLT 0, 100
	SUB -7, <840
	SUB -7, <840
	SUB -7, <840
	SUB -7, <840
	SPL 0, <402
	MOV -1, <-20
