/*
    NES Emulator Project
    Created by Igor Belorus
    06/11/2012
*/

#ifndef _CPU_OP_CODES_H_
#define _CPU_OP_CODES_H_
          
enum
{
    IMPL_BRK  = 0x00,
    IND_X_ORA = 0x01,
    ZP_ORA    = 0x05,
    ZP_ASL    = 0x06,
    IMPL_PHP  = 0x08,
    IMM_ORA   = 0x09,
    ACC_ASL   = 0x0A,
    ABS_ORA   = 0x0D,
    ABS_ASL   = 0x0E,
    REL_BPL   = 0x10,
    IND_Y_ORA = 0x11,
    //ZP_ORA    = 0x12,
    ZP_X_ORA  = 0x15,
    ZP_X_ASL  = 0x16,
    IMPL_CLC  = 0x18, 
    ABS_Y_ORA = 0x19,
    ABS_X_ORA = 0x1D,
    ABS_X_ASL = 0x1E,
    ABS_JSR   = 0x20,
    IND_X_AND = 0x21,
    ZP_BIT    = 0x24,
    ZP_AND    = 0x25,
    ZP_ROL    = 0x26,
    IMPL_PLP  = 0x28,
    IMM_AND   = 0x29,
    ACC_ROL   = 0x2A,
    ABS_BIT   = 0x2C,
    ABS_AND   = 0x2D,
    ABS_ROL   = 0x2E,
    REL_BMI   = 0x30,
    IND_Y_AND = 0x31,
    ZP_X_AND  = 0x35,
    ZP_X_ROL  = 0x36,
    IMPL_SEC  = 0x38,
    ABS_Y_AND = 0x39,
    ABS_X_AND = 0x3D,
    ABS_X_ROL = 0x3E,
    IMPL_RTI  = 0x40,
    IND_X_EOR = 0x41,
    ZP_EOR    = 0x45,
    ZP_LSR    = 0x46,
    IMPL_PHA  = 0x48,
    IMM_EOR   = 0x49,
    ACC_LSR   = 0x4A,
    ABS_JMP   = 0x4C,
    ABS_EOR   = 0x4D,
    ABS_LSR   = 0x4E,
    REL_BVC   = 0x50,
    IND_Y_EOR = 0x51,
    ZP_X_EOR  = 0x55,
    ZP_X_LSR  = 0x56,
    IMPL_CLI  = 0x58,
    ABS_Y_EOR = 0x59,
    ABS_X_EOR = 0x5D,
    ABS_X_LSR = 0x5E,
    IMPL_RTS  = 0x60,
    IND_X_ADC = 0x61,
    ZP_ADC    = 0x65,
    ZP_ROR    = 0x66,
    IMPL_PLA  = 0x68,
    IMM_ADC   = 0x69,
    ACC_ROR   = 0x6A,
    IND_JMP   = 0x6C,
    ABS_ADC   = 0x6D,
    ABS_ROR   = 0x6E,
    REL_BVS   = 0x70,
    IND_Y_ADC = 0x71,
    ZP_X_ADC  = 0x75,
    ZP_X_ROR  = 0x76,
    IMPL_SEI  = 0x78,
    ABS_Y_ADC = 0x79,
    ABS_X_ADC = 0x7D,
    ABS_X_ROR = 0x7E,
    IND_X_STA = 0x81,
    ZP_STY    = 0x84,
    ZP_STA    = 0x85,
    ZP_STX    = 0x86,
    IMPL_DEY  = 0x88,
    IMPL_TXA  = 0x8A,
    ABS_STY   = 0x8C,
    ABS_STA   = 0x8D,
    ABS_STX   = 0x8E,
    REL_BCC   = 0x90,
    IND_Y_STA = 0x91,
    ZP_X_STY  = 0x94,
    ZP_X_STA  = 0x95,
    ZP_Y_STX  = 0x96,
    IMPL_TYA  = 0x98,
    ABS_Y_STA = 0x99,
    IMPL_TXS  = 0x9A,
    ABS_X_STA = 0x9D,
    IMM_LDY   = 0xA0,
    IND_X_LDA = 0xA1,
    IMM_LDX   = 0xA2,
    ZP_LDY    = 0xA4,
    ZP_LDA    = 0xA5,
    ZP_LDX    = 0xA6,
    IMPL_TAY  = 0xA8,
    IMM_LDA   = 0xA9,
    IMPL_TAX  = 0xAA,
    ABS_LDY   = 0xAC,
    ABS_LDA   = 0xAD,
    ABS_LDX   = 0xAE,
    REL_BCS   = 0xB0,
    IND_Y_LDA = 0xB1,
    ZP_X_LDY  = 0xB4,
    ZP_X_LDA  = 0xB5,
    ZP_Y_LDX  = 0xB6,
    IMPL_CLV  = 0xB8,
    ABS_Y_LDA = 0xB9,
    IMPL_TSX  = 0xBA,
    ABS_X_LDY = 0xBC,
    ABS_X_LDA = 0xBD,
    ABS_Y_LDX = 0xBE,
    IMM_CPY   = 0xC0,
    IND_X_CMP = 0xC1,
    ZP_CPY    = 0xC4,
    ZP_CMP    = 0xC5,
    ZP_DEC    = 0xC6,
    IMPL_INY  = 0xC8,
    IMM_CMP   = 0xC9,
    IMPL_DEX  = 0xCA,
    ABS_CPY   = 0xCC,
    ABS_CMP   = 0xCD,
    ABS_DEC   = 0xCE,
    REL_BNE   = 0xD0,
    IND_Y_CMP = 0xD1,
    ZP_X_CMP  = 0xD5,
    ZP_X_DEC  = 0xD6,
    IMPL_CLD  = 0xD8,
    ABS_Y_CMP = 0xD9,
    ABS_X_CMP = 0xDD,
    ABS_X_DEC = 0xDE,
    IMM_CPX   = 0xE0,
    IND_X_SBC = 0xE1,
    ZP_CPX    = 0xE4,
    ZP_SBC    = 0xE5,
    ZP_INC    = 0xE6,
    IMPL_INX  = 0xE8,
    IMM_SBC   = 0xE9,
    IMPL_NOP  = 0xEA,
    ABS_CPX   = 0xEC,
    ABS_SBC   = 0xED,
    ABS_INC   = 0xEE,
    REL_BEQ   = 0xF0,
    IND_Y_SBC = 0xF1,
    ZP_X_SBC  = 0xF5,
    ZP_X_INC  = 0xF6,
    IMPL_SED  = 0xF8,
    ABS_Y_SBC = 0xF9,
    ABS_X_SBC = 0xFD,
    ABS_X_INC = 0xFE,
};

#endif