INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 21:51:07 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.012ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/stq_addr_3_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.130ns period=4.260ns})
  Destination:            lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.130ns period=4.260ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.260ns  (clk rise@4.260ns - clk rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 1.060ns (26.224%)  route 2.982ns (73.776%))
  Logic Levels:           12  (CARRY4=3 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.743 - 4.260 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1750, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X9Y127         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/stq_addr_3_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/stq_addr_3_q_reg[3]/Q
                         net (fo=7, routed)           0.616     1.340    lsq1/handshake_lsq_lsq1_core/stq_addr_3_q[3]
    SLICE_X10Y129        LUT6 (Prop_lut6_I1_O)        0.043     1.383 f  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_12/O
                         net (fo=1, routed)           0.261     1.643    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_12_n_0
    SLICE_X8Y129         LUT4 (Prop_lut4_I3_O)        0.043     1.686 r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_7/O
                         net (fo=6, routed)           0.295     1.981    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_7_n_0
    SLICE_X11Y125        LUT4 (Prop_lut4_I1_O)        0.043     2.024 r  lsq1/handshake_lsq_lsq1_core/a_loadEn_INST_0_i_49/O
                         net (fo=3, routed)           0.250     2.274    lsq1/handshake_lsq_lsq1_core/TEMP_23_res_3
    SLICE_X10Y125        LUT4 (Prop_lut4_I0_O)        0.043     2.317 r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_21/O
                         net (fo=1, routed)           0.000     2.317    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_21_n_0
    SLICE_X10Y125        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177     2.494 r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.494    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[31]_i_9_n_0
    SLICE_X10Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.544 r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[29]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.544    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[29]_i_6_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     2.696 f  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[31]_i_8/O[1]
                         net (fo=1, routed)           0.320     3.016    lsq1/handshake_lsq_lsq1_core/TEMP_44_double_out1[9]
    SLICE_X12Y126        LUT6 (Prop_lut6_I4_O)        0.121     3.137 f  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_5/O
                         net (fo=33, routed)          0.173     3.311    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_5_n_0
    SLICE_X14Y126        LUT6 (Prop_lut6_I0_O)        0.043     3.354 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_4_q_i_8/O
                         net (fo=1, routed)           0.347     3.701    lsq1/handshake_lsq_lsq1_core/ldq_issue_4_q_i_8_n_0
    SLICE_X16Y123        LUT6 (Prop_lut6_I1_O)        0.043     3.744 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_4_q_i_3/O
                         net (fo=1, routed)           0.238     3.982    lsq1/handshake_lsq_lsq1_core/ldq_issue_4_q_i_3_n_0
    SLICE_X16Y123        LUT6 (Prop_lut6_I0_O)        0.043     4.025 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_4_q_i_2/O
                         net (fo=3, routed)           0.171     4.196    lsq1/handshake_lsq_lsq1_core/ldq_issue_4_q_i_2_n_0
    SLICE_X18Y123        LUT5 (Prop_lut5_I0_O)        0.043     4.239 r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_1/O
                         net (fo=32, routed)          0.312     4.550    lsq1/handshake_lsq_lsq1_core/p_17_in
    SLICE_X20Y123        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.260     4.260 r  
                                                      0.000     4.260 r  clk (IN)
                         net (fo=1750, unset)         0.483     4.743    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X20Y123        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[22]/C
                         clock pessimism              0.000     4.743    
                         clock uncertainty           -0.035     4.707    
    SLICE_X20Y123        FDRE (Setup_fdre_C_CE)      -0.169     4.538    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[22]
  -------------------------------------------------------------------
                         required time                          4.538    
                         arrival time                          -4.550    
  -------------------------------------------------------------------
                         slack                                 -0.012    




