*********************************************************************************
Commit: ae23defd26b8ea90f208daabed8ef12dbea4b819 
*********************************************************************************

[SiliconPkg], [SA]

  Revert "[ICL/TGL/RKL/ADL/MTL] Both IGD & PEG display works in BIOS Setup when PEG Gfx Card is connected. - GGC[VAMEN] (bit 2) is set along with IVD bit, so the sub-class field changes to 0x80."
  This reverts commit 4efeffb5a2eec018d5f74c887eacc21027aea53b.
  
  Hsd-es-id: 14013537582
  Change-Id: I64c04f731aa77749a9ba9c1d606de958aa467b9c
  Original commit hash: 2ae37b8a5b2bee4f858ab9734e61ccfeab1d2459
  
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsDisableInitLib/AdditionalDisableSteps.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/AdditionalDisableSteps.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
  ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 2e42d1c00d04e883d8365b5303c899e4914dd13c 
*********************************************************************************

[SiliconPkg]

  Default power limits on TGLH platform with a 65W SOC are incorrect
  
  Revert "[TGL][Tigerlake-Master]Added new and update PM override support for IOTG skus ww09'21"
  This reverts commit 80e27a995e1f9f273358ac95202708b664ef9d2d.
  
  Hsd-es-id: 14014168721
  Change-Id: Iadd7f6dd4067cd727fff8e951bd1d7e16f48fc40
  Original commit hash: 98cd540ea2571b12d5468fd3efb08c88a7fc9128
  
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/CpuGenInfoFruLib.h
  ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 4fb222efb16a9033b89db65d9dec6a339b8b103f 
*********************************************************************************

[PlatformPkg]

  PlatSamplePkg\Features\Acpi\AcpiTables; Debug Port ACPI table -> Reserved field is not set to 0
  
  - Fixed by DebugPort Table memory allocation with AllocateZeroPool
  
  
  Hsd-es-id: 22012583081
  Change-Id: I066fc836bb69b8794aaa552f3e79b231dcf111e7
  Original commit hash: 4fd7caef4d44990e8af67119c85446e74fcee45d
  
  TigerLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: f1b7b87b189b6fa4f87024edd40f8cc2fa5c8a50 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl:[TGL]Fixed PiCbEn Data mappings in MRC HAL
  
  [Issue/Feature Description]
  PiCBEn has to be matching across all 25 DLLS (Replica in comp,4 in CCC and 8 in Data) and consequently SDLL PiCbEn has to match
  
  [Resolution]
  Add DDRPHY_COMP_CR_VCCDLLREPLICACTRL2.RxD0PiCB setting, the value should be the same as PiCbEn
  Added PiCbEn CCC and Comp registers to MRC HAL and PHY init (only for LPDDR)
  Made a few additional changes to the PiCbEn registers in PHY init (only for LPDDR)
  
  [Impacted Platform]
  TGL All
  
  
  Hsd-es-id: 22013094637
  Change-Id: Ic5432cc1d37c126e6248f07507e3e2aecebd6ae7
  Original commit hash: 22932f86d24467013d4cb648be350728ac0b882e
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl3xxx.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: f3ae39788f58d2e4da9905938a5a0548e84f547f 
*********************************************************************************

[SiliconPkg]

  [TGL-H-R0][QS]-DMI ASPM should be enabled in Link Control at end of DMI programming flow (definitely after reaching max Target Link Speed)
  -- Link Retrain in gen1 for CPU DMI to support NFTS Programming.
  -- Enabling DMI ASPM after link train to Gen3
  
  Hsd-es-id: 22012969683
  Change-Id: Id80792e2103d66f6f5628688feba22790252f8be
  Original commit hash: 4ecc49e9f3fde9f81643e4ab0240267e68ac4cfe
  
  ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
  ClientOneSiliconPkg/IpBlock/PchDmi/IncludePrivate/Library/PeiPchDmiLib.h
  ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmi15.h
  ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
  ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmiLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: FTS

*********************************************************************************
Commit: db563049fe0c6627cd6d8cbfd15e62b33a90fff1 
*********************************************************************************

[SiliconPkg]

  [TGL][Tigerlake-Master]Added new and update PM override support for IOTG skus ww09'21
  
  Hsd-es-id: 22012637536
  Change-Id: Id5b34680514e55790a36b3861c48040264f651e8
  Original commit hash: 80e27a995e1f9f273358ac95202708b664ef9d2d
  
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/CpuGenInfoFruLib.h
  ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

################################################################################

Report Summary: Backstop found 6 suspect commits for review 

Warnings Found:
  Commit: ae23def    --Commit Message Contains Key Word: revert
  Commit: 2e42d1c    --Commit Message Contains Key Word: revert
  Commit: 2e42d1c    --Commit Message Contains Key Word: sku
  Commit: 4fb222e    --Commit Message Contains Key Word: internal
  Commit: f1b7b87    --Commit Message Contains Key Word: internal
  Commit: f3ae397    --Commit Message Contains Oem: FTS
  Commit: db56304    --Commit Message Contains Key Word: sku
