.include "macros.inc"

.section .text, "ax" # 801B5CD4


.global func_801B5CD4
func_801B5CD4:
/* 801B5CD4 001B2C14  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801B5CD8 001B2C18  7C 08 02 A6 */	mflr r0
/* 801B5CDC 001B2C1C  90 01 00 14 */	stw r0, 0x14(r1)
/* 801B5CE0 001B2C20  93 E1 00 0C */	stw r31, 0xc(r1)
/* 801B5CE4 001B2C24  93 C1 00 08 */	stw r30, 8(r1)
/* 801B5CE8 001B2C28  7C 7E 1B 78 */	mr r30, r3
/* 801B5CEC 001B2C2C  8B E3 02 2C */	lbz r31, 0x22c(r3)
/* 801B5CF0 001B2C30  1C BF 00 0C */	mulli r5, r31, 0xc
/* 801B5CF4 001B2C34  3C 80 80 3C */	lis r4, lbl_803BC638@ha
/* 801B5CF8 001B2C38  38 04 C6 38 */	addi r0, r4, lbl_803BC638@l
/* 801B5CFC 001B2C3C  7D 80 2A 14 */	add r12, r0, r5
/* 801B5D00 001B2C40  48 1A C3 85 */	bl func_80362084
/* 801B5D04 001B2C44  60 00 00 00 */	nop 
/* 801B5D08 001B2C48  88 1E 02 2C */	lbz r0, 0x22c(r30)
/* 801B5D0C 001B2C4C  7C 00 F8 40 */	cmplw r0, r31
/* 801B5D10 001B2C50  41 82 00 20 */	beq lbl_801B5D30
/* 801B5D14 001B2C54  7F C3 F3 78 */	mr r3, r30
/* 801B5D18 001B2C58  1C A0 00 0C */	mulli r5, r0, 0xc
/* 801B5D1C 001B2C5C  3C 80 80 3C */	lis r4, lbl_803BC470@ha
/* 801B5D20 001B2C60  38 04 C4 70 */	addi r0, r4, lbl_803BC470@l
/* 801B5D24 001B2C64  7D 80 2A 14 */	add r12, r0, r5
/* 801B5D28 001B2C68  48 1A C3 5D */	bl func_80362084
/* 801B5D2C 001B2C6C  60 00 00 00 */	nop 
.global lbl_801B5D30
lbl_801B5D30:
/* 801B5D30 001B2C70  7F C3 F3 78 */	mr r3, r30
/* 801B5D34 001B2C74  80 9E 00 2C */	lwz r4, 0x2c(r30)
/* 801B5D38 001B2C78  4B FF BF A9 */	bl func_801B1CE0
/* 801B5D3C 001B2C7C  80 7E 00 18 */	lwz r3, 0x18(r30)
/* 801B5D40 001B2C80  48 14 39 51 */	bl func_802F9690
/* 801B5D44 001B2C84  7F C3 F3 78 */	mr r3, r30
/* 801B5D48 001B2C88  4B FF C1 95 */	bl func_801B1EDC
/* 801B5D4C 001B2C8C  7F C3 F3 78 */	mr r3, r30
/* 801B5D50 001B2C90  38 80 00 00 */	li r4, 0
/* 801B5D54 001B2C94  4B FF E5 85 */	bl func_801B42D8
/* 801B5D58 001B2C98  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 801B5D5C 001B2C9C  83 C1 00 08 */	lwz r30, 8(r1)
/* 801B5D60 001B2CA0  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801B5D64 001B2CA4  7C 08 03 A6 */	mtlr r0
/* 801B5D68 001B2CA8  38 21 00 10 */	addi r1, r1, 0x10
/* 801B5D6C 001B2CAC  4E 80 00 20 */	blr 
