Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Aug 23 10:55:34 2019
| Host         : MXGUA05NBC18560 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_spi_master_timing_summary_routed.rpt -pb top_spi_master_timing_summary_routed.pb -rpx top_spi_master_timing_summary_routed.rpx -warn_on_violation
| Design       : top_spi_master
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 88 register/latch pins with no clock driven by root clock pin: CLK_DIV/l_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 222 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.859        0.000                      0                   29        0.210        0.000                      0                   29        3.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.859        0.000                      0                   29        0.210        0.000                      0                   29        3.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.859ns  (required time - arrival time)
  Source:                 CLK_DIV/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLK_DIV/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 0.828ns (20.990%)  route 3.117ns (79.010%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 13.242 - 8.000 ) 
    Source Clock Delay      (SCD):    5.742ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.668     5.742    CLK_DIV/CLK
    SLICE_X49Y47         FDCE                                         r  CLK_DIV/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDCE (Prop_fdce_C_Q)         0.456     6.198 f  CLK_DIV/counter_reg[3]/Q
                         net (fo=2, routed)           0.871     7.069    CLK_DIV/counter[3]
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124     7.193 r  CLK_DIV/counter[27]_i_8/O
                         net (fo=1, routed)           0.864     8.057    CLK_DIV/counter[27]_i_8_n_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I4_O)        0.124     8.181 r  CLK_DIV/counter[27]_i_4/O
                         net (fo=29, routed)          1.381     9.562    CLK_DIV/counter[27]_i_4_n_0
    SLICE_X49Y50         LUT5 (Prop_lut5_I3_O)        0.124     9.686 r  CLK_DIV/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.686    CLK_DIV/counter_0[14]
    SLICE_X49Y50         FDCE                                         r  CLK_DIV/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.478    13.242    CLK_DIV/CLK
    SLICE_X49Y50         FDCE                                         r  CLK_DIV/counter_reg[14]/C
                         clock pessimism              0.309    13.551    
                         clock uncertainty           -0.035    13.516    
    SLICE_X49Y50         FDCE (Setup_fdce_C_D)        0.029    13.545    CLK_DIV/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         13.545    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  3.859    

Slack (MET) :             3.862ns  (required time - arrival time)
  Source:                 CLK_DIV/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLK_DIV/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.944ns  (logic 0.828ns (20.996%)  route 3.116ns (79.004%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 13.242 - 8.000 ) 
    Source Clock Delay      (SCD):    5.742ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.668     5.742    CLK_DIV/CLK
    SLICE_X49Y47         FDCE                                         r  CLK_DIV/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDCE (Prop_fdce_C_Q)         0.456     6.198 f  CLK_DIV/counter_reg[3]/Q
                         net (fo=2, routed)           0.871     7.069    CLK_DIV/counter[3]
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124     7.193 r  CLK_DIV/counter[27]_i_8/O
                         net (fo=1, routed)           0.864     8.057    CLK_DIV/counter[27]_i_8_n_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I4_O)        0.124     8.181 r  CLK_DIV/counter[27]_i_4/O
                         net (fo=29, routed)          1.380     9.561    CLK_DIV/counter[27]_i_4_n_0
    SLICE_X49Y50         LUT5 (Prop_lut5_I3_O)        0.124     9.685 r  CLK_DIV/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.685    CLK_DIV/counter_0[15]
    SLICE_X49Y50         FDCE                                         r  CLK_DIV/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.478    13.242    CLK_DIV/CLK
    SLICE_X49Y50         FDCE                                         r  CLK_DIV/counter_reg[15]/C
                         clock pessimism              0.309    13.551    
                         clock uncertainty           -0.035    13.516    
    SLICE_X49Y50         FDCE (Setup_fdce_C_D)        0.031    13.547    CLK_DIV/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         13.547    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                  3.862    

Slack (MET) :             3.869ns  (required time - arrival time)
  Source:                 CLK_DIV/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLK_DIV/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 0.828ns (20.199%)  route 3.271ns (79.801%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 13.259 - 8.000 ) 
    Source Clock Delay      (SCD):    5.742ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.668     5.742    CLK_DIV/CLK
    SLICE_X49Y47         FDCE                                         r  CLK_DIV/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDCE (Prop_fdce_C_Q)         0.456     6.198 f  CLK_DIV/counter_reg[3]/Q
                         net (fo=2, routed)           0.871     7.069    CLK_DIV/counter[3]
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124     7.193 r  CLK_DIV/counter[27]_i_8/O
                         net (fo=1, routed)           0.864     8.057    CLK_DIV/counter[27]_i_8_n_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I4_O)        0.124     8.181 r  CLK_DIV/counter[27]_i_4/O
                         net (fo=29, routed)          1.536     9.717    CLK_DIV/counter[27]_i_4_n_0
    SLICE_X49Y48         LUT5 (Prop_lut5_I3_O)        0.124     9.841 r  CLK_DIV/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.841    CLK_DIV/counter_0[7]
    SLICE_X49Y48         FDCE                                         r  CLK_DIV/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.494    13.259    CLK_DIV/CLK
    SLICE_X49Y48         FDCE                                         r  CLK_DIV/counter_reg[7]/C
                         clock pessimism              0.458    13.717    
                         clock uncertainty           -0.035    13.681    
    SLICE_X49Y48         FDCE (Setup_fdce_C_D)        0.029    13.710    CLK_DIV/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         13.710    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                  3.869    

Slack (MET) :             3.998ns  (required time - arrival time)
  Source:                 CLK_DIV/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLK_DIV/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.828ns (21.025%)  route 3.110ns (78.975%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.260ns = ( 13.260 - 8.000 ) 
    Source Clock Delay      (SCD):    5.742ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.668     5.742    CLK_DIV/CLK
    SLICE_X49Y47         FDCE                                         r  CLK_DIV/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDCE (Prop_fdce_C_Q)         0.456     6.198 f  CLK_DIV/counter_reg[3]/Q
                         net (fo=2, routed)           0.871     7.069    CLK_DIV/counter[3]
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124     7.193 r  CLK_DIV/counter[27]_i_8/O
                         net (fo=1, routed)           0.864     8.057    CLK_DIV/counter[27]_i_8_n_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I4_O)        0.124     8.181 r  CLK_DIV/counter[27]_i_4/O
                         net (fo=29, routed)          1.375     9.556    CLK_DIV/counter[27]_i_4_n_0
    SLICE_X47Y49         LUT5 (Prop_lut5_I3_O)        0.124     9.680 r  CLK_DIV/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     9.680    CLK_DIV/counter_0[11]
    SLICE_X47Y49         FDCE                                         r  CLK_DIV/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.495    13.260    CLK_DIV/CLK
    SLICE_X47Y49         FDCE                                         r  CLK_DIV/counter_reg[11]/C
                         clock pessimism              0.424    13.684    
                         clock uncertainty           -0.035    13.648    
    SLICE_X47Y49         FDCE (Setup_fdce_C_D)        0.029    13.677    CLK_DIV/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         13.677    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                  3.998    

Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 CLK_DIV/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLK_DIV/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.834ns  (logic 1.785ns (46.554%)  route 2.049ns (53.446%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 13.259 - 8.000 ) 
    Source Clock Delay      (SCD):    5.724ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.650     5.724    CLK_DIV/CLK
    SLICE_X49Y53         FDCE                                         r  CLK_DIV/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDCE (Prop_fdce_C_Q)         0.456     6.180 r  CLK_DIV/counter_reg[0]/Q
                         net (fo=30, routed)          1.107     7.287    CLK_DIV/counter[0]
    SLICE_X48Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.867 r  CLK_DIV/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.867    CLK_DIV/counter0_carry_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.981 r  CLK_DIV/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.981    CLK_DIV/counter0_carry__0_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.095 r  CLK_DIV/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     8.096    CLK_DIV/counter0_carry__1_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.318 r  CLK_DIV/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.941     9.259    CLK_DIV/data0[13]
    SLICE_X49Y49         LUT5 (Prop_lut5_I4_O)        0.299     9.558 r  CLK_DIV/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     9.558    CLK_DIV/counter_0[13]
    SLICE_X49Y49         FDCE                                         r  CLK_DIV/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.494    13.259    CLK_DIV/CLK
    SLICE_X49Y49         FDCE                                         r  CLK_DIV/counter_reg[13]/C
                         clock pessimism              0.309    13.568    
                         clock uncertainty           -0.035    13.533    
    SLICE_X49Y49         FDCE (Setup_fdce_C_D)        0.031    13.564    CLK_DIV/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         13.564    
                         arrival time                          -9.558    
  -------------------------------------------------------------------
                         slack                                  4.006    

Slack (MET) :             4.070ns  (required time - arrival time)
  Source:                 CLK_DIV/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLK_DIV/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 0.828ns (21.409%)  route 3.040ns (78.591%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.260ns = ( 13.260 - 8.000 ) 
    Source Clock Delay      (SCD):    5.742ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.668     5.742    CLK_DIV/CLK
    SLICE_X49Y47         FDCE                                         r  CLK_DIV/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDCE (Prop_fdce_C_Q)         0.456     6.198 f  CLK_DIV/counter_reg[3]/Q
                         net (fo=2, routed)           0.871     7.069    CLK_DIV/counter[3]
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124     7.193 r  CLK_DIV/counter[27]_i_8/O
                         net (fo=1, routed)           0.864     8.057    CLK_DIV/counter[27]_i_8_n_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I4_O)        0.124     8.181 r  CLK_DIV/counter[27]_i_4/O
                         net (fo=29, routed)          1.304     9.485    CLK_DIV/counter[27]_i_4_n_0
    SLICE_X47Y48         LUT5 (Prop_lut5_I3_O)        0.124     9.609 r  CLK_DIV/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     9.609    CLK_DIV/counter_0[6]
    SLICE_X47Y48         FDCE                                         r  CLK_DIV/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.495    13.260    CLK_DIV/CLK
    SLICE_X47Y48         FDCE                                         r  CLK_DIV/counter_reg[6]/C
                         clock pessimism              0.424    13.684    
                         clock uncertainty           -0.035    13.648    
    SLICE_X47Y48         FDCE (Setup_fdce_C_D)        0.031    13.679    CLK_DIV/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.679    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                  4.070    

Slack (MET) :             4.072ns  (required time - arrival time)
  Source:                 CLK_DIV/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLK_DIV/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.828ns (21.431%)  route 3.036ns (78.569%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.260ns = ( 13.260 - 8.000 ) 
    Source Clock Delay      (SCD):    5.742ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.668     5.742    CLK_DIV/CLK
    SLICE_X49Y47         FDCE                                         r  CLK_DIV/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDCE (Prop_fdce_C_Q)         0.456     6.198 f  CLK_DIV/counter_reg[3]/Q
                         net (fo=2, routed)           0.871     7.069    CLK_DIV/counter[3]
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124     7.193 r  CLK_DIV/counter[27]_i_8/O
                         net (fo=1, routed)           0.864     8.057    CLK_DIV/counter[27]_i_8_n_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I4_O)        0.124     8.181 r  CLK_DIV/counter[27]_i_4/O
                         net (fo=29, routed)          1.300     9.481    CLK_DIV/counter[27]_i_4_n_0
    SLICE_X47Y48         LUT5 (Prop_lut5_I3_O)        0.124     9.605 r  CLK_DIV/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     9.605    CLK_DIV/counter_0[5]
    SLICE_X47Y48         FDCE                                         r  CLK_DIV/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.495    13.260    CLK_DIV/CLK
    SLICE_X47Y48         FDCE                                         r  CLK_DIV/counter_reg[5]/C
                         clock pessimism              0.424    13.684    
                         clock uncertainty           -0.035    13.648    
    SLICE_X47Y48         FDCE (Setup_fdce_C_D)        0.029    13.677    CLK_DIV/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.677    
                         arrival time                          -9.605    
  -------------------------------------------------------------------
                         slack                                  4.072    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 CLK_DIV/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLK_DIV/l_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.828ns (21.393%)  route 3.043ns (78.607%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 13.258 - 8.000 ) 
    Source Clock Delay      (SCD):    5.742ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.668     5.742    CLK_DIV/CLK
    SLICE_X49Y47         FDCE                                         r  CLK_DIV/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDCE (Prop_fdce_C_Q)         0.456     6.198 f  CLK_DIV/counter_reg[3]/Q
                         net (fo=2, routed)           0.871     7.069    CLK_DIV/counter[3]
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124     7.193 r  CLK_DIV/counter[27]_i_8/O
                         net (fo=1, routed)           0.864     8.057    CLK_DIV/counter[27]_i_8_n_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I4_O)        0.124     8.181 r  CLK_DIV/counter[27]_i_4/O
                         net (fo=29, routed)          1.307     9.488    CLK_DIV/counter[27]_i_4_n_0
    SLICE_X48Y46         LUT5 (Prop_lut5_I3_O)        0.124     9.612 r  CLK_DIV/l_clk_i_1/O
                         net (fo=1, routed)           0.000     9.612    CLK_DIV/l_clk_i_1_n_0
    SLICE_X48Y46         FDCE                                         r  CLK_DIV/l_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.493    13.258    CLK_DIV/CLK
    SLICE_X48Y46         FDCE                                         r  CLK_DIV/l_clk_reg/C
                         clock pessimism              0.458    13.716    
                         clock uncertainty           -0.035    13.680    
    SLICE_X48Y46         FDCE (Setup_fdce_C_D)        0.029    13.709    CLK_DIV/l_clk_reg
  -------------------------------------------------------------------
                         required time                         13.709    
                         arrival time                          -9.612    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 CLK_DIV/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLK_DIV/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 0.828ns (21.377%)  route 3.045ns (78.623%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 13.259 - 8.000 ) 
    Source Clock Delay      (SCD):    5.742ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.668     5.742    CLK_DIV/CLK
    SLICE_X49Y47         FDCE                                         r  CLK_DIV/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDCE (Prop_fdce_C_Q)         0.456     6.198 f  CLK_DIV/counter_reg[3]/Q
                         net (fo=2, routed)           0.871     7.069    CLK_DIV/counter[3]
    SLICE_X49Y47         LUT4 (Prop_lut4_I0_O)        0.124     7.193 r  CLK_DIV/counter[27]_i_8/O
                         net (fo=1, routed)           0.864     8.057    CLK_DIV/counter[27]_i_8_n_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I4_O)        0.124     8.181 r  CLK_DIV/counter[27]_i_4/O
                         net (fo=29, routed)          1.310     9.491    CLK_DIV/counter[27]_i_4_n_0
    SLICE_X49Y48         LUT5 (Prop_lut5_I3_O)        0.124     9.615 r  CLK_DIV/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     9.615    CLK_DIV/counter_0[8]
    SLICE_X49Y48         FDCE                                         r  CLK_DIV/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.494    13.259    CLK_DIV/CLK
    SLICE_X49Y48         FDCE                                         r  CLK_DIV/counter_reg[8]/C
                         clock pessimism              0.458    13.717    
                         clock uncertainty           -0.035    13.681    
    SLICE_X49Y48         FDCE (Setup_fdce_C_D)        0.031    13.712    CLK_DIV/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         13.712    
                         arrival time                          -9.615    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.106ns  (required time - arrival time)
  Source:                 CLK_DIV/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLK_DIV/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 2.111ns (54.615%)  route 1.754ns (45.385%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 13.242 - 8.000 ) 
    Source Clock Delay      (SCD):    5.724ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.650     5.724    CLK_DIV/CLK
    SLICE_X49Y53         FDCE                                         r  CLK_DIV/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDCE (Prop_fdce_C_Q)         0.456     6.180 r  CLK_DIV/counter_reg[0]/Q
                         net (fo=30, routed)          1.107     7.287    CLK_DIV/counter[0]
    SLICE_X48Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.867 r  CLK_DIV/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.867    CLK_DIV/counter0_carry_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.981 r  CLK_DIV/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.981    CLK_DIV/counter0_carry__0_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.095 r  CLK_DIV/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     8.096    CLK_DIV/counter0_carry__1_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.210 r  CLK_DIV/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.210    CLK_DIV/counter0_carry__2_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.324 r  CLK_DIV/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.324    CLK_DIV/counter0_carry__3_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.637 r  CLK_DIV/counter0_carry__4/O[3]
                         net (fo=1, routed)           0.646     9.283    CLK_DIV/data0[24]
    SLICE_X49Y52         LUT5 (Prop_lut5_I4_O)        0.306     9.589 r  CLK_DIV/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     9.589    CLK_DIV/counter_0[24]
    SLICE_X49Y52         FDCE                                         r  CLK_DIV/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.478    13.242    CLK_DIV/CLK
    SLICE_X49Y52         FDCE                                         r  CLK_DIV/counter_reg[24]/C
                         clock pessimism              0.457    13.700    
                         clock uncertainty           -0.035    13.664    
    SLICE_X49Y52         FDCE (Setup_fdce_C_D)        0.031    13.695    CLK_DIV/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         13.695    
                         arrival time                          -9.589    
  -------------------------------------------------------------------
                         slack                                  4.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 CLK_DIV/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLK_DIV/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.186ns (32.198%)  route 0.392ns (67.802%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.555     1.641    CLK_DIV/CLK
    SLICE_X49Y53         FDCE                                         r  CLK_DIV/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDCE (Prop_fdce_C_Q)         0.141     1.782 r  CLK_DIV/counter_reg[0]/Q
                         net (fo=30, routed)          0.392     2.174    CLK_DIV/counter[0]
    SLICE_X49Y49         LUT5 (Prop_lut5_I0_O)        0.045     2.219 r  CLK_DIV/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     2.219    CLK_DIV/counter_0[13]
    SLICE_X49Y49         FDCE                                         r  CLK_DIV/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.830     2.172    CLK_DIV/CLK
    SLICE_X49Y49         FDCE                                         r  CLK_DIV/counter_reg[13]/C
                         clock pessimism             -0.256     1.916    
    SLICE_X49Y49         FDCE (Hold_fdce_C_D)         0.092     2.008    CLK_DIV/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 CLK_DIV/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLK_DIV/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.231ns (38.487%)  route 0.369ns (61.513%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.557     1.643    CLK_DIV/CLK
    SLICE_X47Y51         FDCE                                         r  CLK_DIV/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDCE (Prop_fdce_C_Q)         0.141     1.784 r  CLK_DIV/counter_reg[17]/Q
                         net (fo=2, routed)           0.179     1.963    CLK_DIV/counter[17]
    SLICE_X49Y50         LUT5 (Prop_lut5_I1_O)        0.045     2.008 r  CLK_DIV/counter[27]_i_2/O
                         net (fo=29, routed)          0.190     2.198    CLK_DIV/counter[27]_i_2_n_0
    SLICE_X49Y49         LUT5 (Prop_lut5_I1_O)        0.045     2.243 r  CLK_DIV/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     2.243    CLK_DIV/counter_0[12]
    SLICE_X49Y49         FDCE                                         r  CLK_DIV/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.830     2.172    CLK_DIV/CLK
    SLICE_X49Y49         FDCE                                         r  CLK_DIV/counter_reg[12]/C
                         clock pessimism             -0.256     1.916    
    SLICE_X49Y49         FDCE (Hold_fdce_C_D)         0.091     2.007    CLK_DIV/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 CLK_DIV/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLK_DIV/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.186ns (29.001%)  route 0.455ns (70.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.555     1.641    CLK_DIV/CLK
    SLICE_X49Y53         FDCE                                         r  CLK_DIV/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDCE (Prop_fdce_C_Q)         0.141     1.782 r  CLK_DIV/counter_reg[0]/Q
                         net (fo=30, routed)          0.455     2.238    CLK_DIV/counter[0]
    SLICE_X47Y49         LUT5 (Prop_lut5_I0_O)        0.045     2.283 r  CLK_DIV/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.283    CLK_DIV/counter_0[11]
    SLICE_X47Y49         FDCE                                         r  CLK_DIV/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.830     2.172    CLK_DIV/CLK
    SLICE_X47Y49         FDCE                                         r  CLK_DIV/counter_reg[11]/C
                         clock pessimism             -0.256     1.916    
    SLICE_X47Y49         FDCE (Hold_fdce_C_D)         0.091     2.007    CLK_DIV/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 CLK_DIV/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLK_DIV/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.319%)  route 0.204ns (52.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.555     1.641    CLK_DIV/CLK
    SLICE_X49Y53         FDCE                                         r  CLK_DIV/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDCE (Prop_fdce_C_Q)         0.141     1.782 r  CLK_DIV/counter_reg[0]/Q
                         net (fo=30, routed)          0.204     1.986    CLK_DIV/counter[0]
    SLICE_X49Y53         LUT5 (Prop_lut5_I0_O)        0.042     2.028 r  CLK_DIV/counter[26]_i_1/O
                         net (fo=1, routed)           0.000     2.028    CLK_DIV/counter_0[26]
    SLICE_X49Y53         FDCE                                         r  CLK_DIV/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.824     2.166    CLK_DIV/CLK
    SLICE_X49Y53         FDCE                                         r  CLK_DIV/counter_reg[26]/C
                         clock pessimism             -0.525     1.641    
    SLICE_X49Y53         FDCE (Hold_fdce_C_D)         0.107     1.748    CLK_DIV/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 CLK_DIV/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLK_DIV/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.766%)  route 0.212ns (53.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.555     1.641    CLK_DIV/CLK
    SLICE_X49Y53         FDCE                                         r  CLK_DIV/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDCE (Prop_fdce_C_Q)         0.141     1.782 r  CLK_DIV/counter_reg[0]/Q
                         net (fo=30, routed)          0.212     1.994    CLK_DIV/counter[0]
    SLICE_X49Y52         LUT5 (Prop_lut5_I0_O)        0.045     2.039 r  CLK_DIV/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     2.039    CLK_DIV/counter_0[23]
    SLICE_X49Y52         FDCE                                         r  CLK_DIV/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.825     2.167    CLK_DIV/CLK
    SLICE_X49Y52         FDCE                                         r  CLK_DIV/counter_reg[23]/C
                         clock pessimism             -0.509     1.658    
    SLICE_X49Y52         FDCE (Hold_fdce_C_D)         0.092     1.750    CLK_DIV/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 CLK_DIV/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLK_DIV/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.884%)  route 0.211ns (53.116%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.555     1.641    CLK_DIV/CLK
    SLICE_X49Y53         FDCE                                         r  CLK_DIV/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDCE (Prop_fdce_C_Q)         0.141     1.782 r  CLK_DIV/counter_reg[0]/Q
                         net (fo=30, routed)          0.211     1.993    CLK_DIV/counter[0]
    SLICE_X49Y52         LUT5 (Prop_lut5_I0_O)        0.045     2.038 r  CLK_DIV/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     2.038    CLK_DIV/counter_0[21]
    SLICE_X49Y52         FDCE                                         r  CLK_DIV/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.825     2.167    CLK_DIV/CLK
    SLICE_X49Y52         FDCE                                         r  CLK_DIV/counter_reg[21]/C
                         clock pessimism             -0.509     1.658    
    SLICE_X49Y52         FDCE (Hold_fdce_C_D)         0.091     1.749    CLK_DIV/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 CLK_DIV/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLK_DIV/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.282%)  route 0.472ns (71.718%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.555     1.641    CLK_DIV/CLK
    SLICE_X49Y53         FDCE                                         r  CLK_DIV/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDCE (Prop_fdce_C_Q)         0.141     1.782 r  CLK_DIV/counter_reg[0]/Q
                         net (fo=30, routed)          0.472     2.254    CLK_DIV/counter[0]
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.045     2.299 r  CLK_DIV/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     2.299    CLK_DIV/counter_0[7]
    SLICE_X49Y48         FDCE                                         r  CLK_DIV/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.830     2.172    CLK_DIV/CLK
    SLICE_X49Y48         FDCE                                         r  CLK_DIV/counter_reg[7]/C
                         clock pessimism             -0.256     1.916    
    SLICE_X49Y48         FDCE (Hold_fdce_C_D)         0.091     2.007    CLK_DIV/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 CLK_DIV/l_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLK_DIV/l_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.561     1.647    CLK_DIV/CLK
    SLICE_X48Y46         FDCE                                         r  CLK_DIV/l_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDCE (Prop_fdce_C_Q)         0.141     1.788 r  CLK_DIV/l_clk_reg/Q
                         net (fo=3, routed)           0.197     1.985    CLK_DIV/l_clk_reg_0
    SLICE_X48Y46         LUT5 (Prop_lut5_I4_O)        0.045     2.030 r  CLK_DIV/l_clk_i_1/O
                         net (fo=1, routed)           0.000     2.030    CLK_DIV/l_clk_i_1_n_0
    SLICE_X48Y46         FDCE                                         r  CLK_DIV/l_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.829     2.171    CLK_DIV/CLK
    SLICE_X48Y46         FDCE                                         r  CLK_DIV/l_clk_reg/C
                         clock pessimism             -0.524     1.647    
    SLICE_X48Y46         FDCE (Hold_fdce_C_D)         0.091     1.738    CLK_DIV/l_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 CLK_DIV/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLK_DIV/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.724%)  route 0.204ns (52.276%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.555     1.641    CLK_DIV/CLK
    SLICE_X49Y53         FDCE                                         r  CLK_DIV/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDCE (Prop_fdce_C_Q)         0.141     1.782 f  CLK_DIV/counter_reg[0]/Q
                         net (fo=30, routed)          0.204     1.986    CLK_DIV/counter[0]
    SLICE_X49Y53         LUT4 (Prop_lut4_I3_O)        0.045     2.031 r  CLK_DIV/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.031    CLK_DIV/counter_0[0]
    SLICE_X49Y53         FDCE                                         r  CLK_DIV/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.824     2.166    CLK_DIV/CLK
    SLICE_X49Y53         FDCE                                         r  CLK_DIV/counter_reg[0]/C
                         clock pessimism             -0.525     1.641    
    SLICE_X49Y53         FDCE (Hold_fdce_C_D)         0.091     1.732    CLK_DIV/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 CLK_DIV/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLK_DIV/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.481%)  route 0.206ns (52.519%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.555     1.641    CLK_DIV/CLK
    SLICE_X49Y53         FDCE                                         r  CLK_DIV/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDCE (Prop_fdce_C_Q)         0.141     1.782 r  CLK_DIV/counter_reg[0]/Q
                         net (fo=30, routed)          0.206     1.988    CLK_DIV/counter[0]
    SLICE_X49Y53         LUT5 (Prop_lut5_I0_O)        0.045     2.033 r  CLK_DIV/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     2.033    CLK_DIV/counter_0[25]
    SLICE_X49Y53         FDCE                                         r  CLK_DIV/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.824     2.166    CLK_DIV/CLK
    SLICE_X49Y53         FDCE                                         r  CLK_DIV/counter_reg[25]/C
                         clock pessimism             -0.525     1.641    
    SLICE_X49Y53         FDCE (Hold_fdce_C_D)         0.092     1.733    CLK_DIV/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X49Y46    CLK_DIV/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X49Y51    CLK_DIV/counter_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X49Y52    CLK_DIV/counter_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X47Y52    CLK_DIV/counter_reg[22]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X49Y52    CLK_DIV/counter_reg[23]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X49Y52    CLK_DIV/counter_reg[24]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X49Y53    CLK_DIV/counter_reg[25]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X49Y53    CLK_DIV/counter_reg[26]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X49Y53    CLK_DIV/counter_reg[27]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X49Y51    CLK_DIV/counter_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X49Y52    CLK_DIV/counter_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X47Y52    CLK_DIV/counter_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X49Y52    CLK_DIV/counter_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X49Y52    CLK_DIV/counter_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X49Y53    CLK_DIV/counter_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X49Y53    CLK_DIV/counter_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X49Y53    CLK_DIV/counter_reg[27]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X49Y53    CLK_DIV/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X49Y50    CLK_DIV/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X49Y46    CLK_DIV/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X49Y46    CLK_DIV/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X49Y51    CLK_DIV/counter_reg[20]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X49Y52    CLK_DIV/counter_reg[21]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X47Y52    CLK_DIV/counter_reg[22]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X49Y52    CLK_DIV/counter_reg[23]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X49Y52    CLK_DIV/counter_reg[24]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X49Y53    CLK_DIV/counter_reg[25]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X49Y53    CLK_DIV/counter_reg[26]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X49Y53    CLK_DIV/counter_reg[27]/C



