{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 29 22:20:59 2015 " "Info: Processing started: Tue Sep 29 22:20:59 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE2CLK -c DE2CLK --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2CLK -c DE2CLK --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "templ\[2\]~latch " "Warning: Node \"templ\[2\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 98 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "templ\[1\]~latch " "Warning: Node \"templ\[1\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 98 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "templ\[3\]~latch " "Warning: Node \"templ\[3\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 98 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "templ\[0\]~latch " "Warning: Node \"templ\[0\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 98 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temph\[1\]~latch " "Warning: Node \"temph\[1\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 98 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temph\[2\]~latch " "Warning: Node \"temph\[2\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 98 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temph\[3\]~latch " "Warning: Node \"temph\[3\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 98 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temph\[0\]~latch " "Warning: Node \"temph\[0\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 98 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 9 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "keyb:u11\|pressout " "Info: Detected ripple clock \"keyb:u11\|pressout\" as buffer" {  } { { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 12 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "keyb:u11\|pressout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkdiv:u1\|clks " "Info: Detected ripple clock \"clkdiv:u1\|clks\" as buffer" {  } { { "clkdiv.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clkdiv.vhd" 11 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clkdiv:u1\|clks" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkdiv:u1\|clkms " "Info: Detected ripple clock \"clkdiv:u1\|clkms\" as buffer" {  } { { "clkdiv.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clkdiv.vhd" 10 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clkdiv:u1\|clkms" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "keyb:u2\|pressout " "Info: Detected ripple clock \"keyb:u2\|pressout\" as buffer" {  } { { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 12 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "keyb:u2\|pressout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register keyb:u2\|sft\[4\] register keyb:u2\|pressout 278.24 MHz 3.594 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 278.24 MHz between source register \"keyb:u2\|sft\[4\]\" and destination register \"keyb:u2\|pressout\" (period= 3.594 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.531 ns + Longest register register " "Info: + Longest register to register delay is 2.531 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns keyb:u2\|sft\[4\] 1 REG LCFF_X1_Y13_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y13_N7; Fanout = 3; REG Node = 'keyb:u2\|sft\[4\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyb:u2|sft[4] } "NODE_NAME" } } { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.512 ns) 0.919 ns keyb:u2\|Equal0~1 2 COMB LCCOMB_X1_Y13_N20 1 " "Info: 2: + IC(0.407 ns) + CELL(0.512 ns) = 0.919 ns; Loc. = LCCOMB_X1_Y13_N20; Fanout = 1; COMB Node = 'keyb:u2\|Equal0~1'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.919 ns" { keyb:u2|sft[4] keyb:u2|Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfiles/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.515 ns) + CELL(0.178 ns) 1.612 ns keyb:u2\|Equal0~2 3 COMB LCCOMB_X1_Y13_N18 1 " "Info: 3: + IC(0.515 ns) + CELL(0.178 ns) = 1.612 ns; Loc. = LCCOMB_X1_Y13_N18; Fanout = 1; COMB Node = 'keyb:u2\|Equal0~2'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.693 ns" { keyb:u2|Equal0~1 keyb:u2|Equal0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfiles/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.521 ns) 2.435 ns keyb:u2\|pressout~0 4 COMB LCCOMB_X1_Y13_N2 1 " "Info: 4: + IC(0.302 ns) + CELL(0.521 ns) = 2.435 ns; Loc. = LCCOMB_X1_Y13_N2; Fanout = 1; COMB Node = 'keyb:u2\|pressout~0'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.823 ns" { keyb:u2|Equal0~2 keyb:u2|pressout~0 } "NODE_NAME" } } { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.531 ns keyb:u2\|pressout 5 REG LCFF_X1_Y13_N3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 2.531 ns; Loc. = LCFF_X1_Y13_N3; Fanout = 2; REG Node = 'keyb:u2\|pressout'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.096 ns" { keyb:u2|pressout~0 keyb:u2|pressout } "NODE_NAME" } } { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.307 ns ( 51.64 % ) " "Info: Total cell delay = 1.307 ns ( 51.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.224 ns ( 48.36 % ) " "Info: Total interconnect delay = 1.224 ns ( 48.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.531 ns" { keyb:u2|sft[4] keyb:u2|Equal0~1 keyb:u2|Equal0~2 keyb:u2|pressout~0 keyb:u2|pressout } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.531 ns" { keyb:u2|sft[4] {} keyb:u2|Equal0~1 {} keyb:u2|Equal0~2 {} keyb:u2|pressout~0 {} keyb:u2|pressout {} } { 0.000ns 0.407ns 0.515ns 0.302ns 0.000ns } { 0.000ns 0.512ns 0.178ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.824 ns - Smallest " "Info: - Smallest clock skew is -0.824 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.038 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.038 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 5 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.410 ns) + CELL(0.602 ns) 2.038 ns keyb:u2\|pressout 2 REG LCFF_X1_Y13_N3 2 " "Info: 2: + IC(0.410 ns) + CELL(0.602 ns) = 2.038 ns; Loc. = LCFF_X1_Y13_N3; Fanout = 2; REG Node = 'keyb:u2\|pressout'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.012 ns" { CLOCK_50 keyb:u2|pressout } "NODE_NAME" } } { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 79.88 % ) " "Info: Total cell delay = 1.628 ns ( 79.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.410 ns ( 20.12 % ) " "Info: Total interconnect delay = 0.410 ns ( 20.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.038 ns" { CLOCK_50 keyb:u2|pressout } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.038 ns" { CLOCK_50 {} CLOCK_50~combout {} keyb:u2|pressout {} } { 0.000ns 0.000ns 0.410ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.862 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 5 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 42 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 42; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 2.862 ns keyb:u2\|sft\[4\] 3 REG LCFF_X1_Y13_N7 3 " "Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.862 ns; Loc. = LCFF_X1_Y13_N7; Fanout = 3; REG Node = 'keyb:u2\|sft\[4\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.598 ns" { CLOCK_50~clkctrl keyb:u2|sft[4] } "NODE_NAME" } } { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.88 % ) " "Info: Total cell delay = 1.628 ns ( 56.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.234 ns ( 43.12 % ) " "Info: Total interconnect delay = 1.234 ns ( 43.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.862 ns" { CLOCK_50 CLOCK_50~clkctrl keyb:u2|sft[4] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.862 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyb:u2|sft[4] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.038 ns" { CLOCK_50 keyb:u2|pressout } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.038 ns" { CLOCK_50 {} CLOCK_50~combout {} keyb:u2|pressout {} } { 0.000ns 0.000ns 0.410ns } { 0.000ns 1.026ns 0.602ns } "" } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.862 ns" { CLOCK_50 CLOCK_50~clkctrl keyb:u2|sft[4] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.862 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyb:u2|sft[4] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.531 ns" { keyb:u2|sft[4] keyb:u2|Equal0~1 keyb:u2|Equal0~2 keyb:u2|pressout~0 keyb:u2|pressout } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.531 ns" { keyb:u2|sft[4] {} keyb:u2|Equal0~1 {} keyb:u2|Equal0~2 {} keyb:u2|pressout~0 {} keyb:u2|pressout {} } { 0.000ns 0.407ns 0.515ns 0.302ns 0.000ns } { 0.000ns 0.512ns 0.178ns 0.521ns 0.096ns } "" } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.038 ns" { CLOCK_50 keyb:u2|pressout } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.038 ns" { CLOCK_50 {} CLOCK_50~combout {} keyb:u2|pressout {} } { 0.000ns 0.000ns 0.410ns } { 0.000ns 1.026ns 0.602ns } "" } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.862 ns" { CLOCK_50 CLOCK_50~clkctrl keyb:u2|sft[4] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.862 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyb:u2|sft[4] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "keyb:u2\|sft\[0\] KEY\[0\] CLOCK_50 4.886 ns register " "Info: tsu for register \"keyb:u2\|sft\[0\]\" (data pin = \"KEY\[0\]\", clock pin = \"CLOCK_50\") is 4.886 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.786 ns + Longest pin register " "Info: + Longest pin to register delay is 7.786 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns KEY\[0\] 1 PIN PIN_R22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 1; PIN Node = 'KEY\[0\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.648 ns) + CELL(0.178 ns) 7.690 ns keyb:u2\|sft\[0\]~feeder 2 COMB LCCOMB_X1_Y13_N10 1 " "Info: 2: + IC(6.648 ns) + CELL(0.178 ns) = 7.690 ns; Loc. = LCCOMB_X1_Y13_N10; Fanout = 1; COMB Node = 'keyb:u2\|sft\[0\]~feeder'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.826 ns" { KEY[0] keyb:u2|sft[0]~feeder } "NODE_NAME" } } { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.786 ns keyb:u2\|sft\[0\] 3 REG LCFF_X1_Y13_N11 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.786 ns; Loc. = LCFF_X1_Y13_N11; Fanout = 3; REG Node = 'keyb:u2\|sft\[0\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.096 ns" { keyb:u2|sft[0]~feeder keyb:u2|sft[0] } "NODE_NAME" } } { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.138 ns ( 14.62 % ) " "Info: Total cell delay = 1.138 ns ( 14.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.648 ns ( 85.38 % ) " "Info: Total interconnect delay = 6.648 ns ( 85.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.786 ns" { KEY[0] keyb:u2|sft[0]~feeder keyb:u2|sft[0] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.786 ns" { KEY[0] {} KEY[0]~combout {} keyb:u2|sft[0]~feeder {} keyb:u2|sft[0] {} } { 0.000ns 0.000ns 6.648ns 0.000ns } { 0.000ns 0.864ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.862 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 5 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 42 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 42; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 2.862 ns keyb:u2\|sft\[0\] 3 REG LCFF_X1_Y13_N11 3 " "Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.862 ns; Loc. = LCFF_X1_Y13_N11; Fanout = 3; REG Node = 'keyb:u2\|sft\[0\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.598 ns" { CLOCK_50~clkctrl keyb:u2|sft[0] } "NODE_NAME" } } { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.88 % ) " "Info: Total cell delay = 1.628 ns ( 56.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.234 ns ( 43.12 % ) " "Info: Total interconnect delay = 1.234 ns ( 43.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.862 ns" { CLOCK_50 CLOCK_50~clkctrl keyb:u2|sft[0] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.862 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyb:u2|sft[0] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.786 ns" { KEY[0] keyb:u2|sft[0]~feeder keyb:u2|sft[0] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.786 ns" { KEY[0] {} KEY[0]~combout {} keyb:u2|sft[0]~feeder {} keyb:u2|sft[0] {} } { 0.000ns 0.000ns 6.648ns 0.000ns } { 0.000ns 0.864ns 0.178ns 0.096ns } "" } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.862 ns" { CLOCK_50 CLOCK_50~clkctrl keyb:u2|sft[0] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.862 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyb:u2|sft[0] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX2\[6\] dclk:u3\|mincntl\[2\] 15.800 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX2\[6\]\" through register \"dclk:u3\|mincntl\[2\]\" is 15.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 5.772 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 5.772 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 5 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.879 ns) 2.946 ns clkdiv:u1\|clks 2 REG LCFF_X8_Y13_N29 2 " "Info: 2: + IC(1.041 ns) + CELL(0.879 ns) = 2.946 ns; Loc. = LCFF_X8_Y13_N29; Fanout = 2; REG Node = 'clkdiv:u1\|clks'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.920 ns" { CLOCK_50 clkdiv:u1|clks } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clkdiv.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.000 ns) 4.176 ns clkdiv:u1\|clks~clkctrl 3 COMB CLKCTRL_G1 27 " "Info: 3: + IC(1.230 ns) + CELL(0.000 ns) = 4.176 ns; Loc. = CLKCTRL_G1; Fanout = 27; COMB Node = 'clkdiv:u1\|clks~clkctrl'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.230 ns" { clkdiv:u1|clks clkdiv:u1|clks~clkctrl } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clkdiv.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 5.772 ns dclk:u3\|mincntl\[2\] 4 REG LCFF_X36_Y23_N9 8 " "Info: 4: + IC(0.994 ns) + CELL(0.602 ns) = 5.772 ns; Loc. = LCFF_X36_Y23_N9; Fanout = 8; REG Node = 'dclk:u3\|mincntl\[2\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.596 ns" { clkdiv:u1|clks~clkctrl dclk:u3|mincntl[2] } "NODE_NAME" } } { "dclk.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/dclk.vhd" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 43.43 % ) " "Info: Total cell delay = 2.507 ns ( 43.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.265 ns ( 56.57 % ) " "Info: Total interconnect delay = 3.265 ns ( 56.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.772 ns" { CLOCK_50 clkdiv:u1|clks clkdiv:u1|clks~clkctrl dclk:u3|mincntl[2] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.772 ns" { CLOCK_50 {} CLOCK_50~combout {} clkdiv:u1|clks {} clkdiv:u1|clks~clkctrl {} dclk:u3|mincntl[2] {} } { 0.000ns 0.000ns 1.041ns 1.230ns 0.994ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "dclk.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/dclk.vhd" 174 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.751 ns + Longest register pin " "Info: + Longest register to pin delay is 9.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dclk:u3\|mincntl\[2\] 1 REG LCFF_X36_Y23_N9 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y23_N9; Fanout = 8; REG Node = 'dclk:u3\|mincntl\[2\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dclk:u3|mincntl[2] } "NODE_NAME" } } { "dclk.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/dclk.vhd" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.545 ns) 2.145 ns templ\[2\]~head_lut 2 COMB LCCOMB_X38_Y23_N18 7 " "Info: 2: + IC(1.600 ns) + CELL(0.545 ns) = 2.145 ns; Loc. = LCCOMB_X38_Y23_N18; Fanout = 7; COMB Node = 'templ\[2\]~head_lut'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.145 ns" { dclk:u3|mincntl[2] templ[2]~head_lut } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.088 ns) + CELL(0.545 ns) 5.778 ns seg:u6\|Mux6~0 3 COMB LCCOMB_X4_Y23_N18 1 " "Info: 3: + IC(3.088 ns) + CELL(0.545 ns) = 5.778 ns; Loc. = LCCOMB_X4_Y23_N18; Fanout = 1; COMB Node = 'seg:u6\|Mux6~0'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.633 ns" { templ[2]~head_lut seg:u6|Mux6~0 } "NODE_NAME" } } { "seg.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/seg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(2.840 ns) 9.751 ns HEX2\[6\] 4 PIN PIN_D3 0 " "Info: 4: + IC(1.133 ns) + CELL(2.840 ns) = 9.751 ns; Loc. = PIN_D3; Fanout = 0; PIN Node = 'HEX2\[6\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.973 ns" { seg:u6|Mux6~0 HEX2[6] } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.930 ns ( 40.30 % ) " "Info: Total cell delay = 3.930 ns ( 40.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.821 ns ( 59.70 % ) " "Info: Total interconnect delay = 5.821 ns ( 59.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "9.751 ns" { dclk:u3|mincntl[2] templ[2]~head_lut seg:u6|Mux6~0 HEX2[6] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "9.751 ns" { dclk:u3|mincntl[2] {} templ[2]~head_lut {} seg:u6|Mux6~0 {} HEX2[6] {} } { 0.000ns 1.600ns 3.088ns 1.133ns } { 0.000ns 0.545ns 0.545ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.772 ns" { CLOCK_50 clkdiv:u1|clks clkdiv:u1|clks~clkctrl dclk:u3|mincntl[2] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.772 ns" { CLOCK_50 {} CLOCK_50~combout {} clkdiv:u1|clks {} clkdiv:u1|clks~clkctrl {} dclk:u3|mincntl[2] {} } { 0.000ns 0.000ns 1.041ns 1.230ns 0.994ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "9.751 ns" { dclk:u3|mincntl[2] templ[2]~head_lut seg:u6|Mux6~0 HEX2[6] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "9.751 ns" { dclk:u3|mincntl[2] {} templ[2]~head_lut {} seg:u6|Mux6~0 {} HEX2[6] {} } { 0.000ns 1.600ns 3.088ns 1.133ns } { 0.000ns 0.545ns 0.545ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "KEY\[1\] LEDG\[1\] 8.946 ns Longest " "Info: Longest tpd from source pin \"KEY\[1\]\" to destination pin \"LEDG\[1\]\" is 8.946 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns KEY\[1\] 1 PIN PIN_R21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 2; PIN Node = 'KEY\[1\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.232 ns) + CELL(2.850 ns) 8.946 ns LEDG\[1\] 2 PIN PIN_U21 0 " "Info: 2: + IC(5.232 ns) + CELL(2.850 ns) = 8.946 ns; Loc. = PIN_U21; Fanout = 0; PIN Node = 'LEDG\[1\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.082 ns" { KEY[1] LEDG[1] } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.714 ns ( 41.52 % ) " "Info: Total cell delay = 3.714 ns ( 41.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.232 ns ( 58.48 % ) " "Info: Total interconnect delay = 5.232 ns ( 58.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.946 ns" { KEY[1] LEDG[1] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.946 ns" { KEY[1] {} KEY[1]~combout {} LEDG[1] {} } { 0.000ns 0.000ns 5.232ns } { 0.000ns 0.864ns 2.850ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "keyb:u11\|sft\[0\] KEY\[1\] CLOCK_50 -3.997 ns register " "Info: th for register \"keyb:u11\|sft\[0\]\" (data pin = \"KEY\[1\]\", clock pin = \"CLOCK_50\") is -3.997 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.864 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 5 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 42 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 42; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.602 ns) 2.864 ns keyb:u11\|sft\[0\] 3 REG LCFF_X36_Y15_N21 3 " "Info: 3: + IC(0.998 ns) + CELL(0.602 ns) = 2.864 ns; Loc. = LCFF_X36_Y15_N21; Fanout = 3; REG Node = 'keyb:u11\|sft\[0\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.600 ns" { CLOCK_50~clkctrl keyb:u11|sft[0] } "NODE_NAME" } } { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.84 % ) " "Info: Total cell delay = 1.628 ns ( 56.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.236 ns ( 43.16 % ) " "Info: Total interconnect delay = 1.236 ns ( 43.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.864 ns" { CLOCK_50 CLOCK_50~clkctrl keyb:u11|sft[0] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.864 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyb:u11|sft[0] {} } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.147 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.147 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns KEY\[1\] 1 PIN PIN_R21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 2; PIN Node = 'KEY\[1\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.009 ns) + CELL(0.178 ns) 7.051 ns keyb:u11\|sft\[0\]~feeder 2 COMB LCCOMB_X36_Y15_N20 1 " "Info: 2: + IC(6.009 ns) + CELL(0.178 ns) = 7.051 ns; Loc. = LCCOMB_X36_Y15_N20; Fanout = 1; COMB Node = 'keyb:u11\|sft\[0\]~feeder'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.187 ns" { KEY[1] keyb:u11|sft[0]~feeder } "NODE_NAME" } } { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.147 ns keyb:u11\|sft\[0\] 3 REG LCFF_X36_Y15_N21 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.147 ns; Loc. = LCFF_X36_Y15_N21; Fanout = 3; REG Node = 'keyb:u11\|sft\[0\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.096 ns" { keyb:u11|sft[0]~feeder keyb:u11|sft[0] } "NODE_NAME" } } { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.138 ns ( 15.92 % ) " "Info: Total cell delay = 1.138 ns ( 15.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.009 ns ( 84.08 % ) " "Info: Total interconnect delay = 6.009 ns ( 84.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.147 ns" { KEY[1] keyb:u11|sft[0]~feeder keyb:u11|sft[0] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.147 ns" { KEY[1] {} KEY[1]~combout {} keyb:u11|sft[0]~feeder {} keyb:u11|sft[0] {} } { 0.000ns 0.000ns 6.009ns 0.000ns } { 0.000ns 0.864ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.864 ns" { CLOCK_50 CLOCK_50~clkctrl keyb:u11|sft[0] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.864 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyb:u11|sft[0] {} } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.147 ns" { KEY[1] keyb:u11|sft[0]~feeder keyb:u11|sft[0] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.147 ns" { KEY[1] {} KEY[1]~combout {} keyb:u11|sft[0]~feeder {} keyb:u11|sft[0] {} } { 0.000ns 0.000ns 6.009ns 0.000ns } { 0.000ns 0.864ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 29 22:20:59 2015 " "Info: Processing ended: Tue Sep 29 22:20:59 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
