// Seed: 565194934
module module_0 (
    input tri1 id_0,
    output wor id_1,
    input wor id_2,
    input wand id_3,
    input tri1 id_4,
    input tri id_5,
    output uwire id_6,
    output wand id_7,
    input supply1 id_8,
    input wire id_9,
    output tri0 id_10,
    output tri id_11,
    inout wand id_12,
    output wand id_13,
    input uwire id_14,
    input tri0 id_15,
    output supply1 id_16,
    input wand id_17,
    input tri0 id_18,
    input uwire id_19,
    input wand id_20
);
endmodule
module module_1 (
    output wand id_0,
    output wire id_1,
    input uwire id_2,
    input uwire id_3,
    input supply0 id_4,
    output wire id_5,
    output tri0 id_6,
    inout wand id_7,
    output tri0 id_8,
    input wor id_9,
    input wand id_10,
    output uwire id_11
);
  logic id_13;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_3,
      id_3,
      id_2,
      id_9,
      id_7,
      id_6,
      id_10,
      id_9,
      id_1,
      id_0,
      id_7,
      id_8,
      id_4,
      id_7,
      id_7,
      id_9,
      id_7,
      id_2,
      id_9
  );
  assign modCall_1.id_7 = 0;
endmodule
