--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/ZhengchengTao/Desktop/Aurora_1/iseconfig/filter.filter -intstyle ise
-v 3 -s 1 -n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr
glib_top.pcf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk125_1_p = PERIOD TIMEGRP "clk125_1_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_1_p = PERIOD TIMEGRP "clk125_1_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y3.MGTREFCLKRX1
  Clock network: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/gt_refclk
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y3.MGTREFCLKTX1
  Clock network: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/gt_refclk
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y0.MGTREFCLKRX1
  Clock network: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/gt_refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_1_n = PERIOD TIMEGRP "clk125_1_n" TS_clk125_1_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_1_n = PERIOD TIMEGRP "clk125_1_n" TS_clk125_1_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y3.MGTREFCLKRX1
  Clock network: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/gt_refclk
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y3.MGTREFCLKTX1
  Clock network: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/gt_refclk
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y0.MGTREFCLKRX1
  Clock network: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/gt_refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y4.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y4.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 78863 paths analyzed, 6362 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.972ns.
--------------------------------------------------------------------------------

Paths for end point system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/csum_intl_15 (SLICE_X94Y85.D2), 1646 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txa_8 (FF)
  Destination:          system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/csum_intl_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.877ns (Levels of Logic = 9)
  Clock Path Skew:      -0.060ns (0.870 - 0.930)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txa_8 to system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/csum_intl_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y85.AQ      Tcko                  0.381   system/eth_B.phy_ipb_ctrl/udp_txa<8>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txa_8
    SLICE_X96Y87.B2      net (fanout=7)        0.986   system/eth_B.phy_ipb_ctrl/udp_txa<8>
    SLICE_X96Y87.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txa[0]_isUDPsum_AND_53_o
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txaNext[10]_GND_144_o_equal_54_o<10>11
    SLICE_X88Y84.B2      net (fanout=8)        1.174   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txaNext[10]_GND_144_o_equal_54_o<10>1
    SLICE_X88Y84.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/deven<0>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txa[10]_GND_144_o_equal_70_o<10>11
    SLICE_X88Y84.A2      net (fanout=6)        0.488   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txa[10]_GND_144_o_equal_70_o<10>1
    SLICE_X88Y84.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/deven<0>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/Mmux_udp_csum_input11
    SLICE_X93Y82.A1      net (fanout=1)        0.786   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_csum_input<0>
    SLICE_X93Y82.COUT    Topcya                0.409   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_n0024_cy<3>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_n0024_lut<0>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_n0024_cy<3>
    SLICE_X93Y83.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_n0024_cy<3>
    SLICE_X93Y83.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_n0024_cy<7>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_n0024_cy<7>
    SLICE_X93Y84.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_n0024_cy<7>
    SLICE_X93Y84.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_n0024_cy<11>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_n0024_cy<11>
    SLICE_X93Y85.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_n0024_cy<11>
    SLICE_X93Y85.BMUX    Tcinb                 0.273   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/n0024<15>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_n0024_cy<15>
    SLICE_X92Y86.B2      net (fanout=2)        0.734   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/n0024<13>
    SLICE_X92Y86.DMUX    Topbd                 0.608   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/csum_add[15]_GND_140_o_add_5_OUT<15>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/n0024<13>_rt
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_csum_add[15]_GND_140_o_add_5_OUT_xor<15>
    SLICE_X94Y85.D2      net (fanout=1)        0.608   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/csum_add[15]_GND_140_o_add_5_OUT<15>
    SLICE_X94Y85.CLK     Tas                   0.070   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/csum_intl<15>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Mmux_csum_add[15]_csum_add[15]_mux_6_OUT71
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/csum_intl_15
    -------------------------------------------------  ---------------------------
    Total                                      6.877ns (2.101ns logic, 4.776ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txa_8 (FF)
  Destination:          system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/csum_intl_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.799ns (Levels of Logic = 8)
  Clock Path Skew:      -0.060ns (0.870 - 0.930)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txa_8 to system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/csum_intl_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y85.AQ      Tcko                  0.381   system/eth_B.phy_ipb_ctrl/udp_txa<8>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txa_8
    SLICE_X96Y87.B2      net (fanout=7)        0.986   system/eth_B.phy_ipb_ctrl/udp_txa<8>
    SLICE_X96Y87.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txa[0]_isUDPsum_AND_53_o
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txaNext[10]_GND_144_o_equal_54_o<10>11
    SLICE_X88Y84.B2      net (fanout=8)        1.174   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txaNext[10]_GND_144_o_equal_54_o<10>1
    SLICE_X88Y84.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/deven<0>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txa[10]_GND_144_o_equal_70_o<10>11
    SLICE_X89Y85.D2      net (fanout=6)        0.611   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txa[10]_GND_144_o_equal_70_o<10>1
    SLICE_X89Y85.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/deven<4>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/Mmux_udp_csum_input51
    SLICE_X93Y83.A3      net (fanout=1)        0.663   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_csum_input<4>
    SLICE_X93Y83.COUT    Topcya                0.409   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_n0024_cy<7>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_n0024_lut<4>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_n0024_cy<7>
    SLICE_X93Y84.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_n0024_cy<7>
    SLICE_X93Y84.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_n0024_cy<11>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_n0024_cy<11>
    SLICE_X93Y85.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_n0024_cy<11>
    SLICE_X93Y85.BMUX    Tcinb                 0.273   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/n0024<15>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_n0024_cy<15>
    SLICE_X92Y86.B2      net (fanout=2)        0.734   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/n0024<13>
    SLICE_X92Y86.DMUX    Topbd                 0.608   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/csum_add[15]_GND_140_o_add_5_OUT<15>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/n0024<13>_rt
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_csum_add[15]_GND_140_o_add_5_OUT_xor<15>
    SLICE_X94Y85.D2      net (fanout=1)        0.608   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/csum_add[15]_GND_140_o_add_5_OUT<15>
    SLICE_X94Y85.CLK     Tas                   0.070   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/csum_intl<15>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Mmux_csum_add[15]_csum_add[15]_mux_6_OUT71
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/csum_intl_15
    -------------------------------------------------  ---------------------------
    Total                                      6.799ns (2.023ns logic, 4.776ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txa_8 (FF)
  Destination:          system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/csum_intl_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.779ns (Levels of Logic = 9)
  Clock Path Skew:      -0.060ns (0.870 - 0.930)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txa_8 to system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/csum_intl_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y85.AQ      Tcko                  0.381   system/eth_B.phy_ipb_ctrl/udp_txa<8>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txa_8
    SLICE_X96Y87.B2      net (fanout=7)        0.986   system/eth_B.phy_ipb_ctrl/udp_txa<8>
    SLICE_X96Y87.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txa[0]_isUDPsum_AND_53_o
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txaNext[10]_GND_144_o_equal_54_o<10>11
    SLICE_X88Y84.B2      net (fanout=8)        1.174   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txaNext[10]_GND_144_o_equal_54_o<10>1
    SLICE_X88Y84.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/deven<0>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txa[10]_GND_144_o_equal_70_o<10>11
    SLICE_X88Y84.A2      net (fanout=6)        0.488   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txa[10]_GND_144_o_equal_70_o<10>1
    SLICE_X88Y84.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/deven<0>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/Mmux_udp_csum_input11
    SLICE_X93Y82.A1      net (fanout=1)        0.786   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_csum_input<0>
    SLICE_X93Y82.COUT    Topcya                0.409   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_n0024_cy<3>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_n0024_lut<0>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_n0024_cy<3>
    SLICE_X93Y83.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_n0024_cy<3>
    SLICE_X93Y83.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_n0024_cy<7>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_n0024_cy<7>
    SLICE_X93Y84.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_n0024_cy<7>
    SLICE_X93Y84.BMUX    Tcinb                 0.273   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_n0024_cy<11>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_n0024_cy<11>
    SLICE_X92Y85.B2      net (fanout=2)        0.600   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/n0024<9>
    SLICE_X92Y85.COUT    Topcyb                0.406   system/eth_B.phy_ipb_ctrl/handler/state_FSM_FFd13-In
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/n0024<9>_rt
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_csum_add[15]_GND_140_o_add_5_OUT_cy<11>
    SLICE_X92Y86.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_csum_add[15]_GND_140_o_add_5_OUT_cy<11>
    SLICE_X92Y86.DMUX    Tcind                 0.316   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/csum_add[15]_GND_140_o_add_5_OUT<15>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_csum_add[15]_GND_140_o_add_5_OUT_xor<15>
    SLICE_X94Y85.D2      net (fanout=1)        0.608   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/csum_add[15]_GND_140_o_add_5_OUT<15>
    SLICE_X94Y85.CLK     Tas                   0.070   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/csum_intl<15>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Mmux_csum_add[15]_csum_add[15]_mux_6_OUT71
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/csum_intl_15
    -------------------------------------------------  ---------------------------
    Total                                      6.779ns (2.137ns logic, 4.642ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa_10 (SLICE_X104Y115.CE), 45 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.875ns (Levels of Logic = 6)
  Clock Path Skew:      -0.039ns (0.873 - 0.912)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y104.AQ     Tcko                  0.381   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X90Y104.D5     net (fanout=4)        0.212   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X90Y104.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o1_INV_0
    SLICE_X92Y116.D2     net (fanout=13)       1.441   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
    SLICE_X92Y116.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_len<6>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/Mram_rplen7
    SLICE_X95Y114.B2     net (fanout=2)        0.727   system/eth_B.fmc2_ipb_ctrl/udp_len<6>
    SLICE_X95Y114.B      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_txlen<0>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o114
    SLICE_X96Y112.A1     net (fanout=1)        0.737   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o113
    SLICE_X96Y112.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_len<2>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o115
    SLICE_X93Y110.B2     net (fanout=6)        0.731   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o
    SLICE_X93Y110.BMUX   Tilo                  0.197   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/state_FSM_FFd1
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv111
    SLICE_X93Y110.A1     net (fanout=2)        0.595   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv11
    SLICE_X93Y110.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/state_FSM_FFd1
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0310_inv1
    SLICE_X104Y115.CE    net (fanout=8)        1.196   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0310_inv
    SLICE_X104Y115.CLK   Tceck                 0.318   system/eth_B.fmc2_ipb_ctrl/udp_txa<10>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa_10
    -------------------------------------------------  ---------------------------
    Total                                      6.875ns (1.236ns logic, 5.639ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.562ns (Levels of Logic = 6)
  Clock Path Skew:      -0.039ns (0.873 - 0.912)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y104.AQ     Tcko                  0.381   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X90Y104.D5     net (fanout=4)        0.212   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X90Y104.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o1_INV_0
    SLICE_X90Y114.D2     net (fanout=13)       1.378   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
    SLICE_X90Y114.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_len<0>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/Mram_rplen1
    SLICE_X95Y114.B5     net (fanout=2)        0.477   system/eth_B.fmc2_ipb_ctrl/udp_len<0>
    SLICE_X95Y114.B      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_txlen<0>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o114
    SLICE_X96Y112.A1     net (fanout=1)        0.737   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o113
    SLICE_X96Y112.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_len<2>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o115
    SLICE_X93Y110.B2     net (fanout=6)        0.731   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o
    SLICE_X93Y110.BMUX   Tilo                  0.197   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/state_FSM_FFd1
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv111
    SLICE_X93Y110.A1     net (fanout=2)        0.595   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv11
    SLICE_X93Y110.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/state_FSM_FFd1
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0310_inv1
    SLICE_X104Y115.CE    net (fanout=8)        1.196   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0310_inv
    SLICE_X104Y115.CLK   Tceck                 0.318   system/eth_B.fmc2_ipb_ctrl/udp_txa<10>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa_10
    -------------------------------------------------  ---------------------------
    Total                                      6.562ns (1.236ns logic, 5.326ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.413ns (Levels of Logic = 6)
  Clock Path Skew:      -0.039ns (0.873 - 0.912)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y104.AQ     Tcko                  0.381   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X90Y104.D5     net (fanout=4)        0.212   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X90Y104.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o1_INV_0
    SLICE_X88Y113.D2     net (fanout=13)       1.247   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
    SLICE_X88Y113.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_len<5>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/Mram_rplen6
    SLICE_X95Y114.B6     net (fanout=2)        0.459   system/eth_B.fmc2_ipb_ctrl/udp_len<5>
    SLICE_X95Y114.B      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_txlen<0>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o114
    SLICE_X96Y112.A1     net (fanout=1)        0.737   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o113
    SLICE_X96Y112.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_len<2>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o115
    SLICE_X93Y110.B2     net (fanout=6)        0.731   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o
    SLICE_X93Y110.BMUX   Tilo                  0.197   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/state_FSM_FFd1
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv111
    SLICE_X93Y110.A1     net (fanout=2)        0.595   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv11
    SLICE_X93Y110.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/state_FSM_FFd1
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0310_inv1
    SLICE_X104Y115.CE    net (fanout=8)        1.196   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0310_inv
    SLICE_X104Y115.CLK   Tceck                 0.318   system/eth_B.fmc2_ipb_ctrl/udp_txa<10>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa_10
    -------------------------------------------------  ---------------------------
    Total                                      6.413ns (1.236ns logic, 5.177ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/csum_intl_9 (SLICE_X91Y84.B2), 809 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txa_8 (FF)
  Destination:          system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/csum_intl_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.810ns (Levels of Logic = 8)
  Clock Path Skew:      -0.067ns (0.863 - 0.930)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txa_8 to system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/csum_intl_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y85.AQ      Tcko                  0.381   system/eth_B.phy_ipb_ctrl/udp_txa<8>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txa_8
    SLICE_X96Y87.B2      net (fanout=7)        0.986   system/eth_B.phy_ipb_ctrl/udp_txa<8>
    SLICE_X96Y87.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txa[0]_isUDPsum_AND_53_o
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txaNext[10]_GND_144_o_equal_54_o<10>11
    SLICE_X88Y84.B2      net (fanout=8)        1.174   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txaNext[10]_GND_144_o_equal_54_o<10>1
    SLICE_X88Y84.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/deven<0>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txa[10]_GND_144_o_equal_70_o<10>11
    SLICE_X88Y84.A2      net (fanout=6)        0.488   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txa[10]_GND_144_o_equal_70_o<10>1
    SLICE_X88Y84.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/deven<0>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/Mmux_udp_csum_input11
    SLICE_X93Y82.A1      net (fanout=1)        0.786   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_csum_input<0>
    SLICE_X93Y82.COUT    Topcya                0.409   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_n0024_cy<3>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_n0024_lut<0>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_n0024_cy<3>
    SLICE_X93Y83.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_n0024_cy<3>
    SLICE_X93Y83.BMUX    Tcinb                 0.273   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_n0024_cy<7>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_n0024_cy<7>
    SLICE_X92Y84.B2      net (fanout=2)        0.600   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/n0024<5>
    SLICE_X92Y84.COUT    Topcyb                0.406   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_csum_add[15]_GND_140_o_add_5_OUT_cy<7>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/n0024<5>_rt
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_csum_add[15]_GND_140_o_add_5_OUT_cy<7>
    SLICE_X92Y85.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_csum_add[15]_GND_140_o_add_5_OUT_cy<7>
    SLICE_X92Y85.BMUX    Tcinb                 0.276   system/eth_B.phy_ipb_ctrl/handler/state_FSM_FFd13-In
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_csum_add[15]_GND_140_o_add_5_OUT_cy<11>
    SLICE_X91Y84.B2      net (fanout=1)        0.757   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/csum_add[15]_GND_140_o_add_5_OUT<9>
    SLICE_X91Y84.CLK     Tas                   0.070   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/csum_intl<11>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Mmux_csum_add[15]_csum_add[15]_mux_6_OUT161
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/csum_intl_9
    -------------------------------------------------  ---------------------------
    Total                                      6.810ns (2.019ns logic, 4.791ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txa_8 (FF)
  Destination:          system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/csum_intl_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.774ns (Levels of Logic = 8)
  Clock Path Skew:      -0.067ns (0.863 - 0.930)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txa_8 to system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/csum_intl_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y85.AQ      Tcko                  0.381   system/eth_B.phy_ipb_ctrl/udp_txa<8>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txa_8
    SLICE_X96Y87.B2      net (fanout=7)        0.986   system/eth_B.phy_ipb_ctrl/udp_txa<8>
    SLICE_X96Y87.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txa[0]_isUDPsum_AND_53_o
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txaNext[10]_GND_144_o_equal_54_o<10>11
    SLICE_X88Y84.B2      net (fanout=8)        1.174   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txaNext[10]_GND_144_o_equal_54_o<10>1
    SLICE_X88Y84.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/deven<0>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txa[10]_GND_144_o_equal_70_o<10>11
    SLICE_X88Y84.A2      net (fanout=6)        0.488   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txa[10]_GND_144_o_equal_70_o<10>1
    SLICE_X88Y84.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/deven<0>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/Mmux_udp_csum_input11
    SLICE_X93Y82.A1      net (fanout=1)        0.786   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_csum_input<0>
    SLICE_X93Y82.COUT    Topcya                0.409   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_n0024_cy<3>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_n0024_lut<0>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_n0024_cy<3>
    SLICE_X93Y83.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_n0024_cy<3>
    SLICE_X93Y83.DMUX    Tcind                 0.315   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_n0024_cy<7>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_n0024_cy<7>
    SLICE_X92Y84.D2      net (fanout=2)        0.609   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/n0024<7>
    SLICE_X92Y84.COUT    Topcyd                0.319   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_csum_add[15]_GND_140_o_add_5_OUT_cy<7>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/n0024<7>_rt
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_csum_add[15]_GND_140_o_add_5_OUT_cy<7>
    SLICE_X92Y85.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_csum_add[15]_GND_140_o_add_5_OUT_cy<7>
    SLICE_X92Y85.BMUX    Tcinb                 0.276   system/eth_B.phy_ipb_ctrl/handler/state_FSM_FFd13-In
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_csum_add[15]_GND_140_o_add_5_OUT_cy<11>
    SLICE_X91Y84.B2      net (fanout=1)        0.757   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/csum_add[15]_GND_140_o_add_5_OUT<9>
    SLICE_X91Y84.CLK     Tas                   0.070   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/csum_intl<11>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Mmux_csum_add[15]_csum_add[15]_mux_6_OUT161
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/csum_intl_9
    -------------------------------------------------  ---------------------------
    Total                                      6.774ns (1.974ns logic, 4.800ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txa_8 (FF)
  Destination:          system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/csum_intl_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.742ns (Levels of Logic = 8)
  Clock Path Skew:      -0.067ns (0.863 - 0.930)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txa_8 to system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/csum_intl_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y85.AQ      Tcko                  0.381   system/eth_B.phy_ipb_ctrl/udp_txa<8>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txa_8
    SLICE_X96Y87.B2      net (fanout=7)        0.986   system/eth_B.phy_ipb_ctrl/udp_txa<8>
    SLICE_X96Y87.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txa[0]_isUDPsum_AND_53_o
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txaNext[10]_GND_144_o_equal_54_o<10>11
    SLICE_X88Y84.B2      net (fanout=8)        1.174   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txaNext[10]_GND_144_o_equal_54_o<10>1
    SLICE_X88Y84.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/deven<0>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txa[10]_GND_144_o_equal_70_o<10>11
    SLICE_X88Y84.A2      net (fanout=6)        0.488   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/txa[10]_GND_144_o_equal_70_o<10>1
    SLICE_X88Y84.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/deven<0>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/Mmux_udp_csum_input11
    SLICE_X93Y82.A1      net (fanout=1)        0.786   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_csum_input<0>
    SLICE_X93Y82.DMUX    Topad                 0.614   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_n0024_cy<3>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_n0024_lut<0>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_n0024_cy<3>
    SLICE_X92Y83.D2      net (fanout=2)        0.609   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/n0024<3>
    SLICE_X92Y83.COUT    Topcyd                0.319   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_csum_add[15]_GND_140_o_add_5_OUT_cy<3>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/n0024<3>_rt
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_csum_add[15]_GND_140_o_add_5_OUT_cy<3>
    SLICE_X92Y84.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_csum_add[15]_GND_140_o_add_5_OUT_cy<3>
    SLICE_X92Y84.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_csum_add[15]_GND_140_o_add_5_OUT_cy<7>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_csum_add[15]_GND_140_o_add_5_OUT_cy<7>
    SLICE_X92Y85.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_csum_add[15]_GND_140_o_add_5_OUT_cy<7>
    SLICE_X92Y85.BMUX    Tcinb                 0.276   system/eth_B.phy_ipb_ctrl/handler/state_FSM_FFd13-In
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Madd_csum_add[15]_GND_140_o_add_5_OUT_cy<11>
    SLICE_X91Y84.B2      net (fanout=1)        0.757   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/csum_add[15]_GND_140_o_add_5_OUT<9>
    SLICE_X91Y84.CLK     Tas                   0.070   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/csum_intl<11>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/Mmux_csum_add[15]_csum_add[15]_mux_6_OUT161
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udpCSUM/csum_intl_9
    -------------------------------------------------  ---------------------------
    Total                                      6.742ns (1.942ns logic, 4.800ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/ip_len_4 (SLICE_X81Y83.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/eth_B.phy_ipb_ctrl/shim/packet_len_o_0 (FF)
  Destination:          system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/ip_len_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.686 - 0.654)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 4.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Minimum Data Path at Fast Process Corner: system/eth_B.phy_ipb_ctrl/shim/packet_len_o_0 to system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/ip_len_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y83.CQ      Tcko                  0.115   system/eth_B.phy_ipb_ctrl/packet_resp_len<0>
                                                       system/eth_B.phy_ipb_ctrl/shim/packet_len_o_0
    SLICE_X81Y83.D1      net (fanout=7)        0.345   system/eth_B.phy_ipb_ctrl/packet_resp_len<0>
    SLICE_X81Y83.CLK     Tah         (-Th)     0.060   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/ip_len<4>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/Madd_n0180[11:0]_xor<4>11
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/ip_len_4
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.055ns logic, 0.345ns route)
                                                       (13.8% logic, 86.3% route)

--------------------------------------------------------------------------------

Paths for end point system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_len_11 (SLICE_X81Y84.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/eth_B.phy_ipb_ctrl/shim/packet_len_o_3 (FF)
  Destination:          system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_len_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.027ns (0.685 - 0.658)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 4.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Minimum Data Path at Fast Process Corner: system/eth_B.phy_ipb_ctrl/shim/packet_len_o_3 to system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_len_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y84.DQ      Tcko                  0.098   system/eth_B.phy_ipb_ctrl/packet_resp_len<3>
                                                       system/eth_B.phy_ipb_ctrl/shim/packet_len_o_3
    SLICE_X81Y84.D4      net (fanout=15)       0.358   system/eth_B.phy_ipb_ctrl/packet_resp_len<3>
    SLICE_X81Y84.CLK     Tah         (-Th)     0.057   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_len<11>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/Madd_n0182[11:0]_cy<10>11
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_len_11
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.041ns logic, 0.358ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Paths for end point system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/ip_len_9 (SLICE_X81Y83.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/eth_B.phy_ipb_ctrl/shim/packet_len_o_7 (FF)
  Destination:          system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/ip_len_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.686 - 0.653)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 4.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Minimum Data Path at Fast Process Corner: system/eth_B.phy_ipb_ctrl/shim/packet_len_o_7 to system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/ip_len_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y84.CQ      Tcko                  0.115   system/eth_B.phy_ipb_ctrl/packet_resp_len<7>
                                                       system/eth_B.phy_ipb_ctrl/shim/packet_len_o_7
    SLICE_X81Y83.A5      net (fanout=7)        0.350   system/eth_B.phy_ipb_ctrl/packet_resp_len<7>
    SLICE_X81Y83.CLK     Tah         (-Th)     0.055   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/ip_len<4>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/Madd_n0180[11:0]_xor<9>11
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/ip_len_9
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.060ns logic, 0.350ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y4.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y4.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: user_pri_clk
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: user_pri_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4610 paths analyzed, 523 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.310ns (Levels of Logic = 1)
  Clock Path Skew:      0.089ns (1.603 - 1.514)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y118.DQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X64Y81.A4      net (fanout=22)       2.748   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X64Y81.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        2.839   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      6.310ns (0.723ns logic, 5.587ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.984ns (Levels of Logic = 1)
  Clock Path Skew:      0.089ns (1.603 - 1.514)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y118.DMUX   Tshcko                0.422   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X64Y81.A3      net (fanout=23)       2.337   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X64Y81.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        2.839   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.984ns (0.808ns logic, 5.176ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.335ns (Levels of Logic = 0)
  Clock Path Skew:      0.089ns (1.603 - 1.514)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y118.DMUX   Tshcko                0.422   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.AX      net (fanout=23)       3.879   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.CLK     Tdick                 0.034   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.335ns (0.456ns logic, 3.879ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_19 (SLICE_X96Y23.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_2 (FF)
  Destination:          usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_19 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.747ns (Levels of Logic = 5)
  Clock Path Skew:      -0.324ns (0.172 - 0.496)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_2 to usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y19.CQ      Tcko                  0.381   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<3>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_2
    SLICE_X96Y19.C5      net (fanout=2)        2.629   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<2>
    SLICE_X96Y19.COUT    Topcyc                0.340   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<3>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<2>_rt
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<3>
    SLICE_X96Y20.CIN     net (fanout=1)        0.023   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<3>
    SLICE_X96Y20.COUT    Tbyp                  0.078   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<7>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<7>
    SLICE_X96Y21.CIN     net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<7>
    SLICE_X96Y21.COUT    Tbyp                  0.078   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<11>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<11>
    SLICE_X96Y22.CIN     net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<11>
    SLICE_X96Y22.COUT    Tbyp                  0.078   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<15>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<15>
    SLICE_X96Y23.CIN     net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<15>
    SLICE_X96Y23.CLK     Tcinck                0.140   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_xor<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_19
    -------------------------------------------------  ---------------------------
    Total                                      3.747ns (1.095ns logic, 2.652ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_0 (FF)
  Destination:          usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_19 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.658ns (Levels of Logic = 5)
  Clock Path Skew:      -0.324ns (0.172 - 0.496)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_0 to usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y19.AQ      Tcko                  0.381   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<3>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_0
    SLICE_X96Y19.A5      net (fanout=1)        2.470   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<0>
    SLICE_X96Y19.COUT    Topcya                0.410   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<3>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_lut<0>_INV_0
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<3>
    SLICE_X96Y20.CIN     net (fanout=1)        0.023   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<3>
    SLICE_X96Y20.COUT    Tbyp                  0.078   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<7>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<7>
    SLICE_X96Y21.CIN     net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<7>
    SLICE_X96Y21.COUT    Tbyp                  0.078   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<11>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<11>
    SLICE_X96Y22.CIN     net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<11>
    SLICE_X96Y22.COUT    Tbyp                  0.078   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<15>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<15>
    SLICE_X96Y23.CIN     net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<15>
    SLICE_X96Y23.CLK     Tcinck                0.140   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_xor<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_19
    -------------------------------------------------  ---------------------------
    Total                                      3.658ns (1.165ns logic, 2.493ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_1 (FF)
  Destination:          usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_19 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.586ns (Levels of Logic = 5)
  Clock Path Skew:      -0.324ns (0.172 - 0.496)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_1 to usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y19.BQ      Tcko                  0.381   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<3>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_1
    SLICE_X96Y19.B5      net (fanout=2)        2.402   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<1>
    SLICE_X96Y19.COUT    Topcyb                0.406   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<3>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<1>_rt
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<3>
    SLICE_X96Y20.CIN     net (fanout=1)        0.023   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<3>
    SLICE_X96Y20.COUT    Tbyp                  0.078   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<7>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<7>
    SLICE_X96Y21.CIN     net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<7>
    SLICE_X96Y21.COUT    Tbyp                  0.078   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<11>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<11>
    SLICE_X96Y22.CIN     net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<11>
    SLICE_X96Y22.COUT    Tbyp                  0.078   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<15>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<15>
    SLICE_X96Y23.CIN     net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<15>
    SLICE_X96Y23.CLK     Tcinck                0.140   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_xor<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_19
    -------------------------------------------------  ---------------------------
    Total                                      3.586ns (1.161ns logic, 2.425ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_18 (SLICE_X60Y118.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.093ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/cdce_control.timer_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y118.DQ     Tcko                  0.098   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X60Y118.C6     net (fanout=22)       0.071   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X60Y118.CLK    Tah         (-Th)     0.076   system/cdce_synch/cdce_control.timer_19
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT101
                                                       system/cdce_synch/cdce_control.timer_18
    -------------------------------------------------  ---------------------------
    Total                                      0.093ns (0.022ns logic, 0.071ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_10 (SLICE_X61Y116.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_10 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_10 to system/cdce_synch/cdce_control.timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y116.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/cdce_control.timer_10
    SLICE_X61Y116.C5     net (fanout=3)        0.070   system/cdce_synch/cdce_control.timer_10
    SLICE_X61Y116.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT21
                                                       system/cdce_synch/cdce_control.timer_10
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.042ns logic, 0.070ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_8 (SLICE_X61Y116.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_8 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_8 to system/cdce_synch/cdce_control.timer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y116.AQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/cdce_control.timer_8
    SLICE_X61Y116.A5     net (fanout=3)        0.070   system/cdce_synch/cdce_control.timer_8
    SLICE_X61Y116.CLK    Tah         (-Th)     0.055   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT191
                                                       system/cdce_synch/cdce_control.timer_8
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.043ns logic, 0.070ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: user_pri_clk
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: user_pri_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_clk_31_25_C_from_glib_pll = PERIOD TIMEGRP         
"system_clk_31_25_C_from_glib_pll" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_clk_31_25_C_from_glib_pll = PERIOD TIMEGRP
        "system_clk_31_25_C_from_glib_pll" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y9.I0
  Clock network: system/clk_31_25_C_from_glib_pll
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0491<0>/SR
  Logical resource: system/sram2_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X36Y120.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout1 = PERIOD TIMEGRP 
"system_glib_pll_clkout1"         TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout1 = PERIOD TIMEGRP "system_glib_pll_clkout1"
        TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.500ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y17.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.500ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y16.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.500ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y19.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_clk_31_25_B_from_glib_pll = PERIOD TIMEGRP         
"system_clk_31_25_B_from_glib_pll" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_clk_31_25_B_from_glib_pll = PERIOD TIMEGRP
        "system_clk_31_25_B_from_glib_pll" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y8.I0
  Clock network: system/clk_31_25_B_from_glib_pll
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0492<0>/SR
  Logical resource: system/sram1_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X36Y93.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_clk_31_25_C_from_glib_pll_0 = PERIOD TIMEGRP       
  "system_clk_31_25_C_from_glib_pll_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 72400 paths analyzed, 1683 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.270ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_28 (SLICE_X43Y82.SR), 140 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_26 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.909ns (Levels of Logic = 9)
  Clock Path Skew:      -0.156ns (2.381 - 2.537)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_26 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.CQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<27>
                                                       system/ipb_arb/addr_to_slave_26
    SLICE_X57Y88.B1      net (fanout=4)        0.870   user_ipb_mosi[0]_ipb_addr<26>
    SLICE_X57Y88.B       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<19>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
    SLICE_X61Y86.A1      net (fanout=2)        0.727   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
    SLICE_X61Y86.A       Tilo                  0.068   system/ipb_arb/master<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X66Y90.A4      net (fanout=7)        0.974   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X66Y90.A       Tilo                  0.068   MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_10_ML_NEW_D
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y81.A3      net (fanout=1)        1.255   system/ipb_fabric/N01
    SLICE_X58Y81.A       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/hdr<23>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y91.A2      net (fanout=39)       1.408   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y91.A       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<7>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X58Y88.C1      net (fanout=34)       0.742   system/ipb_fabric/sel<2>
    SLICE_X58Y88.C       Tilo                  0.068   ics874003_mr_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X32Y110.B1     net (fanout=4)        2.261   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X32Y110.BMUX   Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X32Y110.A5     net (fanout=7)        0.325   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X32Y110.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X35Y110.B5     net (fanout=7)        0.325   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X35Y110.B      Tilo                  0.068   system/sram2_if/sramInterface/_n0229_inv
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y82.SR      net (fanout=15)       2.379   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y82.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     12.909ns (1.643ns logic, 11.266ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_26 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.768ns (Levels of Logic = 10)
  Clock Path Skew:      -0.156ns (2.381 - 2.537)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_26 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.CQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<27>
                                                       system/ipb_arb/addr_to_slave_26
    SLICE_X57Y88.B1      net (fanout=4)        0.870   user_ipb_mosi[0]_ipb_addr<26>
    SLICE_X57Y88.B       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<19>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
    SLICE_X61Y86.A1      net (fanout=2)        0.727   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
    SLICE_X61Y86.A       Tilo                  0.068   system/ipb_arb/master<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X66Y90.A4      net (fanout=7)        0.974   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X66Y90.A       Tilo                  0.068   MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_10_ML_NEW_D
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y81.A3      net (fanout=1)        1.255   system/ipb_fabric/N01
    SLICE_X58Y81.A       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/hdr<23>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y81.B3      net (fanout=39)       0.351   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y81.BMUX    Tilo                  0.186   system/eth_B.fmc2_ipb_ctrl/trans/tx/hdr<23>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X58Y88.B2      net (fanout=1)        0.874   system/ipb_fabric/N36
    SLICE_X58Y88.B       Tilo                  0.068   ics874003_mr_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X58Y88.C2      net (fanout=33)       0.598   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X58Y88.C       Tilo                  0.068   ics874003_mr_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X32Y110.B1     net (fanout=4)        2.261   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X32Y110.BMUX   Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X32Y110.A5     net (fanout=7)        0.325   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X32Y110.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X35Y110.B5     net (fanout=7)        0.325   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X35Y110.B      Tilo                  0.068   system/sram2_if/sramInterface/_n0229_inv
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y82.SR      net (fanout=15)       2.379   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y82.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     12.768ns (1.829ns logic, 10.939ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_31 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.537ns (Levels of Logic = 9)
  Clock Path Skew:      -0.154ns (2.381 - 2.535)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_31 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y88.DQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<31>
                                                       system/ipb_arb/addr_to_slave_31
    SLICE_X57Y88.B2      net (fanout=8)        0.498   user_ipb_mosi[0]_ipb_addr<31>
    SLICE_X57Y88.B       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<19>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
    SLICE_X61Y86.A1      net (fanout=2)        0.727   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
    SLICE_X61Y86.A       Tilo                  0.068   system/ipb_arb/master<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X66Y90.A4      net (fanout=7)        0.974   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X66Y90.A       Tilo                  0.068   MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_10_ML_NEW_D
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y81.A3      net (fanout=1)        1.255   system/ipb_fabric/N01
    SLICE_X58Y81.A       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/hdr<23>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y91.A2      net (fanout=39)       1.408   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y91.A       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<7>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X58Y88.C1      net (fanout=34)       0.742   system/ipb_fabric/sel<2>
    SLICE_X58Y88.C       Tilo                  0.068   ics874003_mr_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X32Y110.B1     net (fanout=4)        2.261   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X32Y110.BMUX   Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X32Y110.A5     net (fanout=7)        0.325   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X32Y110.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X35Y110.B5     net (fanout=7)        0.325   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X35Y110.B      Tilo                  0.068   system/sram2_if/sramInterface/_n0229_inv
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y82.SR      net (fanout=15)       2.379   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y82.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     12.537ns (1.643ns logic, 10.894ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_27 (SLICE_X43Y82.SR), 140 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_26 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.909ns (Levels of Logic = 9)
  Clock Path Skew:      -0.156ns (2.381 - 2.537)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_26 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.CQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<27>
                                                       system/ipb_arb/addr_to_slave_26
    SLICE_X57Y88.B1      net (fanout=4)        0.870   user_ipb_mosi[0]_ipb_addr<26>
    SLICE_X57Y88.B       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<19>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
    SLICE_X61Y86.A1      net (fanout=2)        0.727   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
    SLICE_X61Y86.A       Tilo                  0.068   system/ipb_arb/master<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X66Y90.A4      net (fanout=7)        0.974   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X66Y90.A       Tilo                  0.068   MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_10_ML_NEW_D
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y81.A3      net (fanout=1)        1.255   system/ipb_fabric/N01
    SLICE_X58Y81.A       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/hdr<23>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y91.A2      net (fanout=39)       1.408   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y91.A       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<7>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X58Y88.C1      net (fanout=34)       0.742   system/ipb_fabric/sel<2>
    SLICE_X58Y88.C       Tilo                  0.068   ics874003_mr_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X32Y110.B1     net (fanout=4)        2.261   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X32Y110.BMUX   Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X32Y110.A5     net (fanout=7)        0.325   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X32Y110.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X35Y110.B5     net (fanout=7)        0.325   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X35Y110.B      Tilo                  0.068   system/sram2_if/sramInterface/_n0229_inv
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y82.SR      net (fanout=15)       2.379   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y82.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     12.909ns (1.643ns logic, 11.266ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_26 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.768ns (Levels of Logic = 10)
  Clock Path Skew:      -0.156ns (2.381 - 2.537)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_26 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.CQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<27>
                                                       system/ipb_arb/addr_to_slave_26
    SLICE_X57Y88.B1      net (fanout=4)        0.870   user_ipb_mosi[0]_ipb_addr<26>
    SLICE_X57Y88.B       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<19>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
    SLICE_X61Y86.A1      net (fanout=2)        0.727   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
    SLICE_X61Y86.A       Tilo                  0.068   system/ipb_arb/master<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X66Y90.A4      net (fanout=7)        0.974   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X66Y90.A       Tilo                  0.068   MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_10_ML_NEW_D
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y81.A3      net (fanout=1)        1.255   system/ipb_fabric/N01
    SLICE_X58Y81.A       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/hdr<23>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y81.B3      net (fanout=39)       0.351   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y81.BMUX    Tilo                  0.186   system/eth_B.fmc2_ipb_ctrl/trans/tx/hdr<23>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X58Y88.B2      net (fanout=1)        0.874   system/ipb_fabric/N36
    SLICE_X58Y88.B       Tilo                  0.068   ics874003_mr_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X58Y88.C2      net (fanout=33)       0.598   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X58Y88.C       Tilo                  0.068   ics874003_mr_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X32Y110.B1     net (fanout=4)        2.261   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X32Y110.BMUX   Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X32Y110.A5     net (fanout=7)        0.325   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X32Y110.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X35Y110.B5     net (fanout=7)        0.325   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X35Y110.B      Tilo                  0.068   system/sram2_if/sramInterface/_n0229_inv
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y82.SR      net (fanout=15)       2.379   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y82.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     12.768ns (1.829ns logic, 10.939ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_31 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.537ns (Levels of Logic = 9)
  Clock Path Skew:      -0.154ns (2.381 - 2.535)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_31 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y88.DQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<31>
                                                       system/ipb_arb/addr_to_slave_31
    SLICE_X57Y88.B2      net (fanout=8)        0.498   user_ipb_mosi[0]_ipb_addr<31>
    SLICE_X57Y88.B       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<19>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
    SLICE_X61Y86.A1      net (fanout=2)        0.727   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
    SLICE_X61Y86.A       Tilo                  0.068   system/ipb_arb/master<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X66Y90.A4      net (fanout=7)        0.974   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X66Y90.A       Tilo                  0.068   MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_10_ML_NEW_D
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y81.A3      net (fanout=1)        1.255   system/ipb_fabric/N01
    SLICE_X58Y81.A       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/hdr<23>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y91.A2      net (fanout=39)       1.408   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y91.A       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<7>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X58Y88.C1      net (fanout=34)       0.742   system/ipb_fabric/sel<2>
    SLICE_X58Y88.C       Tilo                  0.068   ics874003_mr_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X32Y110.B1     net (fanout=4)        2.261   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X32Y110.BMUX   Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X32Y110.A5     net (fanout=7)        0.325   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X32Y110.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X35Y110.B5     net (fanout=7)        0.325   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X35Y110.B      Tilo                  0.068   system/sram2_if/sramInterface/_n0229_inv
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y82.SR      net (fanout=15)       2.379   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y82.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     12.537ns (1.643ns logic, 10.894ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_35 (SLICE_X38Y82.SR), 140 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_26 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_35 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.775ns (Levels of Logic = 9)
  Clock Path Skew:      -0.157ns (2.380 - 2.537)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_26 to system/sram2_if/sramInterface/DATA_O_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.CQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<27>
                                                       system/ipb_arb/addr_to_slave_26
    SLICE_X57Y88.B1      net (fanout=4)        0.870   user_ipb_mosi[0]_ipb_addr<26>
    SLICE_X57Y88.B       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<19>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
    SLICE_X61Y86.A1      net (fanout=2)        0.727   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
    SLICE_X61Y86.A       Tilo                  0.068   system/ipb_arb/master<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X66Y90.A4      net (fanout=7)        0.974   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X66Y90.A       Tilo                  0.068   MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_10_ML_NEW_D
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y81.A3      net (fanout=1)        1.255   system/ipb_fabric/N01
    SLICE_X58Y81.A       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/hdr<23>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y91.A2      net (fanout=39)       1.408   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y91.A       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<7>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X58Y88.C1      net (fanout=34)       0.742   system/ipb_fabric/sel<2>
    SLICE_X58Y88.C       Tilo                  0.068   ics874003_mr_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X32Y110.B1     net (fanout=4)        2.261   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X32Y110.BMUX   Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X32Y110.A5     net (fanout=7)        0.325   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X32Y110.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X35Y110.B5     net (fanout=7)        0.325   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X35Y110.B      Tilo                  0.068   system/sram2_if/sramInterface/_n0229_inv
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X38Y82.SR      net (fanout=15)       2.245   system/sram2_if/sramInterface/_n0147
    SLICE_X38Y82.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<26>
                                                       system/sram2_if/sramInterface/DATA_O_35
    -------------------------------------------------  ---------------------------
    Total                                     12.775ns (1.643ns logic, 11.132ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_26 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_35 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.634ns (Levels of Logic = 10)
  Clock Path Skew:      -0.157ns (2.380 - 2.537)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_26 to system/sram2_if/sramInterface/DATA_O_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.CQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<27>
                                                       system/ipb_arb/addr_to_slave_26
    SLICE_X57Y88.B1      net (fanout=4)        0.870   user_ipb_mosi[0]_ipb_addr<26>
    SLICE_X57Y88.B       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<19>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
    SLICE_X61Y86.A1      net (fanout=2)        0.727   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
    SLICE_X61Y86.A       Tilo                  0.068   system/ipb_arb/master<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X66Y90.A4      net (fanout=7)        0.974   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X66Y90.A       Tilo                  0.068   MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_10_ML_NEW_D
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y81.A3      net (fanout=1)        1.255   system/ipb_fabric/N01
    SLICE_X58Y81.A       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/hdr<23>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y81.B3      net (fanout=39)       0.351   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y81.BMUX    Tilo                  0.186   system/eth_B.fmc2_ipb_ctrl/trans/tx/hdr<23>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X58Y88.B2      net (fanout=1)        0.874   system/ipb_fabric/N36
    SLICE_X58Y88.B       Tilo                  0.068   ics874003_mr_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X58Y88.C2      net (fanout=33)       0.598   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X58Y88.C       Tilo                  0.068   ics874003_mr_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X32Y110.B1     net (fanout=4)        2.261   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X32Y110.BMUX   Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X32Y110.A5     net (fanout=7)        0.325   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X32Y110.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X35Y110.B5     net (fanout=7)        0.325   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X35Y110.B      Tilo                  0.068   system/sram2_if/sramInterface/_n0229_inv
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X38Y82.SR      net (fanout=15)       2.245   system/sram2_if/sramInterface/_n0147
    SLICE_X38Y82.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<26>
                                                       system/sram2_if/sramInterface/DATA_O_35
    -------------------------------------------------  ---------------------------
    Total                                     12.634ns (1.829ns logic, 10.805ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_31 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_35 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.403ns (Levels of Logic = 9)
  Clock Path Skew:      -0.155ns (2.380 - 2.535)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_31 to system/sram2_if/sramInterface/DATA_O_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y88.DQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<31>
                                                       system/ipb_arb/addr_to_slave_31
    SLICE_X57Y88.B2      net (fanout=8)        0.498   user_ipb_mosi[0]_ipb_addr<31>
    SLICE_X57Y88.B       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<19>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
    SLICE_X61Y86.A1      net (fanout=2)        0.727   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
    SLICE_X61Y86.A       Tilo                  0.068   system/ipb_arb/master<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X66Y90.A4      net (fanout=7)        0.974   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X66Y90.A       Tilo                  0.068   MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_10_ML_NEW_D
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y81.A3      net (fanout=1)        1.255   system/ipb_fabric/N01
    SLICE_X58Y81.A       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/hdr<23>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y91.A2      net (fanout=39)       1.408   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y91.A       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<7>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X58Y88.C1      net (fanout=34)       0.742   system/ipb_fabric/sel<2>
    SLICE_X58Y88.C       Tilo                  0.068   ics874003_mr_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X32Y110.B1     net (fanout=4)        2.261   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X32Y110.BMUX   Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X32Y110.A5     net (fanout=7)        0.325   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X32Y110.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X35Y110.B5     net (fanout=7)        0.325   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X35Y110.B      Tilo                  0.068   system/sram2_if/sramInterface/_n0229_inv
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X38Y82.SR      net (fanout=15)       2.245   system/sram2_if/sramInterface/_n0147
    SLICE_X38Y82.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<26>
                                                       system/sram2_if/sramInterface/DATA_O_35
    -------------------------------------------------  ---------------------------
    Total                                     12.403ns (1.643ns logic, 10.760ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_clk_31_25_C_from_glib_pll_0 = PERIOD TIMEGRP
        "system_clk_31_25_C_from_glib_pll_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/bist/addr_rrr_4 (SLICE_X10Y79.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.037ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/bist/main_process.addressCounter_4 (FF)
  Destination:          system/sram2_if/bist/addr_rrr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.142ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (0.713 - 0.608)
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/bist/main_process.addressCounter_4 to system/sram2_if/bist/addr_rrr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y80.AQ       Tcko                  0.115   system/sram2_if/bist/main_process.addressCounter<7>
                                                       system/sram2_if/bist/main_process.addressCounter_4
    SLICE_X10Y79.B5      net (fanout=3)        0.126   system/sram2_if/bist/main_process.addressCounter<4>
    SLICE_X10Y79.CLK     Tah         (-Th)     0.099   system/sram2_if/bist/addr_rrr<7>
                                                       system/sram2_if/bist/Mmux_GND_240_o_main_process.addressCounter[20]_mux_41_OUT161
                                                       system/sram2_if/bist/addr_rrr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.142ns (0.016ns logic, 0.126ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/bist/addr_rrr_6 (SLICE_X10Y79.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.037ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/bist/main_process.addressCounter_6 (FF)
  Destination:          system/sram2_if/bist/addr_rrr_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.142ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (0.713 - 0.608)
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/bist/main_process.addressCounter_6 to system/sram2_if/bist/addr_rrr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y80.CQ       Tcko                  0.115   system/sram2_if/bist/main_process.addressCounter<7>
                                                       system/sram2_if/bist/main_process.addressCounter_6
    SLICE_X10Y79.C5      net (fanout=3)        0.128   system/sram2_if/bist/main_process.addressCounter<6>
    SLICE_X10Y79.CLK     Tah         (-Th)     0.101   system/sram2_if/bist/addr_rrr<7>
                                                       system/sram2_if/bist/Mmux_GND_240_o_main_process.addressCounter[20]_mux_41_OUT181
                                                       system/sram2_if/bist/addr_rrr_6
    -------------------------------------------------  ---------------------------
    Total                                      0.142ns (0.014ns logic, 0.128ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_14 (SLICE_X43Y80.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_16 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.331ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (1.134 - 1.063)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_16 to system/sram2_if/sramInterface/ADDR_O_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y80.BQ      Tcko                  0.098   system/regs_from_ipbus<8><0>
                                                       system/ipb_sys_regs/regs_8_16
    SLICE_X43Y80.C5      net (fanout=75)       0.289   system/regs_from_ipbus<8><16>
    SLICE_X43Y80.CLK     Tah         (-Th)     0.056   system/sram_w[2]_addr<15>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O61
                                                       system/sram2_if/sramInterface/ADDR_O_14
    -------------------------------------------------  ---------------------------
    Total                                      0.331ns (0.042ns logic, 0.289ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_clk_31_25_C_from_glib_pll_0 = PERIOD TIMEGRP
        "system_clk_31_25_C_from_glib_pll_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y9.I0
  Clock network: system/clk_31_25_C_from_glib_pll
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0491<0>/SR
  Logical resource: system/sram2_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X36Y120.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout1_0 = PERIOD TIMEGRP 
"system_glib_pll_clkout1_0"         TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 241153 paths analyzed, 12109 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  26.780ns.
--------------------------------------------------------------------------------

Paths for end point system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_28 (SLICE_X56Y87.CE), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_eth/basex/v6_emac_v1_5_basex_inst/v6_emac (CPU)
  Destination:          system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.288ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (1.499 - 1.541)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_eth/basex/v6_emac_v1_5_basex_inst/v6_emac to system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_28
    Location                        Delay type         Delay(ns)  Physical Resource
                                                                  Logical Resource(s)
    ------------------------------------------------------------  -------------------
    TEMAC_X0Y1.EMACPHYSYNCACQSTATUS Tmaccko_SYNC          1.019   system/eth_B.fmc2_eth/basex/v6_emac_v1_5_basex_inst/v6_emac
                                                                  system/eth_B.fmc2_eth/basex/v6_emac_v1_5_basex_inst/v6_emac
    SLICE_X103Y93.A1                net (fanout=1)        0.666   user_mac_syncacqstatus<3>
    SLICE_X103Y93.A                 Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/addr<2>
                                                                  system/Mmux_ipb_rst<3>11
    SLICE_X64Y85.D1                 net (fanout=110)      2.426   system/ipb_rst<3>
    SLICE_X64Y85.D                  Tilo                  0.068   system/ipb_sys_regs/regs_5<22>
                                                                  system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0429_inv41
    SLICE_X58Y81.C2                 net (fanout=4)        1.030   system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0429_inv4
    SLICE_X58Y81.C                  Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/hdr<23>
                                                                  system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0517_inv2
    SLICE_X56Y87.CE                 net (fanout=8)        0.659   system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0517_inv
    SLICE_X56Y87.CLK                Tceck                 0.284   system/ipb_from_masters[3]_ipb_addr<31>
                                                                  system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_28
    ------------------------------------------------------------  ---------------------------
    Total                                                 6.288ns (1.507ns logic, 4.781ns route)
                                                                  (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_tx_r (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.024ns (Levels of Logic = 3)
  Clock Path Skew:      -0.041ns (1.499 - 1.540)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_tx_r to system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y104.AQ     Tcko                  0.337   system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_tx_r
                                                       system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_tx_r
    SLICE_X103Y93.A3     net (fanout=1)        1.084   system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_tx_r
    SLICE_X103Y93.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/addr<2>
                                                       system/Mmux_ipb_rst<3>11
    SLICE_X64Y85.D1      net (fanout=110)      2.426   system/ipb_rst<3>
    SLICE_X64Y85.D       Tilo                  0.068   system/ipb_sys_regs/regs_5<22>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0429_inv41
    SLICE_X58Y81.C2      net (fanout=4)        1.030   system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0429_inv4
    SLICE_X58Y81.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/hdr<23>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0517_inv2
    SLICE_X56Y87.CE      net (fanout=8)        0.659   system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0517_inv
    SLICE_X56Y87.CLK     Tceck                 0.284   system/ipb_from_masters[3]_ipb_addr<31>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_28
    -------------------------------------------------  ---------------------------
    Total                                      6.024ns (0.825ns logic, 5.199ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_rx_r (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.709ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (1.499 - 1.541)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_rx_r to system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y103.AQ     Tcko                  0.337   system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_rx_r
                                                       system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_rx_r
    SLICE_X103Y93.A5     net (fanout=1)        0.769   system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_rx_r
    SLICE_X103Y93.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/addr<2>
                                                       system/Mmux_ipb_rst<3>11
    SLICE_X64Y85.D1      net (fanout=110)      2.426   system/ipb_rst<3>
    SLICE_X64Y85.D       Tilo                  0.068   system/ipb_sys_regs/regs_5<22>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0429_inv41
    SLICE_X58Y81.C2      net (fanout=4)        1.030   system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0429_inv4
    SLICE_X58Y81.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/hdr<23>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0517_inv2
    SLICE_X56Y87.CE      net (fanout=8)        0.659   system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0517_inv
    SLICE_X56Y87.CLK     Tceck                 0.284   system/ipb_from_masters[3]_ipb_addr<31>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_28
    -------------------------------------------------  ---------------------------
    Total                                      5.709ns (0.825ns logic, 4.884ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_29 (SLICE_X56Y87.CE), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_eth/basex/v6_emac_v1_5_basex_inst/v6_emac (CPU)
  Destination:          system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.288ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (1.499 - 1.541)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_eth/basex/v6_emac_v1_5_basex_inst/v6_emac to system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_29
    Location                        Delay type         Delay(ns)  Physical Resource
                                                                  Logical Resource(s)
    ------------------------------------------------------------  -------------------
    TEMAC_X0Y1.EMACPHYSYNCACQSTATUS Tmaccko_SYNC          1.019   system/eth_B.fmc2_eth/basex/v6_emac_v1_5_basex_inst/v6_emac
                                                                  system/eth_B.fmc2_eth/basex/v6_emac_v1_5_basex_inst/v6_emac
    SLICE_X103Y93.A1                net (fanout=1)        0.666   user_mac_syncacqstatus<3>
    SLICE_X103Y93.A                 Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/addr<2>
                                                                  system/Mmux_ipb_rst<3>11
    SLICE_X64Y85.D1                 net (fanout=110)      2.426   system/ipb_rst<3>
    SLICE_X64Y85.D                  Tilo                  0.068   system/ipb_sys_regs/regs_5<22>
                                                                  system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0429_inv41
    SLICE_X58Y81.C2                 net (fanout=4)        1.030   system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0429_inv4
    SLICE_X58Y81.C                  Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/hdr<23>
                                                                  system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0517_inv2
    SLICE_X56Y87.CE                 net (fanout=8)        0.659   system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0517_inv
    SLICE_X56Y87.CLK                Tceck                 0.284   system/ipb_from_masters[3]_ipb_addr<31>
                                                                  system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_29
    ------------------------------------------------------------  ---------------------------
    Total                                                 6.288ns (1.507ns logic, 4.781ns route)
                                                                  (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_tx_r (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.024ns (Levels of Logic = 3)
  Clock Path Skew:      -0.041ns (1.499 - 1.540)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_tx_r to system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y104.AQ     Tcko                  0.337   system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_tx_r
                                                       system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_tx_r
    SLICE_X103Y93.A3     net (fanout=1)        1.084   system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_tx_r
    SLICE_X103Y93.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/addr<2>
                                                       system/Mmux_ipb_rst<3>11
    SLICE_X64Y85.D1      net (fanout=110)      2.426   system/ipb_rst<3>
    SLICE_X64Y85.D       Tilo                  0.068   system/ipb_sys_regs/regs_5<22>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0429_inv41
    SLICE_X58Y81.C2      net (fanout=4)        1.030   system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0429_inv4
    SLICE_X58Y81.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/hdr<23>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0517_inv2
    SLICE_X56Y87.CE      net (fanout=8)        0.659   system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0517_inv
    SLICE_X56Y87.CLK     Tceck                 0.284   system/ipb_from_masters[3]_ipb_addr<31>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_29
    -------------------------------------------------  ---------------------------
    Total                                      6.024ns (0.825ns logic, 5.199ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_rx_r (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.709ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (1.499 - 1.541)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_rx_r to system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y103.AQ     Tcko                  0.337   system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_rx_r
                                                       system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_rx_r
    SLICE_X103Y93.A5     net (fanout=1)        0.769   system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_rx_r
    SLICE_X103Y93.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/addr<2>
                                                       system/Mmux_ipb_rst<3>11
    SLICE_X64Y85.D1      net (fanout=110)      2.426   system/ipb_rst<3>
    SLICE_X64Y85.D       Tilo                  0.068   system/ipb_sys_regs/regs_5<22>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0429_inv41
    SLICE_X58Y81.C2      net (fanout=4)        1.030   system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0429_inv4
    SLICE_X58Y81.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/hdr<23>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0517_inv2
    SLICE_X56Y87.CE      net (fanout=8)        0.659   system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0517_inv
    SLICE_X56Y87.CLK     Tceck                 0.284   system/ipb_from_masters[3]_ipb_addr<31>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_29
    -------------------------------------------------  ---------------------------
    Total                                      5.709ns (0.825ns logic, 4.884ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_30 (SLICE_X56Y87.CE), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_eth/basex/v6_emac_v1_5_basex_inst/v6_emac (CPU)
  Destination:          system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.288ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (1.499 - 1.541)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_eth/basex/v6_emac_v1_5_basex_inst/v6_emac to system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_30
    Location                        Delay type         Delay(ns)  Physical Resource
                                                                  Logical Resource(s)
    ------------------------------------------------------------  -------------------
    TEMAC_X0Y1.EMACPHYSYNCACQSTATUS Tmaccko_SYNC          1.019   system/eth_B.fmc2_eth/basex/v6_emac_v1_5_basex_inst/v6_emac
                                                                  system/eth_B.fmc2_eth/basex/v6_emac_v1_5_basex_inst/v6_emac
    SLICE_X103Y93.A1                net (fanout=1)        0.666   user_mac_syncacqstatus<3>
    SLICE_X103Y93.A                 Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/addr<2>
                                                                  system/Mmux_ipb_rst<3>11
    SLICE_X64Y85.D1                 net (fanout=110)      2.426   system/ipb_rst<3>
    SLICE_X64Y85.D                  Tilo                  0.068   system/ipb_sys_regs/regs_5<22>
                                                                  system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0429_inv41
    SLICE_X58Y81.C2                 net (fanout=4)        1.030   system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0429_inv4
    SLICE_X58Y81.C                  Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/hdr<23>
                                                                  system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0517_inv2
    SLICE_X56Y87.CE                 net (fanout=8)        0.659   system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0517_inv
    SLICE_X56Y87.CLK                Tceck                 0.284   system/ipb_from_masters[3]_ipb_addr<31>
                                                                  system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_30
    ------------------------------------------------------------  ---------------------------
    Total                                                 6.288ns (1.507ns logic, 4.781ns route)
                                                                  (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_tx_r (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.024ns (Levels of Logic = 3)
  Clock Path Skew:      -0.041ns (1.499 - 1.540)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_tx_r to system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y104.AQ     Tcko                  0.337   system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_tx_r
                                                       system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_tx_r
    SLICE_X103Y93.A3     net (fanout=1)        1.084   system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_tx_r
    SLICE_X103Y93.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/addr<2>
                                                       system/Mmux_ipb_rst<3>11
    SLICE_X64Y85.D1      net (fanout=110)      2.426   system/ipb_rst<3>
    SLICE_X64Y85.D       Tilo                  0.068   system/ipb_sys_regs/regs_5<22>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0429_inv41
    SLICE_X58Y81.C2      net (fanout=4)        1.030   system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0429_inv4
    SLICE_X58Y81.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/hdr<23>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0517_inv2
    SLICE_X56Y87.CE      net (fanout=8)        0.659   system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0517_inv
    SLICE_X56Y87.CLK     Tceck                 0.284   system/ipb_from_masters[3]_ipb_addr<31>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_30
    -------------------------------------------------  ---------------------------
    Total                                      6.024ns (0.825ns logic, 5.199ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_rx_r (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.709ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (1.499 - 1.541)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_rx_r to system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y103.AQ     Tcko                  0.337   system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_rx_r
                                                       system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_rx_r
    SLICE_X103Y93.A5     net (fanout=1)        0.769   system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_rx_r
    SLICE_X103Y93.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/addr<2>
                                                       system/Mmux_ipb_rst<3>11
    SLICE_X64Y85.D1      net (fanout=110)      2.426   system/ipb_rst<3>
    SLICE_X64Y85.D       Tilo                  0.068   system/ipb_sys_regs/regs_5<22>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0429_inv41
    SLICE_X58Y81.C2      net (fanout=4)        1.030   system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0429_inv4
    SLICE_X58Y81.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/hdr<23>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0517_inv2
    SLICE_X56Y87.CE      net (fanout=8)        0.659   system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0517_inv
    SLICE_X56Y87.CLK     Tceck                 0.284   system/ipb_from_masters[3]_ipb_addr<31>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_30
    -------------------------------------------------  ---------------------------
    Total                                      5.709ns (0.825ns logic, 4.884ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout1_0 = PERIOD TIMEGRP "system_glib_pll_clkout1_0"
        TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/tx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB18_X1Y10.ADDRARDADDR13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.051ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/tx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9 (FF)
  Destination:          usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/tx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.201ns (Levels of Logic = 0)
  Clock Path Skew:      0.150ns (0.544 - 0.394)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/tx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9 to usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/tx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X21Y29.DQ            Tcko                  0.098   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/tx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<9>
                                                             usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/tx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9
    RAMB18_X1Y10.ADDRARDADDR13 net (fanout=5)        0.200   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/tx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<9>
    RAMB18_X1Y10.RDCLK         Trckc_ADDRA (-Th)     0.097   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/tx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                             usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/tx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.201ns (0.001ns logic, 0.200ns route)
                                                             (0.5% logic, 99.5% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X60Y111.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_18_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.064ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_18_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y111.AQ     Tcko                  0.098   system/regs_from_ipbus<18><11>
                                                       system/ipb_sys_regs/regs_18_8
    SLICE_X60Y111.AI     net (fanout=2)        0.053   system/regs_from_ipbus<18><8>
    SLICE_X60Y111.CLK    Tdh         (-Th)     0.087   system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.064ns (0.011ns logic, 0.053ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Paths for end point system/eth_B.phy_ipb_ctrl/trans/tx/pkt_addr_3 (SLICE_X78Y80.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/eth_B.phy_ipb_ctrl/trans/tx/hdr_addr_3 (FF)
  Destination:          system/eth_B.phy_ipb_ctrl/trans/tx/pkt_addr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/eth_B.phy_ipb_ctrl/trans/tx/hdr_addr_3 to system/eth_B.phy_ipb_ctrl/trans/tx/pkt_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y80.BQ      Tcko                  0.098   system/eth_B.phy_ipb_ctrl/trans/tx/hdr_addr<7>
                                                       system/eth_B.phy_ipb_ctrl/trans/tx/hdr_addr_3
    SLICE_X78Y80.D6      net (fanout=1)        0.046   system/eth_B.phy_ipb_ctrl/trans/tx/hdr_addr<3>
    SLICE_X78Y80.CLK     Tah         (-Th)     0.077   system/eth_B.phy_ipb_ctrl/tomi_waddr<3>
                                                       system/eth_B.phy_ipb_ctrl/trans/tx/mux74131
                                                       system/eth_B.phy_ipb_ctrl/trans/tx/pkt_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.067ns (0.021ns logic, 0.046ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout1_0 = PERIOD TIMEGRP "system_glib_pll_clkout1_0"
        TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.500ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y17.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.500ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y16.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.500ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y19.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_clk_31_25_B_from_glib_pll_0 = PERIOD TIMEGRP       
  "system_clk_31_25_B_from_glib_pll_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 62566 paths analyzed, 1643 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.967ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_32 (SLICE_X39Y70.SR), 82 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_26 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_32 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.718ns (Levels of Logic = 9)
  Clock Path Skew:      -0.044ns (2.493 - 2.537)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_26 to system/sram1_if/sramInterface/DATA_O_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.CQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<27>
                                                       system/ipb_arb/addr_to_slave_26
    SLICE_X57Y88.B1      net (fanout=4)        0.870   user_ipb_mosi[0]_ipb_addr<26>
    SLICE_X57Y88.B       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<19>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
    SLICE_X61Y86.A1      net (fanout=2)        0.727   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
    SLICE_X61Y86.A       Tilo                  0.068   system/ipb_arb/master<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X66Y90.A4      net (fanout=7)        0.974   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X66Y90.A       Tilo                  0.068   MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_10_ML_NEW_D
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y81.A3      net (fanout=1)        1.255   system/ipb_fabric/N01
    SLICE_X58Y81.A       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/hdr<23>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y91.C1      net (fanout=39)       1.159   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y91.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y90.C5      net (fanout=33)       0.317   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y90.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X59Y90.D3      net (fanout=4)        0.338   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X59Y90.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X57Y50.D5      net (fanout=7)        1.806   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X57Y50.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X54Y50.A1      net (fanout=7)        0.764   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X54Y50.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X39Y70.SR      net (fanout=7)        1.889   system/sram1_if/sramInterface/_n0147
    SLICE_X39Y70.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<35>
                                                       system/sram1_if/sramInterface/DATA_O_32
    -------------------------------------------------  ---------------------------
    Total                                     11.718ns (1.619ns logic, 10.099ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_31 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_32 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.346ns (Levels of Logic = 9)
  Clock Path Skew:      -0.042ns (2.493 - 2.535)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_31 to system/sram1_if/sramInterface/DATA_O_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y88.DQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<31>
                                                       system/ipb_arb/addr_to_slave_31
    SLICE_X57Y88.B2      net (fanout=8)        0.498   user_ipb_mosi[0]_ipb_addr<31>
    SLICE_X57Y88.B       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<19>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
    SLICE_X61Y86.A1      net (fanout=2)        0.727   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
    SLICE_X61Y86.A       Tilo                  0.068   system/ipb_arb/master<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X66Y90.A4      net (fanout=7)        0.974   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X66Y90.A       Tilo                  0.068   MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_10_ML_NEW_D
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y81.A3      net (fanout=1)        1.255   system/ipb_fabric/N01
    SLICE_X58Y81.A       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/hdr<23>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y91.C1      net (fanout=39)       1.159   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y91.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y90.C5      net (fanout=33)       0.317   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y90.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X59Y90.D3      net (fanout=4)        0.338   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X59Y90.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X57Y50.D5      net (fanout=7)        1.806   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X57Y50.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X54Y50.A1      net (fanout=7)        0.764   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X54Y50.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X39Y70.SR      net (fanout=7)        1.889   system/sram1_if/sramInterface/_n0147
    SLICE_X39Y70.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<35>
                                                       system/sram1_if/sramInterface/DATA_O_32
    -------------------------------------------------  ---------------------------
    Total                                     11.346ns (1.619ns logic, 9.727ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_18 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_32 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.339ns (Levels of Logic = 9)
  Clock Path Skew:      -0.044ns (2.493 - 2.537)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_18 to system/sram1_if/sramInterface/DATA_O_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y83.CQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<19>
                                                       system/ipb_arb/addr_to_slave_18
    SLICE_X60Y82.A1      net (fanout=5)        0.609   user_ipb_mosi[0]_ipb_addr<18>
    SLICE_X60Y82.A       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<0>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X61Y86.A3      net (fanout=2)        0.609   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X61Y86.A       Tilo                  0.068   system/ipb_arb/master<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X66Y90.A4      net (fanout=7)        0.974   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X66Y90.A       Tilo                  0.068   MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_10_ML_NEW_D
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y81.A3      net (fanout=1)        1.255   system/ipb_fabric/N01
    SLICE_X58Y81.A       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/hdr<23>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y91.C1      net (fanout=39)       1.159   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y91.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y90.C5      net (fanout=33)       0.317   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y90.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X59Y90.D3      net (fanout=4)        0.338   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X59Y90.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X57Y50.D5      net (fanout=7)        1.806   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X57Y50.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X54Y50.A1      net (fanout=7)        0.764   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X54Y50.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X39Y70.SR      net (fanout=7)        1.889   system/sram1_if/sramInterface/_n0147
    SLICE_X39Y70.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<35>
                                                       system/sram1_if/sramInterface/DATA_O_32
    -------------------------------------------------  ---------------------------
    Total                                     11.339ns (1.619ns logic, 9.720ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_33 (SLICE_X39Y70.SR), 82 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_26 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_33 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.718ns (Levels of Logic = 9)
  Clock Path Skew:      -0.044ns (2.493 - 2.537)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_26 to system/sram1_if/sramInterface/DATA_O_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.CQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<27>
                                                       system/ipb_arb/addr_to_slave_26
    SLICE_X57Y88.B1      net (fanout=4)        0.870   user_ipb_mosi[0]_ipb_addr<26>
    SLICE_X57Y88.B       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<19>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
    SLICE_X61Y86.A1      net (fanout=2)        0.727   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
    SLICE_X61Y86.A       Tilo                  0.068   system/ipb_arb/master<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X66Y90.A4      net (fanout=7)        0.974   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X66Y90.A       Tilo                  0.068   MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_10_ML_NEW_D
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y81.A3      net (fanout=1)        1.255   system/ipb_fabric/N01
    SLICE_X58Y81.A       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/hdr<23>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y91.C1      net (fanout=39)       1.159   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y91.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y90.C5      net (fanout=33)       0.317   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y90.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X59Y90.D3      net (fanout=4)        0.338   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X59Y90.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X57Y50.D5      net (fanout=7)        1.806   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X57Y50.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X54Y50.A1      net (fanout=7)        0.764   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X54Y50.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X39Y70.SR      net (fanout=7)        1.889   system/sram1_if/sramInterface/_n0147
    SLICE_X39Y70.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<35>
                                                       system/sram1_if/sramInterface/DATA_O_33
    -------------------------------------------------  ---------------------------
    Total                                     11.718ns (1.619ns logic, 10.099ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_31 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_33 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.346ns (Levels of Logic = 9)
  Clock Path Skew:      -0.042ns (2.493 - 2.535)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_31 to system/sram1_if/sramInterface/DATA_O_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y88.DQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<31>
                                                       system/ipb_arb/addr_to_slave_31
    SLICE_X57Y88.B2      net (fanout=8)        0.498   user_ipb_mosi[0]_ipb_addr<31>
    SLICE_X57Y88.B       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<19>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
    SLICE_X61Y86.A1      net (fanout=2)        0.727   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
    SLICE_X61Y86.A       Tilo                  0.068   system/ipb_arb/master<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X66Y90.A4      net (fanout=7)        0.974   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X66Y90.A       Tilo                  0.068   MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_10_ML_NEW_D
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y81.A3      net (fanout=1)        1.255   system/ipb_fabric/N01
    SLICE_X58Y81.A       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/hdr<23>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y91.C1      net (fanout=39)       1.159   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y91.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y90.C5      net (fanout=33)       0.317   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y90.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X59Y90.D3      net (fanout=4)        0.338   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X59Y90.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X57Y50.D5      net (fanout=7)        1.806   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X57Y50.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X54Y50.A1      net (fanout=7)        0.764   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X54Y50.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X39Y70.SR      net (fanout=7)        1.889   system/sram1_if/sramInterface/_n0147
    SLICE_X39Y70.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<35>
                                                       system/sram1_if/sramInterface/DATA_O_33
    -------------------------------------------------  ---------------------------
    Total                                     11.346ns (1.619ns logic, 9.727ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_18 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_33 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.339ns (Levels of Logic = 9)
  Clock Path Skew:      -0.044ns (2.493 - 2.537)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_18 to system/sram1_if/sramInterface/DATA_O_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y83.CQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<19>
                                                       system/ipb_arb/addr_to_slave_18
    SLICE_X60Y82.A1      net (fanout=5)        0.609   user_ipb_mosi[0]_ipb_addr<18>
    SLICE_X60Y82.A       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<0>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X61Y86.A3      net (fanout=2)        0.609   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X61Y86.A       Tilo                  0.068   system/ipb_arb/master<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X66Y90.A4      net (fanout=7)        0.974   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X66Y90.A       Tilo                  0.068   MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_10_ML_NEW_D
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y81.A3      net (fanout=1)        1.255   system/ipb_fabric/N01
    SLICE_X58Y81.A       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/hdr<23>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y91.C1      net (fanout=39)       1.159   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y91.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y90.C5      net (fanout=33)       0.317   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y90.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X59Y90.D3      net (fanout=4)        0.338   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X59Y90.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X57Y50.D5      net (fanout=7)        1.806   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X57Y50.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X54Y50.A1      net (fanout=7)        0.764   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X54Y50.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X39Y70.SR      net (fanout=7)        1.889   system/sram1_if/sramInterface/_n0147
    SLICE_X39Y70.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<35>
                                                       system/sram1_if/sramInterface/DATA_O_33
    -------------------------------------------------  ---------------------------
    Total                                     11.339ns (1.619ns logic, 9.720ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_34 (SLICE_X39Y70.SR), 82 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_26 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_34 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.718ns (Levels of Logic = 9)
  Clock Path Skew:      -0.044ns (2.493 - 2.537)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_26 to system/sram1_if/sramInterface/DATA_O_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.CQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<27>
                                                       system/ipb_arb/addr_to_slave_26
    SLICE_X57Y88.B1      net (fanout=4)        0.870   user_ipb_mosi[0]_ipb_addr<26>
    SLICE_X57Y88.B       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<19>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
    SLICE_X61Y86.A1      net (fanout=2)        0.727   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
    SLICE_X61Y86.A       Tilo                  0.068   system/ipb_arb/master<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X66Y90.A4      net (fanout=7)        0.974   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X66Y90.A       Tilo                  0.068   MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_10_ML_NEW_D
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y81.A3      net (fanout=1)        1.255   system/ipb_fabric/N01
    SLICE_X58Y81.A       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/hdr<23>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y91.C1      net (fanout=39)       1.159   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y91.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y90.C5      net (fanout=33)       0.317   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y90.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X59Y90.D3      net (fanout=4)        0.338   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X59Y90.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X57Y50.D5      net (fanout=7)        1.806   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X57Y50.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X54Y50.A1      net (fanout=7)        0.764   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X54Y50.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X39Y70.SR      net (fanout=7)        1.889   system/sram1_if/sramInterface/_n0147
    SLICE_X39Y70.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<35>
                                                       system/sram1_if/sramInterface/DATA_O_34
    -------------------------------------------------  ---------------------------
    Total                                     11.718ns (1.619ns logic, 10.099ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_31 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_34 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.346ns (Levels of Logic = 9)
  Clock Path Skew:      -0.042ns (2.493 - 2.535)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_31 to system/sram1_if/sramInterface/DATA_O_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y88.DQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<31>
                                                       system/ipb_arb/addr_to_slave_31
    SLICE_X57Y88.B2      net (fanout=8)        0.498   user_ipb_mosi[0]_ipb_addr<31>
    SLICE_X57Y88.B       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<19>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
    SLICE_X61Y86.A1      net (fanout=2)        0.727   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o4
    SLICE_X61Y86.A       Tilo                  0.068   system/ipb_arb/master<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X66Y90.A4      net (fanout=7)        0.974   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X66Y90.A       Tilo                  0.068   MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_10_ML_NEW_D
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y81.A3      net (fanout=1)        1.255   system/ipb_fabric/N01
    SLICE_X58Y81.A       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/hdr<23>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y91.C1      net (fanout=39)       1.159   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y91.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y90.C5      net (fanout=33)       0.317   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y90.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X59Y90.D3      net (fanout=4)        0.338   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X59Y90.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X57Y50.D5      net (fanout=7)        1.806   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X57Y50.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X54Y50.A1      net (fanout=7)        0.764   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X54Y50.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X39Y70.SR      net (fanout=7)        1.889   system/sram1_if/sramInterface/_n0147
    SLICE_X39Y70.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<35>
                                                       system/sram1_if/sramInterface/DATA_O_34
    -------------------------------------------------  ---------------------------
    Total                                     11.346ns (1.619ns logic, 9.727ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_18 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_34 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.339ns (Levels of Logic = 9)
  Clock Path Skew:      -0.044ns (2.493 - 2.537)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_18 to system/sram1_if/sramInterface/DATA_O_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y83.CQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<19>
                                                       system/ipb_arb/addr_to_slave_18
    SLICE_X60Y82.A1      net (fanout=5)        0.609   user_ipb_mosi[0]_ipb_addr<18>
    SLICE_X60Y82.A       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<0>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X61Y86.A3      net (fanout=2)        0.609   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X61Y86.A       Tilo                  0.068   system/ipb_arb/master<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X66Y90.A4      net (fanout=7)        0.974   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X66Y90.A       Tilo                  0.068   MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_10_ML_NEW_D
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X58Y81.A3      net (fanout=1)        1.255   system/ipb_fabric/N01
    SLICE_X58Y81.A       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/hdr<23>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y91.C1      net (fanout=39)       1.159   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y91.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y90.C5      net (fanout=33)       0.317   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y90.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X59Y90.D3      net (fanout=4)        0.338   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X59Y90.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X57Y50.D5      net (fanout=7)        1.806   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X57Y50.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X54Y50.A1      net (fanout=7)        0.764   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X54Y50.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X39Y70.SR      net (fanout=7)        1.889   system/sram1_if/sramInterface/_n0147
    SLICE_X39Y70.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<35>
                                                       system/sram1_if/sramInterface/DATA_O_34
    -------------------------------------------------  ---------------------------
    Total                                     11.339ns (1.619ns logic, 9.720ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_clk_31_25_B_from_glib_pll_0 = PERIOD TIMEGRP
        "system_clk_31_25_B_from_glib_pll_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/addr_r_1 (SLICE_X56Y39.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/addr_rr_1 (FF)
  Destination:          system/sram1_if/bist/addr_r_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 0)
  Clock Path Skew:      0.104ns (0.741 - 0.637)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/addr_rr_1 to system/sram1_if/bist/addr_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y42.BQ      Tcko                  0.115   system/sram1_if/bist/addr_rr<3>
                                                       system/sram1_if/bist/addr_rr_1
    SLICE_X56Y39.BX      net (fanout=1)        0.140   system/sram1_if/bist/addr_rr<1>
    SLICE_X56Y39.CLK     Tckdi       (-Th)     0.089   system/sram1_if/bist/addr_r<3>
                                                       system/sram1_if/bist/addr_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (0.026ns logic, 0.140ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/addr_r_2 (SLICE_X56Y39.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/addr_rr_2 (FF)
  Destination:          system/sram1_if/bist/addr_r_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 0)
  Clock Path Skew:      0.104ns (0.741 - 0.637)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/addr_rr_2 to system/sram1_if/bist/addr_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y42.CQ      Tcko                  0.115   system/sram1_if/bist/addr_rr<3>
                                                       system/sram1_if/bist/addr_rr_2
    SLICE_X56Y39.CX      net (fanout=1)        0.140   system/sram1_if/bist/addr_rr<2>
    SLICE_X56Y39.CLK     Tckdi       (-Th)     0.089   system/sram1_if/bist/addr_r<3>
                                                       system/sram1_if/bist/addr_r_2
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (0.026ns logic, 0.140ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/addr_r_3 (SLICE_X56Y39.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.063ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/addr_rr_3 (FF)
  Destination:          system/sram1_if/bist/addr_r_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.167ns (Levels of Logic = 0)
  Clock Path Skew:      0.104ns (0.741 - 0.637)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/addr_rr_3 to system/sram1_if/bist/addr_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y42.DQ      Tcko                  0.115   system/sram1_if/bist/addr_rr<3>
                                                       system/sram1_if/bist/addr_rr_3
    SLICE_X56Y39.DX      net (fanout=1)        0.141   system/sram1_if/bist/addr_rr<3>
    SLICE_X56Y39.CLK     Tckdi       (-Th)     0.089   system/sram1_if/bist/addr_r<3>
                                                       system/sram1_if/bist/addr_r_3
    -------------------------------------------------  ---------------------------
    Total                                      0.167ns (0.026ns logic, 0.141ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_clk_31_25_B_from_glib_pll_0 = PERIOD TIMEGRP
        "system_clk_31_25_B_from_glib_pll_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y8.I0
  Clock network: system/clk_31_25_B_from_glib_pll
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0492<0>/SR
  Logical resource: system/sram1_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X36Y93.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y111.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y111.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y111.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.360ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (SLICE_X58Y114.C6), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.258ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.094 - 0.113)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y111.AQ     Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0
    SLICE_X58Y113.D1     net (fanout=1)        0.702   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<0>
    SLICE_X58Y113.D      Tilo                  0.068   system/ipb_from_slaves[7]_ipb_rdata<23>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X57Y115.C4     net (fanout=1)        0.519   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X57Y115.C      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X57Y115.A5     net (fanout=1)        0.421   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X57Y115.A      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X57Y114.A5     net (fanout=2)        0.684   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X57Y114.A      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o11
    SLICE_X58Y114.C6     net (fanout=1)        0.250   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o1
    SLICE_X58Y114.CLK    Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.258ns (0.682ns logic, 2.576ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.216ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (0.910 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y116.CQ     Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10
    SLICE_X58Y113.D3     net (fanout=4)        0.616   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<10>
    SLICE_X58Y113.D      Tilo                  0.068   system/ipb_from_slaves[7]_ipb_rdata<23>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X57Y115.C4     net (fanout=1)        0.519   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X57Y115.C      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X57Y115.A5     net (fanout=1)        0.421   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X57Y115.A      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X57Y114.A5     net (fanout=2)        0.684   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X57Y114.A      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o11
    SLICE_X58Y114.C6     net (fanout=1)        0.250   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o1
    SLICE_X58Y114.CLK    Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.216ns (0.726ns logic, 2.490ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.139ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (0.910 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y116.AQ     Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8
    SLICE_X58Y113.D4     net (fanout=4)        0.539   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<8>
    SLICE_X58Y113.D      Tilo                  0.068   system/ipb_from_slaves[7]_ipb_rdata<23>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X57Y115.C4     net (fanout=1)        0.519   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X57Y115.C      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X57Y115.A5     net (fanout=1)        0.421   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X57Y115.A      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X57Y114.A5     net (fanout=2)        0.684   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X57Y114.A      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o11
    SLICE_X58Y114.C6     net (fanout=1)        0.250   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o1
    SLICE_X58Y114.CLK    Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.139ns (0.726ns logic, 2.413ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (SLICE_X58Y114.C5), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.061ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (0.910 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y116.BQ     Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9
    SLICE_X57Y115.B2     net (fanout=4)        0.618   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<9>
    SLICE_X57Y115.B      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X57Y115.C5     net (fanout=1)        0.306   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X57Y115.CMUX   Tilo                  0.191   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X57Y114.B5     net (fanout=1)        0.499   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X57Y114.B      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X58Y114.D3     net (fanout=2)        0.470   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X58Y114.D      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o12
    SLICE_X58Y114.C5     net (fanout=1)        0.319   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o11
    SLICE_X58Y114.CLK    Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.061ns (0.849ns logic, 2.212ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.035ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (0.910 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y116.AQ     Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8
    SLICE_X57Y115.B1     net (fanout=4)        0.592   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<8>
    SLICE_X57Y115.B      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X57Y115.C5     net (fanout=1)        0.306   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X57Y115.CMUX   Tilo                  0.191   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X57Y114.B5     net (fanout=1)        0.499   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X57Y114.B      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X58Y114.D3     net (fanout=2)        0.470   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X58Y114.D      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o12
    SLICE_X58Y114.C5     net (fanout=1)        0.319   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o11
    SLICE_X58Y114.CLK    Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.035ns (0.849ns logic, 2.186ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.975ns (Levels of Logic = 5)
  Clock Path Skew:      -0.058ns (0.910 - 0.968)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y112.BQ     Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9
    SLICE_X57Y115.B3     net (fanout=1)        0.576   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<9>
    SLICE_X57Y115.B      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X57Y115.C5     net (fanout=1)        0.306   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X57Y115.CMUX   Tilo                  0.191   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X57Y114.B5     net (fanout=1)        0.499   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X57Y114.B      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X58Y114.D3     net (fanout=2)        0.470   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X58Y114.D      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o12
    SLICE_X58Y114.C5     net (fanout=1)        0.319   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o11
    SLICE_X58Y114.CLK    Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_323_o_monitoring_stats[15]_MUX_1029_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.975ns (0.805ns logic, 2.170ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12 (SLICE_X76Y119.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.981ns (Levels of Logic = 1)
  Clock Path Skew:      -0.090ns (0.861 - 0.951)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y100.AQ     Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/debug_test_xor_mclk_o
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd
    SLICE_X71Y115.A6     net (fanout=1)        1.440   system/gbt_phase_monitoring/sfp_cdce_pm/debug_test_xor_mclk_o
    SLICE_X71Y115.A      Tilo                  0.068   system/spi/en.timer<2>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X76Y119.CE     net (fanout=4)        0.852   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X76Y119.CLK    Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12
    -------------------------------------------------  ---------------------------
    Total                                      2.981ns (0.689ns logic, 2.292ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_16 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.838ns (Levels of Logic = 2)
  Clock Path Skew:      -0.085ns (0.861 - 0.946)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_16 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y119.AQ     Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_16
    SLICE_X71Y118.A1     net (fanout=2)        0.584   system/gbt_phase_monitoring/sfp_cdce_pm/timer<16>
    SLICE_X71Y118.A      Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_323_o_INV_745_o<16>2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_323_o_INV_745_o<16>3
    SLICE_X71Y115.A3     net (fanout=2)        0.601   system/gbt_phase_monitoring/sfp_cdce_pm/GND_323_o_INV_745_o<16>2
    SLICE_X71Y115.A      Tilo                  0.068   system/spi/en.timer<2>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X76Y119.CE     net (fanout=4)        0.852   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X76Y119.CLK    Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12
    -------------------------------------------------  ---------------------------
    Total                                      2.838ns (0.801ns logic, 2.037ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_12 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.794ns (Levels of Logic = 2)
  Clock Path Skew:      -0.085ns (0.861 - 0.946)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_12 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y118.AQ     Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_12
    SLICE_X71Y118.A4     net (fanout=2)        0.540   system/gbt_phase_monitoring/sfp_cdce_pm/timer<12>
    SLICE_X71Y118.A      Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_323_o_INV_745_o<16>2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_323_o_INV_745_o<16>3
    SLICE_X71Y115.A3     net (fanout=2)        0.601   system/gbt_phase_monitoring/sfp_cdce_pm/GND_323_o_INV_745_o<16>2
    SLICE_X71Y115.A      Tilo                  0.068   system/spi/en.timer<2>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X76Y119.CE     net (fanout=4)        0.852   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X76Y119.CLK    Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12
    -------------------------------------------------  ---------------------------
    Total                                      2.794ns (0.801ns logic, 1.993ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA (SLICE_X78Y118.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.097ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_6 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.130ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.425 - 0.392)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_6 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y117.CQ     Tcko                  0.115   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_6
    SLICE_X78Y118.AI     net (fanout=2)        0.102   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<6>
    SLICE_X78Y118.CLK    Tdh         (-Th)     0.087   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.130ns (0.028ns logic, 0.102ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC (SLICE_X56Y112.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.131ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/done (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.164ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.453 - 0.420)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/done to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y114.BQ     Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/done
    SLICE_X56Y112.CI     net (fanout=2)        0.151   system/gbt_phase_monitoring/fmc1_cdce_pm/done
    SLICE_X56Y112.CLK    Tdh         (-Th)     0.085   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.164ns (0.013ns logic, 0.151ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC (SLICE_X56Y118.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.131ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y116.CQ     Tcko                  0.115   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10
    SLICE_X56Y118.CI     net (fanout=4)        0.113   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<10>
    SLICE_X56Y118.CLK    Tdh         (-Th)     0.085   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.030ns logic, 0.113ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y111.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y111.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y111.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.360ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X77Y89.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    29.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.360ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_187_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y96.DQ      Tcko                  0.381   system/regs_from_ipbus<11><12>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X76Y90.D1      net (fanout=5)        1.258   system/regs_from_ipbus<11><12>
    SLICE_X76Y90.DMUX    Tilo                  0.196   system/eth_B.phy_ipb_ctrl/trans/sm/timer<5>
                                                       system/spi/reset_i_cpol_i_AND_188_o1
    SLICE_X77Y89.SR      net (fanout=2)        0.228   system/spi/reset_i_cpol_i_AND_188_o
    SLICE_X77Y89.CLK     Trck                  0.297   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.360ns (0.874ns logic, 1.486ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    30.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.799ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_187_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y91.AQ      Tcko                  0.381   user_reset
                                                       system/rst/rst
    SLICE_X76Y90.D4      net (fanout=357)      0.702   user_reset
    SLICE_X76Y90.DMUX    Tilo                  0.191   system/eth_B.phy_ipb_ctrl/trans/sm/timer<5>
                                                       system/spi/reset_i_cpol_i_AND_188_o1
    SLICE_X77Y89.SR      net (fanout=2)        0.228   system/spi/reset_i_cpol_i_AND_188_o
    SLICE_X77Y89.CLK     Trck                  0.297   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.799ns (0.869ns logic, 0.930ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X77Y89.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  29.953ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.047ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y96.DQ      Tcko                  0.381   system/regs_from_ipbus<11><12>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X76Y90.D1      net (fanout=5)        1.258   system/regs_from_ipbus<11><12>
    SLICE_X76Y90.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/timer<5>
                                                       system/spi/reset_i_cpol_i_AND_187_o1
    SLICE_X77Y89.CLK     net (fanout=2)        0.340   system/spi/reset_i_cpol_i_AND_187_o
    -------------------------------------------------  ---------------------------
    Total                                      2.047ns (0.449ns logic, 1.598ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  30.509ns (requirement - data path)
  Source:               system/rst/rst (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.491ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y91.AQ      Tcko                  0.381   user_reset
                                                       system/rst/rst
    SLICE_X76Y90.D4      net (fanout=357)      0.702   user_reset
    SLICE_X76Y90.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/timer<5>
                                                       system/spi/reset_i_cpol_i_AND_187_o1
    SLICE_X77Y89.CLK     net (fanout=2)        0.340   system/spi/reset_i_cpol_i_AND_187_o
    -------------------------------------------------  ---------------------------
    Total                                      1.491ns (0.449ns logic, 1.042ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X77Y89.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.636ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.636ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_187_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y91.AQ      Tcko                  0.115   user_reset
                                                       system/rst/rst
    SLICE_X76Y90.D4      net (fanout=357)      0.279   user_reset
    SLICE_X76Y90.DMUX    Tilo                  0.080   system/eth_B.phy_ipb_ctrl/trans/sm/timer<5>
                                                       system/spi/reset_i_cpol_i_AND_188_o1
    SLICE_X77Y89.SR      net (fanout=2)        0.087   system/spi/reset_i_cpol_i_AND_188_o
    SLICE_X77Y89.CLK     Tremck      (-Th)    -0.075   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.636ns (0.270ns logic, 0.366ns route)
                                                       (42.5% logic, 57.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.872ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.872ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_187_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y96.DQ      Tcko                  0.115   system/regs_from_ipbus<11><12>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X76Y90.D1      net (fanout=5)        0.518   system/regs_from_ipbus<11><12>
    SLICE_X76Y90.DMUX    Tilo                  0.077   system/eth_B.phy_ipb_ctrl/trans/sm/timer<5>
                                                       system/spi/reset_i_cpol_i_AND_188_o1
    SLICE_X77Y89.SR      net (fanout=2)        0.087   system/spi/reset_i_cpol_i_AND_188_o
    SLICE_X77Y89.CLK     Tremck      (-Th)    -0.075   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.872ns (0.267ns logic, 0.605ns route)
                                                       (30.6% logic, 69.4% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X77Y89.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.565ns (data path)
  Source:               system/rst/rst (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.565ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y91.AQ      Tcko                  0.115   user_reset
                                                       system/rst/rst
    SLICE_X76Y90.D4      net (fanout=357)      0.279   user_reset
    SLICE_X76Y90.D       Tilo                  0.034   system/eth_B.phy_ipb_ctrl/trans/sm/timer<5>
                                                       system/spi/reset_i_cpol_i_AND_187_o1
    SLICE_X77Y89.CLK     net (fanout=2)        0.137   system/spi/reset_i_cpol_i_AND_187_o
    -------------------------------------------------  ---------------------------
    Total                                      0.565ns (0.149ns logic, 0.416ns route)
                                                       (26.4% logic, 73.6% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X77Y89.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.804ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.804ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y96.DQ      Tcko                  0.115   system/regs_from_ipbus<11><12>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X76Y90.D1      net (fanout=5)        0.518   system/regs_from_ipbus<11><12>
    SLICE_X76Y90.D       Tilo                  0.034   system/eth_B.phy_ipb_ctrl/trans/sm/timer<5>
                                                       system/spi/reset_i_cpol_i_AND_187_o1
    SLICE_X77Y89.CLK     net (fanout=2)        0.137   system/spi/reset_i_cpol_i_AND_187_o
    -------------------------------------------------  ---------------------------
    Total                                      0.804ns (0.149ns logic, 0.655ns route)
                                                       (18.5% logic, 81.5% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_1_p                  |      8.000ns|      1.538ns|      1.538ns|            0|            0|            0|            0|
| TS_clk125_1_n                 |      8.000ns|      1.538ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      6.972ns|            0|            0|            0|       454986|
| TS_clk125_2_n                 |      8.000ns|      6.972ns|      6.695ns|            0|            0|        78863|       376119|
|  TS_system_clk_31_25_C_from_gl|     32.000ns|     13.270ns|          N/A|            0|            0|        72400|            0|
|  ib_pll_0                     |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout1_0 |     32.000ns|     26.780ns|          N/A|            0|            0|       241153|            0|
|  TS_system_clk_31_25_B_from_gl|     32.000ns|     11.967ns|          N/A|            0|            0|        62566|            0|
|  ib_pll_0                     |             |             |             |             |             |             |             |
| TS_system_clk_31_25_C_from_gli|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| b_pll                         |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout1    |     32.000ns|      2.500ns|      2.360ns|            0|            0|            0|            4|
|  TS_TO_systemspisck_LDC       |     32.000ns|      2.360ns|          N/A|            0|            0|            4|            0|
| TS_system_clk_31_25_B_from_gli|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| b_pll                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     20.160ns|            0|            0|            0|         6532|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     20.160ns|            0|            0|         4610|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.360ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   13.270|    7.281|    6.991|    6.412|
clk125_2_p     |   13.270|    7.281|    6.991|    6.412|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   13.270|    7.281|    6.991|    6.412|
clk125_2_p     |   13.270|    7.281|    6.991|    6.412|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    6.256|         |         |         |
xpoint1_clk1_p |    6.256|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    6.256|         |         |         |
xpoint1_clk1_p |    6.256|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 461518 paths, 0 nets, and 29174 connections

Design statistics:
   Minimum period:  26.780ns{1}   (Maximum frequency:  37.341MHz)
   Maximum path delay from/to any node:   2.360ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Feb 19 20:30:16 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 642 MB



