# do ProjetoRotacao_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/matheus/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:45 on Nov 20,2022
# vcom -reportprogress 300 -93 -work work /home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity maxThroughput
# -- Compiling architecture rtl of maxThroughput
# ** Error: /home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd(103): Prefix of slice name cannot be type conversion (UNSIGNED) expression.
# ** Error: /home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd(104): Prefix of slice name cannot be type conversion (UNSIGNED) expression.
# ** Note: /home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd(108): VHDL Compiler exiting
# End time: 16:57:45 on Nov 20,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/matheus/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./ProjetoRotacao_run_msim_rtl_vhdl.do line 8
# /home/matheus/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd}"
# 
# stdin: <EOF>
# Modified modelsim.ini
# Modified modelsim.ini
vcom -reportprogress 300 -work work /home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:40 on Nov 20,2022
# vcom -reportprogress 300 -work work /home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity maxThroughput
# -- Compiling architecture rtl of maxThroughput
# ** Error: /home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd(103): Prefix of slice name cannot be type conversion (UNSIGNED) expression.
# ** Error: /home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd(104): Prefix of slice name cannot be type conversion (UNSIGNED) expression.
# ** Note: /home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd(108): VHDL Compiler exiting
# End time: 16:58:40 on Nov 20,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:02:03 on Nov 20,2022
# vcom -reportprogress 300 -work work /home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity maxThroughput
# -- Compiling architecture rtl of maxThroughput
# End time: 17:02:03 on Nov 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:02:04 on Nov 20,2022
# vcom -reportprogress 300 -work work /home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity maxThroughput
# -- Compiling architecture rtl of maxThroughput
# End time: 17:02:04 on Nov 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/testbanch.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:02:09 on Nov 20,2022
# vcom -reportprogress 300 -work work /home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/testbanch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling entity testbanch
# -- Compiling architecture sim of testbanch
# -- Loading entity maxThroughput
# ** Error: /home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/testbanch.vhd(45): Signal "XOut" is type ieee.NUMERIC_STD.SIGNED; expecting type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: /home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/testbanch.vhd(46): Signal "YOut" is type ieee.NUMERIC_STD.SIGNED; expecting type ieee.NUMERIC_STD.UNSIGNED.
# ** Note: /home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/testbanch.vhd(234): VHDL Compiler exiting
# End time: 17:02:09 on Nov 20,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/testbanch.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:02:38 on Nov 20,2022
# vcom -reportprogress 300 -work work /home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/testbanch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling entity testbanch
# -- Compiling architecture sim of testbanch
# -- Loading entity maxThroughput
# ** Error: /home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/testbanch.vhd(45): Signal "XOut" is type ieee.NUMERIC_STD.SIGNED; expecting type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: /home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/testbanch.vhd(46): Signal "YOut" is type ieee.NUMERIC_STD.SIGNED; expecting type ieee.NUMERIC_STD.UNSIGNED.
# ** Note: /home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/testbanch.vhd(234): VHDL Compiler exiting
# End time: 17:02:38 on Nov 20,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/testbanch.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:02:42 on Nov 20,2022
# vcom -reportprogress 300 -work work /home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/testbanch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling entity testbanch
# -- Compiling architecture sim of testbanch
# -- Loading entity maxThroughput
# End time: 17:02:42 on Nov 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/testbanch.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:02:50 on Nov 20,2022
# vcom -reportprogress 300 -work work /home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/testbanch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling entity testbanch
# -- Compiling architecture sim of testbanch
# -- Loading entity maxThroughput
# End time: 17:02:50 on Nov 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbanch
# vsim work.testbanch 
# Start time: 17:02:52 on Nov 20,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.testbanch(sim)
# Loading work.maxthroughput(rtl)
run -all
# ** Note: indice0: B, indice1: M
#    Time: 540 ns  Iteration: 0  Instance: /testbanch
# ** Note: image_width: 200, image_height: 200
#    Time: 540 ns  Iteration: 0  Instance: /testbanch
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 560 ns  Iteration: 0  Instance: /testbanch
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 560 ns  Iteration: 0  Instance: /testbanch
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 560 ns  Iteration: 0  Instance: /testbanch
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 560 ns  Iteration: 0  Instance: /testbanch
# ** Note: Simulation done. Check "out.bmp" image.
#    Time: 400550 ns  Iteration: 0  Instance: /testbanch
# 1
# Break in Process line__51 at /home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/testbanch.vhd line 231
# End time: 17:04:12 on Nov 20,2022, Elapsed time: 0:01:20
# Errors: 0, Warnings: 4
