/*
 * $Id: tomahawk3_mmu.c 2018/06/07 16:09:06 Exp $
 * $Copyright: (c) 2018 Broadcom.
 * Broadcom Proprietary and Confidential. All rights reserved.$
 *
 * File: tomahawk3_mmu.c
 *
 * Purpose:
 *    Maintains all the debug information for mmu feature for tomahawk3
 *
 * Note: This file is auto-generated. Manual edits
 *       to it will be lost when it is auto-regenerated.
 */

#include <appl/diag/techsupport.h>
#include <soc/mcm/allenum.h>

extern char * techsupport_mmu_diag_cmdlist[];
extern char * techsupport_mmu_sw_dump_cmdlist[];

/* "mmu" feature's diag command list valid only for tomahawk3 */
char * techsupport_mmu_tomahawk3_diag_cmdlist[] = {
    NULL /* Must be the last element in this structure */
};

#ifndef BCM_SW_STATE_DUMP_DISABLE
/* "mmu" feature's software dump command list valid only for tomahawk3 */
char * techsupport_mmu_tomahawk3_sw_dump_cmdlist[] = {
    NULL /* Must be the last element in this structure */
};
#endif /* BCM_SW_STATE_DUMP_DISABLE */


/* Structure that maintains memory list for
 * "mmu" feature for tomahawk3 chipset. */
static soc_mem_t techsupport_mmu_tomahawk3_memory_table_list[] = {
    EDB_DEVICE_TO_PHYSICAL_PORT_NUMBER_MAPPINGm,
    EDB_IP_CUT_THRU_CLASSm,
    EDB_SER_FIFO_PIPE0m,
    EDB_SER_FIFO_PIPE1m,
    EDB_SER_FIFO_PIPE2m,
    EDB_SER_FIFO_PIPE3m,
    EDB_SER_FIFO_PIPE4m,
    EDB_SER_FIFO_PIPE5m,
    EDB_SER_FIFO_PIPE6m,
    EDB_SER_FIFO_PIPE7m,
    EDB_XMIT_START_COUNT_PIPE0m,
    EDB_XMIT_START_COUNT_PIPE1m,
    EDB_XMIT_START_COUNT_PIPE2m,
    EDB_XMIT_START_COUNT_PIPE3m,
    EDB_XMIT_START_COUNT_PIPE4m,
    EDB_XMIT_START_COUNT_PIPE5m,
    EDB_XMIT_START_COUNT_PIPE6m,
    EDB_XMIT_START_COUNT_PIPE7m,
    EGR_MMU_CELL_CREDITm,
    EGR_MMU_REQUESTSm,
    IDB_OBM0_DSCP_MAP_PORT0_PIPE0m,
    IDB_OBM0_DSCP_MAP_PORT0_PIPE1m,
    IDB_OBM0_DSCP_MAP_PORT0_PIPE2m,
    IDB_OBM0_DSCP_MAP_PORT0_PIPE3m,
    IDB_OBM0_DSCP_MAP_PORT0_PIPE4m,
    IDB_OBM0_DSCP_MAP_PORT0_PIPE5m,
    IDB_OBM0_DSCP_MAP_PORT0_PIPE6m,
    IDB_OBM0_DSCP_MAP_PORT0_PIPE7m,
    IDB_OBM0_DSCP_MAP_PORT0m,
    IDB_OBM0_DSCP_MAP_PORT1_PIPE0m,
    IDB_OBM0_DSCP_MAP_PORT1_PIPE1m,
    IDB_OBM0_DSCP_MAP_PORT1_PIPE2m,
    IDB_OBM0_DSCP_MAP_PORT1_PIPE3m,
    IDB_OBM0_DSCP_MAP_PORT1_PIPE4m,
    IDB_OBM0_DSCP_MAP_PORT1_PIPE5m,
    IDB_OBM0_DSCP_MAP_PORT1_PIPE6m,
    IDB_OBM0_DSCP_MAP_PORT1_PIPE7m,
    IDB_OBM0_DSCP_MAP_PORT1m,
    IDB_OBM0_DSCP_MAP_PORT2_PIPE0m,
    IDB_OBM0_DSCP_MAP_PORT2_PIPE1m,
    IDB_OBM0_DSCP_MAP_PORT2_PIPE2m,
    IDB_OBM0_DSCP_MAP_PORT2_PIPE3m,
    IDB_OBM0_DSCP_MAP_PORT2_PIPE4m,
    IDB_OBM0_DSCP_MAP_PORT2_PIPE5m,
    IDB_OBM0_DSCP_MAP_PORT2_PIPE6m,
    IDB_OBM0_DSCP_MAP_PORT2_PIPE7m,
    IDB_OBM0_DSCP_MAP_PORT2m,
    IDB_OBM0_DSCP_MAP_PORT3_PIPE0m,
    IDB_OBM0_DSCP_MAP_PORT3_PIPE1m,
    IDB_OBM0_DSCP_MAP_PORT3_PIPE2m,
    IDB_OBM0_DSCP_MAP_PORT3_PIPE3m,
    IDB_OBM0_DSCP_MAP_PORT3_PIPE4m,
    IDB_OBM0_DSCP_MAP_PORT3_PIPE5m,
    IDB_OBM0_DSCP_MAP_PORT3_PIPE6m,
    IDB_OBM0_DSCP_MAP_PORT3_PIPE7m,
    IDB_OBM0_DSCP_MAP_PORT3m,
    IDB_OBM0_DSCP_MAP_PORT4_PIPE0m,
    IDB_OBM0_DSCP_MAP_PORT4_PIPE1m,
    IDB_OBM0_DSCP_MAP_PORT4_PIPE2m,
    IDB_OBM0_DSCP_MAP_PORT4_PIPE3m,
    IDB_OBM0_DSCP_MAP_PORT4_PIPE4m,
    IDB_OBM0_DSCP_MAP_PORT4_PIPE5m,
    IDB_OBM0_DSCP_MAP_PORT4_PIPE6m,
    IDB_OBM0_DSCP_MAP_PORT4_PIPE7m,
    IDB_OBM0_DSCP_MAP_PORT4m,
    IDB_OBM0_DSCP_MAP_PORT5_PIPE0m,
    IDB_OBM0_DSCP_MAP_PORT5_PIPE1m,
    IDB_OBM0_DSCP_MAP_PORT5_PIPE2m,
    IDB_OBM0_DSCP_MAP_PORT5_PIPE3m,
    IDB_OBM0_DSCP_MAP_PORT5_PIPE4m,
    IDB_OBM0_DSCP_MAP_PORT5_PIPE5m,
    IDB_OBM0_DSCP_MAP_PORT5_PIPE6m,
    IDB_OBM0_DSCP_MAP_PORT5_PIPE7m,
    IDB_OBM0_DSCP_MAP_PORT5m,
    IDB_OBM0_DSCP_MAP_PORT6_PIPE0m,
    IDB_OBM0_DSCP_MAP_PORT6_PIPE1m,
    IDB_OBM0_DSCP_MAP_PORT6_PIPE2m,
    IDB_OBM0_DSCP_MAP_PORT6_PIPE3m,
    IDB_OBM0_DSCP_MAP_PORT6_PIPE4m,
    IDB_OBM0_DSCP_MAP_PORT6_PIPE5m,
    IDB_OBM0_DSCP_MAP_PORT6_PIPE6m,
    IDB_OBM0_DSCP_MAP_PORT6_PIPE7m,
    IDB_OBM0_DSCP_MAP_PORT6m,
    IDB_OBM0_DSCP_MAP_PORT7_PIPE0m,
    IDB_OBM0_DSCP_MAP_PORT7_PIPE1m,
    IDB_OBM0_DSCP_MAP_PORT7_PIPE2m,
    IDB_OBM0_DSCP_MAP_PORT7_PIPE3m,
    IDB_OBM0_DSCP_MAP_PORT7_PIPE4m,
    IDB_OBM0_DSCP_MAP_PORT7_PIPE5m,
    IDB_OBM0_DSCP_MAP_PORT7_PIPE6m,
    IDB_OBM0_DSCP_MAP_PORT7_PIPE7m,
    IDB_OBM0_DSCP_MAP_PORT7m,
    IDB_OBM0_IOM_STATS_WINDOW_RESULTS_PIPE0m,
    IDB_OBM0_IOM_STATS_WINDOW_RESULTS_PIPE1m,
    IDB_OBM0_IOM_STATS_WINDOW_RESULTS_PIPE2m,
    IDB_OBM0_IOM_STATS_WINDOW_RESULTS_PIPE3m,
    IDB_OBM0_IOM_STATS_WINDOW_RESULTS_PIPE4m,
    IDB_OBM0_IOM_STATS_WINDOW_RESULTS_PIPE5m,
    IDB_OBM0_IOM_STATS_WINDOW_RESULTS_PIPE6m,
    IDB_OBM0_IOM_STATS_WINDOW_RESULTS_PIPE7m,
    IDB_OBM0_IOM_STATS_WINDOW_RESULTSm,
    IDB_OBM0_PRI_MAP_PORT0_PIPE0m,
    IDB_OBM0_PRI_MAP_PORT0_PIPE1m,
    IDB_OBM0_PRI_MAP_PORT0_PIPE2m,
    IDB_OBM0_PRI_MAP_PORT0_PIPE3m,
    IDB_OBM0_PRI_MAP_PORT0_PIPE4m,
    IDB_OBM0_PRI_MAP_PORT0_PIPE5m,
    IDB_OBM0_PRI_MAP_PORT0_PIPE6m,
    IDB_OBM0_PRI_MAP_PORT0_PIPE7m,
    IDB_OBM0_PRI_MAP_PORT0m,
    IDB_OBM0_PRI_MAP_PORT1_PIPE0m,
    IDB_OBM0_PRI_MAP_PORT1_PIPE1m,
    IDB_OBM0_PRI_MAP_PORT1_PIPE2m,
    IDB_OBM0_PRI_MAP_PORT1_PIPE3m,
    IDB_OBM0_PRI_MAP_PORT1_PIPE4m,
    IDB_OBM0_PRI_MAP_PORT1_PIPE5m,
    IDB_OBM0_PRI_MAP_PORT1_PIPE6m,
    IDB_OBM0_PRI_MAP_PORT1_PIPE7m,
    IDB_OBM0_PRI_MAP_PORT1m,
    IDB_OBM0_PRI_MAP_PORT2_PIPE0m,
    IDB_OBM0_PRI_MAP_PORT2_PIPE1m,
    IDB_OBM0_PRI_MAP_PORT2_PIPE2m,
    IDB_OBM0_PRI_MAP_PORT2_PIPE3m,
    IDB_OBM0_PRI_MAP_PORT2_PIPE4m,
    IDB_OBM0_PRI_MAP_PORT2_PIPE5m,
    IDB_OBM0_PRI_MAP_PORT2_PIPE6m,
    IDB_OBM0_PRI_MAP_PORT2_PIPE7m,
    IDB_OBM0_PRI_MAP_PORT2m,
    IDB_OBM0_PRI_MAP_PORT3_PIPE0m,
    IDB_OBM0_PRI_MAP_PORT3_PIPE1m,
    IDB_OBM0_PRI_MAP_PORT3_PIPE2m,
    IDB_OBM0_PRI_MAP_PORT3_PIPE3m,
    IDB_OBM0_PRI_MAP_PORT3_PIPE4m,
    IDB_OBM0_PRI_MAP_PORT3_PIPE5m,
    IDB_OBM0_PRI_MAP_PORT3_PIPE6m,
    IDB_OBM0_PRI_MAP_PORT3_PIPE7m,
    IDB_OBM0_PRI_MAP_PORT3m,
    IDB_OBM0_PRI_MAP_PORT4_PIPE0m,
    IDB_OBM0_PRI_MAP_PORT4_PIPE1m,
    IDB_OBM0_PRI_MAP_PORT4_PIPE2m,
    IDB_OBM0_PRI_MAP_PORT4_PIPE3m,
    IDB_OBM0_PRI_MAP_PORT4_PIPE4m,
    IDB_OBM0_PRI_MAP_PORT4_PIPE5m,
    IDB_OBM0_PRI_MAP_PORT4_PIPE6m,
    IDB_OBM0_PRI_MAP_PORT4_PIPE7m,
    IDB_OBM0_PRI_MAP_PORT4m,
    IDB_OBM0_PRI_MAP_PORT5_PIPE0m,
    IDB_OBM0_PRI_MAP_PORT5_PIPE1m,
    IDB_OBM0_PRI_MAP_PORT5_PIPE2m,
    IDB_OBM0_PRI_MAP_PORT5_PIPE3m,
    IDB_OBM0_PRI_MAP_PORT5_PIPE4m,
    IDB_OBM0_PRI_MAP_PORT5_PIPE5m,
    IDB_OBM0_PRI_MAP_PORT5_PIPE6m,
    IDB_OBM0_PRI_MAP_PORT5_PIPE7m,
    IDB_OBM0_PRI_MAP_PORT5m,
    IDB_OBM0_PRI_MAP_PORT6_PIPE0m,
    IDB_OBM0_PRI_MAP_PORT6_PIPE1m,
    IDB_OBM0_PRI_MAP_PORT6_PIPE2m,
    IDB_OBM0_PRI_MAP_PORT6_PIPE3m,
    IDB_OBM0_PRI_MAP_PORT6_PIPE4m,
    IDB_OBM0_PRI_MAP_PORT6_PIPE5m,
    IDB_OBM0_PRI_MAP_PORT6_PIPE6m,
    IDB_OBM0_PRI_MAP_PORT6_PIPE7m,
    IDB_OBM0_PRI_MAP_PORT6m,
    IDB_OBM0_PRI_MAP_PORT7_PIPE0m,
    IDB_OBM0_PRI_MAP_PORT7_PIPE1m,
    IDB_OBM0_PRI_MAP_PORT7_PIPE2m,
    IDB_OBM0_PRI_MAP_PORT7_PIPE3m,
    IDB_OBM0_PRI_MAP_PORT7_PIPE4m,
    IDB_OBM0_PRI_MAP_PORT7_PIPE5m,
    IDB_OBM0_PRI_MAP_PORT7_PIPE6m,
    IDB_OBM0_PRI_MAP_PORT7_PIPE7m,
    IDB_OBM0_PRI_MAP_PORT7m,
    IDB_OBM1_DSCP_MAP_PORT0_PIPE0m,
    IDB_OBM1_DSCP_MAP_PORT0_PIPE1m,
    IDB_OBM1_DSCP_MAP_PORT0_PIPE2m,
    IDB_OBM1_DSCP_MAP_PORT0_PIPE3m,
    IDB_OBM1_DSCP_MAP_PORT0_PIPE4m,
    IDB_OBM1_DSCP_MAP_PORT0_PIPE5m,
    IDB_OBM1_DSCP_MAP_PORT0_PIPE6m,
    IDB_OBM1_DSCP_MAP_PORT0_PIPE7m,
    IDB_OBM1_DSCP_MAP_PORT0m,
    IDB_OBM1_DSCP_MAP_PORT1_PIPE0m,
    IDB_OBM1_DSCP_MAP_PORT1_PIPE1m,
    IDB_OBM1_DSCP_MAP_PORT1_PIPE2m,
    IDB_OBM1_DSCP_MAP_PORT1_PIPE3m,
    IDB_OBM1_DSCP_MAP_PORT1_PIPE4m,
    IDB_OBM1_DSCP_MAP_PORT1_PIPE5m,
    IDB_OBM1_DSCP_MAP_PORT1_PIPE6m,
    IDB_OBM1_DSCP_MAP_PORT1_PIPE7m,
    IDB_OBM1_DSCP_MAP_PORT1m,
    IDB_OBM1_DSCP_MAP_PORT2_PIPE0m,
    IDB_OBM1_DSCP_MAP_PORT2_PIPE1m,
    IDB_OBM1_DSCP_MAP_PORT2_PIPE2m,
    IDB_OBM1_DSCP_MAP_PORT2_PIPE3m,
    IDB_OBM1_DSCP_MAP_PORT2_PIPE4m,
    IDB_OBM1_DSCP_MAP_PORT2_PIPE5m,
    IDB_OBM1_DSCP_MAP_PORT2_PIPE6m,
    IDB_OBM1_DSCP_MAP_PORT2_PIPE7m,
    IDB_OBM1_DSCP_MAP_PORT2m,
    IDB_OBM1_DSCP_MAP_PORT3_PIPE0m,
    IDB_OBM1_DSCP_MAP_PORT3_PIPE1m,
    IDB_OBM1_DSCP_MAP_PORT3_PIPE2m,
    IDB_OBM1_DSCP_MAP_PORT3_PIPE3m,
    IDB_OBM1_DSCP_MAP_PORT3_PIPE4m,
    IDB_OBM1_DSCP_MAP_PORT3_PIPE5m,
    IDB_OBM1_DSCP_MAP_PORT3_PIPE6m,
    IDB_OBM1_DSCP_MAP_PORT3_PIPE7m,
    IDB_OBM1_DSCP_MAP_PORT3m,
    IDB_OBM1_DSCP_MAP_PORT4_PIPE0m,
    IDB_OBM1_DSCP_MAP_PORT4_PIPE1m,
    IDB_OBM1_DSCP_MAP_PORT4_PIPE2m,
    IDB_OBM1_DSCP_MAP_PORT4_PIPE3m,
    IDB_OBM1_DSCP_MAP_PORT4_PIPE4m,
    IDB_OBM1_DSCP_MAP_PORT4_PIPE5m,
    IDB_OBM1_DSCP_MAP_PORT4_PIPE6m,
    IDB_OBM1_DSCP_MAP_PORT4_PIPE7m,
    IDB_OBM1_DSCP_MAP_PORT4m,
    IDB_OBM1_DSCP_MAP_PORT5_PIPE0m,
    IDB_OBM1_DSCP_MAP_PORT5_PIPE1m,
    IDB_OBM1_DSCP_MAP_PORT5_PIPE2m,
    IDB_OBM1_DSCP_MAP_PORT5_PIPE3m,
    IDB_OBM1_DSCP_MAP_PORT5_PIPE4m,
    IDB_OBM1_DSCP_MAP_PORT5_PIPE5m,
    IDB_OBM1_DSCP_MAP_PORT5_PIPE6m,
    IDB_OBM1_DSCP_MAP_PORT5_PIPE7m,
    IDB_OBM1_DSCP_MAP_PORT5m,
    IDB_OBM1_DSCP_MAP_PORT6_PIPE0m,
    IDB_OBM1_DSCP_MAP_PORT6_PIPE1m,
    IDB_OBM1_DSCP_MAP_PORT6_PIPE2m,
    IDB_OBM1_DSCP_MAP_PORT6_PIPE3m,
    IDB_OBM1_DSCP_MAP_PORT6_PIPE4m,
    IDB_OBM1_DSCP_MAP_PORT6_PIPE5m,
    IDB_OBM1_DSCP_MAP_PORT6_PIPE6m,
    IDB_OBM1_DSCP_MAP_PORT6_PIPE7m,
    IDB_OBM1_DSCP_MAP_PORT6m,
    IDB_OBM1_DSCP_MAP_PORT7_PIPE0m,
    IDB_OBM1_DSCP_MAP_PORT7_PIPE1m,
    IDB_OBM1_DSCP_MAP_PORT7_PIPE2m,
    IDB_OBM1_DSCP_MAP_PORT7_PIPE3m,
    IDB_OBM1_DSCP_MAP_PORT7_PIPE4m,
    IDB_OBM1_DSCP_MAP_PORT7_PIPE5m,
    IDB_OBM1_DSCP_MAP_PORT7_PIPE6m,
    IDB_OBM1_DSCP_MAP_PORT7_PIPE7m,
    IDB_OBM1_DSCP_MAP_PORT7m,
    IDB_OBM1_IOM_STATS_WINDOW_RESULTS_PIPE0m,
    IDB_OBM1_IOM_STATS_WINDOW_RESULTS_PIPE1m,
    IDB_OBM1_IOM_STATS_WINDOW_RESULTS_PIPE2m,
    IDB_OBM1_IOM_STATS_WINDOW_RESULTS_PIPE3m,
    IDB_OBM1_IOM_STATS_WINDOW_RESULTS_PIPE4m,
    IDB_OBM1_IOM_STATS_WINDOW_RESULTS_PIPE5m,
    IDB_OBM1_IOM_STATS_WINDOW_RESULTS_PIPE6m,
    IDB_OBM1_IOM_STATS_WINDOW_RESULTS_PIPE7m,
    IDB_OBM1_IOM_STATS_WINDOW_RESULTSm,
    IDB_OBM1_PRI_MAP_PORT0_PIPE0m,
    IDB_OBM1_PRI_MAP_PORT0_PIPE1m,
    IDB_OBM1_PRI_MAP_PORT0_PIPE2m,
    IDB_OBM1_PRI_MAP_PORT0_PIPE3m,
    IDB_OBM1_PRI_MAP_PORT0_PIPE4m,
    IDB_OBM1_PRI_MAP_PORT0_PIPE5m,
    IDB_OBM1_PRI_MAP_PORT0_PIPE6m,
    IDB_OBM1_PRI_MAP_PORT0_PIPE7m,
    IDB_OBM1_PRI_MAP_PORT0m,
    IDB_OBM1_PRI_MAP_PORT1_PIPE0m,
    IDB_OBM1_PRI_MAP_PORT1_PIPE1m,
    IDB_OBM1_PRI_MAP_PORT1_PIPE2m,
    IDB_OBM1_PRI_MAP_PORT1_PIPE3m,
    IDB_OBM1_PRI_MAP_PORT1_PIPE4m,
    IDB_OBM1_PRI_MAP_PORT1_PIPE5m,
    IDB_OBM1_PRI_MAP_PORT1_PIPE6m,
    IDB_OBM1_PRI_MAP_PORT1_PIPE7m,
    IDB_OBM1_PRI_MAP_PORT1m,
    IDB_OBM1_PRI_MAP_PORT2_PIPE0m,
    IDB_OBM1_PRI_MAP_PORT2_PIPE1m,
    IDB_OBM1_PRI_MAP_PORT2_PIPE2m,
    IDB_OBM1_PRI_MAP_PORT2_PIPE3m,
    IDB_OBM1_PRI_MAP_PORT2_PIPE4m,
    IDB_OBM1_PRI_MAP_PORT2_PIPE5m,
    IDB_OBM1_PRI_MAP_PORT2_PIPE6m,
    IDB_OBM1_PRI_MAP_PORT2_PIPE7m,
    IDB_OBM1_PRI_MAP_PORT2m,
    IDB_OBM1_PRI_MAP_PORT3_PIPE0m,
    IDB_OBM1_PRI_MAP_PORT3_PIPE1m,
    IDB_OBM1_PRI_MAP_PORT3_PIPE2m,
    IDB_OBM1_PRI_MAP_PORT3_PIPE3m,
    IDB_OBM1_PRI_MAP_PORT3_PIPE4m,
    IDB_OBM1_PRI_MAP_PORT3_PIPE5m,
    IDB_OBM1_PRI_MAP_PORT3_PIPE6m,
    IDB_OBM1_PRI_MAP_PORT3_PIPE7m,
    IDB_OBM1_PRI_MAP_PORT3m,
    IDB_OBM1_PRI_MAP_PORT4_PIPE0m,
    IDB_OBM1_PRI_MAP_PORT4_PIPE1m,
    IDB_OBM1_PRI_MAP_PORT4_PIPE2m,
    IDB_OBM1_PRI_MAP_PORT4_PIPE3m,
    IDB_OBM1_PRI_MAP_PORT4_PIPE4m,
    IDB_OBM1_PRI_MAP_PORT4_PIPE5m,
    IDB_OBM1_PRI_MAP_PORT4_PIPE6m,
    IDB_OBM1_PRI_MAP_PORT4_PIPE7m,
    IDB_OBM1_PRI_MAP_PORT4m,
    IDB_OBM1_PRI_MAP_PORT5_PIPE0m,
    IDB_OBM1_PRI_MAP_PORT5_PIPE1m,
    IDB_OBM1_PRI_MAP_PORT5_PIPE2m,
    IDB_OBM1_PRI_MAP_PORT5_PIPE3m,
    IDB_OBM1_PRI_MAP_PORT5_PIPE4m,
    IDB_OBM1_PRI_MAP_PORT5_PIPE5m,
    IDB_OBM1_PRI_MAP_PORT5_PIPE6m,
    IDB_OBM1_PRI_MAP_PORT5_PIPE7m,
    IDB_OBM1_PRI_MAP_PORT5m,
    IDB_OBM1_PRI_MAP_PORT6_PIPE0m,
    IDB_OBM1_PRI_MAP_PORT6_PIPE1m,
    IDB_OBM1_PRI_MAP_PORT6_PIPE2m,
    IDB_OBM1_PRI_MAP_PORT6_PIPE3m,
    IDB_OBM1_PRI_MAP_PORT6_PIPE4m,
    IDB_OBM1_PRI_MAP_PORT6_PIPE5m,
    IDB_OBM1_PRI_MAP_PORT6_PIPE6m,
    IDB_OBM1_PRI_MAP_PORT6_PIPE7m,
    IDB_OBM1_PRI_MAP_PORT6m,
    IDB_OBM1_PRI_MAP_PORT7_PIPE0m,
    IDB_OBM1_PRI_MAP_PORT7_PIPE1m,
    IDB_OBM1_PRI_MAP_PORT7_PIPE2m,
    IDB_OBM1_PRI_MAP_PORT7_PIPE3m,
    IDB_OBM1_PRI_MAP_PORT7_PIPE4m,
    IDB_OBM1_PRI_MAP_PORT7_PIPE5m,
    IDB_OBM1_PRI_MAP_PORT7_PIPE6m,
    IDB_OBM1_PRI_MAP_PORT7_PIPE7m,
    IDB_OBM1_PRI_MAP_PORT7m,
    IDB_OBM2_DSCP_MAP_PORT0_PIPE0m,
    IDB_OBM2_DSCP_MAP_PORT0_PIPE1m,
    IDB_OBM2_DSCP_MAP_PORT0_PIPE2m,
    IDB_OBM2_DSCP_MAP_PORT0_PIPE3m,
    IDB_OBM2_DSCP_MAP_PORT0_PIPE4m,
    IDB_OBM2_DSCP_MAP_PORT0_PIPE5m,
    IDB_OBM2_DSCP_MAP_PORT0_PIPE6m,
    IDB_OBM2_DSCP_MAP_PORT0_PIPE7m,
    IDB_OBM2_DSCP_MAP_PORT0m,
    IDB_OBM2_DSCP_MAP_PORT1_PIPE0m,
    IDB_OBM2_DSCP_MAP_PORT1_PIPE1m,
    IDB_OBM2_DSCP_MAP_PORT1_PIPE2m,
    IDB_OBM2_DSCP_MAP_PORT1_PIPE3m,
    IDB_OBM2_DSCP_MAP_PORT1_PIPE4m,
    IDB_OBM2_DSCP_MAP_PORT1_PIPE5m,
    IDB_OBM2_DSCP_MAP_PORT1_PIPE6m,
    IDB_OBM2_DSCP_MAP_PORT1_PIPE7m,
    IDB_OBM2_DSCP_MAP_PORT1m,
    IDB_OBM2_DSCP_MAP_PORT2_PIPE0m,
    IDB_OBM2_DSCP_MAP_PORT2_PIPE1m,
    IDB_OBM2_DSCP_MAP_PORT2_PIPE2m,
    IDB_OBM2_DSCP_MAP_PORT2_PIPE3m,
    IDB_OBM2_DSCP_MAP_PORT2_PIPE4m,
    IDB_OBM2_DSCP_MAP_PORT2_PIPE5m,
    IDB_OBM2_DSCP_MAP_PORT2_PIPE6m,
    IDB_OBM2_DSCP_MAP_PORT2_PIPE7m,
    IDB_OBM2_DSCP_MAP_PORT2m,
    IDB_OBM2_DSCP_MAP_PORT3_PIPE0m,
    IDB_OBM2_DSCP_MAP_PORT3_PIPE1m,
    IDB_OBM2_DSCP_MAP_PORT3_PIPE2m,
    IDB_OBM2_DSCP_MAP_PORT3_PIPE3m,
    IDB_OBM2_DSCP_MAP_PORT3_PIPE4m,
    IDB_OBM2_DSCP_MAP_PORT3_PIPE5m,
    IDB_OBM2_DSCP_MAP_PORT3_PIPE6m,
    IDB_OBM2_DSCP_MAP_PORT3_PIPE7m,
    IDB_OBM2_DSCP_MAP_PORT3m,
    IDB_OBM2_DSCP_MAP_PORT4_PIPE0m,
    IDB_OBM2_DSCP_MAP_PORT4_PIPE1m,
    IDB_OBM2_DSCP_MAP_PORT4_PIPE2m,
    IDB_OBM2_DSCP_MAP_PORT4_PIPE3m,
    IDB_OBM2_DSCP_MAP_PORT4_PIPE4m,
    IDB_OBM2_DSCP_MAP_PORT4_PIPE5m,
    IDB_OBM2_DSCP_MAP_PORT4_PIPE6m,
    IDB_OBM2_DSCP_MAP_PORT4_PIPE7m,
    IDB_OBM2_DSCP_MAP_PORT4m,
    IDB_OBM2_DSCP_MAP_PORT5_PIPE0m,
    IDB_OBM2_DSCP_MAP_PORT5_PIPE1m,
    IDB_OBM2_DSCP_MAP_PORT5_PIPE2m,
    IDB_OBM2_DSCP_MAP_PORT5_PIPE3m,
    IDB_OBM2_DSCP_MAP_PORT5_PIPE4m,
    IDB_OBM2_DSCP_MAP_PORT5_PIPE5m,
    IDB_OBM2_DSCP_MAP_PORT5_PIPE6m,
    IDB_OBM2_DSCP_MAP_PORT5_PIPE7m,
    IDB_OBM2_DSCP_MAP_PORT5m,
    IDB_OBM2_DSCP_MAP_PORT6_PIPE0m,
    IDB_OBM2_DSCP_MAP_PORT6_PIPE1m,
    IDB_OBM2_DSCP_MAP_PORT6_PIPE2m,
    IDB_OBM2_DSCP_MAP_PORT6_PIPE3m,
    IDB_OBM2_DSCP_MAP_PORT6_PIPE4m,
    IDB_OBM2_DSCP_MAP_PORT6_PIPE5m,
    IDB_OBM2_DSCP_MAP_PORT6_PIPE6m,
    IDB_OBM2_DSCP_MAP_PORT6_PIPE7m,
    IDB_OBM2_DSCP_MAP_PORT6m,
    IDB_OBM2_DSCP_MAP_PORT7_PIPE0m,
    IDB_OBM2_DSCP_MAP_PORT7_PIPE1m,
    IDB_OBM2_DSCP_MAP_PORT7_PIPE2m,
    IDB_OBM2_DSCP_MAP_PORT7_PIPE3m,
    IDB_OBM2_DSCP_MAP_PORT7_PIPE4m,
    IDB_OBM2_DSCP_MAP_PORT7_PIPE5m,
    IDB_OBM2_DSCP_MAP_PORT7_PIPE6m,
    IDB_OBM2_DSCP_MAP_PORT7_PIPE7m,
    IDB_OBM2_DSCP_MAP_PORT7m,
    IDB_OBM2_IOM_STATS_WINDOW_RESULTS_PIPE0m,
    IDB_OBM2_IOM_STATS_WINDOW_RESULTS_PIPE1m,
    IDB_OBM2_IOM_STATS_WINDOW_RESULTS_PIPE2m,
    IDB_OBM2_IOM_STATS_WINDOW_RESULTS_PIPE3m,
    IDB_OBM2_IOM_STATS_WINDOW_RESULTS_PIPE4m,
    IDB_OBM2_IOM_STATS_WINDOW_RESULTS_PIPE5m,
    IDB_OBM2_IOM_STATS_WINDOW_RESULTS_PIPE6m,
    IDB_OBM2_IOM_STATS_WINDOW_RESULTS_PIPE7m,
    IDB_OBM2_IOM_STATS_WINDOW_RESULTSm,
    IDB_OBM2_PRI_MAP_PORT0_PIPE0m,
    IDB_OBM2_PRI_MAP_PORT0_PIPE1m,
    IDB_OBM2_PRI_MAP_PORT0_PIPE2m,
    IDB_OBM2_PRI_MAP_PORT0_PIPE3m,
    IDB_OBM2_PRI_MAP_PORT0_PIPE4m,
    IDB_OBM2_PRI_MAP_PORT0_PIPE5m,
    IDB_OBM2_PRI_MAP_PORT0_PIPE6m,
    IDB_OBM2_PRI_MAP_PORT0_PIPE7m,
    IDB_OBM2_PRI_MAP_PORT0m,
    IDB_OBM2_PRI_MAP_PORT1_PIPE0m,
    IDB_OBM2_PRI_MAP_PORT1_PIPE1m,
    IDB_OBM2_PRI_MAP_PORT1_PIPE2m,
    IDB_OBM2_PRI_MAP_PORT1_PIPE3m,
    IDB_OBM2_PRI_MAP_PORT1_PIPE4m,
    IDB_OBM2_PRI_MAP_PORT1_PIPE5m,
    IDB_OBM2_PRI_MAP_PORT1_PIPE6m,
    IDB_OBM2_PRI_MAP_PORT1_PIPE7m,
    IDB_OBM2_PRI_MAP_PORT1m,
    IDB_OBM2_PRI_MAP_PORT2_PIPE0m,
    IDB_OBM2_PRI_MAP_PORT2_PIPE1m,
    IDB_OBM2_PRI_MAP_PORT2_PIPE2m,
    IDB_OBM2_PRI_MAP_PORT2_PIPE3m,
    IDB_OBM2_PRI_MAP_PORT2_PIPE4m,
    IDB_OBM2_PRI_MAP_PORT2_PIPE5m,
    IDB_OBM2_PRI_MAP_PORT2_PIPE6m,
    IDB_OBM2_PRI_MAP_PORT2_PIPE7m,
    IDB_OBM2_PRI_MAP_PORT2m,
    IDB_OBM2_PRI_MAP_PORT3_PIPE0m,
    IDB_OBM2_PRI_MAP_PORT3_PIPE1m,
    IDB_OBM2_PRI_MAP_PORT3_PIPE2m,
    IDB_OBM2_PRI_MAP_PORT3_PIPE3m,
    IDB_OBM2_PRI_MAP_PORT3_PIPE4m,
    IDB_OBM2_PRI_MAP_PORT3_PIPE5m,
    IDB_OBM2_PRI_MAP_PORT3_PIPE6m,
    IDB_OBM2_PRI_MAP_PORT3_PIPE7m,
    IDB_OBM2_PRI_MAP_PORT3m,
    IDB_OBM2_PRI_MAP_PORT4_PIPE0m,
    IDB_OBM2_PRI_MAP_PORT4_PIPE1m,
    IDB_OBM2_PRI_MAP_PORT4_PIPE2m,
    IDB_OBM2_PRI_MAP_PORT4_PIPE3m,
    IDB_OBM2_PRI_MAP_PORT4_PIPE4m,
    IDB_OBM2_PRI_MAP_PORT4_PIPE5m,
    IDB_OBM2_PRI_MAP_PORT4_PIPE6m,
    IDB_OBM2_PRI_MAP_PORT4_PIPE7m,
    IDB_OBM2_PRI_MAP_PORT4m,
    IDB_OBM2_PRI_MAP_PORT5_PIPE0m,
    IDB_OBM2_PRI_MAP_PORT5_PIPE1m,
    IDB_OBM2_PRI_MAP_PORT5_PIPE2m,
    IDB_OBM2_PRI_MAP_PORT5_PIPE3m,
    IDB_OBM2_PRI_MAP_PORT5_PIPE4m,
    IDB_OBM2_PRI_MAP_PORT5_PIPE5m,
    IDB_OBM2_PRI_MAP_PORT5_PIPE6m,
    IDB_OBM2_PRI_MAP_PORT5_PIPE7m,
    IDB_OBM2_PRI_MAP_PORT5m,
    IDB_OBM2_PRI_MAP_PORT6_PIPE0m,
    IDB_OBM2_PRI_MAP_PORT6_PIPE1m,
    IDB_OBM2_PRI_MAP_PORT6_PIPE2m,
    IDB_OBM2_PRI_MAP_PORT6_PIPE3m,
    IDB_OBM2_PRI_MAP_PORT6_PIPE4m,
    IDB_OBM2_PRI_MAP_PORT6_PIPE5m,
    IDB_OBM2_PRI_MAP_PORT6_PIPE6m,
    IDB_OBM2_PRI_MAP_PORT6_PIPE7m,
    IDB_OBM2_PRI_MAP_PORT6m,
    IDB_OBM2_PRI_MAP_PORT7_PIPE0m,
    IDB_OBM2_PRI_MAP_PORT7_PIPE1m,
    IDB_OBM2_PRI_MAP_PORT7_PIPE2m,
    IDB_OBM2_PRI_MAP_PORT7_PIPE3m,
    IDB_OBM2_PRI_MAP_PORT7_PIPE4m,
    IDB_OBM2_PRI_MAP_PORT7_PIPE5m,
    IDB_OBM2_PRI_MAP_PORT7_PIPE6m,
    IDB_OBM2_PRI_MAP_PORT7_PIPE7m,
    IDB_OBM2_PRI_MAP_PORT7m,
    IDB_OBM3_DSCP_MAP_PORT0_PIPE0m,
    IDB_OBM3_DSCP_MAP_PORT0_PIPE1m,
    IDB_OBM3_DSCP_MAP_PORT0_PIPE2m,
    IDB_OBM3_DSCP_MAP_PORT0_PIPE3m,
    IDB_OBM3_DSCP_MAP_PORT0_PIPE4m,
    IDB_OBM3_DSCP_MAP_PORT0_PIPE5m,
    IDB_OBM3_DSCP_MAP_PORT0_PIPE6m,
    IDB_OBM3_DSCP_MAP_PORT0_PIPE7m,
    IDB_OBM3_DSCP_MAP_PORT0m,
    IDB_OBM3_DSCP_MAP_PORT1_PIPE0m,
    IDB_OBM3_DSCP_MAP_PORT1_PIPE1m,
    IDB_OBM3_DSCP_MAP_PORT1_PIPE2m,
    IDB_OBM3_DSCP_MAP_PORT1_PIPE3m,
    IDB_OBM3_DSCP_MAP_PORT1_PIPE4m,
    IDB_OBM3_DSCP_MAP_PORT1_PIPE5m,
    IDB_OBM3_DSCP_MAP_PORT1_PIPE6m,
    IDB_OBM3_DSCP_MAP_PORT1_PIPE7m,
    IDB_OBM3_DSCP_MAP_PORT1m,
    IDB_OBM3_DSCP_MAP_PORT2_PIPE0m,
    IDB_OBM3_DSCP_MAP_PORT2_PIPE1m,
    IDB_OBM3_DSCP_MAP_PORT2_PIPE2m,
    IDB_OBM3_DSCP_MAP_PORT2_PIPE3m,
    IDB_OBM3_DSCP_MAP_PORT2_PIPE4m,
    IDB_OBM3_DSCP_MAP_PORT2_PIPE5m,
    IDB_OBM3_DSCP_MAP_PORT2_PIPE6m,
    IDB_OBM3_DSCP_MAP_PORT2_PIPE7m,
    IDB_OBM3_DSCP_MAP_PORT2m,
    IDB_OBM3_DSCP_MAP_PORT3_PIPE0m,
    IDB_OBM3_DSCP_MAP_PORT3_PIPE1m,
    IDB_OBM3_DSCP_MAP_PORT3_PIPE2m,
    IDB_OBM3_DSCP_MAP_PORT3_PIPE3m,
    IDB_OBM3_DSCP_MAP_PORT3_PIPE4m,
    IDB_OBM3_DSCP_MAP_PORT3_PIPE5m,
    IDB_OBM3_DSCP_MAP_PORT3_PIPE6m,
    IDB_OBM3_DSCP_MAP_PORT3_PIPE7m,
    IDB_OBM3_DSCP_MAP_PORT3m,
    IDB_OBM3_DSCP_MAP_PORT4_PIPE0m,
    IDB_OBM3_DSCP_MAP_PORT4_PIPE1m,
    IDB_OBM3_DSCP_MAP_PORT4_PIPE2m,
    IDB_OBM3_DSCP_MAP_PORT4_PIPE3m,
    IDB_OBM3_DSCP_MAP_PORT4_PIPE4m,
    IDB_OBM3_DSCP_MAP_PORT4_PIPE5m,
    IDB_OBM3_DSCP_MAP_PORT4_PIPE6m,
    IDB_OBM3_DSCP_MAP_PORT4_PIPE7m,
    IDB_OBM3_DSCP_MAP_PORT4m,
    IDB_OBM3_DSCP_MAP_PORT5_PIPE0m,
    IDB_OBM3_DSCP_MAP_PORT5_PIPE1m,
    IDB_OBM3_DSCP_MAP_PORT5_PIPE2m,
    IDB_OBM3_DSCP_MAP_PORT5_PIPE3m,
    IDB_OBM3_DSCP_MAP_PORT5_PIPE4m,
    IDB_OBM3_DSCP_MAP_PORT5_PIPE5m,
    IDB_OBM3_DSCP_MAP_PORT5_PIPE6m,
    IDB_OBM3_DSCP_MAP_PORT5_PIPE7m,
    IDB_OBM3_DSCP_MAP_PORT5m,
    IDB_OBM3_DSCP_MAP_PORT6_PIPE0m,
    IDB_OBM3_DSCP_MAP_PORT6_PIPE1m,
    IDB_OBM3_DSCP_MAP_PORT6_PIPE2m,
    IDB_OBM3_DSCP_MAP_PORT6_PIPE3m,
    IDB_OBM3_DSCP_MAP_PORT6_PIPE4m,
    IDB_OBM3_DSCP_MAP_PORT6_PIPE5m,
    IDB_OBM3_DSCP_MAP_PORT6_PIPE6m,
    IDB_OBM3_DSCP_MAP_PORT6_PIPE7m,
    IDB_OBM3_DSCP_MAP_PORT6m,
    IDB_OBM3_DSCP_MAP_PORT7_PIPE0m,
    IDB_OBM3_DSCP_MAP_PORT7_PIPE1m,
    IDB_OBM3_DSCP_MAP_PORT7_PIPE2m,
    IDB_OBM3_DSCP_MAP_PORT7_PIPE3m,
    IDB_OBM3_DSCP_MAP_PORT7_PIPE4m,
    IDB_OBM3_DSCP_MAP_PORT7_PIPE5m,
    IDB_OBM3_DSCP_MAP_PORT7_PIPE6m,
    IDB_OBM3_DSCP_MAP_PORT7_PIPE7m,
    IDB_OBM3_DSCP_MAP_PORT7m,
    IDB_OBM3_IOM_STATS_WINDOW_RESULTS_PIPE0m,
    IDB_OBM3_IOM_STATS_WINDOW_RESULTS_PIPE1m,
    IDB_OBM3_IOM_STATS_WINDOW_RESULTS_PIPE2m,
    IDB_OBM3_IOM_STATS_WINDOW_RESULTS_PIPE3m,
    IDB_OBM3_IOM_STATS_WINDOW_RESULTS_PIPE4m,
    IDB_OBM3_IOM_STATS_WINDOW_RESULTS_PIPE5m,
    IDB_OBM3_IOM_STATS_WINDOW_RESULTS_PIPE6m,
    IDB_OBM3_IOM_STATS_WINDOW_RESULTS_PIPE7m,
    IDB_OBM3_IOM_STATS_WINDOW_RESULTSm,
    IDB_OBM3_PRI_MAP_PORT0_PIPE0m,
    IDB_OBM3_PRI_MAP_PORT0_PIPE1m,
    IDB_OBM3_PRI_MAP_PORT0_PIPE2m,
    IDB_OBM3_PRI_MAP_PORT0_PIPE3m,
    IDB_OBM3_PRI_MAP_PORT0_PIPE4m,
    IDB_OBM3_PRI_MAP_PORT0_PIPE5m,
    IDB_OBM3_PRI_MAP_PORT0_PIPE6m,
    IDB_OBM3_PRI_MAP_PORT0_PIPE7m,
    IDB_OBM3_PRI_MAP_PORT0m,
    IDB_OBM3_PRI_MAP_PORT1_PIPE0m,
    IDB_OBM3_PRI_MAP_PORT1_PIPE1m,
    IDB_OBM3_PRI_MAP_PORT1_PIPE2m,
    IDB_OBM3_PRI_MAP_PORT1_PIPE3m,
    IDB_OBM3_PRI_MAP_PORT1_PIPE4m,
    IDB_OBM3_PRI_MAP_PORT1_PIPE5m,
    IDB_OBM3_PRI_MAP_PORT1_PIPE6m,
    IDB_OBM3_PRI_MAP_PORT1_PIPE7m,
    IDB_OBM3_PRI_MAP_PORT1m,
    IDB_OBM3_PRI_MAP_PORT2_PIPE0m,
    IDB_OBM3_PRI_MAP_PORT2_PIPE1m,
    IDB_OBM3_PRI_MAP_PORT2_PIPE2m,
    IDB_OBM3_PRI_MAP_PORT2_PIPE3m,
    IDB_OBM3_PRI_MAP_PORT2_PIPE4m,
    IDB_OBM3_PRI_MAP_PORT2_PIPE5m,
    IDB_OBM3_PRI_MAP_PORT2_PIPE6m,
    IDB_OBM3_PRI_MAP_PORT2_PIPE7m,
    IDB_OBM3_PRI_MAP_PORT2m,
    IDB_OBM3_PRI_MAP_PORT3_PIPE0m,
    IDB_OBM3_PRI_MAP_PORT3_PIPE1m,
    IDB_OBM3_PRI_MAP_PORT3_PIPE2m,
    IDB_OBM3_PRI_MAP_PORT3_PIPE3m,
    IDB_OBM3_PRI_MAP_PORT3_PIPE4m,
    IDB_OBM3_PRI_MAP_PORT3_PIPE5m,
    IDB_OBM3_PRI_MAP_PORT3_PIPE6m,
    IDB_OBM3_PRI_MAP_PORT3_PIPE7m,
    IDB_OBM3_PRI_MAP_PORT3m,
    IDB_OBM3_PRI_MAP_PORT4_PIPE0m,
    IDB_OBM3_PRI_MAP_PORT4_PIPE1m,
    IDB_OBM3_PRI_MAP_PORT4_PIPE2m,
    IDB_OBM3_PRI_MAP_PORT4_PIPE3m,
    IDB_OBM3_PRI_MAP_PORT4_PIPE4m,
    IDB_OBM3_PRI_MAP_PORT4_PIPE5m,
    IDB_OBM3_PRI_MAP_PORT4_PIPE6m,
    IDB_OBM3_PRI_MAP_PORT4_PIPE7m,
    IDB_OBM3_PRI_MAP_PORT4m,
    IDB_OBM3_PRI_MAP_PORT5_PIPE0m,
    IDB_OBM3_PRI_MAP_PORT5_PIPE1m,
    IDB_OBM3_PRI_MAP_PORT5_PIPE2m,
    IDB_OBM3_PRI_MAP_PORT5_PIPE3m,
    IDB_OBM3_PRI_MAP_PORT5_PIPE4m,
    IDB_OBM3_PRI_MAP_PORT5_PIPE5m,
    IDB_OBM3_PRI_MAP_PORT5_PIPE6m,
    IDB_OBM3_PRI_MAP_PORT5_PIPE7m,
    IDB_OBM3_PRI_MAP_PORT5m,
    IDB_OBM3_PRI_MAP_PORT6_PIPE0m,
    IDB_OBM3_PRI_MAP_PORT6_PIPE1m,
    IDB_OBM3_PRI_MAP_PORT6_PIPE2m,
    IDB_OBM3_PRI_MAP_PORT6_PIPE3m,
    IDB_OBM3_PRI_MAP_PORT6_PIPE4m,
    IDB_OBM3_PRI_MAP_PORT6_PIPE5m,
    IDB_OBM3_PRI_MAP_PORT6_PIPE6m,
    IDB_OBM3_PRI_MAP_PORT6_PIPE7m,
    IDB_OBM3_PRI_MAP_PORT6m,
    IDB_OBM3_PRI_MAP_PORT7_PIPE0m,
    IDB_OBM3_PRI_MAP_PORT7_PIPE1m,
    IDB_OBM3_PRI_MAP_PORT7_PIPE2m,
    IDB_OBM3_PRI_MAP_PORT7_PIPE3m,
    IDB_OBM3_PRI_MAP_PORT7_PIPE4m,
    IDB_OBM3_PRI_MAP_PORT7_PIPE5m,
    IDB_OBM3_PRI_MAP_PORT7_PIPE6m,
    IDB_OBM3_PRI_MAP_PORT7_PIPE7m,
    IDB_OBM3_PRI_MAP_PORT7m,
    ING_IDB_TO_DEVICE_PORT_MAP_PIPE0m,
    ING_IDB_TO_DEVICE_PORT_MAP_PIPE1m,
    ING_IDB_TO_DEVICE_PORT_MAP_PIPE2m,
    ING_IDB_TO_DEVICE_PORT_MAP_PIPE3m,
    ING_IDB_TO_DEVICE_PORT_MAP_PIPE4m,
    ING_IDB_TO_DEVICE_PORT_MAP_PIPE5m,
    ING_IDB_TO_DEVICE_PORT_MAP_PIPE6m,
    ING_IDB_TO_DEVICE_PORT_MAP_PIPE7m,
    ING_IDB_TO_DEVICE_PORT_MAPm,
    ING_PHY_TO_IDB_PORT_MAP_PIPE0m,
    ING_PHY_TO_IDB_PORT_MAP_PIPE1m,
    ING_PHY_TO_IDB_PORT_MAP_PIPE2m,
    ING_PHY_TO_IDB_PORT_MAP_PIPE3m,
    ING_PHY_TO_IDB_PORT_MAP_PIPE4m,
    ING_PHY_TO_IDB_PORT_MAP_PIPE5m,
    ING_PHY_TO_IDB_PORT_MAP_PIPE6m,
    ING_PHY_TO_IDB_PORT_MAP_PIPE7m,
    ING_PHY_TO_IDB_PORT_MAPm,
    INT_CN_TO_MMUIF_MAPPINGm,
    MMU_CCP_COPY_COUNT_INFO_ITM0m,
    MMU_CCP_COPY_COUNT_INFO_ITM1m,
    MMU_CCP_COPY_COUNT_INFOm,
    MMU_CFAP_BANK0_ITM0m,
    MMU_CFAP_BANK0_ITM1m,
    MMU_CFAP_BANK0m,
    MMU_CFAP_BANK10_ITM0m,
    MMU_CFAP_BANK10_ITM1m,
    MMU_CFAP_BANK10m,
    MMU_CFAP_BANK11_ITM0m,
    MMU_CFAP_BANK11_ITM1m,
    MMU_CFAP_BANK11m,
    MMU_CFAP_BANK12_ITM0m,
    MMU_CFAP_BANK12_ITM1m,
    MMU_CFAP_BANK12m,
    MMU_CFAP_BANK13_ITM0m,
    MMU_CFAP_BANK13_ITM1m,
    MMU_CFAP_BANK13m,
    MMU_CFAP_BANK14_ITM0m,
    MMU_CFAP_BANK14_ITM1m,
    MMU_CFAP_BANK14m,
    MMU_CFAP_BANK15_ITM0m,
    MMU_CFAP_BANK15_ITM1m,
    MMU_CFAP_BANK15m,
    MMU_CFAP_BANK16_ITM0m,
    MMU_CFAP_BANK16_ITM1m,
    MMU_CFAP_BANK16m,
    MMU_CFAP_BANK17_ITM0m,
    MMU_CFAP_BANK17_ITM1m,
    MMU_CFAP_BANK17m,
    MMU_CFAP_BANK18_ITM0m,
    MMU_CFAP_BANK18_ITM1m,
    MMU_CFAP_BANK18m,
    MMU_CFAP_BANK19_ITM0m,
    MMU_CFAP_BANK19_ITM1m,
    MMU_CFAP_BANK19m,
    MMU_CFAP_BANK1_ITM0m,
    MMU_CFAP_BANK1_ITM1m,
    MMU_CFAP_BANK1m,
    MMU_CFAP_BANK20_ITM0m,
    MMU_CFAP_BANK20_ITM1m,
    MMU_CFAP_BANK20m,
    MMU_CFAP_BANK21_ITM0m,
    MMU_CFAP_BANK21_ITM1m,
    MMU_CFAP_BANK21m,
    MMU_CFAP_BANK22_ITM0m,
    MMU_CFAP_BANK22_ITM1m,
    MMU_CFAP_BANK22m,
    MMU_CFAP_BANK23_ITM0m,
    MMU_CFAP_BANK23_ITM1m,
    MMU_CFAP_BANK23m,
    MMU_CFAP_BANK24_ITM0m,
    MMU_CFAP_BANK24_ITM1m,
    MMU_CFAP_BANK24m,
    MMU_CFAP_BANK25_ITM0m,
    MMU_CFAP_BANK25_ITM1m,
    MMU_CFAP_BANK25m,
    MMU_CFAP_BANK26_ITM0m,
    MMU_CFAP_BANK26_ITM1m,
    MMU_CFAP_BANK26m,
    MMU_CFAP_BANK27_ITM0m,
    MMU_CFAP_BANK27_ITM1m,
    MMU_CFAP_BANK27m,
    MMU_CFAP_BANK28_ITM0m,
    MMU_CFAP_BANK28_ITM1m,
    MMU_CFAP_BANK28m,
    MMU_CFAP_BANK29_ITM0m,
    MMU_CFAP_BANK29_ITM1m,
    MMU_CFAP_BANK29m,
    MMU_CFAP_BANK2_ITM0m,
    MMU_CFAP_BANK2_ITM1m,
    MMU_CFAP_BANK2m,
    MMU_CFAP_BANK30_ITM0m,
    MMU_CFAP_BANK30_ITM1m,
    MMU_CFAP_BANK30m,
    MMU_CFAP_BANK31_ITM0m,
    MMU_CFAP_BANK31_ITM1m,
    MMU_CFAP_BANK31m,
    MMU_CFAP_BANK32_ITM0m,
    MMU_CFAP_BANK32_ITM1m,
    MMU_CFAP_BANK32m,
    MMU_CFAP_BANK33_ITM0m,
    MMU_CFAP_BANK33_ITM1m,
    MMU_CFAP_BANK33m,
    MMU_CFAP_BANK3_ITM0m,
    MMU_CFAP_BANK3_ITM1m,
    MMU_CFAP_BANK3m,
    MMU_CFAP_BANK4_ITM0m,
    MMU_CFAP_BANK4_ITM1m,
    MMU_CFAP_BANK4m,
    MMU_CFAP_BANK5_ITM0m,
    MMU_CFAP_BANK5_ITM1m,
    MMU_CFAP_BANK5m,
    MMU_CFAP_BANK6_ITM0m,
    MMU_CFAP_BANK6_ITM1m,
    MMU_CFAP_BANK6m,
    MMU_CFAP_BANK7_ITM0m,
    MMU_CFAP_BANK7_ITM1m,
    MMU_CFAP_BANK7m,
    MMU_CFAP_BANK8_ITM0m,
    MMU_CFAP_BANK8_ITM1m,
    MMU_CFAP_BANK8m,
    MMU_CFAP_BANK9_ITM0m,
    MMU_CFAP_BANK9_ITM1m,
    MMU_CFAP_BANK9m,
    MMU_CRB_CT_DELAY_LINE_IP_MEM_ITM0m,
    MMU_CRB_CT_DELAY_LINE_IP_MEM_ITM1m,
    MMU_CRB_CT_DELAY_LINE_IP_MEMm,
    MMU_CRB_CT_DELAY_LINE_RQE_MEM_ITM0m,
    MMU_CRB_CT_DELAY_LINE_RQE_MEM_ITM1m,
    MMU_CRB_CT_DELAY_LINE_RQE_MEMm,
    MMU_EBCFG_MEM_FAIL_ADDR_64_PIPE0m,
    MMU_EBCFG_MEM_FAIL_ADDR_64_PIPE1m,
    MMU_EBCFG_MEM_FAIL_ADDR_64_PIPE2m,
    MMU_EBCFG_MEM_FAIL_ADDR_64_PIPE3m,
    MMU_EBCFG_MEM_FAIL_ADDR_64_PIPE4m,
    MMU_EBCFG_MEM_FAIL_ADDR_64_PIPE5m,
    MMU_EBCFG_MEM_FAIL_ADDR_64_PIPE6m,
    MMU_EBCFG_MEM_FAIL_ADDR_64_PIPE7m,
    MMU_EBCFG_MEM_FAIL_ADDR_64m,
    MMU_EBCFP_FAP_BITMAP_MEM_PIPE0m,
    MMU_EBCFP_FAP_BITMAP_MEM_PIPE1m,
    MMU_EBCFP_FAP_BITMAP_MEM_PIPE2m,
    MMU_EBCFP_FAP_BITMAP_MEM_PIPE3m,
    MMU_EBCFP_FAP_BITMAP_MEM_PIPE4m,
    MMU_EBCFP_FAP_BITMAP_MEM_PIPE5m,
    MMU_EBCFP_FAP_BITMAP_MEM_PIPE6m,
    MMU_EBCFP_FAP_BITMAP_MEM_PIPE7m,
    MMU_EBCFP_FAP_BITMAP_MEMm,
    MMU_EBCFP_LAT_ABS_FIFO_PIPE0m,
    MMU_EBCFP_LAT_ABS_FIFO_PIPE1m,
    MMU_EBCFP_LAT_ABS_FIFO_PIPE2m,
    MMU_EBCFP_LAT_ABS_FIFO_PIPE3m,
    MMU_EBCFP_LAT_ABS_FIFO_PIPE4m,
    MMU_EBCFP_LAT_ABS_FIFO_PIPE5m,
    MMU_EBCFP_LAT_ABS_FIFO_PIPE6m,
    MMU_EBCFP_LAT_ABS_FIFO_PIPE7m,
    MMU_EBCFP_LAT_ABS_FIFOm,
    MMU_EBCFP_MXM_TAG_MEM_PIPE0m,
    MMU_EBCFP_MXM_TAG_MEM_PIPE1m,
    MMU_EBCFP_MXM_TAG_MEM_PIPE2m,
    MMU_EBCFP_MXM_TAG_MEM_PIPE3m,
    MMU_EBCFP_MXM_TAG_MEM_PIPE4m,
    MMU_EBCFP_MXM_TAG_MEM_PIPE5m,
    MMU_EBCFP_MXM_TAG_MEM_PIPE6m,
    MMU_EBCFP_MXM_TAG_MEM_PIPE7m,
    MMU_EBCFP_MXM_TAG_MEMm,
    MMU_EBCR_CELL_INFO_TILE0_PIPE0m,
    MMU_EBCR_CELL_INFO_TILE0_PIPE1m,
    MMU_EBCR_CELL_INFO_TILE0_PIPE2m,
    MMU_EBCR_CELL_INFO_TILE0_PIPE3m,
    MMU_EBCR_CELL_INFO_TILE0_PIPE4m,
    MMU_EBCR_CELL_INFO_TILE0_PIPE5m,
    MMU_EBCR_CELL_INFO_TILE0_PIPE6m,
    MMU_EBCR_CELL_INFO_TILE0_PIPE7m,
    MMU_EBCR_CELL_INFO_TILE0m,
    MMU_EBCR_CELL_INFO_TILE1_PIPE0m,
    MMU_EBCR_CELL_INFO_TILE1_PIPE1m,
    MMU_EBCR_CELL_INFO_TILE1_PIPE2m,
    MMU_EBCR_CELL_INFO_TILE1_PIPE3m,
    MMU_EBCR_CELL_INFO_TILE1_PIPE4m,
    MMU_EBCR_CELL_INFO_TILE1_PIPE5m,
    MMU_EBCR_CELL_INFO_TILE1_PIPE6m,
    MMU_EBCR_CELL_INFO_TILE1_PIPE7m,
    MMU_EBCR_CELL_INFO_TILE1m,
    MMU_EBMB_CCBE_SLICE_CPU_PIPE0m,
    MMU_EBMB_CCBE_SLICE_CPU_PIPE1m,
    MMU_EBMB_CCBE_SLICE_CPU_PIPE2m,
    MMU_EBMB_CCBE_SLICE_CPU_PIPE3m,
    MMU_EBMB_CCBE_SLICE_CPU_PIPE4m,
    MMU_EBMB_CCBE_SLICE_CPU_PIPE5m,
    MMU_EBMB_CCBE_SLICE_CPU_PIPE6m,
    MMU_EBMB_CCBE_SLICE_CPU_PIPE7m,
    MMU_EBMB_CCBE_SLICE_CPUm,
    MMU_EBMB_PAYLOAD_SLICE0_CPU_PIPE0m,
    MMU_EBMB_PAYLOAD_SLICE0_CPU_PIPE1m,
    MMU_EBMB_PAYLOAD_SLICE0_CPU_PIPE2m,
    MMU_EBMB_PAYLOAD_SLICE0_CPU_PIPE3m,
    MMU_EBMB_PAYLOAD_SLICE0_CPU_PIPE4m,
    MMU_EBMB_PAYLOAD_SLICE0_CPU_PIPE5m,
    MMU_EBMB_PAYLOAD_SLICE0_CPU_PIPE6m,
    MMU_EBMB_PAYLOAD_SLICE0_CPU_PIPE7m,
    MMU_EBMB_PAYLOAD_SLICE0_CPUm,
    MMU_EBMB_PAYLOAD_SLICE1_CPU_PIPE0m,
    MMU_EBMB_PAYLOAD_SLICE1_CPU_PIPE1m,
    MMU_EBMB_PAYLOAD_SLICE1_CPU_PIPE2m,
    MMU_EBMB_PAYLOAD_SLICE1_CPU_PIPE3m,
    MMU_EBMB_PAYLOAD_SLICE1_CPU_PIPE4m,
    MMU_EBMB_PAYLOAD_SLICE1_CPU_PIPE5m,
    MMU_EBMB_PAYLOAD_SLICE1_CPU_PIPE6m,
    MMU_EBMB_PAYLOAD_SLICE1_CPU_PIPE7m,
    MMU_EBMB_PAYLOAD_SLICE1_CPUm,
    MMU_EBMB_PAYLOAD_SLICE2_CPU_PIPE0m,
    MMU_EBMB_PAYLOAD_SLICE2_CPU_PIPE1m,
    MMU_EBMB_PAYLOAD_SLICE2_CPU_PIPE2m,
    MMU_EBMB_PAYLOAD_SLICE2_CPU_PIPE3m,
    MMU_EBMB_PAYLOAD_SLICE2_CPU_PIPE4m,
    MMU_EBMB_PAYLOAD_SLICE2_CPU_PIPE5m,
    MMU_EBMB_PAYLOAD_SLICE2_CPU_PIPE6m,
    MMU_EBMB_PAYLOAD_SLICE2_CPU_PIPE7m,
    MMU_EBMB_PAYLOAD_SLICE2_CPUm,
    MMU_EBMB_PAYLOAD_SLICE3_CPU_PIPE0m,
    MMU_EBMB_PAYLOAD_SLICE3_CPU_PIPE1m,
    MMU_EBMB_PAYLOAD_SLICE3_CPU_PIPE2m,
    MMU_EBMB_PAYLOAD_SLICE3_CPU_PIPE3m,
    MMU_EBMB_PAYLOAD_SLICE3_CPU_PIPE4m,
    MMU_EBMB_PAYLOAD_SLICE3_CPU_PIPE5m,
    MMU_EBMB_PAYLOAD_SLICE3_CPU_PIPE6m,
    MMU_EBMB_PAYLOAD_SLICE3_CPU_PIPE7m,
    MMU_EBMB_PAYLOAD_SLICE3_CPUm,
    MMU_EBMB_PAYLOAD_SLICE4_CPU_PIPE0m,
    MMU_EBMB_PAYLOAD_SLICE4_CPU_PIPE1m,
    MMU_EBMB_PAYLOAD_SLICE4_CPU_PIPE2m,
    MMU_EBMB_PAYLOAD_SLICE4_CPU_PIPE3m,
    MMU_EBMB_PAYLOAD_SLICE4_CPU_PIPE4m,
    MMU_EBMB_PAYLOAD_SLICE4_CPU_PIPE5m,
    MMU_EBMB_PAYLOAD_SLICE4_CPU_PIPE6m,
    MMU_EBMB_PAYLOAD_SLICE4_CPU_PIPE7m,
    MMU_EBMB_PAYLOAD_SLICE4_CPUm,
    MMU_EBMB_PAYLOAD_SLICE5_CPU_PIPE0m,
    MMU_EBMB_PAYLOAD_SLICE5_CPU_PIPE1m,
    MMU_EBMB_PAYLOAD_SLICE5_CPU_PIPE2m,
    MMU_EBMB_PAYLOAD_SLICE5_CPU_PIPE3m,
    MMU_EBMB_PAYLOAD_SLICE5_CPU_PIPE4m,
    MMU_EBMB_PAYLOAD_SLICE5_CPU_PIPE5m,
    MMU_EBMB_PAYLOAD_SLICE5_CPU_PIPE6m,
    MMU_EBMB_PAYLOAD_SLICE5_CPU_PIPE7m,
    MMU_EBMB_PAYLOAD_SLICE5_CPUm,
    MMU_EBMB_PAYLOAD_SLICE6_CPU_PIPE0m,
    MMU_EBMB_PAYLOAD_SLICE6_CPU_PIPE1m,
    MMU_EBMB_PAYLOAD_SLICE6_CPU_PIPE2m,
    MMU_EBMB_PAYLOAD_SLICE6_CPU_PIPE3m,
    MMU_EBMB_PAYLOAD_SLICE6_CPU_PIPE4m,
    MMU_EBMB_PAYLOAD_SLICE6_CPU_PIPE5m,
    MMU_EBMB_PAYLOAD_SLICE6_CPU_PIPE6m,
    MMU_EBMB_PAYLOAD_SLICE6_CPU_PIPE7m,
    MMU_EBMB_PAYLOAD_SLICE6_CPUm,
    MMU_EBMB_PAYLOAD_SLICE7_CPU_PIPE0m,
    MMU_EBMB_PAYLOAD_SLICE7_CPU_PIPE1m,
    MMU_EBMB_PAYLOAD_SLICE7_CPU_PIPE2m,
    MMU_EBMB_PAYLOAD_SLICE7_CPU_PIPE3m,
    MMU_EBMB_PAYLOAD_SLICE7_CPU_PIPE4m,
    MMU_EBMB_PAYLOAD_SLICE7_CPU_PIPE5m,
    MMU_EBMB_PAYLOAD_SLICE7_CPU_PIPE6m,
    MMU_EBMB_PAYLOAD_SLICE7_CPU_PIPE7m,
    MMU_EBMB_PAYLOAD_SLICE7_CPUm,
    MMU_EBPTS_EBSHP_SHAPE_BUS_LATENCY_FIFO_PIPE0m,
    MMU_EBPTS_EBSHP_SHAPE_BUS_LATENCY_FIFO_PIPE1m,
    MMU_EBPTS_EBSHP_SHAPE_BUS_LATENCY_FIFO_PIPE2m,
    MMU_EBPTS_EBSHP_SHAPE_BUS_LATENCY_FIFO_PIPE3m,
    MMU_EBPTS_EBSHP_SHAPE_BUS_LATENCY_FIFO_PIPE4m,
    MMU_EBPTS_EBSHP_SHAPE_BUS_LATENCY_FIFO_PIPE5m,
    MMU_EBPTS_EBSHP_SHAPE_BUS_LATENCY_FIFO_PIPE6m,
    MMU_EBPTS_EBSHP_SHAPE_BUS_LATENCY_FIFO_PIPE7m,
    MMU_EBPTS_EBSHP_SHAPE_BUS_LATENCY_FIFOm,
    MMU_EBTOQ_CBN_PIPE0m,
    MMU_EBTOQ_CBN_PIPE1m,
    MMU_EBTOQ_CBN_PIPE2m,
    MMU_EBTOQ_CBN_PIPE3m,
    MMU_EBTOQ_CBN_PIPE4m,
    MMU_EBTOQ_CBN_PIPE5m,
    MMU_EBTOQ_CBN_PIPE6m,
    MMU_EBTOQ_CBN_PIPE7m,
    MMU_EBTOQ_CBNm,
    MMU_EBTOQ_CB_PIPE0m,
    MMU_EBTOQ_CB_PIPE1m,
    MMU_EBTOQ_CB_PIPE2m,
    MMU_EBTOQ_CB_PIPE3m,
    MMU_EBTOQ_CB_PIPE4m,
    MMU_EBTOQ_CB_PIPE5m,
    MMU_EBTOQ_CB_PIPE6m,
    MMU_EBTOQ_CB_PIPE7m,
    MMU_EBTOQ_CBm,
    MMU_EBTOQ_CFP_PIPE0m,
    MMU_EBTOQ_CFP_PIPE1m,
    MMU_EBTOQ_CFP_PIPE2m,
    MMU_EBTOQ_CFP_PIPE3m,
    MMU_EBTOQ_CFP_PIPE4m,
    MMU_EBTOQ_CFP_PIPE5m,
    MMU_EBTOQ_CFP_PIPE6m,
    MMU_EBTOQ_CFP_PIPE7m,
    MMU_EBTOQ_CFPm,
    MMU_EBTOQ_QDB_PIPE0m,
    MMU_EBTOQ_QDB_PIPE1m,
    MMU_EBTOQ_QDB_PIPE2m,
    MMU_EBTOQ_QDB_PIPE3m,
    MMU_EBTOQ_QDB_PIPE4m,
    MMU_EBTOQ_QDB_PIPE5m,
    MMU_EBTOQ_QDB_PIPE6m,
    MMU_EBTOQ_QDB_PIPE7m,
    MMU_EBTOQ_QDBm,
    MMU_GLBCFG_MEM_FAIL_ADDR_64m,
    MMU_GLBCFG_TOD_TIMESTAMPm,
    MMU_INTFO_ENG_CONGST_STm,
    MMU_INTFO_ING_CONGST_STm,
    MMU_INTFO_MMU_PORT_TO_OOB_PORT_MAPPING_THDIm,
    MMU_INTFO_MMU_PORT_TO_OOB_PORT_MAPPING_THDO0m,
    MMU_INTFO_MMU_PORT_TO_OOB_PORT_MAPPING_THDO1m,
    MMU_INTFO_OOBFC_ENG_PORT_PSELm,
    MMU_ITMCFG_MEM_FAIL_ADDR_64_ITM0m,
    MMU_ITMCFG_MEM_FAIL_ADDR_64_ITM1m,
    MMU_ITMCFG_MEM_FAIL_ADDR_64m,
    MMU_MB_PAYLOAD_SLICE0_CPU_ITM0m,
    MMU_MB_PAYLOAD_SLICE0_CPU_ITM1m,
    MMU_MB_PAYLOAD_SLICE0_CPUm,
    MMU_MB_PAYLOAD_SLICE1_CPU_ITM0m,
    MMU_MB_PAYLOAD_SLICE1_CPU_ITM1m,
    MMU_MB_PAYLOAD_SLICE1_CPUm,
    MMU_MB_PAYLOAD_SLICE2_CPU_ITM0m,
    MMU_MB_PAYLOAD_SLICE2_CPU_ITM1m,
    MMU_MB_PAYLOAD_SLICE2_CPUm,
    MMU_MB_PAYLOAD_SLICE3_CPU_ITM0m,
    MMU_MB_PAYLOAD_SLICE3_CPU_ITM1m,
    MMU_MB_PAYLOAD_SLICE3_CPUm,
    MMU_MB_PAYLOAD_SLICE4_CPU_ITM0m,
    MMU_MB_PAYLOAD_SLICE4_CPU_ITM1m,
    MMU_MB_PAYLOAD_SLICE4_CPUm,
    MMU_MB_PAYLOAD_SLICE5_CPU_ITM0m,
    MMU_MB_PAYLOAD_SLICE5_CPU_ITM1m,
    MMU_MB_PAYLOAD_SLICE5_CPUm,
    MMU_MB_PAYLOAD_SLICE6_CPU_ITM0m,
    MMU_MB_PAYLOAD_SLICE6_CPU_ITM1m,
    MMU_MB_PAYLOAD_SLICE6_CPUm,
    MMU_MB_PAYLOAD_SLICE7_CPU_ITM0m,
    MMU_MB_PAYLOAD_SLICE7_CPU_ITM1m,
    MMU_MB_PAYLOAD_SLICE7_CPUm,
    MMU_MTRO_BUCKET_CPU_L1_PIPE0m,
    MMU_MTRO_BUCKET_CPU_L1_PIPE1m,
    MMU_MTRO_BUCKET_CPU_L1_PIPE2m,
    MMU_MTRO_BUCKET_CPU_L1_PIPE3m,
    MMU_MTRO_BUCKET_CPU_L1_PIPE4m,
    MMU_MTRO_BUCKET_CPU_L1_PIPE5m,
    MMU_MTRO_BUCKET_CPU_L1_PIPE6m,
    MMU_MTRO_BUCKET_CPU_L1_PIPE7m,
    MMU_MTRO_BUCKET_CPU_L1m,
    MMU_MTRO_BUCKET_L0_PIPE0m,
    MMU_MTRO_BUCKET_L0_PIPE1m,
    MMU_MTRO_BUCKET_L0_PIPE2m,
    MMU_MTRO_BUCKET_L0_PIPE3m,
    MMU_MTRO_BUCKET_L0_PIPE4m,
    MMU_MTRO_BUCKET_L0_PIPE5m,
    MMU_MTRO_BUCKET_L0_PIPE6m,
    MMU_MTRO_BUCKET_L0_PIPE7m,
    MMU_MTRO_BUCKET_L0m,
    MMU_MTRO_EGRMETERINGBUCKET_PIPE0m,
    MMU_MTRO_EGRMETERINGBUCKET_PIPE1m,
    MMU_MTRO_EGRMETERINGBUCKET_PIPE2m,
    MMU_MTRO_EGRMETERINGBUCKET_PIPE3m,
    MMU_MTRO_EGRMETERINGBUCKET_PIPE4m,
    MMU_MTRO_EGRMETERINGBUCKET_PIPE5m,
    MMU_MTRO_EGRMETERINGBUCKET_PIPE6m,
    MMU_MTRO_EGRMETERINGBUCKET_PIPE7m,
    MMU_MTRO_EGRMETERINGBUCKETm,
    MMU_MTRO_EGRMETERINGCONFIG_PIPE0m,
    MMU_MTRO_EGRMETERINGCONFIG_PIPE1m,
    MMU_MTRO_EGRMETERINGCONFIG_PIPE2m,
    MMU_MTRO_EGRMETERINGCONFIG_PIPE3m,
    MMU_MTRO_EGRMETERINGCONFIG_PIPE4m,
    MMU_MTRO_EGRMETERINGCONFIG_PIPE5m,
    MMU_MTRO_EGRMETERINGCONFIG_PIPE6m,
    MMU_MTRO_EGRMETERINGCONFIG_PIPE7m,
    MMU_MTRO_EGRMETERINGCONFIGm,
    MMU_OQS_RECEPTION_FIFO_ITM0m,
    MMU_OQS_RECEPTION_FIFO_ITM1m,
    MMU_OQS_RECEPTION_FIFOm,
    MMU_OQS_SEG0_BANK0_FIFO_MEM_ITM0m,
    MMU_OQS_SEG0_BANK0_FIFO_MEM_ITM1m,
    MMU_OQS_SEG0_BANK0_FIFO_MEMm,
    MMU_OQS_SEG0_BANK1_FIFO_MEM_ITM0m,
    MMU_OQS_SEG0_BANK1_FIFO_MEM_ITM1m,
    MMU_OQS_SEG0_BANK1_FIFO_MEMm,
    MMU_OQS_SEG0_BANK2_FIFO_MEM_ITM0m,
    MMU_OQS_SEG0_BANK2_FIFO_MEM_ITM1m,
    MMU_OQS_SEG0_BANK2_FIFO_MEMm,
    MMU_OQS_SEG0_BANK3_FIFO_MEM_ITM0m,
    MMU_OQS_SEG0_BANK3_FIFO_MEM_ITM1m,
    MMU_OQS_SEG0_BANK3_FIFO_MEMm,
    MMU_OQS_SEG0_BANK4_FIFO_MEM_ITM0m,
    MMU_OQS_SEG0_BANK4_FIFO_MEM_ITM1m,
    MMU_OQS_SEG0_BANK4_FIFO_MEMm,
    MMU_OQS_SEG0_BANK5_FIFO_MEM_ITM0m,
    MMU_OQS_SEG0_BANK5_FIFO_MEM_ITM1m,
    MMU_OQS_SEG0_BANK5_FIFO_MEMm,
    MMU_OQS_SEG1_BANK0_FIFO_MEM_ITM0m,
    MMU_OQS_SEG1_BANK0_FIFO_MEM_ITM1m,
    MMU_OQS_SEG1_BANK0_FIFO_MEMm,
    MMU_OQS_SEG1_BANK1_FIFO_MEM_ITM0m,
    MMU_OQS_SEG1_BANK1_FIFO_MEM_ITM1m,
    MMU_OQS_SEG1_BANK1_FIFO_MEMm,
    MMU_OQS_SEG1_BANK2_FIFO_MEM_ITM0m,
    MMU_OQS_SEG1_BANK2_FIFO_MEM_ITM1m,
    MMU_OQS_SEG1_BANK2_FIFO_MEMm,
    MMU_OQS_SEG1_BANK3_FIFO_MEM_ITM0m,
    MMU_OQS_SEG1_BANK3_FIFO_MEM_ITM1m,
    MMU_OQS_SEG1_BANK3_FIFO_MEMm,
    MMU_OQS_SEG1_BANK4_FIFO_MEM_ITM0m,
    MMU_OQS_SEG1_BANK4_FIFO_MEM_ITM1m,
    MMU_OQS_SEG1_BANK4_FIFO_MEMm,
    MMU_OQS_SEG1_BANK5_FIFO_MEM_ITM0m,
    MMU_OQS_SEG1_BANK5_FIFO_MEM_ITM1m,
    MMU_OQS_SEG1_BANK5_FIFO_MEMm,
    MMU_QSCH_L0_ACCUM_COMP_MEM_PIPE0m,
    MMU_QSCH_L0_ACCUM_COMP_MEM_PIPE1m,
    MMU_QSCH_L0_ACCUM_COMP_MEM_PIPE2m,
    MMU_QSCH_L0_ACCUM_COMP_MEM_PIPE3m,
    MMU_QSCH_L0_ACCUM_COMP_MEM_PIPE4m,
    MMU_QSCH_L0_ACCUM_COMP_MEM_PIPE5m,
    MMU_QSCH_L0_ACCUM_COMP_MEM_PIPE6m,
    MMU_QSCH_L0_ACCUM_COMP_MEM_PIPE7m,
    MMU_QSCH_L0_ACCUM_COMP_MEMm,
    MMU_QSCH_L0_CREDIT_MEM_PIPE0m,
    MMU_QSCH_L0_CREDIT_MEM_PIPE1m,
    MMU_QSCH_L0_CREDIT_MEM_PIPE2m,
    MMU_QSCH_L0_CREDIT_MEM_PIPE3m,
    MMU_QSCH_L0_CREDIT_MEM_PIPE4m,
    MMU_QSCH_L0_CREDIT_MEM_PIPE5m,
    MMU_QSCH_L0_CREDIT_MEM_PIPE6m,
    MMU_QSCH_L0_CREDIT_MEM_PIPE7m,
    MMU_QSCH_L0_CREDIT_MEMm,
    MMU_QSCH_L0_FIRST_MEM_PIPE0m,
    MMU_QSCH_L0_FIRST_MEM_PIPE1m,
    MMU_QSCH_L0_FIRST_MEM_PIPE2m,
    MMU_QSCH_L0_FIRST_MEM_PIPE3m,
    MMU_QSCH_L0_FIRST_MEM_PIPE4m,
    MMU_QSCH_L0_FIRST_MEM_PIPE5m,
    MMU_QSCH_L0_FIRST_MEM_PIPE6m,
    MMU_QSCH_L0_FIRST_MEM_PIPE7m,
    MMU_QSCH_L0_FIRST_MEMm,
    MMU_QSCH_L0_WEIGHT_MEM_PIPE0m,
    MMU_QSCH_L0_WEIGHT_MEM_PIPE1m,
    MMU_QSCH_L0_WEIGHT_MEM_PIPE2m,
    MMU_QSCH_L0_WEIGHT_MEM_PIPE3m,
    MMU_QSCH_L0_WEIGHT_MEM_PIPE4m,
    MMU_QSCH_L0_WEIGHT_MEM_PIPE5m,
    MMU_QSCH_L0_WEIGHT_MEM_PIPE6m,
    MMU_QSCH_L0_WEIGHT_MEM_PIPE7m,
    MMU_QSCH_L0_WEIGHT_MEMm,
    MMU_QSCH_L1_ACCUM_COMP_MEM_PIPE0m,
    MMU_QSCH_L1_ACCUM_COMP_MEM_PIPE1m,
    MMU_QSCH_L1_ACCUM_COMP_MEM_PIPE2m,
    MMU_QSCH_L1_ACCUM_COMP_MEM_PIPE3m,
    MMU_QSCH_L1_ACCUM_COMP_MEM_PIPE4m,
    MMU_QSCH_L1_ACCUM_COMP_MEM_PIPE5m,
    MMU_QSCH_L1_ACCUM_COMP_MEM_PIPE6m,
    MMU_QSCH_L1_ACCUM_COMP_MEM_PIPE7m,
    MMU_QSCH_L1_ACCUM_COMP_MEMm,
    MMU_QSCH_L1_CREDIT_MEM_PIPE0m,
    MMU_QSCH_L1_CREDIT_MEM_PIPE1m,
    MMU_QSCH_L1_CREDIT_MEM_PIPE2m,
    MMU_QSCH_L1_CREDIT_MEM_PIPE3m,
    MMU_QSCH_L1_CREDIT_MEM_PIPE4m,
    MMU_QSCH_L1_CREDIT_MEM_PIPE5m,
    MMU_QSCH_L1_CREDIT_MEM_PIPE6m,
    MMU_QSCH_L1_CREDIT_MEM_PIPE7m,
    MMU_QSCH_L1_CREDIT_MEMm,
    MMU_QSCH_L1_FIRST_MEM_PIPE0m,
    MMU_QSCH_L1_FIRST_MEM_PIPE1m,
    MMU_QSCH_L1_FIRST_MEM_PIPE2m,
    MMU_QSCH_L1_FIRST_MEM_PIPE3m,
    MMU_QSCH_L1_FIRST_MEM_PIPE4m,
    MMU_QSCH_L1_FIRST_MEM_PIPE5m,
    MMU_QSCH_L1_FIRST_MEM_PIPE6m,
    MMU_QSCH_L1_FIRST_MEM_PIPE7m,
    MMU_QSCH_L1_FIRST_MEMm,
    MMU_QSCH_L1_WEIGHT_MEM_PIPE0m,
    MMU_QSCH_L1_WEIGHT_MEM_PIPE1m,
    MMU_QSCH_L1_WEIGHT_MEM_PIPE2m,
    MMU_QSCH_L1_WEIGHT_MEM_PIPE3m,
    MMU_QSCH_L1_WEIGHT_MEM_PIPE4m,
    MMU_QSCH_L1_WEIGHT_MEM_PIPE5m,
    MMU_QSCH_L1_WEIGHT_MEM_PIPE6m,
    MMU_QSCH_L1_WEIGHT_MEM_PIPE7m,
    MMU_QSCH_L1_WEIGHT_MEMm,
    MMU_QSCH_L2_ACCUM_COMP_MEM_PIPE0m,
    MMU_QSCH_L2_ACCUM_COMP_MEM_PIPE1m,
    MMU_QSCH_L2_ACCUM_COMP_MEM_PIPE2m,
    MMU_QSCH_L2_ACCUM_COMP_MEM_PIPE3m,
    MMU_QSCH_L2_ACCUM_COMP_MEM_PIPE4m,
    MMU_QSCH_L2_ACCUM_COMP_MEM_PIPE5m,
    MMU_QSCH_L2_ACCUM_COMP_MEM_PIPE6m,
    MMU_QSCH_L2_ACCUM_COMP_MEM_PIPE7m,
    MMU_QSCH_L2_ACCUM_COMP_MEMm,
    MMU_QSCH_L2_CREDIT_MEM_PIPE0m,
    MMU_QSCH_L2_CREDIT_MEM_PIPE1m,
    MMU_QSCH_L2_CREDIT_MEM_PIPE2m,
    MMU_QSCH_L2_CREDIT_MEM_PIPE3m,
    MMU_QSCH_L2_CREDIT_MEM_PIPE4m,
    MMU_QSCH_L2_CREDIT_MEM_PIPE5m,
    MMU_QSCH_L2_CREDIT_MEM_PIPE6m,
    MMU_QSCH_L2_CREDIT_MEM_PIPE7m,
    MMU_QSCH_L2_CREDIT_MEMm,
    MMU_QSCH_L2_WEIGHT_MEM_PIPE0m,
    MMU_QSCH_L2_WEIGHT_MEM_PIPE1m,
    MMU_QSCH_L2_WEIGHT_MEM_PIPE2m,
    MMU_QSCH_L2_WEIGHT_MEM_PIPE3m,
    MMU_QSCH_L2_WEIGHT_MEM_PIPE4m,
    MMU_QSCH_L2_WEIGHT_MEM_PIPE5m,
    MMU_QSCH_L2_WEIGHT_MEM_PIPE6m,
    MMU_QSCH_L2_WEIGHT_MEM_PIPE7m,
    MMU_QSCH_L2_WEIGHT_MEMm,
    MMU_REPL_GROUP_INFO_TBL0m,
    MMU_REPL_GROUP_INFO_TBL1m,
    MMU_REPL_GROUP_INFO_TBL2m,
    MMU_REPL_GROUP_INFO_TBL3m,
    MMU_REPL_GROUP_INFO_TBLm,
    MMU_REPL_HEAD_TBLm,
    MMU_REPL_MEMBER_ICC_SC0m,
    MMU_REPL_MEMBER_ICC_SC1m,
    MMU_REPL_MEMBER_ICC_SC2m,
    MMU_REPL_MEMBER_ICC_SC3m,
    MMU_REPL_MEMBER_ICCm,
    MMU_REPL_STATE_TBLm,
    MMU_REPL_STATE_TBL_ITM0m,
    MMU_REPL_STATE_TBL_ITM1m,
    MMU_RL_FBANK0_ITM0m,
    MMU_RL_FBANK0_ITM1m,
    MMU_RL_FBANK0m,
    MMU_RL_FBANK10_ITM0m,
    MMU_RL_FBANK10_ITM1m,
    MMU_RL_FBANK10m,
    MMU_RL_FBANK11_ITM0m,
    MMU_RL_FBANK11_ITM1m,
    MMU_RL_FBANK11m,
    MMU_RL_FBANK12_ITM0m,
    MMU_RL_FBANK12_ITM1m,
    MMU_RL_FBANK12m,
    MMU_RL_FBANK13_ITM0m,
    MMU_RL_FBANK13_ITM1m,
    MMU_RL_FBANK13m,
    MMU_RL_FBANK14_ITM0m,
    MMU_RL_FBANK14_ITM1m,
    MMU_RL_FBANK14m,
    MMU_RL_FBANK15_ITM0m,
    MMU_RL_FBANK15_ITM1m,
    MMU_RL_FBANK15m,
    MMU_RL_FBANK1_ITM0m,
    MMU_RL_FBANK1_ITM1m,
    MMU_RL_FBANK1m,
    MMU_RL_FBANK2_ITM0m,
    MMU_RL_FBANK2_ITM1m,
    MMU_RL_FBANK2m,
    MMU_RL_FBANK3_ITM0m,
    MMU_RL_FBANK3_ITM1m,
    MMU_RL_FBANK3m,
    MMU_RL_FBANK4_ITM0m,
    MMU_RL_FBANK4_ITM1m,
    MMU_RL_FBANK4m,
    MMU_RL_FBANK5_ITM0m,
    MMU_RL_FBANK5_ITM1m,
    MMU_RL_FBANK5m,
    MMU_RL_FBANK6_ITM0m,
    MMU_RL_FBANK6_ITM1m,
    MMU_RL_FBANK6m,
    MMU_RL_FBANK7_ITM0m,
    MMU_RL_FBANK7_ITM1m,
    MMU_RL_FBANK7m,
    MMU_RL_FBANK8_ITM0m,
    MMU_RL_FBANK8_ITM1m,
    MMU_RL_FBANK8m,
    MMU_RL_FBANK9_ITM0m,
    MMU_RL_FBANK9_ITM1m,
    MMU_RL_FBANK9m,
    MMU_RL_RQE_FIFO_MEM_ITM0m,
    MMU_RL_RQE_FIFO_MEM_ITM1m,
    MMU_RL_RQE_FIFO_MEMm,
    MMU_RQE_CELL_FREE_LIST_ITM0m,
    MMU_RQE_CELL_FREE_LIST_ITM1m,
    MMU_RQE_CELL_FREE_LISTm,
    MMU_RQE_CELL_LINK_LIST_ITM0m,
    MMU_RQE_CELL_LINK_LIST_ITM1m,
    MMU_RQE_CELL_LINK_LISTm,
    MMU_RQE_CELL_QUEUE_ITM0m,
    MMU_RQE_CELL_QUEUE_ITM1m,
    MMU_RQE_CELL_QUEUEm,
    MMU_RQE_DEVICE_TO_MMU_PORT_MAPPINGm,
    MMU_RQE_INFOTBL_FREE_LIST_ITM0m,
    MMU_RQE_INFOTBL_FREE_LIST_ITM1m,
    MMU_RQE_INFOTBL_FREE_LISTm,
    MMU_RQE_INFO_TABLE_ITM0m,
    MMU_RQE_INFO_TABLE_ITM1m,
    MMU_RQE_INFO_TABLEm,
    MMU_RQE_LAST_ACCEPT_ITM0m,
    MMU_RQE_LAST_ACCEPT_ITM1m,
    MMU_RQE_LAST_ACCEPTm,
    MMU_RQE_PIPELINE_FCFIFO_ITM0m,
    MMU_RQE_PIPELINE_FCFIFO_ITM1m,
    MMU_RQE_PIPELINE_FCFIFOm,
    MMU_RQE_PKTQ_FREE_LIST_ITM0m,
    MMU_RQE_PKTQ_FREE_LIST_ITM1m,
    MMU_RQE_PKTQ_FREE_LISTm,
    MMU_RQE_PKTQ_LINK_LIST_ITM0m,
    MMU_RQE_PKTQ_LINK_LIST_ITM1m,
    MMU_RQE_PKTQ_LINK_LISTm,
    MMU_RQE_PKT_QUEUE_ITM0m,
    MMU_RQE_PKT_QUEUE_ITM1m,
    MMU_RQE_PKT_QUEUEm,
    MMU_RQE_PKT_STATE_ITM0m,
    MMU_RQE_PKT_STATE_ITM1m,
    MMU_RQE_PKT_STATEm,
    MMU_SCB_MSCFIFO_BANK0_ITM0m,
    MMU_SCB_MSCFIFO_BANK0_ITM1m,
    MMU_SCB_MSCFIFO_BANK0m,
    MMU_SCB_MSCFIFO_BANK1_ITM0m,
    MMU_SCB_MSCFIFO_BANK1_ITM1m,
    MMU_SCB_MSCFIFO_BANK1m,
    MMU_SCB_MSCFIFO_BANK2_ITM0m,
    MMU_SCB_MSCFIFO_BANK2_ITM1m,
    MMU_SCB_MSCFIFO_BANK2m,
    MMU_SCB_MSCFIFO_BANK3_ITM0m,
    MMU_SCB_MSCFIFO_BANK3_ITM1m,
    MMU_SCB_MSCFIFO_BANK3m,
    MMU_SCB_MSCFIFO_BANK4_ITM0m,
    MMU_SCB_MSCFIFO_BANK4_ITM1m,
    MMU_SCB_MSCFIFO_BANK4m,
    MMU_SCB_MSCFIFO_BANK5_ITM0m,
    MMU_SCB_MSCFIFO_BANK5_ITM1m,
    MMU_SCB_MSCFIFO_BANK5m,
    MMU_SCB_PDB_PIPE0m,
    MMU_SCB_PDB_PIPE1m,
    MMU_SCB_PDB_PIPE2m,
    MMU_SCB_PDB_PIPE3m,
    MMU_SCB_PDB_PIPE4m,
    MMU_SCB_PDB_PIPE5m,
    MMU_SCB_PDB_PIPE6m,
    MMU_SCB_PDB_PIPE7m,
    MMU_SCB_PDBm,
    MMU_SCB_SCFIFO_BANK0_PIPE0m,
    MMU_SCB_SCFIFO_BANK0_PIPE1m,
    MMU_SCB_SCFIFO_BANK0_PIPE2m,
    MMU_SCB_SCFIFO_BANK0_PIPE3m,
    MMU_SCB_SCFIFO_BANK0_PIPE4m,
    MMU_SCB_SCFIFO_BANK0_PIPE5m,
    MMU_SCB_SCFIFO_BANK0_PIPE6m,
    MMU_SCB_SCFIFO_BANK0_PIPE7m,
    MMU_SCB_SCFIFO_BANK0m,
    MMU_SCB_SCFIFO_BANK1_PIPE0m,
    MMU_SCB_SCFIFO_BANK1_PIPE1m,
    MMU_SCB_SCFIFO_BANK1_PIPE2m,
    MMU_SCB_SCFIFO_BANK1_PIPE3m,
    MMU_SCB_SCFIFO_BANK1_PIPE4m,
    MMU_SCB_SCFIFO_BANK1_PIPE5m,
    MMU_SCB_SCFIFO_BANK1_PIPE6m,
    MMU_SCB_SCFIFO_BANK1_PIPE7m,
    MMU_SCB_SCFIFO_BANK1m,
    MMU_SCB_SCFIFO_BANK2_PIPE0m,
    MMU_SCB_SCFIFO_BANK2_PIPE1m,
    MMU_SCB_SCFIFO_BANK2_PIPE2m,
    MMU_SCB_SCFIFO_BANK2_PIPE3m,
    MMU_SCB_SCFIFO_BANK2_PIPE4m,
    MMU_SCB_SCFIFO_BANK2_PIPE5m,
    MMU_SCB_SCFIFO_BANK2_PIPE6m,
    MMU_SCB_SCFIFO_BANK2_PIPE7m,
    MMU_SCB_SCFIFO_BANK2m,
    MMU_SCB_SCFIFO_BANK3_PIPE0m,
    MMU_SCB_SCFIFO_BANK3_PIPE1m,
    MMU_SCB_SCFIFO_BANK3_PIPE2m,
    MMU_SCB_SCFIFO_BANK3_PIPE3m,
    MMU_SCB_SCFIFO_BANK3_PIPE4m,
    MMU_SCB_SCFIFO_BANK3_PIPE5m,
    MMU_SCB_SCFIFO_BANK3_PIPE6m,
    MMU_SCB_SCFIFO_BANK3_PIPE7m,
    MMU_SCB_SCFIFO_BANK3m,
    MMU_SCB_SCFIFO_BANK4_PIPE0m,
    MMU_SCB_SCFIFO_BANK4_PIPE1m,
    MMU_SCB_SCFIFO_BANK4_PIPE2m,
    MMU_SCB_SCFIFO_BANK4_PIPE3m,
    MMU_SCB_SCFIFO_BANK4_PIPE4m,
    MMU_SCB_SCFIFO_BANK4_PIPE5m,
    MMU_SCB_SCFIFO_BANK4_PIPE6m,
    MMU_SCB_SCFIFO_BANK4_PIPE7m,
    MMU_SCB_SCFIFO_BANK4m,
    MMU_SCB_SCFIFO_BANK5_PIPE0m,
    MMU_SCB_SCFIFO_BANK5_PIPE1m,
    MMU_SCB_SCFIFO_BANK5_PIPE2m,
    MMU_SCB_SCFIFO_BANK5_PIPE3m,
    MMU_SCB_SCFIFO_BANK5_PIPE4m,
    MMU_SCB_SCFIFO_BANK5_PIPE5m,
    MMU_SCB_SCFIFO_BANK5_PIPE6m,
    MMU_SCB_SCFIFO_BANK5_PIPE7m,
    MMU_SCB_SCFIFO_BANK5m,
    MMU_SCB_SCLL_PIPE0m,
    MMU_SCB_SCLL_PIPE1m,
    MMU_SCB_SCLL_PIPE2m,
    MMU_SCB_SCLL_PIPE3m,
    MMU_SCB_SCLL_PIPE4m,
    MMU_SCB_SCLL_PIPE5m,
    MMU_SCB_SCLL_PIPE6m,
    MMU_SCB_SCLL_PIPE7m,
    MMU_SCB_SCLLm,
    MMU_SCB_SCQENTRY_PIPE0m,
    MMU_SCB_SCQENTRY_PIPE1m,
    MMU_SCB_SCQENTRY_PIPE2m,
    MMU_SCB_SCQENTRY_PIPE3m,
    MMU_SCB_SCQENTRY_PIPE4m,
    MMU_SCB_SCQENTRY_PIPE5m,
    MMU_SCB_SCQENTRY_PIPE6m,
    MMU_SCB_SCQENTRY_PIPE7m,
    MMU_SCB_SCQENTRYm,
    MMU_SCB_SCQE_FL_PIPE0m,
    MMU_SCB_SCQE_FL_PIPE1m,
    MMU_SCB_SCQE_FL_PIPE2m,
    MMU_SCB_SCQE_FL_PIPE3m,
    MMU_SCB_SCQE_FL_PIPE4m,
    MMU_SCB_SCQE_FL_PIPE5m,
    MMU_SCB_SCQE_FL_PIPE6m,
    MMU_SCB_SCQE_FL_PIPE7m,
    MMU_SCB_SCQE_FLm,
    MMU_SCB_SCQ_FL_PIPE0m,
    MMU_SCB_SCQ_FL_PIPE1m,
    MMU_SCB_SCQ_FL_PIPE2m,
    MMU_SCB_SCQ_FL_PIPE3m,
    MMU_SCB_SCQ_FL_PIPE4m,
    MMU_SCB_SCQ_FL_PIPE5m,
    MMU_SCB_SCQ_FL_PIPE6m,
    MMU_SCB_SCQ_FL_PIPE7m,
    MMU_SCB_SCQ_FLm,
    MMU_SCB_SOPSS_BANK0_PIPE0m,
    MMU_SCB_SOPSS_BANK0_PIPE1m,
    MMU_SCB_SOPSS_BANK0_PIPE2m,
    MMU_SCB_SOPSS_BANK0_PIPE3m,
    MMU_SCB_SOPSS_BANK0_PIPE4m,
    MMU_SCB_SOPSS_BANK0_PIPE5m,
    MMU_SCB_SOPSS_BANK0_PIPE6m,
    MMU_SCB_SOPSS_BANK0_PIPE7m,
    MMU_SCB_SOPSS_BANK0m,
    MMU_SCB_SOPSS_BANK1_PIPE0m,
    MMU_SCB_SOPSS_BANK1_PIPE1m,
    MMU_SCB_SOPSS_BANK1_PIPE2m,
    MMU_SCB_SOPSS_BANK1_PIPE3m,
    MMU_SCB_SOPSS_BANK1_PIPE4m,
    MMU_SCB_SOPSS_BANK1_PIPE5m,
    MMU_SCB_SOPSS_BANK1_PIPE6m,
    MMU_SCB_SOPSS_BANK1_PIPE7m,
    MMU_SCB_SOPSS_BANK1m,
    MMU_SCB_SOPSS_BANK2_PIPE0m,
    MMU_SCB_SOPSS_BANK2_PIPE1m,
    MMU_SCB_SOPSS_BANK2_PIPE2m,
    MMU_SCB_SOPSS_BANK2_PIPE3m,
    MMU_SCB_SOPSS_BANK2_PIPE4m,
    MMU_SCB_SOPSS_BANK2_PIPE5m,
    MMU_SCB_SOPSS_BANK2_PIPE6m,
    MMU_SCB_SOPSS_BANK2_PIPE7m,
    MMU_SCB_SOPSS_BANK2m,
    MMU_SCB_SOPSS_BANK3_PIPE0m,
    MMU_SCB_SOPSS_BANK3_PIPE1m,
    MMU_SCB_SOPSS_BANK3_PIPE2m,
    MMU_SCB_SOPSS_BANK3_PIPE3m,
    MMU_SCB_SOPSS_BANK3_PIPE4m,
    MMU_SCB_SOPSS_BANK3_PIPE5m,
    MMU_SCB_SOPSS_BANK3_PIPE6m,
    MMU_SCB_SOPSS_BANK3_PIPE7m,
    MMU_SCB_SOPSS_BANK3m,
    MMU_SCB_SOPSS_BANK4_PIPE0m,
    MMU_SCB_SOPSS_BANK4_PIPE1m,
    MMU_SCB_SOPSS_BANK4_PIPE2m,
    MMU_SCB_SOPSS_BANK4_PIPE3m,
    MMU_SCB_SOPSS_BANK4_PIPE4m,
    MMU_SCB_SOPSS_BANK4_PIPE5m,
    MMU_SCB_SOPSS_BANK4_PIPE6m,
    MMU_SCB_SOPSS_BANK4_PIPE7m,
    MMU_SCB_SOPSS_BANK4m,
    MMU_SCB_SOPSS_BANK5_PIPE0m,
    MMU_SCB_SOPSS_BANK5_PIPE1m,
    MMU_SCB_SOPSS_BANK5_PIPE2m,
    MMU_SCB_SOPSS_BANK5_PIPE3m,
    MMU_SCB_SOPSS_BANK5_PIPE4m,
    MMU_SCB_SOPSS_BANK5_PIPE5m,
    MMU_SCB_SOPSS_BANK5_PIPE6m,
    MMU_SCB_SOPSS_BANK5_PIPE7m,
    MMU_SCB_SOPSS_BANK5m,
    MMU_SCB_SRAF_BANK0_ITM0m,
    MMU_SCB_SRAF_BANK0_ITM1m,
    MMU_SCB_SRAF_BANK0m,
    MMU_SCB_SRAF_BANK1_ITM0m,
    MMU_SCB_SRAF_BANK1_ITM1m,
    MMU_SCB_SRAF_BANK1m,
    MMU_SCB_SRAF_BANK2_ITM0m,
    MMU_SCB_SRAF_BANK2_ITM1m,
    MMU_SCB_SRAF_BANK2m,
    MMU_SCB_SRAF_BANK3_ITM0m,
    MMU_SCB_SRAF_BANK3_ITM1m,
    MMU_SCB_SRAF_BANK3m,
    MMU_SCB_SRAF_BANK4_ITM0m,
    MMU_SCB_SRAF_BANK4_ITM1m,
    MMU_SCB_SRAF_BANK4m,
    MMU_SCB_SRAF_BANK5_ITM0m,
    MMU_SCB_SRAF_BANK5_ITM1m,
    MMU_SCB_SRAF_BANK5m,
    MMU_THDI_PORTSP_BST_PIPE0m,
    MMU_THDI_PORTSP_BST_PIPE1m,
    MMU_THDI_PORTSP_BST_PIPE2m,
    MMU_THDI_PORTSP_BST_PIPE3m,
    MMU_THDI_PORTSP_BST_PIPE4m,
    MMU_THDI_PORTSP_BST_PIPE5m,
    MMU_THDI_PORTSP_BST_PIPE6m,
    MMU_THDI_PORTSP_BST_PIPE7m,
    MMU_THDI_PORTSP_BSTm,
    MMU_THDI_PORTSP_CONFIG1_PIPE0m,
    MMU_THDI_PORTSP_CONFIG1_PIPE1m,
    MMU_THDI_PORTSP_CONFIG1_PIPE2m,
    MMU_THDI_PORTSP_CONFIG1_PIPE3m,
    MMU_THDI_PORTSP_CONFIG1_PIPE4m,
    MMU_THDI_PORTSP_CONFIG1_PIPE5m,
    MMU_THDI_PORTSP_CONFIG1_PIPE6m,
    MMU_THDI_PORTSP_CONFIG1_PIPE7m,
    MMU_THDI_PORTSP_CONFIG1m,
    MMU_THDI_PORTSP_CONFIG_PIPE0m,
    MMU_THDI_PORTSP_CONFIG_PIPE1m,
    MMU_THDI_PORTSP_CONFIG_PIPE2m,
    MMU_THDI_PORTSP_CONFIG_PIPE3m,
    MMU_THDI_PORTSP_CONFIG_PIPE4m,
    MMU_THDI_PORTSP_CONFIG_PIPE5m,
    MMU_THDI_PORTSP_CONFIG_PIPE6m,
    MMU_THDI_PORTSP_CONFIG_PIPE7m,
    MMU_THDI_PORTSP_CONFIGm,
    MMU_THDI_PORTSP_COUNTER_PIPE0m,
    MMU_THDI_PORTSP_COUNTER_PIPE1m,
    MMU_THDI_PORTSP_COUNTER_PIPE2m,
    MMU_THDI_PORTSP_COUNTER_PIPE3m,
    MMU_THDI_PORTSP_COUNTER_PIPE4m,
    MMU_THDI_PORTSP_COUNTER_PIPE5m,
    MMU_THDI_PORTSP_COUNTER_PIPE6m,
    MMU_THDI_PORTSP_COUNTER_PIPE7m,
    MMU_THDI_PORTSP_COUNTERm,
    MMU_THDI_PORT_BST_CONFIG_PIPE0m,
    MMU_THDI_PORT_BST_CONFIG_PIPE1m,
    MMU_THDI_PORT_BST_CONFIG_PIPE2m,
    MMU_THDI_PORT_BST_CONFIG_PIPE3m,
    MMU_THDI_PORT_BST_CONFIG_PIPE4m,
    MMU_THDI_PORT_BST_CONFIG_PIPE5m,
    MMU_THDI_PORT_BST_CONFIG_PIPE6m,
    MMU_THDI_PORT_BST_CONFIG_PIPE7m,
    MMU_THDI_PORT_BST_CONFIGm,
    MMU_THDI_PORT_PG_HDRM_BST_PIPE0m,
    MMU_THDI_PORT_PG_HDRM_BST_PIPE1m,
    MMU_THDI_PORT_PG_HDRM_BST_PIPE2m,
    MMU_THDI_PORT_PG_HDRM_BST_PIPE3m,
    MMU_THDI_PORT_PG_HDRM_BST_PIPE4m,
    MMU_THDI_PORT_PG_HDRM_BST_PIPE5m,
    MMU_THDI_PORT_PG_HDRM_BST_PIPE6m,
    MMU_THDI_PORT_PG_HDRM_BST_PIPE7m,
    MMU_THDI_PORT_PG_HDRM_BSTm,
    MMU_THDI_PORT_PG_HDRM_CONFIG_PIPE0m,
    MMU_THDI_PORT_PG_HDRM_CONFIG_PIPE1m,
    MMU_THDI_PORT_PG_HDRM_CONFIG_PIPE2m,
    MMU_THDI_PORT_PG_HDRM_CONFIG_PIPE3m,
    MMU_THDI_PORT_PG_HDRM_CONFIG_PIPE4m,
    MMU_THDI_PORT_PG_HDRM_CONFIG_PIPE5m,
    MMU_THDI_PORT_PG_HDRM_CONFIG_PIPE6m,
    MMU_THDI_PORT_PG_HDRM_CONFIG_PIPE7m,
    MMU_THDI_PORT_PG_HDRM_CONFIGm,
    MMU_THDI_PORT_PG_HDRM_COUNTER_PIPE0m,
    MMU_THDI_PORT_PG_HDRM_COUNTER_PIPE1m,
    MMU_THDI_PORT_PG_HDRM_COUNTER_PIPE2m,
    MMU_THDI_PORT_PG_HDRM_COUNTER_PIPE3m,
    MMU_THDI_PORT_PG_HDRM_COUNTER_PIPE4m,
    MMU_THDI_PORT_PG_HDRM_COUNTER_PIPE5m,
    MMU_THDI_PORT_PG_HDRM_COUNTER_PIPE6m,
    MMU_THDI_PORT_PG_HDRM_COUNTER_PIPE7m,
    MMU_THDI_PORT_PG_HDRM_COUNTERm,
    MMU_THDI_PORT_PG_MIN_CONFIG1_PIPE0m,
    MMU_THDI_PORT_PG_MIN_CONFIG1_PIPE1m,
    MMU_THDI_PORT_PG_MIN_CONFIG1_PIPE2m,
    MMU_THDI_PORT_PG_MIN_CONFIG1_PIPE3m,
    MMU_THDI_PORT_PG_MIN_CONFIG1_PIPE4m,
    MMU_THDI_PORT_PG_MIN_CONFIG1_PIPE5m,
    MMU_THDI_PORT_PG_MIN_CONFIG1_PIPE6m,
    MMU_THDI_PORT_PG_MIN_CONFIG1_PIPE7m,
    MMU_THDI_PORT_PG_MIN_CONFIG1m,
    MMU_THDI_PORT_PG_MIN_CONFIG_PIPE0m,
    MMU_THDI_PORT_PG_MIN_CONFIG_PIPE1m,
    MMU_THDI_PORT_PG_MIN_CONFIG_PIPE2m,
    MMU_THDI_PORT_PG_MIN_CONFIG_PIPE3m,
    MMU_THDI_PORT_PG_MIN_CONFIG_PIPE4m,
    MMU_THDI_PORT_PG_MIN_CONFIG_PIPE5m,
    MMU_THDI_PORT_PG_MIN_CONFIG_PIPE6m,
    MMU_THDI_PORT_PG_MIN_CONFIG_PIPE7m,
    MMU_THDI_PORT_PG_MIN_CONFIGm,
    MMU_THDI_PORT_PG_MIN_COUNTER_PIPE0m,
    MMU_THDI_PORT_PG_MIN_COUNTER_PIPE1m,
    MMU_THDI_PORT_PG_MIN_COUNTER_PIPE2m,
    MMU_THDI_PORT_PG_MIN_COUNTER_PIPE3m,
    MMU_THDI_PORT_PG_MIN_COUNTER_PIPE4m,
    MMU_THDI_PORT_PG_MIN_COUNTER_PIPE5m,
    MMU_THDI_PORT_PG_MIN_COUNTER_PIPE6m,
    MMU_THDI_PORT_PG_MIN_COUNTER_PIPE7m,
    MMU_THDI_PORT_PG_MIN_COUNTERm,
    MMU_THDI_PORT_PG_RESUME_CONFIG1_PIPE0m,
    MMU_THDI_PORT_PG_RESUME_CONFIG1_PIPE1m,
    MMU_THDI_PORT_PG_RESUME_CONFIG1_PIPE2m,
    MMU_THDI_PORT_PG_RESUME_CONFIG1_PIPE3m,
    MMU_THDI_PORT_PG_RESUME_CONFIG1_PIPE4m,
    MMU_THDI_PORT_PG_RESUME_CONFIG1_PIPE5m,
    MMU_THDI_PORT_PG_RESUME_CONFIG1_PIPE6m,
    MMU_THDI_PORT_PG_RESUME_CONFIG1_PIPE7m,
    MMU_THDI_PORT_PG_RESUME_CONFIG1m,
    MMU_THDI_PORT_PG_RESUME_CONFIG_PIPE0m,
    MMU_THDI_PORT_PG_RESUME_CONFIG_PIPE1m,
    MMU_THDI_PORT_PG_RESUME_CONFIG_PIPE2m,
    MMU_THDI_PORT_PG_RESUME_CONFIG_PIPE3m,
    MMU_THDI_PORT_PG_RESUME_CONFIG_PIPE4m,
    MMU_THDI_PORT_PG_RESUME_CONFIG_PIPE5m,
    MMU_THDI_PORT_PG_RESUME_CONFIG_PIPE6m,
    MMU_THDI_PORT_PG_RESUME_CONFIG_PIPE7m,
    MMU_THDI_PORT_PG_RESUME_CONFIGm,
    MMU_THDI_PORT_PG_SHARED_BST_PIPE0m,
    MMU_THDI_PORT_PG_SHARED_BST_PIPE1m,
    MMU_THDI_PORT_PG_SHARED_BST_PIPE2m,
    MMU_THDI_PORT_PG_SHARED_BST_PIPE3m,
    MMU_THDI_PORT_PG_SHARED_BST_PIPE4m,
    MMU_THDI_PORT_PG_SHARED_BST_PIPE5m,
    MMU_THDI_PORT_PG_SHARED_BST_PIPE6m,
    MMU_THDI_PORT_PG_SHARED_BST_PIPE7m,
    MMU_THDI_PORT_PG_SHARED_BSTm,
    MMU_THDI_PORT_PG_SHARED_CONFIG1_PIPE0m,
    MMU_THDI_PORT_PG_SHARED_CONFIG1_PIPE1m,
    MMU_THDI_PORT_PG_SHARED_CONFIG1_PIPE2m,
    MMU_THDI_PORT_PG_SHARED_CONFIG1_PIPE3m,
    MMU_THDI_PORT_PG_SHARED_CONFIG1_PIPE4m,
    MMU_THDI_PORT_PG_SHARED_CONFIG1_PIPE5m,
    MMU_THDI_PORT_PG_SHARED_CONFIG1_PIPE6m,
    MMU_THDI_PORT_PG_SHARED_CONFIG1_PIPE7m,
    MMU_THDI_PORT_PG_SHARED_CONFIG1m,
    MMU_THDI_PORT_PG_SHARED_CONFIG_PIPE0m,
    MMU_THDI_PORT_PG_SHARED_CONFIG_PIPE1m,
    MMU_THDI_PORT_PG_SHARED_CONFIG_PIPE2m,
    MMU_THDI_PORT_PG_SHARED_CONFIG_PIPE3m,
    MMU_THDI_PORT_PG_SHARED_CONFIG_PIPE4m,
    MMU_THDI_PORT_PG_SHARED_CONFIG_PIPE5m,
    MMU_THDI_PORT_PG_SHARED_CONFIG_PIPE6m,
    MMU_THDI_PORT_PG_SHARED_CONFIG_PIPE7m,
    MMU_THDI_PORT_PG_SHARED_CONFIGm,
    MMU_THDI_PORT_PG_SHARED_COUNTER_PIPE0m,
    MMU_THDI_PORT_PG_SHARED_COUNTER_PIPE1m,
    MMU_THDI_PORT_PG_SHARED_COUNTER_PIPE2m,
    MMU_THDI_PORT_PG_SHARED_COUNTER_PIPE3m,
    MMU_THDI_PORT_PG_SHARED_COUNTER_PIPE4m,
    MMU_THDI_PORT_PG_SHARED_COUNTER_PIPE5m,
    MMU_THDI_PORT_PG_SHARED_COUNTER_PIPE6m,
    MMU_THDI_PORT_PG_SHARED_COUNTER_PIPE7m,
    MMU_THDI_PORT_PG_SHARED_COUNTERm,
    MMU_THDO_BST_SHARED_PORTSP_MC_ITM0m,
    MMU_THDO_BST_SHARED_PORTSP_MC_ITM1m,
    MMU_THDO_BST_SHARED_PORTSP_MC_PKTSTAT_ITM0m,
    MMU_THDO_BST_SHARED_PORTSP_MC_PKTSTAT_ITM1m,
    MMU_THDO_BST_SHARED_PORTSP_MC_PKTSTATm,
    MMU_THDO_BST_SHARED_PORTSP_MCm,
    MMU_THDO_BST_SHARED_PORT_ITM0m,
    MMU_THDO_BST_SHARED_PORT_ITM1m,
    MMU_THDO_BST_SHARED_PORTm,
    MMU_THDO_BST_TOTAL_QUEUE_ITM0m,
    MMU_THDO_BST_TOTAL_QUEUE_ITM1m,
    MMU_THDO_BST_TOTAL_QUEUE_PKTSTAT_ITM0m,
    MMU_THDO_BST_TOTAL_QUEUE_PKTSTAT_ITM1m,
    MMU_THDO_BST_TOTAL_QUEUE_PKTSTATm,
    MMU_THDO_BST_TOTAL_QUEUEm,
    MMU_THDO_CONFIG_MC_QGROUPm,
    MMU_THDO_CONFIG_PORTSP_MCm,
    MMU_THDO_CONFIG_PORT_UC0m,
    MMU_THDO_CONFIG_PORT_UC1m,
    MMU_THDO_CONFIG_PORT_UC2m,
    MMU_THDO_CONFIG_UC_QGROUP0m,
    MMU_THDO_CONFIG_UC_QGROUP1m,
    MMU_THDO_CONFIG_UC_QGROUP2m,
    MMU_THDO_COUNTER_MC_QGROUP_ITM0m,
    MMU_THDO_COUNTER_MC_QGROUP_ITM1m,
    MMU_THDO_COUNTER_MC_QGROUPm,
    MMU_THDO_COUNTER_PORTSP_MC_ITM0m,
    MMU_THDO_COUNTER_PORTSP_MC_ITM1m,
    MMU_THDO_COUNTER_PORTSP_MCm,
    MMU_THDO_COUNTER_PORT_UC_ITM0m,
    MMU_THDO_COUNTER_PORT_UC_ITM1m,
    MMU_THDO_COUNTER_PORT_UCm,
    MMU_THDO_COUNTER_QUEUE_ITM0m,
    MMU_THDO_COUNTER_QUEUE_ITM1m,
    MMU_THDO_COUNTER_QUEUEm,
    MMU_THDO_COUNTER_UC_QGROUP_ITM0m,
    MMU_THDO_COUNTER_UC_QGROUP_ITM1m,
    MMU_THDO_COUNTER_UC_QGROUPm,
    MMU_THDO_DEVICE_PORT_MAPm,
    MMU_THDO_PORT_DROP_COUNT_MC_ITM0m,
    MMU_THDO_PORT_DROP_COUNT_MC_ITM1m,
    MMU_THDO_PORT_DROP_COUNT_MCm,
    MMU_THDO_PORT_DROP_COUNT_UC_ITM0m,
    MMU_THDO_PORT_DROP_COUNT_UC_ITM1m,
    MMU_THDO_PORT_DROP_COUNT_UCm,
    MMU_THDO_PORT_QUEUE_SERVICE_POOLm,
    MMU_THDO_PORT_Q_DROP_STATE_ITM0m,
    MMU_THDO_PORT_Q_DROP_STATE_ITM1m,
    MMU_THDO_PORT_Q_DROP_STATE_MC_ITM0m,
    MMU_THDO_PORT_Q_DROP_STATE_MC_ITM1m,
    MMU_THDO_PORT_Q_DROP_STATE_MC_SH_ITM0m,
    MMU_THDO_PORT_Q_DROP_STATE_MC_SH_ITM1m,
    MMU_THDO_PORT_Q_DROP_STATE_MC_SHm,
    MMU_THDO_PORT_Q_DROP_STATE_MCm,
    MMU_THDO_PORT_Q_DROP_STATE_SH_ITM0m,
    MMU_THDO_PORT_Q_DROP_STATE_SH_ITM1m,
    MMU_THDO_PORT_Q_DROP_STATE_SHm,
    MMU_THDO_PORT_Q_DROP_STATEm,
    MMU_THDO_PORT_SP_DROP_STATE_MC_ITM0m,
    MMU_THDO_PORT_SP_DROP_STATE_MC_ITM1m,
    MMU_THDO_PORT_SP_DROP_STATE_MC_SH_ITM0m,
    MMU_THDO_PORT_SP_DROP_STATE_MC_SH_ITM1m,
    MMU_THDO_PORT_SP_DROP_STATE_MC_SHm,
    MMU_THDO_PORT_SP_DROP_STATE_MCm,
    MMU_THDO_PORT_SP_DROP_STATE_UC_ITM0m,
    MMU_THDO_PORT_SP_DROP_STATE_UC_ITM1m,
    MMU_THDO_PORT_SP_DROP_STATE_UCm,
    MMU_THDO_QUEUE_AVG_ARRIVAL_COUNT_ITM0m,
    MMU_THDO_QUEUE_AVG_ARRIVAL_COUNT_ITM1m,
    MMU_THDO_QUEUE_AVG_ARRIVAL_COUNTm,
    MMU_THDO_QUEUE_CONFIG1m,
    MMU_THDO_QUEUE_CONFIGm,
    MMU_THDO_QUEUE_DROP_COUNT_ITM0m,
    MMU_THDO_QUEUE_DROP_COUNT_ITM1m,
    MMU_THDO_QUEUE_DROP_COUNTm,
    MMU_THDO_QUEUE_INST_ARRIVAL_COUNT_ITM0m,
    MMU_THDO_QUEUE_INST_ARRIVAL_COUNT_ITM1m,
    MMU_THDO_QUEUE_INST_ARRIVAL_COUNTm,
    MMU_THDO_QUEUE_RESUME_OFFSET1m,
    MMU_THDO_QUEUE_RESUME_OFFSETm,
    MMU_THDO_Q_TO_QGRP_MAPD0m,
    MMU_THDO_Q_TO_QGRP_MAPD1m,
    MMU_THDO_Q_TO_QGRP_MAPD2m,
    MMU_THDO_RESUME_PORT_MC0m,
    MMU_THDO_RESUME_PORT_MC1m,
    MMU_THDO_RESUME_PORT_MC2m,
    MMU_THDO_RESUME_PORT_UC0m,
    MMU_THDO_RESUME_PORT_UC1m,
    MMU_THDO_RESUME_PORT_UC2m,
    MMU_THDO_RESUME_QUEUE_ITM0m,
    MMU_THDO_RESUME_QUEUE_ITM1m,
    MMU_THDO_RESUME_QUEUEm,
    MMU_THDO_SRC_PORT_DROP_COUNT_PIPE0m,
    MMU_THDO_SRC_PORT_DROP_COUNT_PIPE1m,
    MMU_THDO_SRC_PORT_DROP_COUNT_PIPE2m,
    MMU_THDO_SRC_PORT_DROP_COUNT_PIPE3m,
    MMU_THDO_SRC_PORT_DROP_COUNT_PIPE4m,
    MMU_THDO_SRC_PORT_DROP_COUNT_PIPE5m,
    MMU_THDO_SRC_PORT_DROP_COUNT_PIPE6m,
    MMU_THDO_SRC_PORT_DROP_COUNT_PIPE7m,
    MMU_THDO_SRC_PORT_DROP_COUNTm,
    MMU_THDO_TOTAL_COUNTER_QUEUE_SH_ITM0m,
    MMU_THDO_TOTAL_COUNTER_QUEUE_SH_ITM1m,
    MMU_THDO_TOTAL_COUNTER_QUEUE_SHm,
    MMU_THDO_TOTAL_PORT_COUNTER_ITM0m,
    MMU_THDO_TOTAL_PORT_COUNTER_ITM1m,
    MMU_THDO_TOTAL_PORT_COUNTER_MC_ITM0m,
    MMU_THDO_TOTAL_PORT_COUNTER_MC_ITM1m,
    MMU_THDO_TOTAL_PORT_COUNTER_MC_SH_ITM0m,
    MMU_THDO_TOTAL_PORT_COUNTER_MC_SH_ITM1m,
    MMU_THDO_TOTAL_PORT_COUNTER_MC_SHm,
    MMU_THDO_TOTAL_PORT_COUNTER_MCm,
    MMU_THDO_TOTAL_PORT_COUNTER_SH_ITM0m,
    MMU_THDO_TOTAL_PORT_COUNTER_SH_ITM1m,
    MMU_THDO_TOTAL_PORT_COUNTER_SHm,
    MMU_THDO_TOTAL_PORT_COUNTERm,
    MMU_THDO_WRED_SH_COUNTER_PORT_UC_ITM0m,
    MMU_THDO_WRED_SH_COUNTER_PORT_UC_ITM1m,
    MMU_THDO_WRED_SH_COUNTER_PORT_UCm,
    MMU_TOQ_CQEB0_ITM0m,
    MMU_TOQ_CQEB0_ITM1m,
    MMU_TOQ_CQEB0m,
    MMU_TOQ_CQEB1_ITM0m,
    MMU_TOQ_CQEB1_ITM1m,
    MMU_TOQ_CQEB1m,
    MMU_TOQ_CQEBN_ITM0m,
    MMU_TOQ_CQEBN_ITM1m,
    MMU_TOQ_CQEBNm,
    MMU_TOQ_CQEB_FAP_ITM0m,
    MMU_TOQ_CQEB_FAP_ITM1m,
    MMU_TOQ_CQEB_FAPm,
    MMU_TOQ_OQS_RECEPTION_FIFO_ITM0m,
    MMU_TOQ_OQS_RECEPTION_FIFO_ITM1m,
    MMU_TOQ_OQS_RECEPTION_FIFOm,
    MMU_TOQ_OQS_STAGING_MEM_ITM0m,
    MMU_TOQ_OQS_STAGING_MEM_ITM1m,
    MMU_TOQ_OQS_STAGING_MEMm,
    MMU_TOQ_VOQDB_HEAD_PARTIAL_ITM0m,
    MMU_TOQ_VOQDB_HEAD_PARTIAL_ITM1m,
    MMU_TOQ_VOQDB_HEAD_PARTIALm,
    MMU_TOQ_VOQDB_ITM0m,
    MMU_TOQ_VOQDB_ITM1m,
    MMU_TOQ_VOQDB_TAIL_PARTIAL_ITM0m,
    MMU_TOQ_VOQDB_TAIL_PARTIAL_ITM1m,
    MMU_TOQ_VOQDB_TAIL_PARTIALm,
    MMU_TOQ_VOQDBm,
    MMU_TOQ_VOQ_HEAD_DB_ITM0m,
    MMU_TOQ_VOQ_HEAD_DB_ITM1m,
    MMU_TOQ_VOQ_HEAD_DBm,
    MMU_WRED_AVG_PORTSP_SIZE_ITM0m,
    MMU_WRED_AVG_PORTSP_SIZE_ITM1m,
    MMU_WRED_AVG_PORTSP_SIZEm,
    MMU_WRED_AVG_QSIZE_ITM0m,
    MMU_WRED_AVG_QSIZE_ITM1m,
    MMU_WRED_AVG_QSIZEm,
    MMU_WRED_DROP_CURVE_PROFILE_0_0m,
    MMU_WRED_DROP_CURVE_PROFILE_0_1m,
    MMU_WRED_DROP_CURVE_PROFILE_0_2m,
    MMU_WRED_DROP_CURVE_PROFILE_0_3m,
    MMU_WRED_DROP_CURVE_PROFILE_0_4m,
    MMU_WRED_DROP_CURVE_PROFILE_0_5m,
    MMU_WRED_DROP_CURVE_PROFILE_1_0m,
    MMU_WRED_DROP_CURVE_PROFILE_1_1m,
    MMU_WRED_DROP_CURVE_PROFILE_1_2m,
    MMU_WRED_DROP_CURVE_PROFILE_1_3m,
    MMU_WRED_DROP_CURVE_PROFILE_1_4m,
    MMU_WRED_DROP_CURVE_PROFILE_1_5m,
    MMU_WRED_DROP_CURVE_PROFILE_2_0m,
    MMU_WRED_DROP_CURVE_PROFILE_2_1m,
    MMU_WRED_DROP_CURVE_PROFILE_2_2m,
    MMU_WRED_DROP_CURVE_PROFILE_2_3m,
    MMU_WRED_DROP_CURVE_PROFILE_2_4m,
    MMU_WRED_DROP_CURVE_PROFILE_2_5m,
    MMU_WRED_DROP_CURVE_PROFILE_3_0m,
    MMU_WRED_DROP_CURVE_PROFILE_3_1m,
    MMU_WRED_DROP_CURVE_PROFILE_3_2m,
    MMU_WRED_DROP_CURVE_PROFILE_3_3m,
    MMU_WRED_DROP_CURVE_PROFILE_3_4m,
    MMU_WRED_DROP_CURVE_PROFILE_3_5m,
    MMU_WRED_DROP_CURVE_PROFILE_4_0m,
    MMU_WRED_DROP_CURVE_PROFILE_4_1m,
    MMU_WRED_DROP_CURVE_PROFILE_4_2m,
    MMU_WRED_DROP_CURVE_PROFILE_4_3m,
    MMU_WRED_DROP_CURVE_PROFILE_4_4m,
    MMU_WRED_DROP_CURVE_PROFILE_4_5m,
    MMU_WRED_DROP_CURVE_PROFILE_5_0m,
    MMU_WRED_DROP_CURVE_PROFILE_5_1m,
    MMU_WRED_DROP_CURVE_PROFILE_5_2m,
    MMU_WRED_DROP_CURVE_PROFILE_5_3m,
    MMU_WRED_DROP_CURVE_PROFILE_5_4m,
    MMU_WRED_DROP_CURVE_PROFILE_5_5m,
    MMU_WRED_DROP_CURVE_PROFILE_6_0m,
    MMU_WRED_DROP_CURVE_PROFILE_6_1m,
    MMU_WRED_DROP_CURVE_PROFILE_6_2m,
    MMU_WRED_DROP_CURVE_PROFILE_6_3m,
    MMU_WRED_DROP_CURVE_PROFILE_6_4m,
    MMU_WRED_DROP_CURVE_PROFILE_6_5m,
    MMU_WRED_DROP_CURVE_PROFILE_7_0m,
    MMU_WRED_DROP_CURVE_PROFILE_7_1m,
    MMU_WRED_DROP_CURVE_PROFILE_7_2m,
    MMU_WRED_DROP_CURVE_PROFILE_7_3m,
    MMU_WRED_DROP_CURVE_PROFILE_7_4m,
    MMU_WRED_DROP_CURVE_PROFILE_7_5m,
    MMU_WRED_DROP_CURVE_PROFILE_8_0m,
    MMU_WRED_DROP_CURVE_PROFILE_8_1m,
    MMU_WRED_DROP_CURVE_PROFILE_8_2m,
    MMU_WRED_DROP_CURVE_PROFILE_8_3m,
    MMU_WRED_DROP_CURVE_PROFILE_8_4m,
    MMU_WRED_DROP_CURVE_PROFILE_8_5m,
    MMU_WRED_PORTSP_CONFIGm,
    MMU_WRED_PORT_SP_DROP_THD_0_ITM0m,
    MMU_WRED_PORT_SP_DROP_THD_0_ITM1m,
    MMU_WRED_PORT_SP_DROP_THD_0m,
    MMU_WRED_PORT_SP_DROP_THD_1_ITM0m,
    MMU_WRED_PORT_SP_DROP_THD_1_ITM1m,
    MMU_WRED_PORT_SP_DROP_THD_1m,
    MMU_WRED_PORT_SP_DROP_THD_2_ITM0m,
    MMU_WRED_PORT_SP_DROP_THD_2_ITM1m,
    MMU_WRED_PORT_SP_DROP_THD_2m,
    MMU_WRED_PORT_SP_DROP_THD_3_ITM0m,
    MMU_WRED_PORT_SP_DROP_THD_3_ITM1m,
    MMU_WRED_PORT_SP_DROP_THD_3m,
    MMU_WRED_PORT_SP_SHARED_COUNT_ITM0m,
    MMU_WRED_PORT_SP_SHARED_COUNT_ITM1m,
    MMU_WRED_PORT_SP_SHARED_COUNTm,
    MMU_WRED_QUEUE_CONFIGm,
    MMU_WRED_UC_QUEUE_DROP_THD_ITM0m,
    MMU_WRED_UC_QUEUE_DROP_THD_ITM1m,
    MMU_WRED_UC_QUEUE_DROP_THD_MARK_0_ITM0m,
    MMU_WRED_UC_QUEUE_DROP_THD_MARK_0_ITM1m,
    MMU_WRED_UC_QUEUE_DROP_THD_MARK_0m,
    MMU_WRED_UC_QUEUE_DROP_THD_MARK_1_ITM0m,
    MMU_WRED_UC_QUEUE_DROP_THD_MARK_1_ITM1m,
    MMU_WRED_UC_QUEUE_DROP_THD_MARK_1m,
    MMU_WRED_UC_QUEUE_DROP_THDm,
    MMU_WRED_UC_QUEUE_TOTAL_COUNT_ITM0m,
    MMU_WRED_UC_QUEUE_TOTAL_COUNT_ITM1m,
    MMU_WRED_UC_QUEUE_TOTAL_COUNTm,
    MMU_MTRO_CPU_L1_Am,
    MMU_REPL_LIST_TBLm,
    INVALIDm /* Must be the last element in this structure */
};

/* Structure that maintains register list for
 * "mmu" feature for tomahawk3 chipset. */
techsupport_reg_t techsupport_mmu_tomahawk3_reg_list[] = {
    { CDMAC_PFC_CTRLr, register_type_per_port },
    { CDMAC_PFC_DAr, register_type_per_port },
    { CDMAC_PFC_OPCODEr, register_type_per_port },
    { CDMAC_PFC_TYPEr, register_type_per_port },
    { CMIC_TOP_TO_MMU_COS_MASK_LSB_BITSr, register_type_global },
    { CMIC_TOP_TO_MMU_COS_MASK_MSB_BITSr, register_type_global },
    { IDB_CA0_BUFFER_CONFIG_PIPE0r, register_type_global },
    { IDB_CA0_BUFFER_CONFIG_PIPE1r, register_type_global },
    { IDB_CA0_BUFFER_CONFIG_PIPE2r, register_type_global },
    { IDB_CA0_BUFFER_CONFIG_PIPE3r, register_type_global },
    { IDB_CA0_BUFFER_CONFIG_PIPE4r, register_type_global },
    { IDB_CA0_BUFFER_CONFIG_PIPE5r, register_type_global },
    { IDB_CA0_BUFFER_CONFIG_PIPE6r, register_type_global },
    { IDB_CA0_BUFFER_CONFIG_PIPE7r, register_type_global },
    { IDB_CA0_BUFFER_CONFIGr, register_type_global },
    { IDB_CA0_CONTROL_PIPE0r, register_type_global },
    { IDB_CA0_CONTROL_PIPE1r, register_type_global },
    { IDB_CA0_CONTROL_PIPE2r, register_type_global },
    { IDB_CA0_CONTROL_PIPE3r, register_type_global },
    { IDB_CA0_CONTROL_PIPE4r, register_type_global },
    { IDB_CA0_CONTROL_PIPE5r, register_type_global },
    { IDB_CA0_CONTROL_PIPE6r, register_type_global },
    { IDB_CA0_CONTROL_PIPE7r, register_type_global },
    { IDB_CA0_CONTROLr, register_type_global },
    { IDB_CA0_CT_CONTROL_PIPE0r, register_type_global },
    { IDB_CA0_CT_CONTROL_PIPE1r, register_type_global },
    { IDB_CA0_CT_CONTROL_PIPE2r, register_type_global },
    { IDB_CA0_CT_CONTROL_PIPE3r, register_type_global },
    { IDB_CA0_CT_CONTROL_PIPE4r, register_type_global },
    { IDB_CA0_CT_CONTROL_PIPE5r, register_type_global },
    { IDB_CA0_CT_CONTROL_PIPE6r, register_type_global },
    { IDB_CA0_CT_CONTROL_PIPE7r, register_type_global },
    { IDB_CA0_CT_CONTROLr, register_type_global },
    { IDB_CA0_DBG_A_PIPE0r, register_type_global },
    { IDB_CA0_DBG_A_PIPE1r, register_type_global },
    { IDB_CA0_DBG_A_PIPE2r, register_type_global },
    { IDB_CA0_DBG_A_PIPE3r, register_type_global },
    { IDB_CA0_DBG_A_PIPE4r, register_type_global },
    { IDB_CA0_DBG_A_PIPE5r, register_type_global },
    { IDB_CA0_DBG_A_PIPE6r, register_type_global },
    { IDB_CA0_DBG_A_PIPE7r, register_type_global },
    { IDB_CA0_DBG_Ar, register_type_global },
    { IDB_CA0_DBG_B_PIPE0r, register_type_global },
    { IDB_CA0_DBG_B_PIPE1r, register_type_global },
    { IDB_CA0_DBG_B_PIPE2r, register_type_global },
    { IDB_CA0_DBG_B_PIPE3r, register_type_global },
    { IDB_CA0_DBG_B_PIPE4r, register_type_global },
    { IDB_CA0_DBG_B_PIPE5r, register_type_global },
    { IDB_CA0_DBG_B_PIPE6r, register_type_global },
    { IDB_CA0_DBG_B_PIPE7r, register_type_global },
    { IDB_CA0_DBG_Br, register_type_global },
    { IDB_CA0_HW_STATUS_1_PIPE0r, register_type_global },
    { IDB_CA0_HW_STATUS_1_PIPE1r, register_type_global },
    { IDB_CA0_HW_STATUS_1_PIPE2r, register_type_global },
    { IDB_CA0_HW_STATUS_1_PIPE3r, register_type_global },
    { IDB_CA0_HW_STATUS_1_PIPE4r, register_type_global },
    { IDB_CA0_HW_STATUS_1_PIPE5r, register_type_global },
    { IDB_CA0_HW_STATUS_1_PIPE6r, register_type_global },
    { IDB_CA0_HW_STATUS_1_PIPE7r, register_type_global },
    { IDB_CA0_HW_STATUS_1r, register_type_global },
    { IDB_CA0_HW_STATUS_2_PIPE0r, register_type_global },
    { IDB_CA0_HW_STATUS_2_PIPE1r, register_type_global },
    { IDB_CA0_HW_STATUS_2_PIPE2r, register_type_global },
    { IDB_CA0_HW_STATUS_2_PIPE3r, register_type_global },
    { IDB_CA0_HW_STATUS_2_PIPE4r, register_type_global },
    { IDB_CA0_HW_STATUS_2_PIPE5r, register_type_global },
    { IDB_CA0_HW_STATUS_2_PIPE6r, register_type_global },
    { IDB_CA0_HW_STATUS_2_PIPE7r, register_type_global },
    { IDB_CA0_HW_STATUS_2r, register_type_global },
    { IDB_CA0_HW_STATUS_PIPE0r, register_type_global },
    { IDB_CA0_HW_STATUS_PIPE1r, register_type_global },
    { IDB_CA0_HW_STATUS_PIPE2r, register_type_global },
    { IDB_CA0_HW_STATUS_PIPE3r, register_type_global },
    { IDB_CA0_HW_STATUS_PIPE4r, register_type_global },
    { IDB_CA0_HW_STATUS_PIPE5r, register_type_global },
    { IDB_CA0_HW_STATUS_PIPE6r, register_type_global },
    { IDB_CA0_HW_STATUS_PIPE7r, register_type_global },
    { IDB_CA0_HW_STATUSr, register_type_global },
    { IDB_CA0_SER_CONTROLr, register_type_global },
    { IDB_CA1_BUFFER_CONFIG_PIPE0r, register_type_global },
    { IDB_CA1_BUFFER_CONFIG_PIPE1r, register_type_global },
    { IDB_CA1_BUFFER_CONFIG_PIPE2r, register_type_global },
    { IDB_CA1_BUFFER_CONFIG_PIPE3r, register_type_global },
    { IDB_CA1_BUFFER_CONFIG_PIPE4r, register_type_global },
    { IDB_CA1_BUFFER_CONFIG_PIPE5r, register_type_global },
    { IDB_CA1_BUFFER_CONFIG_PIPE6r, register_type_global },
    { IDB_CA1_BUFFER_CONFIG_PIPE7r, register_type_global },
    { IDB_CA1_BUFFER_CONFIGr, register_type_global },
    { IDB_CA1_CONTROL_PIPE0r, register_type_global },
    { IDB_CA1_CONTROL_PIPE1r, register_type_global },
    { IDB_CA1_CONTROL_PIPE2r, register_type_global },
    { IDB_CA1_CONTROL_PIPE3r, register_type_global },
    { IDB_CA1_CONTROL_PIPE4r, register_type_global },
    { IDB_CA1_CONTROL_PIPE5r, register_type_global },
    { IDB_CA1_CONTROL_PIPE6r, register_type_global },
    { IDB_CA1_CONTROL_PIPE7r, register_type_global },
    { IDB_CA1_CONTROLr, register_type_global },
    { IDB_CA1_CT_CONTROL_PIPE0r, register_type_global },
    { IDB_CA1_CT_CONTROL_PIPE1r, register_type_global },
    { IDB_CA1_CT_CONTROL_PIPE2r, register_type_global },
    { IDB_CA1_CT_CONTROL_PIPE3r, register_type_global },
    { IDB_CA1_CT_CONTROL_PIPE4r, register_type_global },
    { IDB_CA1_CT_CONTROL_PIPE5r, register_type_global },
    { IDB_CA1_CT_CONTROL_PIPE6r, register_type_global },
    { IDB_CA1_CT_CONTROL_PIPE7r, register_type_global },
    { IDB_CA1_CT_CONTROLr, register_type_global },
    { IDB_CA1_DBG_A_PIPE0r, register_type_global },
    { IDB_CA1_DBG_A_PIPE1r, register_type_global },
    { IDB_CA1_DBG_A_PIPE2r, register_type_global },
    { IDB_CA1_DBG_A_PIPE3r, register_type_global },
    { IDB_CA1_DBG_A_PIPE4r, register_type_global },
    { IDB_CA1_DBG_A_PIPE5r, register_type_global },
    { IDB_CA1_DBG_A_PIPE6r, register_type_global },
    { IDB_CA1_DBG_A_PIPE7r, register_type_global },
    { IDB_CA1_DBG_Ar, register_type_global },
    { IDB_CA1_DBG_B_PIPE0r, register_type_global },
    { IDB_CA1_DBG_B_PIPE1r, register_type_global },
    { IDB_CA1_DBG_B_PIPE2r, register_type_global },
    { IDB_CA1_DBG_B_PIPE3r, register_type_global },
    { IDB_CA1_DBG_B_PIPE4r, register_type_global },
    { IDB_CA1_DBG_B_PIPE5r, register_type_global },
    { IDB_CA1_DBG_B_PIPE6r, register_type_global },
    { IDB_CA1_DBG_B_PIPE7r, register_type_global },
    { IDB_CA1_DBG_Br, register_type_global },
    { IDB_CA1_HW_STATUS_1_PIPE0r, register_type_global },
    { IDB_CA1_HW_STATUS_1_PIPE1r, register_type_global },
    { IDB_CA1_HW_STATUS_1_PIPE2r, register_type_global },
    { IDB_CA1_HW_STATUS_1_PIPE3r, register_type_global },
    { IDB_CA1_HW_STATUS_1_PIPE4r, register_type_global },
    { IDB_CA1_HW_STATUS_1_PIPE5r, register_type_global },
    { IDB_CA1_HW_STATUS_1_PIPE6r, register_type_global },
    { IDB_CA1_HW_STATUS_1_PIPE7r, register_type_global },
    { IDB_CA1_HW_STATUS_1r, register_type_global },
    { IDB_CA1_HW_STATUS_2_PIPE0r, register_type_global },
    { IDB_CA1_HW_STATUS_2_PIPE1r, register_type_global },
    { IDB_CA1_HW_STATUS_2_PIPE2r, register_type_global },
    { IDB_CA1_HW_STATUS_2_PIPE3r, register_type_global },
    { IDB_CA1_HW_STATUS_2_PIPE4r, register_type_global },
    { IDB_CA1_HW_STATUS_2_PIPE5r, register_type_global },
    { IDB_CA1_HW_STATUS_2_PIPE6r, register_type_global },
    { IDB_CA1_HW_STATUS_2_PIPE7r, register_type_global },
    { IDB_CA1_HW_STATUS_2r, register_type_global },
    { IDB_CA1_HW_STATUS_PIPE0r, register_type_global },
    { IDB_CA1_HW_STATUS_PIPE1r, register_type_global },
    { IDB_CA1_HW_STATUS_PIPE2r, register_type_global },
    { IDB_CA1_HW_STATUS_PIPE3r, register_type_global },
    { IDB_CA1_HW_STATUS_PIPE4r, register_type_global },
    { IDB_CA1_HW_STATUS_PIPE5r, register_type_global },
    { IDB_CA1_HW_STATUS_PIPE6r, register_type_global },
    { IDB_CA1_HW_STATUS_PIPE7r, register_type_global },
    { IDB_CA1_HW_STATUSr, register_type_global },
    { IDB_CA1_SER_CONTROLr, register_type_global },
    { IDB_CA2_BUFFER_CONFIG_PIPE0r, register_type_global },
    { IDB_CA2_BUFFER_CONFIG_PIPE1r, register_type_global },
    { IDB_CA2_BUFFER_CONFIG_PIPE2r, register_type_global },
    { IDB_CA2_BUFFER_CONFIG_PIPE3r, register_type_global },
    { IDB_CA2_BUFFER_CONFIG_PIPE4r, register_type_global },
    { IDB_CA2_BUFFER_CONFIG_PIPE5r, register_type_global },
    { IDB_CA2_BUFFER_CONFIG_PIPE6r, register_type_global },
    { IDB_CA2_BUFFER_CONFIG_PIPE7r, register_type_global },
    { IDB_CA2_BUFFER_CONFIGr, register_type_global },
    { IDB_CA2_CONTROL_PIPE0r, register_type_global },
    { IDB_CA2_CONTROL_PIPE1r, register_type_global },
    { IDB_CA2_CONTROL_PIPE2r, register_type_global },
    { IDB_CA2_CONTROL_PIPE3r, register_type_global },
    { IDB_CA2_CONTROL_PIPE4r, register_type_global },
    { IDB_CA2_CONTROL_PIPE5r, register_type_global },
    { IDB_CA2_CONTROL_PIPE6r, register_type_global },
    { IDB_CA2_CONTROL_PIPE7r, register_type_global },
    { IDB_CA2_CONTROLr, register_type_global },
    { IDB_CA2_CT_CONTROL_PIPE0r, register_type_global },
    { IDB_CA2_CT_CONTROL_PIPE1r, register_type_global },
    { IDB_CA2_CT_CONTROL_PIPE2r, register_type_global },
    { IDB_CA2_CT_CONTROL_PIPE3r, register_type_global },
    { IDB_CA2_CT_CONTROL_PIPE4r, register_type_global },
    { IDB_CA2_CT_CONTROL_PIPE5r, register_type_global },
    { IDB_CA2_CT_CONTROL_PIPE6r, register_type_global },
    { IDB_CA2_CT_CONTROL_PIPE7r, register_type_global },
    { IDB_CA2_CT_CONTROLr, register_type_global },
    { IDB_CA2_DBG_A_PIPE0r, register_type_global },
    { IDB_CA2_DBG_A_PIPE1r, register_type_global },
    { IDB_CA2_DBG_A_PIPE2r, register_type_global },
    { IDB_CA2_DBG_A_PIPE3r, register_type_global },
    { IDB_CA2_DBG_A_PIPE4r, register_type_global },
    { IDB_CA2_DBG_A_PIPE5r, register_type_global },
    { IDB_CA2_DBG_A_PIPE6r, register_type_global },
    { IDB_CA2_DBG_A_PIPE7r, register_type_global },
    { IDB_CA2_DBG_Ar, register_type_global },
    { IDB_CA2_DBG_B_PIPE0r, register_type_global },
    { IDB_CA2_DBG_B_PIPE1r, register_type_global },
    { IDB_CA2_DBG_B_PIPE2r, register_type_global },
    { IDB_CA2_DBG_B_PIPE3r, register_type_global },
    { IDB_CA2_DBG_B_PIPE4r, register_type_global },
    { IDB_CA2_DBG_B_PIPE5r, register_type_global },
    { IDB_CA2_DBG_B_PIPE6r, register_type_global },
    { IDB_CA2_DBG_B_PIPE7r, register_type_global },
    { IDB_CA2_DBG_Br, register_type_global },
    { IDB_CA2_HW_STATUS_1_PIPE0r, register_type_global },
    { IDB_CA2_HW_STATUS_1_PIPE1r, register_type_global },
    { IDB_CA2_HW_STATUS_1_PIPE2r, register_type_global },
    { IDB_CA2_HW_STATUS_1_PIPE3r, register_type_global },
    { IDB_CA2_HW_STATUS_1_PIPE4r, register_type_global },
    { IDB_CA2_HW_STATUS_1_PIPE5r, register_type_global },
    { IDB_CA2_HW_STATUS_1_PIPE6r, register_type_global },
    { IDB_CA2_HW_STATUS_1_PIPE7r, register_type_global },
    { IDB_CA2_HW_STATUS_1r, register_type_global },
    { IDB_CA2_HW_STATUS_2_PIPE0r, register_type_global },
    { IDB_CA2_HW_STATUS_2_PIPE1r, register_type_global },
    { IDB_CA2_HW_STATUS_2_PIPE2r, register_type_global },
    { IDB_CA2_HW_STATUS_2_PIPE3r, register_type_global },
    { IDB_CA2_HW_STATUS_2_PIPE4r, register_type_global },
    { IDB_CA2_HW_STATUS_2_PIPE5r, register_type_global },
    { IDB_CA2_HW_STATUS_2_PIPE6r, register_type_global },
    { IDB_CA2_HW_STATUS_2_PIPE7r, register_type_global },
    { IDB_CA2_HW_STATUS_2r, register_type_global },
    { IDB_CA2_HW_STATUS_PIPE0r, register_type_global },
    { IDB_CA2_HW_STATUS_PIPE1r, register_type_global },
    { IDB_CA2_HW_STATUS_PIPE2r, register_type_global },
    { IDB_CA2_HW_STATUS_PIPE3r, register_type_global },
    { IDB_CA2_HW_STATUS_PIPE4r, register_type_global },
    { IDB_CA2_HW_STATUS_PIPE5r, register_type_global },
    { IDB_CA2_HW_STATUS_PIPE6r, register_type_global },
    { IDB_CA2_HW_STATUS_PIPE7r, register_type_global },
    { IDB_CA2_HW_STATUSr, register_type_global },
    { IDB_CA2_SER_CONTROLr, register_type_global },
    { IDB_CA3_BUFFER_CONFIG_PIPE0r, register_type_global },
    { IDB_CA3_BUFFER_CONFIG_PIPE1r, register_type_global },
    { IDB_CA3_BUFFER_CONFIG_PIPE2r, register_type_global },
    { IDB_CA3_BUFFER_CONFIG_PIPE3r, register_type_global },
    { IDB_CA3_BUFFER_CONFIG_PIPE4r, register_type_global },
    { IDB_CA3_BUFFER_CONFIG_PIPE5r, register_type_global },
    { IDB_CA3_BUFFER_CONFIG_PIPE6r, register_type_global },
    { IDB_CA3_BUFFER_CONFIG_PIPE7r, register_type_global },
    { IDB_CA3_BUFFER_CONFIGr, register_type_global },
    { IDB_CA3_CONTROL_PIPE0r, register_type_global },
    { IDB_CA3_CONTROL_PIPE1r, register_type_global },
    { IDB_CA3_CONTROL_PIPE2r, register_type_global },
    { IDB_CA3_CONTROL_PIPE3r, register_type_global },
    { IDB_CA3_CONTROL_PIPE4r, register_type_global },
    { IDB_CA3_CONTROL_PIPE5r, register_type_global },
    { IDB_CA3_CONTROL_PIPE6r, register_type_global },
    { IDB_CA3_CONTROL_PIPE7r, register_type_global },
    { IDB_CA3_CONTROLr, register_type_global },
    { IDB_CA3_CT_CONTROL_PIPE0r, register_type_global },
    { IDB_CA3_CT_CONTROL_PIPE1r, register_type_global },
    { IDB_CA3_CT_CONTROL_PIPE2r, register_type_global },
    { IDB_CA3_CT_CONTROL_PIPE3r, register_type_global },
    { IDB_CA3_CT_CONTROL_PIPE4r, register_type_global },
    { IDB_CA3_CT_CONTROL_PIPE5r, register_type_global },
    { IDB_CA3_CT_CONTROL_PIPE6r, register_type_global },
    { IDB_CA3_CT_CONTROL_PIPE7r, register_type_global },
    { IDB_CA3_CT_CONTROLr, register_type_global },
    { IDB_CA3_DBG_A_PIPE0r, register_type_global },
    { IDB_CA3_DBG_A_PIPE1r, register_type_global },
    { IDB_CA3_DBG_A_PIPE2r, register_type_global },
    { IDB_CA3_DBG_A_PIPE3r, register_type_global },
    { IDB_CA3_DBG_A_PIPE4r, register_type_global },
    { IDB_CA3_DBG_A_PIPE5r, register_type_global },
    { IDB_CA3_DBG_A_PIPE6r, register_type_global },
    { IDB_CA3_DBG_A_PIPE7r, register_type_global },
    { IDB_CA3_DBG_Ar, register_type_global },
    { IDB_CA3_DBG_B_PIPE0r, register_type_global },
    { IDB_CA3_DBG_B_PIPE1r, register_type_global },
    { IDB_CA3_DBG_B_PIPE2r, register_type_global },
    { IDB_CA3_DBG_B_PIPE3r, register_type_global },
    { IDB_CA3_DBG_B_PIPE4r, register_type_global },
    { IDB_CA3_DBG_B_PIPE5r, register_type_global },
    { IDB_CA3_DBG_B_PIPE6r, register_type_global },
    { IDB_CA3_DBG_B_PIPE7r, register_type_global },
    { IDB_CA3_DBG_Br, register_type_global },
    { IDB_CA3_HW_STATUS_1_PIPE0r, register_type_global },
    { IDB_CA3_HW_STATUS_1_PIPE1r, register_type_global },
    { IDB_CA3_HW_STATUS_1_PIPE2r, register_type_global },
    { IDB_CA3_HW_STATUS_1_PIPE3r, register_type_global },
    { IDB_CA3_HW_STATUS_1_PIPE4r, register_type_global },
    { IDB_CA3_HW_STATUS_1_PIPE5r, register_type_global },
    { IDB_CA3_HW_STATUS_1_PIPE6r, register_type_global },
    { IDB_CA3_HW_STATUS_1_PIPE7r, register_type_global },
    { IDB_CA3_HW_STATUS_1r, register_type_global },
    { IDB_CA3_HW_STATUS_2_PIPE0r, register_type_global },
    { IDB_CA3_HW_STATUS_2_PIPE1r, register_type_global },
    { IDB_CA3_HW_STATUS_2_PIPE2r, register_type_global },
    { IDB_CA3_HW_STATUS_2_PIPE3r, register_type_global },
    { IDB_CA3_HW_STATUS_2_PIPE4r, register_type_global },
    { IDB_CA3_HW_STATUS_2_PIPE5r, register_type_global },
    { IDB_CA3_HW_STATUS_2_PIPE6r, register_type_global },
    { IDB_CA3_HW_STATUS_2_PIPE7r, register_type_global },
    { IDB_CA3_HW_STATUS_2r, register_type_global },
    { IDB_CA3_HW_STATUS_PIPE0r, register_type_global },
    { IDB_CA3_HW_STATUS_PIPE1r, register_type_global },
    { IDB_CA3_HW_STATUS_PIPE2r, register_type_global },
    { IDB_CA3_HW_STATUS_PIPE3r, register_type_global },
    { IDB_CA3_HW_STATUS_PIPE4r, register_type_global },
    { IDB_CA3_HW_STATUS_PIPE5r, register_type_global },
    { IDB_CA3_HW_STATUS_PIPE6r, register_type_global },
    { IDB_CA3_HW_STATUS_PIPE7r, register_type_global },
    { IDB_CA3_HW_STATUSr, register_type_global },
    { IDB_CA3_SER_CONTROLr, register_type_global },
    { IDB_CA_CONTROL_1_PIPE0r, register_type_global },
    { IDB_CA_CONTROL_1_PIPE1r, register_type_global },
    { IDB_CA_CONTROL_1_PIPE2r, register_type_global },
    { IDB_CA_CONTROL_1_PIPE3r, register_type_global },
    { IDB_CA_CONTROL_1_PIPE4r, register_type_global },
    { IDB_CA_CONTROL_1_PIPE5r, register_type_global },
    { IDB_CA_CONTROL_1_PIPE6r, register_type_global },
    { IDB_CA_CONTROL_1_PIPE7r, register_type_global },
    { IDB_CA_CONTROL_1r, register_type_global },
    { IDB_CA_CONTROL_2_PIPE0r, register_type_global },
    { IDB_CA_CONTROL_2_PIPE1r, register_type_global },
    { IDB_CA_CONTROL_2_PIPE2r, register_type_global },
    { IDB_CA_CONTROL_2_PIPE3r, register_type_global },
    { IDB_CA_CONTROL_2_PIPE4r, register_type_global },
    { IDB_CA_CONTROL_2_PIPE5r, register_type_global },
    { IDB_CA_CONTROL_2_PIPE6r, register_type_global },
    { IDB_CA_CONTROL_2_PIPE7r, register_type_global },
    { IDB_CA_CONTROL_2r, register_type_global },
    { IDB_CA_CPU_CONTROL_PIPE0r, register_type_global },
    { IDB_CA_CPU_CONTROL_PIPE1r, register_type_global },
    { IDB_CA_CPU_CONTROL_PIPE2r, register_type_global },
    { IDB_CA_CPU_CONTROL_PIPE3r, register_type_global },
    { IDB_CA_CPU_CONTROL_PIPE4r, register_type_global },
    { IDB_CA_CPU_CONTROL_PIPE5r, register_type_global },
    { IDB_CA_CPU_CONTROL_PIPE6r, register_type_global },
    { IDB_CA_CPU_CONTROL_PIPE7r, register_type_global },
    { IDB_CA_CPU_CONTROLr, register_type_global },
    { IDB_CA_CPU_ECC_STATUS_PIPE0r, register_type_global },
    { IDB_CA_CPU_ECC_STATUS_PIPE1r, register_type_global },
    { IDB_CA_CPU_ECC_STATUS_PIPE2r, register_type_global },
    { IDB_CA_CPU_ECC_STATUS_PIPE3r, register_type_global },
    { IDB_CA_CPU_ECC_STATUS_PIPE4r, register_type_global },
    { IDB_CA_CPU_ECC_STATUS_PIPE5r, register_type_global },
    { IDB_CA_CPU_ECC_STATUS_PIPE6r, register_type_global },
    { IDB_CA_CPU_ECC_STATUS_PIPE7r, register_type_global },
    { IDB_CA_CPU_ECC_STATUSr, register_type_global },
    { IDB_CA_CPU_HW_STATUS_PIPE0r, register_type_global },
    { IDB_CA_CPU_HW_STATUS_PIPE1r, register_type_global },
    { IDB_CA_CPU_HW_STATUS_PIPE2r, register_type_global },
    { IDB_CA_CPU_HW_STATUS_PIPE3r, register_type_global },
    { IDB_CA_CPU_HW_STATUS_PIPE4r, register_type_global },
    { IDB_CA_CPU_HW_STATUS_PIPE5r, register_type_global },
    { IDB_CA_CPU_HW_STATUS_PIPE6r, register_type_global },
    { IDB_CA_CPU_HW_STATUS_PIPE7r, register_type_global },
    { IDB_CA_CPU_HW_STATUSr, register_type_global },
    { IDB_CA_CPU_SER_CONTROLr, register_type_global },
    { IDB_CA_ECC_STATUS_PIPE0r, register_type_global },
    { IDB_CA_ECC_STATUS_PIPE1r, register_type_global },
    { IDB_CA_ECC_STATUS_PIPE2r, register_type_global },
    { IDB_CA_ECC_STATUS_PIPE3r, register_type_global },
    { IDB_CA_ECC_STATUS_PIPE4r, register_type_global },
    { IDB_CA_ECC_STATUS_PIPE5r, register_type_global },
    { IDB_CA_ECC_STATUS_PIPE6r, register_type_global },
    { IDB_CA_ECC_STATUS_PIPE7r, register_type_global },
    { IDB_CA_ECC_STATUSr, register_type_global },
    { IDB_CA_LPBK_CONTROL_PIPE0r, register_type_global },
    { IDB_CA_LPBK_CONTROL_PIPE1r, register_type_global },
    { IDB_CA_LPBK_CONTROL_PIPE2r, register_type_global },
    { IDB_CA_LPBK_CONTROL_PIPE3r, register_type_global },
    { IDB_CA_LPBK_CONTROL_PIPE4r, register_type_global },
    { IDB_CA_LPBK_CONTROL_PIPE5r, register_type_global },
    { IDB_CA_LPBK_CONTROL_PIPE6r, register_type_global },
    { IDB_CA_LPBK_CONTROL_PIPE7r, register_type_global },
    { IDB_CA_LPBK_CONTROLr, register_type_global },
    { IDB_CA_LPBK_ECC_STATUS_PIPE0r, register_type_global },
    { IDB_CA_LPBK_ECC_STATUS_PIPE1r, register_type_global },
    { IDB_CA_LPBK_ECC_STATUS_PIPE2r, register_type_global },
    { IDB_CA_LPBK_ECC_STATUS_PIPE3r, register_type_global },
    { IDB_CA_LPBK_ECC_STATUS_PIPE4r, register_type_global },
    { IDB_CA_LPBK_ECC_STATUS_PIPE5r, register_type_global },
    { IDB_CA_LPBK_ECC_STATUS_PIPE6r, register_type_global },
    { IDB_CA_LPBK_ECC_STATUS_PIPE7r, register_type_global },
    { IDB_CA_LPBK_ECC_STATUSr, register_type_global },
    { IDB_CA_LPBK_HW_STATUS_PIPE0r, register_type_global },
    { IDB_CA_LPBK_HW_STATUS_PIPE1r, register_type_global },
    { IDB_CA_LPBK_HW_STATUS_PIPE2r, register_type_global },
    { IDB_CA_LPBK_HW_STATUS_PIPE3r, register_type_global },
    { IDB_CA_LPBK_HW_STATUS_PIPE4r, register_type_global },
    { IDB_CA_LPBK_HW_STATUS_PIPE5r, register_type_global },
    { IDB_CA_LPBK_HW_STATUS_PIPE6r, register_type_global },
    { IDB_CA_LPBK_HW_STATUS_PIPE7r, register_type_global },
    { IDB_CA_LPBK_HW_STATUSr, register_type_global },
    { IDB_CA_LPBK_SER_CONTROLr, register_type_global },
    { IDB_CA_RAM_CONTROL_PIPE0r, register_type_global },
    { IDB_CA_RAM_CONTROL_PIPE1r, register_type_global },
    { IDB_CA_RAM_CONTROL_PIPE2r, register_type_global },
    { IDB_CA_RAM_CONTROL_PIPE3r, register_type_global },
    { IDB_CA_RAM_CONTROL_PIPE4r, register_type_global },
    { IDB_CA_RAM_CONTROL_PIPE5r, register_type_global },
    { IDB_CA_RAM_CONTROL_PIPE6r, register_type_global },
    { IDB_CA_RAM_CONTROL_PIPE7r, register_type_global },
    { IDB_CA_RAM_CONTROLr, register_type_global },
    { IDB_DBG_B_PIPE0r, register_type_global },
    { IDB_DBG_B_PIPE1r, register_type_global },
    { IDB_DBG_B_PIPE2r, register_type_global },
    { IDB_DBG_B_PIPE3r, register_type_global },
    { IDB_DBG_B_PIPE4r, register_type_global },
    { IDB_DBG_B_PIPE5r, register_type_global },
    { IDB_DBG_B_PIPE6r, register_type_global },
    { IDB_DBG_B_PIPE7r, register_type_global },
    { IDB_DBG_Br, register_type_global },
    { IDB_HW_RESET_CONTROL_PIPE0r, register_type_global },
    { IDB_HW_RESET_CONTROL_PIPE1r, register_type_global },
    { IDB_HW_RESET_CONTROL_PIPE2r, register_type_global },
    { IDB_HW_RESET_CONTROL_PIPE3r, register_type_global },
    { IDB_HW_RESET_CONTROL_PIPE4r, register_type_global },
    { IDB_HW_RESET_CONTROL_PIPE5r, register_type_global },
    { IDB_HW_RESET_CONTROL_PIPE6r, register_type_global },
    { IDB_HW_RESET_CONTROL_PIPE7r, register_type_global },
    { IDB_HW_RESET_CONTROLr, register_type_global },
    { IDB_INTR_ENABLE_PIPE0r, register_type_global },
    { IDB_INTR_ENABLE_PIPE1r, register_type_global },
    { IDB_INTR_ENABLE_PIPE2r, register_type_global },
    { IDB_INTR_ENABLE_PIPE3r, register_type_global },
    { IDB_INTR_ENABLE_PIPE4r, register_type_global },
    { IDB_INTR_ENABLE_PIPE5r, register_type_global },
    { IDB_INTR_ENABLE_PIPE6r, register_type_global },
    { IDB_INTR_ENABLE_PIPE7r, register_type_global },
    { IDB_INTR_ENABLEr, register_type_global },
    { IDB_INTR_STATUS_PIPE0r, register_type_global },
    { IDB_INTR_STATUS_PIPE1r, register_type_global },
    { IDB_INTR_STATUS_PIPE2r, register_type_global },
    { IDB_INTR_STATUS_PIPE3r, register_type_global },
    { IDB_INTR_STATUS_PIPE4r, register_type_global },
    { IDB_INTR_STATUS_PIPE5r, register_type_global },
    { IDB_INTR_STATUS_PIPE6r, register_type_global },
    { IDB_INTR_STATUS_PIPE7r, register_type_global },
    { IDB_INTR_STATUSr, register_type_global },
    { IDB_NULL_SLOT_PORT_NUM_PIPE0r, register_type_global },
    { IDB_NULL_SLOT_PORT_NUM_PIPE1r, register_type_global },
    { IDB_NULL_SLOT_PORT_NUM_PIPE2r, register_type_global },
    { IDB_NULL_SLOT_PORT_NUM_PIPE3r, register_type_global },
    { IDB_NULL_SLOT_PORT_NUM_PIPE4r, register_type_global },
    { IDB_NULL_SLOT_PORT_NUM_PIPE5r, register_type_global },
    { IDB_NULL_SLOT_PORT_NUM_PIPE6r, register_type_global },
    { IDB_NULL_SLOT_PORT_NUM_PIPE7r, register_type_global },
    { IDB_NULL_SLOT_PORT_NUMr, register_type_global },
    { IDB_OBM0_BUFFER_CONFIG_PIPE0r, register_type_global },
    { IDB_OBM0_BUFFER_CONFIG_PIPE1r, register_type_global },
    { IDB_OBM0_BUFFER_CONFIG_PIPE2r, register_type_global },
    { IDB_OBM0_BUFFER_CONFIG_PIPE3r, register_type_global },
    { IDB_OBM0_BUFFER_CONFIG_PIPE4r, register_type_global },
    { IDB_OBM0_BUFFER_CONFIG_PIPE5r, register_type_global },
    { IDB_OBM0_BUFFER_CONFIG_PIPE6r, register_type_global },
    { IDB_OBM0_BUFFER_CONFIG_PIPE7r, register_type_global },
    { IDB_OBM0_BUFFER_CONFIGr, register_type_global },
    { IDB_OBM0_CONTROL_PIPE0r, register_type_global },
    { IDB_OBM0_CONTROL_PIPE1r, register_type_global },
    { IDB_OBM0_CONTROL_PIPE2r, register_type_global },
    { IDB_OBM0_CONTROL_PIPE3r, register_type_global },
    { IDB_OBM0_CONTROL_PIPE4r, register_type_global },
    { IDB_OBM0_CONTROL_PIPE5r, register_type_global },
    { IDB_OBM0_CONTROL_PIPE6r, register_type_global },
    { IDB_OBM0_CONTROL_PIPE7r, register_type_global },
    { IDB_OBM0_CONTROLr, register_type_global },
    { IDB_OBM0_CTRL_ECC_STATUS_PIPE0r, register_type_global },
    { IDB_OBM0_CTRL_ECC_STATUS_PIPE1r, register_type_global },
    { IDB_OBM0_CTRL_ECC_STATUS_PIPE2r, register_type_global },
    { IDB_OBM0_CTRL_ECC_STATUS_PIPE3r, register_type_global },
    { IDB_OBM0_CTRL_ECC_STATUS_PIPE4r, register_type_global },
    { IDB_OBM0_CTRL_ECC_STATUS_PIPE5r, register_type_global },
    { IDB_OBM0_CTRL_ECC_STATUS_PIPE6r, register_type_global },
    { IDB_OBM0_CTRL_ECC_STATUS_PIPE7r, register_type_global },
    { IDB_OBM0_CTRL_ECC_STATUSr, register_type_global },
    { IDB_OBM0_CT_THRESHOLD_PIPE0r, register_type_global },
    { IDB_OBM0_CT_THRESHOLD_PIPE1r, register_type_global },
    { IDB_OBM0_CT_THRESHOLD_PIPE2r, register_type_global },
    { IDB_OBM0_CT_THRESHOLD_PIPE3r, register_type_global },
    { IDB_OBM0_CT_THRESHOLD_PIPE4r, register_type_global },
    { IDB_OBM0_CT_THRESHOLD_PIPE5r, register_type_global },
    { IDB_OBM0_CT_THRESHOLD_PIPE6r, register_type_global },
    { IDB_OBM0_CT_THRESHOLD_PIPE7r, register_type_global },
    { IDB_OBM0_CT_THRESHOLDr, register_type_global },
    { IDB_OBM0_DATA_ECC_STATUS_PIPE0r, register_type_global },
    { IDB_OBM0_DATA_ECC_STATUS_PIPE1r, register_type_global },
    { IDB_OBM0_DATA_ECC_STATUS_PIPE2r, register_type_global },
    { IDB_OBM0_DATA_ECC_STATUS_PIPE3r, register_type_global },
    { IDB_OBM0_DATA_ECC_STATUS_PIPE4r, register_type_global },
    { IDB_OBM0_DATA_ECC_STATUS_PIPE5r, register_type_global },
    { IDB_OBM0_DATA_ECC_STATUS_PIPE6r, register_type_global },
    { IDB_OBM0_DATA_ECC_STATUS_PIPE7r, register_type_global },
    { IDB_OBM0_DATA_ECC_STATUSr, register_type_global },
    { IDB_OBM0_DBG_A_PIPE0r, register_type_global },
    { IDB_OBM0_DBG_A_PIPE1r, register_type_global },
    { IDB_OBM0_DBG_A_PIPE2r, register_type_global },
    { IDB_OBM0_DBG_A_PIPE3r, register_type_global },
    { IDB_OBM0_DBG_A_PIPE4r, register_type_global },
    { IDB_OBM0_DBG_A_PIPE5r, register_type_global },
    { IDB_OBM0_DBG_A_PIPE6r, register_type_global },
    { IDB_OBM0_DBG_A_PIPE7r, register_type_global },
    { IDB_OBM0_DBG_Ar, register_type_global },
    { IDB_OBM0_DBG_B_PIPE0r, register_type_global },
    { IDB_OBM0_DBG_B_PIPE1r, register_type_global },
    { IDB_OBM0_DBG_B_PIPE2r, register_type_global },
    { IDB_OBM0_DBG_B_PIPE3r, register_type_global },
    { IDB_OBM0_DBG_B_PIPE4r, register_type_global },
    { IDB_OBM0_DBG_B_PIPE5r, register_type_global },
    { IDB_OBM0_DBG_B_PIPE6r, register_type_global },
    { IDB_OBM0_DBG_B_PIPE7r, register_type_global },
    { IDB_OBM0_DBG_Br, register_type_global },
    { IDB_OBM0_FC_THRESHOLD_1_PIPE0r, register_type_global },
    { IDB_OBM0_FC_THRESHOLD_1_PIPE1r, register_type_global },
    { IDB_OBM0_FC_THRESHOLD_1_PIPE2r, register_type_global },
    { IDB_OBM0_FC_THRESHOLD_1_PIPE3r, register_type_global },
    { IDB_OBM0_FC_THRESHOLD_1_PIPE4r, register_type_global },
    { IDB_OBM0_FC_THRESHOLD_1_PIPE5r, register_type_global },
    { IDB_OBM0_FC_THRESHOLD_1_PIPE6r, register_type_global },
    { IDB_OBM0_FC_THRESHOLD_1_PIPE7r, register_type_global },
    { IDB_OBM0_FC_THRESHOLD_1r, register_type_global },
    { IDB_OBM0_FC_THRESHOLD_PIPE0r, register_type_global },
    { IDB_OBM0_FC_THRESHOLD_PIPE1r, register_type_global },
    { IDB_OBM0_FC_THRESHOLD_PIPE2r, register_type_global },
    { IDB_OBM0_FC_THRESHOLD_PIPE3r, register_type_global },
    { IDB_OBM0_FC_THRESHOLD_PIPE4r, register_type_global },
    { IDB_OBM0_FC_THRESHOLD_PIPE5r, register_type_global },
    { IDB_OBM0_FC_THRESHOLD_PIPE6r, register_type_global },
    { IDB_OBM0_FC_THRESHOLD_PIPE7r, register_type_global },
    { IDB_OBM0_FC_THRESHOLDr, register_type_global },
    { IDB_OBM0_FLOW_CONTROL_CONFIG_PIPE0r, register_type_global },
    { IDB_OBM0_FLOW_CONTROL_CONFIG_PIPE1r, register_type_global },
    { IDB_OBM0_FLOW_CONTROL_CONFIG_PIPE2r, register_type_global },
    { IDB_OBM0_FLOW_CONTROL_CONFIG_PIPE3r, register_type_global },
    { IDB_OBM0_FLOW_CONTROL_CONFIG_PIPE4r, register_type_global },
    { IDB_OBM0_FLOW_CONTROL_CONFIG_PIPE5r, register_type_global },
    { IDB_OBM0_FLOW_CONTROL_CONFIG_PIPE6r, register_type_global },
    { IDB_OBM0_FLOW_CONTROL_CONFIG_PIPE7r, register_type_global },
    { IDB_OBM0_FLOW_CONTROL_CONFIGr, register_type_global },
    { IDB_OBM0_FLOW_CONTROL_EVENT_COUNT_PIPE0r, register_type_global },
    { IDB_OBM0_FLOW_CONTROL_EVENT_COUNT_PIPE1r, register_type_global },
    { IDB_OBM0_FLOW_CONTROL_EVENT_COUNT_PIPE2r, register_type_global },
    { IDB_OBM0_FLOW_CONTROL_EVENT_COUNT_PIPE3r, register_type_global },
    { IDB_OBM0_FLOW_CONTROL_EVENT_COUNT_PIPE4r, register_type_global },
    { IDB_OBM0_FLOW_CONTROL_EVENT_COUNT_PIPE5r, register_type_global },
    { IDB_OBM0_FLOW_CONTROL_EVENT_COUNT_PIPE6r, register_type_global },
    { IDB_OBM0_FLOW_CONTROL_EVENT_COUNT_PIPE7r, register_type_global },
    { IDB_OBM0_FLOW_CONTROL_EVENT_COUNTr, register_type_global },
    { IDB_OBM0_HW_STATUS_PIPE0r, register_type_global },
    { IDB_OBM0_HW_STATUS_PIPE1r, register_type_global },
    { IDB_OBM0_HW_STATUS_PIPE2r, register_type_global },
    { IDB_OBM0_HW_STATUS_PIPE3r, register_type_global },
    { IDB_OBM0_HW_STATUS_PIPE4r, register_type_global },
    { IDB_OBM0_HW_STATUS_PIPE5r, register_type_global },
    { IDB_OBM0_HW_STATUS_PIPE6r, register_type_global },
    { IDB_OBM0_HW_STATUS_PIPE7r, register_type_global },
    { IDB_OBM0_HW_STATUSr, register_type_global },
    { IDB_OBM0_LOSSLESS0_BYTE_DROP_COUNT_PIPE0r, register_type_global },
    { IDB_OBM0_LOSSLESS0_BYTE_DROP_COUNT_PIPE1r, register_type_global },
    { IDB_OBM0_LOSSLESS0_BYTE_DROP_COUNT_PIPE2r, register_type_global },
    { IDB_OBM0_LOSSLESS0_BYTE_DROP_COUNT_PIPE3r, register_type_global },
    { IDB_OBM0_LOSSLESS0_BYTE_DROP_COUNT_PIPE4r, register_type_global },
    { IDB_OBM0_LOSSLESS0_BYTE_DROP_COUNT_PIPE5r, register_type_global },
    { IDB_OBM0_LOSSLESS0_BYTE_DROP_COUNT_PIPE6r, register_type_global },
    { IDB_OBM0_LOSSLESS0_BYTE_DROP_COUNT_PIPE7r, register_type_global },
    { IDB_OBM0_LOSSLESS0_BYTE_DROP_COUNTr, register_type_global },
    { IDB_OBM0_LOSSLESS0_PKT_DROP_COUNT_PIPE0r, register_type_global },
    { IDB_OBM0_LOSSLESS0_PKT_DROP_COUNT_PIPE1r, register_type_global },
    { IDB_OBM0_LOSSLESS0_PKT_DROP_COUNT_PIPE2r, register_type_global },
    { IDB_OBM0_LOSSLESS0_PKT_DROP_COUNT_PIPE3r, register_type_global },
    { IDB_OBM0_LOSSLESS0_PKT_DROP_COUNT_PIPE4r, register_type_global },
    { IDB_OBM0_LOSSLESS0_PKT_DROP_COUNT_PIPE5r, register_type_global },
    { IDB_OBM0_LOSSLESS0_PKT_DROP_COUNT_PIPE6r, register_type_global },
    { IDB_OBM0_LOSSLESS0_PKT_DROP_COUNT_PIPE7r, register_type_global },
    { IDB_OBM0_LOSSLESS0_PKT_DROP_COUNTr, register_type_global },
    { IDB_OBM0_LOSSLESS1_BYTE_DROP_COUNT_PIPE0r, register_type_global },
    { IDB_OBM0_LOSSLESS1_BYTE_DROP_COUNT_PIPE1r, register_type_global },
    { IDB_OBM0_LOSSLESS1_BYTE_DROP_COUNT_PIPE2r, register_type_global },
    { IDB_OBM0_LOSSLESS1_BYTE_DROP_COUNT_PIPE3r, register_type_global },
    { IDB_OBM0_LOSSLESS1_BYTE_DROP_COUNT_PIPE4r, register_type_global },
    { IDB_OBM0_LOSSLESS1_BYTE_DROP_COUNT_PIPE5r, register_type_global },
    { IDB_OBM0_LOSSLESS1_BYTE_DROP_COUNT_PIPE6r, register_type_global },
    { IDB_OBM0_LOSSLESS1_BYTE_DROP_COUNT_PIPE7r, register_type_global },
    { IDB_OBM0_LOSSLESS1_BYTE_DROP_COUNTr, register_type_global },
    { IDB_OBM0_LOSSLESS1_PKT_DROP_COUNT_PIPE0r, register_type_global },
    { IDB_OBM0_LOSSLESS1_PKT_DROP_COUNT_PIPE1r, register_type_global },
    { IDB_OBM0_LOSSLESS1_PKT_DROP_COUNT_PIPE2r, register_type_global },
    { IDB_OBM0_LOSSLESS1_PKT_DROP_COUNT_PIPE3r, register_type_global },
    { IDB_OBM0_LOSSLESS1_PKT_DROP_COUNT_PIPE4r, register_type_global },
    { IDB_OBM0_LOSSLESS1_PKT_DROP_COUNT_PIPE5r, register_type_global },
    { IDB_OBM0_LOSSLESS1_PKT_DROP_COUNT_PIPE6r, register_type_global },
    { IDB_OBM0_LOSSLESS1_PKT_DROP_COUNT_PIPE7r, register_type_global },
    { IDB_OBM0_LOSSLESS1_PKT_DROP_COUNTr, register_type_global },
    { IDB_OBM0_LOSSY_HI_BYTE_DROP_COUNT_PIPE0r, register_type_global },
    { IDB_OBM0_LOSSY_HI_BYTE_DROP_COUNT_PIPE1r, register_type_global },
    { IDB_OBM0_LOSSY_HI_BYTE_DROP_COUNT_PIPE2r, register_type_global },
    { IDB_OBM0_LOSSY_HI_BYTE_DROP_COUNT_PIPE3r, register_type_global },
    { IDB_OBM0_LOSSY_HI_BYTE_DROP_COUNT_PIPE4r, register_type_global },
    { IDB_OBM0_LOSSY_HI_BYTE_DROP_COUNT_PIPE5r, register_type_global },
    { IDB_OBM0_LOSSY_HI_BYTE_DROP_COUNT_PIPE6r, register_type_global },
    { IDB_OBM0_LOSSY_HI_BYTE_DROP_COUNT_PIPE7r, register_type_global },
    { IDB_OBM0_LOSSY_HI_BYTE_DROP_COUNTr, register_type_global },
    { IDB_OBM0_LOSSY_HI_PKT_DROP_COUNT_PIPE0r, register_type_global },
    { IDB_OBM0_LOSSY_HI_PKT_DROP_COUNT_PIPE1r, register_type_global },
    { IDB_OBM0_LOSSY_HI_PKT_DROP_COUNT_PIPE2r, register_type_global },
    { IDB_OBM0_LOSSY_HI_PKT_DROP_COUNT_PIPE3r, register_type_global },
    { IDB_OBM0_LOSSY_HI_PKT_DROP_COUNT_PIPE4r, register_type_global },
    { IDB_OBM0_LOSSY_HI_PKT_DROP_COUNT_PIPE5r, register_type_global },
    { IDB_OBM0_LOSSY_HI_PKT_DROP_COUNT_PIPE6r, register_type_global },
    { IDB_OBM0_LOSSY_HI_PKT_DROP_COUNT_PIPE7r, register_type_global },
    { IDB_OBM0_LOSSY_HI_PKT_DROP_COUNTr, register_type_global },
    { IDB_OBM0_LOSSY_LO_BYTE_DROP_COUNT_PIPE0r, register_type_global },
    { IDB_OBM0_LOSSY_LO_BYTE_DROP_COUNT_PIPE1r, register_type_global },
    { IDB_OBM0_LOSSY_LO_BYTE_DROP_COUNT_PIPE2r, register_type_global },
    { IDB_OBM0_LOSSY_LO_BYTE_DROP_COUNT_PIPE3r, register_type_global },
    { IDB_OBM0_LOSSY_LO_BYTE_DROP_COUNT_PIPE4r, register_type_global },
    { IDB_OBM0_LOSSY_LO_BYTE_DROP_COUNT_PIPE5r, register_type_global },
    { IDB_OBM0_LOSSY_LO_BYTE_DROP_COUNT_PIPE6r, register_type_global },
    { IDB_OBM0_LOSSY_LO_BYTE_DROP_COUNT_PIPE7r, register_type_global },
    { IDB_OBM0_LOSSY_LO_BYTE_DROP_COUNTr, register_type_global },
    { IDB_OBM0_LOSSY_LO_PKT_DROP_COUNT_PIPE0r, register_type_global },
    { IDB_OBM0_LOSSY_LO_PKT_DROP_COUNT_PIPE1r, register_type_global },
    { IDB_OBM0_LOSSY_LO_PKT_DROP_COUNT_PIPE2r, register_type_global },
    { IDB_OBM0_LOSSY_LO_PKT_DROP_COUNT_PIPE3r, register_type_global },
    { IDB_OBM0_LOSSY_LO_PKT_DROP_COUNT_PIPE4r, register_type_global },
    { IDB_OBM0_LOSSY_LO_PKT_DROP_COUNT_PIPE5r, register_type_global },
    { IDB_OBM0_LOSSY_LO_PKT_DROP_COUNT_PIPE6r, register_type_global },
    { IDB_OBM0_LOSSY_LO_PKT_DROP_COUNT_PIPE7r, register_type_global },
    { IDB_OBM0_LOSSY_LO_PKT_DROP_COUNTr, register_type_global },
    { IDB_OBM0_MAX_USAGE_1_PIPE0r, register_type_global },
    { IDB_OBM0_MAX_USAGE_1_PIPE1r, register_type_global },
    { IDB_OBM0_MAX_USAGE_1_PIPE2r, register_type_global },
    { IDB_OBM0_MAX_USAGE_1_PIPE3r, register_type_global },
    { IDB_OBM0_MAX_USAGE_1_PIPE4r, register_type_global },
    { IDB_OBM0_MAX_USAGE_1_PIPE5r, register_type_global },
    { IDB_OBM0_MAX_USAGE_1_PIPE6r, register_type_global },
    { IDB_OBM0_MAX_USAGE_1_PIPE7r, register_type_global },
    { IDB_OBM0_MAX_USAGE_1r, register_type_global },
    { IDB_OBM0_MAX_USAGE_2_PIPE0r, register_type_global },
    { IDB_OBM0_MAX_USAGE_2_PIPE1r, register_type_global },
    { IDB_OBM0_MAX_USAGE_2_PIPE2r, register_type_global },
    { IDB_OBM0_MAX_USAGE_2_PIPE3r, register_type_global },
    { IDB_OBM0_MAX_USAGE_2_PIPE4r, register_type_global },
    { IDB_OBM0_MAX_USAGE_2_PIPE5r, register_type_global },
    { IDB_OBM0_MAX_USAGE_2_PIPE6r, register_type_global },
    { IDB_OBM0_MAX_USAGE_2_PIPE7r, register_type_global },
    { IDB_OBM0_MAX_USAGE_2r, register_type_global },
    { IDB_OBM0_MAX_USAGE_PIPE0r, register_type_global },
    { IDB_OBM0_MAX_USAGE_PIPE1r, register_type_global },
    { IDB_OBM0_MAX_USAGE_PIPE2r, register_type_global },
    { IDB_OBM0_MAX_USAGE_PIPE3r, register_type_global },
    { IDB_OBM0_MAX_USAGE_PIPE4r, register_type_global },
    { IDB_OBM0_MAX_USAGE_PIPE5r, register_type_global },
    { IDB_OBM0_MAX_USAGE_PIPE6r, register_type_global },
    { IDB_OBM0_MAX_USAGE_PIPE7r, register_type_global },
    { IDB_OBM0_MAX_USAGE_SELECT_PIPE0r, register_type_global },
    { IDB_OBM0_MAX_USAGE_SELECT_PIPE1r, register_type_global },
    { IDB_OBM0_MAX_USAGE_SELECT_PIPE2r, register_type_global },
    { IDB_OBM0_MAX_USAGE_SELECT_PIPE3r, register_type_global },
    { IDB_OBM0_MAX_USAGE_SELECT_PIPE4r, register_type_global },
    { IDB_OBM0_MAX_USAGE_SELECT_PIPE5r, register_type_global },
    { IDB_OBM0_MAX_USAGE_SELECT_PIPE6r, register_type_global },
    { IDB_OBM0_MAX_USAGE_SELECT_PIPE7r, register_type_global },
    { IDB_OBM0_MAX_USAGE_SELECTr, register_type_global },
    { IDB_OBM0_MAX_USAGEr, register_type_global },
    { IDB_OBM0_MONITOR_STATS_CONFIG_PIPE0r, register_type_global },
    { IDB_OBM0_MONITOR_STATS_CONFIG_PIPE1r, register_type_global },
    { IDB_OBM0_MONITOR_STATS_CONFIG_PIPE2r, register_type_global },
    { IDB_OBM0_MONITOR_STATS_CONFIG_PIPE3r, register_type_global },
    { IDB_OBM0_MONITOR_STATS_CONFIG_PIPE4r, register_type_global },
    { IDB_OBM0_MONITOR_STATS_CONFIG_PIPE5r, register_type_global },
    { IDB_OBM0_MONITOR_STATS_CONFIG_PIPE6r, register_type_global },
    { IDB_OBM0_MONITOR_STATS_CONFIG_PIPE7r, register_type_global },
    { IDB_OBM0_MONITOR_STATS_CONFIGr, register_type_global },
    { IDB_OBM0_OPAQUE_TAG_CONFIG_0_PIPE0r, register_type_global },
    { IDB_OBM0_OPAQUE_TAG_CONFIG_0_PIPE1r, register_type_global },
    { IDB_OBM0_OPAQUE_TAG_CONFIG_0_PIPE2r, register_type_global },
    { IDB_OBM0_OPAQUE_TAG_CONFIG_0_PIPE3r, register_type_global },
    { IDB_OBM0_OPAQUE_TAG_CONFIG_0_PIPE4r, register_type_global },
    { IDB_OBM0_OPAQUE_TAG_CONFIG_0_PIPE5r, register_type_global },
    { IDB_OBM0_OPAQUE_TAG_CONFIG_0_PIPE6r, register_type_global },
    { IDB_OBM0_OPAQUE_TAG_CONFIG_0_PIPE7r, register_type_global },
    { IDB_OBM0_OPAQUE_TAG_CONFIG_0r, register_type_global },
    { IDB_OBM0_OPAQUE_TAG_CONFIG_1_PIPE0r, register_type_global },
    { IDB_OBM0_OPAQUE_TAG_CONFIG_1_PIPE1r, register_type_global },
    { IDB_OBM0_OPAQUE_TAG_CONFIG_1_PIPE2r, register_type_global },
    { IDB_OBM0_OPAQUE_TAG_CONFIG_1_PIPE3r, register_type_global },
    { IDB_OBM0_OPAQUE_TAG_CONFIG_1_PIPE4r, register_type_global },
    { IDB_OBM0_OPAQUE_TAG_CONFIG_1_PIPE5r, register_type_global },
    { IDB_OBM0_OPAQUE_TAG_CONFIG_1_PIPE6r, register_type_global },
    { IDB_OBM0_OPAQUE_TAG_CONFIG_1_PIPE7r, register_type_global },
    { IDB_OBM0_OPAQUE_TAG_CONFIG_1r, register_type_global },
    { IDB_OBM0_OUTER_TPID_0_PIPE0r, register_type_global },
    { IDB_OBM0_OUTER_TPID_0_PIPE1r, register_type_global },
    { IDB_OBM0_OUTER_TPID_0_PIPE2r, register_type_global },
    { IDB_OBM0_OUTER_TPID_0_PIPE3r, register_type_global },
    { IDB_OBM0_OUTER_TPID_0_PIPE4r, register_type_global },
    { IDB_OBM0_OUTER_TPID_0_PIPE5r, register_type_global },
    { IDB_OBM0_OUTER_TPID_0_PIPE6r, register_type_global },
    { IDB_OBM0_OUTER_TPID_0_PIPE7r, register_type_global },
    { IDB_OBM0_OUTER_TPID_0r, register_type_global },
    { IDB_OBM0_OUTER_TPID_1_PIPE0r, register_type_global },
    { IDB_OBM0_OUTER_TPID_1_PIPE1r, register_type_global },
    { IDB_OBM0_OUTER_TPID_1_PIPE2r, register_type_global },
    { IDB_OBM0_OUTER_TPID_1_PIPE3r, register_type_global },
    { IDB_OBM0_OUTER_TPID_1_PIPE4r, register_type_global },
    { IDB_OBM0_OUTER_TPID_1_PIPE5r, register_type_global },
    { IDB_OBM0_OUTER_TPID_1_PIPE6r, register_type_global },
    { IDB_OBM0_OUTER_TPID_1_PIPE7r, register_type_global },
    { IDB_OBM0_OUTER_TPID_1r, register_type_global },
    { IDB_OBM0_OUTER_TPID_2_PIPE0r, register_type_global },
    { IDB_OBM0_OUTER_TPID_2_PIPE1r, register_type_global },
    { IDB_OBM0_OUTER_TPID_2_PIPE2r, register_type_global },
    { IDB_OBM0_OUTER_TPID_2_PIPE3r, register_type_global },
    { IDB_OBM0_OUTER_TPID_2_PIPE4r, register_type_global },
    { IDB_OBM0_OUTER_TPID_2_PIPE5r, register_type_global },
    { IDB_OBM0_OUTER_TPID_2_PIPE6r, register_type_global },
    { IDB_OBM0_OUTER_TPID_2_PIPE7r, register_type_global },
    { IDB_OBM0_OUTER_TPID_2r, register_type_global },
    { IDB_OBM0_OUTER_TPID_3_PIPE0r, register_type_global },
    { IDB_OBM0_OUTER_TPID_3_PIPE1r, register_type_global },
    { IDB_OBM0_OUTER_TPID_3_PIPE2r, register_type_global },
    { IDB_OBM0_OUTER_TPID_3_PIPE3r, register_type_global },
    { IDB_OBM0_OUTER_TPID_3_PIPE4r, register_type_global },
    { IDB_OBM0_OUTER_TPID_3_PIPE5r, register_type_global },
    { IDB_OBM0_OUTER_TPID_3_PIPE6r, register_type_global },
    { IDB_OBM0_OUTER_TPID_3_PIPE7r, register_type_global },
    { IDB_OBM0_OUTER_TPID_3r, register_type_global },
    { IDB_OBM0_OUTER_TPID_PIPE0r, register_type_global },
    { IDB_OBM0_OUTER_TPID_PIPE1r, register_type_global },
    { IDB_OBM0_OUTER_TPID_PIPE2r, register_type_global },
    { IDB_OBM0_OUTER_TPID_PIPE3r, register_type_global },
    { IDB_OBM0_OUTER_TPID_PIPE4r, register_type_global },
    { IDB_OBM0_OUTER_TPID_PIPE5r, register_type_global },
    { IDB_OBM0_OUTER_TPID_PIPE6r, register_type_global },
    { IDB_OBM0_OUTER_TPID_PIPE7r, register_type_global },
    { IDB_OBM0_OUTER_TPIDr, register_type_global },
    { IDB_OBM0_OVERSUB_MON_ECC_STATUS_PIPE0r, register_type_global },
    { IDB_OBM0_OVERSUB_MON_ECC_STATUS_PIPE1r, register_type_global },
    { IDB_OBM0_OVERSUB_MON_ECC_STATUS_PIPE2r, register_type_global },
    { IDB_OBM0_OVERSUB_MON_ECC_STATUS_PIPE3r, register_type_global },
    { IDB_OBM0_OVERSUB_MON_ECC_STATUS_PIPE4r, register_type_global },
    { IDB_OBM0_OVERSUB_MON_ECC_STATUS_PIPE5r, register_type_global },
    { IDB_OBM0_OVERSUB_MON_ECC_STATUS_PIPE6r, register_type_global },
    { IDB_OBM0_OVERSUB_MON_ECC_STATUS_PIPE7r, register_type_global },
    { IDB_OBM0_OVERSUB_MON_ECC_STATUSr, register_type_global },
    { IDB_OBM0_PORT_CONFIG_PIPE0r, register_type_global },
    { IDB_OBM0_PORT_CONFIG_PIPE1r, register_type_global },
    { IDB_OBM0_PORT_CONFIG_PIPE2r, register_type_global },
    { IDB_OBM0_PORT_CONFIG_PIPE3r, register_type_global },
    { IDB_OBM0_PORT_CONFIG_PIPE4r, register_type_global },
    { IDB_OBM0_PORT_CONFIG_PIPE5r, register_type_global },
    { IDB_OBM0_PORT_CONFIG_PIPE6r, register_type_global },
    { IDB_OBM0_PORT_CONFIG_PIPE7r, register_type_global },
    { IDB_OBM0_PORT_CONFIGr, register_type_global },
    { IDB_OBM0_PROTOCOL_CONTROL_0_PIPE0r, register_type_global },
    { IDB_OBM0_PROTOCOL_CONTROL_0_PIPE1r, register_type_global },
    { IDB_OBM0_PROTOCOL_CONTROL_0_PIPE2r, register_type_global },
    { IDB_OBM0_PROTOCOL_CONTROL_0_PIPE3r, register_type_global },
    { IDB_OBM0_PROTOCOL_CONTROL_0_PIPE4r, register_type_global },
    { IDB_OBM0_PROTOCOL_CONTROL_0_PIPE5r, register_type_global },
    { IDB_OBM0_PROTOCOL_CONTROL_0_PIPE6r, register_type_global },
    { IDB_OBM0_PROTOCOL_CONTROL_0_PIPE7r, register_type_global },
    { IDB_OBM0_PROTOCOL_CONTROL_0r, register_type_global },
    { IDB_OBM0_PROTOCOL_CONTROL_1_PIPE0r, register_type_global },
    { IDB_OBM0_PROTOCOL_CONTROL_1_PIPE1r, register_type_global },
    { IDB_OBM0_PROTOCOL_CONTROL_1_PIPE2r, register_type_global },
    { IDB_OBM0_PROTOCOL_CONTROL_1_PIPE3r, register_type_global },
    { IDB_OBM0_PROTOCOL_CONTROL_1_PIPE4r, register_type_global },
    { IDB_OBM0_PROTOCOL_CONTROL_1_PIPE5r, register_type_global },
    { IDB_OBM0_PROTOCOL_CONTROL_1_PIPE6r, register_type_global },
    { IDB_OBM0_PROTOCOL_CONTROL_1_PIPE7r, register_type_global },
    { IDB_OBM0_PROTOCOL_CONTROL_1r, register_type_global },
    { IDB_OBM0_PROTOCOL_CONTROL_2_PIPE0r, register_type_global },
    { IDB_OBM0_PROTOCOL_CONTROL_2_PIPE1r, register_type_global },
    { IDB_OBM0_PROTOCOL_CONTROL_2_PIPE2r, register_type_global },
    { IDB_OBM0_PROTOCOL_CONTROL_2_PIPE3r, register_type_global },
    { IDB_OBM0_PROTOCOL_CONTROL_2_PIPE4r, register_type_global },
    { IDB_OBM0_PROTOCOL_CONTROL_2_PIPE5r, register_type_global },
    { IDB_OBM0_PROTOCOL_CONTROL_2_PIPE6r, register_type_global },
    { IDB_OBM0_PROTOCOL_CONTROL_2_PIPE7r, register_type_global },
    { IDB_OBM0_PROTOCOL_CONTROL_2r, register_type_global },
    { IDB_OBM0_RAM_CONTROL_PIPE0r, register_type_global },
    { IDB_OBM0_RAM_CONTROL_PIPE1r, register_type_global },
    { IDB_OBM0_RAM_CONTROL_PIPE2r, register_type_global },
    { IDB_OBM0_RAM_CONTROL_PIPE3r, register_type_global },
    { IDB_OBM0_RAM_CONTROL_PIPE4r, register_type_global },
    { IDB_OBM0_RAM_CONTROL_PIPE5r, register_type_global },
    { IDB_OBM0_RAM_CONTROL_PIPE6r, register_type_global },
    { IDB_OBM0_RAM_CONTROL_PIPE7r, register_type_global },
    { IDB_OBM0_RAM_CONTROLr, register_type_global },
    { IDB_OBM0_SER_CONTROLr, register_type_global },
    { IDB_OBM0_SHARED_CONFIG_PIPE0r, register_type_global },
    { IDB_OBM0_SHARED_CONFIG_PIPE1r, register_type_global },
    { IDB_OBM0_SHARED_CONFIG_PIPE2r, register_type_global },
    { IDB_OBM0_SHARED_CONFIG_PIPE3r, register_type_global },
    { IDB_OBM0_SHARED_CONFIG_PIPE4r, register_type_global },
    { IDB_OBM0_SHARED_CONFIG_PIPE5r, register_type_global },
    { IDB_OBM0_SHARED_CONFIG_PIPE6r, register_type_global },
    { IDB_OBM0_SHARED_CONFIG_PIPE7r, register_type_global },
    { IDB_OBM0_SHARED_CONFIGr, register_type_global },
    { IDB_OBM0_TDM_PIPE0r, register_type_global },
    { IDB_OBM0_TDM_PIPE1r, register_type_global },
    { IDB_OBM0_TDM_PIPE2r, register_type_global },
    { IDB_OBM0_TDM_PIPE3r, register_type_global },
    { IDB_OBM0_TDM_PIPE4r, register_type_global },
    { IDB_OBM0_TDM_PIPE5r, register_type_global },
    { IDB_OBM0_TDM_PIPE6r, register_type_global },
    { IDB_OBM0_TDM_PIPE7r, register_type_global },
    { IDB_OBM0_TDMr, register_type_global },
    { IDB_OBM0_THRESHOLD_1_PIPE0r, register_type_global },
    { IDB_OBM0_THRESHOLD_1_PIPE1r, register_type_global },
    { IDB_OBM0_THRESHOLD_1_PIPE2r, register_type_global },
    { IDB_OBM0_THRESHOLD_1_PIPE3r, register_type_global },
    { IDB_OBM0_THRESHOLD_1_PIPE4r, register_type_global },
    { IDB_OBM0_THRESHOLD_1_PIPE5r, register_type_global },
    { IDB_OBM0_THRESHOLD_1_PIPE6r, register_type_global },
    { IDB_OBM0_THRESHOLD_1_PIPE7r, register_type_global },
    { IDB_OBM0_THRESHOLD_1r, register_type_global },
    { IDB_OBM0_THRESHOLD_PIPE0r, register_type_global },
    { IDB_OBM0_THRESHOLD_PIPE1r, register_type_global },
    { IDB_OBM0_THRESHOLD_PIPE2r, register_type_global },
    { IDB_OBM0_THRESHOLD_PIPE3r, register_type_global },
    { IDB_OBM0_THRESHOLD_PIPE4r, register_type_global },
    { IDB_OBM0_THRESHOLD_PIPE5r, register_type_global },
    { IDB_OBM0_THRESHOLD_PIPE6r, register_type_global },
    { IDB_OBM0_THRESHOLD_PIPE7r, register_type_global },
    { IDB_OBM0_THRESHOLDr, register_type_global },
    { IDB_OBM0_USAGE_1_PIPE0r, register_type_global },
    { IDB_OBM0_USAGE_1_PIPE1r, register_type_global },
    { IDB_OBM0_USAGE_1_PIPE2r, register_type_global },
    { IDB_OBM0_USAGE_1_PIPE3r, register_type_global },
    { IDB_OBM0_USAGE_1_PIPE4r, register_type_global },
    { IDB_OBM0_USAGE_1_PIPE5r, register_type_global },
    { IDB_OBM0_USAGE_1_PIPE6r, register_type_global },
    { IDB_OBM0_USAGE_1_PIPE7r, register_type_global },
    { IDB_OBM0_USAGE_1r, register_type_global },
    { IDB_OBM0_USAGE_PIPE0r, register_type_global },
    { IDB_OBM0_USAGE_PIPE1r, register_type_global },
    { IDB_OBM0_USAGE_PIPE2r, register_type_global },
    { IDB_OBM0_USAGE_PIPE3r, register_type_global },
    { IDB_OBM0_USAGE_PIPE4r, register_type_global },
    { IDB_OBM0_USAGE_PIPE5r, register_type_global },
    { IDB_OBM0_USAGE_PIPE6r, register_type_global },
    { IDB_OBM0_USAGE_PIPE7r, register_type_global },
    { IDB_OBM0_USAGEr, register_type_global },
    { IDB_OBM1_BUFFER_CONFIG_PIPE0r, register_type_global },
    { IDB_OBM1_BUFFER_CONFIG_PIPE1r, register_type_global },
    { IDB_OBM1_BUFFER_CONFIG_PIPE2r, register_type_global },
    { IDB_OBM1_BUFFER_CONFIG_PIPE3r, register_type_global },
    { IDB_OBM1_BUFFER_CONFIG_PIPE4r, register_type_global },
    { IDB_OBM1_BUFFER_CONFIG_PIPE5r, register_type_global },
    { IDB_OBM1_BUFFER_CONFIG_PIPE6r, register_type_global },
    { IDB_OBM1_BUFFER_CONFIG_PIPE7r, register_type_global },
    { IDB_OBM1_BUFFER_CONFIGr, register_type_global },
    { IDB_OBM1_CONTROL_PIPE0r, register_type_global },
    { IDB_OBM1_CONTROL_PIPE1r, register_type_global },
    { IDB_OBM1_CONTROL_PIPE2r, register_type_global },
    { IDB_OBM1_CONTROL_PIPE3r, register_type_global },
    { IDB_OBM1_CONTROL_PIPE4r, register_type_global },
    { IDB_OBM1_CONTROL_PIPE5r, register_type_global },
    { IDB_OBM1_CONTROL_PIPE6r, register_type_global },
    { IDB_OBM1_CONTROL_PIPE7r, register_type_global },
    { IDB_OBM1_CONTROLr, register_type_global },
    { IDB_OBM1_CTRL_ECC_STATUS_PIPE0r, register_type_global },
    { IDB_OBM1_CTRL_ECC_STATUS_PIPE1r, register_type_global },
    { IDB_OBM1_CTRL_ECC_STATUS_PIPE2r, register_type_global },
    { IDB_OBM1_CTRL_ECC_STATUS_PIPE3r, register_type_global },
    { IDB_OBM1_CTRL_ECC_STATUS_PIPE4r, register_type_global },
    { IDB_OBM1_CTRL_ECC_STATUS_PIPE5r, register_type_global },
    { IDB_OBM1_CTRL_ECC_STATUS_PIPE6r, register_type_global },
    { IDB_OBM1_CTRL_ECC_STATUS_PIPE7r, register_type_global },
    { IDB_OBM1_CTRL_ECC_STATUSr, register_type_global },
    { IDB_OBM1_CT_THRESHOLD_PIPE0r, register_type_global },
    { IDB_OBM1_CT_THRESHOLD_PIPE1r, register_type_global },
    { IDB_OBM1_CT_THRESHOLD_PIPE2r, register_type_global },
    { IDB_OBM1_CT_THRESHOLD_PIPE3r, register_type_global },
    { IDB_OBM1_CT_THRESHOLD_PIPE4r, register_type_global },
    { IDB_OBM1_CT_THRESHOLD_PIPE5r, register_type_global },
    { IDB_OBM1_CT_THRESHOLD_PIPE6r, register_type_global },
    { IDB_OBM1_CT_THRESHOLD_PIPE7r, register_type_global },
    { IDB_OBM1_CT_THRESHOLDr, register_type_global },
    { IDB_OBM1_DATA_ECC_STATUS_PIPE0r, register_type_global },
    { IDB_OBM1_DATA_ECC_STATUS_PIPE1r, register_type_global },
    { IDB_OBM1_DATA_ECC_STATUS_PIPE2r, register_type_global },
    { IDB_OBM1_DATA_ECC_STATUS_PIPE3r, register_type_global },
    { IDB_OBM1_DATA_ECC_STATUS_PIPE4r, register_type_global },
    { IDB_OBM1_DATA_ECC_STATUS_PIPE5r, register_type_global },
    { IDB_OBM1_DATA_ECC_STATUS_PIPE6r, register_type_global },
    { IDB_OBM1_DATA_ECC_STATUS_PIPE7r, register_type_global },
    { IDB_OBM1_DATA_ECC_STATUSr, register_type_global },
    { IDB_OBM1_DBG_A_PIPE0r, register_type_global },
    { IDB_OBM1_DBG_A_PIPE1r, register_type_global },
    { IDB_OBM1_DBG_A_PIPE2r, register_type_global },
    { IDB_OBM1_DBG_A_PIPE3r, register_type_global },
    { IDB_OBM1_DBG_A_PIPE4r, register_type_global },
    { IDB_OBM1_DBG_A_PIPE5r, register_type_global },
    { IDB_OBM1_DBG_A_PIPE6r, register_type_global },
    { IDB_OBM1_DBG_A_PIPE7r, register_type_global },
    { IDB_OBM1_DBG_Ar, register_type_global },
    { IDB_OBM1_DBG_B_PIPE0r, register_type_global },
    { IDB_OBM1_DBG_B_PIPE1r, register_type_global },
    { IDB_OBM1_DBG_B_PIPE2r, register_type_global },
    { IDB_OBM1_DBG_B_PIPE3r, register_type_global },
    { IDB_OBM1_DBG_B_PIPE4r, register_type_global },
    { IDB_OBM1_DBG_B_PIPE5r, register_type_global },
    { IDB_OBM1_DBG_B_PIPE6r, register_type_global },
    { IDB_OBM1_DBG_B_PIPE7r, register_type_global },
    { IDB_OBM1_DBG_Br, register_type_global },
    { IDB_OBM1_FC_THRESHOLD_1_PIPE0r, register_type_global },
    { IDB_OBM1_FC_THRESHOLD_1_PIPE1r, register_type_global },
    { IDB_OBM1_FC_THRESHOLD_1_PIPE2r, register_type_global },
    { IDB_OBM1_FC_THRESHOLD_1_PIPE3r, register_type_global },
    { IDB_OBM1_FC_THRESHOLD_1_PIPE4r, register_type_global },
    { IDB_OBM1_FC_THRESHOLD_1_PIPE5r, register_type_global },
    { IDB_OBM1_FC_THRESHOLD_1_PIPE6r, register_type_global },
    { IDB_OBM1_FC_THRESHOLD_1_PIPE7r, register_type_global },
    { IDB_OBM1_FC_THRESHOLD_1r, register_type_global },
    { IDB_OBM1_FC_THRESHOLD_PIPE0r, register_type_global },
    { IDB_OBM1_FC_THRESHOLD_PIPE1r, register_type_global },
    { IDB_OBM1_FC_THRESHOLD_PIPE2r, register_type_global },
    { IDB_OBM1_FC_THRESHOLD_PIPE3r, register_type_global },
    { IDB_OBM1_FC_THRESHOLD_PIPE4r, register_type_global },
    { IDB_OBM1_FC_THRESHOLD_PIPE5r, register_type_global },
    { IDB_OBM1_FC_THRESHOLD_PIPE6r, register_type_global },
    { IDB_OBM1_FC_THRESHOLD_PIPE7r, register_type_global },
    { IDB_OBM1_FC_THRESHOLDr, register_type_global },
    { IDB_OBM1_FLOW_CONTROL_CONFIG_PIPE0r, register_type_global },
    { IDB_OBM1_FLOW_CONTROL_CONFIG_PIPE1r, register_type_global },
    { IDB_OBM1_FLOW_CONTROL_CONFIG_PIPE2r, register_type_global },
    { IDB_OBM1_FLOW_CONTROL_CONFIG_PIPE3r, register_type_global },
    { IDB_OBM1_FLOW_CONTROL_CONFIG_PIPE4r, register_type_global },
    { IDB_OBM1_FLOW_CONTROL_CONFIG_PIPE5r, register_type_global },
    { IDB_OBM1_FLOW_CONTROL_CONFIG_PIPE6r, register_type_global },
    { IDB_OBM1_FLOW_CONTROL_CONFIG_PIPE7r, register_type_global },
    { IDB_OBM1_FLOW_CONTROL_CONFIGr, register_type_global },
    { IDB_OBM1_FLOW_CONTROL_EVENT_COUNT_PIPE0r, register_type_global },
    { IDB_OBM1_FLOW_CONTROL_EVENT_COUNT_PIPE1r, register_type_global },
    { IDB_OBM1_FLOW_CONTROL_EVENT_COUNT_PIPE2r, register_type_global },
    { IDB_OBM1_FLOW_CONTROL_EVENT_COUNT_PIPE3r, register_type_global },
    { IDB_OBM1_FLOW_CONTROL_EVENT_COUNT_PIPE4r, register_type_global },
    { IDB_OBM1_FLOW_CONTROL_EVENT_COUNT_PIPE5r, register_type_global },
    { IDB_OBM1_FLOW_CONTROL_EVENT_COUNT_PIPE6r, register_type_global },
    { IDB_OBM1_FLOW_CONTROL_EVENT_COUNT_PIPE7r, register_type_global },
    { IDB_OBM1_FLOW_CONTROL_EVENT_COUNTr, register_type_global },
    { IDB_OBM1_HW_STATUS_PIPE0r, register_type_global },
    { IDB_OBM1_HW_STATUS_PIPE1r, register_type_global },
    { IDB_OBM1_HW_STATUS_PIPE2r, register_type_global },
    { IDB_OBM1_HW_STATUS_PIPE3r, register_type_global },
    { IDB_OBM1_HW_STATUS_PIPE4r, register_type_global },
    { IDB_OBM1_HW_STATUS_PIPE5r, register_type_global },
    { IDB_OBM1_HW_STATUS_PIPE6r, register_type_global },
    { IDB_OBM1_HW_STATUS_PIPE7r, register_type_global },
    { IDB_OBM1_HW_STATUSr, register_type_global },
    { IDB_OBM1_LOSSLESS0_BYTE_DROP_COUNT_PIPE0r, register_type_global },
    { IDB_OBM1_LOSSLESS0_BYTE_DROP_COUNT_PIPE1r, register_type_global },
    { IDB_OBM1_LOSSLESS0_BYTE_DROP_COUNT_PIPE2r, register_type_global },
    { IDB_OBM1_LOSSLESS0_BYTE_DROP_COUNT_PIPE3r, register_type_global },
    { IDB_OBM1_LOSSLESS0_BYTE_DROP_COUNT_PIPE4r, register_type_global },
    { IDB_OBM1_LOSSLESS0_BYTE_DROP_COUNT_PIPE5r, register_type_global },
    { IDB_OBM1_LOSSLESS0_BYTE_DROP_COUNT_PIPE6r, register_type_global },
    { IDB_OBM1_LOSSLESS0_BYTE_DROP_COUNT_PIPE7r, register_type_global },
    { IDB_OBM1_LOSSLESS0_BYTE_DROP_COUNTr, register_type_global },
    { IDB_OBM1_LOSSLESS0_PKT_DROP_COUNT_PIPE0r, register_type_global },
    { IDB_OBM1_LOSSLESS0_PKT_DROP_COUNT_PIPE1r, register_type_global },
    { IDB_OBM1_LOSSLESS0_PKT_DROP_COUNT_PIPE2r, register_type_global },
    { IDB_OBM1_LOSSLESS0_PKT_DROP_COUNT_PIPE3r, register_type_global },
    { IDB_OBM1_LOSSLESS0_PKT_DROP_COUNT_PIPE4r, register_type_global },
    { IDB_OBM1_LOSSLESS0_PKT_DROP_COUNT_PIPE5r, register_type_global },
    { IDB_OBM1_LOSSLESS0_PKT_DROP_COUNT_PIPE6r, register_type_global },
    { IDB_OBM1_LOSSLESS0_PKT_DROP_COUNT_PIPE7r, register_type_global },
    { IDB_OBM1_LOSSLESS0_PKT_DROP_COUNTr, register_type_global },
    { IDB_OBM1_LOSSLESS1_BYTE_DROP_COUNT_PIPE0r, register_type_global },
    { IDB_OBM1_LOSSLESS1_BYTE_DROP_COUNT_PIPE1r, register_type_global },
    { IDB_OBM1_LOSSLESS1_BYTE_DROP_COUNT_PIPE2r, register_type_global },
    { IDB_OBM1_LOSSLESS1_BYTE_DROP_COUNT_PIPE3r, register_type_global },
    { IDB_OBM1_LOSSLESS1_BYTE_DROP_COUNT_PIPE4r, register_type_global },
    { IDB_OBM1_LOSSLESS1_BYTE_DROP_COUNT_PIPE5r, register_type_global },
    { IDB_OBM1_LOSSLESS1_BYTE_DROP_COUNT_PIPE6r, register_type_global },
    { IDB_OBM1_LOSSLESS1_BYTE_DROP_COUNT_PIPE7r, register_type_global },
    { IDB_OBM1_LOSSLESS1_BYTE_DROP_COUNTr, register_type_global },
    { IDB_OBM1_LOSSLESS1_PKT_DROP_COUNT_PIPE0r, register_type_global },
    { IDB_OBM1_LOSSLESS1_PKT_DROP_COUNT_PIPE1r, register_type_global },
    { IDB_OBM1_LOSSLESS1_PKT_DROP_COUNT_PIPE2r, register_type_global },
    { IDB_OBM1_LOSSLESS1_PKT_DROP_COUNT_PIPE3r, register_type_global },
    { IDB_OBM1_LOSSLESS1_PKT_DROP_COUNT_PIPE4r, register_type_global },
    { IDB_OBM1_LOSSLESS1_PKT_DROP_COUNT_PIPE5r, register_type_global },
    { IDB_OBM1_LOSSLESS1_PKT_DROP_COUNT_PIPE6r, register_type_global },
    { IDB_OBM1_LOSSLESS1_PKT_DROP_COUNT_PIPE7r, register_type_global },
    { IDB_OBM1_LOSSLESS1_PKT_DROP_COUNTr, register_type_global },
    { IDB_OBM1_LOSSY_HI_BYTE_DROP_COUNT_PIPE0r, register_type_global },
    { IDB_OBM1_LOSSY_HI_BYTE_DROP_COUNT_PIPE1r, register_type_global },
    { IDB_OBM1_LOSSY_HI_BYTE_DROP_COUNT_PIPE2r, register_type_global },
    { IDB_OBM1_LOSSY_HI_BYTE_DROP_COUNT_PIPE3r, register_type_global },
    { IDB_OBM1_LOSSY_HI_BYTE_DROP_COUNT_PIPE4r, register_type_global },
    { IDB_OBM1_LOSSY_HI_BYTE_DROP_COUNT_PIPE5r, register_type_global },
    { IDB_OBM1_LOSSY_HI_BYTE_DROP_COUNT_PIPE6r, register_type_global },
    { IDB_OBM1_LOSSY_HI_BYTE_DROP_COUNT_PIPE7r, register_type_global },
    { IDB_OBM1_LOSSY_HI_BYTE_DROP_COUNTr, register_type_global },
    { IDB_OBM1_LOSSY_HI_PKT_DROP_COUNT_PIPE0r, register_type_global },
    { IDB_OBM1_LOSSY_HI_PKT_DROP_COUNT_PIPE1r, register_type_global },
    { IDB_OBM1_LOSSY_HI_PKT_DROP_COUNT_PIPE2r, register_type_global },
    { IDB_OBM1_LOSSY_HI_PKT_DROP_COUNT_PIPE3r, register_type_global },
    { IDB_OBM1_LOSSY_HI_PKT_DROP_COUNT_PIPE4r, register_type_global },
    { IDB_OBM1_LOSSY_HI_PKT_DROP_COUNT_PIPE5r, register_type_global },
    { IDB_OBM1_LOSSY_HI_PKT_DROP_COUNT_PIPE6r, register_type_global },
    { IDB_OBM1_LOSSY_HI_PKT_DROP_COUNT_PIPE7r, register_type_global },
    { IDB_OBM1_LOSSY_HI_PKT_DROP_COUNTr, register_type_global },
    { IDB_OBM1_LOSSY_LO_BYTE_DROP_COUNT_PIPE0r, register_type_global },
    { IDB_OBM1_LOSSY_LO_BYTE_DROP_COUNT_PIPE1r, register_type_global },
    { IDB_OBM1_LOSSY_LO_BYTE_DROP_COUNT_PIPE2r, register_type_global },
    { IDB_OBM1_LOSSY_LO_BYTE_DROP_COUNT_PIPE3r, register_type_global },
    { IDB_OBM1_LOSSY_LO_BYTE_DROP_COUNT_PIPE4r, register_type_global },
    { IDB_OBM1_LOSSY_LO_BYTE_DROP_COUNT_PIPE5r, register_type_global },
    { IDB_OBM1_LOSSY_LO_BYTE_DROP_COUNT_PIPE6r, register_type_global },
    { IDB_OBM1_LOSSY_LO_BYTE_DROP_COUNT_PIPE7r, register_type_global },
    { IDB_OBM1_LOSSY_LO_BYTE_DROP_COUNTr, register_type_global },
    { IDB_OBM1_LOSSY_LO_PKT_DROP_COUNT_PIPE0r, register_type_global },
    { IDB_OBM1_LOSSY_LO_PKT_DROP_COUNT_PIPE1r, register_type_global },
    { IDB_OBM1_LOSSY_LO_PKT_DROP_COUNT_PIPE2r, register_type_global },
    { IDB_OBM1_LOSSY_LO_PKT_DROP_COUNT_PIPE3r, register_type_global },
    { IDB_OBM1_LOSSY_LO_PKT_DROP_COUNT_PIPE4r, register_type_global },
    { IDB_OBM1_LOSSY_LO_PKT_DROP_COUNT_PIPE5r, register_type_global },
    { IDB_OBM1_LOSSY_LO_PKT_DROP_COUNT_PIPE6r, register_type_global },
    { IDB_OBM1_LOSSY_LO_PKT_DROP_COUNT_PIPE7r, register_type_global },
    { IDB_OBM1_LOSSY_LO_PKT_DROP_COUNTr, register_type_global },
    { IDB_OBM1_MAX_USAGE_1_PIPE0r, register_type_global },
    { IDB_OBM1_MAX_USAGE_1_PIPE1r, register_type_global },
    { IDB_OBM1_MAX_USAGE_1_PIPE2r, register_type_global },
    { IDB_OBM1_MAX_USAGE_1_PIPE3r, register_type_global },
    { IDB_OBM1_MAX_USAGE_1_PIPE4r, register_type_global },
    { IDB_OBM1_MAX_USAGE_1_PIPE5r, register_type_global },
    { IDB_OBM1_MAX_USAGE_1_PIPE6r, register_type_global },
    { IDB_OBM1_MAX_USAGE_1_PIPE7r, register_type_global },
    { IDB_OBM1_MAX_USAGE_1r, register_type_global },
    { IDB_OBM1_MAX_USAGE_2_PIPE0r, register_type_global },
    { IDB_OBM1_MAX_USAGE_2_PIPE1r, register_type_global },
    { IDB_OBM1_MAX_USAGE_2_PIPE2r, register_type_global },
    { IDB_OBM1_MAX_USAGE_2_PIPE3r, register_type_global },
    { IDB_OBM1_MAX_USAGE_2_PIPE4r, register_type_global },
    { IDB_OBM1_MAX_USAGE_2_PIPE5r, register_type_global },
    { IDB_OBM1_MAX_USAGE_2_PIPE6r, register_type_global },
    { IDB_OBM1_MAX_USAGE_2_PIPE7r, register_type_global },
    { IDB_OBM1_MAX_USAGE_2r, register_type_global },
    { IDB_OBM1_MAX_USAGE_PIPE0r, register_type_global },
    { IDB_OBM1_MAX_USAGE_PIPE1r, register_type_global },
    { IDB_OBM1_MAX_USAGE_PIPE2r, register_type_global },
    { IDB_OBM1_MAX_USAGE_PIPE3r, register_type_global },
    { IDB_OBM1_MAX_USAGE_PIPE4r, register_type_global },
    { IDB_OBM1_MAX_USAGE_PIPE5r, register_type_global },
    { IDB_OBM1_MAX_USAGE_PIPE6r, register_type_global },
    { IDB_OBM1_MAX_USAGE_PIPE7r, register_type_global },
    { IDB_OBM1_MAX_USAGE_SELECT_PIPE0r, register_type_global },
    { IDB_OBM1_MAX_USAGE_SELECT_PIPE1r, register_type_global },
    { IDB_OBM1_MAX_USAGE_SELECT_PIPE2r, register_type_global },
    { IDB_OBM1_MAX_USAGE_SELECT_PIPE3r, register_type_global },
    { IDB_OBM1_MAX_USAGE_SELECT_PIPE4r, register_type_global },
    { IDB_OBM1_MAX_USAGE_SELECT_PIPE5r, register_type_global },
    { IDB_OBM1_MAX_USAGE_SELECT_PIPE6r, register_type_global },
    { IDB_OBM1_MAX_USAGE_SELECT_PIPE7r, register_type_global },
    { IDB_OBM1_MAX_USAGE_SELECTr, register_type_global },
    { IDB_OBM1_MAX_USAGEr, register_type_global },
    { IDB_OBM1_MONITOR_STATS_CONFIG_PIPE0r, register_type_global },
    { IDB_OBM1_MONITOR_STATS_CONFIG_PIPE1r, register_type_global },
    { IDB_OBM1_MONITOR_STATS_CONFIG_PIPE2r, register_type_global },
    { IDB_OBM1_MONITOR_STATS_CONFIG_PIPE3r, register_type_global },
    { IDB_OBM1_MONITOR_STATS_CONFIG_PIPE4r, register_type_global },
    { IDB_OBM1_MONITOR_STATS_CONFIG_PIPE5r, register_type_global },
    { IDB_OBM1_MONITOR_STATS_CONFIG_PIPE6r, register_type_global },
    { IDB_OBM1_MONITOR_STATS_CONFIG_PIPE7r, register_type_global },
    { IDB_OBM1_MONITOR_STATS_CONFIGr, register_type_global },
    { IDB_OBM1_OPAQUE_TAG_CONFIG_0_PIPE0r, register_type_global },
    { IDB_OBM1_OPAQUE_TAG_CONFIG_0_PIPE1r, register_type_global },
    { IDB_OBM1_OPAQUE_TAG_CONFIG_0_PIPE2r, register_type_global },
    { IDB_OBM1_OPAQUE_TAG_CONFIG_0_PIPE3r, register_type_global },
    { IDB_OBM1_OPAQUE_TAG_CONFIG_0_PIPE4r, register_type_global },
    { IDB_OBM1_OPAQUE_TAG_CONFIG_0_PIPE5r, register_type_global },
    { IDB_OBM1_OPAQUE_TAG_CONFIG_0_PIPE6r, register_type_global },
    { IDB_OBM1_OPAQUE_TAG_CONFIG_0_PIPE7r, register_type_global },
    { IDB_OBM1_OPAQUE_TAG_CONFIG_0r, register_type_global },
    { IDB_OBM1_OPAQUE_TAG_CONFIG_1_PIPE0r, register_type_global },
    { IDB_OBM1_OPAQUE_TAG_CONFIG_1_PIPE1r, register_type_global },
    { IDB_OBM1_OPAQUE_TAG_CONFIG_1_PIPE2r, register_type_global },
    { IDB_OBM1_OPAQUE_TAG_CONFIG_1_PIPE3r, register_type_global },
    { IDB_OBM1_OPAQUE_TAG_CONFIG_1_PIPE4r, register_type_global },
    { IDB_OBM1_OPAQUE_TAG_CONFIG_1_PIPE5r, register_type_global },
    { IDB_OBM1_OPAQUE_TAG_CONFIG_1_PIPE6r, register_type_global },
    { IDB_OBM1_OPAQUE_TAG_CONFIG_1_PIPE7r, register_type_global },
    { IDB_OBM1_OPAQUE_TAG_CONFIG_1r, register_type_global },
    { IDB_OBM1_OUTER_TPID_0_PIPE0r, register_type_global },
    { IDB_OBM1_OUTER_TPID_0_PIPE1r, register_type_global },
    { IDB_OBM1_OUTER_TPID_0_PIPE2r, register_type_global },
    { IDB_OBM1_OUTER_TPID_0_PIPE3r, register_type_global },
    { IDB_OBM1_OUTER_TPID_0_PIPE4r, register_type_global },
    { IDB_OBM1_OUTER_TPID_0_PIPE5r, register_type_global },
    { IDB_OBM1_OUTER_TPID_0_PIPE6r, register_type_global },
    { IDB_OBM1_OUTER_TPID_0_PIPE7r, register_type_global },
    { IDB_OBM1_OUTER_TPID_0r, register_type_global },
    { IDB_OBM1_OUTER_TPID_1_PIPE0r, register_type_global },
    { IDB_OBM1_OUTER_TPID_1_PIPE1r, register_type_global },
    { IDB_OBM1_OUTER_TPID_1_PIPE2r, register_type_global },
    { IDB_OBM1_OUTER_TPID_1_PIPE3r, register_type_global },
    { IDB_OBM1_OUTER_TPID_1_PIPE4r, register_type_global },
    { IDB_OBM1_OUTER_TPID_1_PIPE5r, register_type_global },
    { IDB_OBM1_OUTER_TPID_1_PIPE6r, register_type_global },
    { IDB_OBM1_OUTER_TPID_1_PIPE7r, register_type_global },
    { IDB_OBM1_OUTER_TPID_1r, register_type_global },
    { IDB_OBM1_OUTER_TPID_2_PIPE0r, register_type_global },
    { IDB_OBM1_OUTER_TPID_2_PIPE1r, register_type_global },
    { IDB_OBM1_OUTER_TPID_2_PIPE2r, register_type_global },
    { IDB_OBM1_OUTER_TPID_2_PIPE3r, register_type_global },
    { IDB_OBM1_OUTER_TPID_2_PIPE4r, register_type_global },
    { IDB_OBM1_OUTER_TPID_2_PIPE5r, register_type_global },
    { IDB_OBM1_OUTER_TPID_2_PIPE6r, register_type_global },
    { IDB_OBM1_OUTER_TPID_2_PIPE7r, register_type_global },
    { IDB_OBM1_OUTER_TPID_2r, register_type_global },
    { IDB_OBM1_OUTER_TPID_3_PIPE0r, register_type_global },
    { IDB_OBM1_OUTER_TPID_3_PIPE1r, register_type_global },
    { IDB_OBM1_OUTER_TPID_3_PIPE2r, register_type_global },
    { IDB_OBM1_OUTER_TPID_3_PIPE3r, register_type_global },
    { IDB_OBM1_OUTER_TPID_3_PIPE4r, register_type_global },
    { IDB_OBM1_OUTER_TPID_3_PIPE5r, register_type_global },
    { IDB_OBM1_OUTER_TPID_3_PIPE6r, register_type_global },
    { IDB_OBM1_OUTER_TPID_3_PIPE7r, register_type_global },
    { IDB_OBM1_OUTER_TPID_3r, register_type_global },
    { IDB_OBM1_OUTER_TPID_PIPE0r, register_type_global },
    { IDB_OBM1_OUTER_TPID_PIPE1r, register_type_global },
    { IDB_OBM1_OUTER_TPID_PIPE2r, register_type_global },
    { IDB_OBM1_OUTER_TPID_PIPE3r, register_type_global },
    { IDB_OBM1_OUTER_TPID_PIPE4r, register_type_global },
    { IDB_OBM1_OUTER_TPID_PIPE5r, register_type_global },
    { IDB_OBM1_OUTER_TPID_PIPE6r, register_type_global },
    { IDB_OBM1_OUTER_TPID_PIPE7r, register_type_global },
    { IDB_OBM1_OUTER_TPIDr, register_type_global },
    { IDB_OBM1_OVERSUB_MON_ECC_STATUS_PIPE0r, register_type_global },
    { IDB_OBM1_OVERSUB_MON_ECC_STATUS_PIPE1r, register_type_global },
    { IDB_OBM1_OVERSUB_MON_ECC_STATUS_PIPE2r, register_type_global },
    { IDB_OBM1_OVERSUB_MON_ECC_STATUS_PIPE3r, register_type_global },
    { IDB_OBM1_OVERSUB_MON_ECC_STATUS_PIPE4r, register_type_global },
    { IDB_OBM1_OVERSUB_MON_ECC_STATUS_PIPE5r, register_type_global },
    { IDB_OBM1_OVERSUB_MON_ECC_STATUS_PIPE6r, register_type_global },
    { IDB_OBM1_OVERSUB_MON_ECC_STATUS_PIPE7r, register_type_global },
    { IDB_OBM1_OVERSUB_MON_ECC_STATUSr, register_type_global },
    { IDB_OBM1_PORT_CONFIG_PIPE0r, register_type_global },
    { IDB_OBM1_PORT_CONFIG_PIPE1r, register_type_global },
    { IDB_OBM1_PORT_CONFIG_PIPE2r, register_type_global },
    { IDB_OBM1_PORT_CONFIG_PIPE3r, register_type_global },
    { IDB_OBM1_PORT_CONFIG_PIPE4r, register_type_global },
    { IDB_OBM1_PORT_CONFIG_PIPE5r, register_type_global },
    { IDB_OBM1_PORT_CONFIG_PIPE6r, register_type_global },
    { IDB_OBM1_PORT_CONFIG_PIPE7r, register_type_global },
    { IDB_OBM1_PORT_CONFIGr, register_type_global },
    { IDB_OBM1_PROTOCOL_CONTROL_0_PIPE0r, register_type_global },
    { IDB_OBM1_PROTOCOL_CONTROL_0_PIPE1r, register_type_global },
    { IDB_OBM1_PROTOCOL_CONTROL_0_PIPE2r, register_type_global },
    { IDB_OBM1_PROTOCOL_CONTROL_0_PIPE3r, register_type_global },
    { IDB_OBM1_PROTOCOL_CONTROL_0_PIPE4r, register_type_global },
    { IDB_OBM1_PROTOCOL_CONTROL_0_PIPE5r, register_type_global },
    { IDB_OBM1_PROTOCOL_CONTROL_0_PIPE6r, register_type_global },
    { IDB_OBM1_PROTOCOL_CONTROL_0_PIPE7r, register_type_global },
    { IDB_OBM1_PROTOCOL_CONTROL_0r, register_type_global },
    { IDB_OBM1_PROTOCOL_CONTROL_1_PIPE0r, register_type_global },
    { IDB_OBM1_PROTOCOL_CONTROL_1_PIPE1r, register_type_global },
    { IDB_OBM1_PROTOCOL_CONTROL_1_PIPE2r, register_type_global },
    { IDB_OBM1_PROTOCOL_CONTROL_1_PIPE3r, register_type_global },
    { IDB_OBM1_PROTOCOL_CONTROL_1_PIPE4r, register_type_global },
    { IDB_OBM1_PROTOCOL_CONTROL_1_PIPE5r, register_type_global },
    { IDB_OBM1_PROTOCOL_CONTROL_1_PIPE6r, register_type_global },
    { IDB_OBM1_PROTOCOL_CONTROL_1_PIPE7r, register_type_global },
    { IDB_OBM1_PROTOCOL_CONTROL_1r, register_type_global },
    { IDB_OBM1_PROTOCOL_CONTROL_2_PIPE0r, register_type_global },
    { IDB_OBM1_PROTOCOL_CONTROL_2_PIPE1r, register_type_global },
    { IDB_OBM1_PROTOCOL_CONTROL_2_PIPE2r, register_type_global },
    { IDB_OBM1_PROTOCOL_CONTROL_2_PIPE3r, register_type_global },
    { IDB_OBM1_PROTOCOL_CONTROL_2_PIPE4r, register_type_global },
    { IDB_OBM1_PROTOCOL_CONTROL_2_PIPE5r, register_type_global },
    { IDB_OBM1_PROTOCOL_CONTROL_2_PIPE6r, register_type_global },
    { IDB_OBM1_PROTOCOL_CONTROL_2_PIPE7r, register_type_global },
    { IDB_OBM1_PROTOCOL_CONTROL_2r, register_type_global },
    { IDB_OBM1_RAM_CONTROL_PIPE0r, register_type_global },
    { IDB_OBM1_RAM_CONTROL_PIPE1r, register_type_global },
    { IDB_OBM1_RAM_CONTROL_PIPE2r, register_type_global },
    { IDB_OBM1_RAM_CONTROL_PIPE3r, register_type_global },
    { IDB_OBM1_RAM_CONTROL_PIPE4r, register_type_global },
    { IDB_OBM1_RAM_CONTROL_PIPE5r, register_type_global },
    { IDB_OBM1_RAM_CONTROL_PIPE6r, register_type_global },
    { IDB_OBM1_RAM_CONTROL_PIPE7r, register_type_global },
    { IDB_OBM1_RAM_CONTROLr, register_type_global },
    { IDB_OBM1_SER_CONTROLr, register_type_global },
    { IDB_OBM1_SHARED_CONFIG_PIPE0r, register_type_global },
    { IDB_OBM1_SHARED_CONFIG_PIPE1r, register_type_global },
    { IDB_OBM1_SHARED_CONFIG_PIPE2r, register_type_global },
    { IDB_OBM1_SHARED_CONFIG_PIPE3r, register_type_global },
    { IDB_OBM1_SHARED_CONFIG_PIPE4r, register_type_global },
    { IDB_OBM1_SHARED_CONFIG_PIPE5r, register_type_global },
    { IDB_OBM1_SHARED_CONFIG_PIPE6r, register_type_global },
    { IDB_OBM1_SHARED_CONFIG_PIPE7r, register_type_global },
    { IDB_OBM1_SHARED_CONFIGr, register_type_global },
    { IDB_OBM1_TDM_PIPE0r, register_type_global },
    { IDB_OBM1_TDM_PIPE1r, register_type_global },
    { IDB_OBM1_TDM_PIPE2r, register_type_global },
    { IDB_OBM1_TDM_PIPE3r, register_type_global },
    { IDB_OBM1_TDM_PIPE4r, register_type_global },
    { IDB_OBM1_TDM_PIPE5r, register_type_global },
    { IDB_OBM1_TDM_PIPE6r, register_type_global },
    { IDB_OBM1_TDM_PIPE7r, register_type_global },
    { IDB_OBM1_TDMr, register_type_global },
    { IDB_OBM1_THRESHOLD_1_PIPE0r, register_type_global },
    { IDB_OBM1_THRESHOLD_1_PIPE1r, register_type_global },
    { IDB_OBM1_THRESHOLD_1_PIPE2r, register_type_global },
    { IDB_OBM1_THRESHOLD_1_PIPE3r, register_type_global },
    { IDB_OBM1_THRESHOLD_1_PIPE4r, register_type_global },
    { IDB_OBM1_THRESHOLD_1_PIPE5r, register_type_global },
    { IDB_OBM1_THRESHOLD_1_PIPE6r, register_type_global },
    { IDB_OBM1_THRESHOLD_1_PIPE7r, register_type_global },
    { IDB_OBM1_THRESHOLD_1r, register_type_global },
    { IDB_OBM1_THRESHOLD_PIPE0r, register_type_global },
    { IDB_OBM1_THRESHOLD_PIPE1r, register_type_global },
    { IDB_OBM1_THRESHOLD_PIPE2r, register_type_global },
    { IDB_OBM1_THRESHOLD_PIPE3r, register_type_global },
    { IDB_OBM1_THRESHOLD_PIPE4r, register_type_global },
    { IDB_OBM1_THRESHOLD_PIPE5r, register_type_global },
    { IDB_OBM1_THRESHOLD_PIPE6r, register_type_global },
    { IDB_OBM1_THRESHOLD_PIPE7r, register_type_global },
    { IDB_OBM1_THRESHOLDr, register_type_global },
    { IDB_OBM1_USAGE_1_PIPE0r, register_type_global },
    { IDB_OBM1_USAGE_1_PIPE1r, register_type_global },
    { IDB_OBM1_USAGE_1_PIPE2r, register_type_global },
    { IDB_OBM1_USAGE_1_PIPE3r, register_type_global },
    { IDB_OBM1_USAGE_1_PIPE4r, register_type_global },
    { IDB_OBM1_USAGE_1_PIPE5r, register_type_global },
    { IDB_OBM1_USAGE_1_PIPE6r, register_type_global },
    { IDB_OBM1_USAGE_1_PIPE7r, register_type_global },
    { IDB_OBM1_USAGE_1r, register_type_global },
    { IDB_OBM1_USAGE_PIPE0r, register_type_global },
    { IDB_OBM1_USAGE_PIPE1r, register_type_global },
    { IDB_OBM1_USAGE_PIPE2r, register_type_global },
    { IDB_OBM1_USAGE_PIPE3r, register_type_global },
    { IDB_OBM1_USAGE_PIPE4r, register_type_global },
    { IDB_OBM1_USAGE_PIPE5r, register_type_global },
    { IDB_OBM1_USAGE_PIPE6r, register_type_global },
    { IDB_OBM1_USAGE_PIPE7r, register_type_global },
    { IDB_OBM1_USAGEr, register_type_global },
    { IDB_OBM2_BUFFER_CONFIG_PIPE0r, register_type_global },
    { IDB_OBM2_BUFFER_CONFIG_PIPE1r, register_type_global },
    { IDB_OBM2_BUFFER_CONFIG_PIPE2r, register_type_global },
    { IDB_OBM2_BUFFER_CONFIG_PIPE3r, register_type_global },
    { IDB_OBM2_BUFFER_CONFIG_PIPE4r, register_type_global },
    { IDB_OBM2_BUFFER_CONFIG_PIPE5r, register_type_global },
    { IDB_OBM2_BUFFER_CONFIG_PIPE6r, register_type_global },
    { IDB_OBM2_BUFFER_CONFIG_PIPE7r, register_type_global },
    { IDB_OBM2_BUFFER_CONFIGr, register_type_global },
    { IDB_OBM2_CONTROL_PIPE0r, register_type_global },
    { IDB_OBM2_CONTROL_PIPE1r, register_type_global },
    { IDB_OBM2_CONTROL_PIPE2r, register_type_global },
    { IDB_OBM2_CONTROL_PIPE3r, register_type_global },
    { IDB_OBM2_CONTROL_PIPE4r, register_type_global },
    { IDB_OBM2_CONTROL_PIPE5r, register_type_global },
    { IDB_OBM2_CONTROL_PIPE6r, register_type_global },
    { IDB_OBM2_CONTROL_PIPE7r, register_type_global },
    { IDB_OBM2_CONTROLr, register_type_global },
    { IDB_OBM2_CTRL_ECC_STATUS_PIPE0r, register_type_global },
    { IDB_OBM2_CTRL_ECC_STATUS_PIPE1r, register_type_global },
    { IDB_OBM2_CTRL_ECC_STATUS_PIPE2r, register_type_global },
    { IDB_OBM2_CTRL_ECC_STATUS_PIPE3r, register_type_global },
    { IDB_OBM2_CTRL_ECC_STATUS_PIPE4r, register_type_global },
    { IDB_OBM2_CTRL_ECC_STATUS_PIPE5r, register_type_global },
    { IDB_OBM2_CTRL_ECC_STATUS_PIPE6r, register_type_global },
    { IDB_OBM2_CTRL_ECC_STATUS_PIPE7r, register_type_global },
    { IDB_OBM2_CTRL_ECC_STATUSr, register_type_global },
    { IDB_OBM2_CT_THRESHOLD_PIPE0r, register_type_global },
    { IDB_OBM2_CT_THRESHOLD_PIPE1r, register_type_global },
    { IDB_OBM2_CT_THRESHOLD_PIPE2r, register_type_global },
    { IDB_OBM2_CT_THRESHOLD_PIPE3r, register_type_global },
    { IDB_OBM2_CT_THRESHOLD_PIPE4r, register_type_global },
    { IDB_OBM2_CT_THRESHOLD_PIPE5r, register_type_global },
    { IDB_OBM2_CT_THRESHOLD_PIPE6r, register_type_global },
    { IDB_OBM2_CT_THRESHOLD_PIPE7r, register_type_global },
    { IDB_OBM2_CT_THRESHOLDr, register_type_global },
    { IDB_OBM2_DATA_ECC_STATUS_PIPE0r, register_type_global },
    { IDB_OBM2_DATA_ECC_STATUS_PIPE1r, register_type_global },
    { IDB_OBM2_DATA_ECC_STATUS_PIPE2r, register_type_global },
    { IDB_OBM2_DATA_ECC_STATUS_PIPE3r, register_type_global },
    { IDB_OBM2_DATA_ECC_STATUS_PIPE4r, register_type_global },
    { IDB_OBM2_DATA_ECC_STATUS_PIPE5r, register_type_global },
    { IDB_OBM2_DATA_ECC_STATUS_PIPE6r, register_type_global },
    { IDB_OBM2_DATA_ECC_STATUS_PIPE7r, register_type_global },
    { IDB_OBM2_DATA_ECC_STATUSr, register_type_global },
    { IDB_OBM2_DBG_A_PIPE0r, register_type_global },
    { IDB_OBM2_DBG_A_PIPE1r, register_type_global },
    { IDB_OBM2_DBG_A_PIPE2r, register_type_global },
    { IDB_OBM2_DBG_A_PIPE3r, register_type_global },
    { IDB_OBM2_DBG_A_PIPE4r, register_type_global },
    { IDB_OBM2_DBG_A_PIPE5r, register_type_global },
    { IDB_OBM2_DBG_A_PIPE6r, register_type_global },
    { IDB_OBM2_DBG_A_PIPE7r, register_type_global },
    { IDB_OBM2_DBG_Ar, register_type_global },
    { IDB_OBM2_DBG_B_PIPE0r, register_type_global },
    { IDB_OBM2_DBG_B_PIPE1r, register_type_global },
    { IDB_OBM2_DBG_B_PIPE2r, register_type_global },
    { IDB_OBM2_DBG_B_PIPE3r, register_type_global },
    { IDB_OBM2_DBG_B_PIPE4r, register_type_global },
    { IDB_OBM2_DBG_B_PIPE5r, register_type_global },
    { IDB_OBM2_DBG_B_PIPE6r, register_type_global },
    { IDB_OBM2_DBG_B_PIPE7r, register_type_global },
    { IDB_OBM2_DBG_Br, register_type_global },
    { IDB_OBM2_FC_THRESHOLD_1_PIPE0r, register_type_global },
    { IDB_OBM2_FC_THRESHOLD_1_PIPE1r, register_type_global },
    { IDB_OBM2_FC_THRESHOLD_1_PIPE2r, register_type_global },
    { IDB_OBM2_FC_THRESHOLD_1_PIPE3r, register_type_global },
    { IDB_OBM2_FC_THRESHOLD_1_PIPE4r, register_type_global },
    { IDB_OBM2_FC_THRESHOLD_1_PIPE5r, register_type_global },
    { IDB_OBM2_FC_THRESHOLD_1_PIPE6r, register_type_global },
    { IDB_OBM2_FC_THRESHOLD_1_PIPE7r, register_type_global },
    { IDB_OBM2_FC_THRESHOLD_1r, register_type_global },
    { IDB_OBM2_FC_THRESHOLD_PIPE0r, register_type_global },
    { IDB_OBM2_FC_THRESHOLD_PIPE1r, register_type_global },
    { IDB_OBM2_FC_THRESHOLD_PIPE2r, register_type_global },
    { IDB_OBM2_FC_THRESHOLD_PIPE3r, register_type_global },
    { IDB_OBM2_FC_THRESHOLD_PIPE4r, register_type_global },
    { IDB_OBM2_FC_THRESHOLD_PIPE5r, register_type_global },
    { IDB_OBM2_FC_THRESHOLD_PIPE6r, register_type_global },
    { IDB_OBM2_FC_THRESHOLD_PIPE7r, register_type_global },
    { IDB_OBM2_FC_THRESHOLDr, register_type_global },
    { IDB_OBM2_FLOW_CONTROL_CONFIG_PIPE0r, register_type_global },
    { IDB_OBM2_FLOW_CONTROL_CONFIG_PIPE1r, register_type_global },
    { IDB_OBM2_FLOW_CONTROL_CONFIG_PIPE2r, register_type_global },
    { IDB_OBM2_FLOW_CONTROL_CONFIG_PIPE3r, register_type_global },
    { IDB_OBM2_FLOW_CONTROL_CONFIG_PIPE4r, register_type_global },
    { IDB_OBM2_FLOW_CONTROL_CONFIG_PIPE5r, register_type_global },
    { IDB_OBM2_FLOW_CONTROL_CONFIG_PIPE6r, register_type_global },
    { IDB_OBM2_FLOW_CONTROL_CONFIG_PIPE7r, register_type_global },
    { IDB_OBM2_FLOW_CONTROL_CONFIGr, register_type_global },
    { IDB_OBM2_FLOW_CONTROL_EVENT_COUNT_PIPE0r, register_type_global },
    { IDB_OBM2_FLOW_CONTROL_EVENT_COUNT_PIPE1r, register_type_global },
    { IDB_OBM2_FLOW_CONTROL_EVENT_COUNT_PIPE2r, register_type_global },
    { IDB_OBM2_FLOW_CONTROL_EVENT_COUNT_PIPE3r, register_type_global },
    { IDB_OBM2_FLOW_CONTROL_EVENT_COUNT_PIPE4r, register_type_global },
    { IDB_OBM2_FLOW_CONTROL_EVENT_COUNT_PIPE5r, register_type_global },
    { IDB_OBM2_FLOW_CONTROL_EVENT_COUNT_PIPE6r, register_type_global },
    { IDB_OBM2_FLOW_CONTROL_EVENT_COUNT_PIPE7r, register_type_global },
    { IDB_OBM2_FLOW_CONTROL_EVENT_COUNTr, register_type_global },
    { IDB_OBM2_HW_STATUS_PIPE0r, register_type_global },
    { IDB_OBM2_HW_STATUS_PIPE1r, register_type_global },
    { IDB_OBM2_HW_STATUS_PIPE2r, register_type_global },
    { IDB_OBM2_HW_STATUS_PIPE3r, register_type_global },
    { IDB_OBM2_HW_STATUS_PIPE4r, register_type_global },
    { IDB_OBM2_HW_STATUS_PIPE5r, register_type_global },
    { IDB_OBM2_HW_STATUS_PIPE6r, register_type_global },
    { IDB_OBM2_HW_STATUS_PIPE7r, register_type_global },
    { IDB_OBM2_HW_STATUSr, register_type_global },
    { IDB_OBM2_LOSSLESS0_BYTE_DROP_COUNT_PIPE0r, register_type_global },
    { IDB_OBM2_LOSSLESS0_BYTE_DROP_COUNT_PIPE1r, register_type_global },
    { IDB_OBM2_LOSSLESS0_BYTE_DROP_COUNT_PIPE2r, register_type_global },
    { IDB_OBM2_LOSSLESS0_BYTE_DROP_COUNT_PIPE3r, register_type_global },
    { IDB_OBM2_LOSSLESS0_BYTE_DROP_COUNT_PIPE4r, register_type_global },
    { IDB_OBM2_LOSSLESS0_BYTE_DROP_COUNT_PIPE5r, register_type_global },
    { IDB_OBM2_LOSSLESS0_BYTE_DROP_COUNT_PIPE6r, register_type_global },
    { IDB_OBM2_LOSSLESS0_BYTE_DROP_COUNT_PIPE7r, register_type_global },
    { IDB_OBM2_LOSSLESS0_BYTE_DROP_COUNTr, register_type_global },
    { IDB_OBM2_LOSSLESS0_PKT_DROP_COUNT_PIPE0r, register_type_global },
    { IDB_OBM2_LOSSLESS0_PKT_DROP_COUNT_PIPE1r, register_type_global },
    { IDB_OBM2_LOSSLESS0_PKT_DROP_COUNT_PIPE2r, register_type_global },
    { IDB_OBM2_LOSSLESS0_PKT_DROP_COUNT_PIPE3r, register_type_global },
    { IDB_OBM2_LOSSLESS0_PKT_DROP_COUNT_PIPE4r, register_type_global },
    { IDB_OBM2_LOSSLESS0_PKT_DROP_COUNT_PIPE5r, register_type_global },
    { IDB_OBM2_LOSSLESS0_PKT_DROP_COUNT_PIPE6r, register_type_global },
    { IDB_OBM2_LOSSLESS0_PKT_DROP_COUNT_PIPE7r, register_type_global },
    { IDB_OBM2_LOSSLESS0_PKT_DROP_COUNTr, register_type_global },
    { IDB_OBM2_LOSSLESS1_BYTE_DROP_COUNT_PIPE0r, register_type_global },
    { IDB_OBM2_LOSSLESS1_BYTE_DROP_COUNT_PIPE1r, register_type_global },
    { IDB_OBM2_LOSSLESS1_BYTE_DROP_COUNT_PIPE2r, register_type_global },
    { IDB_OBM2_LOSSLESS1_BYTE_DROP_COUNT_PIPE3r, register_type_global },
    { IDB_OBM2_LOSSLESS1_BYTE_DROP_COUNT_PIPE4r, register_type_global },
    { IDB_OBM2_LOSSLESS1_BYTE_DROP_COUNT_PIPE5r, register_type_global },
    { IDB_OBM2_LOSSLESS1_BYTE_DROP_COUNT_PIPE6r, register_type_global },
    { IDB_OBM2_LOSSLESS1_BYTE_DROP_COUNT_PIPE7r, register_type_global },
    { IDB_OBM2_LOSSLESS1_BYTE_DROP_COUNTr, register_type_global },
    { IDB_OBM2_LOSSLESS1_PKT_DROP_COUNT_PIPE0r, register_type_global },
    { IDB_OBM2_LOSSLESS1_PKT_DROP_COUNT_PIPE1r, register_type_global },
    { IDB_OBM2_LOSSLESS1_PKT_DROP_COUNT_PIPE2r, register_type_global },
    { IDB_OBM2_LOSSLESS1_PKT_DROP_COUNT_PIPE3r, register_type_global },
    { IDB_OBM2_LOSSLESS1_PKT_DROP_COUNT_PIPE4r, register_type_global },
    { IDB_OBM2_LOSSLESS1_PKT_DROP_COUNT_PIPE5r, register_type_global },
    { IDB_OBM2_LOSSLESS1_PKT_DROP_COUNT_PIPE6r, register_type_global },
    { IDB_OBM2_LOSSLESS1_PKT_DROP_COUNT_PIPE7r, register_type_global },
    { IDB_OBM2_LOSSLESS1_PKT_DROP_COUNTr, register_type_global },
    { IDB_OBM2_LOSSY_HI_BYTE_DROP_COUNT_PIPE0r, register_type_global },
    { IDB_OBM2_LOSSY_HI_BYTE_DROP_COUNT_PIPE1r, register_type_global },
    { IDB_OBM2_LOSSY_HI_BYTE_DROP_COUNT_PIPE2r, register_type_global },
    { IDB_OBM2_LOSSY_HI_BYTE_DROP_COUNT_PIPE3r, register_type_global },
    { IDB_OBM2_LOSSY_HI_BYTE_DROP_COUNT_PIPE4r, register_type_global },
    { IDB_OBM2_LOSSY_HI_BYTE_DROP_COUNT_PIPE5r, register_type_global },
    { IDB_OBM2_LOSSY_HI_BYTE_DROP_COUNT_PIPE6r, register_type_global },
    { IDB_OBM2_LOSSY_HI_BYTE_DROP_COUNT_PIPE7r, register_type_global },
    { IDB_OBM2_LOSSY_HI_BYTE_DROP_COUNTr, register_type_global },
    { IDB_OBM2_LOSSY_HI_PKT_DROP_COUNT_PIPE0r, register_type_global },
    { IDB_OBM2_LOSSY_HI_PKT_DROP_COUNT_PIPE1r, register_type_global },
    { IDB_OBM2_LOSSY_HI_PKT_DROP_COUNT_PIPE2r, register_type_global },
    { IDB_OBM2_LOSSY_HI_PKT_DROP_COUNT_PIPE3r, register_type_global },
    { IDB_OBM2_LOSSY_HI_PKT_DROP_COUNT_PIPE4r, register_type_global },
    { IDB_OBM2_LOSSY_HI_PKT_DROP_COUNT_PIPE5r, register_type_global },
    { IDB_OBM2_LOSSY_HI_PKT_DROP_COUNT_PIPE6r, register_type_global },
    { IDB_OBM2_LOSSY_HI_PKT_DROP_COUNT_PIPE7r, register_type_global },
    { IDB_OBM2_LOSSY_HI_PKT_DROP_COUNTr, register_type_global },
    { IDB_OBM2_LOSSY_LO_BYTE_DROP_COUNT_PIPE0r, register_type_global },
    { IDB_OBM2_LOSSY_LO_BYTE_DROP_COUNT_PIPE1r, register_type_global },
    { IDB_OBM2_LOSSY_LO_BYTE_DROP_COUNT_PIPE2r, register_type_global },
    { IDB_OBM2_LOSSY_LO_BYTE_DROP_COUNT_PIPE3r, register_type_global },
    { IDB_OBM2_LOSSY_LO_BYTE_DROP_COUNT_PIPE4r, register_type_global },
    { IDB_OBM2_LOSSY_LO_BYTE_DROP_COUNT_PIPE5r, register_type_global },
    { IDB_OBM2_LOSSY_LO_BYTE_DROP_COUNT_PIPE6r, register_type_global },
    { IDB_OBM2_LOSSY_LO_BYTE_DROP_COUNT_PIPE7r, register_type_global },
    { IDB_OBM2_LOSSY_LO_BYTE_DROP_COUNTr, register_type_global },
    { IDB_OBM2_LOSSY_LO_PKT_DROP_COUNT_PIPE0r, register_type_global },
    { IDB_OBM2_LOSSY_LO_PKT_DROP_COUNT_PIPE1r, register_type_global },
    { IDB_OBM2_LOSSY_LO_PKT_DROP_COUNT_PIPE2r, register_type_global },
    { IDB_OBM2_LOSSY_LO_PKT_DROP_COUNT_PIPE3r, register_type_global },
    { IDB_OBM2_LOSSY_LO_PKT_DROP_COUNT_PIPE4r, register_type_global },
    { IDB_OBM2_LOSSY_LO_PKT_DROP_COUNT_PIPE5r, register_type_global },
    { IDB_OBM2_LOSSY_LO_PKT_DROP_COUNT_PIPE6r, register_type_global },
    { IDB_OBM2_LOSSY_LO_PKT_DROP_COUNT_PIPE7r, register_type_global },
    { IDB_OBM2_LOSSY_LO_PKT_DROP_COUNTr, register_type_global },
    { IDB_OBM2_MAX_USAGE_1_PIPE0r, register_type_global },
    { IDB_OBM2_MAX_USAGE_1_PIPE1r, register_type_global },
    { IDB_OBM2_MAX_USAGE_1_PIPE2r, register_type_global },
    { IDB_OBM2_MAX_USAGE_1_PIPE3r, register_type_global },
    { IDB_OBM2_MAX_USAGE_1_PIPE4r, register_type_global },
    { IDB_OBM2_MAX_USAGE_1_PIPE5r, register_type_global },
    { IDB_OBM2_MAX_USAGE_1_PIPE6r, register_type_global },
    { IDB_OBM2_MAX_USAGE_1_PIPE7r, register_type_global },
    { IDB_OBM2_MAX_USAGE_1r, register_type_global },
    { IDB_OBM2_MAX_USAGE_2_PIPE0r, register_type_global },
    { IDB_OBM2_MAX_USAGE_2_PIPE1r, register_type_global },
    { IDB_OBM2_MAX_USAGE_2_PIPE2r, register_type_global },
    { IDB_OBM2_MAX_USAGE_2_PIPE3r, register_type_global },
    { IDB_OBM2_MAX_USAGE_2_PIPE4r, register_type_global },
    { IDB_OBM2_MAX_USAGE_2_PIPE5r, register_type_global },
    { IDB_OBM2_MAX_USAGE_2_PIPE6r, register_type_global },
    { IDB_OBM2_MAX_USAGE_2_PIPE7r, register_type_global },
    { IDB_OBM2_MAX_USAGE_2r, register_type_global },
    { IDB_OBM2_MAX_USAGE_PIPE0r, register_type_global },
    { IDB_OBM2_MAX_USAGE_PIPE1r, register_type_global },
    { IDB_OBM2_MAX_USAGE_PIPE2r, register_type_global },
    { IDB_OBM2_MAX_USAGE_PIPE3r, register_type_global },
    { IDB_OBM2_MAX_USAGE_PIPE4r, register_type_global },
    { IDB_OBM2_MAX_USAGE_PIPE5r, register_type_global },
    { IDB_OBM2_MAX_USAGE_PIPE6r, register_type_global },
    { IDB_OBM2_MAX_USAGE_PIPE7r, register_type_global },
    { IDB_OBM2_MAX_USAGE_SELECT_PIPE0r, register_type_global },
    { IDB_OBM2_MAX_USAGE_SELECT_PIPE1r, register_type_global },
    { IDB_OBM2_MAX_USAGE_SELECT_PIPE2r, register_type_global },
    { IDB_OBM2_MAX_USAGE_SELECT_PIPE3r, register_type_global },
    { IDB_OBM2_MAX_USAGE_SELECT_PIPE4r, register_type_global },
    { IDB_OBM2_MAX_USAGE_SELECT_PIPE5r, register_type_global },
    { IDB_OBM2_MAX_USAGE_SELECT_PIPE6r, register_type_global },
    { IDB_OBM2_MAX_USAGE_SELECT_PIPE7r, register_type_global },
    { IDB_OBM2_MAX_USAGE_SELECTr, register_type_global },
    { IDB_OBM2_MAX_USAGEr, register_type_global },
    { IDB_OBM2_MONITOR_STATS_CONFIG_PIPE0r, register_type_global },
    { IDB_OBM2_MONITOR_STATS_CONFIG_PIPE1r, register_type_global },
    { IDB_OBM2_MONITOR_STATS_CONFIG_PIPE2r, register_type_global },
    { IDB_OBM2_MONITOR_STATS_CONFIG_PIPE3r, register_type_global },
    { IDB_OBM2_MONITOR_STATS_CONFIG_PIPE4r, register_type_global },
    { IDB_OBM2_MONITOR_STATS_CONFIG_PIPE5r, register_type_global },
    { IDB_OBM2_MONITOR_STATS_CONFIG_PIPE6r, register_type_global },
    { IDB_OBM2_MONITOR_STATS_CONFIG_PIPE7r, register_type_global },
    { IDB_OBM2_MONITOR_STATS_CONFIGr, register_type_global },
    { IDB_OBM2_OPAQUE_TAG_CONFIG_0_PIPE0r, register_type_global },
    { IDB_OBM2_OPAQUE_TAG_CONFIG_0_PIPE1r, register_type_global },
    { IDB_OBM2_OPAQUE_TAG_CONFIG_0_PIPE2r, register_type_global },
    { IDB_OBM2_OPAQUE_TAG_CONFIG_0_PIPE3r, register_type_global },
    { IDB_OBM2_OPAQUE_TAG_CONFIG_0_PIPE4r, register_type_global },
    { IDB_OBM2_OPAQUE_TAG_CONFIG_0_PIPE5r, register_type_global },
    { IDB_OBM2_OPAQUE_TAG_CONFIG_0_PIPE6r, register_type_global },
    { IDB_OBM2_OPAQUE_TAG_CONFIG_0_PIPE7r, register_type_global },
    { IDB_OBM2_OPAQUE_TAG_CONFIG_0r, register_type_global },
    { IDB_OBM2_OPAQUE_TAG_CONFIG_1_PIPE0r, register_type_global },
    { IDB_OBM2_OPAQUE_TAG_CONFIG_1_PIPE1r, register_type_global },
    { IDB_OBM2_OPAQUE_TAG_CONFIG_1_PIPE2r, register_type_global },
    { IDB_OBM2_OPAQUE_TAG_CONFIG_1_PIPE3r, register_type_global },
    { IDB_OBM2_OPAQUE_TAG_CONFIG_1_PIPE4r, register_type_global },
    { IDB_OBM2_OPAQUE_TAG_CONFIG_1_PIPE5r, register_type_global },
    { IDB_OBM2_OPAQUE_TAG_CONFIG_1_PIPE6r, register_type_global },
    { IDB_OBM2_OPAQUE_TAG_CONFIG_1_PIPE7r, register_type_global },
    { IDB_OBM2_OPAQUE_TAG_CONFIG_1r, register_type_global },
    { IDB_OBM2_OUTER_TPID_0_PIPE0r, register_type_global },
    { IDB_OBM2_OUTER_TPID_0_PIPE1r, register_type_global },
    { IDB_OBM2_OUTER_TPID_0_PIPE2r, register_type_global },
    { IDB_OBM2_OUTER_TPID_0_PIPE3r, register_type_global },
    { IDB_OBM2_OUTER_TPID_0_PIPE4r, register_type_global },
    { IDB_OBM2_OUTER_TPID_0_PIPE5r, register_type_global },
    { IDB_OBM2_OUTER_TPID_0_PIPE6r, register_type_global },
    { IDB_OBM2_OUTER_TPID_0_PIPE7r, register_type_global },
    { IDB_OBM2_OUTER_TPID_0r, register_type_global },
    { IDB_OBM2_OUTER_TPID_1_PIPE0r, register_type_global },
    { IDB_OBM2_OUTER_TPID_1_PIPE1r, register_type_global },
    { IDB_OBM2_OUTER_TPID_1_PIPE2r, register_type_global },
    { IDB_OBM2_OUTER_TPID_1_PIPE3r, register_type_global },
    { IDB_OBM2_OUTER_TPID_1_PIPE4r, register_type_global },
    { IDB_OBM2_OUTER_TPID_1_PIPE5r, register_type_global },
    { IDB_OBM2_OUTER_TPID_1_PIPE6r, register_type_global },
    { IDB_OBM2_OUTER_TPID_1_PIPE7r, register_type_global },
    { IDB_OBM2_OUTER_TPID_1r, register_type_global },
    { IDB_OBM2_OUTER_TPID_2_PIPE0r, register_type_global },
    { IDB_OBM2_OUTER_TPID_2_PIPE1r, register_type_global },
    { IDB_OBM2_OUTER_TPID_2_PIPE2r, register_type_global },
    { IDB_OBM2_OUTER_TPID_2_PIPE3r, register_type_global },
    { IDB_OBM2_OUTER_TPID_2_PIPE4r, register_type_global },
    { IDB_OBM2_OUTER_TPID_2_PIPE5r, register_type_global },
    { IDB_OBM2_OUTER_TPID_2_PIPE6r, register_type_global },
    { IDB_OBM2_OUTER_TPID_2_PIPE7r, register_type_global },
    { IDB_OBM2_OUTER_TPID_2r, register_type_global },
    { IDB_OBM2_OUTER_TPID_3_PIPE0r, register_type_global },
    { IDB_OBM2_OUTER_TPID_3_PIPE1r, register_type_global },
    { IDB_OBM2_OUTER_TPID_3_PIPE2r, register_type_global },
    { IDB_OBM2_OUTER_TPID_3_PIPE3r, register_type_global },
    { IDB_OBM2_OUTER_TPID_3_PIPE4r, register_type_global },
    { IDB_OBM2_OUTER_TPID_3_PIPE5r, register_type_global },
    { IDB_OBM2_OUTER_TPID_3_PIPE6r, register_type_global },
    { IDB_OBM2_OUTER_TPID_3_PIPE7r, register_type_global },
    { IDB_OBM2_OUTER_TPID_3r, register_type_global },
    { IDB_OBM2_OUTER_TPID_PIPE0r, register_type_global },
    { IDB_OBM2_OUTER_TPID_PIPE1r, register_type_global },
    { IDB_OBM2_OUTER_TPID_PIPE2r, register_type_global },
    { IDB_OBM2_OUTER_TPID_PIPE3r, register_type_global },
    { IDB_OBM2_OUTER_TPID_PIPE4r, register_type_global },
    { IDB_OBM2_OUTER_TPID_PIPE5r, register_type_global },
    { IDB_OBM2_OUTER_TPID_PIPE6r, register_type_global },
    { IDB_OBM2_OUTER_TPID_PIPE7r, register_type_global },
    { IDB_OBM2_OUTER_TPIDr, register_type_global },
    { IDB_OBM2_OVERSUB_MON_ECC_STATUS_PIPE0r, register_type_global },
    { IDB_OBM2_OVERSUB_MON_ECC_STATUS_PIPE1r, register_type_global },
    { IDB_OBM2_OVERSUB_MON_ECC_STATUS_PIPE2r, register_type_global },
    { IDB_OBM2_OVERSUB_MON_ECC_STATUS_PIPE3r, register_type_global },
    { IDB_OBM2_OVERSUB_MON_ECC_STATUS_PIPE4r, register_type_global },
    { IDB_OBM2_OVERSUB_MON_ECC_STATUS_PIPE5r, register_type_global },
    { IDB_OBM2_OVERSUB_MON_ECC_STATUS_PIPE6r, register_type_global },
    { IDB_OBM2_OVERSUB_MON_ECC_STATUS_PIPE7r, register_type_global },
    { IDB_OBM2_OVERSUB_MON_ECC_STATUSr, register_type_global },
    { IDB_OBM2_PORT_CONFIG_PIPE0r, register_type_global },
    { IDB_OBM2_PORT_CONFIG_PIPE1r, register_type_global },
    { IDB_OBM2_PORT_CONFIG_PIPE2r, register_type_global },
    { IDB_OBM2_PORT_CONFIG_PIPE3r, register_type_global },
    { IDB_OBM2_PORT_CONFIG_PIPE4r, register_type_global },
    { IDB_OBM2_PORT_CONFIG_PIPE5r, register_type_global },
    { IDB_OBM2_PORT_CONFIG_PIPE6r, register_type_global },
    { IDB_OBM2_PORT_CONFIG_PIPE7r, register_type_global },
    { IDB_OBM2_PORT_CONFIGr, register_type_global },
    { IDB_OBM2_PROTOCOL_CONTROL_0_PIPE0r, register_type_global },
    { IDB_OBM2_PROTOCOL_CONTROL_0_PIPE1r, register_type_global },
    { IDB_OBM2_PROTOCOL_CONTROL_0_PIPE2r, register_type_global },
    { IDB_OBM2_PROTOCOL_CONTROL_0_PIPE3r, register_type_global },
    { IDB_OBM2_PROTOCOL_CONTROL_0_PIPE4r, register_type_global },
    { IDB_OBM2_PROTOCOL_CONTROL_0_PIPE5r, register_type_global },
    { IDB_OBM2_PROTOCOL_CONTROL_0_PIPE6r, register_type_global },
    { IDB_OBM2_PROTOCOL_CONTROL_0_PIPE7r, register_type_global },
    { IDB_OBM2_PROTOCOL_CONTROL_0r, register_type_global },
    { IDB_OBM2_PROTOCOL_CONTROL_1_PIPE0r, register_type_global },
    { IDB_OBM2_PROTOCOL_CONTROL_1_PIPE1r, register_type_global },
    { IDB_OBM2_PROTOCOL_CONTROL_1_PIPE2r, register_type_global },
    { IDB_OBM2_PROTOCOL_CONTROL_1_PIPE3r, register_type_global },
    { IDB_OBM2_PROTOCOL_CONTROL_1_PIPE4r, register_type_global },
    { IDB_OBM2_PROTOCOL_CONTROL_1_PIPE5r, register_type_global },
    { IDB_OBM2_PROTOCOL_CONTROL_1_PIPE6r, register_type_global },
    { IDB_OBM2_PROTOCOL_CONTROL_1_PIPE7r, register_type_global },
    { IDB_OBM2_PROTOCOL_CONTROL_1r, register_type_global },
    { IDB_OBM2_PROTOCOL_CONTROL_2_PIPE0r, register_type_global },
    { IDB_OBM2_PROTOCOL_CONTROL_2_PIPE1r, register_type_global },
    { IDB_OBM2_PROTOCOL_CONTROL_2_PIPE2r, register_type_global },
    { IDB_OBM2_PROTOCOL_CONTROL_2_PIPE3r, register_type_global },
    { IDB_OBM2_PROTOCOL_CONTROL_2_PIPE4r, register_type_global },
    { IDB_OBM2_PROTOCOL_CONTROL_2_PIPE5r, register_type_global },
    { IDB_OBM2_PROTOCOL_CONTROL_2_PIPE6r, register_type_global },
    { IDB_OBM2_PROTOCOL_CONTROL_2_PIPE7r, register_type_global },
    { IDB_OBM2_PROTOCOL_CONTROL_2r, register_type_global },
    { IDB_OBM2_RAM_CONTROL_PIPE0r, register_type_global },
    { IDB_OBM2_RAM_CONTROL_PIPE1r, register_type_global },
    { IDB_OBM2_RAM_CONTROL_PIPE2r, register_type_global },
    { IDB_OBM2_RAM_CONTROL_PIPE3r, register_type_global },
    { IDB_OBM2_RAM_CONTROL_PIPE4r, register_type_global },
    { IDB_OBM2_RAM_CONTROL_PIPE5r, register_type_global },
    { IDB_OBM2_RAM_CONTROL_PIPE6r, register_type_global },
    { IDB_OBM2_RAM_CONTROL_PIPE7r, register_type_global },
    { IDB_OBM2_RAM_CONTROLr, register_type_global },
    { IDB_OBM2_SER_CONTROLr, register_type_global },
    { IDB_OBM2_SHARED_CONFIG_PIPE0r, register_type_global },
    { IDB_OBM2_SHARED_CONFIG_PIPE1r, register_type_global },
    { IDB_OBM2_SHARED_CONFIG_PIPE2r, register_type_global },
    { IDB_OBM2_SHARED_CONFIG_PIPE3r, register_type_global },
    { IDB_OBM2_SHARED_CONFIG_PIPE4r, register_type_global },
    { IDB_OBM2_SHARED_CONFIG_PIPE5r, register_type_global },
    { IDB_OBM2_SHARED_CONFIG_PIPE6r, register_type_global },
    { IDB_OBM2_SHARED_CONFIG_PIPE7r, register_type_global },
    { IDB_OBM2_SHARED_CONFIGr, register_type_global },
    { IDB_OBM2_TDM_PIPE0r, register_type_global },
    { IDB_OBM2_TDM_PIPE1r, register_type_global },
    { IDB_OBM2_TDM_PIPE2r, register_type_global },
    { IDB_OBM2_TDM_PIPE3r, register_type_global },
    { IDB_OBM2_TDM_PIPE4r, register_type_global },
    { IDB_OBM2_TDM_PIPE5r, register_type_global },
    { IDB_OBM2_TDM_PIPE6r, register_type_global },
    { IDB_OBM2_TDM_PIPE7r, register_type_global },
    { IDB_OBM2_TDMr, register_type_global },
    { IDB_OBM2_THRESHOLD_1_PIPE0r, register_type_global },
    { IDB_OBM2_THRESHOLD_1_PIPE1r, register_type_global },
    { IDB_OBM2_THRESHOLD_1_PIPE2r, register_type_global },
    { IDB_OBM2_THRESHOLD_1_PIPE3r, register_type_global },
    { IDB_OBM2_THRESHOLD_1_PIPE4r, register_type_global },
    { IDB_OBM2_THRESHOLD_1_PIPE5r, register_type_global },
    { IDB_OBM2_THRESHOLD_1_PIPE6r, register_type_global },
    { IDB_OBM2_THRESHOLD_1_PIPE7r, register_type_global },
    { IDB_OBM2_THRESHOLD_1r, register_type_global },
    { IDB_OBM2_THRESHOLD_PIPE0r, register_type_global },
    { IDB_OBM2_THRESHOLD_PIPE1r, register_type_global },
    { IDB_OBM2_THRESHOLD_PIPE2r, register_type_global },
    { IDB_OBM2_THRESHOLD_PIPE3r, register_type_global },
    { IDB_OBM2_THRESHOLD_PIPE4r, register_type_global },
    { IDB_OBM2_THRESHOLD_PIPE5r, register_type_global },
    { IDB_OBM2_THRESHOLD_PIPE6r, register_type_global },
    { IDB_OBM2_THRESHOLD_PIPE7r, register_type_global },
    { IDB_OBM2_THRESHOLDr, register_type_global },
    { IDB_OBM2_USAGE_1_PIPE0r, register_type_global },
    { IDB_OBM2_USAGE_1_PIPE1r, register_type_global },
    { IDB_OBM2_USAGE_1_PIPE2r, register_type_global },
    { IDB_OBM2_USAGE_1_PIPE3r, register_type_global },
    { IDB_OBM2_USAGE_1_PIPE4r, register_type_global },
    { IDB_OBM2_USAGE_1_PIPE5r, register_type_global },
    { IDB_OBM2_USAGE_1_PIPE6r, register_type_global },
    { IDB_OBM2_USAGE_1_PIPE7r, register_type_global },
    { IDB_OBM2_USAGE_1r, register_type_global },
    { IDB_OBM2_USAGE_PIPE0r, register_type_global },
    { IDB_OBM2_USAGE_PIPE1r, register_type_global },
    { IDB_OBM2_USAGE_PIPE2r, register_type_global },
    { IDB_OBM2_USAGE_PIPE3r, register_type_global },
    { IDB_OBM2_USAGE_PIPE4r, register_type_global },
    { IDB_OBM2_USAGE_PIPE5r, register_type_global },
    { IDB_OBM2_USAGE_PIPE6r, register_type_global },
    { IDB_OBM2_USAGE_PIPE7r, register_type_global },
    { IDB_OBM2_USAGEr, register_type_global },
    { IDB_OBM3_BUFFER_CONFIG_PIPE0r, register_type_global },
    { IDB_OBM3_BUFFER_CONFIG_PIPE1r, register_type_global },
    { IDB_OBM3_BUFFER_CONFIG_PIPE2r, register_type_global },
    { IDB_OBM3_BUFFER_CONFIG_PIPE3r, register_type_global },
    { IDB_OBM3_BUFFER_CONFIG_PIPE4r, register_type_global },
    { IDB_OBM3_BUFFER_CONFIG_PIPE5r, register_type_global },
    { IDB_OBM3_BUFFER_CONFIG_PIPE6r, register_type_global },
    { IDB_OBM3_BUFFER_CONFIG_PIPE7r, register_type_global },
    { IDB_OBM3_BUFFER_CONFIGr, register_type_global },
    { IDB_OBM3_CONTROL_PIPE0r, register_type_global },
    { IDB_OBM3_CONTROL_PIPE1r, register_type_global },
    { IDB_OBM3_CONTROL_PIPE2r, register_type_global },
    { IDB_OBM3_CONTROL_PIPE3r, register_type_global },
    { IDB_OBM3_CONTROL_PIPE4r, register_type_global },
    { IDB_OBM3_CONTROL_PIPE5r, register_type_global },
    { IDB_OBM3_CONTROL_PIPE6r, register_type_global },
    { IDB_OBM3_CONTROL_PIPE7r, register_type_global },
    { IDB_OBM3_CONTROLr, register_type_global },
    { IDB_OBM3_CTRL_ECC_STATUS_PIPE0r, register_type_global },
    { IDB_OBM3_CTRL_ECC_STATUS_PIPE1r, register_type_global },
    { IDB_OBM3_CTRL_ECC_STATUS_PIPE2r, register_type_global },
    { IDB_OBM3_CTRL_ECC_STATUS_PIPE3r, register_type_global },
    { IDB_OBM3_CTRL_ECC_STATUS_PIPE4r, register_type_global },
    { IDB_OBM3_CTRL_ECC_STATUS_PIPE5r, register_type_global },
    { IDB_OBM3_CTRL_ECC_STATUS_PIPE6r, register_type_global },
    { IDB_OBM3_CTRL_ECC_STATUS_PIPE7r, register_type_global },
    { IDB_OBM3_CTRL_ECC_STATUSr, register_type_global },
    { IDB_OBM3_CT_THRESHOLD_PIPE0r, register_type_global },
    { IDB_OBM3_CT_THRESHOLD_PIPE1r, register_type_global },
    { IDB_OBM3_CT_THRESHOLD_PIPE2r, register_type_global },
    { IDB_OBM3_CT_THRESHOLD_PIPE3r, register_type_global },
    { IDB_OBM3_CT_THRESHOLD_PIPE4r, register_type_global },
    { IDB_OBM3_CT_THRESHOLD_PIPE5r, register_type_global },
    { IDB_OBM3_CT_THRESHOLD_PIPE6r, register_type_global },
    { IDB_OBM3_CT_THRESHOLD_PIPE7r, register_type_global },
    { IDB_OBM3_CT_THRESHOLDr, register_type_global },
    { IDB_OBM3_DATA_ECC_STATUS_PIPE0r, register_type_global },
    { IDB_OBM3_DATA_ECC_STATUS_PIPE1r, register_type_global },
    { IDB_OBM3_DATA_ECC_STATUS_PIPE2r, register_type_global },
    { IDB_OBM3_DATA_ECC_STATUS_PIPE3r, register_type_global },
    { IDB_OBM3_DATA_ECC_STATUS_PIPE4r, register_type_global },
    { IDB_OBM3_DATA_ECC_STATUS_PIPE5r, register_type_global },
    { IDB_OBM3_DATA_ECC_STATUS_PIPE6r, register_type_global },
    { IDB_OBM3_DATA_ECC_STATUS_PIPE7r, register_type_global },
    { IDB_OBM3_DATA_ECC_STATUSr, register_type_global },
    { IDB_OBM3_DBG_A_PIPE0r, register_type_global },
    { IDB_OBM3_DBG_A_PIPE1r, register_type_global },
    { IDB_OBM3_DBG_A_PIPE2r, register_type_global },
    { IDB_OBM3_DBG_A_PIPE3r, register_type_global },
    { IDB_OBM3_DBG_A_PIPE4r, register_type_global },
    { IDB_OBM3_DBG_A_PIPE5r, register_type_global },
    { IDB_OBM3_DBG_A_PIPE6r, register_type_global },
    { IDB_OBM3_DBG_A_PIPE7r, register_type_global },
    { IDB_OBM3_DBG_Ar, register_type_global },
    { IDB_OBM3_DBG_B_PIPE0r, register_type_global },
    { IDB_OBM3_DBG_B_PIPE1r, register_type_global },
    { IDB_OBM3_DBG_B_PIPE2r, register_type_global },
    { IDB_OBM3_DBG_B_PIPE3r, register_type_global },
    { IDB_OBM3_DBG_B_PIPE4r, register_type_global },
    { IDB_OBM3_DBG_B_PIPE5r, register_type_global },
    { IDB_OBM3_DBG_B_PIPE6r, register_type_global },
    { IDB_OBM3_DBG_B_PIPE7r, register_type_global },
    { IDB_OBM3_DBG_Br, register_type_global },
    { IDB_OBM3_FC_THRESHOLD_1_PIPE0r, register_type_global },
    { IDB_OBM3_FC_THRESHOLD_1_PIPE1r, register_type_global },
    { IDB_OBM3_FC_THRESHOLD_1_PIPE2r, register_type_global },
    { IDB_OBM3_FC_THRESHOLD_1_PIPE3r, register_type_global },
    { IDB_OBM3_FC_THRESHOLD_1_PIPE4r, register_type_global },
    { IDB_OBM3_FC_THRESHOLD_1_PIPE5r, register_type_global },
    { IDB_OBM3_FC_THRESHOLD_1_PIPE6r, register_type_global },
    { IDB_OBM3_FC_THRESHOLD_1_PIPE7r, register_type_global },
    { IDB_OBM3_FC_THRESHOLD_1r, register_type_global },
    { IDB_OBM3_FC_THRESHOLD_PIPE0r, register_type_global },
    { IDB_OBM3_FC_THRESHOLD_PIPE1r, register_type_global },
    { IDB_OBM3_FC_THRESHOLD_PIPE2r, register_type_global },
    { IDB_OBM3_FC_THRESHOLD_PIPE3r, register_type_global },
    { IDB_OBM3_FC_THRESHOLD_PIPE4r, register_type_global },
    { IDB_OBM3_FC_THRESHOLD_PIPE5r, register_type_global },
    { IDB_OBM3_FC_THRESHOLD_PIPE6r, register_type_global },
    { IDB_OBM3_FC_THRESHOLD_PIPE7r, register_type_global },
    { IDB_OBM3_FC_THRESHOLDr, register_type_global },
    { IDB_OBM3_FLOW_CONTROL_CONFIG_PIPE0r, register_type_global },
    { IDB_OBM3_FLOW_CONTROL_CONFIG_PIPE1r, register_type_global },
    { IDB_OBM3_FLOW_CONTROL_CONFIG_PIPE2r, register_type_global },
    { IDB_OBM3_FLOW_CONTROL_CONFIG_PIPE3r, register_type_global },
    { IDB_OBM3_FLOW_CONTROL_CONFIG_PIPE4r, register_type_global },
    { IDB_OBM3_FLOW_CONTROL_CONFIG_PIPE5r, register_type_global },
    { IDB_OBM3_FLOW_CONTROL_CONFIG_PIPE6r, register_type_global },
    { IDB_OBM3_FLOW_CONTROL_CONFIG_PIPE7r, register_type_global },
    { IDB_OBM3_FLOW_CONTROL_CONFIGr, register_type_global },
    { IDB_OBM3_FLOW_CONTROL_EVENT_COUNT_PIPE0r, register_type_global },
    { IDB_OBM3_FLOW_CONTROL_EVENT_COUNT_PIPE1r, register_type_global },
    { IDB_OBM3_FLOW_CONTROL_EVENT_COUNT_PIPE2r, register_type_global },
    { IDB_OBM3_FLOW_CONTROL_EVENT_COUNT_PIPE3r, register_type_global },
    { IDB_OBM3_FLOW_CONTROL_EVENT_COUNT_PIPE4r, register_type_global },
    { IDB_OBM3_FLOW_CONTROL_EVENT_COUNT_PIPE5r, register_type_global },
    { IDB_OBM3_FLOW_CONTROL_EVENT_COUNT_PIPE6r, register_type_global },
    { IDB_OBM3_FLOW_CONTROL_EVENT_COUNT_PIPE7r, register_type_global },
    { IDB_OBM3_FLOW_CONTROL_EVENT_COUNTr, register_type_global },
    { IDB_OBM3_HW_STATUS_PIPE0r, register_type_global },
    { IDB_OBM3_HW_STATUS_PIPE1r, register_type_global },
    { IDB_OBM3_HW_STATUS_PIPE2r, register_type_global },
    { IDB_OBM3_HW_STATUS_PIPE3r, register_type_global },
    { IDB_OBM3_HW_STATUS_PIPE4r, register_type_global },
    { IDB_OBM3_HW_STATUS_PIPE5r, register_type_global },
    { IDB_OBM3_HW_STATUS_PIPE6r, register_type_global },
    { IDB_OBM3_HW_STATUS_PIPE7r, register_type_global },
    { IDB_OBM3_HW_STATUSr, register_type_global },
    { IDB_OBM3_LOSSLESS0_BYTE_DROP_COUNT_PIPE0r, register_type_global },
    { IDB_OBM3_LOSSLESS0_BYTE_DROP_COUNT_PIPE1r, register_type_global },
    { IDB_OBM3_LOSSLESS0_BYTE_DROP_COUNT_PIPE2r, register_type_global },
    { IDB_OBM3_LOSSLESS0_BYTE_DROP_COUNT_PIPE3r, register_type_global },
    { IDB_OBM3_LOSSLESS0_BYTE_DROP_COUNT_PIPE4r, register_type_global },
    { IDB_OBM3_LOSSLESS0_BYTE_DROP_COUNT_PIPE5r, register_type_global },
    { IDB_OBM3_LOSSLESS0_BYTE_DROP_COUNT_PIPE6r, register_type_global },
    { IDB_OBM3_LOSSLESS0_BYTE_DROP_COUNT_PIPE7r, register_type_global },
    { IDB_OBM3_LOSSLESS0_BYTE_DROP_COUNTr, register_type_global },
    { IDB_OBM3_LOSSLESS0_PKT_DROP_COUNT_PIPE0r, register_type_global },
    { IDB_OBM3_LOSSLESS0_PKT_DROP_COUNT_PIPE1r, register_type_global },
    { IDB_OBM3_LOSSLESS0_PKT_DROP_COUNT_PIPE2r, register_type_global },
    { IDB_OBM3_LOSSLESS0_PKT_DROP_COUNT_PIPE3r, register_type_global },
    { IDB_OBM3_LOSSLESS0_PKT_DROP_COUNT_PIPE4r, register_type_global },
    { IDB_OBM3_LOSSLESS0_PKT_DROP_COUNT_PIPE5r, register_type_global },
    { IDB_OBM3_LOSSLESS0_PKT_DROP_COUNT_PIPE6r, register_type_global },
    { IDB_OBM3_LOSSLESS0_PKT_DROP_COUNT_PIPE7r, register_type_global },
    { IDB_OBM3_LOSSLESS0_PKT_DROP_COUNTr, register_type_global },
    { IDB_OBM3_LOSSLESS1_BYTE_DROP_COUNT_PIPE0r, register_type_global },
    { IDB_OBM3_LOSSLESS1_BYTE_DROP_COUNT_PIPE1r, register_type_global },
    { IDB_OBM3_LOSSLESS1_BYTE_DROP_COUNT_PIPE2r, register_type_global },
    { IDB_OBM3_LOSSLESS1_BYTE_DROP_COUNT_PIPE3r, register_type_global },
    { IDB_OBM3_LOSSLESS1_BYTE_DROP_COUNT_PIPE4r, register_type_global },
    { IDB_OBM3_LOSSLESS1_BYTE_DROP_COUNT_PIPE5r, register_type_global },
    { IDB_OBM3_LOSSLESS1_BYTE_DROP_COUNT_PIPE6r, register_type_global },
    { IDB_OBM3_LOSSLESS1_BYTE_DROP_COUNT_PIPE7r, register_type_global },
    { IDB_OBM3_LOSSLESS1_BYTE_DROP_COUNTr, register_type_global },
    { IDB_OBM3_LOSSLESS1_PKT_DROP_COUNT_PIPE0r, register_type_global },
    { IDB_OBM3_LOSSLESS1_PKT_DROP_COUNT_PIPE1r, register_type_global },
    { IDB_OBM3_LOSSLESS1_PKT_DROP_COUNT_PIPE2r, register_type_global },
    { IDB_OBM3_LOSSLESS1_PKT_DROP_COUNT_PIPE3r, register_type_global },
    { IDB_OBM3_LOSSLESS1_PKT_DROP_COUNT_PIPE4r, register_type_global },
    { IDB_OBM3_LOSSLESS1_PKT_DROP_COUNT_PIPE5r, register_type_global },
    { IDB_OBM3_LOSSLESS1_PKT_DROP_COUNT_PIPE6r, register_type_global },
    { IDB_OBM3_LOSSLESS1_PKT_DROP_COUNT_PIPE7r, register_type_global },
    { IDB_OBM3_LOSSLESS1_PKT_DROP_COUNTr, register_type_global },
    { IDB_OBM3_LOSSY_HI_BYTE_DROP_COUNT_PIPE0r, register_type_global },
    { IDB_OBM3_LOSSY_HI_BYTE_DROP_COUNT_PIPE1r, register_type_global },
    { IDB_OBM3_LOSSY_HI_BYTE_DROP_COUNT_PIPE2r, register_type_global },
    { IDB_OBM3_LOSSY_HI_BYTE_DROP_COUNT_PIPE3r, register_type_global },
    { IDB_OBM3_LOSSY_HI_BYTE_DROP_COUNT_PIPE4r, register_type_global },
    { IDB_OBM3_LOSSY_HI_BYTE_DROP_COUNT_PIPE5r, register_type_global },
    { IDB_OBM3_LOSSY_HI_BYTE_DROP_COUNT_PIPE6r, register_type_global },
    { IDB_OBM3_LOSSY_HI_BYTE_DROP_COUNT_PIPE7r, register_type_global },
    { IDB_OBM3_LOSSY_HI_BYTE_DROP_COUNTr, register_type_global },
    { IDB_OBM3_LOSSY_HI_PKT_DROP_COUNT_PIPE0r, register_type_global },
    { IDB_OBM3_LOSSY_HI_PKT_DROP_COUNT_PIPE1r, register_type_global },
    { IDB_OBM3_LOSSY_HI_PKT_DROP_COUNT_PIPE2r, register_type_global },
    { IDB_OBM3_LOSSY_HI_PKT_DROP_COUNT_PIPE3r, register_type_global },
    { IDB_OBM3_LOSSY_HI_PKT_DROP_COUNT_PIPE4r, register_type_global },
    { IDB_OBM3_LOSSY_HI_PKT_DROP_COUNT_PIPE5r, register_type_global },
    { IDB_OBM3_LOSSY_HI_PKT_DROP_COUNT_PIPE6r, register_type_global },
    { IDB_OBM3_LOSSY_HI_PKT_DROP_COUNT_PIPE7r, register_type_global },
    { IDB_OBM3_LOSSY_HI_PKT_DROP_COUNTr, register_type_global },
    { IDB_OBM3_LOSSY_LO_BYTE_DROP_COUNT_PIPE0r, register_type_global },
    { IDB_OBM3_LOSSY_LO_BYTE_DROP_COUNT_PIPE1r, register_type_global },
    { IDB_OBM3_LOSSY_LO_BYTE_DROP_COUNT_PIPE2r, register_type_global },
    { IDB_OBM3_LOSSY_LO_BYTE_DROP_COUNT_PIPE3r, register_type_global },
    { IDB_OBM3_LOSSY_LO_BYTE_DROP_COUNT_PIPE4r, register_type_global },
    { IDB_OBM3_LOSSY_LO_BYTE_DROP_COUNT_PIPE5r, register_type_global },
    { IDB_OBM3_LOSSY_LO_BYTE_DROP_COUNT_PIPE6r, register_type_global },
    { IDB_OBM3_LOSSY_LO_BYTE_DROP_COUNT_PIPE7r, register_type_global },
    { IDB_OBM3_LOSSY_LO_BYTE_DROP_COUNTr, register_type_global },
    { IDB_OBM3_LOSSY_LO_PKT_DROP_COUNT_PIPE0r, register_type_global },
    { IDB_OBM3_LOSSY_LO_PKT_DROP_COUNT_PIPE1r, register_type_global },
    { IDB_OBM3_LOSSY_LO_PKT_DROP_COUNT_PIPE2r, register_type_global },
    { IDB_OBM3_LOSSY_LO_PKT_DROP_COUNT_PIPE3r, register_type_global },
    { IDB_OBM3_LOSSY_LO_PKT_DROP_COUNT_PIPE4r, register_type_global },
    { IDB_OBM3_LOSSY_LO_PKT_DROP_COUNT_PIPE5r, register_type_global },
    { IDB_OBM3_LOSSY_LO_PKT_DROP_COUNT_PIPE6r, register_type_global },
    { IDB_OBM3_LOSSY_LO_PKT_DROP_COUNT_PIPE7r, register_type_global },
    { IDB_OBM3_LOSSY_LO_PKT_DROP_COUNTr, register_type_global },
    { IDB_OBM3_MAX_USAGE_1_PIPE0r, register_type_global },
    { IDB_OBM3_MAX_USAGE_1_PIPE1r, register_type_global },
    { IDB_OBM3_MAX_USAGE_1_PIPE2r, register_type_global },
    { IDB_OBM3_MAX_USAGE_1_PIPE3r, register_type_global },
    { IDB_OBM3_MAX_USAGE_1_PIPE4r, register_type_global },
    { IDB_OBM3_MAX_USAGE_1_PIPE5r, register_type_global },
    { IDB_OBM3_MAX_USAGE_1_PIPE6r, register_type_global },
    { IDB_OBM3_MAX_USAGE_1_PIPE7r, register_type_global },
    { IDB_OBM3_MAX_USAGE_1r, register_type_global },
    { IDB_OBM3_MAX_USAGE_2_PIPE0r, register_type_global },
    { IDB_OBM3_MAX_USAGE_2_PIPE1r, register_type_global },
    { IDB_OBM3_MAX_USAGE_2_PIPE2r, register_type_global },
    { IDB_OBM3_MAX_USAGE_2_PIPE3r, register_type_global },
    { IDB_OBM3_MAX_USAGE_2_PIPE4r, register_type_global },
    { IDB_OBM3_MAX_USAGE_2_PIPE5r, register_type_global },
    { IDB_OBM3_MAX_USAGE_2_PIPE6r, register_type_global },
    { IDB_OBM3_MAX_USAGE_2_PIPE7r, register_type_global },
    { IDB_OBM3_MAX_USAGE_2r, register_type_global },
    { IDB_OBM3_MAX_USAGE_PIPE0r, register_type_global },
    { IDB_OBM3_MAX_USAGE_PIPE1r, register_type_global },
    { IDB_OBM3_MAX_USAGE_PIPE2r, register_type_global },
    { IDB_OBM3_MAX_USAGE_PIPE3r, register_type_global },
    { IDB_OBM3_MAX_USAGE_PIPE4r, register_type_global },
    { IDB_OBM3_MAX_USAGE_PIPE5r, register_type_global },
    { IDB_OBM3_MAX_USAGE_PIPE6r, register_type_global },
    { IDB_OBM3_MAX_USAGE_PIPE7r, register_type_global },
    { IDB_OBM3_MAX_USAGE_SELECT_PIPE0r, register_type_global },
    { IDB_OBM3_MAX_USAGE_SELECT_PIPE1r, register_type_global },
    { IDB_OBM3_MAX_USAGE_SELECT_PIPE2r, register_type_global },
    { IDB_OBM3_MAX_USAGE_SELECT_PIPE3r, register_type_global },
    { IDB_OBM3_MAX_USAGE_SELECT_PIPE4r, register_type_global },
    { IDB_OBM3_MAX_USAGE_SELECT_PIPE5r, register_type_global },
    { IDB_OBM3_MAX_USAGE_SELECT_PIPE6r, register_type_global },
    { IDB_OBM3_MAX_USAGE_SELECT_PIPE7r, register_type_global },
    { IDB_OBM3_MAX_USAGE_SELECTr, register_type_global },
    { IDB_OBM3_MAX_USAGEr, register_type_global },
    { IDB_OBM3_MONITOR_STATS_CONFIG_PIPE0r, register_type_global },
    { IDB_OBM3_MONITOR_STATS_CONFIG_PIPE1r, register_type_global },
    { IDB_OBM3_MONITOR_STATS_CONFIG_PIPE2r, register_type_global },
    { IDB_OBM3_MONITOR_STATS_CONFIG_PIPE3r, register_type_global },
    { IDB_OBM3_MONITOR_STATS_CONFIG_PIPE4r, register_type_global },
    { IDB_OBM3_MONITOR_STATS_CONFIG_PIPE5r, register_type_global },
    { IDB_OBM3_MONITOR_STATS_CONFIG_PIPE6r, register_type_global },
    { IDB_OBM3_MONITOR_STATS_CONFIG_PIPE7r, register_type_global },
    { IDB_OBM3_MONITOR_STATS_CONFIGr, register_type_global },
    { IDB_OBM3_OPAQUE_TAG_CONFIG_0_PIPE0r, register_type_global },
    { IDB_OBM3_OPAQUE_TAG_CONFIG_0_PIPE1r, register_type_global },
    { IDB_OBM3_OPAQUE_TAG_CONFIG_0_PIPE2r, register_type_global },
    { IDB_OBM3_OPAQUE_TAG_CONFIG_0_PIPE3r, register_type_global },
    { IDB_OBM3_OPAQUE_TAG_CONFIG_0_PIPE4r, register_type_global },
    { IDB_OBM3_OPAQUE_TAG_CONFIG_0_PIPE5r, register_type_global },
    { IDB_OBM3_OPAQUE_TAG_CONFIG_0_PIPE6r, register_type_global },
    { IDB_OBM3_OPAQUE_TAG_CONFIG_0_PIPE7r, register_type_global },
    { IDB_OBM3_OPAQUE_TAG_CONFIG_0r, register_type_global },
    { IDB_OBM3_OPAQUE_TAG_CONFIG_1_PIPE0r, register_type_global },
    { IDB_OBM3_OPAQUE_TAG_CONFIG_1_PIPE1r, register_type_global },
    { IDB_OBM3_OPAQUE_TAG_CONFIG_1_PIPE2r, register_type_global },
    { IDB_OBM3_OPAQUE_TAG_CONFIG_1_PIPE3r, register_type_global },
    { IDB_OBM3_OPAQUE_TAG_CONFIG_1_PIPE4r, register_type_global },
    { IDB_OBM3_OPAQUE_TAG_CONFIG_1_PIPE5r, register_type_global },
    { IDB_OBM3_OPAQUE_TAG_CONFIG_1_PIPE6r, register_type_global },
    { IDB_OBM3_OPAQUE_TAG_CONFIG_1_PIPE7r, register_type_global },
    { IDB_OBM3_OPAQUE_TAG_CONFIG_1r, register_type_global },
    { IDB_OBM3_OUTER_TPID_0_PIPE0r, register_type_global },
    { IDB_OBM3_OUTER_TPID_0_PIPE1r, register_type_global },
    { IDB_OBM3_OUTER_TPID_0_PIPE2r, register_type_global },
    { IDB_OBM3_OUTER_TPID_0_PIPE3r, register_type_global },
    { IDB_OBM3_OUTER_TPID_0_PIPE4r, register_type_global },
    { IDB_OBM3_OUTER_TPID_0_PIPE5r, register_type_global },
    { IDB_OBM3_OUTER_TPID_0_PIPE6r, register_type_global },
    { IDB_OBM3_OUTER_TPID_0_PIPE7r, register_type_global },
    { IDB_OBM3_OUTER_TPID_0r, register_type_global },
    { IDB_OBM3_OUTER_TPID_1_PIPE0r, register_type_global },
    { IDB_OBM3_OUTER_TPID_1_PIPE1r, register_type_global },
    { IDB_OBM3_OUTER_TPID_1_PIPE2r, register_type_global },
    { IDB_OBM3_OUTER_TPID_1_PIPE3r, register_type_global },
    { IDB_OBM3_OUTER_TPID_1_PIPE4r, register_type_global },
    { IDB_OBM3_OUTER_TPID_1_PIPE5r, register_type_global },
    { IDB_OBM3_OUTER_TPID_1_PIPE6r, register_type_global },
    { IDB_OBM3_OUTER_TPID_1_PIPE7r, register_type_global },
    { IDB_OBM3_OUTER_TPID_1r, register_type_global },
    { IDB_OBM3_OUTER_TPID_2_PIPE0r, register_type_global },
    { IDB_OBM3_OUTER_TPID_2_PIPE1r, register_type_global },
    { IDB_OBM3_OUTER_TPID_2_PIPE2r, register_type_global },
    { IDB_OBM3_OUTER_TPID_2_PIPE3r, register_type_global },
    { IDB_OBM3_OUTER_TPID_2_PIPE4r, register_type_global },
    { IDB_OBM3_OUTER_TPID_2_PIPE5r, register_type_global },
    { IDB_OBM3_OUTER_TPID_2_PIPE6r, register_type_global },
    { IDB_OBM3_OUTER_TPID_2_PIPE7r, register_type_global },
    { IDB_OBM3_OUTER_TPID_2r, register_type_global },
    { IDB_OBM3_OUTER_TPID_3_PIPE0r, register_type_global },
    { IDB_OBM3_OUTER_TPID_3_PIPE1r, register_type_global },
    { IDB_OBM3_OUTER_TPID_3_PIPE2r, register_type_global },
    { IDB_OBM3_OUTER_TPID_3_PIPE3r, register_type_global },
    { IDB_OBM3_OUTER_TPID_3_PIPE4r, register_type_global },
    { IDB_OBM3_OUTER_TPID_3_PIPE5r, register_type_global },
    { IDB_OBM3_OUTER_TPID_3_PIPE6r, register_type_global },
    { IDB_OBM3_OUTER_TPID_3_PIPE7r, register_type_global },
    { IDB_OBM3_OUTER_TPID_3r, register_type_global },
    { IDB_OBM3_OUTER_TPID_PIPE0r, register_type_global },
    { IDB_OBM3_OUTER_TPID_PIPE1r, register_type_global },
    { IDB_OBM3_OUTER_TPID_PIPE2r, register_type_global },
    { IDB_OBM3_OUTER_TPID_PIPE3r, register_type_global },
    { IDB_OBM3_OUTER_TPID_PIPE4r, register_type_global },
    { IDB_OBM3_OUTER_TPID_PIPE5r, register_type_global },
    { IDB_OBM3_OUTER_TPID_PIPE6r, register_type_global },
    { IDB_OBM3_OUTER_TPID_PIPE7r, register_type_global },
    { IDB_OBM3_OUTER_TPIDr, register_type_global },
    { IDB_OBM3_OVERSUB_MON_ECC_STATUS_PIPE0r, register_type_global },
    { IDB_OBM3_OVERSUB_MON_ECC_STATUS_PIPE1r, register_type_global },
    { IDB_OBM3_OVERSUB_MON_ECC_STATUS_PIPE2r, register_type_global },
    { IDB_OBM3_OVERSUB_MON_ECC_STATUS_PIPE3r, register_type_global },
    { IDB_OBM3_OVERSUB_MON_ECC_STATUS_PIPE4r, register_type_global },
    { IDB_OBM3_OVERSUB_MON_ECC_STATUS_PIPE5r, register_type_global },
    { IDB_OBM3_OVERSUB_MON_ECC_STATUS_PIPE6r, register_type_global },
    { IDB_OBM3_OVERSUB_MON_ECC_STATUS_PIPE7r, register_type_global },
    { IDB_OBM3_OVERSUB_MON_ECC_STATUSr, register_type_global },
    { IDB_OBM3_PORT_CONFIG_PIPE0r, register_type_global },
    { IDB_OBM3_PORT_CONFIG_PIPE1r, register_type_global },
    { IDB_OBM3_PORT_CONFIG_PIPE2r, register_type_global },
    { IDB_OBM3_PORT_CONFIG_PIPE3r, register_type_global },
    { IDB_OBM3_PORT_CONFIG_PIPE4r, register_type_global },
    { IDB_OBM3_PORT_CONFIG_PIPE5r, register_type_global },
    { IDB_OBM3_PORT_CONFIG_PIPE6r, register_type_global },
    { IDB_OBM3_PORT_CONFIG_PIPE7r, register_type_global },
    { IDB_OBM3_PORT_CONFIGr, register_type_global },
    { IDB_OBM3_PROTOCOL_CONTROL_0_PIPE0r, register_type_global },
    { IDB_OBM3_PROTOCOL_CONTROL_0_PIPE1r, register_type_global },
    { IDB_OBM3_PROTOCOL_CONTROL_0_PIPE2r, register_type_global },
    { IDB_OBM3_PROTOCOL_CONTROL_0_PIPE3r, register_type_global },
    { IDB_OBM3_PROTOCOL_CONTROL_0_PIPE4r, register_type_global },
    { IDB_OBM3_PROTOCOL_CONTROL_0_PIPE5r, register_type_global },
    { IDB_OBM3_PROTOCOL_CONTROL_0_PIPE6r, register_type_global },
    { IDB_OBM3_PROTOCOL_CONTROL_0_PIPE7r, register_type_global },
    { IDB_OBM3_PROTOCOL_CONTROL_0r, register_type_global },
    { IDB_OBM3_PROTOCOL_CONTROL_1_PIPE0r, register_type_global },
    { IDB_OBM3_PROTOCOL_CONTROL_1_PIPE1r, register_type_global },
    { IDB_OBM3_PROTOCOL_CONTROL_1_PIPE2r, register_type_global },
    { IDB_OBM3_PROTOCOL_CONTROL_1_PIPE3r, register_type_global },
    { IDB_OBM3_PROTOCOL_CONTROL_1_PIPE4r, register_type_global },
    { IDB_OBM3_PROTOCOL_CONTROL_1_PIPE5r, register_type_global },
    { IDB_OBM3_PROTOCOL_CONTROL_1_PIPE6r, register_type_global },
    { IDB_OBM3_PROTOCOL_CONTROL_1_PIPE7r, register_type_global },
    { IDB_OBM3_PROTOCOL_CONTROL_1r, register_type_global },
    { IDB_OBM3_PROTOCOL_CONTROL_2_PIPE0r, register_type_global },
    { IDB_OBM3_PROTOCOL_CONTROL_2_PIPE1r, register_type_global },
    { IDB_OBM3_PROTOCOL_CONTROL_2_PIPE2r, register_type_global },
    { IDB_OBM3_PROTOCOL_CONTROL_2_PIPE3r, register_type_global },
    { IDB_OBM3_PROTOCOL_CONTROL_2_PIPE4r, register_type_global },
    { IDB_OBM3_PROTOCOL_CONTROL_2_PIPE5r, register_type_global },
    { IDB_OBM3_PROTOCOL_CONTROL_2_PIPE6r, register_type_global },
    { IDB_OBM3_PROTOCOL_CONTROL_2_PIPE7r, register_type_global },
    { IDB_OBM3_PROTOCOL_CONTROL_2r, register_type_global },
    { IDB_OBM3_RAM_CONTROL_PIPE0r, register_type_global },
    { IDB_OBM3_RAM_CONTROL_PIPE1r, register_type_global },
    { IDB_OBM3_RAM_CONTROL_PIPE2r, register_type_global },
    { IDB_OBM3_RAM_CONTROL_PIPE3r, register_type_global },
    { IDB_OBM3_RAM_CONTROL_PIPE4r, register_type_global },
    { IDB_OBM3_RAM_CONTROL_PIPE5r, register_type_global },
    { IDB_OBM3_RAM_CONTROL_PIPE6r, register_type_global },
    { IDB_OBM3_RAM_CONTROL_PIPE7r, register_type_global },
    { IDB_OBM3_RAM_CONTROLr, register_type_global },
    { IDB_OBM3_SER_CONTROLr, register_type_global },
    { IDB_OBM3_SHARED_CONFIG_PIPE0r, register_type_global },
    { IDB_OBM3_SHARED_CONFIG_PIPE1r, register_type_global },
    { IDB_OBM3_SHARED_CONFIG_PIPE2r, register_type_global },
    { IDB_OBM3_SHARED_CONFIG_PIPE3r, register_type_global },
    { IDB_OBM3_SHARED_CONFIG_PIPE4r, register_type_global },
    { IDB_OBM3_SHARED_CONFIG_PIPE5r, register_type_global },
    { IDB_OBM3_SHARED_CONFIG_PIPE6r, register_type_global },
    { IDB_OBM3_SHARED_CONFIG_PIPE7r, register_type_global },
    { IDB_OBM3_SHARED_CONFIGr, register_type_global },
    { IDB_OBM3_TDM_PIPE0r, register_type_global },
    { IDB_OBM3_TDM_PIPE1r, register_type_global },
    { IDB_OBM3_TDM_PIPE2r, register_type_global },
    { IDB_OBM3_TDM_PIPE3r, register_type_global },
    { IDB_OBM3_TDM_PIPE4r, register_type_global },
    { IDB_OBM3_TDM_PIPE5r, register_type_global },
    { IDB_OBM3_TDM_PIPE6r, register_type_global },
    { IDB_OBM3_TDM_PIPE7r, register_type_global },
    { IDB_OBM3_TDMr, register_type_global },
    { IDB_OBM3_THRESHOLD_1_PIPE0r, register_type_global },
    { IDB_OBM3_THRESHOLD_1_PIPE1r, register_type_global },
    { IDB_OBM3_THRESHOLD_1_PIPE2r, register_type_global },
    { IDB_OBM3_THRESHOLD_1_PIPE3r, register_type_global },
    { IDB_OBM3_THRESHOLD_1_PIPE4r, register_type_global },
    { IDB_OBM3_THRESHOLD_1_PIPE5r, register_type_global },
    { IDB_OBM3_THRESHOLD_1_PIPE6r, register_type_global },
    { IDB_OBM3_THRESHOLD_1_PIPE7r, register_type_global },
    { IDB_OBM3_THRESHOLD_1r, register_type_global },
    { IDB_OBM3_THRESHOLD_PIPE0r, register_type_global },
    { IDB_OBM3_THRESHOLD_PIPE1r, register_type_global },
    { IDB_OBM3_THRESHOLD_PIPE2r, register_type_global },
    { IDB_OBM3_THRESHOLD_PIPE3r, register_type_global },
    { IDB_OBM3_THRESHOLD_PIPE4r, register_type_global },
    { IDB_OBM3_THRESHOLD_PIPE5r, register_type_global },
    { IDB_OBM3_THRESHOLD_PIPE6r, register_type_global },
    { IDB_OBM3_THRESHOLD_PIPE7r, register_type_global },
    { IDB_OBM3_THRESHOLDr, register_type_global },
    { IDB_OBM3_USAGE_1_PIPE0r, register_type_global },
    { IDB_OBM3_USAGE_1_PIPE1r, register_type_global },
    { IDB_OBM3_USAGE_1_PIPE2r, register_type_global },
    { IDB_OBM3_USAGE_1_PIPE3r, register_type_global },
    { IDB_OBM3_USAGE_1_PIPE4r, register_type_global },
    { IDB_OBM3_USAGE_1_PIPE5r, register_type_global },
    { IDB_OBM3_USAGE_1_PIPE6r, register_type_global },
    { IDB_OBM3_USAGE_1_PIPE7r, register_type_global },
    { IDB_OBM3_USAGE_1r, register_type_global },
    { IDB_OBM3_USAGE_PIPE0r, register_type_global },
    { IDB_OBM3_USAGE_PIPE1r, register_type_global },
    { IDB_OBM3_USAGE_PIPE2r, register_type_global },
    { IDB_OBM3_USAGE_PIPE3r, register_type_global },
    { IDB_OBM3_USAGE_PIPE4r, register_type_global },
    { IDB_OBM3_USAGE_PIPE5r, register_type_global },
    { IDB_OBM3_USAGE_PIPE6r, register_type_global },
    { IDB_OBM3_USAGE_PIPE7r, register_type_global },
    { IDB_OBM3_USAGEr, register_type_global },
    { IDB_OBM_MONITOR_CONFIG_PIPE0r, register_type_global },
    { IDB_OBM_MONITOR_CONFIG_PIPE1r, register_type_global },
    { IDB_OBM_MONITOR_CONFIG_PIPE2r, register_type_global },
    { IDB_OBM_MONITOR_CONFIG_PIPE3r, register_type_global },
    { IDB_OBM_MONITOR_CONFIG_PIPE4r, register_type_global },
    { IDB_OBM_MONITOR_CONFIG_PIPE5r, register_type_global },
    { IDB_OBM_MONITOR_CONFIG_PIPE6r, register_type_global },
    { IDB_OBM_MONITOR_CONFIG_PIPE7r, register_type_global },
    { IDB_OBM_MONITOR_CONFIGr, register_type_global },
    { IDB_PA_RESET_CONTROL_PIPE0r, register_type_global },
    { IDB_PA_RESET_CONTROL_PIPE1r, register_type_global },
    { IDB_PA_RESET_CONTROL_PIPE2r, register_type_global },
    { IDB_PA_RESET_CONTROL_PIPE3r, register_type_global },
    { IDB_PA_RESET_CONTROL_PIPE4r, register_type_global },
    { IDB_PA_RESET_CONTROL_PIPE5r, register_type_global },
    { IDB_PA_RESET_CONTROL_PIPE6r, register_type_global },
    { IDB_PA_RESET_CONTROL_PIPE7r, register_type_global },
    { IDB_PA_RESET_CONTROLr, register_type_global },
    { IS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAY_PIPE0r, register_type_global },
    { IS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAY_PIPE1r, register_type_global },
    { IS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAY_PIPE2r, register_type_global },
    { IS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAY_PIPE3r, register_type_global },
    { IS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAY_PIPE4r, register_type_global },
    { IS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAY_PIPE5r, register_type_global },
    { IS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAY_PIPE6r, register_type_global },
    { IS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAY_PIPE7r, register_type_global },
    { IS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAYr, register_type_global },
    { MMU_CCP_CMIC_RESERVEDr, register_type_global },
    { MMU_CCP_ENABLE_ECCP_MEMr, register_type_global },
    { MMU_CCP_EN_COR_ERR_RPTr, register_type_global },
    { MMU_CCP_TMBUSr, register_type_global },
    { MMU_CFAP_ARBITER_BNK0_RANKERr, register_type_global },
    { MMU_CFAP_ARBITER_BNK10_RANKERr, register_type_global },
    { MMU_CFAP_ARBITER_BNK11_RANKERr, register_type_global },
    { MMU_CFAP_ARBITER_BNK12_RANKERr, register_type_global },
    { MMU_CFAP_ARBITER_BNK13_RANKERr, register_type_global },
    { MMU_CFAP_ARBITER_BNK14_RANKERr, register_type_global },
    { MMU_CFAP_ARBITER_BNK15_RANKERr, register_type_global },
    { MMU_CFAP_ARBITER_BNK16_RANKERr, register_type_global },
    { MMU_CFAP_ARBITER_BNK17_RANKERr, register_type_global },
    { MMU_CFAP_ARBITER_BNK18_RANKERr, register_type_global },
    { MMU_CFAP_ARBITER_BNK19_RANKERr, register_type_global },
    { MMU_CFAP_ARBITER_BNK1_RANKERr, register_type_global },
    { MMU_CFAP_ARBITER_BNK20_RANKERr, register_type_global },
    { MMU_CFAP_ARBITER_BNK21_RANKERr, register_type_global },
    { MMU_CFAP_ARBITER_BNK22_RANKERr, register_type_global },
    { MMU_CFAP_ARBITER_BNK23_RANKERr, register_type_global },
    { MMU_CFAP_ARBITER_BNK24_RANKERr, register_type_global },
    { MMU_CFAP_ARBITER_BNK25_RANKERr, register_type_global },
    { MMU_CFAP_ARBITER_BNK26_RANKERr, register_type_global },
    { MMU_CFAP_ARBITER_BNK27_RANKERr, register_type_global },
    { MMU_CFAP_ARBITER_BNK28_RANKERr, register_type_global },
    { MMU_CFAP_ARBITER_BNK29_RANKERr, register_type_global },
    { MMU_CFAP_ARBITER_BNK2_RANKERr, register_type_global },
    { MMU_CFAP_ARBITER_BNK30_RANKERr, register_type_global },
    { MMU_CFAP_ARBITER_BNK31_RANKERr, register_type_global },
    { MMU_CFAP_ARBITER_BNK32_RANKERr, register_type_global },
    { MMU_CFAP_ARBITER_BNK33_RANKERr, register_type_global },
    { MMU_CFAP_ARBITER_BNK3_RANKERr, register_type_global },
    { MMU_CFAP_ARBITER_BNK4_RANKERr, register_type_global },
    { MMU_CFAP_ARBITER_BNK5_RANKERr, register_type_global },
    { MMU_CFAP_ARBITER_BNK6_RANKERr, register_type_global },
    { MMU_CFAP_ARBITER_BNK7_RANKERr, register_type_global },
    { MMU_CFAP_ARBITER_BNK8_RANKERr, register_type_global },
    { MMU_CFAP_ARBITER_BNK9_RANKERr, register_type_global },
    { MMU_CFAP_ARBITER_CONTROLr, register_type_global },
    { MMU_CFAP_ARBITER_MASKr, register_type_global },
    { MMU_CFAP_ARBITER_RANDOM_SEEDr, register_type_global },
    { MMU_CFAP_BANKDISABLE_64r, register_type_global },
    { MMU_CFAP_BANKFULLr, register_type_global },
    { MMU_CFAP_BANKSTATUSr, register_type_global },
    { MMU_CFAP_BANK_PREFETCH_FIFOr, register_type_global },
    { MMU_CFAP_BANK_SCRATCHPADr, register_type_global },
    { MMU_CFAP_BSTCONFIGr, register_type_global },
    { MMU_CFAP_BSTSTATr, register_type_global },
    { MMU_CFAP_BSTTHRSr, register_type_global },
    { MMU_CFAP_CMIC_RESERVEDr, register_type_global },
    { MMU_CFAP_CONFIGr, register_type_global },
    { MMU_CFAP_DROP_CBPr, register_type_global },
    { MMU_CFAP_DROP_COLLISIONr, register_type_global },
    { MMU_CFAP_DROP_FULLr, register_type_global },
    { MMU_CFAP_ENABLE_ECCP_MEMr, register_type_global },
    { MMU_CFAP_EN_COR_ERR_RPTr, register_type_global },
    { MMU_CFAP_FULLCOL_CONTROLr, register_type_global },
    { MMU_CFAP_FULLTHRESHOLDSETr, register_type_global },
    { MMU_CFAP_FULL_RESUME_OFFSETr, register_type_global },
    { MMU_CFAP_INIT_64r, register_type_global },
    { MMU_CFAP_INT_ENr, register_type_global },
    { MMU_CFAP_INT_SETr, register_type_global },
    { MMU_CFAP_INT_STATr, register_type_global },
    { MMU_CFAP_STATUSr, register_type_global },
    { MMU_CFAP_TMBUSr, register_type_global },
    { MMU_CRB_CELL_CREDITr, register_type_global },
    { MMU_CRB_CMIC_RESERVEDr, register_type_global },
    { MMU_CRB_CONFIGr, register_type_global },
    { MMU_CRB_CPU_INT_ENr, register_type_global },
    { MMU_CRB_CPU_INT_SETr, register_type_global },
    { MMU_CRB_CPU_INT_STAT_LOGr, register_type_global },
    { MMU_CRB_CPU_INT_STATr, register_type_global },
    { MMU_CRB_CREDIT_DROP_CONFIGr, register_type_global },
    { MMU_CRB_CREDIT_DROP_PKT_COUNTr, register_type_per_port },
    { MMU_CRB_DEVICE_PORT_TO_MMU_PORT_MAPPINGr, register_type_per_port },
    { MMU_CRB_ENABLE_ECCP_MEMr, register_type_global },
    { MMU_CRB_EN_COR_ERR_RPTr, register_type_global },
    { MMU_CRB_INVALID_DESTINATION_PKT_COUNTr, register_type_global },
    { MMU_CRB_INVALID_DESTINATION_PKT_IDr, register_type_global },
    { MMU_CRB_PKT_DROP_CNTR_STATr, register_type_global },
    { MMU_CRB_RQE_QUEUE_CONFIGr, register_type_global },
    { MMU_CRB_SRC_PORT_CFGr, register_type_per_port },
    { MMU_CRB_TMBUSr, register_type_global },
    { MMU_EBCFG_CMIC_RESERVEDr, register_type_per_port },
    { MMU_EBCFG_CPU_INT_ENr, register_type_global },
    { MMU_EBCFG_CPU_INT_SETr, register_type_per_port },
    { MMU_EBCFG_CPU_INT_STATr, register_type_per_port },
    { MMU_EBCFG_ECC_SINGLE_BIT_ERRORSr, register_type_per_port },
    { MMU_EBCFG_MEM_FAIL_INT_CTRr, register_type_per_port },
    { MMU_EBCFG_MEM_SER_FIFO_STSr, register_type_per_port },
    { MMU_EBCFP_CMIC_RESERVEDr, register_type_per_port },
    { MMU_EBCFP_CPU_INT_ENr, register_type_global },
    { MMU_EBCFP_CPU_INT_SETr, register_type_per_port },
    { MMU_EBCFP_CPU_INT_STATr, register_type_per_port },
    { MMU_EBCFP_DD_PURGE_STATUSr, register_type_per_port },
    { MMU_EBCFP_EGR_PORT_CFGr, register_type_per_port },
    { MMU_EBCFP_ENABLE_ECCP_MEMr, register_type_global },
    { MMU_EBCFP_EN_COR_ERR_RPTr, register_type_global },
    { MMU_EBCFP_FAP_FULL_THRESHOLD_RESETr, register_type_global },
    { MMU_EBCFP_FAP_FULL_THRESHOLD_SETr, register_type_global },
    { MMU_EBCFP_FORCE_CPU_INIT_TO_FAPr, register_type_per_port },
    { MMU_EBCFP_INIT_DONEr, register_type_per_port },
    { MMU_EBCFP_MMUQ_EBGRP_PROFILEr, register_type_global },
    { MMU_EBCFP_MMU_PORT_TO_DEVICE_PORT_MAPPINGr, register_type_per_port },
    { MMU_EBCFP_MTRO_PORT_PROFILE_STATUSr, register_type_per_port },
    { MMU_EBCFP_MTU_VIOLATION_STATUSr, register_type_per_port },
    { MMU_EBCFP_OPT_EBGRP_MTU_PROFILEr, register_type_global },
    { MMU_EBCFP_OPT_EBGRP_REDUCED_MTUr, register_type_global },
    { MMU_EBCFP_POOL_COUNTERr, register_type_per_port },
    { MMU_EBCFP_TMBUSr, register_type_global },
    { MMU_EBCR_CMIC_RESERVEDr, register_type_global },
    { MMU_EBCR_ENABLE_ECCP_MEMr, register_type_global },
    { MMU_EBCR_EN_COR_ERR_RPTr, register_type_global },
    { MMU_EBCR_TMBUSr, register_type_global },
    { MMU_EBCTM_BURST_CTRL_STSr, register_type_per_port },
    { MMU_EBCTM_CMIC_RESERVEDr, register_type_global },
    { MMU_EBCTM_CNTR_0_STSr, register_type_per_port },
    { MMU_EBCTM_CNTR_1_STSr, register_type_per_port },
    { MMU_EBCTM_CPU_INT_ENr, register_type_global },
    { MMU_EBCTM_CPU_INT_SETr, register_type_per_port },
    { MMU_EBCTM_CPU_INT_STAT_LOGr, register_type_per_port },
    { MMU_EBCTM_CPU_INT_STATr, register_type_per_port },
    { MMU_EBCTM_CT_BUDGET_CFGr, register_type_global },
    { MMU_EBCTM_CT_BUDGET_SAF_COMMITMENT_CFGr, register_type_per_port },
    { MMU_EBCTM_CT_FSM_STSr, register_type_per_port },
    { MMU_EBCTM_CT_SPEED_0_CFGr, register_type_global },
    { MMU_EBCTM_CT_SPEED_1_CFGr, register_type_global },
    { MMU_EBCTM_CT_SPEED_2_CFGr, register_type_global },
    { MMU_EBCTM_CT_SPEED_3_CFGr, register_type_global },
    { MMU_EBCTM_CT_SPEED_4_CFGr, register_type_global },
    { MMU_EBCTM_CT_SPEED_5_CFGr, register_type_global },
    { MMU_EBCTM_CT_SPEED_6_CFGr, register_type_global },
    { MMU_EBCTM_EB_TCT_CFGr, register_type_global },
    { MMU_EBCTM_EPORT_CT_CFGr, register_type_per_port },
    { MMU_EBCTM_EPORT_TCT_CFGr, register_type_per_port },
    { MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_0_CFGr, register_type_global },
    { MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_1_CFGr, register_type_global },
    { MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_2_CFGr, register_type_global },
    { MMU_EBCTM_PORT_EMPTY_STSr, register_type_per_port },
    { MMU_EBCTM_SRC_SPEED_0_TO_SPEED_BUCKET_MAP_CFGr, register_type_global },
    { MMU_EBCTM_SRC_SPEED_1_TO_SPEED_BUCKET_MAP_CFGr, register_type_global },
    { MMU_EBCTM_SRC_SPEED_2_TO_SPEED_BUCKET_MAP_CFGr, register_type_global },
    { MMU_EBCTM_SRC_SPEED_3_TO_SPEED_BUCKET_MAP_CFGr, register_type_global },
    { MMU_EBCTM_SRC_SPEED_4_TO_SPEED_BUCKET_MAP_CFGr, register_type_global },
    { MMU_EBCTM_SRC_SPEED_5_TO_SPEED_BUCKET_MAP_CFGr, register_type_global },
    { MMU_EBCTM_SRC_SPEED_6_TO_SPEED_BUCKET_MAP_CFGr, register_type_global },
    { MMU_EBCTM_TCT_ENTER_SPEED_CFGr, register_type_global },
    { MMU_EBCTM_TCT_EXIT_SPEED_CFGr, register_type_global },
    { MMU_EBMB_CMIC_RESERVEDr, register_type_per_port },
    { MMU_EBMB_DEBUGr, register_type_per_port },
    { MMU_EBMB_ENABLE_ECCP_MEMr, register_type_global },
    { MMU_EBMB_EN_COR_ERR_RPTr, register_type_global },
    { MMU_EBMB_TMBUSr, register_type_global },
    { MMU_EBPCC_COUNTER_OVERFLOWr, register_type_per_port },
    { MMU_EBPCC_COUNTER_UNDERFLOWr, register_type_per_port },
    { MMU_EBPCC_CPU_INT_ENr, register_type_global },
    { MMU_EBPCC_CPU_INT_SETr, register_type_per_port },
    { MMU_EBPCC_CPU_INT_STATr, register_type_per_port },
    { MMU_EBPCC_EBQUEUE_CELL_CNT_STSr, register_type_per_port },
    { MMU_EBPCC_EPORT_CFGr, register_type_per_port },
    { MMU_EBPCC_MMUQ_SCHQ_CFGr, register_type_per_port },
    { MMU_EBPCC_MMUQ_SCHQ_PROFILEr, register_type_global },
    { MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_0_CFGr, register_type_global },
    { MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_1_CFGr, register_type_global },
    { MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_2_CFGr, register_type_global },
    { MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_3_CFGr, register_type_global },
    { MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_4_CFGr, register_type_global },
    { MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_5_CFGr, register_type_global },
    { MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_6_CFGr, register_type_global },
    { MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_0_CFGr, register_type_global },
    { MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_1_CFGr, register_type_global },
    { MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_2_CFGr, register_type_global },
    { MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_3_CFGr, register_type_global },
    { MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_4_CFGr, register_type_global },
    { MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_5_CFGr, register_type_global },
    { MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_6_CFGr, register_type_global },
    { MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_0_CFGr, register_type_global },
    { MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_1_CFGr, register_type_global },
    { MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_2_CFGr, register_type_global },
    { MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_3_CFGr, register_type_global },
    { MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_4_CFGr, register_type_global },
    { MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_5_CFGr, register_type_global },
    { MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_6_CFGr, register_type_global },
    { MMU_EBPCC_RSVD_REGr, register_type_per_port },
    { MMU_EBPCC_TCT_SPEED_0_CFGr, register_type_global },
    { MMU_EBPCC_TCT_SPEED_1_CFGr, register_type_global },
    { MMU_EBPCC_TCT_SPEED_2_CFGr, register_type_global },
    { MMU_EBPCC_TCT_SPEED_3_CFGr, register_type_global },
    { MMU_EBPCC_TCT_SPEED_4_CFGr, register_type_global },
    { MMU_EBPCC_TCT_SPEED_5_CFGr, register_type_global },
    { MMU_EBPCC_TCT_SPEED_6_CFGr, register_type_global },
    { MMU_EBPTS_CAL_CONFIGr, register_type_per_port },
    { MMU_EBPTS_CBMG_VALUEr, register_type_global },
    { MMU_EBPTS_CMIC_RESERVEDr, register_type_global },
    { MMU_EBPTS_CPU_MGMT_LB_RATIOSr, register_type_per_port },
    { MMU_EBPTS_EBSHP_DEBUGr, register_type_per_port },
    { MMU_EBPTS_EBSHP_GLB_CONFIGr, register_type_per_port },
    { MMU_EBPTS_EBSHP_PORT_CFGr, register_type_per_port },
    { MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_0r, register_type_global },
    { MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_1r, register_type_global },
    { MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_2r, register_type_global },
    { MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_3r, register_type_global },
    { MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_4r, register_type_global },
    { MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_5r, register_type_global },
    { MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_6r, register_type_global },
    { MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_0r, register_type_global },
    { MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_1r, register_type_global },
    { MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_2r, register_type_global },
    { MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_3r, register_type_global },
    { MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_4r, register_type_global },
    { MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_5r, register_type_global },
    { MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_6r, register_type_global },
    { MMU_EBPTS_EDB_CREDIT_COUNTERr, register_type_per_port },
    { MMU_EBPTS_EDB_PORT_CREDIT_THRESHOLD_0r, register_type_global },
    { MMU_EBPTS_EDB_PORT_CREDIT_THRESHOLD_1r, register_type_global },
    { MMU_EBPTS_ENABLE_ECCP_MEMr, register_type_global },
    { MMU_EBPTS_EN_COR_ERR_RPTr, register_type_global },
    { MMU_EBPTS_FEATURE_CTRLr, register_type_per_port },
    { MMU_EBPTS_MAX_SPACINGr, register_type_per_port },
    { MMU_EBPTS_MIN_CELL_SPACING_EOP_TO_SOPr, register_type_global },
    { MMU_EBPTS_MIN_CELL_SPACINGr, register_type_global },
    { MMU_EBPTS_MIN_PORT_PICK_SPACING_WITHIN_PKTr, register_type_global },
    { MMU_EBPTS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAYr, register_type_global },
    { MMU_EBPTS_MMU_PORT_TO_PHY_PORT_MAPPINGr, register_type_per_port },
    { MMU_EBPTS_PKSCH_CAL_CONFIGr, register_type_per_port },
    { MMU_EBPTS_PKSCH_CPU_MGMT_LB_RATIOSr, register_type_per_port },
    { MMU_EBPTS_PKSCH_CREDIT_STSr, register_type_per_port },
    { MMU_EBPTS_PKSCH_PKT_CREDITS_PER_PIPEr, register_type_global },
    { MMU_EBPTS_PKSCH_PKT_CREDITS_PER_PORTr, register_type_global },
    { MMU_EBPTS_TMBUSr, register_type_global },
    { MMU_EBPTS_URG_CELL_SPACINGr, register_type_global },
    { MMU_EBQS_CMIC_RESERVEDr, register_type_global },
    { MMU_EBQS_CPU_INT_ENr, register_type_global },
    { MMU_EBQS_CPU_INT_SETr, register_type_per_port },
    { MMU_EBQS_CPU_INT_STAT_LOGr, register_type_per_port },
    { MMU_EBQS_CPU_INT_STATr, register_type_per_port },
    { MMU_EBQS_DEBUGr, register_type_per_port },
    { MMU_EBQS_EBPTS_PREFETCH_CNTLr, register_type_global },
    { MMU_EBQS_EBQ_PROFILEr, register_type_global },
    { MMU_EBQS_PFC_XOFF_CNTLr, register_type_global },
    { MMU_EBQS_PORT_CFGr, register_type_per_port },
    { MMU_EBQS_PORT_FLUSHr, register_type_per_port },
    { MMU_EBTOQ_CMIC_RESERVEDr, register_type_per_port },
    { MMU_EBTOQ_CPU_INT_ENr, register_type_global },
    { MMU_EBTOQ_CPU_INT_SETr, register_type_per_port },
    { MMU_EBTOQ_CPU_INT_STATr, register_type_per_port },
    { MMU_EBTOQ_ENABLE_ECCP_MEMr, register_type_global },
    { MMU_EBTOQ_EN_COR_ERR_RPTr, register_type_global },
    { MMU_EBTOQ_FORCE_CPU_INITr, register_type_per_port },
    { MMU_EBTOQ_TMBUSr, register_type_global },
    { MMU_GLBCFG_BST_SNAPSHOT_ACTION_ENr, register_type_global },
    { MMU_GLBCFG_BST_TRACKING_ENABLEr, register_type_global },
    { MMU_GLBCFG_CMIC_RESERVEDr, register_type_global },
    { MMU_GLBCFG_CPU_INT_ENr, register_type_global },
    { MMU_GLBCFG_CPU_INT_SETr, register_type_global },
    { MMU_GLBCFG_CPU_INT_STATr, register_type_global },
    { MMU_GLBCFG_ECC_SINGLE_BIT_ERRORSr, register_type_global },
    { MMU_GLBCFG_MEM_FAIL_INT_CTRr, register_type_global },
    { MMU_GLBCFG_MEM_SER_FIFO_STSr, register_type_global },
    { MMU_GLBCFG_MISCCONFIGr, register_type_global },
    { MMU_GLBCFG_PKTSTATr, register_type_global },
    { MMU_GLBCFG_SPLITTER_RESP_STATUSr, register_type_global },
    { MMU_GLBCFG_SPLITTER_SBUS_ERR_CAPTUREr, register_type_global },
    { MMU_GLBCFG_SPLITTERr, register_type_global },
    { MMU_GLBCFG_TIMESTAMPr, register_type_global },
    { MMU_GLBCFG_TMBUSr, register_type_global },
    { MMU_GLBCFG_UTC_TIMESTAMPr, register_type_global },
    { MMU_INTFI_CMIC_RESERVEDr, register_type_per_port },
    { MMU_INTFI_CPU_INT_ENr, register_type_global },
    { MMU_INTFI_CPU_INT_SETr, register_type_per_port },
    { MMU_INTFI_CPU_INT_STATr, register_type_per_port },
    { MMU_INTFI_DD_TIMER_CFGr, register_type_per_port },
    { MMU_INTFI_DD_TIMER_ENABLEr, register_type_per_port },
    { MMU_INTFI_DD_TIMER_INT_MASKr, register_type_per_port },
    { MMU_INTFI_DD_TIMER_INT_SETr, register_type_per_port },
    { MMU_INTFI_DD_TIMER_INT_STATUSr, register_type_per_port },
    { MMU_INTFI_DD_TIMERr, register_type_per_port },
    { MMU_INTFI_EGR_PORT_CFGr, register_type_per_port },
    { MMU_INTFI_IGNORE_PFC_XOFF_PKT_DISCARDr, register_type_global },
    { MMU_INTFI_IGNORE_PORT_PFC_XOFFr, register_type_per_port },
    { MMU_INTFI_MMU_PORT_TO_EBGRP_FC_BKPr, register_type_per_port },
    { MMU_INTFI_MMU_PORT_TO_MMU_QUEUES_FC_BKPr, register_type_per_port },
    { MMU_INTFI_MMU_PORT_TO_PHY_PORT_MAPPINGr, register_type_per_port },
    { MMU_INTFI_PFCPRI_PROFILEr, register_type_global },
    { MMU_INTFI_PORT_BKP_CFGr, register_type_per_port },
    { MMU_INTFI_PORT_FC_BKPr, register_type_per_port },
    { MMU_INTFI_PORT_PFC_STATEr, register_type_per_port },
    { MMU_INTFO_CMIC_RESERVEDr, register_type_global },
    { MMU_INTFO_CONFIG0r, register_type_global },
    { MMU_INTFO_ENABLE_ECCP_MEMr, register_type_global },
    { MMU_INTFO_EN_COR_ERR_RPTr, register_type_global },
    { MMU_INTFO_FC_TX_CONFIG_1r, register_type_global },
    { MMU_INTFO_FC_TX_CONFIG_2r, register_type_global },
    { MMU_INTFO_HW_UPDATE_DISr, register_type_global },
    { MMU_INTFO_MMU_PORT_TO_PHY_PORT_MAPPINGr, register_type_per_port },
    { MMU_INTFO_OOBFC_CHANNEL_BASE_64r, register_type_global },
    { MMU_INTFO_OOBFC_CONGST_ST_EN0_64r, register_type_global },
    { MMU_INTFO_OOBFC_CONGST_ST_EN1_64r, register_type_global },
    { MMU_INTFO_OOBFC_CONGST_ST_EN2r, register_type_global },
    { MMU_INTFO_OOBFC_ENG_PORT_EN0_64r, register_type_global },
    { MMU_INTFO_OOBFC_ENG_PORT_EN1_64r, register_type_global },
    { MMU_INTFO_OOBFC_ENG_PORT_EN2r, register_type_global },
    { MMU_INTFO_OOBFC_ENG_Q_MAP0r, register_type_global },
    { MMU_INTFO_OOBFC_ENG_Q_MAP1r, register_type_global },
    { MMU_INTFO_OOBFC_ENG_Q_MAP2r, register_type_global },
    { MMU_INTFO_OOBFC_ENG_Q_MAP3r, register_type_global },
    { MMU_INTFO_OOBFC_GCSr, register_type_global },
    { MMU_INTFO_OOBFC_ING_PORT_EN0_64r, register_type_global },
    { MMU_INTFO_OOBFC_ING_PORT_EN1_64r, register_type_global },
    { MMU_INTFO_OOBFC_ING_PORT_EN2r, register_type_global },
    { MMU_INTFO_OOBFC_MSG_TX_CNTr, register_type_global },
    { MMU_INTFO_OOBFC_STSr, register_type_global },
    { MMU_INTFO_OOBFC_TX_IDLEr, register_type_global },
    { MMU_INTFO_OOBIF_TX_TESTr, register_type_global },
    { MMU_INTFO_THDI_TO_OOBFC_SP_STr, register_type_global },
    { MMU_INTFO_THDO_TO_OOBFC_SP_MC_STr, register_type_global },
    { MMU_INTFO_THDO_TO_OOBFC_SP_MERGED_STr, register_type_global },
    { MMU_INTFO_THDO_TO_OOBFC_SP_STr, register_type_global },
    { MMU_INTFO_THDR_TO_OOBFC_SP_STr, register_type_global },
    { MMU_INTFO_TMBUSr, register_type_global },
    { MMU_INTFO_TO_XPORT_BKPr, register_type_per_port },
    { MMU_INTFO_XPORT_BKP_HW_UPDATE_DISr, register_type_per_port },
    { MMU_ITMCFG_CMIC_RESERVEDr, register_type_global },
    { MMU_ITMCFG_CPU_INT_ENr, register_type_global },
    { MMU_ITMCFG_CPU_INT_SETr, register_type_global },
    { MMU_ITMCFG_CPU_INT_STATr, register_type_global },
    { MMU_ITMCFG_ECC_SINGLE_BIT_ERRORSr, register_type_global },
    { MMU_ITMCFG_MEM_FAIL_INT_CTRr, register_type_global },
    { MMU_ITMCFG_MEM_SER_FIFO_STSr, register_type_global },
    { MMU_MB_CMIC_RESERVEDr, register_type_global },
    { MMU_MB_DEBUGr, register_type_global },
    { MMU_MB_ENABLE_ECCP_MEMr, register_type_global },
    { MMU_MB_EN_COR_ERR_RPTr, register_type_global },
    { MMU_MB_TMBUSr, register_type_global },
    { MMU_MTP_COSr, register_type_global },
    { MMU_MTP_CPU_COSr, register_type_global },
    { MMU_MTRO_CONFIGr, register_type_global },
    { MMU_MTRO_COUNTER_OVERFLOWr, register_type_per_port },
    { MMU_MTRO_CPU_INT_ENr, register_type_global },
    { MMU_MTRO_CPU_INT_SETr, register_type_per_port },
    { MMU_MTRO_CPU_INT_STATr, register_type_per_port },
    { MMU_MTRO_CPU_L1_TO_L0_MAPPINGr, register_type_global },
    { MMU_MTRO_ENABLE_ECCP_MEMr, register_type_global },
    { MMU_MTRO_EN_COR_ERR_RPTr, register_type_global },
    { MMU_MTRO_HULL_MODE_ENABLEr, register_type_per_port },
    { MMU_MTRO_MMUQ_SCHQ_CFGr, register_type_per_port },
    { MMU_MTRO_MMUQ_SCHQ_PROFILEr, register_type_global },
    { MMU_MTRO_PORT_ENTITY_DISABLEr, register_type_per_port },
    { MMU_MTRO_RSVD_REGr, register_type_per_port },
    { MMU_MTRO_TMBUSr, register_type_global },
    { MMU_OQS_AGED_STATUS0r, register_type_global },
    { MMU_OQS_AGED_STATUS1r, register_type_global },
    { MMU_OQS_AGED_STATUS2r, register_type_global },
    { MMU_OQS_AGER_DST_PORT_MAPr, register_type_per_port },
    { MMU_OQS_AGER_LIMITr, register_type_global },
    { MMU_OQS_AGER_Q_PROFILE_HP_MMUQr, register_type_global },
    { MMU_OQS_ARBITER_CONFIGr, register_type_global },
    { MMU_OQS_CMIC_RESERVEDr, register_type_global },
    { MMU_OQS_CPU_INT_ENr, register_type_global },
    { MMU_OQS_CPU_INT_SETr, register_type_global },
    { MMU_OQS_CPU_INT_STATr, register_type_global },
    { MMU_OQS_DEBUGr, register_type_global },
    { MMU_OQS_EMERGENCY_TIMEOUTr, register_type_global },
    { MMU_OQS_ENABLE_ECCP_MEMr, register_type_global },
    { MMU_OQS_ENQ_CONFIGr, register_type_global },
    { MMU_OQS_EN_COR_ERR_RPTr, register_type_global },
    { MMU_OQS_RECEPTION_FIFO_CONTROLr, register_type_global },
    { MMU_OQS_TMBUSr, register_type_global },
    { MMU_OQS_TOQ_CELL_TX_CREDITr, register_type_global },
    { MMU_OQS_WATERMARK_CONTROLr, register_type_global },
    { MMU_OQS_WATERMARKr, register_type_global },
    { MMU_PORT_MMUQ_SCHQ_CFGr, register_type_per_port },
    { MMU_PPSCH_CMIC_RESERVEDr, register_type_global },
    { MMU_PPSCH_ITM_BUBBLE_INSERTION_CYCLEr, register_type_global },
    { MMU_PPSCH_RL_CREDITr, register_type_global },
    { MMU_PPSCH_SATISFIED_EB_INTERVALr, register_type_global },
    { MMU_PPSCH_SCHQ_MMUQ_PROFILEr, register_type_global },
    { MMU_PTSCH_CAL_CONFIGr, register_type_per_port },
    { MMU_PTSCH_CMIC_RESERVEDr, register_type_global },
    { MMU_PTSCH_CPU_MGMT_LB_RATIOSr, register_type_per_port },
    { MMU_PTSCH_EB_CREDIT_CONFIGr, register_type_per_port },
    { MMU_PTSCH_EB_SATISFIED_THRESHOLDr, register_type_global },
    { MMU_PTSCH_FEATURE_CTRLr, register_type_per_port },
    { MMU_PTSCH_MIN_SPACING_FOUR_CELLr, register_type_global },
    { MMU_PTSCH_MIN_SPACING_ONE_CELLr, register_type_global },
    { MMU_PTSCH_MIN_SPACING_THREE_CELLr, register_type_global },
    { MMU_PTSCH_MIN_SPACING_TWO_CELLr, register_type_global },
    { MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_CPU_MIN_SPACING_EB0r, register_type_global },
    { MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_CPU_MIN_SPACING_EB1r, register_type_global },
    { MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_CPU_MIN_SPACING_EB2r, register_type_global },
    { MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_CPU_MIN_SPACING_EB3r, register_type_global },
    { MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_CPU_MIN_SPACING_EB4r, register_type_global },
    { MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_CPU_MIN_SPACING_EB5r, register_type_global },
    { MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_CPU_MIN_SPACING_EB6r, register_type_global },
    { MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_CPU_MIN_SPACING_EB7r, register_type_global },
    { MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_CPU_MIN_SPACINGr, register_type_global },
    { MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_PICK_MIN_SPACINGr, register_type_global },
    { MMU_QSCH_CPU_L1_QUEUE_MASKr, register_type_global },
    { MMU_QSCH_CPU_L1_TO_L0_MAPPINGr, register_type_global },
    { MMU_QSCH_CPU_PORT_CONFIGr, register_type_global },
    { MMU_QSCH_DEBUG_FORCE_CPU_COSMASKr, register_type_global },
    { MMU_QSCH_ENABLE_ECCP_MEMr, register_type_global },
    { MMU_QSCH_EN_COR_ERR_RPTr, register_type_global },
    { MMU_QSCH_MMUQ_TO_SCHQ_MAPr, register_type_per_port },
    { MMU_QSCH_PORT_CONFIGr, register_type_per_port },
    { MMU_QSCH_PORT_EMPTY_STATUSr, register_type_per_port },
    { MMU_QSCH_PORT_FLUSHr, register_type_per_port },
    { MMU_QSCH_RESERVEDr, register_type_per_port },
    { MMU_QSCH_SPECIAL_CONFIGr, register_type_per_port },
    { MMU_QSCH_STRONG_BIAS_THRESHOLDr, register_type_global },
    { MMU_QSCH_TMBUSr, register_type_global },
    { MMU_QSCH_VOQ_FAIRNESS_CONFIGr, register_type_global },
    { MMU_RL_BQ_DEBUGr, register_type_global },
    { MMU_RL_CMIC_RESERVEDr, register_type_global },
    { MMU_RL_CONFIGr, register_type_global },
    { MMU_RL_CPU_INT_ENr, register_type_global },
    { MMU_RL_CPU_INT_SETr, register_type_global },
    { MMU_RL_CPU_INT_STATr, register_type_global },
    { MMU_RL_CT_TILE_ACTIVITY2r, register_type_global },
    { MMU_RL_CT_TILE_ACTIVITYr, register_type_global },
    { MMU_RL_DEBUG_CNT_CONFIGr, register_type_global },
    { MMU_RL_DEBUG_PKT_CNTr, register_type_global },
    { MMU_RL_DEBUGr, register_type_global },
    { MMU_RL_EBP_OVRDr, register_type_global },
    { MMU_RL_EBQ_CONFIGr, register_type_global },
    { MMU_RL_EBQ_DEBUGr, register_type_global },
    { MMU_RL_ENABLE_ECCP_MEMr, register_type_global },
    { MMU_RL_EN_COR_ERR_RPTr, register_type_global },
    { MMU_RL_RQE_FIFO_DEBUGr, register_type_global },
    { MMU_RL_TMBUSr, register_type_global },
    { MMU_RQE_CELL_QUEUE_HEADAr, register_type_global },
    { MMU_RQE_CELL_QUEUE_HEADBr, register_type_global },
    { MMU_RQE_CELL_QUEUE_HEAD_STATr, register_type_global },
    { MMU_RQE_CELL_QUEUE_TAILAr, register_type_global },
    { MMU_RQE_CELL_QUEUE_TAILBr, register_type_global },
    { MMU_RQE_CELL_QUEUE_TAIL_STATr, register_type_global },
    { MMU_RQE_CMIC_RESERVEDr, register_type_global },
    { MMU_RQE_ENABLE_ECCP_MEMr, register_type_global },
    { MMU_RQE_EN_COR_ERR_RPTr, register_type_global },
    { MMU_RQE_FREELIST_CONTROLr, register_type_global },
    { MMU_RQE_INFOTBL_FL_PTRr, register_type_global },
    { MMU_RQE_INFOTBL_FP_INITr, register_type_global },
    { MMU_RQE_INT_ENr, register_type_global },
    { MMU_RQE_INT_SETr, register_type_global },
    { MMU_RQE_INT_STATr, register_type_global },
    { MMU_RQE_INVALID_DSTr, register_type_global },
    { MMU_RQE_L3_PURGE_STATr, register_type_global },
    { MMU_RQE_MAX_SHAPER_ENr, register_type_global },
    { MMU_RQE_MAX_SHAPER_LIMIT_COUNTr, register_type_global },
    { MMU_RQE_MAX_SHAPER_RATEr, register_type_global },
    { MMU_RQE_MAX_SHAPER_THRESHOLD_CLEARr, register_type_global },
    { MMU_RQE_MAX_SHAPER_THRESHOLDr, register_type_global },
    { MMU_RQE_PKT_QUEUE_HEADr, register_type_global },
    { MMU_RQE_PKT_QUEUE_TAILr, register_type_global },
    { MMU_RQE_PRIORITY_SCHEDULING_TYPEr, register_type_global },
    { MMU_RQE_PRIORITY_WERR_WEIGHTr, register_type_global },
    { MMU_RQE_PTAIL_PHEAD_CNT_CELLQr, register_type_global },
    { MMU_RQE_PTAIL_PREFETCH_CNT_PKTQr, register_type_global },
    { MMU_RQE_QUEUE_SNAPSHOT_ENr, register_type_global },
    { MMU_RQE_REPL_CONFIGr, register_type_global },
    { MMU_RQE_REPL_PORT_AGG_MAPr, register_type_per_port },
    { MMU_RQE_SCH_INACTIVE_CONTROLr, register_type_global },
    { MMU_RQE_TMBUSr, register_type_global },
    { MMU_RQE_TX_CREDIT_TO_RLr, register_type_global },
    { MMU_RQE_TX_CREDIT_TO_SCBr, register_type_global },
    { MMU_RQE_WERR_MAXSC_CLEARr, register_type_global },
    { MMU_RQE_WERR_MAXSC_RESETr, register_type_global },
    { MMU_RQE_WERR_WORKING_COUNTS_CLEARr, register_type_global },
    { MMU_RQE_WERR_WORKING_COUNTSr, register_type_global },
    { MMU_SCB_ARBITER_AGER_CFGr, register_type_global },
    { MMU_SCB_ARBITER_CFGr, register_type_global },
    { MMU_SCB_CMIC_RESERVEDr, register_type_global },
    { MMU_SCB_CPU_INT_ENr, register_type_global },
    { MMU_SCB_CPU_INT_SETr, register_type_global },
    { MMU_SCB_CPU_INT_STATr, register_type_global },
    { MMU_SCB_DEBUGr, register_type_global },
    { MMU_SCB_ENABLE_ECCP_MEMr, register_type_global },
    { MMU_SCB_EN_COR_ERR_RPTr, register_type_global },
    { MMU_SCB_OQS_CREDITSr, register_type_global },
    { MMU_SCB_OQS_IDLE_CYCLES_CNTr, register_type_global },
    { MMU_SCB_SCQE_CNT_OVERFLOWr, register_type_per_port },
    { MMU_SCB_SCQE_CNT_UNDERFLOWr, register_type_per_port },
    { MMU_SCB_SCQ_CELL_CNT_STATUSr, register_type_per_port },
    { MMU_SCB_SCQ_FAP_HWM_COUNTr, register_type_per_port },
    { MMU_SCB_SCQ_FIFO_STATUSr, register_type_per_port },
    { MMU_SCB_SCQ_FL_STATUSr, register_type_per_port },
    { MMU_SCB_SCQ_HP_FIFO_OVERFLOWr, register_type_per_port },
    { MMU_SCB_SCQ_HP_FIFO_UNDERFLOWr, register_type_per_port },
    { MMU_SCB_SCQ_PKT_CELL_CNT_STATUSr, register_type_per_port },
    { MMU_SCB_SOURCE_PORT_CFGr, register_type_per_port },
    { MMU_SCB_SRAF_FIFO_THRESHr, register_type_global },
    { MMU_SCB_SRAF_HWM_COUNTr, register_type_global },
    { MMU_SCB_TMBUSr, register_type_global },
    { MMU_THDI_BSTCONFIGr, register_type_global },
    { MMU_THDI_BST_HDRM_POOL_CNTr, register_type_global },
    { MMU_THDI_BST_HDRM_POOLr, register_type_global },
    { MMU_THDI_BST_PG_HDRM_PROFILEr, register_type_global },
    { MMU_THDI_BST_PG_SHARED_PROFILEr, register_type_global },
    { MMU_THDI_BST_PORTSP_SHARED_PROFILEr, register_type_global },
    { MMU_THDI_BST_SP_SHARED_CNTr, register_type_global },
    { MMU_THDI_BST_SP_SHAREDr, register_type_global },
    { MMU_THDI_BST_TRIGGER_STATUS_TYPEr, register_type_per_port },
    { MMU_THDI_BUFFER_CELL_LIMIT_SPr, register_type_global },
    { MMU_THDI_BYPASSr, register_type_global },
    { MMU_THDI_CELL_RESET_LIMIT_OFFSET_SPr, register_type_global },
    { MMU_THDI_CELL_SPAP_RED_OFFSET_SPr, register_type_global },
    { MMU_THDI_CELL_SPAP_YELLOW_OFFSET_SPr, register_type_global },
    { MMU_THDI_CMIC_RESERVEDr, register_type_global },
    { MMU_THDI_CPU_INT_ENr, register_type_global },
    { MMU_THDI_CPU_INT_SETr, register_type_global },
    { MMU_THDI_CPU_INT_STATr, register_type_global },
    { MMU_THDI_CPU_SPID_OVERRIDE_CTRLr, register_type_global },
    { MMU_THDI_ENABLE_ECCP_MEMr, register_type_global },
    { MMU_THDI_EN_COR_ERR_RPTr, register_type_global },
    { MMU_THDI_FLOW_CONTROL_XOFF_STATEr, register_type_per_port },
    { MMU_THDI_HDRM_BUFFER_CELL_LIMIT_HPr, register_type_global },
    { MMU_THDI_HDRM_POOL_COUNT_HPr, register_type_global },
    { MMU_THDI_HDRM_POOL_STATUSr, register_type_global },
    { MMU_THDI_ING_PORT_CONFIGr, register_type_per_port },
    { MMU_THDI_LOSSLESS_PG_DROPr, register_type_per_port },
    { MMU_THDI_MC_SPID_OVERRIDE_CTRLr, register_type_global },
    { MMU_THDI_MEM_INIT_STATUSr, register_type_per_port },
    { MMU_THDI_MIRROR_SPID_OVERRIDE_CTRLr, register_type_global },
    { MMU_THDI_NONUC_INPPRI_PG_PROFILEr, register_type_global },
    { MMU_THDI_PFCPRI_PG_PROFILEr, register_type_global },
    { MMU_THDI_PG_PROFILEr, register_type_global },
    { MMU_THDI_PIPE_COUNTER_OVERFLOW_IDr, register_type_per_port },
    { MMU_THDI_PIPE_COUNTER_UNDERFLOW_IDr, register_type_per_port },
    { MMU_THDI_POOL_CONFIGr, register_type_global },
    { MMU_THDI_POOL_COUNTER_OVERFLOW_IDr, register_type_global },
    { MMU_THDI_POOL_COUNTER_UNDERFLOW_IDr, register_type_global },
    { MMU_THDI_POOL_DROP_COUNT_HPr, register_type_global },
    { MMU_THDI_POOL_DROP_STATEr, register_type_global },
    { MMU_THDI_POOL_SHARED_COUNT_SPr, register_type_global },
    { MMU_THDI_PORT_LIMIT_STATESr, register_type_per_port },
    { MMU_THDI_SCR_CNT_STATUSr, register_type_per_port },
    { MMU_THDI_TMBUSr, register_type_global },
    { MMU_THDI_UC_INPPRI_PG_PROFILEr, register_type_global },
    { MMU_THDO_BST_CONFIGr, register_type_global },
    { MMU_THDO_BST_CPU_INT_ENr, register_type_global },
    { MMU_THDO_BST_CPU_INT_SETr, register_type_global },
    { MMU_THDO_BST_CPU_INT_STATr, register_type_global },
    { MMU_THDO_BST_ENABLE_ECCP_MEMr, register_type_global },
    { MMU_THDO_BST_EN_COR_ERR_RPTr, register_type_global },
    { MMU_THDO_BST_STAT1r, register_type_global },
    { MMU_THDO_BST_STATr, register_type_global },
    { MMU_THDO_BST_TMBUSr, register_type_global },
    { MMU_THDO_BYPASSr, register_type_global },
    { MMU_THDO_CMIC_RESERVEDr, register_type_global },
    { MMU_THDO_CONFIG_PORTr, register_type_global },
    { MMU_THDO_CONFIGr, register_type_global },
    { MMU_THDO_COUNTER_OVERFLOW_IDr, register_type_global },
    { MMU_THDO_COUNTER_UNDERFLOW_IDr, register_type_global },
    { MMU_THDO_CPU_INT_ENr, register_type_global },
    { MMU_THDO_CPU_INT_SETr, register_type_global },
    { MMU_THDO_CPU_INT_STATr, register_type_global },
    { MMU_THDO_CPU_QUEUE_DROP_STATES_11_00r, register_type_global },
    { MMU_THDO_CPU_QUEUE_DROP_STATES_23_12r, register_type_global },
    { MMU_THDO_CPU_QUEUE_DROP_STATES_35_24r, register_type_global },
    { MMU_THDO_CPU_QUEUE_DROP_STATES_47_36r, register_type_global },
    { MMU_THDO_ENABLE_ECCP_MEMr, register_type_global },
    { MMU_THDO_ENGINE_ENABLES_CFGr, register_type_global },
    { MMU_THDO_EN_COR_ERR_RPTr, register_type_global },
    { MMU_THDO_INTFO_INTERFACE_CONFIGr, register_type_global },
    { MMU_THDO_IPG_SIZEr, register_type_global },
    { MMU_THDO_MC_CPU_QUEUE_TOT_BST_THRESHOLDr, register_type_global },
    { MMU_THDO_MC_CQE_PRT_SP_BST_THRESHOLDr, register_type_global },
    { MMU_THDO_MC_CQE_SP_BST_THRESHOLDr, register_type_global },
    { MMU_THDO_MC_POOL_BST_COUNTr, register_type_global },
    { MMU_THDO_MC_QUEUE_TOT_BST_THRESHOLDr, register_type_global },
    { MMU_THDO_MC_SHARED_CQE_DYNAMIC_THRESH_CAPr, register_type_global },
    { MMU_THDO_MC_SHARED_CQE_POOL_CONFIGr, register_type_global },
    { MMU_THDO_MC_SHARED_CQE_POOL_DROP_STATESr, register_type_global },
    { MMU_THDO_MC_SHARED_CQE_POOL_RED_RESUME_LIMITr, register_type_global },
    { MMU_THDO_MC_SHARED_CQE_POOL_RED_SHARED_LIMITr, register_type_global },
    { MMU_THDO_MC_SHARED_CQE_POOL_RESUME_LIMITr, register_type_global },
    { MMU_THDO_MC_SHARED_CQE_POOL_SHARED_COUNTr, register_type_global },
    { MMU_THDO_MC_SHARED_CQE_POOL_SHARED_LIMITr, register_type_global },
    { MMU_THDO_MC_SHARED_CQE_POOL_YELLOW_RESUME_LIMITr, register_type_global },
    { MMU_THDO_MC_SHARED_CQE_POOL_YELLOW_SHARED_LIMITr, register_type_global },
    { MMU_THDO_PRT_SP_SHR_BST_THRESHOLDr, register_type_global },
    { MMU_THDO_QUE_TOT_BST_THRESHOLDr, register_type_global },
    { MMU_THDO_SHARED_DB_DYNAMIC_THRESH_CAPr, register_type_global },
    { MMU_THDO_SHARED_DB_POOL_CONFIGr, register_type_global },
    { MMU_THDO_SHARED_DB_POOL_DROP_STATESr, register_type_global },
    { MMU_THDO_SHARED_DB_POOL_RED_RESUME_LIMITr, register_type_global },
    { MMU_THDO_SHARED_DB_POOL_RED_SHARED_LIMITr, register_type_global },
    { MMU_THDO_SHARED_DB_POOL_RESUME_LIMITr, register_type_global },
    { MMU_THDO_SHARED_DB_POOL_SHARED_COUNT_DEBUG_LOSSLESSr, register_type_global },
    { MMU_THDO_SHARED_DB_POOL_SHARED_COUNT_DEBUG_MCr, register_type_global },
    { MMU_THDO_SHARED_DB_POOL_SHARED_COUNTr, register_type_global },
    { MMU_THDO_SHARED_DB_POOL_SHARED_LIMITr, register_type_global },
    { MMU_THDO_SHARED_DB_POOL_YELLOW_RESUME_LIMITr, register_type_global },
    { MMU_THDO_SHARED_DB_POOL_YELLOW_SHARED_LIMITr, register_type_global },
    { MMU_THDO_SP_SHR_BST_THRESHOLDr, register_type_global },
    { MMU_THDO_TMBUSr, register_type_global },
    { MMU_THDO_UC_POOL_BST_COUNTr, register_type_global },
    { MMU_THDO_VOQ_FAIRNESS_CFGr, register_type_global },
    { MMU_THDR_QE_BST_CONFIGr, register_type_global },
    { MMU_THDR_QE_BST_COUNT_PRIQr, register_type_global },
    { MMU_THDR_QE_BST_COUNT_SPr, register_type_global },
    { MMU_THDR_QE_BST_STATr, register_type_global },
    { MMU_THDR_QE_BST_THRESHOLD_PRIQr, register_type_global },
    { MMU_THDR_QE_BST_THRESHOLD_SPr, register_type_global },
    { MMU_THDR_QE_BYPASSr, register_type_global },
    { MMU_THDR_QE_CONFIG1_PRIQr, register_type_global },
    { MMU_THDR_QE_CONFIG_PRIQr, register_type_global },
    { MMU_THDR_QE_CONFIG_SPr, register_type_global },
    { MMU_THDR_QE_CONFIGr, register_type_global },
    { MMU_THDR_QE_COUNTER_OVERFLOWr, register_type_global },
    { MMU_THDR_QE_COUNTER_UNDERFLOWr, register_type_global },
    { MMU_THDR_QE_CPU_INT_ENr, register_type_global },
    { MMU_THDR_QE_CPU_INT_SETr, register_type_global },
    { MMU_THDR_QE_CPU_INT_STATr, register_type_global },
    { MMU_THDR_QE_DROP_COUNT_BYTE_PRIQr, register_type_global },
    { MMU_THDR_QE_DROP_COUNT_PKT_PRIQr, register_type_global },
    { MMU_THDR_QE_DROP_COUNT_RED_PKT_PRIQr, register_type_global },
    { MMU_THDR_QE_DROP_COUNT_YELLOW_PKT_PRIQr, register_type_global },
    { MMU_THDR_QE_LIMIT_MIN_PRIQr, register_type_global },
    { MMU_THDR_QE_MIN_COUNT_PRIQr, register_type_global },
    { MMU_THDR_QE_RESET_OFFSET_COLOR_PRIQr, register_type_global },
    { MMU_THDR_QE_RESUME_COLOR_LIMIT_PRIQr, register_type_global },
    { MMU_THDR_QE_RESUME_COLOR_LIMIT_SPr, register_type_global },
    { MMU_THDR_QE_RESUME_LIMIT_PRIQr, register_type_global },
    { MMU_THDR_QE_RSVD_REGr, register_type_global },
    { MMU_THDR_QE_SHARED_COLOR_LIMIT_PRIQr, register_type_global },
    { MMU_THDR_QE_SHARED_COLOR_LIMIT_SPr, register_type_global },
    { MMU_THDR_QE_SHARED_COUNT_PRIQr, register_type_global },
    { MMU_THDR_QE_SHARED_COUNT_SPr, register_type_global },
    { MMU_THDR_QE_STATUS_PRIQr, register_type_global },
    { MMU_THDR_QE_STATUS_SPr, register_type_global },
    { MMU_THDR_QE_TOTAL_COUNT_PRIQr, register_type_global },
    { MMU_TOQ_CMIC_RESERVEDr, register_type_global },
    { MMU_TOQ_CONFIGr, register_type_global },
    { MMU_TOQ_CPU_INT_ENr, register_type_global },
    { MMU_TOQ_CPU_INT_SETr, register_type_global },
    { MMU_TOQ_CPU_INT_STATr, register_type_global },
    { MMU_TOQ_DEBUGr, register_type_global },
    { MMU_TOQ_ENABLE_ECCP_MEMr, register_type_global },
    { MMU_TOQ_EN_COR_ERR_RPTr, register_type_global },
    { MMU_TOQ_STATUSr, register_type_global },
    { MMU_TOQ_TMBUSr, register_type_global },
    { MMU_WRED_CMIC_RESERVEDr, register_type_global },
    { MMU_WRED_CONFIG_READYr, register_type_global },
    { MMU_WRED_CONFIGr, register_type_global },
    { MMU_WRED_CONG_NOTIFICATION_RESOLUTION_TABLEr, register_type_global },
    { MMU_WRED_ENABLE_ECCP_MEMr, register_type_global },
    { MMU_WRED_EN_COR_ERR_RPTr, register_type_global },
    { MMU_WRED_MEM_INIT_STATUSr, register_type_global },
    { MMU_WRED_POOL_CONFIGr, register_type_global },
    { MMU_WRED_POOL_INST_CONG_LIMIT_0r, register_type_global },
    { MMU_WRED_POOL_INST_CONG_LIMIT_1r, register_type_global },
    { MMU_WRED_POOL_INST_CONG_LIMIT_2r, register_type_global },
    { MMU_WRED_POOL_INST_CONG_LIMIT_3r, register_type_global },
    { MMU_WRED_REFRESH_CONTROLr, register_type_global },
    { MMU_WRED_TIME_DOMAINr, register_type_global },
    { MMU_WRED_TMBUSr, register_type_global },
    { XLMAC_PFC_CTRLr, register_type_per_port },
    { XLMAC_PFC_DAr, register_type_per_port },
    { XLMAC_PFC_OPCODEr, register_type_per_port },
    { XLMAC_PFC_TYPEr, register_type_per_port },
    { XLMIB_RPFC0r, register_type_per_port },
    { XLMIB_RPFC1r, register_type_per_port },
    { XLMIB_RPFC2r, register_type_per_port },
    { XLMIB_RPFC3r, register_type_per_port },
    { XLMIB_RPFC4r, register_type_per_port },
    { XLMIB_RPFC5r, register_type_per_port },
    { XLMIB_RPFC6r, register_type_per_port },
    { XLMIB_RPFC7r, register_type_per_port },
    { XLMIB_RPFCOFF0r, register_type_per_port },
    { XLMIB_RPFCOFF1r, register_type_per_port },
    { XLMIB_RPFCOFF2r, register_type_per_port },
    { XLMIB_RPFCOFF3r, register_type_per_port },
    { XLMIB_RPFCOFF4r, register_type_per_port },
    { XLMIB_RPFCOFF5r, register_type_per_port },
    { XLMIB_RPFCOFF6r, register_type_per_port },
    { XLMIB_RPFCOFF7r, register_type_per_port },
    { XLMIB_TPFC0r, register_type_per_port },
    { XLMIB_TPFC1r, register_type_per_port },
    { XLMIB_TPFC2r, register_type_per_port },
    { XLMIB_TPFC3r, register_type_per_port },
    { XLMIB_TPFC4r, register_type_per_port },
    { XLMIB_TPFC5r, register_type_per_port },
    { XLMIB_TPFC6r, register_type_per_port },
    { XLMIB_TPFC7r, register_type_per_port },
    { XLMIB_TPFCOFF0r, register_type_per_port },
    { XLMIB_TPFCOFF1r, register_type_per_port },
    { XLMIB_TPFCOFF2r, register_type_per_port },
    { XLMIB_TPFCOFF3r, register_type_per_port },
    { XLMIB_TPFCOFF4r, register_type_per_port },
    { XLMIB_TPFCOFF5r, register_type_per_port },
    { XLMIB_TPFCOFF6r, register_type_per_port },
    { XLMIB_TPFCOFF7r, register_type_per_port },
    { INVALIDr, register_type_global } /* Must be the last element in this structure */
};

/* Structure that maintains diag cmdlist, reg_list, mem_list  for
 * "mmu" feature for tomahawk3 chipset. */
techsupport_data_t techsupport_mmu_tomahawk3_data = {
    techsupport_mmu_diag_cmdlist,
    techsupport_mmu_tomahawk3_reg_list,
    techsupport_mmu_tomahawk3_memory_table_list,
    techsupport_mmu_tomahawk3_diag_cmdlist
#ifndef BCM_SW_STATE_DUMP_DISABLE
    , techsupport_mmu_sw_dump_cmdlist,
    techsupport_mmu_tomahawk3_sw_dump_cmdlist
#endif /* BCM_SW_STATE_DUMP_DISABLE */
};
