#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Sep 19 20:25:16 2022
# Process ID: 86913
# Current directory: /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/Accumulator.runs/synth_1
# Command line: vivado -log Accumulator_bd_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Accumulator_bd_wrapper.tcl
# Log file: /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/Accumulator.runs/synth_1/Accumulator_bd_wrapper.vds
# Journal file: /home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/Accumulator.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Accumulator_bd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/yuhaoliu/Tools/Hardware/Xilinx/Vivado/2020.2/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2427.125 ; gain = 8.012 ; free physical = 3949 ; free virtual = 25929
Command: synth_design -top Accumulator_bd_wrapper -part xczu3eg-sbva484-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 87003
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2753.586 ; gain = 28.832 ; free physical = 2258 ; free virtual = 24211
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Accumulator_bd_wrapper' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/hdl/Accumulator_bd_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'Accumulator_bd' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:13]
INFO: [Synth 8-6157] synthesizing module 'Accumulator_bd_Accumulator_0_0' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/Accumulator.runs/synth_1/.Xil/Vivado-86913-atlas/realtime/Accumulator_bd_Accumulator_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Accumulator_bd_Accumulator_0_0' (1#1) [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/Accumulator.runs/synth_1/.Xil/Vivado-86913-atlas/realtime/Accumulator_bd_Accumulator_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Accumulator_bd_axi_dma_0_0' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/Accumulator.runs/synth_1/.Xil/Vivado-86913-atlas/realtime/Accumulator_bd_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Accumulator_bd_axi_dma_0_0' (2#1) [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/Accumulator.runs/synth_1/.Xil/Vivado-86913-atlas/realtime/Accumulator_bd_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'Accumulator_bd_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:200]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'Accumulator_bd_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:200]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'Accumulator_bd_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:200]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'Accumulator_bd_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:200]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'Accumulator_bd_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:200]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'Accumulator_bd_axi_dma_0_0' has 64 connections declared, but only 59 given [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:200]
INFO: [Synth 8-6157] synthesizing module 'Accumulator_bd_axi_gpio_0_0' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/Accumulator.runs/synth_1/.Xil/Vivado-86913-atlas/realtime/Accumulator_bd_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Accumulator_bd_axi_gpio_0_0' (3#1) [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/Accumulator.runs/synth_1/.Xil/Vivado-86913-atlas/realtime/Accumulator_bd_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Accumulator_bd_axi_gpio_0_1' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/Accumulator.runs/synth_1/.Xil/Vivado-86913-atlas/realtime/Accumulator_bd_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Accumulator_bd_axi_gpio_0_1' (4#1) [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/Accumulator.runs/synth_1/.Xil/Vivado-86913-atlas/realtime/Accumulator_bd_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Accumulator_bd_axi_smc_0' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/Accumulator.runs/synth_1/.Xil/Vivado-86913-atlas/realtime/Accumulator_bd_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Accumulator_bd_axi_smc_0' (5#1) [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/Accumulator.runs/synth_1/.Xil/Vivado-86913-atlas/realtime/Accumulator_bd_axi_smc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'S01_AXI_awready' of module 'Accumulator_bd_axi_smc_0' is unconnected for instance 'axi_smc' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:302]
WARNING: [Synth 8-7071] port 'S01_AXI_wready' of module 'Accumulator_bd_axi_smc_0' is unconnected for instance 'axi_smc' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:302]
WARNING: [Synth 8-7071] port 'S01_AXI_bresp' of module 'Accumulator_bd_axi_smc_0' is unconnected for instance 'axi_smc' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:302]
WARNING: [Synth 8-7071] port 'S01_AXI_bvalid' of module 'Accumulator_bd_axi_smc_0' is unconnected for instance 'axi_smc' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:302]
WARNING: [Synth 8-7023] instance 'axi_smc' of module 'Accumulator_bd_axi_smc_0' has 86 connections declared, but only 82 given [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:302]
INFO: [Synth 8-6157] synthesizing module 'Accumulator_bd_ps8_0_axi_periph_0' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:602]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_13S542A' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:1664]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_13S542A' (6#1) [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:1664]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_3YJRAT' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:1789]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_3YJRAT' (7#1) [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:1789]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_NYM9JX' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:1921]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_NYM9JX' (8#1) [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:1921]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1NSIHVE' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:2053]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1NSIHVE' (9#1) [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:2053]
WARNING: [Synth 8-7071] port 'M_AXI_arprot' of module 'm03_couplers_imp_1NSIHVE' is unconnected for instance 'm03_couplers' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:1437]
WARNING: [Synth 8-7071] port 'M_AXI_awprot' of module 'm03_couplers_imp_1NSIHVE' is unconnected for instance 'm03_couplers' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:1437]
WARNING: [Synth 8-7023] instance 'm03_couplers' of module 'm03_couplers_imp_1NSIHVE' has 42 connections declared, but only 40 given [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:1437]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1RXESNH' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:2199]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1RXESNH' (10#1) [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:2199]
WARNING: [Synth 8-7071] port 'M_AXI_arprot' of module 'm04_couplers_imp_1RXESNH' is unconnected for instance 'm04_couplers' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:1478]
WARNING: [Synth 8-7071] port 'M_AXI_awprot' of module 'm04_couplers_imp_1RXESNH' is unconnected for instance 'm04_couplers' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:1478]
WARNING: [Synth 8-7023] instance 'm04_couplers' of module 'm04_couplers_imp_1RXESNH' has 42 connections declared, but only 40 given [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:1478]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_SNHCIY' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:2345]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_SNHCIY' (11#1) [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:2345]
WARNING: [Synth 8-7071] port 'M_AXI_arprot' of module 'm05_couplers_imp_SNHCIY' is unconnected for instance 'm05_couplers' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:1519]
WARNING: [Synth 8-7071] port 'M_AXI_awprot' of module 'm05_couplers_imp_SNHCIY' is unconnected for instance 'm05_couplers' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:1519]
WARNING: [Synth 8-7023] instance 'm05_couplers' of module 'm05_couplers_imp_SNHCIY' has 42 connections declared, but only 40 given [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:1519]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_M4TFON' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:2491]
INFO: [Synth 8-6157] synthesizing module 'Accumulator_bd_auto_ds_0' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/Accumulator.runs/synth_1/.Xil/Vivado-86913-atlas/realtime/Accumulator_bd_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Accumulator_bd_auto_ds_0' (12#1) [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/Accumulator.runs/synth_1/.Xil/Vivado-86913-atlas/realtime/Accumulator_bd_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Accumulator_bd_auto_pc_0' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/Accumulator.runs/synth_1/.Xil/Vivado-86913-atlas/realtime/Accumulator_bd_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Accumulator_bd_auto_pc_0' (13#1) [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/Accumulator.runs/synth_1/.Xil/Vivado-86913-atlas/realtime/Accumulator_bd_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_M4TFON' (14#1) [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:2491]
INFO: [Synth 8-6157] synthesizing module 'Accumulator_bd_xbar_0' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/Accumulator.runs/synth_1/.Xil/Vivado-86913-atlas/realtime/Accumulator_bd_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Accumulator_bd_xbar_0' (15#1) [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/Accumulator.runs/synth_1/.Xil/Vivado-86913-atlas/realtime/Accumulator_bd_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Accumulator_bd_ps8_0_axi_periph_0' (16#1) [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:602]
WARNING: [Synth 8-7071] port 'M03_AXI_araddr' of module 'Accumulator_bd_ps8_0_axi_periph_0' is unconnected for instance 'ps8_0_axi_periph' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:385]
WARNING: [Synth 8-7071] port 'M03_AXI_arvalid' of module 'Accumulator_bd_ps8_0_axi_periph_0' is unconnected for instance 'ps8_0_axi_periph' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:385]
WARNING: [Synth 8-7071] port 'M03_AXI_awaddr' of module 'Accumulator_bd_ps8_0_axi_periph_0' is unconnected for instance 'ps8_0_axi_periph' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:385]
WARNING: [Synth 8-7071] port 'M03_AXI_awvalid' of module 'Accumulator_bd_ps8_0_axi_periph_0' is unconnected for instance 'ps8_0_axi_periph' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:385]
WARNING: [Synth 8-7071] port 'M03_AXI_bready' of module 'Accumulator_bd_ps8_0_axi_periph_0' is unconnected for instance 'ps8_0_axi_periph' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:385]
WARNING: [Synth 8-7071] port 'M03_AXI_rready' of module 'Accumulator_bd_ps8_0_axi_periph_0' is unconnected for instance 'ps8_0_axi_periph' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:385]
WARNING: [Synth 8-7071] port 'M03_AXI_wdata' of module 'Accumulator_bd_ps8_0_axi_periph_0' is unconnected for instance 'ps8_0_axi_periph' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:385]
WARNING: [Synth 8-7071] port 'M03_AXI_wstrb' of module 'Accumulator_bd_ps8_0_axi_periph_0' is unconnected for instance 'ps8_0_axi_periph' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:385]
WARNING: [Synth 8-7071] port 'M03_AXI_wvalid' of module 'Accumulator_bd_ps8_0_axi_periph_0' is unconnected for instance 'ps8_0_axi_periph' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:385]
WARNING: [Synth 8-7071] port 'M04_AXI_araddr' of module 'Accumulator_bd_ps8_0_axi_periph_0' is unconnected for instance 'ps8_0_axi_periph' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:385]
WARNING: [Synth 8-7071] port 'M04_AXI_arvalid' of module 'Accumulator_bd_ps8_0_axi_periph_0' is unconnected for instance 'ps8_0_axi_periph' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:385]
WARNING: [Synth 8-7071] port 'M04_AXI_awaddr' of module 'Accumulator_bd_ps8_0_axi_periph_0' is unconnected for instance 'ps8_0_axi_periph' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:385]
WARNING: [Synth 8-7071] port 'M04_AXI_awvalid' of module 'Accumulator_bd_ps8_0_axi_periph_0' is unconnected for instance 'ps8_0_axi_periph' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:385]
WARNING: [Synth 8-7071] port 'M04_AXI_bready' of module 'Accumulator_bd_ps8_0_axi_periph_0' is unconnected for instance 'ps8_0_axi_periph' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:385]
WARNING: [Synth 8-7071] port 'M04_AXI_rready' of module 'Accumulator_bd_ps8_0_axi_periph_0' is unconnected for instance 'ps8_0_axi_periph' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:385]
WARNING: [Synth 8-7071] port 'M04_AXI_wdata' of module 'Accumulator_bd_ps8_0_axi_periph_0' is unconnected for instance 'ps8_0_axi_periph' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:385]
WARNING: [Synth 8-7071] port 'M04_AXI_wstrb' of module 'Accumulator_bd_ps8_0_axi_periph_0' is unconnected for instance 'ps8_0_axi_periph' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:385]
WARNING: [Synth 8-7071] port 'M04_AXI_wvalid' of module 'Accumulator_bd_ps8_0_axi_periph_0' is unconnected for instance 'ps8_0_axi_periph' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:385]
WARNING: [Synth 8-7071] port 'M05_AXI_araddr' of module 'Accumulator_bd_ps8_0_axi_periph_0' is unconnected for instance 'ps8_0_axi_periph' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:385]
WARNING: [Synth 8-7071] port 'M05_AXI_arvalid' of module 'Accumulator_bd_ps8_0_axi_periph_0' is unconnected for instance 'ps8_0_axi_periph' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:385]
WARNING: [Synth 8-7071] port 'M05_AXI_awaddr' of module 'Accumulator_bd_ps8_0_axi_periph_0' is unconnected for instance 'ps8_0_axi_periph' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:385]
WARNING: [Synth 8-7071] port 'M05_AXI_awvalid' of module 'Accumulator_bd_ps8_0_axi_periph_0' is unconnected for instance 'ps8_0_axi_periph' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:385]
WARNING: [Synth 8-7071] port 'M05_AXI_bready' of module 'Accumulator_bd_ps8_0_axi_periph_0' is unconnected for instance 'ps8_0_axi_periph' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:385]
WARNING: [Synth 8-7071] port 'M05_AXI_rready' of module 'Accumulator_bd_ps8_0_axi_periph_0' is unconnected for instance 'ps8_0_axi_periph' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:385]
WARNING: [Synth 8-7071] port 'M05_AXI_wdata' of module 'Accumulator_bd_ps8_0_axi_periph_0' is unconnected for instance 'ps8_0_axi_periph' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:385]
WARNING: [Synth 8-7071] port 'M05_AXI_wstrb' of module 'Accumulator_bd_ps8_0_axi_periph_0' is unconnected for instance 'ps8_0_axi_periph' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:385]
WARNING: [Synth 8-7071] port 'M05_AXI_wvalid' of module 'Accumulator_bd_ps8_0_axi_periph_0' is unconnected for instance 'ps8_0_axi_periph' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:385]
WARNING: [Synth 8-7023] instance 'ps8_0_axi_periph' of module 'Accumulator_bd_ps8_0_axi_periph_0' has 154 connections declared, but only 127 given [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:385]
INFO: [Synth 8-6157] synthesizing module 'Accumulator_bd_rst_ps8_0_100M_0' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/Accumulator.runs/synth_1/.Xil/Vivado-86913-atlas/realtime/Accumulator_bd_rst_ps8_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Accumulator_bd_rst_ps8_0_100M_0' (17#1) [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/Accumulator.runs/synth_1/.Xil/Vivado-86913-atlas/realtime/Accumulator_bd_rst_ps8_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'Accumulator_bd_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:513]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'Accumulator_bd_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:513]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'Accumulator_bd_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:513]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'Accumulator_bd_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:513]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_100M' of module 'Accumulator_bd_rst_ps8_0_100M_0' has 10 connections declared, but only 6 given [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:513]
INFO: [Synth 8-6157] synthesizing module 'Accumulator_bd_zynq_ultra_ps_e_0_0' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/Accumulator.runs/synth_1/.Xil/Vivado-86913-atlas/realtime/Accumulator_bd_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Accumulator_bd_zynq_ultra_ps_e_0_0' (18#1) [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/Accumulator.runs/synth_1/.Xil/Vivado-86913-atlas/realtime/Accumulator_bd_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'Accumulator_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:520]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'Accumulator_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:520]
WARNING: [Synth 8-7071] port 'saxigp0_bid' of module 'Accumulator_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:520]
WARNING: [Synth 8-7071] port 'saxigp0_rid' of module 'Accumulator_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:520]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'Accumulator_bd_zynq_ultra_ps_e_0_0' has 83 connections declared, but only 79 given [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:520]
INFO: [Synth 8-6155] done synthesizing module 'Accumulator_bd' (19#1) [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/synth/Accumulator_bd.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Accumulator_bd_wrapper' (20#1) [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/hdl/Accumulator_bd_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2802.492 ; gain = 77.738 ; free physical = 2984 ; free virtual = 24937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2819.336 ; gain = 94.582 ; free physical = 3044 ; free virtual = 24997
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2819.336 ; gain = 94.582 ; free physical = 3044 ; free virtual = 24997
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.336 ; gain = 0.000 ; free physical = 3037 ; free virtual = 24990
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/ip/Accumulator_bd_zynq_ultra_ps_e_0_0/Accumulator_bd_zynq_ultra_ps_e_0_0/Accumulator_bd_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'Accumulator_bd_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/ip/Accumulator_bd_zynq_ultra_ps_e_0_0/Accumulator_bd_zynq_ultra_ps_e_0_0/Accumulator_bd_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'Accumulator_bd_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/ip/Accumulator_bd_axi_dma_0_0/Accumulator_bd_axi_dma_0_0/Accumulator_bd_axi_dma_0_0_in_context.xdc] for cell 'Accumulator_bd_i/axi_dma_0'
Finished Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/ip/Accumulator_bd_axi_dma_0_0/Accumulator_bd_axi_dma_0_0/Accumulator_bd_axi_dma_0_0_in_context.xdc] for cell 'Accumulator_bd_i/axi_dma_0'
Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/ip/Accumulator_bd_axi_gpio_0_0/Accumulator_bd_axi_gpio_0_0/Accumulator_bd_axi_gpio_0_0_in_context.xdc] for cell 'Accumulator_bd_i/axi_gpio_0'
Finished Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/ip/Accumulator_bd_axi_gpio_0_0/Accumulator_bd_axi_gpio_0_0/Accumulator_bd_axi_gpio_0_0_in_context.xdc] for cell 'Accumulator_bd_i/axi_gpio_0'
Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/ip/Accumulator_bd_axi_gpio_0_1/Accumulator_bd_axi_gpio_0_1/Accumulator_bd_axi_gpio_0_1_in_context.xdc] for cell 'Accumulator_bd_i/axi_gpio_1'
Finished Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/ip/Accumulator_bd_axi_gpio_0_1/Accumulator_bd_axi_gpio_0_1/Accumulator_bd_axi_gpio_0_1_in_context.xdc] for cell 'Accumulator_bd_i/axi_gpio_1'
Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/ip/Accumulator_bd_rst_ps8_0_100M_0/Accumulator_bd_rst_ps8_0_100M_0/Accumulator_bd_rst_ps8_0_100M_0_in_context.xdc] for cell 'Accumulator_bd_i/rst_ps8_0_100M'
Finished Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/ip/Accumulator_bd_rst_ps8_0_100M_0/Accumulator_bd_rst_ps8_0_100M_0/Accumulator_bd_rst_ps8_0_100M_0_in_context.xdc] for cell 'Accumulator_bd_i/rst_ps8_0_100M'
Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/ip/Accumulator_bd_xbar_0/Accumulator_bd_xbar_0/Accumulator_bd_xbar_0_in_context.xdc] for cell 'Accumulator_bd_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/ip/Accumulator_bd_xbar_0/Accumulator_bd_xbar_0/Accumulator_bd_xbar_0_in_context.xdc] for cell 'Accumulator_bd_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/ip/Accumulator_bd_auto_ds_0/Accumulator_bd_auto_ds_0/Accumulator_bd_auto_ds_0_in_context.xdc] for cell 'Accumulator_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/ip/Accumulator_bd_auto_ds_0/Accumulator_bd_auto_ds_0/Accumulator_bd_auto_ds_0_in_context.xdc] for cell 'Accumulator_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/ip/Accumulator_bd_auto_pc_0/Accumulator_bd_auto_pc_0/Accumulator_bd_auto_pc_0_in_context.xdc] for cell 'Accumulator_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/ip/Accumulator_bd_auto_pc_0/Accumulator_bd_auto_pc_0/Accumulator_bd_auto_pc_0_in_context.xdc] for cell 'Accumulator_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/ip/Accumulator_bd_axi_smc_0/Accumulator_bd_axi_smc_0/Accumulator_bd_axi_smc_0_in_context.xdc] for cell 'Accumulator_bd_i/axi_smc'
Finished Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/ip/Accumulator_bd_axi_smc_0/Accumulator_bd_axi_smc_0/Accumulator_bd_axi_smc_0_in_context.xdc] for cell 'Accumulator_bd_i/axi_smc'
Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/ip/Accumulator_bd_Accumulator_0_0/Accumulator_bd_Accumulator_0_0/Accumulator_bd_Accumulator_0_0_in_context.xdc] for cell 'Accumulator_bd_i/Accumulator_0'
Finished Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/src/bd/Accumulator_bd/ip/Accumulator_bd_Accumulator_0_0/Accumulator_bd_Accumulator_0_0/Accumulator_bd_Accumulator_0_0_in_context.xdc] for cell 'Accumulator_bd_i/Accumulator_0'
Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/Accumulator.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/Accumulator.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2860.191 ; gain = 0.000 ; free physical = 2943 ; free virtual = 24920
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2860.191 ; gain = 0.000 ; free physical = 2943 ; free virtual = 24920
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2860.191 ; gain = 135.438 ; free physical = 2996 ; free virtual = 24979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2860.191 ; gain = 135.438 ; free physical = 2996 ; free virtual = 24979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for Accumulator_bd_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Accumulator_bd_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Accumulator_bd_i/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Accumulator_bd_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Accumulator_bd_i/axi_gpio_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Accumulator_bd_i/rst_ps8_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Accumulator_bd_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Accumulator_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Accumulator_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Accumulator_bd_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Accumulator_bd_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Accumulator_bd_i/Accumulator_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2860.191 ; gain = 135.438 ; free physical = 2996 ; free virtual = 24979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2860.191 ; gain = 135.438 ; free physical = 2995 ; free virtual = 24979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2860.191 ; gain = 135.438 ; free physical = 2981 ; free virtual = 24971
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 3348.645 ; gain = 623.891 ; free physical = 2409 ; free virtual = 24408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 3348.645 ; gain = 623.891 ; free physical = 2409 ; free virtual = 24408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 3369.691 ; gain = 644.938 ; free physical = 2409 ; free virtual = 24406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 3375.629 ; gain = 650.875 ; free physical = 2410 ; free virtual = 24395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 3375.629 ; gain = 650.875 ; free physical = 2410 ; free virtual = 24395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 3375.629 ; gain = 650.875 ; free physical = 2410 ; free virtual = 24395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 3375.629 ; gain = 650.875 ; free physical = 2410 ; free virtual = 24395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 3375.629 ; gain = 650.875 ; free physical = 2410 ; free virtual = 24395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 3375.629 ; gain = 650.875 ; free physical = 2410 ; free virtual = 24395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |Accumulator_bd_xbar_0              |         1|
|2     |Accumulator_bd_auto_ds_0           |         1|
|3     |Accumulator_bd_auto_pc_0           |         1|
|4     |Accumulator_bd_Accumulator_0_0     |         1|
|5     |Accumulator_bd_axi_dma_0_0         |         1|
|6     |Accumulator_bd_axi_gpio_0_0        |         1|
|7     |Accumulator_bd_axi_gpio_0_1        |         1|
|8     |Accumulator_bd_axi_smc_0           |         1|
|9     |Accumulator_bd_rst_ps8_0_100M_0    |         1|
|10    |Accumulator_bd_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |Accumulator_bd_Accumulator_0     |     1|
|2     |Accumulator_bd_auto_ds           |     1|
|3     |Accumulator_bd_auto_pc           |     1|
|4     |Accumulator_bd_axi_dma_0         |     1|
|5     |Accumulator_bd_axi_gpio_0        |     2|
|7     |Accumulator_bd_axi_smc           |     1|
|8     |Accumulator_bd_rst_ps8_0_100M    |     1|
|9     |Accumulator_bd_xbar              |     1|
|10    |Accumulator_bd_zynq_ultra_ps_e_0 |     1|
+------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 3375.629 ; gain = 650.875 ; free physical = 2410 ; free virtual = 24395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 3375.629 ; gain = 610.020 ; free physical = 2451 ; free virtual = 24436
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 3375.637 ; gain = 650.875 ; free physical = 2451 ; free virtual = 24436
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3375.637 ; gain = 0.000 ; free physical = 2538 ; free virtual = 24522
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3398.410 ; gain = 0.000 ; free physical = 2477 ; free virtual = 24459
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 58 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:55 . Memory (MB): peak = 3412.348 ; gain = 985.223 ; free physical = 2612 ; free virtual = 24594
INFO: [Common 17-1381] The checkpoint '/home/yuhaoliu/Projects/Verilog/AXI-SimpleDMA-Ultra96V2/Accumulator.runs/synth_1/Accumulator_bd_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Accumulator_bd_wrapper_utilization_synth.rpt -pb Accumulator_bd_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 19 20:26:32 2022...
