{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712885285672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712885285673 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 11 19:28:05 2024 " "Processing started: Thu Apr 11 19:28:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712885285673 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885285673 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885285673 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712885286148 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712885286148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/nios_setup.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/nios_setup.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup " "Found entity 1: nios_setup" {  } { { "nios_setup/synthesis/nios_setup.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/nios_setup.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_setup/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_setup/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_irq_mapper " "Found entity 1: nios_setup_irq_mapper" {  } { { "nios_setup/synthesis/submodules/nios_setup_irq_mapper.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0 " "Found entity 1: nios_setup_mm_interconnect_0" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_setup_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_setup_mm_interconnect_0_rsp_mux_001" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293200 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_rsp_mux " "Found entity 1: nios_setup_mm_interconnect_0_rsp_mux" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_rsp_demux " "Found entity 1: nios_setup_mm_interconnect_0_rsp_demux" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios_setup_mm_interconnect_0_cmd_mux_001" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_cmd_mux " "Found entity 1: nios_setup_mm_interconnect_0_cmd_mux" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_setup_mm_interconnect_0_cmd_demux_001" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_cmd_demux " "Found entity 1: nios_setup_mm_interconnect_0_cmd_demux" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293207 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_setup_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712885293208 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_setup_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712885293208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios_setup_mm_interconnect_0_router_003_default_decode" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293209 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_mm_interconnect_0_router_003 " "Found entity 2: nios_setup_mm_interconnect_0_router_003" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293209 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_setup_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712885293210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_setup_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712885293210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_setup_mm_interconnect_0_router_002_default_decode" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293210 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_mm_interconnect_0_router_002 " "Found entity 2: nios_setup_mm_interconnect_0_router_002" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_setup_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712885293211 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_setup_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712885293211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_setup_mm_interconnect_0_router_001_default_decode" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293212 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_mm_interconnect_0_router_001 " "Found entity 2: nios_setup_mm_interconnect_0_router_001" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293212 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_setup_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712885293213 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_setup_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712885293213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_router_default_decode " "Found entity 1: nios_setup_mm_interconnect_0_router_default_decode" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293213 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_mm_interconnect_0_router " "Found entity 2: nios_setup_mm_interconnect_0_router" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_setup/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_setup/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_setup/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_setup/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_setup/synthesis/submodules/nios_setup_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_uart_sim_scfifo_w " "Found entity 1: nios_setup_uart_sim_scfifo_w" {  } { { "nios_setup/synthesis/submodules/nios_setup_uart.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293225 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_uart_scfifo_w " "Found entity 2: nios_setup_uart_scfifo_w" {  } { { "nios_setup/synthesis/submodules/nios_setup_uart.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293225 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_setup_uart_sim_scfifo_r " "Found entity 3: nios_setup_uart_sim_scfifo_r" {  } { { "nios_setup/synthesis/submodules/nios_setup_uart.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293225 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_setup_uart_scfifo_r " "Found entity 4: nios_setup_uart_scfifo_r" {  } { { "nios_setup/synthesis/submodules/nios_setup_uart.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293225 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_setup_uart " "Found entity 5: nios_setup_uart" {  } { { "nios_setup/synthesis/submodules/nios_setup_uart.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_switch " "Found entity 1: nios_setup_switch" {  } { { "nios_setup/synthesis/submodules/nios_setup_switch.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_switch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_onchip_memory " "Found entity 1: nios_setup_onchip_memory" {  } { { "nios_setup/synthesis/submodules/nios_setup_onchip_memory.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_nios2e.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_nios2e.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_nios2e " "Found entity 1: nios_setup_nios2e" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_nios2e_cpu_register_bank_a_module " "Found entity 1: nios_setup_nios2e_cpu_register_bank_a_module" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293238 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_nios2e_cpu_register_bank_b_module " "Found entity 2: nios_setup_nios2e_cpu_register_bank_b_module" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293238 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_setup_nios2e_cpu_nios2_oci_debug " "Found entity 3: nios_setup_nios2e_cpu_nios2_oci_debug" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293238 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_setup_nios2e_cpu_nios2_oci_break " "Found entity 4: nios_setup_nios2e_cpu_nios2_oci_break" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293238 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_setup_nios2e_cpu_nios2_oci_xbrk " "Found entity 5: nios_setup_nios2e_cpu_nios2_oci_xbrk" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293238 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_setup_nios2e_cpu_nios2_oci_dbrk " "Found entity 6: nios_setup_nios2e_cpu_nios2_oci_dbrk" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293238 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_setup_nios2e_cpu_nios2_oci_itrace " "Found entity 7: nios_setup_nios2e_cpu_nios2_oci_itrace" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293238 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_setup_nios2e_cpu_nios2_oci_td_mode " "Found entity 8: nios_setup_nios2e_cpu_nios2_oci_td_mode" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 1136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293238 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_setup_nios2e_cpu_nios2_oci_dtrace " "Found entity 9: nios_setup_nios2e_cpu_nios2_oci_dtrace" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 1204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293238 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_setup_nios2e_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_setup_nios2e_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293238 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_setup_nios2e_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_setup_nios2e_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 1358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293238 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_setup_nios2e_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_setup_nios2e_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 1401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293238 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_setup_nios2e_cpu_nios2_oci_fifo " "Found entity 13: nios_setup_nios2e_cpu_nios2_oci_fifo" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 1448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293238 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_setup_nios2e_cpu_nios2_oci_pib " "Found entity 14: nios_setup_nios2e_cpu_nios2_oci_pib" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 1934 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293238 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_setup_nios2e_cpu_nios2_oci_im " "Found entity 15: nios_setup_nios2e_cpu_nios2_oci_im" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293238 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_setup_nios2e_cpu_nios2_performance_monitors " "Found entity 16: nios_setup_nios2e_cpu_nios2_performance_monitors" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 2027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293238 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_setup_nios2e_cpu_nios2_avalon_reg " "Found entity 17: nios_setup_nios2e_cpu_nios2_avalon_reg" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 2044 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293238 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_setup_nios2e_cpu_ociram_sp_ram_module " "Found entity 18: nios_setup_nios2e_cpu_ociram_sp_ram_module" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 2137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293238 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_setup_nios2e_cpu_nios2_ocimem " "Found entity 19: nios_setup_nios2e_cpu_nios2_ocimem" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 2202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293238 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_setup_nios2e_cpu_nios2_oci " "Found entity 20: nios_setup_nios2e_cpu_nios2_oci" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 2383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293238 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_setup_nios2e_cpu " "Found entity 21: nios_setup_nios2e_cpu" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 2855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_nios2e_cpu_debug_slave_sysclk " "Found entity 1: nios_setup_nios2e_cpu_debug_slave_sysclk" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_nios2e_cpu_debug_slave_tck " "Found entity 1: nios_setup_nios2e_cpu_debug_slave_tck" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_debug_slave_tck.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_nios2e_cpu_debug_slave_wrapper " "Found entity 1: nios_setup_nios2e_cpu_debug_slave_wrapper" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_nios2e_cpu_test_bench " "Found entity 1: nios_setup_nios2e_cpu_test_bench" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_test_bench.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_led.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_led " "Found entity 1: nios_setup_led" {  } { { "nios_setup/synthesis/submodules/nios_setup_led.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293247 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_max_10.v(236) " "Verilog HDL warning at altera_max_10.v(236): extended using \"x\" or \"z\"" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1712885293259 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ENET_MDIO enet_mdio altera_max_10.v(42) " "Verilog HDL Declaration information at altera_max_10.v(42): object \"ENET_MDIO\" differs only in case from object \"enet_mdio\" in the same scope" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712885293260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_max_10.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_max_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_max_10 " "Found entity 1: altera_max_10" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712885293261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293261 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "altera_max_10 " "Elaborating entity \"altera_max_10\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712885293315 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "onchip_memory2_0_s1_clken altera_max_10.v(85) " "Verilog HDL or VHDL warning at altera_max_10.v(85): object \"onchip_memory2_0_s1_clken\" assigned a value but never read" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712885293316 "|altera_max_10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "turnaround_z_done altera_max_10.v(308) " "Verilog HDL or VHDL warning at altera_max_10.v(308): object \"turnaround_z_done\" assigned a value but never read" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 308 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712885293316 "|altera_max_10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "turnaround_0_ignored altera_max_10.v(309) " "Verilog HDL or VHDL warning at altera_max_10.v(309): object \"turnaround_0_ignored\" assigned a value but never read" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 309 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712885293316 "|altera_max_10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_crc_count altera_max_10.v(589) " "Verilog HDL or VHDL warning at altera_max_10.v(589): object \"phy_crc_count\" assigned a value but never read" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 589 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712885293316 "|altera_max_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 altera_max_10.v(129) " "Verilog HDL assignment warning at altera_max_10.v(129): truncated value with size 32 to match size of target (18)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712885293317 "|altera_max_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 altera_max_10.v(140) " "Verilog HDL assignment warning at altera_max_10.v(140): truncated value with size 32 to match size of target (13)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712885293317 "|altera_max_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altera_max_10.v(143) " "Verilog HDL assignment warning at altera_max_10.v(143): truncated value with size 32 to match size of target (7)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712885293317 "|altera_max_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_max_10.v(145) " "Verilog HDL assignment warning at altera_max_10.v(145): truncated value with size 32 to match size of target (6)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712885293317 "|altera_max_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_max_10.v(236) " "Verilog HDL assignment warning at altera_max_10.v(236): truncated value with size 32 to match size of target (1)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712885293319 "|altera_max_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_max_10.v(450) " "Verilog HDL assignment warning at altera_max_10.v(450): truncated value with size 32 to match size of target (6)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712885293320 "|altera_max_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_max_10.v(458) " "Verilog HDL assignment warning at altera_max_10.v(458): truncated value with size 32 to match size of target (5)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712885293321 "|altera_max_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_max_10.v(464) " "Verilog HDL assignment warning at altera_max_10.v(464): truncated value with size 32 to match size of target (5)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712885293321 "|altera_max_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_max_10.v(472) " "Verilog HDL assignment warning at altera_max_10.v(472): truncated value with size 32 to match size of target (5)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712885293321 "|altera_max_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_max_10.v(483) " "Verilog HDL assignment warning at altera_max_10.v(483): truncated value with size 32 to match size of target (5)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712885293321 "|altera_max_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_max_10.v(486) " "Verilog HDL assignment warning at altera_max_10.v(486): truncated value with size 32 to match size of target (6)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712885293321 "|altera_max_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_max_10.v(524) " "Verilog HDL assignment warning at altera_max_10.v(524): truncated value with size 32 to match size of target (16)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712885293321 "|altera_max_10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state altera_max_10.v(592) " "Verilog HDL Always Construct warning at altera_max_10.v(592): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 592 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712885293334 "|altera_max_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_max_10.v(682) " "Verilog HDL assignment warning at altera_max_10.v(682): truncated value with size 32 to match size of target (4)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712885293335 "|altera_max_10"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENETB_TX_D altera_max_10.v(46) " "Output port \"ENETB_TX_D\" at altera_max_10.v(46) has no driver" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1712885293345 "|altera_max_10"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENETB_GTX_CLK altera_max_10.v(44) " "Output port \"ENETB_GTX_CLK\" at altera_max_10.v(44) has no driver" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1712885293345 "|altera_max_10"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENETB_TX_EN altera_max_10.v(47) " "Output port \"ENETB_TX_EN\" at altera_max_10.v(47) has no driver" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1712885293345 "|altera_max_10"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENETB_TX_ER altera_max_10.v(48) " "Output port \"ENETB_TX_ER\" at altera_max_10.v(48) has no driver" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1712885293345 "|altera_max_10"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENETB_LED_LINK100 altera_max_10.v(56) " "Output port \"ENETB_LED_LINK100\" at altera_max_10.v(56) has no driver" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1712885293345 "|altera_max_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SEND_WRITE_DATA_s altera_max_10.v(597) " "Inferred latch for \"next_state.SEND_WRITE_DATA_s\" at altera_max_10.v(597)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 597 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293353 "|altera_max_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SEND_WRITE_CMD_s altera_max_10.v(597) " "Inferred latch for \"next_state.SEND_WRITE_CMD_s\" at altera_max_10.v(597)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 597 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293353 "|altera_max_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ENABLE_LOOPBACK_s altera_max_10.v(597) " "Inferred latch for \"next_state.ENABLE_LOOPBACK_s\" at altera_max_10.v(597)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 597 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293354 "|altera_max_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.WAIT_FOR_RAM_WRITE_s altera_max_10.v(597) " "Inferred latch for \"next_state.WAIT_FOR_RAM_WRITE_s\" at altera_max_10.v(597)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 597 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293354 "|altera_max_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STORE_READ_DATA_s altera_max_10.v(597) " "Inferred latch for \"next_state.STORE_READ_DATA_s\" at altera_max_10.v(597)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 597 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293354 "|altera_max_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.READ_s altera_max_10.v(597) " "Inferred latch for \"next_state.READ_s\" at altera_max_10.v(597)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 597 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293354 "|altera_max_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.TURNAROUND_0_s altera_max_10.v(597) " "Inferred latch for \"next_state.TURNAROUND_0_s\" at altera_max_10.v(597)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 597 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293354 "|altera_max_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.TURNAROUND_z_s altera_max_10.v(597) " "Inferred latch for \"next_state.TURNAROUND_z_s\" at altera_max_10.v(597)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 597 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293354 "|altera_max_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SEND_READ_CMD_s altera_max_10.v(597) " "Inferred latch for \"next_state.SEND_READ_CMD_s\" at altera_max_10.v(597)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 597 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293354 "|altera_max_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.PHY_PREAMBLE_s altera_max_10.v(597) " "Inferred latch for \"next_state.PHY_PREAMBLE_s\" at altera_max_10.v(597)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 597 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293354 "|altera_max_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.POST_RST_WAIT_s altera_max_10.v(597) " "Inferred latch for \"next_state.POST_RST_WAIT_s\" at altera_max_10.v(597)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 597 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293354 "|altera_max_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.RESET_s altera_max_10.v(597) " "Inferred latch for \"next_state.RESET_s\" at altera_max_10.v(597)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 597 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293354 "|altera_max_10"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_state.RESET_s altera_max_10.v(592) " "Can't resolve multiple constant drivers for net \"next_state.RESET_s\" at altera_max_10.v(592)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 592 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293372 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "altera_max_10.v(337) " "Constant driver at altera_max_10.v(337)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 337 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293372 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_state.POST_RST_WAIT_s altera_max_10.v(592) " "Can't resolve multiple constant drivers for net \"next_state.POST_RST_WAIT_s\" at altera_max_10.v(592)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 592 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293372 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_state.PHY_PREAMBLE_s altera_max_10.v(592) " "Can't resolve multiple constant drivers for net \"next_state.PHY_PREAMBLE_s\" at altera_max_10.v(592)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 592 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293372 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_state.SEND_READ_CMD_s altera_max_10.v(592) " "Can't resolve multiple constant drivers for net \"next_state.SEND_READ_CMD_s\" at altera_max_10.v(592)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 592 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293372 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_state.TURNAROUND_z_s altera_max_10.v(592) " "Can't resolve multiple constant drivers for net \"next_state.TURNAROUND_z_s\" at altera_max_10.v(592)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 592 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293372 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_state.TURNAROUND_0_s altera_max_10.v(592) " "Can't resolve multiple constant drivers for net \"next_state.TURNAROUND_0_s\" at altera_max_10.v(592)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 592 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293372 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_state.READ_s altera_max_10.v(592) " "Can't resolve multiple constant drivers for net \"next_state.READ_s\" at altera_max_10.v(592)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 592 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293372 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_state.STORE_READ_DATA_s altera_max_10.v(592) " "Can't resolve multiple constant drivers for net \"next_state.STORE_READ_DATA_s\" at altera_max_10.v(592)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 592 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293372 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_state.WAIT_FOR_RAM_WRITE_s altera_max_10.v(592) " "Can't resolve multiple constant drivers for net \"next_state.WAIT_FOR_RAM_WRITE_s\" at altera_max_10.v(592)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 592 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293372 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_state.ENABLE_LOOPBACK_s altera_max_10.v(592) " "Can't resolve multiple constant drivers for net \"next_state.ENABLE_LOOPBACK_s\" at altera_max_10.v(592)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 592 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293372 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_state.SEND_WRITE_CMD_s altera_max_10.v(592) " "Can't resolve multiple constant drivers for net \"next_state.SEND_WRITE_CMD_s\" at altera_max_10.v(592)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 592 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293372 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "next_state.SEND_WRITE_DATA_s altera_max_10.v(592) " "Can't resolve multiple constant drivers for net \"next_state.SEND_WRITE_DATA_s\" at altera_max_10.v(592)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 592 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293372 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712885293376 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/output_files/top.map.smsg " "Generated suppressed messages file C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885293414 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 14 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 14 errors, 24 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4733 " "Peak virtual memory: 4733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712885294573 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 11 19:28:14 2024 " "Processing ended: Thu Apr 11 19:28:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712885294573 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712885294573 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712885294573 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885294573 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 16 s 24 s " "Quartus Prime Full Compilation was unsuccessful. 16 errors, 24 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712885295180 ""}
