

================================================================
== Vitis HLS Report for 'seq_align_Pipeline_VITIS_LOOP_310_11'
================================================================
* Date:           Mon Aug  7 23:38:58 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        local_seq_multiple_align_sa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.656 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.136 us|  0.136 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_310_11  |       32|       32|         1|          1|          1|    32|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%index_1 = alloca i32 1"   --->   Operation 4 'alloca' 'index_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%max_1 = alloca i32 1"   --->   Operation 5 'alloca' 'max_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 6 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%max_score_95_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_95_reload"   --->   Operation 7 'read' 'max_score_95_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%max_score_94_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_94_reload"   --->   Operation 8 'read' 'max_score_94_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%max_score_93_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_93_reload"   --->   Operation 9 'read' 'max_score_93_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%max_score_92_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_92_reload"   --->   Operation 10 'read' 'max_score_92_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%max_score_91_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_91_reload"   --->   Operation 11 'read' 'max_score_91_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%max_score_90_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_90_reload"   --->   Operation 12 'read' 'max_score_90_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%max_score_89_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_89_reload"   --->   Operation 13 'read' 'max_score_89_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%max_score_88_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_88_reload"   --->   Operation 14 'read' 'max_score_88_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%max_score_87_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_87_reload"   --->   Operation 15 'read' 'max_score_87_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%max_score_86_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_86_reload"   --->   Operation 16 'read' 'max_score_86_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%max_score_85_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_85_reload"   --->   Operation 17 'read' 'max_score_85_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%max_score_84_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_84_reload"   --->   Operation 18 'read' 'max_score_84_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%max_score_83_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_83_reload"   --->   Operation 19 'read' 'max_score_83_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%max_score_82_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_82_reload"   --->   Operation 20 'read' 'max_score_82_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%max_score_81_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_81_reload"   --->   Operation 21 'read' 'max_score_81_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%max_score_80_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_80_reload"   --->   Operation 22 'read' 'max_score_80_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%max_score_79_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_79_reload"   --->   Operation 23 'read' 'max_score_79_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%max_score_78_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_78_reload"   --->   Operation 24 'read' 'max_score_78_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%max_score_77_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_77_reload"   --->   Operation 25 'read' 'max_score_77_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%max_score_76_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_76_reload"   --->   Operation 26 'read' 'max_score_76_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%max_score_75_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_75_reload"   --->   Operation 27 'read' 'max_score_75_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%max_score_74_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_74_reload"   --->   Operation 28 'read' 'max_score_74_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%max_score_73_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_73_reload"   --->   Operation 29 'read' 'max_score_73_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%max_score_72_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_72_reload"   --->   Operation 30 'read' 'max_score_72_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%max_score_71_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_71_reload"   --->   Operation 31 'read' 'max_score_71_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%max_score_70_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_70_reload"   --->   Operation 32 'read' 'max_score_70_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%max_score_69_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_69_reload"   --->   Operation 33 'read' 'max_score_69_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%max_score_68_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_68_reload"   --->   Operation 34 'read' 'max_score_68_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%max_score_67_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_67_reload"   --->   Operation 35 'read' 'max_score_67_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%max_score_66_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_66_reload"   --->   Operation 36 'read' 'max_score_66_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%max_score_65_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_65_reload"   --->   Operation 37 'read' 'max_score_65_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%max_score_64_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_score_64_reload"   --->   Operation 38 'read' 'max_score_64_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%index_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %index"   --->   Operation 39 'read' 'index_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%max_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max"   --->   Operation 40 'read' 'max_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %r"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %max_read, i32 %max_1"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %index_read, i32 %index_1"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body279"   --->   Operation 44 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.65>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%r_1 = load i6 %r" [seq_align_multiple.cpp:313]   --->   Operation 45 'load' 'r_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.78ns)   --->   "%icmp_ln310 = icmp_eq  i6 %r_1, i6 32" [seq_align_multiple.cpp:310]   --->   Operation 46 'icmp' 'icmp_ln310' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 47 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.78ns)   --->   "%add_ln310 = add i6 %r_1, i6 1" [seq_align_multiple.cpp:310]   --->   Operation 48 'add' 'add_ln310' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln310 = br i1 %icmp_ln310, void %for.body279.split, void %for.end289_ifconv.exitStub" [seq_align_multiple.cpp:310]   --->   Operation 49 'br' 'br_ln310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%index_1_load_1 = load i32 %index_1" [seq_align_multiple.cpp:313]   --->   Operation 50 'load' 'index_1_load_1' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%max_1_load_1 = load i32 %max_1" [seq_align_multiple.cpp:313]   --->   Operation 51 'load' 'max_1_load_1' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln312 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [seq_align_multiple.cpp:312]   --->   Operation 52 'specpipeline' 'specpipeline_ln312' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln160 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [seq_align_multiple.cpp:160]   --->   Operation 53 'specloopname' 'specloopname_ln160' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.78ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.32i32.i6, i32 %max_score_64_reload_read, i32 %max_score_65_reload_read, i32 %max_score_66_reload_read, i32 %max_score_67_reload_read, i32 %max_score_68_reload_read, i32 %max_score_69_reload_read, i32 %max_score_70_reload_read, i32 %max_score_71_reload_read, i32 %max_score_72_reload_read, i32 %max_score_73_reload_read, i32 %max_score_74_reload_read, i32 %max_score_75_reload_read, i32 %max_score_76_reload_read, i32 %max_score_77_reload_read, i32 %max_score_78_reload_read, i32 %max_score_79_reload_read, i32 %max_score_80_reload_read, i32 %max_score_81_reload_read, i32 %max_score_82_reload_read, i32 %max_score_83_reload_read, i32 %max_score_84_reload_read, i32 %max_score_85_reload_read, i32 %max_score_86_reload_read, i32 %max_score_87_reload_read, i32 %max_score_88_reload_read, i32 %max_score_89_reload_read, i32 %max_score_90_reload_read, i32 %max_score_91_reload_read, i32 %max_score_92_reload_read, i32 %max_score_93_reload_read, i32 %max_score_94_reload_read, i32 %max_score_95_reload_read, i6 %r_1" [seq_align_multiple.cpp:313]   --->   Operation 54 'mux' 'tmp_4' <Predicate = (!icmp_ln310)> <Delay = 0.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.99ns)   --->   "%icmp_ln313 = icmp_slt  i32 %max_1_load_1, i32 %tmp_4" [seq_align_multiple.cpp:313]   --->   Operation 55 'icmp' 'icmp_ln313' <Predicate = (!icmp_ln310)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln313 = trunc i6 %r_1" [seq_align_multiple.cpp:313]   --->   Operation 56 'trunc' 'trunc_ln313' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln313 = zext i5 %trunc_ln313" [seq_align_multiple.cpp:313]   --->   Operation 57 'zext' 'zext_ln313' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.44ns)   --->   "%select_ln313 = select i1 %icmp_ln313, i32 %zext_ln313, i32 %index_1_load_1" [seq_align_multiple.cpp:313]   --->   Operation 58 'select' 'select_ln313' <Predicate = (!icmp_ln310)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.44ns)   --->   "%select_ln313_1 = select i1 %icmp_ln313, i32 %tmp_4, i32 %max_1_load_1" [seq_align_multiple.cpp:313]   --->   Operation 59 'select' 'select_ln313_1' <Predicate = (!icmp_ln310)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.42ns)   --->   "%store_ln310 = store i6 %add_ln310, i6 %r" [seq_align_multiple.cpp:310]   --->   Operation 60 'store' 'store_ln310' <Predicate = (!icmp_ln310)> <Delay = 0.42>
ST_2 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln310 = store i32 %select_ln313_1, i32 %max_1" [seq_align_multiple.cpp:310]   --->   Operation 61 'store' 'store_ln310' <Predicate = (!icmp_ln310)> <Delay = 0.42>
ST_2 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln310 = store i32 %select_ln313, i32 %index_1" [seq_align_multiple.cpp:310]   --->   Operation 62 'store' 'store_ln310' <Predicate = (!icmp_ln310)> <Delay = 0.42>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln310 = br void %for.body279" [seq_align_multiple.cpp:310]   --->   Operation 63 'br' 'br_ln310' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%index_1_load = load i32 %index_1"   --->   Operation 64 'load' 'index_1_load' <Predicate = (icmp_ln310)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%max_1_load = load i32 %max_1"   --->   Operation 65 'load' 'max_1_load' <Predicate = (icmp_ln310)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_1_out, i32 %max_1_load"   --->   Operation 66 'write' 'write_ln0' <Predicate = (icmp_ln310)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %index_1_out, i32 %index_1_load"   --->   Operation 67 'write' 'write_ln0' <Predicate = (icmp_ln310)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = (icmp_ln310)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('r') [39]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'r' [74]  (0.427 ns)

 <State 2>: 2.66ns
The critical path consists of the following:
	'load' operation ('r', seq_align_multiple.cpp:313) on local variable 'r' [79]  (0 ns)
	'mux' operation ('tmp_4', seq_align_multiple.cpp:313) [89]  (0.789 ns)
	'icmp' operation ('icmp_ln313', seq_align_multiple.cpp:313) [90]  (0.991 ns)
	'select' operation ('select_ln313_1', seq_align_multiple.cpp:313) [94]  (0.449 ns)
	'store' operation ('store_ln310', seq_align_multiple.cpp:310) of variable 'select_ln313_1', seq_align_multiple.cpp:313 on local variable 'max' [96]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
