

================================================================
== Vitis HLS Report for 'aes256_encrypt_ecb'
================================================================
* Date:           Fri Apr  4 01:45:03 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.649 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- ecb2     |        ?|        ?|         ?|          -|          -|     7|        no|
        |- ecb3     |        ?|        ?|         ?|          -|          -|    13|        no|
        | + mix     |       16|       16|         4|          -|          -|     4|        no|
        | + addkey  |       31|       31|         2|          -|          -|    16|        no|
        | + addkey  |       31|       31|         2|          -|          -|    16|        no|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 44
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 30 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 25 28 
22 --> 23 
23 --> 24 
24 --> 21 
25 --> 26 
26 --> 27 
27 --> 26 7 
28 --> 29 
29 --> 28 27 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%i_7 = alloca i32 1"   --->   Operation 45 'alloca' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%rcon_2 = alloca i32 1"   --->   Operation 46 'alloca' 'rcon_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%ctx7 = alloca i32 1"   --->   Operation 47 'alloca' 'ctx7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%or_ln79_1_loc = alloca i64 1"   --->   Operation 48 'alloca' 'or_ln79_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%ctx_read = read i768 @_ssdm_op_Read.ap_auto.i768P0A, i768 %ctx" [aes_tableless.c:140]   --->   Operation 49 'read' 'ctx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (0.38ns)   --->   "%call_ln140 = call void @aes256_encrypt_ecb_Pipeline_ecb1, i768 %ctx_read, i8 %k, i768 %ctx7" [aes_tableless.c:140]   --->   Operation 50 'call' 'call_ln140' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln137 = store i8 1, i8 %rcon_2" [aes_tableless.c:137]   --->   Operation 51 'store' 'store_ln137' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 52 [1/1] (0.38ns)   --->   "%store_ln137 = store i3 7, i3 %i_7" [aes_tableless.c:137]   --->   Operation 52 'store' 'store_ln137' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%spectopmodule_ln133 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3" [aes_tableless.c:133]   --->   Operation 53 'spectopmodule' 'spectopmodule_ln133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i768 %ctx"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i768 %ctx, void @empty_12, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %k, void @empty_0, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %k"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %buf_r, void @empty_0, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %buf_r"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln140 = call void @aes256_encrypt_ecb_Pipeline_ecb1, i768 %ctx_read, i8 %k, i768 %ctx7" [aes_tableless.c:140]   --->   Operation 60 'call' 'call_ln140' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln137 = br void %for.cond5" [aes_tableless.c:137]   --->   Operation 61 'br' 'br_ln137' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.49>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%i = load i3 %i_7" [aes_tableless.c:142]   --->   Operation 62 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.49ns)   --->   "%icmp_ln142 = icmp_eq  i3 %i, i3 0" [aes_tableless.c:142]   --->   Operation 63 'icmp' 'icmp_ln142' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7"   --->   Operation 64 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %icmp_ln142, void %for.body6, void %while.body.i.preheader" [aes_tableless.c:142]   --->   Operation 65 'br' 'br_ln142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%rcon_2_load = load i8 %rcon_2" [aes_tableless.c:143]   --->   Operation 66 'load' 'rcon_2_load' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%ctx7_load_1 = load i768 %ctx7" [aes_tableless.c:143]   --->   Operation 67 'load' 'ctx7_load_1' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 68 [2/2] (2.99ns)   --->   "%call_ret9 = call i776 @aes_expandEncKey, i768 %ctx7_load_1, i10 512, i8 %rcon_2_load" [aes_tableless.c:143]   --->   Operation 68 'call' 'call_ret9' <Predicate = (!icmp_ln142)> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 69 [1/1] (0.57ns)   --->   "%add_ln142 = add i3 %i, i3 7" [aes_tableless.c:142]   --->   Operation 69 'add' 'add_ln142' <Predicate = (!icmp_ln142)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.38ns)   --->   "%store_ln142 = store i3 %add_ln142, i3 %i_7" [aes_tableless.c:142]   --->   Operation 70 'store' 'store_ln142' <Predicate = (!icmp_ln142)> <Delay = 0.38>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%i_11 = alloca i32 1"   --->   Operation 71 'alloca' 'i_11' <Predicate = (icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%empty_24 = alloca i32 1"   --->   Operation 72 'alloca' 'empty_24' <Predicate = (icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%rcon_1 = alloca i32 1"   --->   Operation 73 'alloca' 'rcon_1' <Predicate = (icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%ctx7_load = load i768 %ctx7"   --->   Operation 74 'load' 'ctx7_load' <Predicate = (icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 75 [2/2] (0.38ns)   --->   "%call_ln0 = call void @aes256_encrypt_ecb_Pipeline_cpkey, i768 %ctx7_load, i8 %buf_r, i768 %or_ln79_1_loc"   --->   Operation 75 'call' 'call_ln0' <Predicate = (icmp_ln142)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 76 [1/1] (0.38ns)   --->   "%store_ln148 = store i8 1, i8 %rcon_1" [aes_tableless.c:148]   --->   Operation 76 'store' 'store_ln148' <Predicate = (icmp_ln142)> <Delay = 0.38>
ST_3 : Operation 77 [1/1] (0.38ns)   --->   "%store_ln148 = store i4 1, i4 %i_11" [aes_tableless.c:148]   --->   Operation 77 'store' 'store_ln148' <Predicate = (icmp_ln142)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 0.38>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln143 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [aes_tableless.c:143]   --->   Operation 78 'specloopname' 'specloopname_ln143' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/2] (0.00ns)   --->   "%call_ret9 = call i776 @aes_expandEncKey, i768 %ctx7_load_1, i10 512, i8 %rcon_2_load" [aes_tableless.c:143]   --->   Operation 79 'call' 'call_ret9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%ctx_ret4 = extractvalue i776 %call_ret9" [aes_tableless.c:143]   --->   Operation 80 'extractvalue' 'ctx_ret4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%rcon = extractvalue i776 %call_ret9" [aes_tableless.c:143]   --->   Operation 81 'extractvalue' 'rcon' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%store_ln142 = store i768 %ctx_ret4, i768 %ctx7" [aes_tableless.c:142]   --->   Operation 82 'store' 'store_ln142' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.38ns)   --->   "%store_ln142 = store i8 %rcon, i8 %rcon_2" [aes_tableless.c:142]   --->   Operation 83 'store' 'store_ln142' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln142 = br void %for.cond5" [aes_tableless.c:142]   --->   Operation 84 'br' 'br_ln142' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 85 [1/2] (0.00ns)   --->   "%call_ln0 = call void @aes256_encrypt_ecb_Pipeline_cpkey, i768 %ctx7_load, i8 %buf_r, i768 %or_ln79_1_loc"   --->   Operation 85 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 0.38>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%or_ln79_1_loc_load = load i768 %or_ln79_1_loc"   --->   Operation 86 'load' 'or_ln79_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln79 = write void @_ssdm_op_Write.ap_auto.i768P0A, i768 %ctx, i768 %or_ln79_1_loc_load" [aes_tableless.c:79]   --->   Operation 87 'write' 'write_ln79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%buf_r_addr = getelementptr i8 %buf_r, i64 0, i64 1" [aes_tableless.c:88]   --->   Operation 88 'getelementptr' 'buf_r_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%buf_r_addr_1 = getelementptr i8 %buf_r, i64 0, i64 5" [aes_tableless.c:88]   --->   Operation 89 'getelementptr' 'buf_r_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%buf_r_addr_2 = getelementptr i8 %buf_r, i64 0, i64 9" [aes_tableless.c:88]   --->   Operation 90 'getelementptr' 'buf_r_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%buf_r_addr_3 = getelementptr i8 %buf_r, i64 0, i64 13" [aes_tableless.c:88]   --->   Operation 91 'getelementptr' 'buf_r_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%buf_r_addr_4 = getelementptr i8 %buf_r, i64 0, i64 10" [aes_tableless.c:89]   --->   Operation 92 'getelementptr' 'buf_r_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%buf_r_addr_5 = getelementptr i8 %buf_r, i64 0, i64 2" [aes_tableless.c:89]   --->   Operation 93 'getelementptr' 'buf_r_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%buf_r_addr_6 = getelementptr i8 %buf_r, i64 0, i64 3" [aes_tableless.c:90]   --->   Operation 94 'getelementptr' 'buf_r_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%buf_r_addr_7 = getelementptr i8 %buf_r, i64 0, i64 15" [aes_tableless.c:90]   --->   Operation 95 'getelementptr' 'buf_r_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%buf_r_addr_8 = getelementptr i8 %buf_r, i64 0, i64 11" [aes_tableless.c:90]   --->   Operation 96 'getelementptr' 'buf_r_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%buf_r_addr_9 = getelementptr i8 %buf_r, i64 0, i64 7" [aes_tableless.c:90]   --->   Operation 97 'getelementptr' 'buf_r_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%buf_r_addr_10 = getelementptr i8 %buf_r, i64 0, i64 14" [aes_tableless.c:91]   --->   Operation 98 'getelementptr' 'buf_r_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%buf_r_addr_11 = getelementptr i8 %buf_r, i64 0, i64 6" [aes_tableless.c:91]   --->   Operation 99 'getelementptr' 'buf_r_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.38ns)   --->   "%store_ln148 = store i768 %or_ln79_1_loc_load, i768 %empty_24" [aes_tableless.c:148]   --->   Operation 100 'store' 'store_ln148' <Predicate = true> <Delay = 0.38>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln148 = br void %for.body15" [aes_tableless.c:148]   --->   Operation 101 'br' 'br_ln148' <Predicate = true> <Delay = 0.00>

State 7 <SV = 5> <Delay = 3.64>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%i_20 = load i4 %i_11" [aes_tableless.c:148]   --->   Operation 102 'load' 'i_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.65ns)   --->   "%icmp_ln148 = icmp_eq  i4 %i_20, i4 14" [aes_tableless.c:148]   --->   Operation 103 'icmp' 'icmp_ln148' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 13, i64 13, i64 13"   --->   Operation 104 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %icmp_ln148, void %for.body15.split, void %for.end26" [aes_tableless.c:148]   --->   Operation 105 'br' 'br_ln148' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [2/2] (0.00ns)   --->   "%call_ln150 = call void @aes_subBytes.1, i8 %buf_r" [aes_tableless.c:150]   --->   Operation 106 'call' 'call_ln150' <Predicate = (!icmp_ln148)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%rcon_1_load = load i8 %rcon_1" [aes_tableless.c:158]   --->   Operation 107 'load' 'rcon_1_load' <Predicate = (icmp_ln148)> <Delay = 0.00>
ST_7 : Operation 108 [2/2] (0.00ns)   --->   "%call_ln156 = call void @aes_subBytes.1, i8 %buf_r" [aes_tableless.c:156]   --->   Operation 108 'call' 'call_ln156' <Predicate = (icmp_ln148)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%ctx_read_1 = read i768 @_ssdm_op_Read.ap_auto.i768P0A, i768 %ctx" [aes_tableless.c:158]   --->   Operation 109 'read' 'ctx_read_1' <Predicate = (icmp_ln148)> <Delay = 0.00>
ST_7 : Operation 110 [2/2] (2.99ns)   --->   "%call_ret = call i776 @aes_expandEncKey, i768 %ctx_read_1, i10 0, i8 %rcon_1_load" [aes_tableless.c:158]   --->   Operation 110 'call' 'call_ret' <Predicate = (icmp_ln148)> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 111 [1/2] (0.00ns)   --->   "%call_ln150 = call void @aes_subBytes.1, i8 %buf_r" [aes_tableless.c:150]   --->   Operation 111 'call' 'call_ln150' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 7> <Delay = 0.66>
ST_9 : Operation 112 [2/2] (0.66ns)   --->   "%i_21 = load i4 %buf_r_addr" [aes_tableless.c:88]   --->   Operation 112 'load' 'i_21' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 113 [2/2] (0.66ns)   --->   "%buf_r_load_12 = load i4 %buf_r_addr_1" [aes_tableless.c:88]   --->   Operation 113 'load' 'buf_r_load_12' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 10 <SV = 8> <Delay = 0.66>
ST_10 : Operation 114 [1/2] (0.66ns)   --->   "%i_21 = load i4 %buf_r_addr" [aes_tableless.c:88]   --->   Operation 114 'load' 'i_21' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 115 [1/2] (0.66ns)   --->   "%buf_r_load_12 = load i4 %buf_r_addr_1" [aes_tableless.c:88]   --->   Operation 115 'load' 'buf_r_load_12' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 116 [2/2] (0.66ns)   --->   "%buf_r_load_13 = load i4 %buf_r_addr_2" [aes_tableless.c:88]   --->   Operation 116 'load' 'buf_r_load_13' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 117 [2/2] (0.66ns)   --->   "%buf_r_load_14 = load i4 %buf_r_addr_3" [aes_tableless.c:88]   --->   Operation 117 'load' 'buf_r_load_14' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 11 <SV = 9> <Delay = 0.66>
ST_11 : Operation 118 [1/2] (0.66ns)   --->   "%buf_r_load_13 = load i4 %buf_r_addr_2" [aes_tableless.c:88]   --->   Operation 118 'load' 'buf_r_load_13' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 119 [1/2] (0.66ns)   --->   "%buf_r_load_14 = load i4 %buf_r_addr_3" [aes_tableless.c:88]   --->   Operation 119 'load' 'buf_r_load_14' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 120 [2/2] (0.66ns)   --->   "%i_22 = load i4 %buf_r_addr_4" [aes_tableless.c:89]   --->   Operation 120 'load' 'i_22' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 121 [2/2] (0.66ns)   --->   "%buf_r_load_16 = load i4 %buf_r_addr_5" [aes_tableless.c:89]   --->   Operation 121 'load' 'buf_r_load_16' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 12 <SV = 10> <Delay = 0.66>
ST_12 : Operation 122 [1/2] (0.66ns)   --->   "%i_22 = load i4 %buf_r_addr_4" [aes_tableless.c:89]   --->   Operation 122 'load' 'i_22' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 123 [1/2] (0.66ns)   --->   "%buf_r_load_16 = load i4 %buf_r_addr_5" [aes_tableless.c:89]   --->   Operation 123 'load' 'buf_r_load_16' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 124 [2/2] (0.66ns)   --->   "%j_2 = load i4 %buf_r_addr_6" [aes_tableless.c:90]   --->   Operation 124 'load' 'j_2' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 125 [2/2] (0.66ns)   --->   "%buf_r_load_18 = load i4 %buf_r_addr_7" [aes_tableless.c:90]   --->   Operation 125 'load' 'buf_r_load_18' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 13 <SV = 11> <Delay = 0.66>
ST_13 : Operation 126 [1/2] (0.66ns)   --->   "%j_2 = load i4 %buf_r_addr_6" [aes_tableless.c:90]   --->   Operation 126 'load' 'j_2' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 127 [1/2] (0.66ns)   --->   "%buf_r_load_18 = load i4 %buf_r_addr_7" [aes_tableless.c:90]   --->   Operation 127 'load' 'buf_r_load_18' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 128 [2/2] (0.66ns)   --->   "%buf_r_load_19 = load i4 %buf_r_addr_8" [aes_tableless.c:90]   --->   Operation 128 'load' 'buf_r_load_19' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 129 [2/2] (0.66ns)   --->   "%buf_r_load_20 = load i4 %buf_r_addr_9" [aes_tableless.c:90]   --->   Operation 129 'load' 'buf_r_load_20' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 14 <SV = 12> <Delay = 0.66>
ST_14 : Operation 130 [1/2] (0.66ns)   --->   "%buf_r_load_19 = load i4 %buf_r_addr_8" [aes_tableless.c:90]   --->   Operation 130 'load' 'buf_r_load_19' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 131 [1/2] (0.66ns)   --->   "%buf_r_load_20 = load i4 %buf_r_addr_9" [aes_tableless.c:90]   --->   Operation 131 'load' 'buf_r_load_20' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 132 [2/2] (0.66ns)   --->   "%j_3 = load i4 %buf_r_addr_10" [aes_tableless.c:91]   --->   Operation 132 'load' 'j_3' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 133 [2/2] (0.66ns)   --->   "%buf_r_load_22 = load i4 %buf_r_addr_11" [aes_tableless.c:91]   --->   Operation 133 'load' 'buf_r_load_22' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 15 <SV = 13> <Delay = 0.66>
ST_15 : Operation 134 [1/1] (0.66ns)   --->   "%store_ln88 = store i8 %buf_r_load_12, i4 %buf_r_addr" [aes_tableless.c:88]   --->   Operation 134 'store' 'store_ln88' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 135 [1/1] (0.66ns)   --->   "%store_ln88 = store i8 %buf_r_load_13, i4 %buf_r_addr_1" [aes_tableless.c:88]   --->   Operation 135 'store' 'store_ln88' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 136 [1/2] (0.66ns)   --->   "%j_3 = load i4 %buf_r_addr_10" [aes_tableless.c:91]   --->   Operation 136 'load' 'j_3' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 137 [1/2] (0.66ns)   --->   "%buf_r_load_22 = load i4 %buf_r_addr_11" [aes_tableless.c:91]   --->   Operation 137 'load' 'buf_r_load_22' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 16 <SV = 14> <Delay = 0.66>
ST_16 : Operation 138 [1/1] (0.66ns)   --->   "%store_ln88 = store i8 %buf_r_load_14, i4 %buf_r_addr_2" [aes_tableless.c:88]   --->   Operation 138 'store' 'store_ln88' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 139 [1/1] (0.66ns)   --->   "%store_ln88 = store i8 %i_21, i4 %buf_r_addr_3" [aes_tableless.c:88]   --->   Operation 139 'store' 'store_ln88' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 17 <SV = 15> <Delay = 0.66>
ST_17 : Operation 140 [1/1] (0.66ns)   --->   "%store_ln89 = store i8 %buf_r_load_16, i4 %buf_r_addr_4" [aes_tableless.c:89]   --->   Operation 140 'store' 'store_ln89' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 141 [1/1] (0.66ns)   --->   "%store_ln89 = store i8 %i_22, i4 %buf_r_addr_5" [aes_tableless.c:89]   --->   Operation 141 'store' 'store_ln89' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 18 <SV = 16> <Delay = 0.66>
ST_18 : Operation 142 [1/1] (0.66ns)   --->   "%store_ln90 = store i8 %buf_r_load_18, i4 %buf_r_addr_6" [aes_tableless.c:90]   --->   Operation 142 'store' 'store_ln90' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 143 [1/1] (0.66ns)   --->   "%store_ln90 = store i8 %buf_r_load_19, i4 %buf_r_addr_7" [aes_tableless.c:90]   --->   Operation 143 'store' 'store_ln90' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 19 <SV = 17> <Delay = 0.66>
ST_19 : Operation 144 [1/1] (0.66ns)   --->   "%store_ln90 = store i8 %buf_r_load_20, i4 %buf_r_addr_8" [aes_tableless.c:90]   --->   Operation 144 'store' 'store_ln90' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_19 : Operation 145 [1/1] (0.66ns)   --->   "%store_ln90 = store i8 %j_2, i4 %buf_r_addr_9" [aes_tableless.c:90]   --->   Operation 145 'store' 'store_ln90' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 20 <SV = 18> <Delay = 0.66>
ST_20 : Operation 146 [1/1] (0.00ns)   --->   "%specloopname_ln137 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [aes_tableless.c:137]   --->   Operation 146 'specloopname' 'specloopname_ln137' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 147 [1/1] (0.66ns)   --->   "%store_ln91 = store i8 %buf_r_load_22, i4 %buf_r_addr_10" [aes_tableless.c:91]   --->   Operation 147 'store' 'store_ln91' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_20 : Operation 148 [1/1] (0.66ns)   --->   "%store_ln91 = store i8 %j_3, i4 %buf_r_addr_11" [aes_tableless.c:91]   --->   Operation 148 'store' 'store_ln91' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_20 : Operation 149 [1/1] (0.38ns)   --->   "%br_ln100 = br void %for.inc.i" [aes_tableless.c:100]   --->   Operation 149 'br' 'br_ln100' <Predicate = true> <Delay = 0.38>

State 21 <SV = 19> <Delay = 3.11>
ST_21 : Operation 150 [1/1] (0.00ns)   --->   "%i_15 = phi i5 %add_ln100, void %for.inc.i.split, i5 0, void %for.body15.split" [aes_tableless.c:100]   --->   Operation 150 'phi' 'i_15' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i5 %i_15" [aes_tableless.c:100]   --->   Operation 151 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 152 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %i_15, i32 4" [aes_tableless.c:100]   --->   Operation 152 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 153 [1/1] (0.00ns)   --->   "%empty_26 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 153 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %tmp, void %for.inc.i.split, void %aes_mixColumns.exit" [aes_tableless.c:100]   --->   Operation 154 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 155 [1/1] (0.00ns)   --->   "%buf_r_addr_12 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln100" [aes_tableless.c:102]   --->   Operation 155 'getelementptr' 'buf_r_addr_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 156 [2/2] (0.66ns)   --->   "%a = load i4 %buf_r_addr_12" [aes_tableless.c:102]   --->   Operation 156 'load' 'a' <Predicate = (!tmp)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_21 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i5 %i_15" [aes_tableless.c:102]   --->   Operation 157 'trunc' 'trunc_ln102' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 158 [1/1] (0.00ns)   --->   "%or_ln102 = or i4 %trunc_ln102, i4 1" [aes_tableless.c:102]   --->   Operation 158 'or' 'or_ln102' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i4 %or_ln102" [aes_tableless.c:102]   --->   Operation 159 'zext' 'zext_ln102' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 160 [1/1] (0.00ns)   --->   "%buf_r_addr_13 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln102" [aes_tableless.c:102]   --->   Operation 160 'getelementptr' 'buf_r_addr_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 161 [2/2] (0.66ns)   --->   "%b = load i4 %buf_r_addr_13" [aes_tableless.c:102]   --->   Operation 161 'load' 'b' <Predicate = (!tmp)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_21 : Operation 162 [1/1] (0.70ns)   --->   "%add_ln100 = add i5 %i_15, i5 4" [aes_tableless.c:100]   --->   Operation 162 'add' 'add_ln100' <Predicate = (!tmp)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln148 = trunc i4 %i_20" [aes_tableless.c:148]   --->   Operation 163 'trunc' 'trunc_ln148' <Predicate = (tmp)> <Delay = 0.00>
ST_21 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %trunc_ln148, void %if.else, void %while.body.i29.preheader" [aes_tableless.c:153]   --->   Operation 164 'br' 'br_ln153' <Predicate = (tmp)> <Delay = 0.00>
ST_21 : Operation 165 [1/1] (0.00ns)   --->   "%rcon_1_load_1 = load i8 %rcon_1" [aes_tableless.c:154]   --->   Operation 165 'load' 'rcon_1_load_1' <Predicate = (tmp & !trunc_ln148)> <Delay = 0.00>
ST_21 : Operation 166 [1/1] (0.00ns)   --->   "%ctx_read_2 = read i768 @_ssdm_op_Read.ap_auto.i768P0A, i768 %ctx" [aes_tableless.c:154]   --->   Operation 166 'read' 'ctx_read_2' <Predicate = (tmp & !trunc_ln148)> <Delay = 0.00>
ST_21 : Operation 167 [2/2] (2.99ns)   --->   "%call_ret1 = call i776 @aes_expandEncKey, i768 %ctx_read_2, i10 0, i8 %rcon_1_load_1" [aes_tableless.c:154]   --->   Operation 167 'call' 'call_ret1' <Predicate = (tmp & !trunc_ln148)> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 168 [1/1] (0.38ns)   --->   "%br_ln71 = br void %while.body.i29" [aes_tableless.c:71]   --->   Operation 168 'br' 'br_ln71' <Predicate = (tmp & trunc_ln148)> <Delay = 0.38>

State 22 <SV = 20> <Delay = 0.66>
ST_22 : Operation 169 [1/2] (0.66ns)   --->   "%a = load i4 %buf_r_addr_12" [aes_tableless.c:102]   --->   Operation 169 'load' 'a' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_22 : Operation 170 [1/2] (0.66ns)   --->   "%b = load i4 %buf_r_addr_13" [aes_tableless.c:102]   --->   Operation 170 'load' 'b' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_22 : Operation 171 [1/1] (0.00ns)   --->   "%or_ln102_1 = or i4 %trunc_ln102, i4 2" [aes_tableless.c:102]   --->   Operation 171 'or' 'or_ln102_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln102_1 = zext i4 %or_ln102_1" [aes_tableless.c:102]   --->   Operation 172 'zext' 'zext_ln102_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 173 [1/1] (0.00ns)   --->   "%buf_r_addr_14 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln102_1" [aes_tableless.c:102]   --->   Operation 173 'getelementptr' 'buf_r_addr_14' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 174 [2/2] (0.66ns)   --->   "%c = load i4 %buf_r_addr_14" [aes_tableless.c:102]   --->   Operation 174 'load' 'c' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_22 : Operation 175 [1/1] (0.00ns)   --->   "%or_ln102_2 = or i4 %trunc_ln102, i4 3" [aes_tableless.c:102]   --->   Operation 175 'or' 'or_ln102_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln102_2 = zext i4 %or_ln102_2" [aes_tableless.c:102]   --->   Operation 176 'zext' 'zext_ln102_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 177 [1/1] (0.00ns)   --->   "%buf_r_addr_15 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln102_2" [aes_tableless.c:102]   --->   Operation 177 'getelementptr' 'buf_r_addr_15' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 178 [2/2] (0.66ns)   --->   "%d = load i4 %buf_r_addr_15" [aes_tableless.c:102]   --->   Operation 178 'load' 'd' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 23 <SV = 21> <Delay = 2.09>
ST_23 : Operation 179 [1/2] (0.66ns)   --->   "%c = load i4 %buf_r_addr_14" [aes_tableless.c:102]   --->   Operation 179 'load' 'c' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_23 : Operation 180 [1/2] (0.66ns)   --->   "%d = load i4 %buf_r_addr_15" [aes_tableless.c:102]   --->   Operation 180 'load' 'd' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_23 : Operation 181 [1/1] (0.22ns)   --->   "%xor_ln103 = xor i8 %b, i8 %a" [aes_tableless.c:103]   --->   Operation 181 'xor' 'xor_ln103' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 182 [1/1] (0.22ns)   --->   "%xor_ln103_1 = xor i8 %c, i8 %xor_ln103" [aes_tableless.c:103]   --->   Operation 182 'xor' 'xor_ln103_1' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 183 [1/1] (0.22ns)   --->   "%e = xor i8 %d, i8 %xor_ln103_1" [aes_tableless.c:103]   --->   Operation 183 'xor' 'e' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node xor_ln104_1)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln103, i32 7" [aes_tableless.c:55]   --->   Operation 184 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 185 [1/1] (0.00ns)   --->   "%shl_ln55 = shl i8 %xor_ln103, i8 1" [aes_tableless.c:55]   --->   Operation 185 'shl' 'shl_ln55' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node xor_ln104_1)   --->   "%xor_ln55 = xor i8 %shl_ln55, i8 27" [aes_tableless.c:55]   --->   Operation 186 'xor' 'xor_ln55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node xor_ln104_1)   --->   "%select_ln55 = select i1 %tmp_34, i8 %xor_ln55, i8 %shl_ln55" [aes_tableless.c:55]   --->   Operation 187 'select' 'select_ln55' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node xor_ln104_1)   --->   "%xor_ln104 = xor i8 %e, i8 %select_ln55" [aes_tableless.c:104]   --->   Operation 188 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 189 [1/1] (0.30ns) (out node of the LUT)   --->   "%xor_ln104_1 = xor i8 %xor_ln104, i8 %a" [aes_tableless.c:104]   --->   Operation 189 'xor' 'xor_ln104_1' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 190 [1/1] (0.66ns)   --->   "%store_ln104 = store i8 %xor_ln104_1, i4 %buf_r_addr_12" [aes_tableless.c:104]   --->   Operation 190 'store' 'store_ln104' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_23 : Operation 191 [1/1] (0.22ns)   --->   "%xor_ln104_2 = xor i8 %c, i8 %b" [aes_tableless.c:104]   --->   Operation 191 'xor' 'xor_ln104_2' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node xor_ln104_4)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln104_2, i32 7" [aes_tableless.c:55]   --->   Operation 192 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 193 [1/1] (0.00ns)   --->   "%shl_ln55_1 = shl i8 %xor_ln104_2, i8 1" [aes_tableless.c:55]   --->   Operation 193 'shl' 'shl_ln55_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node xor_ln104_4)   --->   "%xor_ln55_1 = xor i8 %shl_ln55_1, i8 27" [aes_tableless.c:55]   --->   Operation 194 'xor' 'xor_ln55_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node xor_ln104_4)   --->   "%select_ln55_1 = select i1 %tmp_35, i8 %xor_ln55_1, i8 %shl_ln55_1" [aes_tableless.c:55]   --->   Operation 195 'select' 'select_ln55_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node xor_ln104_4)   --->   "%xor_ln104_3 = xor i8 %e, i8 %select_ln55_1" [aes_tableless.c:104]   --->   Operation 196 'xor' 'xor_ln104_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 197 [1/1] (0.30ns) (out node of the LUT)   --->   "%xor_ln104_4 = xor i8 %xor_ln104_3, i8 %b" [aes_tableless.c:104]   --->   Operation 197 'xor' 'xor_ln104_4' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 198 [1/1] (0.66ns)   --->   "%store_ln104 = store i8 %xor_ln104_4, i4 %buf_r_addr_13" [aes_tableless.c:104]   --->   Operation 198 'store' 'store_ln104' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_23 : Operation 199 [1/1] (0.22ns)   --->   "%xor_ln105_2 = xor i8 %d, i8 %c" [aes_tableless.c:105]   --->   Operation 199 'xor' 'xor_ln105_2' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node xor_ln105_1)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln105_2, i32 7" [aes_tableless.c:55]   --->   Operation 200 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 201 [1/1] (0.00ns)   --->   "%shl_ln55_2 = shl i8 %xor_ln105_2, i8 1" [aes_tableless.c:55]   --->   Operation 201 'shl' 'shl_ln55_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node xor_ln105_1)   --->   "%xor_ln55_2 = xor i8 %shl_ln55_2, i8 27" [aes_tableless.c:55]   --->   Operation 202 'xor' 'xor_ln55_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node xor_ln105_1)   --->   "%select_ln55_2 = select i1 %tmp_36, i8 %xor_ln55_2, i8 %shl_ln55_2" [aes_tableless.c:55]   --->   Operation 203 'select' 'select_ln55_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node xor_ln105_1)   --->   "%xor_ln105 = xor i8 %xor_ln103, i8 %select_ln55_2" [aes_tableless.c:105]   --->   Operation 204 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 205 [1/1] (0.30ns) (out node of the LUT)   --->   "%xor_ln105_1 = xor i8 %xor_ln105, i8 %d" [aes_tableless.c:105]   --->   Operation 205 'xor' 'xor_ln105_1' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 206 [1/1] (0.22ns)   --->   "%xor_ln105_4 = xor i8 %d, i8 %a" [aes_tableless.c:105]   --->   Operation 206 'xor' 'xor_ln105_4' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node xor_ln105_3)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln105_4, i32 7" [aes_tableless.c:55]   --->   Operation 207 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 208 [1/1] (0.00ns)   --->   "%shl_ln55_3 = shl i8 %xor_ln105_4, i8 1" [aes_tableless.c:55]   --->   Operation 208 'shl' 'shl_ln55_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node xor_ln105_3)   --->   "%xor_ln55_3 = xor i8 %shl_ln55_3, i8 27" [aes_tableless.c:55]   --->   Operation 209 'xor' 'xor_ln55_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node xor_ln105_3)   --->   "%select_ln55_3 = select i1 %tmp_37, i8 %xor_ln55_3, i8 %shl_ln55_3" [aes_tableless.c:55]   --->   Operation 210 'select' 'select_ln55_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 211 [1/1] (0.30ns) (out node of the LUT)   --->   "%xor_ln105_3 = xor i8 %select_ln55_3, i8 %xor_ln103_1" [aes_tableless.c:105]   --->   Operation 211 'xor' 'xor_ln105_3' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 22> <Delay = 0.66>
ST_24 : Operation 212 [1/1] (0.00ns)   --->   "%specloopname_ln98 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [aes_tableless.c:98]   --->   Operation 212 'specloopname' 'specloopname_ln98' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 213 [1/1] (0.66ns)   --->   "%store_ln105 = store i8 %xor_ln105_1, i4 %buf_r_addr_14" [aes_tableless.c:105]   --->   Operation 213 'store' 'store_ln105' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_24 : Operation 214 [1/1] (0.66ns)   --->   "%store_ln105 = store i8 %xor_ln105_3, i4 %buf_r_addr_15" [aes_tableless.c:105]   --->   Operation 214 'store' 'store_ln105' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_24 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln100 = br void %for.inc.i" [aes_tableless.c:100]   --->   Operation 215 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>

State 25 <SV = 20> <Delay = 0.38>
ST_25 : Operation 216 [1/2] (0.00ns)   --->   "%call_ret1 = call i776 @aes_expandEncKey, i768 %ctx_read_2, i10 0, i8 %rcon_1_load_1" [aes_tableless.c:154]   --->   Operation 216 'call' 'call_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 217 [1/1] (0.00ns)   --->   "%ctx_ret1 = extractvalue i776 %call_ret1" [aes_tableless.c:154]   --->   Operation 217 'extractvalue' 'ctx_ret1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 218 [1/1] (0.00ns)   --->   "%write_ln154 = write void @_ssdm_op_Write.ap_auto.i768P0A, i768 %ctx, i768 %ctx_ret1" [aes_tableless.c:154]   --->   Operation 218 'write' 'write_ln154' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 219 [1/1] (0.00ns)   --->   "%rcon_3 = extractvalue i776 %call_ret1" [aes_tableless.c:154]   --->   Operation 219 'extractvalue' 'rcon_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 220 [1/1] (0.38ns)   --->   "%br_ln71 = br void %while.body.i40" [aes_tableless.c:71]   --->   Operation 220 'br' 'br_ln71' <Predicate = true> <Delay = 0.38>

State 26 <SV = 21> <Delay = 0.70>
ST_26 : Operation 221 [1/1] (0.00ns)   --->   "%i_16 = phi i4 %add_ln71_1, void %while.body.i40, i4 15, void %if.else" [aes_tableless.c:71]   --->   Operation 221 'phi' 'i_16' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln71_3 = zext i4 %i_16" [aes_tableless.c:71]   --->   Operation 222 'zext' 'zext_ln71_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 223 [1/1] (0.00ns)   --->   "%buf_r_addr_17 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln71_3" [aes_tableless.c:71]   --->   Operation 223 'getelementptr' 'buf_r_addr_17' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 224 [2/2] (0.66ns)   --->   "%buf_r_load_28 = load i4 %buf_r_addr_17" [aes_tableless.c:71]   --->   Operation 224 'load' 'buf_r_load_28' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_26 : Operation 225 [1/1] (0.70ns)   --->   "%add_ln71_1 = add i4 %i_16, i4 15" [aes_tableless.c:71]   --->   Operation 225 'add' 'add_ln71_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 22> <Delay = 2.77>
ST_27 : Operation 226 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [aes_tableless.c:71]   --->   Operation 226 'specloopname' 'specloopname_ln71' <Predicate = (!trunc_ln148)> <Delay = 0.00>
ST_27 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node xor_ln71_1)   --->   "%shl_ln71_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %i_16, i3 0" [aes_tableless.c:71]   --->   Operation 227 'bitconcatenate' 'shl_ln71_1' <Predicate = (!trunc_ln148)> <Delay = 0.00>
ST_27 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node xor_ln71_1)   --->   "%zext_ln71_1 = zext i7 %shl_ln71_1" [aes_tableless.c:71]   --->   Operation 228 'zext' 'zext_ln71_1' <Predicate = (!trunc_ln148)> <Delay = 0.00>
ST_27 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node xor_ln71_1)   --->   "%lshr_ln71_1 = lshr i768 %ctx_ret1, i768 %zext_ln71_1" [aes_tableless.c:71]   --->   Operation 229 'lshr' 'lshr_ln71_1' <Predicate = (!trunc_ln148)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node xor_ln71_1)   --->   "%trunc_ln71_1 = trunc i768 %lshr_ln71_1" [aes_tableless.c:71]   --->   Operation 230 'trunc' 'trunc_ln71_1' <Predicate = (!trunc_ln148)> <Delay = 0.00>
ST_27 : Operation 231 [1/2] (0.66ns)   --->   "%buf_r_load_28 = load i4 %buf_r_addr_17" [aes_tableless.c:71]   --->   Operation 231 'load' 'buf_r_load_28' <Predicate = (!trunc_ln148)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_27 : Operation 232 [1/1] (1.44ns) (out node of the LUT)   --->   "%xor_ln71_1 = xor i8 %buf_r_load_28, i8 %trunc_ln71_1" [aes_tableless.c:71]   --->   Operation 232 'xor' 'xor_ln71_1' <Predicate = (!trunc_ln148)> <Delay = 1.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 233 [1/1] (0.66ns)   --->   "%store_ln71 = store i8 %xor_ln71_1, i4 %buf_r_addr_17" [aes_tableless.c:71]   --->   Operation 233 'store' 'store_ln71' <Predicate = (!trunc_ln148)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_27 : Operation 234 [1/1] (0.65ns)   --->   "%icmp_ln71_1 = icmp_eq  i4 %i_16, i4 0" [aes_tableless.c:71]   --->   Operation 234 'icmp' 'icmp_ln71_1' <Predicate = (!trunc_ln148)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 235 [1/1] (0.00ns)   --->   "%empty_28 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 235 'speclooptripcount' 'empty_28' <Predicate = (!trunc_ln148)> <Delay = 0.00>
ST_27 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_1, void %while.body.i40, void %for.inc24.loopexit" [aes_tableless.c:71]   --->   Operation 236 'br' 'br_ln71' <Predicate = (!trunc_ln148)> <Delay = 0.00>
ST_27 : Operation 237 [1/1] (0.38ns)   --->   "%store_ln154 = store i8 %rcon_3, i8 %rcon_1" [aes_tableless.c:154]   --->   Operation 237 'store' 'store_ln154' <Predicate = (!trunc_ln148 & icmp_ln71_1)> <Delay = 0.38>
ST_27 : Operation 238 [1/1] (0.38ns)   --->   "%store_ln154 = store i768 %ctx_ret1, i768 %empty_24" [aes_tableless.c:154]   --->   Operation 238 'store' 'store_ln154' <Predicate = (!trunc_ln148 & icmp_ln71_1)> <Delay = 0.38>
ST_27 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc24"   --->   Operation 239 'br' 'br_ln0' <Predicate = (!trunc_ln148 & icmp_ln71_1)> <Delay = 0.00>
ST_27 : Operation 240 [1/1] (0.70ns)   --->   "%i_23 = add i4 %i_20, i4 1" [aes_tableless.c:148]   --->   Operation 240 'add' 'i_23' <Predicate = (icmp_ln71_1) | (trunc_ln148)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 241 [1/1] (0.38ns)   --->   "%store_ln148 = store i4 %i_23, i4 %i_11" [aes_tableless.c:148]   --->   Operation 241 'store' 'store_ln148' <Predicate = (icmp_ln71_1) | (trunc_ln148)> <Delay = 0.38>
ST_27 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln148 = br void %for.body15" [aes_tableless.c:148]   --->   Operation 242 'br' 'br_ln148' <Predicate = (icmp_ln71_1) | (trunc_ln148)> <Delay = 0.00>

State 28 <SV = 20> <Delay = 0.70>
ST_28 : Operation 243 [1/1] (0.00ns)   --->   "%i_17 = phi i4 %add_ln71, void %while.body.i29, i4 15, void %while.body.i29.preheader" [aes_tableless.c:71]   --->   Operation 243 'phi' 'i_17' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i4 %i_17" [aes_tableless.c:71]   --->   Operation 244 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 245 [1/1] (0.00ns)   --->   "%buf_r_addr_16 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln71" [aes_tableless.c:71]   --->   Operation 245 'getelementptr' 'buf_r_addr_16' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 246 [2/2] (0.66ns)   --->   "%buf_r_load_27 = load i4 %buf_r_addr_16" [aes_tableless.c:71]   --->   Operation 246 'load' 'buf_r_load_27' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_28 : Operation 247 [1/1] (0.70ns)   --->   "%add_ln71 = add i4 %i_17, i4 15" [aes_tableless.c:71]   --->   Operation 247 'add' 'add_ln71' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 21> <Delay = 2.77>
ST_29 : Operation 248 [1/1] (0.00ns)   --->   "%p_load = load i768 %empty_24" [aes_tableless.c:71]   --->   Operation 248 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 249 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [aes_tableless.c:71]   --->   Operation 249 'specloopname' 'specloopname_ln71' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node xor_ln71)   --->   "%zext_ln71_2_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i4.i3, i1 1, i4 %i_17, i3 0" [aes_tableless.c:71]   --->   Operation 250 'bitconcatenate' 'zext_ln71_2_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node xor_ln71)   --->   "%zext_ln71_2 = zext i8 %zext_ln71_2_cast" [aes_tableless.c:71]   --->   Operation 251 'zext' 'zext_ln71_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node xor_ln71)   --->   "%lshr_ln71 = lshr i768 %p_load, i768 %zext_ln71_2" [aes_tableless.c:71]   --->   Operation 252 'lshr' 'lshr_ln71' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node xor_ln71)   --->   "%trunc_ln71 = trunc i768 %lshr_ln71" [aes_tableless.c:71]   --->   Operation 253 'trunc' 'trunc_ln71' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 254 [1/2] (0.66ns)   --->   "%buf_r_load_27 = load i4 %buf_r_addr_16" [aes_tableless.c:71]   --->   Operation 254 'load' 'buf_r_load_27' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_29 : Operation 255 [1/1] (1.44ns) (out node of the LUT)   --->   "%xor_ln71 = xor i8 %buf_r_load_27, i8 %trunc_ln71" [aes_tableless.c:71]   --->   Operation 255 'xor' 'xor_ln71' <Predicate = true> <Delay = 1.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 256 [1/1] (0.66ns)   --->   "%store_ln71 = store i8 %xor_ln71, i4 %buf_r_addr_16" [aes_tableless.c:71]   --->   Operation 256 'store' 'store_ln71' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_29 : Operation 257 [1/1] (0.65ns)   --->   "%icmp_ln71 = icmp_eq  i4 %i_17, i4 0" [aes_tableless.c:71]   --->   Operation 257 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 258 [1/1] (0.00ns)   --->   "%empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 258 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %while.body.i29, void %for.inc24.loopexit18" [aes_tableless.c:71]   --->   Operation 259 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc24"   --->   Operation 260 'br' 'br_ln0' <Predicate = (icmp_ln71)> <Delay = 0.00>

State 30 <SV = 6> <Delay = 0.00>
ST_30 : Operation 261 [1/2] (0.00ns)   --->   "%call_ln156 = call void @aes_subBytes.1, i8 %buf_r" [aes_tableless.c:156]   --->   Operation 261 'call' 'call_ln156' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 262 [1/2] (0.00ns)   --->   "%call_ret = call i776 @aes_expandEncKey, i768 %ctx_read_1, i10 0, i8 %rcon_1_load" [aes_tableless.c:158]   --->   Operation 262 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 263 [1/1] (0.00ns)   --->   "%ctx_ret = extractvalue i776 %call_ret" [aes_tableless.c:158]   --->   Operation 263 'extractvalue' 'ctx_ret' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 264 [1/1] (0.00ns)   --->   "%write_ln158 = write void @_ssdm_op_Write.ap_auto.i768P0A, i768 %ctx, i768 %ctx_ret" [aes_tableless.c:158]   --->   Operation 264 'write' 'write_ln158' <Predicate = true> <Delay = 0.00>

State 31 <SV = 7> <Delay = 0.66>
ST_31 : Operation 265 [2/2] (0.66ns)   --->   "%i_14 = load i4 %buf_r_addr" [aes_tableless.c:88]   --->   Operation 265 'load' 'i_14' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_31 : Operation 266 [2/2] (0.66ns)   --->   "%buf_r_load = load i4 %buf_r_addr_1" [aes_tableless.c:88]   --->   Operation 266 'load' 'buf_r_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 32 <SV = 8> <Delay = 0.66>
ST_32 : Operation 267 [1/2] (0.66ns)   --->   "%i_14 = load i4 %buf_r_addr" [aes_tableless.c:88]   --->   Operation 267 'load' 'i_14' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_32 : Operation 268 [1/2] (0.66ns)   --->   "%buf_r_load = load i4 %buf_r_addr_1" [aes_tableless.c:88]   --->   Operation 268 'load' 'buf_r_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_32 : Operation 269 [2/2] (0.66ns)   --->   "%buf_r_load_1 = load i4 %buf_r_addr_2" [aes_tableless.c:88]   --->   Operation 269 'load' 'buf_r_load_1' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_32 : Operation 270 [2/2] (0.66ns)   --->   "%buf_r_load_2 = load i4 %buf_r_addr_3" [aes_tableless.c:88]   --->   Operation 270 'load' 'buf_r_load_2' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 33 <SV = 9> <Delay = 0.66>
ST_33 : Operation 271 [1/2] (0.66ns)   --->   "%buf_r_load_1 = load i4 %buf_r_addr_2" [aes_tableless.c:88]   --->   Operation 271 'load' 'buf_r_load_1' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_33 : Operation 272 [1/2] (0.66ns)   --->   "%buf_r_load_2 = load i4 %buf_r_addr_3" [aes_tableless.c:88]   --->   Operation 272 'load' 'buf_r_load_2' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_33 : Operation 273 [2/2] (0.66ns)   --->   "%i_19 = load i4 %buf_r_addr_4" [aes_tableless.c:89]   --->   Operation 273 'load' 'i_19' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_33 : Operation 274 [2/2] (0.66ns)   --->   "%buf_r_load_4 = load i4 %buf_r_addr_5" [aes_tableless.c:89]   --->   Operation 274 'load' 'buf_r_load_4' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 34 <SV = 10> <Delay = 0.66>
ST_34 : Operation 275 [1/2] (0.66ns)   --->   "%i_19 = load i4 %buf_r_addr_4" [aes_tableless.c:89]   --->   Operation 275 'load' 'i_19' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_34 : Operation 276 [1/2] (0.66ns)   --->   "%buf_r_load_4 = load i4 %buf_r_addr_5" [aes_tableless.c:89]   --->   Operation 276 'load' 'buf_r_load_4' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_34 : Operation 277 [2/2] (0.66ns)   --->   "%j = load i4 %buf_r_addr_6" [aes_tableless.c:90]   --->   Operation 277 'load' 'j' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_34 : Operation 278 [2/2] (0.66ns)   --->   "%buf_r_load_6 = load i4 %buf_r_addr_7" [aes_tableless.c:90]   --->   Operation 278 'load' 'buf_r_load_6' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 35 <SV = 11> <Delay = 0.66>
ST_35 : Operation 279 [1/2] (0.66ns)   --->   "%j = load i4 %buf_r_addr_6" [aes_tableless.c:90]   --->   Operation 279 'load' 'j' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_35 : Operation 280 [1/2] (0.66ns)   --->   "%buf_r_load_6 = load i4 %buf_r_addr_7" [aes_tableless.c:90]   --->   Operation 280 'load' 'buf_r_load_6' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_35 : Operation 281 [2/2] (0.66ns)   --->   "%buf_r_load_7 = load i4 %buf_r_addr_8" [aes_tableless.c:90]   --->   Operation 281 'load' 'buf_r_load_7' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_35 : Operation 282 [2/2] (0.66ns)   --->   "%buf_r_load_8 = load i4 %buf_r_addr_9" [aes_tableless.c:90]   --->   Operation 282 'load' 'buf_r_load_8' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 36 <SV = 12> <Delay = 0.66>
ST_36 : Operation 283 [1/2] (0.66ns)   --->   "%buf_r_load_7 = load i4 %buf_r_addr_8" [aes_tableless.c:90]   --->   Operation 283 'load' 'buf_r_load_7' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_36 : Operation 284 [1/2] (0.66ns)   --->   "%buf_r_load_8 = load i4 %buf_r_addr_9" [aes_tableless.c:90]   --->   Operation 284 'load' 'buf_r_load_8' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_36 : Operation 285 [2/2] (0.66ns)   --->   "%j_1 = load i4 %buf_r_addr_10" [aes_tableless.c:91]   --->   Operation 285 'load' 'j_1' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_36 : Operation 286 [2/2] (0.66ns)   --->   "%buf_r_load_10 = load i4 %buf_r_addr_11" [aes_tableless.c:91]   --->   Operation 286 'load' 'buf_r_load_10' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 37 <SV = 13> <Delay = 0.66>
ST_37 : Operation 287 [1/1] (0.66ns)   --->   "%store_ln88 = store i8 %buf_r_load, i4 %buf_r_addr" [aes_tableless.c:88]   --->   Operation 287 'store' 'store_ln88' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_37 : Operation 288 [1/1] (0.66ns)   --->   "%store_ln88 = store i8 %buf_r_load_1, i4 %buf_r_addr_1" [aes_tableless.c:88]   --->   Operation 288 'store' 'store_ln88' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_37 : Operation 289 [1/2] (0.66ns)   --->   "%j_1 = load i4 %buf_r_addr_10" [aes_tableless.c:91]   --->   Operation 289 'load' 'j_1' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_37 : Operation 290 [1/2] (0.66ns)   --->   "%buf_r_load_10 = load i4 %buf_r_addr_11" [aes_tableless.c:91]   --->   Operation 290 'load' 'buf_r_load_10' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 38 <SV = 14> <Delay = 0.66>
ST_38 : Operation 291 [1/1] (0.66ns)   --->   "%store_ln88 = store i8 %buf_r_load_2, i4 %buf_r_addr_2" [aes_tableless.c:88]   --->   Operation 291 'store' 'store_ln88' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_38 : Operation 292 [1/1] (0.66ns)   --->   "%store_ln88 = store i8 %i_14, i4 %buf_r_addr_3" [aes_tableless.c:88]   --->   Operation 292 'store' 'store_ln88' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 39 <SV = 15> <Delay = 0.66>
ST_39 : Operation 293 [1/1] (0.66ns)   --->   "%store_ln89 = store i8 %buf_r_load_4, i4 %buf_r_addr_4" [aes_tableless.c:89]   --->   Operation 293 'store' 'store_ln89' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_39 : Operation 294 [1/1] (0.66ns)   --->   "%store_ln89 = store i8 %i_19, i4 %buf_r_addr_5" [aes_tableless.c:89]   --->   Operation 294 'store' 'store_ln89' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 40 <SV = 16> <Delay = 0.66>
ST_40 : Operation 295 [1/1] (0.66ns)   --->   "%store_ln90 = store i8 %buf_r_load_6, i4 %buf_r_addr_6" [aes_tableless.c:90]   --->   Operation 295 'store' 'store_ln90' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_40 : Operation 296 [1/1] (0.66ns)   --->   "%store_ln90 = store i8 %buf_r_load_7, i4 %buf_r_addr_7" [aes_tableless.c:90]   --->   Operation 296 'store' 'store_ln90' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 41 <SV = 17> <Delay = 0.66>
ST_41 : Operation 297 [1/1] (0.66ns)   --->   "%store_ln90 = store i8 %buf_r_load_8, i4 %buf_r_addr_8" [aes_tableless.c:90]   --->   Operation 297 'store' 'store_ln90' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_41 : Operation 298 [1/1] (0.66ns)   --->   "%store_ln90 = store i8 %j, i4 %buf_r_addr_9" [aes_tableless.c:90]   --->   Operation 298 'store' 'store_ln90' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 42 <SV = 18> <Delay = 0.66>
ST_42 : Operation 299 [1/1] (0.66ns)   --->   "%store_ln91 = store i8 %buf_r_load_10, i4 %buf_r_addr_10" [aes_tableless.c:91]   --->   Operation 299 'store' 'store_ln91' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_42 : Operation 300 [1/1] (0.66ns)   --->   "%store_ln91 = store i8 %j_1, i4 %buf_r_addr_11" [aes_tableless.c:91]   --->   Operation 300 'store' 'store_ln91' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 43 <SV = 19> <Delay = 0.00>
ST_43 : Operation 301 [2/2] (0.00ns)   --->   "%call_ln158 = call void @aes256_encrypt_ecb_Pipeline_addkey, i768 %ctx_ret, i8 %buf_r" [aes_tableless.c:158]   --->   Operation 301 'call' 'call_ln158' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 20> <Delay = 0.00>
ST_44 : Operation 302 [1/2] (0.00ns)   --->   "%call_ln158 = call void @aes256_encrypt_ecb_Pipeline_addkey, i768 %ctx_ret, i8 %buf_r" [aes_tableless.c:158]   --->   Operation 302 'call' 'call_ln158' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 303 [1/1] (0.00ns)   --->   "%ret_ln160 = ret" [aes_tableless.c:160]   --->   Operation 303 'ret' 'ret_ln160' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('ctx7') [6]  (0 ns)
	'call' operation ('call_ln140', aes_tableless.c:140) to 'aes256_encrypt_ecb_Pipeline_ecb1' [16]  (0.387 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 3.49ns
The critical path consists of the following:
	'load' operation ('rcon_2_load', aes_tableless.c:143) on local variable 'rcon' [26]  (0 ns)
	'call' operation ('call_ret9', aes_tableless.c:143) to 'aes_expandEncKey' [29]  (2.99 ns)
	blocking operation 0.5 ns on control path)

 <State 4>: 0.387ns
The critical path consists of the following:
	'call' operation ('call_ret9', aes_tableless.c:143) to 'aes_expandEncKey' [29]  (0 ns)
	'store' operation ('store_ln142', aes_tableless.c:142) of variable 'rcon', aes_tableless.c:143 on local variable 'rcon' [34]  (0.387 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0.387ns
The critical path consists of the following:
	'load' operation ('or_ln79_1_loc_load') on local variable 'or_ln79_1_loc' [43]  (0 ns)
	'store' operation ('store_ln148', aes_tableless.c:148) of variable 'or_ln79_1_loc_load' on local variable 'empty_24' [58]  (0.387 ns)

 <State 7>: 3.65ns
The critical path consists of the following:
	'load' operation ('rcon_1_load', aes_tableless.c:158) on local variable 'rcon' [209]  (0 ns)
	'call' operation ('call_ret', aes_tableless.c:158) to 'aes_expandEncKey' [236]  (2.99 ns)
	blocking operation 0.656 ns on control path)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0.667ns
The critical path consists of the following:
	'load' operation ('i', aes_tableless.c:88) on array 'buf_r' [69]  (0.667 ns)

 <State 10>: 0.667ns
The critical path consists of the following:
	'load' operation ('i', aes_tableless.c:88) on array 'buf_r' [69]  (0.667 ns)

 <State 11>: 0.667ns
The critical path consists of the following:
	'load' operation ('buf_r_load_13', aes_tableless.c:88) on array 'buf_r' [72]  (0.667 ns)

 <State 12>: 0.667ns
The critical path consists of the following:
	'load' operation ('i', aes_tableless.c:89) on array 'buf_r' [77]  (0.667 ns)

 <State 13>: 0.667ns
The critical path consists of the following:
	'load' operation ('j', aes_tableless.c:90) on array 'buf_r' [81]  (0.667 ns)

 <State 14>: 0.667ns
The critical path consists of the following:
	'load' operation ('buf_r_load_19', aes_tableless.c:90) on array 'buf_r' [84]  (0.667 ns)

 <State 15>: 0.667ns
The critical path consists of the following:
	'store' operation ('store_ln88', aes_tableless.c:88) of variable 'buf_r_load_12', aes_tableless.c:88 on array 'buf_r' [71]  (0.667 ns)

 <State 16>: 0.667ns
The critical path consists of the following:
	'store' operation ('store_ln88', aes_tableless.c:88) of variable 'buf_r_load_14', aes_tableless.c:88 on array 'buf_r' [75]  (0.667 ns)

 <State 17>: 0.667ns
The critical path consists of the following:
	'store' operation ('store_ln89', aes_tableless.c:89) of variable 'buf_r_load_16', aes_tableless.c:89 on array 'buf_r' [79]  (0.667 ns)

 <State 18>: 0.667ns
The critical path consists of the following:
	'store' operation ('store_ln90', aes_tableless.c:90) of variable 'buf_r_load_18', aes_tableless.c:90 on array 'buf_r' [83]  (0.667 ns)

 <State 19>: 0.667ns
The critical path consists of the following:
	'store' operation ('store_ln90', aes_tableless.c:90) of variable 'buf_r_load_20', aes_tableless.c:90 on array 'buf_r' [87]  (0.667 ns)

 <State 20>: 0.667ns
The critical path consists of the following:
	'store' operation ('store_ln91', aes_tableless.c:91) of variable 'buf_r_load_22', aes_tableless.c:91 on array 'buf_r' [91]  (0.667 ns)

 <State 21>: 3.11ns
The critical path consists of the following:
	'load' operation ('rcon_1_load_1', aes_tableless.c:154) on local variable 'rcon' [156]  (0 ns)
	'call' operation ('call_ret1', aes_tableless.c:154) to 'aes_expandEncKey' [158]  (2.99 ns)
	blocking operation 0.122 ns on control path)

 <State 22>: 0.667ns
The critical path consists of the following:
	'load' operation ('a', aes_tableless.c:102) on array 'buf_r' [103]  (0.667 ns)

 <State 23>: 2.09ns
The critical path consists of the following:
	'load' operation ('c', aes_tableless.c:102) on array 'buf_r' [112]  (0.667 ns)
	'xor' operation ('xor_ln103_1', aes_tableless.c:103) [118]  (0.228 ns)
	'xor' operation ('e', aes_tableless.c:103) [119]  (0.228 ns)
	'xor' operation ('xor_ln104', aes_tableless.c:104) [124]  (0 ns)
	'xor' operation ('xor_ln104_1', aes_tableless.c:104) [125]  (0.303 ns)
	'store' operation ('store_ln104', aes_tableless.c:104) of variable 'xor_ln104_1', aes_tableless.c:104 on array 'buf_r' [126]  (0.667 ns)

 <State 24>: 0.667ns
The critical path consists of the following:
	'store' operation ('store_ln105', aes_tableless.c:105) of variable 'xor_ln105_1', aes_tableless.c:105 on array 'buf_r' [142]  (0.667 ns)

 <State 25>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', aes_tableless.c:71) with incoming values : ('add_ln71_1', aes_tableless.c:71) [164]  (0.387 ns)

 <State 26>: 0.708ns
The critical path consists of the following:
	'phi' operation ('i', aes_tableless.c:71) with incoming values : ('add_ln71_1', aes_tableless.c:71) [164]  (0 ns)
	'add' operation ('add_ln71_1', aes_tableless.c:71) [175]  (0.708 ns)

 <State 27>: 2.78ns
The critical path consists of the following:
	'load' operation ('buf_r_load_28', aes_tableless.c:71) on array 'buf_r' [172]  (0.667 ns)
	'xor' operation ('xor_ln71_1', aes_tableless.c:71) [173]  (1.44 ns)
	'store' operation ('store_ln71', aes_tableless.c:71) of variable 'xor_ln71_1', aes_tableless.c:71 on array 'buf_r' [174]  (0.667 ns)

 <State 28>: 0.708ns
The critical path consists of the following:
	'phi' operation ('i', aes_tableless.c:71) with incoming values : ('add_ln71', aes_tableless.c:71) [186]  (0 ns)
	'add' operation ('add_ln71', aes_tableless.c:71) [198]  (0.708 ns)

 <State 29>: 2.78ns
The critical path consists of the following:
	'load' operation ('buf_r_load_27', aes_tableless.c:71) on array 'buf_r' [195]  (0.667 ns)
	'xor' operation ('xor_ln71', aes_tableless.c:71) [196]  (1.44 ns)
	'store' operation ('store_ln71', aes_tableless.c:71) of variable 'xor_ln71', aes_tableless.c:71 on array 'buf_r' [197]  (0.667 ns)

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 0.667ns
The critical path consists of the following:
	'load' operation ('i', aes_tableless.c:88) on array 'buf_r' [211]  (0.667 ns)

 <State 32>: 0.667ns
The critical path consists of the following:
	'load' operation ('i', aes_tableless.c:88) on array 'buf_r' [211]  (0.667 ns)

 <State 33>: 0.667ns
The critical path consists of the following:
	'load' operation ('buf_r_load_1', aes_tableless.c:88) on array 'buf_r' [214]  (0.667 ns)

 <State 34>: 0.667ns
The critical path consists of the following:
	'load' operation ('i', aes_tableless.c:89) on array 'buf_r' [219]  (0.667 ns)

 <State 35>: 0.667ns
The critical path consists of the following:
	'load' operation ('j', aes_tableless.c:90) on array 'buf_r' [223]  (0.667 ns)

 <State 36>: 0.667ns
The critical path consists of the following:
	'load' operation ('buf_r_load_7', aes_tableless.c:90) on array 'buf_r' [226]  (0.667 ns)

 <State 37>: 0.667ns
The critical path consists of the following:
	'store' operation ('store_ln88', aes_tableless.c:88) of variable 'buf_r_load', aes_tableless.c:88 on array 'buf_r' [213]  (0.667 ns)

 <State 38>: 0.667ns
The critical path consists of the following:
	'store' operation ('store_ln88', aes_tableless.c:88) of variable 'buf_r_load_2', aes_tableless.c:88 on array 'buf_r' [217]  (0.667 ns)

 <State 39>: 0.667ns
The critical path consists of the following:
	'store' operation ('store_ln89', aes_tableless.c:89) of variable 'buf_r_load_4', aes_tableless.c:89 on array 'buf_r' [221]  (0.667 ns)

 <State 40>: 0.667ns
The critical path consists of the following:
	'store' operation ('store_ln90', aes_tableless.c:90) of variable 'buf_r_load_6', aes_tableless.c:90 on array 'buf_r' [225]  (0.667 ns)

 <State 41>: 0.667ns
The critical path consists of the following:
	'store' operation ('store_ln90', aes_tableless.c:90) of variable 'buf_r_load_8', aes_tableless.c:90 on array 'buf_r' [229]  (0.667 ns)

 <State 42>: 0.667ns
The critical path consists of the following:
	'store' operation ('store_ln91', aes_tableless.c:91) of variable 'buf_r_load_10', aes_tableless.c:91 on array 'buf_r' [233]  (0.667 ns)

 <State 43>: 0ns
The critical path consists of the following:

 <State 44>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
