Running: /home/jebediah/Desktop/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/jebediah/My_Stuff/Programs/assignments/cs318/lab_2/ISA_Processor/TopLevel_tb_isim_beh.exe -prj /home/jebediah/My_Stuff/Programs/assignments/cs318/lab_2/ISA_Processor/TopLevel_tb_beh.prj work.TopLevel_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/jebediah/My_Stuff/Programs/assignments/cs318/lab_2/ISA_Processor/../reg_file.v" into library work
Analyzing Verilog file "/home/jebediah/My_Stuff/Programs/assignments/cs318/lab_2/ISA_Processor/../InstROM.v" into library work
Analyzing Verilog file "/home/jebediah/My_Stuff/Programs/assignments/cs318/lab_2/ISA_Processor/../IF.v" into library work
Analyzing Verilog file "/home/jebediah/My_Stuff/Programs/assignments/cs318/lab_2/ISA_Processor/../DataRAM.v" into library work
Analyzing Verilog file "/home/jebediah/My_Stuff/Programs/assignments/cs318/lab_2/ISA_Processor/../Control.v" into library work
Analyzing Verilog file "/home/jebediah/My_Stuff/Programs/assignments/cs318/lab_2/ISA_Processor/../ALU.v" into library work
Analyzing Verilog file "/home/jebediah/My_Stuff/Programs/assignments/cs318/lab_2/ISA_Processor/../TopLevel.v" into library work
Analyzing Verilog file "/home/jebediah/My_Stuff/Programs/assignments/cs318/lab_2/ISA_Processor/../TopLevel_tb.v" into library work
Analyzing Verilog file "/home/jebediah/Desktop/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "/home/jebediah/My_Stuff/Programs/assignments/cs318/lab_2/ISA_Processor/../TopLevel.v" Line 118: Port WR_REG is not connected to this instance
WARNING:HDLCompiler:189 - "/home/jebediah/My_Stuff/Programs/assignments/cs318/lab_2/ISA_Processor/../TopLevel.v" Line 145: Size mismatch in connection of port <CLK>. Formal port size is 1-bit while actual signal size is 16-bit.
Completed static elaboration
Fuse Memory Usage: 94784 KB
Fuse CPU Usage: 1170 ms
Compiling module IF
Compiling module InstROM
Compiling module Control
Compiling module reg_file
Compiling module DataRAM
Compiling module ALU
Compiling module TopLevel
Compiling module TopLevel_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 9 Verilog Units
Built simulation executable /home/jebediah/My_Stuff/Programs/assignments/cs318/lab_2/ISA_Processor/TopLevel_tb_isim_beh.exe
Fuse Memory Usage: 655164 KB
Fuse CPU Usage: 1230 ms
GCC CPU Usage: 1090 ms
