profile_id,first_name,last_name,sub_title,profile_picture,background_image,profile_type,entity_urn,object_urn,birth_date,summary,location,premium,influencer,treasury_media,languages,industry,education,patents,awards,certifications,organizations,projects,publications,courses,test_scores,position_groups,volunteer_experiences,skills,network_info,related_profiles,contact_info
pablo-w-a676a830,Pablo,W.,ASML,https://media.licdn.com/dms/image/C4D03AQGKLIjt5GTR1g/profile-displayphoto-shrink_800_800/0/1622063253195?e=1697673600&v=beta&t=uNg0mf6bL13TxHIMYJgy3CtLtlqFbpWkSWs65J7A8vc,,personal,ACoAAAaCbe8B0NHTOibOqw6ea5dcRkWZG4wGaCQ,109211119,,"Experienced application engineer with a demonstrated history of working in the semiconductors industry. Skilled in Thin Films, Research and Development (R&D), Semiconductors, Lithography, and Metrology. Strong program and project management professional with a Master of Science (M.Sc.) focused in VLSI.","{'country': None, 'short': 'Netherlands', 'city': None, 'state': None, 'default': 'Netherlands'}",False,False,[],"{'primary_locale': {'country': 'US', 'language': 'en'}, 'supported_locales': [{'country': 'US', 'language': 'en'}], 'profile_languages': []}",Semiconductors,"[{'date': {'start': {'month': None, 'day': None, 'year': None}, 'end': {'month': None, 'day': None, 'year': None}}, 'school': {'name': 'University of Liverpool', 'logo': 'https://media.licdn.com/dms/image/C4E0BAQH3hij5gyYfPQ/company-logo_400_400/0/1663665106519?e=1700697600&v=beta&t=SpGParmuWodQAzHZTmGqd1a0h8jmES3NsYec6pt7BO0', 'url': 'https://www.linkedin.com/school/university-of-liverpool/'}, 'degree_name': 'Bachelor of Engineering (B.Eng.)', 'field_of_study': 'Electronics'}, {'date': {'start': {'month': None, 'day': None, 'year': None}, 'end': {'month': None, 'day': None, 'year': None}}, 'school': {'name': 'University of Westminster', 'logo': 'https://media.licdn.com/dms/image/D4E0BAQGTIRfpCmHT4w/company-logo_400_400/0/1688462911770?e=1700697600&v=beta&t=mQ9WfcrZwa_iLEgfQO_qr8wD4XVOwS3TNg5T89IvuH4', 'url': 'https://www.linkedin.com/school/university-of-westminster/'}, 'degree_name': 'Master of Science (M.Sc.)', 'field_of_study': 'Very-large-scale integration system design'}]",[],[],[],[],[],"[{'name': 'Multiple e-beam direct write enters pre-production mode  Proc SPIE 2015', 'publisher': 'SPIE', 'url': None, 'date': {'month': None, 'day': None, 'year': 2015}, 'authors': [{'type': 'standardizedContributor', 'first_name': 'Pablo', 'last_name': 'W.', 'name': None, 'headline': 'ASML'}]}, {'name': 'Combined dose and geometry correction (DMG) for low energy multi electron beam lithography (5kV): application to the 16nm node', 'publisher': 'Society of Photo-Optical Instrumentation Engineers ', 'url': None, 'date': {'month': None, 'day': None, 'year': 2012}, 'authors': [{'type': 'standardizedContributor', 'first_name': 'Pablo', 'last_name': 'W.', 'name': None, 'headline': 'ASML'}]}, {'name': 'IMAGINE: an open consortium to boost maskless lithography take off: first assessment results on MAPPER technology', 'publisher': 'Society of Photo-Optical Instrumentation Engineers ', 'url': None, 'date': {'month': None, 'day': None, 'year': 2011}, 'authors': [{'type': 'standardizedContributor', 'first_name': 'Pablo', 'last_name': 'W.', 'name': None, 'headline': 'ASML'}]}, {'name': 'Comparison of EUV and e-beam lithographic technologies for sub-22-nm node patterning ', 'publisher': 'Society of Photo-Optical Instrumentation Engineers ', 'url': None, 'date': {'month': None, 'day': None, 'year': None}, 'authors': [{'type': 'standardizedContributor', 'first_name': 'Pablo', 'last_name': 'W.', 'name': None, 'headline': 'ASML'}]}]",[],[],"[{'company': {'id': 3894, 'name': 'ASML', 'logo': 'https://media.licdn.com/dms/image/C560BAQGssQfw50QsaQ/company-logo_400_400/0/1519855871260?e=1700697600&v=beta&t=UgEWDzOBAQjAM5WXvWbeD1f-c3NIp0kn6-vGF-0DWL8', 'url': 'https://www.linkedin.com/company/asml/', 'employees': {'start': 10001, 'end': None}}, 'date': {'start': {'month': None, 'day': None, 'year': 2017}, 'end': {'month': None, 'day': None, 'year': None}}, 'profile_positions': [{'location': None, 'date': {'start': {'month': None, 'day': None, 'year': 2017}, 'end': {'month': None, 'day': None, 'year': None}}, 'company': 'ASML', 'description': 'Advanced DUV and Apps Demo sector. Lean Six Sigma consultant.', 'title': 'Project Coordinator', 'employment_type': None}]}, {'company': {'id': None, 'name': 'MAPPER Lithography (@ CEA-Leti research institute, France)', 'logo': None, 'url': None, 'employees': {'start': None, 'end': None}}, 'date': {'start': {'month': None, 'day': None, 'year': 2008}, 'end': {'month': None, 'day': None, 'year': 2017}}, 'profile_positions': [{'location': None, 'date': {'start': {'month': None, 'day': None, 'year': 2008}, 'end': {'month': None, 'day': None, 'year': 2017}}, 'company': 'MAPPER Lithography (@ CEA-Leti research institute, France)', 'description': 'Demonstration of key performances including, resolution, lifetime, yield and throughput. \nR&D interface between CEA-Grenoble and Mapper-Delft. Preparation of results for scientific papers and press releases.', 'title': 'Application Engineer', 'employment_type': None}]}]",[],"['Photolithography', 'Metrology', 'CMOS', 'Semiconductors', 'Spectroscopy', 'Thin Films', 'Nanotechnology', 'IC', 'E-beam', 'Electron Beam Lithography', 'Characterization', 'Lithography', 'R&D', 'Research and Development (R&D)']",,,
