#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jan 23 22:58:50 2022
# Process ID: 49616
# Current directory: D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent35676 D:\Vivado\project\SPI_Signal_bit_DC\SPI_Signal_bit_DC_IP\SPI_DC_Slave\tmp_edit_project.xpr
# Log file: D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/vivado.log
# Journal file: D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/tmp_edit_project.xpr
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/src/HanMing_decoder.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/src/HanMing_encoder.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/src/SPI_Slave_rx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/src/SPI_Slave_tx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/src/SPI_Signal_bit_DC_slave.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/src/SPI_DC_Slave_tb.v:]
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 732.703 ; gain = 102.961
update_compile_order -fileset sources_1
ipx::open_ipxact_file D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'd:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5105] 'Used in' property of 'src/SPI_DC_Slave_tb.v' differs between project and component. The property in the source project will override the one in the packaged component on merging or repackaging or opening the packaged IP.
WARNING: [IP_Flow 19-5105] 'Used in' property of 'src/SPI_DC_Slave_tb_behav.wcfg' differs between project and component. The property in the source project will override the one in the packaged component on merging or repackaging or opening the packaged IP.
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::remove_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP'
create_bd_design "SPI_DC_slave"
Wrote  : <D:\Vivado\project\SPI_Signal_bit_DC\SPI_Signal_bit_DC_IP\SPI_DC_Slave\tmp_edit_project.srcs\sources_1\bd\SPI_DC_slave\SPI_DC_slave.bd> 
create_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 903.730 ; gain = 81.109
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:SPI_Signal_bit_DC_slave:1.0 SPI_Signal_bit_DC_sl_0
endgroup
make_wrapper -files [get_files D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/tmp_edit_project.srcs/sources_1/bd/SPI_DC_slave/SPI_DC_slave.bd] -top
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/SPI_Signal_bit_DC_sl_0/clk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/tmp_edit_project.srcs/sources_1/bd/SPI_DC_slave/SPI_DC_slave.bd 
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
make_wrapper -files [get_files D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/tmp_edit_project.srcs/sources_1/bd/SPI_DC_slave/SPI_DC_slave.bd] -top
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/SPI_Signal_bit_DC_sl_0/clk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/tmp_edit_project.srcs/sources_1/bd/SPI_DC_slave/SPI_DC_slave.bd 
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
set_property location {1 101 -187} [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
delete_bd_objs [get_bd_intf_ports DDR]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
set_property -dict [list CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false}] [get_bd_cells clk_wiz_0]
set_property location {1.5 111 -131} [get_bd_cells clk_wiz_0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins SPI_Signal_bit_DC_sl_0/clk]
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN1" -diagram "SPI_DC_slave" 
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /clk_wiz_0]
INFO: [board_interface 100-100] set_property CONFIG.CLK_IN1_BOARD_INTERFACE sys_clock [get_bd_cells -quiet /clk_wiz_0]
INFO: [board_interface 100-100] create_bd_port -dir I sys_clock -type clk
INFO: [board_interface 100-100] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
INFO: [board_interface 100-100] set_property CONFIG.PHASE 0.000 /sys_clock
INFO: [board_interface 100-100] connect_bd_net /sys_clock /clk_wiz_0/clk_in1
INFO: [board_interface 100-100] set_property CONFIG.FREQ_HZ 125000000 /sys_clock
save_bd_design
Wrote  : <D:\Vivado\project\SPI_Signal_bit_DC\SPI_Signal_bit_DC_IP\SPI_DC_Slave\tmp_edit_project.srcs\sources_1\bd\SPI_DC_slave\SPI_DC_slave.bd> 
Wrote  : <D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/tmp_edit_project.srcs/sources_1/bd/SPI_DC_slave/ui/bd_a8a06d8a.ui> 
set_property USER_COMMENTS.comment_0 {Enter Comments here}  [get_bd_cells SPI_Signal_bit_DC_sl_0]
Enter Comments here
set_property USER_COMMENTS.comment_0 {}  [get_bd_cells SPI_Signal_bit_DC_sl_0]
create_bd_cell -type hier hier_0
/hier_0
delete_bd_objs [get_bd_cells hier_0]
group_bd_cells SPI_DC_Slave [get_bd_cells SPI_Signal_bit_DC_sl_0]
set_property location {1 151 -74} [get_bd_cells clk_wiz_0]
set_property location {1 98 -75} [get_bd_cells clk_wiz_0]
save_bd_design
Wrote  : <D:\Vivado\project\SPI_Signal_bit_DC\SPI_Signal_bit_DC_IP\SPI_DC_Slave\tmp_edit_project.srcs\sources_1\bd\SPI_DC_slave\SPI_DC_slave.bd> 
Wrote  : <D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/tmp_edit_project.srcs/sources_1/bd/SPI_DC_slave/ui/bd_a8a06d8a.ui> 
Wrote  : <D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/tmp_edit_project.srcs/sources_1/bd/SPI_DC_slave/ui/bd_a5795634.ui> 
launch_runs synth_1 -jobs 8
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/src/HanMing_decoder.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/src/HanMing_encoder.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/src/SPI_Slave_rx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/src/SPI_Slave_tx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/src/SPI_Signal_bit_DC_slave.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/src/HanMing_decoder.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/src/HanMing_encoder.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/src/SPI_Slave_rx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/src/SPI_Slave_tx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/src/SPI_Signal_bit_DC_slave.v:]
[Sun Jan 23 23:14:55 2022] Launched synth_1...
Run output will be captured here: D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/tmp_edit_project.runs/synth_1/runme.log
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out1] [get_bd_cells SPI_DC_Slave]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:SPI_Signal_bit_DC_slave:1.0 SPI_Signal_bit_DC_sl_0
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins SPI_Signal_bit_DC_sl_0/clk]
save_bd_design
Wrote  : <D:\Vivado\project\SPI_Signal_bit_DC\SPI_Signal_bit_DC_IP\SPI_DC_Slave\tmp_edit_project.srcs\sources_1\bd\SPI_DC_slave\SPI_DC_slave.bd> 
Wrote  : <D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/tmp_edit_project.srcs/sources_1/bd/SPI_DC_slave/ui/bd_a8a06d8a.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/src/HanMing_decoder.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/src/HanMing_encoder.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/src/SPI_Slave_rx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/src/SPI_Slave_tx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/src/SPI_Signal_bit_DC_slave.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/src/HanMing_decoder.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/src/HanMing_encoder.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/src/SPI_Slave_rx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/src/SPI_Slave_tx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/src/SPI_Signal_bit_DC_slave.v:]
[Sun Jan 23 23:16:15 2022] Launched synth_1...
Run output will be captured here: D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/tmp_edit_project.runs/synth_1/runme.log
make_wrapper -files [get_files D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/tmp_edit_project.srcs/sources_1/bd/SPI_DC_slave/SPI_DC_slave.bd] -top
WARNING: [BD 41-927] Following properties on pin /SPI_Signal_bit_DC_sl_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/SPI_Signal_bit_DC_sl_0/rst
/SPI_Signal_bit_DC_sl_0/tx_en
/SPI_Signal_bit_DC_sl_0/start
/SPI_Signal_bit_DC_sl_0/din
/SPI_Signal_bit_DC_sl_0/cs
/SPI_Signal_bit_DC_sl_0/sck
/SPI_Signal_bit_DC_sl_0/rx_en
/SPI_Signal_bit_DC_sl_0/si

Wrote  : <D:\Vivado\project\SPI_Signal_bit_DC\SPI_Signal_bit_DC_IP\SPI_DC_Slave\tmp_edit_project.srcs\sources_1\bd\SPI_DC_slave\SPI_DC_slave.bd> 
VHDL Output written to : D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/tmp_edit_project.srcs/sources_1/bd/SPI_DC_slave/synth/SPI_DC_slave.v
VHDL Output written to : D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/tmp_edit_project.srcs/sources_1/bd/SPI_DC_slave/sim/SPI_DC_slave.v
VHDL Output written to : D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/tmp_edit_project.srcs/sources_1/bd/SPI_DC_slave/hdl/SPI_DC_slave_wrapper.v
add_files -norecurse D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/tmp_edit_project.srcs/sources_1/bd/SPI_DC_slave/hdl/SPI_DC_slave_wrapper.v
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/tmp_edit_project.srcs/sources_1/bd/SPI_DC_slave/SPI_DC_slave.bd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/tmp_edit_project.srcs/sources_1/bd/SPI_DC_slave/hdl/SPI_DC_slave_wrapper.v'.
ipx::unload_core d:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/SPI_DC_Slave/component.xml
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan 23 23:17:06 2022...
