library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ShiftRegister4 is
	generic(Size : positive:=4);
	port(sin : in std_logic;
		  clk : in std_logic,
		  dataout : out std_logic_vector(N-1 downto 0));
end ShiftRegister4;

architecture Behavioral of ShiftRegister4 is
 begin
	process(clk)
	begin
		if(rising_edge(clk)) then
				dataout <= dataout(3 downto 1) & sin;
		end if;
	end process;
end Behavioral;
