RTL:

`timescale 1ns / 1ps
//Date : 22/04/2025
//Name : Shankhalika Mallick

// DAY-48 SR GATED NAND LATCH

module SR_NAND(en,s,r,q,qbar);
input en,s,r;
output reg q;
output qbar;
assign qbar=!q;
always @(en,s,r)
begin
    if (en==0)
    q<=q;
    else if (en==1)
    begin
        if((s==0)&&(r==0))
        q<=q;
        else if(s==1)
        q=0;
        else if(r==1)
        q=1;
    end 
end

endmodule

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

TESTBENCH:

`timescale 1ns / 1ps
`include "SR_NAND.v"

module SR_NAND_TB();
wire q,qbar;
reg s,r,en;
SR_NAND ob(en,s,r,q,qbar);
initial
begin
    en=1; s=0; r=1;
    #10; en=0;
    #10; en=1; s=0; r=0;
    #10; s=0; r=1;
    #10; s=1; r=0;
    #10; s=1; r=1;
end
initial
begin
    $display("en\t s\t r\t q\tqbar");
    $monitor("%b\t%b\t%b\t%b\t%b", en,s,r,q,qbar);
    #100 $finish;
end
endmodule 

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

OUTPUT:

[Running] SR_NAND_TB.v
en	 s	 r	 q	qbar
1	  0	  1	  1	  0
0	  0  	1  	1	  0
1	  0  	0	  1	  0
1  	0	  1	  1	  0
1  	1  	0	  0	  1
1	  1  	1	  0  	1
SR_NAND_TB.v:21: $finish called at 100000 (1ps)
[Done] exit with code=0 in 0.312 seconds


