{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587085857580 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587085857581 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 16 22:10:57 2020 " "Processing started: Thu Apr 16 22:10:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587085857581 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085857581 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off KNN_NIOS2 -c KNN_NIOS2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off KNN_NIOS2 -c KNN_NIOS2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085857581 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587085858676 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587085858676 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios2_sopc.qsys " "Elaborating Platform Designer system entity \"nios2_sopc.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085869329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:13 Progress: Loading NIOS2_DESIGN/nios2_sopc.qsys " "2020.04.16.22:11:13 Progress: Loading NIOS2_DESIGN/nios2_sopc.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085873969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:14 Progress: Reading input file " "2020.04.16.22:11:14 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085874381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:14 Progress: Adding CLK50_0 \[clock_source 18.1\] " "2020.04.16.22:11:14 Progress: Adding CLK50_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085874506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:15 Progress: Parameterizing module CLK50_0 " "2020.04.16.22:11:15 Progress: Parameterizing module CLK50_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085875480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:15 Progress: Adding JTAG_0 \[altera_avalon_jtag_uart 18.1\] " "2020.04.16.22:11:15 Progress: Adding JTAG_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085875483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:15 Progress: Parameterizing module JTAG_0 " "2020.04.16.22:11:15 Progress: Parameterizing module JTAG_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085875628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:15 Progress: Adding MMU_0 \[altera_avalon_onchip_memory2 18.1\] " "2020.04.16.22:11:15 Progress: Adding MMU_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085875633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:15 Progress: Parameterizing module MMU_0 " "2020.04.16.22:11:15 Progress: Parameterizing module MMU_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085875675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:15 Progress: Adding NIOS2_0 \[altera_nios2_gen2 18.1\] " "2020.04.16.22:11:15 Progress: Adding NIOS2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085875677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:15 Progress: Parameterizing module NIOS2_0 " "2020.04.16.22:11:15 Progress: Parameterizing module NIOS2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085875927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:15 Progress: Adding PIO_0 \[altera_avalon_pio 18.1\] " "2020.04.16.22:11:15 Progress: Adding PIO_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085875935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:15 Progress: Parameterizing module PIO_0 " "2020.04.16.22:11:15 Progress: Parameterizing module PIO_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085875975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:15 Progress: Adding PI_KNN_CLASSE_PREVISTA \[altera_avalon_pio 18.1\] " "2020.04.16.22:11:15 Progress: Adding PI_KNN_CLASSE_PREVISTA \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085875976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:15 Progress: Parameterizing module PI_KNN_CLASSE_PREVISTA " "2020.04.16.22:11:15 Progress: Parameterizing module PI_KNN_CLASSE_PREVISTA" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085875976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:15 Progress: Adding PI_KNN_CLASSE_PREVISTA_DISTANCIA \[altera_avalon_pio 18.1\] " "2020.04.16.22:11:15 Progress: Adding PI_KNN_CLASSE_PREVISTA_DISTANCIA \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085875977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:15 Progress: Parameterizing module PI_KNN_CLASSE_PREVISTA_DISTANCIA " "2020.04.16.22:11:15 Progress: Parameterizing module PI_KNN_CLASSE_PREVISTA_DISTANCIA" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085875978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:15 Progress: Adding PI_KNN_CLASSE_PREVISTA_PRONTO \[altera_avalon_pio 18.1\] " "2020.04.16.22:11:15 Progress: Adding PI_KNN_CLASSE_PREVISTA_PRONTO \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085875982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:15 Progress: Parameterizing module PI_KNN_CLASSE_PREVISTA_PRONTO " "2020.04.16.22:11:15 Progress: Parameterizing module PI_KNN_CLASSE_PREVISTA_PRONTO" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085875982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:15 Progress: Adding PO_KNN_DADOS \[altera_avalon_pio 18.1\] " "2020.04.16.22:11:15 Progress: Adding PO_KNN_DADOS \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085875983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:15 Progress: Parameterizing module PO_KNN_DADOS " "2020.04.16.22:11:15 Progress: Parameterizing module PO_KNN_DADOS" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085875984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:15 Progress: Adding PO_KNN_DADOS_ATRIBUTO \[altera_avalon_pio 18.1\] " "2020.04.16.22:11:15 Progress: Adding PO_KNN_DADOS_ATRIBUTO \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085875985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:15 Progress: Parameterizing module PO_KNN_DADOS_ATRIBUTO " "2020.04.16.22:11:15 Progress: Parameterizing module PO_KNN_DADOS_ATRIBUTO" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085875985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:15 Progress: Adding PO_KNN_DADOS_PRONTO \[altera_avalon_pio 18.1\] " "2020.04.16.22:11:15 Progress: Adding PO_KNN_DADOS_PRONTO \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085875986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:15 Progress: Parameterizing module PO_KNN_DADOS_PRONTO " "2020.04.16.22:11:15 Progress: Parameterizing module PO_KNN_DADOS_PRONTO" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085875986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:15 Progress: Adding PO_KNN_K \[altera_avalon_pio 18.1\] " "2020.04.16.22:11:15 Progress: Adding PO_KNN_K \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085875987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:15 Progress: Parameterizing module PO_KNN_K " "2020.04.16.22:11:15 Progress: Parameterizing module PO_KNN_K" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085875988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:15 Progress: Adding PO_KNN_RESET \[altera_avalon_pio 18.1\] " "2020.04.16.22:11:15 Progress: Adding PO_KNN_RESET \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085875989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:15 Progress: Parameterizing module PO_KNN_RESET " "2020.04.16.22:11:15 Progress: Parameterizing module PO_KNN_RESET" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085875990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:15 Progress: Adding PO_KNN_TREINAMENTO \[altera_avalon_pio 18.1\] " "2020.04.16.22:11:15 Progress: Adding PO_KNN_TREINAMENTO \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085875991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:15 Progress: Parameterizing module PO_KNN_TREINAMENTO " "2020.04.16.22:11:15 Progress: Parameterizing module PO_KNN_TREINAMENTO" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085875991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:15 Progress: Adding RS232_0 \[altera_up_avalon_rs232 17.1\] " "2020.04.16.22:11:15 Progress: Adding RS232_0 \[altera_up_avalon_rs232 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085875992 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:16 Progress: Parameterizing module RS232_0 " "2020.04.16.22:11:16 Progress: Parameterizing module RS232_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085876027 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:16 Progress: Adding SDRAM_0 \[altera_avalon_new_sdram_controller 18.1\] " "2020.04.16.22:11:16 Progress: Adding SDRAM_0 \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085876027 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:16 Progress: Parameterizing module SDRAM_0 " "2020.04.16.22:11:16 Progress: Parameterizing module SDRAM_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085876056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:16 Progress: Adding TIMER_0 \[altera_avalon_timer 18.1\] " "2020.04.16.22:11:16 Progress: Adding TIMER_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085876057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:16 Progress: Parameterizing module TIMER_0 " "2020.04.16.22:11:16 Progress: Parameterizing module TIMER_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085876093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:16 Progress: Adding TIMER_1 \[altera_avalon_timer 18.1\] " "2020.04.16.22:11:16 Progress: Adding TIMER_1 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085876093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:16 Progress: Parameterizing module TIMER_1 " "2020.04.16.22:11:16 Progress: Parameterizing module TIMER_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085876094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:16 Progress: Adding USB_0 \[altera_up_avalon_usb 18.0\] " "2020.04.16.22:11:16 Progress: Adding USB_0 \[altera_up_avalon_usb 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085876096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:16 Progress: Parameterizing module USB_0 " "2020.04.16.22:11:16 Progress: Parameterizing module USB_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085876683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:16 Progress: Adding VGA_0 \[altera_up_avalon_video_vga_controller 18.0\] " "2020.04.16.22:11:16 Progress: Adding VGA_0 \[altera_up_avalon_video_vga_controller 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085876684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:17 Progress: Parameterizing module VGA_0 " "2020.04.16.22:11:17 Progress: Parameterizing module VGA_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085877211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:17 Progress: Adding VGA_BUFFER_0 \[altera_up_avalon_video_character_buffer_with_dma 18.0\] " "2020.04.16.22:11:17 Progress: Adding VGA_BUFFER_0 \[altera_up_avalon_video_character_buffer_with_dma 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085877212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:17 Progress: Parameterizing module VGA_BUFFER_0 " "2020.04.16.22:11:17 Progress: Parameterizing module VGA_BUFFER_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085877242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:17 Progress: Adding VGA_PLL_0 \[altpll 18.1\] " "2020.04.16.22:11:17 Progress: Adding VGA_PLL_0 \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085877243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:17 Progress: Parameterizing module VGA_PLL_0 " "2020.04.16.22:11:17 Progress: Parameterizing module VGA_PLL_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085877286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:17 Progress: Adding video_dual_clock_buffer_0 \[altera_up_avalon_video_dual_clock_buffer 18.0\] " "2020.04.16.22:11:17 Progress: Adding video_dual_clock_buffer_0 \[altera_up_avalon_video_dual_clock_buffer 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085877287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:17 Progress: Parameterizing module video_dual_clock_buffer_0 " "2020.04.16.22:11:17 Progress: Parameterizing module video_dual_clock_buffer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085877313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:17 Progress: Building connections " "2020.04.16.22:11:17 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085877314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:17 Progress: Parameterizing connections " "2020.04.16.22:11:17 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085877381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:17 Progress: Validating " "2020.04.16.22:11:17 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085877388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.16.22:11:18 Progress: Done reading input file " "2020.04.16.22:11:18 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085878214 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_sopc.JTAG_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Nios2_sopc.JTAG_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085878770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_sopc.PI_KNN_CLASSE_PREVISTA: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios2_sopc.PI_KNN_CLASSE_PREVISTA: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085878771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_sopc.PI_KNN_CLASSE_PREVISTA_DISTANCIA: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios2_sopc.PI_KNN_CLASSE_PREVISTA_DISTANCIA: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085878772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_sopc.PI_KNN_CLASSE_PREVISTA_PRONTO: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios2_sopc.PI_KNN_CLASSE_PREVISTA_PRONTO: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085878772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_sopc.SDRAM_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Nios2_sopc.SDRAM_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085878772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_sopc.VGA_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane " "Nios2_sopc.VGA_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085878772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_sopc.VGA_BUFFER_0: Character Resolution: 80 x 60 " "Nios2_sopc.VGA_BUFFER_0: Character Resolution: 80 x 60" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085878773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_sopc: Generating nios2_sopc \"nios2_sopc\" for QUARTUS_SYNTH " "Nios2_sopc: Generating nios2_sopc \"nios2_sopc\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085879817 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0 " "Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085882167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_020.sink0 " "Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_020.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085882180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0 " "Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085882187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_020.src0 and rsp_mux_001.sink3 " "Inserting clock-crossing logic between rsp_demux_020.src0 and rsp_mux_001.sink3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085882193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_0: Starting RTL generation for module 'nios2_sopc_JTAG_0' " "JTAG_0: Starting RTL generation for module 'nios2_sopc_JTAG_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085887560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_0:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2_sopc_JTAG_0 --dir=/tmp/alt8369_4006800137261647632.dir/0002_JTAG_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8369_4006800137261647632.dir/0002_JTAG_0_gen//nios2_sopc_JTAG_0_component_configuration.pl  --do_build_sim=0  \] " "JTAG_0:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2_sopc_JTAG_0 --dir=/tmp/alt8369_4006800137261647632.dir/0002_JTAG_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8369_4006800137261647632.dir/0002_JTAG_0_gen//nios2_sopc_JTAG_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085887560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_0: Done RTL generation for module 'nios2_sopc_JTAG_0' " "JTAG_0: Done RTL generation for module 'nios2_sopc_JTAG_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085887731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_0: \"nios2_sopc\" instantiated altera_avalon_jtag_uart \"JTAG_0\" " "JTAG_0: \"nios2_sopc\" instantiated altera_avalon_jtag_uart \"JTAG_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085887734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MMU_0: Starting RTL generation for module 'nios2_sopc_MMU_0' " "MMU_0: Starting RTL generation for module 'nios2_sopc_MMU_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085887736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MMU_0:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2_sopc_MMU_0 --dir=/tmp/alt8369_4006800137261647632.dir/0003_MMU_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8369_4006800137261647632.dir/0003_MMU_0_gen//nios2_sopc_MMU_0_component_configuration.pl  --do_build_sim=0  \] " "MMU_0:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2_sopc_MMU_0 --dir=/tmp/alt8369_4006800137261647632.dir/0003_MMU_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8369_4006800137261647632.dir/0003_MMU_0_gen//nios2_sopc_MMU_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085887736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MMU_0: Done RTL generation for module 'nios2_sopc_MMU_0' " "MMU_0: Done RTL generation for module 'nios2_sopc_MMU_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085887840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MMU_0: \"nios2_sopc\" instantiated altera_avalon_onchip_memory2 \"MMU_0\" " "MMU_0: \"nios2_sopc\" instantiated altera_avalon_onchip_memory2 \"MMU_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085887842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS2_0: \"nios2_sopc\" instantiated altera_nios2_gen2 \"NIOS2_0\" " "NIOS2_0: \"nios2_sopc\" instantiated altera_nios2_gen2 \"NIOS2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085887903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PIO_0: Starting RTL generation for module 'nios2_sopc_PIO_0' " "PIO_0: Starting RTL generation for module 'nios2_sopc_PIO_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085887905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PIO_0:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_sopc_PIO_0 --dir=/tmp/alt8369_4006800137261647632.dir/0004_PIO_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8369_4006800137261647632.dir/0004_PIO_0_gen//nios2_sopc_PIO_0_component_configuration.pl  --do_build_sim=0  \] " "PIO_0:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_sopc_PIO_0 --dir=/tmp/alt8369_4006800137261647632.dir/0004_PIO_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8369_4006800137261647632.dir/0004_PIO_0_gen//nios2_sopc_PIO_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085887905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PIO_0: Done RTL generation for module 'nios2_sopc_PIO_0' " "PIO_0: Done RTL generation for module 'nios2_sopc_PIO_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085888001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PIO_0: \"nios2_sopc\" instantiated altera_avalon_pio \"PIO_0\" " "PIO_0: \"nios2_sopc\" instantiated altera_avalon_pio \"PIO_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085888002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PI_KNN_CLASSE_PREVISTA: Starting RTL generation for module 'nios2_sopc_PI_KNN_CLASSE_PREVISTA' " "PI_KNN_CLASSE_PREVISTA: Starting RTL generation for module 'nios2_sopc_PI_KNN_CLASSE_PREVISTA'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085888005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PI_KNN_CLASSE_PREVISTA:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_sopc_PI_KNN_CLASSE_PREVISTA --dir=/tmp/alt8369_4006800137261647632.dir/0005_PI_KNN_CLASSE_PREVISTA_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8369_4006800137261647632.dir/0005_PI_KNN_CLASSE_PREVISTA_gen//nios2_sopc_PI_KNN_CLASSE_PREVISTA_component_configuration.pl  --do_build_sim=0  \] " "PI_KNN_CLASSE_PREVISTA:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_sopc_PI_KNN_CLASSE_PREVISTA --dir=/tmp/alt8369_4006800137261647632.dir/0005_PI_KNN_CLASSE_PREVISTA_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8369_4006800137261647632.dir/0005_PI_KNN_CLASSE_PREVISTA_gen//nios2_sopc_PI_KNN_CLASSE_PREVISTA_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085888005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PI_KNN_CLASSE_PREVISTA: Done RTL generation for module 'nios2_sopc_PI_KNN_CLASSE_PREVISTA' " "PI_KNN_CLASSE_PREVISTA: Done RTL generation for module 'nios2_sopc_PI_KNN_CLASSE_PREVISTA'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085888098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PI_KNN_CLASSE_PREVISTA: \"nios2_sopc\" instantiated altera_avalon_pio \"PI_KNN_CLASSE_PREVISTA\" " "PI_KNN_CLASSE_PREVISTA: \"nios2_sopc\" instantiated altera_avalon_pio \"PI_KNN_CLASSE_PREVISTA\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085888099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PI_KNN_CLASSE_PREVISTA_PRONTO: Starting RTL generation for module 'nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO' " "PI_KNN_CLASSE_PREVISTA_PRONTO: Starting RTL generation for module 'nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085888101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PI_KNN_CLASSE_PREVISTA_PRONTO:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO --dir=/tmp/alt8369_4006800137261647632.dir/0006_PI_KNN_CLASSE_PREVISTA_PRONTO_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8369_4006800137261647632.dir/0006_PI_KNN_CLASSE_PREVISTA_PRONTO_gen//nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO_component_configuration.pl  --do_build_sim=0  \] " "PI_KNN_CLASSE_PREVISTA_PRONTO:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO --dir=/tmp/alt8369_4006800137261647632.dir/0006_PI_KNN_CLASSE_PREVISTA_PRONTO_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8369_4006800137261647632.dir/0006_PI_KNN_CLASSE_PREVISTA_PRONTO_gen//nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085888102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PI_KNN_CLASSE_PREVISTA_PRONTO: Done RTL generation for module 'nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO' " "PI_KNN_CLASSE_PREVISTA_PRONTO: Done RTL generation for module 'nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085888192 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PI_KNN_CLASSE_PREVISTA_PRONTO: \"nios2_sopc\" instantiated altera_avalon_pio \"PI_KNN_CLASSE_PREVISTA_PRONTO\" " "PI_KNN_CLASSE_PREVISTA_PRONTO: \"nios2_sopc\" instantiated altera_avalon_pio \"PI_KNN_CLASSE_PREVISTA_PRONTO\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085888193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PO_KNN_DADOS: Starting RTL generation for module 'nios2_sopc_PO_KNN_DADOS' " "PO_KNN_DADOS: Starting RTL generation for module 'nios2_sopc_PO_KNN_DADOS'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085888195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PO_KNN_DADOS:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_sopc_PO_KNN_DADOS --dir=/tmp/alt8369_4006800137261647632.dir/0007_PO_KNN_DADOS_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8369_4006800137261647632.dir/0007_PO_KNN_DADOS_gen//nios2_sopc_PO_KNN_DADOS_component_configuration.pl  --do_build_sim=0  \] " "PO_KNN_DADOS:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_sopc_PO_KNN_DADOS --dir=/tmp/alt8369_4006800137261647632.dir/0007_PO_KNN_DADOS_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8369_4006800137261647632.dir/0007_PO_KNN_DADOS_gen//nios2_sopc_PO_KNN_DADOS_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085888195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PO_KNN_DADOS: Done RTL generation for module 'nios2_sopc_PO_KNN_DADOS' " "PO_KNN_DADOS: Done RTL generation for module 'nios2_sopc_PO_KNN_DADOS'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085888287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PO_KNN_DADOS: \"nios2_sopc\" instantiated altera_avalon_pio \"PO_KNN_DADOS\" " "PO_KNN_DADOS: \"nios2_sopc\" instantiated altera_avalon_pio \"PO_KNN_DADOS\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085888288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PO_KNN_DADOS_ATRIBUTO: Starting RTL generation for module 'nios2_sopc_PO_KNN_DADOS_ATRIBUTO' " "PO_KNN_DADOS_ATRIBUTO: Starting RTL generation for module 'nios2_sopc_PO_KNN_DADOS_ATRIBUTO'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085888289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PO_KNN_DADOS_ATRIBUTO:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_sopc_PO_KNN_DADOS_ATRIBUTO --dir=/tmp/alt8369_4006800137261647632.dir/0008_PO_KNN_DADOS_ATRIBUTO_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8369_4006800137261647632.dir/0008_PO_KNN_DADOS_ATRIBUTO_gen//nios2_sopc_PO_KNN_DADOS_ATRIBUTO_component_configuration.pl  --do_build_sim=0  \] " "PO_KNN_DADOS_ATRIBUTO:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_sopc_PO_KNN_DADOS_ATRIBUTO --dir=/tmp/alt8369_4006800137261647632.dir/0008_PO_KNN_DADOS_ATRIBUTO_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8369_4006800137261647632.dir/0008_PO_KNN_DADOS_ATRIBUTO_gen//nios2_sopc_PO_KNN_DADOS_ATRIBUTO_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085888289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PO_KNN_DADOS_ATRIBUTO: Done RTL generation for module 'nios2_sopc_PO_KNN_DADOS_ATRIBUTO' " "PO_KNN_DADOS_ATRIBUTO: Done RTL generation for module 'nios2_sopc_PO_KNN_DADOS_ATRIBUTO'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085888379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PO_KNN_DADOS_ATRIBUTO: \"nios2_sopc\" instantiated altera_avalon_pio \"PO_KNN_DADOS_ATRIBUTO\" " "PO_KNN_DADOS_ATRIBUTO: \"nios2_sopc\" instantiated altera_avalon_pio \"PO_KNN_DADOS_ATRIBUTO\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085888379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PO_KNN_DADOS_PRONTO: Starting RTL generation for module 'nios2_sopc_PO_KNN_DADOS_PRONTO' " "PO_KNN_DADOS_PRONTO: Starting RTL generation for module 'nios2_sopc_PO_KNN_DADOS_PRONTO'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085888381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PO_KNN_DADOS_PRONTO:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_sopc_PO_KNN_DADOS_PRONTO --dir=/tmp/alt8369_4006800137261647632.dir/0009_PO_KNN_DADOS_PRONTO_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8369_4006800137261647632.dir/0009_PO_KNN_DADOS_PRONTO_gen//nios2_sopc_PO_KNN_DADOS_PRONTO_component_configuration.pl  --do_build_sim=0  \] " "PO_KNN_DADOS_PRONTO:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_sopc_PO_KNN_DADOS_PRONTO --dir=/tmp/alt8369_4006800137261647632.dir/0009_PO_KNN_DADOS_PRONTO_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8369_4006800137261647632.dir/0009_PO_KNN_DADOS_PRONTO_gen//nios2_sopc_PO_KNN_DADOS_PRONTO_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085888381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PO_KNN_DADOS_PRONTO: Done RTL generation for module 'nios2_sopc_PO_KNN_DADOS_PRONTO' " "PO_KNN_DADOS_PRONTO: Done RTL generation for module 'nios2_sopc_PO_KNN_DADOS_PRONTO'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085888478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PO_KNN_DADOS_PRONTO: \"nios2_sopc\" instantiated altera_avalon_pio \"PO_KNN_DADOS_PRONTO\" " "PO_KNN_DADOS_PRONTO: \"nios2_sopc\" instantiated altera_avalon_pio \"PO_KNN_DADOS_PRONTO\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085888478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PO_KNN_K: Starting RTL generation for module 'nios2_sopc_PO_KNN_K' " "PO_KNN_K: Starting RTL generation for module 'nios2_sopc_PO_KNN_K'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085888481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PO_KNN_K:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_sopc_PO_KNN_K --dir=/tmp/alt8369_4006800137261647632.dir/0010_PO_KNN_K_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8369_4006800137261647632.dir/0010_PO_KNN_K_gen//nios2_sopc_PO_KNN_K_component_configuration.pl  --do_build_sim=0  \] " "PO_KNN_K:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_sopc_PO_KNN_K --dir=/tmp/alt8369_4006800137261647632.dir/0010_PO_KNN_K_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8369_4006800137261647632.dir/0010_PO_KNN_K_gen//nios2_sopc_PO_KNN_K_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085888481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PO_KNN_K: Done RTL generation for module 'nios2_sopc_PO_KNN_K' " "PO_KNN_K: Done RTL generation for module 'nios2_sopc_PO_KNN_K'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085888578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PO_KNN_K: \"nios2_sopc\" instantiated altera_avalon_pio \"PO_KNN_K\" " "PO_KNN_K: \"nios2_sopc\" instantiated altera_avalon_pio \"PO_KNN_K\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085888579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RS232_0: Starting Generation of RS232 UART " "RS232_0: Starting Generation of RS232 UART" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085888581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RS232_0: \"nios2_sopc\" instantiated altera_up_avalon_rs232 \"RS232_0\" " "RS232_0: \"nios2_sopc\" instantiated altera_up_avalon_rs232 \"RS232_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085888609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_0: Starting RTL generation for module 'nios2_sopc_SDRAM_0' " "SDRAM_0: Starting RTL generation for module 'nios2_sopc_SDRAM_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085888611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_0:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios2_sopc_SDRAM_0 --dir=/tmp/alt8369_4006800137261647632.dir/0012_SDRAM_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8369_4006800137261647632.dir/0012_SDRAM_0_gen//nios2_sopc_SDRAM_0_component_configuration.pl  --do_build_sim=0  \] " "SDRAM_0:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios2_sopc_SDRAM_0 --dir=/tmp/alt8369_4006800137261647632.dir/0012_SDRAM_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8369_4006800137261647632.dir/0012_SDRAM_0_gen//nios2_sopc_SDRAM_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085888611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_0: Done RTL generation for module 'nios2_sopc_SDRAM_0' " "SDRAM_0: Done RTL generation for module 'nios2_sopc_SDRAM_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085888876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_0: \"nios2_sopc\" instantiated altera_avalon_new_sdram_controller \"SDRAM_0\" " "SDRAM_0: \"nios2_sopc\" instantiated altera_avalon_new_sdram_controller \"SDRAM_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085888877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER_0: Starting RTL generation for module 'nios2_sopc_TIMER_0' " "TIMER_0: Starting RTL generation for module 'nios2_sopc_TIMER_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085888879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER_0:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios2_sopc_TIMER_0 --dir=/tmp/alt8369_4006800137261647632.dir/0013_TIMER_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8369_4006800137261647632.dir/0013_TIMER_0_gen//nios2_sopc_TIMER_0_component_configuration.pl  --do_build_sim=0  \] " "TIMER_0:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios2_sopc_TIMER_0 --dir=/tmp/alt8369_4006800137261647632.dir/0013_TIMER_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8369_4006800137261647632.dir/0013_TIMER_0_gen//nios2_sopc_TIMER_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085888879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER_0: Done RTL generation for module 'nios2_sopc_TIMER_0' " "TIMER_0: Done RTL generation for module 'nios2_sopc_TIMER_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085889021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER_0: \"nios2_sopc\" instantiated altera_avalon_timer \"TIMER_0\" " "TIMER_0: \"nios2_sopc\" instantiated altera_avalon_timer \"TIMER_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085889023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "USB_0: Starting Generation of USB Controller " "USB_0: Starting Generation of USB Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085889023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "USB_0: \"nios2_sopc\" instantiated altera_up_avalon_usb \"USB_0\" " "USB_0: \"nios2_sopc\" instantiated altera_up_avalon_usb \"USB_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085889966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_0: Starting Generation of VGA Controller " "VGA_0: Starting Generation of VGA Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085889967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_0: \"nios2_sopc\" instantiated altera_up_avalon_video_vga_controller \"VGA_0\" " "VGA_0: \"nios2_sopc\" instantiated altera_up_avalon_video_vga_controller \"VGA_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085889985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_BUFFER_0: Starting Generation of Character Buffer " "VGA_BUFFER_0: Starting Generation of Character Buffer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085889985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_BUFFER_0: \"nios2_sopc\" instantiated altera_up_avalon_video_character_buffer_with_dma \"VGA_BUFFER_0\" " "VGA_BUFFER_0: \"nios2_sopc\" instantiated altera_up_avalon_video_character_buffer_with_dma \"VGA_BUFFER_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085890010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_PLL_0: \"nios2_sopc\" instantiated altpll \"VGA_PLL_0\" " "VGA_PLL_0: \"nios2_sopc\" instantiated altpll \"VGA_PLL_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085890983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_dual_clock_buffer_0: Starting Generation of the Dual Clock Buffer " "Video_dual_clock_buffer_0: Starting Generation of the Dual Clock Buffer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085890984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_dual_clock_buffer_0: \"nios2_sopc\" instantiated altera_up_avalon_video_dual_clock_buffer \"video_dual_clock_buffer_0\" " "Video_dual_clock_buffer_0: \"nios2_sopc\" instantiated altera_up_avalon_video_dual_clock_buffer \"video_dual_clock_buffer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085890994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085892322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085892370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085892419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085892483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085892526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085892572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085892619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085892660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085892712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085892755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085892806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085892845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085892898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085892943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085893002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085893041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085893094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085893133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085893179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085893221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_020: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_020: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085893295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_021: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_021: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085893336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nios2_sopc\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nios2_sopc\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085894697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nios2_sopc\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nios2_sopc\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085894702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios2_sopc\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios2_sopc\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085894704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'nios2_sopc_NIOS2_0_cpu' " "Cpu: Starting RTL generation for module 'nios2_sopc_NIOS2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085894723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios2_sopc_NIOS2_0_cpu --dir=/tmp/alt8369_4006800137261647632.dir/0023_cpu_gen/ --quartus_bindir=/opt/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt8369_4006800137261647632.dir/0023_cpu_gen//nios2_sopc_NIOS2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios2_sopc_NIOS2_0_cpu --dir=/tmp/alt8369_4006800137261647632.dir/0023_cpu_gen/ --quartus_bindir=/opt/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt8369_4006800137261647632.dir/0023_cpu_gen//nios2_sopc_NIOS2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085894723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.04.16 22:11:35 (*) Starting Nios II generation " "Cpu: # 2020.04.16 22:11:35 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085902900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.04.16 22:11:35 (*)   Checking for plaintext license. " "Cpu: # 2020.04.16 22:11:35 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085902901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.04.16 22:11:35 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/18.1/quartus/linux64/ " "Cpu: # 2020.04.16 22:11:35 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085902901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.04.16 22:11:35 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2020.04.16 22:11:35 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085902901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.04.16 22:11:35 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2020.04.16 22:11:35 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085902901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.04.16 22:11:35 (*)   Plaintext license not found. " "Cpu: # 2020.04.16 22:11:35 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085902902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.04.16 22:11:35 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2020.04.16 22:11:35 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085902902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.04.16 22:11:36 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/18.1/quartus/linux64/ " "Cpu: # 2020.04.16 22:11:36 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085902902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.04.16 22:11:36 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2020.04.16 22:11:36 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085902902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.04.16 22:11:36 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2020.04.16 22:11:36 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085902902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.04.16 22:11:36 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2020.04.16 22:11:36 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085902902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.04.16 22:11:36 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.04.16 22:11:36 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085902903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.04.16 22:11:36 (*)   Creating all objects for CPU " "Cpu: # 2020.04.16 22:11:36 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085902903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.04.16 22:11:36 (*)     Testbench " "Cpu: # 2020.04.16 22:11:36 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085902903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.04.16 22:11:36 (*)     Instruction decoding " "Cpu: # 2020.04.16 22:11:36 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085902903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.04.16 22:11:36 (*)       Instruction fields " "Cpu: # 2020.04.16 22:11:36 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085902904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.04.16 22:11:36 (*)       Instruction decodes " "Cpu: # 2020.04.16 22:11:36 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085902904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.04.16 22:11:37 (*)       Signals for RTL simulation waveforms " "Cpu: # 2020.04.16 22:11:37 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085902904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.04.16 22:11:37 (*)       Instruction controls " "Cpu: # 2020.04.16 22:11:37 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085902904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.04.16 22:11:37 (*)     Pipeline frontend " "Cpu: # 2020.04.16 22:11:37 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085902905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.04.16 22:11:37 (*)       Micro-ITLB " "Cpu: # 2020.04.16 22:11:37 (*)       Micro-ITLB" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085902905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.04.16 22:11:37 (*)     Pipeline backend " "Cpu: # 2020.04.16 22:11:37 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085902908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.04.16 22:11:38 (*)       Micro-DTLB " "Cpu: # 2020.04.16 22:11:38 (*)       Micro-DTLB" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085902909 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.04.16 22:11:38 (*)     TLB " "Cpu: # 2020.04.16 22:11:38 (*)     TLB" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085902909 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.04.16 22:11:40 (*)   Generating RTL from CPU objects " "Cpu: # 2020.04.16 22:11:40 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085902909 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.04.16 22:11:41 (*)   Creating encrypted RTL " "Cpu: # 2020.04.16 22:11:41 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085902909 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.04.16 22:11:42 (*) Done Nios II generation " "Cpu: # 2020.04.16 22:11:42 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085902909 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'nios2_sopc_NIOS2_0_cpu' " "Cpu: Done RTL generation for module 'nios2_sopc_NIOS2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085902909 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"NIOS2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"NIOS2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085902917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"NIOS2_0_data_master_translator\" " "NIOS2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"NIOS2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085902919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_BUFFER_0_avalon_char_buffer_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"VGA_BUFFER_0_avalon_char_buffer_slave_translator\" " "VGA_BUFFER_0_avalon_char_buffer_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"VGA_BUFFER_0_avalon_char_buffer_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085902920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"NIOS2_0_data_master_agent\" " "NIOS2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"NIOS2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085902921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_BUFFER_0_avalon_char_buffer_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"VGA_BUFFER_0_avalon_char_buffer_slave_agent\" " "VGA_BUFFER_0_avalon_char_buffer_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"VGA_BUFFER_0_avalon_char_buffer_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085902923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_BUFFER_0_avalon_char_buffer_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"VGA_BUFFER_0_avalon_char_buffer_slave_agent_rsp_fifo\" " "VGA_BUFFER_0_avalon_char_buffer_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"VGA_BUFFER_0_avalon_char_buffer_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085902924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085902937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085902945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085902956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085902980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085902998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_022: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_022\" " "Router_022: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_022\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085903009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"NIOS2_0_data_master_limiter\" " "NIOS2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"NIOS2_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085903017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085903019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_BUFFER_0_avalon_char_buffer_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"VGA_BUFFER_0_avalon_char_buffer_slave_burst_adapter\" " "VGA_BUFFER_0_avalon_char_buffer_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"VGA_BUFFER_0_avalon_char_buffer_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085903028 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085903029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085903040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085903044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085903075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\" " "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085903102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085903102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085903114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085903123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\" " "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085903130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085903146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085903147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085903157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085903159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_BUFFER_0_avalon_char_buffer_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"VGA_BUFFER_0_avalon_char_buffer_slave_rsp_width_adapter\" " "VGA_BUFFER_0_avalon_char_buffer_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"VGA_BUFFER_0_avalon_char_buffer_slave_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085903160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085903160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085903161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085903172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085903172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085903215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085903249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085903252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085903258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_sopc: Done \"nios2_sopc\" with 51 modules, 91 files " "Nios2_sopc: Done \"nios2_sopc\" with 51 modules, 91 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085903259 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios2_sopc.qsys " "Finished elaborating Platform Designer system entity \"nios2_sopc.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085905764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "KNN_NIOS2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file KNN_NIOS2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KNN_NIOS2 " "Found entity 1: KNN_NIOS2" {  } { { "KNN_NIOS2.bdf" "" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/KNN_NIOS2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc " "Found entity 1: nios2_sopc" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_irq_mapper " "Found entity 1: nios2_sopc_irq_mapper" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_irq_mapper.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0 " "Found entity 1: nios2_sopc_mm_interconnect_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: nios2_sopc_mm_interconnect_0_avalon_st_adapter_001" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios2_sopc_mm_interconnect_0_avalon_st_adapter" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios2_sopc_mm_interconnect_0_rsp_mux_001" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906092 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_rsp_mux " "Found entity 1: nios2_sopc_mm_interconnect_0_rsp_mux" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_rsp_demux_003 " "Found entity 1: nios2_sopc_mm_interconnect_0_rsp_demux_003" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_003.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: nios2_sopc_mm_interconnect_0_rsp_demux_001" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_rsp_demux " "Found entity 1: nios2_sopc_mm_interconnect_0_rsp_demux" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_cmd_mux_003 " "Found entity 1: nios2_sopc_mm_interconnect_0_cmd_mux_003" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_cmd_mux " "Found entity 1: nios2_sopc_mm_interconnect_0_cmd_mux" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios2_sopc_mm_interconnect_0_cmd_demux_001" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_cmd_demux " "Found entity 1: nios2_sopc_mm_interconnect_0_cmd_demux" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906103 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906103 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906103 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906103 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906103 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587085906108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906109 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587085906110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906115 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906117 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_sopc_mm_interconnect_0_router_022.sv(48) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router_022.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_022.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_022.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587085906117 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_sopc_mm_interconnect_0_router_022.sv(49) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router_022.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_022.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_022.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587085906117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_022.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_022.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_router_022_default_decode " "Found entity 1: nios2_sopc_mm_interconnect_0_router_022_default_decode" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_022.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_022.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906118 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sopc_mm_interconnect_0_router_022 " "Found entity 2: nios2_sopc_mm_interconnect_0_router_022" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_022.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_022.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_sopc_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587085906118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_sopc_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587085906119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_router_005_default_decode " "Found entity 1: nios2_sopc_mm_interconnect_0_router_005_default_decode" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906119 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sopc_mm_interconnect_0_router_005 " "Found entity 2: nios2_sopc_mm_interconnect_0_router_005" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906119 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_sopc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587085906119 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_sopc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587085906120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios2_sopc_mm_interconnect_0_router_003_default_decode" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906120 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sopc_mm_interconnect_0_router_003 " "Found entity 2: nios2_sopc_mm_interconnect_0_router_003" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906120 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_sopc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587085906121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_sopc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587085906121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios2_sopc_mm_interconnect_0_router_002_default_decode" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906121 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sopc_mm_interconnect_0_router_002 " "Found entity 2: nios2_sopc_mm_interconnect_0_router_002" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_sopc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587085906122 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_sopc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587085906122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios2_sopc_mm_interconnect_0_router_001_default_decode" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906122 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sopc_mm_interconnect_0_router_001 " "Found entity 2: nios2_sopc_mm_interconnect_0_router_001" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906122 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_sopc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587085906123 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_sopc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios2_sopc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587085906123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_mm_interconnect_0_router_default_decode " "Found entity 1: nios2_sopc_mm_interconnect_0_router_default_decode" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906124 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sopc_mm_interconnect_0_router " "Found entity 2: nios2_sopc_mm_interconnect_0_router" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_video_dual_clock_buffer_0 " "Found entity 1: nios2_sopc_video_dual_clock_buffer_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v 4 4 " "Found 4 design units, including 4 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_VGA_PLL_0_dffpipe_l2c " "Found entity 1: nios2_sopc_VGA_PLL_0_dffpipe_l2c" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906132 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sopc_VGA_PLL_0_stdsync_sv6 " "Found entity 2: nios2_sopc_VGA_PLL_0_stdsync_sv6" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906132 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_sopc_VGA_PLL_0_altpll_m342 " "Found entity 3: nios2_sopc_VGA_PLL_0_altpll_m342" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906132 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_sopc_VGA_PLL_0 " "Found entity 4: nios2_sopc_VGA_PLL_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_128_character_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_128_character_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_128_character_rom " "Found entity 1: altera_up_video_128_character_rom" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_128_character_rom.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_fb_color_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_fb_color_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_fb_color_rom " "Found entity 1: altera_up_video_fb_color_rom" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_fb_color_rom.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_fb_color_rom.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_VGA_BUFFER_0 " "Found entity 1: nios2_sopc_VGA_BUFFER_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_VGA_0 " "Found entity 1: nios2_sopc_VGA_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_USB_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_USB_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_USB_0 " "Found entity 1: nios2_sopc_USB_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_USB_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_USB_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_TIMER_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_TIMER_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_TIMER_0 " "Found entity 1: nios2_sopc_TIMER_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_TIMER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_TIMER_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_SDRAM_0_input_efifo_module " "Found entity 1: nios2_sopc_SDRAM_0_input_efifo_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906140 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sopc_SDRAM_0 " "Found entity 2: nios2_sopc_SDRAM_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_counters " "Found entity 1: altera_up_rs232_counters" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_in_deserializer " "Found entity 1: altera_up_rs232_in_deserializer" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_out_serializer " "Found entity 1: altera_up_rs232_out_serializer" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_out_serializer.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_RS232_0 " "Found entity 1: nios2_sopc_RS232_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_K.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_K.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_PO_KNN_K " "Found entity 1: nios2_sopc_PO_KNN_K" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_K.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_K.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_PRONTO.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_PRONTO.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_PO_KNN_DADOS_PRONTO " "Found entity 1: nios2_sopc_PO_KNN_DADOS_PRONTO" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_PRONTO.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_PRONTO.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_ATRIBUTO.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_ATRIBUTO.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_PO_KNN_DADOS_ATRIBUTO " "Found entity 1: nios2_sopc_PO_KNN_DADOS_ATRIBUTO" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_ATRIBUTO.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_ATRIBUTO.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_PO_KNN_DADOS " "Found entity 1: nios2_sopc_PO_KNN_DADOS" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO " "Found entity 1: nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_PI_KNN_CLASSE_PREVISTA " "Found entity 1: nios2_sopc_PI_KNN_CLASSE_PREVISTA" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PIO_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PIO_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_PIO_0 " "Found entity 1: nios2_sopc_PIO_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PIO_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PIO_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_NIOS2_0 " "Found entity 1: nios2_sopc_NIOS2_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085906150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085906150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v 28 28 " "Found 28 design units, including 28 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_NIOS2_0_cpu_ic_data_module " "Found entity 1: nios2_sopc_NIOS2_0_cpu_ic_data_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085907128 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sopc_NIOS2_0_cpu_ic_tag_module " "Found entity 2: nios2_sopc_NIOS2_0_cpu_ic_tag_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085907128 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_sopc_NIOS2_0_cpu_bht_module " "Found entity 3: nios2_sopc_NIOS2_0_cpu_bht_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085907128 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_sopc_NIOS2_0_cpu_register_bank_a_module " "Found entity 4: nios2_sopc_NIOS2_0_cpu_register_bank_a_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085907128 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_sopc_NIOS2_0_cpu_register_bank_b_module " "Found entity 5: nios2_sopc_NIOS2_0_cpu_register_bank_b_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085907128 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios2_sopc_NIOS2_0_cpu_dc_tag_module " "Found entity 6: nios2_sopc_NIOS2_0_cpu_dc_tag_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085907128 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios2_sopc_NIOS2_0_cpu_dc_data_module " "Found entity 7: nios2_sopc_NIOS2_0_cpu_dc_data_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085907128 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios2_sopc_NIOS2_0_cpu_dc_victim_module " "Found entity 8: nios2_sopc_NIOS2_0_cpu_dc_victim_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085907128 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios2_sopc_NIOS2_0_cpu_tlb_module " "Found entity 9: nios2_sopc_NIOS2_0_cpu_tlb_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085907128 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios2_sopc_NIOS2_0_cpu_nios2_oci_debug " "Found entity 10: nios2_sopc_NIOS2_0_cpu_nios2_oci_debug" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085907128 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios2_sopc_NIOS2_0_cpu_nios2_oci_break " "Found entity 11: nios2_sopc_NIOS2_0_cpu_nios2_oci_break" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085907128 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk " "Found entity 12: nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1066 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085907128 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk " "Found entity 13: nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085907128 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace " "Found entity 14: nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085907128 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios2_sopc_NIOS2_0_cpu_nios2_oci_td_mode " "Found entity 15: nios2_sopc_NIOS2_0_cpu_nios2_oci_td_mode" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1703 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085907128 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios2_sopc_NIOS2_0_cpu_nios2_oci_dtrace " "Found entity 16: nios2_sopc_NIOS2_0_cpu_nios2_oci_dtrace" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1771 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085907128 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios2_sopc_NIOS2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 17: nios2_sopc_NIOS2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1853 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085907128 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 18: nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1925 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085907128 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 19: nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1968 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085907128 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo " "Found entity 20: nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2015 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085907128 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios2_sopc_NIOS2_0_cpu_nios2_oci_pib " "Found entity 21: nios2_sopc_NIOS2_0_cpu_nios2_oci_pib" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2501 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085907128 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios2_sopc_NIOS2_0_cpu_nios2_oci_im " "Found entity 22: nios2_sopc_NIOS2_0_cpu_nios2_oci_im" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085907128 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios2_sopc_NIOS2_0_cpu_nios2_performance_monitors " "Found entity 23: nios2_sopc_NIOS2_0_cpu_nios2_performance_monitors" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2594 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085907128 ""} { "Info" "ISGN_ENTITY_NAME" "24 nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg " "Found entity 24: nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2611 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085907128 ""} { "Info" "ISGN_ENTITY_NAME" "25 nios2_sopc_NIOS2_0_cpu_ociram_sp_ram_module " "Found entity 25: nios2_sopc_NIOS2_0_cpu_ociram_sp_ram_module" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085907128 ""} { "Info" "ISGN_ENTITY_NAME" "26 nios2_sopc_NIOS2_0_cpu_nios2_ocimem " "Found entity 26: nios2_sopc_NIOS2_0_cpu_nios2_ocimem" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085907128 ""} { "Info" "ISGN_ENTITY_NAME" "27 nios2_sopc_NIOS2_0_cpu_nios2_oci " "Found entity 27: nios2_sopc_NIOS2_0_cpu_nios2_oci" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2950 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085907128 ""} { "Info" "ISGN_ENTITY_NAME" "28 nios2_sopc_NIOS2_0_cpu " "Found entity 28: nios2_sopc_NIOS2_0_cpu" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3501 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085907128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper " "Found entity 1: nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085907130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk " "Found entity 1: nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085907131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_NIOS2_0_cpu_debug_slave_tck " "Found entity 1: nios2_sopc_NIOS2_0_cpu_debug_slave_tck" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_tck.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085907132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_NIOS2_0_cpu_mult_cell " "Found entity 1: nios2_sopc_NIOS2_0_cpu_mult_cell" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_mult_cell.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085907133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_NIOS2_0_cpu_test_bench " "Found entity 1: nios2_sopc_NIOS2_0_cpu_test_bench" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_test_bench.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085907135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_MMU_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_MMU_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_MMU_0 " "Found entity 1: nios2_sopc_MMU_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_MMU_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_MMU_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085907136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v 5 5 " "Found 5 design units, including 5 entities, in source file NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sopc_JTAG_0_sim_scfifo_w " "Found entity 1: nios2_sopc_JTAG_0_sim_scfifo_w" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085907138 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sopc_JTAG_0_scfifo_w " "Found entity 2: nios2_sopc_JTAG_0_scfifo_w" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085907138 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_sopc_JTAG_0_sim_scfifo_r " "Found entity 3: nios2_sopc_JTAG_0_sim_scfifo_r" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085907138 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_sopc_JTAG_0_scfifo_r " "Found entity 4: nios2_sopc_JTAG_0_scfifo_r" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085907138 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_sopc_JTAG_0 " "Found entity 5: nios2_sopc_JTAG_0" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085907138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "knn/berbert_knn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file knn/berbert_knn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 knn-knn_a " "Found design unit 1: knn-knn_a" {  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085907537 ""} { "Info" "ISGN_ENTITY_NAME" "1 knn " "Found entity 1: knn" {  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085907537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_PLL/nios2_pll0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_PLL/nios2_pll0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_pll0 " "Found entity 1: nios2_pll0" {  } { { "NIOS2_PLL/nios2_pll0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_PLL/nios2_pll0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085907538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907538 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/nios2_sopc.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/nios2_sopc.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/nios2_sopc.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/nios2_sopc.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907539 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_avalon_sc_fifo.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907539 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_avalon_st_clock_crosser.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_avalon_st_clock_crosser.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_avalon_st_clock_crosser.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_avalon_st_clock_crosser.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907540 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_avalon_st_handshake_clock_crosser.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_avalon_st_handshake_clock_crosser.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_avalon_st_handshake_clock_crosser.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_avalon_st_handshake_clock_crosser.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907540 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_avalon_st_pipeline_base.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907540 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_avalon_st_pipeline_stage.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_avalon_st_pipeline_stage.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_avalon_st_pipeline_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907541 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_default_burst_converter.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_default_burst_converter.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_default_burst_converter.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_default_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_default_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_default_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907541 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_incr_burst_converter.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_incr_burst_converter.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_incr_burst_converter.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_incr_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_incr_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_incr_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907541 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_merlin_address_alignment.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_address_alignment.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_merlin_address_alignment.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_address_alignment.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_merlin_address_alignment.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907542 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_merlin_arbitrator.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907542 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907542 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter_13_1.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter_13_1.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter_13_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter_13_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907543 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter_new.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter_new.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter_new.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter_new.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907543 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter_uncmpr.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter_uncmpr.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter_uncmpr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_merlin_burst_adapter_uncmpr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907544 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_merlin_burst_uncompressor.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907544 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_merlin_master_agent.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_agent.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907544 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_merlin_master_translator.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_translator.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907545 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_merlin_reorder_memory.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_merlin_reorder_memory.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_merlin_reorder_memory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907545 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_merlin_slave_agent.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907546 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_merlin_slave_translator.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907546 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_merlin_traffic_limiter.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_merlin_traffic_limiter.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_merlin_traffic_limiter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_merlin_traffic_limiter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907546 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_merlin_width_adapter.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_merlin_width_adapter.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_merlin_width_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_merlin_width_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907547 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_reset_controller.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_controller.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907547 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_reset_synchronizer.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_synchronizer.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907548 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_std_synchronizer_nocut.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_std_synchronizer_nocut.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_std_synchronizer_nocut.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_std_synchronizer_nocut.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_std_synchronizer_nocut.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_std_synchronizer_nocut.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907548 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_up_avalon_video_vga_timing.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_avalon_video_vga_timing.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_up_avalon_video_vga_timing.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_avalon_video_vga_timing.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_up_avalon_video_vga_timing.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_up_avalon_video_vga_timing.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907548 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_up_rs232_counters.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_counters.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_up_rs232_counters.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_counters.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_up_rs232_counters.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_up_rs232_counters.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907548 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_up_rs232_in_deserializer.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_in_deserializer.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_up_rs232_in_deserializer.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_in_deserializer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_up_rs232_in_deserializer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_up_rs232_in_deserializer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907549 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_up_rs232_out_serializer.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_out_serializer.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_up_rs232_out_serializer.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_out_serializer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_up_rs232_out_serializer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_up_rs232_out_serializer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907549 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_up_sync_fifo.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_sync_fifo.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_up_sync_fifo.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_sync_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_up_sync_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_up_sync_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907549 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_up_video_128_character_rom.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_128_character_rom.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_up_video_128_character_rom.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_128_character_rom.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_up_video_128_character_rom.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_up_video_128_character_rom.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907550 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_up_video_fb_color_rom.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_fb_color_rom.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_up_video_fb_color_rom.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_fb_color_rom.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_up_video_fb_color_rom.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_up_video_fb_color_rom.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907550 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_wrap_burst_converter.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_wrap_burst_converter.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/altera_wrap_burst_converter.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_wrap_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/altera_wrap_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/altera_wrap_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907550 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_JTAG_0.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_JTAG_0.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_JTAG_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_JTAG_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907551 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_MMU_0.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_MMU_0.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_MMU_0.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_MMU_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_MMU_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_MMU_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907551 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907551 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907605 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907605 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_tck.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_tck.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907605 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907606 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_mult_cell.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_mult_cell.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_mult_cell.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_mult_cell.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_mult_cell.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_mult_cell.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907606 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_test_bench.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_test_bench.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_test_bench.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_NIOS2_0_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907606 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_PIO_0.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PIO_0.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_PIO_0.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PIO_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_PIO_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_PIO_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907607 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907607 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907607 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_PO_KNN_DADOS.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_PO_KNN_DADOS.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_PO_KNN_DADOS.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_PO_KNN_DADOS.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907608 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_PO_KNN_DADOS_ATRIBUTO.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_ATRIBUTO.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_PO_KNN_DADOS_ATRIBUTO.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_ATRIBUTO.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_PO_KNN_DADOS_ATRIBUTO.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_PO_KNN_DADOS_ATRIBUTO.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907608 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_PO_KNN_DADOS_PRONTO.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_PRONTO.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_PO_KNN_DADOS_PRONTO.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_DADOS_PRONTO.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_PO_KNN_DADOS_PRONTO.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_PO_KNN_DADOS_PRONTO.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907608 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_PO_KNN_K.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_K.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_PO_KNN_K.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PO_KNN_K.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_PO_KNN_K.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_PO_KNN_K.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907609 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_RS232_0.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_RS232_0.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_RS232_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_RS232_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907609 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_SDRAM_0.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_SDRAM_0.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_SDRAM_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_SDRAM_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907609 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_TIMER_0.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_TIMER_0.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_TIMER_0.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_TIMER_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_TIMER_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_TIMER_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907610 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_USB_0.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_USB_0.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_USB_0.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_USB_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_USB_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_USB_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907610 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_VGA_0.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_0.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_VGA_0.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_VGA_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_VGA_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907610 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_VGA_BUFFER_0.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_VGA_BUFFER_0.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_VGA_BUFFER_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_VGA_BUFFER_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907610 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_VGA_PLL_0.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_VGA_PLL_0.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_VGA_PLL_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_VGA_PLL_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907611 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_irq_mapper.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_irq_mapper.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_irq_mapper.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907611 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907615 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907615 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907615 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907615 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907616 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_demux.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907616 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_demux_001.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux_001.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907616 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_mux.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907617 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907617 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907617 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_001.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907618 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_002.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907618 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_003.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_003.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907618 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_005.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_005.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_005.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907619 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_022.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_022.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_022.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_022.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_022.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_router_022.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907619 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_demux.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907619 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_001.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_001.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_001.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907620 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_003.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_003.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_003.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_demux_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907620 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_mux.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907620 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_mux_001.sv /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux_001.sv " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907621 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_video_dual_clock_buffer_0.v /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v " "File \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/nios2_sopc/submodules/nios2_sopc_video_dual_clock_buffer_0.v\" is a duplicate of already analyzed file \"/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587085907621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_sopc/submodules/nios2_sopc_video_dual_clock_buffer_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_sopc/submodules/nios2_sopc_video_dual_clock_buffer_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907621 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_sopc_SDRAM_0.v(318) " "Verilog HDL or VHDL warning at nios2_sopc_SDRAM_0.v(318): conditional expression evaluates to a constant" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1587085907667 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_sopc_SDRAM_0.v(328) " "Verilog HDL or VHDL warning at nios2_sopc_SDRAM_0.v(328): conditional expression evaluates to a constant" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1587085907668 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_sopc_SDRAM_0.v(338) " "Verilog HDL or VHDL warning at nios2_sopc_SDRAM_0.v(338): conditional expression evaluates to a constant" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1587085907668 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_sopc_SDRAM_0.v(682) " "Verilog HDL or VHDL warning at nios2_sopc_SDRAM_0.v(682): conditional expression evaluates to a constant" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1587085907669 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "KNN_NIOS2 " "Elaborating entity \"KNN_NIOS2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1587085907802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_pll0 nios2_pll0:pll0 " "Elaborating entity \"nios2_pll0\" for hierarchy \"nios2_pll0:pll0\"" {  } { { "KNN_NIOS2.bdf" "pll0" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/KNN_NIOS2.bdf" { { 496 -128 120 696 "pll0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085907821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll nios2_pll0:pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"nios2_pll0:pll0\|altpll:altpll_component\"" {  } { { "NIOS2_PLL/nios2_pll0.v" "altpll_component" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_PLL/nios2_pll0.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085907870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_pll0:pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"nios2_pll0:pll0\|altpll:altpll_component\"" {  } { { "NIOS2_PLL/nios2_pll0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_PLL/nios2_pll0.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085907882 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_pll0:pll0\|altpll:altpll_component " "Instantiated megafunction \"nios2_pll0:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3333 " "Parameter \"clk1_phase_shift\" = \"-3333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=nios2_pll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=nios2_pll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085907883 ""}  } { { "NIOS2_PLL/nios2_pll0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_PLL/nios2_pll0.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587085907883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/nios2_pll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/nios2_pll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_pll0_altpll " "Found entity 1: nios2_pll0_altpll" {  } { { "db/nios2_pll0_altpll.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/nios2_pll0_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085907932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085907932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_pll0_altpll nios2_pll0:pll0\|altpll:altpll_component\|nios2_pll0_altpll:auto_generated " "Elaborating entity \"nios2_pll0_altpll\" for hierarchy \"nios2_pll0:pll0\|altpll:altpll_component\|nios2_pll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085907935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc nios2_sopc:nios2 " "Elaborating entity \"nios2_sopc\" for hierarchy \"nios2_sopc:nios2\"" {  } { { "KNN_NIOS2.bdf" "nios2" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/KNN_NIOS2.bdf" { { 136 1104 1648 1208 "nios2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085907960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_JTAG_0 nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0 " "Elaborating entity \"nios2_sopc_JTAG_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "jtag_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085908013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_JTAG_0_scfifo_w nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w " "Elaborating entity \"nios2_sopc_JTAG_0_scfifo_w\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "the_nios2_sopc_JTAG_0_scfifo_w" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085908023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "wfifo" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085908201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085908205 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085908205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085908205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085908205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085908205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085908205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085908205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085908205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085908205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085908205 ""}  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587085908205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085908245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085908245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085908247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085908253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085908253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085908254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085908261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085908261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085908263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085908305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085908305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085908307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085908353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085908353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085908355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085908402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085908402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_w:the_nios2_sopc_JTAG_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085908404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_JTAG_0_scfifo_r nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_r:the_nios2_sopc_JTAG_0_scfifo_r " "Elaborating entity \"nios2_sopc_JTAG_0_scfifo_r\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|nios2_sopc_JTAG_0_scfifo_r:the_nios2_sopc_JTAG_0_scfifo_r\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "the_nios2_sopc_JTAG_0_scfifo_r" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085908415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "nios2_sopc_JTAG_0_alt_jtag_atlantic" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085908720 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085908739 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic " "Instantiated megafunction \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085908739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085908739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085908739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085908739 ""}  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587085908739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085908905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085909073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_MMU_0 nios2_sopc:nios2\|nios2_sopc_MMU_0:mmu_0 " "Elaborating entity \"nios2_sopc_MMU_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_MMU_0:mmu_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "mmu_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085909127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_sopc:nios2\|nios2_sopc_MMU_0:mmu_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_MMU_0:mmu_0\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_MMU_0.v" "the_altsyncram" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_MMU_0.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085909158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_sopc:nios2\|nios2_sopc_MMU_0:mmu_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_sopc:nios2\|nios2_sopc_MMU_0:mmu_0\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_MMU_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_MMU_0.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085909168 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_sopc:nios2\|nios2_sopc_MMU_0:mmu_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_sopc:nios2\|nios2_sopc_MMU_0:mmu_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085909168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085909168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085909168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085909168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2_sopc_MMU_0.hex " "Parameter \"init_file\" = \"nios2_sopc_MMU_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085909168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085909168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085909168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085909168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085909168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085909168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085909168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085909168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085909168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085909168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085909168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085909168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085909168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085909168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085909168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085909168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085909168 ""}  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_MMU_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_MMU_0.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587085909168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gv32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gv32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gv32 " "Found entity 1: altsyncram_gv32" {  } { { "db/altsyncram_gv32.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/altsyncram_gv32.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085909217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085909217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gv32 nios2_sopc:nios2\|nios2_sopc_MMU_0:mmu_0\|altsyncram:the_altsyncram\|altsyncram_gv32:auto_generated " "Elaborating entity \"altsyncram_gv32\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_MMU_0:mmu_0\|altsyncram:the_altsyncram\|altsyncram_gv32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085909218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0 nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0 " "Elaborating entity \"nios2_sopc_NIOS2_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "nios2_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085909282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0.v" "cpu" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085909344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_test_bench nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_test_bench:the_nios2_sopc_NIOS2_0_cpu_test_bench " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_test_bench\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_test_bench:the_nios2_sopc_NIOS2_0_cpu_test_bench\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_test_bench" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 6618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085910052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_ic_data_module nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_ic_data_module:nios2_sopc_NIOS2_0_cpu_ic_data " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_ic_data_module\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_ic_data_module:nios2_sopc_NIOS2_0_cpu_ic_data\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "nios2_sopc_NIOS2_0_cpu_ic_data" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 7622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085910120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_ic_data_module:nios2_sopc_NIOS2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_ic_data_module:nios2_sopc_NIOS2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_altsyncram" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085910130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085910185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085910185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_ic_data_module:nios2_sopc_NIOS2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_ic_data_module:nios2_sopc_NIOS2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085910187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_ic_tag_module nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_ic_tag_module:nios2_sopc_NIOS2_0_cpu_ic_tag " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_ic_tag_module\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_ic_tag_module:nios2_sopc_NIOS2_0_cpu_ic_tag\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "nios2_sopc_NIOS2_0_cpu_ic_tag" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 7688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085910258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_ic_tag_module:nios2_sopc_NIOS2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_ic_tag_module:nios2_sopc_NIOS2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_altsyncram" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085910268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bad1 " "Found entity 1: altsyncram_bad1" {  } { { "db/altsyncram_bad1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/altsyncram_bad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085910322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085910322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bad1 nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_ic_tag_module:nios2_sopc_NIOS2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated " "Elaborating entity \"altsyncram_bad1\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_ic_tag_module:nios2_sopc_NIOS2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085910324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_bht_module nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_bht_module:nios2_sopc_NIOS2_0_cpu_bht " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_bht_module\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_bht_module:nios2_sopc_NIOS2_0_cpu_bht\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "nios2_sopc_NIOS2_0_cpu_bht" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 8277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085910390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_bht_module:nios2_sopc_NIOS2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_bht_module:nios2_sopc_NIOS2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_altsyncram" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085910399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085910449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085910449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_bht_module:nios2_sopc_NIOS2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_bht_module:nios2_sopc_NIOS2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085910451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_register_bank_a_module nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_register_bank_a_module:nios2_sopc_NIOS2_0_cpu_register_bank_a " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_register_bank_a_module\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_register_bank_a_module:nios2_sopc_NIOS2_0_cpu_register_bank_a\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "nios2_sopc_NIOS2_0_cpu_register_bank_a" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 9347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085910508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_register_bank_a_module:nios2_sopc_NIOS2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_register_bank_a_module:nios2_sopc_NIOS2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_altsyncram" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085910518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085910574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085910574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_register_bank_a_module:nios2_sopc_NIOS2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_register_bank_a_module:nios2_sopc_NIOS2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085910575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_register_bank_b_module nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_register_bank_b_module:nios2_sopc_NIOS2_0_cpu_register_bank_b " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_register_bank_b_module\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_register_bank_b_module:nios2_sopc_NIOS2_0_cpu_register_bank_b\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "nios2_sopc_NIOS2_0_cpu_register_bank_b" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 9365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085910644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_mult_cell nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_mult_cell\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_mult_cell" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 9932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085910661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085910682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/altera_mult_add_vkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085910732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085910732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085910735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085910779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085910839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085910848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085910860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085910879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085910929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085910942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085910962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085910980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085910995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085911006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085911025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085911157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085911200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085911211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085911227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085911241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085911259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085911277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_dc_tag_module nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_tag_module:nios2_sopc_NIOS2_0_cpu_dc_tag " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_dc_tag_module\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_tag_module:nios2_sopc_NIOS2_0_cpu_dc_tag\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "nios2_sopc_NIOS2_0_cpu_dc_tag" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 10420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085912033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_tag_module:nios2_sopc_NIOS2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_tag_module:nios2_sopc_NIOS2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_altsyncram" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085912042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5jc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5jc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5jc1 " "Found entity 1: altsyncram_5jc1" {  } { { "db/altsyncram_5jc1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/altsyncram_5jc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085912096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085912096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5jc1 nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_tag_module:nios2_sopc_NIOS2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5jc1:auto_generated " "Elaborating entity \"altsyncram_5jc1\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_tag_module:nios2_sopc_NIOS2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5jc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085912098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_dc_data_module nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_data_module:nios2_sopc_NIOS2_0_cpu_dc_data " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_dc_data_module\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_data_module:nios2_sopc_NIOS2_0_cpu_dc_data\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "nios2_sopc_NIOS2_0_cpu_dc_data" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 10494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085912161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_data_module:nios2_sopc_NIOS2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_data_module:nios2_sopc_NIOS2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_altsyncram" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085912173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085912229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085912229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_data_module:nios2_sopc_NIOS2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_data_module:nios2_sopc_NIOS2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085912230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_dc_victim_module nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_victim_module:nios2_sopc_NIOS2_0_cpu_dc_victim " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_dc_victim_module\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_victim_module:nios2_sopc_NIOS2_0_cpu_dc_victim\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "nios2_sopc_NIOS2_0_cpu_dc_victim" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 10606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085912304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_victim_module:nios2_sopc_NIOS2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_victim_module:nios2_sopc_NIOS2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_altsyncram" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085912314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085912369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085912369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_victim_module:nios2_sopc_NIOS2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_dc_victim_module:nios2_sopc_NIOS2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085912370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_tlb_module nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_tlb_module:nios2_sopc_NIOS2_0_cpu_tlb " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_tlb_module\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_tlb_module:nios2_sopc_NIOS2_0_cpu_tlb\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "nios2_sopc_NIOS2_0_cpu_tlb" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085912439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_tlb_module:nios2_sopc_NIOS2_0_cpu_tlb\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_tlb_module:nios2_sopc_NIOS2_0_cpu_tlb\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_altsyncram" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085912450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4qc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4qc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4qc1 " "Found entity 1: altsyncram_4qc1" {  } { { "db/altsyncram_4qc1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/altsyncram_4qc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085912508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085912508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4qc1 nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_tlb_module:nios2_sopc_NIOS2_0_cpu_tlb\|altsyncram:the_altsyncram\|altsyncram_4qc1:auto_generated " "Elaborating entity \"altsyncram_4qc1\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_tlb_module:nios2_sopc_NIOS2_0_cpu_tlb\|altsyncram:the_altsyncram\|altsyncram_4qc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085912510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_oci nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_oci\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_oci" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085912588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_oci_debug nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_debug:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_debug " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_oci_debug\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_debug:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_debug\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_oci_debug" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085912661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_debug:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_debug:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085912674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_oci_break nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_break:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_break " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_oci_break\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_break:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_break\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_oci_break" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085912728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085912810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085912863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085912917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_oci_dtrace nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_dtrace:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_oci_dtrace\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_dtrace:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_dtrace\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_oci_dtrace" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085912970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_oci_td_mode nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_dtrace:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_dtrace\|nios2_sopc_NIOS2_0_cpu_nios2_oci_td_mode:nios2_sopc_NIOS2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_oci_td_mode\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_dtrace:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_dtrace\|nios2_sopc_NIOS2_0_cpu_nios2_oci_td_mode:nios2_sopc_NIOS2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "nios2_sopc_NIOS2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085913056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085913108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_oci_compute_input_tm_cnt nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo\|nios2_sopc_NIOS2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo\|nios2_sopc_NIOS2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085913186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_wrptr_inc nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo\|nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo\|nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085913236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_cnt_inc nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo\|nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo\|nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085913288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_oci_pib nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_pib:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_pib " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_oci_pib\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_pib:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_pib\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_oci_pib" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085913340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_oci_im nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_im:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_im " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_oci_im\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_im:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_im\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_oci_im" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085913390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085913443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_nios2_ocimem nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_ocimem:the_nios2_sopc_NIOS2_0_cpu_nios2_ocimem " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_nios2_ocimem\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_ocimem:the_nios2_sopc_NIOS2_0_cpu_nios2_ocimem\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_ocimem" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085913497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_ociram_sp_ram_module nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_ocimem:the_nios2_sopc_NIOS2_0_cpu_nios2_ocimem\|nios2_sopc_NIOS2_0_cpu_ociram_sp_ram_module:nios2_sopc_NIOS2_0_cpu_ociram_sp_ram " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_ociram_sp_ram_module\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_ocimem:the_nios2_sopc_NIOS2_0_cpu_nios2_ocimem\|nios2_sopc_NIOS2_0_cpu_ociram_sp_ram_module:nios2_sopc_NIOS2_0_cpu_ociram_sp_ram\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "nios2_sopc_NIOS2_0_cpu_ociram_sp_ram" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085913561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_ocimem:the_nios2_sopc_NIOS2_0_cpu_nios2_ocimem\|nios2_sopc_NIOS2_0_cpu_ociram_sp_ram_module:nios2_sopc_NIOS2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_ocimem:the_nios2_sopc_NIOS2_0_cpu_nios2_ocimem\|nios2_sopc_NIOS2_0_cpu_ociram_sp_ram_module:nios2_sopc_NIOS2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_altsyncram" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085913571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085913625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085913625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_ocimem:the_nios2_sopc_NIOS2_0_cpu_nios2_ocimem\|nios2_sopc_NIOS2_0_cpu_ociram_sp_ram_module:nios2_sopc_NIOS2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_ocimem:the_nios2_sopc_NIOS2_0_cpu_nios2_ocimem\|nios2_sopc_NIOS2_0_cpu_ociram_sp_ram_module:nios2_sopc_NIOS2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085913627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085913648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_debug_slave_tck nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\|nios2_sopc_NIOS2_0_cpu_debug_slave_tck:the_nios2_sopc_NIOS2_0_cpu_debug_slave_tck " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_debug_slave_tck\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\|nios2_sopc_NIOS2_0_cpu_debug_slave_tck:the_nios2_sopc_NIOS2_0_cpu_debug_slave_tck\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v" "the_nios2_sopc_NIOS2_0_cpu_debug_slave_tck" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085913655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\|nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk:the_nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk " "Elaborating entity \"nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\|nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk:the_nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v" "the_nios2_sopc_NIOS2_0_cpu_debug_slave_sysclk" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085913690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_sopc_NIOS2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_sopc_NIOS2_0_cpu_debug_slave_phy\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v" "nios2_sopc_NIOS2_0_cpu_debug_slave_phy" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085913728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_sopc_NIOS2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_sopc_NIOS2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085913733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_sopc_NIOS2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_sopc_NIOS2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085913739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_sopc_NIOS2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_sopc_NIOS2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085913745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_PIO_0 nios2_sopc:nios2\|nios2_sopc_PIO_0:pio_0 " "Elaborating entity \"nios2_sopc_PIO_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_PIO_0:pio_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "pio_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085913754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_PI_KNN_CLASSE_PREVISTA nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista " "Elaborating entity \"nios2_sopc_PI_KNN_CLASSE_PREVISTA\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "pi_knn_classe_prevista" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085913760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto " "Elaborating entity \"nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "pi_knn_classe_prevista_pronto" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085913767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_PO_KNN_DADOS nios2_sopc:nios2\|nios2_sopc_PO_KNN_DADOS:po_knn_dados " "Elaborating entity \"nios2_sopc_PO_KNN_DADOS\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_PO_KNN_DADOS:po_knn_dados\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "po_knn_dados" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085913773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_PO_KNN_DADOS_ATRIBUTO nios2_sopc:nios2\|nios2_sopc_PO_KNN_DADOS_ATRIBUTO:po_knn_dados_atributo " "Elaborating entity \"nios2_sopc_PO_KNN_DADOS_ATRIBUTO\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_PO_KNN_DADOS_ATRIBUTO:po_knn_dados_atributo\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "po_knn_dados_atributo" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085913778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_PO_KNN_DADOS_PRONTO nios2_sopc:nios2\|nios2_sopc_PO_KNN_DADOS_PRONTO:po_knn_dados_pronto " "Elaborating entity \"nios2_sopc_PO_KNN_DADOS_PRONTO\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_PO_KNN_DADOS_PRONTO:po_knn_dados_pronto\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "po_knn_dados_pronto" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085913783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_PO_KNN_K nios2_sopc:nios2\|nios2_sopc_PO_KNN_K:po_knn_k " "Elaborating entity \"nios2_sopc_PO_KNN_K\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_PO_KNN_K:po_knn_k\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "po_knn_k" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085913787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_RS232_0 nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0 " "Elaborating entity \"nios2_sopc_RS232_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "rs232_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085913795 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_data_parity nios2_sopc_RS232_0.v(104) " "Verilog HDL or VHDL warning at nios2_sopc_RS232_0.v(104): object \"write_data_parity\" assigned a value but never read" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587085913796 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_RS232_0:rs232_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_in_deserializer nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer " "Elaborating entity \"altera_up_rs232_in_deserializer\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" "RS232_In_Deserializer" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085913804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_counters nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters " "Elaborating entity \"altera_up_rs232_counters\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_Counters" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_in_deserializer.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085913809 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_rs232_counters.v(105) " "Verilog HDL assignment warning at altera_up_rs232_counters.v(105): truncated value with size 32 to match size of target (9)" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_counters.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587085913810 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_RS232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_FIFO" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085913815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085913961 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085913965 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085913965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085913965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085913965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085913965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085913965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085913965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085913965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085913965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085913965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085913965 ""}  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587085913965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_a341.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_a341.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_a341 " "Found entity 1: scfifo_a341" {  } { { "db/scfifo_a341.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/scfifo_a341.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085914006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085914006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_a341 nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated " "Elaborating entity \"scfifo_a341\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085914008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_tq31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_tq31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_tq31 " "Found entity 1: a_dpfifo_tq31" {  } { { "db/a_dpfifo_tq31.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/a_dpfifo_tq31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085914014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085914014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_tq31 nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo " "Elaborating entity \"a_dpfifo_tq31\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\"" {  } { { "db/scfifo_a341.tdf" "dpfifo" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/scfifo_a341.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085914016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dqb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dqb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dqb1 " "Found entity 1: altsyncram_dqb1" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/altsyncram_dqb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085914059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085914059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dqb1 nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram " "Elaborating entity \"altsyncram_dqb1\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\"" {  } { { "db/a_dpfifo_tq31.tdf" "FIFOram" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/a_dpfifo_tq31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085914061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/cmpr_ks8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085914106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085914106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_tq31.tdf" "almost_full_comparer" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/a_dpfifo_tq31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085914109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_tq31.tdf" "three_comparison" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/a_dpfifo_tq31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085914113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/cntr_v9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085914155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085914155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_tq31.tdf" "rd_ptr_msb" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/a_dpfifo_tq31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085914157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/cntr_ca7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085914199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085914199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_tq31.tdf" "usedw_counter" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/a_dpfifo_tq31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085914201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/cntr_0ab.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085914244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085914244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_tq31.tdf" "wr_ptr" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/a_dpfifo_tq31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085914246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_out_serializer nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer " "Elaborating entity \"altera_up_rs232_out_serializer\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" "RS232_Out_Serializer" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085914255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_SDRAM_0 nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0 " "Elaborating entity \"nios2_sopc_SDRAM_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "sdram_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085914431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_SDRAM_0_input_efifo_module nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|nios2_sopc_SDRAM_0_input_efifo_module:the_nios2_sopc_SDRAM_0_input_efifo_module " "Elaborating entity \"nios2_sopc_SDRAM_0_input_efifo_module\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|nios2_sopc_SDRAM_0_input_efifo_module:the_nios2_sopc_SDRAM_0_input_efifo_module\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "the_nios2_sopc_SDRAM_0_input_efifo_module" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085914524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_TIMER_0 nios2_sopc:nios2\|nios2_sopc_TIMER_0:timer_0 " "Elaborating entity \"nios2_sopc_TIMER_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_TIMER_0:timer_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "timer_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085914539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_USB_0 nios2_sopc:nios2\|nios2_sopc_USB_0:usb_0 " "Elaborating entity \"nios2_sopc_USB_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_USB_0:usb_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "usb_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085914557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_VGA_0 nios2_sopc:nios2\|nios2_sopc_VGA_0:vga_0 " "Elaborating entity \"nios2_sopc_VGA_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_VGA_0:vga_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "vga_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085914563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing nios2_sopc:nios2\|nios2_sopc_VGA_0:vga_0\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_VGA_0:vga_0\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_0.v" "VGA_Timing" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085914571 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587085914572 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_0:vga_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587085914572 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_0:vga_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_VGA_BUFFER_0 nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0 " "Elaborating entity \"nios2_sopc_VGA_BUFFER_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "vga_buffer_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085914583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altsyncram:Char_Buffer_Memory " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altsyncram:Char_Buffer_Memory\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "Char_Buffer_Memory" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085914607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altsyncram:Char_Buffer_Memory " "Elaborated megafunction instantiation \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altsyncram:Char_Buffer_Memory\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 359 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085914617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altsyncram:Char_Buffer_Memory " "Instantiated megafunction \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altsyncram:Char_Buffer_Memory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085914617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085914617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085914617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085914617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085914617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085914617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085914617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085914617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085914617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085914617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085914617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085914617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085914617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085914617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085914617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085914617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085914617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085914617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085914617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085914617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085914617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085914617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085914617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085914617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085914617 ""}  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 359 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587085914617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m672.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m672.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m672 " "Found entity 1: altsyncram_m672" {  } { { "db/altsyncram_m672.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/altsyncram_m672.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085914661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085914661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m672 nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altsyncram:Char_Buffer_Memory\|altsyncram_m672:auto_generated " "Elaborating entity \"altsyncram_m672\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altsyncram:Char_Buffer_Memory\|altsyncram_m672:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085914662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_128_character_rom nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altera_up_video_128_character_rom:Character_Rom " "Elaborating entity \"altera_up_video_128_character_rom\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altera_up_video_128_character_rom:Character_Rom\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "Character_Rom" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085914675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_128_character_rom.v" "character_data_rom" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_128_character_rom.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085914684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborated megafunction instantiation \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_128_character_rom.v" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085914693 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Instantiated megafunction \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085914694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085914694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file altera_up_video_char_mode_rom_128.mif " "Parameter \"init_file\" = \"altera_up_video_char_mode_rom_128.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085914694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085914694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085914694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085914694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085914694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085914694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085914694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085914694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085914694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085914694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085914694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085914694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085914694 ""}  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_up_video_128_character_rom.v" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587085914694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ai1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ai1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ai1 " "Found entity 1: altsyncram_0ai1" {  } { { "db/altsyncram_0ai1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/altsyncram_0ai1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085914736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085914736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ai1 nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_0ai1:auto_generated " "Elaborating entity \"altsyncram_0ai1\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_0ai1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085914737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_VGA_PLL_0 nios2_sopc:nios2\|nios2_sopc_VGA_PLL_0:vga_pll_0 " "Elaborating entity \"nios2_sopc_VGA_PLL_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_VGA_PLL_0:vga_pll_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "vga_pll_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085914761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_VGA_PLL_0_stdsync_sv6 nios2_sopc:nios2\|nios2_sopc_VGA_PLL_0:vga_pll_0\|nios2_sopc_VGA_PLL_0_stdsync_sv6:stdsync2 " "Elaborating entity \"nios2_sopc_VGA_PLL_0_stdsync_sv6\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_VGA_PLL_0:vga_pll_0\|nios2_sopc_VGA_PLL_0_stdsync_sv6:stdsync2\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" "stdsync2" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085914766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_VGA_PLL_0_dffpipe_l2c nios2_sopc:nios2\|nios2_sopc_VGA_PLL_0:vga_pll_0\|nios2_sopc_VGA_PLL_0_stdsync_sv6:stdsync2\|nios2_sopc_VGA_PLL_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"nios2_sopc_VGA_PLL_0_dffpipe_l2c\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_VGA_PLL_0:vga_pll_0\|nios2_sopc_VGA_PLL_0_stdsync_sv6:stdsync2\|nios2_sopc_VGA_PLL_0_dffpipe_l2c:dffpipe3\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" "dffpipe3" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085914770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_VGA_PLL_0_altpll_m342 nios2_sopc:nios2\|nios2_sopc_VGA_PLL_0:vga_pll_0\|nios2_sopc_VGA_PLL_0_altpll_m342:sd1 " "Elaborating entity \"nios2_sopc_VGA_PLL_0_altpll_m342\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_VGA_PLL_0:vga_pll_0\|nios2_sopc_VGA_PLL_0_altpll_m342:sd1\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" "sd1" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085914774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_video_dual_clock_buffer_0 nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0 " "Elaborating entity \"nios2_sopc_video_dual_clock_buffer_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "video_dual_clock_buffer_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085914779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" "Data_FIFO" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085915041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085915046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Instantiated megafunction \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085915046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085915046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085915046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085915046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085915046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085915046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085915046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085915046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085915046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085915046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085915046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085915046 ""}  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587085915046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nsj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_nsj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nsj1 " "Found entity 1: dcfifo_nsj1" {  } { { "db/dcfifo_nsj1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/dcfifo_nsj1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085915090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085915090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nsj1 nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated " "Elaborating entity \"dcfifo_nsj1\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085915092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tgb " "Found entity 1: a_gray2bin_tgb" {  } { { "db/a_gray2bin_tgb.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/a_gray2bin_tgb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085915101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085915101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tgb nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_tgb\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_nsj1.tdf" "wrptr_g_gray2bin" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/dcfifo_nsj1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085915103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qn6 " "Found entity 1: a_graycounter_qn6" {  } { { "db/a_graycounter_qn6.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/a_graycounter_qn6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085915145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085915145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qn6 nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p " "Elaborating entity \"a_graycounter_qn6\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p\"" {  } { { "db/dcfifo_nsj1.tdf" "rdptr_g1p" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/dcfifo_nsj1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085915147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_m5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_m5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_m5c " "Found entity 1: a_graycounter_m5c" {  } { { "db/a_graycounter_m5c.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/a_graycounter_m5c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085915188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085915188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_m5c nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_m5c:wrptr_g1p " "Elaborating entity \"a_graycounter_m5c\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_m5c:wrptr_g1p\"" {  } { { "db/dcfifo_nsj1.tdf" "wrptr_g1p" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/dcfifo_nsj1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085915190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j421.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j421.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j421 " "Found entity 1: altsyncram_j421" {  } { { "db/altsyncram_j421.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/altsyncram_j421.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085915238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085915238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j421 nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram " "Elaborating entity \"altsyncram_j421\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\"" {  } { { "db/dcfifo_nsj1.tdf" "fifo_ram" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/dcfifo_nsj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085915239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/alt_synch_pipe_g9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085915261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085915261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\"" {  } { { "db/dcfifo_nsj1.tdf" "rs_dgwp" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/dcfifo_nsj1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085915263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085915270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085915270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe12" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/alt_synch_pipe_g9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085915272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085915281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085915281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_brp" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/dcfifo_nsj1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085915283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/alt_synch_pipe_h9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085915292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085915292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_dgrp" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/dcfifo_nsj1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085915294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085915301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085915301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe16" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/alt_synch_pipe_h9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085915303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/cmpr_a66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085915344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085915344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_a66\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_nsj1.tdf" "rdempty_eq_comp1_lsb" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/dcfifo_nsj1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085915346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085915400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085915400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_nsj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/dcfifo_nsj1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085915402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0 nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios2_sopc_mm_interconnect_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "mm_interconnect_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085915417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_0_data_master_translator\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "nios2_0_data_master_translator" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 1629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_0_instruction_master_translator\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "nios2_0_instruction_master_translator" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 1689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_buffer_0_avalon_char_buffer_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_buffer_0_avalon_char_buffer_slave_translator\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "vga_buffer_0_avalon_char_buffer_slave_translator" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 1753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_0_avalon_jtag_slave_translator\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "jtag_0_avalon_jtag_slave_translator" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 1817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "rs232_0_avalon_rs232_slave_translator" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 1881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_0_avalon_usb_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_0_avalon_usb_slave_translator\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "usb_0_avalon_usb_slave_translator" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 1945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_0_debug_mem_slave_translator\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "nios2_0_debug_mem_slave_translator" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 2009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "vga_pll_0_pll_slave_translator" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 2073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mmu_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mmu_0_s1_translator\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "mmu_0_s1_translator" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 2137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_0_s1_translator\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "sdram_0_s1_translator" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 2201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "pio_0_s1_translator" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 2265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_1_s1_translator\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "timer_1_s1_translator" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 2329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_s1_translator\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "po_knn_dados_s1_translator" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 2457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_0_data_master_agent\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "nios2_0_data_master_agent" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_0_instruction_master_agent\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "nios2_0_instruction_master_agent" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 3259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_buffer_0_avalon_char_buffer_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_buffer_0_avalon_char_buffer_slave_agent\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "vga_buffer_0_avalon_char_buffer_slave_agent" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 3343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_buffer_0_avalon_char_buffer_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_buffer_0_avalon_char_buffer_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 3384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rdata_fifo\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "vga_buffer_0_avalon_char_buffer_slave_agent_rdata_fifo" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 3425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_0_avalon_jtag_slave_agent\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "jtag_0_avalon_jtag_slave_agent" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 3509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "jtag_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 3550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "sdram_0_s1_agent_rsp_fifo" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 5966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_router nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router:router " "Elaborating entity \"nios2_sopc_mm_interconnect_0_router\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router:router\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "router" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 6107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_router_default_decode nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router:router\|nios2_sopc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios2_sopc_mm_interconnect_0_router_default_decode\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router:router\|nios2_sopc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_router_001 nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios2_sopc_mm_interconnect_0_router_001\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_001:router_001\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "router_001" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 6123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_router_001_default_decode nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_001:router_001\|nios2_sopc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios2_sopc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_001:router_001\|nios2_sopc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_001.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_router_002 nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios2_sopc_mm_interconnect_0_router_002\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_002:router_002\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "router_002" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 6139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_router_002_default_decode nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_002:router_002\|nios2_sopc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios2_sopc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_002:router_002\|nios2_sopc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_router_003 nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"nios2_sopc_mm_interconnect_0_router_003\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_003:router_003\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "router_003" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 6155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_router_003_default_decode nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_003:router_003\|nios2_sopc_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"nios2_sopc_mm_interconnect_0_router_003_default_decode\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_003:router_003\|nios2_sopc_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_router_005 nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"nios2_sopc_mm_interconnect_0_router_005\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_005:router_005\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "router_005" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 6187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_router_005_default_decode nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_005:router_005\|nios2_sopc_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"nios2_sopc_mm_interconnect_0_router_005_default_decode\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_005:router_005\|nios2_sopc_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_router_022 nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_022:router_022 " "Elaborating entity \"nios2_sopc_mm_interconnect_0_router_022\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_022:router_022\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "router_022" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 6459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_router_022_default_decode nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_022:router_022\|nios2_sopc_mm_interconnect_0_router_022_default_decode:the_default_decode " "Elaborating entity \"nios2_sopc_mm_interconnect_0_router_022_default_decode\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_router_022:router_022\|nios2_sopc_mm_interconnect_0_router_022_default_decode:the_default_decode\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_022.sv" "the_default_decode" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_router_022.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_0_data_master_limiter\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "nios2_0_data_master_limiter" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 6525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_buffer_0_avalon_char_buffer_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_buffer_0_avalon_char_buffer_slave_burst_adapter\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "vga_buffer_0_avalon_char_buffer_slave_burst_adapter" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 6625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_buffer_0_avalon_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_buffer_0_avalon_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_cmd_demux nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios2_sopc_mm_interconnect_0_cmd_demux\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "cmd_demux" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 6756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_cmd_demux_001 nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios2_sopc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 6797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_cmd_mux nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios2_sopc_mm_interconnect_0_cmd_mux\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "cmd_mux" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 6814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_cmd_mux_003 nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"nios2_sopc_mm_interconnect_0_cmd_mux_003\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "cmd_mux_003" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 6871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_rsp_demux nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios2_sopc_mm_interconnect_0_rsp_demux\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "rsp_demux" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 7206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_rsp_demux_001 nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"nios2_sopc_mm_interconnect_0_rsp_demux_001\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 7223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085916997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_rsp_demux_003 nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"nios2_sopc_mm_interconnect_0_rsp_demux_003\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "rsp_demux_003" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 7263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085917005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_rsp_mux nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios2_sopc_mm_interconnect_0_rsp_mux\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "rsp_mux" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 7712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085917035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux.sv" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085917136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085917142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_rsp_mux_001 nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios2_sopc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 7753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085917147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085917174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085917179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 7819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085917183 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587085917194 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587085917195 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587085917195 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_cmd_width_adapter\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "vga_buffer_0_avalon_char_buffer_slave_cmd_width_adapter" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 7885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085917236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "crosser" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 7919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085917269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085917280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085917331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_avalon_st_adapter nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios2_sopc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 8050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085917354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085917359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_avalon_st_adapter_001 nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"nios2_sopc_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0.v" 8079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085917363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|nios2_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085917368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sopc_irq_mapper nios2_sopc:nios2\|nios2_sopc_irq_mapper:irq_mapper " "Elaborating entity \"nios2_sopc_irq_mapper\" for hierarchy \"nios2_sopc:nios2\|nios2_sopc_irq_mapper:irq_mapper\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "irq_mapper" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085917425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2_sopc:nios2\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2_sopc:nios2\|altera_reset_controller:rst_controller\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "rst_controller" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085917429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2_sopc:nios2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2_sopc:nios2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085917436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2_sopc:nios2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2_sopc:nios2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085917440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2_sopc:nios2\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2_sopc:nios2\|altera_reset_controller:rst_controller_001\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "rst_controller_001" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085917444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2_sopc:nios2\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2_sopc:nios2\|altera_reset_controller:rst_controller_002\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "rst_controller_002" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085917452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "knn knn:knn0 " "Elaborating entity \"knn\" for hierarchy \"knn:knn0\"" {  } { { "KNN_NIOS2.bdf" "knn0" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/KNN_NIOS2.bdf" { { 80 120 584 256 "knn0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085917460 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_a berbert_knn.vhd(414) " "Verilog HDL or VHDL warning at berbert_knn.vhd(414): object \"int_a\" assigned a value but never read" {  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 414 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587085917853 "|KNN_NIOS2|knn:knn0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_b berbert_knn.vhd(418) " "Verilog HDL or VHDL warning at berbert_knn.vhd(418): object \"int_b\" assigned a value but never read" {  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 418 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587085917854 "|KNN_NIOS2|knn:knn0"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "krs_registros_treinamento " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"krs_registros_treinamento\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1587085922005 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_b Char_Buffer_Memory 16 8 " "Port \"q_b\" on the entity instantiation of \"Char_Buffer_Memory\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "Char_Buffer_Memory" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 359 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1587085926662 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|altsyncram:Char_Buffer_Memory"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "the_nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3291 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1587085926686 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1587085928193 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.04.16.22:12:12 Progress: Loading sld433c9774/alt_sld_fab_wrapper_hw.tcl " "2020.04.16.22:12:12 Progress: Loading sld433c9774/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085932958 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085935508 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085935705 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085936906 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085937056 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085937210 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085937394 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085937398 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085937399 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1587085938072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld433c9774/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld433c9774/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld433c9774/alt_sld_fab.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/sld433c9774/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085938402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085938402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085938559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085938559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085938561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085938561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085938674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085938674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085938816 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085938816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085938816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/ip/sld433c9774/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085938939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085938939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[89\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[89\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941957 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[88\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[88\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941957 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[87\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[87\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941957 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[86\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[86\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941957 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[71\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[71\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941958 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[70\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[70\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941958 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[66\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[66\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941958 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[65\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[65\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941958 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[64\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[64\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941958 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[31\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[31\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941958 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[30\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[30\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941958 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[29\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[29\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941958 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[28\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[28\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941958 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[27\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[27\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941959 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[26\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[26\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941959 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[25\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[25\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941959 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[24\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[24\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941959 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[23\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[23\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941959 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[22\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[22\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941959 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[21\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[21\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941959 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[20\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[20\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941959 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[19\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[19\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941959 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[18\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[18\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941960 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[17\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[17\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941960 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[16\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[16\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941960 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[15\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[15\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941960 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[14\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[14\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941960 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[13\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[13\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941960 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[12\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[12\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941960 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[11\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[11\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941960 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[10\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[10\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941960 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[9\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[9\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941961 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[8\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[8\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941961 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[7\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[7\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941961 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[6\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[6\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941961 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[5\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[5\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941961 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[4\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[4\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941961 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[3\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[3\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941961 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[2\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[2\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941961 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[1\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[1\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941961 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[0\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[0\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941962 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[89\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[89\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941962 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[88\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[88\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941962 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[87\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[87\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941962 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[86\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[86\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941962 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[71\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[71\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941962 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[70\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[70\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941962 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[66\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[66\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941962 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[65\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[65\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941962 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[64\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[64\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941963 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[31\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[31\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941963 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[30\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[30\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941963 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[29\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[29\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941963 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[28\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[28\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941963 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[27\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[27\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941963 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[26\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[26\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941963 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[25\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[25\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941963 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[24\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[24\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941963 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[23\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[23\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941964 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[22\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[22\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941964 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[21\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[21\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941964 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[20\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[20\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941964 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[19\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[19\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941964 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[18\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[18\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941964 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[17\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[17\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941964 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[16\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[16\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941964 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[15\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[15\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941964 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[14\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[14\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941965 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[13\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[13\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941965 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[12\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[12\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941965 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[11\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[11\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941965 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[10\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[10\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941965 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[9\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[9\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941965 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[8\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[8\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941965 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[7\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[7\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941965 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[6\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[6\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941965 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[5\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[5\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941965 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[4\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[4\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941966 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[3\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[3\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941966 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[2\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[2\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941966 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[1\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[1\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941966 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[0\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[0\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941966 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[107\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[107\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941966 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[105\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[105\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941966 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[89\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[89\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941966 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[88\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[88\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941966 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[87\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[87\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941967 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[86\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[86\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941967 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[85\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[85\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941967 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[78\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[78\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941967 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[76\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[76\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941967 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[64\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[64\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941967 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[37\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[37\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941967 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[36\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[36\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941967 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[107\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[107\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941967 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[105\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[105\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941968 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[89\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[89\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941968 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[88\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[88\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941968 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[87\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[87\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941968 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[86\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[86\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941968 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[85\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[85\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941968 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[78\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[78\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941968 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[76\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[76\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941968 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[64\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[64\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941968 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[37\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[37\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941969 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[36\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[36\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941969 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter\|p0_use_reg data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter\|p0_use_reg\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" 690 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941969 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter|p0_use_reg"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy " "No clock transition on \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" register due to stuck clock or clock enable" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1587085941969 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy clock_enable GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck clock_enable port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941969 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] " "No clock transition on \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" register due to stuck clock or clock enable" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1587085941970 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] clock_enable GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941970 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] " "No clock transition on \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" register due to stuck clock or clock enable" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1587085941970 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] clock_enable GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941970 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] " "No clock transition on \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" register due to stuck clock or clock enable" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1587085941970 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] clock_enable GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941970 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] " "No clock transition on \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" register due to stuck clock or clock enable" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1587085941970 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] clock_enable GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941970 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_007\|locked\[1\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_007\|locked\[1\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" 134 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941971 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_007|locked[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_007\|locked\[0\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_007\|locked\[0\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" 134 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941971 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_007|locked[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_004\|locked\[1\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_004\|locked\[1\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" 134 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941971 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_004|locked[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_004\|locked\[0\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_004\|locked\[0\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" 134 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941971 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_004|locked[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|locked\[1\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|locked\[1\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" 134 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941971 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|locked[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|locked\[0\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|locked\[0\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" 134 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941971 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|locked[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mmu_0_s2_translator\|av_chipselect_pre data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mmu_0_s2_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941973 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mmu_0_s2_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_buffer_0_avalon_char_control_slave_translator\|av_chipselect_pre data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_buffer_0_avalon_char_control_slave_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941973 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_buffer_0_avalon_char_control_slave_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[31\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[31\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941973 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_k_s1_translator|av_readdata_pre[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[30\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[30\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941973 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_k_s1_translator|av_readdata_pre[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[29\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[29\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941974 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_k_s1_translator|av_readdata_pre[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[28\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[28\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941974 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_k_s1_translator|av_readdata_pre[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[27\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[27\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941974 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_k_s1_translator|av_readdata_pre[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[26\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[26\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941974 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_k_s1_translator|av_readdata_pre[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[25\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[25\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941974 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_k_s1_translator|av_readdata_pre[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[24\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[24\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941974 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_k_s1_translator|av_readdata_pre[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[23\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[23\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941974 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_k_s1_translator|av_readdata_pre[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[22\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[22\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941974 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_k_s1_translator|av_readdata_pre[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[21\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[21\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941974 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_k_s1_translator|av_readdata_pre[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[20\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[20\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941974 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_k_s1_translator|av_readdata_pre[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[19\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[19\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941975 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_k_s1_translator|av_readdata_pre[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[18\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[18\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941975 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_k_s1_translator|av_readdata_pre[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[17\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[17\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941975 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_k_s1_translator|av_readdata_pre[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[16\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[16\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941975 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_k_s1_translator|av_readdata_pre[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[15\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[15\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941975 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_k_s1_translator|av_readdata_pre[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[14\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[14\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941975 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_k_s1_translator|av_readdata_pre[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[13\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[13\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941975 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_k_s1_translator|av_readdata_pre[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[12\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[12\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941975 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_k_s1_translator|av_readdata_pre[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[11\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[11\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941975 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_k_s1_translator|av_readdata_pre[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[10\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[10\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941976 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_k_s1_translator|av_readdata_pre[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[9\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[9\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941976 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_k_s1_translator|av_readdata_pre[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[8\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[8\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941976 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_k_s1_translator|av_readdata_pre[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[7\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[7\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941976 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_k_s1_translator|av_readdata_pre[7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[6\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[6\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941976 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_k_s1_translator|av_readdata_pre[6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[5\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[5\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941976 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_k_s1_translator|av_readdata_pre[5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[4\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_readdata_pre\[4\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941976 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_k_s1_translator|av_readdata_pre[4]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941976 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_k_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[31\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[31\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941976 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_reset_s1_translator|av_readdata_pre[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[30\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[30\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941976 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_reset_s1_translator|av_readdata_pre[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[29\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[29\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941977 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_reset_s1_translator|av_readdata_pre[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[28\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[28\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941977 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_reset_s1_translator|av_readdata_pre[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[27\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[27\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941977 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_reset_s1_translator|av_readdata_pre[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[26\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[26\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941977 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_reset_s1_translator|av_readdata_pre[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[25\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[25\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941977 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_reset_s1_translator|av_readdata_pre[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[24\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[24\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941977 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_reset_s1_translator|av_readdata_pre[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[23\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[23\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941977 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_reset_s1_translator|av_readdata_pre[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[22\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[22\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941977 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_reset_s1_translator|av_readdata_pre[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[21\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[21\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941977 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_reset_s1_translator|av_readdata_pre[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[20\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[20\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941978 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_reset_s1_translator|av_readdata_pre[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[19\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[19\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941978 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_reset_s1_translator|av_readdata_pre[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[18\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[18\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941978 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_reset_s1_translator|av_readdata_pre[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[17\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[17\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941978 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_reset_s1_translator|av_readdata_pre[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[16\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[16\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941978 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_reset_s1_translator|av_readdata_pre[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[15\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[15\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941978 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_reset_s1_translator|av_readdata_pre[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[14\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[14\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941978 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_reset_s1_translator|av_readdata_pre[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[13\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[13\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941978 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_reset_s1_translator|av_readdata_pre[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[12\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[12\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941978 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_reset_s1_translator|av_readdata_pre[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[11\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[11\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941979 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_reset_s1_translator|av_readdata_pre[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[10\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[10\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941979 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_reset_s1_translator|av_readdata_pre[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[9\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[9\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941979 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_reset_s1_translator|av_readdata_pre[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[8\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[8\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941979 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_reset_s1_translator|av_readdata_pre[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[7\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[7\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941979 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_reset_s1_translator|av_readdata_pre[7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[6\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[6\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941979 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_reset_s1_translator|av_readdata_pre[6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[5\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[5\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941979 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_reset_s1_translator|av_readdata_pre[5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[4\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[4\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941979 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_reset_s1_translator|av_readdata_pre[4]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[3\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[3\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941979 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_reset_s1_translator|av_readdata_pre[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[2\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[2\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941980 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_reset_s1_translator|av_readdata_pre[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[1\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_readdata_pre\[1\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941980 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_reset_s1_translator|av_readdata_pre[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941980 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_reset_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[31\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[31\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941980 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_treinamento_s1_translator|av_readdata_pre[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[30\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[30\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941980 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_treinamento_s1_translator|av_readdata_pre[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[29\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[29\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941980 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_treinamento_s1_translator|av_readdata_pre[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[28\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[28\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941980 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_treinamento_s1_translator|av_readdata_pre[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[27\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[27\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941980 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_treinamento_s1_translator|av_readdata_pre[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[26\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[26\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941980 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_treinamento_s1_translator|av_readdata_pre[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[25\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[25\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941981 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_treinamento_s1_translator|av_readdata_pre[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[24\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[24\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941981 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_treinamento_s1_translator|av_readdata_pre[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[23\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[23\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941981 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_treinamento_s1_translator|av_readdata_pre[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[22\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[22\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941981 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_treinamento_s1_translator|av_readdata_pre[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[21\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[21\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941981 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_treinamento_s1_translator|av_readdata_pre[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[20\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[20\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941981 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_treinamento_s1_translator|av_readdata_pre[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[19\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[19\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941981 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_treinamento_s1_translator|av_readdata_pre[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[18\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[18\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941981 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_treinamento_s1_translator|av_readdata_pre[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[17\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[17\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941981 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_treinamento_s1_translator|av_readdata_pre[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[16\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[16\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941982 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_treinamento_s1_translator|av_readdata_pre[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[15\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[15\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941982 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_treinamento_s1_translator|av_readdata_pre[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[14\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[14\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941982 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_treinamento_s1_translator|av_readdata_pre[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[13\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[13\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941982 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_treinamento_s1_translator|av_readdata_pre[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[12\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[12\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941982 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_treinamento_s1_translator|av_readdata_pre[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[11\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[11\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941982 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_treinamento_s1_translator|av_readdata_pre[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[10\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[10\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941982 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_treinamento_s1_translator|av_readdata_pre[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[9\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[9\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941982 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_treinamento_s1_translator|av_readdata_pre[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[8\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[8\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941983 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_treinamento_s1_translator|av_readdata_pre[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[7\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[7\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941983 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_treinamento_s1_translator|av_readdata_pre[7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[6\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[6\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941983 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_treinamento_s1_translator|av_readdata_pre[6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[5\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[5\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941983 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_treinamento_s1_translator|av_readdata_pre[5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[4\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[4\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941983 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_treinamento_s1_translator|av_readdata_pre[4]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[3\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[3\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941983 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_treinamento_s1_translator|av_readdata_pre[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[2\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[2\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941983 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_treinamento_s1_translator|av_readdata_pre[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[1\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_readdata_pre\[1\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941983 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_treinamento_s1_translator|av_readdata_pre[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941983 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_treinamento_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[31\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[31\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941984 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator|av_readdata_pre[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[30\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[30\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941984 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator|av_readdata_pre[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[29\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[29\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941984 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator|av_readdata_pre[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[28\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[28\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941984 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator|av_readdata_pre[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[27\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[27\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941984 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator|av_readdata_pre[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[26\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[26\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941984 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator|av_readdata_pre[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[25\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[25\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941984 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator|av_readdata_pre[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[24\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[24\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941984 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator|av_readdata_pre[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[23\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[23\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941984 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator|av_readdata_pre[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[22\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[22\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941985 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator|av_readdata_pre[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[21\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[21\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941985 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator|av_readdata_pre[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[20\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[20\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941985 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator|av_readdata_pre[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[19\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[19\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941985 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator|av_readdata_pre[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[18\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[18\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941985 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator|av_readdata_pre[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[17\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[17\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941985 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator|av_readdata_pre[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[16\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[16\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941985 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator|av_readdata_pre[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[15\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[15\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941985 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator|av_readdata_pre[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[14\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[14\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941986 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator|av_readdata_pre[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[13\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[13\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941986 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator|av_readdata_pre[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[12\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[12\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941986 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator|av_readdata_pre[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[11\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[11\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941986 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator|av_readdata_pre[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[10\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[10\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941986 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator|av_readdata_pre[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[9\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[9\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941986 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator|av_readdata_pre[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[8\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_readdata_pre\[8\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941986 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator|av_readdata_pre[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941986 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[31\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[31\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941986 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator|av_readdata_pre[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[30\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[30\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941987 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator|av_readdata_pre[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[29\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[29\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941987 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator|av_readdata_pre[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[28\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[28\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941987 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator|av_readdata_pre[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[27\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[27\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941987 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator|av_readdata_pre[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[26\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[26\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941987 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator|av_readdata_pre[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[25\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[25\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941987 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator|av_readdata_pre[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[24\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[24\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941987 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator|av_readdata_pre[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[23\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[23\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941987 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator|av_readdata_pre[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[22\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[22\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941988 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator|av_readdata_pre[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[21\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[21\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941988 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator|av_readdata_pre[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[20\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[20\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941988 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator|av_readdata_pre[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[19\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[19\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941988 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator|av_readdata_pre[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[18\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[18\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941988 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator|av_readdata_pre[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[17\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[17\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941988 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator|av_readdata_pre[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[16\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[16\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941988 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator|av_readdata_pre[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[15\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[15\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941988 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator|av_readdata_pre[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[14\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[14\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941989 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator|av_readdata_pre[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[13\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[13\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941989 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator|av_readdata_pre[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[12\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[12\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941989 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator|av_readdata_pre[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[11\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[11\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941989 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator|av_readdata_pre[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[10\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[10\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941989 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator|av_readdata_pre[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[9\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[9\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941989 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator|av_readdata_pre[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[8\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[8\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941989 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator|av_readdata_pre[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[7\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[7\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941989 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator|av_readdata_pre[7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[6\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[6\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941989 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator|av_readdata_pre[6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[5\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[5\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941990 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator|av_readdata_pre[5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[4\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[4\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941990 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator|av_readdata_pre[4]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[3\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[3\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941990 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator|av_readdata_pre[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[2\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[2\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941990 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator|av_readdata_pre[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[1\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_readdata_pre\[1\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941990 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator|av_readdata_pre[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941990 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_s1_translator\|av_readdata_pre\[31\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_s1_translator\|av_readdata_pre\[31\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941990 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_s1_translator|av_readdata_pre[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_s1_translator\|av_readdata_pre\[30\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_s1_translator\|av_readdata_pre\[30\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941990 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_s1_translator|av_readdata_pre[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_s1_translator\|av_readdata_pre\[29\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_s1_translator\|av_readdata_pre\[29\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941991 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_s1_translator|av_readdata_pre[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_s1_translator\|av_readdata_pre\[28\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_s1_translator\|av_readdata_pre\[28\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941991 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_s1_translator|av_readdata_pre[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_s1_translator\|av_readdata_pre\[27\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_s1_translator\|av_readdata_pre\[27\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941991 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_s1_translator|av_readdata_pre[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_s1_translator\|av_readdata_pre\[26\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_s1_translator\|av_readdata_pre\[26\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941991 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_s1_translator|av_readdata_pre[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_s1_translator\|av_readdata_pre\[25\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_s1_translator\|av_readdata_pre\[25\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941991 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_s1_translator|av_readdata_pre[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_s1_translator\|av_readdata_pre\[24\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_s1_translator\|av_readdata_pre\[24\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941991 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_s1_translator|av_readdata_pre[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_s1_translator\|av_readdata_pre\[23\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_s1_translator\|av_readdata_pre\[23\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941991 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_s1_translator|av_readdata_pre[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_s1_translator\|av_readdata_pre\[22\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_s1_translator\|av_readdata_pre\[22\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941991 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_s1_translator|av_readdata_pre[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_s1_translator\|av_readdata_pre\[21\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_s1_translator\|av_readdata_pre\[21\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941991 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_s1_translator|av_readdata_pre[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_s1_translator\|av_readdata_pre\[20\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_s1_translator\|av_readdata_pre\[20\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941992 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_s1_translator|av_readdata_pre[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_s1_translator\|av_readdata_pre\[19\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_s1_translator\|av_readdata_pre\[19\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941992 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_s1_translator|av_readdata_pre[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_s1_translator\|av_readdata_pre\[18\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_s1_translator\|av_readdata_pre\[18\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941992 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_s1_translator|av_readdata_pre[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_s1_translator\|av_readdata_pre\[17\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_s1_translator\|av_readdata_pre\[17\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941992 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_s1_translator|av_readdata_pre[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_s1_translator\|av_readdata_pre\[16\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_s1_translator\|av_readdata_pre\[16\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941992 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_s1_translator|av_readdata_pre[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941992 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941992 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_1_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_1_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941992 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[31\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[31\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941993 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[30\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[30\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941993 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[29\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[29\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941993 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[28\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[28\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941993 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[27\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[27\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941993 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[26\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[26\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941993 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[25\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[25\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941993 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[24\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[24\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941993 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[23\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[23\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941993 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[22\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[22\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941993 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[21\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[21\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941994 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[20\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[20\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941994 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[19\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[19\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941994 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[18\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[18\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941994 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[17\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[17\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941994 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[16\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[16\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941994 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[15\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[15\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941994 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[14\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[14\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941994 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[13\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[13\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941995 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[12\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[12\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941995 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[11\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[11\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941995 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[10\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[10\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941995 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[9\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[9\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941995 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[8\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_readdata_pre\[8\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941995 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941995 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mmu_0_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mmu_0_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941996 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mmu_0_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[31\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[31\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941996 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator|av_readdata_pre[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[30\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[30\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941996 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator|av_readdata_pre[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[29\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[29\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941996 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator|av_readdata_pre[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[28\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[28\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941996 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator|av_readdata_pre[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[27\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[27\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941996 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator|av_readdata_pre[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[26\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[26\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941996 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator|av_readdata_pre[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[25\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[25\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941996 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator|av_readdata_pre[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[24\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[24\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941997 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator|av_readdata_pre[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[23\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[23\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941997 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator|av_readdata_pre[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[22\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[22\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941997 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator|av_readdata_pre[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[21\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[21\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941997 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator|av_readdata_pre[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[20\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[20\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941997 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator|av_readdata_pre[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[19\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[19\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941997 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator|av_readdata_pre[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[18\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[18\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941997 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator|av_readdata_pre[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[17\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[17\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941997 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator|av_readdata_pre[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[16\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[16\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941997 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator|av_readdata_pre[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[15\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[15\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941998 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator|av_readdata_pre[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[14\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[14\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941998 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator|av_readdata_pre[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[13\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[13\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941998 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator|av_readdata_pre[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[12\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[12\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941998 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator|av_readdata_pre[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[11\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[11\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941998 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator|av_readdata_pre[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[10\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[10\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941998 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator|av_readdata_pre[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[9\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[9\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941998 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator|av_readdata_pre[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[8\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[8\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941998 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator|av_readdata_pre[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[7\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[7\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941999 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator|av_readdata_pre[7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[6\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[6\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941999 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator|av_readdata_pre[6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[5\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[5\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941999 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator|av_readdata_pre[5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[4\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[4\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941999 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator|av_readdata_pre[4]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[3\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[3\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941999 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator|av_readdata_pre[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[2\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|av_readdata_pre\[2\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941999 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator|av_readdata_pre[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_0_avalon_usb_slave_translator\|av_chipselect_pre data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_0_avalon_usb_slave_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941999 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_0_avalon_usb_slave_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator\|av_chipselect_pre data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085941999 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_0_avalon_jtag_slave_translator\|av_readdata_pre\[31\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_0_avalon_jtag_slave_translator\|av_readdata_pre\[31\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942000 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_0_avalon_jtag_slave_translator|av_readdata_pre[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_0_avalon_jtag_slave_translator\|av_readdata_pre\[30\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_0_avalon_jtag_slave_translator\|av_readdata_pre\[30\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942000 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_0_avalon_jtag_slave_translator|av_readdata_pre[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_0_avalon_jtag_slave_translator\|av_readdata_pre\[29\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_0_avalon_jtag_slave_translator\|av_readdata_pre\[29\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942000 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_0_avalon_jtag_slave_translator|av_readdata_pre[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_0_avalon_jtag_slave_translator\|av_readdata_pre\[28\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_0_avalon_jtag_slave_translator\|av_readdata_pre\[28\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942000 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_0_avalon_jtag_slave_translator|av_readdata_pre[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_0_avalon_jtag_slave_translator\|av_readdata_pre\[27\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_0_avalon_jtag_slave_translator\|av_readdata_pre\[27\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942000 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_0_avalon_jtag_slave_translator|av_readdata_pre[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_0_avalon_jtag_slave_translator\|av_readdata_pre\[26\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_0_avalon_jtag_slave_translator\|av_readdata_pre\[26\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942000 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_0_avalon_jtag_slave_translator|av_readdata_pre[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_0_avalon_jtag_slave_translator\|av_readdata_pre\[25\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_0_avalon_jtag_slave_translator\|av_readdata_pre\[25\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942000 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_0_avalon_jtag_slave_translator|av_readdata_pre[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_0_avalon_jtag_slave_translator\|av_readdata_pre\[24\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_0_avalon_jtag_slave_translator\|av_readdata_pre\[24\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942000 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_0_avalon_jtag_slave_translator|av_readdata_pre[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_0_avalon_jtag_slave_translator\|av_readdata_pre\[23\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_0_avalon_jtag_slave_translator\|av_readdata_pre\[23\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942001 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_0_avalon_jtag_slave_translator|av_readdata_pre[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_0_avalon_jtag_slave_translator\|av_readdata_pre\[11\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_0_avalon_jtag_slave_translator\|av_readdata_pre\[11\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942001 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_0_avalon_jtag_slave_translator|av_readdata_pre[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_0_avalon_jtag_slave_translator\|av_chipselect_pre data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_0_avalon_jtag_slave_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942001 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_0_avalon_jtag_slave_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_buffer_0_avalon_char_buffer_slave_translator\|av_chipselect_pre data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_buffer_0_avalon_char_buffer_slave_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942001 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_buffer_0_avalon_char_buffer_slave_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_VGA_0:vga_0\|VGA_SYNC data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_VGA_0:vga_0\|VGA_SYNC\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_0.v" 110 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942002 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_0:vga_0|VGA_SYNC"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[5\] data_in VCC " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[5\]\" with stuck data_in port to stuck value VCC" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 356 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942002 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_SDRAM_0:sdram_0|i_addr[5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[4\] data_in VCC " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[4\]\" with stuck data_in port to stuck value VCC" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 356 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942002 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_SDRAM_0:sdram_0|i_addr[4]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[31\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[31\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942003 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto|readdata[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[30\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[30\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942003 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto|readdata[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[29\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[29\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942003 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto|readdata[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[28\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[28\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942003 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto|readdata[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[27\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[27\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto|readdata[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[26\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[26\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto|readdata[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[25\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[25\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto|readdata[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[24\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[24\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto|readdata[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[23\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[23\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto|readdata[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[22\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[22\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto|readdata[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[21\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[21\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto|readdata[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[20\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[20\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto|readdata[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[19\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[19\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto|readdata[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[18\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[18\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto|readdata[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[17\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[17\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto|readdata[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[16\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[16\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942005 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto|readdata[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[15\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[15\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942005 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto|readdata[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[14\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[14\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942005 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto|readdata[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[13\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[13\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942005 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto|readdata[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[12\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[12\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942005 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto|readdata[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[11\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[11\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942005 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto|readdata[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[10\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[10\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942005 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto|readdata[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[9\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[9\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942005 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto|readdata[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[8\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[8\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942005 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto|readdata[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[7\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[7\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942005 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto|readdata[7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[6\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[6\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942005 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto|readdata[6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[5\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[5\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942005 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto|readdata[5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[4\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[4\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942006 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto|readdata[4]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[3\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[3\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942006 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto|readdata[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[2\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[2\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942006 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto|readdata[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[1\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto\|readdata\[1\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942006 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA_PRONTO:pi_knn_classe_prevista_pronto|readdata[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia\|readdata\[31\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia\|readdata\[31\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942006 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia|readdata[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia\|readdata\[30\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia\|readdata\[30\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942006 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia|readdata[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia\|readdata\[29\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia\|readdata\[29\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942006 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia|readdata[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia\|readdata\[28\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia\|readdata\[28\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942006 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia|readdata[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia\|readdata\[27\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia\|readdata\[27\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942006 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia|readdata[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia\|readdata\[26\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia\|readdata\[26\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942006 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia|readdata[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia\|readdata\[25\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia\|readdata\[25\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942007 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia|readdata[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia\|readdata\[24\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia\|readdata\[24\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942007 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia|readdata[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia\|readdata\[23\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia\|readdata\[23\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942007 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia|readdata[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia\|readdata\[22\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia\|readdata\[22\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942007 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia|readdata[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia\|readdata\[21\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia\|readdata\[21\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942007 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia|readdata[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia\|readdata\[20\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia\|readdata\[20\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942007 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia|readdata[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia\|readdata\[19\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia\|readdata\[19\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942007 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia|readdata[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia\|readdata\[18\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia\|readdata\[18\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942007 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia|readdata[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia\|readdata\[17\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia\|readdata\[17\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942007 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia|readdata[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia\|readdata\[16\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia\|readdata\[16\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942007 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista_distancia|readdata[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista\|readdata\[31\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista\|readdata\[31\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942008 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista|readdata[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista\|readdata\[30\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista\|readdata\[30\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942008 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista|readdata[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista\|readdata\[29\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista\|readdata\[29\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942008 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista|readdata[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista\|readdata\[28\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista\|readdata\[28\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942008 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista|readdata[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista\|readdata\[27\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista\|readdata\[27\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942008 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista|readdata[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista\|readdata\[26\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista\|readdata\[26\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942008 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista|readdata[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista\|readdata\[25\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista\|readdata\[25\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942008 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista|readdata[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista\|readdata\[24\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista\|readdata\[24\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942008 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista|readdata[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista\|readdata\[23\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista\|readdata\[23\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942008 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista|readdata[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista\|readdata\[22\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista\|readdata\[22\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942008 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista|readdata[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista\|readdata\[21\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista\|readdata\[21\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942008 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista|readdata[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista\|readdata\[20\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista\|readdata\[20\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942008 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista|readdata[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista\|readdata\[19\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista\|readdata\[19\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942009 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista|readdata[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista\|readdata\[18\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista\|readdata\[18\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942009 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista|readdata[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista\|readdata\[17\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista\|readdata\[17\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942009 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista|readdata[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista\|readdata\[16\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista\|readdata\[16\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_PI_KNN_CLASSE_PREVISTA.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942009 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_PI_KNN_CLASSE_PREVISTA:pi_knn_classe_prevista|readdata[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_iw_corrupt data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_iw_corrupt\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 4737 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942010 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|E_iw_corrupt"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|M_iw_corrupt data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|M_iw_corrupt\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 5444 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942010 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|M_iw_corrupt"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_iw_corrupt data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_iw_corrupt\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3955 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942011 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|A_iw_corrupt"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_exc_crst data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_exc_crst\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3889 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942012 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|A_exc_crst"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_exc_ext_intr data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_exc_ext_intr\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3894 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942012 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|A_exc_ext_intr"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_exc_wr_sstatus data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_exc_wr_sstatus\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 5943 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942012 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|W_exc_wr_sstatus"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_exc_crst_active data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_exc_crst_active\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 5909 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942012 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|W_exc_crst_active"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|M_mem_baddr_corrupt data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|M_mem_baddr_corrupt\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 5471 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942013 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|M_mem_baddr_corrupt"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[31\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[31\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12440 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942014 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|W_cdsr_reg_status[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[30\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[30\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12440 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942014 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|W_cdsr_reg_status[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[29\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[29\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12440 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942014 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|W_cdsr_reg_status[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[28\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[28\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12440 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942014 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|W_cdsr_reg_status[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[27\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[27\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12440 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942014 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|W_cdsr_reg_status[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[26\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[26\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12440 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942014 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|W_cdsr_reg_status[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[25\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[25\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12440 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942015 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|W_cdsr_reg_status[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[24\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[24\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12440 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942015 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|W_cdsr_reg_status[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[23\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[23\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12440 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942015 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|W_cdsr_reg_status[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[22\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[22\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12440 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942015 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|W_cdsr_reg_status[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[21\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[21\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12440 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942015 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|W_cdsr_reg_status[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[20\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[20\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12440 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942015 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|W_cdsr_reg_status[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[19\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[19\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12440 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942015 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|W_cdsr_reg_status[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[18\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[18\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12440 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942015 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|W_cdsr_reg_status[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[17\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[17\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12440 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942015 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|W_cdsr_reg_status[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[16\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[16\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12440 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942015 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|W_cdsr_reg_status[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[15\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[15\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12440 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942015 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|W_cdsr_reg_status[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[14\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[14\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12440 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942016 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|W_cdsr_reg_status[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[13\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[13\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12440 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942016 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|W_cdsr_reg_status[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[12\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[12\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12440 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942016 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|W_cdsr_reg_status[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[11\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[11\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12440 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942016 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|W_cdsr_reg_status[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[10\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[10\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12440 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942016 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|W_cdsr_reg_status[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[9\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[9\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12440 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942016 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|W_cdsr_reg_status[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[8\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[8\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12440 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942016 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|W_cdsr_reg_status[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[7\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[7\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12440 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942016 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|W_cdsr_reg_status[7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[6\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[6\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12440 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942016 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|W_cdsr_reg_status[6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[5\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[5\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12440 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942016 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|W_cdsr_reg_status[5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[4\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[4\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12440 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942017 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|W_cdsr_reg_status[4]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[3\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[3\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12440 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942017 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|W_cdsr_reg_status[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[2\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[2\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12440 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942017 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|W_cdsr_reg_status[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[1\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[1\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12440 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942017 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|W_cdsr_reg_status[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[0\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_cdsr_reg_status\[0\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12440 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942017 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|W_cdsr_reg_status[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[31\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[31\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12483 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942017 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|E_control_reg_rddata[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[30\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[30\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12483 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942017 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|E_control_reg_rddata[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[29\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[29\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12483 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942017 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|E_control_reg_rddata[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[28\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[28\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12483 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942017 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|E_control_reg_rddata[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[27\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[27\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12483 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942018 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|E_control_reg_rddata[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[26\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[26\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12483 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942018 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|E_control_reg_rddata[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[25\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[25\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12483 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942018 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|E_control_reg_rddata[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[24\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[24\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12483 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942018 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|E_control_reg_rddata[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[23\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[23\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12483 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942018 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|E_control_reg_rddata[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[22\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[22\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12483 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942018 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|E_control_reg_rddata[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[21\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[21\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12483 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942018 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|E_control_reg_rddata[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[20\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[20\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12483 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942018 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|E_control_reg_rddata[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[19\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[19\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12483 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942018 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|E_control_reg_rddata[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[18\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[18\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12483 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942018 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|E_control_reg_rddata[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[17\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[17\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12483 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942019 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|E_control_reg_rddata[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[16\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[16\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12483 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942019 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|E_control_reg_rddata[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[15\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[15\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12483 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942019 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|E_control_reg_rddata[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[14\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[14\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12483 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942019 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|E_control_reg_rddata[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[13\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[13\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12483 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942019 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|E_control_reg_rddata[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[12\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[12\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12483 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942019 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|E_control_reg_rddata[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[11\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[11\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12483 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942019 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|E_control_reg_rddata[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[10\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[10\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12483 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942019 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|E_control_reg_rddata[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[9\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[9\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12483 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942019 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|E_control_reg_rddata[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[8\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[8\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12483 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942019 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|E_control_reg_rddata[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[7\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[7\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12483 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942020 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|E_control_reg_rddata[7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[6\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[6\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12483 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942020 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|E_control_reg_rddata[6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[5\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_control_reg_rddata\[5\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12483 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942020 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|E_control_reg_rddata[5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_ctrl_br_always_pred_taken data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_ctrl_br_always_pred_taken\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 14620 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942020 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|E_ctrl_br_always_pred_taken"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|M_ctrl_br_always_pred_taken data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|M_ctrl_br_always_pred_taken\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 5199 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942020 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|M_ctrl_br_always_pred_taken"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_ctrl_ld_ex data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_ctrl_ld_ex\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 15042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942020 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|E_ctrl_ld_ex"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|M_ctrl_ld_ex data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|M_ctrl_ld_ex\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 15052 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942020 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|M_ctrl_ld_ex"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_ctrl_ld_ex data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_ctrl_ld_ex\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3670 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942021 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|A_ctrl_ld_ex"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_ctrl_st_ex data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_ctrl_st_ex\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 15254 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942021 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|E_ctrl_st_ex"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|M_ctrl_st_ex data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|M_ctrl_st_ex\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 15264 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942021 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|M_ctrl_st_ex"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_ctrl_st_ex data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_ctrl_st_ex\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3748 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942022 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|A_ctrl_st_ex"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_ctrl_ld_st_ex data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_ctrl_ld_st_ex\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 15502 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942022 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|E_ctrl_ld_st_ex"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|M_ctrl_ld_st_ex data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|M_ctrl_ld_st_ex\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 15512 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942022 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|M_ctrl_ld_st_ex"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_ctrl_ld_st_ex data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_ctrl_ld_st_ex\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 3688 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942022 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|A_ctrl_ld_st_ex"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_ctrl_intr_inst data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|E_ctrl_intr_inst\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 16566 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942022 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|E_ctrl_intr_inst"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|M_ctrl_intr_inst data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|M_ctrl_intr_inst\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 5250 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942022 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|M_ctrl_intr_inst"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_im:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_im\|trc_wrap data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_im:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_im\|trc_wrap\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2545 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942023 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_oci_im:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_im|trc_wrap"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_im:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_im\|trc_im_addr\[6\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_im:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_im\|trc_im_addr\[6\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2572 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942023 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_oci_im:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_im|trc_im_addr[6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_im:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_im\|trc_im_addr\[5\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_im:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_im\|trc_im_addr\[5\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2572 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942023 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_oci_im:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_im|trc_im_addr[5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_im:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_im\|trc_im_addr\[4\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_im:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_im\|trc_im_addr\[4\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2572 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942023 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_oci_im:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_im|trc_im_addr[4]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_im:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_im\|trc_im_addr\[3\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_im:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_im\|trc_im_addr\[3\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2572 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942023 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_oci_im:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_im|trc_im_addr[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_im:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_im\|trc_im_addr\[2\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_im:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_im\|trc_im_addr\[2\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2572 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942023 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_oci_im:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_im|trc_im_addr[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_im:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_im\|trc_im_addr\[1\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_im:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_im\|trc_im_addr\[1\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2572 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942024 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_oci_im:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_im|trc_im_addr[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_im:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_im\|trc_im_addr\[0\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_im:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_im\|trc_im_addr\[0\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2572 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942024 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_oci_im:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_im|trc_im_addr[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk\|dbrk_goto1 data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk\|dbrk_goto1\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1365 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942024 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk|dbrk_goto1"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk\|dbrk_break_pulse data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk\|dbrk_break_pulse\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1421 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942024 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk\|dbrk_goto0 data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk\|dbrk_goto0\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1364 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942024 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk|dbrk_goto0"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk\|xbrk_break data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk\|xbrk_break\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1092 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942024 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk|xbrk_break"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk\|E_xbrk_goto0 data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk\|E_xbrk_goto0\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1115 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942024 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk\|E_xbrk_goto1 data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk\|E_xbrk_goto1\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1116 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942024 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk\|M_xbrk_goto0 data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk\|M_xbrk_goto0\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1284 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942024 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk\|M_xbrk_goto1 data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk\|M_xbrk_goto1\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1293 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942025 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator\|av_readdata_pre\[31\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator\|av_readdata_pre\[31\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942031 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator|av_readdata_pre[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator\|av_readdata_pre\[30\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator\|av_readdata_pre\[30\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942031 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator|av_readdata_pre[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator\|av_readdata_pre\[29\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator\|av_readdata_pre\[29\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942031 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator|av_readdata_pre[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator\|av_readdata_pre\[28\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator\|av_readdata_pre\[28\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942031 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator|av_readdata_pre[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator\|av_readdata_pre\[27\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator\|av_readdata_pre\[27\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942031 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator|av_readdata_pre[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator\|av_readdata_pre\[26\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator\|av_readdata_pre\[26\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942032 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator|av_readdata_pre[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator\|av_readdata_pre\[25\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator\|av_readdata_pre\[25\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942032 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator|av_readdata_pre[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator\|av_readdata_pre\[24\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator\|av_readdata_pre\[24\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942032 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator|av_readdata_pre[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator\|av_readdata_pre\[23\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator\|av_readdata_pre\[23\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942032 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator|av_readdata_pre[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator\|av_readdata_pre\[22\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator\|av_readdata_pre\[22\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942032 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator|av_readdata_pre[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator\|av_readdata_pre\[21\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator\|av_readdata_pre\[21\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942032 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator|av_readdata_pre[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator\|av_readdata_pre\[20\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator\|av_readdata_pre\[20\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942032 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator|av_readdata_pre[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator\|av_readdata_pre\[19\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator\|av_readdata_pre\[19\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942032 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator|av_readdata_pre[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator\|av_readdata_pre\[18\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator\|av_readdata_pre\[18\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942033 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator|av_readdata_pre[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator\|av_readdata_pre\[17\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator\|av_readdata_pre\[17\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942033 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator|av_readdata_pre[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator\|av_readdata_pre\[16\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator\|av_readdata_pre\[16\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942033 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator|av_readdata_pre[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[31\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[31\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942033 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator|av_readdata_pre[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[30\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[30\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942033 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator|av_readdata_pre[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[29\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[29\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942033 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator|av_readdata_pre[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[28\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[28\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942033 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator|av_readdata_pre[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[27\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[27\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942033 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator|av_readdata_pre[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[26\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[26\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942034 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator|av_readdata_pre[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[25\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[25\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942034 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator|av_readdata_pre[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[24\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[24\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942034 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator|av_readdata_pre[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[23\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[23\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942034 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator|av_readdata_pre[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[22\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[22\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942034 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator|av_readdata_pre[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[21\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[21\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942034 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator|av_readdata_pre[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[20\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[20\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942034 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator|av_readdata_pre[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[19\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[19\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942034 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator|av_readdata_pre[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[18\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[18\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942034 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator|av_readdata_pre[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[17\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[17\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942035 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator|av_readdata_pre[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[16\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[16\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942035 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator|av_readdata_pre[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[15\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[15\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942035 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator|av_readdata_pre[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[14\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[14\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942035 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator|av_readdata_pre[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[13\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[13\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942035 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator|av_readdata_pre[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[12\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[12\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942035 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator|av_readdata_pre[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[11\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[11\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942035 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator|av_readdata_pre[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[10\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[10\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942035 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator|av_readdata_pre[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[9\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[9\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942035 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator|av_readdata_pre[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[8\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[8\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942036 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator|av_readdata_pre[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[7\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[7\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942036 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator|av_readdata_pre[7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[6\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[6\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942036 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator|av_readdata_pre[6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[5\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[5\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942036 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator|av_readdata_pre[5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[4\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[4\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942036 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator|av_readdata_pre[4]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[3\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[3\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942036 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator|av_readdata_pre[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[2\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[2\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942036 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator|av_readdata_pre[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[1\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|av_readdata_pre\[1\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942036 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator|av_readdata_pre[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator\|av_readdata_pre\[31\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator\|av_readdata_pre\[31\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942037 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator|av_readdata_pre[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator\|av_readdata_pre\[30\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator\|av_readdata_pre\[30\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942037 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator|av_readdata_pre[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator\|av_readdata_pre\[29\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator\|av_readdata_pre\[29\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942037 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator|av_readdata_pre[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator\|av_readdata_pre\[28\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator\|av_readdata_pre\[28\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942037 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator|av_readdata_pre[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator\|av_readdata_pre\[27\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator\|av_readdata_pre\[27\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942037 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator|av_readdata_pre[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator\|av_readdata_pre\[26\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator\|av_readdata_pre\[26\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942037 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator|av_readdata_pre[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator\|av_readdata_pre\[25\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator\|av_readdata_pre\[25\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942037 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator|av_readdata_pre[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator\|av_readdata_pre\[24\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator\|av_readdata_pre\[24\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942037 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator|av_readdata_pre[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator\|av_readdata_pre\[23\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator\|av_readdata_pre\[23\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942037 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator|av_readdata_pre[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator\|av_readdata_pre\[22\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator\|av_readdata_pre\[22\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942038 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator|av_readdata_pre[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator\|av_readdata_pre\[21\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator\|av_readdata_pre\[21\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942038 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator|av_readdata_pre[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator\|av_readdata_pre\[20\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator\|av_readdata_pre\[20\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942038 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator|av_readdata_pre[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator\|av_readdata_pre\[19\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator\|av_readdata_pre\[19\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942038 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator|av_readdata_pre[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator\|av_readdata_pre\[18\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator\|av_readdata_pre\[18\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942038 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator|av_readdata_pre[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator\|av_readdata_pre\[17\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator\|av_readdata_pre\[17\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942038 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator|av_readdata_pre[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator\|av_readdata_pre\[16\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator\|av_readdata_pre\[16\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942038 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator|av_readdata_pre[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|M_oci_sync_hbreak_req data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|M_oci_sync_hbreak_req\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 5495 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085942041 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|M_oci_sync_hbreak_req"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[1\] " "Synthesized away node \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/altsyncram_j421.tdf" 69 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" 155 0 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 534 0 0 } } { "KNN_NIOS2.bdf" "" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/KNN_NIOS2.bdf" { { 136 1104 1648 1208 "nios2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085942057 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[2\] " "Synthesized away node \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/altsyncram_j421.tdf" 99 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" 155 0 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 534 0 0 } } { "KNN_NIOS2.bdf" "" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/KNN_NIOS2.bdf" { { 136 1104 1648 1208 "nios2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085942057 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[3\] " "Synthesized away node \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/altsyncram_j421.tdf" 129 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" 155 0 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 534 0 0 } } { "KNN_NIOS2.bdf" "" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/KNN_NIOS2.bdf" { { 136 1104 1648 1208 "nios2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085942057 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[12\] " "Synthesized away node \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/altsyncram_j421.tdf" 399 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" 155 0 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 534 0 0 } } { "KNN_NIOS2.bdf" "" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/KNN_NIOS2.bdf" { { 136 1104 1648 1208 "nios2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085942057 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[13\] " "Synthesized away node \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/altsyncram_j421.tdf" 429 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" 155 0 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 534 0 0 } } { "KNN_NIOS2.bdf" "" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/KNN_NIOS2.bdf" { { 136 1104 1648 1208 "nios2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085942057 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[22\] " "Synthesized away node \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/altsyncram_j421.tdf" 699 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" 155 0 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 534 0 0 } } { "KNN_NIOS2.bdf" "" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/KNN_NIOS2.bdf" { { 136 1104 1648 1208 "nios2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085942057 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[23\] " "Synthesized away node \"nios2_sopc:nios2\|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/altsyncram_j421.tdf" 729 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_video_dual_clock_buffer_0.v" 155 0 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 534 0 0 } } { "KNN_NIOS2.bdf" "" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/KNN_NIOS2.bdf" { { 136 1104 1648 1208 "nios2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085942057 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altsyncram:Char_Buffer_Memory\|altsyncram_m672:auto_generated\|q_a\[7\] " "Synthesized away node \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|altsyncram:Char_Buffer_Memory\|altsyncram_m672:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_m672.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/altsyncram_m672.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 359 0 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/nios2_sopc.v" 494 0 0 } } { "KNN_NIOS2.bdf" "" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/KNN_NIOS2.bdf" { { 136 1104 1648 1208 "nios2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085942057 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1587085942057 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1587085942057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[0\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[0\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 188 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085945147 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|control_reg[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[1\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[1\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 188 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085945147 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|control_reg[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[2\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[2\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 188 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085945147 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|control_reg[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[3\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[3\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 188 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085945147 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|control_reg[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[4\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[4\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 188 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085945147 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|control_reg[4]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[5\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[5\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 188 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085945147 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|control_reg[5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[6\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[6\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 188 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085945148 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|control_reg[6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[7\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[7\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 188 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085945148 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|control_reg[7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[8\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[8\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 188 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085945148 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|control_reg[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[9\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[9\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 188 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085945148 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|control_reg[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[10\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[10\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 188 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085945148 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|control_reg[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[11\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[11\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 188 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085945148 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|control_reg[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[12\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[12\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 188 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085945148 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|control_reg[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[13\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[13\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 188 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085945148 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|control_reg[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[14\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[14\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 188 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085945148 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|control_reg[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[15\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[15\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 188 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085945149 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|control_reg[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[17\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[17\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 188 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085945149 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|control_reg[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[18\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[18\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 188 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085945149 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|control_reg[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[19\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[19\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 188 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085945149 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|control_reg[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[20\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[20\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 188 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085945149 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|control_reg[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[21\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[21\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 188 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085945149 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|control_reg[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[22\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[22\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 188 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085945149 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|control_reg[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[23\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[23\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 188 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085945149 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|control_reg[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[24\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[24\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 188 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085945149 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|control_reg[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[25\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[25\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 188 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085945149 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|control_reg[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[26\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[26\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 188 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085945149 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|control_reg[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[27\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[27\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 188 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085945150 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|control_reg[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[28\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[28\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 188 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085945150 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|control_reg[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[29\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[29\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 188 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085945150 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|control_reg[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[30\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[30\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 188 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085945150 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|control_reg[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[31\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|control_reg\[31\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 188 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085945150 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|control_reg[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_exception_reg_cause\[4\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_exception_reg_cause\[4\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 12159 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085945152 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|W_exception_reg_cause[4]"}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Duplicate registers merged to single register" { { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[31\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[30\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[31\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[30\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2687 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg|oci_ienable[31]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[30\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[29\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[30\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[29\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2687 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg|oci_ienable[30]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[29\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[28\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[29\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[28\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2687 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg|oci_ienable[29]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[28\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[27\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[28\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[27\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2687 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg|oci_ienable[28]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[27\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[26\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[27\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[26\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2687 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg|oci_ienable[27]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[26\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[25\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[26\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[25\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2687 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg|oci_ienable[26]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[25\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[24\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[25\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[24\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2687 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg|oci_ienable[25]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[24\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[22\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[24\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[22\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2687 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg|oci_ienable[24]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[22\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[5\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[22\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[5\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2687 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg|oci_ienable[22]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[5\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[6\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[5\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[6\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2687 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg|oci_ienable[5]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[6\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[7\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[6\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[7\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2687 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg|oci_ienable[6]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[7\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[8\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[7\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[8\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2687 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg|oci_ienable[7]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[8\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[9\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[8\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[9\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2687 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg|oci_ienable[8]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[9\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[10\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[9\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[10\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2687 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg|oci_ienable[9]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[10\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[11\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[10\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[11\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2687 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg|oci_ienable[10]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[11\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[23\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[11\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[23\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2687 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg|oci_ienable[11]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[23\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[13\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[23\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[13\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2687 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg|oci_ienable[23]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[13\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[14\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[13\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[14\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2687 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg|oci_ienable[13]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[14\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[15\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[14\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[15\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2687 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg|oci_ienable[14]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[15\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[16\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[15\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[16\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2687 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg|oci_ienable[15]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[16\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[17\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[16\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[17\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2687 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg|oci_ienable[16]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[17\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[18\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[17\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[18\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2687 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg|oci_ienable[17]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[18\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[19\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[18\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[19\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2687 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg|oci_ienable[18]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[19\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[20\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[19\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[20\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2687 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg|oci_ienable[19]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[20\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[21\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[20\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[21\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2687 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg|oci_ienable[20]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[21\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[12\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[21\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg\|oci_ienable\[12\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2687 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg:the_nios2_sopc_NIOS2_0_cpu_nios2_avalon_reg|oci_ienable[21]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo\|mem\[1\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo\|mem\[1\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo\|mem\[1\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo\|mem\[1\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo|mem[1][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo\|mem\[1\]\[71\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo\|mem\[1\]\[108\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo\|mem\[1\]\[71\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo\|mem\[1\]\[108\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo|mem[1][71]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo\|mem\[1\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo\|mem\[1\]\[108\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo\|mem\[1\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo\|mem\[1\]\[108\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo|mem[1][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo\|mem\[1\]\[64\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo\|mem\[1\]\[108\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo\|mem\[1\]\[64\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo\|mem\[1\]\[108\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo|mem[1][64]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rsp_fifo\|mem\[1\]\[71\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rsp_fifo\|mem\[1\]\[108\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rsp_fifo\|mem\[1\]\[71\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rsp_fifo\|mem\[1\]\[108\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][71]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rsp_fifo\|mem\[1\]\[64\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rsp_fifo\|mem\[1\]\[108\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rsp_fifo\|mem\[1\]\[64\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rsp_fifo\|mem\[1\]\[108\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][64]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rsp_fifo\|mem\[1\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rsp_fifo\|mem\[1\]\[108\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rsp_fifo\|mem\[1\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rsp_fifo\|mem\[1\]\[108\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_distancia_s1_agent_rsp_fifo\|mem\[1\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_distancia_s1_agent_rsp_fifo\|mem\[1\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_distancia_s1_agent_rsp_fifo\|mem\[1\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_distancia_s1_agent_rsp_fifo\|mem\[1\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pi_knn_classe_prevista_distancia_s1_agent_rsp_fifo|mem[1][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_distancia_s1_agent_rsp_fifo\|mem\[1\]\[64\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_distancia_s1_agent_rsp_fifo\|mem\[1\]\[71\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_distancia_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_distancia_s1_agent_rsp_fifo\|mem\[1\]\[71\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pi_knn_classe_prevista_distancia_s1_agent_rsp_fifo|mem[1][64]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_distancia_s1_agent_rsp_fifo\|mem\[1\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_distancia_s1_agent_rsp_fifo\|mem\[1\]\[71\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_distancia_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_distancia_s1_agent_rsp_fifo\|mem\[1\]\[71\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pi_knn_classe_prevista_distancia_s1_agent_rsp_fifo|mem[1][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_k_s1_agent_rsp_fifo\|mem\[1\]\[64\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_k_s1_agent_rsp_fifo\|mem\[1\]\[71\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_k_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_k_s1_agent_rsp_fifo\|mem\[1\]\[71\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_k_s1_agent_rsp_fifo|mem[1][64]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_k_s1_agent_rsp_fifo\|mem\[1\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_k_s1_agent_rsp_fifo\|mem\[1\]\[71\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_k_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_k_s1_agent_rsp_fifo\|mem\[1\]\[71\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_k_s1_agent_rsp_fifo|mem[1][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_reset_s1_agent_rsp_fifo\|mem\[1\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_reset_s1_agent_rsp_fifo\|mem\[1\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_reset_s1_agent_rsp_fifo\|mem\[1\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_reset_s1_agent_rsp_fifo\|mem\[1\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_reset_s1_agent_rsp_fifo|mem[1][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_reset_s1_agent_rsp_fifo\|mem\[1\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_reset_s1_agent_rsp_fifo\|mem\[1\]\[71\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_reset_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_reset_s1_agent_rsp_fifo\|mem\[1\]\[71\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_reset_s1_agent_rsp_fifo|mem[1][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_reset_s1_agent_rsp_fifo\|mem\[1\]\[64\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_reset_s1_agent_rsp_fifo\|mem\[1\]\[71\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_reset_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_reset_s1_agent_rsp_fifo\|mem\[1\]\[71\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_reset_s1_agent_rsp_fifo|mem[1][64]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_treinamento_s1_agent_rsp_fifo\|mem\[1\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_treinamento_s1_agent_rsp_fifo\|mem\[1\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_treinamento_s1_agent_rsp_fifo\|mem\[1\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_treinamento_s1_agent_rsp_fifo\|mem\[1\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_treinamento_s1_agent_rsp_fifo|mem[1][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_treinamento_s1_agent_rsp_fifo\|mem\[1\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_treinamento_s1_agent_rsp_fifo\|mem\[1\]\[71\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_treinamento_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_treinamento_s1_agent_rsp_fifo\|mem\[1\]\[71\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_treinamento_s1_agent_rsp_fifo|mem[1][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_treinamento_s1_agent_rsp_fifo\|mem\[1\]\[64\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_treinamento_s1_agent_rsp_fifo\|mem\[1\]\[71\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_treinamento_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_treinamento_s1_agent_rsp_fifo\|mem\[1\]\[71\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_treinamento_s1_agent_rsp_fifo|mem[1][64]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_atributo_s1_agent_rsp_fifo\|mem\[1\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_atributo_s1_agent_rsp_fifo\|mem\[1\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_atributo_s1_agent_rsp_fifo\|mem\[1\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_atributo_s1_agent_rsp_fifo\|mem\[1\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_dados_atributo_s1_agent_rsp_fifo|mem[1][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_atributo_s1_agent_rsp_fifo\|mem\[1\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_atributo_s1_agent_rsp_fifo\|mem\[1\]\[71\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_atributo_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_atributo_s1_agent_rsp_fifo\|mem\[1\]\[71\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_dados_atributo_s1_agent_rsp_fifo|mem[1][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_atributo_s1_agent_rsp_fifo\|mem\[1\]\[64\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_atributo_s1_agent_rsp_fifo\|mem\[1\]\[71\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_atributo_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_atributo_s1_agent_rsp_fifo\|mem\[1\]\[71\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_dados_atributo_s1_agent_rsp_fifo|mem[1][64]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_pronto_s1_agent_rsp_fifo\|mem\[1\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_pronto_s1_agent_rsp_fifo\|mem\[1\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_pronto_s1_agent_rsp_fifo\|mem\[1\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_pronto_s1_agent_rsp_fifo\|mem\[1\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pi_knn_classe_prevista_pronto_s1_agent_rsp_fifo|mem[1][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_pronto_s1_agent_rsp_fifo\|mem\[1\]\[64\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_pronto_s1_agent_rsp_fifo\|mem\[1\]\[70\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_pronto_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_pronto_s1_agent_rsp_fifo\|mem\[1\]\[70\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pi_knn_classe_prevista_pronto_s1_agent_rsp_fifo|mem[1][64]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_s1_agent_rsp_fifo\|mem\[1\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_s1_agent_rsp_fifo\|mem\[1\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_s1_agent_rsp_fifo\|mem\[1\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_s1_agent_rsp_fifo\|mem\[1\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pi_knn_classe_prevista_s1_agent_rsp_fifo|mem[1][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_s1_agent_rsp_fifo\|mem\[1\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_s1_agent_rsp_fifo\|mem\[1\]\[71\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_s1_agent_rsp_fifo\|mem\[1\]\[71\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pi_knn_classe_prevista_s1_agent_rsp_fifo|mem[1][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_s1_agent_rsp_fifo\|mem\[1\]\[64\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_s1_agent_rsp_fifo\|mem\[1\]\[71\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_s1_agent_rsp_fifo\|mem\[1\]\[71\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pi_knn_classe_prevista_s1_agent_rsp_fifo|mem[1][64]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_pronto_s1_agent_rsp_fifo\|mem\[1\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_pronto_s1_agent_rsp_fifo\|mem\[1\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_pronto_s1_agent_rsp_fifo\|mem\[1\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_pronto_s1_agent_rsp_fifo\|mem\[1\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_dados_pronto_s1_agent_rsp_fifo|mem[1][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_pronto_s1_agent_rsp_fifo\|mem\[1\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_pronto_s1_agent_rsp_fifo\|mem\[1\]\[71\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_pronto_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_pronto_s1_agent_rsp_fifo\|mem\[1\]\[71\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_dados_pronto_s1_agent_rsp_fifo|mem[1][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_pronto_s1_agent_rsp_fifo\|mem\[1\]\[64\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_pronto_s1_agent_rsp_fifo\|mem\[1\]\[71\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_pronto_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_pronto_s1_agent_rsp_fifo\|mem\[1\]\[71\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_dados_pronto_s1_agent_rsp_fifo|mem[1][64]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_s1_agent_rsp_fifo\|mem\[1\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_s1_agent_rsp_fifo\|mem\[1\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_s1_agent_rsp_fifo\|mem\[1\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_s1_agent_rsp_fifo\|mem\[1\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_dados_s1_agent_rsp_fifo|mem[1][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_s1_agent_rsp_fifo\|mem\[1\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_s1_agent_rsp_fifo\|mem\[1\]\[71\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_s1_agent_rsp_fifo\|mem\[1\]\[71\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_dados_s1_agent_rsp_fifo|mem[1][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_s1_agent_rsp_fifo\|mem\[1\]\[64\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_s1_agent_rsp_fifo\|mem\[1\]\[71\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_s1_agent_rsp_fifo\|mem\[1\]\[71\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_dados_s1_agent_rsp_fifo|mem[1][64]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo\|mem\[1\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo\|mem\[1\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo\|mem\[1\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo\|mem\[1\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo\|mem\[1\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo\|mem\[1\]\[71\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo\|mem\[1\]\[71\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo\|mem\[1\]\[64\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo\|mem\[1\]\[71\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo\|mem\[1\]\[71\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][64]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo\|mem\[1\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo\|mem\[1\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo\|mem\[1\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo\|mem\[1\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo\|mem\[1\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo\|mem\[1\]\[71\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo\|mem\[1\]\[71\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo\|mem\[1\]\[64\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo\|mem\[1\]\[71\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo\|mem\[1\]\[71\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][64]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\|mem\[1\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\|mem\[1\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\|mem\[1\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\|mem\[1\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\|mem\[1\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\|mem\[1\]\[71\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\|mem\[1\]\[71\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[7\]\[87\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[7\]\[89\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[7\]\[87\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[7\]\[89\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][87]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[7\]\[71\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[7\]\[89\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[7\]\[71\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[7\]\[89\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][71]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[7\]\[64\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[7\]\[88\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[7\]\[64\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[7\]\[88\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][64]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[7\]\[86\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[7\]\[88\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[7\]\[86\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[7\]\[88\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][86]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[7\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[7\]\[88\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[7\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[7\]\[88\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s1_agent_rsp_fifo\|mem\[1\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s1_agent_rsp_fifo\|mem\[1\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s1_agent_rsp_fifo\|mem\[1\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s1_agent_rsp_fifo\|mem\[1\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_0_s1_agent_rsp_fifo|mem[1][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s1_agent_rsp_fifo\|mem\[1\]\[64\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s1_agent_rsp_fifo\|mem\[1\]\[71\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s1_agent_rsp_fifo\|mem\[1\]\[71\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_0_s1_agent_rsp_fifo|mem[1][64]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s1_agent_rsp_fifo\|mem\[1\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s1_agent_rsp_fifo\|mem\[1\]\[71\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s1_agent_rsp_fifo\|mem\[1\]\[71\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_0_s1_agent_rsp_fifo|mem[1][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_pll_0_pll_slave_agent_rsp_fifo\|mem\[1\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_pll_0_pll_slave_agent_rsp_fifo\|mem\[1\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_pll_0_pll_slave_agent_rsp_fifo\|mem\[1\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_pll_0_pll_slave_agent_rsp_fifo\|mem\[1\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pll_0_pll_slave_agent_rsp_fifo|mem[1][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_pll_0_pll_slave_agent_rsp_fifo\|mem\[1\]\[64\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_pll_0_pll_slave_agent_rsp_fifo\|mem\[1\]\[71\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_pll_0_pll_slave_agent_rsp_fifo\|mem\[1\]\[64\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_pll_0_pll_slave_agent_rsp_fifo\|mem\[1\]\[71\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pll_0_pll_slave_agent_rsp_fifo|mem[1][64]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_pll_0_pll_slave_agent_rsp_fifo\|mem\[1\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_pll_0_pll_slave_agent_rsp_fifo\|mem\[1\]\[71\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_pll_0_pll_slave_agent_rsp_fifo\|mem\[1\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_pll_0_pll_slave_agent_rsp_fifo\|mem\[1\]\[71\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pll_0_pll_slave_agent_rsp_fifo|mem[1][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[89\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[89\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo|mem[1][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[87\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[89\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[87\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[89\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[64\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[89\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[64\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[89\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo|mem[1][64]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[86\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[89\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[86\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[89\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[71\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[89\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[71\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[89\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[88\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[89\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[88\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[89\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[1\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[1\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[1\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[1\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo|mem[1][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[1\]\[88\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[1\]\[89\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[1\]\[88\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[1\]\[89\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo|mem[1][88]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[1\]\[86\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[1\]\[89\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[1\]\[86\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[1\]\[89\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo|mem[1][86]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[1\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[1\]\[89\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[1\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[1\]\[89\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo|mem[1][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[1\]\[64\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[1\]\[89\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[1\]\[64\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[1\]\[89\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo|mem[1][64]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[1\]\[87\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[1\]\[89\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[1\]\[87\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[1\]\[89\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo|mem[1][87]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[1\]\[71\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[1\]\[89\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[1\]\[71\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[1\]\[89\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo|mem[1][71]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo\|mem\[1\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo\|mem\[1\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo\|mem\[1\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo\|mem\[1\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[1][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo\|mem\[1\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo\|mem\[1\]\[71\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo\|mem\[1\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo\|mem\[1\]\[71\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[1][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo\|mem\[1\]\[64\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo\|mem\[1\]\[71\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo\|mem\[1\]\[64\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo\|mem\[1\]\[71\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[1][64]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo\|mem\[1\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo\|mem\[1\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo\|mem\[1\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo\|mem\[1\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo\|mem\[1\]\[64\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo\|mem\[1\]\[71\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo\|mem\[1\]\[64\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo\|mem\[1\]\[71\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo\|mem\[1\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo\|mem\[1\]\[71\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo\|mem\[1\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo\|mem\[1\]\[71\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[1\]\[51\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[1\]\[80\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[1\]\[51\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[1\]\[80\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][51]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[1\]\[37\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[1\]\[80\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[1\]\[37\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[1\]\[80\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][37]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[1\]\[44\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[1\]\[80\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[1\]\[44\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[1\]\[80\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][44]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[1\]\[78\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[1\]\[80\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[1\]\[78\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[1\]\[80\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][78]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[1\]\[45\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[1\]\[80\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[1\]\[45\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[1\]\[80\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][45]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[1\]\[49\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[1\]\[80\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[1\]\[49\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[1\]\[80\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][49]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[1\] nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[1\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 169 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|ctrl_readdata[1]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[2\] nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[2\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 169 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|ctrl_readdata[2]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[3\] nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[3\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 169 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|ctrl_readdata[3]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[5\] nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[5\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 169 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|ctrl_readdata[5]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[7\] nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[7\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 169 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|ctrl_readdata[7]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[8\] nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[8\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 169 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|ctrl_readdata[8]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[9\] nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[9\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 169 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|ctrl_readdata[9]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[10\] nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[10\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 169 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|ctrl_readdata[10]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[11\] nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[11\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 169 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|ctrl_readdata[11]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[12\] nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[12\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 169 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|ctrl_readdata[12]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[13\] nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[13\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 169 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|ctrl_readdata[13]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[14\] nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[14\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 169 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|ctrl_readdata[14]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[15\] nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[15\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 169 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|ctrl_readdata[15]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[17\] nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[17\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 169 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|ctrl_readdata[17]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[22\] nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[22\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 169 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|ctrl_readdata[22]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[23\] nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[23\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 169 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|ctrl_readdata[23]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[24\] nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[24\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 169 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|ctrl_readdata[24]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[25\] nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[25\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 169 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|ctrl_readdata[25]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[26\] nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[26\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 169 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|ctrl_readdata[26]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[27\] nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[27\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 169 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|ctrl_readdata[27]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[28\] nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[28\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 169 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|ctrl_readdata[28]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[29\] nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[29\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 169 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|ctrl_readdata[29]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[30\] nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[30\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 169 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|ctrl_readdata[30]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[31\] nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[31\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 169 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|ctrl_readdata[31]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[6\] nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[4\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[6\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[4\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 169 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|ctrl_readdata[6]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[18\] nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[4\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[18\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[4\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 169 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|ctrl_readdata[18]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[19\] nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[4\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[19\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[4\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 169 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|ctrl_readdata[19]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[20\] nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[4\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[20\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[4\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 169 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|ctrl_readdata[20]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[21\] nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[4\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[21\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[4\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 169 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|ctrl_readdata[21]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[11\] nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[12\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[11\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[12\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 356 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_SDRAM_0:sdram_0|i_addr[11]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[10\] nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[12\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[10\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[12\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 356 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_SDRAM_0:sdram_0|i_addr[10]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[9\] nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[12\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[9\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[12\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 356 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_SDRAM_0:sdram_0|i_addr[9]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[8\] nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[12\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[8\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[12\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 356 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_SDRAM_0:sdram_0|i_addr[8]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[7\] nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[12\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[7\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[12\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 356 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_SDRAM_0:sdram_0|i_addr[7]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[6\] nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[12\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[6\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[12\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 356 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_SDRAM_0:sdram_0|i_addr[6]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[3\] nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[12\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[3\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[12\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 356 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_SDRAM_0:sdram_0|i_addr[3]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[2\] nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[12\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[2\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[12\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 356 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_SDRAM_0:sdram_0|i_addr[2]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[1\] nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[12\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[1\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[12\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 356 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_SDRAM_0:sdram_0|i_addr[1]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[0\] nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[12\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[0\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|i_addr\[12\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 356 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_SDRAM_0:sdram_0|i_addr[0]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[11\] nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[10\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[11\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[10\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" 136 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_RS232_0:rs232_0|readdata[11]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[12\] nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[10\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[12\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[10\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" 136 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_RS232_0:rs232_0|readdata[12]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[13\] nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[10\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[13\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[10\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" 136 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_RS232_0:rs232_0|readdata[13]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[14\] nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[10\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[14\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[10\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" 136 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_RS232_0:rs232_0|readdata[14]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[24\] nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[10\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[24\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[10\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" 136 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_RS232_0:rs232_0|readdata[24]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[25\] nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[10\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[25\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[10\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" 136 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_RS232_0:rs232_0|readdata[25]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[26\] nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[10\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[26\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[10\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" 136 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_RS232_0:rs232_0|readdata[26]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[27\] nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[10\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[27\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[10\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" 136 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_RS232_0:rs232_0|readdata[27]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[28\] nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[10\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[28\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[10\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" 136 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_RS232_0:rs232_0|readdata[28]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[29\] nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[10\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[29\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[10\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" 136 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_RS232_0:rs232_0|readdata[29]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[30\] nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[10\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[30\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[10\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" 136 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_RS232_0:rs232_0|readdata[30]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[31\] nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[10\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[31\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[10\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" 136 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_RS232_0:rs232_0|readdata[31]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[11\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr\[11\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[11\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr\[11\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11793 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|A_mem_baddr_phy[11]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_dc_desired_tag\[0\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr\[11\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_dc_desired_tag\[0\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr\[11\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 10435 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|A_dc_desired_tag[0]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[10\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr\[10\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[10\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr\[10\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11793 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|A_mem_baddr_phy[10]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[9\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr\[9\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[9\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr\[9\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11793 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|A_mem_baddr_phy[9]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[8\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr\[8\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[8\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr\[8\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11793 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|A_mem_baddr_phy[8]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[7\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr\[7\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[7\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr\[7\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11793 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|A_mem_baddr_phy[7]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[6\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr\[6\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[6\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr\[6\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11793 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|A_mem_baddr_phy[6]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[5\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr\[5\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[5\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr\[5\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11793 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|A_mem_baddr_phy[5]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[4\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr\[4\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[4\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr\[4\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11793 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|A_mem_baddr_phy[4]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[3\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr\[3\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[3\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr\[3\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11793 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|A_mem_baddr_phy[3]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[2\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr\[2\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[2\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr\[2\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11793 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|A_mem_baddr_phy[2]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_mem_baddr_phy\[10\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_mem_baddr\[10\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_mem_baddr_phy\[10\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_mem_baddr\[10\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11802 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|W_mem_baddr_phy[10]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_mem_baddr_phy\[9\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_mem_baddr\[9\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_mem_baddr_phy\[9\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_mem_baddr\[9\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11802 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|W_mem_baddr_phy[9]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_mem_baddr_phy\[8\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_mem_baddr\[8\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_mem_baddr_phy\[8\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_mem_baddr\[8\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11802 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|W_mem_baddr_phy[8]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_mem_baddr_phy\[7\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_mem_baddr\[7\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_mem_baddr_phy\[7\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_mem_baddr\[7\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11802 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|W_mem_baddr_phy[7]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_mem_baddr_phy\[6\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_mem_baddr\[6\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_mem_baddr_phy\[6\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_mem_baddr\[6\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11802 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|W_mem_baddr_phy[6]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_mem_baddr_phy\[5\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_mem_baddr\[5\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_mem_baddr_phy\[5\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|W_mem_baddr\[5\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11802 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|W_mem_baddr_phy[5]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[27\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_dc_desired_tag\[16\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[27\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_dc_desired_tag\[16\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11793 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|A_mem_baddr_phy[27]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[26\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_dc_desired_tag\[15\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[26\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_dc_desired_tag\[15\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11793 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|A_mem_baddr_phy[26]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[25\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_dc_desired_tag\[14\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[25\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_dc_desired_tag\[14\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11793 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|A_mem_baddr_phy[25]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[24\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_dc_desired_tag\[13\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[24\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_dc_desired_tag\[13\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11793 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|A_mem_baddr_phy[24]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[23\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_dc_desired_tag\[12\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[23\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_dc_desired_tag\[12\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11793 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|A_mem_baddr_phy[23]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[22\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_dc_desired_tag\[11\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[22\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_dc_desired_tag\[11\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11793 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|A_mem_baddr_phy[22]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[21\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_dc_desired_tag\[10\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[21\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_dc_desired_tag\[10\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11793 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|A_mem_baddr_phy[21]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[20\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_dc_desired_tag\[9\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[20\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_dc_desired_tag\[9\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11793 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|A_mem_baddr_phy[20]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[19\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_dc_desired_tag\[8\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[19\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_dc_desired_tag\[8\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11793 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|A_mem_baddr_phy[19]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[18\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_dc_desired_tag\[7\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[18\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_dc_desired_tag\[7\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11793 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|A_mem_baddr_phy[18]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[17\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_dc_desired_tag\[6\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[17\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_dc_desired_tag\[6\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11793 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|A_mem_baddr_phy[17]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[16\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_dc_desired_tag\[5\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[16\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_dc_desired_tag\[5\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11793 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|A_mem_baddr_phy[16]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[15\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_dc_desired_tag\[4\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[15\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_dc_desired_tag\[4\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11793 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|A_mem_baddr_phy[15]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[14\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_dc_desired_tag\[3\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[14\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_dc_desired_tag\[3\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11793 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|A_mem_baddr_phy[14]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[13\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_dc_desired_tag\[2\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[13\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_dc_desired_tag\[2\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11793 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|A_mem_baddr_phy[13]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[12\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_dc_desired_tag\[1\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_mem_baddr_phy\[12\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|A_dc_desired_tag\[1\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11793 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|A_mem_baddr_phy[12]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[10\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[10\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][10]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[24\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[24\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][24]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[28\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[28\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][28]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[22\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[22\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][22]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[9\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[9\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][9]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[12\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[12\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][12]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[23\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[23\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][23]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[17\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[17\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][17]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[14\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[14\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][14]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[30\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[30\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][30]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[13\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[13\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][13]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[15\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[15\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][15]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[7\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[7\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][7]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[25\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[25\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][25]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[29\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[29\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][29]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[11\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[11\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][11]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[26\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[26\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][26]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[8\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[8\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][8]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[1\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[1\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][1]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[2\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[2\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][2]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[0\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[0\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][0]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[5\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[5\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][5]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[3\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[3\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][3]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[27\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[27\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][27]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[18\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[21\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[18\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[21\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][18]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[19\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[21\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[19\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[21\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][19]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[4\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[21\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[4\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[21\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][4]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[6\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[21\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[6\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[21\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][6]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[20\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[21\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[20\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[21\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][20]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_k_s1_agent_rsp_fifo\|mem\[1\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_k_s1_agent_rsp_fifo\|mem\[1\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_k_s1_agent_rsp_fifo\|mem\[1\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_k_s1_agent_rsp_fifo\|mem\[1\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_k_s1_agent_rsp_fifo|mem[1][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_pronto_s1_agent_rsp_fifo\|mem\[1\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_pronto_s1_agent_rsp_fifo\|mem\[1\]\[71\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_pronto_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_pronto_s1_agent_rsp_fifo\|mem\[1\]\[71\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pi_knn_classe_prevista_pronto_s1_agent_rsp_fifo|mem[1][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\|mem\[1\]\[64\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\|mem\[1\]\[71\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\|mem\[1\]\[71\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][64]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[7\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[7\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[7\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[7\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[7\]\[88\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[7\]\[89\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[7\]\[88\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[7\]\[89\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085946714 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][88]"}  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "Analysis & Synthesis" 0 -1 1587085946714 ""}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Duplicate registers merged to single register" { { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|sng_reset_p_knn_ordenar knn:knn0\|sng_reset_p_knn_distancia_euclidiana " "Duplicate register \"knn:knn0\|sng_reset_p_knn_ordenar\" merged to single register \"knn:knn0\|sng_reset_p_knn_distancia_euclidiana\"" {  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 551 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|sng_reset_p_knn_ordenar"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|sng_reset_p_knn_proximos knn:knn0\|sng_reset_p_knn_distancia_euclidiana " "Duplicate register \"knn:knn0\|sng_reset_p_knn_proximos\" merged to single register \"knn:knn0\|sng_reset_p_knn_distancia_euclidiana\"" {  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 551 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|sng_reset_p_knn_proximos"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|sng_reset_p_knn_treinamento knn:knn0\|sng_reset_p_knn_distancia_euclidiana " "Duplicate register \"knn:knn0\|sng_reset_p_knn_treinamento\" merged to single register \"knn:knn0\|sng_reset_p_knn_distancia_euclidiana\"" {  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 122 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|sng_reset_p_knn_treinamento"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_0_data_master_agent\|hold_waitrequest nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|rst1 " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_0_data_master_agent\|hold_waitrequest\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|rst1\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_0_data_master_agent|hold_waitrequest"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_0_instruction_master_agent\|hold_waitrequest nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|rst1 " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_0_instruction_master_agent\|hold_waitrequest\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|rst1\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_0_instruction_master_agent|hold_waitrequest"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_0_avalon_jtag_slave_translator\|waitrequest_reset_override nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|rst1 " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_0_avalon_jtag_slave_translator\|waitrequest_reset_override\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|rst1\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_0_avalon_jtag_slave_translator|waitrequest_reset_override"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mmu_0_s1_translator\|waitrequest_reset_override nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|rst1 " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mmu_0_s1_translator\|waitrequest_reset_override\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|rst1\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mmu_0_s1_translator|waitrequest_reset_override"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mmu_0_s2_translator\|waitrequest_reset_override nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|rst1 " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mmu_0_s2_translator\|waitrequest_reset_override\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|rst1\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mmu_0_s2_translator|waitrequest_reset_override"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_0_debug_mem_slave_translator\|waitrequest_reset_override nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|rst1 " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_0_debug_mem_slave_translator\|waitrequest_reset_override\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|rst1\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_0_debug_mem_slave_translator|waitrequest_reset_override"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator\|waitrequest_reset_override nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|rst1 " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator\|waitrequest_reset_override\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|rst1\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_distancia_s1_translator|waitrequest_reset_override"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|waitrequest_reset_override nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|rst1 " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator\|waitrequest_reset_override\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|rst1\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_pronto_s1_translator|waitrequest_reset_override"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator\|waitrequest_reset_override nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|rst1 " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator\|waitrequest_reset_override\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|rst1\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pi_knn_classe_prevista_s1_translator|waitrequest_reset_override"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|waitrequest_reset_override nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|rst1 " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\|waitrequest_reset_override\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|rst1\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|waitrequest_reset_override"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|waitrequest_reset_override nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|rst1 " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator\|waitrequest_reset_override\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|rst1\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_atributo_s1_translator|waitrequest_reset_override"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|waitrequest_reset_override nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|rst1 " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator\|waitrequest_reset_override\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|rst1\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_pronto_s1_translator|waitrequest_reset_override"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_s1_translator\|waitrequest_reset_override nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|rst1 " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_dados_s1_translator\|waitrequest_reset_override\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|rst1\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_dados_s1_translator|waitrequest_reset_override"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|waitrequest_reset_override nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|rst1 " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_k_s1_translator\|waitrequest_reset_override\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|rst1\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_k_s1_translator|waitrequest_reset_override"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|waitrequest_reset_override nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|rst1 " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_reset_s1_translator\|waitrequest_reset_override\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|rst1\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_reset_s1_translator|waitrequest_reset_override"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|waitrequest_reset_override nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|rst1 " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:po_knn_treinamento_s1_translator\|waitrequest_reset_override\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|rst1\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:po_knn_treinamento_s1_translator|waitrequest_reset_override"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator\|waitrequest_reset_override nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|rst1 " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator\|waitrequest_reset_override\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|rst1\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator|waitrequest_reset_override"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\|waitrequest_reset_override nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|rst1 " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\|waitrequest_reset_override\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|rst1\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_1_s1_translator\|waitrequest_reset_override nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|rst1 " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_1_s1_translator\|waitrequest_reset_override\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|rst1\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator|waitrequest_reset_override"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_0_avalon_usb_slave_translator\|waitrequest_reset_override nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|rst1 " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_0_avalon_usb_slave_translator\|waitrequest_reset_override\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|rst1\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_0_avalon_usb_slave_translator|waitrequest_reset_override"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|waitrequest_reset_override nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|rst1 " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator\|waitrequest_reset_override\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_JTAG_0:jtag_0\|alt_jtag_atlantic:nios2_sopc_JTAG_0_alt_jtag_atlantic\|rst1\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pll_0_pll_slave_translator|waitrequest_reset_override"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_0_instruction_master_limiter\|last_dest_id\[3\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_0_instruction_master_limiter\|last_channel\[2\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_0_instruction_master_limiter\|last_dest_id\[3\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_0_instruction_master_limiter\|last_channel\[2\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv" 222 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_0_instruction_master_limiter|last_dest_id[3]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[0\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[0\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[0\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[0\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo|mem[0][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[0\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[0\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo|mem[0][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[0\]\[71\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[0\]\[71\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo|mem[0][71]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[0\]\[86\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[0\]\[86\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo|mem[0][86]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[0\]\[87\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[0\]\[87\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo|mem[0][87]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[0\]\[88\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[0\]\[88\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo|mem[0][88]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[0\]\[89\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[0\]\[89\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo|mem[0][89]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo|mem[0][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[71\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[71\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[86\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[86\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo|mem[0][86]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[87\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[87\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo|mem[0][87]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[88\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[88\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo|mem[0][88]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[89\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[89\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo|mem[0][89]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[0\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[0\]\[71\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][71]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[0\]\[86\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[0\]\[86\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][86]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[0\]\[87\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[0\]\[87\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][87]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[0\]\[88\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[0\]\[88\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][88]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[0\]\[89\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[0\]\[89\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][89]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo\|mem\[0\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo\|mem\[0\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo\|mem\[0\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo\|mem\[0\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo\|mem\[0\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo\|mem\[0\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo\|mem\[0\]\[71\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo\|mem\[0\]\[71\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo\|mem\[0\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo\|mem\[0\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo\|mem\[0\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo\|mem\[0\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[0][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo\|mem\[0\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo\|mem\[0\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[0][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo\|mem\[0\]\[71\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo\|mem\[0\]\[71\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[0][71]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo|mem[0][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_pll_0_pll_slave_agent_rsp_fifo\|mem\[0\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_pll_0_pll_slave_agent_rsp_fifo\|mem\[0\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_pll_0_pll_slave_agent_rsp_fifo\|mem\[0\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_pll_0_pll_slave_agent_rsp_fifo\|mem\[0\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pll_0_pll_slave_agent_rsp_fifo|mem[0][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_pll_0_pll_slave_agent_rsp_fifo\|mem\[0\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_pll_0_pll_slave_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_pll_0_pll_slave_agent_rsp_fifo\|mem\[0\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_pll_0_pll_slave_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pll_0_pll_slave_agent_rsp_fifo|mem[0][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_pll_0_pll_slave_agent_rsp_fifo\|mem\[0\]\[71\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_pll_0_pll_slave_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_pll_0_pll_slave_agent_rsp_fifo\|mem\[0\]\[71\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_pll_0_pll_slave_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pll_0_pll_slave_agent_rsp_fifo|mem[0][71]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s1_agent_rsp_fifo\|mem\[0\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s1_agent_rsp_fifo\|mem\[0\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s1_agent_rsp_fifo\|mem\[0\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s1_agent_rsp_fifo\|mem\[0\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_0_s1_agent_rsp_fifo|mem[0][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s1_agent_rsp_fifo\|mem\[0\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s1_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s1_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_0_s1_agent_rsp_fifo|mem[0][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s1_agent_rsp_fifo\|mem\[0\]\[71\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s1_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s1_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_0_s1_agent_rsp_fifo|mem[0][71]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[0\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[0\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[0\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[0\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\|mem\[0\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\|mem\[0\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\|mem\[0\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\|mem\[0\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\|mem\[0\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\|mem\[0\]\[71\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][71]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_s1_agent_rsp_fifo\|mem\[0\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_s1_agent_rsp_fifo\|mem\[0\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_s1_agent_rsp_fifo\|mem\[0\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_s1_agent_rsp_fifo\|mem\[0\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_dados_s1_agent_rsp_fifo|mem[0][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_s1_agent_rsp_fifo\|mem\[0\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_s1_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_s1_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_dados_s1_agent_rsp_fifo|mem[0][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_s1_agent_rsp_fifo\|mem\[0\]\[71\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_s1_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_s1_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_dados_s1_agent_rsp_fifo|mem[0][71]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_pronto_s1_agent_rsp_fifo\|mem\[0\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_pronto_s1_agent_rsp_fifo\|mem\[0\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_pronto_s1_agent_rsp_fifo\|mem\[0\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_pronto_s1_agent_rsp_fifo\|mem\[0\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_dados_pronto_s1_agent_rsp_fifo|mem[0][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_pronto_s1_agent_rsp_fifo\|mem\[0\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_pronto_s1_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_pronto_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_pronto_s1_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_dados_pronto_s1_agent_rsp_fifo|mem[0][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_pronto_s1_agent_rsp_fifo\|mem\[0\]\[71\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_pronto_s1_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_pronto_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_pronto_s1_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_dados_pronto_s1_agent_rsp_fifo|mem[0][71]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_s1_agent_rsp_fifo\|mem\[0\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_s1_agent_rsp_fifo\|mem\[0\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_s1_agent_rsp_fifo\|mem\[0\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_s1_agent_rsp_fifo\|mem\[0\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pi_knn_classe_prevista_s1_agent_rsp_fifo|mem[0][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_s1_agent_rsp_fifo\|mem\[0\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_s1_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_s1_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pi_knn_classe_prevista_s1_agent_rsp_fifo|mem[0][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_s1_agent_rsp_fifo\|mem\[0\]\[71\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_s1_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_s1_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pi_knn_classe_prevista_s1_agent_rsp_fifo|mem[0][71]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_k_s1_agent_rsp_fifo\|mem\[0\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_k_s1_agent_rsp_fifo\|mem\[0\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_k_s1_agent_rsp_fifo\|mem\[0\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_k_s1_agent_rsp_fifo\|mem\[0\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_k_s1_agent_rsp_fifo|mem[0][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_k_s1_agent_rsp_fifo\|mem\[0\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_k_s1_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_k_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_k_s1_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_k_s1_agent_rsp_fifo|mem[0][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_k_s1_agent_rsp_fifo\|mem\[0\]\[71\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_k_s1_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_k_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_k_s1_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_k_s1_agent_rsp_fifo|mem[0][71]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_distancia_s1_agent_rsp_fifo\|mem\[0\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_distancia_s1_agent_rsp_fifo\|mem\[0\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_distancia_s1_agent_rsp_fifo\|mem\[0\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_distancia_s1_agent_rsp_fifo\|mem\[0\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pi_knn_classe_prevista_distancia_s1_agent_rsp_fifo|mem[0][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_distancia_s1_agent_rsp_fifo\|mem\[0\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_distancia_s1_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_distancia_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_distancia_s1_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pi_knn_classe_prevista_distancia_s1_agent_rsp_fifo|mem[0][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_distancia_s1_agent_rsp_fifo\|mem\[0\]\[71\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_distancia_s1_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_distancia_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_distancia_s1_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pi_knn_classe_prevista_distancia_s1_agent_rsp_fifo|mem[0][71]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo\|mem\[0\]\[64\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo\|mem\[0\]\[108\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo\|mem\[0\]\[64\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo\|mem\[0\]\[108\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo|mem[0][64]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo\|mem\[0\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo\|mem\[0\]\[108\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo\|mem\[0\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo\|mem\[0\]\[108\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo|mem[0][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo\|mem\[0\]\[71\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo\|mem\[0\]\[108\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo\|mem\[0\]\[71\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo\|mem\[0\]\[108\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo|mem[0][71]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo\|mem\[0\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo\|mem\[0\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo\|mem\[0\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo\|mem\[0\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo|mem[0][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|D_ctrl_jmp_direct nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|D_ctrl_a_not_src " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|D_ctrl_jmp_direct\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|D_ctrl_a_not_src\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 4265 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|D_ctrl_jmp_direct"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|D_ctrl_b_not_src nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|D_ctrl_b_is_dst " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|D_ctrl_b_not_src\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|D_ctrl_b_is_dst\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 4237 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|D_ctrl_b_not_src"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[1\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[1\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[1\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[1\]\[71\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[1\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[1\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][71]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[1\]\[86\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[1\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[1\]\[86\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[1\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][86]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[1\]\[87\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[1\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[1\]\[87\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[1\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][87]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[1\]\[88\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[1\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[1\]\[88\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[1\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][88]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[1\]\[89\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[1\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[1\]\[89\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[1\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][89]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[1\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[1\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[1\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[1\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[2\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[2\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[2\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[2\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[2\]\[71\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[2\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[2\]\[71\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[2\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][71]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[2\]\[86\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[2\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[2\]\[86\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[2\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][86]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[2\]\[87\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[2\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[2\]\[87\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[2\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][87]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[2\]\[88\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[2\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[2\]\[88\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[2\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][88]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[2\]\[89\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[2\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[2\]\[89\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[2\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][89]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[0\]\[44\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[0\]\[37\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[0\]\[44\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[0\]\[37\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][44]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[0\]\[45\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[0\]\[37\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[0\]\[45\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[0\]\[37\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][45]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[0\]\[49\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[0\]\[37\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[0\]\[49\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[0\]\[37\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][49]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[0\]\[51\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[0\]\[37\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[0\]\[51\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[0\]\[37\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][51]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[0\]\[78\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[0\]\[37\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[0\]\[78\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[0\]\[37\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][78]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[0\]\[80\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[0\]\[37\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[0\]\[80\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[0\]\[37\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][80]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[2\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[2\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[2\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[2\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rsp_fifo\|mem\[0\]\[64\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rsp_fifo\|mem\[0\]\[108\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rsp_fifo\|mem\[0\]\[64\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rsp_fifo\|mem\[0\]\[108\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rsp_fifo|mem[0][64]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rsp_fifo\|mem\[0\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rsp_fifo\|mem\[0\]\[108\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rsp_fifo\|mem\[0\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rsp_fifo\|mem\[0\]\[108\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rsp_fifo|mem[0][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rsp_fifo\|mem\[0\]\[71\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rsp_fifo\|mem\[0\]\[108\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rsp_fifo\|mem\[0\]\[71\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rsp_fifo\|mem\[0\]\[108\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rsp_fifo|mem[0][71]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_buffer_0_avalon_char_control_slave_translator\|waitrequest_reset_override nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_buffer_0_avalon_char_buffer_slave_translator\|waitrequest_reset_override " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_buffer_0_avalon_char_control_slave_translator\|waitrequest_reset_override\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_buffer_0_avalon_char_buffer_slave_translator\|waitrequest_reset_override\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_buffer_0_avalon_char_control_slave_translator|waitrequest_reset_override"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[3\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[3\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[3\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[3\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[3\]\[71\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[3\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[3\]\[71\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[3\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][71]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[3\]\[86\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[3\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[3\]\[86\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[3\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][86]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[3\]\[87\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[3\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[3\]\[87\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[3\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][87]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[3\]\[88\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[3\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[3\]\[88\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[3\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][88]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[3\]\[89\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[3\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[3\]\[89\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[3\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][89]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[3\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[3\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[3\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[3\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[4\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[4\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[4\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[4\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[4\]\[71\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[4\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[4\]\[71\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[4\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][71]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[4\]\[86\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[4\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[4\]\[86\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[4\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][86]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[4\]\[87\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[4\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[4\]\[87\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[4\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][87]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[4\]\[88\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[4\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[4\]\[88\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[4\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][88]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[4\]\[89\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[4\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[4\]\[89\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[4\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][89]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[4\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[4\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[4\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[4\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[5\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[5\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[5\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[5\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[5\]\[71\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[5\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[5\]\[71\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[5\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][71]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[5\]\[86\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[5\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[5\]\[86\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[5\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][86]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[5\]\[87\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[5\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[5\]\[87\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[5\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][87]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[5\]\[88\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[5\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[5\]\[88\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[5\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][88]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[5\]\[89\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[5\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[5\]\[89\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[5\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][89]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[5\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[5\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[5\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[5\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[10\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[10\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][10]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[11\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[11\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][11]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[12\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[12\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][12]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[13\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[13\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][13]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[14\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[14\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][14]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[15\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[15\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][15]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[17\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[17\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][17]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[1\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[1\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][1]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[22\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[22\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][22]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[23\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[23\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][23]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[24\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[24\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][24]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[25\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[25\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][25]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[26\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[26\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][26]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[27\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[27\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][27]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[28\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[28\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][28]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[29\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[29\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][29]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[2\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[2\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][2]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[30\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[30\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][30]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[31\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[31\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][31]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[3\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[3\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][3]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[5\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[5\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][5]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[7\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[7\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][7]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[8\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[8\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][8]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[9\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[9\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][9]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[19\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[18\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[19\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[18\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][19]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[20\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[18\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[20\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[18\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][20]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[21\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[18\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[21\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[18\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][21]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[4\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[18\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[4\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[18\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][4]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[6\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[18\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[6\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[18\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][6]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[6\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[6\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[6\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[6\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[6\]\[71\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[6\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[6\]\[71\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[6\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][71]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[6\]\[86\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[6\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[6\]\[86\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[6\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][86]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[6\]\[87\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[6\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[6\]\[87\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[6\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][87]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[6\]\[88\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[6\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[6\]\[88\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[6\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][88]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[6\]\[89\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[6\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[6\]\[89\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[6\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][89]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[6\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[6\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[6\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[6\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[17\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[17\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[0].classe[17]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[18\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[18\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[0].classe[18]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[19\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[19\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[0].classe[19]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[20\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[20\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[0].classe[20]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[21\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[21\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[0].classe[21]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[22\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[22\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[0].classe[22]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[23\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[23\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[0].classe[23]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[24\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[24\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[0].classe[24]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[25\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[25\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[0].classe[25]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[26\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[26\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[0].classe[26]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[27\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[27\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[0].classe[27]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[28\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[28\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[0].classe[28]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[29\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[29\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[0].classe[29]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[30\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[30\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[0].classe[30]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[17\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[17\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[1].classe[17]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[18\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[18\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[1].classe[18]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[19\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[19\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[1].classe[19]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[20\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[20\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[1].classe[20]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[21\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[21\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[1].classe[21]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[22\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[22\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[1].classe[22]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[23\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[23\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[1].classe[23]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[24\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[24\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[1].classe[24]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[25\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[25\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[1].classe[25]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[26\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[26\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[1].classe[26]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[27\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[27\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[1].classe[27]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[28\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[28\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[1].classe[28]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[29\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[29\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[1].classe[29]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[30\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[30\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[1].classe[30]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[17\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[17\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[2].classe[17]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[18\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[18\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[2].classe[18]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[19\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[19\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[2].classe[19]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[20\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[20\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[2].classe[20]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[21\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[21\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[2].classe[21]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[22\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[22\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[2].classe[22]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[23\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[23\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[2].classe[23]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[24\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[24\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[2].classe[24]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[25\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[25\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[2].classe[25]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[26\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[26\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[2].classe[26]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[27\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[27\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[2].classe[27]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[28\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[28\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[2].classe[28]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[29\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[29\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[2].classe[29]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[30\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[30\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[2].classe[30]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[17\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[17\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[3].classe[17]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[18\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[18\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[3].classe[18]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[19\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[19\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[3].classe[19]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[20\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[20\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[3].classe[20]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[21\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[21\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[3].classe[21]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[22\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[22\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[3].classe[22]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[23\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[23\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[3].classe[23]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[24\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[24\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[3].classe[24]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[25\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[25\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[3].classe[25]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[26\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[26\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[3].classe[26]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[27\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[27\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[3].classe[27]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[28\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[28\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[3].classe[28]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[29\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[29\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[3].classe[29]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[30\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[30\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[3].classe[30]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[17\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[17\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[4].classe[17]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[18\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[18\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[4].classe[18]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[19\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[19\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[4].classe[19]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[20\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[20\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[4].classe[20]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[21\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[21\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[4].classe[21]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[22\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[22\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[4].classe[22]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[23\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[23\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[4].classe[23]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[24\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[24\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[4].classe[24]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[25\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[25\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[4].classe[25]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[26\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[26\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[4].classe[26]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[27\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[27\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[4].classe[27]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[28\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[28\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[4].classe[28]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[29\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[29\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[4].classe[29]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[30\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[30\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[4].classe[30]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[17\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[17\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[5].classe[17]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[18\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[18\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[5].classe[18]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[19\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[19\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[5].classe[19]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[20\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[20\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[5].classe[20]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[21\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[21\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[5].classe[21]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[22\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[22\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[5].classe[22]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[23\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[23\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[5].classe[23]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[24\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[24\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[5].classe[24]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[25\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[25\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[5].classe[25]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[26\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[26\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[5].classe[26]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[27\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[27\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[5].classe[27]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[28\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[28\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[5].classe[28]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[29\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[29\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[5].classe[29]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[30\] knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[16\] " "Duplicate register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[30\]\" merged to single register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[16\]\"" {  } {  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[5].classe[30]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_pronto_s1_agent_rsp_fifo\|mem\[0\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_pronto_s1_agent_rsp_fifo\|mem\[0\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_pronto_s1_agent_rsp_fifo\|mem\[0\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_pronto_s1_agent_rsp_fifo\|mem\[0\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pi_knn_classe_prevista_pronto_s1_agent_rsp_fifo|mem[0][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_pronto_s1_agent_rsp_fifo\|mem\[0\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_pronto_s1_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_pronto_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_pronto_s1_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pi_knn_classe_prevista_pronto_s1_agent_rsp_fifo|mem[0][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_pronto_s1_agent_rsp_fifo\|mem\[0\]\[71\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_pronto_s1_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_pronto_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_pronto_s1_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pi_knn_classe_prevista_pronto_s1_agent_rsp_fifo|mem[0][71]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_atributo_s1_agent_rsp_fifo\|mem\[0\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_atributo_s1_agent_rsp_fifo\|mem\[0\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_atributo_s1_agent_rsp_fifo\|mem\[0\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_atributo_s1_agent_rsp_fifo\|mem\[0\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_dados_atributo_s1_agent_rsp_fifo|mem[0][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_atributo_s1_agent_rsp_fifo\|mem\[0\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_atributo_s1_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_atributo_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_atributo_s1_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_dados_atributo_s1_agent_rsp_fifo|mem[0][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_atributo_s1_agent_rsp_fifo\|mem\[0\]\[71\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_atributo_s1_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_atributo_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_atributo_s1_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_dados_atributo_s1_agent_rsp_fifo|mem[0][71]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo\|mem\[0\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo\|mem\[0\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo\|mem\[0\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo\|mem\[0\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo\|mem\[0\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo\|mem\[0\]\[71\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][71]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo\|mem\[0\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo\|mem\[0\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo\|mem\[0\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo\|mem\[0\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo\|mem\[0\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo\|mem\[0\]\[71\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][71]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_treinamento_s1_agent_rsp_fifo\|mem\[0\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_treinamento_s1_agent_rsp_fifo\|mem\[0\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_treinamento_s1_agent_rsp_fifo\|mem\[0\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_treinamento_s1_agent_rsp_fifo\|mem\[0\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_treinamento_s1_agent_rsp_fifo|mem[0][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_treinamento_s1_agent_rsp_fifo\|mem\[0\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_treinamento_s1_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_treinamento_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_treinamento_s1_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_treinamento_s1_agent_rsp_fifo|mem[0][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_treinamento_s1_agent_rsp_fifo\|mem\[0\]\[71\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_treinamento_s1_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_treinamento_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_treinamento_s1_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_treinamento_s1_agent_rsp_fifo|mem[0][71]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_reset_s1_agent_rsp_fifo\|mem\[0\]\[72\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_reset_s1_agent_rsp_fifo\|mem\[0\]\[109\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_reset_s1_agent_rsp_fifo\|mem\[0\]\[72\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_reset_s1_agent_rsp_fifo\|mem\[0\]\[109\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_reset_s1_agent_rsp_fifo|mem[0][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_reset_s1_agent_rsp_fifo\|mem\[0\]\[70\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_reset_s1_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_reset_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_reset_s1_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_reset_s1_agent_rsp_fifo|mem[0][70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_reset_s1_agent_rsp_fifo\|mem\[0\]\[71\] nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_reset_s1_agent_rsp_fifo\|mem\[0\]\[64\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_reset_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_reset_s1_agent_rsp_fifo\|mem\[0\]\[64\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085947004 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_reset_s1_agent_rsp_fifo|mem[0][71]"}  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "Analysis & Synthesis" 0 -1 1587085947004 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_cmd_width_adapter\|byteen_reg\[3\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_cmd_width_adapter\|byteen_reg\[3\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" 471 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947141 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_cmd_width_adapter|byteen_reg[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo\|mem\[1\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo\|mem\[1\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947142 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo|mem[1][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rsp_fifo\|mem\[1\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rsp_fifo\|mem\[1\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947142 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_distancia_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_distancia_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947142 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pi_knn_classe_prevista_distancia_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_k_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_k_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947142 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_k_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_reset_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_reset_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947142 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_reset_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_treinamento_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_treinamento_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947142 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_treinamento_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_atributo_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_atributo_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947142 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_dados_atributo_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_pronto_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_pronto_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947142 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pi_knn_classe_prevista_pronto_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947143 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pi_knn_classe_prevista_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_pronto_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_pronto_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947143 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_dados_pronto_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947143 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_dados_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947143 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947143 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947143 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[7\]\[89\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[7\]\[89\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947143 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][89]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947143 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_0_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_pll_0_pll_slave_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_pll_0_pll_slave_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947143 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pll_0_pll_slave_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[89\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[89\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947143 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[1\]\[89\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[1\]\[89\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947144 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo|mem[1][89]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947144 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947144 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[1\]\[80\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[1\]\[80\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947144 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][80]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|ctrl_readdata\[0\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 169 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947144 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|ctrl_readdata[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|buf_readdata\[7\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_VGA_BUFFER_0:vga_buffer_0\|buf_readdata\[7\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_BUFFER_0.v" 179 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947144 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_VGA_BUFFER_0:vga_buffer_0|buf_readdata[7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[10\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_RS232_0:rs232_0\|readdata\[10\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_RS232_0.v" 136 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947145 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_RS232_0:rs232_0|readdata[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_break:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_break\|trigger_state data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_break:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_break\|trigger_state\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1045 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947147 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_oci_break:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_break|trigger_state"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo\|mem\[0\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo\|mem\[0\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947151 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_0_s2_agent_rsp_fifo|mem[0][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mmu_0_s2_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mmu_0_s2_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947151 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mmu_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mmu_0_s2_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mmu_0_s2_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947151 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mmu_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mmu_0_s2_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mmu_0_s2_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947152 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mmu_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mmu_0_s2_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mmu_0_s2_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947152 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mmu_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mmu_0_s2_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mmu_0_s2_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947152 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mmu_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rsp_fifo\|mem\[0\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rsp_fifo\|mem\[0\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947152 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rsp_fifo|mem[0][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_buffer_0_avalon_char_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_buffer_0_avalon_char_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947152 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_buffer_0_avalon_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_buffer_0_avalon_char_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_buffer_0_avalon_char_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947152 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_buffer_0_avalon_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_buffer_0_avalon_char_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_buffer_0_avalon_char_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947152 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_buffer_0_avalon_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_buffer_0_avalon_char_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_buffer_0_avalon_char_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947152 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_buffer_0_avalon_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_buffer_0_avalon_char_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_buffer_0_avalon_char_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947153 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_buffer_0_avalon_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_distancia_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_distancia_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947153 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pi_knn_classe_prevista_distancia_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pi_knn_classe_prevista_distancia_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pi_knn_classe_prevista_distancia_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947153 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pi_knn_classe_prevista_distancia_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pi_knn_classe_prevista_distancia_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pi_knn_classe_prevista_distancia_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947153 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pi_knn_classe_prevista_distancia_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pi_knn_classe_prevista_distancia_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pi_knn_classe_prevista_distancia_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947153 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pi_knn_classe_prevista_distancia_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pi_knn_classe_prevista_distancia_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pi_knn_classe_prevista_distancia_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947153 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pi_knn_classe_prevista_distancia_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pi_knn_classe_prevista_distancia_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pi_knn_classe_prevista_distancia_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947153 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pi_knn_classe_prevista_distancia_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_k_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_k_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947153 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_k_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_k_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_k_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947153 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:po_knn_k_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_k_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_k_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947154 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:po_knn_k_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_k_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_k_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947154 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:po_knn_k_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_k_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_k_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947154 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:po_knn_k_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_k_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_k_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947154 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:po_knn_k_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_reset_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_reset_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947154 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_reset_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_reset_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_reset_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947154 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:po_knn_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_reset_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_reset_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947154 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:po_knn_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_reset_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_reset_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947154 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:po_knn_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_reset_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_reset_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947154 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:po_knn_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_reset_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_reset_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947155 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:po_knn_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_treinamento_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_treinamento_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947155 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_treinamento_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_treinamento_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_treinamento_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947155 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:po_knn_treinamento_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_treinamento_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_treinamento_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947155 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:po_knn_treinamento_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_treinamento_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_treinamento_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947155 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:po_knn_treinamento_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_treinamento_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_treinamento_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947155 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:po_knn_treinamento_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_treinamento_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_treinamento_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947155 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:po_knn_treinamento_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_atributo_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_atributo_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947155 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_dados_atributo_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_dados_atributo_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_dados_atributo_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947155 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:po_knn_dados_atributo_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_dados_atributo_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_dados_atributo_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947156 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:po_knn_dados_atributo_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_dados_atributo_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_dados_atributo_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947156 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:po_knn_dados_atributo_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_dados_atributo_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_dados_atributo_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947156 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:po_knn_dados_atributo_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_dados_atributo_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_dados_atributo_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947156 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:po_knn_dados_atributo_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_pronto_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_pronto_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947156 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pi_knn_classe_prevista_pronto_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pi_knn_classe_prevista_pronto_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pi_knn_classe_prevista_pronto_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947156 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pi_knn_classe_prevista_pronto_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pi_knn_classe_prevista_pronto_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pi_knn_classe_prevista_pronto_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947156 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pi_knn_classe_prevista_pronto_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pi_knn_classe_prevista_pronto_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pi_knn_classe_prevista_pronto_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947156 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pi_knn_classe_prevista_pronto_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pi_knn_classe_prevista_pronto_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pi_knn_classe_prevista_pronto_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947156 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pi_knn_classe_prevista_pronto_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pi_knn_classe_prevista_pronto_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pi_knn_classe_prevista_pronto_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947157 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pi_knn_classe_prevista_pronto_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947157 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pi_knn_classe_prevista_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pi_knn_classe_prevista_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pi_knn_classe_prevista_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947157 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pi_knn_classe_prevista_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pi_knn_classe_prevista_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pi_knn_classe_prevista_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947157 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pi_knn_classe_prevista_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pi_knn_classe_prevista_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pi_knn_classe_prevista_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947157 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pi_knn_classe_prevista_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pi_knn_classe_prevista_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pi_knn_classe_prevista_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947157 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pi_knn_classe_prevista_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pi_knn_classe_prevista_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pi_knn_classe_prevista_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947157 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pi_knn_classe_prevista_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_pronto_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_pronto_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947157 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_dados_pronto_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_dados_pronto_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_dados_pronto_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947157 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:po_knn_dados_pronto_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_dados_pronto_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_dados_pronto_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947157 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:po_knn_dados_pronto_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_dados_pronto_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_dados_pronto_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947158 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:po_knn_dados_pronto_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_dados_pronto_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_dados_pronto_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947158 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:po_knn_dados_pronto_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_dados_pronto_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_dados_pronto_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947158 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:po_knn_dados_pronto_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947158 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_dados_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_dados_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_dados_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947158 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:po_knn_dados_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_dados_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_dados_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947158 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:po_knn_dados_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_dados_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_dados_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947158 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:po_knn_dados_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_dados_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_dados_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947158 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:po_knn_dados_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_dados_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:po_knn_dados_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947158 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:po_knn_dados_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947159 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947159 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947159 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947159 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947159 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947159 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947159 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947159 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947159 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947160 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947160 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947160 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947160 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947160 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947160 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947160 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947160 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947160 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[6\]\[64\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[6\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947161 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947161 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_0_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mmu_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mmu_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947161 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mmu_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mmu_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mmu_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947161 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mmu_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mmu_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mmu_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947161 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mmu_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mmu_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mmu_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947161 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mmu_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mmu_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mmu_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947161 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mmu_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_pll_0_pll_slave_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_pll_0_pll_slave_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947161 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pll_0_pll_slave_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_pll_0_pll_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_pll_0_pll_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947161 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_pll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_pll_0_pll_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_pll_0_pll_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947162 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_pll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_pll_0_pll_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_pll_0_pll_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947162 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_pll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_pll_0_pll_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_pll_0_pll_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947162 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_pll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_pll_0_pll_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_pll_0_pll_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947162 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_pll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947162 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947162 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947162 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947163 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947163 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947163 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947163 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:usb_0_avalon_usb_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:usb_0_avalon_usb_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947163 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_0_avalon_usb_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:usb_0_avalon_usb_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:usb_0_avalon_usb_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947163 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_0_avalon_usb_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:usb_0_avalon_usb_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:usb_0_avalon_usb_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947163 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_0_avalon_usb_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:usb_0_avalon_usb_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:usb_0_avalon_usb_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947163 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_0_avalon_usb_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:usb_0_avalon_usb_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:usb_0_avalon_usb_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947163 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_0_avalon_usb_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947164 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947164 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947164 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947164 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947164 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947164 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947164 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947164 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947165 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947165 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947165 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947165 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[0\]\[37\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[0\]\[37\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947165 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][37]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_buffer_0_avalon_char_buffer_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_buffer_0_avalon_char_buffer_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947165 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_buffer_0_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_buffer_0_avalon_char_buffer_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_buffer_0_avalon_char_buffer_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947165 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_buffer_0_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_buffer_0_avalon_char_buffer_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_buffer_0_avalon_char_buffer_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947165 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_buffer_0_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_buffer_0_avalon_char_buffer_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_buffer_0_avalon_char_buffer_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947166 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_buffer_0_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_buffer_0_avalon_char_buffer_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_buffer_0_avalon_char_buffer_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947166 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_buffer_0_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[5\]\[64\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[5\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947172 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[4\]\[64\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[4\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947179 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[3\]\[64\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[3\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947186 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[2\]\[64\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[2\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947193 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947200 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947206 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947207 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947207 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947207 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947207 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947207 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[1\]\[31\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947225 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rdata_fifo\|mem\[1\]\[7\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rdata_fifo\|mem\[1\]\[7\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947225 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo\|mem\[0\]\[0\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947232 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rdata_fifo\|mem\[0\]\[7\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rdata_fifo\|mem\[0\]\[7\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947232 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[31\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[31\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947238 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[30\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[30\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947238 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[29\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[29\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947238 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[28\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[28\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947238 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[27\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[27\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947239 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[26\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[26\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947239 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[25\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[25\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947239 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[24\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[24\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947239 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[23\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[23\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947239 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[22\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[22\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947239 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[17\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[17\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947239 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[15\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[15\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947239 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[14\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[14\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947239 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[13\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[13\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947240 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[12\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[12\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947240 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[11\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[11\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947240 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[10\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[10\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947240 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[9\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[9\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947240 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[8\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[8\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947240 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[7\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[7\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947240 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[5\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[5\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947240 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[3\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[3\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947240 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[2\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[2\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947241 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[1\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[1\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947241 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[0\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[0\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947241 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[31\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[31\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947241 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[30\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[30\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947241 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[29\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[29\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947241 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[28\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[28\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947241 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[27\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[27\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947241 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[26\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[26\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947241 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[25\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[25\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947242 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[24\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[24\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947242 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[23\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[23\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947242 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[22\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[22\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947242 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[17\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[17\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947242 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[15\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[15\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947243 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[14\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[14\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947243 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[13\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[13\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947243 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[12\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[12\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947243 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[11\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[11\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947243 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[10\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[10\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947243 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[9\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[9\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947243 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[8\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[8\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947243 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[7\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[7\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947243 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[5\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[5\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947244 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[3\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[3\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947244 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[2\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[2\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947244 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[1\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[1\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947244 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[0\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_003\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[0\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947244 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk\|dbrk_break data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk\|dbrk_break\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 1363 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947287 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_dbrk|dbrk_break"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[31\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[31\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947660 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[31\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[31\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085947660 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter\|data_reg\[23\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter\|data_reg\[23\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" 970 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085948788 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter\|data_reg\[15\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter\|data_reg\[15\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" 970 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085948788 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter\|data_reg\[7\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter\|data_reg\[7\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" 970 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085948788 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_buffer_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[1\]\[50\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[1\]\[50\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085948789 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][50]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_break:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_break\|trigbrktype data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_nios2_oci_break:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_break\|trigbrktype\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 811 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085948791 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_nios2_oci_break:the_nios2_sopc_NIOS2_0_cpu_nios2_oci_break|trigbrktype"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[23\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[23\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085948831 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[15\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[15\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085948831 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[7\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[7\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085948831 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[23\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[23\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085948831 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[15\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[15\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085948831 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[7\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[7\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085948832 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[0\]\[50\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo\|mem\[0\]\[50\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085948832 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_buffer_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][50]"}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Duplicate registers merged to single register" { { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|M_div_src1\[0\] nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|M_target_pcb\[0\] " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|M_div_src1\[0\]\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|M_target_pcb\[0\]\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 9972 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085949131 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|M_div_src1[0]"}  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "Analysis & Synthesis" 0 -1 1587085949131 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085966815 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[1\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[1\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975756 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo|mem[1][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo\|mem\[1\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo\|mem\[1\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975756 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo\|mem\[1\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo\|mem\[1\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975756 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[1][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_pll_0_pll_slave_agent_rsp_fifo\|mem\[1\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_pll_0_pll_slave_agent_rsp_fifo\|mem\[1\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975756 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pll_0_pll_slave_agent_rsp_fifo|mem[1][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s1_agent_rsp_fifo\|mem\[1\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s1_agent_rsp_fifo\|mem\[1\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975756 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_0_s1_agent_rsp_fifo|mem[1][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\|mem\[1\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\|mem\[1\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975756 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo\|mem\[1\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo\|mem\[1\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975756 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo\|mem\[1\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo\|mem\[1\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975756 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_s1_agent_rsp_fifo\|mem\[1\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_s1_agent_rsp_fifo\|mem\[1\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975756 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_dados_s1_agent_rsp_fifo|mem[1][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_pronto_s1_agent_rsp_fifo\|mem\[1\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_pronto_s1_agent_rsp_fifo\|mem\[1\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975757 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_dados_pronto_s1_agent_rsp_fifo|mem[1][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_s1_agent_rsp_fifo\|mem\[1\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_s1_agent_rsp_fifo\|mem\[1\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975757 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pi_knn_classe_prevista_s1_agent_rsp_fifo|mem[1][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_pronto_s1_agent_rsp_fifo\|mem\[1\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_pronto_s1_agent_rsp_fifo\|mem\[1\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975757 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pi_knn_classe_prevista_pronto_s1_agent_rsp_fifo|mem[1][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_atributo_s1_agent_rsp_fifo\|mem\[1\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_atributo_s1_agent_rsp_fifo\|mem\[1\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975757 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_dados_atributo_s1_agent_rsp_fifo|mem[1][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_treinamento_s1_agent_rsp_fifo\|mem\[1\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_treinamento_s1_agent_rsp_fifo\|mem\[1\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975757 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_treinamento_s1_agent_rsp_fifo|mem[1][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_reset_s1_agent_rsp_fifo\|mem\[1\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_reset_s1_agent_rsp_fifo\|mem\[1\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975757 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_reset_s1_agent_rsp_fifo|mem[1][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_k_s1_agent_rsp_fifo\|mem\[1\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_k_s1_agent_rsp_fifo\|mem\[1\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975757 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_k_s1_agent_rsp_fifo|mem[1][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_distancia_s1_agent_rsp_fifo\|mem\[1\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_distancia_s1_agent_rsp_fifo\|mem\[1\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975757 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pi_knn_classe_prevista_distancia_s1_agent_rsp_fifo|mem[1][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975757 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo|mem[1][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[7\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[7\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975760 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[0\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo\|mem\[0\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975764 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_0_avalon_usb_slave_agent_rsp_fifo|mem[0][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo\|mem\[0\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo\|mem\[0\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975764 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo\|mem\[0\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo\|mem\[0\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975764 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo|mem[0][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_pll_0_pll_slave_agent_rsp_fifo\|mem\[0\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_pll_0_pll_slave_agent_rsp_fifo\|mem\[0\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975764 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pll_0_pll_slave_agent_rsp_fifo|mem[0][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s1_agent_rsp_fifo\|mem\[0\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mmu_0_s1_agent_rsp_fifo\|mem\[0\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975765 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mmu_0_s1_agent_rsp_fifo|mem[0][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\|mem\[0\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\|mem\[0\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975765 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo\|mem\[0\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo\|mem\[0\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975765 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo\|mem\[0\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo\|mem\[0\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975765 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_s1_agent_rsp_fifo\|mem\[0\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_s1_agent_rsp_fifo\|mem\[0\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975765 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_dados_s1_agent_rsp_fifo|mem[0][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_pronto_s1_agent_rsp_fifo\|mem\[0\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_pronto_s1_agent_rsp_fifo\|mem\[0\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975765 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_dados_pronto_s1_agent_rsp_fifo|mem[0][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_s1_agent_rsp_fifo\|mem\[0\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_s1_agent_rsp_fifo\|mem\[0\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975766 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pi_knn_classe_prevista_s1_agent_rsp_fifo|mem[0][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_pronto_s1_agent_rsp_fifo\|mem\[0\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_pronto_s1_agent_rsp_fifo\|mem\[0\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975766 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pi_knn_classe_prevista_pronto_s1_agent_rsp_fifo|mem[0][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_atributo_s1_agent_rsp_fifo\|mem\[0\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_dados_atributo_s1_agent_rsp_fifo\|mem\[0\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975766 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_dados_atributo_s1_agent_rsp_fifo|mem[0][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_treinamento_s1_agent_rsp_fifo\|mem\[0\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_treinamento_s1_agent_rsp_fifo\|mem\[0\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975766 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_treinamento_s1_agent_rsp_fifo|mem[0][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_reset_s1_agent_rsp_fifo\|mem\[0\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_reset_s1_agent_rsp_fifo\|mem\[0\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975766 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_reset_s1_agent_rsp_fifo|mem[0][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_k_s1_agent_rsp_fifo\|mem\[0\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:po_knn_k_s1_agent_rsp_fifo\|mem\[0\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975766 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:po_knn_k_s1_agent_rsp_fifo|mem[0][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_distancia_s1_agent_rsp_fifo\|mem\[0\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pi_knn_classe_prevista_distancia_s1_agent_rsp_fifo\|mem\[0\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975766 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pi_knn_classe_prevista_distancia_s1_agent_rsp_fifo|mem[0][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975767 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo|mem[0][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[6\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[6\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975770 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[5\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[5\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975776 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[4\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[4\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975783 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[3\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[3\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975790 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[2\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[2\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975797 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[1\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[1\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975803 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[0\]\[108\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\|mem\[0\]\[108\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085975810 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][108]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|share_count_zero_flag data_in VCC " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|share_count_zero_flag\" with stuck data_in port to stuck value VCC" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" 190 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085977949 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_007\|share_count_zero_flag data_in VCC " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_007\|share_count_zero_flag\" with stuck data_in port to stuck value VCC" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" 190 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085977949 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_007|share_count_zero_flag"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_004\|share_count_zero_flag data_in VCC " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_004\|share_count_zero_flag\" with stuck data_in port to stuck value VCC" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" 190 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085977950 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count_zero_flag"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|div_src2_eq_zero data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|div_src2_eq_zero\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 6272 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085977951 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|div_src2_eq_zero"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|share_count\[0\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|share_count\[0\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" 206 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085977966 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_007\|share_count\[0\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_007\|share_count\[0\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" 206 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085977966 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_007|share_count[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_004\|share_count\[0\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_mm_interconnect_0:mm_interconnect_0\|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_004\|share_count\[0\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_mm_interconnect_0_cmd_mux_003.sv" 206 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085977967 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_mm_interconnect_0:mm_interconnect_0|nios2_sopc_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[16\] data_in GND " "Reduced register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[16\]\" with stuck data_in port to stuck value GND" {  } {  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085979325 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[5].classe[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[16\] data_in GND " "Reduced register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[16\]\" with stuck data_in port to stuck value GND" {  } {  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085979327 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[0].classe[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[16\] data_in GND " "Reduced register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[16\]\" with stuck data_in port to stuck value GND" {  } {  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085979328 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[1].classe[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[16\] data_in GND " "Reduced register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[16\]\" with stuck data_in port to stuck value GND" {  } {  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085979330 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[2].classe[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[16\] data_in GND " "Reduced register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[16\]\" with stuck data_in port to stuck value GND" {  } {  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085979331 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[3].classe[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[16\] data_in GND " "Reduced register \"knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[16\]\" with stuck data_in port to stuck value GND" {  } {  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085979334 "|KNN_NIOS2|knn:knn0|\p_knn_proximos:v_k_proximos[4].classe[16]"}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Duplicate registers merged to single register" { { "Info" "IMLS_MLS_DUP_REG_INFO" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\|nios2_sopc_NIOS2_0_cpu_debug_slave_tck:the_nios2_sopc_NIOS2_0_cpu_debug_slave_tck\|DRsize.011 nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\|nios2_sopc_NIOS2_0_cpu_debug_slave_tck:the_nios2_sopc_NIOS2_0_cpu_debug_slave_tck\|DRsize.001 " "Duplicate register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\|nios2_sopc_NIOS2_0_cpu_debug_slave_tck:the_nios2_sopc_NIOS2_0_cpu_debug_slave_tck\|DRsize.011\" merged to single register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\|nios2_sopc_NIOS2_0_cpu_debug_slave_tck:the_nios2_sopc_NIOS2_0_cpu_debug_slave_tck\|DRsize.001\"" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_tck.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_tck.v" 92 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085980110 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper|nios2_sopc_NIOS2_0_cpu_debug_slave_tck:the_nios2_sopc_NIOS2_0_cpu_debug_slave_tck|DRsize.011"}  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "Analysis & Synthesis" 0 -1 1587085980110 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\|nios2_sopc_NIOS2_0_cpu_debug_slave_tck:the_nios2_sopc_NIOS2_0_cpu_debug_slave_tck\|DRsize.001 data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci\|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper\|nios2_sopc_NIOS2_0_cpu_debug_slave_tck:the_nios2_sopc_NIOS2_0_cpu_debug_slave_tck\|DRsize.001\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_tck.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu_debug_slave_tck.v" 92 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085980211 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_NIOS2_0:nios2_0|nios2_sopc_NIOS2_0_cpu:cpu|nios2_sopc_NIOS2_0_cpu_nios2_oci:the_nios2_sopc_NIOS2_0_cpu_nios2_oci|nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper:the_nios2_sopc_NIOS2_0_cpu_debug_slave_wrapper|nios2_sopc_NIOS2_0_cpu_debug_slave_tck:the_nios2_sopc_NIOS2_0_cpu_debug_slave_tck|DRsize.001"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "103 " "Inferred 103 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "knn:knn0\|Div27 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"knn:knn0\|Div27\"" {  } { { "knn/berbert_knn.vhd" "Div27" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 461 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "knn:knn0\|Div21 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"knn:knn0\|Div21\"" {  } { { "knn/berbert_knn.vhd" "Div21" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 461 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "knn:knn0\|Div15 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"knn:knn0\|Div15\"" {  } { { "knn/berbert_knn.vhd" "Div15" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 461 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "knn:knn0\|Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"knn:knn0\|Div9\"" {  } { { "knn/berbert_knn.vhd" "Div9" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 461 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "knn:knn0\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"knn:knn0\|Div3\"" {  } { { "knn/berbert_knn.vhd" "Div3" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 461 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "knn:knn0\|Div33 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"knn:knn0\|Div33\"" {  } { { "knn/berbert_knn.vhd" "Div33" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 461 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "knn:knn0\|Div28 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"knn:knn0\|Div28\"" {  } { { "knn/berbert_knn.vhd" "Div28" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 461 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "knn:knn0\|Div22 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"knn:knn0\|Div22\"" {  } { { "knn/berbert_knn.vhd" "Div22" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 461 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "knn:knn0\|Div16 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"knn:knn0\|Div16\"" {  } { { "knn/berbert_knn.vhd" "Div16" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 461 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "knn:knn0\|Div10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"knn:knn0\|Div10\"" {  } { { "knn/berbert_knn.vhd" "Div10" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 461 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "knn:knn0\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"knn:knn0\|Div4\"" {  } { { "knn/berbert_knn.vhd" "Div4" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 461 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "knn:knn0\|Div34 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"knn:knn0\|Div34\"" {  } { { "knn/berbert_knn.vhd" "Div34" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 461 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "knn:knn0\|Div26 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"knn:knn0\|Div26\"" {  } { { "knn/berbert_knn.vhd" "Div26" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 461 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "knn:knn0\|Div20 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"knn:knn0\|Div20\"" {  } { { "knn/berbert_knn.vhd" "Div20" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 461 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "knn:knn0\|Div14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"knn:knn0\|Div14\"" {  } { { "knn/berbert_knn.vhd" "Div14" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 461 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "knn:knn0\|Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"knn:knn0\|Div8\"" {  } { { "knn/berbert_knn.vhd" "Div8" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 461 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "knn:knn0\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"knn:knn0\|Div2\"" {  } { { "knn/berbert_knn.vhd" "Div2" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 461 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "knn:knn0\|Div32 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"knn:knn0\|Div32\"" {  } { { "knn/berbert_knn.vhd" "Div32" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 461 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "knn:knn0\|Div29 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"knn:knn0\|Div29\"" {  } { { "knn/berbert_knn.vhd" "Div29" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 461 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "knn:knn0\|Div23 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"knn:knn0\|Div23\"" {  } { { "knn/berbert_knn.vhd" "Div23" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 461 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "knn:knn0\|Div17 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"knn:knn0\|Div17\"" {  } { { "knn/berbert_knn.vhd" "Div17" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 461 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "knn:knn0\|Div11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"knn:knn0\|Div11\"" {  } { { "knn/berbert_knn.vhd" "Div11" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 461 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "knn:knn0\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"knn:knn0\|Div5\"" {  } { { "knn/berbert_knn.vhd" "Div5" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 461 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "knn:knn0\|Div35 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"knn:knn0\|Div35\"" {  } { { "knn/berbert_knn.vhd" "Div35" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 461 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "knn:knn0\|Div24 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"knn:knn0\|Div24\"" {  } { { "knn/berbert_knn.vhd" "Div24" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 461 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "knn:knn0\|Div18 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"knn:knn0\|Div18\"" {  } { { "knn/berbert_knn.vhd" "Div18" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 461 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "knn:knn0\|Div12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"knn:knn0\|Div12\"" {  } { { "knn/berbert_knn.vhd" "Div12" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 461 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "knn:knn0\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"knn:knn0\|Div6\"" {  } { { "knn/berbert_knn.vhd" "Div6" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 461 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "knn:knn0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"knn:knn0\|Div0\"" {  } { { "knn/berbert_knn.vhd" "Div0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 461 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "knn:knn0\|Div30 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"knn:knn0\|Div30\"" {  } { { "knn/berbert_knn.vhd" "Div30" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 461 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "knn:knn0\|Div25 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"knn:knn0\|Div25\"" {  } { { "knn/berbert_knn.vhd" "Div25" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 461 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "knn:knn0\|Div19 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"knn:knn0\|Div19\"" {  } { { "knn/berbert_knn.vhd" "Div19" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 461 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "knn:knn0\|Div13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"knn:knn0\|Div13\"" {  } { { "knn/berbert_knn.vhd" "Div13" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 461 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "knn:knn0\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"knn:knn0\|Div7\"" {  } { { "knn/berbert_knn.vhd" "Div7" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 461 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "knn:knn0\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"knn:knn0\|Div1\"" {  } { { "knn/berbert_knn.vhd" "Div1" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 461 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "knn:knn0\|Div31 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"knn:knn0\|Div31\"" {  } { { "knn/berbert_knn.vhd" "Div31" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 461 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult51 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult51\"" {  } { { "knn/berbert_knn.vhd" "Mult51" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 256 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult50 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult50\"" {  } { { "knn/berbert_knn.vhd" "Mult50" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 252 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult41 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult41\"" {  } { { "knn/berbert_knn.vhd" "Mult41" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 256 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult40 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult40\"" {  } { { "knn/berbert_knn.vhd" "Mult40" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 252 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult31 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult31\"" {  } { { "knn/berbert_knn.vhd" "Mult31" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 256 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult30 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult30\"" {  } { { "knn/berbert_knn.vhd" "Mult30" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 252 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult21\"" {  } { { "knn/berbert_knn.vhd" "Mult21" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 256 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult20\"" {  } { { "knn/berbert_knn.vhd" "Mult20" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 252 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "knn:knn0\|Add119 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"knn:knn0\|Add119\"" {  } { { "knn/berbert_knn.vhd" "Add119" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 55 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "knn:knn0\|Add120 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"knn:knn0\|Add120\"" {  } { { "knn/berbert_knn.vhd" "Add120" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 53 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "knn:knn0\|Add122 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"knn:knn0\|Add122\"" {  } { { "knn/berbert_knn.vhd" "Add122" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 53 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "knn:knn0\|Add124 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"knn:knn0\|Add124\"" {  } { { "knn/berbert_knn.vhd" "Add124" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 53 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult11\"" {  } { { "knn/berbert_knn.vhd" "Mult11" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 256 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult10\"" {  } { { "knn/berbert_knn.vhd" "Mult10" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 252 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult1\"" {  } { { "knn/berbert_knn.vhd" "Mult1" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 256 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult0\"" {  } { { "knn/berbert_knn.vhd" "Mult0" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 252 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult58 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult58\"" {  } { { "knn/berbert_knn.vhd" "Mult58" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 252 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult59 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult59\"" {  } { { "knn/berbert_knn.vhd" "Mult59" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 256 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult56 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult56\"" {  } { { "knn/berbert_knn.vhd" "Mult56" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 252 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult57 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult57\"" {  } { { "knn/berbert_knn.vhd" "Mult57" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 256 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult54 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult54\"" {  } { { "knn/berbert_knn.vhd" "Mult54" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 252 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult55 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult55\"" {  } { { "knn/berbert_knn.vhd" "Mult55" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 256 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult52 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult52\"" {  } { { "knn/berbert_knn.vhd" "Mult52" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 252 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult53 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult53\"" {  } { { "knn/berbert_knn.vhd" "Mult53" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 256 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult48 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult48\"" {  } { { "knn/berbert_knn.vhd" "Mult48" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 252 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult49 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult49\"" {  } { { "knn/berbert_knn.vhd" "Mult49" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 256 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult46 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult46\"" {  } { { "knn/berbert_knn.vhd" "Mult46" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 252 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult47 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult47\"" {  } { { "knn/berbert_knn.vhd" "Mult47" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 256 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult44 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult44\"" {  } { { "knn/berbert_knn.vhd" "Mult44" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 252 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult45 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult45\"" {  } { { "knn/berbert_knn.vhd" "Mult45" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 256 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult42 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult42\"" {  } { { "knn/berbert_knn.vhd" "Mult42" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 252 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult43 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult43\"" {  } { { "knn/berbert_knn.vhd" "Mult43" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 256 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult38 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult38\"" {  } { { "knn/berbert_knn.vhd" "Mult38" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 252 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult39 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult39\"" {  } { { "knn/berbert_knn.vhd" "Mult39" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 256 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult36 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult36\"" {  } { { "knn/berbert_knn.vhd" "Mult36" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 252 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult37 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult37\"" {  } { { "knn/berbert_knn.vhd" "Mult37" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 256 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult34 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult34\"" {  } { { "knn/berbert_knn.vhd" "Mult34" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 252 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult35 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult35\"" {  } { { "knn/berbert_knn.vhd" "Mult35" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 256 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult32 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult32\"" {  } { { "knn/berbert_knn.vhd" "Mult32" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 252 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult33 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult33\"" {  } { { "knn/berbert_knn.vhd" "Mult33" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 256 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult28 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult28\"" {  } { { "knn/berbert_knn.vhd" "Mult28" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 252 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult29 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult29\"" {  } { { "knn/berbert_knn.vhd" "Mult29" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 256 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult26 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult26\"" {  } { { "knn/berbert_knn.vhd" "Mult26" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 252 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult27 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult27\"" {  } { { "knn/berbert_knn.vhd" "Mult27" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 256 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult24\"" {  } { { "knn/berbert_knn.vhd" "Mult24" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 252 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult25 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult25\"" {  } { { "knn/berbert_knn.vhd" "Mult25" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 256 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult22\"" {  } { { "knn/berbert_knn.vhd" "Mult22" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 252 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult23\"" {  } { { "knn/berbert_knn.vhd" "Mult23" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 256 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult18\"" {  } { { "knn/berbert_knn.vhd" "Mult18" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 252 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult19\"" {  } { { "knn/berbert_knn.vhd" "Mult19" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 256 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult16\"" {  } { { "knn/berbert_knn.vhd" "Mult16" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 252 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult17\"" {  } { { "knn/berbert_knn.vhd" "Mult17" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 256 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult14\"" {  } { { "knn/berbert_knn.vhd" "Mult14" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 252 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult15\"" {  } { { "knn/berbert_knn.vhd" "Mult15" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 256 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult12\"" {  } { { "knn/berbert_knn.vhd" "Mult12" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 252 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult13\"" {  } { { "knn/berbert_knn.vhd" "Mult13" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 256 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult8\"" {  } { { "knn/berbert_knn.vhd" "Mult8" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 252 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult9\"" {  } { { "knn/berbert_knn.vhd" "Mult9" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 256 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult6\"" {  } { { "knn/berbert_knn.vhd" "Mult6" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 252 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult7\"" {  } { { "knn/berbert_knn.vhd" "Mult7" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 256 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult4\"" {  } { { "knn/berbert_knn.vhd" "Mult4" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 252 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult5\"" {  } { { "knn/berbert_knn.vhd" "Mult5" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 256 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult2\"" {  } { { "knn/berbert_knn.vhd" "Mult2" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 252 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "knn:knn0\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"knn:knn0\|Mult3\"" {  } { { "knn/berbert_knn.vhd" "Mult3" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 256 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587085987108 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1587085987108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085987170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085987170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085987170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085987170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085987170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085987170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085987170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085987170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085987170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085987170 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587085987170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_kp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_kp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_kp01 " "Found entity 1: mult_kp01" {  } { { "db/mult_kp01.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/mult_kp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085987212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085987212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085987230 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios2_sopc:nios2\|nios2_sopc_NIOS2_0:nios2_0\|nios2_sopc_NIOS2_0_cpu:cpu\|nios2_sopc_NIOS2_0_cpu_mult_cell:the_nios2_sopc_NIOS2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085987230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085987230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085987230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085987230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085987230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085987230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085987230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085987230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085987230 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587085987230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085987273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085987273 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "knn:knn0\|lpm_divide:Div27 " "Elaborated megafunction instantiation \"knn:knn0\|lpm_divide:Div27\"" {  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 461 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085987317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "knn:knn0\|lpm_divide:Div27 " "Instantiated megafunction \"knn:knn0\|lpm_divide:Div27\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085987317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085987317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085987317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085987317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085987317 ""}  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 461 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587085987317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_92p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_92p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_92p " "Found entity 1: lpm_divide_92p" {  } { { "db/lpm_divide_92p.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/lpm_divide_92p.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085987358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085987358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085987368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085987368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085987435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085987435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085987629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085987629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085987673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085987673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/lpm_abs_i0a.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085987682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085987682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "knn:knn0\|lpm_mult:Mult51 " "Elaborated megafunction instantiation \"knn:knn0\|lpm_mult:Mult51\"" {  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 256 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085988712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "knn:knn0\|lpm_mult:Mult51 " "Instantiated megafunction \"knn:knn0\|lpm_mult:Mult51\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085988712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085988712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085988712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085988712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085988712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085988712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085988712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085988712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085988712 ""}  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 256 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587085988712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_86t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_86t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_86t " "Found entity 1: mult_86t" {  } { { "db/mult_86t.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/mult_86t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085988753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085988753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "knn:knn0\|lpm_add_sub:Add119 " "Elaborated megafunction instantiation \"knn:knn0\|lpm_add_sub:Add119\"" {  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085988835 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "knn:knn0\|lpm_add_sub:Add119 " "Instantiated megafunction \"knn:knn0\|lpm_add_sub:Add119\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085988835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085988835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085988835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085988835 ""}  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587085988835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_aui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_aui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_aui " "Found entity 1: add_sub_aui" {  } { { "db/add_sub_aui.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/add_sub_aui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085988877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085988877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "knn:knn0\|lpm_add_sub:Add120 " "Elaborated megafunction instantiation \"knn:knn0\|lpm_add_sub:Add120\"" {  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085988890 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "knn:knn0\|lpm_add_sub:Add120 " "Instantiated megafunction \"knn:knn0\|lpm_add_sub:Add120\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085988890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085988890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085988890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085988890 ""}  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587085988890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dui " "Found entity 1: add_sub_dui" {  } { { "db/add_sub_dui.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/add_sub_dui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085988931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085988931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "knn:knn0\|lpm_add_sub:Add122 " "Elaborated megafunction instantiation \"knn:knn0\|lpm_add_sub:Add122\"" {  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085988944 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "knn:knn0\|lpm_add_sub:Add122 " "Instantiated megafunction \"knn:knn0\|lpm_add_sub:Add122\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085988944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085988944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085988944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085988944 ""}  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587085988944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nvi " "Found entity 1: add_sub_nvi" {  } { { "db/add_sub_nvi.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/add_sub_nvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085988986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085988986 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "knn:knn0\|lpm_add_sub:Add124 " "Elaborated megafunction instantiation \"knn:knn0\|lpm_add_sub:Add124\"" {  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085988999 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "knn:knn0\|lpm_add_sub:Add124 " "Instantiated megafunction \"knn:knn0\|lpm_add_sub:Add124\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085988999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085988999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085988999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587085988999 ""}  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587085988999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587085989040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587085989040 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587085999757 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1587086000431 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1587086000431 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1587086001259 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1587086001259 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1587086001259 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1587086001259 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1587086001259 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1587086001299 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2232 " "Ignored 2232 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "2232 " "Ignored 2232 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1587086001957 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1587086001957 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 442 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 356 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 306 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 352 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 8715 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11181 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11254 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11327 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11400 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11473 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11546 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11662 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 7929 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 7984 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 8039 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 8094 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_JTAG_0.v" 398 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11650 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 2687 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 8168 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 8724 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 6307 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 4179 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11638 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 8156 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 6213 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11626 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_TIMER_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_TIMER_0.v" 167 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 8144 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_VGA_PLL_0.v" 260 -1 0 } } { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_NIOS2_0_cpu.v" 11614 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1587086002767 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1587086002767 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|m_count\[2\] data_in GND " "Reduced register \"nios2_sopc:nios2\|nios2_sopc_SDRAM_0:sdram_0\|m_count\[2\]\" with stuck data_in port to stuck value GND" {  } { { "NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/NIOS2_DESIGN/nios2_sopc/synthesis/submodules/nios2_sopc_SDRAM_0.v" 442 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1587086030957 "|KNN_NIOS2|nios2_sopc:nios2|nios2_sopc_SDRAM_0:sdram_0|m_count[2]"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "KNN_NIOS2.bdf" "" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/KNN_NIOS2.bdf" { { 784 656 832 800 "DRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587086049929 "|KNN_NIOS2|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "KNN_NIOS2.bdf" "" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/KNN_NIOS2.bdf" { { 1120 656 832 1136 "VGA_SYNC_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587086049929 "|KNN_NIOS2|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1587086049929 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[31\] Low " "Register knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].classe\[31\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1587086054938 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[31\] Low " "Register knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].classe\[31\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1587086054938 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[31\] Low " "Register knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].classe\[31\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1587086054938 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[31\] Low " "Register knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].classe\[31\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1587086054938 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[31\] Low " "Register knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].classe\[31\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1587086054938 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[31\] Low " "Register knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].classe\[31\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1587086054938 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].total\[31\] Low " "Register knn:knn0\|\\p_knn_proximos:v_k_proximos\[0\].total\[31\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1587086054938 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].total\[31\] Low " "Register knn:knn0\|\\p_knn_proximos:v_k_proximos\[1\].total\[31\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1587086054938 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].total\[31\] Low " "Register knn:knn0\|\\p_knn_proximos:v_k_proximos\[3\].total\[31\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1587086054938 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].total\[31\] Low " "Register knn:knn0\|\\p_knn_proximos:v_k_proximos\[2\].total\[31\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1587086054938 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].total\[31\] Low " "Register knn:knn0\|\\p_knn_proximos:v_k_proximos\[5\].total\[31\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1587086054938 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].total\[31\] Low " "Register knn:knn0\|\\p_knn_proximos:v_k_proximos\[4\].total\[31\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1587086054938 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "knn:knn0\|sng_int_total_registros\[31\] Low " "Register knn:knn0\|sng_int_total_registros\[31\] will power up to Low" {  } { { "knn/berbert_knn.vhd" "" { Text "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/knn/berbert_knn.vhd" 160 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1587086054938 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1587086054938 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "406 " "406 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1587086209721 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/output_files/KNN_NIOS2.map.smsg " "Generated suppressed messages file /home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/output_files/KNN_NIOS2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587086212988 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1587086220059 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587086220059 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "KNN_NIOS2.bdf" "" { Schematic "/home/wberbert/wberbert.id.uff.br/Documentos/Mestrado/Quartus/NIOS2/Hardware/03.NIOS2_SOFT_CORE+VGA+KNN+K+F/KNN_NIOS2.bdf" { { 216 -152 16 232 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587086225480 "|KNN_NIOS2|KEY[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1587086225480 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "87115 " "Implemented 87115 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1587086225481 ""} { "Info" "ICUT_CUT_TM_OPINS" "80 " "Implemented 80 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1587086225481 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1587086225481 ""} { "Info" "ICUT_CUT_TM_LCELLS" "86471 " "Implemented 86471 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1587086225481 ""} { "Info" "ICUT_CUT_TM_RAMS" "379 " "Implemented 379 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1587086225481 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1587086225481 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "126 " "Implemented 126 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1587086225481 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1587086225481 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 967 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 967 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1827 " "Peak virtual memory: 1827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587086225693 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 16 22:17:05 2020 " "Processing ended: Thu Apr 16 22:17:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587086225693 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:08 " "Elapsed time: 00:06:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587086225693 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:20 " "Total CPU time (on all processors): 00:07:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587086225693 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587086225693 ""}
