{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1676468992749 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DSP_FPGA_PARACOMM EP4CE115F23I7 " "Selected device EP4CE115F23I7 for design \"DSP_FPGA_PARACOMM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1676468992823 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676468992927 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676468992951 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676468992951 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_IP:U0\|altpll:altpll_component\|PLL_IP_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL_IP:U0\|altpll:altpll_component\|PLL_IP_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_IP:U0\|altpll:altpll_component\|PLL_IP_altpll:auto_generated\|wire_pll1_clk\[0\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL_IP:U0\|altpll:altpll_component\|PLL_IP_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_ip_altpll.v" "" { Text "D:/Github/Prj/db/pll_ip_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 290 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1676468993482 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_IP:U0\|altpll:altpll_component\|PLL_IP_altpll:auto_generated\|wire_pll1_clk\[1\] 5 3 0 0 " "Implementing clock multiplication of 5, clock division of 3, and phase shift of 0 degrees (0 ps) for PLL_IP:U0\|altpll:altpll_component\|PLL_IP_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_ip_altpll.v" "" { Text "D:/Github/Prj/db/pll_ip_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 291 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1676468993482 ""}  } { { "db/pll_ip_altpll.v" "" { Text "D:/Github/Prj/db/pll_ip_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 290 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1676468993482 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1676468993980 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676468995524 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676468995524 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676468995524 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676468995524 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676468995524 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676468995524 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676468995524 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C7 " "Device EP4CE30F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676468995524 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23I7 " "Device EP4CE30F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676468995524 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676468995524 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676468995524 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676468995524 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676468995524 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676468995524 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1676468995524 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 1088 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1676468995728 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 1090 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1676468995728 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 1092 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1676468995728 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 1094 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1676468995728 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 1096 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1676468995728 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1676468995728 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1676468995773 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1676468995909 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "71 71 " "No exact pin location assignment(s) for 71 pins of 71 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAMB_OUT\[0\] " "Pin RAMB_OUT\[0\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { RAMB_OUT[0] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 9 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMB_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAMB_OUT\[1\] " "Pin RAMB_OUT\[1\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { RAMB_OUT[1] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 9 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMB_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAMB_OUT\[2\] " "Pin RAMB_OUT\[2\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { RAMB_OUT[2] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 9 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMB_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAMB_OUT\[3\] " "Pin RAMB_OUT\[3\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { RAMB_OUT[3] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 9 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMB_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAMB_OUT\[4\] " "Pin RAMB_OUT\[4\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { RAMB_OUT[4] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 9 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMB_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAMB_OUT\[5\] " "Pin RAMB_OUT\[5\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { RAMB_OUT[5] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 9 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMB_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAMB_OUT\[6\] " "Pin RAMB_OUT\[6\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { RAMB_OUT[6] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 9 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMB_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAMB_OUT\[7\] " "Pin RAMB_OUT\[7\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { RAMB_OUT[7] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 9 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMB_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAMB_OUT\[8\] " "Pin RAMB_OUT\[8\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { RAMB_OUT[8] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 9 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMB_OUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAMB_OUT\[9\] " "Pin RAMB_OUT\[9\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { RAMB_OUT[9] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 9 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMB_OUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAMB_OUT\[10\] " "Pin RAMB_OUT\[10\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { RAMB_OUT[10] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 9 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMB_OUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAMB_OUT\[11\] " "Pin RAMB_OUT\[11\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { RAMB_OUT[11] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 9 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMB_OUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAMB_OUT\[12\] " "Pin RAMB_OUT\[12\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { RAMB_OUT[12] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 9 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMB_OUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAMB_OUT\[13\] " "Pin RAMB_OUT\[13\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { RAMB_OUT[13] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 9 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMB_OUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAMB_OUT\[14\] " "Pin RAMB_OUT\[14\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { RAMB_OUT[14] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 9 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMB_OUT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAMB_OUT\[15\] " "Pin RAMB_OUT\[15\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { RAMB_OUT[15] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 9 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMB_OUT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK_DAC " "Pin CLK_DAC not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { CLK_DAC } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 10 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_DAC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIRSTDATA " "Pin FIRSTDATA not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { FIRSTDATA } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 13 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIRSTDATA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESTOUT " "Pin RESTOUT not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { RESTOUT } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 15 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESTOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONVENT4 " "Pin CONVENT4 not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { CONVENT4 } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 16 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONVENT4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CS " "Pin CS not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { CS } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 17 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD " "Pin RD not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { RD } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 18 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XD\[0\] " "Pin XD\[0\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { XD[0] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 24 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XD\[1\] " "Pin XD\[1\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { XD[1] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 24 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XD\[2\] " "Pin XD\[2\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { XD[2] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 24 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XD\[3\] " "Pin XD\[3\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { XD[3] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 24 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XD\[4\] " "Pin XD\[4\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { XD[4] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 24 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XD[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XD\[5\] " "Pin XD\[5\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { XD[5] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 24 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XD[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XD\[6\] " "Pin XD\[6\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { XD[6] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 24 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XD[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XD\[7\] " "Pin XD\[7\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { XD[7] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 24 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XD[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XD\[8\] " "Pin XD\[8\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { XD[8] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 24 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XD[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XD\[9\] " "Pin XD\[9\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { XD[9] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 24 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XD[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XD\[10\] " "Pin XD\[10\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { XD[10] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 24 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XD[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XD\[11\] " "Pin XD\[11\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { XD[11] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 24 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XD[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XD\[12\] " "Pin XD\[12\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { XD[12] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 24 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XD[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XD\[13\] " "Pin XD\[13\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { XD[13] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 24 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XD[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XD\[14\] " "Pin XD\[14\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { XD[14] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 24 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XD[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XD\[15\] " "Pin XD\[15\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { XD[15] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 24 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XD[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XZCS_7 " "Pin XZCS_7 not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { XZCS_7 } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 20 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XZCS_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XRD " "Pin XRD not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { XRD } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 21 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XRD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XWE " "Pin XWE not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { XWE } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 22 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XWE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XA\[0\] " "Pin XA\[0\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { XA[0] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 23 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XA\[1\] " "Pin XA\[1\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { XA[1] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 23 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XA\[2\] " "Pin XA\[2\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { XA[2] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 23 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XA\[3\] " "Pin XA\[3\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { XA[3] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 23 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XA\[4\] " "Pin XA\[4\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { XA[4] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 23 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XA\[5\] " "Pin XA\[5\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { XA[5] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 23 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XA\[6\] " "Pin XA\[6\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { XA[6] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 23 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XA\[7\] " "Pin XA\[7\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { XA[7] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 23 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XA\[8\] " "Pin XA\[8\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { XA[8] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 23 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XA\[9\] " "Pin XA\[9\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { XA[9] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 23 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XA\[10\] " "Pin XA\[10\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { XA[10] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 23 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XA\[11\] " "Pin XA\[11\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { XA[11] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 23 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK_30M " "Pin CLK_30M not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { CLK_30M } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 7 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_30M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUSY " "Pin BUSY not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { BUSY } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 12 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUSY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INDATA\[0\] " "Pin INDATA\[0\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { INDATA[0] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 14 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INDATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INDATA\[1\] " "Pin INDATA\[1\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { INDATA[1] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 14 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INDATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INDATA\[2\] " "Pin INDATA\[2\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { INDATA[2] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 14 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INDATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INDATA\[3\] " "Pin INDATA\[3\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { INDATA[3] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 14 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INDATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INDATA\[4\] " "Pin INDATA\[4\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { INDATA[4] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 14 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INDATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INDATA\[5\] " "Pin INDATA\[5\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { INDATA[5] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 14 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INDATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INDATA\[6\] " "Pin INDATA\[6\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { INDATA[6] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 14 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INDATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INDATA\[7\] " "Pin INDATA\[7\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { INDATA[7] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 14 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INDATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INDATA\[8\] " "Pin INDATA\[8\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { INDATA[8] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 14 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INDATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INDATA\[9\] " "Pin INDATA\[9\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { INDATA[9] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 14 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INDATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INDATA\[10\] " "Pin INDATA\[10\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { INDATA[10] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 14 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INDATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INDATA\[11\] " "Pin INDATA\[11\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { INDATA[11] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 14 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INDATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INDATA\[12\] " "Pin INDATA\[12\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { INDATA[12] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 14 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INDATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INDATA\[13\] " "Pin INDATA\[13\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { INDATA[13] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 14 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INDATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INDATA\[14\] " "Pin INDATA\[14\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { INDATA[14] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 14 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INDATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INDATA\[15\] " "Pin INDATA\[15\] not assigned to an exact location on the device" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { INDATA[15] } } } { "../Rtl/PARA_COMM.vhd" "" { Text "D:/Github/Rtl/PARA_COMM.vhd" 14 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INDATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676468997058 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1676468997058 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "TimeQuest Timing Analyzer is analyzing 12 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1676468998130 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DSP_FPGA_PARACOMM.sdc " "Synopsys Design Constraints File file not found: 'DSP_FPGA_PARACOMM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1676468998161 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1676468998171 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1676468998173 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1676468998176 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1676468998178 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1676468998200 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_IP:U0\|altpll:altpll_component\|PLL_IP_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL_IP:U0\|altpll:altpll_component\|PLL_IP_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1676468998236 ""}  } { { "db/pll_ip_altpll.v" "" { Text "D:/Github/Prj/db/pll_ip_altpll.v" 77 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_IP:U0|altpll:altpll_component|PLL_IP_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 290 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676468998236 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_IP:U0\|altpll:altpll_component\|PLL_IP_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL_IP:U0\|altpll:altpll_component\|PLL_IP_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1676468998236 ""}  } { { "db/pll_ip_altpll.v" "" { Text "D:/Github/Prj/db/pll_ip_altpll.v" 77 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_IP:U0|altpll:altpll_component|PLL_IP_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 290 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676468998236 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DSPWR_FPGARE_CTRL:U3\|WREN_B  " "Automatically promoted node DSPWR_FPGARE_CTRL:U3\|WREN_B " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1676468998236 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a0 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/Github/Prj/db/altsyncram_auq3.tdf" 42 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 149 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1676468998236 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a1 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/Github/Prj/db/altsyncram_auq3.tdf" 78 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 150 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1676468998236 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a2 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/Github/Prj/db/altsyncram_auq3.tdf" 114 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 151 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1676468998236 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a3 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/Github/Prj/db/altsyncram_auq3.tdf" 150 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 152 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1676468998236 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a4 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/Github/Prj/db/altsyncram_auq3.tdf" 186 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1676468998236 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a5 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/Github/Prj/db/altsyncram_auq3.tdf" 222 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 154 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1676468998236 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a6 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/Github/Prj/db/altsyncram_auq3.tdf" 258 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 155 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1676468998236 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a7 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/Github/Prj/db/altsyncram_auq3.tdf" 294 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 156 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1676468998236 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a8 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/Github/Prj/db/altsyncram_auq3.tdf" 330 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 157 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1676468998236 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a9 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/Github/Prj/db/altsyncram_auq3.tdf" 366 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 158 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1676468998236 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1676468998236 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1676468998236 ""}  } { { "../Rtl/DSPWR_FPGARE_CTRL.vhd" "" { Text "D:/Github/Rtl/DSPWR_FPGARE_CTRL.vhd" 13 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DSPWR_FPGARE_CTRL:U3|WREN_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 227 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676468998236 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FPGAWR_DSPRE_CTRL:U2\|WREN_A  " "Automatically promoted node FPGAWR_DSPRE_CTRL:U2\|WREN_A " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1676468998237 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a0 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/Github/Prj/db/altsyncram_auq3.tdf" 42 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 149 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1676468998237 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a1 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/Github/Prj/db/altsyncram_auq3.tdf" 78 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 150 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1676468998237 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a2 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/Github/Prj/db/altsyncram_auq3.tdf" 114 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 151 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1676468998237 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a3 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/Github/Prj/db/altsyncram_auq3.tdf" 150 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 152 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1676468998237 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a4 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/Github/Prj/db/altsyncram_auq3.tdf" 186 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1676468998237 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a5 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/Github/Prj/db/altsyncram_auq3.tdf" 222 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 154 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1676468998237 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a6 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/Github/Prj/db/altsyncram_auq3.tdf" 258 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 155 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1676468998237 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a7 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/Github/Prj/db/altsyncram_auq3.tdf" 294 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 156 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1676468998237 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a8 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/Github/Prj/db/altsyncram_auq3.tdf" 330 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 157 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1676468998237 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a9 " "Destination node RAM_2_PORT:U4\|altsyncram:altsyncram_component\|altsyncram_auq3:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_auq3.tdf" "" { Text "D:/Github/Prj/db/altsyncram_auq3.tdf" 366 2 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2_PORT:U4|altsyncram:altsyncram_component|altsyncram_auq3:auto_generated|q_a[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 158 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1676468998237 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1676468998237 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1676468998237 ""}  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/Github/Rtl/FPGAWR_DSPRE_CTRL.vhd" 12 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGAWR_DSPRE_CTRL:U2|WREN_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 269 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676468998237 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AD7606_DRIVER:U5\|HIGN:U5\|CH_EN  " "Automatically promoted node AD7606_DRIVER:U5\|HIGN:U5\|CH_EN " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1676468998239 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGAWR_DSPRE_CTRL:U2\|WREN_A " "Destination node FPGAWR_DSPRE_CTRL:U2\|WREN_A" {  } { { "../Rtl/FPGAWR_DSPRE_CTRL.vhd" "" { Text "D:/Github/Rtl/FPGAWR_DSPRE_CTRL.vhd" 12 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGAWR_DSPRE_CTRL:U2|WREN_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 269 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1676468998239 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1676468998239 ""}  } { { "../Rtl/HIGN.vhd" "" { Text "D:/Github/Rtl/HIGN.vhd" 10 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD7606_DRIVER:U5|HIGN:U5|CH_EN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/Prj/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676468998239 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1676468998955 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1676468998957 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1676468998957 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1676468998959 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1676468998959 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1676468998960 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1676468998960 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1676468998961 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1676468998984 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1676468998985 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1676468998985 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "69 unused 2.5V 33 20 16 " "Number of I/O pins in group: 69 (unused VREF, 2.5V VCCIO, 33 input, 20 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1676468998989 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1676468998989 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1676468998989 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 24 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676468998990 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 37 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676468998990 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 35 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676468998990 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676468998990 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 35 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676468998990 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 32 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676468998990 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 38 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676468998990 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 37 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676468998990 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1676468998990 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1676468998990 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676468999117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1676469002045 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676469002341 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1676469002458 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1676469008960 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676469008961 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1676469009323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X69_Y49 X80_Y60 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X69_Y49 to location X80_Y60" {  } { { "loc" "" { Generic "D:/Github/Prj/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X69_Y49 to location X80_Y60"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X69_Y49 to location X80_Y60"} 69 49 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1676469011852 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1676469011852 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676469013491 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1676469013492 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1676469013492 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.64 " "Total time spent on timing analysis during the Fitter is 0.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1676469013594 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1676469013651 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1676469013969 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1676469014012 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1676469014263 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676469014903 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Github/Prj/output_files/DSP_FPGA_PARACOMM.fit.smsg " "Generated suppressed messages file D:/Github/Prj/output_files/DSP_FPGA_PARACOMM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1676469015868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5603 " "Peak virtual memory: 5603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676469016414 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 15 21:50:16 2023 " "Processing ended: Wed Feb 15 21:50:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676469016414 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676469016414 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676469016414 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1676469016414 ""}
