begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|//===-- PPCPredicates.h - PPC Branch Predicate Information ------*- C++ -*-===//
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//                     The LLVM Compiler Infrastructure
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|// This file is distributed under the University of Illinois Open Source
end_comment

begin_comment
comment|// License. See LICENSE.TXT for details.
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//===----------------------------------------------------------------------===//
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|// This file describes the PowerPC branch predicates.
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//===----------------------------------------------------------------------===//
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|LLVM_LIB_TARGET_POWERPC_MCTARGETDESC_PPCPREDICATES_H
end_ifndef

begin_define
define|#
directive|define
name|LLVM_LIB_TARGET_POWERPC_MCTARGETDESC_PPCPREDICATES_H
end_define

begin_comment
comment|// GCC #defines PPC on Linux but we use it as our namespace name
end_comment

begin_undef
undef|#
directive|undef
name|PPC
end_undef

begin_comment
comment|// Generated files will use "namespace PPC". To avoid symbol clash,
end_comment

begin_comment
comment|// undefine PPC here. PPC may be predefined on some hosts.
end_comment

begin_undef
undef|#
directive|undef
name|PPC
end_undef

begin_decl_stmt
name|namespace
name|llvm
block|{
name|namespace
name|PPC
block|{
comment|/// Predicate - These are "(BI<< 5) | BO"  for various predicates.
enum|enum
name|Predicate
block|{
name|PRED_LT
init|=
operator|(
literal|0
operator|<<
literal|5
operator|)
operator||
literal|12
block|,
name|PRED_LE
init|=
operator|(
literal|1
operator|<<
literal|5
operator|)
operator||
literal|4
block|,
name|PRED_EQ
init|=
operator|(
literal|2
operator|<<
literal|5
operator|)
operator||
literal|12
block|,
name|PRED_GE
init|=
operator|(
literal|0
operator|<<
literal|5
operator|)
operator||
literal|4
block|,
name|PRED_GT
init|=
operator|(
literal|1
operator|<<
literal|5
operator|)
operator||
literal|12
block|,
name|PRED_NE
init|=
operator|(
literal|2
operator|<<
literal|5
operator|)
operator||
literal|4
block|,
name|PRED_UN
init|=
operator|(
literal|3
operator|<<
literal|5
operator|)
operator||
literal|12
block|,
name|PRED_NU
init|=
operator|(
literal|3
operator|<<
literal|5
operator|)
operator||
literal|4
block|,
name|PRED_LT_MINUS
init|=
operator|(
literal|0
operator|<<
literal|5
operator|)
operator||
literal|14
block|,
name|PRED_LE_MINUS
init|=
operator|(
literal|1
operator|<<
literal|5
operator|)
operator||
literal|6
block|,
name|PRED_EQ_MINUS
init|=
operator|(
literal|2
operator|<<
literal|5
operator|)
operator||
literal|14
block|,
name|PRED_GE_MINUS
init|=
operator|(
literal|0
operator|<<
literal|5
operator|)
operator||
literal|6
block|,
name|PRED_GT_MINUS
init|=
operator|(
literal|1
operator|<<
literal|5
operator|)
operator||
literal|14
block|,
name|PRED_NE_MINUS
init|=
operator|(
literal|2
operator|<<
literal|5
operator|)
operator||
literal|6
block|,
name|PRED_UN_MINUS
init|=
operator|(
literal|3
operator|<<
literal|5
operator|)
operator||
literal|14
block|,
name|PRED_NU_MINUS
init|=
operator|(
literal|3
operator|<<
literal|5
operator|)
operator||
literal|6
block|,
name|PRED_LT_PLUS
init|=
operator|(
literal|0
operator|<<
literal|5
operator|)
operator||
literal|15
block|,
name|PRED_LE_PLUS
init|=
operator|(
literal|1
operator|<<
literal|5
operator|)
operator||
literal|7
block|,
name|PRED_EQ_PLUS
init|=
operator|(
literal|2
operator|<<
literal|5
operator|)
operator||
literal|15
block|,
name|PRED_GE_PLUS
init|=
operator|(
literal|0
operator|<<
literal|5
operator|)
operator||
literal|7
block|,
name|PRED_GT_PLUS
init|=
operator|(
literal|1
operator|<<
literal|5
operator|)
operator||
literal|15
block|,
name|PRED_NE_PLUS
init|=
operator|(
literal|2
operator|<<
literal|5
operator|)
operator||
literal|7
block|,
name|PRED_UN_PLUS
init|=
operator|(
literal|3
operator|<<
literal|5
operator|)
operator||
literal|15
block|,
name|PRED_NU_PLUS
init|=
operator|(
literal|3
operator|<<
literal|5
operator|)
operator||
literal|7
block|,
comment|// When dealing with individual condition-register bits, we have simple set
comment|// and unset predicates.
name|PRED_BIT_SET
init|=
literal|1024
block|,
name|PRED_BIT_UNSET
init|=
literal|1025
block|}
enum|;
comment|// Bit for branch taken (plus) or not-taken (minus) hint
enum|enum
name|BranchHintBit
block|{
name|BR_NO_HINT
init|=
literal|0x0
block|,
name|BR_NONTAKEN_HINT
init|=
literal|0x2
block|,
name|BR_TAKEN_HINT
init|=
literal|0x3
block|,
name|BR_HINT_MASK
init|=
literal|0X3
block|}
enum|;
comment|/// Invert the specified predicate.  != -> ==,< ->>=.
name|Predicate
name|InvertPredicate
parameter_list|(
name|Predicate
name|Opcode
parameter_list|)
function_decl|;
comment|/// Assume the condition register is set by MI(a,b), return the predicate if
comment|/// we modify the instructions such that condition register is set by MI(b,a).
name|Predicate
name|getSwappedPredicate
parameter_list|(
name|Predicate
name|Opcode
parameter_list|)
function_decl|;
block|}
block|}
end_decl_stmt

begin_endif
endif|#
directive|endif
end_endif

end_unit

