library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity test is
	generic(n : integer := 4);
	port(	in1 : in std_logic_vector(n-1 downto 0);
			in2 : in std_logic_vector(n-1 downto 0);
			o	 : out std_logic_vector(n-1 downto 0);
			s	 : in std_logic;);
end test;

architecture behv of test is
end behv;