# Reading D:/Software/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Software/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Jiarong\ Qian/Documents/Course\ Materials/au2019/EE\ 371/hw1 {C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw1/fsm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:10:23 on Sep 27,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw1" C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw1/fsm.sv 
# -- Compiling module fsm
# -- Compiling module fsmTestBench
# 
# Top level modules:
# 	fsmTestBench
# End time: 06:10:23 on Sep 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.fsmTestBench
# vsim work.fsmTestBench 
# Start time: 06:10:30 on Sep 27,2019
# Loading sv_std.std
# Loading work.fsmTestBench
# Loading work.fsm
add wave -position end  sim:/fsmTestBench/in
add wave -position end  sim:/fsmTestBench/out
add wave -position end  sim:/fsmTestBench/clk
run -all
# ** Note: $stop    : C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw1/fsm.sv(69)
#    Time: 2950 ps  Iteration: 1  Instance: /fsmTestBench
# Break in Module fsmTestBench at C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw1/fsm.sv line 69
add wave -position end  sim:/fsmTestBench/test/ps
restart -f
run -all
# GetModuleFileName: ?????????
# 
# 
# ** Note: $stop    : C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw1/fsm.sv(69)
#    Time: 2950 ps  Iteration: 1  Instance: /fsmTestBench
# Break in Module fsmTestBench at C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw1/fsm.sv line 69
restart -f
add wave -position end  sim:/fsmTestBench/test/in
add wave -position end  sim:/fsmTestBench/test/out
add wave -position end  sim:/fsmTestBench/test/ps
add wave -position 2  sim:/fsmTestBench/test/clk
run -all
# GetModuleFileName: ?????????
# 
# 
# ** Note: $stop    : C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw1/fsm.sv(69)
#    Time: 2950 ps  Iteration: 1  Instance: /fsmTestBench
# Break in Module fsmTestBench at C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw1/fsm.sv line 69
# End time: 06:17:58 on Sep 27,2019, Elapsed time: 0:07:28
# Errors: 0, Warnings: 0
