{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587545633263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587545633271 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 22 03:53:53 2020 " "Processing started: Wed Apr 22 03:53:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587545633271 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545633271 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processorDebugger -c processorDebugger " "Command: quartus_map --read_settings_files=on --write_settings_files=off processorDebugger -c processorDebugger" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545633271 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587545634794 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587545634794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file src/bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "src/BCD.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/BCD.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587545650969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545650969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/thirtytwobittwotoonemux.v 1 1 " "Found 1 design units, including 1 entities, in source file src/thirtytwobittwotoonemux.v" { { "Info" "ISGN_ENTITY_NAME" "1 thirtyTwoBitTwoToOneMux " "Found entity 1: thirtyTwoBitTwoToOneMux" {  } { { "src/thirtyTwoBitTwoToOneMux.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/thirtyTwoBitTwoToOneMux.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587545650979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545650979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file src/signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExtend " "Found entity 1: signExtend" {  } { { "src/signExtend.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/signExtend.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587545650989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545650989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file src/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "src/registers.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/registers.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587545651001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processordebugger.v 1 1 " "Found 1 design units, including 1 entities, in source file src/processordebugger.v" { { "Info" "ISGN_ENTITY_NAME" "1 processorDebugger " "Found entity 1: processorDebugger" {  } { { "src/processorDebugger.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587545651012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "src/pc.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/pc.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587545651020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/leftshift2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/leftshift2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft2 " "Found entity 1: shiftLeft2" {  } { { "src/leftShift2.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/leftShift2.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587545651028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file src/instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587545651038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fourbittwotoonemux.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fourbittwotoonemux.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourBitTwoToOneMux " "Found entity 1: fourBitTwoToOneMux" {  } { { "src/fourBitTwoToOneMux.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/fourBitTwoToOneMux.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587545651049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fivebittwotoonemux.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fivebittwotoonemux.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiveBitTwoToOneMux " "Found entity 1: fiveBitTwoToOneMux" {  } { { "src/fiveBitTwoToOneMux.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/fiveBitTwoToOneMux.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587545651062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/display.v 1 1 " "Found 1 design units, including 1 entities, in source file src/display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "src/display.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/display.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587545651070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "src/decoder.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587545651082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file src/datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "src/dataMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/dataMemory.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587545651093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control.v 1 1 " "Found 1 design units, including 1 entities, in source file src/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "src/control.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/control.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587545651105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/buttonshaper.v 1 1 " "Found 1 design units, including 1 entities, in source file src/buttonshaper.v" { { "Info" "ISGN_ENTITY_NAME" "1 buttonShaper " "Found entity 1: buttonShaper" {  } { { "src/buttonShaper.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/buttonShaper.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587545651114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "src/ALUcontrol.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/ALUcontrol.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587545651125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "src/alu.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/alu.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587545651135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651135 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processorDebugger " "Elaborating entity \"processorDebugger\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1587545651259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:programCounter " "Elaborating entity \"pc\" for hierarchy \"pc:programCounter\"" {  } { { "src/processorDebugger.v" "programCounter" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587545651266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:im " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:im\"" {  } { { "src/processorDebugger.v" "im" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587545651272 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "60 0 499 instructionMemory.v(31) " "Verilog HDL warning at instructionMemory.v(31): number of words (60) in memory file does not match the number of elements in the address range \[0:499\]" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 31 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1587545651280 "|processorDebugger|instructionMemory:im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[499..60\] 0 instructionMemory.v(24) " "Net \"rom\[499..60\]\" at instructionMemory.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1587545651306 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[0\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[0\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651309 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[0\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[0\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651309 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[0\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[0\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651310 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[0\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[0\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651310 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[0\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[0\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651310 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[0\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[0\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651310 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[0\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[0\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651310 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[0\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[0\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651310 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[1\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[1\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651310 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[1\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[1\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651310 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[1\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[1\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651311 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[1\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[1\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651311 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[1\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[1\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651311 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[1\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[1\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651311 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[1\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[1\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651311 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[1\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[1\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651311 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[2\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[2\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651311 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[2\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[2\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651311 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[2\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[2\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651312 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[2\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[2\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651312 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[2\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[2\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651312 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[2\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[2\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651312 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[2\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[2\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651312 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[2\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[2\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651312 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[3\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[3\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651312 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[3\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[3\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651312 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[3\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[3\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651313 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[3\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[3\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651313 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[3\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[3\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651313 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[3\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[3\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651313 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[3\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[3\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651313 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[3\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[3\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651313 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[4\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[4\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651313 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[4\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[4\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651313 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[4\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[4\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651314 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[4\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[4\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651314 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[4\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[4\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651314 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[4\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[4\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651314 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[4\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[4\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651314 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[4\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[4\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651314 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[5\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[5\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651314 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[5\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[5\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651314 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[5\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[5\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651315 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[5\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[5\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651315 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[5\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[5\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651315 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[5\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[5\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651315 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[5\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[5\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651315 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[5\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[5\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651315 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[6\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[6\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651315 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[6\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[6\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651315 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[6\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[6\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651315 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[6\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[6\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651316 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[6\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[6\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651316 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[6\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[6\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651316 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[6\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[6\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651316 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[6\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[6\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651316 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[7\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[7\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651316 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[7\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[7\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651316 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[7\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[7\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651317 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[7\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[7\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651317 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[7\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[7\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651317 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[7\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[7\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651317 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[7\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[7\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651317 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[7\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[7\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651317 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[8\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[8\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651317 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[8\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[8\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651317 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[8\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[8\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651318 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[8\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[8\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651318 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[8\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[8\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651318 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[8\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[8\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651318 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[8\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[8\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651318 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[8\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[8\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651318 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[9\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[9\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651318 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[9\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[9\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651318 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[9\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[9\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651319 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[9\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[9\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651319 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[9\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[9\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651319 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[9\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[9\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651319 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[9\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[9\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651319 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[9\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[9\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651319 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[10\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[10\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651319 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[10\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[10\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651320 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[10\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[10\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651320 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[10\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[10\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651320 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[10\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[10\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651320 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[10\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[10\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651320 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[10\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[10\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651320 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[10\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[10\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651320 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[11\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[11\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651320 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[11\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[11\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651320 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[11\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[11\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651320 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[11\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[11\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651321 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[11\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[11\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651321 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[11\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[11\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651321 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[11\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[11\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651321 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[11\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[11\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651321 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[12\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[12\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651321 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[12\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[12\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651321 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[12\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[12\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651321 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[12\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[12\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651321 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[12\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[12\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651321 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[12\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[12\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651322 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[12\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[12\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651322 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[12\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[12\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651322 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[13\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[13\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651322 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[13\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[13\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651322 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[13\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[13\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651322 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[13\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[13\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651322 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[13\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[13\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651322 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[13\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[13\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651322 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[13\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[13\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651322 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[13\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[13\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651322 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[14\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[14\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651322 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[14\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[14\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651323 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[14\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[14\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651323 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[14\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[14\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651323 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[14\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[14\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651323 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[14\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[14\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651323 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[14\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[14\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651323 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[14\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[14\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651323 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[15\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[15\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651323 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[15\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[15\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651323 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[15\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[15\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651323 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[15\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[15\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651323 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[15\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[15\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651324 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[15\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[15\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651324 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[15\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[15\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651324 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[15\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[15\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651324 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[16\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[16\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651324 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[16\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[16\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651324 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[16\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[16\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651324 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[16\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[16\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651324 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[16\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[16\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651325 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[16\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[16\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651325 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[16\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[16\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651325 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[16\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[16\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651325 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[17\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[17\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651325 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[17\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[17\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651325 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[17\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[17\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651325 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[17\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[17\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651325 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[17\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[17\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651326 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[17\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[17\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651326 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[17\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[17\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651326 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[17\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[17\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651326 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[18\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[18\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651326 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[18\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[18\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651326 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[18\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[18\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651326 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[18\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[18\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651326 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[18\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[18\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651326 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[18\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[18\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651326 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[18\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[18\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651327 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[18\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[18\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651327 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[19\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[19\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651327 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[19\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[19\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651327 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[19\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[19\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651327 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[19\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[19\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651327 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[19\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[19\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651327 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[19\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[19\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651327 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[19\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[19\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651327 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[19\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[19\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651327 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[20\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[20\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651328 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[20\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[20\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651328 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[20\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[20\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651328 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[20\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[20\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651328 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[20\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[20\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651328 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[20\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[20\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651328 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[20\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[20\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651328 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[20\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[20\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651328 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[21\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[21\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651328 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[21\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[21\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651328 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[21\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[21\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651328 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[21\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[21\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651329 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[21\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[21\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651329 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[21\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[21\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651329 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[21\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[21\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651329 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[21\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[21\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651329 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[22\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[22\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651329 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[22\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[22\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651329 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[22\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[22\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651329 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[22\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[22\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651329 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[22\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[22\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651329 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[22\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[22\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651329 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[22\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[22\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651329 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[22\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[22\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651330 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[23\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[23\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651330 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[23\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[23\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651330 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[23\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[23\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651330 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[23\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[23\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651330 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[23\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[23\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651330 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[23\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[23\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651330 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[23\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[23\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651330 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[23\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[23\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651330 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[24\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[24\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651330 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[24\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[24\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651330 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[24\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[24\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651331 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[24\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[24\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651331 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[24\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[24\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651331 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[24\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[24\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651331 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[24\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[24\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651331 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[24\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[24\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651331 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[25\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[25\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651331 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[25\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[25\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651331 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[25\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[25\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651331 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[25\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[25\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651331 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[25\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[25\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651331 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[25\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[25\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651332 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[25\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[25\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651332 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[25\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[25\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651332 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[26\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[26\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651332 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[26\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[26\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651332 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[26\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[26\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651332 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[26\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[26\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651332 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[26\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[26\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651332 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[26\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[26\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651332 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[26\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[26\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651332 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[26\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[26\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651332 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[27\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[27\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651333 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[27\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[27\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651333 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[27\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[27\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651333 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[27\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[27\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651333 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[27\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[27\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651333 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[27\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[27\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651333 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[27\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[27\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651333 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[27\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[27\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651333 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[28\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[28\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651333 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[28\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[28\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651333 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[28\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[28\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651333 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[28\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[28\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651334 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[28\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[28\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651334 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[28\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[28\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651334 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[28\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[28\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651334 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[28\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[28\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651334 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[29\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[29\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651334 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[29\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[29\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651334 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[29\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[29\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651334 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[29\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[29\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651334 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[29\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[29\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651334 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[29\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[29\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651334 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[29\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[29\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651334 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[29\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[29\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651335 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[30\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[30\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651335 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[30\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[30\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651335 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[30\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[30\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651335 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[30\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[30\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651335 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[30\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[30\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651335 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[30\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[30\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651335 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[30\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[30\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651335 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[30\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[30\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651335 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[31\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[31\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651335 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[31\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[31\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651336 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[31\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[31\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651336 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[31\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[31\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651336 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[31\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[31\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651336 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[31\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[31\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651336 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[31\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[31\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651336 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[31\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[31\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651336 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[32\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[32\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651336 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[32\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[32\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651336 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[32\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[32\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651336 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[32\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[32\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651336 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[32\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[32\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651337 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[32\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[32\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651337 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[32\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[32\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651337 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[32\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[32\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651337 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[33\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[33\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651337 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[33\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[33\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651337 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[33\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[33\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651337 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[33\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[33\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651337 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[33\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[33\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651337 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[33\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[33\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651337 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[33\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[33\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651338 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[33\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[33\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651338 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[34\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[34\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651338 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[34\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[34\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651338 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[34\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[34\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651338 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[34\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[34\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651338 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[34\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[34\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651338 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[34\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[34\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651338 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[34\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[34\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651338 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[34\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[34\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651338 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[35\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[35\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651339 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[35\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[35\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651339 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[35\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[35\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651339 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[35\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[35\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651339 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[35\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[35\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651339 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[35\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[35\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651339 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[35\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[35\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651339 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[35\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[35\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651339 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[36\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[36\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651339 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[36\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[36\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651339 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[36\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[36\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651339 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[36\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[36\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651340 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[36\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[36\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651340 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[36\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[36\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651340 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[36\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[36\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651340 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[36\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[36\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651340 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[37\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[37\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651340 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[37\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[37\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651340 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[37\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[37\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651340 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[37\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[37\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651340 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[37\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[37\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651340 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[37\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[37\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651340 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[37\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[37\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651341 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[37\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[37\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651341 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[38\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[38\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651341 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[38\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[38\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651341 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[38\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[38\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651341 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[38\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[38\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651341 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[38\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[38\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651341 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[38\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[38\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651341 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[38\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[38\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651341 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[38\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[38\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651341 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[39\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[39\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651342 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[39\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[39\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651342 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[39\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[39\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651342 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[39\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[39\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651342 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[39\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[39\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651342 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[39\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[39\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651342 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[39\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[39\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651342 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[39\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[39\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651342 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[40\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[40\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651342 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[40\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[40\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651342 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[40\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[40\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651342 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[40\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[40\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651343 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[40\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[40\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651343 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[40\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[40\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651343 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[40\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[40\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651343 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[40\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[40\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651343 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[41\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[41\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651343 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[41\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[41\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651343 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[41\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[41\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651343 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[41\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[41\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651343 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[41\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[41\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651343 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[41\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[41\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651344 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[41\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[41\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651344 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[41\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[41\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651344 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[42\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[42\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651344 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[42\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[42\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651344 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[42\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[42\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651344 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[42\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[42\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651344 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[42\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[42\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651344 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[42\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[42\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651345 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[42\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[42\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651345 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[42\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[42\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651345 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[43\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[43\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651345 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[43\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[43\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651345 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[43\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[43\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651345 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[43\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[43\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651345 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[43\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[43\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651346 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[43\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[43\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651346 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[43\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[43\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651346 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[43\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[43\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651346 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[44\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[44\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651346 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[44\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[44\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651346 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[44\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[44\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651346 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[44\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[44\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651346 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[44\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[44\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651346 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[44\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[44\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651346 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[44\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[44\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651347 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[44\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[44\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651347 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[45\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[45\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651347 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[45\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[45\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651347 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[45\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[45\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651347 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[45\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[45\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651347 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[45\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[45\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651347 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[45\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[45\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651347 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[45\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[45\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651347 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[45\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[45\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651347 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[46\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[46\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651348 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[46\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[46\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651348 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[46\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[46\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651348 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[46\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[46\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651348 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[46\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[46\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651348 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[46\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[46\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651348 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[46\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[46\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651348 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[46\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[46\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651348 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[47\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[47\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651348 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[47\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[47\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651348 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[47\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[47\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651348 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[47\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[47\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651349 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[47\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[47\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651349 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[47\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[47\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651349 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[47\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[47\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651349 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[47\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[47\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651349 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[48\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[48\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651349 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[48\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[48\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651349 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[48\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[48\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651349 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[48\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[48\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651350 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[48\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[48\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651350 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[48\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[48\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651350 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[48\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[48\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651350 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[48\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[48\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651350 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[49\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[49\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651350 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[49\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[49\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651350 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[49\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[49\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651350 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[49\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[49\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651350 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[49\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[49\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651350 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[49\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[49\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651350 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[49\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[49\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651351 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[49\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[49\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651351 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[50\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[50\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651351 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[50\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[50\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651351 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[50\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[50\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651351 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[50\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[50\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651351 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[50\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[50\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651351 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[50\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[50\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651351 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[50\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[50\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651351 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[50\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[50\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651352 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[51\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[51\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651352 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[51\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[51\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651352 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[51\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[51\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651352 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[51\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[51\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651352 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[51\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[51\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651352 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[51\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[51\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651352 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[51\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[51\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651352 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[51\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[51\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651352 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[52\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[52\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651352 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[52\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[52\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651353 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[52\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[52\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651353 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[52\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[52\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651353 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[52\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[52\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651353 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[52\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[52\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651353 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[52\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[52\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651353 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[52\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[52\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651353 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[53\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[53\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651353 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[53\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[53\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651353 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[53\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[53\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651353 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[53\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[53\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651353 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[53\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[53\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651354 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[53\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[53\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651354 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[53\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[53\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651354 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[53\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[53\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651354 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[54\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[54\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651354 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[54\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[54\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651354 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[54\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[54\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651354 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[54\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[54\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651354 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[54\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[54\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651354 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[54\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[54\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651354 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[54\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[54\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651355 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[54\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[54\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651355 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[55\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[55\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651355 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[55\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[55\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651355 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[55\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[55\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651355 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[55\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[55\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651355 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[55\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[55\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651355 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[55\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[55\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651355 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[55\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[55\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651355 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[55\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[55\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651355 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[56\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[56\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651355 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[56\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[56\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651356 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[56\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[56\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651356 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[56\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[56\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651356 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[56\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[56\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651356 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[56\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[56\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651356 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[56\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[56\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651356 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[56\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[56\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651356 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[57\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[57\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651356 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[57\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[57\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651356 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[57\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[57\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651356 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[57\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[57\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651356 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[57\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[57\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651357 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[57\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[57\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651357 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[57\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[57\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651357 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[57\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[57\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651357 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[58\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[58\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651357 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[58\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[58\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651357 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[58\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[58\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651357 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[58\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[58\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651357 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[58\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[58\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651357 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[58\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[58\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651357 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[58\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[58\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651358 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[58\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[58\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651358 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[59\]\[0\] instructionMemory.v(27) " "Inferred latch for \"rom\[59\]\[0\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651358 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[59\]\[1\] instructionMemory.v(27) " "Inferred latch for \"rom\[59\]\[1\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651358 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[59\]\[2\] instructionMemory.v(27) " "Inferred latch for \"rom\[59\]\[2\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651358 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[59\]\[3\] instructionMemory.v(27) " "Inferred latch for \"rom\[59\]\[3\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651358 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[59\]\[4\] instructionMemory.v(27) " "Inferred latch for \"rom\[59\]\[4\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651358 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[59\]\[5\] instructionMemory.v(27) " "Inferred latch for \"rom\[59\]\[5\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651358 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[59\]\[6\] instructionMemory.v(27) " "Inferred latch for \"rom\[59\]\[6\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651358 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[59\]\[7\] instructionMemory.v(27) " "Inferred latch for \"rom\[59\]\[7\]\" at instructionMemory.v(27)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545651358 "|processorDebugger|instructionMemory:im"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:ctrl " "Elaborating entity \"control\" for hierarchy \"control:ctrl\"" {  } { { "src/processorDebugger.v" "ctrl" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587545651505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirtyTwoBitTwoToOneMux thirtyTwoBitTwoToOneMux:m1 " "Elaborating entity \"thirtyTwoBitTwoToOneMux\" for hierarchy \"thirtyTwoBitTwoToOneMux:m1\"" {  } { { "src/processorDebugger.v" "m1" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587545651509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiveBitTwoToOneMux fiveBitTwoToOneMux:m3 " "Elaborating entity \"fiveBitTwoToOneMux\" for hierarchy \"fiveBitTwoToOneMux:m3\"" {  } { { "src/processorDebugger.v" "m3" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587545651517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:ALUCtrl " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:ALUCtrl\"" {  } { { "src/processorDebugger.v" "ALUCtrl" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587545651524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:regs " "Elaborating entity \"registers\" for hierarchy \"registers:regs\"" {  } { { "src/processorDebugger.v" "regs" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587545651529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory dataMemory:mem " "Elaborating entity \"dataMemory\" for hierarchy \"dataMemory:mem\"" {  } { { "src/processorDebugger.v" "mem" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587545651545 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "10 0 499 dataMemory.v(54) " "Verilog HDL warning at dataMemory.v(54): number of words (10) in memory file does not match the number of elements in the address range \[0:499\]" {  } { { "src/dataMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/dataMemory.v" 54 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1587545651562 "|processorDebugger|dataMemory:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtend signExtend:SE " "Elaborating entity \"signExtend\" for hierarchy \"signExtend:SE\"" {  } { { "src/processorDebugger.v" "SE" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587545655376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu1\"" {  } { { "src/processorDebugger.v" "alu1" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587545655382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttonShaper buttonShaper:BS " "Elaborating entity \"buttonShaper\" for hierarchy \"buttonShaper:BS\"" {  } { { "src/processorDebugger.v" "BS" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587545655407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:d0 " "Elaborating entity \"decoder\" for hierarchy \"decoder:d0\"" {  } { { "src/processorDebugger.v" "d0" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587545655413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:displayUnit " "Elaborating entity \"display\" for hierarchy \"display:displayUnit\"" {  } { { "src/processorDebugger.v" "displayUnit" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587545655429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD display:displayUnit\|BCD:BCDModule " "Elaborating entity \"BCD\" for hierarchy \"display:displayUnit\|BCD:BCDModule\"" {  } { { "src/display.v" "BCDModule" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/display.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587545655434 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 BCD.v(31) " "Verilog HDL assignment warning at BCD.v(31): truncated value with size 32 to match size of target (8)" {  } { { "src/BCD.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/BCD.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587545655435 "|processorDebugger|display:displayUnit|BCD:BCDModule"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1587545718924 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "258 " "258 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1587545724819 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1587545725739 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587545725739 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2600 " "Implemented 2600 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1587545726764 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1587545726764 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2545 " "Implemented 2545 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1587545726764 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1587545726764 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4978 " "Peak virtual memory: 4978 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587545726957 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 22 03:55:26 2020 " "Processing ended: Wed Apr 22 03:55:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587545726957 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:33 " "Elapsed time: 00:01:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587545726957 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:10 " "Total CPU time (on all processors): 00:02:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587545726957 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587545726957 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1587545729324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587545729332 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 22 03:55:28 2020 " "Processing started: Wed Apr 22 03:55:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587545729332 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1587545729332 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off processorDebugger -c processorDebugger " "Command: quartus_fit --read_settings_files=off --write_settings_files=off processorDebugger -c processorDebugger" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1587545729332 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1587545729645 ""}
{ "Info" "0" "" "Project  = processorDebugger" {  } {  } 0 0 "Project  = processorDebugger" 0 0 "Fitter" 0 0 1587545729645 ""}
{ "Info" "0" "" "Revision = processorDebugger" {  } {  } 0 0 "Revision = processorDebugger" 0 0 "Fitter" 0 0 1587545729645 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1587545729940 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1587545729941 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "processorDebugger 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"processorDebugger\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1587545729982 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1587545730065 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1587545730065 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1587545730570 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1587545730610 ""}
{ "Critical Warning" "WFSAC_FSAC_INITDONE_DISABLE_IN_AS" "" "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" {  } {  } 1 11114 "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" 0 0 "Fitter" 0 -1 1587545731326 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1587545731328 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1587545737854 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Clk~inputCLKENA0 703 global CLKCTRL_G6 " "Clk~inputCLKENA0 with 703 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1587545738099 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1587545738099 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587545738099 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1587545738127 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1587545738130 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1587545738141 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1587545738146 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1587545738147 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1587545738149 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1587545738152 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1587545738158 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1587545738158 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587545738314 ""}
{ "Info" "ISTA_SDC_FOUND" "src/processorDebugger.sdc " "Reading SDC File: 'src/processorDebugger.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1587545743929 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "processorDebugger.sdc 5 CLOCK2_50 port " "Ignored filter at processorDebugger.sdc(5): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1587545743941 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock processorDebugger.sdc 5 Argument <targets> is an empty collection " "Ignored create_clock at processorDebugger.sdc(5): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587545743943 ""}  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587545743943 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "processorDebugger.sdc 6 CLOCK3_50 port " "Ignored filter at processorDebugger.sdc(6): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1587545743944 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock processorDebugger.sdc 6 Argument <targets> is an empty collection " "Ignored create_clock at processorDebugger.sdc(6): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587545743944 ""}  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587545743944 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "processorDebugger.sdc 7 CLOCK_50 port " "Ignored filter at processorDebugger.sdc(7): CLOCK_50 could not be matched with a port" {  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1587545743944 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock processorDebugger.sdc 7 Argument <targets> is an empty collection " "Ignored create_clock at processorDebugger.sdc(7): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK_50\] " "create_clock -period 20 \[get_ports CLOCK_50\]" {  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587545743945 ""}  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587545743945 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "processorDebugger.sdc 8 CLOCK4_50 port " "Ignored filter at processorDebugger.sdc(8): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1587545743945 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock processorDebugger.sdc 8 Argument <targets> is an empty collection " "Ignored create_clock at processorDebugger.sdc(8): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587545743946 ""}  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587545743946 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1587545743946 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1587545743947 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1587545743980 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1587545743981 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1587545744087 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1587545744394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:47 " "Fitter placement preparation operations ending: elapsed time is 00:00:47" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587545790884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1587545829038 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1587545834553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587545834553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1587545836542 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1587545844203 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1587545844203 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1587545866009 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1587545866009 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:25 " "Fitter routing operations ending: elapsed time is 00:00:25" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587545866013 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.96 " "Total time spent on timing analysis during the Fitter is 2.96 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1587545873240 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1587545873278 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1587545877269 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1587545877271 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1587545882158 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:16 " "Fitter post-fit operations ending: elapsed time is 00:00:16" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587545889296 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/output_files/processorDebugger.fit.smsg " "Generated suppressed messages file C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/output_files/processorDebugger.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1587545889919 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5920 " "Peak virtual memory: 5920 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587545891596 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 22 03:58:11 2020 " "Processing ended: Wed Apr 22 03:58:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587545891596 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:43 " "Elapsed time: 00:02:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587545891596 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:53 " "Total CPU time (on all processors): 00:04:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587545891596 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1587545891596 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1587545893227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587545893234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 22 03:58:13 2020 " "Processing started: Wed Apr 22 03:58:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587545893234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1587545893234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off processorDebugger -c processorDebugger " "Command: quartus_asm --read_settings_files=off --write_settings_files=off processorDebugger -c processorDebugger" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1587545893234 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1587545895292 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1587545900656 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587545902692 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 22 03:58:22 2020 " "Processing ended: Wed Apr 22 03:58:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587545902692 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587545902692 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587545902692 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1587545902692 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1587545903482 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1587545904698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587545904707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 22 03:58:24 2020 " "Processing started: Wed Apr 22 03:58:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587545904707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1587545904707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processorDebugger -c processorDebugger " "Command: quartus_sta processorDebugger -c processorDebugger" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1587545904708 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1587545905032 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1587545906999 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1587545906999 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587545907062 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587545907062 ""}
{ "Info" "ISTA_SDC_FOUND" "src/processorDebugger.sdc " "Reading SDC File: 'src/processorDebugger.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1587545907802 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "processorDebugger.sdc 5 CLOCK2_50 port " "Ignored filter at processorDebugger.sdc(5): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1587545907811 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock processorDebugger.sdc 5 Argument <targets> is an empty collection " "Ignored create_clock at processorDebugger.sdc(5): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587545907812 ""}  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587545907812 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "processorDebugger.sdc 6 CLOCK3_50 port " "Ignored filter at processorDebugger.sdc(6): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1587545907812 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock processorDebugger.sdc 6 Argument <targets> is an empty collection " "Ignored create_clock at processorDebugger.sdc(6): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587545907813 ""}  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587545907813 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "processorDebugger.sdc 7 CLOCK_50 port " "Ignored filter at processorDebugger.sdc(7): CLOCK_50 could not be matched with a port" {  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1587545907813 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock processorDebugger.sdc 7 Argument <targets> is an empty collection " "Ignored create_clock at processorDebugger.sdc(7): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK_50\] " "create_clock -period 20 \[get_ports CLOCK_50\]" {  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587545907813 ""}  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587545907813 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "processorDebugger.sdc 8 CLOCK4_50 port " "Ignored filter at processorDebugger.sdc(8): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1587545907813 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock processorDebugger.sdc 8 Argument <targets> is an empty collection " "Ignored create_clock at processorDebugger.sdc(8): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587545907814 ""}  } { { "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1587545907814 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1587545907814 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1587545907817 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1587545907818 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587545907818 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587545907840 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1587545907842 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1587545907865 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1587545908818 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1587545908818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.520 " "Worst-case setup slack is -14.520" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587545908821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587545908821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.520           -8823.842 Clk  " "  -14.520           -8823.842 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587545908821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587545908821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.495 " "Worst-case hold slack is 0.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587545908869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587545908869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495               0.000 Clk  " "    0.495               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587545908869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587545908869 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1587545908873 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1587545908876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587545908881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587545908881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -548.852 Clk  " "   -0.538            -548.852 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587545908881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587545908881 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1587545908972 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1587545909051 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1587545913668 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587545913920 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1587545914060 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1587545914060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.453 " "Worst-case setup slack is -14.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587545914067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587545914067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.453           -8744.505 Clk  " "  -14.453           -8744.505 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587545914067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587545914067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.470 " "Worst-case hold slack is 0.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587545914115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587545914115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 Clk  " "    0.470               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587545914115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587545914115 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1587545914119 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1587545914123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587545914127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587545914127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -553.496 Clk  " "   -0.538            -553.496 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587545914127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587545914127 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1587545914222 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1587545914483 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1587545919059 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587545919321 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1587545919364 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1587545919364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.970 " "Worst-case setup slack is -6.970" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587545919381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587545919381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.970           -4206.915 Clk  " "   -6.970           -4206.915 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587545919381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587545919381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.225 " "Worst-case hold slack is 0.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587545919431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587545919431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225               0.000 Clk  " "    0.225               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587545919431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587545919431 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1587545919436 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1587545919441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.103 " "Worst-case minimum pulse width slack is -0.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587545919445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587545919445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.103             -69.297 Clk  " "   -0.103             -69.297 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587545919445 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587545919445 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1587545919526 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587545919865 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1587545919907 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1587545919907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.181 " "Worst-case setup slack is -6.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587545919925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587545919925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.181           -3751.098 Clk  " "   -6.181           -3751.098 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587545919925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587545919925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.210 " "Worst-case hold slack is 0.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587545919982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587545919982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 Clk  " "    0.210               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587545919982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587545919982 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1587545919986 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1587545919990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.099 " "Worst-case minimum pulse width slack is -0.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587545920001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587545920001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.099             -67.956 Clk  " "   -0.099             -67.956 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587545920001 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587545920001 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1587545923087 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1587545923185 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 13 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5064 " "Peak virtual memory: 5064 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587545923372 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 22 03:58:43 2020 " "Processing ended: Wed Apr 22 03:58:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587545923372 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587545923372 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587545923372 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1587545923372 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 31 s " "Quartus Prime Full Compilation was successful. 0 errors, 31 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1587545924240 ""}
