INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yash4/Projects/labH2/src/lab-h2/lab-h2.srcs/sim_1/imports/src/Counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_tb
