m255
K3
13
cModel Technology
Z0 dD:\SourceCode\VerilogHDL\ch2_ALU
T_opt
Z1 VbV?92]Jfn`:1laZBK]LnY2
Z2 04 3 4 work CPU fast 0
Z3 =1-b06ebf0f66d4-5e0e030f-1a4-1398
Z4 o-quiet -auto_acc_if_foreign -work work
Z5 n@_opt
Z6 OE;O;10.1a;51
Z7 dD:\SourceCode\VerilogHDL\ch2_ALU
T_opt1
Z8 Vo<PR>LIUl;M_cA^OZdcnL0
Z9 04 6 4 work CPU_tb fast 0
Z10 =1-b06ebf0f66d4-5e0e0202-37c-21b8
Z11 o-quiet -auto_acc_if_foreign -work work +acc
Z12 n@_opt1
R6
R7
vALU
Z13 IL5SEhPjXkfWlY2SRSiBN10
Z14 VVD6D5lVQIK1c37ao8jzai2
Z15 dD:\SourceCode\VerilogHDL\ch4_CPU
Z16 w1577976149
Z17 8D:/SourceCode/VerilogHDL/ch4_CPU/ALU.v
Z18 FD:/SourceCode/VerilogHDL/ch4_CPU/ALU.v
L0 1
Z19 OE;L;10.1a;51
r1
31
Z20 o-work work -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
Z21 n@a@l@u
Z22 !s90 -reportprogress|300|-work|work|-vopt|D:/SourceCode/VerilogHDL/ch4_CPU/ALU.v|
Z23 !s100 `Z@3D<[GNeDh_O<CkeeQB1
Z24 !s108 1577976315.671000
Z25 !s107 D:/SourceCode/VerilogHDL/ch4_CPU/ALU.v|
!i10b 1
!s85 0
vCPU
!i10b 1
!s100 :lZVBE[TEDnB=FgSRGKQR2
I`e3>SfQInF96zb_nacnoD0
Z26 VEa5ASA_GBSaU3XfOkkHPX1
R15
w1577976628
Z27 8D:/SourceCode/VerilogHDL/ch4_CPU/CPU.v
Z28 FD:/SourceCode/VerilogHDL/ch4_CPU/CPU.v
L0 2
R19
r1
!s85 0
31
!s108 1577976631.611000
!s107 D:/SourceCode/VerilogHDL/ch4_CPU/CPU.v|
Z29 !s90 -reportprogress|300|-work|work|-vopt|D:/SourceCode/VerilogHDL/ch4_CPU/CPU.v|
R20
Z30 n@c@p@u
vCPU_tb
Z31 IbL0Jfb8fJJG>:XZX8UjDd0
Z32 VJ]cozc2R4cz?MTJoP]UO70
R15
Z33 w1577976240
Z34 8D:/SourceCode/VerilogHDL/ch4_CPU/CPU_tb.v
Z35 FD:/SourceCode/VerilogHDL/ch4_CPU/CPU_tb.v
L0 2
R19
r1
31
R20
Z36 n@c@p@u_tb
Z37 !s100 jY]efhPcg^=g1JMagP@o?0
Z38 !s90 -reportprogress|300|-work|work|-vopt|D:/SourceCode/VerilogHDL/ch4_CPU/CPU_tb.v|
Z39 !s108 1577976316.312000
Z40 !s107 D:/SourceCode/VerilogHDL/ch4_CPU/CPU_tb.v|
!i10b 1
!s85 0
vCU
Z41 I2CB9D1A`H7o^[UQ4RUX020
Z42 V<ONM:XbE?l3<S<dAL6IdZ1
R15
Z43 w1577976114
Z44 8D:/SourceCode/VerilogHDL/ch4_CPU/CU.v
Z45 FD:/SourceCode/VerilogHDL/ch4_CPU/CU.v
L0 2
R19
r1
31
R20
n@c@u
Z46 !s100 4ih<8[^8o1RnVH_@fN5<?0
Z47 !s90 -reportprogress|300|-work|work|-vopt|D:/SourceCode/VerilogHDL/ch4_CPU/CU.v|
Z48 !s108 1577976315.830000
Z49 !s107 D:/SourceCode/VerilogHDL/ch4_CPU/CU.v|
!i10b 1
!s85 0
vIns_mem
Z50 IjMA4RRk4k`f[Y[S2`FQbL1
Z51 VZ>R8AILCCPC`O1JO:4kRo1
R15
Z52 w1577975759
Z53 8D:/SourceCode/VerilogHDL/ch4_CPU/Ins_mem.v
Z54 FD:/SourceCode/VerilogHDL/ch4_CPU/Ins_mem.v
L0 2
R19
r1
31
R20
Z55 n@ins_mem
Z56 !s90 -reportprogress|300|-work|work|-vopt|D:/SourceCode/VerilogHDL/ch4_CPU/Ins_mem.v|
Z57 !s100 me9TP2F_Zclz6^o=<=H5i0
Z58 !s108 1577976313.661000
Z59 !s107 D:/SourceCode/VerilogHDL/ch4_CPU/Ins_mem.v|
!i10b 1
!s85 0
vmux2_1
Z60 IEf?RX]U^9M9bT<XmY_DL81
Z61 VD:Mc9XJNEP?_b_jY7:S5b2
R15
Z62 w1577976155
Z63 8D:/SourceCode/VerilogHDL/ch4_CPU/mux2_1.v
Z64 FD:/SourceCode/VerilogHDL/ch4_CPU/mux2_1.v
L0 2
R19
r1
31
R20
Z65 !s90 -reportprogress|300|-work|work|-vopt|D:/SourceCode/VerilogHDL/ch4_CPU/mux2_1.v|
Z66 !s100 KN2HG4PDYld=0=MSY=Wfk0
Z67 !s108 1577976316.480000
Z68 !s107 D:/SourceCode/VerilogHDL/ch4_CPU/mux2_1.v|
!i10b 1
!s85 0
vPC
Z69 Ia84N?3cI7P_0IGN3bYZ?51
Z70 VH4110gCTA5;B3LR63Ljj02
R15
Z71 w1577975888
Z72 8D:/SourceCode/VerilogHDL/ch4_CPU/PC.v
Z73 FD:/SourceCode/VerilogHDL/ch4_CPU/PC.v
L0 1
R19
r1
31
R20
n@p@c
Z74 !s90 -reportprogress|300|-work|work|-vopt|D:/SourceCode/VerilogHDL/ch4_CPU/PC.v|
Z75 !s100 ?CAO6cK@]1DgmDzg:5VWS2
Z76 !s108 1577976313.506000
Z77 !s107 D:/SourceCode/VerilogHDL/ch4_CPU/PC.v|
!i10b 1
!s85 0
vRAM
Z78 IWbfYo[:`L0^oJmP2MMKcg1
Z79 V=CaA@ZcjUe0zJzd=XGH`C2
R15
Z80 w1577976096
Z81 8D:/SourceCode/VerilogHDL/ch4_CPU/RAM.v
Z82 FD:/SourceCode/VerilogHDL/ch4_CPU/RAM.v
L0 2
R19
r1
31
R20
Z83 n@r@a@m
Z84 !s100 FdVY9o[0FnN_^20XQ>JBa3
Z85 !s90 -reportprogress|300|-work|work|-vopt|D:/SourceCode/VerilogHDL/ch4_CPU/RAM.v|
Z86 !s108 1577976316.154000
Z87 !s107 D:/SourceCode/VerilogHDL/ch4_CPU/RAM.v|
!i10b 1
!s85 0
vRegFile
Z88 IdgEhQOLWjXjCn6H1`MP5T1
Z89 Vb5iW@k6iDR?U9HeeFAig>3
R15
Z90 w1577976315
Z91 8D:/SourceCode/VerilogHDL/ch4_CPU/RegFile.v
Z92 FD:/SourceCode/VerilogHDL/ch4_CPU/RegFile.v
L0 2
R19
r1
31
R20
Z93 n@reg@file
Z94 !s100 [PW8dmHoe=iSEHTRgI]_^1
Z95 !s90 -reportprogress|300|-work|work|-vopt|D:/SourceCode/VerilogHDL/ch4_CPU/RegFile.v|
Z96 !s108 1577976315.533000
Z97 !s107 D:/SourceCode/VerilogHDL/ch4_CPU/RegFile.v|
!i10b 1
!s85 0
