<html><body>
<pre>
 
cpldfit:  version P.40xd                            Xilinx Inc.
                                  Fitter Report
Design Name: battleship                          Date:  6- 7-2015,  9:17PM
Device Used: XC2C64A-7-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
17 /64  ( 27%) 14  /224  (  6%) 14  /160  (  9%) 0  /64  (  0%) 25 /33  ( 76%)

** Function Block Resources **

Function Mcells   FB Inps  Pterms   IO       CTC      CTR      CTS      CTE     
Block    Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot
FB1       6/16     10/40    11/56     5/ 8    0/1      0/1      0/1      0/1
FB2       6/16      0/40     0/56     6/ 9    0/1      0/1      0/1      0/1
FB3       3/16      4/40     3/56     3/ 9    0/1      0/1      0/1      0/1
FB4       2/16      0/40     0/56     2/ 7    0/1      0/1      0/1      0/1
         -----    -------  -------   -----    ---      ---      ---      ---
Total    17/64     14/160   14/224   16/33    0/4      0/4      0/4      0/4 

CTC - Control Term Clock
CTR - Control Term Reset
CTS - Control Term Set
CTE - Control Term Output Enable

* - Resource is exhausted

** Global Control Resources **

GCK         GSR         GTS         DGE         
Used/Tot    Used/Tot    Used/Tot    Used/Tot    
0/3         0/1         0/4         0/0


** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    9           9    |  I/O              :    18     25
Output        :   16          16    |  GCK/IO           :     3      3
Bidirectional :    0           0    |  GTS/IO           :     4      4
GCK           :    0           0    |  GSR/IO           :     0      1
GTS           :    0           0    |  
GSR           :    0           0    |  
                 ----        ----
        Total     25          25

End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'battleship.ise'.
WARNING:Cpld:1007 - Removing unused input(s) 'fire'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
*************************  Summary of Mapped Logic  ************************

** 16 Outputs **

Signal              Total Total Bank Loc     Pin   Pin       Pin     I/O      I/O       Slew Reg     Reg Init
Name                Pts   Inps               No.   Type      Use     STD      Style     Rate Use     State
outG[0]             1     4     2    FB1_3   36    I/O       O       LVCMOS18           FAST         
outG[1]             1     4     2    FB1_9   34    GTS/I/O   O       LVCMOS18           FAST         
outG[2]             1     4     2    FB1_10  33    GTS/I/O   O       LVCMOS18           FAST         
outG[3]             1     4     2    FB1_11  32    GTS/I/O   O       LVCMOS18           FAST         
outG[4]             1     4     2    FB1_12  31    GTS/I/O   O       LVCMOS18           FAST         
outR[7]             0     0     1    FB2_6   42    I/O       O       LVCMOS18           FAST         
outR[6]             0     0     1    FB2_7   43    GCK/I/O   O       LVCMOS18           FAST         
outR[5]             0     0     1    FB2_8   44    GCK/I/O   O       LVCMOS18           FAST         
outR[4]             0     0     1    FB2_10  1     GCK/I/O   O       LVCMOS18           FAST         
outR[3]             0     0     1    FB2_12  2     I/O       O       LVCMOS18           FAST         
outR[2]             0     0     1    FB2_13  3     I/O       O       LVCMOS18           FAST         
outG[5]             1     4     2    FB3_1   29    I/O       O       LVCMOS18           FAST         
outG[6]             1     4     2    FB3_2   28    I/O       O       LVCMOS18           FAST         
outG[7]             1     4     2    FB3_3   27    I/O       O       LVCMOS18           FAST         
outR[1]             0     0     1    FB4_1   5     I/O       O       LVCMOS18           FAST         
outR[0]             0     0     1    FB4_2   6     I/O       O       LVCMOS18           FAST         

** 1 Buried Nodes **

Signal              Total Total Loc     Reg     Reg Init
Name                Pts   Inps          Use     State
N_PZ_25             6     6     FB1_16          

** 9 Inputs **

Signal              Bank Loc     Pin   Pin       Pin     I/O      I/O
Name                             No.   Type      Use     STD      Style
count2              2    FB3_6   23    I/O       I       LVCMOS18 KPR
count1              2    FB3_10  22    I/O       I       LVCMOS18 KPR
count0              2    FB3_11  21    I/O       I       LVCMOS18 KPR
col2                2    FB3_12  20    I/O       I       LVCMOS18 KPR
col1                2    FB3_14  19    I/O       I       LVCMOS18 KPR
col0                2    FB3_15  18    I/O       I       LVCMOS18 KPR
row0                1    FB4_11  12    I/O       I       LVCMOS18 KPR
row1                1    FB4_13  13    I/O       I       LVCMOS18 KPR
row2                1    FB4_14  14    I/O       I       LVCMOS18 KPR

Legend:
Pin No.   - ~     - User Assigned
I/O Style - OD    - OpenDrain
          - PU    - Pullup
          - KPR   - Keeper
          - S     - SchmittTrigger
          - DG    - DataGate
Reg Use   - LATCH - Transparent latch
          - DFF   - D-flip-flop
          - DEFF  - D-flip-flop with clock enable
          - TFF   - T-flip-flop
          - TDFF  - Dual-edge-triggered T-flip-flop
          - DDFF  - Dual-edge-triggered flip-flop
          - DDEFF - Dual-edge-triggered flip-flop with clock enable
          /S (after any above flop/latch type) indicates initial state is Set
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
              VRF - Vref
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               10/30
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   11/45
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB1_1   38   I/O           
(unused)                      0     FB1_2   37   I/O           
outG[0]                       1     FB1_3   36   I/O     O                 
(unused)                      0     FB1_4        (b)           
(unused)                      0     FB1_5        (b)           
(unused)                      0     FB1_6        (b)           
(unused)                      0     FB1_7        (b)           
(unused)                      0     FB1_8        (b)           
outG[1]                       1     FB1_9   34   GTS/I/O O                 
outG[2]                       1     FB1_10  33   GTS/I/O O                 
outG[3]                       1     FB1_11  32   GTS/I/O O                 
outG[4]                       1     FB1_12  31   GTS/I/O O                 
(unused)                      0     FB1_13  30   GSR/I/O       
(unused)                      0     FB1_14       (b)           
(unused)                      0     FB1_15       (b)           
N_PZ_25                       6     FB1_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: N_PZ_25            5: count0             8: row0 
  2: col0               6: count1             9: row1 
  3: col1               7: count2            10: row2 
  4: col2             

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
outG[0]           X......XXX.............................. 4       
outG[1]           X......XXX.............................. 4       
outG[2]           X......XXX.............................. 4       
outG[3]           X......XXX.............................. 4       
outG[4]           X......XXX.............................. 4       
N_PZ_25           .XXXXXX................................. 6       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB2  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB2_1   39   I/O           
(unused)                      0     FB2_2   40   I/O           
(unused)                      0     FB2_3        (b)           
(unused)                      0     FB2_4        (b)           
(unused)                      0     FB2_5   41   I/O           
outR[7]                       0     FB2_6   42   I/O     O                 
outR[6]                       0     FB2_7   43   GCK/I/O O                 
outR[5]                       0     FB2_8   44   GCK/I/O O                 
(unused)                      0     FB2_9        (b)           
outR[4]                       0     FB2_10  1    GCK/I/O O                 
(unused)                      0     FB2_11       (b)           
outR[3]                       0     FB2_12  2    I/O     O                 
outR[2]                       0     FB2_13  3    I/O     O                 
(unused)                      0     FB2_14       (b)           
(unused)                      0     FB2_15       (b)           
(unused)                      0     FB2_16       (b)           

Signals Used by Logic in Function Block

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
outR[7]           ........................................ 0       
outR[6]           ........................................ 0       
outR[5]           ........................................ 0       
outR[4]           ........................................ 0       
outR[3]           ........................................ 0       
outR[2]           ........................................ 0       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB3  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               4/36
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   3/53
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
outG[5]                       1     FB3_1   29   I/O     O                 
outG[6]                       1     FB3_2   28   I/O     O                 
outG[7]                       1     FB3_3   27   I/O     O                 
(unused)                      0     FB3_4        (b)           
(unused)                      0     FB3_5        (b)           
(unused)                      0     FB3_6   23   I/O     I     
(unused)                      0     FB3_7        (b)           
(unused)                      0     FB3_8        (b)           
(unused)                      0     FB3_9        (b)           
(unused)                      0     FB3_10  22   I/O     I     
(unused)                      0     FB3_11  21   I/O     I     
(unused)                      0     FB3_12  20   I/O     I     
(unused)                      0     FB3_13       (b)           
(unused)                      0     FB3_14  19   I/O     I     
(unused)                      0     FB3_15  18   I/O     I     
(unused)                      0     FB3_16       (b)           

Signals Used by Logic in Function Block
  1: N_PZ_25            3: row1               4: row2 
  2: row0             

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
outG[5]           XXXX.................................... 4       
outG[6]           XXXX.................................... 4       
outG[7]           XXXX.................................... 4       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB4  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
outR[1]                       0     FB4_1   5    I/O     O                 
outR[0]                       0     FB4_2   6    I/O     O                 
(unused)                      0     FB4_3        (b)           
(unused)                      0     FB4_4        (b)           
(unused)                      0     FB4_5        (b)           
(unused)                      0     FB4_6        (b)           
(unused)                      0     FB4_7   8    I/O           
(unused)                      0     FB4_8        (b)           
(unused)                      0     FB4_9        (b)           
(unused)                      0     FB4_10       (b)           
(unused)                      0     FB4_11  12   I/O     I     
(unused)                      0     FB4_12       (b)           
(unused)                      0     FB4_13  13   I/O     I     
(unused)                      0     FB4_14  14   I/O     I     
(unused)                      0     FB4_15  16   I/O           
(unused)                      0     FB4_16       (b)           

Signals Used by Logic in Function Block

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
outR[1]           ........................................ 0       
outR[0]           ........................................ 0       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


N_PZ_25 <= ((col0 AND NOT count0)
	OR (NOT col0 AND count0)
	OR (col1 AND NOT count1)
	OR (NOT col1 AND count1)
	OR (col2 AND NOT count2)
	OR (NOT col2 AND count2));


outG[0] <= (NOT row2 AND NOT row1 AND NOT row0 AND NOT N_PZ_25);


outG[1] <= (NOT row2 AND NOT row1 AND row0 AND NOT N_PZ_25);


outG[2] <= (NOT row2 AND row1 AND NOT row0 AND NOT N_PZ_25);


outG[3] <= (NOT row2 AND row1 AND row0 AND NOT N_PZ_25);


outG[4] <= (row2 AND NOT row1 AND NOT row0 AND NOT N_PZ_25);


outG[5] <= (row2 AND NOT row1 AND row0 AND NOT N_PZ_25);


outG[6] <= (row2 AND row1 AND NOT row0 AND NOT N_PZ_25);


outG[7] <= (row2 AND row1 AND row0 AND NOT N_PZ_25);


outR[0] <= '0';


outR[1] <= '0';


outR[2] <= '0';


outR[3] <= '0';


outR[4] <= '0';


outR[5] <= '0';


outR[6] <= '0';


outR[7] <= '0';


Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FDDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 FTDCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC2C64A-7-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5         XC2C64A-7-VQ44      29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 outR[4]                          23 count2                        
  2 outR[3]                          24 TDO                           
  3 outR[2]                          25 GND                           
  4 GND                              26 VCCIO-1.8                     
  5 outR[1]                          27 outG[7]                       
  6 outR[0]                          28 outG[6]                       
  7 VCCIO-1.8                        29 outG[5]                       
  8 KPR                              30 KPR                           
  9 TDI                              31 outG[4]                       
 10 TMS                              32 outG[3]                       
 11 TCK                              33 outG[2]                       
 12 row0                             34 outG[1]                       
 13 row1                             35 VCCAUX                        
 14 row2                             36 outG[0]                       
 15 VCC                              37 KPR                           
 16 KPR                              38 KPR                           
 17 GND                              39 KPR                           
 18 col0                             40 KPR                           
 19 col1                             41 KPR                           
 20 col2                             42 outR[7]                       
 21 count0                           43 outR[6]                       
 22 count1                           44 outR[5]                       


Legend :  NC  = Not Connected, unbonded pin
        PGND  = Unused I/O configured as additional Ground pin
         KPR  = Unused I/O with weak keeper (leave unconnected)
         WPU  = Unused I/O with weak pull up (leave unconnected)
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
      VCCAUX  = Power supply for JTAG pins
   VCCIO-3.3  = I/O supply voltage for LVTTL, LVCMOS33, SSTL3_I
   VCCIO-2.5  = I/O supply voltage for LVCMOS25, SSTL2_I
   VCCIO-1.8  = I/O supply voltage for LVCMOS18
   VCCIO-1.5  = I/O supply voltage for LVCMOS15, HSTL_I
        VREF  = Reference voltage for indicated input standard
       *VREF  = Reference voltage pin selected by software
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc2c64a-7-VQ44
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Set Unused I/O Pin Termination              : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Enable Input Registers                      : ON
Function Block Fan-in Limit                 : 38
Use DATA_GATE Attribute                     : ON
Set Tristate Outputs to Termination Mode    : KEEPER
Default Voltage Standard for All Outputs    : LVCMOS18
Input Limit                                 : 32
Pterm Limit                                 : 28
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
