`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 10.03.2025 21:48:32
// Design Name: 
// Module Name: Phase_3
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module Phase_3(
    input CLOCK, 
    input start, 
    input [6:0] x, 
    input [5:0] y, 
    input reset,
    output reg done, 
    output  [15:0] oled_data
);
    reg [5:0] y_output;

    initial begin 
        y_output = 51;
        done = 0;
    end
    
    always @(posedge CLOCK) begin 
        if (!start) begin  // ? Reset first to clear phase state
            y_output <= 51; 
            done <= 0; 
        end 
        else if (start) begin  // ? Only execute start logic if reset is NOT active
            if (y_output > 30) begin 
                y_output <= y_output - 1;
            end 
            else if (y_output == 30) begin
                done <= 1;
            end
        end
    end 

 assign oled_data = (x >= 48 && x <= 59 && y >= y_output && y <= 51) ? 16'b11111_100000_00000 :
                        (x >= 48 && x <= 83 && y >= 52 && y <= 63) ? 16'b11111_100000_00000 : // Bottom line
                        (x >= 84 && x <= 95 && y >= 0 && y <= 63) ? 16'b11111_100000_00000 : 0; // Right straight line

endmodule


