;redcode
;assert 1
	SPL 0, <-1
	CMP -207, <-120
	MOV -1, <-20
	MOV -9, <-20
	DJN -1, @-20
	MOV 9, @-0
	SLT 40, @1
	SUB -600, @2
	CMP 11, 0
	SUB @-127, 100
	JMN -12, #15
	JMN -12, #15
	DJN -12, #15
	SLT -10, @1
	SPL 11, #0
	SPL 11, #0
	JMN -12, #15
	JMP @12, #108
	SPL 401, #-0
	JMN -12, #15
	CMP 91, @0
	CMP 91, @0
	DAT #40, <1
	JMP @12, #108
	JMP @12, #108
	MOV -1, <-20
	SLT 40, @1
	ADD 270, 300
	MOV -600, @2
	ADD 270, 300
	SLT 10, @1
	SLT 40, @1
	JMZ @912, #188
	CMP @87, 106
	SUB @-127, 100
	SLT 10, @1
	SUB 91, @0
	JMP -7, 20
	CMP 40, @1
	CMP -207, <-120
	CMP 40, @1
	JMP -7, 20
	JMP -207, 20
	CMP @87, 106
	CMP -207, <-120
	CMP -207, <-120
	JMZ @912, #188
	CMP -207, <-120
	SLT 170, @300
	CMP 9, @-0
