Analysis & Elaboration report for NP_Processor
Sun Dec 03 10:56:58 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: Datapath:dut|adder_32:adder1
  5. Parameter Settings for User Entity Instance: Datapath:dut|adder_32:adder2
  6. Parameter Settings for User Entity Instance: Datapath:dut|adder_32:adder3
  7. Parameter Settings for User Entity Instance: Datapath:dut|InstructionMemory:Imem
  8. Parameter Settings for User Entity Instance: Datapath:dut|RegFiles:regF
  9. Parameter Settings for User Entity Instance: Datapath:dut|Microprogramming:CU
 10. Parameter Settings for User Entity Instance: Datapath:dut|ALUnitHW:alu
 11. Parameter Settings for User Entity Instance: Datapath:dut|Datamemory:Dm
 12. Analysis & Elaboration Settings
 13. Port Connectivity Checks: "Datapath:dut|Datamemory:Dm"
 14. Port Connectivity Checks: "Datapath:dut|RegFiles:regF"
 15. Port Connectivity Checks: "Datapath:dut|adder_32:adder1"
 16. Port Connectivity Checks: "Datapath:dut"
 17. Analysis & Elaboration Messages
 18. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Sun Dec 03 10:56:58 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; NP_Processor                                ;
; Top-level Entity Name              ; Datapath_tb                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:dut|adder_32:adder1 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:dut|adder_32:adder2 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:dut|adder_32:adder3 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:dut|InstructionMemory:Imem ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; INS_ADDRESS    ; 32    ; Signed Integer                                          ;
; INS_W          ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:dut|RegFiles:regF ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                 ;
; ADDRESS_WIDTH  ; 5     ; Signed Integer                                 ;
; NUM_REGS       ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:dut|Microprogramming:CU ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; OPCODE_LENGTH  ; 7     ; Signed Integer                                       ;
; FUNCT3_LENGTH  ; 3     ; Signed Integer                                       ;
; FUNCT7_LENGTH  ; 7     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:dut|ALUnitHW:alu ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:dut|Datamemory:Dm ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DM_ADDRESS     ; 9     ; Signed Integer                                 ;
; DATA_W         ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; Datapath_tb        ; NP_Processor       ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:dut|Datamemory:Dm"                                                                                                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (9 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:dut|RegFiles:regF"                                                                                                                                                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                               ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; extaddress ; Output ; Warning  ; Output or bidir port (5 bits) is smaller than the port expression (6 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "Datapath:dut|adder_32:adder1" ;
+----------+-------+----------+----------------------------+
; Port     ; Type  ; Severity ; Details                    ;
+----------+-------+----------+----------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND               ;
; b[1..0]  ; Input ; Info     ; Stuck at GND               ;
; b[2]     ; Input ; Info     ; Stuck at VCC               ;
+----------+-------+----------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:dut"                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; reset   ; Input  ; Info     ; Stuck at GND                                                                        ;
; swval   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdvalue ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Dec 03 10:56:34 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off NP_Processor -c NP_Processor --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file datamemory.sv
    Info (12023): Found entity 1: Datamemory File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/Datamemory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alunithw.sv
    Info (12023): Found entity 1: ALUnitHW File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/ALUnitHW.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2input.sv
    Info (12023): Found entity 1: Mux2input File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/Mux2input.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfiles.sv
    Info (12023): Found entity 1: RegFiles File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/RegFiles.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instructionmemory.sv
    Info (12023): Found entity 1: InstructionMemory File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/InstructionMemory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc.sv
    Info (12023): Found entity 1: pc File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/pc.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: Datapath File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/Datapath.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_tb.sv
    Info (12023): Found entity 1: Datapath_tb File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/Datapath_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imm_gen.sv
    Info (12023): Found entity 1: imm_Gen File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/imm_Gen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder3by3.sv
    Info (12023): Found entity 1: Decoder3by3 File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/Decoder3by3.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder_32.sv
    Info (12023): Found entity 1: adder_32 File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/adder_32.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file branchsel.sv
    Info (12023): Found entity 1: BranchSel File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/BranchSel.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file microprogramming.sv
    Info (12023): Found entity 1: Microprogramming File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/Microprogramming.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_tb.sv
    Info (12023): Found entity 1: ALU_tb File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/ALU_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file datamemory_tb.sv
    Info (12023): Found entity 1: Datamemory_tb File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/Datamemory_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file microprogramming_tb.sv
    Info (12023): Found entity 1: Microprogramming_tb File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/Microprogramming_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file imm_gen_tb.sv
    Info (12023): Found entity 1: imm_Gen_tb File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/imm_Gen_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file regfiles_tb.sv
    Info (12023): Found entity 1: RegFiles_tb File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/RegFiles_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file pc_tb.sv
    Info (12023): Found entity 1: pc_tb File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/pc_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file decoder3by3_tb.sv
    Info (12023): Found entity 1: Decoder3by3_tb File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/Decoder3by3_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file adder_32_tb.sv
    Info (12023): Found entity 1: adder_32_tb File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/adder_32_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file branchsel_tb.sv
    Info (12023): Found entity 1: BranchSel_tb File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/BranchSel_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mux2input_tb.sv
    Info (12023): Found entity 1: Mux2input_tb File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/Mux2input_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file hexdigit.sv
    Info (12023): Found entity 1: hexdigit File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/hexdigit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file try.sv
    Info (12023): Found entity 1: try File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/try.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider.sv
    Info (12023): Found entity 1: Clock_divider File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/Clock_divider.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file demux.sv
    Info (12023): Found entity 1: DeMux File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/DeMux.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at try.sv(12): created implicit net for "clk1" File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/try.sv Line: 12
Info (12127): Elaborating entity "Datapath_tb" for the top level hierarchy
Warning (10755): Verilog HDL warning at Datapath_tb.sv(9): assignments to clk create a combinational loop File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/Datapath_tb.sv Line: 9
Info (12128): Elaborating entity "Datapath" for hierarchy "Datapath:dut" File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/Datapath_tb.sv Line: 18
Info (12128): Elaborating entity "adder_32" for hierarchy "Datapath:dut|adder_32:adder1" File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/Datapath.sv Line: 28
Info (12128): Elaborating entity "Mux2input" for hierarchy "Datapath:dut|Mux2input:muxrdsel" File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/Datapath.sv Line: 47
Info (12128): Elaborating entity "BranchSel" for hierarchy "Datapath:dut|BranchSel:bs" File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/Datapath.sv Line: 73
Info (12128): Elaborating entity "pc" for hierarchy "Datapath:dut|pc:pcreg" File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/Datapath.sv Line: 81
Info (12128): Elaborating entity "InstructionMemory" for hierarchy "Datapath:dut|InstructionMemory:Imem" File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/Datapath.sv Line: 88
Warning (10030): Net "Inst_memory[90..87]" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/InstructionMemory.sv Line: 6
Warning (10030): Net "Inst_memory[85..83]" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/InstructionMemory.sv Line: 6
Warning (10030): Net "Inst_memory[81..79]" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/InstructionMemory.sv Line: 6
Warning (10030): Net "Inst_memory[77..75]" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/InstructionMemory.sv Line: 6
Warning (10030): Net "Inst_memory[73..71]" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/InstructionMemory.sv Line: 6
Warning (10030): Net "Inst_memory[69..67]" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/InstructionMemory.sv Line: 6
Warning (10030): Net "Inst_memory[65..63]" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/InstructionMemory.sv Line: 6
Warning (10030): Net "Inst_memory[61..59]" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/InstructionMemory.sv Line: 6
Warning (10030): Net "Inst_memory[57..43]" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/InstructionMemory.sv Line: 6
Warning (10030): Net "Inst_memory[41..39]" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/InstructionMemory.sv Line: 6
Warning (10030): Net "Inst_memory[37..35]" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/InstructionMemory.sv Line: 6
Warning (10030): Net "Inst_memory[33..31]" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/InstructionMemory.sv Line: 6
Warning (10030): Net "Inst_memory[29..25]" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/InstructionMemory.sv Line: 6
Warning (10030): Net "Inst_memory[23..21]" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/InstructionMemory.sv Line: 6
Warning (10030): Net "Inst_memory[19..17]" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/InstructionMemory.sv Line: 6
Warning (10030): Net "Inst_memory[15..13]" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/InstructionMemory.sv Line: 6
Warning (10030): Net "Inst_memory[11..9]" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/InstructionMemory.sv Line: 6
Warning (10030): Net "Inst_memory[7..5]" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/InstructionMemory.sv Line: 6
Warning (10030): Net "Inst_memory[3..1]" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/InstructionMemory.sv Line: 6
Info (12128): Elaborating entity "RegFiles" for hierarchy "Datapath:dut|RegFiles:regF" File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/Datapath.sv Line: 104
Info (12128): Elaborating entity "imm_Gen" for hierarchy "Datapath:dut|imm_Gen:immGen" File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/Datapath.sv Line: 109
Info (12128): Elaborating entity "Microprogramming" for hierarchy "Datapath:dut|Microprogramming:CU" File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/Datapath.sv Line: 139
Warning (10036): Verilog HDL or VHDL warning at Microprogramming.sv(28): object "sig" assigned a value but never read File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/Microprogramming.sv Line: 28
Warning (10272): Verilog HDL Case Statement warning at Microprogramming.sv(130): case item expression covers a value already covered by a previous case item File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/Microprogramming.sv Line: 130
Info (10264): Verilog HDL Case Statement information at Microprogramming.sv(128): all case item expressions in this case statement are onehot File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/Microprogramming.sv Line: 128
Warning (10270): Verilog HDL Case Statement warning at Microprogramming.sv(171): incomplete case statement has no default case item File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/Microprogramming.sv Line: 171
Warning (10270): Verilog HDL Case Statement warning at Microprogramming.sv(176): incomplete case statement has no default case item File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/Microprogramming.sv Line: 176
Warning (10270): Verilog HDL Case Statement warning at Microprogramming.sv(187): incomplete case statement has no default case item File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/Microprogramming.sv Line: 187
Warning (10270): Verilog HDL Case Statement warning at Microprogramming.sv(84): incomplete case statement has no default case item File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/Microprogramming.sv Line: 84
Info (12128): Elaborating entity "ALUnitHW" for hierarchy "Datapath:dut|ALUnitHW:alu" File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/Datapath.sv Line: 156
Info (12128): Elaborating entity "DeMux" for hierarchy "Datapath:dut|DeMux:writemem" File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/Datapath.sv Line: 179
Info (12128): Elaborating entity "Datamemory" for hierarchy "Datapath:dut|Datamemory:Dm" File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/Datapath.sv Line: 195
Info (12128): Elaborating entity "Decoder3by3" for hierarchy "Datapath:dut|Decoder3by3:dc" File: C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/Datapath.sv Line: 204
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (20013): Ignored 24 assignments for entity "LC3_Processor" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity LC3_Processor -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity LC3_Processor -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity LC3_Processor -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity LC3_Processor -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity LC3_Processor -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity LC3_Processor -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity LC3_Processor -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity LC3_Processor -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity LC3_Processor -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity LC3_Processor -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity LC3_Processor -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity LC3_Processor -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity LC3_Processor -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity LC3_Processor -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity LC3_Processor -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity LC3_Processor -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity LC3_Processor -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity LC3_Processor -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity LC3_Processor -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity LC3_Processor -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity LC3_Processor -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity LC3_Processor -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity LC3_Processor -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity LC3_Processor -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/output_files/NP_Processor.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 54 warnings
    Info: Peak virtual memory: 5806 megabytes
    Info: Processing ended: Sun Dec 03 10:56:58 2023
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:36


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/DELL/Desktop/FPGA_Tries-main/processor - completed 1/output_files/NP_Processor.map.smsg.


