
front.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000a998  00000000  00000000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000000a8  20000000  0000a998  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00002198  200000a8  0000aa40  000200a8  2**2
                  ALLOC
  3 .stack        00002000  20002240  0000cbd8  000200a8  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
  5 .comment      0000008c  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
  6 .debug_info   00053d83  00000000  00000000  0002015c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00006fe3  00000000  00000000  00073edf  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000d2d6  00000000  00000000  0007aec2  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000c70  00000000  00000000  00088198  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000011b0  00000000  00000000  00088e08  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00022911  00000000  00000000  00089fb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001d33f  00000000  00000000  000ac8c9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00089dab  00000000  00000000  000c9c08  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002e08  00000000  00000000  001539b4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20004240 	.word	0x20004240
       4:	000027c9 	.word	0x000027c9
       8:	000027c5 	.word	0x000027c5
       c:	000027c5 	.word	0x000027c5
	...
      2c:	000027c5 	.word	0x000027c5
	...
      38:	000027c5 	.word	0x000027c5
      3c:	000027c5 	.word	0x000027c5
      40:	000027c5 	.word	0x000027c5
      44:	000027c5 	.word	0x000027c5
      48:	000027c5 	.word	0x000027c5
      4c:	000027c5 	.word	0x000027c5
      50:	00000ab5 	.word	0x00000ab5
      54:	000027c5 	.word	0x000027c5
      58:	000027c5 	.word	0x000027c5
      5c:	000027c5 	.word	0x000027c5
      60:	000027c5 	.word	0x000027c5
      64:	000010b9 	.word	0x000010b9
      68:	000010c9 	.word	0x000010c9
      6c:	000010d9 	.word	0x000010d9
      70:	000010e9 	.word	0x000010e9
      74:	000010f9 	.word	0x000010f9
      78:	00001109 	.word	0x00001109
      7c:	00000511 	.word	0x00000511
      80:	00000521 	.word	0x00000521
      84:	00000531 	.word	0x00000531
      88:	0000245d 	.word	0x0000245d
      8c:	0000246d 	.word	0x0000246d
      90:	0000247d 	.word	0x0000247d
	...
      9c:	000027c5 	.word	0x000027c5
      a0:	000027c5 	.word	0x000027c5
      a4:	00000000 	.word	0x00000000
      a8:	000027c5 	.word	0x000027c5
	...

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	200000a8 	.word	0x200000a8
      d4:	00000000 	.word	0x00000000
      d8:	0000a998 	.word	0x0000a998

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	200000ac 	.word	0x200000ac
     108:	0000a998 	.word	0x0000a998
     10c:	0000a998 	.word	0x0000a998
     110:	00000000 	.word	0x00000000

00000114 <artist_init_maze>:
*/

#include "Maze.h"

void artist_init_maze (void) {
	artist_front.maze_status = STOP;
     114:	2103      	movs	r1, #3
     116:	23d8      	movs	r3, #216	; 0xd8
     118:	4a01      	ldr	r2, [pc, #4]	; (120 <artist_init_maze+0xc>)
     11a:	54d1      	strb	r1, [r2, r3]
}
     11c:	4770      	bx	lr
     11e:	46c0      	nop			; (mov r8, r8)
     120:	20000758 	.word	0x20000758

00000124 <receivePKT>:

radio_state my_state = RECVMODE;
Image_frame image_frame;

int line_num = 0;
bool receivePKT(NWK_DataInd_t *ind) {
     124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
     126:	2280      	movs	r2, #128	; 0x80
     128:	0312      	lsls	r2, r2, #12
     12a:	4b38      	ldr	r3, [pc, #224]	; (20c <receivePKT+0xe8>)
     12c:	61da      	str	r2, [r3, #28]
	LED_Toggle(LED0);
	
	switch (my_state) {
     12e:	4b38      	ldr	r3, [pc, #224]	; (210 <receivePKT+0xec>)
     130:	781b      	ldrb	r3, [r3, #0]
     132:	2b01      	cmp	r3, #1
     134:	d021      	beq.n	17a <receivePKT+0x56>
     136:	2b00      	cmp	r3, #0
     138:	d002      	beq.n	140 <receivePKT+0x1c>
     13a:	2b02      	cmp	r3, #2
     13c:	d02a      	beq.n	194 <receivePKT+0x70>
     13e:	e063      	b.n	208 <receivePKT+0xe4>
		case RECVMODE :
			if(ind->data[0] == 0x01 && ind->data[1] == 0x02 && ind->data[4] == 0x00) {
     140:	6883      	ldr	r3, [r0, #8]
     142:	781a      	ldrb	r2, [r3, #0]
     144:	2a01      	cmp	r2, #1
     146:	d15f      	bne.n	208 <receivePKT+0xe4>
     148:	785a      	ldrb	r2, [r3, #1]
     14a:	2a02      	cmp	r2, #2
     14c:	d153      	bne.n	1f6 <receivePKT+0xd2>
     14e:	791a      	ldrb	r2, [r3, #4]
     150:	2a00      	cmp	r2, #0
     152:	d14c      	bne.n	1ee <receivePKT+0xca>
     154:	e058      	b.n	208 <receivePKT+0xe4>
			else if(ind->data[0] == 0x01 && ind->data[1] == 0x02 && ind->data[4] == 0x01) {
				//Go forward
				break;
			}
			
			else if(ind->data[0] == 0x01 && ind->data[1] == 0x02 && ind->data[4] == 0x02) {
     156:	791a      	ldrb	r2, [r3, #4]
     158:	2a02      	cmp	r2, #2
     15a:	d14f      	bne.n	1fc <receivePKT+0xd8>
     15c:	e054      	b.n	208 <receivePKT+0xe4>
				break;
			}
			
			else if(ind->data[0] == 0x01 && ind->data[1] == 0x02 && ind->data[4] == 0x03) {
				//Draw Mode
				printf("DRAW MODE\n");
     15e:	482d      	ldr	r0, [pc, #180]	; (214 <receivePKT+0xf0>)
     160:	4b2d      	ldr	r3, [pc, #180]	; (218 <receivePKT+0xf4>)
     162:	4798      	blx	r3
				my_state = RECVFRAME;
     164:	2201      	movs	r2, #1
     166:	4b2a      	ldr	r3, [pc, #168]	; (210 <receivePKT+0xec>)
     168:	701a      	strb	r2, [r3, #0]
				break;
     16a:	e04d      	b.n	208 <receivePKT+0xe4>
			}
		
			else if(ind->data[0] == 0x01 && ind->data[1] == 0x02 && ind->data[4] == 0x04) {
     16c:	791b      	ldrb	r3, [r3, #4]
     16e:	2b04      	cmp	r3, #4
     170:	d14a      	bne.n	208 <receivePKT+0xe4>
				//Maze Mode
				printf("MAZE MODE\n");
     172:	482a      	ldr	r0, [pc, #168]	; (21c <receivePKT+0xf8>)
     174:	4b28      	ldr	r3, [pc, #160]	; (218 <receivePKT+0xf4>)
     176:	4798      	blx	r3
				break;
     178:	e046      	b.n	208 <receivePKT+0xe4>
				//Ignore
				break;
			}
			
		case RECVFRAME :
			image_frame.height = ind->data[0];
     17a:	6882      	ldr	r2, [r0, #8]
     17c:	7811      	ldrb	r1, [r2, #0]
     17e:	4b28      	ldr	r3, [pc, #160]	; (220 <receivePKT+0xfc>)
     180:	7019      	strb	r1, [r3, #0]
			image_frame.width = ind->data[1];
     182:	7852      	ldrb	r2, [r2, #1]
     184:	705a      	strb	r2, [r3, #1]
			my_state = RECVLINE;
     186:	2002      	movs	r0, #2
     188:	4b21      	ldr	r3, [pc, #132]	; (210 <receivePKT+0xec>)
     18a:	7018      	strb	r0, [r3, #0]
			printf("%d %d\n", image_frame.height, image_frame.width);			
     18c:	4825      	ldr	r0, [pc, #148]	; (224 <receivePKT+0x100>)
     18e:	4b26      	ldr	r3, [pc, #152]	; (228 <receivePKT+0x104>)
     190:	4798      	blx	r3
			break;
     192:	e039      	b.n	208 <receivePKT+0xe4>
			
		case RECVLINE :
			for(int i = 0; i<MAX_FRAME_SIZE+1; i++) {
				r_data[line_num][i] = ind->data[i];
     194:	4b25      	ldr	r3, [pc, #148]	; (22c <receivePKT+0x108>)
     196:	6819      	ldr	r1, [r3, #0]
     198:	014b      	lsls	r3, r1, #5
     19a:	1a59      	subs	r1, r3, r1
     19c:	4b24      	ldr	r3, [pc, #144]	; (230 <receivePKT+0x10c>)
     19e:	18c9      	adds	r1, r1, r3
     1a0:	2300      	movs	r3, #0
     1a2:	6882      	ldr	r2, [r0, #8]
     1a4:	5cd2      	ldrb	r2, [r2, r3]
     1a6:	54ca      	strb	r2, [r1, r3]
			my_state = RECVLINE;
			printf("%d %d\n", image_frame.height, image_frame.width);			
			break;
			
		case RECVLINE :
			for(int i = 0; i<MAX_FRAME_SIZE+1; i++) {
     1a8:	3301      	adds	r3, #1
     1aa:	2b1f      	cmp	r3, #31
     1ac:	d1f9      	bne.n	1a2 <receivePKT+0x7e>
     1ae:	2500      	movs	r5, #0
				r_data[line_num][i] = ind->data[i];
			}
			for(int i = 0; i<MAX_FRAME_SIZE + 1; i++) {
				printf("%d ", r_data[line_num][i]);
     1b0:	4f1f      	ldr	r7, [pc, #124]	; (230 <receivePKT+0x10c>)
     1b2:	4e1e      	ldr	r6, [pc, #120]	; (22c <receivePKT+0x108>)
     1b4:	4c1f      	ldr	r4, [pc, #124]	; (234 <receivePKT+0x110>)
     1b6:	6832      	ldr	r2, [r6, #0]
     1b8:	0153      	lsls	r3, r2, #5
     1ba:	1a9b      	subs	r3, r3, r2
     1bc:	18fb      	adds	r3, r7, r3
     1be:	5d59      	ldrb	r1, [r3, r5]
     1c0:	0020      	movs	r0, r4
     1c2:	4b19      	ldr	r3, [pc, #100]	; (228 <receivePKT+0x104>)
     1c4:	4798      	blx	r3
			
		case RECVLINE :
			for(int i = 0; i<MAX_FRAME_SIZE+1; i++) {
				r_data[line_num][i] = ind->data[i];
			}
			for(int i = 0; i<MAX_FRAME_SIZE + 1; i++) {
     1c6:	3501      	adds	r5, #1
     1c8:	2d1f      	cmp	r5, #31
     1ca:	d1f4      	bne.n	1b6 <receivePKT+0x92>
				printf("%d ", r_data[line_num][i]);
			}
			printf("\n");
     1cc:	200a      	movs	r0, #10
     1ce:	4b1a      	ldr	r3, [pc, #104]	; (238 <receivePKT+0x114>)
     1d0:	4798      	blx	r3
			line_num++;
     1d2:	4a16      	ldr	r2, [pc, #88]	; (22c <receivePKT+0x108>)
     1d4:	6813      	ldr	r3, [r2, #0]
     1d6:	3301      	adds	r3, #1
     1d8:	6013      	str	r3, [r2, #0]
			if(line_num == image_frame.height) {
     1da:	4a11      	ldr	r2, [pc, #68]	; (220 <receivePKT+0xfc>)
     1dc:	7812      	ldrb	r2, [r2, #0]
     1de:	4293      	cmp	r3, r2
     1e0:	d112      	bne.n	208 <receivePKT+0xe4>
				line_num = 0;
     1e2:	2300      	movs	r3, #0
     1e4:	4a11      	ldr	r2, [pc, #68]	; (22c <receivePKT+0x108>)
     1e6:	6013      	str	r3, [r2, #0]
				my_state = RECVMODE;
     1e8:	4a09      	ldr	r2, [pc, #36]	; (210 <receivePKT+0xec>)
     1ea:	7013      	strb	r3, [r2, #0]
     1ec:	e00c      	b.n	208 <receivePKT+0xe4>
			if(ind->data[0] == 0x01 && ind->data[1] == 0x02 && ind->data[4] == 0x00) {
				//Stop
				break;
			}		
		
			else if(ind->data[0] == 0x01 && ind->data[1] == 0x02 && ind->data[4] == 0x01) {
     1ee:	791a      	ldrb	r2, [r3, #4]
     1f0:	2a01      	cmp	r2, #1
     1f2:	d1b0      	bne.n	156 <receivePKT+0x32>
     1f4:	e008      	b.n	208 <receivePKT+0xe4>
				//Go forward
				break;
			}
			
			else if(ind->data[0] == 0x01 && ind->data[1] == 0x02 && ind->data[4] == 0x02) {
     1f6:	2a02      	cmp	r2, #2
     1f8:	d104      	bne.n	204 <receivePKT+0xe0>
     1fa:	e7ac      	b.n	156 <receivePKT+0x32>
				//Move 360 degree
				break;
			}
			
			else if(ind->data[0] == 0x01 && ind->data[1] == 0x02 && ind->data[4] == 0x03) {
     1fc:	791a      	ldrb	r2, [r3, #4]
     1fe:	2a03      	cmp	r2, #3
     200:	d1b4      	bne.n	16c <receivePKT+0x48>
     202:	e7ac      	b.n	15e <receivePKT+0x3a>
				printf("DRAW MODE\n");
				my_state = RECVFRAME;
				break;
			}
		
			else if(ind->data[0] == 0x01 && ind->data[1] == 0x02 && ind->data[4] == 0x04) {
     204:	2a02      	cmp	r2, #2
     206:	d0b1      	beq.n	16c <receivePKT+0x48>
			}
			break;
	}
	
	return true;
}
     208:	2001      	movs	r0, #1
     20a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     20c:	41004400 	.word	0x41004400
     210:	200000c4 	.word	0x200000c4
     214:	0000a554 	.word	0x0000a554
     218:	000059f1 	.word	0x000059f1
     21c:	0000a560 	.word	0x0000a560
     220:	200020b4 	.word	0x200020b4
     224:	0000a56c 	.word	0x0000a56c
     228:	000058d1 	.word	0x000058d1
     22c:	200000c8 	.word	0x200000c8
     230:	20000854 	.word	0x20000854
     234:	0000a574 	.word	0x0000a574
     238:	00005905 	.word	0x00005905

0000023c <radioInit>:

void radioInit(void) {
     23c:	b510      	push	{r4, lr}
	NWK_SetAddr(ARTIST_FRONT_ADDR);  //주소 설정
     23e:	200b      	movs	r0, #11
     240:	4b07      	ldr	r3, [pc, #28]	; (260 <radioInit+0x24>)
     242:	4798      	blx	r3
	NWK_SetPanId(APP_PANID);  //PANID : Personal Area Network ID
     244:	4807      	ldr	r0, [pc, #28]	; (264 <radioInit+0x28>)
     246:	4b08      	ldr	r3, [pc, #32]	; (268 <radioInit+0x2c>)
     248:	4798      	blx	r3
	PHY_SetChannel(ARTIST_CHANNEL);
     24a:	200e      	movs	r0, #14
     24c:	4b07      	ldr	r3, [pc, #28]	; (26c <radioInit+0x30>)
     24e:	4798      	blx	r3
	PHY_SetRxState(true);
     250:	2001      	movs	r0, #1
     252:	4b07      	ldr	r3, [pc, #28]	; (270 <radioInit+0x34>)
     254:	4798      	blx	r3
	NWK_OpenEndpoint(APP_ENDPOINT, receivePKT);
     256:	4907      	ldr	r1, [pc, #28]	; (274 <radioInit+0x38>)
     258:	2001      	movs	r0, #1
     25a:	4b07      	ldr	r3, [pc, #28]	; (278 <radioInit+0x3c>)
     25c:	4798      	blx	r3
}
     25e:	bd10      	pop	{r4, pc}
     260:	000029e5 	.word	0x000029e5
     264:	00004567 	.word	0x00004567
     268:	000029f9 	.word	0x000029f9
     26c:	00003c49 	.word	0x00003c49
     270:	00003c35 	.word	0x00003c35
     274:	00000125 	.word	0x00000125
     278:	00002a0d 	.word	0x00002a0d

0000027c <artist_ultrasonic_configure>:
 */
#include "TheArtist.h"
#include "UltraSonic.h"

void artist_ultrasonic_configure (struct artist_ultrasonic_module * module, uint8_t echo, uint8_t trig) {
	module->echo_pin	= echo; 
     27c:	7001      	strb	r1, [r0, #0]
	module->trigger_pin = trig;  
     27e:	7042      	strb	r2, [r0, #1]
	module->filter_large_change_counts = 0; 
     280:	2300      	movs	r3, #0
     282:	7083      	strb	r3, [r0, #2]
	module->fliter_old_val = 0; 
     284:	2300      	movs	r3, #0
     286:	6043      	str	r3, [r0, #4]
}
     288:	4770      	bx	lr
     28a:	46c0      	nop			; (mov r8, r8)

0000028c <artist_ultrasonic_gpio_init>:

void artist_ultrasonic_gpio_init() {
     28c:	b5f0      	push	{r4, r5, r6, r7, lr}
     28e:	b085      	sub	sp, #20
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     290:	a903      	add	r1, sp, #12
     292:	2201      	movs	r2, #1
     294:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     296:	2300      	movs	r3, #0
     298:	708b      	strb	r3, [r1, #2]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
     29a:	ad02      	add	r5, sp, #8
     29c:	702b      	strb	r3, [r5, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     29e:	706a      	strb	r2, [r5, #1]
	config->powersave  = false;
     2a0:	70ab      	strb	r3, [r5, #2]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
     2a2:	4668      	mov	r0, sp
     2a4:	7003      	strb	r3, [r0, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     2a6:	7042      	strb	r2, [r0, #1]
	config->powersave  = false;
     2a8:	7083      	strb	r3, [r0, #2]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
     2aa:	ac01      	add	r4, sp, #4
     2ac:	7023      	strb	r3, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     2ae:	7062      	strb	r2, [r4, #1]
	config->powersave  = false;
     2b0:	70a3      	strb	r3, [r4, #2]
	port_get_config_defaults(&pin_config_trig);
	port_get_config_defaults(&pin_config_echo_center);
	port_get_config_defaults(&pin_config_echo_right);
	port_get_config_defaults(&pin_config_echo_left);

	pin_config_trig.direction			=	PORT_PIN_DIR_OUTPUT;
     2b2:	700a      	strb	r2, [r1, #0]
	
	pin_config_echo_right.direction		=	PORT_PIN_DIR_INPUT;
	pin_config_echo_right.input_pull	=	PORT_PIN_PULL_UP;
	
	
	port_pin_set_config(artist_front.us_instance_center.trigger_pin, &pin_config_trig);
     2b4:	4f09      	ldr	r7, [pc, #36]	; (2dc <artist_ultrasonic_gpio_init+0x50>)
     2b6:	33b5      	adds	r3, #181	; 0xb5
     2b8:	5cf8      	ldrb	r0, [r7, r3]
     2ba:	4e09      	ldr	r6, [pc, #36]	; (2e0 <artist_ultrasonic_gpio_init+0x54>)
     2bc:	47b0      	blx	r6
	port_pin_set_config(artist_front.us_instance_center.echo_pin, &pin_config_echo_center);
     2be:	23b4      	movs	r3, #180	; 0xb4
     2c0:	5cf8      	ldrb	r0, [r7, r3]
     2c2:	0029      	movs	r1, r5
     2c4:	47b0      	blx	r6
	port_pin_set_config(artist_front.us_instance_left.echo_pin, &pin_config_echo_left);
     2c6:	23bc      	movs	r3, #188	; 0xbc
     2c8:	5cf8      	ldrb	r0, [r7, r3]
     2ca:	0021      	movs	r1, r4
     2cc:	47b0      	blx	r6
	port_pin_set_config(artist_front.us_instance_right.echo_pin, &pin_config_echo_right); 
     2ce:	23c4      	movs	r3, #196	; 0xc4
     2d0:	5cf8      	ldrb	r0, [r7, r3]
     2d2:	4669      	mov	r1, sp
     2d4:	47b0      	blx	r6
}
     2d6:	b005      	add	sp, #20
     2d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
     2da:	46c0      	nop			; (mov r8, r8)
     2dc:	20000758 	.word	0x20000758
     2e0:	00000c29 	.word	0x00000c29

000002e4 <artist_ultrasonic_get_value>:
	printf("%5.2f, %5.2f, %5.2f\n", 
				artist_front.left_distance, 
				artist_front.center_distance, 
				artist_front.right_distance);  
}
float artist_ultrasonic_get_value(struct artist_ultrasonic_module * const module) {
     2e4:	b5f0      	push	{r4, r5, r6, r7, lr}
     2e6:	b083      	sub	sp, #12
     2e8:	0004      	movs	r4, r0
	// TODO : use timer callback function!
	uint16_t start, end;
	uint16_t count = 0;
	
	port_pin_set_output_level(module->trigger_pin, false);
     2ea:	7843      	ldrb	r3, [r0, #1]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     2ec:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     2ee:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     2f0:	2900      	cmp	r1, #0
     2f2:	d104      	bne.n	2fe <artist_ultrasonic_get_value+0x1a>
		return &(ports[port_index]->Group[group_index]);
     2f4:	095a      	lsrs	r2, r3, #5
     2f6:	01d2      	lsls	r2, r2, #7
     2f8:	495d      	ldr	r1, [pc, #372]	; (470 <artist_ultrasonic_get_value+0x18c>)
     2fa:	468c      	mov	ip, r1
     2fc:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     2fe:	211f      	movs	r1, #31
     300:	400b      	ands	r3, r1
     302:	391e      	subs	r1, #30
     304:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     306:	6151      	str	r1, [r2, #20]
	delay_us(40);
     308:	2028      	movs	r0, #40	; 0x28
     30a:	4b5a      	ldr	r3, [pc, #360]	; (474 <artist_ultrasonic_get_value+0x190>)
     30c:	4798      	blx	r3
	port_pin_set_output_level(module->trigger_pin, true);
     30e:	7863      	ldrb	r3, [r4, #1]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     310:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     312:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     314:	2900      	cmp	r1, #0
     316:	d104      	bne.n	322 <artist_ultrasonic_get_value+0x3e>
		return &(ports[port_index]->Group[group_index]);
     318:	095a      	lsrs	r2, r3, #5
     31a:	01d2      	lsls	r2, r2, #7
     31c:	4954      	ldr	r1, [pc, #336]	; (470 <artist_ultrasonic_get_value+0x18c>)
     31e:	468c      	mov	ip, r1
     320:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     322:	211f      	movs	r1, #31
     324:	400b      	ands	r3, r1
     326:	391e      	subs	r1, #30
     328:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     32a:	6191      	str	r1, [r2, #24]
	delay_us(10);
     32c:	200a      	movs	r0, #10
     32e:	4b51      	ldr	r3, [pc, #324]	; (474 <artist_ultrasonic_get_value+0x190>)
     330:	4798      	blx	r3
	port_pin_set_output_level(module->trigger_pin, false);
     332:	7863      	ldrb	r3, [r4, #1]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     334:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     336:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     338:	2900      	cmp	r1, #0
     33a:	d104      	bne.n	346 <artist_ultrasonic_get_value+0x62>
		return &(ports[port_index]->Group[group_index]);
     33c:	095a      	lsrs	r2, r3, #5
     33e:	01d2      	lsls	r2, r2, #7
     340:	494b      	ldr	r1, [pc, #300]	; (470 <artist_ultrasonic_get_value+0x18c>)
     342:	468c      	mov	ip, r1
     344:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     346:	211f      	movs	r1, #31
     348:	400b      	ands	r3, r1
     34a:	391e      	subs	r1, #30
     34c:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     34e:	6151      	str	r1, [r2, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     350:	4b49      	ldr	r3, [pc, #292]	; (478 <artist_ultrasonic_get_value+0x194>)
     352:	681a      	ldr	r2, [r3, #0]

	while (tc_is_syncing(module_inst)) {
     354:	217f      	movs	r1, #127	; 0x7f
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     356:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
     358:	438b      	bics	r3, r1
     35a:	d1fc      	bne.n	356 <artist_ultrasonic_get_value+0x72>
		/* Wait for sync */
	}

	/* Make certain that there are no conflicting commands in the register */
	tc_module->CTRLBCLR.reg = TC_CTRLBCLR_CMD_NONE;
     35c:	7113      	strb	r3, [r2, #4]

	while (tc_is_syncing(module_inst)) {
     35e:	217f      	movs	r1, #127	; 0x7f
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     360:	7bd3      	ldrb	r3, [r2, #15]
	}

	/* Make certain that there are no conflicting commands in the register */
	tc_module->CTRLBCLR.reg = TC_CTRLBCLR_CMD_NONE;

	while (tc_is_syncing(module_inst)) {
     362:	438b      	bics	r3, r1
     364:	d1fc      	bne.n	360 <artist_ultrasonic_get_value+0x7c>
		/* Wait for sync */
	}

	/* Write command to execute */
	tc_module->CTRLBSET.reg = TC_CTRLBSET_CMD(TC_CTRLBSET_CMD_RETRIGGER_Val);
     366:	3340      	adds	r3, #64	; 0x40
     368:	7153      	strb	r3, [r2, #5]
	tc_start_counter(&(artist_front.tc_instance_ultrasonic)); 
	while (!(port_pin_get_input_level(module->echo_pin))) {
     36a:	7823      	ldrb	r3, [r4, #0]
 */
static inline bool port_pin_get_input_level(
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     36c:	221f      	movs	r2, #31
     36e:	401a      	ands	r2, r3
     370:	2001      	movs	r0, #1
     372:	4090      	lsls	r0, r2
     374:	09da      	lsrs	r2, r3, #7
     376:	2100      	movs	r1, #0
     378:	2a00      	cmp	r2, #0
     37a:	d104      	bne.n	386 <artist_ultrasonic_get_value+0xa2>
     37c:	0959      	lsrs	r1, r3, #5
     37e:	01c9      	lsls	r1, r1, #7
     380:	4b3b      	ldr	r3, [pc, #236]	; (470 <artist_ultrasonic_get_value+0x18c>)
     382:	469c      	mov	ip, r3
     384:	4461      	add	r1, ip
     386:	4b3d      	ldr	r3, [pc, #244]	; (47c <artist_ultrasonic_get_value+0x198>)
     388:	e005      	b.n	396 <artist_ultrasonic_get_value+0xb2>
     38a:	3b01      	subs	r3, #1
     38c:	b29b      	uxth	r3, r3
		count ++;
		if (count > 0xFF00) return module->fliter_old_val; 
     38e:	2b00      	cmp	r3, #0
     390:	d101      	bne.n	396 <artist_ultrasonic_get_value+0xb2>
     392:	6860      	ldr	r0, [r4, #4]
     394:	e069      	b.n	46a <artist_ultrasonic_get_value+0x186>

	return (port_base->IN.reg & pin_mask);
     396:	6a0a      	ldr	r2, [r1, #32]
	delay_us(40);
	port_pin_set_output_level(module->trigger_pin, true);
	delay_us(10);
	port_pin_set_output_level(module->trigger_pin, false);
	tc_start_counter(&(artist_front.tc_instance_ultrasonic)); 
	while (!(port_pin_get_input_level(module->echo_pin))) {
     398:	4202      	tst	r2, r0
     39a:	d0f6      	beq.n	38a <artist_ultrasonic_get_value+0xa6>
		count ++;
		if (count > 0xFF00) return module->fliter_old_val; 
	}
	count =0; 
	start = tc_get_count_value(&(artist_front.tc_instance_ultrasonic));
     39c:	4836      	ldr	r0, [pc, #216]	; (478 <artist_ultrasonic_get_value+0x194>)
     39e:	4b38      	ldr	r3, [pc, #224]	; (480 <artist_ultrasonic_get_value+0x19c>)
     3a0:	4798      	blx	r3
     3a2:	0005      	movs	r5, r0
	while ((port_pin_get_input_level(module->echo_pin)))  {
     3a4:	7823      	ldrb	r3, [r4, #0]
 */
static inline bool port_pin_get_input_level(
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     3a6:	221f      	movs	r2, #31
     3a8:	401a      	ands	r2, r3
     3aa:	2001      	movs	r0, #1
     3ac:	4090      	lsls	r0, r2
     3ae:	09da      	lsrs	r2, r3, #7
     3b0:	2100      	movs	r1, #0
     3b2:	2a00      	cmp	r2, #0
     3b4:	d104      	bne.n	3c0 <artist_ultrasonic_get_value+0xdc>
     3b6:	0959      	lsrs	r1, r3, #5
     3b8:	01c9      	lsls	r1, r1, #7
     3ba:	4b2d      	ldr	r3, [pc, #180]	; (470 <artist_ultrasonic_get_value+0x18c>)
     3bc:	469c      	mov	ip, r3
     3be:	4461      	add	r1, ip
     3c0:	4b2e      	ldr	r3, [pc, #184]	; (47c <artist_ultrasonic_get_value+0x198>)
     3c2:	e005      	b.n	3d0 <artist_ultrasonic_get_value+0xec>
     3c4:	3b01      	subs	r3, #1
     3c6:	b29b      	uxth	r3, r3
		count ++;
		if (count > 0xFF00) return module->fliter_old_val;  
     3c8:	2b00      	cmp	r3, #0
     3ca:	d101      	bne.n	3d0 <artist_ultrasonic_get_value+0xec>
     3cc:	6860      	ldr	r0, [r4, #4]
     3ce:	e04c      	b.n	46a <artist_ultrasonic_get_value+0x186>

	return (port_base->IN.reg & pin_mask);
     3d0:	6a0a      	ldr	r2, [r1, #32]
		count ++;
		if (count > 0xFF00) return module->fliter_old_val; 
	}
	count =0; 
	start = tc_get_count_value(&(artist_front.tc_instance_ultrasonic));
	while ((port_pin_get_input_level(module->echo_pin)))  {
     3d2:	4202      	tst	r2, r0
     3d4:	d1f6      	bne.n	3c4 <artist_ultrasonic_get_value+0xe0>
		count ++;
		if (count > 0xFF00) return module->fliter_old_val;  
	}
	end = tc_get_count_value(&(artist_front.tc_instance_ultrasonic));
     3d6:	4e28      	ldr	r6, [pc, #160]	; (478 <artist_ultrasonic_get_value+0x194>)
     3d8:	0030      	movs	r0, r6
     3da:	4b29      	ldr	r3, [pc, #164]	; (480 <artist_ultrasonic_get_value+0x19c>)
     3dc:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     3de:	6832      	ldr	r2, [r6, #0]

	while (tc_is_syncing(module_inst)) {
     3e0:	217f      	movs	r1, #127	; 0x7f
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     3e2:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
     3e4:	438b      	bics	r3, r1
     3e6:	d1fc      	bne.n	3e2 <artist_ultrasonic_get_value+0xfe>
		/* Wait for sync */
	}

	/* Write command to execute */
	tc_module->CTRLBSET.reg = TC_CTRLBSET_CMD(TC_CTRLBSET_CMD_STOP_Val);
     3e8:	3380      	adds	r3, #128	; 0x80
     3ea:	7153      	strb	r3, [r2, #5]
	tc_stop_counter(&(artist_front.tc_instance_ultrasonic));

	float new = ((float)(end - start)) * 0.017;
     3ec:	0400      	lsls	r0, r0, #16
     3ee:	0c03      	lsrs	r3, r0, #16
     3f0:	042d      	lsls	r5, r5, #16
     3f2:	0c2d      	lsrs	r5, r5, #16
     3f4:	1b58      	subs	r0, r3, r5
     3f6:	4f23      	ldr	r7, [pc, #140]	; (484 <artist_ultrasonic_get_value+0x1a0>)
     3f8:	47b8      	blx	r7
     3fa:	4b23      	ldr	r3, [pc, #140]	; (488 <artist_ultrasonic_get_value+0x1a4>)
     3fc:	4798      	blx	r3
     3fe:	4a23      	ldr	r2, [pc, #140]	; (48c <artist_ultrasonic_get_value+0x1a8>)
     400:	4b23      	ldr	r3, [pc, #140]	; (490 <artist_ultrasonic_get_value+0x1ac>)
     402:	4d24      	ldr	r5, [pc, #144]	; (494 <artist_ultrasonic_get_value+0x1b0>)
     404:	47a8      	blx	r5
     406:	4b24      	ldr	r3, [pc, #144]	; (498 <artist_ultrasonic_get_value+0x1b4>)
     408:	4798      	blx	r3
     40a:	9001      	str	r0, [sp, #4]
	module->fliter_old_val = artist_HC_SR04_filter(module, new, module->fliter_old_val, CONF_ARTIST_ULTRASONIC_FILTERVAL);
     40c:	6865      	ldr	r5, [r4, #4]
	port_pin_set_config(artist_front.us_instance_right.echo_pin, &pin_config_echo_right); 
}
static float artist_HC_SR04_filter(struct artist_ultrasonic_module * module,
float new, float old, float FILTER_VAL ) {
	
	if (new > old * module->filter_large_change_counts ||
     40e:	78a6      	ldrb	r6, [r4, #2]
     410:	0030      	movs	r0, r6
     412:	47b8      	blx	r7
     414:	1c07      	adds	r7, r0, #0
     416:	1c01      	adds	r1, r0, #0
     418:	1c28      	adds	r0, r5, #0
     41a:	4b20      	ldr	r3, [pc, #128]	; (49c <artist_ultrasonic_get_value+0x1b8>)
     41c:	4798      	blx	r3
     41e:	1c01      	adds	r1, r0, #0
     420:	9801      	ldr	r0, [sp, #4]
     422:	4b1f      	ldr	r3, [pc, #124]	; (4a0 <artist_ultrasonic_get_value+0x1bc>)
     424:	4798      	blx	r3
     426:	2800      	cmp	r0, #0
     428:	d109      	bne.n	43e <artist_ultrasonic_get_value+0x15a>
     42a:	1c39      	adds	r1, r7, #0
     42c:	1c28      	adds	r0, r5, #0
     42e:	4b1d      	ldr	r3, [pc, #116]	; (4a4 <artist_ultrasonic_get_value+0x1c0>)
     430:	4798      	blx	r3
     432:	1c01      	adds	r1, r0, #0
     434:	9801      	ldr	r0, [sp, #4]
     436:	4b1c      	ldr	r3, [pc, #112]	; (4a8 <artist_ultrasonic_get_value+0x1c4>)
     438:	4798      	blx	r3
     43a:	2800      	cmp	r0, #0
     43c:	d008      	beq.n	450 <artist_ultrasonic_get_value+0x16c>
	new < old * 1/module->filter_large_change_counts ) {
		module->filter_large_change_counts ++;
     43e:	1c73      	adds	r3, r6, #1
     440:	b2db      	uxtb	r3, r3
		if (module->filter_large_change_counts > 3)		
     442:	2b03      	cmp	r3, #3
     444:	d802      	bhi.n	44c <artist_ultrasonic_get_value+0x168>
static float artist_HC_SR04_filter(struct artist_ultrasonic_module * module,
float new, float old, float FILTER_VAL ) {
	
	if (new > old * module->filter_large_change_counts ||
	new < old * 1/module->filter_large_change_counts ) {
		module->filter_large_change_counts ++;
     446:	70a3      	strb	r3, [r4, #2]
		if (module->filter_large_change_counts > 3)		
			module->filter_large_change_counts = 0;
		else 											
			new = old;
     448:	9501      	str	r5, [sp, #4]
     44a:	e001      	b.n	450 <artist_ultrasonic_get_value+0x16c>
	
	if (new > old * module->filter_large_change_counts ||
	new < old * 1/module->filter_large_change_counts ) {
		module->filter_large_change_counts ++;
		if (module->filter_large_change_counts > 3)		
			module->filter_large_change_counts = 0;
     44c:	2300      	movs	r3, #0
     44e:	70a3      	strb	r3, [r4, #2]
			new = old;
	}
	if (FILTER_VAL > 1)			FILTER_VAL = 1;
	else if (FILTER_VAL < 0)	FILTER_VAL = 0;

	return (new * (1 - FILTER_VAL)) + (old * (FILTER_VAL));
     450:	4f12      	ldr	r7, [pc, #72]	; (49c <artist_ultrasonic_get_value+0x1b8>)
     452:	4916      	ldr	r1, [pc, #88]	; (4ac <artist_ultrasonic_get_value+0x1c8>)
     454:	9801      	ldr	r0, [sp, #4]
     456:	47b8      	blx	r7
     458:	1c06      	adds	r6, r0, #0
     45a:	4915      	ldr	r1, [pc, #84]	; (4b0 <artist_ultrasonic_get_value+0x1cc>)
     45c:	1c28      	adds	r0, r5, #0
     45e:	47b8      	blx	r7
     460:	1c01      	adds	r1, r0, #0
     462:	1c30      	adds	r0, r6, #0
     464:	4b13      	ldr	r3, [pc, #76]	; (4b4 <artist_ultrasonic_get_value+0x1d0>)
     466:	4798      	blx	r3
	}
	end = tc_get_count_value(&(artist_front.tc_instance_ultrasonic));
	tc_stop_counter(&(artist_front.tc_instance_ultrasonic));

	float new = ((float)(end - start)) * 0.017;
	module->fliter_old_val = artist_HC_SR04_filter(module, new, module->fliter_old_val, CONF_ARTIST_ULTRASONIC_FILTERVAL);
     468:	6060      	str	r0, [r4, #4]
	return module->fliter_old_val;
}
     46a:	b003      	add	sp, #12
     46c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     46e:	46c0      	nop			; (mov r8, r8)
     470:	41004400 	.word	0x41004400
     474:	000008dd 	.word	0x000008dd
     478:	20000758 	.word	0x20000758
     47c:	0000ff01 	.word	0x0000ff01
     480:	00002741 	.word	0x00002741
     484:	000086ed 	.word	0x000086ed
     488:	0000a359 	.word	0x0000a359
     48c:	b020c49c 	.word	0xb020c49c
     490:	3f916872 	.word	0x3f916872
     494:	0000961d 	.word	0x0000961d
     498:	0000a401 	.word	0x0000a401
     49c:	000084c5 	.word	0x000084c5
     4a0:	00007dc5 	.word	0x00007dc5
     4a4:	00008131 	.word	0x00008131
     4a8:	00007d9d 	.word	0x00007d9d
     4ac:	3ecccccc 	.word	0x3ecccccc
     4b0:	3f19999a 	.word	0x3f19999a
     4b4:	00007e45 	.word	0x00007e45

000004b8 <_tcc_interrupt_handler>:
 * \param[in]  module_index  ID of the TCC instance calling the interrupt
 *                           handler
 */
void _tcc_interrupt_handler(
		uint8_t module_index)
{
     4b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     4ba:	464f      	mov	r7, r9
     4bc:	4646      	mov	r6, r8
     4be:	b4c0      	push	{r6, r7}
	int i;

	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
     4c0:	0080      	lsls	r0, r0, #2
     4c2:	4b11      	ldr	r3, [pc, #68]	; (508 <_tcc_interrupt_handler+0x50>)
     4c4:	58c3      	ldr	r3, [r0, r3]
     4c6:	4699      	mov	r9, r3
			(struct tcc_module *)_tcc_instances[module_index];

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
     4c8:	681b      	ldr	r3, [r3, #0]
     4ca:	6adf      	ldr	r7, [r3, #44]	; 0x2c
     4cc:	464b      	mov	r3, r9
     4ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
     4d0:	401f      	ands	r7, r3
     4d2:	464b      	mov	r3, r9
     4d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
     4d6:	401f      	ands	r7, r3
     4d8:	4d0c      	ldr	r5, [pc, #48]	; (50c <_tcc_interrupt_handler+0x54>)
     4da:	464b      	mov	r3, r9
     4dc:	1d1c      	adds	r4, r3, #4
     4de:	2334      	movs	r3, #52	; 0x34
     4e0:	444b      	add	r3, r9
     4e2:	4698      	mov	r8, r3
			module->register_callback_mask &
			module->enable_callback_mask);

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
     4e4:	682e      	ldr	r6, [r5, #0]
     4e6:	423e      	tst	r6, r7
     4e8:	d005      	beq.n	4f6 <_tcc_interrupt_handler+0x3e>
			/* Invoke the registered and enabled callback function */
			(module->callback[i])(module);
     4ea:	4648      	mov	r0, r9
     4ec:	6823      	ldr	r3, [r4, #0]
     4ee:	4798      	blx	r3
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
     4f0:	464b      	mov	r3, r9
     4f2:	681b      	ldr	r3, [r3, #0]
     4f4:	62de      	str	r6, [r3, #44]	; 0x2c
     4f6:	3504      	adds	r5, #4
     4f8:	3404      	adds	r4, #4
	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
			module->register_callback_mask &
			module->enable_callback_mask);

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
     4fa:	4544      	cmp	r4, r8
     4fc:	d1f2      	bne.n	4e4 <_tcc_interrupt_handler+0x2c>
			(module->callback[i])(module);
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
		}
	}
}
     4fe:	bc0c      	pop	{r2, r3}
     500:	4690      	mov	r8, r2
     502:	4699      	mov	r9, r3
     504:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     506:	46c0      	nop			; (mov r8, r8)
     508:	200020b8 	.word	0x200020b8
     50c:	0000a578 	.word	0x0000a578

00000510 <TCC0_Handler>:
		void TCC##n##_Handler(void) \
		{ \
			_tcc_interrupt_handler(n); \
		}

MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_HANDLER, 0)
     510:	b510      	push	{r4, lr}
     512:	2000      	movs	r0, #0
     514:	4b01      	ldr	r3, [pc, #4]	; (51c <TCC0_Handler+0xc>)
     516:	4798      	blx	r3
     518:	bd10      	pop	{r4, pc}
     51a:	46c0      	nop			; (mov r8, r8)
     51c:	000004b9 	.word	0x000004b9

00000520 <TCC1_Handler>:
     520:	b510      	push	{r4, lr}
     522:	2001      	movs	r0, #1
     524:	4b01      	ldr	r3, [pc, #4]	; (52c <TCC1_Handler+0xc>)
     526:	4798      	blx	r3
     528:	bd10      	pop	{r4, pc}
     52a:	46c0      	nop			; (mov r8, r8)
     52c:	000004b9 	.word	0x000004b9

00000530 <TCC2_Handler>:
     530:	b510      	push	{r4, lr}
     532:	2002      	movs	r0, #2
     534:	4b01      	ldr	r3, [pc, #4]	; (53c <TCC2_Handler+0xc>)
     536:	4798      	blx	r3
     538:	bd10      	pop	{r4, pc}
     53a:	46c0      	nop			; (mov r8, r8)
     53c:	000004b9 	.word	0x000004b9

00000540 <usart_write_callback>:

}
void usart_write_callback(struct usart_module *const usart_module)
{
	
}
     540:	4770      	bx	lr
     542:	46c0      	nop			; (mov r8, r8)

00000544 <usart_read_callback>:
	tc_enable(&(artist_front.tc_instance_ultrasonic));
}


void usart_read_callback(struct usart_module * const usart_instance)
{
     544:	b510      	push	{r4, lr}
     546:	0004      	movs	r4, r0
	switch(rx_buffer[0]) {
     548:	4b0b      	ldr	r3, [pc, #44]	; (578 <usart_read_callback+0x34>)
     54a:	781b      	ldrb	r3, [r3, #0]
     54c:	b2db      	uxtb	r3, r3
     54e:	2b20      	cmp	r3, #32
     550:	d006      	beq.n	560 <usart_read_callback+0x1c>
     552:	2b77      	cmp	r3, #119	; 0x77
     554:	d109      	bne.n	56a <usart_read_callback+0x26>
		case 'w' :
		usart_write_buffer_job(usart_instance, "mw\0\0\0", MAX_RX_BUFFER_LENGTH);
     556:	2205      	movs	r2, #5
     558:	4908      	ldr	r1, [pc, #32]	; (57c <usart_read_callback+0x38>)
     55a:	4b09      	ldr	r3, [pc, #36]	; (580 <usart_read_callback+0x3c>)
     55c:	4798      	blx	r3
		break; 
     55e:	e004      	b.n	56a <usart_read_callback+0x26>
		case ' ' : 
		usart_write_buffer_job(usart_instance, "m \0\0\0", MAX_RX_BUFFER_LENGTH);
     560:	2205      	movs	r2, #5
     562:	4906      	ldr	r1, [pc, #24]	; (57c <usart_read_callback+0x38>)
     564:	3108      	adds	r1, #8
     566:	4b06      	ldr	r3, [pc, #24]	; (580 <usart_read_callback+0x3c>)
     568:	4798      	blx	r3
		break;
	}
	usart_read_buffer_job( usart_instance,
     56a:	2205      	movs	r2, #5
     56c:	4902      	ldr	r1, [pc, #8]	; (578 <usart_read_callback+0x34>)
     56e:	0020      	movs	r0, r4
     570:	4b04      	ldr	r3, [pc, #16]	; (584 <usart_read_callback+0x40>)
     572:	4798      	blx	r3
	(uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);
	

}
     574:	bd10      	pop	{r4, pc}
     576:	46c0      	nop			; (mov r8, r8)
     578:	2000208c 	.word	0x2000208c
     57c:	0000a5a8 	.word	0x0000a5a8
     580:	0000192d 	.word	0x0000192d
     584:	0000194d 	.word	0x0000194d

00000588 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
     588:	b570      	push	{r4, r5, r6, lr}
     58a:	b082      	sub	sp, #8
     58c:	0005      	movs	r5, r0
     58e:	000e      	movs	r6, r1
	uint16_t temp = 0;
     590:	2200      	movs	r2, #0
     592:	466b      	mov	r3, sp
     594:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
     596:	4c06      	ldr	r4, [pc, #24]	; (5b0 <usart_serial_getchar+0x28>)
     598:	466b      	mov	r3, sp
     59a:	1d99      	adds	r1, r3, #6
     59c:	0028      	movs	r0, r5
     59e:	47a0      	blx	r4
     5a0:	2800      	cmp	r0, #0
     5a2:	d1f9      	bne.n	598 <usart_serial_getchar+0x10>

	*c = temp;
     5a4:	466b      	mov	r3, sp
     5a6:	3306      	adds	r3, #6
     5a8:	881b      	ldrh	r3, [r3, #0]
     5aa:	7033      	strb	r3, [r6, #0]
}
     5ac:	b002      	add	sp, #8
     5ae:	bd70      	pop	{r4, r5, r6, pc}
     5b0:	00001819 	.word	0x00001819

000005b4 <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
     5b4:	b570      	push	{r4, r5, r6, lr}
     5b6:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
     5b8:	b28c      	uxth	r4, r1
     5ba:	4e03      	ldr	r6, [pc, #12]	; (5c8 <usart_serial_putchar+0x14>)
     5bc:	0021      	movs	r1, r4
     5be:	0028      	movs	r0, r5
     5c0:	47b0      	blx	r6
     5c2:	2800      	cmp	r0, #0
     5c4:	d1fa      	bne.n	5bc <usart_serial_putchar+0x8>

	return STATUS_OK;
}
     5c6:	bd70      	pop	{r4, r5, r6, pc}
     5c8:	000017ed 	.word	0x000017ed

000005cc <artist_ultrasonic_tc_configure>:
*  Author: credt
*/

#include "TheArtist.h"

void artist_ultrasonic_tc_configure() {
     5cc:	b510      	push	{r4, lr}
     5ce:	b08e      	sub	sp, #56	; 0x38
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
     5d0:	aa01      	add	r2, sp, #4
     5d2:	2300      	movs	r3, #0
     5d4:	2100      	movs	r1, #0
     5d6:	7093      	strb	r3, [r2, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
     5d8:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
     5da:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
     5dc:	2000      	movs	r0, #0
     5de:	7050      	strb	r0, [r2, #1]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
     5e0:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
     5e2:	7311      	strb	r1, [r2, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
     5e4:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
     5e6:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
     5e8:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
     5ea:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
     5ec:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
     5ee:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
     5f0:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
     5f2:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
     5f4:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
     5f6:	8553      	strh	r3, [r2, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
     5f8:	8593      	strh	r3, [r2, #44]	; 0x2c
	struct tc_config config;
	
	tc_get_config_defaults(&config);
	
	config.counter_size = TC_COUNTER_SIZE_16BIT;
	config.clock_source = GCLK_GENERATOR_3;
     5fa:	3303      	adds	r3, #3
     5fc:	7013      	strb	r3, [r2, #0]
	config.clock_prescaler = TC_CLOCK_PRESCALER_DIV8;
     5fe:	23c0      	movs	r3, #192	; 0xc0
     600:	009b      	lsls	r3, r3, #2
     602:	8093      	strh	r3, [r2, #4]
	config.enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = true;
     604:	2301      	movs	r3, #1
     606:	72d3      	strb	r3, [r2, #11]
	tc_init(&(artist_front.tc_instance_ultrasonic), TC4, &config);
     608:	4c07      	ldr	r4, [pc, #28]	; (628 <artist_ultrasonic_tc_configure+0x5c>)
     60a:	4908      	ldr	r1, [pc, #32]	; (62c <artist_ultrasonic_tc_configure+0x60>)
     60c:	0020      	movs	r0, r4
     60e:	4b08      	ldr	r3, [pc, #32]	; (630 <artist_ultrasonic_tc_configure+0x64>)
     610:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     612:	6822      	ldr	r2, [r4, #0]

	while (tc_is_syncing(module_inst)) {
     614:	217f      	movs	r1, #127	; 0x7f
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     616:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
     618:	438b      	bics	r3, r1
     61a:	d1fc      	bne.n	616 <artist_ultrasonic_tc_configure+0x4a>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
     61c:	8811      	ldrh	r1, [r2, #0]
     61e:	3302      	adds	r3, #2
     620:	430b      	orrs	r3, r1
     622:	8013      	strh	r3, [r2, #0]
	tc_enable(&(artist_front.tc_instance_ultrasonic));
}
     624:	b00e      	add	sp, #56	; 0x38
     626:	bd10      	pop	{r4, pc}
     628:	20000758 	.word	0x20000758
     62c:	42003000 	.word	0x42003000
     630:	000024c5 	.word	0x000024c5

00000634 <configure_usart_callbacks>:
	
}


void configure_usart_callbacks(struct usart_module * usart_instance)
{
     634:	b570      	push	{r4, r5, r6, lr}
     636:	0004      	movs	r4, r0
	//! [setup_register_callbacks]
	usart_register_callback(usart_instance,
     638:	2200      	movs	r2, #0
     63a:	4906      	ldr	r1, [pc, #24]	; (654 <configure_usart_callbacks+0x20>)
     63c:	4d06      	ldr	r5, [pc, #24]	; (658 <configure_usart_callbacks+0x24>)
     63e:	47a8      	blx	r5
	usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
	
	usart_register_callback(usart_instance,
     640:	2201      	movs	r2, #1
     642:	4906      	ldr	r1, [pc, #24]	; (65c <configure_usart_callbacks+0x28>)
     644:	0020      	movs	r0, r4
     646:	47a8      	blx	r5
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
     648:	2231      	movs	r2, #49	; 0x31
     64a:	5ca1      	ldrb	r1, [r4, r2]
     64c:	2303      	movs	r3, #3
     64e:	430b      	orrs	r3, r1
     650:	54a3      	strb	r3, [r4, r2]

	//! [setup_enable_callbacks]
	usart_enable_callback(usart_instance, USART_CALLBACK_BUFFER_TRANSMITTED);
	usart_enable_callback(usart_instance, USART_CALLBACK_BUFFER_RECEIVED);
	//! [setup_enable_callbacks]
}
     652:	bd70      	pop	{r4, r5, r6, pc}
     654:	00000541 	.word	0x00000541
     658:	00001915 	.word	0x00001915
     65c:	00000545 	.word	0x00000545

00000660 <artist_usart_configure>:

void artist_usart_configure(struct usart_module * usart_instance) {
     660:	b570      	push	{r4, r5, r6, lr}
     662:	b090      	sub	sp, #64	; 0x40
     664:	0004      	movs	r4, r0
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
     666:	2380      	movs	r3, #128	; 0x80
     668:	05db      	lsls	r3, r3, #23
     66a:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
     66c:	2300      	movs	r3, #0
     66e:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
     670:	22ff      	movs	r2, #255	; 0xff
     672:	4669      	mov	r1, sp
     674:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
     676:	2200      	movs	r2, #0
     678:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
     67a:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
     67c:	2196      	movs	r1, #150	; 0x96
     67e:	0189      	lsls	r1, r1, #6
     680:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
     682:	2101      	movs	r1, #1
     684:	2024      	movs	r0, #36	; 0x24
     686:	466d      	mov	r5, sp
     688:	5429      	strb	r1, [r5, r0]
	config->transmitter_enable = true;
     68a:	3001      	adds	r0, #1
     68c:	5429      	strb	r1, [r5, r0]
	config->clock_polarity_inverted = false;
     68e:	3125      	adds	r1, #37	; 0x25
     690:	546b      	strb	r3, [r5, r1]
	config->use_external_clock = false;
     692:	3101      	adds	r1, #1
     694:	546b      	strb	r3, [r5, r1]
	config->ext_clock_freq   = 0;
     696:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
     698:	3105      	adds	r1, #5
     69a:	546b      	strb	r3, [r5, r1]
	config->generator_source = GCLK_GENERATOR_0;
     69c:	3101      	adds	r1, #1
     69e:	546b      	strb	r3, [r5, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
     6a0:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
     6a2:	822b      	strh	r3, [r5, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
     6a4:	76eb      	strb	r3, [r5, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
     6a6:	762a      	strb	r2, [r5, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
     6a8:	772a      	strb	r2, [r5, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
     6aa:	766a      	strb	r2, [r5, #25]
	config->receive_pulse_length                    = 19;
     6ac:	2313      	movs	r3, #19
     6ae:	76ab      	strb	r3, [r5, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
     6b0:	776a      	strb	r2, [r5, #29]
	struct usart_config config;
	usart_get_config_defaults(&config);
	config.baudrate = CONF_ARTIST_BAUDRATE;
	config.mux_setting	= EDBG_CDC_SERCOM_MUX_SETTING;
     6b2:	2380      	movs	r3, #128	; 0x80
     6b4:	035b      	lsls	r3, r3, #13
     6b6:	9303      	str	r3, [sp, #12]
	config.pinmux_pad0	= EDBG_CDC_SERCOM_PINMUX_PAD0;
     6b8:	4b1e      	ldr	r3, [pc, #120]	; (734 <artist_usart_configure+0xd4>)
     6ba:	930c      	str	r3, [sp, #48]	; 0x30
	config.pinmux_pad1	= EDBG_CDC_SERCOM_PINMUX_PAD1;
     6bc:	4b1e      	ldr	r3, [pc, #120]	; (738 <artist_usart_configure+0xd8>)
     6be:	930d      	str	r3, [sp, #52]	; 0x34
	config.pinmux_pad2	= EDBG_CDC_SERCOM_PINMUX_PAD2;
     6c0:	2301      	movs	r3, #1
     6c2:	425b      	negs	r3, r3
     6c4:	930e      	str	r3, [sp, #56]	; 0x38
	config.pinmux_pad3	= EDBG_CDC_SERCOM_PINMUX_PAD3;
     6c6:	930f      	str	r3, [sp, #60]	; 0x3c
	while (usart_init(usart_instance, EDBG_CDC_MODULE, &config) != STATUS_OK);
     6c8:	4e1c      	ldr	r6, [pc, #112]	; (73c <artist_usart_configure+0xdc>)
     6ca:	4d1d      	ldr	r5, [pc, #116]	; (740 <artist_usart_configure+0xe0>)
     6cc:	466a      	mov	r2, sp
     6ce:	0031      	movs	r1, r6
     6d0:	0020      	movs	r0, r4
     6d2:	47a8      	blx	r5
     6d4:	2800      	cmp	r0, #0
     6d6:	d1f9      	bne.n	6cc <artist_usart_configure+0x6c>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     6d8:	6825      	ldr	r5, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     6da:	0028      	movs	r0, r5
     6dc:	4b19      	ldr	r3, [pc, #100]	; (744 <artist_usart_configure+0xe4>)
     6de:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     6e0:	231f      	movs	r3, #31
     6e2:	4018      	ands	r0, r3
     6e4:	3b1e      	subs	r3, #30
     6e6:	4083      	lsls	r3, r0
     6e8:	4a17      	ldr	r2, [pc, #92]	; (748 <artist_usart_configure+0xe8>)
     6ea:	6013      	str	r3, [r2, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     6ec:	6822      	ldr	r2, [r4, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     6ee:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     6f0:	2b00      	cmp	r3, #0
     6f2:	d1fc      	bne.n	6ee <artist_usart_configure+0x8e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
     6f4:	682a      	ldr	r2, [r5, #0]
     6f6:	3302      	adds	r3, #2
     6f8:	4313      	orrs	r3, r2
     6fa:	602b      	str	r3, [r5, #0]
	
	
	usart_enable(usart_instance);
	configure_usart_callbacks(usart_instance);
     6fc:	0020      	movs	r0, r4
     6fe:	4b13      	ldr	r3, [pc, #76]	; (74c <artist_usart_configure+0xec>)
     700:	4798      	blx	r3
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
     702:	4b13      	ldr	r3, [pc, #76]	; (750 <artist_usart_configure+0xf0>)
     704:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
     706:	4a13      	ldr	r2, [pc, #76]	; (754 <artist_usart_configure+0xf4>)
     708:	4b13      	ldr	r3, [pc, #76]	; (758 <artist_usart_configure+0xf8>)
     70a:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
     70c:	4a13      	ldr	r2, [pc, #76]	; (75c <artist_usart_configure+0xfc>)
     70e:	4b14      	ldr	r3, [pc, #80]	; (760 <artist_usart_configure+0x100>)
     710:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
     712:	466a      	mov	r2, sp
     714:	4909      	ldr	r1, [pc, #36]	; (73c <artist_usart_configure+0xdc>)
     716:	0020      	movs	r0, r4
     718:	4b09      	ldr	r3, [pc, #36]	; (740 <artist_usart_configure+0xe0>)
     71a:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
     71c:	4d11      	ldr	r5, [pc, #68]	; (764 <artist_usart_configure+0x104>)
     71e:	682b      	ldr	r3, [r5, #0]
     720:	6898      	ldr	r0, [r3, #8]
     722:	2100      	movs	r1, #0
     724:	4c10      	ldr	r4, [pc, #64]	; (768 <artist_usart_configure+0x108>)
     726:	47a0      	blx	r4
	setbuf(stdin, NULL);
     728:	682b      	ldr	r3, [r5, #0]
     72a:	6858      	ldr	r0, [r3, #4]
     72c:	2100      	movs	r1, #0
     72e:	47a0      	blx	r4
	
	stdio_serial_init(usart_instance, EDBG_CDC_MODULE, &config);
}
     730:	b010      	add	sp, #64	; 0x40
     732:	bd70      	pop	{r4, r5, r6, pc}
     734:	00040003 	.word	0x00040003
     738:	00050003 	.word	0x00050003
     73c:	42000800 	.word	0x42000800
     740:	000014b5 	.word	0x000014b5
     744:	0000108d 	.word	0x0000108d
     748:	e000e100 	.word	0xe000e100
     74c:	00000635 	.word	0x00000635
     750:	20002134 	.word	0x20002134
     754:	000005b5 	.word	0x000005b5
     758:	20002130 	.word	0x20002130
     75c:	00000589 	.word	0x00000589
     760:	2000212c 	.word	0x2000212c
     764:	2000006c 	.word	0x2000006c
     768:	00005a7d 	.word	0x00005a7d

0000076c <artist_ultrasonic_update>:
	tcc_init(&(artist->tcc_instance), TCC0, &config);
	tcc_enable(&(artist->tcc_instance));
	*/
}

void artist_ultrasonic_update() {
     76c:	b570      	push	{r4, r5, r6, lr}
	artist_front.center_distance = artist_ultrasonic_get_value(&(artist_front.us_instance_center));
     76e:	4e09      	ldr	r6, [pc, #36]	; (794 <artist_ultrasonic_update+0x28>)
     770:	0030      	movs	r0, r6
     772:	4d09      	ldr	r5, [pc, #36]	; (798 <artist_ultrasonic_update+0x2c>)
     774:	47a8      	blx	r5
     776:	0034      	movs	r4, r6
     778:	3cb4      	subs	r4, #180	; 0xb4
     77a:	61b0      	str	r0, [r6, #24]
	artist_front.right_distance = artist_ultrasonic_get_value(&(artist_front.us_instance_right));
     77c:	0020      	movs	r0, r4
     77e:	30c4      	adds	r0, #196	; 0xc4
     780:	47a8      	blx	r5
     782:	23d4      	movs	r3, #212	; 0xd4
     784:	50e0      	str	r0, [r4, r3]
	artist_front.left_distance = artist_ultrasonic_get_value(&(artist_front.us_instance_left));
     786:	0020      	movs	r0, r4
     788:	30bc      	adds	r0, #188	; 0xbc
     78a:	47a8      	blx	r5
     78c:	23d0      	movs	r3, #208	; 0xd0
     78e:	50e0      	str	r0, [r4, r3]
}
     790:	bd70      	pop	{r4, r5, r6, pc}
     792:	46c0      	nop			; (mov r8, r8)
     794:	2000080c 	.word	0x2000080c
     798:	000002e5 	.word	0x000002e5

0000079c <callbacks>:
	//! [setup_enable]
	tc_enable(&(artist_front.tc_instance_timer));
	//! [setup_enable]
}

void callbacks (void) {
     79c:	b510      	push	{r4, lr}
	// [ultra sonic]
	static uint16_t ultrasonic_counter		= 0;
	static uint16_t maze_counter			= 0; 
	ultrasonic_counter ++;
     79e:	4a0c      	ldr	r2, [pc, #48]	; (7d0 <callbacks+0x34>)
     7a0:	8813      	ldrh	r3, [r2, #0]
     7a2:	3301      	adds	r3, #1
     7a4:	b29b      	uxth	r3, r3
     7a6:	8013      	strh	r3, [r2, #0]
	maze_counter ++; 
     7a8:	490a      	ldr	r1, [pc, #40]	; (7d4 <callbacks+0x38>)
     7aa:	880a      	ldrh	r2, [r1, #0]
     7ac:	3201      	adds	r2, #1
     7ae:	800a      	strh	r2, [r1, #0]
	
	if (ultrasonic_counter > 5) {
     7b0:	2b05      	cmp	r3, #5
     7b2:	d904      	bls.n	7be <callbacks+0x22>
		artist_ultrasonic_update();
     7b4:	4b08      	ldr	r3, [pc, #32]	; (7d8 <callbacks+0x3c>)
     7b6:	4798      	blx	r3
		ultrasonic_counter = 0; 
     7b8:	2200      	movs	r2, #0
     7ba:	4b05      	ldr	r3, [pc, #20]	; (7d0 <callbacks+0x34>)
     7bc:	801a      	strh	r2, [r3, #0]
	}
	
	if (maze_counter > 10) {
     7be:	4b05      	ldr	r3, [pc, #20]	; (7d4 <callbacks+0x38>)
     7c0:	881b      	ldrh	r3, [r3, #0]
     7c2:	2b0a      	cmp	r3, #10
     7c4:	d902      	bls.n	7cc <callbacks+0x30>
		//artist_do_maze(); 
		maze_counter = 0; 
     7c6:	2200      	movs	r2, #0
     7c8:	4b02      	ldr	r3, [pc, #8]	; (7d4 <callbacks+0x38>)
     7ca:	801a      	strh	r2, [r3, #0]
	}
	
	// ! [ultra sonic]
}
     7cc:	bd10      	pop	{r4, pc}
     7ce:	46c0      	nop			; (mov r8, r8)
     7d0:	200000cc 	.word	0x200000cc
     7d4:	200000ce 	.word	0x200000ce
     7d8:	0000076d 	.word	0x0000076d

000007dc <artist_scheduler_tc_configure>:
	artist_front.center_distance = artist_ultrasonic_get_value(&(artist_front.us_instance_center));
	artist_front.right_distance = artist_ultrasonic_get_value(&(artist_front.us_instance_right));
	artist_front.left_distance = artist_ultrasonic_get_value(&(artist_front.us_instance_left));
}

void artist_scheduler_tc_configure() {
     7dc:	b510      	push	{r4, lr}
     7de:	b08e      	sub	sp, #56	; 0x38

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
     7e0:	aa01      	add	r2, sp, #4
     7e2:	2300      	movs	r3, #0
     7e4:	2100      	movs	r1, #0
     7e6:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
     7e8:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
     7ea:	2000      	movs	r0, #0
     7ec:	7050      	strb	r0, [r2, #1]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
     7ee:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
     7f0:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
     7f2:	7311      	strb	r1, [r2, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
     7f4:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
     7f6:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
     7f8:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
     7fa:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
     7fc:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
     7fe:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
     800:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
     802:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
     804:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
     806:	8553      	strh	r3, [r2, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
     808:	8593      	strh	r3, [r2, #44]	; 0x2c
	//! [setup_config_defaults]
	tc_get_config_defaults(&config_tc);
	//! [setup_config_defaults]

	//! [setup_change_config]
	config_tc.counter_size = TC_COUNTER_SIZE_8BIT;
     80a:	3304      	adds	r3, #4
     80c:	7093      	strb	r3, [r2, #2]
	config_tc.clock_source = GCLK_GENERATOR_3;
     80e:	3b01      	subs	r3, #1
     810:	7013      	strb	r3, [r2, #0]
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV1024; //
     812:	23e0      	movs	r3, #224	; 0xe0
     814:	00db      	lsls	r3, r3, #3
     816:	8093      	strh	r3, [r2, #4]
	config_tc.counter_8_bit.period = 50;
     818:	2132      	movs	r1, #50	; 0x32
     81a:	2329      	movs	r3, #41	; 0x29
     81c:	54d1      	strb	r1, [r2, r3]
	//config_tc.counter_8_bit.compare_capture_channel[0] = 5;
	//config_tc.counter_8_bit.compare_capture_channel[1] = 54;
	//! [setup_change_config]

	//! [20 Hz setup_set_config]
	tc_init(&(artist_front.tc_instance_timer), TC5, &config_tc);
     81e:	4c08      	ldr	r4, [pc, #32]	; (840 <artist_scheduler_tc_configure+0x64>)
     820:	4908      	ldr	r1, [pc, #32]	; (844 <artist_scheduler_tc_configure+0x68>)
     822:	0020      	movs	r0, r4
     824:	4b08      	ldr	r3, [pc, #32]	; (848 <artist_scheduler_tc_configure+0x6c>)
     826:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     828:	6822      	ldr	r2, [r4, #0]

	while (tc_is_syncing(module_inst)) {
     82a:	217f      	movs	r1, #127	; 0x7f
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     82c:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
     82e:	438b      	bics	r3, r1
     830:	d1fc      	bne.n	82c <artist_scheduler_tc_configure+0x50>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
     832:	8811      	ldrh	r1, [r2, #0]
     834:	3302      	adds	r3, #2
     836:	430b      	orrs	r3, r1
     838:	8013      	strh	r3, [r2, #0]
	//! [setup_set_config]

	//! [setup_enable]
	tc_enable(&(artist_front.tc_instance_timer));
	//! [setup_enable]
}
     83a:	b00e      	add	sp, #56	; 0x38
     83c:	bd10      	pop	{r4, pc}
     83e:	46c0      	nop			; (mov r8, r8)
     840:	20000774 	.word	0x20000774
     844:	42003400 	.word	0x42003400
     848:	000024c5 	.word	0x000024c5

0000084c <artist_configure_tc_callbacks>:
	}
	
	// ! [ultra sonic]
}
void artist_configure_tc_callbacks(void)
{
     84c:	b510      	push	{r4, lr}
	tc_register_callback(&(artist_front.tc_instance_timer), callbacks ,
     84e:	4c0d      	ldr	r4, [pc, #52]	; (884 <artist_configure_tc_callbacks+0x38>)
     850:	2200      	movs	r2, #0
     852:	490d      	ldr	r1, [pc, #52]	; (888 <artist_configure_tc_callbacks+0x3c>)
     854:	0020      	movs	r0, r4
     856:	4b0d      	ldr	r3, [pc, #52]	; (88c <artist_configure_tc_callbacks+0x40>)
     858:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
     85a:	6820      	ldr	r0, [r4, #0]
     85c:	3c1c      	subs	r4, #28
     85e:	4b0c      	ldr	r3, [pc, #48]	; (890 <artist_configure_tc_callbacks+0x44>)
     860:	4798      	blx	r3
#else
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
#endif
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
     862:	4b0c      	ldr	r3, [pc, #48]	; (894 <artist_configure_tc_callbacks+0x48>)
     864:	5c1b      	ldrb	r3, [r3, r0]
     866:	221f      	movs	r2, #31
     868:	4013      	ands	r3, r2
     86a:	3a1e      	subs	r2, #30
     86c:	0011      	movs	r1, r2
     86e:	4099      	lsls	r1, r3
     870:	4b09      	ldr	r3, [pc, #36]	; (898 <artist_configure_tc_callbacks+0x4c>)
     872:	6019      	str	r1, [r3, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
     874:	2135      	movs	r1, #53	; 0x35
     876:	5c60      	ldrb	r0, [r4, r1]
     878:	2301      	movs	r3, #1
     87a:	4303      	orrs	r3, r0
     87c:	5463      	strb	r3, [r4, r1]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
     87e:	69e3      	ldr	r3, [r4, #28]
     880:	735a      	strb	r2, [r3, #13]
	TC_CALLBACK_OVERFLOW);
	
	tc_enable_callback(&(artist_front.tc_instance_timer), TC_CALLBACK_OVERFLOW);
     882:	bd10      	pop	{r4, pc}
     884:	20000774 	.word	0x20000774
     888:	0000079d 	.word	0x0000079d
     88c:	000023d1 	.word	0x000023d1
     890:	0000248d 	.word	0x0000248d
     894:	0000a5b8 	.word	0x0000a5b8
     898:	e000e100 	.word	0xe000e100

0000089c <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     89c:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     89e:	2000      	movs	r0, #0
     8a0:	4b08      	ldr	r3, [pc, #32]	; (8c4 <delay_init+0x28>)
     8a2:	4798      	blx	r3
     8a4:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     8a6:	4c08      	ldr	r4, [pc, #32]	; (8c8 <delay_init+0x2c>)
     8a8:	21fa      	movs	r1, #250	; 0xfa
     8aa:	0089      	lsls	r1, r1, #2
     8ac:	47a0      	blx	r4
     8ae:	4b07      	ldr	r3, [pc, #28]	; (8cc <delay_init+0x30>)
     8b0:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     8b2:	4907      	ldr	r1, [pc, #28]	; (8d0 <delay_init+0x34>)
     8b4:	0028      	movs	r0, r5
     8b6:	47a0      	blx	r4
     8b8:	4b06      	ldr	r3, [pc, #24]	; (8d4 <delay_init+0x38>)
     8ba:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     8bc:	2205      	movs	r2, #5
     8be:	4b06      	ldr	r3, [pc, #24]	; (8d8 <delay_init+0x3c>)
     8c0:	601a      	str	r2, [r3, #0]
}
     8c2:	bd70      	pop	{r4, r5, r6, pc}
     8c4:	00002161 	.word	0x00002161
     8c8:	00007a11 	.word	0x00007a11
     8cc:	20000004 	.word	0x20000004
     8d0:	000f4240 	.word	0x000f4240
     8d4:	20000000 	.word	0x20000000
     8d8:	e000e010 	.word	0xe000e010

000008dc <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
     8dc:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
     8de:	4b08      	ldr	r3, [pc, #32]	; (900 <delay_cycles_us+0x24>)
     8e0:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     8e2:	4a08      	ldr	r2, [pc, #32]	; (904 <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
     8e4:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     8e6:	2180      	movs	r1, #128	; 0x80
     8e8:	0249      	lsls	r1, r1, #9
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
	while (n--) {
     8ea:	e006      	b.n	8fa <delay_cycles_us+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
     8ec:	2c00      	cmp	r4, #0
     8ee:	d004      	beq.n	8fa <delay_cycles_us+0x1e>
		SysTick->LOAD = n;
     8f0:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     8f2:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     8f4:	6813      	ldr	r3, [r2, #0]
     8f6:	420b      	tst	r3, r1
     8f8:	d0fc      	beq.n	8f4 <delay_cycles_us+0x18>
     8fa:	3801      	subs	r0, #1
     8fc:	d2f6      	bcs.n	8ec <delay_cycles_us+0x10>
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
	}
}
     8fe:	bd30      	pop	{r4, r5, pc}
     900:	20000000 	.word	0x20000000
     904:	e000e010 	.word	0xe000e010

00000908 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     908:	4b0c      	ldr	r3, [pc, #48]	; (93c <cpu_irq_enter_critical+0x34>)
     90a:	681b      	ldr	r3, [r3, #0]
     90c:	2b00      	cmp	r3, #0
     90e:	d110      	bne.n	932 <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     910:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     914:	2b00      	cmp	r3, #0
     916:	d109      	bne.n	92c <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
     918:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     91a:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     91e:	2200      	movs	r2, #0
     920:	4b07      	ldr	r3, [pc, #28]	; (940 <cpu_irq_enter_critical+0x38>)
     922:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     924:	3201      	adds	r2, #1
     926:	4b07      	ldr	r3, [pc, #28]	; (944 <cpu_irq_enter_critical+0x3c>)
     928:	701a      	strb	r2, [r3, #0]
     92a:	e002      	b.n	932 <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     92c:	2200      	movs	r2, #0
     92e:	4b05      	ldr	r3, [pc, #20]	; (944 <cpu_irq_enter_critical+0x3c>)
     930:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     932:	4a02      	ldr	r2, [pc, #8]	; (93c <cpu_irq_enter_critical+0x34>)
     934:	6813      	ldr	r3, [r2, #0]
     936:	3301      	adds	r3, #1
     938:	6013      	str	r3, [r2, #0]
}
     93a:	4770      	bx	lr
     93c:	200000d0 	.word	0x200000d0
     940:	20000008 	.word	0x20000008
     944:	200000d4 	.word	0x200000d4

00000948 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     948:	4b08      	ldr	r3, [pc, #32]	; (96c <cpu_irq_leave_critical+0x24>)
     94a:	681a      	ldr	r2, [r3, #0]
     94c:	3a01      	subs	r2, #1
     94e:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     950:	681b      	ldr	r3, [r3, #0]
     952:	2b00      	cmp	r3, #0
     954:	d109      	bne.n	96a <cpu_irq_leave_critical+0x22>
     956:	4b06      	ldr	r3, [pc, #24]	; (970 <cpu_irq_leave_critical+0x28>)
     958:	781b      	ldrb	r3, [r3, #0]
     95a:	2b00      	cmp	r3, #0
     95c:	d005      	beq.n	96a <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     95e:	2201      	movs	r2, #1
     960:	4b04      	ldr	r3, [pc, #16]	; (974 <cpu_irq_leave_critical+0x2c>)
     962:	701a      	strb	r2, [r3, #0]
     964:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     968:	b662      	cpsie	i
	}
}
     96a:	4770      	bx	lr
     96c:	200000d0 	.word	0x200000d0
     970:	200000d4 	.word	0x200000d4
     974:	20000008 	.word	0x20000008

00000978 <system_board_init>:




void system_board_init(void)
{
     978:	b5f0      	push	{r4, r5, r6, r7, lr}
     97a:	4647      	mov	r7, r8
     97c:	b480      	push	{r7}
     97e:	b082      	sub	sp, #8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     980:	ac01      	add	r4, sp, #4
     982:	2601      	movs	r6, #1
     984:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
     986:	2700      	movs	r7, #0
     988:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     98a:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     98c:	0021      	movs	r1, r4
     98e:	2013      	movs	r0, #19
     990:	4d27      	ldr	r5, [pc, #156]	; (a30 <system_board_init+0xb8>)
     992:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     994:	4b27      	ldr	r3, [pc, #156]	; (a34 <system_board_init+0xbc>)
     996:	4698      	mov	r8, r3
     998:	2380      	movs	r3, #128	; 0x80
     99a:	031b      	lsls	r3, r3, #12
     99c:	4642      	mov	r2, r8
     99e:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     9a0:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     9a2:	7066      	strb	r6, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     9a4:	0021      	movs	r1, r4
     9a6:	201c      	movs	r0, #28
     9a8:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     9aa:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
     9ac:	70a7      	strb	r7, [r4, #2]
	
#ifdef CONF_BOARD_AT86RFX	

	port_get_config_defaults(&pin_conf);
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     9ae:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_SCK, &pin_conf);
     9b0:	0021      	movs	r1, r4
     9b2:	2052      	movs	r0, #82	; 0x52
     9b4:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_MOSI, &pin_conf);
     9b6:	0021      	movs	r1, r4
     9b8:	203e      	movs	r0, #62	; 0x3e
     9ba:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_CS, &pin_conf);
     9bc:	0021      	movs	r1, r4
     9be:	203f      	movs	r0, #63	; 0x3f
     9c0:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_RST_PIN, &pin_conf);
     9c2:	0021      	movs	r1, r4
     9c4:	202f      	movs	r0, #47	; 0x2f
     9c6:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SLP_PIN, &pin_conf);
     9c8:	0021      	movs	r1, r4
     9ca:	2014      	movs	r0, #20
     9cc:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     9ce:	2280      	movs	r2, #128	; 0x80
     9d0:	02d2      	lsls	r2, r2, #11
     9d2:	4b19      	ldr	r3, [pc, #100]	; (a38 <system_board_init+0xc0>)
     9d4:	619a      	str	r2, [r3, #24]
     9d6:	3b80      	subs	r3, #128	; 0x80
     9d8:	2280      	movs	r2, #128	; 0x80
     9da:	05d2      	lsls	r2, r2, #23
     9dc:	619a      	str	r2, [r3, #24]
     9de:	2280      	movs	r2, #128	; 0x80
     9e0:	0612      	lsls	r2, r2, #24
     9e2:	619a      	str	r2, [r3, #24]
     9e4:	2280      	movs	r2, #128	; 0x80
     9e6:	0212      	lsls	r2, r2, #8
     9e8:	619a      	str	r2, [r3, #24]
     9ea:	2380      	movs	r3, #128	; 0x80
     9ec:	035b      	lsls	r3, r3, #13
     9ee:	4642      	mov	r2, r8
     9f0:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(AT86RFX_SPI_MOSI, true);
	port_pin_set_output_level(AT86RFX_SPI_CS, true);
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);

	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     9f2:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
     9f4:	0021      	movs	r1, r4
     9f6:	2053      	movs	r0, #83	; 0x53
     9f8:	47a8      	blx	r5
	
	/* SAMR21 Antenna Diversity Configuration */

	PM->APBCMASK.reg |= (1<<PM_APBCMASK_RFCTRL_Pos);
     9fa:	4a10      	ldr	r2, [pc, #64]	; (a3c <system_board_init+0xc4>)
     9fc:	6a13      	ldr	r3, [r2, #32]
     9fe:	2180      	movs	r1, #128	; 0x80
     a00:	0389      	lsls	r1, r1, #14
     a02:	430b      	orrs	r3, r1
     a04:	6213      	str	r3, [r2, #32]
		
	/*Pins  PA12/RFCTRL2 and PA09/RFCTRL1 are used as DIG1 and DIG2 pins respectively in SAMR21 Xplained Pro*/	
	
	/* FECTRL register is Written with value 4 => F2CFG = 00 and F1CFG = 01 */	
	REG_RFCTRL_FECFG = RFCTRL_CFG_ANT_DIV;
     a06:	2204      	movs	r2, #4
     a08:	4b0d      	ldr	r3, [pc, #52]	; (a40 <system_board_init+0xc8>)
     a0a:	801a      	strh	r2, [r3, #0]
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     a0c:	466b      	mov	r3, sp
     a0e:	709e      	strb	r6, [r3, #2]
	config->powersave    = false;
     a10:	70df      	strb	r7, [r3, #3]
	struct system_pinmux_config config_pinmux;
	system_pinmux_get_config_defaults(&config_pinmux);
	
	/*MUX Position is 'F' i.e 5 for FECTRL Function and is same for all  FECTRL supported pins
	 * as provided in the data sheet */
	config_pinmux.mux_position = MUX_PA09F_RFCTRL_FECTRL1 ;
     a12:	2305      	movs	r3, #5
     a14:	466a      	mov	r2, sp
     a16:	7013      	strb	r3, [r2, #0]
	
	config_pinmux.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT;	
     a18:	7056      	strb	r6, [r2, #1]
	system_pinmux_pin_set_config(PIN_RFCTRL1, &config_pinmux);
     a1a:	4669      	mov	r1, sp
     a1c:	2009      	movs	r0, #9
     a1e:	4c09      	ldr	r4, [pc, #36]	; (a44 <system_board_init+0xcc>)
     a20:	47a0      	blx	r4
	system_pinmux_pin_set_config(PIN_RFCTRL2, &config_pinmux);
     a22:	4669      	mov	r1, sp
     a24:	200c      	movs	r0, #12
     a26:	47a0      	blx	r4
#endif

}
     a28:	b002      	add	sp, #8
     a2a:	bc04      	pop	{r2}
     a2c:	4690      	mov	r8, r2
     a2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     a30:	00000c29 	.word	0x00000c29
     a34:	41004400 	.word	0x41004400
     a38:	41004500 	.word	0x41004500
     a3c:	40000400 	.word	0x40000400
     a40:	42005400 	.word	0x42005400
     a44:	00002371 	.word	0x00002371

00000a48 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     a48:	2317      	movs	r3, #23
	const enum extint_callback_type type)
{
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
     a4a:	2a00      	cmp	r2, #0
     a4c:	d10d      	bne.n	a6a <extint_register_callback+0x22>
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	if (_extint_dev.callbacks[channel] == NULL) {
     a4e:	008b      	lsls	r3, r1, #2
     a50:	4a07      	ldr	r2, [pc, #28]	; (a70 <extint_register_callback+0x28>)
     a52:	589b      	ldr	r3, [r3, r2]
     a54:	2b00      	cmp	r3, #0
     a56:	d103      	bne.n	a60 <extint_register_callback+0x18>
		_extint_dev.callbacks[channel] = callback;
     a58:	0089      	lsls	r1, r1, #2
     a5a:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
     a5c:	2300      	movs	r3, #0
     a5e:	e004      	b.n	a6a <extint_register_callback+0x22>
	} else if (_extint_dev.callbacks[channel] == callback) {
     a60:	4283      	cmp	r3, r0
     a62:	d001      	beq.n	a68 <extint_register_callback+0x20>
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
     a64:	231d      	movs	r3, #29
     a66:	e000      	b.n	a6a <extint_register_callback+0x22>

	if (_extint_dev.callbacks[channel] == NULL) {
		_extint_dev.callbacks[channel] = callback;
		return STATUS_OK;
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
     a68:	2300      	movs	r3, #0
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
     a6a:	0018      	movs	r0, r3
     a6c:	4770      	bx	lr
     a6e:	46c0      	nop			; (mov r8, r8)
     a70:	200020c8 	.word	0x200020c8

00000a74 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     a74:	2317      	movs	r3, #23
 */
enum status_code extint_chan_enable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     a76:	2900      	cmp	r1, #0
     a78:	d107      	bne.n	a8a <extint_chan_enable_callback+0x16>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     a7a:	2200      	movs	r2, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     a7c:	281f      	cmp	r0, #31
     a7e:	d800      	bhi.n	a82 <extint_chan_enable_callback+0xe>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     a80:	4a03      	ldr	r2, [pc, #12]	; (a90 <extint_chan_enable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENSET.reg = (1UL << channel);
     a82:	2301      	movs	r3, #1
     a84:	4083      	lsls	r3, r0
     a86:	60d3      	str	r3, [r2, #12]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
     a88:	2300      	movs	r3, #0
}
     a8a:	0018      	movs	r0, r3
     a8c:	4770      	bx	lr
     a8e:	46c0      	nop			; (mov r8, r8)
     a90:	40001800 	.word	0x40001800

00000a94 <extint_chan_disable_callback>:

		eic->INTENCLR.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     a94:	2317      	movs	r3, #23
 */
enum status_code extint_chan_disable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     a96:	2900      	cmp	r1, #0
     a98:	d107      	bne.n	aaa <extint_chan_disable_callback+0x16>
	} else {
		Assert(false);
		return NULL;
     a9a:	2200      	movs	r2, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     a9c:	281f      	cmp	r0, #31
     a9e:	d800      	bhi.n	aa2 <extint_chan_disable_callback+0xe>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     aa0:	4a03      	ldr	r2, [pc, #12]	; (ab0 <extint_chan_disable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENCLR.reg = (1UL << channel);
     aa2:	2301      	movs	r3, #1
     aa4:	4083      	lsls	r3, r0
     aa6:	6093      	str	r3, [r2, #8]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
     aa8:	2300      	movs	r3, #0
}
     aaa:	0018      	movs	r0, r3
     aac:	4770      	bx	lr
     aae:	46c0      	nop			; (mov r8, r8)
     ab0:	40001800 	.word	0x40001800

00000ab4 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     ab4:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     ab6:	2200      	movs	r2, #0
     ab8:	4b15      	ldr	r3, [pc, #84]	; (b10 <EIC_Handler+0x5c>)
     aba:	701a      	strb	r2, [r3, #0]
     abc:	2300      	movs	r3, #0
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     abe:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     ac0:	4e14      	ldr	r6, [pc, #80]	; (b14 <EIC_Handler+0x60>)

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     ac2:	4c13      	ldr	r4, [pc, #76]	; (b10 <EIC_Handler+0x5c>)
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     ac4:	2b1f      	cmp	r3, #31
     ac6:	d919      	bls.n	afc <EIC_Handler+0x48>
     ac8:	e00f      	b.n	aea <EIC_Handler+0x36>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     aca:	2100      	movs	r1, #0
     acc:	e000      	b.n	ad0 <EIC_Handler+0x1c>

	if (eic_index < EIC_INST_NUM) {
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     ace:	4912      	ldr	r1, [pc, #72]	; (b18 <EIC_Handler+0x64>)
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     ad0:	610a      	str	r2, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     ad2:	009b      	lsls	r3, r3, #2
     ad4:	599b      	ldr	r3, [r3, r6]
     ad6:	2b00      	cmp	r3, #0
     ad8:	d000      	beq.n	adc <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     ada:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     adc:	7823      	ldrb	r3, [r4, #0]
     ade:	3301      	adds	r3, #1
     ae0:	b2db      	uxtb	r3, r3
     ae2:	7023      	strb	r3, [r4, #0]
     ae4:	2b0f      	cmp	r3, #15
     ae6:	d9ed      	bls.n	ac4 <EIC_Handler+0x10>
     ae8:	e011      	b.n	b0e <EIC_Handler+0x5a>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     aea:	0029      	movs	r1, r5
     aec:	4019      	ands	r1, r3
     aee:	2201      	movs	r2, #1
     af0:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
     af2:	2100      	movs	r1, #0
     af4:	6909      	ldr	r1, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
     af6:	4211      	tst	r1, r2
     af8:	d1e7      	bne.n	aca <EIC_Handler+0x16>
     afa:	e7ef      	b.n	adc <EIC_Handler+0x28>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     afc:	0029      	movs	r1, r5
     afe:	4019      	ands	r1, r3
     b00:	2201      	movs	r2, #1
     b02:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
     b04:	4904      	ldr	r1, [pc, #16]	; (b18 <EIC_Handler+0x64>)
     b06:	6909      	ldr	r1, [r1, #16]
     b08:	4211      	tst	r1, r2
     b0a:	d1e0      	bne.n	ace <EIC_Handler+0x1a>
     b0c:	e7e6      	b.n	adc <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
     b0e:	bd70      	pop	{r4, r5, r6, pc}
     b10:	200020c4 	.word	0x200020c4
     b14:	200020c8 	.word	0x200020c8
     b18:	40001800 	.word	0x40001800

00000b1c <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     b1c:	4a04      	ldr	r2, [pc, #16]	; (b30 <_extint_enable+0x14>)
     b1e:	7811      	ldrb	r1, [r2, #0]
     b20:	2302      	movs	r3, #2
     b22:	430b      	orrs	r3, r1
     b24:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     b26:	7853      	ldrb	r3, [r2, #1]
     b28:	b25b      	sxtb	r3, r3
     b2a:	2b00      	cmp	r3, #0
     b2c:	dbfb      	blt.n	b26 <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     b2e:	4770      	bx	lr
     b30:	40001800 	.word	0x40001800

00000b34 <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
     b34:	b500      	push	{lr}
     b36:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     b38:	4a12      	ldr	r2, [pc, #72]	; (b84 <_system_extint_init+0x50>)
     b3a:	6991      	ldr	r1, [r2, #24]
     b3c:	2340      	movs	r3, #64	; 0x40
     b3e:	430b      	orrs	r3, r1
     b40:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     b42:	a901      	add	r1, sp, #4
     b44:	2300      	movs	r3, #0
     b46:	700b      	strb	r3, [r1, #0]

	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     b48:	2005      	movs	r0, #5
     b4a:	4b0f      	ldr	r3, [pc, #60]	; (b88 <_system_extint_init+0x54>)
     b4c:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
     b4e:	2005      	movs	r0, #5
     b50:	4b0e      	ldr	r3, [pc, #56]	; (b8c <_system_extint_init+0x58>)
     b52:	4798      	blx	r3

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     b54:	4a0e      	ldr	r2, [pc, #56]	; (b90 <_system_extint_init+0x5c>)
     b56:	7811      	ldrb	r1, [r2, #0]
     b58:	2301      	movs	r3, #1
     b5a:	430b      	orrs	r3, r1
     b5c:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     b5e:	7853      	ldrb	r3, [r2, #1]
     b60:	b25b      	sxtb	r3, r3
     b62:	2b00      	cmp	r3, #0
     b64:	dbfb      	blt.n	b5e <_system_extint_init+0x2a>
     b66:	4b0b      	ldr	r3, [pc, #44]	; (b94 <_system_extint_init+0x60>)
     b68:	0019      	movs	r1, r3
     b6a:	3140      	adds	r1, #64	; 0x40

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
     b6c:	2200      	movs	r2, #0
     b6e:	c304      	stmia	r3!, {r2}
	}

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     b70:	4299      	cmp	r1, r3
     b72:	d1fc      	bne.n	b6e <_system_extint_init+0x3a>
     b74:	2210      	movs	r2, #16
     b76:	4b08      	ldr	r3, [pc, #32]	; (b98 <_system_extint_init+0x64>)
     b78:	601a      	str	r2, [r3, #0]
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
     b7a:	4b08      	ldr	r3, [pc, #32]	; (b9c <_system_extint_init+0x68>)
     b7c:	4798      	blx	r3
}
     b7e:	b003      	add	sp, #12
     b80:	bd00      	pop	{pc}
     b82:	46c0      	nop			; (mov r8, r8)
     b84:	40000400 	.word	0x40000400
     b88:	00002279 	.word	0x00002279
     b8c:	000021ed 	.word	0x000021ed
     b90:	40001800 	.word	0x40001800
     b94:	200020c8 	.word	0x200020c8
     b98:	e000e100 	.word	0xe000e100
     b9c:	00000b1d 	.word	0x00000b1d

00000ba0 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
     ba0:	2300      	movs	r3, #0
     ba2:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
     ba4:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
     ba6:	2201      	movs	r2, #1
     ba8:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
     baa:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
     bac:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
     bae:	3302      	adds	r3, #2
     bb0:	72c3      	strb	r3, [r0, #11]
}
     bb2:	4770      	bx	lr

00000bb4 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
     bb4:	b5f0      	push	{r4, r5, r6, r7, lr}
     bb6:	b083      	sub	sp, #12
     bb8:	0005      	movs	r5, r0
     bba:	000c      	movs	r4, r1
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     bbc:	a901      	add	r1, sp, #4
     bbe:	2300      	movs	r3, #0
     bc0:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     bc2:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
     bc4:	7923      	ldrb	r3, [r4, #4]
     bc6:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
     bc8:	7a23      	ldrb	r3, [r4, #8]
     bca:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
     bcc:	7820      	ldrb	r0, [r4, #0]
     bce:	4b14      	ldr	r3, [pc, #80]	; (c20 <extint_chan_set_config+0x6c>)
     bd0:	4798      	blx	r3
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     bd2:	2000      	movs	r0, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     bd4:	2d1f      	cmp	r5, #31
     bd6:	d800      	bhi.n	bda <extint_chan_set_config+0x26>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     bd8:	4812      	ldr	r0, [pc, #72]	; (c24 <extint_chan_set_config+0x70>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
     bda:	2107      	movs	r1, #7
     bdc:	4029      	ands	r1, r5
     bde:	0089      	lsls	r1, r1, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
     be0:	7ae2      	ldrb	r2, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
     be2:	7aa3      	ldrb	r3, [r4, #10]
     be4:	2b00      	cmp	r3, #0
     be6:	d001      	beq.n	bec <extint_chan_set_config+0x38>
		new_config |= EIC_CONFIG_FILTEN0;
     be8:	2308      	movs	r3, #8
     bea:	431a      	orrs	r2, r3
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
     bec:	08eb      	lsrs	r3, r5, #3
     bee:	009b      	lsls	r3, r3, #2
     bf0:	18c3      	adds	r3, r0, r3
		= (EIC_module->CONFIG[channel / 8].reg &
     bf2:	699e      	ldr	r6, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     bf4:	270f      	movs	r7, #15
     bf6:	408f      	lsls	r7, r1
     bf8:	43be      	bics	r6, r7
     bfa:	408a      	lsls	r2, r1
     bfc:	4332      	orrs	r2, r6
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     bfe:	619a      	str	r2, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
			(new_config << config_pos);

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
     c00:	7a63      	ldrb	r3, [r4, #9]
     c02:	2b00      	cmp	r3, #0
     c04:	d005      	beq.n	c12 <extint_chan_set_config+0x5e>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
     c06:	6942      	ldr	r2, [r0, #20]
     c08:	2301      	movs	r3, #1
     c0a:	40ab      	lsls	r3, r5
     c0c:	4313      	orrs	r3, r2
     c0e:	6143      	str	r3, [r0, #20]
     c10:	e004      	b.n	c1c <extint_chan_set_config+0x68>
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
     c12:	6943      	ldr	r3, [r0, #20]
     c14:	2201      	movs	r2, #1
     c16:	40aa      	lsls	r2, r5
     c18:	4393      	bics	r3, r2
     c1a:	6143      	str	r3, [r0, #20]
	}
}
     c1c:	b003      	add	sp, #12
     c1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     c20:	00002371 	.word	0x00002371
     c24:	40001800 	.word	0x40001800

00000c28 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     c28:	b500      	push	{lr}
     c2a:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     c2c:	ab01      	add	r3, sp, #4
     c2e:	2280      	movs	r2, #128	; 0x80
     c30:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     c32:	780a      	ldrb	r2, [r1, #0]
     c34:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     c36:	784a      	ldrb	r2, [r1, #1]
     c38:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     c3a:	788a      	ldrb	r2, [r1, #2]
     c3c:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     c3e:	0019      	movs	r1, r3
     c40:	4b01      	ldr	r3, [pc, #4]	; (c48 <port_pin_set_config+0x20>)
     c42:	4798      	blx	r3
}
     c44:	b003      	add	sp, #12
     c46:	bd00      	pop	{pc}
     c48:	00002371 	.word	0x00002371

00000c4c <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     c4c:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     c4e:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     c50:	2340      	movs	r3, #64	; 0x40
     c52:	2400      	movs	r4, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     c54:	4281      	cmp	r1, r0
     c56:	d201      	bcs.n	c5c <_sercom_get_sync_baud_val+0x10>
     c58:	e00a      	b.n	c70 <_sercom_get_sync_baud_val+0x24>

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
		baud_calculated++;
     c5a:	001c      	movs	r4, r3
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
     c5c:	1a09      	subs	r1, r1, r0
		baud_calculated++;
     c5e:	1c63      	adds	r3, r4, #1
     c60:	b29b      	uxth	r3, r3
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
     c62:	4288      	cmp	r0, r1
     c64:	d9f9      	bls.n	c5a <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     c66:	2340      	movs	r3, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
     c68:	2cff      	cmp	r4, #255	; 0xff
     c6a:	d801      	bhi.n	c70 <_sercom_get_sync_baud_val+0x24>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
     c6c:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     c6e:	2300      	movs	r3, #0
	}
}
     c70:	0018      	movs	r0, r3
     c72:	bd10      	pop	{r4, pc}

00000c74 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     c74:	b5f0      	push	{r4, r5, r6, r7, lr}
     c76:	465f      	mov	r7, fp
     c78:	4656      	mov	r6, sl
     c7a:	464d      	mov	r5, r9
     c7c:	4644      	mov	r4, r8
     c7e:	b4f0      	push	{r4, r5, r6, r7}
     c80:	b089      	sub	sp, #36	; 0x24
     c82:	000c      	movs	r4, r1
     c84:	9205      	str	r2, [sp, #20]
     c86:	aa12      	add	r2, sp, #72	; 0x48
     c88:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     c8a:	0002      	movs	r2, r0
     c8c:	434a      	muls	r2, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     c8e:	2540      	movs	r5, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     c90:	42a2      	cmp	r2, r4
     c92:	d900      	bls.n	c96 <_sercom_get_async_baud_val+0x22>
     c94:	e0c6      	b.n	e24 <_sercom_get_async_baud_val+0x1b0>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     c96:	2b00      	cmp	r3, #0
     c98:	d151      	bne.n	d3e <_sercom_get_async_baud_val+0xca>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     c9a:	0002      	movs	r2, r0
     c9c:	0008      	movs	r0, r1
     c9e:	2100      	movs	r1, #0
     ca0:	4d64      	ldr	r5, [pc, #400]	; (e34 <_sercom_get_async_baud_val+0x1c0>)
     ca2:	47a8      	blx	r5
     ca4:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
     ca6:	0026      	movs	r6, r4
     ca8:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     caa:	2300      	movs	r3, #0
     cac:	2400      	movs	r4, #0
     cae:	9300      	str	r3, [sp, #0]
     cb0:	9401      	str	r4, [sp, #4]
     cb2:	2200      	movs	r2, #0
     cb4:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
     cb6:	203f      	movs	r0, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
     cb8:	2120      	movs	r1, #32
     cba:	468c      	mov	ip, r1
     cbc:	391f      	subs	r1, #31
     cbe:	9602      	str	r6, [sp, #8]
     cc0:	9703      	str	r7, [sp, #12]
     cc2:	2420      	movs	r4, #32
     cc4:	4264      	negs	r4, r4
     cc6:	1904      	adds	r4, r0, r4
     cc8:	d403      	bmi.n	cd2 <_sercom_get_async_baud_val+0x5e>
     cca:	000d      	movs	r5, r1
     ccc:	40a5      	lsls	r5, r4
     cce:	46a8      	mov	r8, r5
     cd0:	e004      	b.n	cdc <_sercom_get_async_baud_val+0x68>
     cd2:	4664      	mov	r4, ip
     cd4:	1a24      	subs	r4, r4, r0
     cd6:	000d      	movs	r5, r1
     cd8:	40e5      	lsrs	r5, r4
     cda:	46a8      	mov	r8, r5
     cdc:	000c      	movs	r4, r1
     cde:	4084      	lsls	r4, r0
     ce0:	46a1      	mov	r9, r4

		r = r << 1;
     ce2:	0014      	movs	r4, r2
     ce4:	001d      	movs	r5, r3
     ce6:	18a4      	adds	r4, r4, r2
     ce8:	415d      	adcs	r5, r3
     cea:	0022      	movs	r2, r4
     cec:	002b      	movs	r3, r5

		if (n & bit_shift) {
     cee:	4646      	mov	r6, r8
     cf0:	465f      	mov	r7, fp
     cf2:	423e      	tst	r6, r7
     cf4:	d003      	beq.n	cfe <_sercom_get_async_baud_val+0x8a>
			r |= 0x01;
     cf6:	000e      	movs	r6, r1
     cf8:	4326      	orrs	r6, r4
     cfa:	0032      	movs	r2, r6
     cfc:	002b      	movs	r3, r5
		}

		if (r >= d) {
     cfe:	9c02      	ldr	r4, [sp, #8]
     d00:	9d03      	ldr	r5, [sp, #12]
     d02:	429d      	cmp	r5, r3
     d04:	d80f      	bhi.n	d26 <_sercom_get_async_baud_val+0xb2>
     d06:	d101      	bne.n	d0c <_sercom_get_async_baud_val+0x98>
     d08:	4294      	cmp	r4, r2
     d0a:	d80c      	bhi.n	d26 <_sercom_get_async_baud_val+0xb2>
			r = r - d;
     d0c:	9c02      	ldr	r4, [sp, #8]
     d0e:	9d03      	ldr	r5, [sp, #12]
     d10:	1b12      	subs	r2, r2, r4
     d12:	41ab      	sbcs	r3, r5
			q |= bit_shift;
     d14:	464d      	mov	r5, r9
     d16:	9e00      	ldr	r6, [sp, #0]
     d18:	9f01      	ldr	r7, [sp, #4]
     d1a:	4335      	orrs	r5, r6
     d1c:	003c      	movs	r4, r7
     d1e:	4646      	mov	r6, r8
     d20:	4334      	orrs	r4, r6
     d22:	9500      	str	r5, [sp, #0]
     d24:	9401      	str	r4, [sp, #4]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
     d26:	3801      	subs	r0, #1
     d28:	d2cb      	bcs.n	cc2 <_sercom_get_async_baud_val+0x4e>
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
     d2a:	2200      	movs	r2, #0
     d2c:	2301      	movs	r3, #1
     d2e:	9800      	ldr	r0, [sp, #0]
     d30:	9901      	ldr	r1, [sp, #4]
     d32:	1a12      	subs	r2, r2, r0
     d34:	418b      	sbcs	r3, r1
     d36:	0c12      	lsrs	r2, r2, #16
     d38:	041b      	lsls	r3, r3, #16
     d3a:	431a      	orrs	r2, r3
     d3c:	e06f      	b.n	e1e <_sercom_get_async_baud_val+0x1aa>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
     d3e:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     d40:	2b01      	cmp	r3, #1
     d42:	d16c      	bne.n	e1e <_sercom_get_async_baud_val+0x1aa>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
     d44:	0f63      	lsrs	r3, r4, #29
     d46:	9304      	str	r3, [sp, #16]
     d48:	00e3      	lsls	r3, r4, #3
     d4a:	4698      	mov	r8, r3
			temp2 = ((uint64_t)baudrate * sample_num);
     d4c:	000a      	movs	r2, r1
     d4e:	2300      	movs	r3, #0
     d50:	2100      	movs	r1, #0
     d52:	4c38      	ldr	r4, [pc, #224]	; (e34 <_sercom_get_async_baud_val+0x1c0>)
     d54:	47a0      	blx	r4
     d56:	0004      	movs	r4, r0
     d58:	000d      	movs	r5, r1
     d5a:	2300      	movs	r3, #0
     d5c:	469c      	mov	ip, r3
     d5e:	9306      	str	r3, [sp, #24]
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
     d60:	3320      	adds	r3, #32
     d62:	469b      	mov	fp, r3
     d64:	2601      	movs	r6, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
     d66:	4663      	mov	r3, ip
     d68:	9307      	str	r3, [sp, #28]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     d6a:	2300      	movs	r3, #0
     d6c:	9302      	str	r3, [sp, #8]
     d6e:	2200      	movs	r2, #0
     d70:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
     d72:	213f      	movs	r1, #63	; 0x3f
     d74:	9400      	str	r4, [sp, #0]
     d76:	9501      	str	r5, [sp, #4]
     d78:	000f      	movs	r7, r1
		bit_shift = (uint64_t)1 << i;
     d7a:	2120      	movs	r1, #32
     d7c:	4249      	negs	r1, r1
     d7e:	1879      	adds	r1, r7, r1
     d80:	d403      	bmi.n	d8a <_sercom_get_async_baud_val+0x116>
     d82:	0030      	movs	r0, r6
     d84:	4088      	lsls	r0, r1
     d86:	4684      	mov	ip, r0
     d88:	e004      	b.n	d94 <_sercom_get_async_baud_val+0x120>
     d8a:	4659      	mov	r1, fp
     d8c:	1bc9      	subs	r1, r1, r7
     d8e:	0030      	movs	r0, r6
     d90:	40c8      	lsrs	r0, r1
     d92:	4684      	mov	ip, r0
     d94:	0031      	movs	r1, r6
     d96:	40b9      	lsls	r1, r7
     d98:	4689      	mov	r9, r1

		r = r << 1;
     d9a:	0010      	movs	r0, r2
     d9c:	0019      	movs	r1, r3
     d9e:	1880      	adds	r0, r0, r2
     da0:	4159      	adcs	r1, r3
     da2:	0002      	movs	r2, r0
     da4:	000b      	movs	r3, r1

		if (n & bit_shift) {
     da6:	4644      	mov	r4, r8
     da8:	464d      	mov	r5, r9
     daa:	402c      	ands	r4, r5
     dac:	46a2      	mov	sl, r4
     dae:	4664      	mov	r4, ip
     db0:	9d04      	ldr	r5, [sp, #16]
     db2:	402c      	ands	r4, r5
     db4:	46a4      	mov	ip, r4
     db6:	4654      	mov	r4, sl
     db8:	4665      	mov	r5, ip
     dba:	432c      	orrs	r4, r5
     dbc:	d003      	beq.n	dc6 <_sercom_get_async_baud_val+0x152>
			r |= 0x01;
     dbe:	0034      	movs	r4, r6
     dc0:	4304      	orrs	r4, r0
     dc2:	0022      	movs	r2, r4
     dc4:	000b      	movs	r3, r1
		}

		if (r >= d) {
     dc6:	9800      	ldr	r0, [sp, #0]
     dc8:	9901      	ldr	r1, [sp, #4]
     dca:	4299      	cmp	r1, r3
     dcc:	d80a      	bhi.n	de4 <_sercom_get_async_baud_val+0x170>
     dce:	d101      	bne.n	dd4 <_sercom_get_async_baud_val+0x160>
     dd0:	4290      	cmp	r0, r2
     dd2:	d807      	bhi.n	de4 <_sercom_get_async_baud_val+0x170>
			r = r - d;
     dd4:	9800      	ldr	r0, [sp, #0]
     dd6:	9901      	ldr	r1, [sp, #4]
     dd8:	1a12      	subs	r2, r2, r0
     dda:	418b      	sbcs	r3, r1
			q |= bit_shift;
     ddc:	9902      	ldr	r1, [sp, #8]
     dde:	4648      	mov	r0, r9
     de0:	4301      	orrs	r1, r0
     de2:	9102      	str	r1, [sp, #8]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
     de4:	3f01      	subs	r7, #1
     de6:	d2c8      	bcs.n	d7a <_sercom_get_async_baud_val+0x106>
     de8:	9c00      	ldr	r4, [sp, #0]
     dea:	9d01      	ldr	r5, [sp, #4]
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
     dec:	9902      	ldr	r1, [sp, #8]
     dee:	9a07      	ldr	r2, [sp, #28]
     df0:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
     df2:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
     df4:	4910      	ldr	r1, [pc, #64]	; (e38 <_sercom_get_async_baud_val+0x1c4>)
     df6:	428b      	cmp	r3, r1
     df8:	d90b      	bls.n	e12 <_sercom_get_async_baud_val+0x19e>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
     dfa:	9b06      	ldr	r3, [sp, #24]
     dfc:	3301      	adds	r3, #1
     dfe:	b2db      	uxtb	r3, r3
     e00:	0019      	movs	r1, r3
     e02:	9306      	str	r3, [sp, #24]
     e04:	0013      	movs	r3, r2
     e06:	3301      	adds	r3, #1
     e08:	9307      	str	r3, [sp, #28]
     e0a:	2908      	cmp	r1, #8
     e0c:	d1ad      	bne.n	d6a <_sercom_get_async_baud_val+0xf6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     e0e:	2540      	movs	r5, #64	; 0x40
     e10:	e008      	b.n	e24 <_sercom_get_async_baud_val+0x1b0>
     e12:	2540      	movs	r5, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
     e14:	9a06      	ldr	r2, [sp, #24]
     e16:	2a08      	cmp	r2, #8
     e18:	d004      	beq.n	e24 <_sercom_get_async_baud_val+0x1b0>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
     e1a:	0352      	lsls	r2, r2, #13
     e1c:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
     e1e:	9b05      	ldr	r3, [sp, #20]
     e20:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
     e22:	2500      	movs	r5, #0
}
     e24:	0028      	movs	r0, r5
     e26:	b009      	add	sp, #36	; 0x24
     e28:	bc3c      	pop	{r2, r3, r4, r5}
     e2a:	4690      	mov	r8, r2
     e2c:	4699      	mov	r9, r3
     e2e:	46a2      	mov	sl, r4
     e30:	46ab      	mov	fp, r5
     e32:	bdf0      	pop	{r4, r5, r6, r7, pc}
     e34:	00007ded 	.word	0x00007ded
     e38:	00001fff 	.word	0x00001fff

00000e3c <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     e3c:	b510      	push	{r4, lr}
     e3e:	b082      	sub	sp, #8
     e40:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     e42:	4b0e      	ldr	r3, [pc, #56]	; (e7c <sercom_set_gclk_generator+0x40>)
     e44:	781b      	ldrb	r3, [r3, #0]
     e46:	2b00      	cmp	r3, #0
     e48:	d001      	beq.n	e4e <sercom_set_gclk_generator+0x12>
     e4a:	2900      	cmp	r1, #0
     e4c:	d00d      	beq.n	e6a <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
     e4e:	a901      	add	r1, sp, #4
     e50:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     e52:	2013      	movs	r0, #19
     e54:	4b0a      	ldr	r3, [pc, #40]	; (e80 <sercom_set_gclk_generator+0x44>)
     e56:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     e58:	2013      	movs	r0, #19
     e5a:	4b0a      	ldr	r3, [pc, #40]	; (e84 <sercom_set_gclk_generator+0x48>)
     e5c:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
     e5e:	4b07      	ldr	r3, [pc, #28]	; (e7c <sercom_set_gclk_generator+0x40>)
     e60:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     e62:	2201      	movs	r2, #1
     e64:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
     e66:	2000      	movs	r0, #0
     e68:	e006      	b.n	e78 <sercom_set_gclk_generator+0x3c>
	} else if (generator_source == _sercom_config.generator_source) {
     e6a:	4b04      	ldr	r3, [pc, #16]	; (e7c <sercom_set_gclk_generator+0x40>)
     e6c:	785b      	ldrb	r3, [r3, #1]
     e6e:	4283      	cmp	r3, r0
     e70:	d001      	beq.n	e76 <sercom_set_gclk_generator+0x3a>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     e72:	201d      	movs	r0, #29
     e74:	e000      	b.n	e78 <sercom_set_gclk_generator+0x3c>
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
     e76:	2000      	movs	r0, #0
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
     e78:	b002      	add	sp, #8
     e7a:	bd10      	pop	{r4, pc}
     e7c:	200000d8 	.word	0x200000d8
     e80:	00002279 	.word	0x00002279
     e84:	000021ed 	.word	0x000021ed

00000e88 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     e88:	4b44      	ldr	r3, [pc, #272]	; (f9c <_sercom_get_default_pad+0x114>)
     e8a:	4298      	cmp	r0, r3
     e8c:	d033      	beq.n	ef6 <_sercom_get_default_pad+0x6e>
     e8e:	d806      	bhi.n	e9e <_sercom_get_default_pad+0x16>
     e90:	4b43      	ldr	r3, [pc, #268]	; (fa0 <_sercom_get_default_pad+0x118>)
     e92:	4298      	cmp	r0, r3
     e94:	d00d      	beq.n	eb2 <_sercom_get_default_pad+0x2a>
     e96:	4b43      	ldr	r3, [pc, #268]	; (fa4 <_sercom_get_default_pad+0x11c>)
     e98:	4298      	cmp	r0, r3
     e9a:	d01b      	beq.n	ed4 <_sercom_get_default_pad+0x4c>
     e9c:	e06f      	b.n	f7e <_sercom_get_default_pad+0xf6>
     e9e:	4b42      	ldr	r3, [pc, #264]	; (fa8 <_sercom_get_default_pad+0x120>)
     ea0:	4298      	cmp	r0, r3
     ea2:	d04a      	beq.n	f3a <_sercom_get_default_pad+0xb2>
     ea4:	4b41      	ldr	r3, [pc, #260]	; (fac <_sercom_get_default_pad+0x124>)
     ea6:	4298      	cmp	r0, r3
     ea8:	d058      	beq.n	f5c <_sercom_get_default_pad+0xd4>
     eaa:	4b41      	ldr	r3, [pc, #260]	; (fb0 <_sercom_get_default_pad+0x128>)
     eac:	4298      	cmp	r0, r3
     eae:	d166      	bne.n	f7e <_sercom_get_default_pad+0xf6>
     eb0:	e032      	b.n	f18 <_sercom_get_default_pad+0x90>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     eb2:	2901      	cmp	r1, #1
     eb4:	d006      	beq.n	ec4 <_sercom_get_default_pad+0x3c>
     eb6:	2900      	cmp	r1, #0
     eb8:	d063      	beq.n	f82 <_sercom_get_default_pad+0xfa>
     eba:	2902      	cmp	r1, #2
     ebc:	d006      	beq.n	ecc <_sercom_get_default_pad+0x44>
     ebe:	2903      	cmp	r1, #3
     ec0:	d006      	beq.n	ed0 <_sercom_get_default_pad+0x48>
     ec2:	e001      	b.n	ec8 <_sercom_get_default_pad+0x40>
     ec4:	483b      	ldr	r0, [pc, #236]	; (fb4 <_sercom_get_default_pad+0x12c>)
     ec6:	e067      	b.n	f98 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     ec8:	2000      	movs	r0, #0
     eca:	e065      	b.n	f98 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     ecc:	483a      	ldr	r0, [pc, #232]	; (fb8 <_sercom_get_default_pad+0x130>)
     ece:	e063      	b.n	f98 <_sercom_get_default_pad+0x110>
     ed0:	483a      	ldr	r0, [pc, #232]	; (fbc <_sercom_get_default_pad+0x134>)
     ed2:	e061      	b.n	f98 <_sercom_get_default_pad+0x110>
     ed4:	2901      	cmp	r1, #1
     ed6:	d006      	beq.n	ee6 <_sercom_get_default_pad+0x5e>
     ed8:	2900      	cmp	r1, #0
     eda:	d054      	beq.n	f86 <_sercom_get_default_pad+0xfe>
     edc:	2902      	cmp	r1, #2
     ede:	d006      	beq.n	eee <_sercom_get_default_pad+0x66>
     ee0:	2903      	cmp	r1, #3
     ee2:	d006      	beq.n	ef2 <_sercom_get_default_pad+0x6a>
     ee4:	e001      	b.n	eea <_sercom_get_default_pad+0x62>
     ee6:	4836      	ldr	r0, [pc, #216]	; (fc0 <_sercom_get_default_pad+0x138>)
     ee8:	e056      	b.n	f98 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     eea:	2000      	movs	r0, #0
     eec:	e054      	b.n	f98 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     eee:	4835      	ldr	r0, [pc, #212]	; (fc4 <_sercom_get_default_pad+0x13c>)
     ef0:	e052      	b.n	f98 <_sercom_get_default_pad+0x110>
     ef2:	4835      	ldr	r0, [pc, #212]	; (fc8 <_sercom_get_default_pad+0x140>)
     ef4:	e050      	b.n	f98 <_sercom_get_default_pad+0x110>
     ef6:	2901      	cmp	r1, #1
     ef8:	d006      	beq.n	f08 <_sercom_get_default_pad+0x80>
     efa:	2900      	cmp	r1, #0
     efc:	d045      	beq.n	f8a <_sercom_get_default_pad+0x102>
     efe:	2902      	cmp	r1, #2
     f00:	d006      	beq.n	f10 <_sercom_get_default_pad+0x88>
     f02:	2903      	cmp	r1, #3
     f04:	d006      	beq.n	f14 <_sercom_get_default_pad+0x8c>
     f06:	e001      	b.n	f0c <_sercom_get_default_pad+0x84>
     f08:	4830      	ldr	r0, [pc, #192]	; (fcc <_sercom_get_default_pad+0x144>)
     f0a:	e045      	b.n	f98 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     f0c:	2000      	movs	r0, #0
     f0e:	e043      	b.n	f98 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     f10:	482f      	ldr	r0, [pc, #188]	; (fd0 <_sercom_get_default_pad+0x148>)
     f12:	e041      	b.n	f98 <_sercom_get_default_pad+0x110>
     f14:	482f      	ldr	r0, [pc, #188]	; (fd4 <_sercom_get_default_pad+0x14c>)
     f16:	e03f      	b.n	f98 <_sercom_get_default_pad+0x110>
     f18:	2901      	cmp	r1, #1
     f1a:	d006      	beq.n	f2a <_sercom_get_default_pad+0xa2>
     f1c:	2900      	cmp	r1, #0
     f1e:	d036      	beq.n	f8e <_sercom_get_default_pad+0x106>
     f20:	2902      	cmp	r1, #2
     f22:	d006      	beq.n	f32 <_sercom_get_default_pad+0xaa>
     f24:	2903      	cmp	r1, #3
     f26:	d006      	beq.n	f36 <_sercom_get_default_pad+0xae>
     f28:	e001      	b.n	f2e <_sercom_get_default_pad+0xa6>
     f2a:	482b      	ldr	r0, [pc, #172]	; (fd8 <_sercom_get_default_pad+0x150>)
     f2c:	e034      	b.n	f98 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     f2e:	2000      	movs	r0, #0
     f30:	e032      	b.n	f98 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     f32:	482a      	ldr	r0, [pc, #168]	; (fdc <_sercom_get_default_pad+0x154>)
     f34:	e030      	b.n	f98 <_sercom_get_default_pad+0x110>
     f36:	482a      	ldr	r0, [pc, #168]	; (fe0 <_sercom_get_default_pad+0x158>)
     f38:	e02e      	b.n	f98 <_sercom_get_default_pad+0x110>
     f3a:	2901      	cmp	r1, #1
     f3c:	d006      	beq.n	f4c <_sercom_get_default_pad+0xc4>
     f3e:	2900      	cmp	r1, #0
     f40:	d027      	beq.n	f92 <_sercom_get_default_pad+0x10a>
     f42:	2902      	cmp	r1, #2
     f44:	d006      	beq.n	f54 <_sercom_get_default_pad+0xcc>
     f46:	2903      	cmp	r1, #3
     f48:	d006      	beq.n	f58 <_sercom_get_default_pad+0xd0>
     f4a:	e001      	b.n	f50 <_sercom_get_default_pad+0xc8>
     f4c:	4825      	ldr	r0, [pc, #148]	; (fe4 <_sercom_get_default_pad+0x15c>)
     f4e:	e023      	b.n	f98 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     f50:	2000      	movs	r0, #0
     f52:	e021      	b.n	f98 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     f54:	4824      	ldr	r0, [pc, #144]	; (fe8 <_sercom_get_default_pad+0x160>)
     f56:	e01f      	b.n	f98 <_sercom_get_default_pad+0x110>
     f58:	4824      	ldr	r0, [pc, #144]	; (fec <_sercom_get_default_pad+0x164>)
     f5a:	e01d      	b.n	f98 <_sercom_get_default_pad+0x110>
     f5c:	2901      	cmp	r1, #1
     f5e:	d006      	beq.n	f6e <_sercom_get_default_pad+0xe6>
     f60:	2900      	cmp	r1, #0
     f62:	d018      	beq.n	f96 <_sercom_get_default_pad+0x10e>
     f64:	2902      	cmp	r1, #2
     f66:	d006      	beq.n	f76 <_sercom_get_default_pad+0xee>
     f68:	2903      	cmp	r1, #3
     f6a:	d006      	beq.n	f7a <_sercom_get_default_pad+0xf2>
     f6c:	e001      	b.n	f72 <_sercom_get_default_pad+0xea>
     f6e:	4820      	ldr	r0, [pc, #128]	; (ff0 <_sercom_get_default_pad+0x168>)
     f70:	e012      	b.n	f98 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     f72:	2000      	movs	r0, #0
     f74:	e010      	b.n	f98 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     f76:	481f      	ldr	r0, [pc, #124]	; (ff4 <_sercom_get_default_pad+0x16c>)
     f78:	e00e      	b.n	f98 <_sercom_get_default_pad+0x110>
     f7a:	481f      	ldr	r0, [pc, #124]	; (ff8 <_sercom_get_default_pad+0x170>)
     f7c:	e00c      	b.n	f98 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     f7e:	2000      	movs	r0, #0
     f80:	e00a      	b.n	f98 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     f82:	481e      	ldr	r0, [pc, #120]	; (ffc <_sercom_get_default_pad+0x174>)
     f84:	e008      	b.n	f98 <_sercom_get_default_pad+0x110>
     f86:	2003      	movs	r0, #3
     f88:	e006      	b.n	f98 <_sercom_get_default_pad+0x110>
     f8a:	481d      	ldr	r0, [pc, #116]	; (1000 <_sercom_get_default_pad+0x178>)
     f8c:	e004      	b.n	f98 <_sercom_get_default_pad+0x110>
     f8e:	481d      	ldr	r0, [pc, #116]	; (1004 <_sercom_get_default_pad+0x17c>)
     f90:	e002      	b.n	f98 <_sercom_get_default_pad+0x110>
     f92:	481d      	ldr	r0, [pc, #116]	; (1008 <_sercom_get_default_pad+0x180>)
     f94:	e000      	b.n	f98 <_sercom_get_default_pad+0x110>
     f96:	481d      	ldr	r0, [pc, #116]	; (100c <_sercom_get_default_pad+0x184>)
	}

	Assert(false);
	return 0;
}
     f98:	4770      	bx	lr
     f9a:	46c0      	nop			; (mov r8, r8)
     f9c:	42001000 	.word	0x42001000
     fa0:	42000800 	.word	0x42000800
     fa4:	42000c00 	.word	0x42000c00
     fa8:	42001800 	.word	0x42001800
     fac:	42001c00 	.word	0x42001c00
     fb0:	42001400 	.word	0x42001400
     fb4:	00050003 	.word	0x00050003
     fb8:	00060003 	.word	0x00060003
     fbc:	00070003 	.word	0x00070003
     fc0:	00010003 	.word	0x00010003
     fc4:	001e0003 	.word	0x001e0003
     fc8:	001f0003 	.word	0x001f0003
     fcc:	000d0002 	.word	0x000d0002
     fd0:	000e0002 	.word	0x000e0002
     fd4:	000f0002 	.word	0x000f0002
     fd8:	00110003 	.word	0x00110003
     fdc:	00120003 	.word	0x00120003
     fe0:	00130003 	.word	0x00130003
     fe4:	003f0005 	.word	0x003f0005
     fe8:	003e0005 	.word	0x003e0005
     fec:	00520005 	.word	0x00520005
     ff0:	00170003 	.word	0x00170003
     ff4:	00180003 	.word	0x00180003
     ff8:	00190003 	.word	0x00190003
     ffc:	00040003 	.word	0x00040003
    1000:	000c0002 	.word	0x000c0002
    1004:	00100003 	.word	0x00100003
    1008:	00530005 	.word	0x00530005
    100c:	00160003 	.word	0x00160003

00001010 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    1010:	b530      	push	{r4, r5, lr}
    1012:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    1014:	4b0c      	ldr	r3, [pc, #48]	; (1048 <_sercom_get_sercom_inst_index+0x38>)
    1016:	466a      	mov	r2, sp
    1018:	cb32      	ldmia	r3!, {r1, r4, r5}
    101a:	c232      	stmia	r2!, {r1, r4, r5}
    101c:	cb32      	ldmia	r3!, {r1, r4, r5}
    101e:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1020:	9b00      	ldr	r3, [sp, #0]
    1022:	4283      	cmp	r3, r0
    1024:	d006      	beq.n	1034 <_sercom_get_sercom_inst_index+0x24>
    1026:	2301      	movs	r3, #1
    1028:	009a      	lsls	r2, r3, #2
    102a:	4669      	mov	r1, sp
    102c:	5852      	ldr	r2, [r2, r1]
    102e:	4282      	cmp	r2, r0
    1030:	d103      	bne.n	103a <_sercom_get_sercom_inst_index+0x2a>
    1032:	e000      	b.n	1036 <_sercom_get_sercom_inst_index+0x26>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1034:	2300      	movs	r3, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    1036:	b2d8      	uxtb	r0, r3
    1038:	e003      	b.n	1042 <_sercom_get_sercom_inst_index+0x32>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    103a:	3301      	adds	r3, #1
    103c:	2b06      	cmp	r3, #6
    103e:	d1f3      	bne.n	1028 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    1040:	2000      	movs	r0, #0
}
    1042:	b007      	add	sp, #28
    1044:	bd30      	pop	{r4, r5, pc}
    1046:	46c0      	nop			; (mov r8, r8)
    1048:	0000a5bc 	.word	0x0000a5bc

0000104c <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    104c:	4770      	bx	lr
    104e:	46c0      	nop			; (mov r8, r8)

00001050 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    1050:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    1052:	4b0a      	ldr	r3, [pc, #40]	; (107c <_sercom_set_handler+0x2c>)
    1054:	781b      	ldrb	r3, [r3, #0]
    1056:	2b00      	cmp	r3, #0
    1058:	d10c      	bne.n	1074 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    105a:	4f09      	ldr	r7, [pc, #36]	; (1080 <_sercom_set_handler+0x30>)
    105c:	4e09      	ldr	r6, [pc, #36]	; (1084 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    105e:	4d0a      	ldr	r5, [pc, #40]	; (1088 <_sercom_set_handler+0x38>)
    1060:	2400      	movs	r4, #0
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1062:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    1064:	195a      	adds	r2, r3, r5
    1066:	6014      	str	r4, [r2, #0]
    1068:	3304      	adds	r3, #4
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    106a:	2b18      	cmp	r3, #24
    106c:	d1f9      	bne.n	1062 <_sercom_set_handler+0x12>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
			_sercom_instances[i] = NULL;
		}

		_handler_table_initialized = true;
    106e:	2201      	movs	r2, #1
    1070:	4b02      	ldr	r3, [pc, #8]	; (107c <_sercom_set_handler+0x2c>)
    1072:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    1074:	0080      	lsls	r0, r0, #2
    1076:	4b02      	ldr	r3, [pc, #8]	; (1080 <_sercom_set_handler+0x30>)
    1078:	50c1      	str	r1, [r0, r3]
}
    107a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    107c:	200000da 	.word	0x200000da
    1080:	200000dc 	.word	0x200000dc
    1084:	0000104d 	.word	0x0000104d
    1088:	20002108 	.word	0x20002108

0000108c <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    108c:	b510      	push	{r4, lr}
    108e:	b082      	sub	sp, #8
    1090:	0004      	movs	r4, r0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    1092:	2206      	movs	r2, #6
    1094:	4905      	ldr	r1, [pc, #20]	; (10ac <_sercom_get_interrupt_vector+0x20>)
    1096:	4668      	mov	r0, sp
    1098:	4b05      	ldr	r3, [pc, #20]	; (10b0 <_sercom_get_interrupt_vector+0x24>)
    109a:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    109c:	0020      	movs	r0, r4
    109e:	4b05      	ldr	r3, [pc, #20]	; (10b4 <_sercom_get_interrupt_vector+0x28>)
    10a0:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    10a2:	466b      	mov	r3, sp
    10a4:	5618      	ldrsb	r0, [r3, r0]
}
    10a6:	b002      	add	sp, #8
    10a8:	bd10      	pop	{r4, pc}
    10aa:	46c0      	nop			; (mov r8, r8)
    10ac:	0000a5d4 	.word	0x0000a5d4
    10b0:	00004fc1 	.word	0x00004fc1
    10b4:	00001011 	.word	0x00001011

000010b8 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    10b8:	b510      	push	{r4, lr}
    10ba:	4b02      	ldr	r3, [pc, #8]	; (10c4 <SERCOM0_Handler+0xc>)
    10bc:	681b      	ldr	r3, [r3, #0]
    10be:	2000      	movs	r0, #0
    10c0:	4798      	blx	r3
    10c2:	bd10      	pop	{r4, pc}
    10c4:	200000dc 	.word	0x200000dc

000010c8 <SERCOM1_Handler>:
    10c8:	b510      	push	{r4, lr}
    10ca:	4b02      	ldr	r3, [pc, #8]	; (10d4 <SERCOM1_Handler+0xc>)
    10cc:	685b      	ldr	r3, [r3, #4]
    10ce:	2001      	movs	r0, #1
    10d0:	4798      	blx	r3
    10d2:	bd10      	pop	{r4, pc}
    10d4:	200000dc 	.word	0x200000dc

000010d8 <SERCOM2_Handler>:
    10d8:	b510      	push	{r4, lr}
    10da:	4b02      	ldr	r3, [pc, #8]	; (10e4 <SERCOM2_Handler+0xc>)
    10dc:	689b      	ldr	r3, [r3, #8]
    10de:	2002      	movs	r0, #2
    10e0:	4798      	blx	r3
    10e2:	bd10      	pop	{r4, pc}
    10e4:	200000dc 	.word	0x200000dc

000010e8 <SERCOM3_Handler>:
    10e8:	b510      	push	{r4, lr}
    10ea:	4b02      	ldr	r3, [pc, #8]	; (10f4 <SERCOM3_Handler+0xc>)
    10ec:	68db      	ldr	r3, [r3, #12]
    10ee:	2003      	movs	r0, #3
    10f0:	4798      	blx	r3
    10f2:	bd10      	pop	{r4, pc}
    10f4:	200000dc 	.word	0x200000dc

000010f8 <SERCOM4_Handler>:
    10f8:	b510      	push	{r4, lr}
    10fa:	4b02      	ldr	r3, [pc, #8]	; (1104 <SERCOM4_Handler+0xc>)
    10fc:	691b      	ldr	r3, [r3, #16]
    10fe:	2004      	movs	r0, #4
    1100:	4798      	blx	r3
    1102:	bd10      	pop	{r4, pc}
    1104:	200000dc 	.word	0x200000dc

00001108 <SERCOM5_Handler>:
    1108:	b510      	push	{r4, lr}
    110a:	4b02      	ldr	r3, [pc, #8]	; (1114 <SERCOM5_Handler+0xc>)
    110c:	695b      	ldr	r3, [r3, #20]
    110e:	2005      	movs	r0, #5
    1110:	4798      	blx	r3
    1112:	bd10      	pop	{r4, pc}
    1114:	200000dc 	.word	0x200000dc

00001118 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    1118:	b5f0      	push	{r4, r5, r6, r7, lr}
    111a:	4657      	mov	r7, sl
    111c:	464e      	mov	r6, r9
    111e:	4645      	mov	r5, r8
    1120:	b4e0      	push	{r5, r6, r7}
    1122:	b08a      	sub	sp, #40	; 0x28
    1124:	0005      	movs	r5, r0
    1126:	000e      	movs	r6, r1
    1128:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    112a:	6029      	str	r1, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    112c:	680b      	ldr	r3, [r1, #0]
    112e:	079b      	lsls	r3, r3, #30
    1130:	d400      	bmi.n	1134 <spi_init+0x1c>
    1132:	e08c      	b.n	124e <spi_init+0x136>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
	Sercom *const hw = module->hw;

	uint32_t pad_pinmuxes[] = {
    1134:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1136:	9305      	str	r3, [sp, #20]
    1138:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    113a:	9306      	str	r3, [sp, #24]
    113c:	6b13      	ldr	r3, [r2, #48]	; 0x30
    113e:	9307      	str	r3, [sp, #28]
    1140:	6b53      	ldr	r3, [r2, #52]	; 0x34
    1142:	9308      	str	r3, [sp, #32]
    1144:	2700      	movs	r7, #0
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
    1146:	231f      	movs	r3, #31
    1148:	4699      	mov	r9, r3
    114a:	b2f9      	uxtb	r1, r7
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    114c:	00bb      	lsls	r3, r7, #2
    114e:	aa05      	add	r2, sp, #20
    1150:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    1152:	2800      	cmp	r0, #0
    1154:	d102      	bne.n	115c <spi_init+0x44>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    1156:	0030      	movs	r0, r6
    1158:	4b8f      	ldr	r3, [pc, #572]	; (1398 <spi_init+0x280>)
    115a:	4798      	blx	r3
		}

		if (current_pinmux == PINMUX_UNUSED) {
    115c:	1c43      	adds	r3, r0, #1
    115e:	d029      	beq.n	11b4 <spi_init+0x9c>
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
    1160:	0402      	lsls	r2, r0, #16
    1162:	0c13      	lsrs	r3, r2, #16
    1164:	4698      	mov	r8, r3
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
    1166:	0c00      	lsrs	r0, r0, #16
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1168:	b2c1      	uxtb	r1, r0
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    116a:	2300      	movs	r3, #0
    116c:	469c      	mov	ip, r3
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    116e:	0603      	lsls	r3, r0, #24
    1170:	d404      	bmi.n	117c <spi_init+0x64>
		return &(ports[port_index]->Group[group_index]);
    1172:	094b      	lsrs	r3, r1, #5
    1174:	01db      	lsls	r3, r3, #7
    1176:	4a89      	ldr	r2, [pc, #548]	; (139c <spi_init+0x284>)
    1178:	4694      	mov	ip, r2
    117a:	449c      	add	ip, r3
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
    117c:	464b      	mov	r3, r9
    117e:	400b      	ands	r3, r1

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    1180:	4660      	mov	r0, ip
    1182:	18c0      	adds	r0, r0, r3
    1184:	3040      	adds	r0, #64	; 0x40
    1186:	7800      	ldrb	r0, [r0, #0]
    1188:	4682      	mov	sl, r0
		return SYSTEM_PINMUX_GPIO;
    118a:	2080      	movs	r0, #128	; 0x80
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    118c:	4652      	mov	r2, sl
    118e:	07d2      	lsls	r2, r2, #31
    1190:	d50a      	bpl.n	11a8 <spi_init+0x90>
		return SYSTEM_PINMUX_GPIO;
	}

	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
    1192:	085b      	lsrs	r3, r3, #1
    1194:	4463      	add	r3, ip
    1196:	3330      	adds	r3, #48	; 0x30
    1198:	7818      	ldrb	r0, [r3, #0]
    119a:	b2c0      	uxtb	r0, r0

	if (pin_index & 1) {
    119c:	07cb      	lsls	r3, r1, #31
    119e:	d501      	bpl.n	11a4 <spi_init+0x8c>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
    11a0:	0900      	lsrs	r0, r0, #4
    11a2:	e001      	b.n	11a8 <spi_init+0x90>
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
    11a4:	230f      	movs	r3, #15
    11a6:	4018      	ands	r0, r3

		if (current_pinmux == PINMUX_UNUSED) {
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
    11a8:	4580      	cmp	r8, r0
    11aa:	d003      	beq.n	11b4 <spi_init+0x9c>
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
			module->hw = NULL;
    11ac:	2300      	movs	r3, #0
    11ae:	602b      	str	r3, [r5, #0]
			return STATUS_ERR_DENIED;
    11b0:	201c      	movs	r0, #28
    11b2:	e0ea      	b.n	138a <spi_init+0x272>
    11b4:	3701      	adds	r7, #1
		config->pinmux_pad0, config->pinmux_pad1,
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    11b6:	2f04      	cmp	r7, #4
    11b8:	d1c7      	bne.n	114a <spi_init+0x32>
	}

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
    11ba:	2013      	movs	r0, #19
    11bc:	4b78      	ldr	r3, [pc, #480]	; (13a0 <spi_init+0x288>)
    11be:	4798      	blx	r3
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
    11c0:	7822      	ldrb	r2, [r4, #0]
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
#  endif
	/* Value to read CTRLA, CTRLB and ADDR register */
	uint32_t ctrla = 0;
    11c2:	2100      	movs	r1, #0
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
    11c4:	2a01      	cmp	r2, #1
    11c6:	d112      	bne.n	11ee <spi_init+0xd6>
		enum status_code error_code = _sercom_get_sync_baud_val(
    11c8:	aa04      	add	r2, sp, #16
    11ca:	0001      	movs	r1, r0
    11cc:	69a0      	ldr	r0, [r4, #24]
    11ce:	4b75      	ldr	r3, [pc, #468]	; (13a4 <spi_init+0x28c>)
    11d0:	4798      	blx	r3
    11d2:	0003      	movs	r3, r0
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    11d4:	2017      	movs	r0, #23
	if (config->mode == SPI_MODE_MASTER) {
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
    11d6:	2b00      	cmp	r3, #0
    11d8:	d000      	beq.n	11dc <spi_init+0xc4>
    11da:	e0d6      	b.n	138a <spi_init+0x272>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    11dc:	7b33      	ldrb	r3, [r6, #12]
    11de:	b2db      	uxtb	r3, r3
    11e0:	aa04      	add	r2, sp, #16
    11e2:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
    11e4:	3005      	adds	r0, #5
		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    11e6:	429a      	cmp	r2, r3
    11e8:	d000      	beq.n	11ec <spi_init+0xd4>
    11ea:	e0ce      	b.n	138a <spi_init+0x272>
			return STATUS_ERR_DENIED;
		}

		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
    11ec:	210c      	movs	r1, #12

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    11ee:	6863      	ldr	r3, [r4, #4]
    11f0:	68a2      	ldr	r2, [r4, #8]
    11f2:	4313      	orrs	r3, r2
    11f4:	68e2      	ldr	r2, [r4, #12]
    11f6:	4313      	orrs	r3, r2
    11f8:	430b      	orrs	r3, r1

	/* Set SPI character size */
	ctrlb |= config->character_size;
    11fa:	7c21      	ldrb	r1, [r4, #16]

	if (config->run_in_standby) {
    11fc:	7c62      	ldrb	r2, [r4, #17]
    11fe:	2a00      	cmp	r2, #0
    1200:	d001      	beq.n	1206 <spi_init+0xee>
		/* Enable in sleep mode */
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    1202:	2280      	movs	r2, #128	; 0x80
    1204:	4313      	orrs	r3, r2
	}

	if (config->receiver_enable) {
    1206:	7ca2      	ldrb	r2, [r4, #18]
    1208:	2a00      	cmp	r2, #0
    120a:	d002      	beq.n	1212 <spi_init+0xfa>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    120c:	2280      	movs	r2, #128	; 0x80
    120e:	0292      	lsls	r2, r2, #10
    1210:	4311      	orrs	r1, r2
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    1212:	7ce2      	ldrb	r2, [r4, #19]
    1214:	2a00      	cmp	r2, #0
    1216:	d002      	beq.n	121e <spi_init+0x106>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    1218:	2280      	movs	r2, #128	; 0x80
    121a:	0092      	lsls	r2, r2, #2
    121c:	4311      	orrs	r1, r2
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    121e:	7d22      	ldrb	r2, [r4, #20]
    1220:	2a00      	cmp	r2, #0
    1222:	d002      	beq.n	122a <spi_init+0x112>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    1224:	2280      	movs	r2, #128	; 0x80
    1226:	0192      	lsls	r2, r2, #6
    1228:	4311      	orrs	r1, r2
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
    122a:	6830      	ldr	r0, [r6, #0]
    122c:	2202      	movs	r2, #2
    122e:	4313      	orrs	r3, r2
    1230:	4283      	cmp	r3, r0
    1232:	d108      	bne.n	1246 <spi_init+0x12e>
			spi_module->CTRLB.reg == ctrlb) {
    1234:	6873      	ldr	r3, [r6, #4]
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
    1236:	428b      	cmp	r3, r1
    1238:	d105      	bne.n	1246 <spi_init+0x12e>
			spi_module->CTRLB.reg == ctrlb) {
		module->mode           = config->mode;
    123a:	7823      	ldrb	r3, [r4, #0]
    123c:	716b      	strb	r3, [r5, #5]
		module->character_size = config->character_size;
    123e:	7c23      	ldrb	r3, [r4, #16]
    1240:	71ab      	strb	r3, [r5, #6]
		return STATUS_OK;
    1242:	2000      	movs	r0, #0
    1244:	e0a1      	b.n	138a <spi_init+0x272>
	}

	/* Not same config, wipe module pointer and return */
	module->hw = NULL;
    1246:	2300      	movs	r3, #0
    1248:	602b      	str	r3, [r5, #0]

	return STATUS_ERR_DENIED;
    124a:	201c      	movs	r0, #28
    124c:	e09d      	b.n	138a <spi_init+0x272>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    124e:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    1250:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    1252:	07db      	lsls	r3, r3, #31
    1254:	d500      	bpl.n	1258 <spi_init+0x140>
    1256:	e098      	b.n	138a <spi_init+0x272>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1258:	0008      	movs	r0, r1
    125a:	4b53      	ldr	r3, [pc, #332]	; (13a8 <spi_init+0x290>)
    125c:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    125e:	4953      	ldr	r1, [pc, #332]	; (13ac <spi_init+0x294>)
    1260:	6a0a      	ldr	r2, [r1, #32]
    1262:	1c87      	adds	r7, r0, #2
    1264:	2301      	movs	r3, #1
    1266:	40bb      	lsls	r3, r7
    1268:	4313      	orrs	r3, r2
    126a:	620b      	str	r3, [r1, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    126c:	a909      	add	r1, sp, #36	; 0x24
    126e:	2724      	movs	r7, #36	; 0x24
    1270:	5de3      	ldrb	r3, [r4, r7]
    1272:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    1274:	3014      	adds	r0, #20
    1276:	b2c3      	uxtb	r3, r0
    1278:	9301      	str	r3, [sp, #4]
    127a:	0018      	movs	r0, r3
    127c:	4b4c      	ldr	r3, [pc, #304]	; (13b0 <spi_init+0x298>)
    127e:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    1280:	9801      	ldr	r0, [sp, #4]
    1282:	4b4c      	ldr	r3, [pc, #304]	; (13b4 <spi_init+0x29c>)
    1284:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    1286:	5de0      	ldrb	r0, [r4, r7]
    1288:	2100      	movs	r1, #0
    128a:	4b4b      	ldr	r3, [pc, #300]	; (13b8 <spi_init+0x2a0>)
    128c:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
    128e:	7823      	ldrb	r3, [r4, #0]
    1290:	2b01      	cmp	r3, #1
    1292:	d103      	bne.n	129c <spi_init+0x184>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    1294:	6832      	ldr	r2, [r6, #0]
    1296:	330b      	adds	r3, #11
    1298:	4313      	orrs	r3, r2
    129a:	6033      	str	r3, [r6, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    129c:	682e      	ldr	r6, [r5, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    129e:	ab04      	add	r3, sp, #16
    12a0:	2280      	movs	r2, #128	; 0x80
    12a2:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    12a4:	2200      	movs	r2, #0
    12a6:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    12a8:	2101      	movs	r1, #1
    12aa:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
    12ac:	70da      	strb	r2, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
    12ae:	7823      	ldrb	r3, [r4, #0]
    12b0:	2b00      	cmp	r3, #0
    12b2:	d101      	bne.n	12b8 <spi_init+0x1a0>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    12b4:	ab04      	add	r3, sp, #16
    12b6:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
    12b8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    12ba:	9305      	str	r3, [sp, #20]
    12bc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    12be:	9306      	str	r3, [sp, #24]
    12c0:	6b23      	ldr	r3, [r4, #48]	; 0x30
    12c2:	9307      	str	r3, [sp, #28]
    12c4:	6b63      	ldr	r3, [r4, #52]	; 0x34
    12c6:	9308      	str	r3, [sp, #32]
    12c8:	2700      	movs	r7, #0
    12ca:	b2f9      	uxtb	r1, r7
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    12cc:	00bb      	lsls	r3, r7, #2
    12ce:	aa05      	add	r2, sp, #20
    12d0:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    12d2:	2800      	cmp	r0, #0
    12d4:	d102      	bne.n	12dc <spi_init+0x1c4>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    12d6:	0030      	movs	r0, r6
    12d8:	4b2f      	ldr	r3, [pc, #188]	; (1398 <spi_init+0x280>)
    12da:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
    12dc:	1c43      	adds	r3, r0, #1
    12de:	d006      	beq.n	12ee <spi_init+0x1d6>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    12e0:	ab02      	add	r3, sp, #8
    12e2:	7218      	strb	r0, [r3, #8]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    12e4:	0c00      	lsrs	r0, r0, #16
    12e6:	b2c0      	uxtb	r0, r0
    12e8:	a904      	add	r1, sp, #16
    12ea:	4b34      	ldr	r3, [pc, #208]	; (13bc <spi_init+0x2a4>)
    12ec:	4798      	blx	r3
    12ee:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    12f0:	2f04      	cmp	r7, #4
    12f2:	d1ea      	bne.n	12ca <spi_init+0x1b2>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
    12f4:	7823      	ldrb	r3, [r4, #0]
    12f6:	716b      	strb	r3, [r5, #5]
	module->character_size   = config->character_size;
    12f8:	7c23      	ldrb	r3, [r4, #16]
    12fa:	71ab      	strb	r3, [r5, #6]
	module->receiver_enabled = config->receiver_enable;
    12fc:	7ca3      	ldrb	r3, [r4, #18]
    12fe:	71eb      	strb	r3, [r5, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
    1300:	7d23      	ldrb	r3, [r4, #20]
    1302:	722b      	strb	r3, [r5, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
    1304:	2200      	movs	r2, #0
    1306:	ab02      	add	r3, sp, #8
    1308:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
    130a:	7823      	ldrb	r3, [r4, #0]
    130c:	2b01      	cmp	r3, #1
    130e:	d114      	bne.n	133a <spi_init+0x222>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1310:	6828      	ldr	r0, [r5, #0]
    1312:	4b25      	ldr	r3, [pc, #148]	; (13a8 <spi_init+0x290>)
    1314:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    1316:	3014      	adds	r0, #20
    1318:	b2c0      	uxtb	r0, r0
    131a:	4b21      	ldr	r3, [pc, #132]	; (13a0 <spi_init+0x288>)
    131c:	4798      	blx	r3
    131e:	0001      	movs	r1, r0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
    1320:	ab02      	add	r3, sp, #8
    1322:	1d9a      	adds	r2, r3, #6
    1324:	69a0      	ldr	r0, [r4, #24]
    1326:	4b1f      	ldr	r3, [pc, #124]	; (13a4 <spi_init+0x28c>)
    1328:	4798      	blx	r3
    132a:	0003      	movs	r3, r0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    132c:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
    132e:	2b00      	cmp	r3, #0
    1330:	d12b      	bne.n	138a <spi_init+0x272>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
    1332:	ab02      	add	r3, sp, #8
    1334:	3306      	adds	r3, #6
    1336:	781b      	ldrb	r3, [r3, #0]
    1338:	7333      	strb	r3, [r6, #12]
# endif
	/* Set data order */
	ctrla |= config->data_order;

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
    133a:	6863      	ldr	r3, [r4, #4]
    133c:	68a2      	ldr	r2, [r4, #8]
    133e:	4313      	orrs	r3, r2

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    1340:	68e2      	ldr	r2, [r4, #12]
    1342:	4313      	orrs	r3, r2

	/* Set SPI character size */
	ctrlb |= config->character_size;
    1344:	7c22      	ldrb	r2, [r4, #16]

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    1346:	7c61      	ldrb	r1, [r4, #17]
    1348:	2900      	cmp	r1, #0
    134a:	d103      	bne.n	1354 <spi_init+0x23c>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    134c:	491c      	ldr	r1, [pc, #112]	; (13c0 <spi_init+0x2a8>)
    134e:	7889      	ldrb	r1, [r1, #2]
    1350:	0789      	lsls	r1, r1, #30
    1352:	d501      	bpl.n	1358 <spi_init+0x240>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    1354:	2180      	movs	r1, #128	; 0x80
    1356:	430b      	orrs	r3, r1
	}

	if (config->receiver_enable) {
    1358:	7ca1      	ldrb	r1, [r4, #18]
    135a:	2900      	cmp	r1, #0
    135c:	d002      	beq.n	1364 <spi_init+0x24c>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    135e:	2180      	movs	r1, #128	; 0x80
    1360:	0289      	lsls	r1, r1, #10
    1362:	430a      	orrs	r2, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    1364:	7ce1      	ldrb	r1, [r4, #19]
    1366:	2900      	cmp	r1, #0
    1368:	d002      	beq.n	1370 <spi_init+0x258>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    136a:	2180      	movs	r1, #128	; 0x80
    136c:	0089      	lsls	r1, r1, #2
    136e:	430a      	orrs	r2, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    1370:	7d21      	ldrb	r1, [r4, #20]
    1372:	2900      	cmp	r1, #0
    1374:	d002      	beq.n	137c <spi_init+0x264>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    1376:	2180      	movs	r1, #128	; 0x80
    1378:	0189      	lsls	r1, r1, #6
    137a:	430a      	orrs	r2, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
    137c:	6831      	ldr	r1, [r6, #0]
    137e:	430b      	orrs	r3, r1
    1380:	6033      	str	r3, [r6, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
    1382:	6873      	ldr	r3, [r6, #4]
    1384:	4313      	orrs	r3, r2
    1386:	6073      	str	r3, [r6, #4]

	return STATUS_OK;
    1388:	2000      	movs	r0, #0
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    138a:	b00a      	add	sp, #40	; 0x28
    138c:	bc1c      	pop	{r2, r3, r4}
    138e:	4690      	mov	r8, r2
    1390:	4699      	mov	r9, r3
    1392:	46a2      	mov	sl, r4
    1394:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1396:	46c0      	nop			; (mov r8, r8)
    1398:	00000e89 	.word	0x00000e89
    139c:	41004400 	.word	0x41004400
    13a0:	00002295 	.word	0x00002295
    13a4:	00000c4d 	.word	0x00000c4d
    13a8:	00001011 	.word	0x00001011
    13ac:	40000400 	.word	0x40000400
    13b0:	00002279 	.word	0x00002279
    13b4:	000021ed 	.word	0x000021ed
    13b8:	00000e3d 	.word	0x00000e3d
    13bc:	00002371 	.word	0x00002371
    13c0:	41002000 	.word	0x41002000

000013c4 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    13c4:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    13c6:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    13c8:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    13ca:	2c01      	cmp	r4, #1
    13cc:	d16e      	bne.n	14ac <spi_select_slave+0xe8>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    13ce:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    13d0:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    13d2:	2c00      	cmp	r4, #0
    13d4:	d16a      	bne.n	14ac <spi_select_slave+0xe8>
#  endif
	{
		if (select) {
    13d6:	2a00      	cmp	r2, #0
    13d8:	d058      	beq.n	148c <spi_select_slave+0xc8>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
    13da:	784b      	ldrb	r3, [r1, #1]
    13dc:	2b00      	cmp	r3, #0
    13de:	d044      	beq.n	146a <spi_select_slave+0xa6>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    13e0:	6803      	ldr	r3, [r0, #0]
    13e2:	7e1b      	ldrb	r3, [r3, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
    13e4:	07db      	lsls	r3, r3, #31
    13e6:	d410      	bmi.n	140a <spi_select_slave+0x46>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
    13e8:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    13ea:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    13ec:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    13ee:	2900      	cmp	r1, #0
    13f0:	d104      	bne.n	13fc <spi_select_slave+0x38>
		return &(ports[port_index]->Group[group_index]);
    13f2:	095a      	lsrs	r2, r3, #5
    13f4:	01d2      	lsls	r2, r2, #7
    13f6:	492e      	ldr	r1, [pc, #184]	; (14b0 <spi_select_slave+0xec>)
    13f8:	468c      	mov	ip, r1
    13fa:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    13fc:	211f      	movs	r1, #31
    13fe:	400b      	ands	r3, r1
    1400:	391e      	subs	r1, #30
    1402:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1404:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
    1406:	2305      	movs	r3, #5
    1408:	e050      	b.n	14ac <spi_select_slave+0xe8>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    140a:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    140c:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    140e:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1410:	2c00      	cmp	r4, #0
    1412:	d104      	bne.n	141e <spi_select_slave+0x5a>
		return &(ports[port_index]->Group[group_index]);
    1414:	095a      	lsrs	r2, r3, #5
    1416:	01d2      	lsls	r2, r2, #7
    1418:	4c25      	ldr	r4, [pc, #148]	; (14b0 <spi_select_slave+0xec>)
    141a:	46a4      	mov	ip, r4
    141c:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    141e:	241f      	movs	r4, #31
    1420:	4023      	ands	r3, r4
    1422:	3c1e      	subs	r4, #30
    1424:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1426:	6154      	str	r4, [r2, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1428:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    142a:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    142c:	07d2      	lsls	r2, r2, #31
    142e:	d501      	bpl.n	1434 <spi_select_slave+0x70>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    1430:	788a      	ldrb	r2, [r1, #2]
    1432:	629a      	str	r2, [r3, #40]	; 0x28

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    1434:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    1436:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    1438:	2a00      	cmp	r2, #0
    143a:	d137      	bne.n	14ac <spi_select_slave+0xe8>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    143c:	6802      	ldr	r2, [r0, #0]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
    143e:	2104      	movs	r1, #4

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1440:	7e13      	ldrb	r3, [r2, #24]
    1442:	420b      	tst	r3, r1
    1444:	d0fc      	beq.n	1440 <spi_select_slave+0x7c>
    1446:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    1448:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    144a:	0749      	lsls	r1, r1, #29
    144c:	d52e      	bpl.n	14ac <spi_select_slave+0xe8>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    144e:	8b53      	ldrh	r3, [r2, #26]
    1450:	075b      	lsls	r3, r3, #29
    1452:	d501      	bpl.n	1458 <spi_select_slave+0x94>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    1454:	2304      	movs	r3, #4
    1456:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1458:	7983      	ldrb	r3, [r0, #6]
    145a:	2b01      	cmp	r3, #1
    145c:	d102      	bne.n	1464 <spi_select_slave+0xa0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    145e:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1460:	2300      	movs	r3, #0
    1462:	e023      	b.n	14ac <spi_select_slave+0xe8>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    1464:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1466:	2300      	movs	r3, #0
    1468:	e020      	b.n	14ac <spi_select_slave+0xe8>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    146a:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    146c:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    146e:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1470:	2900      	cmp	r1, #0
    1472:	d104      	bne.n	147e <spi_select_slave+0xba>
		return &(ports[port_index]->Group[group_index]);
    1474:	095a      	lsrs	r2, r3, #5
    1476:	01d2      	lsls	r2, r2, #7
    1478:	490d      	ldr	r1, [pc, #52]	; (14b0 <spi_select_slave+0xec>)
    147a:	468c      	mov	ip, r1
    147c:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    147e:	211f      	movs	r1, #31
    1480:	400b      	ands	r3, r1
    1482:	391e      	subs	r1, #30
    1484:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1486:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    1488:	2300      	movs	r3, #0
    148a:	e00f      	b.n	14ac <spi_select_slave+0xe8>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
    148c:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    148e:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1490:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1492:	2900      	cmp	r1, #0
    1494:	d104      	bne.n	14a0 <spi_select_slave+0xdc>
		return &(ports[port_index]->Group[group_index]);
    1496:	095a      	lsrs	r2, r3, #5
    1498:	01d2      	lsls	r2, r2, #7
    149a:	4905      	ldr	r1, [pc, #20]	; (14b0 <spi_select_slave+0xec>)
    149c:	468c      	mov	ip, r1
    149e:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    14a0:	211f      	movs	r1, #31
    14a2:	400b      	ands	r3, r1
    14a4:	391e      	subs	r1, #30
    14a6:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    14a8:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
    14aa:	2300      	movs	r3, #0
}
    14ac:	0018      	movs	r0, r3
    14ae:	bd10      	pop	{r4, pc}
    14b0:	41004400 	.word	0x41004400

000014b4 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    14b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    14b6:	465f      	mov	r7, fp
    14b8:	4656      	mov	r6, sl
    14ba:	464d      	mov	r5, r9
    14bc:	4644      	mov	r4, r8
    14be:	b4f0      	push	{r4, r5, r6, r7}
    14c0:	b091      	sub	sp, #68	; 0x44
    14c2:	0005      	movs	r5, r0
    14c4:	000c      	movs	r4, r1
    14c6:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    14c8:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    14ca:	0008      	movs	r0, r1
    14cc:	4bb9      	ldr	r3, [pc, #740]	; (17b4 <usart_init+0x300>)
    14ce:	4798      	blx	r3
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    14d0:	6822      	ldr	r2, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    14d2:	2305      	movs	r3, #5
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    14d4:	07d2      	lsls	r2, r2, #31
    14d6:	d500      	bpl.n	14da <usart_init+0x26>
    14d8:	e164      	b.n	17a4 <usart_init+0x2f0>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    14da:	6822      	ldr	r2, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    14dc:	3317      	adds	r3, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    14de:	0792      	lsls	r2, r2, #30
    14e0:	d500      	bpl.n	14e4 <usart_init+0x30>
    14e2:	e15f      	b.n	17a4 <usart_init+0x2f0>
    14e4:	49b4      	ldr	r1, [pc, #720]	; (17b8 <usart_init+0x304>)
    14e6:	6a0a      	ldr	r2, [r1, #32]
    14e8:	1c87      	adds	r7, r0, #2
    14ea:	3b1b      	subs	r3, #27
    14ec:	40bb      	lsls	r3, r7
    14ee:	4313      	orrs	r3, r2
    14f0:	620b      	str	r3, [r1, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    14f2:	a90f      	add	r1, sp, #60	; 0x3c
    14f4:	272d      	movs	r7, #45	; 0x2d
    14f6:	5df3      	ldrb	r3, [r6, r7]
    14f8:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    14fa:	3014      	adds	r0, #20
    14fc:	b2c3      	uxtb	r3, r0
    14fe:	9302      	str	r3, [sp, #8]
    1500:	0018      	movs	r0, r3
    1502:	4bae      	ldr	r3, [pc, #696]	; (17bc <usart_init+0x308>)
    1504:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    1506:	9802      	ldr	r0, [sp, #8]
    1508:	4bad      	ldr	r3, [pc, #692]	; (17c0 <usart_init+0x30c>)
    150a:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    150c:	5df0      	ldrb	r0, [r6, r7]
    150e:	2100      	movs	r1, #0
    1510:	4bac      	ldr	r3, [pc, #688]	; (17c4 <usart_init+0x310>)
    1512:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    1514:	7af3      	ldrb	r3, [r6, #11]
    1516:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    1518:	2324      	movs	r3, #36	; 0x24
    151a:	5cf3      	ldrb	r3, [r6, r3]
    151c:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    151e:	2325      	movs	r3, #37	; 0x25
    1520:	5cf3      	ldrb	r3, [r6, r3]
    1522:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    1524:	7ef3      	ldrb	r3, [r6, #27]
    1526:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    1528:	7f33      	ldrb	r3, [r6, #28]
    152a:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    152c:	682b      	ldr	r3, [r5, #0]
    152e:	4699      	mov	r9, r3

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1530:	0018      	movs	r0, r3
    1532:	4ba0      	ldr	r3, [pc, #640]	; (17b4 <usart_init+0x300>)
    1534:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1536:	3014      	adds	r0, #20
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    1538:	2200      	movs	r2, #0
    153a:	230e      	movs	r3, #14
    153c:	a906      	add	r1, sp, #24
    153e:	468c      	mov	ip, r1
    1540:	4463      	add	r3, ip
    1542:	801a      	strh	r2, [r3, #0]

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    1544:	8a32      	ldrh	r2, [r6, #16]
    1546:	9202      	str	r2, [sp, #8]
    1548:	2380      	movs	r3, #128	; 0x80
    154a:	01db      	lsls	r3, r3, #7
    154c:	429a      	cmp	r2, r3
    154e:	d01a      	beq.n	1586 <usart_init+0xd2>
    1550:	d804      	bhi.n	155c <usart_init+0xa8>
    1552:	2380      	movs	r3, #128	; 0x80
    1554:	019b      	lsls	r3, r3, #6
    1556:	429a      	cmp	r2, r3
    1558:	d00b      	beq.n	1572 <usart_init+0xbe>
    155a:	e104      	b.n	1766 <usart_init+0x2b2>
    155c:	23c0      	movs	r3, #192	; 0xc0
    155e:	01db      	lsls	r3, r3, #7
    1560:	9a02      	ldr	r2, [sp, #8]
    1562:	429a      	cmp	r2, r3
    1564:	d00a      	beq.n	157c <usart_init+0xc8>
    1566:	2380      	movs	r3, #128	; 0x80
    1568:	021b      	lsls	r3, r3, #8
    156a:	429a      	cmp	r2, r3
    156c:	d100      	bne.n	1570 <usart_init+0xbc>
    156e:	e0ff      	b.n	1770 <usart_init+0x2bc>
    1570:	e0f9      	b.n	1766 <usart_init+0x2b2>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    1572:	2310      	movs	r3, #16
    1574:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    1576:	3b0f      	subs	r3, #15
    1578:	9307      	str	r3, [sp, #28]
    157a:	e0fd      	b.n	1778 <usart_init+0x2c4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    157c:	2308      	movs	r3, #8
    157e:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    1580:	3b07      	subs	r3, #7
    1582:	9307      	str	r3, [sp, #28]
    1584:	e0f8      	b.n	1778 <usart_init+0x2c4>
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    1586:	6833      	ldr	r3, [r6, #0]
    1588:	9304      	str	r3, [sp, #16]
		(uint32_t)config->mux_setting |
    158a:	68f3      	ldr	r3, [r6, #12]
    158c:	469b      	mov	fp, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    158e:	6973      	ldr	r3, [r6, #20]
    1590:	9303      	str	r3, [sp, #12]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1592:	7e33      	ldrb	r3, [r6, #24]
    1594:	4698      	mov	r8, r3
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1596:	2326      	movs	r3, #38	; 0x26
    1598:	5cf3      	ldrb	r3, [r6, r3]
    159a:	9305      	str	r3, [sp, #20]

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    159c:	6873      	ldr	r3, [r6, #4]
    159e:	469a      	mov	sl, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    15a0:	2b00      	cmp	r3, #0
    15a2:	d015      	beq.n	15d0 <usart_init+0x11c>
    15a4:	2380      	movs	r3, #128	; 0x80
    15a6:	055b      	lsls	r3, r3, #21
    15a8:	459a      	cmp	sl, r3
    15aa:	d136      	bne.n	161a <usart_init+0x166>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    15ac:	2327      	movs	r3, #39	; 0x27
    15ae:	5cf3      	ldrb	r3, [r6, r3]
    15b0:	2b00      	cmp	r3, #0
    15b2:	d136      	bne.n	1622 <usart_init+0x16e>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    15b4:	6a33      	ldr	r3, [r6, #32]
    15b6:	001f      	movs	r7, r3
    15b8:	b2c0      	uxtb	r0, r0
    15ba:	4b83      	ldr	r3, [pc, #524]	; (17c8 <usart_init+0x314>)
    15bc:	4798      	blx	r3
    15be:	0001      	movs	r1, r0
    15c0:	220e      	movs	r2, #14
    15c2:	ab06      	add	r3, sp, #24
    15c4:	469c      	mov	ip, r3
    15c6:	4462      	add	r2, ip
    15c8:	0038      	movs	r0, r7
    15ca:	4b80      	ldr	r3, [pc, #512]	; (17cc <usart_init+0x318>)
    15cc:	4798      	blx	r3
    15ce:	e025      	b.n	161c <usart_init+0x168>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    15d0:	2308      	movs	r3, #8
    15d2:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    15d4:	2300      	movs	r3, #0
    15d6:	9307      	str	r3, [sp, #28]
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    15d8:	2327      	movs	r3, #39	; 0x27
    15da:	5cf3      	ldrb	r3, [r6, r3]
    15dc:	2b00      	cmp	r3, #0
    15de:	d00b      	beq.n	15f8 <usart_init+0x144>
				status_code =
    15e0:	9b06      	ldr	r3, [sp, #24]
    15e2:	9300      	str	r3, [sp, #0]
    15e4:	9b07      	ldr	r3, [sp, #28]
    15e6:	220e      	movs	r2, #14
    15e8:	a906      	add	r1, sp, #24
    15ea:	468c      	mov	ip, r1
    15ec:	4462      	add	r2, ip
    15ee:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    15f0:	6a30      	ldr	r0, [r6, #32]
    15f2:	4f77      	ldr	r7, [pc, #476]	; (17d0 <usart_init+0x31c>)
    15f4:	47b8      	blx	r7
    15f6:	e011      	b.n	161c <usart_init+0x168>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    15f8:	6a33      	ldr	r3, [r6, #32]
    15fa:	001f      	movs	r7, r3
    15fc:	b2c0      	uxtb	r0, r0
    15fe:	4b72      	ldr	r3, [pc, #456]	; (17c8 <usart_init+0x314>)
    1600:	4798      	blx	r3
    1602:	0001      	movs	r1, r0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
    1604:	9b06      	ldr	r3, [sp, #24]
    1606:	9300      	str	r3, [sp, #0]
    1608:	9b07      	ldr	r3, [sp, #28]
    160a:	220e      	movs	r2, #14
    160c:	a806      	add	r0, sp, #24
    160e:	4684      	mov	ip, r0
    1610:	4462      	add	r2, ip
    1612:	0038      	movs	r0, r7
    1614:	4f6e      	ldr	r7, [pc, #440]	; (17d0 <usart_init+0x31c>)
    1616:	47b8      	blx	r7
    1618:	e000      	b.n	161c <usart_init+0x168>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
    161a:	2000      	movs	r0, #0
    161c:	1e03      	subs	r3, r0, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    161e:	d000      	beq.n	1622 <usart_init+0x16e>
    1620:	e0c0      	b.n	17a4 <usart_init+0x2f0>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    1622:	7e73      	ldrb	r3, [r6, #25]
    1624:	2b00      	cmp	r3, #0
    1626:	d002      	beq.n	162e <usart_init+0x17a>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    1628:	7eb3      	ldrb	r3, [r6, #26]
    162a:	464a      	mov	r2, r9
    162c:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    162e:	682a      	ldr	r2, [r5, #0]
    1630:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1632:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1634:	2b00      	cmp	r3, #0
    1636:	d1fc      	bne.n	1632 <usart_init+0x17e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    1638:	330e      	adds	r3, #14
    163a:	aa06      	add	r2, sp, #24
    163c:	4694      	mov	ip, r2
    163e:	4463      	add	r3, ip
    1640:	881b      	ldrh	r3, [r3, #0]
    1642:	464a      	mov	r2, r9
    1644:	8193      	strh	r3, [r2, #12]

	/* Set sample mode */
	ctrla |= transfer_mode;
    1646:	9b04      	ldr	r3, [sp, #16]
    1648:	465a      	mov	r2, fp
    164a:	4313      	orrs	r3, r2
    164c:	9a03      	ldr	r2, [sp, #12]
    164e:	4313      	orrs	r3, r2
    1650:	4652      	mov	r2, sl
    1652:	4313      	orrs	r3, r2
    1654:	433b      	orrs	r3, r7
    1656:	4642      	mov	r2, r8
    1658:	0212      	lsls	r2, r2, #8
    165a:	4313      	orrs	r3, r2
    165c:	9a05      	ldr	r2, [sp, #20]
    165e:	0757      	lsls	r7, r2, #29
    1660:	431f      	orrs	r7, r3

	if (config->use_external_clock == false) {
    1662:	2327      	movs	r3, #39	; 0x27
    1664:	5cf3      	ldrb	r3, [r6, r3]
    1666:	2b00      	cmp	r3, #0
    1668:	d101      	bne.n	166e <usart_init+0x1ba>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    166a:	3304      	adds	r3, #4
    166c:	431f      	orrs	r7, r3
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    166e:	7e71      	ldrb	r1, [r6, #25]
    1670:	0289      	lsls	r1, r1, #10
    1672:	7f33      	ldrb	r3, [r6, #28]
    1674:	025b      	lsls	r3, r3, #9
    1676:	4319      	orrs	r1, r3
    1678:	7f73      	ldrb	r3, [r6, #29]
    167a:	021b      	lsls	r3, r3, #8
    167c:	4319      	orrs	r1, r3
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    167e:	2324      	movs	r3, #36	; 0x24
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    1680:	5cf3      	ldrb	r3, [r6, r3]
    1682:	045b      	lsls	r3, r3, #17
    1684:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    1686:	2325      	movs	r3, #37	; 0x25
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    1688:	5cf2      	ldrb	r2, [r6, r3]
    168a:	0412      	lsls	r2, r2, #16
    168c:	4311      	orrs	r1, r2
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->character_size;
    168e:	7af3      	ldrb	r3, [r6, #11]
    1690:	4319      	orrs	r1, r3
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    1692:	8933      	ldrh	r3, [r6, #8]
    1694:	2bff      	cmp	r3, #255	; 0xff
    1696:	d004      	beq.n	16a2 <usart_init+0x1ee>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    1698:	2280      	movs	r2, #128	; 0x80
    169a:	0452      	lsls	r2, r2, #17
    169c:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    169e:	4319      	orrs	r1, r3
    16a0:	e005      	b.n	16ae <usart_init+0x1fa>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    16a2:	7ef3      	ldrb	r3, [r6, #27]
    16a4:	2b00      	cmp	r3, #0
    16a6:	d002      	beq.n	16ae <usart_init+0x1fa>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    16a8:	2380      	movs	r3, #128	; 0x80
    16aa:	04db      	lsls	r3, r3, #19
    16ac:	431f      	orrs	r7, r3
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    16ae:	232c      	movs	r3, #44	; 0x2c
    16b0:	5cf3      	ldrb	r3, [r6, r3]
    16b2:	2b00      	cmp	r3, #0
    16b4:	d103      	bne.n	16be <usart_init+0x20a>
    16b6:	4b47      	ldr	r3, [pc, #284]	; (17d4 <usart_init+0x320>)
    16b8:	789b      	ldrb	r3, [r3, #2]
    16ba:	079b      	lsls	r3, r3, #30
    16bc:	d501      	bpl.n	16c2 <usart_init+0x20e>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    16be:	2380      	movs	r3, #128	; 0x80
    16c0:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    16c2:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    16c4:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    16c6:	2b00      	cmp	r3, #0
    16c8:	d1fc      	bne.n	16c4 <usart_init+0x210>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    16ca:	464b      	mov	r3, r9
    16cc:	6059      	str	r1, [r3, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    16ce:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    16d0:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    16d2:	2b00      	cmp	r3, #0
    16d4:	d1fc      	bne.n	16d0 <usart_init+0x21c>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    16d6:	464b      	mov	r3, r9
    16d8:	601f      	str	r7, [r3, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    16da:	ab0e      	add	r3, sp, #56	; 0x38
    16dc:	2280      	movs	r2, #128	; 0x80
    16de:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    16e0:	2200      	movs	r2, #0
    16e2:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    16e4:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    16e6:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
    16e8:	6b33      	ldr	r3, [r6, #48]	; 0x30
    16ea:	930a      	str	r3, [sp, #40]	; 0x28
    16ec:	6b73      	ldr	r3, [r6, #52]	; 0x34
    16ee:	930b      	str	r3, [sp, #44]	; 0x2c
    16f0:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    16f2:	930c      	str	r3, [sp, #48]	; 0x30
    16f4:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    16f6:	9302      	str	r3, [sp, #8]
    16f8:	930d      	str	r3, [sp, #52]	; 0x34
    16fa:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    16fc:	ae0e      	add	r6, sp, #56	; 0x38
    16fe:	b2f9      	uxtb	r1, r7
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1700:	00bb      	lsls	r3, r7, #2
    1702:	aa0a      	add	r2, sp, #40	; 0x28
    1704:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    1706:	2800      	cmp	r0, #0
    1708:	d102      	bne.n	1710 <usart_init+0x25c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    170a:	0020      	movs	r0, r4
    170c:	4b32      	ldr	r3, [pc, #200]	; (17d8 <usart_init+0x324>)
    170e:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
    1710:	1c43      	adds	r3, r0, #1
    1712:	d005      	beq.n	1720 <usart_init+0x26c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    1714:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    1716:	0c00      	lsrs	r0, r0, #16
    1718:	b2c0      	uxtb	r0, r0
    171a:	0031      	movs	r1, r6
    171c:	4b2f      	ldr	r3, [pc, #188]	; (17dc <usart_init+0x328>)
    171e:	4798      	blx	r3
    1720:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    1722:	2f04      	cmp	r7, #4
    1724:	d1eb      	bne.n	16fe <usart_init+0x24a>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
    1726:	2300      	movs	r3, #0
    1728:	60eb      	str	r3, [r5, #12]
    172a:	612b      	str	r3, [r5, #16]
    172c:	616b      	str	r3, [r5, #20]
    172e:	61ab      	str	r3, [r5, #24]
    1730:	61eb      	str	r3, [r5, #28]
    1732:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
    1734:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    1736:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    1738:	2200      	movs	r2, #0
    173a:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    173c:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    173e:	3330      	adds	r3, #48	; 0x30
    1740:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    1742:	3301      	adds	r3, #1
    1744:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    1746:	3301      	adds	r3, #1
    1748:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    174a:	3301      	adds	r3, #1
    174c:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    174e:	6828      	ldr	r0, [r5, #0]
    1750:	4b18      	ldr	r3, [pc, #96]	; (17b4 <usart_init+0x300>)
    1752:	4798      	blx	r3
    1754:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    1756:	4922      	ldr	r1, [pc, #136]	; (17e0 <usart_init+0x32c>)
    1758:	4b22      	ldr	r3, [pc, #136]	; (17e4 <usart_init+0x330>)
    175a:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    175c:	00a4      	lsls	r4, r4, #2
    175e:	4b22      	ldr	r3, [pc, #136]	; (17e8 <usart_init+0x334>)
    1760:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
    1762:	2300      	movs	r3, #0
    1764:	e01e      	b.n	17a4 <usart_init+0x2f0>
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    1766:	2310      	movs	r3, #16
    1768:	9306      	str	r3, [sp, #24]
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    176a:	2300      	movs	r3, #0
    176c:	9307      	str	r3, [sp, #28]
    176e:	e003      	b.n	1778 <usart_init+0x2c4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    1770:	2303      	movs	r3, #3
    1772:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1774:	2300      	movs	r3, #0
    1776:	9307      	str	r3, [sp, #28]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    1778:	6833      	ldr	r3, [r6, #0]
    177a:	9304      	str	r3, [sp, #16]
		(uint32_t)config->mux_setting |
    177c:	68f3      	ldr	r3, [r6, #12]
    177e:	469b      	mov	fp, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    1780:	6973      	ldr	r3, [r6, #20]
    1782:	9303      	str	r3, [sp, #12]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1784:	7e33      	ldrb	r3, [r6, #24]
    1786:	4698      	mov	r8, r3
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1788:	2326      	movs	r3, #38	; 0x26
    178a:	5cf3      	ldrb	r3, [r6, r3]
    178c:	9305      	str	r3, [sp, #20]

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    178e:	6873      	ldr	r3, [r6, #4]
    1790:	469a      	mov	sl, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    1792:	2b00      	cmp	r3, #0
    1794:	d100      	bne.n	1798 <usart_init+0x2e4>
    1796:	e71f      	b.n	15d8 <usart_init+0x124>
    1798:	2380      	movs	r3, #128	; 0x80
    179a:	055b      	lsls	r3, r3, #21
    179c:	459a      	cmp	sl, r3
    179e:	d100      	bne.n	17a2 <usart_init+0x2ee>
    17a0:	e704      	b.n	15ac <usart_init+0xf8>
    17a2:	e73e      	b.n	1622 <usart_init+0x16e>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    17a4:	0018      	movs	r0, r3
    17a6:	b011      	add	sp, #68	; 0x44
    17a8:	bc3c      	pop	{r2, r3, r4, r5}
    17aa:	4690      	mov	r8, r2
    17ac:	4699      	mov	r9, r3
    17ae:	46a2      	mov	sl, r4
    17b0:	46ab      	mov	fp, r5
    17b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    17b4:	00001011 	.word	0x00001011
    17b8:	40000400 	.word	0x40000400
    17bc:	00002279 	.word	0x00002279
    17c0:	000021ed 	.word	0x000021ed
    17c4:	00000e3d 	.word	0x00000e3d
    17c8:	00002295 	.word	0x00002295
    17cc:	00000c4d 	.word	0x00000c4d
    17d0:	00000c75 	.word	0x00000c75
    17d4:	41002000 	.word	0x41002000
    17d8:	00000e89 	.word	0x00000e89
    17dc:	00002371 	.word	0x00002371
    17e0:	0000196d 	.word	0x0000196d
    17e4:	00001051 	.word	0x00001051
    17e8:	20002108 	.word	0x20002108

000017ec <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    17ec:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    17ee:	231c      	movs	r3, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    17f0:	2a00      	cmp	r2, #0
    17f2:	d00e      	beq.n	1812 <usart_write_wait+0x26>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    17f4:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    17f6:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    17f8:	3b17      	subs	r3, #23
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    17fa:	2a00      	cmp	r2, #0
    17fc:	d109      	bne.n	1812 <usart_write_wait+0x26>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    17fe:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1800:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1802:	2a00      	cmp	r2, #0
    1804:	d1fc      	bne.n	1800 <usart_write_wait+0x14>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    1806:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    1808:	2102      	movs	r1, #2
    180a:	7e1a      	ldrb	r2, [r3, #24]
    180c:	420a      	tst	r2, r1
    180e:	d0fc      	beq.n	180a <usart_write_wait+0x1e>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    1810:	2300      	movs	r3, #0
}
    1812:	0018      	movs	r0, r3
    1814:	4770      	bx	lr
    1816:	46c0      	nop			; (mov r8, r8)

00001818 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    1818:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    181a:	231c      	movs	r3, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    181c:	2a00      	cmp	r2, #0
    181e:	d030      	beq.n	1882 <usart_read_wait+0x6a>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    1820:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    1822:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    1824:	3b17      	subs	r3, #23
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    1826:	2a00      	cmp	r2, #0
    1828:	d12b      	bne.n	1882 <usart_read_wait+0x6a>

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    182a:	6802      	ldr	r2, [r0, #0]
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    182c:	7e10      	ldrb	r0, [r2, #24]
    182e:	0740      	lsls	r0, r0, #29
    1830:	d527      	bpl.n	1882 <usart_read_wait+0x6a>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1832:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1834:	2b00      	cmp	r3, #0
    1836:	d1fc      	bne.n	1832 <usart_read_wait+0x1a>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1838:	8b53      	ldrh	r3, [r2, #26]
    183a:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    183c:	0698      	lsls	r0, r3, #26
    183e:	d01d      	beq.n	187c <usart_read_wait+0x64>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    1840:	0798      	lsls	r0, r3, #30
    1842:	d503      	bpl.n	184c <usart_read_wait+0x34>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    1844:	2302      	movs	r3, #2
    1846:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_BAD_FORMAT;
    1848:	3318      	adds	r3, #24
    184a:	e01a      	b.n	1882 <usart_read_wait+0x6a>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    184c:	0758      	lsls	r0, r3, #29
    184e:	d503      	bpl.n	1858 <usart_read_wait+0x40>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    1850:	2304      	movs	r3, #4
    1852:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_OVERFLOW;
    1854:	331a      	adds	r3, #26
    1856:	e014      	b.n	1882 <usart_read_wait+0x6a>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1858:	07d8      	lsls	r0, r3, #31
    185a:	d503      	bpl.n	1864 <usart_read_wait+0x4c>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    185c:	2301      	movs	r3, #1
    185e:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_BAD_DATA;
    1860:	3312      	adds	r3, #18
    1862:	e00e      	b.n	1882 <usart_read_wait+0x6a>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    1864:	06d8      	lsls	r0, r3, #27
    1866:	d503      	bpl.n	1870 <usart_read_wait+0x58>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    1868:	2310      	movs	r3, #16
    186a:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_PROTOCOL;
    186c:	3332      	adds	r3, #50	; 0x32
    186e:	e008      	b.n	1882 <usart_read_wait+0x6a>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    1870:	069b      	lsls	r3, r3, #26
    1872:	d503      	bpl.n	187c <usart_read_wait+0x64>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    1874:	2320      	movs	r3, #32
    1876:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_PACKET_COLLISION;
    1878:	3321      	adds	r3, #33	; 0x21
    187a:	e002      	b.n	1882 <usart_read_wait+0x6a>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    187c:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    187e:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
    1880:	2300      	movs	r3, #0
}
    1882:	0018      	movs	r0, r3
    1884:	4770      	bx	lr
    1886:	46c0      	nop			; (mov r8, r8)

00001888 <_usart_write_buffer>:
 */
enum status_code _usart_write_buffer(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    1888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    188a:	0006      	movs	r6, r0
    188c:	000c      	movs	r4, r1
    188e:	0015      	movs	r5, r2
	Assert(module);
	Assert(module->hw);
	Assert(tx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1890:	6807      	ldr	r7, [r0, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1892:	4b0a      	ldr	r3, [pc, #40]	; (18bc <_usart_write_buffer+0x34>)
    1894:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART transmitter is busy */
	if (module->remaining_tx_buffer_length > 0) {
    1896:	8df3      	ldrh	r3, [r6, #46]	; 0x2e
    1898:	b29b      	uxth	r3, r3
    189a:	2b00      	cmp	r3, #0
    189c:	d003      	beq.n	18a6 <_usart_write_buffer+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    189e:	4b08      	ldr	r3, [pc, #32]	; (18c0 <_usart_write_buffer+0x38>)
    18a0:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    18a2:	2005      	movs	r0, #5
    18a4:	e009      	b.n	18ba <_usart_write_buffer+0x32>
	}

	/* Write parameters to the device instance */
	module->remaining_tx_buffer_length = length;
    18a6:	85f5      	strh	r5, [r6, #46]	; 0x2e
    18a8:	4b05      	ldr	r3, [pc, #20]	; (18c0 <_usart_write_buffer+0x38>)
    18aa:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	module->tx_buffer_ptr              = tx_data;
    18ac:	62b4      	str	r4, [r6, #40]	; 0x28
	module->tx_status                  = STATUS_BUSY;
    18ae:	2205      	movs	r2, #5
    18b0:	2333      	movs	r3, #51	; 0x33
    18b2:	54f2      	strb	r2, [r6, r3]

	/* Enable the Data Register Empty Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;
    18b4:	3b32      	subs	r3, #50	; 0x32
    18b6:	75bb      	strb	r3, [r7, #22]

	return STATUS_OK;
    18b8:	2000      	movs	r0, #0
}
    18ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    18bc:	00000909 	.word	0x00000909
    18c0:	00000949 	.word	0x00000949

000018c4 <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    18c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    18c6:	0004      	movs	r4, r0
    18c8:	000d      	movs	r5, r1
    18ca:	0016      	movs	r6, r2
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    18cc:	6807      	ldr	r7, [r0, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    18ce:	4b0f      	ldr	r3, [pc, #60]	; (190c <_usart_read_buffer+0x48>)
    18d0:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
    18d2:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
    18d4:	b29b      	uxth	r3, r3
    18d6:	2b00      	cmp	r3, #0
    18d8:	d003      	beq.n	18e2 <_usart_read_buffer+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    18da:	4b0d      	ldr	r3, [pc, #52]	; (1910 <_usart_read_buffer+0x4c>)
    18dc:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    18de:	2005      	movs	r0, #5
    18e0:	e013      	b.n	190a <_usart_read_buffer+0x46>
	}

	/* Set length for the buffer and the pointer, and let
	 * the interrupt handler do the rest */
	module->remaining_rx_buffer_length = length;
    18e2:	85a6      	strh	r6, [r4, #44]	; 0x2c
    18e4:	4b0a      	ldr	r3, [pc, #40]	; (1910 <_usart_read_buffer+0x4c>)
    18e6:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	module->rx_buffer_ptr              = rx_data;
    18e8:	6265      	str	r5, [r4, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
    18ea:	2205      	movs	r2, #5
    18ec:	2332      	movs	r3, #50	; 0x32
    18ee:	54e2      	strb	r2, [r4, r3]

	/* Enable the RX Complete Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    18f0:	3b2e      	subs	r3, #46	; 0x2e
    18f2:	75bb      	strb	r3, [r7, #22]

#ifdef FEATURE_USART_LIN_SLAVE
	/* Enable the break character is received Interrupt */
	if(module->lin_slave_enabled) {
    18f4:	7a23      	ldrb	r3, [r4, #8]
    18f6:	2b00      	cmp	r3, #0
    18f8:	d001      	beq.n	18fe <_usart_read_buffer+0x3a>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
    18fa:	2320      	movs	r3, #32
    18fc:	75bb      	strb	r3, [r7, #22]
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    18fe:	7a63      	ldrb	r3, [r4, #9]
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
	}
#endif

	return STATUS_OK;
    1900:	2000      	movs	r0, #0
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    1902:	2b00      	cmp	r3, #0
    1904:	d001      	beq.n	190a <_usart_read_buffer+0x46>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
    1906:	2308      	movs	r3, #8
    1908:	75bb      	strb	r3, [r7, #22]
	}
#endif

	return STATUS_OK;
}
    190a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    190c:	00000909 	.word	0x00000909
    1910:	00000949 	.word	0x00000949

00001914 <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    1914:	1c93      	adds	r3, r2, #2
    1916:	009b      	lsls	r3, r3, #2
    1918:	18c3      	adds	r3, r0, r3
    191a:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    191c:	2130      	movs	r1, #48	; 0x30
    191e:	2301      	movs	r3, #1
    1920:	4093      	lsls	r3, r2
    1922:	5c42      	ldrb	r2, [r0, r1]
    1924:	4313      	orrs	r3, r2
    1926:	5443      	strb	r3, [r0, r1]
}
    1928:	4770      	bx	lr
    192a:	46c0      	nop			; (mov r8, r8)

0000192c <usart_write_buffer_job>:
 */
enum status_code usart_write_buffer_job(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    192c:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    192e:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
    1930:	2a00      	cmp	r2, #0
    1932:	d006      	beq.n	1942 <usart_write_buffer_job+0x16>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->transmitter_enabled)) {
    1934:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    1936:	3305      	adds	r3, #5
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->transmitter_enabled)) {
    1938:	2c00      	cmp	r4, #0
    193a:	d002      	beq.n	1942 <usart_write_buffer_job+0x16>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous write */
	return _usart_write_buffer(module, tx_data, length);
    193c:	4b02      	ldr	r3, [pc, #8]	; (1948 <usart_write_buffer_job+0x1c>)
    193e:	4798      	blx	r3
    1940:	0003      	movs	r3, r0
}
    1942:	0018      	movs	r0, r3
    1944:	bd10      	pop	{r4, pc}
    1946:	46c0      	nop			; (mov r8, r8)
    1948:	00001889 	.word	0x00001889

0000194c <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    194c:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    194e:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
    1950:	2a00      	cmp	r2, #0
    1952:	d006      	beq.n	1962 <usart_read_buffer_job+0x16>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    1954:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
    1956:	3305      	adds	r3, #5
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    1958:	2c00      	cmp	r4, #0
    195a:	d002      	beq.n	1962 <usart_read_buffer_job+0x16>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
    195c:	4b02      	ldr	r3, [pc, #8]	; (1968 <usart_read_buffer_job+0x1c>)
    195e:	4798      	blx	r3
    1960:	0003      	movs	r3, r0
}
    1962:	0018      	movs	r0, r3
    1964:	bd10      	pop	{r4, pc}
    1966:	46c0      	nop			; (mov r8, r8)
    1968:	000018c5 	.word	0x000018c5

0000196c <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    196c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    196e:	0080      	lsls	r0, r0, #2
    1970:	4b60      	ldr	r3, [pc, #384]	; (1af4 <_usart_interrupt_handler+0x188>)
    1972:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    1974:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1976:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1978:	2b00      	cmp	r3, #0
    197a:	d1fc      	bne.n	1976 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    197c:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    197e:	7da6      	ldrb	r6, [r4, #22]
    1980:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    1982:	2330      	movs	r3, #48	; 0x30
    1984:	5ceb      	ldrb	r3, [r5, r3]
    1986:	2231      	movs	r2, #49	; 0x31
    1988:	5caf      	ldrb	r7, [r5, r2]
    198a:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    198c:	07f3      	lsls	r3, r6, #31
    198e:	d522      	bpl.n	19d6 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    1990:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    1992:	b29b      	uxth	r3, r3
    1994:	2b00      	cmp	r3, #0
    1996:	d01c      	beq.n	19d2 <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1998:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    199a:	7813      	ldrb	r3, [r2, #0]
    199c:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    199e:	1c51      	adds	r1, r2, #1
    19a0:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    19a2:	7969      	ldrb	r1, [r5, #5]
    19a4:	2901      	cmp	r1, #1
    19a6:	d001      	beq.n	19ac <_usart_interrupt_handler+0x40>
	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
		if (module->remaining_tx_buffer_length) {
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    19a8:	b29b      	uxth	r3, r3
    19aa:	e004      	b.n	19b6 <_usart_interrupt_handler+0x4a>
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    19ac:	7851      	ldrb	r1, [r2, #1]
    19ae:	0209      	lsls	r1, r1, #8
    19b0:	430b      	orrs	r3, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    19b2:	3202      	adds	r2, #2
    19b4:	62aa      	str	r2, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    19b6:	05db      	lsls	r3, r3, #23
    19b8:	0ddb      	lsrs	r3, r3, #23
    19ba:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    19bc:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    19be:	3b01      	subs	r3, #1
    19c0:	b29b      	uxth	r3, r3
    19c2:	85eb      	strh	r3, [r5, #46]	; 0x2e
    19c4:	2b00      	cmp	r3, #0
    19c6:	d106      	bne.n	19d6 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    19c8:	3301      	adds	r3, #1
    19ca:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    19cc:	3301      	adds	r3, #1
    19ce:	75a3      	strb	r3, [r4, #22]
    19d0:	e001      	b.n	19d6 <_usart_interrupt_handler+0x6a>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    19d2:	2301      	movs	r3, #1
    19d4:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    19d6:	07b3      	lsls	r3, r6, #30
    19d8:	d509      	bpl.n	19ee <_usart_interrupt_handler+0x82>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    19da:	2302      	movs	r3, #2
    19dc:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    19de:	2200      	movs	r2, #0
    19e0:	3331      	adds	r3, #49	; 0x31
    19e2:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    19e4:	07fb      	lsls	r3, r7, #31
    19e6:	d502      	bpl.n	19ee <_usart_interrupt_handler+0x82>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    19e8:	0028      	movs	r0, r5
    19ea:	68eb      	ldr	r3, [r5, #12]
    19ec:	4798      	blx	r3

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    19ee:	0773      	lsls	r3, r6, #29
    19f0:	d560      	bpl.n	1ab4 <_usart_interrupt_handler+0x148>

		if (module->remaining_rx_buffer_length) {
    19f2:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    19f4:	b29b      	uxth	r3, r3
    19f6:	2b00      	cmp	r3, #0
    19f8:	d05a      	beq.n	1ab0 <_usart_interrupt_handler+0x144>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    19fa:	8b63      	ldrh	r3, [r4, #26]
    19fc:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    19fe:	071a      	lsls	r2, r3, #28
    1a00:	d402      	bmi.n	1a08 <_usart_interrupt_handler+0x9c>

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1a02:	223f      	movs	r2, #63	; 0x3f
    1a04:	4013      	ands	r3, r2
    1a06:	e001      	b.n	1a0c <_usart_interrupt_handler+0xa0>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
    1a08:	2237      	movs	r2, #55	; 0x37
    1a0a:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    1a0c:	2b00      	cmp	r3, #0
    1a0e:	d02d      	beq.n	1a6c <_usart_interrupt_handler+0x100>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    1a10:	079a      	lsls	r2, r3, #30
    1a12:	d505      	bpl.n	1a20 <_usart_interrupt_handler+0xb4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    1a14:	221a      	movs	r2, #26
    1a16:	2332      	movs	r3, #50	; 0x32
    1a18:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    1a1a:	3b30      	subs	r3, #48	; 0x30
    1a1c:	8363      	strh	r3, [r4, #26]
    1a1e:	e01f      	b.n	1a60 <_usart_interrupt_handler+0xf4>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1a20:	075a      	lsls	r2, r3, #29
    1a22:	d505      	bpl.n	1a30 <_usart_interrupt_handler+0xc4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    1a24:	221e      	movs	r2, #30
    1a26:	2332      	movs	r3, #50	; 0x32
    1a28:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    1a2a:	3b2e      	subs	r3, #46	; 0x2e
    1a2c:	8363      	strh	r3, [r4, #26]
    1a2e:	e017      	b.n	1a60 <_usart_interrupt_handler+0xf4>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1a30:	07da      	lsls	r2, r3, #31
    1a32:	d505      	bpl.n	1a40 <_usart_interrupt_handler+0xd4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    1a34:	2213      	movs	r2, #19
    1a36:	2332      	movs	r3, #50	; 0x32
    1a38:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    1a3a:	3b31      	subs	r3, #49	; 0x31
    1a3c:	8363      	strh	r3, [r4, #26]
    1a3e:	e00f      	b.n	1a60 <_usart_interrupt_handler+0xf4>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    1a40:	06da      	lsls	r2, r3, #27
    1a42:	d505      	bpl.n	1a50 <_usart_interrupt_handler+0xe4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    1a44:	2242      	movs	r2, #66	; 0x42
    1a46:	2332      	movs	r3, #50	; 0x32
    1a48:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    1a4a:	3b22      	subs	r3, #34	; 0x22
    1a4c:	8363      	strh	r3, [r4, #26]
    1a4e:	e007      	b.n	1a60 <_usart_interrupt_handler+0xf4>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    1a50:	2220      	movs	r2, #32
    1a52:	421a      	tst	r2, r3
    1a54:	d004      	beq.n	1a60 <_usart_interrupt_handler+0xf4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    1a56:	3221      	adds	r2, #33	; 0x21
    1a58:	2332      	movs	r3, #50	; 0x32
    1a5a:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    1a5c:	3b12      	subs	r3, #18
    1a5e:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    1a60:	077b      	lsls	r3, r7, #29
    1a62:	d527      	bpl.n	1ab4 <_usart_interrupt_handler+0x148>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    1a64:	0028      	movs	r0, r5
    1a66:	696b      	ldr	r3, [r5, #20]
    1a68:	4798      	blx	r3
    1a6a:	e023      	b.n	1ab4 <_usart_interrupt_handler+0x148>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    1a6c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    1a6e:	05db      	lsls	r3, r3, #23
    1a70:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    1a72:	b2da      	uxtb	r2, r3
    1a74:	6a69      	ldr	r1, [r5, #36]	; 0x24
    1a76:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    1a78:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    1a7a:	1c51      	adds	r1, r2, #1
    1a7c:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1a7e:	7969      	ldrb	r1, [r5, #5]
    1a80:	2901      	cmp	r1, #1
    1a82:	d104      	bne.n	1a8e <_usart_interrupt_handler+0x122>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    1a84:	0a1b      	lsrs	r3, r3, #8
    1a86:	7053      	strb	r3, [r2, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    1a88:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    1a8a:	3301      	adds	r3, #1
    1a8c:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    1a8e:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    1a90:	3b01      	subs	r3, #1
    1a92:	b29b      	uxth	r3, r3
    1a94:	85ab      	strh	r3, [r5, #44]	; 0x2c
    1a96:	2b00      	cmp	r3, #0
    1a98:	d10c      	bne.n	1ab4 <_usart_interrupt_handler+0x148>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1a9a:	3304      	adds	r3, #4
    1a9c:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    1a9e:	2200      	movs	r2, #0
    1aa0:	332e      	adds	r3, #46	; 0x2e
    1aa2:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    1aa4:	07bb      	lsls	r3, r7, #30
    1aa6:	d505      	bpl.n	1ab4 <_usart_interrupt_handler+0x148>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    1aa8:	0028      	movs	r0, r5
    1aaa:	692b      	ldr	r3, [r5, #16]
    1aac:	4798      	blx	r3
    1aae:	e001      	b.n	1ab4 <_usart_interrupt_handler+0x148>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1ab0:	2304      	movs	r3, #4
    1ab2:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    1ab4:	06f3      	lsls	r3, r6, #27
    1ab6:	d507      	bpl.n	1ac8 <_usart_interrupt_handler+0x15c>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    1ab8:	2310      	movs	r3, #16
    1aba:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    1abc:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    1abe:	06fb      	lsls	r3, r7, #27
    1ac0:	d502      	bpl.n	1ac8 <_usart_interrupt_handler+0x15c>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    1ac2:	0028      	movs	r0, r5
    1ac4:	69eb      	ldr	r3, [r5, #28]
    1ac6:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    1ac8:	06b3      	lsls	r3, r6, #26
    1aca:	d507      	bpl.n	1adc <_usart_interrupt_handler+0x170>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    1acc:	2320      	movs	r3, #32
    1ace:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    1ad0:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    1ad2:	073b      	lsls	r3, r7, #28
    1ad4:	d502      	bpl.n	1adc <_usart_interrupt_handler+0x170>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    1ad6:	0028      	movs	r0, r5
    1ad8:	69ab      	ldr	r3, [r5, #24]
    1ada:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    1adc:	0733      	lsls	r3, r6, #28
    1ade:	d507      	bpl.n	1af0 <_usart_interrupt_handler+0x184>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    1ae0:	2308      	movs	r3, #8
    1ae2:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    1ae4:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    1ae6:	06bb      	lsls	r3, r7, #26
    1ae8:	d502      	bpl.n	1af0 <_usart_interrupt_handler+0x184>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    1aea:	6a2b      	ldr	r3, [r5, #32]
    1aec:	0028      	movs	r0, r5
    1aee:	4798      	blx	r3
		}
	}
#endif
}
    1af0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1af2:	46c0      	nop			; (mov r8, r8)
    1af4:	20002108 	.word	0x20002108

00001af8 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    1af8:	b510      	push	{r4, lr}
	switch (clock_source) {
    1afa:	2808      	cmp	r0, #8
    1afc:	d803      	bhi.n	1b06 <system_clock_source_get_hz+0xe>
    1afe:	0080      	lsls	r0, r0, #2
    1b00:	4b1b      	ldr	r3, [pc, #108]	; (1b70 <system_clock_source_get_hz+0x78>)
    1b02:	581b      	ldr	r3, [r3, r0]
    1b04:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    1b06:	2000      	movs	r0, #0
    1b08:	e030      	b.n	1b6c <system_clock_source_get_hz+0x74>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    1b0a:	4b1a      	ldr	r3, [pc, #104]	; (1b74 <system_clock_source_get_hz+0x7c>)
    1b0c:	6918      	ldr	r0, [r3, #16]
    1b0e:	e02d      	b.n	1b6c <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    1b10:	4b19      	ldr	r3, [pc, #100]	; (1b78 <system_clock_source_get_hz+0x80>)
    1b12:	6a1b      	ldr	r3, [r3, #32]
    1b14:	059b      	lsls	r3, r3, #22
    1b16:	0f9b      	lsrs	r3, r3, #30
    1b18:	4818      	ldr	r0, [pc, #96]	; (1b7c <system_clock_source_get_hz+0x84>)
    1b1a:	40d8      	lsrs	r0, r3
    1b1c:	e026      	b.n	1b6c <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    1b1e:	4b15      	ldr	r3, [pc, #84]	; (1b74 <system_clock_source_get_hz+0x7c>)
    1b20:	6958      	ldr	r0, [r3, #20]
    1b22:	e023      	b.n	1b6c <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    1b24:	4b13      	ldr	r3, [pc, #76]	; (1b74 <system_clock_source_get_hz+0x7c>)
    1b26:	681b      	ldr	r3, [r3, #0]
    1b28:	2002      	movs	r0, #2
    1b2a:	4018      	ands	r0, r3
    1b2c:	d01e      	beq.n	1b6c <system_clock_source_get_hz+0x74>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1b2e:	4912      	ldr	r1, [pc, #72]	; (1b78 <system_clock_source_get_hz+0x80>)
    1b30:	2210      	movs	r2, #16
    1b32:	68cb      	ldr	r3, [r1, #12]
    1b34:	421a      	tst	r2, r3
    1b36:	d0fc      	beq.n	1b32 <system_clock_source_get_hz+0x3a>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    1b38:	4b0e      	ldr	r3, [pc, #56]	; (1b74 <system_clock_source_get_hz+0x7c>)
    1b3a:	681b      	ldr	r3, [r3, #0]
    1b3c:	075b      	lsls	r3, r3, #29
    1b3e:	d514      	bpl.n	1b6a <system_clock_source_get_hz+0x72>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1b40:	2000      	movs	r0, #0
    1b42:	4b0f      	ldr	r3, [pc, #60]	; (1b80 <system_clock_source_get_hz+0x88>)
    1b44:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    1b46:	4b0b      	ldr	r3, [pc, #44]	; (1b74 <system_clock_source_get_hz+0x7c>)
    1b48:	689b      	ldr	r3, [r3, #8]
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1b4a:	041b      	lsls	r3, r3, #16
    1b4c:	0c1b      	lsrs	r3, r3, #16
    1b4e:	4358      	muls	r0, r3
    1b50:	e00c      	b.n	1b6c <system_clock_source_get_hz+0x74>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    1b52:	2350      	movs	r3, #80	; 0x50
    1b54:	4a08      	ldr	r2, [pc, #32]	; (1b78 <system_clock_source_get_hz+0x80>)
    1b56:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    1b58:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    1b5a:	075b      	lsls	r3, r3, #29
    1b5c:	d506      	bpl.n	1b6c <system_clock_source_get_hz+0x74>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    1b5e:	4b05      	ldr	r3, [pc, #20]	; (1b74 <system_clock_source_get_hz+0x7c>)
    1b60:	68d8      	ldr	r0, [r3, #12]
    1b62:	e003      	b.n	1b6c <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    1b64:	2080      	movs	r0, #128	; 0x80
    1b66:	0200      	lsls	r0, r0, #8
    1b68:	e000      	b.n	1b6c <system_clock_source_get_hz+0x74>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    1b6a:	4806      	ldr	r0, [pc, #24]	; (1b84 <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    1b6c:	bd10      	pop	{r4, pc}
    1b6e:	46c0      	nop			; (mov r8, r8)
    1b70:	0000a5dc 	.word	0x0000a5dc
    1b74:	200000f4 	.word	0x200000f4
    1b78:	40000800 	.word	0x40000800
    1b7c:	007a1200 	.word	0x007a1200
    1b80:	00002295 	.word	0x00002295
    1b84:	02dc6c00 	.word	0x02dc6c00

00001b88 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    1b88:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    1b8a:	4c0c      	ldr	r4, [pc, #48]	; (1bbc <system_clock_source_osc8m_set_config+0x34>)
    1b8c:	6a23      	ldr	r3, [r4, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    1b8e:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    1b90:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    1b92:	7842      	ldrb	r2, [r0, #1]
    1b94:	2001      	movs	r0, #1
    1b96:	4002      	ands	r2, r0
    1b98:	0192      	lsls	r2, r2, #6
    1b9a:	2640      	movs	r6, #64	; 0x40
    1b9c:	43b3      	bics	r3, r6
    1b9e:	4313      	orrs	r3, r2
    1ba0:	0002      	movs	r2, r0
    1ba2:	402a      	ands	r2, r5
    1ba4:	01d2      	lsls	r2, r2, #7
    1ba6:	307f      	adds	r0, #127	; 0x7f
    1ba8:	4383      	bics	r3, r0
    1baa:	4313      	orrs	r3, r2
    1bac:	2203      	movs	r2, #3
    1bae:	400a      	ands	r2, r1
    1bb0:	0212      	lsls	r2, r2, #8
    1bb2:	4903      	ldr	r1, [pc, #12]	; (1bc0 <system_clock_source_osc8m_set_config+0x38>)
    1bb4:	400b      	ands	r3, r1
    1bb6:	4313      	orrs	r3, r2
    1bb8:	6223      	str	r3, [r4, #32]
}
    1bba:	bd70      	pop	{r4, r5, r6, pc}
    1bbc:	40000800 	.word	0x40000800
    1bc0:	fffffcff 	.word	0xfffffcff

00001bc4 <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    1bc4:	b5f0      	push	{r4, r5, r6, r7, lr}
    1bc6:	4657      	mov	r7, sl
    1bc8:	464e      	mov	r6, r9
    1bca:	4645      	mov	r5, r8
    1bcc:	b4e0      	push	{r5, r6, r7}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    1bce:	4e1c      	ldr	r6, [pc, #112]	; (1c40 <system_clock_source_osc32k_set_config+0x7c>)
    1bd0:	69b3      	ldr	r3, [r6, #24]
    1bd2:	469c      	mov	ip, r3

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    1bd4:	7841      	ldrb	r1, [r0, #1]
	temp.bit.EN32K    = config->enable_32khz_output;
	temp.bit.STARTUP  = config->startup_time;
    1bd6:	7805      	ldrb	r5, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    1bd8:	7907      	ldrb	r7, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
    1bda:	78c3      	ldrb	r3, [r0, #3]
    1bdc:	4699      	mov	r9, r3
	temp.bit.WRTLOCK  = config->write_once;
    1bde:	7944      	ldrb	r4, [r0, #5]

	SYSCTRL->OSC32K  = temp;
    1be0:	7883      	ldrb	r3, [r0, #2]
    1be2:	2001      	movs	r0, #1
    1be4:	4003      	ands	r3, r0
    1be6:	009b      	lsls	r3, r3, #2
    1be8:	469a      	mov	sl, r3
    1bea:	2204      	movs	r2, #4
    1bec:	4690      	mov	r8, r2
    1bee:	4662      	mov	r2, ip
    1bf0:	4643      	mov	r3, r8
    1bf2:	439a      	bics	r2, r3
    1bf4:	0013      	movs	r3, r2
    1bf6:	4652      	mov	r2, sl
    1bf8:	431a      	orrs	r2, r3
    1bfa:	0013      	movs	r3, r2
    1bfc:	4001      	ands	r1, r0
    1bfe:	00c9      	lsls	r1, r1, #3
    1c00:	2208      	movs	r2, #8
    1c02:	4393      	bics	r3, r2
    1c04:	430b      	orrs	r3, r1
    1c06:	464a      	mov	r2, r9
    1c08:	4002      	ands	r2, r0
    1c0a:	0192      	lsls	r2, r2, #6
    1c0c:	2140      	movs	r1, #64	; 0x40
    1c0e:	438b      	bics	r3, r1
    1c10:	4313      	orrs	r3, r2
    1c12:	4007      	ands	r7, r0
    1c14:	01ff      	lsls	r7, r7, #7
    1c16:	2280      	movs	r2, #128	; 0x80
    1c18:	4393      	bics	r3, r2
    1c1a:	433b      	orrs	r3, r7
    1c1c:	3a79      	subs	r2, #121	; 0x79
    1c1e:	4015      	ands	r5, r2
    1c20:	022d      	lsls	r5, r5, #8
    1c22:	4f08      	ldr	r7, [pc, #32]	; (1c44 <system_clock_source_osc32k_set_config+0x80>)
    1c24:	403b      	ands	r3, r7
    1c26:	432b      	orrs	r3, r5
    1c28:	4004      	ands	r4, r0
    1c2a:	0320      	lsls	r0, r4, #12
    1c2c:	4c06      	ldr	r4, [pc, #24]	; (1c48 <system_clock_source_osc32k_set_config+0x84>)
    1c2e:	401c      	ands	r4, r3
    1c30:	4304      	orrs	r4, r0
    1c32:	61b4      	str	r4, [r6, #24]
}
    1c34:	bc1c      	pop	{r2, r3, r4}
    1c36:	4690      	mov	r8, r2
    1c38:	4699      	mov	r9, r3
    1c3a:	46a2      	mov	sl, r4
    1c3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1c3e:	46c0      	nop			; (mov r8, r8)
    1c40:	40000800 	.word	0x40000800
    1c44:	fffff8ff 	.word	0xfffff8ff
    1c48:	ffffefff 	.word	0xffffefff

00001c4c <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    1c4c:	b5f0      	push	{r4, r5, r6, r7, lr}
    1c4e:	465f      	mov	r7, fp
    1c50:	4656      	mov	r6, sl
    1c52:	464d      	mov	r5, r9
    1c54:	4644      	mov	r4, r8
    1c56:	b4f0      	push	{r4, r5, r6, r7}
    1c58:	b083      	sub	sp, #12
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
    1c5a:	4e2e      	ldr	r6, [pc, #184]	; (1d14 <system_clock_source_xosc32k_set_config+0xc8>)
    1c5c:	8ab3      	ldrh	r3, [r6, #20]
    1c5e:	469c      	mov	ip, r3

	temp.bit.STARTUP = config->startup_time;
    1c60:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    1c62:	7803      	ldrb	r3, [r0, #0]
    1c64:	425a      	negs	r2, r3
    1c66:	415a      	adcs	r2, r3
    1c68:	4691      	mov	r9, r2
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.AAMPEN = config->auto_gain_control;
    1c6a:	7883      	ldrb	r3, [r0, #2]
    1c6c:	469b      	mov	fp, r3
	temp.bit.EN1K = config->enable_1khz_output;
    1c6e:	78c3      	ldrb	r3, [r0, #3]
	temp.bit.EN32K = config->enable_32khz_output;
    1c70:	7902      	ldrb	r2, [r0, #4]
    1c72:	4690      	mov	r8, r2

	temp.bit.ONDEMAND = config->on_demand;
    1c74:	7b47      	ldrb	r7, [r0, #13]
	temp.bit.RUNSTDBY = config->run_in_standby;
    1c76:	7b02      	ldrb	r2, [r0, #12]
    1c78:	9201      	str	r2, [sp, #4]
	temp.bit.WRTLOCK  = config->write_once;
    1c7a:	7b84      	ldrb	r4, [r0, #14]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    1c7c:	6882      	ldr	r2, [r0, #8]
    1c7e:	4826      	ldr	r0, [pc, #152]	; (1d18 <system_clock_source_xosc32k_set_config+0xcc>)
    1c80:	6142      	str	r2, [r0, #20]

	SYSCTRL->XOSC32K = temp;
    1c82:	2001      	movs	r0, #1
    1c84:	464a      	mov	r2, r9
    1c86:	0092      	lsls	r2, r2, #2
    1c88:	4691      	mov	r9, r2
    1c8a:	2204      	movs	r2, #4
    1c8c:	4692      	mov	sl, r2
    1c8e:	4662      	mov	r2, ip
    1c90:	4651      	mov	r1, sl
    1c92:	438a      	bics	r2, r1
    1c94:	4694      	mov	ip, r2
    1c96:	464a      	mov	r2, r9
    1c98:	4661      	mov	r1, ip
    1c9a:	430a      	orrs	r2, r1
    1c9c:	4694      	mov	ip, r2
    1c9e:	4642      	mov	r2, r8
    1ca0:	4002      	ands	r2, r0
    1ca2:	00d2      	lsls	r2, r2, #3
    1ca4:	4690      	mov	r8, r2
    1ca6:	2208      	movs	r2, #8
    1ca8:	4691      	mov	r9, r2
    1caa:	4662      	mov	r2, ip
    1cac:	4649      	mov	r1, r9
    1cae:	438a      	bics	r2, r1
    1cb0:	4694      	mov	ip, r2
    1cb2:	4642      	mov	r2, r8
    1cb4:	4661      	mov	r1, ip
    1cb6:	430a      	orrs	r2, r1
    1cb8:	4694      	mov	ip, r2
    1cba:	4003      	ands	r3, r0
    1cbc:	011b      	lsls	r3, r3, #4
    1cbe:	2210      	movs	r2, #16
    1cc0:	4690      	mov	r8, r2
    1cc2:	4662      	mov	r2, ip
    1cc4:	4641      	mov	r1, r8
    1cc6:	438a      	bics	r2, r1
    1cc8:	4313      	orrs	r3, r2
    1cca:	4659      	mov	r1, fp
    1ccc:	4001      	ands	r1, r0
    1cce:	0149      	lsls	r1, r1, #5
    1cd0:	2220      	movs	r2, #32
    1cd2:	4393      	bics	r3, r2
    1cd4:	430b      	orrs	r3, r1
    1cd6:	9a01      	ldr	r2, [sp, #4]
    1cd8:	4002      	ands	r2, r0
    1cda:	0192      	lsls	r2, r2, #6
    1cdc:	2140      	movs	r1, #64	; 0x40
    1cde:	438b      	bics	r3, r1
    1ce0:	4313      	orrs	r3, r2
    1ce2:	4007      	ands	r7, r0
    1ce4:	01ff      	lsls	r7, r7, #7
    1ce6:	2280      	movs	r2, #128	; 0x80
    1ce8:	4393      	bics	r3, r2
    1cea:	433b      	orrs	r3, r7
    1cec:	3a79      	subs	r2, #121	; 0x79
    1cee:	4015      	ands	r5, r2
    1cf0:	022d      	lsls	r5, r5, #8
    1cf2:	4f0a      	ldr	r7, [pc, #40]	; (1d1c <system_clock_source_xosc32k_set_config+0xd0>)
    1cf4:	403b      	ands	r3, r7
    1cf6:	432b      	orrs	r3, r5
    1cf8:	4004      	ands	r4, r0
    1cfa:	0320      	lsls	r0, r4, #12
    1cfc:	4c08      	ldr	r4, [pc, #32]	; (1d20 <system_clock_source_xosc32k_set_config+0xd4>)
    1cfe:	401c      	ands	r4, r3
    1d00:	4304      	orrs	r4, r0
    1d02:	82b4      	strh	r4, [r6, #20]
}
    1d04:	b003      	add	sp, #12
    1d06:	bc3c      	pop	{r2, r3, r4, r5}
    1d08:	4690      	mov	r8, r2
    1d0a:	4699      	mov	r9, r3
    1d0c:	46a2      	mov	sl, r4
    1d0e:	46ab      	mov	fp, r5
    1d10:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1d12:	46c0      	nop			; (mov r8, r8)
    1d14:	40000800 	.word	0x40000800
    1d18:	200000f4 	.word	0x200000f4
    1d1c:	fffff8ff 	.word	0xfffff8ff
    1d20:	ffffefff 	.word	0xffffefff

00001d24 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    1d24:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    1d26:	7a03      	ldrb	r3, [r0, #8]
    1d28:	069b      	lsls	r3, r3, #26
    1d2a:	0c1a      	lsrs	r2, r3, #16
    1d2c:	8943      	ldrh	r3, [r0, #10]
    1d2e:	059b      	lsls	r3, r3, #22
    1d30:	0d9b      	lsrs	r3, r3, #22
    1d32:	4313      	orrs	r3, r2
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
    1d34:	4c19      	ldr	r4, [pc, #100]	; (1d9c <system_clock_source_dfll_set_config+0x78>)
    1d36:	6063      	str	r3, [r4, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
    1d38:	7981      	ldrb	r1, [r0, #6]
    1d3a:	79c3      	ldrb	r3, [r0, #7]
    1d3c:	4319      	orrs	r1, r3
    1d3e:	8843      	ldrh	r3, [r0, #2]
    1d40:	8882      	ldrh	r2, [r0, #4]
    1d42:	4313      	orrs	r3, r2
    1d44:	430b      	orrs	r3, r1
    1d46:	7842      	ldrb	r2, [r0, #1]
    1d48:	01d2      	lsls	r2, r2, #7
    1d4a:	4313      	orrs	r3, r2
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
    1d4c:	6023      	str	r3, [r4, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    1d4e:	7803      	ldrb	r3, [r0, #0]
    1d50:	2b04      	cmp	r3, #4
    1d52:	d10f      	bne.n	1d74 <system_clock_source_dfll_set_config+0x50>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    1d54:	7b03      	ldrb	r3, [r0, #12]
    1d56:	069b      	lsls	r3, r3, #26
    1d58:	8a02      	ldrh	r2, [r0, #16]
    1d5a:	4313      	orrs	r3, r2
    1d5c:	0019      	movs	r1, r3
    1d5e:	89c3      	ldrh	r3, [r0, #14]
    1d60:	041b      	lsls	r3, r3, #16
    1d62:	4a0f      	ldr	r2, [pc, #60]	; (1da0 <system_clock_source_dfll_set_config+0x7c>)
    1d64:	4013      	ands	r3, r2
    1d66:	430b      	orrs	r3, r1
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
    1d68:	60a3      	str	r3, [r4, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
    1d6a:	6821      	ldr	r1, [r4, #0]
    1d6c:	2304      	movs	r3, #4
    1d6e:	430b      	orrs	r3, r1
    1d70:	6023      	str	r3, [r4, #0]
    1d72:	e011      	b.n	1d98 <system_clock_source_dfll_set_config+0x74>
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    1d74:	2b20      	cmp	r3, #32
    1d76:	d10f      	bne.n	1d98 <system_clock_source_dfll_set_config+0x74>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    1d78:	7b03      	ldrb	r3, [r0, #12]
    1d7a:	069b      	lsls	r3, r3, #26
    1d7c:	8a02      	ldrh	r2, [r0, #16]
    1d7e:	4313      	orrs	r3, r2
    1d80:	0019      	movs	r1, r3
    1d82:	89c3      	ldrh	r3, [r0, #14]
    1d84:	041b      	lsls	r3, r3, #16
    1d86:	4a06      	ldr	r2, [pc, #24]	; (1da0 <system_clock_source_dfll_set_config+0x7c>)
    1d88:	4013      	ands	r3, r2
    1d8a:	430b      	orrs	r3, r1
		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
    1d8c:	4a03      	ldr	r2, [pc, #12]	; (1d9c <system_clock_source_dfll_set_config+0x78>)
    1d8e:	6093      	str	r3, [r2, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    1d90:	6813      	ldr	r3, [r2, #0]
    1d92:	4904      	ldr	r1, [pc, #16]	; (1da4 <system_clock_source_dfll_set_config+0x80>)
    1d94:	430b      	orrs	r3, r1
    1d96:	6013      	str	r3, [r2, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    1d98:	bd10      	pop	{r4, pc}
    1d9a:	46c0      	nop			; (mov r8, r8)
    1d9c:	200000f4 	.word	0x200000f4
    1da0:	03ff0000 	.word	0x03ff0000
    1da4:	00000424 	.word	0x00000424

00001da8 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    1da8:	2808      	cmp	r0, #8
    1daa:	d803      	bhi.n	1db4 <system_clock_source_enable+0xc>
    1dac:	0080      	lsls	r0, r0, #2
    1dae:	4b25      	ldr	r3, [pc, #148]	; (1e44 <system_clock_source_enable+0x9c>)
    1db0:	581b      	ldr	r3, [r3, r0]
    1db2:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1db4:	2017      	movs	r0, #23
    1db6:	e044      	b.n	1e42 <system_clock_source_enable+0x9a>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    1db8:	4a23      	ldr	r2, [pc, #140]	; (1e48 <system_clock_source_enable+0xa0>)
    1dba:	6a11      	ldr	r1, [r2, #32]
    1dbc:	2302      	movs	r3, #2
    1dbe:	430b      	orrs	r3, r1
    1dc0:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    1dc2:	2000      	movs	r0, #0
    1dc4:	e03d      	b.n	1e42 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    1dc6:	4a20      	ldr	r2, [pc, #128]	; (1e48 <system_clock_source_enable+0xa0>)
    1dc8:	6991      	ldr	r1, [r2, #24]
    1dca:	2302      	movs	r3, #2
    1dcc:	430b      	orrs	r3, r1
    1dce:	6193      	str	r3, [r2, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1dd0:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    1dd2:	e036      	b.n	1e42 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    1dd4:	4a1c      	ldr	r2, [pc, #112]	; (1e48 <system_clock_source_enable+0xa0>)
    1dd6:	8a11      	ldrh	r1, [r2, #16]
    1dd8:	2302      	movs	r3, #2
    1dda:	430b      	orrs	r3, r1
    1ddc:	8213      	strh	r3, [r2, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1dde:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    1de0:	e02f      	b.n	1e42 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    1de2:	4a19      	ldr	r2, [pc, #100]	; (1e48 <system_clock_source_enable+0xa0>)
    1de4:	8a91      	ldrh	r1, [r2, #20]
    1de6:	2302      	movs	r3, #2
    1de8:	430b      	orrs	r3, r1
    1dea:	8293      	strh	r3, [r2, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1dec:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    1dee:	e028      	b.n	1e42 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    1df0:	4916      	ldr	r1, [pc, #88]	; (1e4c <system_clock_source_enable+0xa4>)
    1df2:	680b      	ldr	r3, [r1, #0]
    1df4:	2202      	movs	r2, #2
    1df6:	4313      	orrs	r3, r2
    1df8:	600b      	str	r3, [r1, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    1dfa:	4b13      	ldr	r3, [pc, #76]	; (1e48 <system_clock_source_enable+0xa0>)
    1dfc:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1dfe:	0019      	movs	r1, r3
    1e00:	320e      	adds	r2, #14
    1e02:	68cb      	ldr	r3, [r1, #12]
    1e04:	421a      	tst	r2, r3
    1e06:	d0fc      	beq.n	1e02 <system_clock_source_enable+0x5a>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    1e08:	4a10      	ldr	r2, [pc, #64]	; (1e4c <system_clock_source_enable+0xa4>)
    1e0a:	6891      	ldr	r1, [r2, #8]
    1e0c:	4b0e      	ldr	r3, [pc, #56]	; (1e48 <system_clock_source_enable+0xa0>)
    1e0e:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    1e10:	6852      	ldr	r2, [r2, #4]
    1e12:	629a      	str	r2, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    1e14:	2200      	movs	r2, #0
    1e16:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1e18:	0019      	movs	r1, r3
    1e1a:	3210      	adds	r2, #16
    1e1c:	68cb      	ldr	r3, [r1, #12]
    1e1e:	421a      	tst	r2, r3
    1e20:	d0fc      	beq.n	1e1c <system_clock_source_enable+0x74>
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
	_system_dfll_wait_for_sync();
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    1e22:	4b0a      	ldr	r3, [pc, #40]	; (1e4c <system_clock_source_enable+0xa4>)
    1e24:	681b      	ldr	r3, [r3, #0]
    1e26:	b29b      	uxth	r3, r3
    1e28:	4a07      	ldr	r2, [pc, #28]	; (1e48 <system_clock_source_enable+0xa0>)
    1e2a:	8493      	strh	r3, [r2, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1e2c:	2000      	movs	r0, #0
    1e2e:	e008      	b.n	1e42 <system_clock_source_enable+0x9a>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    1e30:	4905      	ldr	r1, [pc, #20]	; (1e48 <system_clock_source_enable+0xa0>)
    1e32:	2244      	movs	r2, #68	; 0x44
    1e34:	5c88      	ldrb	r0, [r1, r2]
    1e36:	2302      	movs	r3, #2
    1e38:	4303      	orrs	r3, r0
    1e3a:	548b      	strb	r3, [r1, r2]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1e3c:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    1e3e:	e000      	b.n	1e42 <system_clock_source_enable+0x9a>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    1e40:	2000      	movs	r0, #0
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
}
    1e42:	4770      	bx	lr
    1e44:	0000a600 	.word	0x0000a600
    1e48:	40000800 	.word	0x40000800
    1e4c:	200000f4 	.word	0x200000f4

00001e50 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    1e50:	b5f0      	push	{r4, r5, r6, r7, lr}
    1e52:	4657      	mov	r7, sl
    1e54:	464e      	mov	r6, r9
    1e56:	4645      	mov	r5, r8
    1e58:	b4e0      	push	{r5, r6, r7}
    1e5a:	b090      	sub	sp, #64	; 0x40
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    1e5c:	22c2      	movs	r2, #194	; 0xc2
    1e5e:	00d2      	lsls	r2, r2, #3
    1e60:	4b68      	ldr	r3, [pc, #416]	; (2004 <STACK_SIZE+0x4>)
    1e62:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    1e64:	4968      	ldr	r1, [pc, #416]	; (2008 <STACK_SIZE+0x8>)
    1e66:	684b      	ldr	r3, [r1, #4]
    1e68:	221e      	movs	r2, #30
    1e6a:	4393      	bics	r3, r2
    1e6c:	3a1a      	subs	r2, #26
    1e6e:	4313      	orrs	r3, r2
    1e70:	604b      	str	r3, [r1, #4]
#elif CONF_CLOCK_GCLK_3_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_3;
#elif CONF_CLOCK_GCLK_4_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_4;
#elif CONF_CLOCK_GCLK_5_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_5;
    1e72:	3201      	adds	r2, #1
    1e74:	ab01      	add	r3, sp, #4
    1e76:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1e78:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    1e7a:	4d64      	ldr	r5, [pc, #400]	; (200c <STACK_SIZE+0xc>)
    1e7c:	b2e0      	uxtb	r0, r4
    1e7e:	a901      	add	r1, sp, #4
    1e80:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1e82:	3401      	adds	r4, #1
    1e84:	2c25      	cmp	r4, #37	; 0x25
    1e86:	d1f9      	bne.n	1e7c <system_clock_init+0x2c>
static inline void system_clock_source_xosc32k_get_config_defaults(
		struct system_clock_source_xosc32k_config *const config)
{
	Assert(config);

	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    1e88:	a80c      	add	r0, sp, #48	; 0x30
    1e8a:	2300      	movs	r3, #0
    1e8c:	7003      	strb	r3, [r0, #0]
	config->startup_time        = SYSTEM_XOSC32K_STARTUP_16384;
	config->auto_gain_control   = false;
	config->frequency           = 32768UL;
    1e8e:	2280      	movs	r2, #128	; 0x80
    1e90:	0212      	lsls	r2, r2, #8
    1e92:	6082      	str	r2, [r0, #8]
	config->enable_1khz_output  = false;
    1e94:	70c3      	strb	r3, [r0, #3]
	config->enable_32khz_output = true;
    1e96:	2201      	movs	r2, #1
    1e98:	7102      	strb	r2, [r0, #4]
	config->run_in_standby      = false;
    1e9a:	7303      	strb	r3, [r0, #12]
	config->on_demand           = true;
	config->write_once          = false;
    1e9c:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    1e9e:	2106      	movs	r1, #6
    1ea0:	7041      	strb	r1, [r0, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
    1ea2:	7082      	strb	r2, [r0, #2]
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    1ea4:	7343      	strb	r3, [r0, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    1ea6:	4b5a      	ldr	r3, [pc, #360]	; (2010 <STACK_SIZE+0x10>)
    1ea8:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    1eaa:	2005      	movs	r0, #5
    1eac:	4b59      	ldr	r3, [pc, #356]	; (2014 <STACK_SIZE+0x14>)
    1eae:	4798      	blx	r3

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    1eb0:	4954      	ldr	r1, [pc, #336]	; (2004 <STACK_SIZE+0x4>)
	xosc32k_conf.on_demand           = false;
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    1eb2:	2202      	movs	r2, #2

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    1eb4:	68cb      	ldr	r3, [r1, #12]
	xosc32k_conf.on_demand           = false;
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    1eb6:	421a      	tst	r2, r3
    1eb8:	d0fc      	beq.n	1eb4 <system_clock_init+0x64>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
    1eba:	4952      	ldr	r1, [pc, #328]	; (2004 <STACK_SIZE+0x4>)
    1ebc:	8a8a      	ldrh	r2, [r1, #20]
    1ebe:	2380      	movs	r3, #128	; 0x80
    1ec0:	4313      	orrs	r3, r2
    1ec2:	828b      	strh	r3, [r1, #20]


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			((*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >> 
    1ec4:	4c54      	ldr	r4, [pc, #336]	; (2018 <STACK_SIZE+0x18>)
#endif


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
    1ec6:	6823      	ldr	r3, [r4, #0]
    1ec8:	04da      	lsls	r2, r3, #19
    1eca:	6988      	ldr	r0, [r1, #24]
    1ecc:	0e52      	lsrs	r2, r2, #25
    1ece:	0412      	lsls	r2, r2, #16
    1ed0:	4b52      	ldr	r3, [pc, #328]	; (201c <STACK_SIZE+0x1c>)
    1ed2:	4003      	ands	r3, r0
    1ed4:	4313      	orrs	r3, r2
    1ed6:	618b      	str	r3, [r1, #24]
static inline void system_clock_source_osc32k_get_config_defaults(
		struct system_clock_source_osc32k_config *const config)
{
	Assert(config);

	config->enable_1khz_output  = true;
    1ed8:	a80a      	add	r0, sp, #40	; 0x28
    1eda:	2301      	movs	r3, #1
    1edc:	7043      	strb	r3, [r0, #1]
	config->enable_32khz_output = true;
    1ede:	7083      	strb	r3, [r0, #2]
	config->run_in_standby      = false;
	config->on_demand           = true;
    1ee0:	7103      	strb	r3, [r0, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    1ee2:	2207      	movs	r2, #7
    1ee4:	7002      	strb	r2, [r0, #0]
	config->write_once          = false;
    1ee6:	2500      	movs	r5, #0
    1ee8:	7145      	strb	r5, [r0, #5]

	osc32k_conf.startup_time        = CONF_CLOCK_OSC32K_STARTUP_TIME;
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;
    1eea:	70c3      	strb	r3, [r0, #3]

	system_clock_source_osc32k_set_config(&osc32k_conf);
    1eec:	4b4c      	ldr	r3, [pc, #304]	; (2020 <STACK_SIZE+0x20>)
    1eee:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    1ef0:	2004      	movs	r0, #4
    1ef2:	4b48      	ldr	r3, [pc, #288]	; (2014 <STACK_SIZE+0x14>)
    1ef4:	4798      	blx	r3
		struct system_clock_source_dfll_config *const config)
{
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    1ef6:	ab05      	add	r3, sp, #20
    1ef8:	2200      	movs	r2, #0
    1efa:	805d      	strh	r5, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    1efc:	809d      	strh	r5, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    1efe:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    1f00:	71da      	strb	r2, [r3, #7]
	config->on_demand       = true;

	/* Open loop mode calibration value */
	config->coarse_value    = 0x1f / 4; /* Midpoint */
	config->fine_value      = 0xff / 4; /* Midpoint */
    1f02:	213f      	movs	r1, #63	; 0x3f
    1f04:	8159      	strh	r1, [r3, #10]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    1f06:	393b      	subs	r1, #59	; 0x3b
    1f08:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    1f0a:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    1f0c:	6823      	ldr	r3, [r4, #0]
    1f0e:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    1f10:	2b3f      	cmp	r3, #63	; 0x3f
    1f12:	d100      	bne.n	1f16 <system_clock_init+0xc6>
		coarse = 0x1f;
    1f14:	3b20      	subs	r3, #32
	}
	dfll_conf.coarse_value = coarse;
    1f16:	a805      	add	r0, sp, #20
    1f18:	7203      	strb	r3, [r0, #8]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    1f1a:	23b7      	movs	r3, #183	; 0xb7
    1f1c:	00db      	lsls	r3, r3, #3
    1f1e:	8203      	strh	r3, [r0, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    1f20:	2307      	movs	r3, #7
    1f22:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    1f24:	3338      	adds	r3, #56	; 0x38
    1f26:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    1f28:	4b3e      	ldr	r3, [pc, #248]	; (2024 <STACK_SIZE+0x24>)
    1f2a:	4798      	blx	r3
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    1f2c:	a804      	add	r0, sp, #16
    1f2e:	2500      	movs	r5, #0
    1f30:	7045      	strb	r5, [r0, #1]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    1f32:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    1f34:	7085      	strb	r5, [r0, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    1f36:	4b3c      	ldr	r3, [pc, #240]	; (2028 <STACK_SIZE+0x28>)
    1f38:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    1f3a:	2006      	movs	r0, #6
    1f3c:	4b35      	ldr	r3, [pc, #212]	; (2014 <STACK_SIZE+0x14>)
    1f3e:	4699      	mov	r9, r3
    1f40:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    1f42:	4b3a      	ldr	r3, [pc, #232]	; (202c <STACK_SIZE+0x2c>)
    1f44:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    1f46:	ac01      	add	r4, sp, #4
    1f48:	2601      	movs	r6, #1
    1f4a:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    1f4c:	7065      	strb	r5, [r4, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    1f4e:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    1f50:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    1f52:	2305      	movs	r3, #5
    1f54:	7023      	strb	r3, [r4, #0]
    1f56:	0021      	movs	r1, r4
    1f58:	2001      	movs	r0, #1
    1f5a:	4b35      	ldr	r3, [pc, #212]	; (2030 <STACK_SIZE+0x30>)
    1f5c:	4698      	mov	r8, r3
    1f5e:	4798      	blx	r3
    1f60:	2001      	movs	r0, #1
    1f62:	4f34      	ldr	r7, [pc, #208]	; (2034 <STACK_SIZE+0x34>)
    1f64:	47b8      	blx	r7
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
    1f66:	7065      	strb	r5, [r4, #1]
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
	config->output_enable      = false;
    1f68:	7265      	strb	r5, [r4, #9]
    1f6a:	2304      	movs	r3, #4
    1f6c:	7023      	strb	r3, [r4, #0]
    1f6e:	331c      	adds	r3, #28
    1f70:	469a      	mov	sl, r3
    1f72:	6063      	str	r3, [r4, #4]
    1f74:	7226      	strb	r6, [r4, #8]
    1f76:	0021      	movs	r1, r4
    1f78:	2002      	movs	r0, #2
    1f7a:	47c0      	blx	r8
    1f7c:	2002      	movs	r0, #2
    1f7e:	47b8      	blx	r7
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    1f80:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    1f82:	7065      	strb	r5, [r4, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    1f84:	2306      	movs	r3, #6
    1f86:	7023      	strb	r3, [r4, #0]
#endif
	config->run_in_standby     = false;
    1f88:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    1f8a:	7265      	strb	r5, [r4, #9]
    1f8c:	0021      	movs	r1, r4
    1f8e:	2003      	movs	r0, #3
    1f90:	47c0      	blx	r8
    1f92:	2003      	movs	r0, #3
    1f94:	47b8      	blx	r7
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
    1f96:	7065      	strb	r5, [r4, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    1f98:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    1f9a:	7265      	strb	r5, [r4, #9]
    1f9c:	2303      	movs	r3, #3
    1f9e:	7023      	strb	r3, [r4, #0]
    1fa0:	4653      	mov	r3, sl
    1fa2:	6063      	str	r3, [r4, #4]
    1fa4:	0021      	movs	r1, r4
    1fa6:	2004      	movs	r0, #4
    1fa8:	47c0      	blx	r8
    1faa:	2004      	movs	r0, #4
    1fac:	47b8      	blx	r7
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    1fae:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    1fb0:	0021      	movs	r1, r4
    1fb2:	2000      	movs	r0, #0
    1fb4:	4b15      	ldr	r3, [pc, #84]	; (200c <STACK_SIZE+0xc>)
    1fb6:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
    1fb8:	2000      	movs	r0, #0
    1fba:	4b1f      	ldr	r3, [pc, #124]	; (2038 <STACK_SIZE+0x38>)
    1fbc:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    1fbe:	2007      	movs	r0, #7
    1fc0:	47c8      	blx	r9

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    1fc2:	4910      	ldr	r1, [pc, #64]	; (2004 <STACK_SIZE+0x4>)


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    1fc4:	22d0      	movs	r2, #208	; 0xd0

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    1fc6:	68cb      	ldr	r3, [r1, #12]


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    1fc8:	4013      	ands	r3, r2
    1fca:	2bd0      	cmp	r3, #208	; 0xd0
    1fcc:	d1fb      	bne.n	1fc6 <system_clock_init+0x176>
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    1fce:	4a1b      	ldr	r2, [pc, #108]	; (203c <STACK_SIZE+0x3c>)
    1fd0:	2300      	movs	r3, #0
    1fd2:	7213      	strb	r3, [r2, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    1fd4:	7253      	strb	r3, [r2, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    1fd6:	7293      	strb	r3, [r2, #10]
			break;
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    1fd8:	72d3      	strb	r3, [r2, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    1fda:	a901      	add	r1, sp, #4
    1fdc:	2201      	movs	r2, #1
    1fde:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    1fe0:	704b      	strb	r3, [r1, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    1fe2:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    1fe4:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    1fe6:	3307      	adds	r3, #7
    1fe8:	700b      	strb	r3, [r1, #0]
    1fea:	2000      	movs	r0, #0
    1fec:	4b10      	ldr	r3, [pc, #64]	; (2030 <STACK_SIZE+0x30>)
    1fee:	4798      	blx	r3
    1ff0:	2000      	movs	r0, #0
    1ff2:	4b10      	ldr	r3, [pc, #64]	; (2034 <STACK_SIZE+0x34>)
    1ff4:	4798      	blx	r3
#endif
}
    1ff6:	b010      	add	sp, #64	; 0x40
    1ff8:	bc1c      	pop	{r2, r3, r4}
    1ffa:	4690      	mov	r8, r2
    1ffc:	4699      	mov	r9, r3
    1ffe:	46a2      	mov	sl, r4
    2000:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2002:	46c0      	nop			; (mov r8, r8)
    2004:	40000800 	.word	0x40000800
    2008:	41004000 	.word	0x41004000
    200c:	00002279 	.word	0x00002279
    2010:	00001c4d 	.word	0x00001c4d
    2014:	00001da9 	.word	0x00001da9
    2018:	00806024 	.word	0x00806024
    201c:	ff80ffff 	.word	0xff80ffff
    2020:	00001bc5 	.word	0x00001bc5
    2024:	00001d25 	.word	0x00001d25
    2028:	00001b89 	.word	0x00001b89
    202c:	00002041 	.word	0x00002041
    2030:	00002065 	.word	0x00002065
    2034:	0000211d 	.word	0x0000211d
    2038:	000021ed 	.word	0x000021ed
    203c:	40000400 	.word	0x40000400

00002040 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    2040:	4a06      	ldr	r2, [pc, #24]	; (205c <system_gclk_init+0x1c>)
    2042:	6991      	ldr	r1, [r2, #24]
    2044:	2308      	movs	r3, #8
    2046:	430b      	orrs	r3, r1
    2048:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    204a:	2201      	movs	r2, #1
    204c:	4b04      	ldr	r3, [pc, #16]	; (2060 <system_gclk_init+0x20>)
    204e:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    2050:	0019      	movs	r1, r3
    2052:	780b      	ldrb	r3, [r1, #0]
    2054:	4213      	tst	r3, r2
    2056:	d1fc      	bne.n	2052 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    2058:	4770      	bx	lr
    205a:	46c0      	nop			; (mov r8, r8)
    205c:	40000400 	.word	0x40000400
    2060:	40000c00 	.word	0x40000c00

00002064 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    2064:	b570      	push	{r4, r5, r6, lr}
    2066:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    2068:	0005      	movs	r5, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    206a:	780c      	ldrb	r4, [r1, #0]
    206c:	0224      	lsls	r4, r4, #8
    206e:	4304      	orrs	r4, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    2070:	784b      	ldrb	r3, [r1, #1]
    2072:	2b00      	cmp	r3, #0
    2074:	d002      	beq.n	207c <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    2076:	2380      	movs	r3, #128	; 0x80
    2078:	02db      	lsls	r3, r3, #11
    207a:	431c      	orrs	r4, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    207c:	7a4b      	ldrb	r3, [r1, #9]
    207e:	2b00      	cmp	r3, #0
    2080:	d002      	beq.n	2088 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    2082:	2380      	movs	r3, #128	; 0x80
    2084:	031b      	lsls	r3, r3, #12
    2086:	431c      	orrs	r4, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    2088:	6848      	ldr	r0, [r1, #4]
    208a:	2801      	cmp	r0, #1
    208c:	d918      	bls.n	20c0 <system_gclk_gen_set_config+0x5c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    208e:	1e43      	subs	r3, r0, #1
    2090:	4218      	tst	r0, r3
    2092:	d110      	bne.n	20b6 <system_gclk_gen_set_config+0x52>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2094:	2802      	cmp	r0, #2
    2096:	d906      	bls.n	20a6 <system_gclk_gen_set_config+0x42>
    2098:	2302      	movs	r3, #2
    209a:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    209c:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    209e:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    20a0:	4298      	cmp	r0, r3
    20a2:	d8fb      	bhi.n	209c <system_gclk_gen_set_config+0x38>
    20a4:	e000      	b.n	20a8 <system_gclk_gen_set_config+0x44>
    20a6:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    20a8:	0212      	lsls	r2, r2, #8
    20aa:	4332      	orrs	r2, r6
    20ac:	0015      	movs	r5, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    20ae:	2380      	movs	r3, #128	; 0x80
    20b0:	035b      	lsls	r3, r3, #13
    20b2:	431c      	orrs	r4, r3
    20b4:	e004      	b.n	20c0 <system_gclk_gen_set_config+0x5c>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    20b6:	0205      	lsls	r5, r0, #8
    20b8:	4335      	orrs	r5, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    20ba:	2380      	movs	r3, #128	; 0x80
    20bc:	029b      	lsls	r3, r3, #10
    20be:	431c      	orrs	r4, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    20c0:	7a0b      	ldrb	r3, [r1, #8]
    20c2:	2b00      	cmp	r3, #0
    20c4:	d002      	beq.n	20cc <system_gclk_gen_set_config+0x68>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    20c6:	2380      	movs	r3, #128	; 0x80
    20c8:	039b      	lsls	r3, r3, #14
    20ca:	431c      	orrs	r4, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    20cc:	4a0f      	ldr	r2, [pc, #60]	; (210c <system_gclk_gen_set_config+0xa8>)
    20ce:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    20d0:	b25b      	sxtb	r3, r3
    20d2:	2b00      	cmp	r3, #0
    20d4:	dbfb      	blt.n	20ce <system_gclk_gen_set_config+0x6a>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    20d6:	4b0e      	ldr	r3, [pc, #56]	; (2110 <system_gclk_gen_set_config+0xac>)
    20d8:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    20da:	4b0e      	ldr	r3, [pc, #56]	; (2114 <system_gclk_gen_set_config+0xb0>)
    20dc:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    20de:	4a0b      	ldr	r2, [pc, #44]	; (210c <system_gclk_gen_set_config+0xa8>)
    20e0:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    20e2:	b25b      	sxtb	r3, r3
    20e4:	2b00      	cmp	r3, #0
    20e6:	dbfb      	blt.n	20e0 <system_gclk_gen_set_config+0x7c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    20e8:	4b08      	ldr	r3, [pc, #32]	; (210c <system_gclk_gen_set_config+0xa8>)
    20ea:	609d      	str	r5, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    20ec:	001a      	movs	r2, r3
    20ee:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    20f0:	b25b      	sxtb	r3, r3
    20f2:	2b00      	cmp	r3, #0
    20f4:	dbfb      	blt.n	20ee <system_gclk_gen_set_config+0x8a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    20f6:	4a05      	ldr	r2, [pc, #20]	; (210c <system_gclk_gen_set_config+0xa8>)
    20f8:	6851      	ldr	r1, [r2, #4]
    20fa:	2380      	movs	r3, #128	; 0x80
    20fc:	025b      	lsls	r3, r3, #9
    20fe:	400b      	ands	r3, r1
    2100:	431c      	orrs	r4, r3
    2102:	6054      	str	r4, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2104:	4b04      	ldr	r3, [pc, #16]	; (2118 <system_gclk_gen_set_config+0xb4>)
    2106:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2108:	bd70      	pop	{r4, r5, r6, pc}
    210a:	46c0      	nop			; (mov r8, r8)
    210c:	40000c00 	.word	0x40000c00
    2110:	00000909 	.word	0x00000909
    2114:	40000c08 	.word	0x40000c08
    2118:	00000949 	.word	0x00000949

0000211c <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    211c:	b510      	push	{r4, lr}
    211e:	0004      	movs	r4, r0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2120:	4a0b      	ldr	r2, [pc, #44]	; (2150 <system_gclk_gen_enable+0x34>)
    2122:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    2124:	b25b      	sxtb	r3, r3
    2126:	2b00      	cmp	r3, #0
    2128:	dbfb      	blt.n	2122 <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    212a:	4b0a      	ldr	r3, [pc, #40]	; (2154 <system_gclk_gen_enable+0x38>)
    212c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    212e:	4b0a      	ldr	r3, [pc, #40]	; (2158 <system_gclk_gen_enable+0x3c>)
    2130:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2132:	4a07      	ldr	r2, [pc, #28]	; (2150 <system_gclk_gen_enable+0x34>)
    2134:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    2136:	b25b      	sxtb	r3, r3
    2138:	2b00      	cmp	r3, #0
    213a:	dbfb      	blt.n	2134 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    213c:	4a04      	ldr	r2, [pc, #16]	; (2150 <system_gclk_gen_enable+0x34>)
    213e:	6853      	ldr	r3, [r2, #4]
    2140:	2180      	movs	r1, #128	; 0x80
    2142:	0249      	lsls	r1, r1, #9
    2144:	430b      	orrs	r3, r1
    2146:	6053      	str	r3, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2148:	4b04      	ldr	r3, [pc, #16]	; (215c <system_gclk_gen_enable+0x40>)
    214a:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    214c:	bd10      	pop	{r4, pc}
    214e:	46c0      	nop			; (mov r8, r8)
    2150:	40000c00 	.word	0x40000c00
    2154:	00000909 	.word	0x00000909
    2158:	40000c04 	.word	0x40000c04
    215c:	00000949 	.word	0x00000949

00002160 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    2160:	b570      	push	{r4, r5, r6, lr}
    2162:	0004      	movs	r4, r0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2164:	4a1a      	ldr	r2, [pc, #104]	; (21d0 <system_gclk_gen_get_hz+0x70>)
    2166:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    2168:	b25b      	sxtb	r3, r3
    216a:	2b00      	cmp	r3, #0
    216c:	dbfb      	blt.n	2166 <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    216e:	4b19      	ldr	r3, [pc, #100]	; (21d4 <system_gclk_gen_get_hz+0x74>)
    2170:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2172:	4b19      	ldr	r3, [pc, #100]	; (21d8 <system_gclk_gen_get_hz+0x78>)
    2174:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2176:	4a16      	ldr	r2, [pc, #88]	; (21d0 <system_gclk_gen_get_hz+0x70>)
    2178:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    217a:	b25b      	sxtb	r3, r3
    217c:	2b00      	cmp	r3, #0
    217e:	dbfb      	blt.n	2178 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    2180:	4e13      	ldr	r6, [pc, #76]	; (21d0 <system_gclk_gen_get_hz+0x70>)
    2182:	6870      	ldr	r0, [r6, #4]
    2184:	04c0      	lsls	r0, r0, #19
    2186:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    2188:	4b14      	ldr	r3, [pc, #80]	; (21dc <system_gclk_gen_get_hz+0x7c>)
    218a:	4798      	blx	r3
    218c:	0005      	movs	r5, r0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    218e:	4b12      	ldr	r3, [pc, #72]	; (21d8 <system_gclk_gen_get_hz+0x78>)
    2190:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    2192:	6876      	ldr	r6, [r6, #4]
    2194:	02f6      	lsls	r6, r6, #11
    2196:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2198:	4b11      	ldr	r3, [pc, #68]	; (21e0 <system_gclk_gen_get_hz+0x80>)
    219a:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    219c:	4a0c      	ldr	r2, [pc, #48]	; (21d0 <system_gclk_gen_get_hz+0x70>)
    219e:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    21a0:	b25b      	sxtb	r3, r3
    21a2:	2b00      	cmp	r3, #0
    21a4:	dbfb      	blt.n	219e <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    21a6:	4b0a      	ldr	r3, [pc, #40]	; (21d0 <system_gclk_gen_get_hz+0x70>)
    21a8:	689c      	ldr	r4, [r3, #8]
    21aa:	0224      	lsls	r4, r4, #8
    21ac:	0c24      	lsrs	r4, r4, #16
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    21ae:	4b0d      	ldr	r3, [pc, #52]	; (21e4 <system_gclk_gen_get_hz+0x84>)
    21b0:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    21b2:	2e00      	cmp	r6, #0
    21b4:	d107      	bne.n	21c6 <system_gclk_gen_get_hz+0x66>
    21b6:	2c01      	cmp	r4, #1
    21b8:	d907      	bls.n	21ca <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    21ba:	0021      	movs	r1, r4
    21bc:	0028      	movs	r0, r5
    21be:	4b0a      	ldr	r3, [pc, #40]	; (21e8 <system_gclk_gen_get_hz+0x88>)
    21c0:	4798      	blx	r3
    21c2:	0005      	movs	r5, r0
    21c4:	e001      	b.n	21ca <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    21c6:	3401      	adds	r4, #1
    21c8:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    21ca:	0028      	movs	r0, r5
    21cc:	bd70      	pop	{r4, r5, r6, pc}
    21ce:	46c0      	nop			; (mov r8, r8)
    21d0:	40000c00 	.word	0x40000c00
    21d4:	00000909 	.word	0x00000909
    21d8:	40000c04 	.word	0x40000c04
    21dc:	00001af9 	.word	0x00001af9
    21e0:	40000c08 	.word	0x40000c08
    21e4:	00000949 	.word	0x00000949
    21e8:	00007a11 	.word	0x00007a11

000021ec <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    21ec:	b510      	push	{r4, lr}
    21ee:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    21f0:	4b06      	ldr	r3, [pc, #24]	; (220c <system_gclk_chan_enable+0x20>)
    21f2:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    21f4:	4b06      	ldr	r3, [pc, #24]	; (2210 <system_gclk_chan_enable+0x24>)
    21f6:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    21f8:	4a06      	ldr	r2, [pc, #24]	; (2214 <system_gclk_chan_enable+0x28>)
    21fa:	8851      	ldrh	r1, [r2, #2]
    21fc:	2380      	movs	r3, #128	; 0x80
    21fe:	01db      	lsls	r3, r3, #7
    2200:	430b      	orrs	r3, r1
    2202:	8053      	strh	r3, [r2, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2204:	4b04      	ldr	r3, [pc, #16]	; (2218 <system_gclk_chan_enable+0x2c>)
    2206:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2208:	bd10      	pop	{r4, pc}
    220a:	46c0      	nop			; (mov r8, r8)
    220c:	00000909 	.word	0x00000909
    2210:	40000c02 	.word	0x40000c02
    2214:	40000c00 	.word	0x40000c00
    2218:	00000949 	.word	0x00000949

0000221c <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    221c:	b510      	push	{r4, lr}
    221e:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2220:	4b0f      	ldr	r3, [pc, #60]	; (2260 <system_gclk_chan_disable+0x44>)
    2222:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2224:	4b0f      	ldr	r3, [pc, #60]	; (2264 <system_gclk_chan_disable+0x48>)
    2226:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    2228:	4b0f      	ldr	r3, [pc, #60]	; (2268 <system_gclk_chan_disable+0x4c>)
    222a:	885a      	ldrh	r2, [r3, #2]
    222c:	0512      	lsls	r2, r2, #20
    222e:	0f10      	lsrs	r0, r2, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    2230:	8859      	ldrh	r1, [r3, #2]
    2232:	4a0e      	ldr	r2, [pc, #56]	; (226c <system_gclk_chan_disable+0x50>)
    2234:	400a      	ands	r2, r1
    2236:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    2238:	8859      	ldrh	r1, [r3, #2]
    223a:	4a0d      	ldr	r2, [pc, #52]	; (2270 <system_gclk_chan_disable+0x54>)
    223c:	400a      	ands	r2, r1
    223e:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    2240:	0019      	movs	r1, r3
    2242:	2280      	movs	r2, #128	; 0x80
    2244:	01d2      	lsls	r2, r2, #7
    2246:	884b      	ldrh	r3, [r1, #2]
    2248:	4213      	tst	r3, r2
    224a:	d1fc      	bne.n	2246 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    224c:	4906      	ldr	r1, [pc, #24]	; (2268 <system_gclk_chan_disable+0x4c>)
    224e:	884c      	ldrh	r4, [r1, #2]
    2250:	0202      	lsls	r2, r0, #8
    2252:	4b06      	ldr	r3, [pc, #24]	; (226c <system_gclk_chan_disable+0x50>)
    2254:	4023      	ands	r3, r4
    2256:	4313      	orrs	r3, r2
    2258:	804b      	strh	r3, [r1, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    225a:	4b06      	ldr	r3, [pc, #24]	; (2274 <system_gclk_chan_disable+0x58>)
    225c:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    225e:	bd10      	pop	{r4, pc}
    2260:	00000909 	.word	0x00000909
    2264:	40000c02 	.word	0x40000c02
    2268:	40000c00 	.word	0x40000c00
    226c:	fffff0ff 	.word	0xfffff0ff
    2270:	ffffbfff 	.word	0xffffbfff
    2274:	00000949 	.word	0x00000949

00002278 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    2278:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    227a:	780c      	ldrb	r4, [r1, #0]
    227c:	0224      	lsls	r4, r4, #8
    227e:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    2280:	4b02      	ldr	r3, [pc, #8]	; (228c <system_gclk_chan_set_config+0x14>)
    2282:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    2284:	b2a4      	uxth	r4, r4
    2286:	4b02      	ldr	r3, [pc, #8]	; (2290 <system_gclk_chan_set_config+0x18>)
    2288:	805c      	strh	r4, [r3, #2]
}
    228a:	bd10      	pop	{r4, pc}
    228c:	0000221d 	.word	0x0000221d
    2290:	40000c00 	.word	0x40000c00

00002294 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    2294:	b510      	push	{r4, lr}
    2296:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2298:	4b06      	ldr	r3, [pc, #24]	; (22b4 <system_gclk_chan_get_hz+0x20>)
    229a:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    229c:	4b06      	ldr	r3, [pc, #24]	; (22b8 <system_gclk_chan_get_hz+0x24>)
    229e:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    22a0:	4b06      	ldr	r3, [pc, #24]	; (22bc <system_gclk_chan_get_hz+0x28>)
    22a2:	885c      	ldrh	r4, [r3, #2]
    22a4:	0524      	lsls	r4, r4, #20
    22a6:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    22a8:	4b05      	ldr	r3, [pc, #20]	; (22c0 <system_gclk_chan_get_hz+0x2c>)
    22aa:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    22ac:	0020      	movs	r0, r4
    22ae:	4b05      	ldr	r3, [pc, #20]	; (22c4 <system_gclk_chan_get_hz+0x30>)
    22b0:	4798      	blx	r3
}
    22b2:	bd10      	pop	{r4, pc}
    22b4:	00000909 	.word	0x00000909
    22b8:	40000c02 	.word	0x40000c02
    22bc:	40000c00 	.word	0x40000c00
    22c0:	00000949 	.word	0x00000949
    22c4:	00002161 	.word	0x00002161

000022c8 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    22c8:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    22ca:	78d3      	ldrb	r3, [r2, #3]
    22cc:	2b00      	cmp	r3, #0
    22ce:	d11e      	bne.n	230e <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    22d0:	7813      	ldrb	r3, [r2, #0]
    22d2:	2b80      	cmp	r3, #128	; 0x80
    22d4:	d004      	beq.n	22e0 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    22d6:	061b      	lsls	r3, r3, #24
    22d8:	2480      	movs	r4, #128	; 0x80
    22da:	0264      	lsls	r4, r4, #9
    22dc:	4323      	orrs	r3, r4
    22de:	e000      	b.n	22e2 <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    22e0:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    22e2:	7854      	ldrb	r4, [r2, #1]
    22e4:	2502      	movs	r5, #2
    22e6:	43ac      	bics	r4, r5
    22e8:	d10a      	bne.n	2300 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    22ea:	7894      	ldrb	r4, [r2, #2]
    22ec:	2c00      	cmp	r4, #0
    22ee:	d103      	bne.n	22f8 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    22f0:	2480      	movs	r4, #128	; 0x80
    22f2:	02a4      	lsls	r4, r4, #10
    22f4:	4323      	orrs	r3, r4
    22f6:	e002      	b.n	22fe <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    22f8:	24c0      	movs	r4, #192	; 0xc0
    22fa:	02e4      	lsls	r4, r4, #11
    22fc:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    22fe:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2300:	7854      	ldrb	r4, [r2, #1]
    2302:	3c01      	subs	r4, #1
    2304:	2c01      	cmp	r4, #1
    2306:	d812      	bhi.n	232e <_system_pinmux_config+0x66>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    2308:	4c18      	ldr	r4, [pc, #96]	; (236c <_system_pinmux_config+0xa4>)
    230a:	4023      	ands	r3, r4
    230c:	e00f      	b.n	232e <_system_pinmux_config+0x66>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    230e:	6041      	str	r1, [r0, #4]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2310:	040b      	lsls	r3, r1, #16
    2312:	0c1b      	lsrs	r3, r3, #16
    2314:	24a0      	movs	r4, #160	; 0xa0
    2316:	05e4      	lsls	r4, r4, #23
    2318:	4323      	orrs	r3, r4
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    231a:	6283      	str	r3, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    231c:	0c0b      	lsrs	r3, r1, #16
    231e:	24d0      	movs	r4, #208	; 0xd0
    2320:	0624      	lsls	r4, r4, #24
    2322:	4323      	orrs	r3, r4
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2324:	6283      	str	r3, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    2326:	78d3      	ldrb	r3, [r2, #3]
    2328:	2b00      	cmp	r3, #0
    232a:	d018      	beq.n	235e <_system_pinmux_config+0x96>
    232c:	e01c      	b.n	2368 <_system_pinmux_config+0xa0>

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    232e:	040c      	lsls	r4, r1, #16
    2330:	0c24      	lsrs	r4, r4, #16
    2332:	25a0      	movs	r5, #160	; 0xa0
    2334:	05ed      	lsls	r5, r5, #23
    2336:	432c      	orrs	r4, r5
    2338:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    233a:	6284      	str	r4, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    233c:	0c0c      	lsrs	r4, r1, #16
    233e:	25d0      	movs	r5, #208	; 0xd0
    2340:	062d      	lsls	r5, r5, #24
    2342:	432c      	orrs	r4, r5
    2344:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2346:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    2348:	78d4      	ldrb	r4, [r2, #3]
    234a:	2c00      	cmp	r4, #0
    234c:	d10c      	bne.n	2368 <_system_pinmux_config+0xa0>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    234e:	035b      	lsls	r3, r3, #13
    2350:	d505      	bpl.n	235e <_system_pinmux_config+0x96>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    2352:	7893      	ldrb	r3, [r2, #2]
    2354:	2b01      	cmp	r3, #1
    2356:	d101      	bne.n	235c <_system_pinmux_config+0x94>
				port->OUTSET.reg = pin_mask;
    2358:	6181      	str	r1, [r0, #24]
    235a:	e000      	b.n	235e <_system_pinmux_config+0x96>
			} else {
				port->OUTCLR.reg = pin_mask;
    235c:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    235e:	7853      	ldrb	r3, [r2, #1]
    2360:	3b01      	subs	r3, #1
    2362:	2b01      	cmp	r3, #1
    2364:	d800      	bhi.n	2368 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    2366:	6081      	str	r1, [r0, #8]
		}
	}
}
    2368:	bd30      	pop	{r4, r5, pc}
    236a:	46c0      	nop			; (mov r8, r8)
    236c:	fffbffff 	.word	0xfffbffff

00002370 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    2370:	b510      	push	{r4, lr}
    2372:	0003      	movs	r3, r0
    2374:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2376:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    2378:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    237a:	2900      	cmp	r1, #0
    237c:	d104      	bne.n	2388 <system_pinmux_pin_set_config+0x18>
		return &(ports[port_index]->Group[group_index]);
    237e:	0958      	lsrs	r0, r3, #5
    2380:	01c0      	lsls	r0, r0, #7
    2382:	4905      	ldr	r1, [pc, #20]	; (2398 <system_pinmux_pin_set_config+0x28>)
    2384:	468c      	mov	ip, r1
    2386:	4460      	add	r0, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));

	_system_pinmux_config(port, pin_mask, config);
    2388:	211f      	movs	r1, #31
    238a:	400b      	ands	r3, r1
    238c:	391e      	subs	r1, #30
    238e:	4099      	lsls	r1, r3
    2390:	4b02      	ldr	r3, [pc, #8]	; (239c <system_pinmux_pin_set_config+0x2c>)
    2392:	4798      	blx	r3
}
    2394:	bd10      	pop	{r4, pc}
    2396:	46c0      	nop			; (mov r8, r8)
    2398:	41004400 	.word	0x41004400
    239c:	000022c9 	.word	0x000022c9

000023a0 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    23a0:	4770      	bx	lr
    23a2:	46c0      	nop			; (mov r8, r8)

000023a4 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    23a4:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    23a6:	4b05      	ldr	r3, [pc, #20]	; (23bc <system_init+0x18>)
    23a8:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    23aa:	4b05      	ldr	r3, [pc, #20]	; (23c0 <system_init+0x1c>)
    23ac:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    23ae:	4b05      	ldr	r3, [pc, #20]	; (23c4 <system_init+0x20>)
    23b0:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    23b2:	4b05      	ldr	r3, [pc, #20]	; (23c8 <system_init+0x24>)
    23b4:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    23b6:	4b05      	ldr	r3, [pc, #20]	; (23cc <system_init+0x28>)
    23b8:	4798      	blx	r3
}
    23ba:	bd10      	pop	{r4, pc}
    23bc:	00001e51 	.word	0x00001e51
    23c0:	00000979 	.word	0x00000979
    23c4:	000023a1 	.word	0x000023a1
    23c8:	00000b35 	.word	0x00000b35
    23cc:	000023a1 	.word	0x000023a1

000023d0 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    23d0:	1c93      	adds	r3, r2, #2
    23d2:	009b      	lsls	r3, r3, #2
    23d4:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    23d6:	2a02      	cmp	r2, #2
    23d8:	d104      	bne.n	23e4 <tc_register_callback+0x14>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    23da:	7e02      	ldrb	r2, [r0, #24]
    23dc:	2310      	movs	r3, #16
    23de:	4313      	orrs	r3, r2
    23e0:	7603      	strb	r3, [r0, #24]
    23e2:	e00b      	b.n	23fc <tc_register_callback+0x2c>
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    23e4:	2a03      	cmp	r2, #3
    23e6:	d104      	bne.n	23f2 <tc_register_callback+0x22>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    23e8:	7e02      	ldrb	r2, [r0, #24]
    23ea:	2320      	movs	r3, #32
    23ec:	4313      	orrs	r3, r2
    23ee:	7603      	strb	r3, [r0, #24]
    23f0:	e004      	b.n	23fc <tc_register_callback+0x2c>
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    23f2:	2301      	movs	r3, #1
    23f4:	4093      	lsls	r3, r2
    23f6:	7e02      	ldrb	r2, [r0, #24]
    23f8:	4313      	orrs	r3, r2
    23fa:	7603      	strb	r3, [r0, #24]
	}
	return STATUS_OK;
}
    23fc:	2000      	movs	r0, #0
    23fe:	4770      	bx	lr

00002400 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    2400:	b570      	push	{r4, r5, r6, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    2402:	0080      	lsls	r0, r0, #2
    2404:	4b14      	ldr	r3, [pc, #80]	; (2458 <_tc_interrupt_handler+0x58>)
    2406:	58c5      	ldr	r5, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    2408:	682b      	ldr	r3, [r5, #0]
    240a:	7b9c      	ldrb	r4, [r3, #14]
    240c:	7e2b      	ldrb	r3, [r5, #24]
    240e:	401c      	ands	r4, r3
    2410:	7e6b      	ldrb	r3, [r5, #25]
    2412:	401c      	ands	r4, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    2414:	07e3      	lsls	r3, r4, #31
    2416:	d505      	bpl.n	2424 <_tc_interrupt_handler+0x24>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    2418:	0028      	movs	r0, r5
    241a:	68ab      	ldr	r3, [r5, #8]
    241c:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    241e:	2301      	movs	r3, #1
    2420:	682a      	ldr	r2, [r5, #0]
    2422:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    2424:	07a3      	lsls	r3, r4, #30
    2426:	d505      	bpl.n	2434 <_tc_interrupt_handler+0x34>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
    2428:	0028      	movs	r0, r5
    242a:	68eb      	ldr	r3, [r5, #12]
    242c:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    242e:	2302      	movs	r3, #2
    2430:	682a      	ldr	r2, [r5, #0]
    2432:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    2434:	06e3      	lsls	r3, r4, #27
    2436:	d505      	bpl.n	2444 <_tc_interrupt_handler+0x44>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    2438:	0028      	movs	r0, r5
    243a:	692b      	ldr	r3, [r5, #16]
    243c:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    243e:	2310      	movs	r3, #16
    2440:	682a      	ldr	r2, [r5, #0]
    2442:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    2444:	06a3      	lsls	r3, r4, #26
    2446:	d505      	bpl.n	2454 <_tc_interrupt_handler+0x54>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    2448:	0028      	movs	r0, r5
    244a:	696b      	ldr	r3, [r5, #20]
    244c:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    244e:	682b      	ldr	r3, [r5, #0]
    2450:	2220      	movs	r2, #32
    2452:	739a      	strb	r2, [r3, #14]
	}
}
    2454:	bd70      	pop	{r4, r5, r6, pc}
    2456:	46c0      	nop			; (mov r8, r8)
    2458:	20002120 	.word	0x20002120

0000245c <TC3_Handler>:
#if (SAML21E) || (SAML21G)
	_TC_INTERRUPT_HANDLER(0,0)
	_TC_INTERRUPT_HANDLER(1,1)
	_TC_INTERRUPT_HANDLER(4,2)
#else
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    245c:	b510      	push	{r4, lr}
    245e:	2000      	movs	r0, #0
    2460:	4b01      	ldr	r3, [pc, #4]	; (2468 <TC3_Handler+0xc>)
    2462:	4798      	blx	r3
    2464:	bd10      	pop	{r4, pc}
    2466:	46c0      	nop			; (mov r8, r8)
    2468:	00002401 	.word	0x00002401

0000246c <TC4_Handler>:
    246c:	b510      	push	{r4, lr}
    246e:	2001      	movs	r0, #1
    2470:	4b01      	ldr	r3, [pc, #4]	; (2478 <TC4_Handler+0xc>)
    2472:	4798      	blx	r3
    2474:	bd10      	pop	{r4, pc}
    2476:	46c0      	nop			; (mov r8, r8)
    2478:	00002401 	.word	0x00002401

0000247c <TC5_Handler>:
    247c:	b510      	push	{r4, lr}
    247e:	2002      	movs	r0, #2
    2480:	4b01      	ldr	r3, [pc, #4]	; (2488 <TC5_Handler+0xc>)
    2482:	4798      	blx	r3
    2484:	bd10      	pop	{r4, pc}
    2486:	46c0      	nop			; (mov r8, r8)
    2488:	00002401 	.word	0x00002401

0000248c <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    248c:	b530      	push	{r4, r5, lr}
    248e:	b085      	sub	sp, #20
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    2490:	aa01      	add	r2, sp, #4
    2492:	4b0b      	ldr	r3, [pc, #44]	; (24c0 <_tc_get_inst_index+0x34>)
    2494:	cb32      	ldmia	r3!, {r1, r4, r5}
    2496:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    2498:	9b01      	ldr	r3, [sp, #4]
    249a:	4298      	cmp	r0, r3
    249c:	d00a      	beq.n	24b4 <_tc_get_inst_index+0x28>
    249e:	9b02      	ldr	r3, [sp, #8]
    24a0:	4298      	cmp	r0, r3
    24a2:	d005      	beq.n	24b0 <_tc_get_inst_index+0x24>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    24a4:	2300      	movs	r3, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    24a6:	9a03      	ldr	r2, [sp, #12]
    24a8:	4282      	cmp	r2, r0
    24aa:	d105      	bne.n	24b8 <_tc_get_inst_index+0x2c>
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    24ac:	3302      	adds	r3, #2
    24ae:	e002      	b.n	24b6 <_tc_get_inst_index+0x2a>
    24b0:	2301      	movs	r3, #1
    24b2:	e000      	b.n	24b6 <_tc_get_inst_index+0x2a>
    24b4:	2300      	movs	r3, #0
		if (hw == tc_modules[i]) {
			return i;
    24b6:	b2db      	uxtb	r3, r3
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    24b8:	0018      	movs	r0, r3
    24ba:	b005      	add	sp, #20
    24bc:	bd30      	pop	{r4, r5, pc}
    24be:	46c0      	nop			; (mov r8, r8)
    24c0:	0000a624 	.word	0x0000a624

000024c4 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    24c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    24c6:	464f      	mov	r7, r9
    24c8:	4646      	mov	r6, r8
    24ca:	b4c0      	push	{r6, r7}
    24cc:	b087      	sub	sp, #28
    24ce:	0004      	movs	r4, r0
    24d0:	000e      	movs	r6, r1
    24d2:	4690      	mov	r8, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    24d4:	0008      	movs	r0, r1
    24d6:	4b92      	ldr	r3, [pc, #584]	; (2720 <tc_init+0x25c>)
    24d8:	4798      	blx	r3
    24da:	4681      	mov	r9, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    24dc:	4d91      	ldr	r5, [pc, #580]	; (2724 <tc_init+0x260>)
    24de:	0029      	movs	r1, r5
    24e0:	310c      	adds	r1, #12
    24e2:	2203      	movs	r2, #3
    24e4:	a805      	add	r0, sp, #20
    24e6:	4f90      	ldr	r7, [pc, #576]	; (2728 <tc_init+0x264>)
    24e8:	47b8      	blx	r7
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    24ea:	0029      	movs	r1, r5
    24ec:	3110      	adds	r1, #16
    24ee:	2206      	movs	r2, #6
    24f0:	a803      	add	r0, sp, #12
    24f2:	47b8      	blx	r7
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    24f4:	2300      	movs	r3, #0
    24f6:	60a3      	str	r3, [r4, #8]
    24f8:	60e3      	str	r3, [r4, #12]
    24fa:	6123      	str	r3, [r4, #16]
    24fc:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    24fe:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    2500:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    2502:	464b      	mov	r3, r9
    2504:	009a      	lsls	r2, r3, #2
    2506:	4b89      	ldr	r3, [pc, #548]	; (272c <tc_init+0x268>)
    2508:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    250a:	6026      	str	r6, [r4, #0]
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    250c:	4643      	mov	r3, r8
    250e:	789b      	ldrb	r3, [r3, #2]
    2510:	2b08      	cmp	r3, #8
    2512:	d104      	bne.n	251e <tc_init+0x5a>
			((instance + TC_INSTANCE_OFFSET) & 0x01)) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2514:	2017      	movs	r0, #23
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    2516:	464a      	mov	r2, r9
    2518:	07d2      	lsls	r2, r2, #31
    251a:	d400      	bmi.n	251e <tc_init+0x5a>
    251c:	e0fb      	b.n	2716 <tc_init+0x252>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    251e:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    2520:	8833      	ldrh	r3, [r6, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    2522:	2005      	movs	r0, #5
	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    2524:	07db      	lsls	r3, r3, #31
    2526:	d500      	bpl.n	252a <tc_init+0x66>
    2528:	e0f5      	b.n	2716 <tc_init+0x252>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    252a:	7bf3      	ldrb	r3, [r6, #15]
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
    252c:	3017      	adds	r0, #23
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    252e:	06db      	lsls	r3, r3, #27
    2530:	d500      	bpl.n	2534 <tc_init+0x70>
    2532:	e0f0      	b.n	2716 <tc_init+0x252>
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
	}

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    2534:	8833      	ldrh	r3, [r6, #0]
    2536:	079b      	lsls	r3, r3, #30
    2538:	d500      	bpl.n	253c <tc_init+0x78>
    253a:	e0ec      	b.n	2716 <tc_init+0x252>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
    253c:	4643      	mov	r3, r8
    253e:	7c1b      	ldrb	r3, [r3, #16]
    2540:	2b00      	cmp	r3, #0
    2542:	d00c      	beq.n	255e <tc_init+0x9a>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    2544:	a902      	add	r1, sp, #8
    2546:	2301      	movs	r3, #1
    2548:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    254a:	2200      	movs	r2, #0
    254c:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    254e:	4642      	mov	r2, r8
    2550:	7e12      	ldrb	r2, [r2, #24]
    2552:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    2554:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    2556:	4643      	mov	r3, r8
    2558:	7d18      	ldrb	r0, [r3, #20]
    255a:	4b75      	ldr	r3, [pc, #468]	; (2730 <tc_init+0x26c>)
    255c:	4798      	blx	r3
				config->pwm_channel[0].pin_out, &pin_config);
	}

	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
    255e:	4643      	mov	r3, r8
    2560:	7f1b      	ldrb	r3, [r3, #28]
    2562:	2b00      	cmp	r3, #0
    2564:	d00d      	beq.n	2582 <tc_init+0xbe>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    2566:	a902      	add	r1, sp, #8
    2568:	2301      	movs	r3, #1
    256a:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    256c:	2200      	movs	r2, #0
    256e:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    2570:	4642      	mov	r2, r8
    2572:	6a52      	ldr	r2, [r2, #36]	; 0x24
    2574:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    2576:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    2578:	4643      	mov	r3, r8
    257a:	6a1b      	ldr	r3, [r3, #32]
    257c:	b2d8      	uxtb	r0, r3
    257e:	4b6c      	ldr	r3, [pc, #432]	; (2730 <tc_init+0x26c>)
    2580:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    2582:	496c      	ldr	r1, [pc, #432]	; (2734 <tc_init+0x270>)
    2584:	6a0b      	ldr	r3, [r1, #32]
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			inst_pm_apbmask[instance]);
    2586:	464a      	mov	r2, r9
    2588:	0052      	lsls	r2, r2, #1
    258a:	a803      	add	r0, sp, #12
    258c:	5a12      	ldrh	r2, [r2, r0]
    258e:	4313      	orrs	r3, r2
    2590:	620b      	str	r3, [r1, #32]

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    2592:	4643      	mov	r3, r8
    2594:	789b      	ldrb	r3, [r3, #2]
    2596:	2b08      	cmp	r3, #8
    2598:	d106      	bne.n	25a8 <tc_init+0xe4>
    259a:	6a0b      	ldr	r3, [r1, #32]
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
				inst_pm_apbmask[instance + 1]);
    259c:	464a      	mov	r2, r9
    259e:	3201      	adds	r2, #1
    25a0:	0052      	lsls	r2, r2, #1
    25a2:	5a12      	ldrh	r2, [r2, r0]
    25a4:	4313      	orrs	r3, r2
    25a6:	620b      	str	r3, [r1, #32]
	}

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = config->clock_source;
    25a8:	a901      	add	r1, sp, #4
    25aa:	4643      	mov	r3, r8
    25ac:	781b      	ldrb	r3, [r3, #0]
    25ae:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    25b0:	ab05      	add	r3, sp, #20
    25b2:	464a      	mov	r2, r9
    25b4:	5c9d      	ldrb	r5, [r3, r2]
    25b6:	0028      	movs	r0, r5
    25b8:	4b5f      	ldr	r3, [pc, #380]	; (2738 <tc_init+0x274>)
    25ba:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    25bc:	0028      	movs	r0, r5
    25be:	4b5f      	ldr	r3, [pc, #380]	; (273c <tc_init+0x278>)
    25c0:	4798      	blx	r3

	/* Set ctrla register */
	ctrla_tmp =
    25c2:	4643      	mov	r3, r8
    25c4:	7898      	ldrb	r0, [r3, #2]
    25c6:	799b      	ldrb	r3, [r3, #6]
    25c8:	0002      	movs	r2, r0
    25ca:	431a      	orrs	r2, r3
    25cc:	4643      	mov	r3, r8
    25ce:	8918      	ldrh	r0, [r3, #8]
    25d0:	889b      	ldrh	r3, [r3, #4]
    25d2:	4303      	orrs	r3, r0
    25d4:	431a      	orrs	r2, r3
    25d6:	0010      	movs	r0, r2
			(uint32_t)config->counter_size |
			(uint32_t)config->wave_generation |
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;

	if (config->run_in_standby) {
    25d8:	4643      	mov	r3, r8
    25da:	785b      	ldrb	r3, [r3, #1]
    25dc:	2b00      	cmp	r3, #0
    25de:	d002      	beq.n	25e6 <tc_init+0x122>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    25e0:	2380      	movs	r3, #128	; 0x80
    25e2:	011b      	lsls	r3, r3, #4
    25e4:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    25e6:	6821      	ldr	r1, [r4, #0]
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    25e8:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    25ea:	7bcb      	ldrb	r3, [r1, #15]
    25ec:	4393      	bics	r3, r2
    25ee:	d1fc      	bne.n	25ea <tc_init+0x126>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    25f0:	8030      	strh	r0, [r6, #0]

	/* Set ctrlb register */
	if (config->oneshot) {
    25f2:	4643      	mov	r3, r8
    25f4:	7b58      	ldrb	r0, [r3, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    25f6:	1e43      	subs	r3, r0, #1
    25f8:	4198      	sbcs	r0, r3
    25fa:	0080      	lsls	r0, r0, #2
	}

	if (config->count_direction) {
    25fc:	4643      	mov	r3, r8
    25fe:	7b9b      	ldrb	r3, [r3, #14]
    2600:	2b00      	cmp	r3, #0
    2602:	d001      	beq.n	2608 <tc_init+0x144>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    2604:	2301      	movs	r3, #1
    2606:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2608:	6821      	ldr	r1, [r4, #0]
	}

	/* Clear old ctrlb configuration */
	while (tc_is_syncing(module_inst)) {
    260a:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    260c:	7bcb      	ldrb	r3, [r1, #15]
    260e:	4393      	bics	r3, r2
    2610:	d1fc      	bne.n	260c <tc_init+0x148>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    2612:	33ff      	adds	r3, #255	; 0xff
    2614:	7133      	strb	r3, [r6, #4]

	/* Check if we actually need to go into a wait state. */
	if (ctrlbset_tmp) {
    2616:	2800      	cmp	r0, #0
    2618:	d005      	beq.n	2626 <tc_init+0x162>
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    261a:	6821      	ldr	r1, [r4, #0]
		while (tc_is_syncing(module_inst)) {
    261c:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    261e:	7bcb      	ldrb	r3, [r1, #15]
    2620:	4393      	bics	r3, r2
    2622:	d1fc      	bne.n	261e <tc_init+0x15a>
			/* Wait for sync */
		}
		/* Write configuration to register */
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    2624:	7170      	strb	r0, [r6, #5]
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
    2626:	4643      	mov	r3, r8
    2628:	7a98      	ldrb	r0, [r3, #10]
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    262a:	7adb      	ldrb	r3, [r3, #11]
    262c:	2b00      	cmp	r3, #0
    262e:	d001      	beq.n	2634 <tc_init+0x170>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    2630:	2310      	movs	r3, #16
    2632:	4318      	orrs	r0, r3
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    2634:	4643      	mov	r3, r8
    2636:	7b1b      	ldrb	r3, [r3, #12]
    2638:	2b00      	cmp	r3, #0
    263a:	d001      	beq.n	2640 <tc_init+0x17c>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    263c:	2320      	movs	r3, #32
    263e:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2640:	6821      	ldr	r1, [r4, #0]
		}
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    2642:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2644:	7bcb      	ldrb	r3, [r1, #15]
    2646:	4393      	bics	r3, r2
    2648:	d1fc      	bne.n	2644 <tc_init+0x180>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    264a:	71b0      	strb	r0, [r6, #6]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    264c:	6822      	ldr	r2, [r4, #0]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    264e:	217f      	movs	r1, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2650:	7bd3      	ldrb	r3, [r2, #15]
    2652:	438b      	bics	r3, r1
    2654:	d1fc      	bne.n	2650 <tc_init+0x18c>
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    2656:	7923      	ldrb	r3, [r4, #4]
    2658:	2b04      	cmp	r3, #4
    265a:	d005      	beq.n	2668 <tc_init+0x1a4>
    265c:	2b08      	cmp	r3, #8
    265e:	d041      	beq.n	26e4 <tc_init+0x220>

			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
    2660:	2017      	movs	r0, #23
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    2662:	2b00      	cmp	r3, #0
    2664:	d157      	bne.n	2716 <tc_init+0x252>
    2666:	e024      	b.n	26b2 <tc_init+0x1ee>
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
    2668:	217f      	movs	r1, #127	; 0x7f
    266a:	7bd3      	ldrb	r3, [r2, #15]
    266c:	438b      	bics	r3, r1
    266e:	d1fc      	bne.n	266a <tc_init+0x1a6>
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
					config->counter_8_bit.value;
    2670:	3328      	adds	r3, #40	; 0x28
    2672:	4642      	mov	r2, r8
    2674:	5cd3      	ldrb	r3, [r2, r3]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
    2676:	7433      	strb	r3, [r6, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2678:	6821      	ldr	r1, [r4, #0]
					config->counter_8_bit.value;


			while (tc_is_syncing(module_inst)) {
    267a:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    267c:	7bcb      	ldrb	r3, [r1, #15]
    267e:	4393      	bics	r3, r2
    2680:	d1fc      	bne.n	267c <tc_init+0x1b8>
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
					config->counter_8_bit.period;
    2682:	3329      	adds	r3, #41	; 0x29
    2684:	4642      	mov	r2, r8
    2686:	5cd3      	ldrb	r3, [r2, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
    2688:	7533      	strb	r3, [r6, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    268a:	6821      	ldr	r1, [r4, #0]
					config->counter_8_bit.period;

			while (tc_is_syncing(module_inst)) {
    268c:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    268e:	7bcb      	ldrb	r3, [r1, #15]
    2690:	4393      	bics	r3, r2
    2692:	d1fc      	bne.n	268e <tc_init+0x1ca>
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
					config->counter_8_bit.compare_capture_channel[0];
    2694:	332a      	adds	r3, #42	; 0x2a
    2696:	4642      	mov	r2, r8
    2698:	5cd3      	ldrb	r3, [r2, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
    269a:	7633      	strb	r3, [r6, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    269c:	6821      	ldr	r1, [r4, #0]
					config->counter_8_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    269e:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    26a0:	7bcb      	ldrb	r3, [r1, #15]
    26a2:	4393      	bics	r3, r2
    26a4:	d1fc      	bne.n	26a0 <tc_init+0x1dc>
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
					config->counter_8_bit.compare_capture_channel[1];
    26a6:	332b      	adds	r3, #43	; 0x2b
    26a8:	4642      	mov	r2, r8
    26aa:	5cd3      	ldrb	r3, [r2, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
    26ac:	7673      	strb	r3, [r6, #25]
					config->counter_8_bit.compare_capture_channel[1];

			return STATUS_OK;
    26ae:	2000      	movs	r0, #0
    26b0:	e031      	b.n	2716 <tc_init+0x252>

		case TC_COUNTER_SIZE_16BIT:
			while (tc_is_syncing(module_inst)) {
    26b2:	217f      	movs	r1, #127	; 0x7f
    26b4:	7bd3      	ldrb	r3, [r2, #15]
    26b6:	438b      	bics	r3, r1
    26b8:	d1fc      	bne.n	26b4 <tc_init+0x1f0>
				/* Wait for sync */
			}

			hw->COUNT16.COUNT.reg
				= config->counter_16_bit.value;
    26ba:	4643      	mov	r3, r8
    26bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    26be:	8233      	strh	r3, [r6, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    26c0:	6821      	ldr	r1, [r4, #0]

			while (tc_is_syncing(module_inst)) {
    26c2:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    26c4:	7bcb      	ldrb	r3, [r1, #15]
    26c6:	4393      	bics	r3, r2
    26c8:	d1fc      	bne.n	26c4 <tc_init+0x200>
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
					config->counter_16_bit.compare_capture_channel[0];
    26ca:	4643      	mov	r3, r8
    26cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
    26ce:	8333      	strh	r3, [r6, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    26d0:	6821      	ldr	r1, [r4, #0]
					config->counter_16_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    26d2:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    26d4:	7bcb      	ldrb	r3, [r1, #15]
    26d6:	4393      	bics	r3, r2
    26d8:	d1fc      	bne.n	26d4 <tc_init+0x210>
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
					config->counter_16_bit.compare_capture_channel[1];
    26da:	4643      	mov	r3, r8
    26dc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
    26de:	8373      	strh	r3, [r6, #26]
					config->counter_16_bit.compare_capture_channel[1];

			return STATUS_OK;
    26e0:	2000      	movs	r0, #0
    26e2:	e018      	b.n	2716 <tc_init+0x252>

		case TC_COUNTER_SIZE_32BIT:
			while (tc_is_syncing(module_inst)) {
    26e4:	217f      	movs	r1, #127	; 0x7f
    26e6:	7bd3      	ldrb	r3, [r2, #15]
    26e8:	438b      	bics	r3, r1
    26ea:	d1fc      	bne.n	26e6 <tc_init+0x222>
				/* Wait for sync */
			}

			hw->COUNT32.COUNT.reg
				= config->counter_32_bit.value;
    26ec:	4643      	mov	r3, r8
    26ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    26f0:	6133      	str	r3, [r6, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    26f2:	6821      	ldr	r1, [r4, #0]

			while (tc_is_syncing(module_inst)) {
    26f4:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    26f6:	7bcb      	ldrb	r3, [r1, #15]
    26f8:	4393      	bics	r3, r2
    26fa:	d1fc      	bne.n	26f6 <tc_init+0x232>
				/* Wait for sync */
			}

			hw->COUNT32.CC[0].reg =
    26fc:	4643      	mov	r3, r8
    26fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    2700:	61b3      	str	r3, [r6, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2702:	6821      	ldr	r1, [r4, #0]
					config->counter_32_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    2704:	227f      	movs	r2, #127	; 0x7f

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2706:	7bcb      	ldrb	r3, [r1, #15]
    2708:	4393      	bics	r3, r2
    270a:	d1fc      	bne.n	2706 <tc_init+0x242>
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
					config->counter_32_bit.compare_capture_channel[1];
    270c:	4643      	mov	r3, r8
    270e:	6b1b      	ldr	r3, [r3, #48]	; 0x30

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
    2710:	61f3      	str	r3, [r6, #28]
					config->counter_32_bit.compare_capture_channel[1];

			return STATUS_OK;
    2712:	2000      	movs	r0, #0
    2714:	e7ff      	b.n	2716 <tc_init+0x252>
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    2716:	b007      	add	sp, #28
    2718:	bc0c      	pop	{r2, r3}
    271a:	4690      	mov	r8, r2
    271c:	4699      	mov	r9, r3
    271e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2720:	0000248d 	.word	0x0000248d
    2724:	0000a624 	.word	0x0000a624
    2728:	00004fc1 	.word	0x00004fc1
    272c:	20002120 	.word	0x20002120
    2730:	00002371 	.word	0x00002371
    2734:	40000400 	.word	0x40000400
    2738:	00002279 	.word	0x00002279
    273c:	000021ed 	.word	0x000021ed

00002740 <tc_get_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    2740:	6802      	ldr	r2, [r0, #0]

	while (tc_is_syncing(module_inst)) {
    2742:	217f      	movs	r1, #127	; 0x7f
    2744:	7bd3      	ldrb	r3, [r2, #15]
    2746:	438b      	bics	r3, r1
    2748:	d1fc      	bne.n	2744 <tc_get_count_value+0x4>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    274a:	7903      	ldrb	r3, [r0, #4]
    274c:	2b04      	cmp	r3, #4
    274e:	d005      	beq.n	275c <tc_get_count_value+0x1c>
    2750:	2b08      	cmp	r3, #8
    2752:	d009      	beq.n	2768 <tc_get_count_value+0x28>
		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
	}

	Assert(false);
	return 0;
    2754:	2000      	movs	r0, #0
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    2756:	2b00      	cmp	r3, #0
    2758:	d108      	bne.n	276c <tc_get_count_value+0x2c>
    275a:	e002      	b.n	2762 <tc_get_count_value+0x22>
		case TC_COUNTER_SIZE_8BIT:
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
    275c:	7c10      	ldrb	r0, [r2, #16]
    275e:	b2c0      	uxtb	r0, r0
    2760:	e004      	b.n	276c <tc_get_count_value+0x2c>

		case TC_COUNTER_SIZE_16BIT:
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
    2762:	8a10      	ldrh	r0, [r2, #16]
    2764:	b280      	uxth	r0, r0
    2766:	e001      	b.n	276c <tc_get_count_value+0x2c>

		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
    2768:	6910      	ldr	r0, [r2, #16]
    276a:	e7ff      	b.n	276c <tc_get_count_value+0x2c>
	}

	Assert(false);
	return 0;
}
    276c:	4770      	bx	lr
    276e:	46c0      	nop			; (mov r8, r8)

00002770 <tc_set_compare_value>:
 */
enum status_code tc_set_compare_value(
		const struct tc_module *const module_inst,
		const enum tc_compare_capture_channel channel_index,
		const uint32_t compare)
{
    2770:	b530      	push	{r4, r5, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    2772:	6804      	ldr	r4, [r0, #0]

	while (tc_is_syncing(module_inst)) {
    2774:	257f      	movs	r5, #127	; 0x7f
    2776:	7be3      	ldrb	r3, [r4, #15]
    2778:	43ab      	bics	r3, r5
    277a:	d1fc      	bne.n	2776 <tc_set_compare_value+0x6>
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    277c:	7903      	ldrb	r3, [r0, #4]
    277e:	2b04      	cmp	r3, #4
    2780:	d005      	beq.n	278e <tc_set_compare_value+0x1e>
    2782:	2b08      	cmp	r3, #8
    2784:	d014      	beq.n	27b0 <tc_set_compare_value+0x40>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    2786:	2017      	movs	r0, #23
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    2788:	2b00      	cmp	r3, #0
    278a:	d119      	bne.n	27c0 <tc_set_compare_value+0x50>
    278c:	e007      	b.n	279e <tc_set_compare_value+0x2e>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    278e:	2017      	movs	r0, #23
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
		case TC_COUNTER_SIZE_8BIT:
			if (channel_index <
    2790:	2901      	cmp	r1, #1
    2792:	d815      	bhi.n	27c0 <tc_set_compare_value+0x50>
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT8.CC[channel_index].reg  =
						(uint8_t)compare;
    2794:	b2d2      	uxtb	r2, r2
	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
		case TC_COUNTER_SIZE_8BIT:
			if (channel_index <
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT8.CC[channel_index].reg  =
    2796:	1861      	adds	r1, r4, r1
    2798:	760a      	strb	r2, [r1, #24]
						(uint8_t)compare;
				return STATUS_OK;
    279a:	2000      	movs	r0, #0
    279c:	e010      	b.n	27c0 <tc_set_compare_value+0x50>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    279e:	2017      	movs	r0, #23
						(uint8_t)compare;
				return STATUS_OK;
			}

		case TC_COUNTER_SIZE_16BIT:
			if (channel_index <
    27a0:	2901      	cmp	r1, #1
    27a2:	d80d      	bhi.n	27c0 <tc_set_compare_value+0x50>
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT16.CC[channel_index].reg =
						(uint16_t)compare;
    27a4:	b292      	uxth	r2, r2
			}

		case TC_COUNTER_SIZE_16BIT:
			if (channel_index <
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT16.CC[channel_index].reg =
    27a6:	310c      	adds	r1, #12
    27a8:	0049      	lsls	r1, r1, #1
    27aa:	530a      	strh	r2, [r1, r4]
						(uint16_t)compare;
				return STATUS_OK;
    27ac:	2000      	movs	r0, #0
    27ae:	e007      	b.n	27c0 <tc_set_compare_value+0x50>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    27b0:	2017      	movs	r0, #23
						(uint16_t)compare;
				return STATUS_OK;
			}

		case TC_COUNTER_SIZE_32BIT:
			if (channel_index <
    27b2:	2901      	cmp	r1, #1
    27b4:	d804      	bhi.n	27c0 <tc_set_compare_value+0x50>
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT32.CC[channel_index].reg =
    27b6:	3106      	adds	r1, #6
    27b8:	0089      	lsls	r1, r1, #2
    27ba:	510a      	str	r2, [r1, r4]
						(uint32_t)compare;
				return STATUS_OK;
    27bc:	2000      	movs	r0, #0
    27be:	e7ff      	b.n	27c0 <tc_set_compare_value+0x50>
			}
	}

	return STATUS_ERR_INVALID_ARG;
}
    27c0:	bd30      	pop	{r4, r5, pc}
    27c2:	46c0      	nop			; (mov r8, r8)

000027c4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    27c4:	e7fe      	b.n	27c4 <Dummy_Handler>
    27c6:	46c0      	nop			; (mov r8, r8)

000027c8 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    27c8:	b570      	push	{r4, r5, r6, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    27ca:	4b2e      	ldr	r3, [pc, #184]	; (2884 <Reset_Handler+0xbc>)
    27cc:	4a2e      	ldr	r2, [pc, #184]	; (2888 <Reset_Handler+0xc0>)
    27ce:	429a      	cmp	r2, r3
    27d0:	d003      	beq.n	27da <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    27d2:	4b2e      	ldr	r3, [pc, #184]	; (288c <Reset_Handler+0xc4>)
    27d4:	4a2b      	ldr	r2, [pc, #172]	; (2884 <Reset_Handler+0xbc>)
    27d6:	429a      	cmp	r2, r3
    27d8:	d304      	bcc.n	27e4 <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    27da:	4b2d      	ldr	r3, [pc, #180]	; (2890 <Reset_Handler+0xc8>)
    27dc:	4a2d      	ldr	r2, [pc, #180]	; (2894 <Reset_Handler+0xcc>)
    27de:	429a      	cmp	r2, r3
    27e0:	d310      	bcc.n	2804 <Reset_Handler+0x3c>
    27e2:	e01e      	b.n	2822 <Reset_Handler+0x5a>
    27e4:	4a2c      	ldr	r2, [pc, #176]	; (2898 <Reset_Handler+0xd0>)
    27e6:	4b29      	ldr	r3, [pc, #164]	; (288c <Reset_Handler+0xc4>)
    27e8:	3303      	adds	r3, #3
    27ea:	1a9b      	subs	r3, r3, r2
    27ec:	089b      	lsrs	r3, r3, #2
    27ee:	3301      	adds	r3, #1
    27f0:	009b      	lsls	r3, r3, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    27f2:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    27f4:	4823      	ldr	r0, [pc, #140]	; (2884 <Reset_Handler+0xbc>)
    27f6:	4924      	ldr	r1, [pc, #144]	; (2888 <Reset_Handler+0xc0>)
    27f8:	588c      	ldr	r4, [r1, r2]
    27fa:	5084      	str	r4, [r0, r2]
    27fc:	3204      	adds	r2, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    27fe:	429a      	cmp	r2, r3
    2800:	d1fa      	bne.n	27f8 <Reset_Handler+0x30>
    2802:	e7ea      	b.n	27da <Reset_Handler+0x12>
    2804:	4a25      	ldr	r2, [pc, #148]	; (289c <Reset_Handler+0xd4>)
    2806:	4b22      	ldr	r3, [pc, #136]	; (2890 <Reset_Handler+0xc8>)
    2808:	3303      	adds	r3, #3
    280a:	1a9b      	subs	r3, r3, r2
    280c:	089b      	lsrs	r3, r3, #2
    280e:	3301      	adds	r3, #1
    2810:	009b      	lsls	r3, r3, #2
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    2812:	2200      	movs	r2, #0
                *pDest++ = 0;
    2814:	481f      	ldr	r0, [pc, #124]	; (2894 <Reset_Handler+0xcc>)
    2816:	2100      	movs	r1, #0
    2818:	1814      	adds	r4, r2, r0
    281a:	6021      	str	r1, [r4, #0]
    281c:	3204      	adds	r2, #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    281e:	429a      	cmp	r2, r3
    2820:	d1fa      	bne.n	2818 <Reset_Handler+0x50>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    2822:	4a1f      	ldr	r2, [pc, #124]	; (28a0 <Reset_Handler+0xd8>)
    2824:	21ff      	movs	r1, #255	; 0xff
    2826:	4b1f      	ldr	r3, [pc, #124]	; (28a4 <Reset_Handler+0xdc>)
    2828:	438b      	bics	r3, r1
    282a:	6093      	str	r3, [r2, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    282c:	39fd      	subs	r1, #253	; 0xfd
    282e:	2390      	movs	r3, #144	; 0x90
    2830:	005b      	lsls	r3, r3, #1
    2832:	4a1d      	ldr	r2, [pc, #116]	; (28a8 <Reset_Handler+0xe0>)
    2834:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    2836:	481d      	ldr	r0, [pc, #116]	; (28ac <Reset_Handler+0xe4>)
    2838:	78c3      	ldrb	r3, [r0, #3]
    283a:	2403      	movs	r4, #3
    283c:	43a3      	bics	r3, r4
    283e:	2202      	movs	r2, #2
    2840:	4313      	orrs	r3, r2
    2842:	70c3      	strb	r3, [r0, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    2844:	78c3      	ldrb	r3, [r0, #3]
    2846:	260c      	movs	r6, #12
    2848:	43b3      	bics	r3, r6
    284a:	2108      	movs	r1, #8
    284c:	430b      	orrs	r3, r1
    284e:	70c3      	strb	r3, [r0, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    2850:	4b17      	ldr	r3, [pc, #92]	; (28b0 <Reset_Handler+0xe8>)
    2852:	7b98      	ldrb	r0, [r3, #14]
    2854:	2530      	movs	r5, #48	; 0x30
    2856:	43a8      	bics	r0, r5
    2858:	0005      	movs	r5, r0
    285a:	2020      	movs	r0, #32
    285c:	4328      	orrs	r0, r5
    285e:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    2860:	7b98      	ldrb	r0, [r3, #14]
    2862:	43b0      	bics	r0, r6
    2864:	4301      	orrs	r1, r0
    2866:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    2868:	7b99      	ldrb	r1, [r3, #14]
    286a:	43a1      	bics	r1, r4
    286c:	430a      	orrs	r2, r1
    286e:	739a      	strb	r2, [r3, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    2870:	4a10      	ldr	r2, [pc, #64]	; (28b4 <Reset_Handler+0xec>)
    2872:	6851      	ldr	r1, [r2, #4]
    2874:	2380      	movs	r3, #128	; 0x80
    2876:	430b      	orrs	r3, r1
    2878:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
    287a:	4b0f      	ldr	r3, [pc, #60]	; (28b8 <Reset_Handler+0xf0>)
    287c:	4798      	blx	r3

        /* Branch to main function */
        main();
    287e:	4b0f      	ldr	r3, [pc, #60]	; (28bc <Reset_Handler+0xf4>)
    2880:	4798      	blx	r3
    2882:	e7fe      	b.n	2882 <Reset_Handler+0xba>
    2884:	20000000 	.word	0x20000000
    2888:	0000a998 	.word	0x0000a998
    288c:	200000a8 	.word	0x200000a8
    2890:	20002240 	.word	0x20002240
    2894:	200000a8 	.word	0x200000a8
    2898:	20000004 	.word	0x20000004
    289c:	200000ac 	.word	0x200000ac
    28a0:	e000ed00 	.word	0xe000ed00
    28a4:	00000000 	.word	0x00000000
    28a8:	41007000 	.word	0x41007000
    28ac:	41005000 	.word	0x41005000
    28b0:	41004800 	.word	0x41004800
    28b4:	41004000 	.word	0x41004000
    28b8:	00004f75 	.word	0x00004f75
    28bc:	00004e65 	.word	0x00004e65

000028c0 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    28c0:	b5f0      	push	{r4, r5, r6, r7, lr}
    28c2:	4647      	mov	r7, r8
    28c4:	b480      	push	{r7}
    28c6:	000c      	movs	r4, r1
    28c8:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    28ca:	2800      	cmp	r0, #0
    28cc:	d10d      	bne.n	28ea <_read+0x2a>
		return -1;
	}

	for (; len > 0; --len) {
    28ce:	2a00      	cmp	r2, #0
    28d0:	dd0e      	ble.n	28f0 <_read+0x30>
    28d2:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    28d4:	4e08      	ldr	r6, [pc, #32]	; (28f8 <_read+0x38>)
    28d6:	4d09      	ldr	r5, [pc, #36]	; (28fc <_read+0x3c>)
    28d8:	6830      	ldr	r0, [r6, #0]
    28da:	0021      	movs	r1, r4
    28dc:	682b      	ldr	r3, [r5, #0]
    28de:	4798      	blx	r3
		ptr++;
    28e0:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
    28e2:	42a7      	cmp	r7, r4
    28e4:	d1f8      	bne.n	28d8 <_read+0x18>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
    28e6:	4640      	mov	r0, r8
    28e8:	e003      	b.n	28f2 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
    28ea:	2001      	movs	r0, #1
    28ec:	4240      	negs	r0, r0
    28ee:	e000      	b.n	28f2 <_read+0x32>
	}

	for (; len > 0; --len) {
    28f0:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
    28f2:	bc04      	pop	{r2}
    28f4:	4690      	mov	r8, r2
    28f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    28f8:	20002134 	.word	0x20002134
    28fc:	2000212c 	.word	0x2000212c

00002900 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    2900:	b5f0      	push	{r4, r5, r6, r7, lr}
    2902:	4647      	mov	r7, r8
    2904:	b480      	push	{r7}
    2906:	000e      	movs	r6, r1
    2908:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    290a:	3801      	subs	r0, #1
    290c:	2802      	cmp	r0, #2
    290e:	d811      	bhi.n	2934 <_write+0x34>
		return -1;
	}

	for (; len != 0; --len) {
    2910:	2a00      	cmp	r2, #0
    2912:	d012      	beq.n	293a <_write+0x3a>
    2914:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    2916:	4b0c      	ldr	r3, [pc, #48]	; (2948 <_write+0x48>)
    2918:	4698      	mov	r8, r3
    291a:	4f0c      	ldr	r7, [pc, #48]	; (294c <_write+0x4c>)
    291c:	4643      	mov	r3, r8
    291e:	6818      	ldr	r0, [r3, #0]
    2920:	5d31      	ldrb	r1, [r6, r4]
    2922:	683b      	ldr	r3, [r7, #0]
    2924:	4798      	blx	r3
    2926:	2800      	cmp	r0, #0
    2928:	db09      	blt.n	293e <_write+0x3e>
			return -1;
		}
		++nChars;
    292a:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
    292c:	42a5      	cmp	r5, r4
    292e:	d1f5      	bne.n	291c <_write+0x1c>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
    2930:	0020      	movs	r0, r4
    2932:	e006      	b.n	2942 <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
    2934:	2001      	movs	r0, #1
    2936:	4240      	negs	r0, r0
    2938:	e003      	b.n	2942 <_write+0x42>
	}

	for (; len != 0; --len) {
    293a:	2000      	movs	r0, #0
    293c:	e001      	b.n	2942 <_write+0x42>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
    293e:	2001      	movs	r0, #1
    2940:	4240      	negs	r0, r0
		}
		++nChars;
	}
	return nChars;
}
    2942:	bc04      	pop	{r2}
    2944:	4690      	mov	r8, r2
    2946:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2948:	20002134 	.word	0x20002134
    294c:	20002130 	.word	0x20002130

00002950 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    2950:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    2952:	4a06      	ldr	r2, [pc, #24]	; (296c <_sbrk+0x1c>)
    2954:	6812      	ldr	r2, [r2, #0]
    2956:	2a00      	cmp	r2, #0
    2958:	d102      	bne.n	2960 <_sbrk+0x10>
		heap = (unsigned char *)&_end;
    295a:	4905      	ldr	r1, [pc, #20]	; (2970 <_sbrk+0x20>)
    295c:	4a03      	ldr	r2, [pc, #12]	; (296c <_sbrk+0x1c>)
    295e:	6011      	str	r1, [r2, #0]
	}
	prev_heap = heap;
    2960:	4a02      	ldr	r2, [pc, #8]	; (296c <_sbrk+0x1c>)
    2962:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    2964:	18c3      	adds	r3, r0, r3
    2966:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    2968:	4770      	bx	lr
    296a:	46c0      	nop			; (mov r8, r8)
    296c:	2000010c 	.word	0x2000010c
    2970:	20004240 	.word	0x20004240

00002974 <_close>:
}

extern int _close(int file)
{
	return -1;
}
    2974:	2001      	movs	r0, #1
    2976:	4240      	negs	r0, r0
    2978:	4770      	bx	lr
    297a:	46c0      	nop			; (mov r8, r8)

0000297c <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    297c:	2380      	movs	r3, #128	; 0x80
    297e:	019b      	lsls	r3, r3, #6
    2980:	604b      	str	r3, [r1, #4]

	return 0;
}
    2982:	2000      	movs	r0, #0
    2984:	4770      	bx	lr
    2986:	46c0      	nop			; (mov r8, r8)

00002988 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    2988:	2001      	movs	r0, #1
    298a:	4770      	bx	lr

0000298c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    298c:	2000      	movs	r0, #0
    298e:	4770      	bx	lr

00002990 <NWK_Init>:

/*************************************************************************//**
*  @brief Initializes all network layer modules
*****************************************************************************/
void NWK_Init(void)
{
    2990:	b510      	push	{r4, lr}
	nwkIb.nwkSeqNum = 0;
    2992:	4a0d      	ldr	r2, [pc, #52]	; (29c8 <NWK_Init+0x38>)
    2994:	2300      	movs	r3, #0
    2996:	7113      	strb	r3, [r2, #4]
	nwkIb.macSeqNum = 0;
    2998:	7153      	strb	r3, [r2, #5]
	nwkIb.addr = 0;
    299a:	8013      	strh	r3, [r2, #0]
	nwkIb.lock = 0;
    299c:	2158      	movs	r1, #88	; 0x58
    299e:	5253      	strh	r3, [r2, r1]
    29a0:	0013      	movs	r3, r2
    29a2:	3240      	adds	r2, #64	; 0x40

	for (uint8_t i = 0; i < NWK_ENDPOINTS_AMOUNT; i++) {
		nwkIb.endpoint[i] = NULL;
    29a4:	2100      	movs	r1, #0
    29a6:	6099      	str	r1, [r3, #8]
    29a8:	3304      	adds	r3, #4
	nwkIb.nwkSeqNum = 0;
	nwkIb.macSeqNum = 0;
	nwkIb.addr = 0;
	nwkIb.lock = 0;

	for (uint8_t i = 0; i < NWK_ENDPOINTS_AMOUNT; i++) {
    29aa:	4293      	cmp	r3, r2
    29ac:	d1fb      	bne.n	29a6 <NWK_Init+0x16>
		nwkIb.endpoint[i] = NULL;
	}

	nwkTxInit();
    29ae:	4b07      	ldr	r3, [pc, #28]	; (29cc <NWK_Init+0x3c>)
    29b0:	4798      	blx	r3
	nwkRxInit();
    29b2:	4b07      	ldr	r3, [pc, #28]	; (29d0 <NWK_Init+0x40>)
    29b4:	4798      	blx	r3
	nwkFrameInit();
    29b6:	4b07      	ldr	r3, [pc, #28]	; (29d4 <NWK_Init+0x44>)
    29b8:	4798      	blx	r3
	nwkDataReqInit();
    29ba:	4b07      	ldr	r3, [pc, #28]	; (29d8 <NWK_Init+0x48>)
    29bc:	4798      	blx	r3

#ifdef NWK_ENABLE_ROUTING
	nwkRouteInit();
    29be:	4b07      	ldr	r3, [pc, #28]	; (29dc <NWK_Init+0x4c>)
    29c0:	4798      	blx	r3
#endif

#ifdef NWK_ENABLE_SECURITY
	nwkSecurityInit();
    29c2:	4b07      	ldr	r3, [pc, #28]	; (29e0 <NWK_Init+0x50>)
    29c4:	4798      	blx	r3
#endif

#ifdef NWK_ENABLE_ROUTE_DISCOVERY
	nwkRouteDiscoveryInit();
#endif
}
    29c6:	bd10      	pop	{r4, pc}
    29c8:	20002138 	.word	0x20002138
    29cc:	00003865 	.word	0x00003865
    29d0:	000030ad 	.word	0x000030ad
    29d4:	00002bd1 	.word	0x00002bd1
    29d8:	00002a81 	.word	0x00002a81
    29dc:	00002cc5 	.word	0x00002cc5
    29e0:	00003541 	.word	0x00003541

000029e4 <NWK_SetAddr>:
/*************************************************************************//**
*  @brief Sets network address of the node
*  @param[in] addr Adddress to set
*****************************************************************************/
void NWK_SetAddr(uint16_t addr)
{
    29e4:	b510      	push	{r4, lr}
	nwkIb.addr = addr;
    29e6:	4b02      	ldr	r3, [pc, #8]	; (29f0 <NWK_SetAddr+0xc>)
    29e8:	8018      	strh	r0, [r3, #0]
	PHY_SetShortAddr(addr);
    29ea:	4b02      	ldr	r3, [pc, #8]	; (29f4 <NWK_SetAddr+0x10>)
    29ec:	4798      	blx	r3
}
    29ee:	bd10      	pop	{r4, pc}
    29f0:	20002138 	.word	0x20002138
    29f4:	00003c91 	.word	0x00003c91

000029f8 <NWK_SetPanId>:
/*************************************************************************//**
*  @brief Sets network identifier (PAN) of the node
*  @param[in] panId PAN ID to set
*****************************************************************************/
void NWK_SetPanId(uint16_t panId)
{
    29f8:	b510      	push	{r4, lr}
	nwkIb.panId = panId;
    29fa:	4b02      	ldr	r3, [pc, #8]	; (2a04 <NWK_SetPanId+0xc>)
    29fc:	8058      	strh	r0, [r3, #2]
	PHY_SetPanId(panId);
    29fe:	4b02      	ldr	r3, [pc, #8]	; (2a08 <NWK_SetPanId+0x10>)
    2a00:	4798      	blx	r3
}
    2a02:	bd10      	pop	{r4, pc}
    2a04:	20002138 	.word	0x20002138
    2a08:	00003c71 	.word	0x00003c71

00002a0c <NWK_OpenEndpoint>:
*  @param[in] id Endpoint index (1-15)
*  @param[in] handler Pointer to the callback function
*****************************************************************************/
void NWK_OpenEndpoint(uint8_t id, bool (*handler)(NWK_DataInd_t *ind))
{
	nwkIb.endpoint[id] = handler;
    2a0c:	3002      	adds	r0, #2
    2a0e:	0080      	lsls	r0, r0, #2
    2a10:	4b01      	ldr	r3, [pc, #4]	; (2a18 <NWK_OpenEndpoint+0xc>)
    2a12:	50c1      	str	r1, [r0, r3]
}
    2a14:	4770      	bx	lr
    2a16:	46c0      	nop			; (mov r8, r8)
    2a18:	20002138 	.word	0x20002138

00002a1c <NWK_TaskHandler>:

/*************************************************************************//**
*  @brief Network layer task handler
*****************************************************************************/
void NWK_TaskHandler(void)
{
    2a1c:	b510      	push	{r4, lr}
	nwkRxTaskHandler();
    2a1e:	4b04      	ldr	r3, [pc, #16]	; (2a30 <NWK_TaskHandler+0x14>)
    2a20:	4798      	blx	r3
	nwkTxTaskHandler();
    2a22:	4b04      	ldr	r3, [pc, #16]	; (2a34 <NWK_TaskHandler+0x18>)
    2a24:	4798      	blx	r3
	nwkDataReqTaskHandler();
    2a26:	4b04      	ldr	r3, [pc, #16]	; (2a38 <NWK_TaskHandler+0x1c>)
    2a28:	4798      	blx	r3
#ifdef NWK_ENABLE_SECURITY
	nwkSecurityTaskHandler();
    2a2a:	4b04      	ldr	r3, [pc, #16]	; (2a3c <NWK_TaskHandler+0x20>)
    2a2c:	4798      	blx	r3
#endif
}
    2a2e:	bd10      	pop	{r4, pc}
    2a30:	0000314d 	.word	0x0000314d
    2a34:	00003a65 	.word	0x00003a65
    2a38:	00002a8d 	.word	0x00002a8d
    2a3c:	00003621 	.word	0x00003621

00002a40 <nwkDataReqTxConf>:
/*************************************************************************//**
*  @brief Frame transmission confirmation handler
*  @param[in] frame Pointer to the sent frame
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
    2a40:	b510      	push	{r4, lr}
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    2a42:	4b0d      	ldr	r3, [pc, #52]	; (2a78 <nwkDataReqTxConf+0x38>)
    2a44:	681b      	ldr	r3, [r3, #0]
    2a46:	2b00      	cmp	r3, #0
    2a48:	d012      	beq.n	2a70 <nwkDataReqTxConf+0x30>
		if (req->frame == frame) {
    2a4a:	685a      	ldr	r2, [r3, #4]
    2a4c:	4290      	cmp	r0, r2
    2a4e:	d10c      	bne.n	2a6a <nwkDataReqTxConf+0x2a>
    2a50:	e002      	b.n	2a58 <nwkDataReqTxConf+0x18>
    2a52:	685a      	ldr	r2, [r3, #4]
    2a54:	4282      	cmp	r2, r0
    2a56:	d108      	bne.n	2a6a <nwkDataReqTxConf+0x2a>
			req->status = frame->tx.status;
    2a58:	2285      	movs	r2, #133	; 0x85
    2a5a:	5c82      	ldrb	r2, [r0, r2]
    2a5c:	771a      	strb	r2, [r3, #28]
			req->control = frame->tx.control;
    2a5e:	2288      	movs	r2, #136	; 0x88
    2a60:	5c82      	ldrb	r2, [r0, r2]
    2a62:	775a      	strb	r2, [r3, #29]
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
    2a64:	2202      	movs	r2, #2
    2a66:	721a      	strb	r2, [r3, #8]
			break;
    2a68:	e002      	b.n	2a70 <nwkDataReqTxConf+0x30>
*  @brief Frame transmission confirmation handler
*  @param[in] frame Pointer to the sent frame
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    2a6a:	681b      	ldr	r3, [r3, #0]
    2a6c:	2b00      	cmp	r3, #0
    2a6e:	d1f0      	bne.n	2a52 <nwkDataReqTxConf+0x12>
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
			break;
		}
	}

	nwkFrameFree(frame);
    2a70:	4b02      	ldr	r3, [pc, #8]	; (2a7c <nwkDataReqTxConf+0x3c>)
    2a72:	4798      	blx	r3
}
    2a74:	bd10      	pop	{r4, pc}
    2a76:	46c0      	nop			; (mov r8, r8)
    2a78:	20000110 	.word	0x20000110
    2a7c:	00002c55 	.word	0x00002c55

00002a80 <nwkDataReqInit>:
/*************************************************************************//**
*  @brief Initializes the Data Request module
*****************************************************************************/
void nwkDataReqInit(void)
{
	nwkDataReqQueue = NULL;
    2a80:	2200      	movs	r2, #0
    2a82:	4b01      	ldr	r3, [pc, #4]	; (2a88 <nwkDataReqInit+0x8>)
    2a84:	601a      	str	r2, [r3, #0]
}
    2a86:	4770      	bx	lr
    2a88:	20000110 	.word	0x20000110

00002a8c <nwkDataReqTaskHandler>:

/*************************************************************************//**
*  @brief Data Request module task handler
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
    2a8c:	b570      	push	{r4, r5, r6, lr}
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    2a8e:	4b4a      	ldr	r3, [pc, #296]	; (2bb8 <nwkDataReqTaskHandler+0x12c>)
    2a90:	681a      	ldr	r2, [r3, #0]
    2a92:	2a00      	cmp	r2, #0
    2a94:	d100      	bne.n	2a98 <nwkDataReqTaskHandler+0xc>
    2a96:	e08e      	b.n	2bb6 <nwkDataReqTaskHandler+0x12a>
    2a98:	0014      	movs	r4, r2
		switch (req->state) {
    2a9a:	7a23      	ldrb	r3, [r4, #8]
    2a9c:	2b00      	cmp	r3, #0
    2a9e:	d002      	beq.n	2aa6 <nwkDataReqTaskHandler+0x1a>
    2aa0:	2b02      	cmp	r3, #2
    2aa2:	d06f      	beq.n	2b84 <nwkDataReqTaskHandler+0xf8>
    2aa4:	e083      	b.n	2bae <nwkDataReqTaskHandler+0x122>
*****************************************************************************/
static void nwkDataReqSendFrame(NWK_DataReq_t *req)
{
	NwkFrame_t *frame;

	if (NULL == (frame = nwkFrameAlloc())) {
    2aa6:	4b45      	ldr	r3, [pc, #276]	; (2bbc <nwkDataReqTaskHandler+0x130>)
    2aa8:	4798      	blx	r3
    2aaa:	1e05      	subs	r5, r0, #0
    2aac:	d103      	bne.n	2ab6 <nwkDataReqTaskHandler+0x2a>
		req->state = NWK_DATA_REQ_STATE_CONFIRM;
    2aae:	2302      	movs	r3, #2
    2ab0:	7223      	strb	r3, [r4, #8]
		req->status = NWK_OUT_OF_MEMORY_STATUS;
    2ab2:	7723      	strb	r3, [r4, #28]
    2ab4:	e07f      	b.n	2bb6 <nwkDataReqTaskHandler+0x12a>
		return;
	}

	req->frame = frame;
    2ab6:	6060      	str	r0, [r4, #4]
	req->state = NWK_DATA_REQ_STATE_WAIT_CONF;
    2ab8:	2601      	movs	r6, #1
    2aba:	7226      	strb	r6, [r4, #8]

	frame->tx.confirm = nwkDataReqTxConf;
    2abc:	4b40      	ldr	r3, [pc, #256]	; (2bc0 <nwkDataReqTaskHandler+0x134>)
    2abe:	2289      	movs	r2, #137	; 0x89
    2ac0:	5483      	strb	r3, [r0, r2]
    2ac2:	0a19      	lsrs	r1, r3, #8
    2ac4:	0002      	movs	r2, r0
    2ac6:	3289      	adds	r2, #137	; 0x89
    2ac8:	7051      	strb	r1, [r2, #1]
    2aca:	0c19      	lsrs	r1, r3, #16
    2acc:	7091      	strb	r1, [r2, #2]
    2ace:	0e1b      	lsrs	r3, r3, #24
    2ad0:	70d3      	strb	r3, [r2, #3]
	frame->tx.control = req->options &
    2ad2:	7ba3      	ldrb	r3, [r4, #14]
    2ad4:	089b      	lsrs	r3, r3, #2
    2ad6:	2201      	movs	r2, #1
    2ad8:	4013      	ands	r3, r2
    2ada:	2188      	movs	r1, #136	; 0x88
    2adc:	5443      	strb	r3, [r0, r1]
			NWK_OPT_BROADCAST_PAN_ID ?
			NWK_TX_CONTROL_BROADCAST_PAN_ID
			: 0;

	frame->header.nwkFcf.ackRequest = req->options &
    2ade:	7ba1      	ldrb	r1, [r4, #14]
    2ae0:	4011      	ands	r1, r2
    2ae2:	0008      	movs	r0, r1
    2ae4:	7ae9      	ldrb	r1, [r5, #11]
    2ae6:	43b1      	bics	r1, r6
    2ae8:	4301      	orrs	r1, r0
    2aea:	72e9      	strb	r1, [r5, #11]
			NWK_OPT_ACK_REQUEST ? 1 : 0;
	frame->header.nwkFcf.linkLocal = req->options &
    2aec:	7ba1      	ldrb	r1, [r4, #14]
    2aee:	08c9      	lsrs	r1, r1, #3
    2af0:	4011      	ands	r1, r2
    2af2:	0088      	lsls	r0, r1, #2
    2af4:	7ae9      	ldrb	r1, [r5, #11]
    2af6:	2304      	movs	r3, #4
    2af8:	4399      	bics	r1, r3
    2afa:	4301      	orrs	r1, r0
    2afc:	72e9      	strb	r1, [r5, #11]
			NWK_OPT_LINK_LOCAL ? 1 : 0;

#ifdef NWK_ENABLE_SECURITY
	frame->header.nwkFcf.security = req->options &
    2afe:	7ba3      	ldrb	r3, [r4, #14]
    2b00:	085b      	lsrs	r3, r3, #1
    2b02:	4013      	ands	r3, r2
    2b04:	005a      	lsls	r2, r3, #1
    2b06:	b2cb      	uxtb	r3, r1
    2b08:	2102      	movs	r1, #2
    2b0a:	438b      	bics	r3, r1
    2b0c:	4313      	orrs	r3, r2
    2b0e:	72eb      	strb	r3, [r5, #11]
		frame->payload += sizeof(NwkFrameMulticastHeader_t);
		frame->size += sizeof(NwkFrameMulticastHeader_t);
	}
#endif

	frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    2b10:	4a2c      	ldr	r2, [pc, #176]	; (2bc4 <nwkDataReqTaskHandler+0x138>)
    2b12:	7913      	ldrb	r3, [r2, #4]
    2b14:	3301      	adds	r3, #1
    2b16:	b2db      	uxtb	r3, r3
    2b18:	7113      	strb	r3, [r2, #4]
    2b1a:	732b      	strb	r3, [r5, #12]
	frame->header.nwkSrcAddr = nwkIb.addr;
    2b1c:	7813      	ldrb	r3, [r2, #0]
    2b1e:	736b      	strb	r3, [r5, #13]
    2b20:	7853      	ldrb	r3, [r2, #1]
    2b22:	73ab      	strb	r3, [r5, #14]
	frame->header.nwkDstAddr = req->dstAddr;
    2b24:	8963      	ldrh	r3, [r4, #10]
    2b26:	7aa2      	ldrb	r2, [r4, #10]
    2b28:	73ea      	strb	r2, [r5, #15]
    2b2a:	0a1b      	lsrs	r3, r3, #8
    2b2c:	742b      	strb	r3, [r5, #16]
	frame->header.nwkSrcEndpoint = req->srcEndpoint;
    2b2e:	7b62      	ldrb	r2, [r4, #13]
    2b30:	200f      	movs	r0, #15
    2b32:	4002      	ands	r2, r0
    2b34:	0011      	movs	r1, r2
    2b36:	7c6a      	ldrb	r2, [r5, #17]
    2b38:	230f      	movs	r3, #15
    2b3a:	439a      	bics	r2, r3
    2b3c:	430a      	orrs	r2, r1
    2b3e:	746a      	strb	r2, [r5, #17]
	frame->header.nwkDstEndpoint = req->dstEndpoint;
    2b40:	7b22      	ldrb	r2, [r4, #12]
    2b42:	0112      	lsls	r2, r2, #4
    2b44:	7c6b      	ldrb	r3, [r5, #17]
    2b46:	4003      	ands	r3, r0
    2b48:	4313      	orrs	r3, r2
    2b4a:	746b      	strb	r3, [r5, #17]

	memcpy(frame->payload, req->data, req->size);
    2b4c:	2381      	movs	r3, #129	; 0x81
    2b4e:	5ce9      	ldrb	r1, [r5, r3]
    2b50:	3301      	adds	r3, #1
    2b52:	5ceb      	ldrb	r3, [r5, r3]
    2b54:	021b      	lsls	r3, r3, #8
    2b56:	430b      	orrs	r3, r1
    2b58:	001a      	movs	r2, r3
    2b5a:	2383      	movs	r3, #131	; 0x83
    2b5c:	5ce8      	ldrb	r0, [r5, r3]
    2b5e:	0400      	lsls	r0, r0, #16
    2b60:	0003      	movs	r3, r0
    2b62:	4313      	orrs	r3, r2
    2b64:	2284      	movs	r2, #132	; 0x84
    2b66:	5ca8      	ldrb	r0, [r5, r2]
    2b68:	0600      	lsls	r0, r0, #24
    2b6a:	4318      	orrs	r0, r3
    2b6c:	7d22      	ldrb	r2, [r4, #20]
    2b6e:	6921      	ldr	r1, [r4, #16]
    2b70:	4b15      	ldr	r3, [pc, #84]	; (2bc8 <nwkDataReqTaskHandler+0x13c>)
    2b72:	4798      	blx	r3
	frame->size += req->size;
    2b74:	786a      	ldrb	r2, [r5, #1]
    2b76:	7d23      	ldrb	r3, [r4, #20]
    2b78:	18d3      	adds	r3, r2, r3
    2b7a:	706b      	strb	r3, [r5, #1]

	nwkTxFrame(frame);
    2b7c:	0028      	movs	r0, r5
    2b7e:	4b13      	ldr	r3, [pc, #76]	; (2bcc <nwkDataReqTaskHandler+0x140>)
    2b80:	4798      	blx	r3
    2b82:	e018      	b.n	2bb6 <nwkDataReqTaskHandler+0x12a>
*  @brief Confirms request @req to the application and remove it from the queue
*  @param[in] req Pointer to the request parameters
*****************************************************************************/
static void nwkDataReqConfirm(NWK_DataReq_t *req)
{
	if (nwkDataReqQueue == req) {
    2b84:	42a2      	cmp	r2, r4
    2b86:	d104      	bne.n	2b92 <nwkDataReqTaskHandler+0x106>
		nwkDataReqQueue = nwkDataReqQueue->next;
    2b88:	6812      	ldr	r2, [r2, #0]
    2b8a:	4b0b      	ldr	r3, [pc, #44]	; (2bb8 <nwkDataReqTaskHandler+0x12c>)
    2b8c:	601a      	str	r2, [r3, #0]
    2b8e:	e005      	b.n	2b9c <nwkDataReqTaskHandler+0x110>
	} else {
		NWK_DataReq_t *prev = nwkDataReqQueue;
		while (prev->next != req) {
			prev = prev->next;
    2b90:	001a      	movs	r2, r3
{
	if (nwkDataReqQueue == req) {
		nwkDataReqQueue = nwkDataReqQueue->next;
	} else {
		NWK_DataReq_t *prev = nwkDataReqQueue;
		while (prev->next != req) {
    2b92:	6813      	ldr	r3, [r2, #0]
    2b94:	42a3      	cmp	r3, r4
    2b96:	d1fb      	bne.n	2b90 <nwkDataReqTaskHandler+0x104>
			prev = prev->next;
		}
		prev->next = ((NWK_DataReq_t *)prev->next)->next;
    2b98:	6823      	ldr	r3, [r4, #0]
    2b9a:	6013      	str	r3, [r2, #0]
	}

	nwkIb.lock--;
    2b9c:	4909      	ldr	r1, [pc, #36]	; (2bc4 <nwkDataReqTaskHandler+0x138>)
    2b9e:	2258      	movs	r2, #88	; 0x58
    2ba0:	5a8b      	ldrh	r3, [r1, r2]
    2ba2:	3b01      	subs	r3, #1
    2ba4:	528b      	strh	r3, [r1, r2]
	req->confirm(req);
    2ba6:	69a3      	ldr	r3, [r4, #24]
    2ba8:	0020      	movs	r0, r4
    2baa:	4798      	blx	r3
    2bac:	e003      	b.n	2bb6 <nwkDataReqTaskHandler+0x12a>
/*************************************************************************//**
*  @brief Data Request module task handler
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    2bae:	6824      	ldr	r4, [r4, #0]
    2bb0:	2c00      	cmp	r4, #0
    2bb2:	d000      	beq.n	2bb6 <nwkDataReqTaskHandler+0x12a>
    2bb4:	e771      	b.n	2a9a <nwkDataReqTaskHandler+0xe>

		default:
			break;
		}
	}
}
    2bb6:	bd70      	pop	{r4, r5, r6, pc}
    2bb8:	20000110 	.word	0x20000110
    2bbc:	00002be5 	.word	0x00002be5
    2bc0:	00002a41 	.word	0x00002a41
    2bc4:	20002138 	.word	0x20002138
    2bc8:	00004fc1 	.word	0x00004fc1
    2bcc:	00003899 	.word	0x00003899

00002bd0 <nwkFrameInit>:
*  @brief Initializes the Frame module
*****************************************************************************/
void nwkFrameInit(void)
{
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
		nwkFrameFrames[i].state = NWK_FRAME_STATE_FREE;
    2bd0:	4b03      	ldr	r3, [pc, #12]	; (2be0 <nwkFrameInit+0x10>)
    2bd2:	2200      	movs	r2, #0
    2bd4:	701a      	strb	r2, [r3, #0]
    2bd6:	218d      	movs	r1, #141	; 0x8d
    2bd8:	545a      	strb	r2, [r3, r1]
    2bda:	318d      	adds	r1, #141	; 0x8d
    2bdc:	545a      	strb	r2, [r3, r1]
	}
}
    2bde:	4770      	bx	lr
    2be0:	20000114 	.word	0x20000114

00002be4 <nwkFrameAlloc>:
/*************************************************************************//**
*  @brief Allocates an empty frame from the buffer pool
*  @return Pointer to the frame or @c NULL if there are no free frames
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(void)
{
    2be4:	b510      	push	{r4, lr}
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    2be6:	4b18      	ldr	r3, [pc, #96]	; (2c48 <nwkFrameAlloc+0x64>)
    2be8:	781b      	ldrb	r3, [r3, #0]
    2bea:	2b00      	cmp	r3, #0
    2bec:	d00e      	beq.n	2c0c <nwkFrameAlloc+0x28>
    2bee:	238d      	movs	r3, #141	; 0x8d
    2bf0:	4a15      	ldr	r2, [pc, #84]	; (2c48 <nwkFrameAlloc+0x64>)
    2bf2:	5cd3      	ldrb	r3, [r2, r3]
    2bf4:	2b00      	cmp	r3, #0
    2bf6:	d007      	beq.n	2c08 <nwkFrameAlloc+0x24>
    2bf8:	238d      	movs	r3, #141	; 0x8d
    2bfa:	005b      	lsls	r3, r3, #1
    2bfc:	5cd3      	ldrb	r3, [r2, r3]
					sizeof(NwkFrameHeader_t);
			nwkIb.lock++;
			return &nwkFrameFrames[i];
		}
	}
	return NULL;
    2bfe:	2400      	movs	r4, #0
*  @return Pointer to the frame or @c NULL if there are no free frames
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(void)
{
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    2c00:	2b00      	cmp	r3, #0
    2c02:	d11f      	bne.n	2c44 <nwkFrameAlloc+0x60>
    2c04:	3402      	adds	r4, #2
    2c06:	e002      	b.n	2c0e <nwkFrameAlloc+0x2a>
    2c08:	2401      	movs	r4, #1
    2c0a:	e000      	b.n	2c0e <nwkFrameAlloc+0x2a>
    2c0c:	2400      	movs	r4, #0
			memset(&nwkFrameFrames[i], 0, sizeof(NwkFrame_t));
    2c0e:	238d      	movs	r3, #141	; 0x8d
    2c10:	435c      	muls	r4, r3
    2c12:	4b0d      	ldr	r3, [pc, #52]	; (2c48 <nwkFrameAlloc+0x64>)
    2c14:	191c      	adds	r4, r3, r4
    2c16:	228d      	movs	r2, #141	; 0x8d
    2c18:	2100      	movs	r1, #0
    2c1a:	0020      	movs	r0, r4
    2c1c:	4b0b      	ldr	r3, [pc, #44]	; (2c4c <nwkFrameAlloc+0x68>)
    2c1e:	4798      	blx	r3
			nwkFrameFrames[i].size = sizeof(NwkFrameHeader_t);
    2c20:	2310      	movs	r3, #16
    2c22:	7063      	strb	r3, [r4, #1]
			nwkFrameFrames[i].payload = nwkFrameFrames[i].data +
    2c24:	0023      	movs	r3, r4
    2c26:	3312      	adds	r3, #18
    2c28:	0022      	movs	r2, r4
    2c2a:	3281      	adds	r2, #129	; 0x81
    2c2c:	7013      	strb	r3, [r2, #0]
    2c2e:	0a19      	lsrs	r1, r3, #8
    2c30:	7051      	strb	r1, [r2, #1]
    2c32:	0c19      	lsrs	r1, r3, #16
    2c34:	7091      	strb	r1, [r2, #2]
    2c36:	0e1b      	lsrs	r3, r3, #24
    2c38:	70d3      	strb	r3, [r2, #3]
					sizeof(NwkFrameHeader_t);
			nwkIb.lock++;
    2c3a:	4905      	ldr	r1, [pc, #20]	; (2c50 <nwkFrameAlloc+0x6c>)
    2c3c:	2258      	movs	r2, #88	; 0x58
    2c3e:	5a8b      	ldrh	r3, [r1, r2]
    2c40:	3301      	adds	r3, #1
    2c42:	528b      	strh	r3, [r1, r2]
			return &nwkFrameFrames[i];
		}
	}
	return NULL;
}
    2c44:	0020      	movs	r0, r4
    2c46:	bd10      	pop	{r4, pc}
    2c48:	20000114 	.word	0x20000114
    2c4c:	00004fd3 	.word	0x00004fd3
    2c50:	20002138 	.word	0x20002138

00002c54 <nwkFrameFree>:
*  @brief Frees a @a frame and returns it to the buffer pool
*  @param[in] frame Pointer to the frame to be freed
*****************************************************************************/
void nwkFrameFree(NwkFrame_t *frame)
{
	frame->state = NWK_FRAME_STATE_FREE;
    2c54:	2300      	movs	r3, #0
    2c56:	7003      	strb	r3, [r0, #0]
	nwkIb.lock--;
    2c58:	4902      	ldr	r1, [pc, #8]	; (2c64 <nwkFrameFree+0x10>)
    2c5a:	2258      	movs	r2, #88	; 0x58
    2c5c:	5a8b      	ldrh	r3, [r1, r2]
    2c5e:	3b01      	subs	r3, #1
    2c60:	528b      	strh	r3, [r1, r2]
}
    2c62:	4770      	bx	lr
    2c64:	20002138 	.word	0x20002138

00002c68 <nwkFrameNext>:
*  @param[in] frame Pointer to the current frame or @c NULL for the first frame
*  @return Next allocated frame or @c NULL if there are no more frames
*****************************************************************************/
NwkFrame_t *nwkFrameNext(NwkFrame_t *frame)
{
	if (NULL == frame) {
    2c68:	2800      	cmp	r0, #0
    2c6a:	d006      	beq.n	2c7a <nwkFrameNext+0x12>
		frame = nwkFrameFrames;
	} else {
		frame++;
    2c6c:	308d      	adds	r0, #141	; 0x8d
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    2c6e:	4b0c      	ldr	r3, [pc, #48]	; (2ca0 <nwkFrameNext+0x38>)
    2c70:	33a8      	adds	r3, #168	; 0xa8
    2c72:	33ff      	adds	r3, #255	; 0xff
    2c74:	4298      	cmp	r0, r3
    2c76:	d301      	bcc.n	2c7c <nwkFrameNext+0x14>
    2c78:	e00f      	b.n	2c9a <nwkFrameNext+0x32>
*  @return Next allocated frame or @c NULL if there are no more frames
*****************************************************************************/
NwkFrame_t *nwkFrameNext(NwkFrame_t *frame)
{
	if (NULL == frame) {
		frame = nwkFrameFrames;
    2c7a:	4809      	ldr	r0, [pc, #36]	; (2ca0 <nwkFrameNext+0x38>)
	} else {
		frame++;
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
		if (NWK_FRAME_STATE_FREE != frame->state) {
    2c7c:	7803      	ldrb	r3, [r0, #0]
    2c7e:	2b00      	cmp	r3, #0
    2c80:	d10c      	bne.n	2c9c <nwkFrameNext+0x34>
		frame = nwkFrameFrames;
	} else {
		frame++;
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    2c82:	4a07      	ldr	r2, [pc, #28]	; (2ca0 <nwkFrameNext+0x38>)
    2c84:	32a8      	adds	r2, #168	; 0xa8
    2c86:	32ff      	adds	r2, #255	; 0xff
    2c88:	e002      	b.n	2c90 <nwkFrameNext+0x28>
		if (NWK_FRAME_STATE_FREE != frame->state) {
    2c8a:	7803      	ldrb	r3, [r0, #0]
    2c8c:	2b00      	cmp	r3, #0
    2c8e:	d105      	bne.n	2c9c <nwkFrameNext+0x34>
		frame = nwkFrameFrames;
	} else {
		frame++;
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    2c90:	308d      	adds	r0, #141	; 0x8d
    2c92:	4290      	cmp	r0, r2
    2c94:	d3f9      	bcc.n	2c8a <nwkFrameNext+0x22>
		if (NWK_FRAME_STATE_FREE != frame->state) {
			return frame;
		}
	}

	return NULL;
    2c96:	2000      	movs	r0, #0
    2c98:	e000      	b.n	2c9c <nwkFrameNext+0x34>
    2c9a:	2000      	movs	r0, #0
}
    2c9c:	4770      	bx	lr
    2c9e:	46c0      	nop			; (mov r8, r8)
    2ca0:	20000114 	.word	0x20000114

00002ca4 <nwkFrameCommandInit>:
*  @brief Sets default parameters for the the command @a frame
*  @param[in] frame Pointer to the command frame
*****************************************************************************/
void nwkFrameCommandInit(NwkFrame_t *frame)
{
	frame->tx.status = NWK_SUCCESS_STATUS;
    2ca4:	2200      	movs	r2, #0
    2ca6:	2385      	movs	r3, #133	; 0x85
    2ca8:	54c2      	strb	r2, [r0, r3]
	frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    2caa:	4a05      	ldr	r2, [pc, #20]	; (2cc0 <nwkFrameCommandInit+0x1c>)
    2cac:	7913      	ldrb	r3, [r2, #4]
    2cae:	3301      	adds	r3, #1
    2cb0:	b2db      	uxtb	r3, r3
    2cb2:	7113      	strb	r3, [r2, #4]
    2cb4:	7303      	strb	r3, [r0, #12]
	frame->header.nwkSrcAddr = nwkIb.addr;
    2cb6:	7813      	ldrb	r3, [r2, #0]
    2cb8:	7343      	strb	r3, [r0, #13]
    2cba:	7853      	ldrb	r3, [r2, #1]
    2cbc:	7383      	strb	r3, [r0, #14]
#ifdef NWK_ENABLE_SECURE_COMMANDS
	frame->header.nwkFcf.security = 1;
#endif
}
    2cbe:	4770      	bx	lr
    2cc0:	20002138 	.word	0x20002138

00002cc4 <nwkRouteInit>:

/*************************************************************************//**
*  @brief Initializes the Routing module
*****************************************************************************/
void nwkRouteInit(void)
{
    2cc4:	b5f0      	push	{r4, r5, r6, r7, lr}
    2cc6:	4b09      	ldr	r3, [pc, #36]	; (2cec <nwkRouteInit+0x28>)
    2cc8:	3302      	adds	r3, #2
    2cca:	2200      	movs	r2, #0
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		nwkRouteTable[i].dstAddr = NWK_ROUTE_UNKNOWN;
    2ccc:	2701      	movs	r7, #1
    2cce:	427f      	negs	r7, r7
		nwkRouteTable[i].fixed = 0;
    2cd0:	4c06      	ldr	r4, [pc, #24]	; (2cec <nwkRouteInit+0x28>)
    2cd2:	2601      	movs	r6, #1
		nwkRouteTable[i].rank = 0;
    2cd4:	2500      	movs	r5, #0
*  @brief Initializes the Routing module
*****************************************************************************/
void nwkRouteInit(void)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		nwkRouteTable[i].dstAddr = NWK_ROUTE_UNKNOWN;
    2cd6:	801f      	strh	r7, [r3, #0]
		nwkRouteTable[i].fixed = 0;
    2cd8:	00d0      	lsls	r0, r2, #3
    2cda:	5d01      	ldrb	r1, [r0, r4]
    2cdc:	43b1      	bics	r1, r6
    2cde:	5501      	strb	r1, [r0, r4]
		nwkRouteTable[i].rank = 0;
    2ce0:	711d      	strb	r5, [r3, #4]
    2ce2:	3201      	adds	r2, #1
    2ce4:	3308      	adds	r3, #8
/*************************************************************************//**
*  @brief Initializes the Routing module
*****************************************************************************/
void nwkRouteInit(void)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    2ce6:	2a64      	cmp	r2, #100	; 0x64
    2ce8:	d1f5      	bne.n	2cd6 <nwkRouteInit+0x12>
		nwkRouteTable[i].dstAddr = NWK_ROUTE_UNKNOWN;
		nwkRouteTable[i].fixed = 0;
		nwkRouteTable[i].rank = 0;
	}
}
    2cea:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2cec:	200002bc 	.word	0x200002bc

00002cf0 <NWK_RouteFindEntry>:

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteFindEntry(uint16_t dst, uint8_t multicast)
{
    2cf0:	b570      	push	{r4, r5, r6, lr}
    2cf2:	4a0b      	ldr	r2, [pc, #44]	; (2d20 <NWK_RouteFindEntry+0x30>)
    2cf4:	3202      	adds	r2, #2
    2cf6:	2300      	movs	r3, #0
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		if (nwkRouteTable[i].dstAddr == dst &&
				nwkRouteTable[i].multicast == multicast) {
    2cf8:	4e09      	ldr	r6, [pc, #36]	; (2d20 <NWK_RouteFindEntry+0x30>)
/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteFindEntry(uint16_t dst, uint8_t multicast)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		if (nwkRouteTable[i].dstAddr == dst &&
    2cfa:	8814      	ldrh	r4, [r2, #0]
    2cfc:	4284      	cmp	r4, r0
    2cfe:	d109      	bne.n	2d14 <NWK_RouteFindEntry+0x24>
				nwkRouteTable[i].multicast == multicast) {
    2d00:	00dc      	lsls	r4, r3, #3
    2d02:	5da4      	ldrb	r4, [r4, r6]
    2d04:	07a4      	lsls	r4, r4, #30
/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteFindEntry(uint16_t dst, uint8_t multicast)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		if (nwkRouteTable[i].dstAddr == dst &&
    2d06:	0fe4      	lsrs	r4, r4, #31
    2d08:	428c      	cmp	r4, r1
    2d0a:	d103      	bne.n	2d14 <NWK_RouteFindEntry+0x24>
				nwkRouteTable[i].multicast == multicast) {
			return &nwkRouteTable[i];
    2d0c:	00dd      	lsls	r5, r3, #3
    2d0e:	4804      	ldr	r0, [pc, #16]	; (2d20 <NWK_RouteFindEntry+0x30>)
    2d10:	1940      	adds	r0, r0, r5
    2d12:	e004      	b.n	2d1e <NWK_RouteFindEntry+0x2e>
    2d14:	3301      	adds	r3, #1
    2d16:	3208      	adds	r2, #8

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteFindEntry(uint16_t dst, uint8_t multicast)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    2d18:	2b64      	cmp	r3, #100	; 0x64
    2d1a:	d1ee      	bne.n	2cfa <NWK_RouteFindEntry+0xa>
				nwkRouteTable[i].multicast == multicast) {
			return &nwkRouteTable[i];
		}
	}

	return NULL;
    2d1c:	2000      	movs	r0, #0
}
    2d1e:	bd70      	pop	{r4, r5, r6, pc}
    2d20:	200002bc 	.word	0x200002bc

00002d24 <NWK_RouteNewEntry>:

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteNewEntry(void)
{
    2d24:	b530      	push	{r4, r5, lr}
	NWK_RouteTableEntry_t *iter = nwkRouteTable;
	NWK_RouteTableEntry_t *entry = NULL;
    2d26:	2200      	movs	r2, #0

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteNewEntry(void)
{
	NWK_RouteTableEntry_t *iter = nwkRouteTable;
    2d28:	4812      	ldr	r0, [pc, #72]	; (2d74 <NWK_RouteNewEntry+0x50>)
	NWK_RouteTableEntry_t *entry = NULL;

	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++, iter++) {
		if (iter->fixed) {
    2d2a:	2401      	movs	r4, #1
NWK_RouteTableEntry_t *NWK_RouteNewEntry(void)
{
	NWK_RouteTableEntry_t *iter = nwkRouteTable;
	NWK_RouteTableEntry_t *entry = NULL;

	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++, iter++) {
    2d2c:	0003      	movs	r3, r0
    2d2e:	25c8      	movs	r5, #200	; 0xc8
    2d30:	00ad      	lsls	r5, r5, #2
    2d32:	46ac      	mov	ip, r5
    2d34:	4463      	add	r3, ip
    2d36:	0019      	movs	r1, r3
		if (iter->fixed) {
    2d38:	7803      	ldrb	r3, [r0, #0]
    2d3a:	421c      	tst	r4, r3
    2d3c:	d10a      	bne.n	2d54 <NWK_RouteNewEntry+0x30>
			continue;
		}

		if (0 == iter->rank) {
    2d3e:	7983      	ldrb	r3, [r0, #6]
    2d40:	2b00      	cmp	r3, #0
    2d42:	d00b      	beq.n	2d5c <NWK_RouteNewEntry+0x38>
			entry = iter;
			break;
		}

		if (NULL == entry || iter->rank < entry->rank) {
    2d44:	2a00      	cmp	r2, #0
    2d46:	d004      	beq.n	2d52 <NWK_RouteNewEntry+0x2e>
    2d48:	7995      	ldrb	r5, [r2, #6]
    2d4a:	429d      	cmp	r5, r3
    2d4c:	d902      	bls.n	2d54 <NWK_RouteNewEntry+0x30>
    2d4e:	0002      	movs	r2, r0
    2d50:	e000      	b.n	2d54 <NWK_RouteNewEntry+0x30>
    2d52:	0002      	movs	r2, r0
NWK_RouteTableEntry_t *NWK_RouteNewEntry(void)
{
	NWK_RouteTableEntry_t *iter = nwkRouteTable;
	NWK_RouteTableEntry_t *entry = NULL;

	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++, iter++) {
    2d54:	3008      	adds	r0, #8
    2d56:	4288      	cmp	r0, r1
    2d58:	d1ee      	bne.n	2d38 <NWK_RouteNewEntry+0x14>
    2d5a:	0010      	movs	r0, r2
		if (NULL == entry || iter->rank < entry->rank) {
			entry = iter;
		}
	}

	entry->multicast = 0;
    2d5c:	7803      	ldrb	r3, [r0, #0]
	entry->score = NWK_ROUTE_DEFAULT_SCORE;
    2d5e:	2202      	movs	r2, #2
    2d60:	4393      	bics	r3, r2
    2d62:	320d      	adds	r2, #13
    2d64:	4013      	ands	r3, r2
    2d66:	2230      	movs	r2, #48	; 0x30
    2d68:	4313      	orrs	r3, r2
    2d6a:	7003      	strb	r3, [r0, #0]
	entry->rank = NWK_ROUTE_DEFAULT_RANK;
    2d6c:	2380      	movs	r3, #128	; 0x80
    2d6e:	7183      	strb	r3, [r0, #6]

	return entry;
}
    2d70:	bd30      	pop	{r4, r5, pc}
    2d72:	46c0      	nop			; (mov r8, r8)
    2d74:	200002bc 	.word	0x200002bc

00002d78 <NWK_RouteFreeEntry>:

/*************************************************************************//**
*****************************************************************************/
void NWK_RouteFreeEntry(NWK_RouteTableEntry_t *entry)
{
	if (entry->fixed) {
    2d78:	7803      	ldrb	r3, [r0, #0]
    2d7a:	07db      	lsls	r3, r3, #31
    2d7c:	d404      	bmi.n	2d88 <NWK_RouteFreeEntry+0x10>
		return;
	}

	entry->dstAddr = NWK_ROUTE_UNKNOWN;
    2d7e:	2301      	movs	r3, #1
    2d80:	425b      	negs	r3, r3
    2d82:	8043      	strh	r3, [r0, #2]
	entry->rank = 0;
    2d84:	2300      	movs	r3, #0
    2d86:	7183      	strb	r3, [r0, #6]
}
    2d88:	4770      	bx	lr
    2d8a:	46c0      	nop			; (mov r8, r8)

00002d8c <NWK_RouteNextHop>:

/*************************************************************************//**
*****************************************************************************/
uint16_t NWK_RouteNextHop(uint16_t dst, uint8_t multicast)
{
    2d8c:	b510      	push	{r4, lr}
	NWK_RouteTableEntry_t *entry;

	entry = NWK_RouteFindEntry(dst, multicast);
    2d8e:	4b04      	ldr	r3, [pc, #16]	; (2da0 <NWK_RouteNextHop+0x14>)
    2d90:	4798      	blx	r3
	if (entry) {
    2d92:	2800      	cmp	r0, #0
    2d94:	d001      	beq.n	2d9a <NWK_RouteNextHop+0xe>
		return entry->nextHopAddr;
    2d96:	8880      	ldrh	r0, [r0, #4]
    2d98:	e000      	b.n	2d9c <NWK_RouteNextHop+0x10>
	}

	return NWK_ROUTE_UNKNOWN;
    2d9a:	4802      	ldr	r0, [pc, #8]	; (2da4 <NWK_RouteNextHop+0x18>)
}
    2d9c:	bd10      	pop	{r4, pc}
    2d9e:	46c0      	nop			; (mov r8, r8)
    2da0:	00002cf1 	.word	0x00002cf1
    2da4:	0000ffff 	.word	0x0000ffff

00002da8 <nwkRouteRemove>:
}

/*************************************************************************//**
*****************************************************************************/
void nwkRouteRemove(uint16_t dst, uint8_t multicast)
{
    2da8:	b510      	push	{r4, lr}
	NWK_RouteTableEntry_t *entry;

	entry = NWK_RouteFindEntry(dst, multicast);
    2daa:	4b03      	ldr	r3, [pc, #12]	; (2db8 <nwkRouteRemove+0x10>)
    2dac:	4798      	blx	r3
	if (entry) {
    2dae:	2800      	cmp	r0, #0
    2db0:	d001      	beq.n	2db6 <nwkRouteRemove+0xe>
		NWK_RouteFreeEntry(entry);
    2db2:	4b02      	ldr	r3, [pc, #8]	; (2dbc <nwkRouteRemove+0x14>)
    2db4:	4798      	blx	r3
	}
}
    2db6:	bd10      	pop	{r4, pc}
    2db8:	00002cf1 	.word	0x00002cf1
    2dbc:	00002d79 	.word	0x00002d79

00002dc0 <nwkRouteFrameReceived>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteFrameReceived(NwkFrame_t *frame)
{
    2dc0:	b570      	push	{r4, r5, r6, lr}
    2dc2:	0004      	movs	r4, r0
#ifndef NWK_ENABLE_ROUTE_DISCOVERY
	NwkFrameHeader_t *header = &frame->header;
	NWK_RouteTableEntry_t *entry;

	if ((header->macSrcAddr & NWK_ROUTE_NON_ROUTING) &&
    2dc4:	7a42      	ldrb	r2, [r0, #9]
    2dc6:	7a85      	ldrb	r5, [r0, #10]
    2dc8:	022d      	lsls	r5, r5, #8
    2dca:	4315      	orrs	r5, r2
    2dcc:	b22b      	sxth	r3, r5
    2dce:	2b00      	cmp	r3, #0
    2dd0:	da05      	bge.n	2dde <nwkRouteFrameReceived+0x1e>
			(header->macSrcAddr != header->nwkSrcAddr)) {
    2dd2:	7b42      	ldrb	r2, [r0, #13]
    2dd4:	7b83      	ldrb	r3, [r0, #14]
    2dd6:	021b      	lsls	r3, r3, #8
{
#ifndef NWK_ENABLE_ROUTE_DISCOVERY
	NwkFrameHeader_t *header = &frame->header;
	NWK_RouteTableEntry_t *entry;

	if ((header->macSrcAddr & NWK_ROUTE_NON_ROUTING) &&
    2dd8:	4313      	orrs	r3, r2
    2dda:	429d      	cmp	r5, r3
    2ddc:	d13f      	bne.n	2e5e <nwkRouteFrameReceived+0x9e>
			(header->macSrcAddr != header->nwkSrcAddr)) {
		return;
	}

	if (NWK_BROADCAST_PANID == header->macDstPanId) {
    2dde:	7962      	ldrb	r2, [r4, #5]
    2de0:	79a3      	ldrb	r3, [r4, #6]
    2de2:	021b      	lsls	r3, r3, #8
    2de4:	4313      	orrs	r3, r2
    2de6:	4a1e      	ldr	r2, [pc, #120]	; (2e60 <nwkRouteFrameReceived+0xa0>)
    2de8:	4293      	cmp	r3, r2
    2dea:	d038      	beq.n	2e5e <nwkRouteFrameReceived+0x9e>
		return;
	}

	entry = NWK_RouteFindEntry(header->nwkSrcAddr, false);
    2dec:	7b63      	ldrb	r3, [r4, #13]
    2dee:	7ba0      	ldrb	r0, [r4, #14]
    2df0:	0200      	lsls	r0, r0, #8
    2df2:	4318      	orrs	r0, r3
    2df4:	2100      	movs	r1, #0
    2df6:	4b1b      	ldr	r3, [pc, #108]	; (2e64 <nwkRouteFrameReceived+0xa4>)
    2df8:	4798      	blx	r3

	if (entry) {
    2dfa:	2800      	cmp	r0, #0
    2dfc:	d016      	beq.n	2e2c <nwkRouteFrameReceived+0x6c>
		bool discovery = (NWK_BROADCAST_ADDR == header->macDstAddr &&
    2dfe:	79e2      	ldrb	r2, [r4, #7]
    2e00:	7a23      	ldrb	r3, [r4, #8]
    2e02:	021b      	lsls	r3, r3, #8
    2e04:	4313      	orrs	r3, r2
    2e06:	4a16      	ldr	r2, [pc, #88]	; (2e60 <nwkRouteFrameReceived+0xa0>)
    2e08:	4293      	cmp	r3, r2
    2e0a:	d11f      	bne.n	2e4c <nwkRouteFrameReceived+0x8c>
				nwkIb.addr == header->nwkDstAddr);
    2e0c:	7be2      	ldrb	r2, [r4, #15]
    2e0e:	7c23      	ldrb	r3, [r4, #16]
    2e10:	021b      	lsls	r3, r3, #8
	}

	entry = NWK_RouteFindEntry(header->nwkSrcAddr, false);

	if (entry) {
		bool discovery = (NWK_BROADCAST_ADDR == header->macDstAddr &&
    2e12:	4915      	ldr	r1, [pc, #84]	; (2e68 <nwkRouteFrameReceived+0xa8>)
    2e14:	8809      	ldrh	r1, [r1, #0]
    2e16:	4313      	orrs	r3, r2
    2e18:	4299      	cmp	r1, r3
    2e1a:	d117      	bne.n	2e4c <nwkRouteFrameReceived+0x8c>
				nwkIb.addr == header->nwkDstAddr);

		if ((entry->nextHopAddr != header->macSrcAddr && frame->rx.lqi >
				entry->lqi) || discovery) {
			entry->nextHopAddr = header->macSrcAddr;
    2e1c:	8085      	strh	r5, [r0, #4]
			entry->score = NWK_ROUTE_DEFAULT_SCORE;
    2e1e:	7803      	ldrb	r3, [r0, #0]
    2e20:	220f      	movs	r2, #15
    2e22:	4013      	ands	r3, r2
    2e24:	2230      	movs	r2, #48	; 0x30
    2e26:	4313      	orrs	r3, r2
    2e28:	7003      	strb	r3, [r0, #0]
    2e2a:	e00b      	b.n	2e44 <nwkRouteFrameReceived+0x84>
		}
	} else {
		entry = NWK_RouteNewEntry();
    2e2c:	4b0f      	ldr	r3, [pc, #60]	; (2e6c <nwkRouteFrameReceived+0xac>)
    2e2e:	4798      	blx	r3

		entry->dstAddr = header->nwkSrcAddr;
    2e30:	7b61      	ldrb	r1, [r4, #13]
    2e32:	7ba2      	ldrb	r2, [r4, #14]
    2e34:	0212      	lsls	r2, r2, #8
    2e36:	430a      	orrs	r2, r1
    2e38:	8042      	strh	r2, [r0, #2]
		entry->nextHopAddr = header->macSrcAddr;
    2e3a:	7a62      	ldrb	r2, [r4, #9]
    2e3c:	7aa3      	ldrb	r3, [r4, #10]
    2e3e:	021b      	lsls	r3, r3, #8
    2e40:	4313      	orrs	r3, r2
    2e42:	8083      	strh	r3, [r0, #4]
	}

	entry->lqi = frame->rx.lqi;
    2e44:	2385      	movs	r3, #133	; 0x85
    2e46:	5ce3      	ldrb	r3, [r4, r3]
    2e48:	71c3      	strb	r3, [r0, #7]
    2e4a:	e008      	b.n	2e5e <nwkRouteFrameReceived+0x9e>

	if (entry) {
		bool discovery = (NWK_BROADCAST_ADDR == header->macDstAddr &&
				nwkIb.addr == header->nwkDstAddr);

		if ((entry->nextHopAddr != header->macSrcAddr && frame->rx.lqi >
    2e4c:	8883      	ldrh	r3, [r0, #4]
    2e4e:	42ab      	cmp	r3, r5
    2e50:	d0f8      	beq.n	2e44 <nwkRouteFrameReceived+0x84>
    2e52:	79c2      	ldrb	r2, [r0, #7]
    2e54:	2385      	movs	r3, #133	; 0x85
    2e56:	5ce3      	ldrb	r3, [r4, r3]
    2e58:	429a      	cmp	r2, r3
    2e5a:	d3df      	bcc.n	2e1c <nwkRouteFrameReceived+0x5c>
    2e5c:	e7f2      	b.n	2e44 <nwkRouteFrameReceived+0x84>

	entry->lqi = frame->rx.lqi;
#else
	(void)frame;
#endif
}
    2e5e:	bd70      	pop	{r4, r5, r6, pc}
    2e60:	0000ffff 	.word	0x0000ffff
    2e64:	00002cf1 	.word	0x00002cf1
    2e68:	20002138 	.word	0x20002138
    2e6c:	00002d25 	.word	0x00002d25

00002e70 <nwkRouteFrameSent>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteFrameSent(NwkFrame_t *frame)
{
    2e70:	b510      	push	{r4, lr}
    2e72:	0004      	movs	r4, r0
	NWK_RouteTableEntry_t *entry;

	if (NWK_BROADCAST_ADDR == frame->header.nwkDstAddr) {
    2e74:	7bc3      	ldrb	r3, [r0, #15]
    2e76:	7c00      	ldrb	r0, [r0, #16]
    2e78:	0200      	lsls	r0, r0, #8
    2e7a:	4318      	orrs	r0, r3
    2e7c:	4b1b      	ldr	r3, [pc, #108]	; (2eec <nwkRouteFrameSent+0x7c>)
    2e7e:	4298      	cmp	r0, r3
    2e80:	d033      	beq.n	2eea <nwkRouteFrameSent+0x7a>
		return;
	}

	entry = NWK_RouteFindEntry(frame->header.nwkDstAddr,
			frame->header.nwkFcf.multicast);
    2e82:	7ae1      	ldrb	r1, [r4, #11]
    2e84:	0709      	lsls	r1, r1, #28

	if (NWK_BROADCAST_ADDR == frame->header.nwkDstAddr) {
		return;
	}

	entry = NWK_RouteFindEntry(frame->header.nwkDstAddr,
    2e86:	0fc9      	lsrs	r1, r1, #31
    2e88:	4b19      	ldr	r3, [pc, #100]	; (2ef0 <nwkRouteFrameSent+0x80>)
    2e8a:	4798      	blx	r3
			frame->header.nwkFcf.multicast);

	if (NULL == entry || entry->fixed) {
    2e8c:	2800      	cmp	r0, #0
    2e8e:	d02c      	beq.n	2eea <nwkRouteFrameSent+0x7a>
    2e90:	7803      	ldrb	r3, [r0, #0]
    2e92:	07db      	lsls	r3, r3, #31
    2e94:	d429      	bmi.n	2eea <nwkRouteFrameSent+0x7a>
		return;
	}

	if (NWK_SUCCESS_STATUS == frame->tx.status) {
    2e96:	2385      	movs	r3, #133	; 0x85
    2e98:	5ce3      	ldrb	r3, [r4, r3]
    2e9a:	2b00      	cmp	r3, #0
    2e9c:	d118      	bne.n	2ed0 <nwkRouteFrameSent+0x60>
		entry->score = NWK_ROUTE_DEFAULT_SCORE;
    2e9e:	7803      	ldrb	r3, [r0, #0]
    2ea0:	220f      	movs	r2, #15
    2ea2:	4013      	ands	r3, r2
    2ea4:	2230      	movs	r2, #48	; 0x30
    2ea6:	4313      	orrs	r3, r2
    2ea8:	7003      	strb	r3, [r0, #0]

		if (NWK_ROUTE_MAX_RANK == ++entry->rank) {
    2eaa:	7983      	ldrb	r3, [r0, #6]
    2eac:	3301      	adds	r3, #1
    2eae:	b2db      	uxtb	r3, r3
    2eb0:	7183      	strb	r3, [r0, #6]
    2eb2:	2bff      	cmp	r3, #255	; 0xff
    2eb4:	d119      	bne.n	2eea <nwkRouteFrameSent+0x7a>
    2eb6:	490f      	ldr	r1, [pc, #60]	; (2ef4 <nwkRouteFrameSent+0x84>)
    2eb8:	1d8a      	adds	r2, r1, #6
    2eba:	4b0f      	ldr	r3, [pc, #60]	; (2ef8 <nwkRouteFrameSent+0x88>)
    2ebc:	469c      	mov	ip, r3
    2ebe:	4461      	add	r1, ip
/*************************************************************************//**
*****************************************************************************/
static void nwkRouteNormalizeRanks(void)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		nwkRouteTable[i].rank = (nwkRouteTable[i].rank >> 1) + 1;
    2ec0:	7813      	ldrb	r3, [r2, #0]
    2ec2:	085b      	lsrs	r3, r3, #1
    2ec4:	3301      	adds	r3, #1
    2ec6:	7013      	strb	r3, [r2, #0]
    2ec8:	3208      	adds	r2, #8

/*************************************************************************//**
*****************************************************************************/
static void nwkRouteNormalizeRanks(void)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    2eca:	428a      	cmp	r2, r1
    2ecc:	d1f8      	bne.n	2ec0 <nwkRouteFrameSent+0x50>
    2ece:	e00c      	b.n	2eea <nwkRouteFrameSent+0x7a>

		if (NWK_ROUTE_MAX_RANK == ++entry->rank) {
			nwkRouteNormalizeRanks();
		}
	} else {
		if (0 == --entry->score) {
    2ed0:	7802      	ldrb	r2, [r0, #0]
    2ed2:	0913      	lsrs	r3, r2, #4
    2ed4:	330f      	adds	r3, #15
    2ed6:	240f      	movs	r4, #15
    2ed8:	4023      	ands	r3, r4
    2eda:	0119      	lsls	r1, r3, #4
    2edc:	4022      	ands	r2, r4
    2ede:	430a      	orrs	r2, r1
    2ee0:	7002      	strb	r2, [r0, #0]
    2ee2:	2b00      	cmp	r3, #0
    2ee4:	d101      	bne.n	2eea <nwkRouteFrameSent+0x7a>
			NWK_RouteFreeEntry(entry);
    2ee6:	4b05      	ldr	r3, [pc, #20]	; (2efc <nwkRouteFrameSent+0x8c>)
    2ee8:	4798      	blx	r3
		}
	}
}
    2eea:	bd10      	pop	{r4, pc}
    2eec:	0000ffff 	.word	0x0000ffff
    2ef0:	00002cf1 	.word	0x00002cf1
    2ef4:	200002bc 	.word	0x200002bc
    2ef8:	00000326 	.word	0x00000326
    2efc:	00002d79 	.word	0x00002d79

00002f00 <nwkRoutePrepareTx>:

/*************************************************************************//**
*****************************************************************************/
void nwkRoutePrepareTx(NwkFrame_t *frame)
{
    2f00:	b510      	push	{r4, lr}
    2f02:	0004      	movs	r4, r0
	NwkFrameHeader_t *header = &frame->header;

	if (NWK_BROADCAST_ADDR == header->nwkDstAddr) {
    2f04:	7bc3      	ldrb	r3, [r0, #15]
    2f06:	7c00      	ldrb	r0, [r0, #16]
    2f08:	0200      	lsls	r0, r0, #8
    2f0a:	4318      	orrs	r0, r3
    2f0c:	4b0b      	ldr	r3, [pc, #44]	; (2f3c <nwkRoutePrepareTx+0x3c>)
    2f0e:	4298      	cmp	r0, r3
    2f10:	d104      	bne.n	2f1c <nwkRoutePrepareTx+0x1c>
		header->macDstAddr = NWK_BROADCAST_ADDR;
    2f12:	2301      	movs	r3, #1
    2f14:	425b      	negs	r3, r3
    2f16:	71e3      	strb	r3, [r4, #7]
    2f18:	7223      	strb	r3, [r4, #8]
    2f1a:	e00e      	b.n	2f3a <nwkRoutePrepareTx+0x3a>
	} else if (header->nwkFcf.linkLocal) {
    2f1c:	7ae3      	ldrb	r3, [r4, #11]
    2f1e:	075b      	lsls	r3, r3, #29
    2f20:	d503      	bpl.n	2f2a <nwkRoutePrepareTx+0x2a>
		header->macDstAddr = header->nwkDstAddr;
    2f22:	71e0      	strb	r0, [r4, #7]
    2f24:	0a00      	lsrs	r0, r0, #8
    2f26:	7220      	strb	r0, [r4, #8]
    2f28:	e007      	b.n	2f3a <nwkRoutePrepareTx+0x3a>
	}
#endif

	else {
		header->macDstAddr = NWK_RouteNextHop(header->nwkDstAddr,
				header->nwkFcf.multicast);
    2f2a:	7ae1      	ldrb	r1, [r4, #11]
    2f2c:	0709      	lsls	r1, r1, #28
		header->nwkFcf.linkLocal = 1;
	}
#endif

	else {
		header->macDstAddr = NWK_RouteNextHop(header->nwkDstAddr,
    2f2e:	0fc9      	lsrs	r1, r1, #31
    2f30:	4b03      	ldr	r3, [pc, #12]	; (2f40 <nwkRoutePrepareTx+0x40>)
    2f32:	4798      	blx	r3
    2f34:	71e0      	strb	r0, [r4, #7]
    2f36:	0a00      	lsrs	r0, r0, #8
    2f38:	7220      	strb	r0, [r4, #8]
		if (NWK_ROUTE_UNKNOWN == header->macDstAddr) {
			nwkRouteDiscoveryRequest(frame);
		}
  #endif
	}
}
    2f3a:	bd10      	pop	{r4, pc}
    2f3c:	0000ffff 	.word	0x0000ffff
    2f40:	00002d8d 	.word	0x00002d8d

00002f44 <nwkRouteFrame>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteFrame(NwkFrame_t *frame)
{
    2f44:	b5f0      	push	{r4, r5, r6, r7, lr}
    2f46:	4647      	mov	r7, r8
    2f48:	b480      	push	{r7}
    2f4a:	0006      	movs	r6, r0
	NwkFrameHeader_t *header = &frame->header;

	if (NWK_ROUTE_UNKNOWN !=
			NWK_RouteNextHop(header->nwkDstAddr,
    2f4c:	7bc2      	ldrb	r2, [r0, #15]
    2f4e:	7c07      	ldrb	r7, [r0, #16]
    2f50:	023f      	lsls	r7, r7, #8
    2f52:	4317      	orrs	r7, r2
			header->nwkFcf.multicast)) {
    2f54:	7ac4      	ldrb	r4, [r0, #11]
    2f56:	0724      	lsls	r4, r4, #28
    2f58:	0fe4      	lsrs	r4, r4, #31
void nwkRouteFrame(NwkFrame_t *frame)
{
	NwkFrameHeader_t *header = &frame->header;

	if (NWK_ROUTE_UNKNOWN !=
			NWK_RouteNextHop(header->nwkDstAddr,
    2f5a:	b2e1      	uxtb	r1, r4
    2f5c:	0038      	movs	r0, r7
    2f5e:	4b2a      	ldr	r3, [pc, #168]	; (3008 <nwkRouteFrame+0xc4>)
    2f60:	4798      	blx	r3
*****************************************************************************/
void nwkRouteFrame(NwkFrame_t *frame)
{
	NwkFrameHeader_t *header = &frame->header;

	if (NWK_ROUTE_UNKNOWN !=
    2f62:	4b2a      	ldr	r3, [pc, #168]	; (300c <nwkRouteFrame+0xc8>)
    2f64:	4298      	cmp	r0, r3
    2f66:	d00e      	beq.n	2f86 <nwkRouteFrame+0x42>
			NWK_RouteNextHop(header->nwkDstAddr,
			header->nwkFcf.multicast)) {
		frame->tx.confirm = NULL;
    2f68:	2200      	movs	r2, #0
    2f6a:	2389      	movs	r3, #137	; 0x89
    2f6c:	54f2      	strb	r2, [r6, r3]
    2f6e:	0033      	movs	r3, r6
    2f70:	3389      	adds	r3, #137	; 0x89
    2f72:	705a      	strb	r2, [r3, #1]
    2f74:	709a      	strb	r2, [r3, #2]
    2f76:	70da      	strb	r2, [r3, #3]
		frame->tx.control = NWK_TX_CONTROL_ROUTING;
    2f78:	3202      	adds	r2, #2
    2f7a:	2388      	movs	r3, #136	; 0x88
    2f7c:	54f2      	strb	r2, [r6, r3]
		nwkTxFrame(frame);
    2f7e:	0030      	movs	r0, r6
    2f80:	4b23      	ldr	r3, [pc, #140]	; (3010 <nwkRouteFrame+0xcc>)
    2f82:	4798      	blx	r3
    2f84:	e03d      	b.n	3002 <nwkRouteFrame+0xbe>
	} else {
		nwkRouteSendRouteError(header->nwkSrcAddr, header->nwkDstAddr,
    2f86:	7b72      	ldrb	r2, [r6, #13]
    2f88:	7bb3      	ldrb	r3, [r6, #14]
    2f8a:	021b      	lsls	r3, r3, #8
    2f8c:	4313      	orrs	r3, r2
    2f8e:	4698      	mov	r8, r3
		uint8_t multicast)
{
	NwkFrame_t *frame;
	NwkCommandRouteError_t *command;

	if (NULL == (frame = nwkFrameAlloc())) {
    2f90:	4b20      	ldr	r3, [pc, #128]	; (3014 <nwkRouteFrame+0xd0>)
    2f92:	4798      	blx	r3
    2f94:	1e05      	subs	r5, r0, #0
    2f96:	d031      	beq.n	2ffc <nwkRouteFrame+0xb8>
		return;
	}

	nwkFrameCommandInit(frame);
    2f98:	4b1f      	ldr	r3, [pc, #124]	; (3018 <nwkRouteFrame+0xd4>)
    2f9a:	4798      	blx	r3

	frame->size += sizeof(NwkCommandRouteError_t);
    2f9c:	786b      	ldrb	r3, [r5, #1]
    2f9e:	3306      	adds	r3, #6
    2fa0:	706b      	strb	r3, [r5, #1]
	frame->tx.confirm = NULL;
    2fa2:	2200      	movs	r2, #0
    2fa4:	2389      	movs	r3, #137	; 0x89
    2fa6:	54ea      	strb	r2, [r5, r3]
    2fa8:	002b      	movs	r3, r5
    2faa:	3389      	adds	r3, #137	; 0x89
    2fac:	705a      	strb	r2, [r3, #1]
    2fae:	709a      	strb	r2, [r3, #2]
    2fb0:	70da      	strb	r2, [r3, #3]

	frame->header.nwkDstAddr = src;
    2fb2:	23ff      	movs	r3, #255	; 0xff
    2fb4:	4642      	mov	r2, r8
    2fb6:	401a      	ands	r2, r3
    2fb8:	4694      	mov	ip, r2
    2fba:	73ea      	strb	r2, [r5, #15]
    2fbc:	4643      	mov	r3, r8
    2fbe:	0a1b      	lsrs	r3, r3, #8
    2fc0:	4698      	mov	r8, r3
    2fc2:	742b      	strb	r3, [r5, #16]

	command = (NwkCommandRouteError_t *)frame->payload;
    2fc4:	2381      	movs	r3, #129	; 0x81
    2fc6:	5ce8      	ldrb	r0, [r5, r3]
    2fc8:	3301      	adds	r3, #1
    2fca:	5cea      	ldrb	r2, [r5, r3]
    2fcc:	0212      	lsls	r2, r2, #8
    2fce:	4302      	orrs	r2, r0
    2fd0:	3301      	adds	r3, #1
    2fd2:	5ceb      	ldrb	r3, [r5, r3]
    2fd4:	041b      	lsls	r3, r3, #16
    2fd6:	4313      	orrs	r3, r2
    2fd8:	001a      	movs	r2, r3
    2fda:	2384      	movs	r3, #132	; 0x84
    2fdc:	5ceb      	ldrb	r3, [r5, r3]
    2fde:	061b      	lsls	r3, r3, #24
    2fe0:	4313      	orrs	r3, r2
	command->id = NWK_COMMAND_ROUTE_ERROR;
    2fe2:	2201      	movs	r2, #1
    2fe4:	701a      	strb	r2, [r3, #0]
	command->srcAddr = src;
    2fe6:	4662      	mov	r2, ip
    2fe8:	705a      	strb	r2, [r3, #1]
    2fea:	4642      	mov	r2, r8
    2fec:	709a      	strb	r2, [r3, #2]
	command->dstAddr = dst;
    2fee:	70df      	strb	r7, [r3, #3]
    2ff0:	0a3f      	lsrs	r7, r7, #8
    2ff2:	711f      	strb	r7, [r3, #4]
	command->multicast = multicast;
    2ff4:	715c      	strb	r4, [r3, #5]

	nwkTxFrame(frame);
    2ff6:	0028      	movs	r0, r5
    2ff8:	4b05      	ldr	r3, [pc, #20]	; (3010 <nwkRouteFrame+0xcc>)
    2ffa:	4798      	blx	r3
		frame->tx.control = NWK_TX_CONTROL_ROUTING;
		nwkTxFrame(frame);
	} else {
		nwkRouteSendRouteError(header->nwkSrcAddr, header->nwkDstAddr,
				header->nwkFcf.multicast);
		nwkFrameFree(frame);
    2ffc:	0030      	movs	r0, r6
    2ffe:	4b07      	ldr	r3, [pc, #28]	; (301c <nwkRouteFrame+0xd8>)
    3000:	4798      	blx	r3
	}
}
    3002:	bc04      	pop	{r2}
    3004:	4690      	mov	r8, r2
    3006:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3008:	00002d8d 	.word	0x00002d8d
    300c:	0000ffff 	.word	0x0000ffff
    3010:	00003899 	.word	0x00003899
    3014:	00002be5 	.word	0x00002be5
    3018:	00002ca5 	.word	0x00002ca5
    301c:	00002c55 	.word	0x00002c55

00003020 <nwkRouteErrorReceived>:
}

/*************************************************************************//**
*****************************************************************************/
bool nwkRouteErrorReceived(NWK_DataInd_t *ind)
{
    3020:	b510      	push	{r4, lr}
	NwkCommandRouteError_t *command = (NwkCommandRouteError_t *)ind->data;

	if (sizeof(NwkCommandRouteError_t) != ind->size) {
    3022:	7b02      	ldrb	r2, [r0, #12]
		return false;
    3024:	2300      	movs	r3, #0
*****************************************************************************/
bool nwkRouteErrorReceived(NWK_DataInd_t *ind)
{
	NwkCommandRouteError_t *command = (NwkCommandRouteError_t *)ind->data;

	if (sizeof(NwkCommandRouteError_t) != ind->size) {
    3026:	2a06      	cmp	r2, #6
    3028:	d108      	bne.n	303c <nwkRouteErrorReceived+0x1c>

/*************************************************************************//**
*****************************************************************************/
bool nwkRouteErrorReceived(NWK_DataInd_t *ind)
{
	NwkCommandRouteError_t *command = (NwkCommandRouteError_t *)ind->data;
    302a:	6882      	ldr	r2, [r0, #8]

	if (sizeof(NwkCommandRouteError_t) != ind->size) {
		return false;
	}

	nwkRouteRemove(command->dstAddr, command->multicast);
    302c:	7951      	ldrb	r1, [r2, #5]
    302e:	78d3      	ldrb	r3, [r2, #3]
    3030:	7910      	ldrb	r0, [r2, #4]
    3032:	0200      	lsls	r0, r0, #8
    3034:	4318      	orrs	r0, r3
    3036:	4b02      	ldr	r3, [pc, #8]	; (3040 <nwkRouteErrorReceived+0x20>)
    3038:	4798      	blx	r3

	return true;
    303a:	2301      	movs	r3, #1
}
    303c:	0018      	movs	r0, r3
    303e:	bd10      	pop	{r4, pc}
    3040:	00002da9 	.word	0x00002da9

00003044 <nwkRxSeriveDataInd>:
}

/*************************************************************************//**
*****************************************************************************/
static bool nwkRxSeriveDataInd(NWK_DataInd_t *ind)
{
    3044:	b510      	push	{r4, lr}
	if (0 == (ind->options & NWK_IND_OPT_SECURED)) {
		return false;
	}
#endif

	if (ind->size < 1) {
    3046:	7b02      	ldrb	r2, [r0, #12]
		return false;
    3048:	2300      	movs	r3, #0
	if (0 == (ind->options & NWK_IND_OPT_SECURED)) {
		return false;
	}
#endif

	if (ind->size < 1) {
    304a:	2a00      	cmp	r2, #0
    304c:	d00f      	beq.n	306e <nwkRxSeriveDataInd+0x2a>
		return false;
	}

	switch (ind->data[0]) {
    304e:	6883      	ldr	r3, [r0, #8]
    3050:	781b      	ldrb	r3, [r3, #0]
    3052:	2b00      	cmp	r3, #0
    3054:	d002      	beq.n	305c <nwkRxSeriveDataInd+0x18>
    3056:	2b01      	cmp	r3, #1
    3058:	d004      	beq.n	3064 <nwkRxSeriveDataInd+0x20>
    305a:	e007      	b.n	306c <nwkRxSeriveDataInd+0x28>
	case NWK_COMMAND_ACK:
		return nwkTxAckReceived(ind);
    305c:	4b05      	ldr	r3, [pc, #20]	; (3074 <nwkRxSeriveDataInd+0x30>)
    305e:	4798      	blx	r3
    3060:	0003      	movs	r3, r0
    3062:	e004      	b.n	306e <nwkRxSeriveDataInd+0x2a>

#ifdef NWK_ENABLE_ROUTING
	case NWK_COMMAND_ROUTE_ERROR:
		return nwkRouteErrorReceived(ind);
    3064:	4b04      	ldr	r3, [pc, #16]	; (3078 <nwkRxSeriveDataInd+0x34>)
    3066:	4798      	blx	r3
    3068:	0003      	movs	r3, r0
    306a:	e000      	b.n	306e <nwkRxSeriveDataInd+0x2a>
	case NWK_COMMAND_ROUTE_REPLY:
		return nwkRouteDiscoveryReplyReceived(ind);
#endif

	default:
		return false;
    306c:	2300      	movs	r3, #0
	}
}
    306e:	0018      	movs	r0, r3
    3070:	bd10      	pop	{r4, pc}
    3072:	46c0      	nop			; (mov r8, r8)
    3074:	000039dd 	.word	0x000039dd
    3078:	00003021 	.word	0x00003021

0000307c <nwkRxDuplicateRejectionTimerHandler>:
#endif

/*************************************************************************//**
*****************************************************************************/
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
    307c:	b570      	push	{r4, r5, r6, lr}
    307e:	4909      	ldr	r1, [pc, #36]	; (30a4 <nwkRxDuplicateRejectionTimerHandler+0x28>)
    3080:	1d0b      	adds	r3, r1, #4
    3082:	3140      	adds	r1, #64	; 0x40
	bool restart = false;
    3084:	2400      	movs	r4, #0

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
		if (nwkRxDuplicateRejectionTable[i].ttl) {
			nwkRxDuplicateRejectionTable[i].ttl--;
			restart = true;
    3086:	2501      	movs	r5, #1
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
	bool restart = false;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
		if (nwkRxDuplicateRejectionTable[i].ttl) {
    3088:	781a      	ldrb	r2, [r3, #0]
    308a:	2a00      	cmp	r2, #0
    308c:	d002      	beq.n	3094 <nwkRxDuplicateRejectionTimerHandler+0x18>
			nwkRxDuplicateRejectionTable[i].ttl--;
    308e:	3a01      	subs	r2, #1
    3090:	701a      	strb	r2, [r3, #0]
			restart = true;
    3092:	002c      	movs	r4, r5
    3094:	3306      	adds	r3, #6
*****************************************************************************/
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
	bool restart = false;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    3096:	428b      	cmp	r3, r1
    3098:	d1f6      	bne.n	3088 <nwkRxDuplicateRejectionTimerHandler+0xc>
			nwkRxDuplicateRejectionTable[i].ttl--;
			restart = true;
		}
	}

	if (restart) {
    309a:	2c00      	cmp	r4, #0
    309c:	d001      	beq.n	30a2 <nwkRxDuplicateRejectionTimerHandler+0x26>
		SYS_TimerStart(timer);
    309e:	4b02      	ldr	r3, [pc, #8]	; (30a8 <nwkRxDuplicateRejectionTimerHandler+0x2c>)
    30a0:	4798      	blx	r3
	}
}
    30a2:	bd70      	pop	{r4, r5, r6, pc}
    30a4:	200005dc 	.word	0x200005dc
    30a8:	00003f29 	.word	0x00003f29

000030ac <nwkRxInit>:

/*************************************************************************//**
*  @brief Initializes the Rx module
*****************************************************************************/
void nwkRxInit(void)
{
    30ac:	b510      	push	{r4, lr}
    30ae:	4a0a      	ldr	r2, [pc, #40]	; (30d8 <nwkRxInit+0x2c>)
    30b0:	1d13      	adds	r3, r2, #4
    30b2:	3240      	adds	r2, #64	; 0x40
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
		nwkRxDuplicateRejectionTable[i].ttl = 0;
    30b4:	2100      	movs	r1, #0
    30b6:	7019      	strb	r1, [r3, #0]
    30b8:	3306      	adds	r3, #6
/*************************************************************************//**
*  @brief Initializes the Rx module
*****************************************************************************/
void nwkRxInit(void)
{
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    30ba:	4293      	cmp	r3, r2
    30bc:	d1fb      	bne.n	30b6 <nwkRxInit+0xa>
		nwkRxDuplicateRejectionTable[i].ttl = 0;
	}

	nwkRxDuplicateRejectionTimer.interval
		= NWK_RX_DUPLICATE_REJECTION_TIMER_INTERVAL;
    30be:	4b07      	ldr	r3, [pc, #28]	; (30dc <nwkRxInit+0x30>)
    30c0:	2264      	movs	r2, #100	; 0x64
    30c2:	609a      	str	r2, [r3, #8]
	nwkRxDuplicateRejectionTimer.mode = SYS_TIMER_INTERVAL_MODE;
    30c4:	2200      	movs	r2, #0
    30c6:	731a      	strb	r2, [r3, #12]
	nwkRxDuplicateRejectionTimer.handler
		= nwkRxDuplicateRejectionTimerHandler;
    30c8:	4a05      	ldr	r2, [pc, #20]	; (30e0 <nwkRxInit+0x34>)
    30ca:	611a      	str	r2, [r3, #16]

	NWK_OpenEndpoint(NWK_SERVICE_ENDPOINT_ID, nwkRxSeriveDataInd);
    30cc:	4905      	ldr	r1, [pc, #20]	; (30e4 <nwkRxInit+0x38>)
    30ce:	2000      	movs	r0, #0
    30d0:	4b05      	ldr	r3, [pc, #20]	; (30e8 <nwkRxInit+0x3c>)
    30d2:	4798      	blx	r3
}
    30d4:	bd10      	pop	{r4, pc}
    30d6:	46c0      	nop			; (mov r8, r8)
    30d8:	200005dc 	.word	0x200005dc
    30dc:	2000061c 	.word	0x2000061c
    30e0:	0000307d 	.word	0x0000307d
    30e4:	00003045 	.word	0x00003045
    30e8:	00002a0d 	.word	0x00002a0d

000030ec <PHY_DataInd>:

/*************************************************************************//**
*****************************************************************************/
void PHY_DataInd(PHY_DataInd_t *ind)
{
    30ec:	b510      	push	{r4, lr}
    30ee:	0004      	movs	r4, r0
	NwkFrame_t *frame;

	if (0x88 != ind->data[1] ||
    30f0:	6803      	ldr	r3, [r0, #0]
    30f2:	785a      	ldrb	r2, [r3, #1]
    30f4:	2a88      	cmp	r2, #136	; 0x88
    30f6:	d11b      	bne.n	3130 <PHY_DataInd+0x44>
			(0x61 != ind->data[0] && 0x41 != ind->data[0]) ||
    30f8:	781b      	ldrb	r3, [r3, #0]
    30fa:	3a68      	subs	r2, #104	; 0x68
    30fc:	4393      	bics	r3, r2
    30fe:	2b41      	cmp	r3, #65	; 0x41
    3100:	d116      	bne.n	3130 <PHY_DataInd+0x44>
    3102:	7903      	ldrb	r3, [r0, #4]
    3104:	2b0f      	cmp	r3, #15
    3106:	d913      	bls.n	3130 <PHY_DataInd+0x44>
			ind->size < sizeof(NwkFrameHeader_t)) {
		return;
	}

	if (NULL == (frame = nwkFrameAlloc())) {
    3108:	4b0a      	ldr	r3, [pc, #40]	; (3134 <PHY_DataInd+0x48>)
    310a:	4798      	blx	r3
    310c:	2800      	cmp	r0, #0
    310e:	d00f      	beq.n	3130 <PHY_DataInd+0x44>
		return;
	}

	frame->state = NWK_RX_STATE_RECEIVED;
    3110:	2320      	movs	r3, #32
    3112:	7003      	strb	r3, [r0, #0]
	frame->size = ind->size;
    3114:	7923      	ldrb	r3, [r4, #4]
    3116:	7043      	strb	r3, [r0, #1]
	frame->rx.lqi = ind->lqi;
    3118:	7962      	ldrb	r2, [r4, #5]
    311a:	2385      	movs	r3, #133	; 0x85
    311c:	54c2      	strb	r2, [r0, r3]
	frame->rx.rssi = ind->rssi;
    311e:	2206      	movs	r2, #6
    3120:	56a2      	ldrsb	r2, [r4, r2]
    3122:	3301      	adds	r3, #1
    3124:	54c2      	strb	r2, [r0, r3]
	memcpy(frame->data, ind->data, ind->size);
    3126:	3002      	adds	r0, #2
    3128:	7922      	ldrb	r2, [r4, #4]
    312a:	6821      	ldr	r1, [r4, #0]
    312c:	4b02      	ldr	r3, [pc, #8]	; (3138 <PHY_DataInd+0x4c>)
    312e:	4798      	blx	r3
}
    3130:	bd10      	pop	{r4, pc}
    3132:	46c0      	nop			; (mov r8, r8)
    3134:	00002be5 	.word	0x00002be5
    3138:	00004fc1 	.word	0x00004fc1

0000313c <nwkRxDecryptConf>:

/*************************************************************************//**
*****************************************************************************/
void nwkRxDecryptConf(NwkFrame_t *frame, bool status)
{
	if (status) {
    313c:	2900      	cmp	r1, #0
    313e:	d002      	beq.n	3146 <nwkRxDecryptConf+0xa>
		frame->state = NWK_RX_STATE_INDICATE;
    3140:	2322      	movs	r3, #34	; 0x22
    3142:	7003      	strb	r3, [r0, #0]
    3144:	e001      	b.n	314a <nwkRxDecryptConf+0xe>
	} else {
		frame->state = NWK_RX_STATE_FINISH;
    3146:	2324      	movs	r3, #36	; 0x24
    3148:	7003      	strb	r3, [r0, #0]
	}
}
    314a:	4770      	bx	lr

0000314c <nwkRxTaskHandler>:

/*************************************************************************//**
*  @brief Rx Module task handler
*****************************************************************************/
void nwkRxTaskHandler(void)
{
    314c:	b5f0      	push	{r4, r5, r6, r7, lr}
    314e:	464f      	mov	r7, r9
    3150:	4646      	mov	r6, r8
    3152:	b4c0      	push	{r6, r7}
    3154:	b087      	sub	sp, #28
	NwkFrame_t *frame = NULL;
    3156:	2400      	movs	r4, #0

	while (NULL != (frame = nwkFrameNext(frame))) {
    3158:	4dd8      	ldr	r5, [pc, #864]	; (34bc <nwkRxTaskHandler+0x370>)
		switch (frame->state) {
    315a:	4ed9      	ldr	r6, [pc, #868]	; (34c0 <nwkRxTaskHandler+0x374>)
*****************************************************************************/
void nwkRxTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    315c:	e1d5      	b.n	350a <nwkRxTaskHandler+0x3be>
		switch (frame->state) {
    315e:	7823      	ldrb	r3, [r4, #0]
    3160:	3b20      	subs	r3, #32
    3162:	b2da      	uxtb	r2, r3
    3164:	2a04      	cmp	r2, #4
    3166:	d900      	bls.n	316a <nwkRxTaskHandler+0x1e>
    3168:	e1cf      	b.n	350a <nwkRxTaskHandler+0x3be>
    316a:	0093      	lsls	r3, r2, #2
    316c:	58f3      	ldr	r3, [r6, r3]
    316e:	469f      	mov	pc, r3
*****************************************************************************/
static void nwkRxHandleReceivedFrame(NwkFrame_t *frame)
{
	NwkFrameHeader_t *header = &frame->header;

	frame->state = NWK_RX_STATE_FINISH;
    3170:	2324      	movs	r3, #36	; 0x24
    3172:	7023      	strb	r3, [r4, #0]
	if (header->nwkFcf.multicast && header->nwkFcf.ackRequest) {
		return;
	}

#else
	if (header->nwkFcf.multicast) {
    3174:	7ae1      	ldrb	r1, [r4, #11]
    3176:	070b      	lsls	r3, r1, #28
    3178:	d500      	bpl.n	317c <nwkRxTaskHandler+0x30>
    317a:	e1c6      	b.n	350a <nwkRxTaskHandler+0x3be>
		return;
	}
#endif

	if (NWK_BROADCAST_PANID == header->macDstPanId) {
    317c:	7962      	ldrb	r2, [r4, #5]
    317e:	79a3      	ldrb	r3, [r4, #6]
    3180:	021b      	lsls	r3, r3, #8
    3182:	4313      	orrs	r3, r2
    3184:	4acf      	ldr	r2, [pc, #828]	; (34c4 <nwkRxTaskHandler+0x378>)
    3186:	4293      	cmp	r3, r2
    3188:	d113      	bne.n	31b2 <nwkRxTaskHandler+0x66>
		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    318a:	7be2      	ldrb	r2, [r4, #15]
    318c:	7c23      	ldrb	r3, [r4, #16]
    318e:	021b      	lsls	r3, r3, #8
    3190:	4313      	orrs	r3, r2
    3192:	4acd      	ldr	r2, [pc, #820]	; (34c8 <nwkRxTaskHandler+0x37c>)
    3194:	8812      	ldrh	r2, [r2, #0]
    3196:	429a      	cmp	r2, r3
    3198:	d003      	beq.n	31a2 <nwkRxTaskHandler+0x56>
    319a:	4aca      	ldr	r2, [pc, #808]	; (34c4 <nwkRxTaskHandler+0x378>)
    319c:	4293      	cmp	r3, r2
    319e:	d000      	beq.n	31a2 <nwkRxTaskHandler+0x56>
    31a0:	e1b3      	b.n	350a <nwkRxTaskHandler+0x3be>
				header->nwkDstAddr) {
    #ifdef NWK_ENABLE_SECURITY
			if (header->nwkFcf.security) {
    31a2:	078b      	lsls	r3, r1, #30
    31a4:	d502      	bpl.n	31ac <nwkRxTaskHandler+0x60>
				frame->state = NWK_RX_STATE_DECRYPT;
    31a6:	2321      	movs	r3, #33	; 0x21
    31a8:	7023      	strb	r3, [r4, #0]
    31aa:	e1ae      	b.n	350a <nwkRxTaskHandler+0x3be>
			} else
    #endif
			frame->state = NWK_RX_STATE_INDICATE;
    31ac:	2322      	movs	r3, #34	; 0x22
    31ae:	7023      	strb	r3, [r4, #0]
    31b0:	e1ab      	b.n	350a <nwkRxTaskHandler+0x3be>
	if (!NWK_FilterAddress(header->macSrcAddr, &frame->rx.lqi)) {
		return;
	}
#endif

	if (NWK_BROADCAST_ADDR == header->nwkDstAddr &&
    31b2:	7be2      	ldrb	r2, [r4, #15]
    31b4:	7c23      	ldrb	r3, [r4, #16]
    31b6:	021b      	lsls	r3, r3, #8
    31b8:	4313      	orrs	r3, r2
    31ba:	4ac2      	ldr	r2, [pc, #776]	; (34c4 <nwkRxTaskHandler+0x378>)
    31bc:	4293      	cmp	r3, r2
    31be:	d102      	bne.n	31c6 <nwkRxTaskHandler+0x7a>
    31c0:	07cb      	lsls	r3, r1, #31
    31c2:	d500      	bpl.n	31c6 <nwkRxTaskHandler+0x7a>
    31c4:	e1a1      	b.n	350a <nwkRxTaskHandler+0x3be>
			header->nwkFcf.ackRequest) {
		return;
	}

	if (nwkIb.addr == header->nwkSrcAddr) {
    31c6:	7b62      	ldrb	r2, [r4, #13]
    31c8:	7ba3      	ldrb	r3, [r4, #14]
    31ca:	021b      	lsls	r3, r3, #8
    31cc:	49be      	ldr	r1, [pc, #760]	; (34c8 <nwkRxTaskHandler+0x37c>)
    31ce:	8809      	ldrh	r1, [r1, #0]
    31d0:	4313      	orrs	r3, r2
    31d2:	4299      	cmp	r1, r3
    31d4:	d100      	bne.n	31d8 <nwkRxTaskHandler+0x8c>
    31d6:	e198      	b.n	350a <nwkRxTaskHandler+0x3be>
		return;
	}

#ifdef NWK_ENABLE_ROUTING
	nwkRouteFrameReceived(frame);
    31d8:	0020      	movs	r0, r4
    31da:	4bbc      	ldr	r3, [pc, #752]	; (34cc <nwkRxTaskHandler+0x380>)
    31dc:	4798      	blx	r3
    31de:	4bbc      	ldr	r3, [pc, #752]	; (34d0 <nwkRxTaskHandler+0x384>)
    31e0:	2200      	movs	r2, #0
/*************************************************************************//**
*****************************************************************************/
static bool nwkRxRejectDuplicate(NwkFrameHeader_t *header)
{
	NwkDuplicateRejectionEntry_t *entry;
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;
    31e2:	2100      	movs	r1, #0
    31e4:	468c      	mov	ip, r1

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
		entry = &nwkRxDuplicateRejectionTable[i];

		if (entry->ttl && header->nwkSrcAddr == entry->src) {
    31e6:	1ca0      	adds	r0, r4, #2
{
	NwkDuplicateRejectionEntry_t *entry;
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
		entry = &nwkRxDuplicateRejectionTable[i];
    31e8:	9201      	str	r2, [sp, #4]

		if (entry->ttl && header->nwkSrcAddr == entry->src) {
    31ea:	7919      	ldrb	r1, [r3, #4]
    31ec:	2900      	cmp	r1, #0
    31ee:	d054      	beq.n	329a <nwkRxTaskHandler+0x14e>
    31f0:	7ac7      	ldrb	r7, [r0, #11]
    31f2:	7b01      	ldrb	r1, [r0, #12]
    31f4:	0209      	lsls	r1, r1, #8
    31f6:	4688      	mov	r8, r1
    31f8:	8819      	ldrh	r1, [r3, #0]
    31fa:	4689      	mov	r9, r1
    31fc:	4641      	mov	r1, r8
    31fe:	4339      	orrs	r1, r7
    3200:	4589      	cmp	r9, r1
    3202:	d14b      	bne.n	329c <nwkRxTaskHandler+0x150>
			uint8_t diff = (int8_t)entry->seq - header->nwkSeq;
    3204:	7b27      	ldrb	r7, [r4, #12]
    3206:	0011      	movs	r1, r2
    3208:	0053      	lsls	r3, r2, #1
    320a:	4694      	mov	ip, r2
    320c:	4463      	add	r3, ip
    320e:	005b      	lsls	r3, r3, #1
    3210:	4aaf      	ldr	r2, [pc, #700]	; (34d0 <nwkRxTaskHandler+0x384>)
    3212:	18d3      	adds	r3, r2, r3
    3214:	789a      	ldrb	r2, [r3, #2]
    3216:	1bd2      	subs	r2, r2, r7
    3218:	b2d2      	uxtb	r2, r2

			if (diff < 8) {
    321a:	2a07      	cmp	r2, #7
    321c:	d827      	bhi.n	326e <nwkRxTaskHandler+0x122>
				if (entry->mask & (1 << diff)) {
    321e:	004b      	lsls	r3, r1, #1
    3220:	4463      	add	r3, ip
    3222:	005b      	lsls	r3, r3, #1
    3224:	49aa      	ldr	r1, [pc, #680]	; (34d0 <nwkRxTaskHandler+0x384>)
    3226:	18cb      	adds	r3, r1, r3
    3228:	78db      	ldrb	r3, [r3, #3]
    322a:	0019      	movs	r1, r3
    322c:	4111      	asrs	r1, r2
    322e:	07c9      	lsls	r1, r1, #31
    3230:	d512      	bpl.n	3258 <nwkRxTaskHandler+0x10c>
	#ifdef NWK_ENABLE_ROUTING
					if (nwkIb.addr == header->macDstAddr) {
    3232:	79e2      	ldrb	r2, [r4, #7]
    3234:	7a23      	ldrb	r3, [r4, #8]
    3236:	021b      	lsls	r3, r3, #8
    3238:	49a3      	ldr	r1, [pc, #652]	; (34c8 <nwkRxTaskHandler+0x37c>)
    323a:	8809      	ldrh	r1, [r1, #0]
    323c:	4313      	orrs	r3, r2
    323e:	4299      	cmp	r1, r3
    3240:	d000      	beq.n	3244 <nwkRxTaskHandler+0xf8>
    3242:	e162      	b.n	350a <nwkRxTaskHandler+0x3be>
						nwkRouteRemove(
								header->nwkDstAddr,
								header->nwkFcf.multicast);
    3244:	7ae1      	ldrb	r1, [r4, #11]
    3246:	0709      	lsls	r1, r1, #28

			if (diff < 8) {
				if (entry->mask & (1 << diff)) {
	#ifdef NWK_ENABLE_ROUTING
					if (nwkIb.addr == header->macDstAddr) {
						nwkRouteRemove(
    3248:	0fc9      	lsrs	r1, r1, #31
    324a:	7be3      	ldrb	r3, [r4, #15]
    324c:	7c20      	ldrb	r0, [r4, #16]
    324e:	0200      	lsls	r0, r0, #8
    3250:	4318      	orrs	r0, r3
    3252:	4ba0      	ldr	r3, [pc, #640]	; (34d4 <nwkRxTaskHandler+0x388>)
    3254:	4798      	blx	r3
    3256:	e158      	b.n	350a <nwkRxTaskHandler+0x3be>
					}
	#endif
					return true;
				}

				entry->mask |= (1 << diff);
    3258:	9801      	ldr	r0, [sp, #4]
    325a:	0041      	lsls	r1, r0, #1
    325c:	1808      	adds	r0, r1, r0
    325e:	0040      	lsls	r0, r0, #1
    3260:	499b      	ldr	r1, [pc, #620]	; (34d0 <nwkRxTaskHandler+0x384>)
    3262:	1809      	adds	r1, r1, r0
    3264:	2001      	movs	r0, #1
    3266:	4090      	lsls	r0, r2
    3268:	4303      	orrs	r3, r0
    326a:	70cb      	strb	r3, [r1, #3]
    326c:	e153      	b.n	3516 <nwkRxTaskHandler+0x3ca>
				return false;
			} else {
				uint8_t shift = -(int8_t)diff;

				entry->seq = header->nwkSeq;
    326e:	4b98      	ldr	r3, [pc, #608]	; (34d0 <nwkRxTaskHandler+0x384>)
    3270:	9901      	ldr	r1, [sp, #4]
    3272:	0048      	lsls	r0, r1, #1
    3274:	1841      	adds	r1, r0, r1
    3276:	0049      	lsls	r1, r1, #1
    3278:	1859      	adds	r1, r3, r1
    327a:	708f      	strb	r7, [r1, #2]
				entry->mask = (entry->mask << shift) | 1;
    327c:	78cf      	ldrb	r7, [r1, #3]
    327e:	4252      	negs	r2, r2
    3280:	b2d2      	uxtb	r2, r2
    3282:	4097      	lsls	r7, r2
    3284:	2201      	movs	r2, #1
    3286:	433a      	orrs	r2, r7
    3288:	70ca      	strb	r2, [r1, #3]
				entry->ttl = DUPLICATE_REJECTION_TTL;
    328a:	9901      	ldr	r1, [sp, #4]
    328c:	468c      	mov	ip, r1
    328e:	4460      	add	r0, ip
    3290:	0040      	lsls	r0, r0, #1
    3292:	181b      	adds	r3, r3, r0
    3294:	221f      	movs	r2, #31
    3296:	711a      	strb	r2, [r3, #4]
    3298:	e13d      	b.n	3516 <nwkRxTaskHandler+0x3ca>
				return false;
			}
		}

		if (0 == entry->ttl) {
			freeEntry = entry;
    329a:	469c      	mov	ip, r3
    329c:	3201      	adds	r2, #1
    329e:	3306      	adds	r3, #6
static bool nwkRxRejectDuplicate(NwkFrameHeader_t *header)
{
	NwkDuplicateRejectionEntry_t *entry;
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    32a0:	2a0a      	cmp	r2, #10
    32a2:	d1a1      	bne.n	31e8 <nwkRxTaskHandler+0x9c>
		if (0 == entry->ttl) {
			freeEntry = entry;
		}
	}

	if (NULL == freeEntry) {
    32a4:	4663      	mov	r3, ip
    32a6:	2b00      	cmp	r3, #0
    32a8:	d100      	bne.n	32ac <nwkRxTaskHandler+0x160>
    32aa:	e12e      	b.n	350a <nwkRxTaskHandler+0x3be>
		return true;
	}

	freeEntry->src = header->nwkSrcAddr;
    32ac:	7b61      	ldrb	r1, [r4, #13]
    32ae:	7ba2      	ldrb	r2, [r4, #14]
    32b0:	0212      	lsls	r2, r2, #8
    32b2:	430a      	orrs	r2, r1
    32b4:	4661      	mov	r1, ip
    32b6:	800a      	strh	r2, [r1, #0]
	freeEntry->seq = header->nwkSeq;
    32b8:	7b23      	ldrb	r3, [r4, #12]
    32ba:	708b      	strb	r3, [r1, #2]
	freeEntry->mask = 1;
    32bc:	2301      	movs	r3, #1
    32be:	70cb      	strb	r3, [r1, #3]
	freeEntry->ttl = DUPLICATE_REJECTION_TTL;
    32c0:	331e      	adds	r3, #30
    32c2:	710b      	strb	r3, [r1, #4]

	SYS_TimerStart(&nwkRxDuplicateRejectionTimer);
    32c4:	4884      	ldr	r0, [pc, #528]	; (34d8 <nwkRxTaskHandler+0x38c>)
    32c6:	4b85      	ldr	r3, [pc, #532]	; (34dc <nwkRxTaskHandler+0x390>)
    32c8:	4798      	blx	r3
    32ca:	e124      	b.n	3516 <nwkRxTaskHandler+0x3ca>
			frame->state = NWK_RX_STATE_INDICATE;
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    32cc:	4b7e      	ldr	r3, [pc, #504]	; (34c8 <nwkRxTaskHandler+0x37c>)
    32ce:	8819      	ldrh	r1, [r3, #0]
				header->nwkDstAddr &&
    32d0:	7be2      	ldrb	r2, [r4, #15]
    32d2:	7c23      	ldrb	r3, [r4, #16]
    32d4:	021b      	lsls	r3, r3, #8
    32d6:	4313      	orrs	r3, r2
			frame->state = NWK_RX_STATE_INDICATE;
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    32d8:	4299      	cmp	r1, r3
    32da:	d010      	beq.n	32fe <nwkRxTaskHandler+0x1b2>
				header->nwkDstAddr &&
    32dc:	7ae2      	ldrb	r2, [r4, #11]
    32de:	0752      	lsls	r2, r2, #29
    32e0:	d40a      	bmi.n	32f8 <nwkRxTaskHandler+0x1ac>
				0 == header->nwkFcf.linkLocal) {
			nwkTxBroadcastFrame(frame);
    32e2:	0020      	movs	r0, r4
    32e4:	4b7e      	ldr	r3, [pc, #504]	; (34e0 <nwkRxTaskHandler+0x394>)
    32e6:	4798      	blx	r3
		}

		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    32e8:	4b77      	ldr	r3, [pc, #476]	; (34c8 <nwkRxTaskHandler+0x37c>)
    32ea:	8819      	ldrh	r1, [r3, #0]
    32ec:	7be2      	ldrb	r2, [r4, #15]
    32ee:	7c23      	ldrb	r3, [r4, #16]
    32f0:	021b      	lsls	r3, r3, #8
    32f2:	4313      	orrs	r3, r2
    32f4:	4299      	cmp	r1, r3
    32f6:	d002      	beq.n	32fe <nwkRxTaskHandler+0x1b2>
    32f8:	4a72      	ldr	r2, [pc, #456]	; (34c4 <nwkRxTaskHandler+0x378>)
    32fa:	4293      	cmp	r3, r2
    32fc:	d108      	bne.n	3310 <nwkRxTaskHandler+0x1c4>
				header->nwkDstAddr) {
    #ifdef NWK_ENABLE_SECURITY
			if (header->nwkFcf.security) {
    32fe:	7ae3      	ldrb	r3, [r4, #11]
    3300:	079b      	lsls	r3, r3, #30
    3302:	d502      	bpl.n	330a <nwkRxTaskHandler+0x1be>
				frame->state = NWK_RX_STATE_DECRYPT;
    3304:	2321      	movs	r3, #33	; 0x21
    3306:	7023      	strb	r3, [r4, #0]
    3308:	e0ff      	b.n	350a <nwkRxTaskHandler+0x3be>
			} else
    #endif
			frame->state = NWK_RX_STATE_INDICATE;
    330a:	2322      	movs	r3, #34	; 0x22
    330c:	7023      	strb	r3, [r4, #0]
    330e:	e0fc      	b.n	350a <nwkRxTaskHandler+0x3be>
		}

  #ifdef NWK_ENABLE_ROUTING
		else if (nwkIb.addr == header->macDstAddr) {
    3310:	79e2      	ldrb	r2, [r4, #7]
    3312:	7a23      	ldrb	r3, [r4, #8]
    3314:	021b      	lsls	r3, r3, #8
    3316:	4313      	orrs	r3, r2
    3318:	428b      	cmp	r3, r1
    331a:	d000      	beq.n	331e <nwkRxTaskHandler+0x1d2>
    331c:	e0f5      	b.n	350a <nwkRxTaskHandler+0x3be>
			frame->state = NWK_RX_STATE_ROUTE;
    331e:	2323      	movs	r3, #35	; 0x23
    3320:	7023      	strb	r3, [r4, #0]
    3322:	e0f2      	b.n	350a <nwkRxTaskHandler+0x3be>
		break;

#ifdef NWK_ENABLE_SECURITY
		case NWK_RX_STATE_DECRYPT:
		{
			nwkSecurityProcess(frame, false);
    3324:	2100      	movs	r1, #0
    3326:	0020      	movs	r0, r4
    3328:	4b6e      	ldr	r3, [pc, #440]	; (34e4 <nwkRxTaskHandler+0x398>)
    332a:	4798      	blx	r3
		}
		break;
    332c:	e0ed      	b.n	350a <nwkRxTaskHandler+0x3be>
*****************************************************************************/
static void nwkRxHandleIndication(NwkFrame_t *frame)
{
	bool ack;

	nwkRxAckControl = 0;
    332e:	2200      	movs	r2, #0
    3330:	4b6d      	ldr	r3, [pc, #436]	; (34e8 <nwkRxTaskHandler+0x39c>)
    3332:	701a      	strb	r2, [r3, #0]
static bool nwkRxIndicateFrame(NwkFrame_t *frame)
{
	NwkFrameHeader_t *header = &frame->header;
	NWK_DataInd_t ind;

	if (NULL == nwkIb.endpoint[header->nwkDstEndpoint]) {
    3334:	7c60      	ldrb	r0, [r4, #17]
    3336:	0900      	lsrs	r0, r0, #4
    3338:	b2c3      	uxtb	r3, r0
    333a:	3302      	adds	r3, #2
    333c:	009b      	lsls	r3, r3, #2
    333e:	4a62      	ldr	r2, [pc, #392]	; (34c8 <nwkRxTaskHandler+0x37c>)
    3340:	589b      	ldr	r3, [r3, r2]
    3342:	4698      	mov	r8, r3
    3344:	2b00      	cmp	r3, #0
    3346:	d05a      	beq.n	33fe <nwkRxTaskHandler+0x2b2>
		return false;
	}

	ind.srcAddr = header->nwkSrcAddr;
    3348:	1ca7      	adds	r7, r4, #2
    334a:	7b63      	ldrb	r3, [r4, #13]
    334c:	7ba2      	ldrb	r2, [r4, #14]
    334e:	0212      	lsls	r2, r2, #8
    3350:	431a      	orrs	r2, r3
    3352:	4691      	mov	r9, r2
    3354:	ab02      	add	r3, sp, #8
    3356:	801a      	strh	r2, [r3, #0]
	ind.dstAddr = header->nwkDstAddr;
    3358:	7be3      	ldrb	r3, [r4, #15]
    335a:	7c21      	ldrb	r1, [r4, #16]
    335c:	0209      	lsls	r1, r1, #8
    335e:	4319      	orrs	r1, r3
    3360:	ab02      	add	r3, sp, #8
    3362:	8059      	strh	r1, [r3, #2]
	ind.srcEndpoint = header->nwkSrcEndpoint;
    3364:	7c63      	ldrb	r3, [r4, #17]
    3366:	071b      	lsls	r3, r3, #28
    3368:	0f1b      	lsrs	r3, r3, #28
    336a:	aa02      	add	r2, sp, #8
    336c:	7113      	strb	r3, [r2, #4]
	ind.dstEndpoint = header->nwkDstEndpoint;
    336e:	7150      	strb	r0, [r2, #5]
	ind.data = frame->payload;
    3370:	2381      	movs	r3, #129	; 0x81
    3372:	5ce3      	ldrb	r3, [r4, r3]
    3374:	2082      	movs	r0, #130	; 0x82
    3376:	5c20      	ldrb	r0, [r4, r0]
    3378:	0200      	lsls	r0, r0, #8
    337a:	4318      	orrs	r0, r3
    337c:	2383      	movs	r3, #131	; 0x83
    337e:	5ce3      	ldrb	r3, [r4, r3]
    3380:	041b      	lsls	r3, r3, #16
    3382:	4318      	orrs	r0, r3
    3384:	2384      	movs	r3, #132	; 0x84
    3386:	5ce3      	ldrb	r3, [r4, r3]
    3388:	061b      	lsls	r3, r3, #24
    338a:	4303      	orrs	r3, r0
    338c:	9304      	str	r3, [sp, #16]
	ind.size = nwkFramePayloadSize(frame);
    338e:	1bdb      	subs	r3, r3, r7
    3390:	7860      	ldrb	r0, [r4, #1]
    3392:	1ac3      	subs	r3, r0, r3
    3394:	7313      	strb	r3, [r2, #12]
	ind.lqi = frame->rx.lqi;
    3396:	2385      	movs	r3, #133	; 0x85
    3398:	5ce3      	ldrb	r3, [r4, r3]
    339a:	7353      	strb	r3, [r2, #13]
	ind.rssi = frame->rx.rssi;
    339c:	2386      	movs	r3, #134	; 0x86
    339e:	5ce3      	ldrb	r3, [r4, r3]
    33a0:	7393      	strb	r3, [r2, #14]

	ind.options
		= (header->nwkFcf.ackRequest) ? NWK_IND_OPT_ACK_REQUESTED : 0;
    33a2:	7ae0      	ldrb	r0, [r4, #11]
	ind.options |= (header->nwkFcf.security) ? NWK_IND_OPT_SECURED : 0;
    33a4:	2303      	movs	r3, #3
    33a6:	4003      	ands	r3, r0
    33a8:	469c      	mov	ip, r3
	ind.options |= (header->nwkFcf.linkLocal) ? NWK_IND_OPT_LINK_LOCAL : 0;
    33aa:	0743      	lsls	r3, r0, #29
    33ac:	0fdb      	lsrs	r3, r3, #31
    33ae:	015b      	lsls	r3, r3, #5
    33b0:	4662      	mov	r2, ip
    33b2:	4313      	orrs	r3, r2
	ind.options |= (header->nwkFcf.multicast) ? NWK_IND_OPT_MULTICAST : 0;
    33b4:	0700      	lsls	r0, r0, #28
    33b6:	0fc0      	lsrs	r0, r0, #31
    33b8:	0180      	lsls	r0, r0, #6
    33ba:	4318      	orrs	r0, r3
	ind.options
		|= (NWK_BROADCAST_ADDR ==
    33bc:	4b4b      	ldr	r3, [pc, #300]	; (34ec <nwkRxTaskHandler+0x3a0>)
    33be:	469c      	mov	ip, r3
    33c0:	4461      	add	r1, ip
    33c2:	424b      	negs	r3, r1
    33c4:	414b      	adcs	r3, r1
    33c6:	009b      	lsls	r3, r3, #2
    33c8:	4303      	orrs	r3, r0
			header->nwkDstAddr) ? NWK_IND_OPT_BROADCAST : 0;
	ind.options
		|= (header->nwkSrcAddr ==
			header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
    33ca:	79f8      	ldrb	r0, [r7, #7]
    33cc:	7a39      	ldrb	r1, [r7, #8]
    33ce:	0209      	lsls	r1, r1, #8
	ind.options |= (header->nwkFcf.multicast) ? NWK_IND_OPT_MULTICAST : 0;
	ind.options
		|= (NWK_BROADCAST_ADDR ==
			header->nwkDstAddr) ? NWK_IND_OPT_BROADCAST : 0;
	ind.options
		|= (header->nwkSrcAddr ==
    33d0:	4301      	orrs	r1, r0
    33d2:	464a      	mov	r2, r9
    33d4:	1a52      	subs	r2, r2, r1
    33d6:	4251      	negs	r1, r2
    33d8:	414a      	adcs	r2, r1
    33da:	00d2      	lsls	r2, r2, #3
    33dc:	4313      	orrs	r3, r2
    33de:	aa02      	add	r2, sp, #8
    33e0:	7193      	strb	r3, [r2, #6]
			header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
	ind.options
		|= (NWK_BROADCAST_PANID ==
			header->macDstPanId) ? NWK_IND_OPT_BROADCAST_PAN_ID : 0;
    33e2:	78f9      	ldrb	r1, [r7, #3]
    33e4:	793a      	ldrb	r2, [r7, #4]
    33e6:	0212      	lsls	r2, r2, #8
			header->nwkDstAddr) ? NWK_IND_OPT_BROADCAST : 0;
	ind.options
		|= (header->nwkSrcAddr ==
			header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
	ind.options
		|= (NWK_BROADCAST_PANID ==
    33e8:	430a      	orrs	r2, r1
    33ea:	4462      	add	r2, ip
    33ec:	4251      	negs	r1, r2
    33ee:	414a      	adcs	r2, r1
    33f0:	0112      	lsls	r2, r2, #4
    33f2:	4313      	orrs	r3, r2
    33f4:	aa02      	add	r2, sp, #8
    33f6:	7193      	strb	r3, [r2, #6]
			header->macDstPanId) ? NWK_IND_OPT_BROADCAST_PAN_ID : 0;

	return nwkIb.endpoint[header->nwkDstEndpoint](&ind);
    33f8:	0010      	movs	r0, r2
    33fa:	47c0      	blx	r8
    33fc:	e000      	b.n	3400 <nwkRxTaskHandler+0x2b4>
{
	NwkFrameHeader_t *header = &frame->header;
	NWK_DataInd_t ind;

	if (NULL == nwkIb.endpoint[header->nwkDstEndpoint]) {
		return false;
    33fe:	2000      	movs	r0, #0
	bool ack;

	nwkRxAckControl = 0;
	ack = nwkRxIndicateFrame(frame);

	if (0 == frame->header.nwkFcf.ackRequest) {
    3400:	7ae1      	ldrb	r1, [r4, #11]
		ack = false;
    3402:	07cb      	lsls	r3, r1, #31
    3404:	17db      	asrs	r3, r3, #31
    3406:	4018      	ands	r0, r3
	}

	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
    3408:	79e2      	ldrb	r2, [r4, #7]
    340a:	7a23      	ldrb	r3, [r4, #8]
    340c:	021b      	lsls	r3, r3, #8
    340e:	4313      	orrs	r3, r2
    3410:	4a2c      	ldr	r2, [pc, #176]	; (34c4 <nwkRxTaskHandler+0x378>)
    3412:	4293      	cmp	r3, r2
    3414:	d10a      	bne.n	342c <nwkRxTaskHandler+0x2e0>
			nwkIb.addr == frame->header.nwkDstAddr &&
    3416:	7be2      	ldrb	r2, [r4, #15]
    3418:	7c23      	ldrb	r3, [r4, #16]
    341a:	021b      	lsls	r3, r3, #8

	if (0 == frame->header.nwkFcf.ackRequest) {
		ack = false;
	}

	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
    341c:	4f2a      	ldr	r7, [pc, #168]	; (34c8 <nwkRxTaskHandler+0x37c>)
    341e:	883f      	ldrh	r7, [r7, #0]
    3420:	4313      	orrs	r3, r2
    3422:	429f      	cmp	r7, r3
    3424:	d102      	bne.n	342c <nwkRxTaskHandler+0x2e0>
			nwkIb.addr == frame->header.nwkDstAddr &&
    3426:	070b      	lsls	r3, r1, #28
    3428:	d400      	bmi.n	342c <nwkRxTaskHandler+0x2e0>
			0 == frame->header.nwkFcf.multicast) {
		ack = true;
    342a:	2001      	movs	r0, #1
	}

	if (NWK_BROADCAST_PANID == frame->header.macDstPanId) {
    342c:	7962      	ldrb	r2, [r4, #5]
    342e:	79a3      	ldrb	r3, [r4, #6]
    3430:	021b      	lsls	r3, r3, #8
    3432:	4313      	orrs	r3, r2
    3434:	4a23      	ldr	r2, [pc, #140]	; (34c4 <nwkRxTaskHandler+0x378>)
    3436:	4293      	cmp	r3, r2
    3438:	d03c      	beq.n	34b4 <nwkRxTaskHandler+0x368>
		ack = false;
	}

	if (NWK_BROADCAST_ADDR == nwkIb.addr) {
    343a:	4b23      	ldr	r3, [pc, #140]	; (34c8 <nwkRxTaskHandler+0x37c>)
    343c:	881a      	ldrh	r2, [r3, #0]
    343e:	4b21      	ldr	r3, [pc, #132]	; (34c4 <nwkRxTaskHandler+0x378>)
    3440:	429a      	cmp	r2, r3
    3442:	d037      	beq.n	34b4 <nwkRxTaskHandler+0x368>
		ack = false;
	}

	if (ack) {
    3444:	2800      	cmp	r0, #0
    3446:	d035      	beq.n	34b4 <nwkRxTaskHandler+0x368>
static void nwkRxSendAck(NwkFrame_t *frame)
{
	NwkFrame_t *ack;
	NwkCommandAck_t *command;

	if (NULL == (ack = nwkFrameAlloc())) {
    3448:	4b29      	ldr	r3, [pc, #164]	; (34f0 <nwkRxTaskHandler+0x3a4>)
    344a:	4798      	blx	r3
    344c:	1e07      	subs	r7, r0, #0
    344e:	d031      	beq.n	34b4 <nwkRxTaskHandler+0x368>
		return;
	}

	nwkFrameCommandInit(ack);
    3450:	4b28      	ldr	r3, [pc, #160]	; (34f4 <nwkRxTaskHandler+0x3a8>)
    3452:	4798      	blx	r3

	ack->size += sizeof(NwkCommandAck_t);
    3454:	787b      	ldrb	r3, [r7, #1]
    3456:	3303      	adds	r3, #3
    3458:	707b      	strb	r3, [r7, #1]
	ack->tx.confirm = NULL;
    345a:	2200      	movs	r2, #0
    345c:	2389      	movs	r3, #137	; 0x89
    345e:	54fa      	strb	r2, [r7, r3]
    3460:	003b      	movs	r3, r7
    3462:	3389      	adds	r3, #137	; 0x89
    3464:	705a      	strb	r2, [r3, #1]
    3466:	709a      	strb	r2, [r3, #2]
    3468:	70da      	strb	r2, [r3, #3]

	ack->header.nwkFcf.security = frame->header.nwkFcf.security;
    346a:	7ae2      	ldrb	r2, [r4, #11]
    346c:	2302      	movs	r3, #2
    346e:	401a      	ands	r2, r3
    3470:	7afb      	ldrb	r3, [r7, #11]
    3472:	2102      	movs	r1, #2
    3474:	438b      	bics	r3, r1
    3476:	4313      	orrs	r3, r2
    3478:	72fb      	strb	r3, [r7, #11]
	ack->header.nwkDstAddr = frame->header.nwkSrcAddr;
    347a:	7b62      	ldrb	r2, [r4, #13]
    347c:	7ba3      	ldrb	r3, [r4, #14]
    347e:	73fa      	strb	r2, [r7, #15]
    3480:	743b      	strb	r3, [r7, #16]

	command = (NwkCommandAck_t *)ack->payload;
    3482:	2381      	movs	r3, #129	; 0x81
    3484:	5cf8      	ldrb	r0, [r7, r3]
    3486:	3301      	adds	r3, #1
    3488:	5cfa      	ldrb	r2, [r7, r3]
    348a:	0212      	lsls	r2, r2, #8
    348c:	4302      	orrs	r2, r0
    348e:	3301      	adds	r3, #1
    3490:	5cfb      	ldrb	r3, [r7, r3]
    3492:	041b      	lsls	r3, r3, #16
    3494:	4313      	orrs	r3, r2
    3496:	001a      	movs	r2, r3
    3498:	2384      	movs	r3, #132	; 0x84
    349a:	5cfb      	ldrb	r3, [r7, r3]
    349c:	061b      	lsls	r3, r3, #24
    349e:	4313      	orrs	r3, r2
	command->id = NWK_COMMAND_ACK;
    34a0:	2200      	movs	r2, #0
    34a2:	701a      	strb	r2, [r3, #0]
	command->control = nwkRxAckControl;
    34a4:	4a10      	ldr	r2, [pc, #64]	; (34e8 <nwkRxTaskHandler+0x39c>)
    34a6:	7812      	ldrb	r2, [r2, #0]
    34a8:	709a      	strb	r2, [r3, #2]
	command->seq = frame->header.nwkSeq;
    34aa:	7b22      	ldrb	r2, [r4, #12]
    34ac:	705a      	strb	r2, [r3, #1]

	nwkTxFrame(ack);
    34ae:	0038      	movs	r0, r7
    34b0:	4b11      	ldr	r3, [pc, #68]	; (34f8 <nwkRxTaskHandler+0x3ac>)
    34b2:	4798      	blx	r3

	if (ack) {
		nwkRxSendAck(frame);
	}

	frame->state = NWK_RX_STATE_FINISH;
    34b4:	2324      	movs	r3, #36	; 0x24
    34b6:	7023      	strb	r3, [r4, #0]
    34b8:	e027      	b.n	350a <nwkRxTaskHandler+0x3be>
    34ba:	46c0      	nop			; (mov r8, r8)
    34bc:	00002c69 	.word	0x00002c69
    34c0:	0000a63c 	.word	0x0000a63c
    34c4:	0000ffff 	.word	0x0000ffff
    34c8:	20002138 	.word	0x20002138
    34cc:	00002dc1 	.word	0x00002dc1
    34d0:	200005dc 	.word	0x200005dc
    34d4:	00002da9 	.word	0x00002da9
    34d8:	2000061c 	.word	0x2000061c
    34dc:	00003f29 	.word	0x00003f29
    34e0:	00003955 	.word	0x00003955
    34e4:	00003555 	.word	0x00003555
    34e8:	20000618 	.word	0x20000618
    34ec:	ffff0001 	.word	0xffff0001
    34f0:	00002be5 	.word	0x00002be5
    34f4:	00002ca5 	.word	0x00002ca5
    34f8:	00003899 	.word	0x00003899
		break;

#ifdef NWK_ENABLE_ROUTING
		case NWK_RX_STATE_ROUTE:
		{
			nwkRouteFrame(frame);
    34fc:	0020      	movs	r0, r4
    34fe:	4b0d      	ldr	r3, [pc, #52]	; (3534 <nwkRxTaskHandler+0x3e8>)
    3500:	4798      	blx	r3
		}
		break;
    3502:	e002      	b.n	350a <nwkRxTaskHandler+0x3be>
#endif

		case NWK_RX_STATE_FINISH:
		{
			nwkFrameFree(frame);
    3504:	0020      	movs	r0, r4
    3506:	4b0c      	ldr	r3, [pc, #48]	; (3538 <nwkRxTaskHandler+0x3ec>)
    3508:	4798      	blx	r3
*****************************************************************************/
void nwkRxTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    350a:	0020      	movs	r0, r4
    350c:	47a8      	blx	r5
    350e:	1e04      	subs	r4, r0, #0
    3510:	d000      	beq.n	3514 <nwkRxTaskHandler+0x3c8>
    3512:	e624      	b.n	315e <nwkRxTaskHandler+0x12>
    3514:	e008      	b.n	3528 <nwkRxTaskHandler+0x3dc>
			frame->state = NWK_RX_STATE_INDICATE;
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    3516:	79e2      	ldrb	r2, [r4, #7]
    3518:	7a23      	ldrb	r3, [r4, #8]
    351a:	021b      	lsls	r3, r3, #8
    351c:	4313      	orrs	r3, r2
    351e:	4a07      	ldr	r2, [pc, #28]	; (353c <nwkRxTaskHandler+0x3f0>)
    3520:	4293      	cmp	r3, r2
    3522:	d000      	beq.n	3526 <nwkRxTaskHandler+0x3da>
    3524:	e6e0      	b.n	32e8 <nwkRxTaskHandler+0x19c>
    3526:	e6d1      	b.n	32cc <nwkRxTaskHandler+0x180>
			nwkFrameFree(frame);
		}
		break;
		}
	}
}
    3528:	b007      	add	sp, #28
    352a:	bc0c      	pop	{r2, r3}
    352c:	4690      	mov	r8, r2
    352e:	4699      	mov	r9, r3
    3530:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3532:	46c0      	nop			; (mov r8, r8)
    3534:	00002f45 	.word	0x00002f45
    3538:	00002c55 	.word	0x00002c55
    353c:	0000ffff 	.word	0x0000ffff

00003540 <nwkSecurityInit>:
/*************************************************************************//**
*  @brief Initializes the Security module
*****************************************************************************/
void nwkSecurityInit(void)
{
	nwkSecurityActiveFrames = 0;
    3540:	2300      	movs	r3, #0
    3542:	4a02      	ldr	r2, [pc, #8]	; (354c <nwkSecurityInit+0xc>)
    3544:	7013      	strb	r3, [r2, #0]
	nwkSecurityActiveFrame = NULL;
    3546:	4a02      	ldr	r2, [pc, #8]	; (3550 <nwkSecurityInit+0x10>)
    3548:	6013      	str	r3, [r2, #0]
}
    354a:	4770      	bx	lr
    354c:	20000630 	.word	0x20000630
    3550:	20000634 	.word	0x20000634

00003554 <nwkSecurityProcess>:

/*************************************************************************//**
*****************************************************************************/
void nwkSecurityProcess(NwkFrame_t *frame, bool encrypt)
{
	if (encrypt) {
    3554:	2900      	cmp	r1, #0
    3556:	d002      	beq.n	355e <nwkSecurityProcess+0xa>
		frame->state = NWK_SECURITY_STATE_ENCRYPT_PENDING;
    3558:	2330      	movs	r3, #48	; 0x30
    355a:	7003      	strb	r3, [r0, #0]
    355c:	e001      	b.n	3562 <nwkSecurityProcess+0xe>
	} else {
		frame->state = NWK_SECURITY_STATE_DECRYPT_PENDING;
    355e:	2331      	movs	r3, #49	; 0x31
    3560:	7003      	strb	r3, [r0, #0]
	}

	++nwkSecurityActiveFrames;
    3562:	4a02      	ldr	r2, [pc, #8]	; (356c <nwkSecurityProcess+0x18>)
    3564:	7813      	ldrb	r3, [r2, #0]
    3566:	3301      	adds	r3, #1
    3568:	7013      	strb	r3, [r2, #0]
}
    356a:	4770      	bx	lr
    356c:	20000630 	.word	0x20000630

00003570 <SYS_EncryptConf>:
}

/*************************************************************************//**
*****************************************************************************/
void SYS_EncryptConf(void)
{
    3570:	b5f0      	push	{r4, r5, r6, r7, lr}
    3572:	4647      	mov	r7, r8
    3574:	b480      	push	{r7}
	uint8_t *vector = (uint8_t *)nwkSecurityVector;
	uint8_t *text = &nwkSecurityActiveFrame->payload[nwkSecurityOffset];
    3576:	4b25      	ldr	r3, [pc, #148]	; (360c <SYS_EncryptConf+0x9c>)
    3578:	681b      	ldr	r3, [r3, #0]
    357a:	469c      	mov	ip, r3
    357c:	2381      	movs	r3, #129	; 0x81
    357e:	4662      	mov	r2, ip
    3580:	5cd0      	ldrb	r0, [r2, r3]
    3582:	3301      	adds	r3, #1
    3584:	5cd3      	ldrb	r3, [r2, r3]
    3586:	021b      	lsls	r3, r3, #8
    3588:	4303      	orrs	r3, r0
    358a:	001a      	movs	r2, r3
    358c:	2383      	movs	r3, #131	; 0x83
    358e:	4661      	mov	r1, ip
    3590:	5ccb      	ldrb	r3, [r1, r3]
    3592:	041b      	lsls	r3, r3, #16
    3594:	4313      	orrs	r3, r2
    3596:	2284      	movs	r2, #132	; 0x84
    3598:	5c89      	ldrb	r1, [r1, r2]
    359a:	0609      	lsls	r1, r1, #24
    359c:	4319      	orrs	r1, r3
    359e:	4b1c      	ldr	r3, [pc, #112]	; (3610 <SYS_EncryptConf+0xa0>)
    35a0:	781b      	ldrb	r3, [r3, #0]
    35a2:	4698      	mov	r8, r3
	uint8_t block;

	block
		= (nwkSecuritySize <
    35a4:	4b1b      	ldr	r3, [pc, #108]	; (3614 <SYS_EncryptConf+0xa4>)
    35a6:	781e      	ldrb	r6, [r3, #0]
    35a8:	1c37      	adds	r7, r6, #0
    35aa:	2e10      	cmp	r6, #16
    35ac:	d900      	bls.n	35b0 <SYS_EncryptConf+0x40>
    35ae:	2710      	movs	r7, #16
    35b0:	b2ff      	uxtb	r7, r7
			NWK_SECURITY_BLOCK_SIZE) ? nwkSecuritySize :
			NWK_SECURITY_BLOCK_SIZE;

	for (uint8_t i = 0; i < block; i++) {
    35b2:	2f00      	cmp	r7, #0
    35b4:	d016      	beq.n	35e4 <SYS_EncryptConf+0x74>
		text[i] ^= vector[i];

		if (nwkSecurityEncrypt) {
    35b6:	4b18      	ldr	r3, [pc, #96]	; (3618 <SYS_EncryptConf+0xa8>)
    35b8:	781d      	ldrb	r5, [r3, #0]
    35ba:	4441      	add	r1, r8
    35bc:	4b17      	ldr	r3, [pc, #92]	; (361c <SYS_EncryptConf+0xac>)
    35be:	1e7c      	subs	r4, r7, #1
    35c0:	b2e4      	uxtb	r4, r4
    35c2:	3401      	adds	r4, #1
    35c4:	191c      	adds	r4, r3, r4
		= (nwkSecuritySize <
			NWK_SECURITY_BLOCK_SIZE) ? nwkSecuritySize :
			NWK_SECURITY_BLOCK_SIZE;

	for (uint8_t i = 0; i < block; i++) {
		text[i] ^= vector[i];
    35c6:	7808      	ldrb	r0, [r1, #0]
    35c8:	781a      	ldrb	r2, [r3, #0]
    35ca:	4042      	eors	r2, r0
    35cc:	700a      	strb	r2, [r1, #0]

		if (nwkSecurityEncrypt) {
    35ce:	2d00      	cmp	r5, #0
    35d0:	d001      	beq.n	35d6 <SYS_EncryptConf+0x66>
			vector[i] = text[i];
    35d2:	701a      	strb	r2, [r3, #0]
    35d4:	e002      	b.n	35dc <SYS_EncryptConf+0x6c>
		} else {
			vector[i] ^= text[i];
    35d6:	7818      	ldrb	r0, [r3, #0]
    35d8:	4042      	eors	r2, r0
    35da:	701a      	strb	r2, [r3, #0]
    35dc:	3101      	adds	r1, #1
    35de:	3301      	adds	r3, #1
	block
		= (nwkSecuritySize <
			NWK_SECURITY_BLOCK_SIZE) ? nwkSecuritySize :
			NWK_SECURITY_BLOCK_SIZE;

	for (uint8_t i = 0; i < block; i++) {
    35e0:	42a3      	cmp	r3, r4
    35e2:	d1f0      	bne.n	35c6 <SYS_EncryptConf+0x56>
		} else {
			vector[i] ^= text[i];
		}
	}

	nwkSecurityOffset += block;
    35e4:	4643      	mov	r3, r8
    35e6:	19db      	adds	r3, r3, r7
    35e8:	4a09      	ldr	r2, [pc, #36]	; (3610 <SYS_EncryptConf+0xa0>)
    35ea:	7013      	strb	r3, [r2, #0]
	nwkSecuritySize -= block;
    35ec:	1bf6      	subs	r6, r6, r7
    35ee:	b2f6      	uxtb	r6, r6
    35f0:	4b08      	ldr	r3, [pc, #32]	; (3614 <SYS_EncryptConf+0xa4>)
    35f2:	701e      	strb	r6, [r3, #0]

	if (nwkSecuritySize > 0) {
    35f4:	2e00      	cmp	r6, #0
    35f6:	d003      	beq.n	3600 <SYS_EncryptConf+0x90>
		nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_PROCESS;
    35f8:	2332      	movs	r3, #50	; 0x32
    35fa:	4662      	mov	r2, ip
    35fc:	7013      	strb	r3, [r2, #0]
    35fe:	e002      	b.n	3606 <SYS_EncryptConf+0x96>
	} else {
		nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_CONFIRM;
    3600:	2334      	movs	r3, #52	; 0x34
    3602:	4662      	mov	r2, ip
    3604:	7013      	strb	r3, [r2, #0]
	}
}
    3606:	bc04      	pop	{r2}
    3608:	4690      	mov	r8, r2
    360a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    360c:	20000634 	.word	0x20000634
    3610:	20000638 	.word	0x20000638
    3614:	20000639 	.word	0x20000639
    3618:	2000063a 	.word	0x2000063a
    361c:	2000063c 	.word	0x2000063c

00003620 <nwkSecurityTaskHandler>:

/*************************************************************************//**
*  @brief Security Module task handler
*****************************************************************************/
void nwkSecurityTaskHandler(void)
{
    3620:	b570      	push	{r4, r5, r6, lr}
    3622:	b082      	sub	sp, #8
	NwkFrame_t *frame = NULL;

	if (0 == nwkSecurityActiveFrames) {
    3624:	4b57      	ldr	r3, [pc, #348]	; (3784 <nwkSecurityTaskHandler+0x164>)
    3626:	781b      	ldrb	r3, [r3, #0]
    3628:	2b00      	cmp	r3, #0
    362a:	d100      	bne.n	362e <nwkSecurityTaskHandler+0xe>
    362c:	e0a8      	b.n	3780 <nwkSecurityTaskHandler+0x160>
		return;
	}

	if (nwkSecurityActiveFrame) {
    362e:	4b56      	ldr	r3, [pc, #344]	; (3788 <nwkSecurityTaskHandler+0x168>)
    3630:	681c      	ldr	r4, [r3, #0]
    3632:	2c00      	cmp	r4, #0
    3634:	d100      	bne.n	3638 <nwkSecurityTaskHandler+0x18>
    3636:	e09e      	b.n	3776 <nwkSecurityTaskHandler+0x156>
		if (NWK_SECURITY_STATE_CONFIRM ==
				nwkSecurityActiveFrame->state) {
    3638:	7823      	ldrb	r3, [r4, #0]
	if (0 == nwkSecurityActiveFrames) {
		return;
	}

	if (nwkSecurityActiveFrame) {
		if (NWK_SECURITY_STATE_CONFIRM ==
    363a:	2b34      	cmp	r3, #52	; 0x34
    363c:	d147      	bne.n	36ce <nwkSecurityTaskHandler+0xae>

/*************************************************************************//**
*****************************************************************************/
static bool nwkSecurityProcessMic(void)
{
	uint8_t *mic = &nwkSecurityActiveFrame->payload[nwkSecurityOffset];
    363e:	334d      	adds	r3, #77	; 0x4d
    3640:	5ce1      	ldrb	r1, [r4, r3]
    3642:	3301      	adds	r3, #1
    3644:	5ce3      	ldrb	r3, [r4, r3]
    3646:	021b      	lsls	r3, r3, #8
    3648:	430b      	orrs	r3, r1
    364a:	001a      	movs	r2, r3
    364c:	2383      	movs	r3, #131	; 0x83
    364e:	5ce0      	ldrb	r0, [r4, r3]
    3650:	0400      	lsls	r0, r0, #16
    3652:	0003      	movs	r3, r0
    3654:	4313      	orrs	r3, r2
    3656:	2284      	movs	r2, #132	; 0x84
    3658:	5ca0      	ldrb	r0, [r4, r2]
    365a:	0600      	lsls	r0, r0, #24
    365c:	4318      	orrs	r0, r3
    365e:	4b4b      	ldr	r3, [pc, #300]	; (378c <nwkSecurityTaskHandler+0x16c>)
    3660:	7819      	ldrb	r1, [r3, #0]
    3662:	1840      	adds	r0, r0, r1
	uint32_t vmic = nwkSecurityVector[0] ^ nwkSecurityVector[1] ^
    3664:	4b4a      	ldr	r3, [pc, #296]	; (3790 <nwkSecurityTaskHandler+0x170>)
			nwkSecurityVector[2] ^ nwkSecurityVector[3];
    3666:	681e      	ldr	r6, [r3, #0]
    3668:	685a      	ldr	r2, [r3, #4]
    366a:	4056      	eors	r6, r2
    366c:	689a      	ldr	r2, [r3, #8]
    366e:	4056      	eors	r6, r2
    3670:	68db      	ldr	r3, [r3, #12]
    3672:	405e      	eors	r6, r3
/*************************************************************************//**
*****************************************************************************/
static bool nwkSecurityProcessMic(void)
{
	uint8_t *mic = &nwkSecurityActiveFrame->payload[nwkSecurityOffset];
	uint32_t vmic = nwkSecurityVector[0] ^ nwkSecurityVector[1] ^
    3674:	9600      	str	r6, [sp, #0]
			nwkSecurityVector[2] ^ nwkSecurityVector[3];
	uint32_t tmic;

	if (nwkSecurityEncrypt) {
    3676:	4b47      	ldr	r3, [pc, #284]	; (3794 <nwkSecurityTaskHandler+0x174>)
    3678:	781d      	ldrb	r5, [r3, #0]
    367a:	2d00      	cmp	r5, #0
    367c:	d007      	beq.n	368e <nwkSecurityTaskHandler+0x6e>
		memcpy(mic, (uint8_t *)&vmic, NWK_SECURITY_MIC_SIZE);
    367e:	2204      	movs	r2, #4
    3680:	4669      	mov	r1, sp
    3682:	4b45      	ldr	r3, [pc, #276]	; (3798 <nwkSecurityTaskHandler+0x178>)
    3684:	4798      	blx	r3
		nwkSecurityActiveFrame->size += NWK_SECURITY_MIC_SIZE;
    3686:	7863      	ldrb	r3, [r4, #1]
    3688:	3304      	adds	r3, #4
    368a:	7063      	strb	r3, [r4, #1]
    368c:	e009      	b.n	36a2 <nwkSecurityTaskHandler+0x82>
		return true;
	} else {
		memcpy((uint8_t *)&tmic, mic, NWK_SECURITY_MIC_SIZE);
    368e:	2204      	movs	r2, #4
    3690:	0001      	movs	r1, r0
    3692:	a801      	add	r0, sp, #4
    3694:	4b40      	ldr	r3, [pc, #256]	; (3798 <nwkSecurityTaskHandler+0x178>)
    3696:	4798      	blx	r3
		return vmic == tmic;
    3698:	9b01      	ldr	r3, [sp, #4]
    369a:	1b9d      	subs	r5, r3, r6
    369c:	426b      	negs	r3, r5
    369e:	416b      	adcs	r3, r5
    36a0:	b2dd      	uxtb	r5, r3
	if (nwkSecurityActiveFrame) {
		if (NWK_SECURITY_STATE_CONFIRM ==
				nwkSecurityActiveFrame->state) {
			bool micStatus = nwkSecurityProcessMic();

			if (nwkSecurityEncrypt) {
    36a2:	4b3c      	ldr	r3, [pc, #240]	; (3794 <nwkSecurityTaskHandler+0x174>)
    36a4:	781b      	ldrb	r3, [r3, #0]
    36a6:	2b00      	cmp	r3, #0
    36a8:	d004      	beq.n	36b4 <nwkSecurityTaskHandler+0x94>
				nwkTxEncryptConf(nwkSecurityActiveFrame);
    36aa:	4b37      	ldr	r3, [pc, #220]	; (3788 <nwkSecurityTaskHandler+0x168>)
    36ac:	6818      	ldr	r0, [r3, #0]
    36ae:	4b3b      	ldr	r3, [pc, #236]	; (379c <nwkSecurityTaskHandler+0x17c>)
    36b0:	4798      	blx	r3
    36b2:	e004      	b.n	36be <nwkSecurityTaskHandler+0x9e>
			} else {
				nwkRxDecryptConf(nwkSecurityActiveFrame,
    36b4:	4b34      	ldr	r3, [pc, #208]	; (3788 <nwkSecurityTaskHandler+0x168>)
    36b6:	6818      	ldr	r0, [r3, #0]
    36b8:	0029      	movs	r1, r5
    36ba:	4b39      	ldr	r3, [pc, #228]	; (37a0 <nwkSecurityTaskHandler+0x180>)
    36bc:	4798      	blx	r3
						micStatus);
			}

			nwkSecurityActiveFrame = NULL;
    36be:	2200      	movs	r2, #0
    36c0:	4b31      	ldr	r3, [pc, #196]	; (3788 <nwkSecurityTaskHandler+0x168>)
    36c2:	601a      	str	r2, [r3, #0]
			--nwkSecurityActiveFrames;
    36c4:	4a2f      	ldr	r2, [pc, #188]	; (3784 <nwkSecurityTaskHandler+0x164>)
    36c6:	7813      	ldrb	r3, [r2, #0]
    36c8:	3b01      	subs	r3, #1
    36ca:	7013      	strb	r3, [r2, #0]
    36cc:	e058      	b.n	3780 <nwkSecurityTaskHandler+0x160>
		} else if (NWK_SECURITY_STATE_PROCESS ==
    36ce:	2b32      	cmp	r3, #50	; 0x32
    36d0:	d156      	bne.n	3780 <nwkSecurityTaskHandler+0x160>
				nwkSecurityActiveFrame->state) {
			nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_WAIT;
    36d2:	3301      	adds	r3, #1
    36d4:	7023      	strb	r3, [r4, #0]
			SYS_EncryptReq((uint32_t *)nwkSecurityVector,
    36d6:	4933      	ldr	r1, [pc, #204]	; (37a4 <nwkSecurityTaskHandler+0x184>)
    36d8:	482d      	ldr	r0, [pc, #180]	; (3790 <nwkSecurityTaskHandler+0x170>)
    36da:	4b33      	ldr	r3, [pc, #204]	; (37a8 <nwkSecurityTaskHandler+0x188>)
    36dc:	4798      	blx	r3
    36de:	e04f      	b.n	3780 <nwkSecurityTaskHandler+0x160>

		return;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_SECURITY_STATE_ENCRYPT_PENDING == frame->state ||
    36e0:	7803      	ldrb	r3, [r0, #0]
    36e2:	3b30      	subs	r3, #48	; 0x30
    36e4:	2b01      	cmp	r3, #1
    36e6:	d848      	bhi.n	377a <nwkSecurityTaskHandler+0x15a>
				NWK_SECURITY_STATE_DECRYPT_PENDING ==
				frame->state) {
			nwkSecurityActiveFrame = frame;
    36e8:	4b27      	ldr	r3, [pc, #156]	; (3788 <nwkSecurityTaskHandler+0x168>)
    36ea:	6018      	str	r0, [r3, #0]
*****************************************************************************/
static void nwkSecurityStart(void)
{
	NwkFrameHeader_t *header = &nwkSecurityActiveFrame->header;

	nwkSecurityVector[0] = header->nwkSeq;
    36ec:	4d28      	ldr	r5, [pc, #160]	; (3790 <nwkSecurityTaskHandler+0x170>)
    36ee:	7b02      	ldrb	r2, [r0, #12]
    36f0:	602a      	str	r2, [r5, #0]
	nwkSecurityVector[1]
		= ((uint32_t)header->nwkDstAddr <<
    36f2:	7bc4      	ldrb	r4, [r0, #15]
    36f4:	7c02      	ldrb	r2, [r0, #16]
    36f6:	0212      	lsls	r2, r2, #8
    36f8:	4322      	orrs	r2, r4
    36fa:	0411      	lsls	r1, r2, #16
			16) | header->nwkDstEndpoint;
    36fc:	7c42      	ldrb	r2, [r0, #17]
{
	NwkFrameHeader_t *header = &nwkSecurityActiveFrame->header;

	nwkSecurityVector[0] = header->nwkSeq;
	nwkSecurityVector[1]
		= ((uint32_t)header->nwkDstAddr <<
    36fe:	0912      	lsrs	r2, r2, #4
    3700:	430a      	orrs	r2, r1
    3702:	606a      	str	r2, [r5, #4]
			16) | header->nwkDstEndpoint;
	nwkSecurityVector[2]
		= ((uint32_t)header->nwkSrcAddr <<
    3704:	7b44      	ldrb	r4, [r0, #13]
    3706:	7b82      	ldrb	r2, [r0, #14]
    3708:	0212      	lsls	r2, r2, #8
    370a:	4322      	orrs	r2, r4
    370c:	0411      	lsls	r1, r2, #16
			16) | header->nwkSrcEndpoint;
    370e:	7c42      	ldrb	r2, [r0, #17]
    3710:	0712      	lsls	r2, r2, #28
	nwkSecurityVector[0] = header->nwkSeq;
	nwkSecurityVector[1]
		= ((uint32_t)header->nwkDstAddr <<
			16) | header->nwkDstEndpoint;
	nwkSecurityVector[2]
		= ((uint32_t)header->nwkSrcAddr <<
    3712:	0f12      	lsrs	r2, r2, #28
    3714:	430a      	orrs	r2, r1
    3716:	60aa      	str	r2, [r5, #8]
			16) | header->nwkSrcEndpoint;
	nwkSecurityVector[3]
		= ((uint32_t)header->macDstPanId <<
    3718:	7942      	ldrb	r2, [r0, #5]
    371a:	7983      	ldrb	r3, [r0, #6]
    371c:	021b      	lsls	r3, r3, #8
    371e:	4313      	orrs	r3, r2
    3720:	041b      	lsls	r3, r3, #16
    3722:	7ac2      	ldrb	r2, [r0, #11]
    3724:	4313      	orrs	r3, r2
    3726:	60eb      	str	r3, [r5, #12]
			16) | *(uint8_t *)&header->nwkFcf;

	if (NWK_SECURITY_STATE_DECRYPT_PENDING ==
			nwkSecurityActiveFrame->state) {
    3728:	7805      	ldrb	r5, [r0, #0]
			16) | header->nwkSrcEndpoint;
	nwkSecurityVector[3]
		= ((uint32_t)header->macDstPanId <<
			16) | *(uint8_t *)&header->nwkFcf;

	if (NWK_SECURITY_STATE_DECRYPT_PENDING ==
    372a:	2d31      	cmp	r5, #49	; 0x31
    372c:	d102      	bne.n	3734 <nwkSecurityTaskHandler+0x114>
			nwkSecurityActiveFrame->state) {
		nwkSecurityActiveFrame->size -= NWK_SECURITY_MIC_SIZE;
    372e:	7843      	ldrb	r3, [r0, #1]
    3730:	3b04      	subs	r3, #4
    3732:	7043      	strb	r3, [r0, #1]

/*************************************************************************//**
*****************************************************************************/
static inline uint8_t nwkFramePayloadSize(NwkFrame_t *frame)
{
	return frame->size - (frame->payload - frame->data);
    3734:	2381      	movs	r3, #129	; 0x81
    3736:	5cc4      	ldrb	r4, [r0, r3]
    3738:	3301      	adds	r3, #1
    373a:	5cc2      	ldrb	r2, [r0, r3]
    373c:	0212      	lsls	r2, r2, #8
    373e:	4322      	orrs	r2, r4
    3740:	3301      	adds	r3, #1
    3742:	5cc3      	ldrb	r3, [r0, r3]
    3744:	041b      	lsls	r3, r3, #16
    3746:	4313      	orrs	r3, r2
    3748:	001a      	movs	r2, r3
    374a:	2384      	movs	r3, #132	; 0x84
    374c:	5cc3      	ldrb	r3, [r0, r3]
    374e:	061b      	lsls	r3, r3, #24
    3750:	4313      	orrs	r3, r2
    3752:	1c82      	adds	r2, r0, #2
	}

	nwkSecuritySize = nwkFramePayloadSize(nwkSecurityActiveFrame);
    3754:	1a9b      	subs	r3, r3, r2
    3756:	7842      	ldrb	r2, [r0, #1]
    3758:	1ad3      	subs	r3, r2, r3
    375a:	4a14      	ldr	r2, [pc, #80]	; (37ac <nwkSecurityTaskHandler+0x18c>)
    375c:	7013      	strb	r3, [r2, #0]
	nwkSecurityOffset = 0;
    375e:	2200      	movs	r2, #0
    3760:	4b0a      	ldr	r3, [pc, #40]	; (378c <nwkSecurityTaskHandler+0x16c>)
    3762:	701a      	strb	r2, [r3, #0]
	nwkSecurityEncrypt
		= (NWK_SECURITY_STATE_ENCRYPT_PENDING ==
    3764:	002b      	movs	r3, r5
    3766:	3b30      	subs	r3, #48	; 0x30
    3768:	4259      	negs	r1, r3
    376a:	4159      	adcs	r1, r3
    376c:	4a09      	ldr	r2, [pc, #36]	; (3794 <nwkSecurityTaskHandler+0x174>)
    376e:	7011      	strb	r1, [r2, #0]
			nwkSecurityActiveFrame->state);

	nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_PROCESS;
    3770:	2332      	movs	r3, #50	; 0x32
    3772:	7003      	strb	r3, [r0, #0]
    3774:	e004      	b.n	3780 <nwkSecurityTaskHandler+0x160>
    3776:	2000      	movs	r0, #0
		}

		return;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
    3778:	4c0d      	ldr	r4, [pc, #52]	; (37b0 <nwkSecurityTaskHandler+0x190>)
    377a:	47a0      	blx	r4
    377c:	2800      	cmp	r0, #0
    377e:	d1af      	bne.n	36e0 <nwkSecurityTaskHandler+0xc0>
			nwkSecurityActiveFrame = frame;
			nwkSecurityStart();
			return;
		}
	}
}
    3780:	b002      	add	sp, #8
    3782:	bd70      	pop	{r4, r5, r6, pc}
    3784:	20000630 	.word	0x20000630
    3788:	20000634 	.word	0x20000634
    378c:	20000638 	.word	0x20000638
    3790:	2000063c 	.word	0x2000063c
    3794:	2000063a 	.word	0x2000063a
    3798:	00004fc1 	.word	0x00004fc1
    379c:	00003a1d 	.word	0x00003a1d
    37a0:	0000313d 	.word	0x0000313d
    37a4:	20002180 	.word	0x20002180
    37a8:	00003e31 	.word	0x00003e31
    37ac:	20000639 	.word	0x20000639
    37b0:	00002c69 	.word	0x00002c69

000037b4 <nwkTxDelayTimerHandler>:
#endif

/*************************************************************************//**
*****************************************************************************/
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
    37b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    37b6:	b083      	sub	sp, #12
    37b8:	9001      	str	r0, [sp, #4]
	NwkFrame_t *frame = NULL;
	bool restart = false;
    37ba:	2400      	movs	r4, #0

/*************************************************************************//**
*****************************************************************************/
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
    37bc:	2000      	movs	r0, #0
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    37be:	4d10      	ldr	r5, [pc, #64]	; (3800 <nwkTxDelayTimerHandler+0x4c>)
		if (NWK_TX_STATE_WAIT_DELAY == frame->state) {
			restart = true;

			if (0 == --frame->tx.timeout) {
    37c0:	2686      	movs	r6, #134	; 0x86
    37c2:	2787      	movs	r7, #135	; 0x87
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    37c4:	e012      	b.n	37ec <nwkTxDelayTimerHandler+0x38>
		if (NWK_TX_STATE_WAIT_DELAY == frame->state) {
    37c6:	7803      	ldrb	r3, [r0, #0]
    37c8:	2b11      	cmp	r3, #17
    37ca:	d10f      	bne.n	37ec <nwkTxDelayTimerHandler+0x38>
			restart = true;

			if (0 == --frame->tx.timeout) {
    37cc:	5d82      	ldrb	r2, [r0, r6]
    37ce:	5dc3      	ldrb	r3, [r0, r7]
    37d0:	021b      	lsls	r3, r3, #8
    37d2:	4313      	orrs	r3, r2
    37d4:	3b01      	subs	r3, #1
    37d6:	b29b      	uxth	r3, r3
    37d8:	5583      	strb	r3, [r0, r6]
    37da:	0a19      	lsrs	r1, r3, #8
    37dc:	0002      	movs	r2, r0
    37de:	3286      	adds	r2, #134	; 0x86
    37e0:	7051      	strb	r1, [r2, #1]
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_TX_STATE_WAIT_DELAY == frame->state) {
			restart = true;
    37e2:	2401      	movs	r4, #1

			if (0 == --frame->tx.timeout) {
    37e4:	2b00      	cmp	r3, #0
    37e6:	d101      	bne.n	37ec <nwkTxDelayTimerHandler+0x38>
				frame->state = NWK_TX_STATE_SEND;
    37e8:	3313      	adds	r3, #19
    37ea:	7003      	strb	r3, [r0, #0]
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    37ec:	47a8      	blx	r5
    37ee:	2800      	cmp	r0, #0
    37f0:	d1e9      	bne.n	37c6 <nwkTxDelayTimerHandler+0x12>
				frame->state = NWK_TX_STATE_SEND;
			}
		}
	}

	if (restart) {
    37f2:	2c00      	cmp	r4, #0
    37f4:	d002      	beq.n	37fc <nwkTxDelayTimerHandler+0x48>
		SYS_TimerStart(timer);
    37f6:	9801      	ldr	r0, [sp, #4]
    37f8:	4b02      	ldr	r3, [pc, #8]	; (3804 <nwkTxDelayTimerHandler+0x50>)
    37fa:	4798      	blx	r3
	}
}
    37fc:	b003      	add	sp, #12
    37fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3800:	00002c69 	.word	0x00002c69
    3804:	00003f29 	.word	0x00003f29

00003808 <nwkTxAckWaitTimerHandler>:
}

/*************************************************************************//**
*****************************************************************************/
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
    3808:	b5f0      	push	{r4, r5, r6, r7, lr}
    380a:	b083      	sub	sp, #12
    380c:	9001      	str	r0, [sp, #4]
	NwkFrame_t *frame = NULL;
	bool restart = false;
    380e:	2400      	movs	r4, #0

/*************************************************************************//**
*****************************************************************************/
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
    3810:	2000      	movs	r0, #0
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    3812:	4d12      	ldr	r5, [pc, #72]	; (385c <nwkTxAckWaitTimerHandler+0x54>)
		if (NWK_TX_STATE_WAIT_ACK == frame->state) {
			restart = true;

			if (0 == --frame->tx.timeout) {
    3814:	2686      	movs	r6, #134	; 0x86
    3816:	2787      	movs	r7, #135	; 0x87
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    3818:	e015      	b.n	3846 <nwkTxAckWaitTimerHandler+0x3e>
		if (NWK_TX_STATE_WAIT_ACK == frame->state) {
    381a:	7803      	ldrb	r3, [r0, #0]
    381c:	2b16      	cmp	r3, #22
    381e:	d112      	bne.n	3846 <nwkTxAckWaitTimerHandler+0x3e>
			restart = true;

			if (0 == --frame->tx.timeout) {
    3820:	5d82      	ldrb	r2, [r0, r6]
    3822:	5dc3      	ldrb	r3, [r0, r7]
    3824:	021b      	lsls	r3, r3, #8
    3826:	4313      	orrs	r3, r2
    3828:	3b01      	subs	r3, #1
    382a:	b29b      	uxth	r3, r3
    382c:	5583      	strb	r3, [r0, r6]
    382e:	0a19      	lsrs	r1, r3, #8
    3830:	0002      	movs	r2, r0
    3832:	3286      	adds	r2, #134	; 0x86
    3834:	7051      	strb	r1, [r2, #1]
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_TX_STATE_WAIT_ACK == frame->state) {
			restart = true;
    3836:	2401      	movs	r4, #1

			if (0 == --frame->tx.timeout) {
    3838:	2b00      	cmp	r3, #0
    383a:	d104      	bne.n	3846 <nwkTxAckWaitTimerHandler+0x3e>

/*************************************************************************//**
*****************************************************************************/
void nwkTxConfirm(NwkFrame_t *frame, uint8_t status)
{
	frame->state = NWK_TX_STATE_CONFIRM;
    383c:	3317      	adds	r3, #23
    383e:	7003      	strb	r3, [r0, #0]
	frame->tx.status = status;
    3840:	2210      	movs	r2, #16
    3842:	336e      	adds	r3, #110	; 0x6e
    3844:	54c2      	strb	r2, [r0, r3]
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    3846:	47a8      	blx	r5
    3848:	2800      	cmp	r0, #0
    384a:	d1e6      	bne.n	381a <nwkTxAckWaitTimerHandler+0x12>
				nwkTxConfirm(frame, NWK_NO_ACK_STATUS);
			}
		}
	}

	if (restart) {
    384c:	2c00      	cmp	r4, #0
    384e:	d002      	beq.n	3856 <nwkTxAckWaitTimerHandler+0x4e>
		SYS_TimerStart(timer);
    3850:	9801      	ldr	r0, [sp, #4]
    3852:	4b03      	ldr	r3, [pc, #12]	; (3860 <nwkTxAckWaitTimerHandler+0x58>)
    3854:	4798      	blx	r3
	}
}
    3856:	b003      	add	sp, #12
    3858:	bdf0      	pop	{r4, r5, r6, r7, pc}
    385a:	46c0      	nop			; (mov r8, r8)
    385c:	00002c69 	.word	0x00002c69
    3860:	00003f29 	.word	0x00003f29

00003864 <nwkTxInit>:
/*************************************************************************//**
*  @brief Initializes the Tx module
*****************************************************************************/
void nwkTxInit(void)
{
	nwkTxPhyActiveFrame = NULL;
    3864:	2200      	movs	r2, #0
    3866:	4b07      	ldr	r3, [pc, #28]	; (3884 <nwkTxInit+0x20>)
    3868:	601a      	str	r2, [r3, #0]

	nwkTxAckWaitTimer.interval = NWK_TX_ACK_WAIT_TIMER_INTERVAL;
    386a:	4b07      	ldr	r3, [pc, #28]	; (3888 <nwkTxInit+0x24>)
    386c:	2132      	movs	r1, #50	; 0x32
    386e:	6099      	str	r1, [r3, #8]
	nwkTxAckWaitTimer.mode = SYS_TIMER_INTERVAL_MODE;
    3870:	731a      	strb	r2, [r3, #12]
	nwkTxAckWaitTimer.handler = nwkTxAckWaitTimerHandler;
    3872:	4906      	ldr	r1, [pc, #24]	; (388c <nwkTxInit+0x28>)
    3874:	6119      	str	r1, [r3, #16]

	nwkTxDelayTimer.interval = NWK_TX_DELAY_TIMER_INTERVAL;
    3876:	4b06      	ldr	r3, [pc, #24]	; (3890 <nwkTxInit+0x2c>)
    3878:	210a      	movs	r1, #10
    387a:	6099      	str	r1, [r3, #8]
	nwkTxDelayTimer.mode = SYS_TIMER_INTERVAL_MODE;
    387c:	731a      	strb	r2, [r3, #12]
	nwkTxDelayTimer.handler = nwkTxDelayTimerHandler;
    387e:	4a05      	ldr	r2, [pc, #20]	; (3894 <nwkTxInit+0x30>)
    3880:	611a      	str	r2, [r3, #16]
}
    3882:	4770      	bx	lr
    3884:	20000660 	.word	0x20000660
    3888:	2000064c 	.word	0x2000064c
    388c:	00003809 	.word	0x00003809
    3890:	20000664 	.word	0x20000664
    3894:	000037b5 	.word	0x000037b5

00003898 <nwkTxFrame>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxFrame(NwkFrame_t *frame)
{
    3898:	b510      	push	{r4, lr}
    389a:	0004      	movs	r4, r0
	NwkFrameHeader_t *header = &frame->header;

	if (frame->tx.control & NWK_TX_CONTROL_ROUTING) {
    389c:	2388      	movs	r3, #136	; 0x88
    389e:	5cc3      	ldrb	r3, [r0, r3]
    38a0:	079a      	lsls	r2, r3, #30
    38a2:	d502      	bpl.n	38aa <nwkTxFrame+0x12>
		frame->state = NWK_TX_STATE_DELAY;
    38a4:	2212      	movs	r2, #18
    38a6:	7002      	strb	r2, [r0, #0]
    38a8:	e007      	b.n	38ba <nwkTxFrame+0x22>
	} else {
  #ifdef NWK_ENABLE_SECURITY
		if (header->nwkFcf.security) {
    38aa:	7ac2      	ldrb	r2, [r0, #11]
    38ac:	0792      	lsls	r2, r2, #30
    38ae:	d502      	bpl.n	38b6 <nwkTxFrame+0x1e>
			frame->state = NWK_TX_STATE_ENCRYPT;
    38b0:	2210      	movs	r2, #16
    38b2:	7002      	strb	r2, [r0, #0]
    38b4:	e001      	b.n	38ba <nwkTxFrame+0x22>
		} else
  #endif
		frame->state = NWK_TX_STATE_DELAY;
    38b6:	2212      	movs	r2, #18
    38b8:	7002      	strb	r2, [r0, #0]
	}

	frame->tx.status = NWK_SUCCESS_STATUS;
    38ba:	2100      	movs	r1, #0
    38bc:	2285      	movs	r2, #133	; 0x85
    38be:	54a1      	strb	r1, [r4, r2]

	if (frame->tx.control & NWK_TX_CONTROL_BROADCAST_PAN_ID) {
    38c0:	07da      	lsls	r2, r3, #31
    38c2:	d504      	bpl.n	38ce <nwkTxFrame+0x36>
		header->macDstPanId = NWK_BROADCAST_PANID;
    38c4:	2201      	movs	r2, #1
    38c6:	4252      	negs	r2, r2
    38c8:	7162      	strb	r2, [r4, #5]
    38ca:	71a2      	strb	r2, [r4, #6]
    38cc:	e004      	b.n	38d8 <nwkTxFrame+0x40>
	} else {
		header->macDstPanId = nwkIb.panId;
    38ce:	4a1d      	ldr	r2, [pc, #116]	; (3944 <nwkTxFrame+0xac>)
    38d0:	7891      	ldrb	r1, [r2, #2]
    38d2:	7161      	strb	r1, [r4, #5]
    38d4:	78d2      	ldrb	r2, [r2, #3]
    38d6:	71a2      	strb	r2, [r4, #6]
	}

#ifdef NWK_ENABLE_ROUTING
	if (0 == (frame->tx.control & NWK_TX_CONTROL_DIRECT_LINK) &&
    38d8:	2205      	movs	r2, #5
    38da:	421a      	tst	r2, r3
    38dc:	d103      	bne.n	38e6 <nwkTxFrame+0x4e>
			0 ==
			(frame->tx.control & NWK_TX_CONTROL_BROADCAST_PAN_ID)) {
		nwkRoutePrepareTx(frame);
    38de:	0020      	movs	r0, r4
    38e0:	4b19      	ldr	r3, [pc, #100]	; (3948 <nwkTxFrame+0xb0>)
    38e2:	4798      	blx	r3
    38e4:	e003      	b.n	38ee <nwkTxFrame+0x56>
	} else
#endif
	header->macDstAddr = header->nwkDstAddr;
    38e6:	7be2      	ldrb	r2, [r4, #15]
    38e8:	7c23      	ldrb	r3, [r4, #16]
    38ea:	71e2      	strb	r2, [r4, #7]
    38ec:	7223      	strb	r3, [r4, #8]

	header->macSrcAddr = nwkIb.addr;
    38ee:	4915      	ldr	r1, [pc, #84]	; (3944 <nwkTxFrame+0xac>)
    38f0:	780b      	ldrb	r3, [r1, #0]
    38f2:	7263      	strb	r3, [r4, #9]
    38f4:	784b      	ldrb	r3, [r1, #1]
    38f6:	72a3      	strb	r3, [r4, #10]
	header->macSeq = ++nwkIb.macSeqNum;
    38f8:	794b      	ldrb	r3, [r1, #5]
    38fa:	3301      	adds	r3, #1
    38fc:	b2db      	uxtb	r3, r3
    38fe:	714b      	strb	r3, [r1, #5]
    3900:	7123      	strb	r3, [r4, #4]

	if (NWK_BROADCAST_ADDR == header->macDstAddr) {
    3902:	79e1      	ldrb	r1, [r4, #7]
    3904:	7a23      	ldrb	r3, [r4, #8]
    3906:	021b      	lsls	r3, r3, #8
    3908:	430b      	orrs	r3, r1
    390a:	4a10      	ldr	r2, [pc, #64]	; (394c <nwkTxFrame+0xb4>)
    390c:	4293      	cmp	r3, r2
    390e:	d10e      	bne.n	392e <nwkTxFrame+0x96>
		header->macFcf = 0x8841;
    3910:	2341      	movs	r3, #65	; 0x41
    3912:	70a3      	strb	r3, [r4, #2]
    3914:	3bb9      	subs	r3, #185	; 0xb9
    3916:	70e3      	strb	r3, [r4, #3]
		frame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
    3918:	4b0d      	ldr	r3, [pc, #52]	; (3950 <nwkTxFrame+0xb8>)
    391a:	4798      	blx	r3
    391c:	2307      	movs	r3, #7
    391e:	4018      	ands	r0, r3
    3920:	3001      	adds	r0, #1
    3922:	337f      	adds	r3, #127	; 0x7f
    3924:	54e0      	strb	r0, [r4, r3]
    3926:	3486      	adds	r4, #134	; 0x86
    3928:	2300      	movs	r3, #0
    392a:	7063      	strb	r3, [r4, #1]
    392c:	e009      	b.n	3942 <nwkTxFrame+0xaa>
	} else {
		header->macFcf = 0x8861;
    392e:	2361      	movs	r3, #97	; 0x61
    3930:	70a3      	strb	r3, [r4, #2]
    3932:	3bd9      	subs	r3, #217	; 0xd9
    3934:	70e3      	strb	r3, [r4, #3]
		frame->tx.timeout = 0;
    3936:	2200      	movs	r2, #0
    3938:	33fe      	adds	r3, #254	; 0xfe
    393a:	54e2      	strb	r2, [r4, r3]
    393c:	3486      	adds	r4, #134	; 0x86
    393e:	2300      	movs	r3, #0
    3940:	7063      	strb	r3, [r4, #1]
	}
}
    3942:	bd10      	pop	{r4, pc}
    3944:	20002138 	.word	0x20002138
    3948:	00002f01 	.word	0x00002f01
    394c:	0000ffff 	.word	0x0000ffff
    3950:	00005a05 	.word	0x00005a05

00003954 <nwkTxBroadcastFrame>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxBroadcastFrame(NwkFrame_t *frame)
{
    3954:	b570      	push	{r4, r5, r6, lr}
    3956:	0005      	movs	r5, r0
	NwkFrame_t *newFrame;

	if (NULL == (newFrame = nwkFrameAlloc())) {
    3958:	4b1c      	ldr	r3, [pc, #112]	; (39cc <nwkTxBroadcastFrame+0x78>)
    395a:	4798      	blx	r3
    395c:	1e04      	subs	r4, r0, #0
    395e:	d033      	beq.n	39c8 <nwkTxBroadcastFrame+0x74>
		return;
	}

	newFrame->state = NWK_TX_STATE_DELAY;
    3960:	2312      	movs	r3, #18
    3962:	7003      	strb	r3, [r0, #0]
	newFrame->size = frame->size;
    3964:	786b      	ldrb	r3, [r5, #1]
    3966:	7043      	strb	r3, [r0, #1]
	newFrame->tx.status = NWK_SUCCESS_STATUS;
    3968:	2200      	movs	r2, #0
    396a:	2385      	movs	r3, #133	; 0x85
    396c:	54c2      	strb	r2, [r0, r3]
	newFrame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
    396e:	4b18      	ldr	r3, [pc, #96]	; (39d0 <nwkTxBroadcastFrame+0x7c>)
    3970:	4798      	blx	r3
    3972:	2307      	movs	r3, #7
    3974:	4018      	ands	r0, r3
    3976:	3001      	adds	r0, #1
    3978:	337f      	adds	r3, #127	; 0x7f
    397a:	54e0      	strb	r0, [r4, r3]
    397c:	0c00      	lsrs	r0, r0, #16
    397e:	0023      	movs	r3, r4
    3980:	3386      	adds	r3, #134	; 0x86
    3982:	7058      	strb	r0, [r3, #1]
	newFrame->tx.confirm = NULL;
    3984:	2200      	movs	r2, #0
    3986:	2389      	movs	r3, #137	; 0x89
    3988:	54e2      	strb	r2, [r4, r3]
    398a:	0023      	movs	r3, r4
    398c:	3389      	adds	r3, #137	; 0x89
    398e:	705a      	strb	r2, [r3, #1]
    3990:	709a      	strb	r2, [r3, #2]
    3992:	70da      	strb	r2, [r3, #3]
	memcpy(newFrame->data, frame->data, frame->size);
    3994:	1ca0      	adds	r0, r4, #2
    3996:	786a      	ldrb	r2, [r5, #1]
    3998:	1ca9      	adds	r1, r5, #2
    399a:	4b0e      	ldr	r3, [pc, #56]	; (39d4 <nwkTxBroadcastFrame+0x80>)
    399c:	4798      	blx	r3

	newFrame->header.macFcf = 0x8841;
    399e:	2341      	movs	r3, #65	; 0x41
    39a0:	70a3      	strb	r3, [r4, #2]
    39a2:	3bb9      	subs	r3, #185	; 0xb9
    39a4:	70e3      	strb	r3, [r4, #3]
	newFrame->header.macDstAddr = NWK_BROADCAST_ADDR;
    39a6:	3377      	adds	r3, #119	; 0x77
    39a8:	71e3      	strb	r3, [r4, #7]
    39aa:	7223      	strb	r3, [r4, #8]
	newFrame->header.macDstPanId = frame->header.macDstPanId;
    39ac:	796a      	ldrb	r2, [r5, #5]
    39ae:	79ab      	ldrb	r3, [r5, #6]
    39b0:	7162      	strb	r2, [r4, #5]
    39b2:	71a3      	strb	r3, [r4, #6]
	newFrame->header.macSrcAddr = nwkIb.addr;
    39b4:	4a08      	ldr	r2, [pc, #32]	; (39d8 <nwkTxBroadcastFrame+0x84>)
    39b6:	7813      	ldrb	r3, [r2, #0]
    39b8:	7263      	strb	r3, [r4, #9]
    39ba:	7853      	ldrb	r3, [r2, #1]
    39bc:	72a3      	strb	r3, [r4, #10]
	newFrame->header.macSeq = ++nwkIb.macSeqNum;
    39be:	7953      	ldrb	r3, [r2, #5]
    39c0:	3301      	adds	r3, #1
    39c2:	b2db      	uxtb	r3, r3
    39c4:	7153      	strb	r3, [r2, #5]
    39c6:	7123      	strb	r3, [r4, #4]
}
    39c8:	bd70      	pop	{r4, r5, r6, pc}
    39ca:	46c0      	nop			; (mov r8, r8)
    39cc:	00002be5 	.word	0x00002be5
    39d0:	00005a05 	.word	0x00005a05
    39d4:	00004fc1 	.word	0x00004fc1
    39d8:	20002138 	.word	0x20002138

000039dc <nwkTxAckReceived>:

/*************************************************************************//**
*****************************************************************************/
bool nwkTxAckReceived(NWK_DataInd_t *ind)
{
    39dc:	b570      	push	{r4, r5, r6, lr}
	NwkCommandAck_t *command = (NwkCommandAck_t *)ind->data;
	NwkFrame_t *frame = NULL;

	if (sizeof(NwkCommandAck_t) != ind->size) {
    39de:	7b02      	ldrb	r2, [r0, #12]
		return false;
    39e0:	2300      	movs	r3, #0
bool nwkTxAckReceived(NWK_DataInd_t *ind)
{
	NwkCommandAck_t *command = (NwkCommandAck_t *)ind->data;
	NwkFrame_t *frame = NULL;

	if (sizeof(NwkCommandAck_t) != ind->size) {
    39e2:	2a03      	cmp	r2, #3
    39e4:	d115      	bne.n	3a12 <nwkTxAckReceived+0x36>
    39e6:	e00d      	b.n	3a04 <nwkTxAckReceived+0x28>
		return false;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_TX_STATE_WAIT_ACK == frame->state &&
    39e8:	7803      	ldrb	r3, [r0, #0]
    39ea:	2b16      	cmp	r3, #22
    39ec:	d10d      	bne.n	3a0a <nwkTxAckReceived+0x2e>
    39ee:	7b02      	ldrb	r2, [r0, #12]
    39f0:	786b      	ldrb	r3, [r5, #1]
    39f2:	429a      	cmp	r2, r3
    39f4:	d109      	bne.n	3a0a <nwkTxAckReceived+0x2e>
				frame->header.nwkSeq == command->seq) {
			frame->state = NWK_TX_STATE_CONFIRM;
    39f6:	2317      	movs	r3, #23
    39f8:	7003      	strb	r3, [r0, #0]
			frame->tx.control = command->control;
    39fa:	78aa      	ldrb	r2, [r5, #2]
    39fc:	3371      	adds	r3, #113	; 0x71
    39fe:	54c2      	strb	r2, [r0, r3]
			return true;
    3a00:	3b87      	subs	r3, #135	; 0x87
    3a02:	e006      	b.n	3a12 <nwkTxAckReceived+0x36>

/*************************************************************************//**
*****************************************************************************/
bool nwkTxAckReceived(NWK_DataInd_t *ind)
{
	NwkCommandAck_t *command = (NwkCommandAck_t *)ind->data;
    3a04:	6885      	ldr	r5, [r0, #8]
    3a06:	2000      	movs	r0, #0

	if (sizeof(NwkCommandAck_t) != ind->size) {
		return false;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
    3a08:	4c03      	ldr	r4, [pc, #12]	; (3a18 <nwkTxAckReceived+0x3c>)
    3a0a:	47a0      	blx	r4
    3a0c:	2800      	cmp	r0, #0
    3a0e:	d1eb      	bne.n	39e8 <nwkTxAckReceived+0xc>
			frame->tx.control = command->control;
			return true;
		}
	}

	return false;
    3a10:	2300      	movs	r3, #0
}
    3a12:	0018      	movs	r0, r3
    3a14:	bd70      	pop	{r4, r5, r6, pc}
    3a16:	46c0      	nop			; (mov r8, r8)
    3a18:	00002c69 	.word	0x00002c69

00003a1c <nwkTxEncryptConf>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxEncryptConf(NwkFrame_t *frame)
{
	frame->state = NWK_TX_STATE_DELAY;
    3a1c:	2312      	movs	r3, #18
    3a1e:	7003      	strb	r3, [r0, #0]
}
    3a20:	4770      	bx	lr
    3a22:	46c0      	nop			; (mov r8, r8)

00003a24 <PHY_DataConf>:

/*************************************************************************//**
*****************************************************************************/
void PHY_DataConf(uint8_t status)
{
	nwkTxPhyActiveFrame->tx.status = nwkTxConvertPhyStatus(status);
    3a24:	4b0d      	ldr	r3, [pc, #52]	; (3a5c <PHY_DataConf+0x38>)
    3a26:	681b      	ldr	r3, [r3, #0]

/*************************************************************************//**
*****************************************************************************/
static uint8_t nwkTxConvertPhyStatus(uint8_t status)
{
	switch (status) {
    3a28:	2801      	cmp	r0, #1
    3a2a:	d005      	beq.n	3a38 <PHY_DataConf+0x14>
    3a2c:	2800      	cmp	r0, #0
    3a2e:	d007      	beq.n	3a40 <PHY_DataConf+0x1c>

	case PHY_STATUS_CHANNEL_ACCESS_FAILURE:
		return NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS;

	case PHY_STATUS_NO_ACK:
		return NWK_PHY_NO_ACK_STATUS;
    3a30:	2221      	movs	r2, #33	; 0x21

/*************************************************************************//**
*****************************************************************************/
static uint8_t nwkTxConvertPhyStatus(uint8_t status)
{
	switch (status) {
    3a32:	2802      	cmp	r0, #2
    3a34:	d005      	beq.n	3a42 <PHY_DataConf+0x1e>
    3a36:	e001      	b.n	3a3c <PHY_DataConf+0x18>
	case PHY_STATUS_SUCCESS:
		return NWK_SUCCESS_STATUS;

	case PHY_STATUS_CHANNEL_ACCESS_FAILURE:
		return NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS;
    3a38:	2220      	movs	r2, #32
    3a3a:	e002      	b.n	3a42 <PHY_DataConf+0x1e>

	case PHY_STATUS_NO_ACK:
		return NWK_PHY_NO_ACK_STATUS;

	default:
		return NWK_ERROR_STATUS;
    3a3c:	2201      	movs	r2, #1
    3a3e:	e000      	b.n	3a42 <PHY_DataConf+0x1e>
*****************************************************************************/
static uint8_t nwkTxConvertPhyStatus(uint8_t status)
{
	switch (status) {
	case PHY_STATUS_SUCCESS:
		return NWK_SUCCESS_STATUS;
    3a40:	2200      	movs	r2, #0

/*************************************************************************//**
*****************************************************************************/
void PHY_DataConf(uint8_t status)
{
	nwkTxPhyActiveFrame->tx.status = nwkTxConvertPhyStatus(status);
    3a42:	2185      	movs	r1, #133	; 0x85
    3a44:	545a      	strb	r2, [r3, r1]
	nwkTxPhyActiveFrame->state = NWK_TX_STATE_SENT;
    3a46:	2215      	movs	r2, #21
    3a48:	701a      	strb	r2, [r3, #0]
	nwkTxPhyActiveFrame = NULL;
    3a4a:	2200      	movs	r2, #0
    3a4c:	4b03      	ldr	r3, [pc, #12]	; (3a5c <PHY_DataConf+0x38>)
    3a4e:	601a      	str	r2, [r3, #0]
	nwkIb.lock--;
    3a50:	4903      	ldr	r1, [pc, #12]	; (3a60 <PHY_DataConf+0x3c>)
    3a52:	3258      	adds	r2, #88	; 0x58
    3a54:	5a8b      	ldrh	r3, [r1, r2]
    3a56:	3b01      	subs	r3, #1
    3a58:	528b      	strh	r3, [r1, r2]
}
    3a5a:	4770      	bx	lr
    3a5c:	20000660 	.word	0x20000660
    3a60:	20002138 	.word	0x20002138

00003a64 <nwkTxTaskHandler>:

/*************************************************************************//**
*  @brief Tx Module task handler
*****************************************************************************/
void nwkTxTaskHandler(void)
{
    3a64:	b570      	push	{r4, r5, r6, lr}
	NwkFrame_t *frame = NULL;
    3a66:	2400      	movs	r4, #0

	while (NULL != (frame = nwkFrameNext(frame))) {
    3a68:	4d38      	ldr	r5, [pc, #224]	; (3b4c <nwkTxTaskHandler+0xe8>)
		switch (frame->state) {
    3a6a:	4e39      	ldr	r6, [pc, #228]	; (3b50 <nwkTxTaskHandler+0xec>)
*****************************************************************************/
void nwkTxTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    3a6c:	e068      	b.n	3b40 <nwkTxTaskHandler+0xdc>
		switch (frame->state) {
    3a6e:	7823      	ldrb	r3, [r4, #0]
    3a70:	3b10      	subs	r3, #16
    3a72:	b2da      	uxtb	r2, r3
    3a74:	2a07      	cmp	r2, #7
    3a76:	d863      	bhi.n	3b40 <nwkTxTaskHandler+0xdc>
    3a78:	0093      	lsls	r3, r2, #2
    3a7a:	58f3      	ldr	r3, [r6, r3]
    3a7c:	469f      	mov	pc, r3
#ifdef NWK_ENABLE_SECURITY
		case NWK_TX_STATE_ENCRYPT:
		{
			nwkSecurityProcess(frame, true);
    3a7e:	2101      	movs	r1, #1
    3a80:	0020      	movs	r0, r4
    3a82:	4b34      	ldr	r3, [pc, #208]	; (3b54 <nwkTxTaskHandler+0xf0>)
    3a84:	4798      	blx	r3
		}
		break;
    3a86:	e05b      	b.n	3b40 <nwkTxTaskHandler+0xdc>
#endif

		case NWK_TX_STATE_DELAY:
		{
			if (frame->tx.timeout > 0) {
    3a88:	2386      	movs	r3, #134	; 0x86
    3a8a:	5ce2      	ldrb	r2, [r4, r3]
    3a8c:	3301      	adds	r3, #1
    3a8e:	5ce3      	ldrb	r3, [r4, r3]
    3a90:	021b      	lsls	r3, r3, #8
    3a92:	4313      	orrs	r3, r2
    3a94:	d005      	beq.n	3aa2 <nwkTxTaskHandler+0x3e>
				frame->state = NWK_TX_STATE_WAIT_DELAY;
    3a96:	2311      	movs	r3, #17
    3a98:	7023      	strb	r3, [r4, #0]
				SYS_TimerStart(&nwkTxDelayTimer);
    3a9a:	482f      	ldr	r0, [pc, #188]	; (3b58 <nwkTxTaskHandler+0xf4>)
    3a9c:	4b2f      	ldr	r3, [pc, #188]	; (3b5c <nwkTxTaskHandler+0xf8>)
    3a9e:	4798      	blx	r3
    3aa0:	e04e      	b.n	3b40 <nwkTxTaskHandler+0xdc>
			} else {
				frame->state = NWK_TX_STATE_SEND;
    3aa2:	2313      	movs	r3, #19
    3aa4:	7023      	strb	r3, [r4, #0]
    3aa6:	e04b      	b.n	3b40 <nwkTxTaskHandler+0xdc>
		}
		break;

		case NWK_TX_STATE_SEND:
		{
			if (NULL == nwkTxPhyActiveFrame) {
    3aa8:	4b2d      	ldr	r3, [pc, #180]	; (3b60 <nwkTxTaskHandler+0xfc>)
    3aaa:	681b      	ldr	r3, [r3, #0]
    3aac:	2b00      	cmp	r3, #0
    3aae:	d147      	bne.n	3b40 <nwkTxTaskHandler+0xdc>
				nwkTxPhyActiveFrame = frame;
    3ab0:	4b2b      	ldr	r3, [pc, #172]	; (3b60 <nwkTxTaskHandler+0xfc>)
    3ab2:	601c      	str	r4, [r3, #0]
				frame->state = NWK_TX_STATE_WAIT_CONF;
    3ab4:	2314      	movs	r3, #20
    3ab6:	7023      	strb	r3, [r4, #0]
				PHY_DataReq(&(frame->size));
    3ab8:	1c60      	adds	r0, r4, #1
    3aba:	4b2a      	ldr	r3, [pc, #168]	; (3b64 <nwkTxTaskHandler+0x100>)
    3abc:	4798      	blx	r3
				nwkIb.lock++;
    3abe:	492a      	ldr	r1, [pc, #168]	; (3b68 <nwkTxTaskHandler+0x104>)
    3ac0:	2258      	movs	r2, #88	; 0x58
    3ac2:	5a8b      	ldrh	r3, [r1, r2]
    3ac4:	3301      	adds	r3, #1
    3ac6:	528b      	strh	r3, [r1, r2]
    3ac8:	e03a      	b.n	3b40 <nwkTxTaskHandler+0xdc>
		case NWK_TX_STATE_WAIT_CONF:
			break;

		case NWK_TX_STATE_SENT:
		{
			if (NWK_SUCCESS_STATUS == frame->tx.status) {
    3aca:	2385      	movs	r3, #133	; 0x85
    3acc:	5ce3      	ldrb	r3, [r4, r3]
    3ace:	2b00      	cmp	r3, #0
    3ad0:	d11a      	bne.n	3b08 <nwkTxTaskHandler+0xa4>
				if (frame->header.nwkSrcAddr == nwkIb.addr &&
    3ad2:	7b62      	ldrb	r2, [r4, #13]
    3ad4:	7ba3      	ldrb	r3, [r4, #14]
    3ad6:	021b      	lsls	r3, r3, #8
    3ad8:	4923      	ldr	r1, [pc, #140]	; (3b68 <nwkTxTaskHandler+0x104>)
    3ada:	8809      	ldrh	r1, [r1, #0]
    3adc:	4313      	orrs	r3, r2
    3ade:	4299      	cmp	r1, r3
    3ae0:	d10f      	bne.n	3b02 <nwkTxTaskHandler+0x9e>
    3ae2:	7ae3      	ldrb	r3, [r4, #11]
    3ae4:	07db      	lsls	r3, r3, #31
    3ae6:	d50c      	bpl.n	3b02 <nwkTxTaskHandler+0x9e>
						frame->header.nwkFcf.
						ackRequest) {
					frame->state = NWK_TX_STATE_WAIT_ACK;
    3ae8:	2316      	movs	r3, #22
    3aea:	7023      	strb	r3, [r4, #0]
					frame->tx.timeout = NWK_ACK_WAIT_TIME /
    3aec:	2215      	movs	r2, #21
    3aee:	3370      	adds	r3, #112	; 0x70
    3af0:	54e2      	strb	r2, [r4, r3]
    3af2:	2200      	movs	r2, #0
    3af4:	0023      	movs	r3, r4
    3af6:	3386      	adds	r3, #134	; 0x86
    3af8:	705a      	strb	r2, [r3, #1]
							NWK_TX_ACK_WAIT_TIMER_INTERVAL
							+ 1;
					SYS_TimerStart(&nwkTxAckWaitTimer);
    3afa:	481c      	ldr	r0, [pc, #112]	; (3b6c <nwkTxTaskHandler+0x108>)
    3afc:	4b17      	ldr	r3, [pc, #92]	; (3b5c <nwkTxTaskHandler+0xf8>)
    3afe:	4798      	blx	r3
    3b00:	e01e      	b.n	3b40 <nwkTxTaskHandler+0xdc>
				} else {
					frame->state = NWK_TX_STATE_CONFIRM;
    3b02:	2317      	movs	r3, #23
    3b04:	7023      	strb	r3, [r4, #0]
    3b06:	e01b      	b.n	3b40 <nwkTxTaskHandler+0xdc>
				}
			} else {
				frame->state = NWK_TX_STATE_CONFIRM;
    3b08:	2317      	movs	r3, #23
    3b0a:	7023      	strb	r3, [r4, #0]
    3b0c:	e018      	b.n	3b40 <nwkTxTaskHandler+0xdc>
			break;

		case NWK_TX_STATE_CONFIRM:
		{
#ifdef NWK_ENABLE_ROUTING
			nwkRouteFrameSent(frame);
    3b0e:	0020      	movs	r0, r4
    3b10:	4b17      	ldr	r3, [pc, #92]	; (3b70 <nwkTxTaskHandler+0x10c>)
    3b12:	4798      	blx	r3
#endif
			if (NULL == frame->tx.confirm) {
    3b14:	2389      	movs	r3, #137	; 0x89
    3b16:	5ce0      	ldrb	r0, [r4, r3]
    3b18:	3301      	adds	r3, #1
    3b1a:	5ce2      	ldrb	r2, [r4, r3]
    3b1c:	0212      	lsls	r2, r2, #8
    3b1e:	4302      	orrs	r2, r0
    3b20:	3301      	adds	r3, #1
    3b22:	5ce3      	ldrb	r3, [r4, r3]
    3b24:	041b      	lsls	r3, r3, #16
    3b26:	4313      	orrs	r3, r2
    3b28:	001a      	movs	r2, r3
    3b2a:	238c      	movs	r3, #140	; 0x8c
    3b2c:	5ce3      	ldrb	r3, [r4, r3]
    3b2e:	061b      	lsls	r3, r3, #24
    3b30:	4313      	orrs	r3, r2
    3b32:	d103      	bne.n	3b3c <nwkTxTaskHandler+0xd8>
				nwkFrameFree(frame);
    3b34:	0020      	movs	r0, r4
    3b36:	4b0f      	ldr	r3, [pc, #60]	; (3b74 <nwkTxTaskHandler+0x110>)
    3b38:	4798      	blx	r3
    3b3a:	e001      	b.n	3b40 <nwkTxTaskHandler+0xdc>
			} else {
				frame->tx.confirm(frame);
    3b3c:	0020      	movs	r0, r4
    3b3e:	4798      	blx	r3
*****************************************************************************/
void nwkTxTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    3b40:	0020      	movs	r0, r4
    3b42:	47a8      	blx	r5
    3b44:	1e04      	subs	r4, r0, #0
    3b46:	d192      	bne.n	3a6e <nwkTxTaskHandler+0xa>

		default:
			break;
		}
	}
}
    3b48:	bd70      	pop	{r4, r5, r6, pc}
    3b4a:	46c0      	nop			; (mov r8, r8)
    3b4c:	00002c69 	.word	0x00002c69
    3b50:	0000a650 	.word	0x0000a650
    3b54:	00003555 	.word	0x00003555
    3b58:	20000664 	.word	0x20000664
    3b5c:	00003f29 	.word	0x00003f29
    3b60:	20000660 	.word	0x20000660
    3b64:	00003cbd 	.word	0x00003cbd
    3b68:	20002138 	.word	0x20002138
    3b6c:	2000064c 	.word	0x2000064c
    3b70:	00002e71 	.word	0x00002e71
    3b74:	00002c55 	.word	0x00002c55

00003b78 <phyTrxSetState>:
}

/*************************************************************************//**
*****************************************************************************/
static void phyTrxSetState(uint8_t state)
{
    3b78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3b7a:	0004      	movs	r4, r0

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    3b7c:	4f0b      	ldr	r7, [pc, #44]	; (3bac <phyTrxSetState+0x34>)
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3b7e:	4e0c      	ldr	r6, [pc, #48]	; (3bb0 <phyTrxSetState+0x38>)
*****************************************************************************/
static void phyTrxSetState(uint8_t state)
{
	do { phyWriteRegister(TRX_STATE_REG, TRX_CMD_FORCE_TRX_OFF);
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    3b80:	251f      	movs	r5, #31

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    3b82:	2103      	movs	r1, #3
    3b84:	2002      	movs	r0, #2
    3b86:	47b8      	blx	r7
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3b88:	2001      	movs	r0, #1
    3b8a:	47b0      	blx	r6
*****************************************************************************/
static void phyTrxSetState(uint8_t state)
{
	do { phyWriteRegister(TRX_STATE_REG, TRX_CMD_FORCE_TRX_OFF);
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    3b8c:	4028      	ands	r0, r5
    3b8e:	2808      	cmp	r0, #8
    3b90:	d1f7      	bne.n	3b82 <phyTrxSetState+0xa>

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    3b92:	4f06      	ldr	r7, [pc, #24]	; (3bac <phyTrxSetState+0x34>)
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3b94:	4e06      	ldr	r6, [pc, #24]	; (3bb0 <phyTrxSetState+0x38>)
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));

	do { phyWriteRegister(TRX_STATE_REG,
			     state); } while (state !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    3b96:	251f      	movs	r5, #31

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    3b98:	0021      	movs	r1, r4
    3b9a:	2002      	movs	r0, #2
    3b9c:	47b8      	blx	r7
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3b9e:	2001      	movs	r0, #1
    3ba0:	47b0      	blx	r6
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));

	do { phyWriteRegister(TRX_STATE_REG,
			     state); } while (state !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    3ba2:	4028      	ands	r0, r5
    3ba4:	4284      	cmp	r4, r0
    3ba6:	d1f7      	bne.n	3b98 <phyTrxSetState+0x20>
}
    3ba8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3baa:	46c0      	nop			; (mov r8, r8)
    3bac:	00004575 	.word	0x00004575
    3bb0:	00004479 	.word	0x00004479

00003bb4 <phySetRxState>:
}

/*************************************************************************//**
*****************************************************************************/
static void phySetRxState(void)
{
    3bb4:	b510      	push	{r4, lr}
	phyTrxSetState(TRX_CMD_TRX_OFF);
    3bb6:	2008      	movs	r0, #8
    3bb8:	4b06      	ldr	r3, [pc, #24]	; (3bd4 <phySetRxState+0x20>)
    3bba:	4798      	blx	r3
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3bbc:	200f      	movs	r0, #15
    3bbe:	4b06      	ldr	r3, [pc, #24]	; (3bd8 <phySetRxState+0x24>)
    3bc0:	4798      	blx	r3
{
	phyTrxSetState(TRX_CMD_TRX_OFF);

	phyReadRegister(IRQ_STATUS_REG);

	if (phyRxState) {
    3bc2:	4b06      	ldr	r3, [pc, #24]	; (3bdc <phySetRxState+0x28>)
    3bc4:	781b      	ldrb	r3, [r3, #0]
    3bc6:	2b00      	cmp	r3, #0
    3bc8:	d002      	beq.n	3bd0 <phySetRxState+0x1c>
		phyTrxSetState(TRX_CMD_RX_AACK_ON);
    3bca:	2016      	movs	r0, #22
    3bcc:	4b01      	ldr	r3, [pc, #4]	; (3bd4 <phySetRxState+0x20>)
    3bce:	4798      	blx	r3
	}
}
    3bd0:	bd10      	pop	{r4, pc}
    3bd2:	46c0      	nop			; (mov r8, r8)
    3bd4:	00003b79 	.word	0x00003b79
    3bd8:	00004479 	.word	0x00004479
    3bdc:	200006f9 	.word	0x200006f9

00003be0 <PHY_Init>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void PHY_Init(void)
{
    3be0:	b570      	push	{r4, r5, r6, lr}
	trx_spi_init();
    3be2:	4b0e      	ldr	r3, [pc, #56]	; (3c1c <PHY_Init+0x3c>)
    3be4:	4798      	blx	r3
	PhyReset();
    3be6:	4b0e      	ldr	r3, [pc, #56]	; (3c20 <PHY_Init+0x40>)
    3be8:	4798      	blx	r3
	phyRxState = false;
    3bea:	2200      	movs	r2, #0
    3bec:	4b0d      	ldr	r3, [pc, #52]	; (3c24 <PHY_Init+0x44>)
    3bee:	701a      	strb	r2, [r3, #0]
	phyState = PHY_STATE_IDLE;
    3bf0:	3201      	adds	r2, #1
    3bf2:	4b0d      	ldr	r3, [pc, #52]	; (3c28 <PHY_Init+0x48>)
    3bf4:	701a      	strb	r2, [r3, #0]

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    3bf6:	4e0d      	ldr	r6, [pc, #52]	; (3c2c <PHY_Init+0x4c>)
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3bf8:	4d0d      	ldr	r5, [pc, #52]	; (3c30 <PHY_Init+0x50>)
	phyRxState = false;
	phyState = PHY_STATE_IDLE;

	do {phyWriteRegister(TRX_STATE_REG, TRX_CMD_TRX_OFF);
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    3bfa:	241f      	movs	r4, #31

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    3bfc:	2108      	movs	r1, #8
    3bfe:	2002      	movs	r0, #2
    3c00:	47b0      	blx	r6
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3c02:	2001      	movs	r0, #1
    3c04:	47a8      	blx	r5
	phyRxState = false;
	phyState = PHY_STATE_IDLE;

	do {phyWriteRegister(TRX_STATE_REG, TRX_CMD_TRX_OFF);
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    3c06:	4020      	ands	r0, r4
    3c08:	2808      	cmp	r0, #8
    3c0a:	d1f7      	bne.n	3bfc <PHY_Init+0x1c>

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    3c0c:	212e      	movs	r1, #46	; 0x2e
    3c0e:	3804      	subs	r0, #4
    3c10:	4c06      	ldr	r4, [pc, #24]	; (3c2c <PHY_Init+0x4c>)
    3c12:	47a0      	blx	r4
    3c14:	21a0      	movs	r1, #160	; 0xa0
    3c16:	200c      	movs	r0, #12
    3c18:	47a0      	blx	r4
			(1 << TX_AUTO_CRC_ON) | (3 << SPI_CMD_MODE) |
			(1 << IRQ_MASK_MODE));

	phyWriteRegister(TRX_CTRL_2_REG,
			(1 << RX_SAFE_MODE) | (1 << OQPSK_SCRAM_EN));
}
    3c1a:	bd70      	pop	{r4, r5, r6, pc}
    3c1c:	0000432d 	.word	0x0000432d
    3c20:	00004449 	.word	0x00004449
    3c24:	200006f9 	.word	0x200006f9
    3c28:	200006f8 	.word	0x200006f8
    3c2c:	00004575 	.word	0x00004575
    3c30:	00004479 	.word	0x00004479

00003c34 <PHY_SetRxState>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetRxState(bool rx)
{
    3c34:	b510      	push	{r4, lr}
	phyRxState = rx;
    3c36:	4b02      	ldr	r3, [pc, #8]	; (3c40 <PHY_SetRxState+0xc>)
    3c38:	7018      	strb	r0, [r3, #0]
	phySetRxState();
    3c3a:	4b02      	ldr	r3, [pc, #8]	; (3c44 <PHY_SetRxState+0x10>)
    3c3c:	4798      	blx	r3
}
    3c3e:	bd10      	pop	{r4, pc}
    3c40:	200006f9 	.word	0x200006f9
    3c44:	00003bb5 	.word	0x00003bb5

00003c48 <PHY_SetChannel>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetChannel(uint8_t channel)
{
    3c48:	b510      	push	{r4, lr}
    3c4a:	0004      	movs	r4, r0
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3c4c:	2008      	movs	r0, #8
    3c4e:	4b06      	ldr	r3, [pc, #24]	; (3c68 <PHY_SetChannel+0x20>)
    3c50:	4798      	blx	r3

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    3c52:	231f      	movs	r3, #31
    3c54:	0001      	movs	r1, r0
    3c56:	4399      	bics	r1, r3
    3c58:	0020      	movs	r0, r4
    3c5a:	4308      	orrs	r0, r1
    3c5c:	b2c1      	uxtb	r1, r0
    3c5e:	2008      	movs	r0, #8
    3c60:	4b02      	ldr	r3, [pc, #8]	; (3c6c <PHY_SetChannel+0x24>)
    3c62:	4798      	blx	r3
{
	uint8_t reg;

	reg = phyReadRegister(PHY_CC_CCA_REG) & ~0x1f;
	phyWriteRegister(PHY_CC_CCA_REG, reg | channel);
}
    3c64:	bd10      	pop	{r4, pc}
    3c66:	46c0      	nop			; (mov r8, r8)
    3c68:	00004479 	.word	0x00004479
    3c6c:	00004575 	.word	0x00004575

00003c70 <PHY_SetPanId>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetPanId(uint16_t panId)
{
    3c70:	b530      	push	{r4, r5, lr}
    3c72:	b083      	sub	sp, #12
    3c74:	466b      	mov	r3, sp
    3c76:	1d9d      	adds	r5, r3, #6
    3c78:	80d8      	strh	r0, [r3, #6]

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    3c7a:	b2c1      	uxtb	r1, r0
    3c7c:	2022      	movs	r0, #34	; 0x22
    3c7e:	4c03      	ldr	r4, [pc, #12]	; (3c8c <PHY_SetPanId+0x1c>)
    3c80:	47a0      	blx	r4
    3c82:	7869      	ldrb	r1, [r5, #1]
    3c84:	2023      	movs	r0, #35	; 0x23
    3c86:	47a0      	blx	r4
{
	uint8_t *d = (uint8_t *)&panId;

	phyWriteRegister(PAN_ID_0_REG, d[0]);
	phyWriteRegister(PAN_ID_1_REG, d[1]);
}
    3c88:	b003      	add	sp, #12
    3c8a:	bd30      	pop	{r4, r5, pc}
    3c8c:	00004575 	.word	0x00004575

00003c90 <PHY_SetShortAddr>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetShortAddr(uint16_t addr)
{
    3c90:	b570      	push	{r4, r5, r6, lr}
    3c92:	b082      	sub	sp, #8
    3c94:	466b      	mov	r3, sp
    3c96:	1d9c      	adds	r4, r3, #6
    3c98:	80d8      	strh	r0, [r3, #6]
	uint8_t *d = (uint8_t *)&addr;

	phyWriteRegister(SHORT_ADDR_0_REG, d[0]);
    3c9a:	b2c5      	uxtb	r5, r0

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    3c9c:	0029      	movs	r1, r5
    3c9e:	2020      	movs	r0, #32
    3ca0:	4e05      	ldr	r6, [pc, #20]	; (3cb8 <PHY_SetShortAddr+0x28>)
    3ca2:	47b0      	blx	r6
void PHY_SetShortAddr(uint16_t addr)
{
	uint8_t *d = (uint8_t *)&addr;

	phyWriteRegister(SHORT_ADDR_0_REG, d[0]);
	phyWriteRegister(SHORT_ADDR_1_REG, d[1]);
    3ca4:	7864      	ldrb	r4, [r4, #1]

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    3ca6:	0021      	movs	r1, r4
    3ca8:	2021      	movs	r0, #33	; 0x21
    3caa:	47b0      	blx	r6
    3cac:	192c      	adds	r4, r5, r4
    3cae:	b2e1      	uxtb	r1, r4
    3cb0:	202d      	movs	r0, #45	; 0x2d
    3cb2:	47b0      	blx	r6
	uint8_t *d = (uint8_t *)&addr;

	phyWriteRegister(SHORT_ADDR_0_REG, d[0]);
	phyWriteRegister(SHORT_ADDR_1_REG, d[1]);
	phyWriteRegister(CSMA_SEED_0_REG, d[0] + d[1]);
}
    3cb4:	b002      	add	sp, #8
    3cb6:	bd70      	pop	{r4, r5, r6, pc}
    3cb8:	00004575 	.word	0x00004575

00003cbc <PHY_DataReq>:
}

/*************************************************************************//**
*****************************************************************************/
void PHY_DataReq(uint8_t *data)
{
    3cbc:	b510      	push	{r4, lr}
    3cbe:	0004      	movs	r4, r0
	phyTrxSetState(TRX_CMD_TX_ARET_ON);
    3cc0:	2019      	movs	r0, #25
    3cc2:	4b0c      	ldr	r3, [pc, #48]	; (3cf4 <PHY_DataReq+0x38>)
    3cc4:	4798      	blx	r3
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3cc6:	200f      	movs	r0, #15
    3cc8:	4b0b      	ldr	r3, [pc, #44]	; (3cf8 <PHY_DataReq+0x3c>)
    3cca:	4798      	blx	r3
	phyReadRegister(IRQ_STATUS_REG);

	/* size of the buffer is sent as first byte of the data
	 * and data starts from second byte.
	 */
	data[0] += 2;
    3ccc:	7821      	ldrb	r1, [r4, #0]
    3cce:	1c8b      	adds	r3, r1, #2
    3cd0:	7023      	strb	r3, [r4, #0]
	trx_frame_write(data, (data[0] - 1) /* length value*/);
    3cd2:	3101      	adds	r1, #1
    3cd4:	b2c9      	uxtb	r1, r1
    3cd6:	0020      	movs	r0, r4
    3cd8:	4b08      	ldr	r3, [pc, #32]	; (3cfc <PHY_DataReq+0x40>)
    3cda:	4798      	blx	r3

	phyState = PHY_STATE_TX_WAIT_END;
    3cdc:	2203      	movs	r2, #3
    3cde:	4b08      	ldr	r3, [pc, #32]	; (3d00 <PHY_DataReq+0x44>)
    3ce0:	701a      	strb	r2, [r3, #0]
    3ce2:	4b08      	ldr	r3, [pc, #32]	; (3d04 <PHY_DataReq+0x48>)
    3ce4:	2280      	movs	r2, #128	; 0x80
    3ce6:	0352      	lsls	r2, r2, #13
    3ce8:	619a      	str	r2, [r3, #24]

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
    3cea:	46c0      	nop			; (mov r8, r8)
    3cec:	46c0      	nop			; (mov r8, r8)
	} else {
		port_base->OUTCLR.reg = pin_mask;
    3cee:	615a      	str	r2, [r3, #20]

	TRX_SLP_TR_HIGH();
	TRX_TRIG_DELAY();
	TRX_SLP_TR_LOW();
}
    3cf0:	bd10      	pop	{r4, pc}
    3cf2:	46c0      	nop			; (mov r8, r8)
    3cf4:	00003b79 	.word	0x00003b79
    3cf8:	00004479 	.word	0x00004479
    3cfc:	000047a5 	.word	0x000047a5
    3d00:	200006f8 	.word	0x200006f8
    3d04:	41004400 	.word	0x41004400

00003d08 <PHY_EncryptReq>:
}

/*************************************************************************//**
*****************************************************************************/
void PHY_EncryptReq(uint8_t *text, uint8_t *key)
{
    3d08:	b510      	push	{r4, lr}
    3d0a:	0004      	movs	r4, r0
    3d0c:	0008      	movs	r0, r1
	sal_aes_setup(key, AES_MODE_ECB, AES_DIR_ENCRYPT);
    3d0e:	2200      	movs	r2, #0
    3d10:	2100      	movs	r1, #0
    3d12:	4b05      	ldr	r3, [pc, #20]	; (3d28 <PHY_EncryptReq+0x20>)
    3d14:	4798      	blx	r3
#if (SAL_TYPE == AT86RF2xx)
	sal_aes_wrrd(text, NULL);
    3d16:	2100      	movs	r1, #0
    3d18:	0020      	movs	r0, r4
    3d1a:	4b04      	ldr	r3, [pc, #16]	; (3d2c <PHY_EncryptReq+0x24>)
    3d1c:	4798      	blx	r3
#else
	sal_aes_exec(text);
#endif
	sal_aes_read(text);
    3d1e:	0020      	movs	r0, r4
    3d20:	4b03      	ldr	r3, [pc, #12]	; (3d30 <PHY_EncryptReq+0x28>)
    3d22:	4798      	blx	r3
}
    3d24:	bd10      	pop	{r4, pc}
    3d26:	46c0      	nop			; (mov r8, r8)
    3d28:	000041c5 	.word	0x000041c5
    3d2c:	00004159 	.word	0x00004159
    3d30:	000042fd 	.word	0x000042fd

00003d34 <PHY_TaskHandler>:
}

/*************************************************************************//**
*****************************************************************************/
void PHY_TaskHandler(void)
{
    3d34:	b5f0      	push	{r4, r5, r6, r7, lr}
    3d36:	b085      	sub	sp, #20
	if (PHY_STATE_SLEEP == phyState) {
    3d38:	4b26      	ldr	r3, [pc, #152]	; (3dd4 <PHY_TaskHandler+0xa0>)
    3d3a:	781b      	ldrb	r3, [r3, #0]
    3d3c:	2b02      	cmp	r3, #2
    3d3e:	d047      	beq.n	3dd0 <PHY_TaskHandler+0x9c>
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3d40:	200f      	movs	r0, #15
    3d42:	4b25      	ldr	r3, [pc, #148]	; (3dd8 <PHY_TaskHandler+0xa4>)
    3d44:	4798      	blx	r3
{
	if (PHY_STATE_SLEEP == phyState) {
		return;
	}

	if (phyReadRegister(IRQ_STATUS_REG) & (1 << TRX_END)) {
    3d46:	0703      	lsls	r3, r0, #28
    3d48:	d542      	bpl.n	3dd0 <PHY_TaskHandler+0x9c>
		if (PHY_STATE_IDLE == phyState) {
    3d4a:	4b22      	ldr	r3, [pc, #136]	; (3dd4 <PHY_TaskHandler+0xa0>)
    3d4c:	781b      	ldrb	r3, [r3, #0]
    3d4e:	2b01      	cmp	r3, #1
    3d50:	d124      	bne.n	3d9c <PHY_TaskHandler+0x68>
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3d52:	2007      	movs	r0, #7
    3d54:	4b20      	ldr	r3, [pc, #128]	; (3dd8 <PHY_TaskHandler+0xa4>)
    3d56:	4798      	blx	r3
    3d58:	0005      	movs	r5, r0
			uint8_t size;
			int8_t rssi;

			rssi = (int8_t)phyReadRegister(PHY_ED_LEVEL_REG);

			trx_frame_read(&size, 1);
    3d5a:	466b      	mov	r3, sp
    3d5c:	1ddc      	adds	r4, r3, #7
    3d5e:	2101      	movs	r1, #1
    3d60:	0020      	movs	r0, r4
    3d62:	4f1e      	ldr	r7, [pc, #120]	; (3ddc <PHY_TaskHandler+0xa8>)
    3d64:	47b8      	blx	r7

			trx_frame_read(phyRxBuffer, size + 2);
    3d66:	7821      	ldrb	r1, [r4, #0]
    3d68:	3102      	adds	r1, #2
    3d6a:	b2c9      	uxtb	r1, r1
    3d6c:	4e1c      	ldr	r6, [pc, #112]	; (3de0 <PHY_TaskHandler+0xac>)
    3d6e:	0030      	movs	r0, r6
    3d70:	47b8      	blx	r7

			ind.data = phyRxBuffer + 1;
    3d72:	a802      	add	r0, sp, #8
    3d74:	1c73      	adds	r3, r6, #1
    3d76:	9302      	str	r3, [sp, #8]

			ind.size = size - PHY_CRC_SIZE;
    3d78:	7823      	ldrb	r3, [r4, #0]
    3d7a:	1e9a      	subs	r2, r3, #2
    3d7c:	7102      	strb	r2, [r0, #4]
			ind.lqi  = phyRxBuffer[size + 1];
    3d7e:	18f3      	adds	r3, r6, r3
    3d80:	785b      	ldrb	r3, [r3, #1]
    3d82:	7143      	strb	r3, [r0, #5]
			ind.rssi = rssi + PHY_RSSI_BASE_VAL;
    3d84:	3d5b      	subs	r5, #91	; 0x5b
    3d86:	7185      	strb	r5, [r0, #6]
			PHY_DataInd(&ind);
    3d88:	4b16      	ldr	r3, [pc, #88]	; (3de4 <PHY_TaskHandler+0xb0>)
    3d8a:	4798      	blx	r3
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3d8c:	4d12      	ldr	r5, [pc, #72]	; (3dd8 <PHY_TaskHandler+0xa4>)

/*************************************************************************//**
*****************************************************************************/
static void phyWaitState(uint8_t state)
{
	while (state != (phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK)) {
    3d8e:	241f      	movs	r4, #31
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3d90:	2001      	movs	r0, #1
    3d92:	47a8      	blx	r5

/*************************************************************************//**
*****************************************************************************/
static void phyWaitState(uint8_t state)
{
	while (state != (phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK)) {
    3d94:	4020      	ands	r0, r4
    3d96:	2816      	cmp	r0, #22
    3d98:	d1fa      	bne.n	3d90 <PHY_TaskHandler+0x5c>
    3d9a:	e019      	b.n	3dd0 <PHY_TaskHandler+0x9c>
			ind.lqi  = phyRxBuffer[size + 1];
			ind.rssi = rssi + PHY_RSSI_BASE_VAL;
			PHY_DataInd(&ind);

			phyWaitState(TRX_STATUS_RX_AACK_ON);
		} else if (PHY_STATE_TX_WAIT_END == phyState) {
    3d9c:	2b03      	cmp	r3, #3
    3d9e:	d117      	bne.n	3dd0 <PHY_TaskHandler+0x9c>
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3da0:	2002      	movs	r0, #2
    3da2:	4b0d      	ldr	r3, [pc, #52]	; (3dd8 <PHY_TaskHandler+0xa4>)
    3da4:	4798      	blx	r3
			ind.rssi = rssi + PHY_RSSI_BASE_VAL;
			PHY_DataInd(&ind);

			phyWaitState(TRX_STATUS_RX_AACK_ON);
		} else if (PHY_STATE_TX_WAIT_END == phyState) {
			uint8_t status
    3da6:	0940      	lsrs	r0, r0, #5
    3da8:	b2c4      	uxtb	r4, r0
				= (phyReadRegister(TRX_STATE_REG) >>
					TRAC_STATUS) & 7;

			if (TRAC_STATUS_SUCCESS == status) {
    3daa:	2c00      	cmp	r4, #0
    3dac:	d008      	beq.n	3dc0 <PHY_TaskHandler+0x8c>
				status = PHY_STATUS_SUCCESS;
			} else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE ==
    3dae:	2c03      	cmp	r4, #3
    3db0:	d005      	beq.n	3dbe <PHY_TaskHandler+0x8a>
					status) {
				status = PHY_STATUS_CHANNEL_ACCESS_FAILURE;
			} else if (TRAC_STATUS_NO_ACK == status) {
				status = PHY_STATUS_NO_ACK;
			} else {
				status = PHY_STATUS_ERROR;
    3db2:	3c05      	subs	r4, #5
    3db4:	4263      	negs	r3, r4
    3db6:	4163      	adcs	r3, r4
    3db8:	2403      	movs	r4, #3
    3dba:	1ae4      	subs	r4, r4, r3
    3dbc:	e000      	b.n	3dc0 <PHY_TaskHandler+0x8c>

			if (TRAC_STATUS_SUCCESS == status) {
				status = PHY_STATUS_SUCCESS;
			} else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE ==
					status) {
				status = PHY_STATUS_CHANNEL_ACCESS_FAILURE;
    3dbe:	2401      	movs	r4, #1
				status = PHY_STATUS_NO_ACK;
			} else {
				status = PHY_STATUS_ERROR;
			}

			phySetRxState();
    3dc0:	4b09      	ldr	r3, [pc, #36]	; (3de8 <PHY_TaskHandler+0xb4>)
    3dc2:	4798      	blx	r3
			phyState = PHY_STATE_IDLE;
    3dc4:	2201      	movs	r2, #1
    3dc6:	4b03      	ldr	r3, [pc, #12]	; (3dd4 <PHY_TaskHandler+0xa0>)
    3dc8:	701a      	strb	r2, [r3, #0]

			PHY_DataConf(status);
    3dca:	0020      	movs	r0, r4
    3dcc:	4b07      	ldr	r3, [pc, #28]	; (3dec <PHY_TaskHandler+0xb8>)
    3dce:	4798      	blx	r3
		}
	}
}
    3dd0:	b005      	add	sp, #20
    3dd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3dd4:	200006f8 	.word	0x200006f8
    3dd8:	00004479 	.word	0x00004479
    3ddc:	00004675 	.word	0x00004675
    3de0:	20000678 	.word	0x20000678
    3de4:	000030ed 	.word	0x000030ed
    3de8:	00003bb5 	.word	0x00003bb5
    3dec:	00003a25 	.word	0x00003a25

00003df0 <SYS_Init>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void SYS_Init(void)
{
    3df0:	b510      	push	{r4, lr}
	SYS_TimerInit();
    3df2:	4b04      	ldr	r3, [pc, #16]	; (3e04 <SYS_Init+0x14>)
    3df4:	4798      	blx	r3
#if SYS_SECURITY_MODE == 0
	sal_init();
    3df6:	4b04      	ldr	r3, [pc, #16]	; (3e08 <SYS_Init+0x18>)
    3df8:	4798      	blx	r3
#endif
	PHY_Init();
    3dfa:	4b04      	ldr	r3, [pc, #16]	; (3e0c <SYS_Init+0x1c>)
    3dfc:	4798      	blx	r3
	NWK_Init();
    3dfe:	4b04      	ldr	r3, [pc, #16]	; (3e10 <SYS_Init+0x20>)
    3e00:	4798      	blx	r3
}
    3e02:	bd10      	pop	{r4, pc}
    3e04:	00003ec1 	.word	0x00003ec1
    3e08:	00004155 	.word	0x00004155
    3e0c:	00003be1 	.word	0x00003be1
    3e10:	00002991 	.word	0x00002991

00003e14 <SYS_TaskHandler>:

/*************************************************************************//**
*****************************************************************************/
void SYS_TaskHandler(void)
{
    3e14:	b510      	push	{r4, lr}
	PHY_TaskHandler();
    3e16:	4b03      	ldr	r3, [pc, #12]	; (3e24 <SYS_TaskHandler+0x10>)
    3e18:	4798      	blx	r3
	NWK_TaskHandler();
    3e1a:	4b03      	ldr	r3, [pc, #12]	; (3e28 <SYS_TaskHandler+0x14>)
    3e1c:	4798      	blx	r3
	SYS_TimerTaskHandler();
    3e1e:	4b03      	ldr	r3, [pc, #12]	; (3e2c <SYS_TaskHandler+0x18>)
    3e20:	4798      	blx	r3
}
    3e22:	bd10      	pop	{r4, pc}
    3e24:	00003d35 	.word	0x00003d35
    3e28:	00002a1d 	.word	0x00002a1d
    3e2c:	00003f45 	.word	0x00003f45

00003e30 <SYS_EncryptReq>:
#endif

/*************************************************************************//**
*****************************************************************************/
void SYS_EncryptReq(uint32_t *text, uint32_t *key)
{
    3e30:	b510      	push	{r4, lr}
#if SYS_SECURITY_MODE == 0
	PHY_EncryptReq((uint8_t *)text, (uint8_t *)key);
    3e32:	4b02      	ldr	r3, [pc, #8]	; (3e3c <SYS_EncryptReq+0xc>)
    3e34:	4798      	blx	r3
	text[2] ^= text[0];
	text[3] ^= text[1];
	xtea(&text[2], key);
#endif

	SYS_EncryptConf();
    3e36:	4b02      	ldr	r3, [pc, #8]	; (3e40 <SYS_EncryptReq+0x10>)
    3e38:	4798      	blx	r3
}
    3e3a:	bd10      	pop	{r4, pc}
    3e3c:	00003d09 	.word	0x00003d09
    3e40:	00003571 	.word	0x00003571

00003e44 <placeTimer>:
}

/*************************************************************************//**
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
    3e44:	b530      	push	{r4, r5, lr}
	if (timers) {
    3e46:	4b15      	ldr	r3, [pc, #84]	; (3e9c <placeTimer+0x58>)
    3e48:	681d      	ldr	r5, [r3, #0]
    3e4a:	2d00      	cmp	r5, #0
    3e4c:	d01e      	beq.n	3e8c <placeTimer+0x48>
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;
    3e4e:	6882      	ldr	r2, [r0, #8]

		for (SYS_Timer_t *t = timers; t; t = t->next) {
			if (timeout < t->timeout) {
    3e50:	6869      	ldr	r1, [r5, #4]
    3e52:	428a      	cmp	r2, r1
    3e54:	d305      	bcc.n	3e62 <placeTimer+0x1e>
    3e56:	002c      	movs	r4, r5
    3e58:	e009      	b.n	3e6e <placeTimer+0x2a>
    3e5a:	6859      	ldr	r1, [r3, #4]
    3e5c:	4291      	cmp	r1, r2
    3e5e:	d905      	bls.n	3e6c <placeTimer+0x28>
    3e60:	e001      	b.n	3e66 <placeTimer+0x22>
{
	if (timers) {
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;

		for (SYS_Timer_t *t = timers; t; t = t->next) {
    3e62:	002b      	movs	r3, r5
/*************************************************************************//**
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
	if (timers) {
		SYS_Timer_t *prev = NULL;
    3e64:	2400      	movs	r4, #0
		uint32_t timeout = timer->interval;

		for (SYS_Timer_t *t = timers; t; t = t->next) {
			if (timeout < t->timeout) {
				t->timeout -= timeout;
    3e66:	1a89      	subs	r1, r1, r2
    3e68:	6059      	str	r1, [r3, #4]
				break;
    3e6a:	e004      	b.n	3e76 <placeTimer+0x32>
{
	if (timers) {
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;

		for (SYS_Timer_t *t = timers; t; t = t->next) {
    3e6c:	001c      	movs	r4, r3
			if (timeout < t->timeout) {
				t->timeout -= timeout;
				break;
			} else {
				timeout -= t->timeout;
    3e6e:	1a52      	subs	r2, r2, r1
{
	if (timers) {
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;

		for (SYS_Timer_t *t = timers; t; t = t->next) {
    3e70:	6823      	ldr	r3, [r4, #0]
    3e72:	2b00      	cmp	r3, #0
    3e74:	d1f1      	bne.n	3e5a <placeTimer+0x16>
			}

			prev = t;
		}

		timer->timeout = timeout;
    3e76:	6042      	str	r2, [r0, #4]

		if (prev) {
    3e78:	2c00      	cmp	r4, #0
    3e7a:	d003      	beq.n	3e84 <placeTimer+0x40>
			timer->next = prev->next;
    3e7c:	6823      	ldr	r3, [r4, #0]
    3e7e:	6003      	str	r3, [r0, #0]
			prev->next = timer;
    3e80:	6020      	str	r0, [r4, #0]
    3e82:	e009      	b.n	3e98 <placeTimer+0x54>
		} else {
			timer->next = timers;
    3e84:	6005      	str	r5, [r0, #0]
			timers = timer;
    3e86:	4b05      	ldr	r3, [pc, #20]	; (3e9c <placeTimer+0x58>)
    3e88:	6018      	str	r0, [r3, #0]
    3e8a:	e005      	b.n	3e98 <placeTimer+0x54>
		}
	} else {
		timer->next = NULL;
    3e8c:	2300      	movs	r3, #0
    3e8e:	6003      	str	r3, [r0, #0]
		timer->timeout = timer->interval;
    3e90:	6883      	ldr	r3, [r0, #8]
    3e92:	6043      	str	r3, [r0, #4]
		timers = timer;
    3e94:	4b01      	ldr	r3, [pc, #4]	; (3e9c <placeTimer+0x58>)
    3e96:	6018      	str	r0, [r3, #0]
	}
}
    3e98:	bd30      	pop	{r4, r5, pc}
    3e9a:	46c0      	nop			; (mov r8, r8)
    3e9c:	200006fc 	.word	0x200006fc

00003ea0 <SYS_HwExpiry_Cb>:

/*****************************************************************************
*****************************************************************************/
void SYS_HwExpiry_Cb(void)
{
    3ea0:	b510      	push	{r4, lr}
	SysTimerIrqCount++;
    3ea2:	4a04      	ldr	r2, [pc, #16]	; (3eb4 <SYS_HwExpiry_Cb+0x14>)
    3ea4:	7813      	ldrb	r3, [r2, #0]
    3ea6:	3301      	adds	r3, #1
    3ea8:	b2db      	uxtb	r3, r3
    3eaa:	7013      	strb	r3, [r2, #0]
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    3eac:	4802      	ldr	r0, [pc, #8]	; (3eb8 <SYS_HwExpiry_Cb+0x18>)
    3eae:	4b03      	ldr	r3, [pc, #12]	; (3ebc <SYS_HwExpiry_Cb+0x1c>)
    3eb0:	4798      	blx	r3
}
    3eb2:	bd10      	pop	{r4, pc}
    3eb4:	20002194 	.word	0x20002194
    3eb8:	00002710 	.word	0x00002710
    3ebc:	00004e79 	.word	0x00004e79

00003ec0 <SYS_TimerInit>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerInit(void)
{
    3ec0:	b510      	push	{r4, lr}
	SysTimerIrqCount = 0;
    3ec2:	2400      	movs	r4, #0
    3ec4:	4b06      	ldr	r3, [pc, #24]	; (3ee0 <SYS_TimerInit+0x20>)
    3ec6:	701c      	strb	r4, [r3, #0]
	set_common_tc_expiry_callback(SYS_HwExpiry_Cb);
    3ec8:	4806      	ldr	r0, [pc, #24]	; (3ee4 <SYS_TimerInit+0x24>)
    3eca:	4b07      	ldr	r3, [pc, #28]	; (3ee8 <SYS_TimerInit+0x28>)
    3ecc:	4798      	blx	r3
	common_tc_init();
    3ece:	4b07      	ldr	r3, [pc, #28]	; (3eec <SYS_TimerInit+0x2c>)
    3ed0:	4798      	blx	r3
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    3ed2:	4807      	ldr	r0, [pc, #28]	; (3ef0 <SYS_TimerInit+0x30>)
    3ed4:	4b07      	ldr	r3, [pc, #28]	; (3ef4 <SYS_TimerInit+0x34>)
    3ed6:	4798      	blx	r3
	timers = NULL;
    3ed8:	4b07      	ldr	r3, [pc, #28]	; (3ef8 <SYS_TimerInit+0x38>)
    3eda:	601c      	str	r4, [r3, #0]
}
    3edc:	bd10      	pop	{r4, pc}
    3ede:	46c0      	nop			; (mov r8, r8)
    3ee0:	20002194 	.word	0x20002194
    3ee4:	00003ea1 	.word	0x00003ea1
    3ee8:	00004f69 	.word	0x00004f69
    3eec:	00004ee5 	.word	0x00004ee5
    3ef0:	00002710 	.word	0x00002710
    3ef4:	00004e79 	.word	0x00004e79
    3ef8:	200006fc 	.word	0x200006fc

00003efc <SYS_TimerStarted>:

/*************************************************************************//**
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    3efc:	4b09      	ldr	r3, [pc, #36]	; (3f24 <SYS_TimerStarted+0x28>)
    3efe:	681b      	ldr	r3, [r3, #0]
    3f00:	2b00      	cmp	r3, #0
    3f02:	d009      	beq.n	3f18 <SYS_TimerStarted+0x1c>
		if (t == timer) {
    3f04:	4283      	cmp	r3, r0
    3f06:	d102      	bne.n	3f0e <SYS_TimerStarted+0x12>
    3f08:	e008      	b.n	3f1c <SYS_TimerStarted+0x20>
    3f0a:	4298      	cmp	r0, r3
    3f0c:	d008      	beq.n	3f20 <SYS_TimerStarted+0x24>

/*************************************************************************//**
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    3f0e:	681b      	ldr	r3, [r3, #0]
    3f10:	2b00      	cmp	r3, #0
    3f12:	d1fa      	bne.n	3f0a <SYS_TimerStarted+0xe>
		if (t == timer) {
			return true;
		}
	}
	return false;
    3f14:	2000      	movs	r0, #0
    3f16:	e004      	b.n	3f22 <SYS_TimerStarted+0x26>
    3f18:	2000      	movs	r0, #0
    3f1a:	e002      	b.n	3f22 <SYS_TimerStarted+0x26>
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
	for (SYS_Timer_t *t = timers; t; t = t->next) {
		if (t == timer) {
			return true;
    3f1c:	2001      	movs	r0, #1
    3f1e:	e000      	b.n	3f22 <SYS_TimerStarted+0x26>
    3f20:	2001      	movs	r0, #1
		}
	}
	return false;
}
    3f22:	4770      	bx	lr
    3f24:	200006fc 	.word	0x200006fc

00003f28 <SYS_TimerStart>:
}

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerStart(SYS_Timer_t *timer)
{
    3f28:	b510      	push	{r4, lr}
    3f2a:	0004      	movs	r4, r0
	if (!SYS_TimerStarted(timer)) {
    3f2c:	4b03      	ldr	r3, [pc, #12]	; (3f3c <SYS_TimerStart+0x14>)
    3f2e:	4798      	blx	r3
    3f30:	2800      	cmp	r0, #0
    3f32:	d102      	bne.n	3f3a <SYS_TimerStart+0x12>
		placeTimer(timer);
    3f34:	0020      	movs	r0, r4
    3f36:	4b02      	ldr	r3, [pc, #8]	; (3f40 <SYS_TimerStart+0x18>)
    3f38:	4798      	blx	r3
	}
}
    3f3a:	bd10      	pop	{r4, pc}
    3f3c:	00003efd 	.word	0x00003efd
    3f40:	00003e45 	.word	0x00003e45

00003f44 <SYS_TimerTaskHandler>:
}

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerTaskHandler(void)
{
    3f44:	b5f0      	push	{r4, r5, r6, r7, lr}
    3f46:	b083      	sub	sp, #12
	uint32_t elapsed;
	uint8_t cnt;
	irqflags_t flags;

	if (0 == SysTimerIrqCount) {
    3f48:	4b1c      	ldr	r3, [pc, #112]	; (3fbc <SYS_TimerTaskHandler+0x78>)
    3f4a:	781b      	ldrb	r3, [r3, #0]
    3f4c:	2b00      	cmp	r3, #0
    3f4e:	d033      	beq.n	3fb8 <SYS_TimerTaskHandler+0x74>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    3f50:	f3ef 8210 	mrs	r2, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    3f54:	4253      	negs	r3, r2
    3f56:	4153      	adcs	r3, r2
    3f58:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    3f5a:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    3f5c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    3f60:	2200      	movs	r2, #0
    3f62:	4b17      	ldr	r3, [pc, #92]	; (3fc0 <SYS_TimerTaskHandler+0x7c>)
    3f64:	701a      	strb	r2, [r3, #0]
	return flags;
    3f66:	9901      	ldr	r1, [sp, #4]
		return;
	}

	/* Enter a critical section */
	flags = cpu_irq_save();
	cnt = SysTimerIrqCount;
    3f68:	4b14      	ldr	r3, [pc, #80]	; (3fbc <SYS_TimerTaskHandler+0x78>)
    3f6a:	781d      	ldrb	r5, [r3, #0]
    3f6c:	b2ed      	uxtb	r5, r5
	SysTimerIrqCount = 0;
    3f6e:	701a      	strb	r2, [r3, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    3f70:	2900      	cmp	r1, #0
    3f72:	d005      	beq.n	3f80 <SYS_TimerTaskHandler+0x3c>
		cpu_irq_enable();
    3f74:	3201      	adds	r2, #1
    3f76:	4b12      	ldr	r3, [pc, #72]	; (3fc0 <SYS_TimerTaskHandler+0x7c>)
    3f78:	701a      	strb	r2, [r3, #0]
    3f7a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    3f7e:	b662      	cpsie	i
	/* Leave the critical section */
	cpu_irq_restore(flags);

	elapsed = cnt * SYS_TIMER_INTERVAL;
    3f80:	00ab      	lsls	r3, r5, #2
    3f82:	195d      	adds	r5, r3, r5
    3f84:	006d      	lsls	r5, r5, #1

	while (timers && (timers->timeout <= elapsed)) {
    3f86:	4e0f      	ldr	r6, [pc, #60]	; (3fc4 <SYS_TimerTaskHandler+0x80>)
		SYS_Timer_t *timer = timers;

		elapsed -= timers->timeout;
		timers = timers->next;
    3f88:	0037      	movs	r7, r6
	/* Leave the critical section */
	cpu_irq_restore(flags);

	elapsed = cnt * SYS_TIMER_INTERVAL;

	while (timers && (timers->timeout <= elapsed)) {
    3f8a:	e00d      	b.n	3fa8 <SYS_TimerTaskHandler+0x64>
		SYS_Timer_t *timer = timers;

		elapsed -= timers->timeout;
    3f8c:	1aed      	subs	r5, r5, r3
		timers = timers->next;
    3f8e:	6823      	ldr	r3, [r4, #0]
    3f90:	603b      	str	r3, [r7, #0]
		if (SYS_TIMER_PERIODIC_MODE == timer->mode) {
    3f92:	7b23      	ldrb	r3, [r4, #12]
    3f94:	2b01      	cmp	r3, #1
    3f96:	d102      	bne.n	3f9e <SYS_TimerTaskHandler+0x5a>
			placeTimer(timer);
    3f98:	0020      	movs	r0, r4
    3f9a:	4b0b      	ldr	r3, [pc, #44]	; (3fc8 <SYS_TimerTaskHandler+0x84>)
    3f9c:	4798      	blx	r3
		}

		if (timer->handler) {
    3f9e:	6923      	ldr	r3, [r4, #16]
    3fa0:	2b00      	cmp	r3, #0
    3fa2:	d001      	beq.n	3fa8 <SYS_TimerTaskHandler+0x64>
			timer->handler(timer);
    3fa4:	0020      	movs	r0, r4
    3fa6:	4798      	blx	r3
	/* Leave the critical section */
	cpu_irq_restore(flags);

	elapsed = cnt * SYS_TIMER_INTERVAL;

	while (timers && (timers->timeout <= elapsed)) {
    3fa8:	6834      	ldr	r4, [r6, #0]
    3faa:	2c00      	cmp	r4, #0
    3fac:	d004      	beq.n	3fb8 <SYS_TimerTaskHandler+0x74>
    3fae:	6863      	ldr	r3, [r4, #4]
    3fb0:	429d      	cmp	r5, r3
    3fb2:	d2eb      	bcs.n	3f8c <SYS_TimerTaskHandler+0x48>
			timer->handler(timer);
		}
	}

	if (timers) {
		timers->timeout -= elapsed;
    3fb4:	1b5d      	subs	r5, r3, r5
    3fb6:	6065      	str	r5, [r4, #4]
	}
}
    3fb8:	b003      	add	sp, #12
    3fba:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3fbc:	20002194 	.word	0x20002194
    3fc0:	20000008 	.word	0x20000008
    3fc4:	200006fc 	.word	0x200006fc
    3fc8:	00003e45 	.word	0x00003e45

00003fcc <tc_cca_callback>:
}

/*! \brief  hw timer compare callback
 */
static void tc_cca_callback(struct tc_module *const module_instance)
{
    3fcc:	b510      	push	{r4, lr}
	tmr_cca_callback();
    3fce:	4b01      	ldr	r3, [pc, #4]	; (3fd4 <tc_cca_callback+0x8>)
    3fd0:	4798      	blx	r3
}
    3fd2:	bd10      	pop	{r4, pc}
    3fd4:	00004f4d 	.word	0x00004f4d

00003fd8 <tc_ovf_callback>:
{
	cpu_irq_restore((uint32_t)flags);
}

static void tc_ovf_callback(struct tc_module *const module_instance)
{
    3fd8:	b510      	push	{r4, lr}
	tmr_ovf_callback();
    3fda:	4b01      	ldr	r3, [pc, #4]	; (3fe0 <tc_ovf_callback+0x8>)
    3fdc:	4798      	blx	r3
}
    3fde:	bd10      	pop	{r4, pc}
    3fe0:	00004f05 	.word	0x00004f05

00003fe4 <tmr_read_count>:
#endif

/*! \brief  read the actual timer count from register
 */
uint16_t tmr_read_count(void)
{
    3fe4:	b510      	push	{r4, lr}
	return ((uint16_t)tc_get_count_value(&module_inst));
    3fe6:	4802      	ldr	r0, [pc, #8]	; (3ff0 <tmr_read_count+0xc>)
    3fe8:	4b02      	ldr	r3, [pc, #8]	; (3ff4 <tmr_read_count+0x10>)
    3fea:	4798      	blx	r3
    3fec:	b280      	uxth	r0, r0
}
    3fee:	bd10      	pop	{r4, pc}
    3ff0:	200021cc 	.word	0x200021cc
    3ff4:	00002741 	.word	0x00002741

00003ff8 <tmr_disable_cc_interrupt>:
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(1);
    3ff8:	4b03      	ldr	r3, [pc, #12]	; (4008 <tmr_disable_cc_interrupt+0x10>)
    3ffa:	2110      	movs	r1, #16
    3ffc:	681a      	ldr	r2, [r3, #0]
    3ffe:	7311      	strb	r1, [r2, #12]
		module->enable_callback_mask &= ~TC_INTFLAG_MC(1);
    4000:	7e5a      	ldrb	r2, [r3, #25]
    4002:	438a      	bics	r2, r1
    4004:	765a      	strb	r2, [r3, #25]
/*! \brief  to disable compare interrupt
 */
void tmr_disable_cc_interrupt(void)
{
	tc_disable_callback(&module_inst, TC_CALLBACK_CC_CHANNEL0);
}
    4006:	4770      	bx	lr
    4008:	200021cc 	.word	0x200021cc

0000400c <tmr_enable_cc_interrupt>:

/*! \brief  to enable compare interrupt
 */
void tmr_enable_cc_interrupt(void)
{
    400c:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    400e:	4c0a      	ldr	r4, [pc, #40]	; (4038 <tmr_enable_cc_interrupt+0x2c>)
    4010:	6820      	ldr	r0, [r4, #0]
    4012:	4b0a      	ldr	r3, [pc, #40]	; (403c <tmr_enable_cc_interrupt+0x30>)
    4014:	4798      	blx	r3
#else
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
#endif
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    4016:	4b0a      	ldr	r3, [pc, #40]	; (4040 <tmr_enable_cc_interrupt+0x34>)
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    4018:	5c1b      	ldrb	r3, [r3, r0]
    401a:	221f      	movs	r2, #31
    401c:	401a      	ands	r2, r3
    401e:	2301      	movs	r3, #1
    4020:	4093      	lsls	r3, r2
    4022:	4a08      	ldr	r2, [pc, #32]	; (4044 <tmr_enable_cc_interrupt+0x38>)
    4024:	6013      	str	r3, [r2, #0]
	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));

	/* Enable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    4026:	7e62      	ldrb	r2, [r4, #25]
    4028:	2310      	movs	r3, #16
    402a:	4313      	orrs	r3, r2
    402c:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    402e:	6823      	ldr	r3, [r4, #0]
    4030:	2210      	movs	r2, #16
    4032:	735a      	strb	r2, [r3, #13]
	tc_enable_callback(&module_inst, TC_CALLBACK_CC_CHANNEL0);
}
    4034:	bd10      	pop	{r4, pc}
    4036:	46c0      	nop			; (mov r8, r8)
    4038:	200021cc 	.word	0x200021cc
    403c:	0000248d 	.word	0x0000248d
    4040:	0000a670 	.word	0x0000a670
    4044:	e000e100 	.word	0xe000e100

00004048 <tmr_write_cmpreg>:
}

/*! \brief  to load compare value in channel compare register
 */
void tmr_write_cmpreg(uint16_t compare_value)
{
    4048:	b510      	push	{r4, lr}
    404a:	0002      	movs	r2, r0
	tc_set_compare_value(&module_inst, TC_COMPARE_CAPTURE_CHANNEL_0,
    404c:	2100      	movs	r1, #0
    404e:	4802      	ldr	r0, [pc, #8]	; (4058 <tmr_write_cmpreg+0x10>)
    4050:	4b02      	ldr	r3, [pc, #8]	; (405c <tmr_write_cmpreg+0x14>)
    4052:	4798      	blx	r3
			(uint32_t)compare_value);
}
    4054:	bd10      	pop	{r4, pc}
    4056:	46c0      	nop			; (mov r8, r8)
    4058:	200021cc 	.word	0x200021cc
    405c:	00002771 	.word	0x00002771

00004060 <tmr_init>:
}

/*! \brief  to initialize hw timer
 */
uint8_t tmr_init(void)
{
    4060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4062:	464f      	mov	r7, r9
    4064:	4646      	mov	r6, r8
    4066:	b4c0      	push	{r6, r7}
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    4068:	4a2d      	ldr	r2, [pc, #180]	; (4120 <tmr_init+0xc0>)
    406a:	2300      	movs	r3, #0
    406c:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    406e:	7093      	strb	r3, [r2, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    4070:	2100      	movs	r1, #0
    4072:	8093      	strh	r3, [r2, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    4074:	7191      	strb	r1, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    4076:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    4078:	7051      	strb	r1, [r2, #1]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    407a:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    407c:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    407e:	7311      	strb	r1, [r2, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    4080:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    4082:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    4084:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    4086:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    4088:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    408a:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    408c:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    408e:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    4090:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    4092:	8593      	strh	r3, [r2, #44]	; 0x2c
		timer_config.clock_source = GCLK_GENERATOR_1;
		timer_config.clock_prescaler = TC_CLOCK_PRESCALER_DIV2;
		timer_config.run_in_standby = true;
	}
	#endif
	timer_config.counter_16_bit.compare_capture_channel[0] = TIMER_PERIOD;
    4094:	3b01      	subs	r3, #1
    4096:	8553      	strh	r3, [r2, #42]	; 0x2a
	tc_init(&module_inst, TIMER, &timer_config);
    4098:	4c22      	ldr	r4, [pc, #136]	; (4124 <tmr_init+0xc4>)
    409a:	4923      	ldr	r1, [pc, #140]	; (4128 <tmr_init+0xc8>)
    409c:	0020      	movs	r0, r4
    409e:	4b23      	ldr	r3, [pc, #140]	; (412c <tmr_init+0xcc>)
    40a0:	4798      	blx	r3
	tc_register_callback(&module_inst, tc_ovf_callback,
    40a2:	2200      	movs	r2, #0
    40a4:	4922      	ldr	r1, [pc, #136]	; (4130 <tmr_init+0xd0>)
    40a6:	0020      	movs	r0, r4
    40a8:	4d22      	ldr	r5, [pc, #136]	; (4134 <tmr_init+0xd4>)
    40aa:	47a8      	blx	r5
			TC_CALLBACK_OVERFLOW);
	tc_register_callback(&module_inst, tc_cca_callback,
    40ac:	2202      	movs	r2, #2
    40ae:	4922      	ldr	r1, [pc, #136]	; (4138 <tmr_init+0xd8>)
    40b0:	0020      	movs	r0, r4
    40b2:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    40b4:	6820      	ldr	r0, [r4, #0]
    40b6:	4b21      	ldr	r3, [pc, #132]	; (413c <tmr_init+0xdc>)
    40b8:	4699      	mov	r9, r3
    40ba:	4798      	blx	r3
#else
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
#endif
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    40bc:	4b20      	ldr	r3, [pc, #128]	; (4140 <tmr_init+0xe0>)
    40be:	4698      	mov	r8, r3
    40c0:	5c1b      	ldrb	r3, [r3, r0]
    40c2:	271f      	movs	r7, #31
    40c4:	403b      	ands	r3, r7
    40c6:	2501      	movs	r5, #1
    40c8:	002a      	movs	r2, r5
    40ca:	409a      	lsls	r2, r3
    40cc:	4e1d      	ldr	r6, [pc, #116]	; (4144 <tmr_init+0xe4>)
    40ce:	6032      	str	r2, [r6, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
    40d0:	7e62      	ldrb	r2, [r4, #25]
    40d2:	2301      	movs	r3, #1
    40d4:	4313      	orrs	r3, r2
    40d6:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    40d8:	6823      	ldr	r3, [r4, #0]
    40da:	735d      	strb	r5, [r3, #13]
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    40dc:	0018      	movs	r0, r3
    40de:	47c8      	blx	r9
    40e0:	4643      	mov	r3, r8
    40e2:	5c1b      	ldrb	r3, [r3, r0]
    40e4:	403b      	ands	r3, r7
    40e6:	409d      	lsls	r5, r3
    40e8:	6035      	str	r5, [r6, #0]

	/* Enable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    40ea:	7e62      	ldrb	r2, [r4, #25]
    40ec:	2310      	movs	r3, #16
    40ee:	4313      	orrs	r3, r2
    40f0:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    40f2:	6822      	ldr	r2, [r4, #0]
    40f4:	2310      	movs	r3, #16
    40f6:	7353      	strb	r3, [r2, #13]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    40f8:	217f      	movs	r1, #127	; 0x7f
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    40fa:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    40fc:	438b      	bics	r3, r1
    40fe:	d1fc      	bne.n	40fa <tmr_init+0x9a>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    4100:	8811      	ldrh	r1, [r2, #0]
    4102:	3302      	adds	r3, #2
    4104:	430b      	orrs	r3, r1
    4106:	8013      	strh	r3, [r2, #0]
	} else {
		timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
	}

    #else
	timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
    4108:	2000      	movs	r0, #0
    410a:	4b0f      	ldr	r3, [pc, #60]	; (4148 <tmr_init+0xe8>)
    410c:	4798      	blx	r3
	#endif
	return timer_multiplier;
    410e:	490f      	ldr	r1, [pc, #60]	; (414c <tmr_init+0xec>)
    4110:	4b0f      	ldr	r3, [pc, #60]	; (4150 <tmr_init+0xf0>)
    4112:	4798      	blx	r3
    4114:	b2c0      	uxtb	r0, r0
}
    4116:	bc0c      	pop	{r2, r3}
    4118:	4690      	mov	r8, r2
    411a:	4699      	mov	r9, r3
    411c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    411e:	46c0      	nop			; (mov r8, r8)
    4120:	20002198 	.word	0x20002198
    4124:	200021cc 	.word	0x200021cc
    4128:	42002c00 	.word	0x42002c00
    412c:	000024c5 	.word	0x000024c5
    4130:	00003fd9 	.word	0x00003fd9
    4134:	000023d1 	.word	0x000023d1
    4138:	00003fcd 	.word	0x00003fcd
    413c:	0000248d 	.word	0x0000248d
    4140:	0000a670 	.word	0x0000a670
    4144:	e000e100 	.word	0xe000e100
    4148:	00002161 	.word	0x00002161
    414c:	000f4240 	.word	0x000f4240
    4150:	00007a11 	.word	0x00007a11

00004154 <sal_init>:
 *
 * This functions initializes the SAL.
 */
void sal_init(void)
{
}
    4154:	4770      	bx	lr
    4156:	46c0      	nop			; (mov r8, r8)

00004158 <sal_aes_wrrd>:
 * @param[in]  idata  AES block to be en/decrypted
 * @param[out] odata  Result of previous operation
 *                    (odata may be NULL or equal to idata)
 */
void sal_aes_wrrd(uint8_t *idata, uint8_t *odata)
{
    4158:	b570      	push	{r4, r5, r6, lr}
    415a:	0003      	movs	r3, r0
    415c:	000d      	movs	r5, r1
	 * Write data and start the operation.
	 * AES_MODE in aes_buf[0] and aes_buf[AES_BLOCKSIZE+1] as well as
	 * AES_REQUEST in aes_buf[AES_BLOCKSIZE+1]
	 * were set before in sal_aes_setup()
	 */
	memcpy(aes_buf + 1, idata, AES_BLOCKSIZE);
    415e:	4c14      	ldr	r4, [pc, #80]	; (41b0 <sal_aes_wrrd+0x58>)
    4160:	1c60      	adds	r0, r4, #1
    4162:	2210      	movs	r2, #16
    4164:	0019      	movs	r1, r3
    4166:	4b13      	ldr	r3, [pc, #76]	; (41b4 <sal_aes_wrrd+0x5c>)
    4168:	4798      	blx	r3

	/* trx_aes_wrrd() overwrites aes_buf, the last byte must be saved.
	**/
	save_cmd = aes_buf[AES_BLOCKSIZE + 1];
    416a:	7c64      	ldrb	r4, [r4, #17]

	if (setup_flag) {
    416c:	4b12      	ldr	r3, [pc, #72]	; (41b8 <sal_aes_wrrd+0x60>)
    416e:	781b      	ldrb	r3, [r3, #0]
    4170:	2b00      	cmp	r3, #0
    4172:	d008      	beq.n	4186 <sal_aes_wrrd+0x2e>
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    4174:	2212      	movs	r2, #18
    4176:	490e      	ldr	r1, [pc, #56]	; (41b0 <sal_aes_wrrd+0x58>)
    4178:	2083      	movs	r0, #131	; 0x83
    417a:	4b10      	ldr	r3, [pc, #64]	; (41bc <sal_aes_wrrd+0x64>)
    417c:	4798      	blx	r3
				AES_BLOCKSIZE + 2);

		setup_flag = false;
    417e:	2200      	movs	r2, #0
    4180:	4b0d      	ldr	r3, [pc, #52]	; (41b8 <sal_aes_wrrd+0x60>)
    4182:	701a      	strb	r2, [r3, #0]
    4184:	e005      	b.n	4192 <sal_aes_wrrd+0x3a>
	} else {
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_STATE_KEY_0),
    4186:	2211      	movs	r2, #17
    4188:	4909      	ldr	r1, [pc, #36]	; (41b0 <sal_aes_wrrd+0x58>)
    418a:	3101      	adds	r1, #1
    418c:	2084      	movs	r0, #132	; 0x84
    418e:	4b0b      	ldr	r3, [pc, #44]	; (41bc <sal_aes_wrrd+0x64>)
    4190:	4798      	blx	r3
				aes_buf + 1, AES_BLOCKSIZE + 1);
	}

	/* Restore the result. */
	if (odata != NULL) {
    4192:	2d00      	cmp	r5, #0
    4194:	d005      	beq.n	41a2 <sal_aes_wrrd+0x4a>
		memcpy(odata, aes_buf + 1, AES_BLOCKSIZE);
    4196:	2210      	movs	r2, #16
    4198:	4905      	ldr	r1, [pc, #20]	; (41b0 <sal_aes_wrrd+0x58>)
    419a:	3101      	adds	r1, #1
    419c:	0028      	movs	r0, r5
    419e:	4b05      	ldr	r3, [pc, #20]	; (41b4 <sal_aes_wrrd+0x5c>)
    41a0:	4798      	blx	r3
	}

	aes_buf[AES_BLOCKSIZE + 1] = save_cmd;
    41a2:	4b03      	ldr	r3, [pc, #12]	; (41b0 <sal_aes_wrrd+0x58>)
    41a4:	745c      	strb	r4, [r3, #17]

	/* Wait for the operation to finish for 24 us. */
	delay_us(24);
    41a6:	2018      	movs	r0, #24
    41a8:	4b05      	ldr	r3, [pc, #20]	; (41c0 <sal_aes_wrrd+0x68>)
    41aa:	4798      	blx	r3
}
    41ac:	bd70      	pop	{r4, r5, r6, pc}
    41ae:	46c0      	nop			; (mov r8, r8)
    41b0:	20000724 	.word	0x20000724
    41b4:	00004fc1 	.word	0x00004fc1
    41b8:	20000736 	.word	0x20000736
    41bc:	00004bb1 	.word	0x00004bb1
    41c0:	000008dd 	.word	0x000008dd

000041c4 <sal_aes_setup>:
 * @return  False if some parameter was illegal, true else
 */
bool sal_aes_setup(uint8_t *key,
		uint8_t enc_mode,
		uint8_t dir)
{
    41c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    41c6:	4647      	mov	r7, r8
    41c8:	b480      	push	{r7}
    41ca:	b084      	sub	sp, #16
    41cc:	0006      	movs	r6, r0
    41ce:	000d      	movs	r5, r1
    41d0:	0014      	movs	r4, r2
	if (key != NULL) {
    41d2:	2800      	cmp	r0, #0
    41d4:	d017      	beq.n	4206 <sal_aes_setup+0x42>
		/* Setup key. */
		dec_initialized = false;
    41d6:	2200      	movs	r2, #0
    41d8:	4b3e      	ldr	r3, [pc, #248]	; (42d4 <sal_aes_setup+0x110>)
    41da:	701a      	strb	r2, [r3, #0]

		last_dir = AES_DIR_VOID;
    41dc:	3202      	adds	r2, #2
    41de:	4b3e      	ldr	r3, [pc, #248]	; (42d8 <sal_aes_setup+0x114>)
    41e0:	701a      	strb	r2, [r3, #0]

		/* Save key for later use after decryption or sleep. */
		memcpy(enc_key, key, AES_KEYSIZE);
    41e2:	320e      	adds	r2, #14
    41e4:	0001      	movs	r1, r0
    41e6:	483d      	ldr	r0, [pc, #244]	; (42dc <sal_aes_setup+0x118>)
    41e8:	4b3d      	ldr	r3, [pc, #244]	; (42e0 <sal_aes_setup+0x11c>)
    41ea:	4698      	mov	r8, r3
    41ec:	4798      	blx	r3

		/* Set subregister AES_MODE (Bits 4:6 in AES_CON) to 1: KEY
		 * SETUP. */
		aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    41ee:	4f3d      	ldr	r7, [pc, #244]	; (42e4 <sal_aes_setup+0x120>)
    41f0:	2310      	movs	r3, #16
    41f2:	703b      	strb	r3, [r7, #0]

		/* Fill in key. */
		memcpy(aes_buf + 1, key, AES_KEYSIZE);
    41f4:	1c78      	adds	r0, r7, #1
    41f6:	2210      	movs	r2, #16
    41f8:	0031      	movs	r1, r6
    41fa:	47c0      	blx	r8

		/* Write to SRAM in one step. */
		trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    41fc:	2211      	movs	r2, #17
    41fe:	0039      	movs	r1, r7
    4200:	2083      	movs	r0, #131	; 0x83
    4202:	4b39      	ldr	r3, [pc, #228]	; (42e8 <sal_aes_setup+0x124>)
    4204:	4798      	blx	r3
				AES_BLOCKSIZE + 1);
	}

	/* Set encryption direction. */
	switch (dir) {
    4206:	2c00      	cmp	r4, #0
    4208:	d002      	beq.n	4210 <sal_aes_setup+0x4c>
    420a:	2c01      	cmp	r4, #1
    420c:	d012      	beq.n	4234 <sal_aes_setup+0x70>
    420e:	e05a      	b.n	42c6 <sal_aes_setup+0x102>
	case AES_DIR_ENCRYPT:
		if (last_dir == AES_DIR_DECRYPT) {
    4210:	4b31      	ldr	r3, [pc, #196]	; (42d8 <sal_aes_setup+0x114>)
    4212:	781b      	ldrb	r3, [r3, #0]
    4214:	2b01      	cmp	r3, #1
    4216:	d13d      	bne.n	4294 <sal_aes_setup+0xd0>
			/*
			 * If the last operation was decryption, the encryption
			 * key must be stored in enc_key, so re-initialize it.
			 */
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    4218:	4e32      	ldr	r6, [pc, #200]	; (42e4 <sal_aes_setup+0x120>)
    421a:	330f      	adds	r3, #15
    421c:	7033      	strb	r3, [r6, #0]

			/* Fill in key. */
			memcpy(aes_buf + 1, enc_key, AES_KEYSIZE);
    421e:	1c70      	adds	r0, r6, #1
    4220:	2210      	movs	r2, #16
    4222:	492e      	ldr	r1, [pc, #184]	; (42dc <sal_aes_setup+0x118>)
    4224:	4b2e      	ldr	r3, [pc, #184]	; (42e0 <sal_aes_setup+0x11c>)
    4226:	4798      	blx	r3

			/* Write to SRAM in one step. */
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    4228:	2211      	movs	r2, #17
    422a:	0031      	movs	r1, r6
    422c:	2083      	movs	r0, #131	; 0x83
    422e:	4b2e      	ldr	r3, [pc, #184]	; (42e8 <sal_aes_setup+0x124>)
    4230:	4798      	blx	r3
    4232:	e02f      	b.n	4294 <sal_aes_setup+0xd0>
		}

		break;

	case AES_DIR_DECRYPT:
		if (last_dir != AES_DIR_DECRYPT) {
    4234:	4b28      	ldr	r3, [pc, #160]	; (42d8 <sal_aes_setup+0x114>)
    4236:	781b      	ldrb	r3, [r3, #0]
    4238:	2b01      	cmp	r3, #1
    423a:	d02b      	beq.n	4294 <sal_aes_setup+0xd0>
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    423c:	2210      	movs	r2, #16
    423e:	4b29      	ldr	r3, [pc, #164]	; (42e4 <sal_aes_setup+0x120>)
    4240:	701a      	strb	r2, [r3, #0]

			if (!dec_initialized) {
    4242:	4b24      	ldr	r3, [pc, #144]	; (42d4 <sal_aes_setup+0x110>)
    4244:	781b      	ldrb	r3, [r3, #0]
    4246:	2b00      	cmp	r3, #0
    4248:	d116      	bne.n	4278 <sal_aes_setup+0xb4>

				/* Compute decryption key and initialize unit
				 * with it. */

				/* Dummy ECB encryption. */
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_ECB);
    424a:	4e26      	ldr	r6, [pc, #152]	; (42e4 <sal_aes_setup+0x120>)
    424c:	7033      	strb	r3, [r6, #0]
				aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(
    424e:	3380      	adds	r3, #128	; 0x80
    4250:	7473      	strb	r3, [r6, #17]
						SR_AES_MODE, AES_MODE_ECB) |
						SR_MASK(SR_AES_REQUEST,
						AES_REQUEST);

				setup_flag = true; /* Needed in sal_aes_wrrd().
    4252:	3a0f      	subs	r2, #15
    4254:	4b25      	ldr	r3, [pc, #148]	; (42ec <sal_aes_setup+0x128>)
    4256:	701a      	strb	r2, [r3, #0]
				                   **/
				sal_aes_wrrd(dummy, NULL);
    4258:	2100      	movs	r1, #0
    425a:	4668      	mov	r0, sp
    425c:	4b24      	ldr	r3, [pc, #144]	; (42f0 <sal_aes_setup+0x12c>)
    425e:	4798      	blx	r3

				/* Read last round key: */

				/* Set to key mode. */
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    4260:	2310      	movs	r3, #16
    4262:	7033      	strb	r3, [r6, #0]
				trx_sram_write(
    4264:	2201      	movs	r2, #1
    4266:	0031      	movs	r1, r6
    4268:	2083      	movs	r0, #131	; 0x83
    426a:	4b1f      	ldr	r3, [pc, #124]	; (42e8 <sal_aes_setup+0x124>)
    426c:	4798      	blx	r3
						(AES_BASE_ADDR + RG_AES_CTRL),
						aes_buf, 1);

				/* Read the key. */
				trx_sram_read((AES_BASE_ADDR +
    426e:	2210      	movs	r2, #16
    4270:	4920      	ldr	r1, [pc, #128]	; (42f4 <sal_aes_setup+0x130>)
    4272:	2084      	movs	r0, #132	; 0x84
    4274:	4b20      	ldr	r3, [pc, #128]	; (42f8 <sal_aes_setup+0x134>)
    4276:	4798      	blx	r3
			 * simply re-initialize the unit;
			 * aes_buf[0] is AES_MODE_KEY
			 */

			/* Fill in key. */
			memcpy(aes_buf + 1, dec_key, AES_KEYSIZE);
    4278:	4e1a      	ldr	r6, [pc, #104]	; (42e4 <sal_aes_setup+0x120>)
    427a:	1c70      	adds	r0, r6, #1
    427c:	2210      	movs	r2, #16
    427e:	491d      	ldr	r1, [pc, #116]	; (42f4 <sal_aes_setup+0x130>)
    4280:	4b17      	ldr	r3, [pc, #92]	; (42e0 <sal_aes_setup+0x11c>)
    4282:	4798      	blx	r3

			/* Write to SRAM in one step. */
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    4284:	2211      	movs	r2, #17
    4286:	0031      	movs	r1, r6
    4288:	2083      	movs	r0, #131	; 0x83
    428a:	4b17      	ldr	r3, [pc, #92]	; (42e8 <sal_aes_setup+0x124>)
    428c:	4798      	blx	r3
					aes_buf, AES_BLOCKSIZE + 1);

			dec_initialized = true;
    428e:	4b11      	ldr	r3, [pc, #68]	; (42d4 <sal_aes_setup+0x110>)
    4290:	2201      	movs	r2, #1
    4292:	701a      	strb	r2, [r3, #0]

	default:
		return false;
	}

	last_dir = dir;
    4294:	4b10      	ldr	r3, [pc, #64]	; (42d8 <sal_aes_setup+0x114>)
    4296:	701c      	strb	r4, [r3, #0]

	/* Set encryption mode. */
	switch (enc_mode) {
    4298:	2d00      	cmp	r5, #0
    429a:	d002      	beq.n	42a2 <sal_aes_setup+0xde>
				SR_MASK(SR_AES_REQUEST, AES_REQUEST);
	}
	break;

	default:
		return (false);
    429c:	2000      	movs	r0, #0
	}

	last_dir = dir;

	/* Set encryption mode. */
	switch (enc_mode) {
    429e:	2d02      	cmp	r5, #2
    42a0:	d113      	bne.n	42ca <sal_aes_setup+0x106>
	case AES_MODE_ECB:
	case AES_MODE_CBC:
	{
		aes_buf[0] = SR_MASK(SR_AES_MODE, enc_mode) |
    42a2:	012d      	lsls	r5, r5, #4
    42a4:	2370      	movs	r3, #112	; 0x70
    42a6:	401d      	ands	r5, r3
    42a8:	00e3      	lsls	r3, r4, #3
    42aa:	2408      	movs	r4, #8
    42ac:	401c      	ands	r4, r3
    42ae:	432c      	orrs	r4, r5
    42b0:	4b0c      	ldr	r3, [pc, #48]	; (42e4 <sal_aes_setup+0x120>)
    42b2:	701c      	strb	r4, [r3, #0]
				SR_MASK(SR_AES_DIR, dir);
		aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(SR_AES_MODE, enc_mode) |
    42b4:	2280      	movs	r2, #128	; 0x80
    42b6:	4252      	negs	r2, r2
    42b8:	4314      	orrs	r4, r2
    42ba:	745c      	strb	r4, [r3, #17]

	default:
		return (false);
	}

	setup_flag = true;
    42bc:	3281      	adds	r2, #129	; 0x81
    42be:	4b0b      	ldr	r3, [pc, #44]	; (42ec <sal_aes_setup+0x128>)
    42c0:	701a      	strb	r2, [r3, #0]

	return (true);
    42c2:	2001      	movs	r0, #1
    42c4:	e001      	b.n	42ca <sal_aes_setup+0x106>
		}

		break;

	default:
		return false;
    42c6:	2000      	movs	r0, #0
    42c8:	e7ff      	b.n	42ca <sal_aes_setup+0x106>
	}

	setup_flag = true;

	return (true);
}
    42ca:	b004      	add	sp, #16
    42cc:	bc04      	pop	{r2}
    42ce:	4690      	mov	r8, r2
    42d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    42d2:	46c0      	nop			; (mov r8, r8)
    42d4:	20000700 	.word	0x20000700
    42d8:	20000009 	.word	0x20000009
    42dc:	20000714 	.word	0x20000714
    42e0:	00004fc1 	.word	0x00004fc1
    42e4:	20000724 	.word	0x20000724
    42e8:	000048c1 	.word	0x000048c1
    42ec:	20000736 	.word	0x20000736
    42f0:	00004159 	.word	0x00004159
    42f4:	20000704 	.word	0x20000704
    42f8:	00004a29 	.word	0x00004a29

000042fc <sal_aes_read>:
 * of a series of sal_aes_wrrd() calls.
 *
 * @param[out] data     - result of previous operation
 */
void sal_aes_read(uint8_t *data)
{
    42fc:	b510      	push	{r4, lr}
    42fe:	0001      	movs	r1, r0
	trx_sram_read((AES_BASE_ADDR + RG_AES_STATE_KEY_0), data,
    4300:	2210      	movs	r2, #16
    4302:	2084      	movs	r0, #132	; 0x84
    4304:	4b01      	ldr	r3, [pc, #4]	; (430c <sal_aes_read+0x10>)
    4306:	4798      	blx	r3
			AES_BLOCKSIZE);
}
    4308:	bd10      	pop	{r4, pc}
    430a:	46c0      	nop			; (mov r8, r8)
    430c:	00004a29 	.word	0x00004a29

00004310 <AT86RFX_ISR>:
void AT86RFX_ISR(void)
#else
AT86RFX_ISR()
#endif

{
    4310:	b510      	push	{r4, lr}
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    4312:	2201      	movs	r2, #1
    4314:	4b03      	ldr	r3, [pc, #12]	; (4324 <AT86RFX_ISR+0x14>)
    4316:	611a      	str	r2, [r3, #16]
	/*Clearing the RF interrupt*/
	trx_irq_flag_clr();
  	/*Calling the interrupt routines*/
	if (irq_hdl_trx) {
    4318:	4b03      	ldr	r3, [pc, #12]	; (4328 <AT86RFX_ISR+0x18>)
    431a:	681b      	ldr	r3, [r3, #0]
    431c:	2b00      	cmp	r3, #0
    431e:	d000      	beq.n	4322 <AT86RFX_ISR+0x12>
		irq_hdl_trx();
    4320:	4798      	blx	r3
	}
}
    4322:	bd10      	pop	{r4, pc}
    4324:	40001800 	.word	0x40001800
    4328:	20000738 	.word	0x20000738

0000432c <trx_spi_init>:

void trx_spi_init(void)
{
    432c:	b530      	push	{r4, r5, lr}
    432e:	b085      	sub	sp, #20
		struct spi_slave_inst_config *const config)
{
	Assert(config);

	config->ss_pin          = 10;
	config->address_enabled = false;
    4330:	4a34      	ldr	r2, [pc, #208]	; (4404 <trx_spi_init+0xd8>)
    4332:	2300      	movs	r3, #0
    4334:	7053      	strb	r3, [r2, #1]
	config->address         = 0;
    4336:	7093      	strb	r3, [r2, #2]
	/* Initialize SPI in master mode to access the transceiver */
#if SAMD || SAMR21 || SAML21
	spi_slave_inst_get_config_defaults(&slave_dev_config);
	slave_dev_config.ss_pin = AT86RFX_SPI_CS;
    4338:	213f      	movs	r1, #63	; 0x3f
    433a:	7011      	strb	r1, [r2, #0]
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
    433c:	4c32      	ldr	r4, [pc, #200]	; (4408 <trx_spi_init+0xdc>)
    433e:	7021      	strb	r1, [r4, #0]
	slave->address_enabled = config->address_enabled;
    4340:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    4342:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    4344:	2201      	movs	r2, #1
    4346:	4669      	mov	r1, sp
    4348:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    434a:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    434c:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
    434e:	203f      	movs	r0, #63	; 0x3f
    4350:	4b2e      	ldr	r3, [pc, #184]	; (440c <trx_spi_init+0xe0>)
    4352:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    4354:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    4356:	09da      	lsrs	r2, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    4358:	2100      	movs	r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    435a:	2a00      	cmp	r2, #0
    435c:	d104      	bne.n	4368 <trx_spi_init+0x3c>
		return &(ports[port_index]->Group[group_index]);
    435e:	0959      	lsrs	r1, r3, #5
    4360:	01c9      	lsls	r1, r1, #7
    4362:	4a2b      	ldr	r2, [pc, #172]	; (4410 <trx_spi_init+0xe4>)
    4364:	4694      	mov	ip, r2
    4366:	4461      	add	r1, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    4368:	221f      	movs	r2, #31
    436a:	4013      	ands	r3, r2
    436c:	3a1e      	subs	r2, #30
    436e:	0010      	movs	r0, r2
    4370:	4098      	lsls	r0, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    4372:	6188      	str	r0, [r1, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    4374:	4c27      	ldr	r4, [pc, #156]	; (4414 <trx_spi_init+0xe8>)
    4376:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    4378:	2300      	movs	r3, #0
    437a:	6063      	str	r3, [r4, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    437c:	60a3      	str	r3, [r4, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    437e:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    4380:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    4382:	74a2      	strb	r2, [r4, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    4384:	74e2      	strb	r2, [r4, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    4386:	7523      	strb	r3, [r4, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    4388:	3223      	adds	r2, #35	; 0x23
    438a:	54a3      	strb	r3, [r4, r2]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    438c:	0020      	movs	r0, r4
    438e:	3018      	adds	r0, #24
    4390:	3a18      	subs	r2, #24
    4392:	2100      	movs	r1, #0
    4394:	4b20      	ldr	r3, [pc, #128]	; (4418 <trx_spi_init+0xec>)
    4396:	4798      	blx	r3
	spi_attach_slave(&slave, &slave_dev_config);
	spi_get_config_defaults(&config);
	config.mux_setting = AT86RFX_SPI_SERCOM_MUX_SETTING;
    4398:	2380      	movs	r3, #128	; 0x80
    439a:	025b      	lsls	r3, r3, #9
    439c:	60e3      	str	r3, [r4, #12]
	config.mode_specific.master.baudrate = AT86RFX_SPI_BAUDRATE;
    439e:	4b1f      	ldr	r3, [pc, #124]	; (441c <trx_spi_init+0xf0>)
    43a0:	61a3      	str	r3, [r4, #24]
	config.pinmux_pad0 = AT86RFX_SPI_SERCOM_PINMUX_PAD0;
    43a2:	4b1f      	ldr	r3, [pc, #124]	; (4420 <trx_spi_init+0xf4>)
    43a4:	62a3      	str	r3, [r4, #40]	; 0x28
	config.pinmux_pad1 = AT86RFX_SPI_SERCOM_PINMUX_PAD1;
    43a6:	2301      	movs	r3, #1
    43a8:	425b      	negs	r3, r3
    43aa:	62e3      	str	r3, [r4, #44]	; 0x2c
	config.pinmux_pad2 = AT86RFX_SPI_SERCOM_PINMUX_PAD2;
    43ac:	4b1d      	ldr	r3, [pc, #116]	; (4424 <trx_spi_init+0xf8>)
    43ae:	6323      	str	r3, [r4, #48]	; 0x30
	config.pinmux_pad3 = AT86RFX_SPI_SERCOM_PINMUX_PAD3;
    43b0:	4b1d      	ldr	r3, [pc, #116]	; (4428 <trx_spi_init+0xfc>)
    43b2:	6363      	str	r3, [r4, #52]	; 0x34
	spi_init(&master, AT86RFX_SPI, &config);
    43b4:	4d1d      	ldr	r5, [pc, #116]	; (442c <trx_spi_init+0x100>)
    43b6:	0022      	movs	r2, r4
    43b8:	491d      	ldr	r1, [pc, #116]	; (4430 <trx_spi_init+0x104>)
    43ba:	0028      	movs	r0, r5
    43bc:	4b1d      	ldr	r3, [pc, #116]	; (4434 <trx_spi_init+0x108>)
    43be:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    43c0:	682a      	ldr	r2, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    43c2:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
    43c4:	2b00      	cmp	r3, #0
    43c6:	d1fc      	bne.n	43c2 <trx_spi_init+0x96>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    43c8:	6813      	ldr	r3, [r2, #0]
    43ca:	2502      	movs	r5, #2
    43cc:	432b      	orrs	r3, r5
    43ce:	6013      	str	r3, [r2, #0]
	spi_enable(&master);

	struct extint_chan_conf eint_chan_conf;
	extint_chan_get_config_defaults(&eint_chan_conf);
    43d0:	ac01      	add	r4, sp, #4
    43d2:	0020      	movs	r0, r4
    43d4:	4b18      	ldr	r3, [pc, #96]	; (4438 <trx_spi_init+0x10c>)
    43d6:	4798      	blx	r3
	eint_chan_conf.gpio_pin = AT86RFX_IRQ_PIN;
    43d8:	2320      	movs	r3, #32
    43da:	9301      	str	r3, [sp, #4]
	eint_chan_conf.gpio_pin_mux = AT86RFX_IRQ_PINMUX;
    43dc:	2380      	movs	r3, #128	; 0x80
    43de:	039b      	lsls	r3, r3, #14
    43e0:	6063      	str	r3, [r4, #4]
	eint_chan_conf.gpio_pin_pull      = EXTINT_PULL_DOWN;
    43e2:	7225      	strb	r5, [r4, #8]
	#if (SAML21)
	eint_chan_conf.enable_async_edge_detection = false;
	#else
	eint_chan_conf.wake_if_sleeping    = true;
    43e4:	2301      	movs	r3, #1
    43e6:	7263      	strb	r3, [r4, #9]
	#endif
	eint_chan_conf.filter_input_signal = false;
    43e8:	2200      	movs	r2, #0
    43ea:	72a2      	strb	r2, [r4, #10]
	eint_chan_conf.detection_criteria  = EXTINT_DETECT_RISING;
    43ec:	72e3      	strb	r3, [r4, #11]
	extint_chan_set_config(AT86RFX_IRQ_CHAN, &eint_chan_conf);
    43ee:	0021      	movs	r1, r4
    43f0:	2000      	movs	r0, #0
    43f2:	4b12      	ldr	r3, [pc, #72]	; (443c <trx_spi_init+0x110>)
    43f4:	4798      	blx	r3
	extint_register_callback(AT86RFX_ISR, AT86RFX_IRQ_CHAN,
    43f6:	2200      	movs	r2, #0
    43f8:	2100      	movs	r1, #0
    43fa:	4811      	ldr	r0, [pc, #68]	; (4440 <trx_spi_init+0x114>)
    43fc:	4b11      	ldr	r3, [pc, #68]	; (4444 <trx_spi_init+0x118>)
    43fe:	4798      	blx	r3
	spi_master_setup_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE, SPI_MODE_0,
			AT86RFX_SPI_BAUDRATE, 0);
	spi_enable(AT86RFX_SPI);
	AT86RFX_INTC_INIT();
#endif
}
    4400:	b005      	add	sp, #20
    4402:	bd30      	pop	{r4, r5, pc}
    4404:	200021ec 	.word	0x200021ec
    4408:	200021f0 	.word	0x200021f0
    440c:	00000c29 	.word	0x00000c29
    4410:	41004400 	.word	0x41004400
    4414:	200021f4 	.word	0x200021f4
    4418:	00004fd3 	.word	0x00004fd3
    441c:	004c4b40 	.word	0x004c4b40
    4420:	00530005 	.word	0x00530005
    4424:	003e0005 	.word	0x003e0005
    4428:	00520005 	.word	0x00520005
    442c:	2000222c 	.word	0x2000222c
    4430:	42001800 	.word	0x42001800
    4434:	00001119 	.word	0x00001119
    4438:	00000ba1 	.word	0x00000ba1
    443c:	00000bb5 	.word	0x00000bb5
    4440:	00004311 	.word	0x00004311
    4444:	00000a49 	.word	0x00000a49

00004448 <PhyReset>:

void PhyReset(void)
{
    4448:	b570      	push	{r4, r5, r6, lr}
    444a:	4b09      	ldr	r3, [pc, #36]	; (4470 <PhyReset+0x28>)
    444c:	001c      	movs	r4, r3
    444e:	3480      	adds	r4, #128	; 0x80
    4450:	2580      	movs	r5, #128	; 0x80
    4452:	022d      	lsls	r5, r5, #8
    4454:	61a5      	str	r5, [r4, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
    4456:	2280      	movs	r2, #128	; 0x80
    4458:	0352      	lsls	r2, r2, #13
    445a:	615a      	str	r2, [r3, #20]
	/* Ensure control lines have correct levels. */
	RST_HIGH();
	SLP_TR_LOW();

	/* Wait typical time of timer TR1. */
	delay_us(330);
    445c:	20a5      	movs	r0, #165	; 0xa5
    445e:	0040      	lsls	r0, r0, #1
    4460:	4e04      	ldr	r6, [pc, #16]	; (4474 <PhyReset+0x2c>)
    4462:	47b0      	blx	r6
    4464:	6165      	str	r5, [r4, #20]

	RST_LOW();
	delay_us(10);
    4466:	200a      	movs	r0, #10
    4468:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    446a:	61a5      	str	r5, [r4, #24]
	RST_HIGH();
}
    446c:	bd70      	pop	{r4, r5, r6, pc}
    446e:	46c0      	nop			; (mov r8, r8)
    4470:	41004400 	.word	0x41004400
    4474:	000008dd 	.word	0x000008dd

00004478 <trx_reg_read>:

uint8_t trx_reg_read(uint8_t addr)
{
    4478:	b570      	push	{r4, r5, r6, lr}
    447a:	b082      	sub	sp, #8
    447c:	0005      	movs	r5, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    447e:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    4482:	425a      	negs	r2, r3
    4484:	4153      	adcs	r3, r2
    4486:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    4488:	b672      	cpsid	i
    448a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    448e:	2200      	movs	r2, #0
    4490:	4b33      	ldr	r3, [pc, #204]	; (4560 <trx_reg_read+0xe8>)
    4492:	701a      	strb	r2, [r3, #0]
	return flags;
    4494:	9c01      	ldr	r4, [sp, #4]
	/* Prepare the command byte */
	addr |= READ_ACCESS_COMMAND;

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4496:	4e33      	ldr	r6, [pc, #204]	; (4564 <trx_reg_read+0xec>)
    4498:	3201      	adds	r2, #1
    449a:	4933      	ldr	r1, [pc, #204]	; (4568 <trx_reg_read+0xf0>)
    449c:	0030      	movs	r0, r6
    449e:	4b33      	ldr	r3, [pc, #204]	; (456c <trx_reg_read+0xf4>)
    44a0:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    44a2:	6833      	ldr	r3, [r6, #0]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    44a4:	2101      	movs	r1, #1

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    44a6:	7e1a      	ldrb	r2, [r3, #24]
    44a8:	420a      	tst	r2, r1
    44aa:	d0fc      	beq.n	44a6 <trx_reg_read+0x2e>
    44ac:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    44ae:	07d2      	lsls	r2, r2, #31
    44b0:	d502      	bpl.n	44b8 <trx_reg_read+0x40>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    44b2:	2280      	movs	r2, #128	; 0x80
    44b4:	4315      	orrs	r5, r2
    44b6:	629d      	str	r5, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    44b8:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    44ba:	7e1a      	ldrb	r2, [r3, #24]
    44bc:	420a      	tst	r2, r1
    44be:	d0fc      	beq.n	44ba <trx_reg_read+0x42>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    44c0:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    44c2:	7e1a      	ldrb	r2, [r3, #24]
    44c4:	420a      	tst	r2, r1
    44c6:	d0fc      	beq.n	44c2 <trx_reg_read+0x4a>
    44c8:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    44ca:	0752      	lsls	r2, r2, #29
    44cc:	d512      	bpl.n	44f4 <trx_reg_read+0x7c>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    44ce:	8b5a      	ldrh	r2, [r3, #26]
    44d0:	0752      	lsls	r2, r2, #29
    44d2:	d501      	bpl.n	44d8 <trx_reg_read+0x60>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    44d4:	2204      	movs	r2, #4
    44d6:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    44d8:	4a22      	ldr	r2, [pc, #136]	; (4564 <trx_reg_read+0xec>)
    44da:	7992      	ldrb	r2, [r2, #6]
    44dc:	2a01      	cmp	r2, #1
    44de:	d105      	bne.n	44ec <trx_reg_read+0x74>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    44e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    44e2:	05d2      	lsls	r2, r2, #23
    44e4:	0dd2      	lsrs	r2, r2, #23
    44e6:	4922      	ldr	r1, [pc, #136]	; (4570 <trx_reg_read+0xf8>)
    44e8:	800a      	strh	r2, [r1, #0]
    44ea:	e003      	b.n	44f4 <trx_reg_read+0x7c>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    44ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    44ee:	b2d2      	uxtb	r2, r2
    44f0:	491f      	ldr	r1, [pc, #124]	; (4570 <trx_reg_read+0xf8>)
    44f2:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	while (!spi_is_ready_to_write(&master)) {
    44f4:	2101      	movs	r1, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    44f6:	7e1a      	ldrb	r2, [r3, #24]
    44f8:	420a      	tst	r2, r1
    44fa:	d0fc      	beq.n	44f6 <trx_reg_read+0x7e>
    44fc:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    44fe:	07d2      	lsls	r2, r2, #31
    4500:	d501      	bpl.n	4506 <trx_reg_read+0x8e>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4502:	2200      	movs	r2, #0
    4504:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    4506:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4508:	7e1a      	ldrb	r2, [r3, #24]
    450a:	420a      	tst	r2, r1
    450c:	d0fc      	beq.n	4508 <trx_reg_read+0x90>
	}
	while (!spi_is_ready_to_read(&master)) {
    450e:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4510:	7e1a      	ldrb	r2, [r3, #24]
    4512:	420a      	tst	r2, r1
    4514:	d0fc      	beq.n	4510 <trx_reg_read+0x98>
    4516:	7e1a      	ldrb	r2, [r3, #24]
}

uint8_t trx_reg_read(uint8_t addr)
{
#if SAMD || SAMR21 || SAML21
	uint16_t register_value = 0;
    4518:	2500      	movs	r5, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    451a:	0752      	lsls	r2, r2, #29
    451c:	d50e      	bpl.n	453c <trx_reg_read+0xc4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    451e:	8b5a      	ldrh	r2, [r3, #26]
    4520:	0752      	lsls	r2, r2, #29
    4522:	d501      	bpl.n	4528 <trx_reg_read+0xb0>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4524:	2204      	movs	r2, #4
    4526:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4528:	4a0e      	ldr	r2, [pc, #56]	; (4564 <trx_reg_read+0xec>)
    452a:	7992      	ldrb	r2, [r2, #6]
    452c:	2a01      	cmp	r2, #1
    452e:	d103      	bne.n	4538 <trx_reg_read+0xc0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4530:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    4532:	05ed      	lsls	r5, r5, #23
    4534:	0ded      	lsrs	r5, r5, #23
    4536:	e001      	b.n	453c <trx_reg_read+0xc4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4538:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    453a:	b2ed      	uxtb	r5, r5
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &register_value);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    453c:	2200      	movs	r2, #0
    453e:	490a      	ldr	r1, [pc, #40]	; (4568 <trx_reg_read+0xf0>)
    4540:	4808      	ldr	r0, [pc, #32]	; (4564 <trx_reg_read+0xec>)
    4542:	4b0a      	ldr	r3, [pc, #40]	; (456c <trx_reg_read+0xf4>)
    4544:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    4546:	23ff      	movs	r3, #255	; 0xff
    4548:	4223      	tst	r3, r4
    454a:	d005      	beq.n	4558 <trx_reg_read+0xe0>
		cpu_irq_enable();
    454c:	2201      	movs	r2, #1
    454e:	4b04      	ldr	r3, [pc, #16]	; (4560 <trx_reg_read+0xe8>)
    4550:	701a      	strb	r2, [r3, #0]
    4552:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    4556:	b662      	cpsie	i

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();

	return register_value;
    4558:	b2e8      	uxtb	r0, r5
}
    455a:	b002      	add	sp, #8
    455c:	bd70      	pop	{r4, r5, r6, pc}
    455e:	46c0      	nop			; (mov r8, r8)
    4560:	20000008 	.word	0x20000008
    4564:	2000222c 	.word	0x2000222c
    4568:	200021f0 	.word	0x200021f0
    456c:	000013c5 	.word	0x000013c5
    4570:	200021e8 	.word	0x200021e8

00004574 <trx_reg_write>:

void trx_reg_write(uint8_t addr, uint8_t data)
{
    4574:	b5f0      	push	{r4, r5, r6, r7, lr}
    4576:	b083      	sub	sp, #12
    4578:	0006      	movs	r6, r0
    457a:	000c      	movs	r4, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    457c:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    4580:	425a      	negs	r2, r3
    4582:	4153      	adcs	r3, r2
    4584:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    4586:	b672      	cpsid	i
    4588:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    458c:	2200      	movs	r2, #0
    458e:	4b34      	ldr	r3, [pc, #208]	; (4660 <trx_reg_write+0xec>)
    4590:	701a      	strb	r2, [r3, #0]
	return flags;
    4592:	9d01      	ldr	r5, [sp, #4]
	/* Prepare the command byte */
	addr |= WRITE_ACCESS_COMMAND;

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4594:	4f33      	ldr	r7, [pc, #204]	; (4664 <trx_reg_write+0xf0>)
    4596:	3201      	adds	r2, #1
    4598:	4933      	ldr	r1, [pc, #204]	; (4668 <trx_reg_write+0xf4>)
    459a:	0038      	movs	r0, r7
    459c:	4b33      	ldr	r3, [pc, #204]	; (466c <trx_reg_write+0xf8>)
    459e:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    45a0:	683b      	ldr	r3, [r7, #0]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    45a2:	2101      	movs	r1, #1

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    45a4:	7e1a      	ldrb	r2, [r3, #24]
    45a6:	420a      	tst	r2, r1
    45a8:	d0fc      	beq.n	45a4 <trx_reg_write+0x30>
    45aa:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    45ac:	07d2      	lsls	r2, r2, #31
    45ae:	d502      	bpl.n	45b6 <trx_reg_write+0x42>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    45b0:	22c0      	movs	r2, #192	; 0xc0
    45b2:	4316      	orrs	r6, r2
    45b4:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    45b6:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    45b8:	7e1a      	ldrb	r2, [r3, #24]
    45ba:	420a      	tst	r2, r1
    45bc:	d0fc      	beq.n	45b8 <trx_reg_write+0x44>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    45be:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    45c0:	7e1a      	ldrb	r2, [r3, #24]
    45c2:	420a      	tst	r2, r1
    45c4:	d0fc      	beq.n	45c0 <trx_reg_write+0x4c>
    45c6:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    45c8:	0752      	lsls	r2, r2, #29
    45ca:	d512      	bpl.n	45f2 <trx_reg_write+0x7e>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    45cc:	8b5a      	ldrh	r2, [r3, #26]
    45ce:	0752      	lsls	r2, r2, #29
    45d0:	d501      	bpl.n	45d6 <trx_reg_write+0x62>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    45d2:	2204      	movs	r2, #4
    45d4:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    45d6:	4a23      	ldr	r2, [pc, #140]	; (4664 <trx_reg_write+0xf0>)
    45d8:	7992      	ldrb	r2, [r2, #6]
    45da:	2a01      	cmp	r2, #1
    45dc:	d105      	bne.n	45ea <trx_reg_write+0x76>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    45de:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    45e0:	05d2      	lsls	r2, r2, #23
    45e2:	0dd2      	lsrs	r2, r2, #23
    45e4:	4922      	ldr	r1, [pc, #136]	; (4670 <trx_reg_write+0xfc>)
    45e6:	800a      	strh	r2, [r1, #0]
    45e8:	e003      	b.n	45f2 <trx_reg_write+0x7e>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    45ea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    45ec:	b2d2      	uxtb	r2, r2
    45ee:	4920      	ldr	r1, [pc, #128]	; (4670 <trx_reg_write+0xfc>)
    45f0:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Write the byte in the transceiver data register */
	while (!spi_is_ready_to_write(&master)) {
    45f2:	2101      	movs	r1, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    45f4:	7e1a      	ldrb	r2, [r3, #24]
    45f6:	420a      	tst	r2, r1
    45f8:	d0fc      	beq.n	45f4 <trx_reg_write+0x80>
    45fa:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    45fc:	07d2      	lsls	r2, r2, #31
    45fe:	d500      	bpl.n	4602 <trx_reg_write+0x8e>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4600:	629c      	str	r4, [r3, #40]	; 0x28
	}
	spi_write(&master, data);
	while (!spi_is_write_complete(&master)) {
    4602:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4604:	7e1a      	ldrb	r2, [r3, #24]
    4606:	420a      	tst	r2, r1
    4608:	d0fc      	beq.n	4604 <trx_reg_write+0x90>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    460a:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    460c:	7e1a      	ldrb	r2, [r3, #24]
    460e:	420a      	tst	r2, r1
    4610:	d0fc      	beq.n	460c <trx_reg_write+0x98>
    4612:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4614:	0752      	lsls	r2, r2, #29
    4616:	d512      	bpl.n	463e <trx_reg_write+0xca>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4618:	8b5a      	ldrh	r2, [r3, #26]
    461a:	0752      	lsls	r2, r2, #29
    461c:	d501      	bpl.n	4622 <trx_reg_write+0xae>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    461e:	2204      	movs	r2, #4
    4620:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4622:	4a10      	ldr	r2, [pc, #64]	; (4664 <trx_reg_write+0xf0>)
    4624:	7992      	ldrb	r2, [r2, #6]
    4626:	2a01      	cmp	r2, #1
    4628:	d105      	bne.n	4636 <trx_reg_write+0xc2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    462a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    462c:	05db      	lsls	r3, r3, #23
    462e:	0ddb      	lsrs	r3, r3, #23
    4630:	4a0f      	ldr	r2, [pc, #60]	; (4670 <trx_reg_write+0xfc>)
    4632:	8013      	strh	r3, [r2, #0]
    4634:	e003      	b.n	463e <trx_reg_write+0xca>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4636:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4638:	b2db      	uxtb	r3, r3
    463a:	4a0d      	ldr	r2, [pc, #52]	; (4670 <trx_reg_write+0xfc>)
    463c:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    463e:	2200      	movs	r2, #0
    4640:	4909      	ldr	r1, [pc, #36]	; (4668 <trx_reg_write+0xf4>)
    4642:	4808      	ldr	r0, [pc, #32]	; (4664 <trx_reg_write+0xf0>)
    4644:	4b09      	ldr	r3, [pc, #36]	; (466c <trx_reg_write+0xf8>)
    4646:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    4648:	23ff      	movs	r3, #255	; 0xff
    464a:	422b      	tst	r3, r5
    464c:	d005      	beq.n	465a <trx_reg_write+0xe6>
		cpu_irq_enable();
    464e:	2201      	movs	r2, #1
    4650:	4b03      	ldr	r3, [pc, #12]	; (4660 <trx_reg_write+0xec>)
    4652:	701a      	strb	r2, [r3, #0]
    4654:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    4658:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    465a:	b003      	add	sp, #12
    465c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    465e:	46c0      	nop			; (mov r8, r8)
    4660:	20000008 	.word	0x20000008
    4664:	2000222c 	.word	0x2000222c
    4668:	200021f0 	.word	0x200021f0
    466c:	000013c5 	.word	0x000013c5
    4670:	200021e8 	.word	0x200021e8

00004674 <trx_frame_read>:
	new_value |= current_reg_value;
	trx_reg_write(reg_addr, new_value);
}

void trx_frame_read(uint8_t *data, uint8_t length)
{
    4674:	b5f0      	push	{r4, r5, r6, r7, lr}
    4676:	4657      	mov	r7, sl
    4678:	464e      	mov	r6, r9
    467a:	4645      	mov	r5, r8
    467c:	b4e0      	push	{r5, r6, r7}
    467e:	b082      	sub	sp, #8
    4680:	0005      	movs	r5, r0
    4682:	000c      	movs	r4, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4684:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    4688:	425a      	negs	r2, r3
    468a:	4153      	adcs	r3, r2
    468c:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    468e:	b672      	cpsid	i
    4690:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4694:	2200      	movs	r2, #0
    4696:	4b3e      	ldr	r3, [pc, #248]	; (4790 <trx_frame_read+0x11c>)
    4698:	701a      	strb	r2, [r3, #0]
	return flags;
    469a:	9b01      	ldr	r3, [sp, #4]
    469c:	4698      	mov	r8, r3
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    469e:	4f3d      	ldr	r7, [pc, #244]	; (4794 <trx_frame_read+0x120>)
    46a0:	3201      	adds	r2, #1
    46a2:	493d      	ldr	r1, [pc, #244]	; (4798 <trx_frame_read+0x124>)
    46a4:	0038      	movs	r0, r7
    46a6:	4b3d      	ldr	r3, [pc, #244]	; (479c <trx_frame_read+0x128>)
    46a8:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    46aa:	683b      	ldr	r3, [r7, #0]

	temp = TRX_CMD_FR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    46ac:	2101      	movs	r1, #1

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    46ae:	7e1a      	ldrb	r2, [r3, #24]
    46b0:	420a      	tst	r2, r1
    46b2:	d0fc      	beq.n	46ae <trx_frame_read+0x3a>
    46b4:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    46b6:	07d2      	lsls	r2, r2, #31
    46b8:	d501      	bpl.n	46be <trx_frame_read+0x4a>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    46ba:	2220      	movs	r2, #32
    46bc:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    46be:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    46c0:	7e1a      	ldrb	r2, [r3, #24]
    46c2:	420a      	tst	r2, r1
    46c4:	d0fc      	beq.n	46c0 <trx_frame_read+0x4c>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    46c6:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    46c8:	7e1a      	ldrb	r2, [r3, #24]
    46ca:	420a      	tst	r2, r1
    46cc:	d0fc      	beq.n	46c8 <trx_frame_read+0x54>
    46ce:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    46d0:	0752      	lsls	r2, r2, #29
    46d2:	d512      	bpl.n	46fa <trx_frame_read+0x86>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    46d4:	8b5a      	ldrh	r2, [r3, #26]
    46d6:	0752      	lsls	r2, r2, #29
    46d8:	d501      	bpl.n	46de <trx_frame_read+0x6a>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    46da:	2204      	movs	r2, #4
    46dc:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    46de:	4a2d      	ldr	r2, [pc, #180]	; (4794 <trx_frame_read+0x120>)
    46e0:	7992      	ldrb	r2, [r2, #6]
    46e2:	2a01      	cmp	r2, #1
    46e4:	d105      	bne.n	46f2 <trx_frame_read+0x7e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    46e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    46e8:	05db      	lsls	r3, r3, #23
    46ea:	0ddb      	lsrs	r3, r3, #23
    46ec:	4a2c      	ldr	r2, [pc, #176]	; (47a0 <trx_frame_read+0x12c>)
    46ee:	8013      	strh	r3, [r2, #0]
    46f0:	e003      	b.n	46fa <trx_frame_read+0x86>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    46f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    46f4:	b2db      	uxtb	r3, r3
    46f6:	4a2a      	ldr	r2, [pc, #168]	; (47a0 <trx_frame_read+0x12c>)
    46f8:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	while (length--) {
    46fa:	1e63      	subs	r3, r4, #1
    46fc:	b2db      	uxtb	r3, r3
    46fe:	2c00      	cmp	r4, #0
    4700:	d030      	beq.n	4764 <trx_frame_read+0xf0>
    4702:	3301      	adds	r3, #1
    4704:	469c      	mov	ip, r3
    4706:	44ac      	add	ip, r5
    4708:	2720      	movs	r7, #32
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    470a:	4e22      	ldr	r6, [pc, #136]	; (4794 <trx_frame_read+0x120>)
		while (!spi_is_ready_to_write(&master)) {
    470c:	2001      	movs	r0, #1
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    470e:	2300      	movs	r3, #0
    4710:	469a      	mov	sl, r3
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    4712:	2402      	movs	r4, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4714:	2104      	movs	r1, #4
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4716:	46b1      	mov	r9, r6
    4718:	e022      	b.n	4760 <trx_frame_read+0xec>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    471a:	7e1a      	ldrb	r2, [r3, #24]
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);

	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    471c:	4202      	tst	r2, r0
    471e:	d0fc      	beq.n	471a <trx_frame_read+0xa6>
    4720:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4722:	4202      	tst	r2, r0
    4724:	d001      	beq.n	472a <trx_frame_read+0xb6>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4726:	4652      	mov	r2, sl
    4728:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    472a:	7e1a      	ldrb	r2, [r3, #24]
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    472c:	4222      	tst	r2, r4
    472e:	d0fc      	beq.n	472a <trx_frame_read+0xb6>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4730:	7e1a      	ldrb	r2, [r3, #24]
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4732:	420a      	tst	r2, r1
    4734:	d0fc      	beq.n	4730 <trx_frame_read+0xbc>
    4736:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4738:	420a      	tst	r2, r1
    473a:	d00d      	beq.n	4758 <trx_frame_read+0xe4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    473c:	8b5a      	ldrh	r2, [r3, #26]
    473e:	420a      	tst	r2, r1
    4740:	d000      	beq.n	4744 <trx_frame_read+0xd0>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4742:	8359      	strh	r1, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4744:	464a      	mov	r2, r9
    4746:	7992      	ldrb	r2, [r2, #6]
    4748:	2a01      	cmp	r2, #1
    474a:	d103      	bne.n	4754 <trx_frame_read+0xe0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    474c:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    474e:	05ff      	lsls	r7, r7, #23
    4750:	0dff      	lsrs	r7, r7, #23
    4752:	e001      	b.n	4758 <trx_frame_read+0xe4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4754:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    4756:	b2ff      	uxtb	r7, r7
		}
		spi_read(&master, &temp);
		*data = temp;
    4758:	702f      	strb	r7, [r5, #0]
		data++;
    475a:	3501      	adds	r5, #1
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);

	while (length--) {
    475c:	45ac      	cmp	ip, r5
    475e:	d001      	beq.n	4764 <trx_frame_read+0xf0>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4760:	6833      	ldr	r3, [r6, #0]
    4762:	e7da      	b.n	471a <trx_frame_read+0xa6>
		*data = temp;
		data++;
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4764:	2200      	movs	r2, #0
    4766:	490c      	ldr	r1, [pc, #48]	; (4798 <trx_frame_read+0x124>)
    4768:	480a      	ldr	r0, [pc, #40]	; (4794 <trx_frame_read+0x120>)
    476a:	4b0c      	ldr	r3, [pc, #48]	; (479c <trx_frame_read+0x128>)
    476c:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    476e:	23ff      	movs	r3, #255	; 0xff
    4770:	4642      	mov	r2, r8
    4772:	4213      	tst	r3, r2
    4774:	d005      	beq.n	4782 <trx_frame_read+0x10e>
		cpu_irq_enable();
    4776:	2201      	movs	r2, #1
    4778:	4b05      	ldr	r3, [pc, #20]	; (4790 <trx_frame_read+0x11c>)
    477a:	701a      	strb	r2, [r3, #0]
    477c:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    4780:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    4782:	b002      	add	sp, #8
    4784:	bc1c      	pop	{r2, r3, r4}
    4786:	4690      	mov	r8, r2
    4788:	4699      	mov	r9, r3
    478a:	46a2      	mov	sl, r4
    478c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    478e:	46c0      	nop			; (mov r8, r8)
    4790:	20000008 	.word	0x20000008
    4794:	2000222c 	.word	0x2000222c
    4798:	200021f0 	.word	0x200021f0
    479c:	000013c5 	.word	0x000013c5
    47a0:	200021e8 	.word	0x200021e8

000047a4 <trx_frame_write>:

void trx_frame_write(uint8_t *data, uint8_t length)
{
    47a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    47a6:	4647      	mov	r7, r8
    47a8:	b480      	push	{r7}
    47aa:	b082      	sub	sp, #8
    47ac:	0004      	movs	r4, r0
    47ae:	000d      	movs	r5, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    47b0:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    47b4:	425a      	negs	r2, r3
    47b6:	4153      	adcs	r3, r2
    47b8:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    47ba:	b672      	cpsid	i
    47bc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    47c0:	2200      	movs	r2, #0
    47c2:	4b3a      	ldr	r3, [pc, #232]	; (48ac <trx_frame_write+0x108>)
    47c4:	701a      	strb	r2, [r3, #0]
	return flags;
    47c6:	9b01      	ldr	r3, [sp, #4]
    47c8:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    47ca:	4f39      	ldr	r7, [pc, #228]	; (48b0 <trx_frame_write+0x10c>)
    47cc:	3201      	adds	r2, #1
    47ce:	4939      	ldr	r1, [pc, #228]	; (48b4 <trx_frame_write+0x110>)
    47d0:	0038      	movs	r0, r7
    47d2:	4b39      	ldr	r3, [pc, #228]	; (48b8 <trx_frame_write+0x114>)
    47d4:	4798      	blx	r3
    47d6:	683b      	ldr	r3, [r7, #0]

	temp = TRX_CMD_FW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    47d8:	2101      	movs	r1, #1

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    47da:	7e1a      	ldrb	r2, [r3, #24]
    47dc:	420a      	tst	r2, r1
    47de:	d0fc      	beq.n	47da <trx_frame_write+0x36>
    47e0:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    47e2:	07d2      	lsls	r2, r2, #31
    47e4:	d501      	bpl.n	47ea <trx_frame_write+0x46>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    47e6:	2260      	movs	r2, #96	; 0x60
    47e8:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    47ea:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    47ec:	7e1a      	ldrb	r2, [r3, #24]
    47ee:	420a      	tst	r2, r1
    47f0:	d0fc      	beq.n	47ec <trx_frame_write+0x48>
	} 
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    47f2:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    47f4:	7e1a      	ldrb	r2, [r3, #24]
    47f6:	420a      	tst	r2, r1
    47f8:	d0fc      	beq.n	47f4 <trx_frame_write+0x50>
    47fa:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    47fc:	0752      	lsls	r2, r2, #29
    47fe:	d512      	bpl.n	4826 <trx_frame_write+0x82>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4800:	8b5a      	ldrh	r2, [r3, #26]
    4802:	0752      	lsls	r2, r2, #29
    4804:	d501      	bpl.n	480a <trx_frame_write+0x66>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4806:	2204      	movs	r2, #4
    4808:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    480a:	4a29      	ldr	r2, [pc, #164]	; (48b0 <trx_frame_write+0x10c>)
    480c:	7992      	ldrb	r2, [r2, #6]
    480e:	2a01      	cmp	r2, #1
    4810:	d105      	bne.n	481e <trx_frame_write+0x7a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4812:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4814:	05d2      	lsls	r2, r2, #23
    4816:	0dd2      	lsrs	r2, r2, #23
    4818:	4928      	ldr	r1, [pc, #160]	; (48bc <trx_frame_write+0x118>)
    481a:	800a      	strh	r2, [r1, #0]
    481c:	e003      	b.n	4826 <trx_frame_write+0x82>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    481e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4820:	b2d2      	uxtb	r2, r2
    4822:	4926      	ldr	r1, [pc, #152]	; (48bc <trx_frame_write+0x118>)
    4824:	800a      	strh	r2, [r1, #0]
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4826:	4a22      	ldr	r2, [pc, #136]	; (48b0 <trx_frame_write+0x10c>)
    4828:	7992      	ldrb	r2, [r2, #6]
    482a:	4694      	mov	ip, r2
    482c:	0021      	movs	r1, r4
	}
	spi_read(&master, &dummy_read);
	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    482e:	2701      	movs	r7, #1
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    4830:	2002      	movs	r0, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4832:	2404      	movs	r4, #4
    4834:	e022      	b.n	487c <trx_frame_write+0xd8>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4836:	7e1a      	ldrb	r2, [r3, #24]
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);
	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    4838:	423a      	tst	r2, r7
    483a:	d0fc      	beq.n	4836 <trx_frame_write+0x92>
    483c:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    483e:	423a      	tst	r2, r7
    4840:	d001      	beq.n	4846 <trx_frame_write+0xa2>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4842:	780a      	ldrb	r2, [r1, #0]
    4844:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4846:	7e1a      	ldrb	r2, [r3, #24]
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    4848:	4202      	tst	r2, r0
    484a:	d0fc      	beq.n	4846 <trx_frame_write+0xa2>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    484c:	7e1a      	ldrb	r2, [r3, #24]
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    484e:	4222      	tst	r2, r4
    4850:	d0fc      	beq.n	484c <trx_frame_write+0xa8>
    4852:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4854:	4222      	tst	r2, r4
    4856:	d010      	beq.n	487a <trx_frame_write+0xd6>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4858:	8b5a      	ldrh	r2, [r3, #26]
    485a:	4222      	tst	r2, r4
    485c:	d000      	beq.n	4860 <trx_frame_write+0xbc>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    485e:	835c      	strh	r4, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4860:	4662      	mov	r2, ip
    4862:	2a01      	cmp	r2, #1
    4864:	d105      	bne.n	4872 <trx_frame_write+0xce>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4866:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4868:	05d2      	lsls	r2, r2, #23
    486a:	0dd2      	lsrs	r2, r2, #23
    486c:	4e13      	ldr	r6, [pc, #76]	; (48bc <trx_frame_write+0x118>)
    486e:	8032      	strh	r2, [r6, #0]
    4870:	e003      	b.n	487a <trx_frame_write+0xd6>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4872:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4874:	b2d2      	uxtb	r2, r2
    4876:	4e11      	ldr	r6, [pc, #68]	; (48bc <trx_frame_write+0x118>)
    4878:	8032      	strh	r2, [r6, #0]
    487a:	3101      	adds	r1, #1
	} 
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);
	while (length--) {
    487c:	3d01      	subs	r5, #1
    487e:	b2ed      	uxtb	r5, r5
    4880:	2dff      	cmp	r5, #255	; 0xff
    4882:	d1d8      	bne.n	4836 <trx_frame_write+0x92>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4884:	2200      	movs	r2, #0
    4886:	490b      	ldr	r1, [pc, #44]	; (48b4 <trx_frame_write+0x110>)
    4888:	4809      	ldr	r0, [pc, #36]	; (48b0 <trx_frame_write+0x10c>)
    488a:	4b0b      	ldr	r3, [pc, #44]	; (48b8 <trx_frame_write+0x114>)
    488c:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    488e:	23ff      	movs	r3, #255	; 0xff
    4890:	4642      	mov	r2, r8
    4892:	4213      	tst	r3, r2
    4894:	d005      	beq.n	48a2 <trx_frame_write+0xfe>
		cpu_irq_enable();
    4896:	2201      	movs	r2, #1
    4898:	4b04      	ldr	r3, [pc, #16]	; (48ac <trx_frame_write+0x108>)
    489a:	701a      	strb	r2, [r3, #0]
    489c:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    48a0:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    48a2:	b002      	add	sp, #8
    48a4:	bc04      	pop	{r2}
    48a6:	4690      	mov	r8, r2
    48a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    48aa:	46c0      	nop			; (mov r8, r8)
    48ac:	20000008 	.word	0x20000008
    48b0:	2000222c 	.word	0x2000222c
    48b4:	200021f0 	.word	0x200021f0
    48b8:	000013c5 	.word	0x000013c5
    48bc:	200021e8 	.word	0x200021e8

000048c0 <trx_sram_write>:
 * @param addr Start address in the SRAM for the write operation
 * @param data Pointer to the data to be written into SRAM
 * @param length Number of bytes to be written into SRAM
 */
void trx_sram_write(uint8_t addr, uint8_t *data, uint8_t length)
{
    48c0:	b5f0      	push	{r4, r5, r6, r7, lr}
    48c2:	4647      	mov	r7, r8
    48c4:	b480      	push	{r7}
    48c6:	b082      	sub	sp, #8
    48c8:	0006      	movs	r6, r0
    48ca:	000d      	movs	r5, r1
    48cc:	0014      	movs	r4, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    48ce:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    48d2:	425a      	negs	r2, r3
    48d4:	4153      	adcs	r3, r2
    48d6:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    48d8:	b672      	cpsid	i
    48da:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    48de:	2200      	movs	r2, #0
    48e0:	4b4c      	ldr	r3, [pc, #304]	; (4a14 <trx_sram_write+0x154>)
    48e2:	701a      	strb	r2, [r3, #0]
	return flags;
    48e4:	9b01      	ldr	r3, [sp, #4]
    48e6:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    48e8:	4f4b      	ldr	r7, [pc, #300]	; (4a18 <trx_sram_write+0x158>)
    48ea:	3201      	adds	r2, #1
    48ec:	494b      	ldr	r1, [pc, #300]	; (4a1c <trx_sram_write+0x15c>)
    48ee:	0038      	movs	r0, r7
    48f0:	4b4b      	ldr	r3, [pc, #300]	; (4a20 <trx_sram_write+0x160>)
    48f2:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    48f4:	683b      	ldr	r3, [r7, #0]

	/* Send the command byte */
	temp = TRX_CMD_SW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    48f6:	2101      	movs	r1, #1

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    48f8:	7e1a      	ldrb	r2, [r3, #24]
    48fa:	420a      	tst	r2, r1
    48fc:	d0fc      	beq.n	48f8 <trx_sram_write+0x38>
    48fe:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4900:	07d2      	lsls	r2, r2, #31
    4902:	d501      	bpl.n	4908 <trx_sram_write+0x48>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4904:	2240      	movs	r2, #64	; 0x40
    4906:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    4908:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    490a:	7e1a      	ldrb	r2, [r3, #24]
    490c:	420a      	tst	r2, r1
    490e:	d0fc      	beq.n	490a <trx_sram_write+0x4a>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4910:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4912:	7e1a      	ldrb	r2, [r3, #24]
    4914:	420a      	tst	r2, r1
    4916:	d0fc      	beq.n	4912 <trx_sram_write+0x52>
    4918:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    491a:	0752      	lsls	r2, r2, #29
    491c:	d512      	bpl.n	4944 <trx_sram_write+0x84>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    491e:	8b5a      	ldrh	r2, [r3, #26]
    4920:	0752      	lsls	r2, r2, #29
    4922:	d501      	bpl.n	4928 <trx_sram_write+0x68>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4924:	2204      	movs	r2, #4
    4926:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4928:	4a3b      	ldr	r2, [pc, #236]	; (4a18 <trx_sram_write+0x158>)
    492a:	7992      	ldrb	r2, [r2, #6]
    492c:	2a01      	cmp	r2, #1
    492e:	d105      	bne.n	493c <trx_sram_write+0x7c>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4930:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4932:	05d2      	lsls	r2, r2, #23
    4934:	0dd2      	lsrs	r2, r2, #23
    4936:	493b      	ldr	r1, [pc, #236]	; (4a24 <trx_sram_write+0x164>)
    4938:	800a      	strh	r2, [r1, #0]
    493a:	e003      	b.n	4944 <trx_sram_write+0x84>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    493c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    493e:	b2d2      	uxtb	r2, r2
    4940:	4938      	ldr	r1, [pc, #224]	; (4a24 <trx_sram_write+0x164>)
    4942:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Send the address from which the write operation should start */
	while (!spi_is_ready_to_write(&master)) {
    4944:	2101      	movs	r1, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4946:	7e1a      	ldrb	r2, [r3, #24]
    4948:	420a      	tst	r2, r1
    494a:	d0fc      	beq.n	4946 <trx_sram_write+0x86>
    494c:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    494e:	07d2      	lsls	r2, r2, #31
    4950:	d500      	bpl.n	4954 <trx_sram_write+0x94>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4952:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    4954:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4956:	7e1a      	ldrb	r2, [r3, #24]
    4958:	420a      	tst	r2, r1
    495a:	d0fc      	beq.n	4956 <trx_sram_write+0x96>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    495c:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    495e:	7e1a      	ldrb	r2, [r3, #24]
    4960:	420a      	tst	r2, r1
    4962:	d0fc      	beq.n	495e <trx_sram_write+0x9e>
    4964:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4966:	0752      	lsls	r2, r2, #29
    4968:	d512      	bpl.n	4990 <trx_sram_write+0xd0>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    496a:	8b5a      	ldrh	r2, [r3, #26]
    496c:	0752      	lsls	r2, r2, #29
    496e:	d501      	bpl.n	4974 <trx_sram_write+0xb4>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4970:	2204      	movs	r2, #4
    4972:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4974:	4a28      	ldr	r2, [pc, #160]	; (4a18 <trx_sram_write+0x158>)
    4976:	7992      	ldrb	r2, [r2, #6]
    4978:	2a01      	cmp	r2, #1
    497a:	d105      	bne.n	4988 <trx_sram_write+0xc8>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    497c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    497e:	05d2      	lsls	r2, r2, #23
    4980:	0dd2      	lsrs	r2, r2, #23
    4982:	4928      	ldr	r1, [pc, #160]	; (4a24 <trx_sram_write+0x164>)
    4984:	800a      	strh	r2, [r1, #0]
    4986:	e003      	b.n	4990 <trx_sram_write+0xd0>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4988:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    498a:	b2d2      	uxtb	r2, r2
    498c:	4925      	ldr	r1, [pc, #148]	; (4a24 <trx_sram_write+0x164>)
    498e:	800a      	strh	r2, [r1, #0]
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4990:	4a21      	ldr	r2, [pc, #132]	; (4a18 <trx_sram_write+0x158>)
    4992:	7992      	ldrb	r2, [r2, #6]
    4994:	4694      	mov	ip, r2
    4996:	0028      	movs	r0, r5
	}
	spi_read(&master, &dummy_read);

	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    4998:	2601      	movs	r6, #1
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    499a:	2502      	movs	r5, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    499c:	2104      	movs	r1, #4
    499e:	e022      	b.n	49e6 <trx_sram_write+0x126>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    49a0:	7e1a      	ldrb	r2, [r3, #24]
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);

	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    49a2:	4232      	tst	r2, r6
    49a4:	d0fc      	beq.n	49a0 <trx_sram_write+0xe0>
    49a6:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    49a8:	4232      	tst	r2, r6
    49aa:	d001      	beq.n	49b0 <trx_sram_write+0xf0>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    49ac:	7802      	ldrb	r2, [r0, #0]
    49ae:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    49b0:	7e1a      	ldrb	r2, [r3, #24]
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    49b2:	422a      	tst	r2, r5
    49b4:	d0fc      	beq.n	49b0 <trx_sram_write+0xf0>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    49b6:	7e1a      	ldrb	r2, [r3, #24]
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    49b8:	420a      	tst	r2, r1
    49ba:	d0fc      	beq.n	49b6 <trx_sram_write+0xf6>
    49bc:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    49be:	420a      	tst	r2, r1
    49c0:	d010      	beq.n	49e4 <trx_sram_write+0x124>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    49c2:	8b5a      	ldrh	r2, [r3, #26]
    49c4:	420a      	tst	r2, r1
    49c6:	d000      	beq.n	49ca <trx_sram_write+0x10a>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    49c8:	8359      	strh	r1, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    49ca:	4662      	mov	r2, ip
    49cc:	2a01      	cmp	r2, #1
    49ce:	d105      	bne.n	49dc <trx_sram_write+0x11c>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    49d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    49d2:	05d2      	lsls	r2, r2, #23
    49d4:	0dd2      	lsrs	r2, r2, #23
    49d6:	4f13      	ldr	r7, [pc, #76]	; (4a24 <trx_sram_write+0x164>)
    49d8:	803a      	strh	r2, [r7, #0]
    49da:	e003      	b.n	49e4 <trx_sram_write+0x124>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    49dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    49de:	b2d2      	uxtb	r2, r2
    49e0:	4f10      	ldr	r7, [pc, #64]	; (4a24 <trx_sram_write+0x164>)
    49e2:	803a      	strh	r2, [r7, #0]
    49e4:	3001      	adds	r0, #1
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);

	while (length--) {
    49e6:	3c01      	subs	r4, #1
    49e8:	b2e4      	uxtb	r4, r4
    49ea:	2cff      	cmp	r4, #255	; 0xff
    49ec:	d1d8      	bne.n	49a0 <trx_sram_write+0xe0>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    49ee:	2200      	movs	r2, #0
    49f0:	490a      	ldr	r1, [pc, #40]	; (4a1c <trx_sram_write+0x15c>)
    49f2:	4809      	ldr	r0, [pc, #36]	; (4a18 <trx_sram_write+0x158>)
    49f4:	4b0a      	ldr	r3, [pc, #40]	; (4a20 <trx_sram_write+0x160>)
    49f6:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    49f8:	23ff      	movs	r3, #255	; 0xff
    49fa:	4642      	mov	r2, r8
    49fc:	4213      	tst	r3, r2
    49fe:	d005      	beq.n	4a0c <trx_sram_write+0x14c>
		cpu_irq_enable();
    4a00:	2201      	movs	r2, #1
    4a02:	4b04      	ldr	r3, [pc, #16]	; (4a14 <trx_sram_write+0x154>)
    4a04:	701a      	strb	r2, [r3, #0]
    4a06:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    4a0a:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    4a0c:	b002      	add	sp, #8
    4a0e:	bc04      	pop	{r2}
    4a10:	4690      	mov	r8, r2
    4a12:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4a14:	20000008 	.word	0x20000008
    4a18:	2000222c 	.word	0x2000222c
    4a1c:	200021f0 	.word	0x200021f0
    4a20:	000013c5 	.word	0x000013c5
    4a24:	200021e8 	.word	0x200021e8

00004a28 <trx_sram_read>:
 * @param[in] addr Start address in SRAM for read operation
 * @param[out] data Pointer to the location where data stored
 * @param[in] length Number of bytes to be read from SRAM
 */
void trx_sram_read(uint8_t addr, uint8_t *data, uint8_t length)
{
    4a28:	b5f0      	push	{r4, r5, r6, r7, lr}
    4a2a:	4657      	mov	r7, sl
    4a2c:	464e      	mov	r6, r9
    4a2e:	4645      	mov	r5, r8
    4a30:	b4e0      	push	{r5, r6, r7}
    4a32:	b082      	sub	sp, #8
    4a34:	0004      	movs	r4, r0
    4a36:	000d      	movs	r5, r1
    4a38:	0017      	movs	r7, r2
	delay_us(1); /* wap_rf4ce */
    4a3a:	2001      	movs	r0, #1
    4a3c:	4b56      	ldr	r3, [pc, #344]	; (4b98 <trx_sram_read+0x170>)
    4a3e:	4798      	blx	r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4a40:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    4a44:	425a      	negs	r2, r3
    4a46:	4153      	adcs	r3, r2
    4a48:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    4a4a:	b672      	cpsid	i
    4a4c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4a50:	2200      	movs	r2, #0
    4a52:	4b52      	ldr	r3, [pc, #328]	; (4b9c <trx_sram_read+0x174>)
    4a54:	701a      	strb	r2, [r3, #0]
	return flags;
    4a56:	9b01      	ldr	r3, [sp, #4]
    4a58:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();
#if SAMD || SAMR21 || SAML21
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4a5a:	4e51      	ldr	r6, [pc, #324]	; (4ba0 <trx_sram_read+0x178>)
    4a5c:	3201      	adds	r2, #1
    4a5e:	4951      	ldr	r1, [pc, #324]	; (4ba4 <trx_sram_read+0x17c>)
    4a60:	0030      	movs	r0, r6
    4a62:	4b51      	ldr	r3, [pc, #324]	; (4ba8 <trx_sram_read+0x180>)
    4a64:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4a66:	6833      	ldr	r3, [r6, #0]

	temp = TRX_CMD_SR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    4a68:	2101      	movs	r1, #1

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4a6a:	7e1a      	ldrb	r2, [r3, #24]
    4a6c:	420a      	tst	r2, r1
    4a6e:	d0fc      	beq.n	4a6a <trx_sram_read+0x42>
    4a70:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4a72:	07d2      	lsls	r2, r2, #31
    4a74:	d501      	bpl.n	4a7a <trx_sram_read+0x52>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4a76:	2200      	movs	r2, #0
    4a78:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    4a7a:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4a7c:	7e1a      	ldrb	r2, [r3, #24]
    4a7e:	420a      	tst	r2, r1
    4a80:	d0fc      	beq.n	4a7c <trx_sram_read+0x54>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4a82:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4a84:	7e1a      	ldrb	r2, [r3, #24]
    4a86:	420a      	tst	r2, r1
    4a88:	d0fc      	beq.n	4a84 <trx_sram_read+0x5c>
    4a8a:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4a8c:	0752      	lsls	r2, r2, #29
    4a8e:	d512      	bpl.n	4ab6 <trx_sram_read+0x8e>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4a90:	8b5a      	ldrh	r2, [r3, #26]
    4a92:	0752      	lsls	r2, r2, #29
    4a94:	d501      	bpl.n	4a9a <trx_sram_read+0x72>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4a96:	2204      	movs	r2, #4
    4a98:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4a9a:	4a41      	ldr	r2, [pc, #260]	; (4ba0 <trx_sram_read+0x178>)
    4a9c:	7992      	ldrb	r2, [r2, #6]
    4a9e:	2a01      	cmp	r2, #1
    4aa0:	d105      	bne.n	4aae <trx_sram_read+0x86>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4aa2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4aa4:	05d2      	lsls	r2, r2, #23
    4aa6:	0dd2      	lsrs	r2, r2, #23
    4aa8:	4940      	ldr	r1, [pc, #256]	; (4bac <trx_sram_read+0x184>)
    4aaa:	800a      	strh	r2, [r1, #0]
    4aac:	e003      	b.n	4ab6 <trx_sram_read+0x8e>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4aae:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4ab0:	b2d2      	uxtb	r2, r2
    4ab2:	493e      	ldr	r1, [pc, #248]	; (4bac <trx_sram_read+0x184>)
    4ab4:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Send the address from which the read operation should start */
	while (!spi_is_ready_to_write(&master)) {
    4ab6:	2101      	movs	r1, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4ab8:	7e1a      	ldrb	r2, [r3, #24]
    4aba:	420a      	tst	r2, r1
    4abc:	d0fc      	beq.n	4ab8 <trx_sram_read+0x90>
    4abe:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4ac0:	07d2      	lsls	r2, r2, #31
    4ac2:	d500      	bpl.n	4ac6 <trx_sram_read+0x9e>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4ac4:	629c      	str	r4, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    4ac6:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4ac8:	7e1a      	ldrb	r2, [r3, #24]
    4aca:	420a      	tst	r2, r1
    4acc:	d0fc      	beq.n	4ac8 <trx_sram_read+0xa0>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4ace:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4ad0:	7e1a      	ldrb	r2, [r3, #24]
    4ad2:	420a      	tst	r2, r1
    4ad4:	d0fc      	beq.n	4ad0 <trx_sram_read+0xa8>
    4ad6:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4ad8:	0752      	lsls	r2, r2, #29
    4ada:	d512      	bpl.n	4b02 <trx_sram_read+0xda>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4adc:	8b5a      	ldrh	r2, [r3, #26]
    4ade:	0752      	lsls	r2, r2, #29
    4ae0:	d501      	bpl.n	4ae6 <trx_sram_read+0xbe>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4ae2:	2204      	movs	r2, #4
    4ae4:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4ae6:	4a2e      	ldr	r2, [pc, #184]	; (4ba0 <trx_sram_read+0x178>)
    4ae8:	7992      	ldrb	r2, [r2, #6]
    4aea:	2a01      	cmp	r2, #1
    4aec:	d105      	bne.n	4afa <trx_sram_read+0xd2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4aee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4af0:	05db      	lsls	r3, r3, #23
    4af2:	0ddb      	lsrs	r3, r3, #23
    4af4:	4a2d      	ldr	r2, [pc, #180]	; (4bac <trx_sram_read+0x184>)
    4af6:	8013      	strh	r3, [r2, #0]
    4af8:	e003      	b.n	4b02 <trx_sram_read+0xda>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4afa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4afc:	b2db      	uxtb	r3, r3
    4afe:	4a2b      	ldr	r2, [pc, #172]	; (4bac <trx_sram_read+0x184>)
    4b00:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Upload the received byte in the user provided location */
	while (length--) {
    4b02:	1e7b      	subs	r3, r7, #1
    4b04:	b2db      	uxtb	r3, r3
    4b06:	2f00      	cmp	r7, #0
    4b08:	d030      	beq.n	4b6c <trx_sram_read+0x144>
    4b0a:	3301      	adds	r3, #1
    4b0c:	469c      	mov	ip, r3
    4b0e:	44ac      	add	ip, r5
    4b10:	2700      	movs	r7, #0
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4b12:	4e23      	ldr	r6, [pc, #140]	; (4ba0 <trx_sram_read+0x178>)
		while (!spi_is_ready_to_write(&master)) {
    4b14:	2001      	movs	r0, #1
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4b16:	2300      	movs	r3, #0
    4b18:	469a      	mov	sl, r3
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    4b1a:	2402      	movs	r4, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4b1c:	2104      	movs	r1, #4
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4b1e:	46b1      	mov	r9, r6
    4b20:	e022      	b.n	4b68 <trx_sram_read+0x140>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4b22:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_read(&master, &dummy_read);

	/* Upload the received byte in the user provided location */
	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    4b24:	4202      	tst	r2, r0
    4b26:	d0fc      	beq.n	4b22 <trx_sram_read+0xfa>
    4b28:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4b2a:	4202      	tst	r2, r0
    4b2c:	d001      	beq.n	4b32 <trx_sram_read+0x10a>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4b2e:	4652      	mov	r2, sl
    4b30:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4b32:	7e1a      	ldrb	r2, [r3, #24]
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    4b34:	4222      	tst	r2, r4
    4b36:	d0fc      	beq.n	4b32 <trx_sram_read+0x10a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4b38:	7e1a      	ldrb	r2, [r3, #24]
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4b3a:	420a      	tst	r2, r1
    4b3c:	d0fc      	beq.n	4b38 <trx_sram_read+0x110>
    4b3e:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4b40:	420a      	tst	r2, r1
    4b42:	d00d      	beq.n	4b60 <trx_sram_read+0x138>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4b44:	8b5a      	ldrh	r2, [r3, #26]
    4b46:	420a      	tst	r2, r1
    4b48:	d000      	beq.n	4b4c <trx_sram_read+0x124>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4b4a:	8359      	strh	r1, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4b4c:	464a      	mov	r2, r9
    4b4e:	7992      	ldrb	r2, [r2, #6]
    4b50:	2a01      	cmp	r2, #1
    4b52:	d103      	bne.n	4b5c <trx_sram_read+0x134>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4b54:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    4b56:	05ff      	lsls	r7, r7, #23
    4b58:	0dff      	lsrs	r7, r7, #23
    4b5a:	e001      	b.n	4b60 <trx_sram_read+0x138>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4b5c:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    4b5e:	b2ff      	uxtb	r7, r7
		}
		spi_read(&master, &temp);
		*data = temp;
    4b60:	702f      	strb	r7, [r5, #0]
		data++;
    4b62:	3501      	adds	r5, #1
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);

	/* Upload the received byte in the user provided location */
	while (length--) {
    4b64:	45ac      	cmp	ip, r5
    4b66:	d001      	beq.n	4b6c <trx_sram_read+0x144>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4b68:	6833      	ldr	r3, [r6, #0]
    4b6a:	e7da      	b.n	4b22 <trx_sram_read+0xfa>
		*data = temp;
		data++;
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4b6c:	2200      	movs	r2, #0
    4b6e:	490d      	ldr	r1, [pc, #52]	; (4ba4 <trx_sram_read+0x17c>)
    4b70:	480b      	ldr	r0, [pc, #44]	; (4ba0 <trx_sram_read+0x178>)
    4b72:	4b0d      	ldr	r3, [pc, #52]	; (4ba8 <trx_sram_read+0x180>)
    4b74:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    4b76:	23ff      	movs	r3, #255	; 0xff
    4b78:	4642      	mov	r2, r8
    4b7a:	4213      	tst	r3, r2
    4b7c:	d005      	beq.n	4b8a <trx_sram_read+0x162>
		cpu_irq_enable();
    4b7e:	2201      	movs	r2, #1
    4b80:	4b06      	ldr	r3, [pc, #24]	; (4b9c <trx_sram_read+0x174>)
    4b82:	701a      	strb	r2, [r3, #0]
    4b84:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    4b88:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    4b8a:	b002      	add	sp, #8
    4b8c:	bc1c      	pop	{r2, r3, r4}
    4b8e:	4690      	mov	r8, r2
    4b90:	4699      	mov	r9, r3
    4b92:	46a2      	mov	sl, r4
    4b94:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4b96:	46c0      	nop			; (mov r8, r8)
    4b98:	000008dd 	.word	0x000008dd
    4b9c:	20000008 	.word	0x20000008
    4ba0:	2000222c 	.word	0x2000222c
    4ba4:	200021f0 	.word	0x200021f0
    4ba8:	000013c5 	.word	0x000013c5
    4bac:	200021e8 	.word	0x200021e8

00004bb0 <trx_aes_wrrd>:
 * @param addr Start address in the SRAM for the write operation
 * @param idata Pointer to the data written/read into/from SRAM
 * @param length Number of bytes written/read into/from SRAM
 */
void trx_aes_wrrd(uint8_t addr, uint8_t *idata, uint8_t length)
{
    4bb0:	b5f0      	push	{r4, r5, r6, r7, lr}
    4bb2:	4657      	mov	r7, sl
    4bb4:	464e      	mov	r6, r9
    4bb6:	4645      	mov	r5, r8
    4bb8:	b4e0      	push	{r5, r6, r7}
    4bba:	0006      	movs	r6, r0
    4bbc:	468a      	mov	sl, r1
    4bbe:	0014      	movs	r4, r2
#if SAMD || SAMR21 || SAML21
	uint16_t odata_var = 0;
#endif
	uint8_t temp;

	delay_us(1); /* wap_rf4ce */
    4bc0:	2001      	movs	r0, #1
    4bc2:	4b76      	ldr	r3, [pc, #472]	; (4d9c <trx_aes_wrrd+0x1ec>)
    4bc4:	4798      	blx	r3

	ENTER_TRX_REGION();
    4bc6:	2100      	movs	r1, #0
    4bc8:	2000      	movs	r0, #0
    4bca:	4b75      	ldr	r3, [pc, #468]	; (4da0 <trx_aes_wrrd+0x1f0>)
    4bcc:	4798      	blx	r3
		/* wait until SPI gets available */
	}
#endif
#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4bce:	4f75      	ldr	r7, [pc, #468]	; (4da4 <trx_aes_wrrd+0x1f4>)
    4bd0:	2201      	movs	r2, #1
    4bd2:	4975      	ldr	r1, [pc, #468]	; (4da8 <trx_aes_wrrd+0x1f8>)
    4bd4:	0038      	movs	r0, r7
    4bd6:	4b75      	ldr	r3, [pc, #468]	; (4dac <trx_aes_wrrd+0x1fc>)
    4bd8:	4798      	blx	r3
    4bda:	683b      	ldr	r3, [r7, #0]

	/* Send the command byte */
	temp = TRX_CMD_SW;

	while (!spi_is_ready_to_write(&master)) {
    4bdc:	2101      	movs	r1, #1

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4bde:	7e1a      	ldrb	r2, [r3, #24]
    4be0:	420a      	tst	r2, r1
    4be2:	d0fc      	beq.n	4bde <trx_aes_wrrd+0x2e>
    4be4:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4be6:	07d2      	lsls	r2, r2, #31
    4be8:	d501      	bpl.n	4bee <trx_aes_wrrd+0x3e>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4bea:	2240      	movs	r2, #64	; 0x40
    4bec:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    4bee:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4bf0:	7e1a      	ldrb	r2, [r3, #24]
    4bf2:	420a      	tst	r2, r1
    4bf4:	d0fc      	beq.n	4bf0 <trx_aes_wrrd+0x40>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4bf6:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4bf8:	7e1a      	ldrb	r2, [r3, #24]
    4bfa:	420a      	tst	r2, r1
    4bfc:	d0fc      	beq.n	4bf8 <trx_aes_wrrd+0x48>
    4bfe:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4c00:	0752      	lsls	r2, r2, #29
    4c02:	d512      	bpl.n	4c2a <trx_aes_wrrd+0x7a>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4c04:	8b5a      	ldrh	r2, [r3, #26]
    4c06:	0752      	lsls	r2, r2, #29
    4c08:	d501      	bpl.n	4c0e <trx_aes_wrrd+0x5e>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4c0a:	2204      	movs	r2, #4
    4c0c:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4c0e:	4a65      	ldr	r2, [pc, #404]	; (4da4 <trx_aes_wrrd+0x1f4>)
    4c10:	7992      	ldrb	r2, [r2, #6]
    4c12:	2a01      	cmp	r2, #1
    4c14:	d105      	bne.n	4c22 <trx_aes_wrrd+0x72>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4c16:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4c18:	05d2      	lsls	r2, r2, #23
    4c1a:	0dd2      	lsrs	r2, r2, #23
    4c1c:	4964      	ldr	r1, [pc, #400]	; (4db0 <trx_aes_wrrd+0x200>)
    4c1e:	800a      	strh	r2, [r1, #0]
    4c20:	e003      	b.n	4c2a <trx_aes_wrrd+0x7a>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4c22:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4c24:	b2d2      	uxtb	r2, r2
    4c26:	4962      	ldr	r1, [pc, #392]	; (4db0 <trx_aes_wrrd+0x200>)
    4c28:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* write SRAM start address */
	while (!spi_is_ready_to_write(&master)) {
    4c2a:	2101      	movs	r1, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4c2c:	7e1a      	ldrb	r2, [r3, #24]
    4c2e:	420a      	tst	r2, r1
    4c30:	d0fc      	beq.n	4c2c <trx_aes_wrrd+0x7c>
    4c32:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4c34:	07d2      	lsls	r2, r2, #31
    4c36:	d500      	bpl.n	4c3a <trx_aes_wrrd+0x8a>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4c38:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    4c3a:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4c3c:	7e1a      	ldrb	r2, [r3, #24]
    4c3e:	420a      	tst	r2, r1
    4c40:	d0fc      	beq.n	4c3c <trx_aes_wrrd+0x8c>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4c42:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4c44:	7e1a      	ldrb	r2, [r3, #24]
    4c46:	420a      	tst	r2, r1
    4c48:	d0fc      	beq.n	4c44 <trx_aes_wrrd+0x94>
    4c4a:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4c4c:	0752      	lsls	r2, r2, #29
    4c4e:	d512      	bpl.n	4c76 <trx_aes_wrrd+0xc6>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4c50:	8b5a      	ldrh	r2, [r3, #26]
    4c52:	0752      	lsls	r2, r2, #29
    4c54:	d501      	bpl.n	4c5a <trx_aes_wrrd+0xaa>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4c56:	2204      	movs	r2, #4
    4c58:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4c5a:	4a52      	ldr	r2, [pc, #328]	; (4da4 <trx_aes_wrrd+0x1f4>)
    4c5c:	7992      	ldrb	r2, [r2, #6]
    4c5e:	2a01      	cmp	r2, #1
    4c60:	d105      	bne.n	4c6e <trx_aes_wrrd+0xbe>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4c62:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4c64:	05d2      	lsls	r2, r2, #23
    4c66:	0dd2      	lsrs	r2, r2, #23
    4c68:	4951      	ldr	r1, [pc, #324]	; (4db0 <trx_aes_wrrd+0x200>)
    4c6a:	800a      	strh	r2, [r1, #0]
    4c6c:	e003      	b.n	4c76 <trx_aes_wrrd+0xc6>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4c6e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4c70:	b2d2      	uxtb	r2, r2
    4c72:	494f      	ldr	r1, [pc, #316]	; (4db0 <trx_aes_wrrd+0x200>)
    4c74:	800a      	strh	r2, [r1, #0]

	/* now transfer data */
	odata = idata;

	/* write data byte 0 - the obtained value in SPDR is meaningless */
	while (!spi_is_ready_to_write(&master)) {
    4c76:	2101      	movs	r1, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4c78:	7e1a      	ldrb	r2, [r3, #24]
    4c7a:	420a      	tst	r2, r1
    4c7c:	d0fc      	beq.n	4c78 <trx_aes_wrrd+0xc8>
    4c7e:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4c80:	07d2      	lsls	r2, r2, #31
    4c82:	d502      	bpl.n	4c8a <trx_aes_wrrd+0xda>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4c84:	4652      	mov	r2, sl
    4c86:	7812      	ldrb	r2, [r2, #0]
    4c88:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, *idata++);
	while (!spi_is_write_complete(&master)) {
    4c8a:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4c8c:	7e1a      	ldrb	r2, [r3, #24]
    4c8e:	420a      	tst	r2, r1
    4c90:	d0fc      	beq.n	4c8c <trx_aes_wrrd+0xdc>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4c92:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4c94:	7e1a      	ldrb	r2, [r3, #24]
    4c96:	420a      	tst	r2, r1
    4c98:	d0fc      	beq.n	4c94 <trx_aes_wrrd+0xe4>
    4c9a:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4c9c:	0752      	lsls	r2, r2, #29
    4c9e:	d512      	bpl.n	4cc6 <trx_aes_wrrd+0x116>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4ca0:	8b5a      	ldrh	r2, [r3, #26]
    4ca2:	0752      	lsls	r2, r2, #29
    4ca4:	d501      	bpl.n	4caa <trx_aes_wrrd+0xfa>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4ca6:	2204      	movs	r2, #4
    4ca8:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4caa:	4a3e      	ldr	r2, [pc, #248]	; (4da4 <trx_aes_wrrd+0x1f4>)
    4cac:	7992      	ldrb	r2, [r2, #6]
    4cae:	2a01      	cmp	r2, #1
    4cb0:	d105      	bne.n	4cbe <trx_aes_wrrd+0x10e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4cb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4cb4:	05db      	lsls	r3, r3, #23
    4cb6:	0ddb      	lsrs	r3, r3, #23
    4cb8:	4a3d      	ldr	r2, [pc, #244]	; (4db0 <trx_aes_wrrd+0x200>)
    4cba:	8013      	strh	r3, [r2, #0]
    4cbc:	e003      	b.n	4cc6 <trx_aes_wrrd+0x116>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4cbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4cc0:	b2db      	uxtb	r3, r3
    4cc2:	4a3b      	ldr	r2, [pc, #236]	; (4db0 <trx_aes_wrrd+0x200>)
    4cc4:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Reading Spi Data for the length specified */
	while (length > 0) {
    4cc6:	2c00      	cmp	r4, #0
    4cc8:	d031      	beq.n	4d2e <trx_aes_wrrd+0x17e>
    4cca:	4656      	mov	r6, sl
    4ccc:	3c01      	subs	r4, #1
    4cce:	b2e4      	uxtb	r4, r4
    4cd0:	3401      	adds	r4, #1
    4cd2:	44a2      	add	sl, r4
    4cd4:	46d0      	mov	r8, sl
    4cd6:	2700      	movs	r7, #0
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4cd8:	4d32      	ldr	r5, [pc, #200]	; (4da4 <trx_aes_wrrd+0x1f4>)
		while (!spi_is_ready_to_write(&master)) {
    4cda:	2001      	movs	r0, #1
		}
		spi_write(&master, *idata++);
		while (!spi_is_write_complete(&master)) {
    4cdc:	2402      	movs	r4, #2
		}
		while (!spi_is_ready_to_read(&master)) {
    4cde:	2104      	movs	r1, #4
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4ce0:	46a9      	mov	r9, r5
    4ce2:	e022      	b.n	4d2a <trx_aes_wrrd+0x17a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4ce4:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_read(&master, &dummy_read);

	/* Reading Spi Data for the length specified */
	while (length > 0) {
		while (!spi_is_ready_to_write(&master)) {
    4ce6:	4202      	tst	r2, r0
    4ce8:	d0fc      	beq.n	4ce4 <trx_aes_wrrd+0x134>
    4cea:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4cec:	4202      	tst	r2, r0
    4cee:	d001      	beq.n	4cf4 <trx_aes_wrrd+0x144>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4cf0:	7872      	ldrb	r2, [r6, #1]
    4cf2:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4cf4:	7e1a      	ldrb	r2, [r3, #24]
		}
		spi_write(&master, *idata++);
		while (!spi_is_write_complete(&master)) {
    4cf6:	4222      	tst	r2, r4
    4cf8:	d0fc      	beq.n	4cf4 <trx_aes_wrrd+0x144>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4cfa:	7e1a      	ldrb	r2, [r3, #24]
		}
		while (!spi_is_ready_to_read(&master)) {
    4cfc:	420a      	tst	r2, r1
    4cfe:	d0fc      	beq.n	4cfa <trx_aes_wrrd+0x14a>
    4d00:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4d02:	420a      	tst	r2, r1
    4d04:	d00d      	beq.n	4d22 <trx_aes_wrrd+0x172>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4d06:	8b5a      	ldrh	r2, [r3, #26]
    4d08:	420a      	tst	r2, r1
    4d0a:	d000      	beq.n	4d0e <trx_aes_wrrd+0x15e>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4d0c:	8359      	strh	r1, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4d0e:	464a      	mov	r2, r9
    4d10:	7992      	ldrb	r2, [r2, #6]
    4d12:	2a01      	cmp	r2, #1
    4d14:	d103      	bne.n	4d1e <trx_aes_wrrd+0x16e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4d16:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    4d18:	05ff      	lsls	r7, r7, #23
    4d1a:	0dff      	lsrs	r7, r7, #23
    4d1c:	e001      	b.n	4d22 <trx_aes_wrrd+0x172>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4d1e:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    4d20:	b2ff      	uxtb	r7, r7
		}

#if SAMD || SAMR21 || SAML21
		spi_read(&master, &odata_var);
		*odata++ = (uint8_t)odata_var;
    4d22:	7037      	strb	r7, [r6, #0]
    4d24:	3601      	adds	r6, #1
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);

	/* Reading Spi Data for the length specified */
	while (length > 0) {
    4d26:	4546      	cmp	r6, r8
    4d28:	d002      	beq.n	4d30 <trx_aes_wrrd+0x180>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4d2a:	682b      	ldr	r3, [r5, #0]
    4d2c:	e7da      	b.n	4ce4 <trx_aes_wrrd+0x134>
    4d2e:	2700      	movs	r7, #0
    4d30:	4b1c      	ldr	r3, [pc, #112]	; (4da4 <trx_aes_wrrd+0x1f4>)
    4d32:	681b      	ldr	r3, [r3, #0]
#endif
		length--;
	}

	/* To get the last data byte, write some dummy byte */
	while (!spi_is_ready_to_write(&master)) {
    4d34:	2101      	movs	r1, #1

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4d36:	7e1a      	ldrb	r2, [r3, #24]
    4d38:	420a      	tst	r2, r1
    4d3a:	d0fc      	beq.n	4d36 <trx_aes_wrrd+0x186>
    4d3c:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4d3e:	07d2      	lsls	r2, r2, #31
    4d40:	d501      	bpl.n	4d46 <trx_aes_wrrd+0x196>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4d42:	2200      	movs	r2, #0
    4d44:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    4d46:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4d48:	7e1a      	ldrb	r2, [r3, #24]
    4d4a:	420a      	tst	r2, r1
    4d4c:	d0fc      	beq.n	4d48 <trx_aes_wrrd+0x198>
	}
	while (!spi_is_ready_to_read(&master)) {
    4d4e:	2104      	movs	r1, #4
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4d50:	7e1a      	ldrb	r2, [r3, #24]
    4d52:	420a      	tst	r2, r1
    4d54:	d0fc      	beq.n	4d50 <trx_aes_wrrd+0x1a0>
    4d56:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4d58:	0752      	lsls	r2, r2, #29
    4d5a:	d50e      	bpl.n	4d7a <trx_aes_wrrd+0x1ca>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4d5c:	8b5a      	ldrh	r2, [r3, #26]
    4d5e:	0752      	lsls	r2, r2, #29
    4d60:	d501      	bpl.n	4d66 <trx_aes_wrrd+0x1b6>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4d62:	2204      	movs	r2, #4
    4d64:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4d66:	4a0f      	ldr	r2, [pc, #60]	; (4da4 <trx_aes_wrrd+0x1f4>)
    4d68:	7992      	ldrb	r2, [r2, #6]
    4d6a:	2a01      	cmp	r2, #1
    4d6c:	d103      	bne.n	4d76 <trx_aes_wrrd+0x1c6>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4d6e:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    4d70:	05ff      	lsls	r7, r7, #23
    4d72:	0dff      	lsrs	r7, r7, #23
    4d74:	e001      	b.n	4d7a <trx_aes_wrrd+0x1ca>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4d76:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    4d78:	b2ff      	uxtb	r7, r7
	}
#if SAMD || SAMR21 || SAML21
	spi_read(&master, &odata_var);
	*odata = (uint8_t)odata_var;
    4d7a:	4653      	mov	r3, sl
    4d7c:	701f      	strb	r7, [r3, #0]
#else
	spi_read(&master, (uint16_t *)odata);
#endif

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4d7e:	2200      	movs	r2, #0
    4d80:	4909      	ldr	r1, [pc, #36]	; (4da8 <trx_aes_wrrd+0x1f8>)
    4d82:	4808      	ldr	r0, [pc, #32]	; (4da4 <trx_aes_wrrd+0x1f4>)
    4d84:	4b09      	ldr	r3, [pc, #36]	; (4dac <trx_aes_wrrd+0x1fc>)
    4d86:	4798      	blx	r3
	spi_read_packet(AT86RFX_SPI, odata, 1);

	/* Stop the SPI transaction by setting SEL high */
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif
	LEAVE_TRX_REGION();
    4d88:	2100      	movs	r1, #0
    4d8a:	2000      	movs	r0, #0
    4d8c:	4b09      	ldr	r3, [pc, #36]	; (4db4 <trx_aes_wrrd+0x204>)
    4d8e:	4798      	blx	r3
}
    4d90:	bc1c      	pop	{r2, r3, r4}
    4d92:	4690      	mov	r8, r2
    4d94:	4699      	mov	r9, r3
    4d96:	46a2      	mov	sl, r4
    4d98:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4d9a:	46c0      	nop			; (mov r8, r8)
    4d9c:	000008dd 	.word	0x000008dd
    4da0:	00000a95 	.word	0x00000a95
    4da4:	2000222c 	.word	0x2000222c
    4da8:	200021f0 	.word	0x200021f0
    4dac:	000013c5 	.word	0x000013c5
    4db0:	200021e8 	.word	0x200021e8
    4db4:	00000a75 	.word	0x00000a75

00004db8 <setup>:

#include "TheArtist.h"
/************************************************************************/
/*                                                                      */
/************************************************************************/
void setup(void) {
    4db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	// [SYSTEM INITIALIZE]
	// [NOTICE!]!! sequence of this calls is important!
	irq_initialize_vectors();
	system_init();
    4dba:	4b1b      	ldr	r3, [pc, #108]	; (4e28 <setup+0x70>)
    4dbc:	4798      	blx	r3
	delay_init();
    4dbe:	4b1b      	ldr	r3, [pc, #108]	; (4e2c <setup+0x74>)
    4dc0:	4798      	blx	r3
	SYS_Init();	
    4dc2:	4b1b      	ldr	r3, [pc, #108]	; (4e30 <setup+0x78>)
    4dc4:	4798      	blx	r3
	
	artist_ultrasonic_tc_configure();
    4dc6:	4b1b      	ldr	r3, [pc, #108]	; (4e34 <setup+0x7c>)
    4dc8:	4798      	blx	r3
	artist_scheduler_tc_configure();
    4dca:	4b1b      	ldr	r3, [pc, #108]	; (4e38 <setup+0x80>)
    4dcc:	4798      	blx	r3
	artist_configure_tc_callbacks();  
    4dce:	4b1b      	ldr	r3, [pc, #108]	; (4e3c <setup+0x84>)
    4dd0:	4798      	blx	r3
	artist_init_maze(); 
    4dd2:	4b1b      	ldr	r3, [pc, #108]	; (4e40 <setup+0x88>)
    4dd4:	4798      	blx	r3

	cpu_irq_enable();
    4dd6:	4e1b      	ldr	r6, [pc, #108]	; (4e44 <setup+0x8c>)
    4dd8:	2701      	movs	r7, #1
    4dda:	7037      	strb	r7, [r6, #0]
    4ddc:	f3bf 8f5f 	dmb	sy
    4de0:	b662      	cpsie	i
	
	// [ultrasonic]
	artist_ultrasonic_configure(&(artist_front.us_instance_right),
    4de2:	4c19      	ldr	r4, [pc, #100]	; (4e48 <setup+0x90>)
    4de4:	220f      	movs	r2, #15
    4de6:	211c      	movs	r1, #28
    4de8:	0020      	movs	r0, r4
    4dea:	4d18      	ldr	r5, [pc, #96]	; (4e4c <setup+0x94>)
    4dec:	47a8      	blx	r5
	CONF_ARTIST_RIGHT_ULTRASONIC_ECHO_PIN,
	CONF_ARTIST_ULTRASONIC_TRIGGER_PIN);
	
	artist_ultrasonic_configure(&(artist_front.us_instance_center),
    4dee:	0020      	movs	r0, r4
    4df0:	3810      	subs	r0, #16
    4df2:	220f      	movs	r2, #15
    4df4:	210d      	movs	r1, #13
    4df6:	47a8      	blx	r5
	CONF_ARTIST_CENTER_ULTRASONIC_ECHO_PIN,
	CONF_ARTIST_ULTRASONIC_TRIGGER_PIN);
	
	artist_ultrasonic_configure(&(artist_front.us_instance_left),
    4df8:	0020      	movs	r0, r4
    4dfa:	3808      	subs	r0, #8
    4dfc:	220f      	movs	r2, #15
    4dfe:	2117      	movs	r1, #23
    4e00:	47a8      	blx	r5
	CONF_ARTIST_LEFT_ULTRASONIC_ECHO_PIN,
	CONF_ARTIST_ULTRASONIC_TRIGGER_PIN);
	
	artist_ultrasonic_gpio_init();
    4e02:	4b13      	ldr	r3, [pc, #76]	; (4e50 <setup+0x98>)
    4e04:	4798      	blx	r3
	
	//! [ultrasonic]
	
	
	artist_usart_configure(&(artist_front.usart_instance));
    4e06:	3c4c      	subs	r4, #76	; 0x4c
    4e08:	0020      	movs	r0, r4
    4e0a:	4b12      	ldr	r3, [pc, #72]	; (4e54 <setup+0x9c>)
    4e0c:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    4e0e:	7037      	strb	r7, [r6, #0]
    4e10:	f3bf 8f5f 	dmb	sy
    4e14:	b662      	cpsie	i
	
	system_interrupt_enable_global();

	
	usart_read_buffer_job( &(artist_front.usart_instance),
    4e16:	2205      	movs	r2, #5
    4e18:	490f      	ldr	r1, [pc, #60]	; (4e58 <setup+0xa0>)
    4e1a:	0020      	movs	r0, r4
    4e1c:	4b0f      	ldr	r3, [pc, #60]	; (4e5c <setup+0xa4>)
    4e1e:	4798      	blx	r3
	(uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);
	
	radioInit();  
    4e20:	4b0f      	ldr	r3, [pc, #60]	; (4e60 <setup+0xa8>)
    4e22:	4798      	blx	r3
	
	//printf("front node setup complete\n"); 
	
}
    4e24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4e26:	46c0      	nop			; (mov r8, r8)
    4e28:	000023a5 	.word	0x000023a5
    4e2c:	0000089d 	.word	0x0000089d
    4e30:	00003df1 	.word	0x00003df1
    4e34:	000005cd 	.word	0x000005cd
    4e38:	000007dd 	.word	0x000007dd
    4e3c:	0000084d 	.word	0x0000084d
    4e40:	00000115 	.word	0x00000115
    4e44:	20000008 	.word	0x20000008
    4e48:	2000081c 	.word	0x2000081c
    4e4c:	0000027d 	.word	0x0000027d
    4e50:	0000028d 	.word	0x0000028d
    4e54:	00000661 	.word	0x00000661
    4e58:	2000208c 	.word	0x2000208c
    4e5c:	0000194d 	.word	0x0000194d
    4e60:	0000023d 	.word	0x0000023d

00004e64 <main>:
	SYS_TaskHandler();  
}
/************************************************************************/
/*                                                                      */
/************************************************************************/
int main (void) {
    4e64:	b510      	push	{r4, lr}
	setup();
    4e66:	4b02      	ldr	r3, [pc, #8]	; (4e70 <main+0xc>)
    4e68:	4798      	blx	r3
}
/************************************************************************/
/*                                                                      */
/************************************************************************/
void loop(void) {
	SYS_TaskHandler();  
    4e6a:	4c02      	ldr	r4, [pc, #8]	; (4e74 <main+0x10>)
    4e6c:	47a0      	blx	r4
    4e6e:	e7fd      	b.n	4e6c <main+0x8>
    4e70:	00004db9 	.word	0x00004db9
    4e74:	00003e15 	.word	0x00003e15

00004e78 <common_tc_delay>:
    4e78:	b510      	push	{r4, lr}
    4e7a:	1c04      	adds	r4, r0, #0
    4e7c:	4b13      	ldr	r3, [pc, #76]	; (4ecc <common_tc_delay+0x54>)
    4e7e:	4798      	blx	r3
    4e80:	4b13      	ldr	r3, [pc, #76]	; (4ed0 <common_tc_delay+0x58>)
    4e82:	781a      	ldrb	r2, [r3, #0]
    4e84:	4362      	muls	r2, r4
    4e86:	1881      	adds	r1, r0, r2
    4e88:	4b12      	ldr	r3, [pc, #72]	; (4ed4 <common_tc_delay+0x5c>)
    4e8a:	6059      	str	r1, [r3, #4]
    4e8c:	6859      	ldr	r1, [r3, #4]
    4e8e:	0c09      	lsrs	r1, r1, #16
    4e90:	6059      	str	r1, [r3, #4]
    4e92:	685b      	ldr	r3, [r3, #4]
    4e94:	2b00      	cmp	r3, #0
    4e96:	d007      	beq.n	4ea8 <common_tc_delay+0x30>
    4e98:	4b0e      	ldr	r3, [pc, #56]	; (4ed4 <common_tc_delay+0x5c>)
    4e9a:	6859      	ldr	r1, [r3, #4]
    4e9c:	3201      	adds	r2, #1
    4e9e:	1880      	adds	r0, r0, r2
    4ea0:	8118      	strh	r0, [r3, #8]
    4ea2:	4b0d      	ldr	r3, [pc, #52]	; (4ed8 <common_tc_delay+0x60>)
    4ea4:	4798      	blx	r3
    4ea6:	e004      	b.n	4eb2 <common_tc_delay+0x3a>
    4ea8:	1882      	adds	r2, r0, r2
    4eaa:	4b0a      	ldr	r3, [pc, #40]	; (4ed4 <common_tc_delay+0x5c>)
    4eac:	811a      	strh	r2, [r3, #8]
    4eae:	4b0b      	ldr	r3, [pc, #44]	; (4edc <common_tc_delay+0x64>)
    4eb0:	4798      	blx	r3
    4eb2:	4b08      	ldr	r3, [pc, #32]	; (4ed4 <common_tc_delay+0x5c>)
    4eb4:	891b      	ldrh	r3, [r3, #8]
    4eb6:	2b63      	cmp	r3, #99	; 0x63
    4eb8:	d802      	bhi.n	4ec0 <common_tc_delay+0x48>
    4eba:	3364      	adds	r3, #100	; 0x64
    4ebc:	4a05      	ldr	r2, [pc, #20]	; (4ed4 <common_tc_delay+0x5c>)
    4ebe:	8113      	strh	r3, [r2, #8]
    4ec0:	4b04      	ldr	r3, [pc, #16]	; (4ed4 <common_tc_delay+0x5c>)
    4ec2:	8918      	ldrh	r0, [r3, #8]
    4ec4:	4b06      	ldr	r3, [pc, #24]	; (4ee0 <common_tc_delay+0x68>)
    4ec6:	4798      	blx	r3
    4ec8:	bd10      	pop	{r4, pc}
    4eca:	46c0      	nop			; (mov r8, r8)
    4ecc:	00003fe5 	.word	0x00003fe5
    4ed0:	20002238 	.word	0x20002238
    4ed4:	2000073c 	.word	0x2000073c
    4ed8:	00003ff9 	.word	0x00003ff9
    4edc:	0000400d 	.word	0x0000400d
    4ee0:	00004049 	.word	0x00004049

00004ee4 <common_tc_init>:
    4ee4:	b508      	push	{r3, lr}
    4ee6:	2200      	movs	r2, #0
    4ee8:	4b03      	ldr	r3, [pc, #12]	; (4ef8 <common_tc_init+0x14>)
    4eea:	701a      	strb	r2, [r3, #0]
    4eec:	4b03      	ldr	r3, [pc, #12]	; (4efc <common_tc_init+0x18>)
    4eee:	4798      	blx	r3
    4ef0:	4b03      	ldr	r3, [pc, #12]	; (4f00 <common_tc_init+0x1c>)
    4ef2:	7018      	strb	r0, [r3, #0]
    4ef4:	bd08      	pop	{r3, pc}
    4ef6:	46c0      	nop			; (mov r8, r8)
    4ef8:	2000073c 	.word	0x2000073c
    4efc:	00004061 	.word	0x00004061
    4f00:	20002238 	.word	0x20002238

00004f04 <tmr_ovf_callback>:
    4f04:	b508      	push	{r3, lr}
    4f06:	4b0e      	ldr	r3, [pc, #56]	; (4f40 <tmr_ovf_callback+0x3c>)
    4f08:	685b      	ldr	r3, [r3, #4]
    4f0a:	2b00      	cmp	r3, #0
    4f0c:	d007      	beq.n	4f1e <tmr_ovf_callback+0x1a>
    4f0e:	4a0c      	ldr	r2, [pc, #48]	; (4f40 <tmr_ovf_callback+0x3c>)
    4f10:	6853      	ldr	r3, [r2, #4]
    4f12:	3b01      	subs	r3, #1
    4f14:	6053      	str	r3, [r2, #4]
    4f16:	2b00      	cmp	r3, #0
    4f18:	d101      	bne.n	4f1e <tmr_ovf_callback+0x1a>
    4f1a:	4b0a      	ldr	r3, [pc, #40]	; (4f44 <tmr_ovf_callback+0x40>)
    4f1c:	4798      	blx	r3
    4f1e:	4a08      	ldr	r2, [pc, #32]	; (4f40 <tmr_ovf_callback+0x3c>)
    4f20:	7813      	ldrb	r3, [r2, #0]
    4f22:	3301      	adds	r3, #1
    4f24:	b2db      	uxtb	r3, r3
    4f26:	7013      	strb	r3, [r2, #0]
    4f28:	4a07      	ldr	r2, [pc, #28]	; (4f48 <tmr_ovf_callback+0x44>)
    4f2a:	7812      	ldrb	r2, [r2, #0]
    4f2c:	429a      	cmp	r2, r3
    4f2e:	d806      	bhi.n	4f3e <tmr_ovf_callback+0x3a>
    4f30:	4b03      	ldr	r3, [pc, #12]	; (4f40 <tmr_ovf_callback+0x3c>)
    4f32:	2200      	movs	r2, #0
    4f34:	701a      	strb	r2, [r3, #0]
    4f36:	68db      	ldr	r3, [r3, #12]
    4f38:	2b00      	cmp	r3, #0
    4f3a:	d000      	beq.n	4f3e <tmr_ovf_callback+0x3a>
    4f3c:	4798      	blx	r3
    4f3e:	bd08      	pop	{r3, pc}
    4f40:	2000073c 	.word	0x2000073c
    4f44:	0000400d 	.word	0x0000400d
    4f48:	20002238 	.word	0x20002238

00004f4c <tmr_cca_callback>:
    4f4c:	b508      	push	{r3, lr}
    4f4e:	4b04      	ldr	r3, [pc, #16]	; (4f60 <tmr_cca_callback+0x14>)
    4f50:	4798      	blx	r3
    4f52:	4b04      	ldr	r3, [pc, #16]	; (4f64 <tmr_cca_callback+0x18>)
    4f54:	691b      	ldr	r3, [r3, #16]
    4f56:	2b00      	cmp	r3, #0
    4f58:	d000      	beq.n	4f5c <tmr_cca_callback+0x10>
    4f5a:	4798      	blx	r3
    4f5c:	bd08      	pop	{r3, pc}
    4f5e:	46c0      	nop			; (mov r8, r8)
    4f60:	00003ff9 	.word	0x00003ff9
    4f64:	2000073c 	.word	0x2000073c

00004f68 <set_common_tc_expiry_callback>:
    4f68:	4b01      	ldr	r3, [pc, #4]	; (4f70 <set_common_tc_expiry_callback+0x8>)
    4f6a:	6118      	str	r0, [r3, #16]
    4f6c:	4770      	bx	lr
    4f6e:	46c0      	nop			; (mov r8, r8)
    4f70:	2000073c 	.word	0x2000073c

00004f74 <__libc_init_array>:
    4f74:	4b0e      	ldr	r3, [pc, #56]	; (4fb0 <__libc_init_array+0x3c>)
    4f76:	b570      	push	{r4, r5, r6, lr}
    4f78:	2500      	movs	r5, #0
    4f7a:	001e      	movs	r6, r3
    4f7c:	4c0d      	ldr	r4, [pc, #52]	; (4fb4 <__libc_init_array+0x40>)
    4f7e:	1ae4      	subs	r4, r4, r3
    4f80:	10a4      	asrs	r4, r4, #2
    4f82:	42a5      	cmp	r5, r4
    4f84:	d004      	beq.n	4f90 <__libc_init_array+0x1c>
    4f86:	00ab      	lsls	r3, r5, #2
    4f88:	58f3      	ldr	r3, [r6, r3]
    4f8a:	4798      	blx	r3
    4f8c:	3501      	adds	r5, #1
    4f8e:	e7f8      	b.n	4f82 <__libc_init_array+0xe>
    4f90:	f005 fcf2 	bl	a978 <_init>
    4f94:	4b08      	ldr	r3, [pc, #32]	; (4fb8 <__libc_init_array+0x44>)
    4f96:	2500      	movs	r5, #0
    4f98:	001e      	movs	r6, r3
    4f9a:	4c08      	ldr	r4, [pc, #32]	; (4fbc <__libc_init_array+0x48>)
    4f9c:	1ae4      	subs	r4, r4, r3
    4f9e:	10a4      	asrs	r4, r4, #2
    4fa0:	42a5      	cmp	r5, r4
    4fa2:	d004      	beq.n	4fae <__libc_init_array+0x3a>
    4fa4:	00ab      	lsls	r3, r5, #2
    4fa6:	58f3      	ldr	r3, [r6, r3]
    4fa8:	4798      	blx	r3
    4faa:	3501      	adds	r5, #1
    4fac:	e7f8      	b.n	4fa0 <__libc_init_array+0x2c>
    4fae:	bd70      	pop	{r4, r5, r6, pc}
    4fb0:	0000a984 	.word	0x0000a984
    4fb4:	0000a984 	.word	0x0000a984
    4fb8:	0000a984 	.word	0x0000a984
    4fbc:	0000a988 	.word	0x0000a988

00004fc0 <memcpy>:
    4fc0:	2300      	movs	r3, #0
    4fc2:	b510      	push	{r4, lr}
    4fc4:	429a      	cmp	r2, r3
    4fc6:	d003      	beq.n	4fd0 <memcpy+0x10>
    4fc8:	5ccc      	ldrb	r4, [r1, r3]
    4fca:	54c4      	strb	r4, [r0, r3]
    4fcc:	3301      	adds	r3, #1
    4fce:	e7f9      	b.n	4fc4 <memcpy+0x4>
    4fd0:	bd10      	pop	{r4, pc}

00004fd2 <memset>:
    4fd2:	0003      	movs	r3, r0
    4fd4:	1882      	adds	r2, r0, r2
    4fd6:	4293      	cmp	r3, r2
    4fd8:	d002      	beq.n	4fe0 <memset+0xe>
    4fda:	7019      	strb	r1, [r3, #0]
    4fdc:	3301      	adds	r3, #1
    4fde:	e7fa      	b.n	4fd6 <memset+0x4>
    4fe0:	4770      	bx	lr

00004fe2 <__cvt>:
    4fe2:	b5f0      	push	{r4, r5, r6, r7, lr}
    4fe4:	b08b      	sub	sp, #44	; 0x2c
    4fe6:	0014      	movs	r4, r2
    4fe8:	1e1d      	subs	r5, r3, #0
    4fea:	9912      	ldr	r1, [sp, #72]	; 0x48
    4fec:	da06      	bge.n	4ffc <__cvt+0x1a>
    4fee:	2480      	movs	r4, #128	; 0x80
    4ff0:	0624      	lsls	r4, r4, #24
    4ff2:	191b      	adds	r3, r3, r4
    4ff4:	001d      	movs	r5, r3
    4ff6:	0014      	movs	r4, r2
    4ff8:	232d      	movs	r3, #45	; 0x2d
    4ffa:	e000      	b.n	4ffe <__cvt+0x1c>
    4ffc:	2300      	movs	r3, #0
    4ffe:	700b      	strb	r3, [r1, #0]
    5000:	2320      	movs	r3, #32
    5002:	9e14      	ldr	r6, [sp, #80]	; 0x50
    5004:	2203      	movs	r2, #3
    5006:	439e      	bics	r6, r3
    5008:	2e46      	cmp	r6, #70	; 0x46
    500a:	d007      	beq.n	501c <__cvt+0x3a>
    500c:	0033      	movs	r3, r6
    500e:	3b45      	subs	r3, #69	; 0x45
    5010:	4259      	negs	r1, r3
    5012:	414b      	adcs	r3, r1
    5014:	9910      	ldr	r1, [sp, #64]	; 0x40
    5016:	3a01      	subs	r2, #1
    5018:	18cb      	adds	r3, r1, r3
    501a:	9310      	str	r3, [sp, #64]	; 0x40
    501c:	ab09      	add	r3, sp, #36	; 0x24
    501e:	9304      	str	r3, [sp, #16]
    5020:	ab08      	add	r3, sp, #32
    5022:	9303      	str	r3, [sp, #12]
    5024:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    5026:	9200      	str	r2, [sp, #0]
    5028:	9302      	str	r3, [sp, #8]
    502a:	9b10      	ldr	r3, [sp, #64]	; 0x40
    502c:	0022      	movs	r2, r4
    502e:	9301      	str	r3, [sp, #4]
    5030:	002b      	movs	r3, r5
    5032:	f000 ff39 	bl	5ea8 <_dtoa_r>
    5036:	0007      	movs	r7, r0
    5038:	2e47      	cmp	r6, #71	; 0x47
    503a:	d102      	bne.n	5042 <__cvt+0x60>
    503c:	9b11      	ldr	r3, [sp, #68]	; 0x44
    503e:	07db      	lsls	r3, r3, #31
    5040:	d52d      	bpl.n	509e <__cvt+0xbc>
    5042:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5044:	18fb      	adds	r3, r7, r3
    5046:	9307      	str	r3, [sp, #28]
    5048:	2e46      	cmp	r6, #70	; 0x46
    504a:	d114      	bne.n	5076 <__cvt+0x94>
    504c:	783b      	ldrb	r3, [r7, #0]
    504e:	2b30      	cmp	r3, #48	; 0x30
    5050:	d10c      	bne.n	506c <__cvt+0x8a>
    5052:	2200      	movs	r2, #0
    5054:	2300      	movs	r3, #0
    5056:	0020      	movs	r0, r4
    5058:	0029      	movs	r1, r5
    505a:	f002 fe5f 	bl	7d1c <__aeabi_dcmpeq>
    505e:	2800      	cmp	r0, #0
    5060:	d104      	bne.n	506c <__cvt+0x8a>
    5062:	2301      	movs	r3, #1
    5064:	9a10      	ldr	r2, [sp, #64]	; 0x40
    5066:	1a9b      	subs	r3, r3, r2
    5068:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    506a:	6013      	str	r3, [r2, #0]
    506c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    506e:	9a07      	ldr	r2, [sp, #28]
    5070:	681b      	ldr	r3, [r3, #0]
    5072:	18d3      	adds	r3, r2, r3
    5074:	9307      	str	r3, [sp, #28]
    5076:	2200      	movs	r2, #0
    5078:	2300      	movs	r3, #0
    507a:	0020      	movs	r0, r4
    507c:	0029      	movs	r1, r5
    507e:	f002 fe4d 	bl	7d1c <__aeabi_dcmpeq>
    5082:	2230      	movs	r2, #48	; 0x30
    5084:	2800      	cmp	r0, #0
    5086:	d002      	beq.n	508e <__cvt+0xac>
    5088:	9b07      	ldr	r3, [sp, #28]
    508a:	9309      	str	r3, [sp, #36]	; 0x24
    508c:	e007      	b.n	509e <__cvt+0xbc>
    508e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5090:	9907      	ldr	r1, [sp, #28]
    5092:	4299      	cmp	r1, r3
    5094:	d903      	bls.n	509e <__cvt+0xbc>
    5096:	1c59      	adds	r1, r3, #1
    5098:	9109      	str	r1, [sp, #36]	; 0x24
    509a:	701a      	strb	r2, [r3, #0]
    509c:	e7f7      	b.n	508e <__cvt+0xac>
    509e:	0038      	movs	r0, r7
    50a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
    50a2:	9a15      	ldr	r2, [sp, #84]	; 0x54
    50a4:	1bdb      	subs	r3, r3, r7
    50a6:	6013      	str	r3, [r2, #0]
    50a8:	b00b      	add	sp, #44	; 0x2c
    50aa:	bdf0      	pop	{r4, r5, r6, r7, pc}

000050ac <__exponent>:
    50ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    50ae:	232b      	movs	r3, #43	; 0x2b
    50b0:	0007      	movs	r7, r0
    50b2:	000c      	movs	r4, r1
    50b4:	7002      	strb	r2, [r0, #0]
    50b6:	1c86      	adds	r6, r0, #2
    50b8:	2900      	cmp	r1, #0
    50ba:	da01      	bge.n	50c0 <__exponent+0x14>
    50bc:	232d      	movs	r3, #45	; 0x2d
    50be:	424c      	negs	r4, r1
    50c0:	707b      	strb	r3, [r7, #1]
    50c2:	2c09      	cmp	r4, #9
    50c4:	dd1c      	ble.n	5100 <__exponent+0x54>
    50c6:	466b      	mov	r3, sp
    50c8:	1ddd      	adds	r5, r3, #7
    50ca:	0020      	movs	r0, r4
    50cc:	210a      	movs	r1, #10
    50ce:	f002 fe0f 	bl	7cf0 <__aeabi_idivmod>
    50d2:	3d01      	subs	r5, #1
    50d4:	3130      	adds	r1, #48	; 0x30
    50d6:	7029      	strb	r1, [r5, #0]
    50d8:	0020      	movs	r0, r4
    50da:	210a      	movs	r1, #10
    50dc:	f002 fd22 	bl	7b24 <__aeabi_idiv>
    50e0:	1e04      	subs	r4, r0, #0
    50e2:	2c09      	cmp	r4, #9
    50e4:	dcf1      	bgt.n	50ca <__exponent+0x1e>
    50e6:	3d01      	subs	r5, #1
    50e8:	3430      	adds	r4, #48	; 0x30
    50ea:	702c      	strb	r4, [r5, #0]
    50ec:	466b      	mov	r3, sp
    50ee:	3307      	adds	r3, #7
    50f0:	0030      	movs	r0, r6
    50f2:	42ab      	cmp	r3, r5
    50f4:	d909      	bls.n	510a <__exponent+0x5e>
    50f6:	782b      	ldrb	r3, [r5, #0]
    50f8:	3501      	adds	r5, #1
    50fa:	7033      	strb	r3, [r6, #0]
    50fc:	3601      	adds	r6, #1
    50fe:	e7f5      	b.n	50ec <__exponent+0x40>
    5100:	2330      	movs	r3, #48	; 0x30
    5102:	18e4      	adds	r4, r4, r3
    5104:	7033      	strb	r3, [r6, #0]
    5106:	1cb0      	adds	r0, r6, #2
    5108:	7074      	strb	r4, [r6, #1]
    510a:	1bc0      	subs	r0, r0, r7
    510c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

00005110 <_printf_float>:
    5110:	b5f0      	push	{r4, r5, r6, r7, lr}
    5112:	b095      	sub	sp, #84	; 0x54
    5114:	000c      	movs	r4, r1
    5116:	920a      	str	r2, [sp, #40]	; 0x28
    5118:	930b      	str	r3, [sp, #44]	; 0x2c
    511a:	9d1a      	ldr	r5, [sp, #104]	; 0x68
    511c:	9009      	str	r0, [sp, #36]	; 0x24
    511e:	f001 fe11 	bl	6d44 <_localeconv_r>
    5122:	6803      	ldr	r3, [r0, #0]
    5124:	0018      	movs	r0, r3
    5126:	930d      	str	r3, [sp, #52]	; 0x34
    5128:	f000 fd62 	bl	5bf0 <strlen>
    512c:	2300      	movs	r3, #0
    512e:	9312      	str	r3, [sp, #72]	; 0x48
    5130:	6823      	ldr	r3, [r4, #0]
    5132:	900e      	str	r0, [sp, #56]	; 0x38
    5134:	930c      	str	r3, [sp, #48]	; 0x30
    5136:	990c      	ldr	r1, [sp, #48]	; 0x30
    5138:	7e27      	ldrb	r7, [r4, #24]
    513a:	682b      	ldr	r3, [r5, #0]
    513c:	2207      	movs	r2, #7
    513e:	05c9      	lsls	r1, r1, #23
    5140:	d501      	bpl.n	5146 <_printf_float+0x36>
    5142:	189b      	adds	r3, r3, r2
    5144:	e000      	b.n	5148 <_printf_float+0x38>
    5146:	3307      	adds	r3, #7
    5148:	4393      	bics	r3, r2
    514a:	001a      	movs	r2, r3
    514c:	3208      	adds	r2, #8
    514e:	602a      	str	r2, [r5, #0]
    5150:	681a      	ldr	r2, [r3, #0]
    5152:	685b      	ldr	r3, [r3, #4]
    5154:	64a2      	str	r2, [r4, #72]	; 0x48
    5156:	64e3      	str	r3, [r4, #76]	; 0x4c
    5158:	2201      	movs	r2, #1
    515a:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
    515c:	6ca6      	ldr	r6, [r4, #72]	; 0x48
    515e:	006b      	lsls	r3, r5, #1
    5160:	085b      	lsrs	r3, r3, #1
    5162:	930f      	str	r3, [sp, #60]	; 0x3c
    5164:	4252      	negs	r2, r2
    5166:	4bc0      	ldr	r3, [pc, #768]	; (5468 <_printf_float+0x358>)
    5168:	0030      	movs	r0, r6
    516a:	990f      	ldr	r1, [sp, #60]	; 0x3c
    516c:	f005 f824 	bl	a1b8 <__aeabi_dcmpun>
    5170:	2800      	cmp	r0, #0
    5172:	d119      	bne.n	51a8 <_printf_float+0x98>
    5174:	2201      	movs	r2, #1
    5176:	4bbc      	ldr	r3, [pc, #752]	; (5468 <_printf_float+0x358>)
    5178:	4252      	negs	r2, r2
    517a:	0030      	movs	r0, r6
    517c:	990f      	ldr	r1, [sp, #60]	; 0x3c
    517e:	f002 fddd 	bl	7d3c <__aeabi_dcmple>
    5182:	2800      	cmp	r0, #0
    5184:	d110      	bne.n	51a8 <_printf_float+0x98>
    5186:	2200      	movs	r2, #0
    5188:	2300      	movs	r3, #0
    518a:	0030      	movs	r0, r6
    518c:	0029      	movs	r1, r5
    518e:	f002 fdcb 	bl	7d28 <__aeabi_dcmplt>
    5192:	2800      	cmp	r0, #0
    5194:	d003      	beq.n	519e <_printf_float+0x8e>
    5196:	0023      	movs	r3, r4
    5198:	222d      	movs	r2, #45	; 0x2d
    519a:	3343      	adds	r3, #67	; 0x43
    519c:	701a      	strb	r2, [r3, #0]
    519e:	4db3      	ldr	r5, [pc, #716]	; (546c <_printf_float+0x35c>)
    51a0:	2f47      	cmp	r7, #71	; 0x47
    51a2:	d80e      	bhi.n	51c2 <_printf_float+0xb2>
    51a4:	4db2      	ldr	r5, [pc, #712]	; (5470 <_printf_float+0x360>)
    51a6:	e00c      	b.n	51c2 <_printf_float+0xb2>
    51a8:	0032      	movs	r2, r6
    51aa:	002b      	movs	r3, r5
    51ac:	0030      	movs	r0, r6
    51ae:	0029      	movs	r1, r5
    51b0:	f005 f802 	bl	a1b8 <__aeabi_dcmpun>
    51b4:	2800      	cmp	r0, #0
    51b6:	d100      	bne.n	51ba <_printf_float+0xaa>
    51b8:	e19a      	b.n	54f0 <_printf_float+0x3e0>
    51ba:	4dae      	ldr	r5, [pc, #696]	; (5474 <_printf_float+0x364>)
    51bc:	2f47      	cmp	r7, #71	; 0x47
    51be:	d800      	bhi.n	51c2 <_printf_float+0xb2>
    51c0:	4dad      	ldr	r5, [pc, #692]	; (5478 <_printf_float+0x368>)
    51c2:	2303      	movs	r3, #3
    51c4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    51c6:	6123      	str	r3, [r4, #16]
    51c8:	3301      	adds	r3, #1
    51ca:	439a      	bics	r2, r3
    51cc:	6022      	str	r2, [r4, #0]
    51ce:	2600      	movs	r6, #0
    51d0:	e042      	b.n	5258 <_printf_float+0x148>
    51d2:	2f67      	cmp	r7, #103	; 0x67
    51d4:	d100      	bne.n	51d8 <_printf_float+0xc8>
    51d6:	e193      	b.n	5500 <_printf_float+0x3f0>
    51d8:	2f47      	cmp	r7, #71	; 0x47
    51da:	d100      	bne.n	51de <_printf_float+0xce>
    51dc:	e190      	b.n	5500 <_printf_float+0x3f0>
    51de:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    51e0:	2100      	movs	r1, #0
    51e2:	4313      	orrs	r3, r2
    51e4:	aa12      	add	r2, sp, #72	; 0x48
    51e6:	9205      	str	r2, [sp, #20]
    51e8:	aa11      	add	r2, sp, #68	; 0x44
    51ea:	9203      	str	r2, [sp, #12]
    51ec:	2223      	movs	r2, #35	; 0x23
    51ee:	6023      	str	r3, [r4, #0]
    51f0:	9106      	str	r1, [sp, #24]
    51f2:	9301      	str	r3, [sp, #4]
    51f4:	a908      	add	r1, sp, #32
    51f6:	6863      	ldr	r3, [r4, #4]
    51f8:	1852      	adds	r2, r2, r1
    51fa:	9202      	str	r2, [sp, #8]
    51fc:	9300      	str	r3, [sp, #0]
    51fe:	0032      	movs	r2, r6
    5200:	002b      	movs	r3, r5
    5202:	9704      	str	r7, [sp, #16]
    5204:	9809      	ldr	r0, [sp, #36]	; 0x24
    5206:	f7ff feec 	bl	4fe2 <__cvt>
    520a:	2320      	movs	r3, #32
    520c:	003a      	movs	r2, r7
    520e:	0005      	movs	r5, r0
    5210:	439a      	bics	r2, r3
    5212:	2a47      	cmp	r2, #71	; 0x47
    5214:	d100      	bne.n	5218 <_printf_float+0x108>
    5216:	e18e      	b.n	5536 <_printf_float+0x426>
    5218:	9911      	ldr	r1, [sp, #68]	; 0x44
    521a:	2f65      	cmp	r7, #101	; 0x65
    521c:	d900      	bls.n	5220 <_printf_float+0x110>
    521e:	e196      	b.n	554e <_printf_float+0x43e>
    5220:	0020      	movs	r0, r4
    5222:	3901      	subs	r1, #1
    5224:	003a      	movs	r2, r7
    5226:	3050      	adds	r0, #80	; 0x50
    5228:	9111      	str	r1, [sp, #68]	; 0x44
    522a:	f7ff ff3f 	bl	50ac <__exponent>
    522e:	9a12      	ldr	r2, [sp, #72]	; 0x48
    5230:	0006      	movs	r6, r0
    5232:	1883      	adds	r3, r0, r2
    5234:	6123      	str	r3, [r4, #16]
    5236:	2a01      	cmp	r2, #1
    5238:	dd00      	ble.n	523c <_printf_float+0x12c>
    523a:	e185      	b.n	5548 <_printf_float+0x438>
    523c:	6822      	ldr	r2, [r4, #0]
    523e:	07d2      	lsls	r2, r2, #31
    5240:	d500      	bpl.n	5244 <_printf_float+0x134>
    5242:	e181      	b.n	5548 <_printf_float+0x438>
    5244:	2323      	movs	r3, #35	; 0x23
    5246:	aa08      	add	r2, sp, #32
    5248:	189b      	adds	r3, r3, r2
    524a:	781b      	ldrb	r3, [r3, #0]
    524c:	2b00      	cmp	r3, #0
    524e:	d003      	beq.n	5258 <_printf_float+0x148>
    5250:	0023      	movs	r3, r4
    5252:	222d      	movs	r2, #45	; 0x2d
    5254:	3343      	adds	r3, #67	; 0x43
    5256:	701a      	strb	r2, [r3, #0]
    5258:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    525a:	aa13      	add	r2, sp, #76	; 0x4c
    525c:	9300      	str	r3, [sp, #0]
    525e:	0021      	movs	r1, r4
    5260:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5262:	9809      	ldr	r0, [sp, #36]	; 0x24
    5264:	f000 f9a4 	bl	55b0 <_printf_common>
    5268:	1c43      	adds	r3, r0, #1
    526a:	d102      	bne.n	5272 <_printf_float+0x162>
    526c:	2001      	movs	r0, #1
    526e:	4240      	negs	r0, r0
    5270:	e19b      	b.n	55aa <_printf_float+0x49a>
    5272:	6822      	ldr	r2, [r4, #0]
    5274:	0553      	lsls	r3, r2, #21
    5276:	d401      	bmi.n	527c <_printf_float+0x16c>
    5278:	6923      	ldr	r3, [r4, #16]
    527a:	e064      	b.n	5346 <_printf_float+0x236>
    527c:	2f65      	cmp	r7, #101	; 0x65
    527e:	d800      	bhi.n	5282 <_printf_float+0x172>
    5280:	e0cc      	b.n	541c <_printf_float+0x30c>
    5282:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    5284:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    5286:	2200      	movs	r2, #0
    5288:	2300      	movs	r3, #0
    528a:	f002 fd47 	bl	7d1c <__aeabi_dcmpeq>
    528e:	2800      	cmp	r0, #0
    5290:	d02c      	beq.n	52ec <_printf_float+0x1dc>
    5292:	2301      	movs	r3, #1
    5294:	4a79      	ldr	r2, [pc, #484]	; (547c <_printf_float+0x36c>)
    5296:	990a      	ldr	r1, [sp, #40]	; 0x28
    5298:	9809      	ldr	r0, [sp, #36]	; 0x24
    529a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    529c:	47a8      	blx	r5
    529e:	1c43      	adds	r3, r0, #1
    52a0:	d0e4      	beq.n	526c <_printf_float+0x15c>
    52a2:	9b11      	ldr	r3, [sp, #68]	; 0x44
    52a4:	9a12      	ldr	r2, [sp, #72]	; 0x48
    52a6:	4293      	cmp	r3, r2
    52a8:	db08      	blt.n	52bc <_printf_float+0x1ac>
    52aa:	6823      	ldr	r3, [r4, #0]
    52ac:	07db      	lsls	r3, r3, #31
    52ae:	d405      	bmi.n	52bc <_printf_float+0x1ac>
    52b0:	6823      	ldr	r3, [r4, #0]
    52b2:	2500      	movs	r5, #0
    52b4:	079b      	lsls	r3, r3, #30
    52b6:	d500      	bpl.n	52ba <_printf_float+0x1aa>
    52b8:	e10f      	b.n	54da <_printf_float+0x3ca>
    52ba:	e113      	b.n	54e4 <_printf_float+0x3d4>
    52bc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    52be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    52c0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    52c2:	990a      	ldr	r1, [sp, #40]	; 0x28
    52c4:	9809      	ldr	r0, [sp, #36]	; 0x24
    52c6:	47a8      	blx	r5
    52c8:	2500      	movs	r5, #0
    52ca:	1c43      	adds	r3, r0, #1
    52cc:	d0ce      	beq.n	526c <_printf_float+0x15c>
    52ce:	9b12      	ldr	r3, [sp, #72]	; 0x48
    52d0:	3b01      	subs	r3, #1
    52d2:	429d      	cmp	r5, r3
    52d4:	daec      	bge.n	52b0 <_printf_float+0x1a0>
    52d6:	0022      	movs	r2, r4
    52d8:	2301      	movs	r3, #1
    52da:	321a      	adds	r2, #26
    52dc:	990a      	ldr	r1, [sp, #40]	; 0x28
    52de:	9809      	ldr	r0, [sp, #36]	; 0x24
    52e0:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    52e2:	47b0      	blx	r6
    52e4:	1c43      	adds	r3, r0, #1
    52e6:	d0c1      	beq.n	526c <_printf_float+0x15c>
    52e8:	3501      	adds	r5, #1
    52ea:	e7f0      	b.n	52ce <_printf_float+0x1be>
    52ec:	9b11      	ldr	r3, [sp, #68]	; 0x44
    52ee:	2b00      	cmp	r3, #0
    52f0:	dc2b      	bgt.n	534a <_printf_float+0x23a>
    52f2:	2301      	movs	r3, #1
    52f4:	4a61      	ldr	r2, [pc, #388]	; (547c <_printf_float+0x36c>)
    52f6:	990a      	ldr	r1, [sp, #40]	; 0x28
    52f8:	9809      	ldr	r0, [sp, #36]	; 0x24
    52fa:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    52fc:	47b0      	blx	r6
    52fe:	1c43      	adds	r3, r0, #1
    5300:	d0b4      	beq.n	526c <_printf_float+0x15c>
    5302:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5304:	2b00      	cmp	r3, #0
    5306:	d105      	bne.n	5314 <_printf_float+0x204>
    5308:	9b12      	ldr	r3, [sp, #72]	; 0x48
    530a:	2b00      	cmp	r3, #0
    530c:	d102      	bne.n	5314 <_printf_float+0x204>
    530e:	6823      	ldr	r3, [r4, #0]
    5310:	07db      	lsls	r3, r3, #31
    5312:	d5cd      	bpl.n	52b0 <_printf_float+0x1a0>
    5314:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    5316:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    5318:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    531a:	990a      	ldr	r1, [sp, #40]	; 0x28
    531c:	9809      	ldr	r0, [sp, #36]	; 0x24
    531e:	47b0      	blx	r6
    5320:	2600      	movs	r6, #0
    5322:	1c43      	adds	r3, r0, #1
    5324:	d0a2      	beq.n	526c <_printf_float+0x15c>
    5326:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5328:	425b      	negs	r3, r3
    532a:	429e      	cmp	r6, r3
    532c:	da0a      	bge.n	5344 <_printf_float+0x234>
    532e:	0022      	movs	r2, r4
    5330:	2301      	movs	r3, #1
    5332:	321a      	adds	r2, #26
    5334:	990a      	ldr	r1, [sp, #40]	; 0x28
    5336:	9809      	ldr	r0, [sp, #36]	; 0x24
    5338:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    533a:	47b8      	blx	r7
    533c:	1c43      	adds	r3, r0, #1
    533e:	d095      	beq.n	526c <_printf_float+0x15c>
    5340:	3601      	adds	r6, #1
    5342:	e7f0      	b.n	5326 <_printf_float+0x216>
    5344:	9b12      	ldr	r3, [sp, #72]	; 0x48
    5346:	002a      	movs	r2, r5
    5348:	e0ac      	b.n	54a4 <_printf_float+0x394>
    534a:	6da3      	ldr	r3, [r4, #88]	; 0x58
    534c:	9e12      	ldr	r6, [sp, #72]	; 0x48
    534e:	429e      	cmp	r6, r3
    5350:	dd00      	ble.n	5354 <_printf_float+0x244>
    5352:	001e      	movs	r6, r3
    5354:	2e00      	cmp	r6, #0
    5356:	dc05      	bgt.n	5364 <_printf_float+0x254>
    5358:	2300      	movs	r3, #0
    535a:	930c      	str	r3, [sp, #48]	; 0x30
    535c:	43f3      	mvns	r3, r6
    535e:	17db      	asrs	r3, r3, #31
    5360:	930f      	str	r3, [sp, #60]	; 0x3c
    5362:	e015      	b.n	5390 <_printf_float+0x280>
    5364:	0033      	movs	r3, r6
    5366:	002a      	movs	r2, r5
    5368:	990a      	ldr	r1, [sp, #40]	; 0x28
    536a:	9809      	ldr	r0, [sp, #36]	; 0x24
    536c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    536e:	47b8      	blx	r7
    5370:	1c43      	adds	r3, r0, #1
    5372:	d1f1      	bne.n	5358 <_printf_float+0x248>
    5374:	e77a      	b.n	526c <_printf_float+0x15c>
    5376:	0022      	movs	r2, r4
    5378:	2301      	movs	r3, #1
    537a:	321a      	adds	r2, #26
    537c:	990a      	ldr	r1, [sp, #40]	; 0x28
    537e:	9809      	ldr	r0, [sp, #36]	; 0x24
    5380:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5382:	47b8      	blx	r7
    5384:	1c43      	adds	r3, r0, #1
    5386:	d100      	bne.n	538a <_printf_float+0x27a>
    5388:	e770      	b.n	526c <_printf_float+0x15c>
    538a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    538c:	3301      	adds	r3, #1
    538e:	930c      	str	r3, [sp, #48]	; 0x30
    5390:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    5392:	6da2      	ldr	r2, [r4, #88]	; 0x58
    5394:	990c      	ldr	r1, [sp, #48]	; 0x30
    5396:	4033      	ands	r3, r6
    5398:	1ad3      	subs	r3, r2, r3
    539a:	4299      	cmp	r1, r3
    539c:	dbeb      	blt.n	5376 <_printf_float+0x266>
    539e:	18ae      	adds	r6, r5, r2
    53a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
    53a2:	9a12      	ldr	r2, [sp, #72]	; 0x48
    53a4:	4293      	cmp	r3, r2
    53a6:	db0d      	blt.n	53c4 <_printf_float+0x2b4>
    53a8:	6823      	ldr	r3, [r4, #0]
    53aa:	07db      	lsls	r3, r3, #31
    53ac:	d40a      	bmi.n	53c4 <_printf_float+0x2b4>
    53ae:	9b12      	ldr	r3, [sp, #72]	; 0x48
    53b0:	9a11      	ldr	r2, [sp, #68]	; 0x44
    53b2:	18ed      	adds	r5, r5, r3
    53b4:	1bad      	subs	r5, r5, r6
    53b6:	1a9b      	subs	r3, r3, r2
    53b8:	429d      	cmp	r5, r3
    53ba:	dd00      	ble.n	53be <_printf_float+0x2ae>
    53bc:	001d      	movs	r5, r3
    53be:	2d00      	cmp	r5, #0
    53c0:	dc09      	bgt.n	53d6 <_printf_float+0x2c6>
    53c2:	e011      	b.n	53e8 <_printf_float+0x2d8>
    53c4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    53c6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    53c8:	990a      	ldr	r1, [sp, #40]	; 0x28
    53ca:	9809      	ldr	r0, [sp, #36]	; 0x24
    53cc:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    53ce:	47b8      	blx	r7
    53d0:	1c43      	adds	r3, r0, #1
    53d2:	d1ec      	bne.n	53ae <_printf_float+0x29e>
    53d4:	e74a      	b.n	526c <_printf_float+0x15c>
    53d6:	002b      	movs	r3, r5
    53d8:	0032      	movs	r2, r6
    53da:	990a      	ldr	r1, [sp, #40]	; 0x28
    53dc:	9809      	ldr	r0, [sp, #36]	; 0x24
    53de:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    53e0:	47b0      	blx	r6
    53e2:	1c43      	adds	r3, r0, #1
    53e4:	d100      	bne.n	53e8 <_printf_float+0x2d8>
    53e6:	e741      	b.n	526c <_printf_float+0x15c>
    53e8:	43ef      	mvns	r7, r5
    53ea:	17fb      	asrs	r3, r7, #31
    53ec:	2600      	movs	r6, #0
    53ee:	930c      	str	r3, [sp, #48]	; 0x30
    53f0:	e00a      	b.n	5408 <_printf_float+0x2f8>
    53f2:	0022      	movs	r2, r4
    53f4:	2301      	movs	r3, #1
    53f6:	321a      	adds	r2, #26
    53f8:	990a      	ldr	r1, [sp, #40]	; 0x28
    53fa:	9809      	ldr	r0, [sp, #36]	; 0x24
    53fc:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    53fe:	47b8      	blx	r7
    5400:	1c43      	adds	r3, r0, #1
    5402:	d100      	bne.n	5406 <_printf_float+0x2f6>
    5404:	e732      	b.n	526c <_printf_float+0x15c>
    5406:	3601      	adds	r6, #1
    5408:	9a11      	ldr	r2, [sp, #68]	; 0x44
    540a:	9b12      	ldr	r3, [sp, #72]	; 0x48
    540c:	990c      	ldr	r1, [sp, #48]	; 0x30
    540e:	1a9b      	subs	r3, r3, r2
    5410:	002a      	movs	r2, r5
    5412:	400a      	ands	r2, r1
    5414:	1a9b      	subs	r3, r3, r2
    5416:	429e      	cmp	r6, r3
    5418:	dbeb      	blt.n	53f2 <_printf_float+0x2e2>
    541a:	e749      	b.n	52b0 <_printf_float+0x1a0>
    541c:	9b12      	ldr	r3, [sp, #72]	; 0x48
    541e:	2b01      	cmp	r3, #1
    5420:	dc02      	bgt.n	5428 <_printf_float+0x318>
    5422:	2301      	movs	r3, #1
    5424:	421a      	tst	r2, r3
    5426:	d045      	beq.n	54b4 <_printf_float+0x3a4>
    5428:	2301      	movs	r3, #1
    542a:	002a      	movs	r2, r5
    542c:	990a      	ldr	r1, [sp, #40]	; 0x28
    542e:	9809      	ldr	r0, [sp, #36]	; 0x24
    5430:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5432:	47b8      	blx	r7
    5434:	1c43      	adds	r3, r0, #1
    5436:	d100      	bne.n	543a <_printf_float+0x32a>
    5438:	e718      	b.n	526c <_printf_float+0x15c>
    543a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    543c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    543e:	990a      	ldr	r1, [sp, #40]	; 0x28
    5440:	9809      	ldr	r0, [sp, #36]	; 0x24
    5442:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5444:	47b8      	blx	r7
    5446:	1c43      	adds	r3, r0, #1
    5448:	d100      	bne.n	544c <_printf_float+0x33c>
    544a:	e70f      	b.n	526c <_printf_float+0x15c>
    544c:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    544e:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    5450:	2200      	movs	r2, #0
    5452:	2300      	movs	r3, #0
    5454:	f002 fc62 	bl	7d1c <__aeabi_dcmpeq>
    5458:	2800      	cmp	r0, #0
    545a:	d001      	beq.n	5460 <_printf_float+0x350>
    545c:	2500      	movs	r5, #0
    545e:	e01a      	b.n	5496 <_printf_float+0x386>
    5460:	9b12      	ldr	r3, [sp, #72]	; 0x48
    5462:	1c6a      	adds	r2, r5, #1
    5464:	3b01      	subs	r3, #1
    5466:	e026      	b.n	54b6 <_printf_float+0x3a6>
    5468:	7fefffff 	.word	0x7fefffff
    546c:	0000a680 	.word	0x0000a680
    5470:	0000a67c 	.word	0x0000a67c
    5474:	0000a688 	.word	0x0000a688
    5478:	0000a684 	.word	0x0000a684
    547c:	0000a68c 	.word	0x0000a68c
    5480:	0022      	movs	r2, r4
    5482:	2301      	movs	r3, #1
    5484:	321a      	adds	r2, #26
    5486:	990a      	ldr	r1, [sp, #40]	; 0x28
    5488:	9809      	ldr	r0, [sp, #36]	; 0x24
    548a:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    548c:	47b8      	blx	r7
    548e:	1c43      	adds	r3, r0, #1
    5490:	d100      	bne.n	5494 <_printf_float+0x384>
    5492:	e6eb      	b.n	526c <_printf_float+0x15c>
    5494:	3501      	adds	r5, #1
    5496:	9b12      	ldr	r3, [sp, #72]	; 0x48
    5498:	3b01      	subs	r3, #1
    549a:	429d      	cmp	r5, r3
    549c:	dbf0      	blt.n	5480 <_printf_float+0x370>
    549e:	0022      	movs	r2, r4
    54a0:	0033      	movs	r3, r6
    54a2:	3250      	adds	r2, #80	; 0x50
    54a4:	990a      	ldr	r1, [sp, #40]	; 0x28
    54a6:	9809      	ldr	r0, [sp, #36]	; 0x24
    54a8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    54aa:	47a8      	blx	r5
    54ac:	1c43      	adds	r3, r0, #1
    54ae:	d000      	beq.n	54b2 <_printf_float+0x3a2>
    54b0:	e6fe      	b.n	52b0 <_printf_float+0x1a0>
    54b2:	e6db      	b.n	526c <_printf_float+0x15c>
    54b4:	002a      	movs	r2, r5
    54b6:	990a      	ldr	r1, [sp, #40]	; 0x28
    54b8:	9809      	ldr	r0, [sp, #36]	; 0x24
    54ba:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    54bc:	47a8      	blx	r5
    54be:	1c43      	adds	r3, r0, #1
    54c0:	d1ed      	bne.n	549e <_printf_float+0x38e>
    54c2:	e6d3      	b.n	526c <_printf_float+0x15c>
    54c4:	0022      	movs	r2, r4
    54c6:	2301      	movs	r3, #1
    54c8:	3219      	adds	r2, #25
    54ca:	990a      	ldr	r1, [sp, #40]	; 0x28
    54cc:	9809      	ldr	r0, [sp, #36]	; 0x24
    54ce:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    54d0:	47b0      	blx	r6
    54d2:	1c43      	adds	r3, r0, #1
    54d4:	d100      	bne.n	54d8 <_printf_float+0x3c8>
    54d6:	e6c9      	b.n	526c <_printf_float+0x15c>
    54d8:	3501      	adds	r5, #1
    54da:	68e3      	ldr	r3, [r4, #12]
    54dc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    54de:	1a9b      	subs	r3, r3, r2
    54e0:	429d      	cmp	r5, r3
    54e2:	dbef      	blt.n	54c4 <_printf_float+0x3b4>
    54e4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    54e6:	68e0      	ldr	r0, [r4, #12]
    54e8:	4298      	cmp	r0, r3
    54ea:	da5e      	bge.n	55aa <_printf_float+0x49a>
    54ec:	0018      	movs	r0, r3
    54ee:	e05c      	b.n	55aa <_printf_float+0x49a>
    54f0:	2380      	movs	r3, #128	; 0x80
    54f2:	6862      	ldr	r2, [r4, #4]
    54f4:	00db      	lsls	r3, r3, #3
    54f6:	1c51      	adds	r1, r2, #1
    54f8:	d000      	beq.n	54fc <_printf_float+0x3ec>
    54fa:	e66a      	b.n	51d2 <_printf_float+0xc2>
    54fc:	3207      	adds	r2, #7
    54fe:	e002      	b.n	5506 <_printf_float+0x3f6>
    5500:	2a00      	cmp	r2, #0
    5502:	d102      	bne.n	550a <_printf_float+0x3fa>
    5504:	2201      	movs	r2, #1
    5506:	6062      	str	r2, [r4, #4]
    5508:	e669      	b.n	51de <_printf_float+0xce>
    550a:	990c      	ldr	r1, [sp, #48]	; 0x30
    550c:	a808      	add	r0, sp, #32
    550e:	430b      	orrs	r3, r1
    5510:	2100      	movs	r1, #0
    5512:	9106      	str	r1, [sp, #24]
    5514:	a912      	add	r1, sp, #72	; 0x48
    5516:	9105      	str	r1, [sp, #20]
    5518:	a911      	add	r1, sp, #68	; 0x44
    551a:	9103      	str	r1, [sp, #12]
    551c:	2123      	movs	r1, #35	; 0x23
    551e:	1809      	adds	r1, r1, r0
    5520:	6023      	str	r3, [r4, #0]
    5522:	9301      	str	r3, [sp, #4]
    5524:	9200      	str	r2, [sp, #0]
    5526:	002b      	movs	r3, r5
    5528:	9704      	str	r7, [sp, #16]
    552a:	9102      	str	r1, [sp, #8]
    552c:	0032      	movs	r2, r6
    552e:	9809      	ldr	r0, [sp, #36]	; 0x24
    5530:	f7ff fd57 	bl	4fe2 <__cvt>
    5534:	0005      	movs	r5, r0
    5536:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5538:	1cda      	adds	r2, r3, #3
    553a:	db02      	blt.n	5542 <_printf_float+0x432>
    553c:	6862      	ldr	r2, [r4, #4]
    553e:	4293      	cmp	r3, r2
    5540:	dd1c      	ble.n	557c <_printf_float+0x46c>
    5542:	3f02      	subs	r7, #2
    5544:	b2ff      	uxtb	r7, r7
    5546:	e667      	b.n	5218 <_printf_float+0x108>
    5548:	3301      	adds	r3, #1
    554a:	6123      	str	r3, [r4, #16]
    554c:	e67a      	b.n	5244 <_printf_float+0x134>
    554e:	2f66      	cmp	r7, #102	; 0x66
    5550:	d115      	bne.n	557e <_printf_float+0x46e>
    5552:	6863      	ldr	r3, [r4, #4]
    5554:	2900      	cmp	r1, #0
    5556:	dd09      	ble.n	556c <_printf_float+0x45c>
    5558:	6121      	str	r1, [r4, #16]
    555a:	2b00      	cmp	r3, #0
    555c:	d102      	bne.n	5564 <_printf_float+0x454>
    555e:	6822      	ldr	r2, [r4, #0]
    5560:	07d2      	lsls	r2, r2, #31
    5562:	d51e      	bpl.n	55a2 <_printf_float+0x492>
    5564:	3301      	adds	r3, #1
    5566:	1859      	adds	r1, r3, r1
    5568:	6121      	str	r1, [r4, #16]
    556a:	e01a      	b.n	55a2 <_printf_float+0x492>
    556c:	2b00      	cmp	r3, #0
    556e:	d103      	bne.n	5578 <_printf_float+0x468>
    5570:	2201      	movs	r2, #1
    5572:	6821      	ldr	r1, [r4, #0]
    5574:	4211      	tst	r1, r2
    5576:	d013      	beq.n	55a0 <_printf_float+0x490>
    5578:	1c9a      	adds	r2, r3, #2
    557a:	e011      	b.n	55a0 <_printf_float+0x490>
    557c:	2767      	movs	r7, #103	; 0x67
    557e:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5580:	9a12      	ldr	r2, [sp, #72]	; 0x48
    5582:	4293      	cmp	r3, r2
    5584:	db06      	blt.n	5594 <_printf_float+0x484>
    5586:	6822      	ldr	r2, [r4, #0]
    5588:	6123      	str	r3, [r4, #16]
    558a:	07d2      	lsls	r2, r2, #31
    558c:	d509      	bpl.n	55a2 <_printf_float+0x492>
    558e:	3301      	adds	r3, #1
    5590:	6123      	str	r3, [r4, #16]
    5592:	e006      	b.n	55a2 <_printf_float+0x492>
    5594:	2101      	movs	r1, #1
    5596:	2b00      	cmp	r3, #0
    5598:	dc01      	bgt.n	559e <_printf_float+0x48e>
    559a:	1849      	adds	r1, r1, r1
    559c:	1ac9      	subs	r1, r1, r3
    559e:	188a      	adds	r2, r1, r2
    55a0:	6122      	str	r2, [r4, #16]
    55a2:	9b11      	ldr	r3, [sp, #68]	; 0x44
    55a4:	2600      	movs	r6, #0
    55a6:	65a3      	str	r3, [r4, #88]	; 0x58
    55a8:	e64c      	b.n	5244 <_printf_float+0x134>
    55aa:	b015      	add	sp, #84	; 0x54
    55ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    55ae:	46c0      	nop			; (mov r8, r8)

000055b0 <_printf_common>:
    55b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    55b2:	0017      	movs	r7, r2
    55b4:	9301      	str	r3, [sp, #4]
    55b6:	688a      	ldr	r2, [r1, #8]
    55b8:	690b      	ldr	r3, [r1, #16]
    55ba:	9000      	str	r0, [sp, #0]
    55bc:	000c      	movs	r4, r1
    55be:	4293      	cmp	r3, r2
    55c0:	da00      	bge.n	55c4 <_printf_common+0x14>
    55c2:	0013      	movs	r3, r2
    55c4:	0022      	movs	r2, r4
    55c6:	603b      	str	r3, [r7, #0]
    55c8:	3243      	adds	r2, #67	; 0x43
    55ca:	7812      	ldrb	r2, [r2, #0]
    55cc:	2a00      	cmp	r2, #0
    55ce:	d001      	beq.n	55d4 <_printf_common+0x24>
    55d0:	3301      	adds	r3, #1
    55d2:	603b      	str	r3, [r7, #0]
    55d4:	6823      	ldr	r3, [r4, #0]
    55d6:	069b      	lsls	r3, r3, #26
    55d8:	d502      	bpl.n	55e0 <_printf_common+0x30>
    55da:	683b      	ldr	r3, [r7, #0]
    55dc:	3302      	adds	r3, #2
    55de:	603b      	str	r3, [r7, #0]
    55e0:	2506      	movs	r5, #6
    55e2:	6823      	ldr	r3, [r4, #0]
    55e4:	401d      	ands	r5, r3
    55e6:	d01e      	beq.n	5626 <_printf_common+0x76>
    55e8:	0023      	movs	r3, r4
    55ea:	3343      	adds	r3, #67	; 0x43
    55ec:	781b      	ldrb	r3, [r3, #0]
    55ee:	1e5a      	subs	r2, r3, #1
    55f0:	4193      	sbcs	r3, r2
    55f2:	6822      	ldr	r2, [r4, #0]
    55f4:	0692      	lsls	r2, r2, #26
    55f6:	d51c      	bpl.n	5632 <_printf_common+0x82>
    55f8:	2030      	movs	r0, #48	; 0x30
    55fa:	18e1      	adds	r1, r4, r3
    55fc:	3143      	adds	r1, #67	; 0x43
    55fe:	7008      	strb	r0, [r1, #0]
    5600:	0021      	movs	r1, r4
    5602:	1c5a      	adds	r2, r3, #1
    5604:	3145      	adds	r1, #69	; 0x45
    5606:	7809      	ldrb	r1, [r1, #0]
    5608:	18a2      	adds	r2, r4, r2
    560a:	3243      	adds	r2, #67	; 0x43
    560c:	3302      	adds	r3, #2
    560e:	7011      	strb	r1, [r2, #0]
    5610:	e00f      	b.n	5632 <_printf_common+0x82>
    5612:	0022      	movs	r2, r4
    5614:	2301      	movs	r3, #1
    5616:	3219      	adds	r2, #25
    5618:	9901      	ldr	r1, [sp, #4]
    561a:	9800      	ldr	r0, [sp, #0]
    561c:	9e08      	ldr	r6, [sp, #32]
    561e:	47b0      	blx	r6
    5620:	1c43      	adds	r3, r0, #1
    5622:	d00e      	beq.n	5642 <_printf_common+0x92>
    5624:	3501      	adds	r5, #1
    5626:	68e3      	ldr	r3, [r4, #12]
    5628:	683a      	ldr	r2, [r7, #0]
    562a:	1a9b      	subs	r3, r3, r2
    562c:	429d      	cmp	r5, r3
    562e:	dbf0      	blt.n	5612 <_printf_common+0x62>
    5630:	e7da      	b.n	55e8 <_printf_common+0x38>
    5632:	0022      	movs	r2, r4
    5634:	9901      	ldr	r1, [sp, #4]
    5636:	3243      	adds	r2, #67	; 0x43
    5638:	9800      	ldr	r0, [sp, #0]
    563a:	9d08      	ldr	r5, [sp, #32]
    563c:	47a8      	blx	r5
    563e:	1c43      	adds	r3, r0, #1
    5640:	d102      	bne.n	5648 <_printf_common+0x98>
    5642:	2001      	movs	r0, #1
    5644:	4240      	negs	r0, r0
    5646:	e020      	b.n	568a <_printf_common+0xda>
    5648:	2306      	movs	r3, #6
    564a:	6820      	ldr	r0, [r4, #0]
    564c:	68e1      	ldr	r1, [r4, #12]
    564e:	683a      	ldr	r2, [r7, #0]
    5650:	4003      	ands	r3, r0
    5652:	2500      	movs	r5, #0
    5654:	2b04      	cmp	r3, #4
    5656:	d103      	bne.n	5660 <_printf_common+0xb0>
    5658:	1a8d      	subs	r5, r1, r2
    565a:	43eb      	mvns	r3, r5
    565c:	17db      	asrs	r3, r3, #31
    565e:	401d      	ands	r5, r3
    5660:	68a3      	ldr	r3, [r4, #8]
    5662:	6922      	ldr	r2, [r4, #16]
    5664:	4293      	cmp	r3, r2
    5666:	dd01      	ble.n	566c <_printf_common+0xbc>
    5668:	1a9b      	subs	r3, r3, r2
    566a:	18ed      	adds	r5, r5, r3
    566c:	2700      	movs	r7, #0
    566e:	42bd      	cmp	r5, r7
    5670:	d00a      	beq.n	5688 <_printf_common+0xd8>
    5672:	0022      	movs	r2, r4
    5674:	2301      	movs	r3, #1
    5676:	321a      	adds	r2, #26
    5678:	9901      	ldr	r1, [sp, #4]
    567a:	9800      	ldr	r0, [sp, #0]
    567c:	9e08      	ldr	r6, [sp, #32]
    567e:	47b0      	blx	r6
    5680:	1c43      	adds	r3, r0, #1
    5682:	d0de      	beq.n	5642 <_printf_common+0x92>
    5684:	3701      	adds	r7, #1
    5686:	e7f2      	b.n	566e <_printf_common+0xbe>
    5688:	2000      	movs	r0, #0
    568a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

0000568c <_printf_i>:
    568c:	b5f0      	push	{r4, r5, r6, r7, lr}
    568e:	b08b      	sub	sp, #44	; 0x2c
    5690:	9206      	str	r2, [sp, #24]
    5692:	000a      	movs	r2, r1
    5694:	3243      	adds	r2, #67	; 0x43
    5696:	9307      	str	r3, [sp, #28]
    5698:	9005      	str	r0, [sp, #20]
    569a:	9204      	str	r2, [sp, #16]
    569c:	7e0a      	ldrb	r2, [r1, #24]
    569e:	000c      	movs	r4, r1
    56a0:	9b10      	ldr	r3, [sp, #64]	; 0x40
    56a2:	2a6e      	cmp	r2, #110	; 0x6e
    56a4:	d100      	bne.n	56a8 <_printf_i+0x1c>
    56a6:	e0ab      	b.n	5800 <_printf_i+0x174>
    56a8:	d811      	bhi.n	56ce <_printf_i+0x42>
    56aa:	2a63      	cmp	r2, #99	; 0x63
    56ac:	d022      	beq.n	56f4 <_printf_i+0x68>
    56ae:	d809      	bhi.n	56c4 <_printf_i+0x38>
    56b0:	2a00      	cmp	r2, #0
    56b2:	d100      	bne.n	56b6 <_printf_i+0x2a>
    56b4:	e0b5      	b.n	5822 <_printf_i+0x196>
    56b6:	2a58      	cmp	r2, #88	; 0x58
    56b8:	d000      	beq.n	56bc <_printf_i+0x30>
    56ba:	e0c5      	b.n	5848 <_printf_i+0x1bc>
    56bc:	3145      	adds	r1, #69	; 0x45
    56be:	700a      	strb	r2, [r1, #0]
    56c0:	4a81      	ldr	r2, [pc, #516]	; (58c8 <_printf_i+0x23c>)
    56c2:	e04f      	b.n	5764 <_printf_i+0xd8>
    56c4:	2a64      	cmp	r2, #100	; 0x64
    56c6:	d01d      	beq.n	5704 <_printf_i+0x78>
    56c8:	2a69      	cmp	r2, #105	; 0x69
    56ca:	d01b      	beq.n	5704 <_printf_i+0x78>
    56cc:	e0bc      	b.n	5848 <_printf_i+0x1bc>
    56ce:	2a73      	cmp	r2, #115	; 0x73
    56d0:	d100      	bne.n	56d4 <_printf_i+0x48>
    56d2:	e0aa      	b.n	582a <_printf_i+0x19e>
    56d4:	d809      	bhi.n	56ea <_printf_i+0x5e>
    56d6:	2a6f      	cmp	r2, #111	; 0x6f
    56d8:	d029      	beq.n	572e <_printf_i+0xa2>
    56da:	2a70      	cmp	r2, #112	; 0x70
    56dc:	d000      	beq.n	56e0 <_printf_i+0x54>
    56de:	e0b3      	b.n	5848 <_printf_i+0x1bc>
    56e0:	2220      	movs	r2, #32
    56e2:	6809      	ldr	r1, [r1, #0]
    56e4:	430a      	orrs	r2, r1
    56e6:	6022      	str	r2, [r4, #0]
    56e8:	e037      	b.n	575a <_printf_i+0xce>
    56ea:	2a75      	cmp	r2, #117	; 0x75
    56ec:	d01f      	beq.n	572e <_printf_i+0xa2>
    56ee:	2a78      	cmp	r2, #120	; 0x78
    56f0:	d033      	beq.n	575a <_printf_i+0xce>
    56f2:	e0a9      	b.n	5848 <_printf_i+0x1bc>
    56f4:	000e      	movs	r6, r1
    56f6:	681a      	ldr	r2, [r3, #0]
    56f8:	3642      	adds	r6, #66	; 0x42
    56fa:	1d11      	adds	r1, r2, #4
    56fc:	6019      	str	r1, [r3, #0]
    56fe:	6813      	ldr	r3, [r2, #0]
    5700:	7033      	strb	r3, [r6, #0]
    5702:	e0a4      	b.n	584e <_printf_i+0x1c2>
    5704:	6821      	ldr	r1, [r4, #0]
    5706:	681a      	ldr	r2, [r3, #0]
    5708:	0608      	lsls	r0, r1, #24
    570a:	d406      	bmi.n	571a <_printf_i+0x8e>
    570c:	0649      	lsls	r1, r1, #25
    570e:	d504      	bpl.n	571a <_printf_i+0x8e>
    5710:	1d11      	adds	r1, r2, #4
    5712:	6019      	str	r1, [r3, #0]
    5714:	2300      	movs	r3, #0
    5716:	5ed5      	ldrsh	r5, [r2, r3]
    5718:	e002      	b.n	5720 <_printf_i+0x94>
    571a:	1d11      	adds	r1, r2, #4
    571c:	6019      	str	r1, [r3, #0]
    571e:	6815      	ldr	r5, [r2, #0]
    5720:	2d00      	cmp	r5, #0
    5722:	da3b      	bge.n	579c <_printf_i+0x110>
    5724:	232d      	movs	r3, #45	; 0x2d
    5726:	9a04      	ldr	r2, [sp, #16]
    5728:	426d      	negs	r5, r5
    572a:	7013      	strb	r3, [r2, #0]
    572c:	e036      	b.n	579c <_printf_i+0x110>
    572e:	6821      	ldr	r1, [r4, #0]
    5730:	681a      	ldr	r2, [r3, #0]
    5732:	0608      	lsls	r0, r1, #24
    5734:	d406      	bmi.n	5744 <_printf_i+0xb8>
    5736:	0649      	lsls	r1, r1, #25
    5738:	d504      	bpl.n	5744 <_printf_i+0xb8>
    573a:	6815      	ldr	r5, [r2, #0]
    573c:	1d11      	adds	r1, r2, #4
    573e:	6019      	str	r1, [r3, #0]
    5740:	b2ad      	uxth	r5, r5
    5742:	e002      	b.n	574a <_printf_i+0xbe>
    5744:	1d11      	adds	r1, r2, #4
    5746:	6019      	str	r1, [r3, #0]
    5748:	6815      	ldr	r5, [r2, #0]
    574a:	4b5f      	ldr	r3, [pc, #380]	; (58c8 <_printf_i+0x23c>)
    574c:	7e22      	ldrb	r2, [r4, #24]
    574e:	9303      	str	r3, [sp, #12]
    5750:	2708      	movs	r7, #8
    5752:	2a6f      	cmp	r2, #111	; 0x6f
    5754:	d01d      	beq.n	5792 <_printf_i+0x106>
    5756:	270a      	movs	r7, #10
    5758:	e01b      	b.n	5792 <_printf_i+0x106>
    575a:	0022      	movs	r2, r4
    575c:	2178      	movs	r1, #120	; 0x78
    575e:	3245      	adds	r2, #69	; 0x45
    5760:	7011      	strb	r1, [r2, #0]
    5762:	4a5a      	ldr	r2, [pc, #360]	; (58cc <_printf_i+0x240>)
    5764:	6819      	ldr	r1, [r3, #0]
    5766:	9203      	str	r2, [sp, #12]
    5768:	1d08      	adds	r0, r1, #4
    576a:	6822      	ldr	r2, [r4, #0]
    576c:	6018      	str	r0, [r3, #0]
    576e:	680d      	ldr	r5, [r1, #0]
    5770:	0610      	lsls	r0, r2, #24
    5772:	d402      	bmi.n	577a <_printf_i+0xee>
    5774:	0650      	lsls	r0, r2, #25
    5776:	d500      	bpl.n	577a <_printf_i+0xee>
    5778:	b2ad      	uxth	r5, r5
    577a:	07d3      	lsls	r3, r2, #31
    577c:	d502      	bpl.n	5784 <_printf_i+0xf8>
    577e:	2320      	movs	r3, #32
    5780:	431a      	orrs	r2, r3
    5782:	6022      	str	r2, [r4, #0]
    5784:	2710      	movs	r7, #16
    5786:	2d00      	cmp	r5, #0
    5788:	d103      	bne.n	5792 <_printf_i+0x106>
    578a:	2320      	movs	r3, #32
    578c:	6822      	ldr	r2, [r4, #0]
    578e:	439a      	bics	r2, r3
    5790:	6022      	str	r2, [r4, #0]
    5792:	0023      	movs	r3, r4
    5794:	2200      	movs	r2, #0
    5796:	3343      	adds	r3, #67	; 0x43
    5798:	701a      	strb	r2, [r3, #0]
    579a:	e002      	b.n	57a2 <_printf_i+0x116>
    579c:	270a      	movs	r7, #10
    579e:	4b4a      	ldr	r3, [pc, #296]	; (58c8 <_printf_i+0x23c>)
    57a0:	9303      	str	r3, [sp, #12]
    57a2:	6863      	ldr	r3, [r4, #4]
    57a4:	60a3      	str	r3, [r4, #8]
    57a6:	2b00      	cmp	r3, #0
    57a8:	db09      	blt.n	57be <_printf_i+0x132>
    57aa:	2204      	movs	r2, #4
    57ac:	6821      	ldr	r1, [r4, #0]
    57ae:	4391      	bics	r1, r2
    57b0:	6021      	str	r1, [r4, #0]
    57b2:	2d00      	cmp	r5, #0
    57b4:	d105      	bne.n	57c2 <_printf_i+0x136>
    57b6:	9e04      	ldr	r6, [sp, #16]
    57b8:	2b00      	cmp	r3, #0
    57ba:	d011      	beq.n	57e0 <_printf_i+0x154>
    57bc:	e07b      	b.n	58b6 <_printf_i+0x22a>
    57be:	2d00      	cmp	r5, #0
    57c0:	d079      	beq.n	58b6 <_printf_i+0x22a>
    57c2:	9e04      	ldr	r6, [sp, #16]
    57c4:	0028      	movs	r0, r5
    57c6:	0039      	movs	r1, r7
    57c8:	f002 f9a8 	bl	7b1c <__aeabi_uidivmod>
    57cc:	9b03      	ldr	r3, [sp, #12]
    57ce:	3e01      	subs	r6, #1
    57d0:	5c5b      	ldrb	r3, [r3, r1]
    57d2:	0028      	movs	r0, r5
    57d4:	7033      	strb	r3, [r6, #0]
    57d6:	0039      	movs	r1, r7
    57d8:	f002 f91a 	bl	7a10 <__aeabi_uidiv>
    57dc:	1e05      	subs	r5, r0, #0
    57de:	d1f1      	bne.n	57c4 <_printf_i+0x138>
    57e0:	2f08      	cmp	r7, #8
    57e2:	d109      	bne.n	57f8 <_printf_i+0x16c>
    57e4:	6823      	ldr	r3, [r4, #0]
    57e6:	07db      	lsls	r3, r3, #31
    57e8:	d506      	bpl.n	57f8 <_printf_i+0x16c>
    57ea:	6863      	ldr	r3, [r4, #4]
    57ec:	6922      	ldr	r2, [r4, #16]
    57ee:	4293      	cmp	r3, r2
    57f0:	dc02      	bgt.n	57f8 <_printf_i+0x16c>
    57f2:	2330      	movs	r3, #48	; 0x30
    57f4:	3e01      	subs	r6, #1
    57f6:	7033      	strb	r3, [r6, #0]
    57f8:	9b04      	ldr	r3, [sp, #16]
    57fa:	1b9b      	subs	r3, r3, r6
    57fc:	6123      	str	r3, [r4, #16]
    57fe:	e02b      	b.n	5858 <_printf_i+0x1cc>
    5800:	6809      	ldr	r1, [r1, #0]
    5802:	681a      	ldr	r2, [r3, #0]
    5804:	0608      	lsls	r0, r1, #24
    5806:	d407      	bmi.n	5818 <_printf_i+0x18c>
    5808:	0649      	lsls	r1, r1, #25
    580a:	d505      	bpl.n	5818 <_printf_i+0x18c>
    580c:	1d11      	adds	r1, r2, #4
    580e:	6019      	str	r1, [r3, #0]
    5810:	6813      	ldr	r3, [r2, #0]
    5812:	8aa2      	ldrh	r2, [r4, #20]
    5814:	801a      	strh	r2, [r3, #0]
    5816:	e004      	b.n	5822 <_printf_i+0x196>
    5818:	1d11      	adds	r1, r2, #4
    581a:	6019      	str	r1, [r3, #0]
    581c:	6813      	ldr	r3, [r2, #0]
    581e:	6962      	ldr	r2, [r4, #20]
    5820:	601a      	str	r2, [r3, #0]
    5822:	2300      	movs	r3, #0
    5824:	9e04      	ldr	r6, [sp, #16]
    5826:	6123      	str	r3, [r4, #16]
    5828:	e016      	b.n	5858 <_printf_i+0x1cc>
    582a:	681a      	ldr	r2, [r3, #0]
    582c:	1d11      	adds	r1, r2, #4
    582e:	6019      	str	r1, [r3, #0]
    5830:	6816      	ldr	r6, [r2, #0]
    5832:	2100      	movs	r1, #0
    5834:	6862      	ldr	r2, [r4, #4]
    5836:	0030      	movs	r0, r6
    5838:	f001 faf6 	bl	6e28 <memchr>
    583c:	2800      	cmp	r0, #0
    583e:	d001      	beq.n	5844 <_printf_i+0x1b8>
    5840:	1b80      	subs	r0, r0, r6
    5842:	6060      	str	r0, [r4, #4]
    5844:	6863      	ldr	r3, [r4, #4]
    5846:	e003      	b.n	5850 <_printf_i+0x1c4>
    5848:	0026      	movs	r6, r4
    584a:	3642      	adds	r6, #66	; 0x42
    584c:	7032      	strb	r2, [r6, #0]
    584e:	2301      	movs	r3, #1
    5850:	6123      	str	r3, [r4, #16]
    5852:	2300      	movs	r3, #0
    5854:	9a04      	ldr	r2, [sp, #16]
    5856:	7013      	strb	r3, [r2, #0]
    5858:	9b07      	ldr	r3, [sp, #28]
    585a:	aa09      	add	r2, sp, #36	; 0x24
    585c:	9300      	str	r3, [sp, #0]
    585e:	0021      	movs	r1, r4
    5860:	9b06      	ldr	r3, [sp, #24]
    5862:	9805      	ldr	r0, [sp, #20]
    5864:	f7ff fea4 	bl	55b0 <_printf_common>
    5868:	1c43      	adds	r3, r0, #1
    586a:	d102      	bne.n	5872 <_printf_i+0x1e6>
    586c:	2001      	movs	r0, #1
    586e:	4240      	negs	r0, r0
    5870:	e027      	b.n	58c2 <_printf_i+0x236>
    5872:	6923      	ldr	r3, [r4, #16]
    5874:	0032      	movs	r2, r6
    5876:	9906      	ldr	r1, [sp, #24]
    5878:	9805      	ldr	r0, [sp, #20]
    587a:	9d07      	ldr	r5, [sp, #28]
    587c:	47a8      	blx	r5
    587e:	1c43      	adds	r3, r0, #1
    5880:	d0f4      	beq.n	586c <_printf_i+0x1e0>
    5882:	6823      	ldr	r3, [r4, #0]
    5884:	2500      	movs	r5, #0
    5886:	079b      	lsls	r3, r3, #30
    5888:	d40f      	bmi.n	58aa <_printf_i+0x21e>
    588a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    588c:	68e0      	ldr	r0, [r4, #12]
    588e:	4298      	cmp	r0, r3
    5890:	da17      	bge.n	58c2 <_printf_i+0x236>
    5892:	0018      	movs	r0, r3
    5894:	e015      	b.n	58c2 <_printf_i+0x236>
    5896:	0022      	movs	r2, r4
    5898:	2301      	movs	r3, #1
    589a:	3219      	adds	r2, #25
    589c:	9906      	ldr	r1, [sp, #24]
    589e:	9805      	ldr	r0, [sp, #20]
    58a0:	9e07      	ldr	r6, [sp, #28]
    58a2:	47b0      	blx	r6
    58a4:	1c43      	adds	r3, r0, #1
    58a6:	d0e1      	beq.n	586c <_printf_i+0x1e0>
    58a8:	3501      	adds	r5, #1
    58aa:	68e3      	ldr	r3, [r4, #12]
    58ac:	9a09      	ldr	r2, [sp, #36]	; 0x24
    58ae:	1a9b      	subs	r3, r3, r2
    58b0:	429d      	cmp	r5, r3
    58b2:	dbf0      	blt.n	5896 <_printf_i+0x20a>
    58b4:	e7e9      	b.n	588a <_printf_i+0x1fe>
    58b6:	0026      	movs	r6, r4
    58b8:	9b03      	ldr	r3, [sp, #12]
    58ba:	3642      	adds	r6, #66	; 0x42
    58bc:	781b      	ldrb	r3, [r3, #0]
    58be:	7033      	strb	r3, [r6, #0]
    58c0:	e78e      	b.n	57e0 <_printf_i+0x154>
    58c2:	b00b      	add	sp, #44	; 0x2c
    58c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    58c6:	46c0      	nop			; (mov r8, r8)
    58c8:	0000a68e 	.word	0x0000a68e
    58cc:	0000a69f 	.word	0x0000a69f

000058d0 <iprintf>:
    58d0:	b40f      	push	{r0, r1, r2, r3}
    58d2:	4b0b      	ldr	r3, [pc, #44]	; (5900 <iprintf+0x30>)
    58d4:	b513      	push	{r0, r1, r4, lr}
    58d6:	681c      	ldr	r4, [r3, #0]
    58d8:	2c00      	cmp	r4, #0
    58da:	d005      	beq.n	58e8 <iprintf+0x18>
    58dc:	69a3      	ldr	r3, [r4, #24]
    58de:	2b00      	cmp	r3, #0
    58e0:	d102      	bne.n	58e8 <iprintf+0x18>
    58e2:	0020      	movs	r0, r4
    58e4:	f001 f99a 	bl	6c1c <__sinit>
    58e8:	ab05      	add	r3, sp, #20
    58ea:	9a04      	ldr	r2, [sp, #16]
    58ec:	68a1      	ldr	r1, [r4, #8]
    58ee:	0020      	movs	r0, r4
    58f0:	9301      	str	r3, [sp, #4]
    58f2:	f001 fe61 	bl	75b8 <_vfiprintf_r>
    58f6:	bc16      	pop	{r1, r2, r4}
    58f8:	bc08      	pop	{r3}
    58fa:	b004      	add	sp, #16
    58fc:	4718      	bx	r3
    58fe:	46c0      	nop			; (mov r8, r8)
    5900:	2000006c 	.word	0x2000006c

00005904 <putchar>:
    5904:	4b08      	ldr	r3, [pc, #32]	; (5928 <putchar+0x24>)
    5906:	b570      	push	{r4, r5, r6, lr}
    5908:	681c      	ldr	r4, [r3, #0]
    590a:	0005      	movs	r5, r0
    590c:	2c00      	cmp	r4, #0
    590e:	d005      	beq.n	591c <putchar+0x18>
    5910:	69a3      	ldr	r3, [r4, #24]
    5912:	2b00      	cmp	r3, #0
    5914:	d102      	bne.n	591c <putchar+0x18>
    5916:	0020      	movs	r0, r4
    5918:	f001 f980 	bl	6c1c <__sinit>
    591c:	0029      	movs	r1, r5
    591e:	68a2      	ldr	r2, [r4, #8]
    5920:	0020      	movs	r0, r4
    5922:	f001 ff65 	bl	77f0 <_putc_r>
    5926:	bd70      	pop	{r4, r5, r6, pc}
    5928:	2000006c 	.word	0x2000006c

0000592c <_puts_r>:
    592c:	b570      	push	{r4, r5, r6, lr}
    592e:	0005      	movs	r5, r0
    5930:	000e      	movs	r6, r1
    5932:	2800      	cmp	r0, #0
    5934:	d004      	beq.n	5940 <_puts_r+0x14>
    5936:	6983      	ldr	r3, [r0, #24]
    5938:	2b00      	cmp	r3, #0
    593a:	d101      	bne.n	5940 <_puts_r+0x14>
    593c:	f001 f96e 	bl	6c1c <__sinit>
    5940:	69ab      	ldr	r3, [r5, #24]
    5942:	68ac      	ldr	r4, [r5, #8]
    5944:	2b00      	cmp	r3, #0
    5946:	d102      	bne.n	594e <_puts_r+0x22>
    5948:	0028      	movs	r0, r5
    594a:	f001 f967 	bl	6c1c <__sinit>
    594e:	4b25      	ldr	r3, [pc, #148]	; (59e4 <_puts_r+0xb8>)
    5950:	429c      	cmp	r4, r3
    5952:	d101      	bne.n	5958 <_puts_r+0x2c>
    5954:	686c      	ldr	r4, [r5, #4]
    5956:	e008      	b.n	596a <_puts_r+0x3e>
    5958:	4b23      	ldr	r3, [pc, #140]	; (59e8 <_puts_r+0xbc>)
    595a:	429c      	cmp	r4, r3
    595c:	d101      	bne.n	5962 <_puts_r+0x36>
    595e:	68ac      	ldr	r4, [r5, #8]
    5960:	e003      	b.n	596a <_puts_r+0x3e>
    5962:	4b22      	ldr	r3, [pc, #136]	; (59ec <_puts_r+0xc0>)
    5964:	429c      	cmp	r4, r3
    5966:	d100      	bne.n	596a <_puts_r+0x3e>
    5968:	68ec      	ldr	r4, [r5, #12]
    596a:	89a3      	ldrh	r3, [r4, #12]
    596c:	071b      	lsls	r3, r3, #28
    596e:	d502      	bpl.n	5976 <_puts_r+0x4a>
    5970:	6923      	ldr	r3, [r4, #16]
    5972:	2b00      	cmp	r3, #0
    5974:	d111      	bne.n	599a <_puts_r+0x6e>
    5976:	0021      	movs	r1, r4
    5978:	0028      	movs	r0, r5
    597a:	f000 f999 	bl	5cb0 <__swsetup_r>
    597e:	2800      	cmp	r0, #0
    5980:	d00b      	beq.n	599a <_puts_r+0x6e>
    5982:	2001      	movs	r0, #1
    5984:	4240      	negs	r0, r0
    5986:	e02b      	b.n	59e0 <_puts_r+0xb4>
    5988:	3b01      	subs	r3, #1
    598a:	3601      	adds	r6, #1
    598c:	60a3      	str	r3, [r4, #8]
    598e:	2b00      	cmp	r3, #0
    5990:	db08      	blt.n	59a4 <_puts_r+0x78>
    5992:	6823      	ldr	r3, [r4, #0]
    5994:	1c5a      	adds	r2, r3, #1
    5996:	6022      	str	r2, [r4, #0]
    5998:	7019      	strb	r1, [r3, #0]
    599a:	7831      	ldrb	r1, [r6, #0]
    599c:	68a3      	ldr	r3, [r4, #8]
    599e:	2900      	cmp	r1, #0
    59a0:	d1f2      	bne.n	5988 <_puts_r+0x5c>
    59a2:	e00b      	b.n	59bc <_puts_r+0x90>
    59a4:	69a2      	ldr	r2, [r4, #24]
    59a6:	4293      	cmp	r3, r2
    59a8:	db01      	blt.n	59ae <_puts_r+0x82>
    59aa:	290a      	cmp	r1, #10
    59ac:	d1f1      	bne.n	5992 <_puts_r+0x66>
    59ae:	0022      	movs	r2, r4
    59b0:	0028      	movs	r0, r5
    59b2:	f000 f925 	bl	5c00 <__swbuf_r>
    59b6:	1c43      	adds	r3, r0, #1
    59b8:	d1ef      	bne.n	599a <_puts_r+0x6e>
    59ba:	e7e2      	b.n	5982 <_puts_r+0x56>
    59bc:	3b01      	subs	r3, #1
    59be:	60a3      	str	r3, [r4, #8]
    59c0:	2b00      	cmp	r3, #0
    59c2:	da08      	bge.n	59d6 <_puts_r+0xaa>
    59c4:	0022      	movs	r2, r4
    59c6:	310a      	adds	r1, #10
    59c8:	0028      	movs	r0, r5
    59ca:	f000 f919 	bl	5c00 <__swbuf_r>
    59ce:	1c43      	adds	r3, r0, #1
    59d0:	d0d7      	beq.n	5982 <_puts_r+0x56>
    59d2:	200a      	movs	r0, #10
    59d4:	e004      	b.n	59e0 <_puts_r+0xb4>
    59d6:	200a      	movs	r0, #10
    59d8:	6823      	ldr	r3, [r4, #0]
    59da:	1c5a      	adds	r2, r3, #1
    59dc:	6022      	str	r2, [r4, #0]
    59de:	7018      	strb	r0, [r3, #0]
    59e0:	bd70      	pop	{r4, r5, r6, pc}
    59e2:	46c0      	nop			; (mov r8, r8)
    59e4:	0000a6c0 	.word	0x0000a6c0
    59e8:	0000a6e0 	.word	0x0000a6e0
    59ec:	0000a700 	.word	0x0000a700

000059f0 <puts>:
    59f0:	b510      	push	{r4, lr}
    59f2:	4b03      	ldr	r3, [pc, #12]	; (5a00 <puts+0x10>)
    59f4:	0001      	movs	r1, r0
    59f6:	6818      	ldr	r0, [r3, #0]
    59f8:	f7ff ff98 	bl	592c <_puts_r>
    59fc:	bd10      	pop	{r4, pc}
    59fe:	46c0      	nop			; (mov r8, r8)
    5a00:	2000006c 	.word	0x2000006c

00005a04 <rand>:
    5a04:	4b15      	ldr	r3, [pc, #84]	; (5a5c <rand+0x58>)
    5a06:	b510      	push	{r4, lr}
    5a08:	681c      	ldr	r4, [r3, #0]
    5a0a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    5a0c:	2b00      	cmp	r3, #0
    5a0e:	d115      	bne.n	5a3c <rand+0x38>
    5a10:	2018      	movs	r0, #24
    5a12:	f001 f9ff 	bl	6e14 <malloc>
    5a16:	4b12      	ldr	r3, [pc, #72]	; (5a60 <rand+0x5c>)
    5a18:	63a0      	str	r0, [r4, #56]	; 0x38
    5a1a:	8003      	strh	r3, [r0, #0]
    5a1c:	4b11      	ldr	r3, [pc, #68]	; (5a64 <rand+0x60>)
    5a1e:	2201      	movs	r2, #1
    5a20:	8043      	strh	r3, [r0, #2]
    5a22:	4b11      	ldr	r3, [pc, #68]	; (5a68 <rand+0x64>)
    5a24:	8083      	strh	r3, [r0, #4]
    5a26:	4b11      	ldr	r3, [pc, #68]	; (5a6c <rand+0x68>)
    5a28:	80c3      	strh	r3, [r0, #6]
    5a2a:	4b11      	ldr	r3, [pc, #68]	; (5a70 <rand+0x6c>)
    5a2c:	8103      	strh	r3, [r0, #8]
    5a2e:	2305      	movs	r3, #5
    5a30:	8143      	strh	r3, [r0, #10]
    5a32:	3306      	adds	r3, #6
    5a34:	8183      	strh	r3, [r0, #12]
    5a36:	2300      	movs	r3, #0
    5a38:	6102      	str	r2, [r0, #16]
    5a3a:	6143      	str	r3, [r0, #20]
    5a3c:	6ba4      	ldr	r4, [r4, #56]	; 0x38
    5a3e:	4a0d      	ldr	r2, [pc, #52]	; (5a74 <rand+0x70>)
    5a40:	6920      	ldr	r0, [r4, #16]
    5a42:	6961      	ldr	r1, [r4, #20]
    5a44:	4b0c      	ldr	r3, [pc, #48]	; (5a78 <rand+0x74>)
    5a46:	f002 f9d1 	bl	7dec <__aeabi_lmul>
    5a4a:	2201      	movs	r2, #1
    5a4c:	2300      	movs	r3, #0
    5a4e:	1880      	adds	r0, r0, r2
    5a50:	4159      	adcs	r1, r3
    5a52:	6120      	str	r0, [r4, #16]
    5a54:	6161      	str	r1, [r4, #20]
    5a56:	0048      	lsls	r0, r1, #1
    5a58:	0840      	lsrs	r0, r0, #1
    5a5a:	bd10      	pop	{r4, pc}
    5a5c:	2000006c 	.word	0x2000006c
    5a60:	0000330e 	.word	0x0000330e
    5a64:	ffffabcd 	.word	0xffffabcd
    5a68:	00001234 	.word	0x00001234
    5a6c:	ffffe66d 	.word	0xffffe66d
    5a70:	ffffdeec 	.word	0xffffdeec
    5a74:	4c957f2d 	.word	0x4c957f2d
    5a78:	5851f42d 	.word	0x5851f42d

00005a7c <setbuf>:
    5a7c:	424a      	negs	r2, r1
    5a7e:	414a      	adcs	r2, r1
    5a80:	2380      	movs	r3, #128	; 0x80
    5a82:	b510      	push	{r4, lr}
    5a84:	0052      	lsls	r2, r2, #1
    5a86:	00db      	lsls	r3, r3, #3
    5a88:	f000 f802 	bl	5a90 <setvbuf>
    5a8c:	bd10      	pop	{r4, pc}
	...

00005a90 <setvbuf>:
    5a90:	b5f0      	push	{r4, r5, r6, r7, lr}
    5a92:	001d      	movs	r5, r3
    5a94:	4b51      	ldr	r3, [pc, #324]	; (5bdc <setvbuf+0x14c>)
    5a96:	b085      	sub	sp, #20
    5a98:	681e      	ldr	r6, [r3, #0]
    5a9a:	0004      	movs	r4, r0
    5a9c:	000f      	movs	r7, r1
    5a9e:	9200      	str	r2, [sp, #0]
    5aa0:	2e00      	cmp	r6, #0
    5aa2:	d005      	beq.n	5ab0 <setvbuf+0x20>
    5aa4:	69b3      	ldr	r3, [r6, #24]
    5aa6:	2b00      	cmp	r3, #0
    5aa8:	d102      	bne.n	5ab0 <setvbuf+0x20>
    5aaa:	0030      	movs	r0, r6
    5aac:	f001 f8b6 	bl	6c1c <__sinit>
    5ab0:	4b4b      	ldr	r3, [pc, #300]	; (5be0 <setvbuf+0x150>)
    5ab2:	429c      	cmp	r4, r3
    5ab4:	d101      	bne.n	5aba <setvbuf+0x2a>
    5ab6:	6874      	ldr	r4, [r6, #4]
    5ab8:	e008      	b.n	5acc <setvbuf+0x3c>
    5aba:	4b4a      	ldr	r3, [pc, #296]	; (5be4 <setvbuf+0x154>)
    5abc:	429c      	cmp	r4, r3
    5abe:	d101      	bne.n	5ac4 <setvbuf+0x34>
    5ac0:	68b4      	ldr	r4, [r6, #8]
    5ac2:	e003      	b.n	5acc <setvbuf+0x3c>
    5ac4:	4b48      	ldr	r3, [pc, #288]	; (5be8 <setvbuf+0x158>)
    5ac6:	429c      	cmp	r4, r3
    5ac8:	d100      	bne.n	5acc <setvbuf+0x3c>
    5aca:	68f4      	ldr	r4, [r6, #12]
    5acc:	9b00      	ldr	r3, [sp, #0]
    5ace:	2b02      	cmp	r3, #2
    5ad0:	d005      	beq.n	5ade <setvbuf+0x4e>
    5ad2:	2b01      	cmp	r3, #1
    5ad4:	d900      	bls.n	5ad8 <setvbuf+0x48>
    5ad6:	e07c      	b.n	5bd2 <setvbuf+0x142>
    5ad8:	2d00      	cmp	r5, #0
    5ada:	da00      	bge.n	5ade <setvbuf+0x4e>
    5adc:	e079      	b.n	5bd2 <setvbuf+0x142>
    5ade:	0021      	movs	r1, r4
    5ae0:	0030      	movs	r0, r6
    5ae2:	f001 f82d 	bl	6b40 <_fflush_r>
    5ae6:	6b61      	ldr	r1, [r4, #52]	; 0x34
    5ae8:	2900      	cmp	r1, #0
    5aea:	d008      	beq.n	5afe <setvbuf+0x6e>
    5aec:	0023      	movs	r3, r4
    5aee:	3344      	adds	r3, #68	; 0x44
    5af0:	4299      	cmp	r1, r3
    5af2:	d002      	beq.n	5afa <setvbuf+0x6a>
    5af4:	0030      	movs	r0, r6
    5af6:	f001 fc9b 	bl	7430 <_free_r>
    5afa:	2300      	movs	r3, #0
    5afc:	6363      	str	r3, [r4, #52]	; 0x34
    5afe:	2300      	movs	r3, #0
    5b00:	61a3      	str	r3, [r4, #24]
    5b02:	6063      	str	r3, [r4, #4]
    5b04:	89a3      	ldrh	r3, [r4, #12]
    5b06:	061b      	lsls	r3, r3, #24
    5b08:	d503      	bpl.n	5b12 <setvbuf+0x82>
    5b0a:	6921      	ldr	r1, [r4, #16]
    5b0c:	0030      	movs	r0, r6
    5b0e:	f001 fc8f 	bl	7430 <_free_r>
    5b12:	89a2      	ldrh	r2, [r4, #12]
    5b14:	4b35      	ldr	r3, [pc, #212]	; (5bec <setvbuf+0x15c>)
    5b16:	4013      	ands	r3, r2
    5b18:	81a3      	strh	r3, [r4, #12]
    5b1a:	9b00      	ldr	r3, [sp, #0]
    5b1c:	2b02      	cmp	r3, #2
    5b1e:	d021      	beq.n	5b64 <setvbuf+0xd4>
    5b20:	ab03      	add	r3, sp, #12
    5b22:	aa02      	add	r2, sp, #8
    5b24:	0021      	movs	r1, r4
    5b26:	0030      	movs	r0, r6
    5b28:	f001 f910 	bl	6d4c <__swhatbuf_r>
    5b2c:	89a3      	ldrh	r3, [r4, #12]
    5b2e:	4318      	orrs	r0, r3
    5b30:	81a0      	strh	r0, [r4, #12]
    5b32:	2d00      	cmp	r5, #0
    5b34:	d101      	bne.n	5b3a <setvbuf+0xaa>
    5b36:	9d02      	ldr	r5, [sp, #8]
    5b38:	e001      	b.n	5b3e <setvbuf+0xae>
    5b3a:	2f00      	cmp	r7, #0
    5b3c:	d125      	bne.n	5b8a <setvbuf+0xfa>
    5b3e:	0028      	movs	r0, r5
    5b40:	f001 f968 	bl	6e14 <malloc>
    5b44:	9501      	str	r5, [sp, #4]
    5b46:	1e07      	subs	r7, r0, #0
    5b48:	d11a      	bne.n	5b80 <setvbuf+0xf0>
    5b4a:	9b02      	ldr	r3, [sp, #8]
    5b4c:	9301      	str	r3, [sp, #4]
    5b4e:	42ab      	cmp	r3, r5
    5b50:	d102      	bne.n	5b58 <setvbuf+0xc8>
    5b52:	2001      	movs	r0, #1
    5b54:	4240      	negs	r0, r0
    5b56:	e006      	b.n	5b66 <setvbuf+0xd6>
    5b58:	9801      	ldr	r0, [sp, #4]
    5b5a:	f001 f95b 	bl	6e14 <malloc>
    5b5e:	1e07      	subs	r7, r0, #0
    5b60:	d10e      	bne.n	5b80 <setvbuf+0xf0>
    5b62:	e7f6      	b.n	5b52 <setvbuf+0xc2>
    5b64:	2000      	movs	r0, #0
    5b66:	2202      	movs	r2, #2
    5b68:	89a3      	ldrh	r3, [r4, #12]
    5b6a:	4313      	orrs	r3, r2
    5b6c:	81a3      	strh	r3, [r4, #12]
    5b6e:	2300      	movs	r3, #0
    5b70:	60a3      	str	r3, [r4, #8]
    5b72:	0023      	movs	r3, r4
    5b74:	3347      	adds	r3, #71	; 0x47
    5b76:	6023      	str	r3, [r4, #0]
    5b78:	6123      	str	r3, [r4, #16]
    5b7a:	2301      	movs	r3, #1
    5b7c:	6163      	str	r3, [r4, #20]
    5b7e:	e02a      	b.n	5bd6 <setvbuf+0x146>
    5b80:	2280      	movs	r2, #128	; 0x80
    5b82:	89a3      	ldrh	r3, [r4, #12]
    5b84:	9d01      	ldr	r5, [sp, #4]
    5b86:	4313      	orrs	r3, r2
    5b88:	81a3      	strh	r3, [r4, #12]
    5b8a:	69b3      	ldr	r3, [r6, #24]
    5b8c:	2b00      	cmp	r3, #0
    5b8e:	d102      	bne.n	5b96 <setvbuf+0x106>
    5b90:	0030      	movs	r0, r6
    5b92:	f001 f843 	bl	6c1c <__sinit>
    5b96:	9b00      	ldr	r3, [sp, #0]
    5b98:	2b01      	cmp	r3, #1
    5b9a:	d103      	bne.n	5ba4 <setvbuf+0x114>
    5b9c:	89a3      	ldrh	r3, [r4, #12]
    5b9e:	9a00      	ldr	r2, [sp, #0]
    5ba0:	431a      	orrs	r2, r3
    5ba2:	81a2      	strh	r2, [r4, #12]
    5ba4:	2308      	movs	r3, #8
    5ba6:	89a2      	ldrh	r2, [r4, #12]
    5ba8:	6027      	str	r7, [r4, #0]
    5baa:	4013      	ands	r3, r2
    5bac:	6127      	str	r7, [r4, #16]
    5bae:	6165      	str	r5, [r4, #20]
    5bb0:	1e18      	subs	r0, r3, #0
    5bb2:	d00c      	beq.n	5bce <setvbuf+0x13e>
    5bb4:	2301      	movs	r3, #1
    5bb6:	401a      	ands	r2, r3
    5bb8:	2300      	movs	r3, #0
    5bba:	1e10      	subs	r0, r2, #0
    5bbc:	4298      	cmp	r0, r3
    5bbe:	d004      	beq.n	5bca <setvbuf+0x13a>
    5bc0:	426d      	negs	r5, r5
    5bc2:	60a3      	str	r3, [r4, #8]
    5bc4:	61a5      	str	r5, [r4, #24]
    5bc6:	0018      	movs	r0, r3
    5bc8:	e005      	b.n	5bd6 <setvbuf+0x146>
    5bca:	60a5      	str	r5, [r4, #8]
    5bcc:	e003      	b.n	5bd6 <setvbuf+0x146>
    5bce:	60a3      	str	r3, [r4, #8]
    5bd0:	e001      	b.n	5bd6 <setvbuf+0x146>
    5bd2:	2001      	movs	r0, #1
    5bd4:	4240      	negs	r0, r0
    5bd6:	b005      	add	sp, #20
    5bd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5bda:	46c0      	nop			; (mov r8, r8)
    5bdc:	2000006c 	.word	0x2000006c
    5be0:	0000a6c0 	.word	0x0000a6c0
    5be4:	0000a6e0 	.word	0x0000a6e0
    5be8:	0000a700 	.word	0x0000a700
    5bec:	fffff35c 	.word	0xfffff35c

00005bf0 <strlen>:
    5bf0:	2300      	movs	r3, #0
    5bf2:	5cc2      	ldrb	r2, [r0, r3]
    5bf4:	3301      	adds	r3, #1
    5bf6:	2a00      	cmp	r2, #0
    5bf8:	d1fb      	bne.n	5bf2 <strlen+0x2>
    5bfa:	1e58      	subs	r0, r3, #1
    5bfc:	4770      	bx	lr
	...

00005c00 <__swbuf_r>:
    5c00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5c02:	0005      	movs	r5, r0
    5c04:	000f      	movs	r7, r1
    5c06:	0014      	movs	r4, r2
    5c08:	2800      	cmp	r0, #0
    5c0a:	d004      	beq.n	5c16 <__swbuf_r+0x16>
    5c0c:	6983      	ldr	r3, [r0, #24]
    5c0e:	2b00      	cmp	r3, #0
    5c10:	d101      	bne.n	5c16 <__swbuf_r+0x16>
    5c12:	f001 f803 	bl	6c1c <__sinit>
    5c16:	4b23      	ldr	r3, [pc, #140]	; (5ca4 <__swbuf_r+0xa4>)
    5c18:	429c      	cmp	r4, r3
    5c1a:	d101      	bne.n	5c20 <__swbuf_r+0x20>
    5c1c:	686c      	ldr	r4, [r5, #4]
    5c1e:	e008      	b.n	5c32 <__swbuf_r+0x32>
    5c20:	4b21      	ldr	r3, [pc, #132]	; (5ca8 <__swbuf_r+0xa8>)
    5c22:	429c      	cmp	r4, r3
    5c24:	d101      	bne.n	5c2a <__swbuf_r+0x2a>
    5c26:	68ac      	ldr	r4, [r5, #8]
    5c28:	e003      	b.n	5c32 <__swbuf_r+0x32>
    5c2a:	4b20      	ldr	r3, [pc, #128]	; (5cac <__swbuf_r+0xac>)
    5c2c:	429c      	cmp	r4, r3
    5c2e:	d100      	bne.n	5c32 <__swbuf_r+0x32>
    5c30:	68ec      	ldr	r4, [r5, #12]
    5c32:	69a3      	ldr	r3, [r4, #24]
    5c34:	60a3      	str	r3, [r4, #8]
    5c36:	89a3      	ldrh	r3, [r4, #12]
    5c38:	071b      	lsls	r3, r3, #28
    5c3a:	d50a      	bpl.n	5c52 <__swbuf_r+0x52>
    5c3c:	6923      	ldr	r3, [r4, #16]
    5c3e:	2b00      	cmp	r3, #0
    5c40:	d007      	beq.n	5c52 <__swbuf_r+0x52>
    5c42:	6823      	ldr	r3, [r4, #0]
    5c44:	6922      	ldr	r2, [r4, #16]
    5c46:	b2fe      	uxtb	r6, r7
    5c48:	1a98      	subs	r0, r3, r2
    5c4a:	6963      	ldr	r3, [r4, #20]
    5c4c:	4298      	cmp	r0, r3
    5c4e:	db0f      	blt.n	5c70 <__swbuf_r+0x70>
    5c50:	e008      	b.n	5c64 <__swbuf_r+0x64>
    5c52:	0021      	movs	r1, r4
    5c54:	0028      	movs	r0, r5
    5c56:	f000 f82b 	bl	5cb0 <__swsetup_r>
    5c5a:	2800      	cmp	r0, #0
    5c5c:	d0f1      	beq.n	5c42 <__swbuf_r+0x42>
    5c5e:	2001      	movs	r0, #1
    5c60:	4240      	negs	r0, r0
    5c62:	e01d      	b.n	5ca0 <__swbuf_r+0xa0>
    5c64:	0021      	movs	r1, r4
    5c66:	0028      	movs	r0, r5
    5c68:	f000 ff6a 	bl	6b40 <_fflush_r>
    5c6c:	2800      	cmp	r0, #0
    5c6e:	d1f6      	bne.n	5c5e <__swbuf_r+0x5e>
    5c70:	68a3      	ldr	r3, [r4, #8]
    5c72:	3001      	adds	r0, #1
    5c74:	3b01      	subs	r3, #1
    5c76:	60a3      	str	r3, [r4, #8]
    5c78:	6823      	ldr	r3, [r4, #0]
    5c7a:	1c5a      	adds	r2, r3, #1
    5c7c:	6022      	str	r2, [r4, #0]
    5c7e:	701f      	strb	r7, [r3, #0]
    5c80:	6963      	ldr	r3, [r4, #20]
    5c82:	4298      	cmp	r0, r3
    5c84:	d005      	beq.n	5c92 <__swbuf_r+0x92>
    5c86:	89a3      	ldrh	r3, [r4, #12]
    5c88:	0030      	movs	r0, r6
    5c8a:	07db      	lsls	r3, r3, #31
    5c8c:	d508      	bpl.n	5ca0 <__swbuf_r+0xa0>
    5c8e:	2e0a      	cmp	r6, #10
    5c90:	d106      	bne.n	5ca0 <__swbuf_r+0xa0>
    5c92:	0021      	movs	r1, r4
    5c94:	0028      	movs	r0, r5
    5c96:	f000 ff53 	bl	6b40 <_fflush_r>
    5c9a:	2800      	cmp	r0, #0
    5c9c:	d1df      	bne.n	5c5e <__swbuf_r+0x5e>
    5c9e:	0030      	movs	r0, r6
    5ca0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5ca2:	46c0      	nop			; (mov r8, r8)
    5ca4:	0000a6c0 	.word	0x0000a6c0
    5ca8:	0000a6e0 	.word	0x0000a6e0
    5cac:	0000a700 	.word	0x0000a700

00005cb0 <__swsetup_r>:
    5cb0:	4b36      	ldr	r3, [pc, #216]	; (5d8c <__swsetup_r+0xdc>)
    5cb2:	b570      	push	{r4, r5, r6, lr}
    5cb4:	681d      	ldr	r5, [r3, #0]
    5cb6:	0006      	movs	r6, r0
    5cb8:	000c      	movs	r4, r1
    5cba:	2d00      	cmp	r5, #0
    5cbc:	d005      	beq.n	5cca <__swsetup_r+0x1a>
    5cbe:	69ab      	ldr	r3, [r5, #24]
    5cc0:	2b00      	cmp	r3, #0
    5cc2:	d102      	bne.n	5cca <__swsetup_r+0x1a>
    5cc4:	0028      	movs	r0, r5
    5cc6:	f000 ffa9 	bl	6c1c <__sinit>
    5cca:	4b31      	ldr	r3, [pc, #196]	; (5d90 <__swsetup_r+0xe0>)
    5ccc:	429c      	cmp	r4, r3
    5cce:	d101      	bne.n	5cd4 <__swsetup_r+0x24>
    5cd0:	686c      	ldr	r4, [r5, #4]
    5cd2:	e008      	b.n	5ce6 <__swsetup_r+0x36>
    5cd4:	4b2f      	ldr	r3, [pc, #188]	; (5d94 <__swsetup_r+0xe4>)
    5cd6:	429c      	cmp	r4, r3
    5cd8:	d101      	bne.n	5cde <__swsetup_r+0x2e>
    5cda:	68ac      	ldr	r4, [r5, #8]
    5cdc:	e003      	b.n	5ce6 <__swsetup_r+0x36>
    5cde:	4b2e      	ldr	r3, [pc, #184]	; (5d98 <__swsetup_r+0xe8>)
    5ce0:	429c      	cmp	r4, r3
    5ce2:	d100      	bne.n	5ce6 <__swsetup_r+0x36>
    5ce4:	68ec      	ldr	r4, [r5, #12]
    5ce6:	220c      	movs	r2, #12
    5ce8:	5ea3      	ldrsh	r3, [r4, r2]
    5cea:	b29a      	uxth	r2, r3
    5cec:	0711      	lsls	r1, r2, #28
    5cee:	d423      	bmi.n	5d38 <__swsetup_r+0x88>
    5cf0:	06d1      	lsls	r1, r2, #27
    5cf2:	d407      	bmi.n	5d04 <__swsetup_r+0x54>
    5cf4:	2209      	movs	r2, #9
    5cf6:	2001      	movs	r0, #1
    5cf8:	6032      	str	r2, [r6, #0]
    5cfa:	3237      	adds	r2, #55	; 0x37
    5cfc:	4313      	orrs	r3, r2
    5cfe:	81a3      	strh	r3, [r4, #12]
    5d00:	4240      	negs	r0, r0
    5d02:	e042      	b.n	5d8a <__swsetup_r+0xda>
    5d04:	0753      	lsls	r3, r2, #29
    5d06:	d513      	bpl.n	5d30 <__swsetup_r+0x80>
    5d08:	6b61      	ldr	r1, [r4, #52]	; 0x34
    5d0a:	2900      	cmp	r1, #0
    5d0c:	d008      	beq.n	5d20 <__swsetup_r+0x70>
    5d0e:	0023      	movs	r3, r4
    5d10:	3344      	adds	r3, #68	; 0x44
    5d12:	4299      	cmp	r1, r3
    5d14:	d002      	beq.n	5d1c <__swsetup_r+0x6c>
    5d16:	0030      	movs	r0, r6
    5d18:	f001 fb8a 	bl	7430 <_free_r>
    5d1c:	2300      	movs	r3, #0
    5d1e:	6363      	str	r3, [r4, #52]	; 0x34
    5d20:	2224      	movs	r2, #36	; 0x24
    5d22:	89a3      	ldrh	r3, [r4, #12]
    5d24:	4393      	bics	r3, r2
    5d26:	81a3      	strh	r3, [r4, #12]
    5d28:	2300      	movs	r3, #0
    5d2a:	6063      	str	r3, [r4, #4]
    5d2c:	6923      	ldr	r3, [r4, #16]
    5d2e:	6023      	str	r3, [r4, #0]
    5d30:	2208      	movs	r2, #8
    5d32:	89a3      	ldrh	r3, [r4, #12]
    5d34:	4313      	orrs	r3, r2
    5d36:	81a3      	strh	r3, [r4, #12]
    5d38:	6923      	ldr	r3, [r4, #16]
    5d3a:	2b00      	cmp	r3, #0
    5d3c:	d10b      	bne.n	5d56 <__swsetup_r+0xa6>
    5d3e:	23a0      	movs	r3, #160	; 0xa0
    5d40:	89a2      	ldrh	r2, [r4, #12]
    5d42:	009b      	lsls	r3, r3, #2
    5d44:	4013      	ands	r3, r2
    5d46:	2280      	movs	r2, #128	; 0x80
    5d48:	0092      	lsls	r2, r2, #2
    5d4a:	4293      	cmp	r3, r2
    5d4c:	d003      	beq.n	5d56 <__swsetup_r+0xa6>
    5d4e:	0021      	movs	r1, r4
    5d50:	0030      	movs	r0, r6
    5d52:	f001 f821 	bl	6d98 <__smakebuf_r>
    5d56:	2301      	movs	r3, #1
    5d58:	89a2      	ldrh	r2, [r4, #12]
    5d5a:	4013      	ands	r3, r2
    5d5c:	d005      	beq.n	5d6a <__swsetup_r+0xba>
    5d5e:	2300      	movs	r3, #0
    5d60:	60a3      	str	r3, [r4, #8]
    5d62:	6963      	ldr	r3, [r4, #20]
    5d64:	425b      	negs	r3, r3
    5d66:	61a3      	str	r3, [r4, #24]
    5d68:	e003      	b.n	5d72 <__swsetup_r+0xc2>
    5d6a:	0792      	lsls	r2, r2, #30
    5d6c:	d400      	bmi.n	5d70 <__swsetup_r+0xc0>
    5d6e:	6963      	ldr	r3, [r4, #20]
    5d70:	60a3      	str	r3, [r4, #8]
    5d72:	2000      	movs	r0, #0
    5d74:	6923      	ldr	r3, [r4, #16]
    5d76:	4283      	cmp	r3, r0
    5d78:	d107      	bne.n	5d8a <__swsetup_r+0xda>
    5d7a:	220c      	movs	r2, #12
    5d7c:	5ea3      	ldrsh	r3, [r4, r2]
    5d7e:	061a      	lsls	r2, r3, #24
    5d80:	d503      	bpl.n	5d8a <__swsetup_r+0xda>
    5d82:	2240      	movs	r2, #64	; 0x40
    5d84:	4313      	orrs	r3, r2
    5d86:	81a3      	strh	r3, [r4, #12]
    5d88:	3801      	subs	r0, #1
    5d8a:	bd70      	pop	{r4, r5, r6, pc}
    5d8c:	2000006c 	.word	0x2000006c
    5d90:	0000a6c0 	.word	0x0000a6c0
    5d94:	0000a6e0 	.word	0x0000a6e0
    5d98:	0000a700 	.word	0x0000a700

00005d9c <quorem>:
    5d9c:	b5f0      	push	{r4, r5, r6, r7, lr}
    5d9e:	6903      	ldr	r3, [r0, #16]
    5da0:	690c      	ldr	r4, [r1, #16]
    5da2:	b089      	sub	sp, #36	; 0x24
    5da4:	0007      	movs	r7, r0
    5da6:	9105      	str	r1, [sp, #20]
    5da8:	2600      	movs	r6, #0
    5daa:	429c      	cmp	r4, r3
    5dac:	dc79      	bgt.n	5ea2 <quorem+0x106>
    5dae:	000b      	movs	r3, r1
    5db0:	3c01      	subs	r4, #1
    5db2:	3314      	adds	r3, #20
    5db4:	00a5      	lsls	r5, r4, #2
    5db6:	9303      	str	r3, [sp, #12]
    5db8:	195b      	adds	r3, r3, r5
    5dba:	9304      	str	r3, [sp, #16]
    5dbc:	0003      	movs	r3, r0
    5dbe:	3314      	adds	r3, #20
    5dc0:	9302      	str	r3, [sp, #8]
    5dc2:	195d      	adds	r5, r3, r5
    5dc4:	9b04      	ldr	r3, [sp, #16]
    5dc6:	6828      	ldr	r0, [r5, #0]
    5dc8:	681b      	ldr	r3, [r3, #0]
    5dca:	1c59      	adds	r1, r3, #1
    5dcc:	9301      	str	r3, [sp, #4]
    5dce:	f001 fe1f 	bl	7a10 <__aeabi_uidiv>
    5dd2:	9001      	str	r0, [sp, #4]
    5dd4:	42b0      	cmp	r0, r6
    5dd6:	d033      	beq.n	5e40 <quorem+0xa4>
    5dd8:	9b03      	ldr	r3, [sp, #12]
    5dda:	9802      	ldr	r0, [sp, #8]
    5ddc:	469c      	mov	ip, r3
    5dde:	9606      	str	r6, [sp, #24]
    5de0:	4663      	mov	r3, ip
    5de2:	cb04      	ldmia	r3!, {r2}
    5de4:	469c      	mov	ip, r3
    5de6:	9b01      	ldr	r3, [sp, #4]
    5de8:	b291      	uxth	r1, r2
    5dea:	4359      	muls	r1, r3
    5dec:	0c12      	lsrs	r2, r2, #16
    5dee:	435a      	muls	r2, r3
    5df0:	1989      	adds	r1, r1, r6
    5df2:	0c0b      	lsrs	r3, r1, #16
    5df4:	18d3      	adds	r3, r2, r3
    5df6:	9307      	str	r3, [sp, #28]
    5df8:	9a06      	ldr	r2, [sp, #24]
    5dfa:	0c1e      	lsrs	r6, r3, #16
    5dfc:	8803      	ldrh	r3, [r0, #0]
    5dfe:	b289      	uxth	r1, r1
    5e00:	189b      	adds	r3, r3, r2
    5e02:	6802      	ldr	r2, [r0, #0]
    5e04:	1a5b      	subs	r3, r3, r1
    5e06:	0c11      	lsrs	r1, r2, #16
    5e08:	466a      	mov	r2, sp
    5e0a:	8b92      	ldrh	r2, [r2, #28]
    5e0c:	1a8a      	subs	r2, r1, r2
    5e0e:	1419      	asrs	r1, r3, #16
    5e10:	1852      	adds	r2, r2, r1
    5e12:	1411      	asrs	r1, r2, #16
    5e14:	b29b      	uxth	r3, r3
    5e16:	0412      	lsls	r2, r2, #16
    5e18:	4313      	orrs	r3, r2
    5e1a:	c008      	stmia	r0!, {r3}
    5e1c:	9b04      	ldr	r3, [sp, #16]
    5e1e:	9106      	str	r1, [sp, #24]
    5e20:	4563      	cmp	r3, ip
    5e22:	d2dd      	bcs.n	5de0 <quorem+0x44>
    5e24:	682b      	ldr	r3, [r5, #0]
    5e26:	2b00      	cmp	r3, #0
    5e28:	d10a      	bne.n	5e40 <quorem+0xa4>
    5e2a:	9b02      	ldr	r3, [sp, #8]
    5e2c:	3d04      	subs	r5, #4
    5e2e:	42ab      	cmp	r3, r5
    5e30:	d301      	bcc.n	5e36 <quorem+0x9a>
    5e32:	613c      	str	r4, [r7, #16]
    5e34:	e004      	b.n	5e40 <quorem+0xa4>
    5e36:	682b      	ldr	r3, [r5, #0]
    5e38:	2b00      	cmp	r3, #0
    5e3a:	d1fa      	bne.n	5e32 <quorem+0x96>
    5e3c:	3c01      	subs	r4, #1
    5e3e:	e7f4      	b.n	5e2a <quorem+0x8e>
    5e40:	9905      	ldr	r1, [sp, #20]
    5e42:	0038      	movs	r0, r7
    5e44:	f001 fa0c 	bl	7260 <__mcmp>
    5e48:	2800      	cmp	r0, #0
    5e4a:	db29      	blt.n	5ea0 <quorem+0x104>
    5e4c:	2000      	movs	r0, #0
    5e4e:	9b01      	ldr	r3, [sp, #4]
    5e50:	9902      	ldr	r1, [sp, #8]
    5e52:	3301      	adds	r3, #1
    5e54:	9a03      	ldr	r2, [sp, #12]
    5e56:	9301      	str	r3, [sp, #4]
    5e58:	ca40      	ldmia	r2!, {r6}
    5e5a:	880b      	ldrh	r3, [r1, #0]
    5e5c:	1818      	adds	r0, r3, r0
    5e5e:	b2b3      	uxth	r3, r6
    5e60:	1ac3      	subs	r3, r0, r3
    5e62:	6808      	ldr	r0, [r1, #0]
    5e64:	0c36      	lsrs	r6, r6, #16
    5e66:	0c00      	lsrs	r0, r0, #16
    5e68:	1b80      	subs	r0, r0, r6
    5e6a:	141d      	asrs	r5, r3, #16
    5e6c:	1945      	adds	r5, r0, r5
    5e6e:	1428      	asrs	r0, r5, #16
    5e70:	b29b      	uxth	r3, r3
    5e72:	042d      	lsls	r5, r5, #16
    5e74:	432b      	orrs	r3, r5
    5e76:	c108      	stmia	r1!, {r3}
    5e78:	9b04      	ldr	r3, [sp, #16]
    5e7a:	4293      	cmp	r3, r2
    5e7c:	d2ec      	bcs.n	5e58 <quorem+0xbc>
    5e7e:	9a02      	ldr	r2, [sp, #8]
    5e80:	00a3      	lsls	r3, r4, #2
    5e82:	18d3      	adds	r3, r2, r3
    5e84:	681a      	ldr	r2, [r3, #0]
    5e86:	2a00      	cmp	r2, #0
    5e88:	d10a      	bne.n	5ea0 <quorem+0x104>
    5e8a:	9a02      	ldr	r2, [sp, #8]
    5e8c:	3b04      	subs	r3, #4
    5e8e:	429a      	cmp	r2, r3
    5e90:	d301      	bcc.n	5e96 <quorem+0xfa>
    5e92:	613c      	str	r4, [r7, #16]
    5e94:	e004      	b.n	5ea0 <quorem+0x104>
    5e96:	681a      	ldr	r2, [r3, #0]
    5e98:	2a00      	cmp	r2, #0
    5e9a:	d1fa      	bne.n	5e92 <quorem+0xf6>
    5e9c:	3c01      	subs	r4, #1
    5e9e:	e7f4      	b.n	5e8a <quorem+0xee>
    5ea0:	9e01      	ldr	r6, [sp, #4]
    5ea2:	0030      	movs	r0, r6
    5ea4:	b009      	add	sp, #36	; 0x24
    5ea6:	bdf0      	pop	{r4, r5, r6, r7, pc}

00005ea8 <_dtoa_r>:
    5ea8:	b5f0      	push	{r4, r5, r6, r7, lr}
    5eaa:	0016      	movs	r6, r2
    5eac:	001f      	movs	r7, r3
    5eae:	6a44      	ldr	r4, [r0, #36]	; 0x24
    5eb0:	b09d      	sub	sp, #116	; 0x74
    5eb2:	9004      	str	r0, [sp, #16]
    5eb4:	9d25      	ldr	r5, [sp, #148]	; 0x94
    5eb6:	9606      	str	r6, [sp, #24]
    5eb8:	9707      	str	r7, [sp, #28]
    5eba:	2c00      	cmp	r4, #0
    5ebc:	d108      	bne.n	5ed0 <_dtoa_r+0x28>
    5ebe:	2010      	movs	r0, #16
    5ec0:	f000 ffa8 	bl	6e14 <malloc>
    5ec4:	9b04      	ldr	r3, [sp, #16]
    5ec6:	6258      	str	r0, [r3, #36]	; 0x24
    5ec8:	6044      	str	r4, [r0, #4]
    5eca:	6084      	str	r4, [r0, #8]
    5ecc:	6004      	str	r4, [r0, #0]
    5ece:	60c4      	str	r4, [r0, #12]
    5ed0:	9b04      	ldr	r3, [sp, #16]
    5ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    5ed4:	6819      	ldr	r1, [r3, #0]
    5ed6:	2900      	cmp	r1, #0
    5ed8:	d00b      	beq.n	5ef2 <_dtoa_r+0x4a>
    5eda:	685a      	ldr	r2, [r3, #4]
    5edc:	2301      	movs	r3, #1
    5ede:	4093      	lsls	r3, r2
    5ee0:	604a      	str	r2, [r1, #4]
    5ee2:	608b      	str	r3, [r1, #8]
    5ee4:	9804      	ldr	r0, [sp, #16]
    5ee6:	f000 ffe2 	bl	6eae <_Bfree>
    5eea:	2200      	movs	r2, #0
    5eec:	9b04      	ldr	r3, [sp, #16]
    5eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    5ef0:	601a      	str	r2, [r3, #0]
    5ef2:	9b07      	ldr	r3, [sp, #28]
    5ef4:	2b00      	cmp	r3, #0
    5ef6:	da05      	bge.n	5f04 <_dtoa_r+0x5c>
    5ef8:	2301      	movs	r3, #1
    5efa:	602b      	str	r3, [r5, #0]
    5efc:	007b      	lsls	r3, r7, #1
    5efe:	085b      	lsrs	r3, r3, #1
    5f00:	9307      	str	r3, [sp, #28]
    5f02:	e001      	b.n	5f08 <_dtoa_r+0x60>
    5f04:	2300      	movs	r3, #0
    5f06:	602b      	str	r3, [r5, #0]
    5f08:	9c07      	ldr	r4, [sp, #28]
    5f0a:	4bc8      	ldr	r3, [pc, #800]	; (622c <_dtoa_r+0x384>)
    5f0c:	0022      	movs	r2, r4
    5f0e:	9319      	str	r3, [sp, #100]	; 0x64
    5f10:	401a      	ands	r2, r3
    5f12:	429a      	cmp	r2, r3
    5f14:	d119      	bne.n	5f4a <_dtoa_r+0xa2>
    5f16:	4bc6      	ldr	r3, [pc, #792]	; (6230 <_dtoa_r+0x388>)
    5f18:	9a24      	ldr	r2, [sp, #144]	; 0x90
    5f1a:	6013      	str	r3, [r2, #0]
    5f1c:	9a06      	ldr	r2, [sp, #24]
    5f1e:	4bc5      	ldr	r3, [pc, #788]	; (6234 <_dtoa_r+0x38c>)
    5f20:	2a00      	cmp	r2, #0
    5f22:	d102      	bne.n	5f2a <_dtoa_r+0x82>
    5f24:	0324      	lsls	r4, r4, #12
    5f26:	d100      	bne.n	5f2a <_dtoa_r+0x82>
    5f28:	4bc3      	ldr	r3, [pc, #780]	; (6238 <_dtoa_r+0x390>)
    5f2a:	9a26      	ldr	r2, [sp, #152]	; 0x98
    5f2c:	0018      	movs	r0, r3
    5f2e:	2a00      	cmp	r2, #0
    5f30:	d101      	bne.n	5f36 <_dtoa_r+0x8e>
    5f32:	f000 fd7d 	bl	6a30 <_dtoa_r+0xb88>
    5f36:	78d9      	ldrb	r1, [r3, #3]
    5f38:	1cda      	adds	r2, r3, #3
    5f3a:	2900      	cmp	r1, #0
    5f3c:	d000      	beq.n	5f40 <_dtoa_r+0x98>
    5f3e:	3205      	adds	r2, #5
    5f40:	9926      	ldr	r1, [sp, #152]	; 0x98
    5f42:	0018      	movs	r0, r3
    5f44:	600a      	str	r2, [r1, #0]
    5f46:	f000 fd73 	bl	6a30 <_dtoa_r+0xb88>
    5f4a:	9e06      	ldr	r6, [sp, #24]
    5f4c:	9f07      	ldr	r7, [sp, #28]
    5f4e:	2200      	movs	r2, #0
    5f50:	2300      	movs	r3, #0
    5f52:	0030      	movs	r0, r6
    5f54:	0039      	movs	r1, r7
    5f56:	f001 fee1 	bl	7d1c <__aeabi_dcmpeq>
    5f5a:	1e05      	subs	r5, r0, #0
    5f5c:	d00e      	beq.n	5f7c <_dtoa_r+0xd4>
    5f5e:	2301      	movs	r3, #1
    5f60:	9a24      	ldr	r2, [sp, #144]	; 0x90
    5f62:	6013      	str	r3, [r2, #0]
    5f64:	4bb5      	ldr	r3, [pc, #724]	; (623c <_dtoa_r+0x394>)
    5f66:	9a26      	ldr	r2, [sp, #152]	; 0x98
    5f68:	0018      	movs	r0, r3
    5f6a:	2a00      	cmp	r2, #0
    5f6c:	d101      	bne.n	5f72 <_dtoa_r+0xca>
    5f6e:	f000 fd5f 	bl	6a30 <_dtoa_r+0xb88>
    5f72:	4ab3      	ldr	r2, [pc, #716]	; (6240 <_dtoa_r+0x398>)
    5f74:	9926      	ldr	r1, [sp, #152]	; 0x98
    5f76:	600a      	str	r2, [r1, #0]
    5f78:	f000 fd5a 	bl	6a30 <_dtoa_r+0xb88>
    5f7c:	ab1a      	add	r3, sp, #104	; 0x68
    5f7e:	9301      	str	r3, [sp, #4]
    5f80:	ab1b      	add	r3, sp, #108	; 0x6c
    5f82:	9300      	str	r3, [sp, #0]
    5f84:	0032      	movs	r2, r6
    5f86:	003b      	movs	r3, r7
    5f88:	9804      	ldr	r0, [sp, #16]
    5f8a:	f001 f9ef 	bl	736c <__d2b>
    5f8e:	0063      	lsls	r3, r4, #1
    5f90:	9005      	str	r0, [sp, #20]
    5f92:	0d5b      	lsrs	r3, r3, #21
    5f94:	d009      	beq.n	5faa <_dtoa_r+0x102>
    5f96:	033a      	lsls	r2, r7, #12
    5f98:	4caa      	ldr	r4, [pc, #680]	; (6244 <_dtoa_r+0x39c>)
    5f9a:	0b12      	lsrs	r2, r2, #12
    5f9c:	4314      	orrs	r4, r2
    5f9e:	4aaa      	ldr	r2, [pc, #680]	; (6248 <_dtoa_r+0x3a0>)
    5fa0:	0030      	movs	r0, r6
    5fa2:	0021      	movs	r1, r4
    5fa4:	189e      	adds	r6, r3, r2
    5fa6:	9517      	str	r5, [sp, #92]	; 0x5c
    5fa8:	e01a      	b.n	5fe0 <_dtoa_r+0x138>
    5faa:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    5fac:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
    5fae:	189e      	adds	r6, r3, r2
    5fb0:	4ba6      	ldr	r3, [pc, #664]	; (624c <_dtoa_r+0x3a4>)
    5fb2:	18f3      	adds	r3, r6, r3
    5fb4:	2b20      	cmp	r3, #32
    5fb6:	dd08      	ble.n	5fca <_dtoa_r+0x122>
    5fb8:	4aa5      	ldr	r2, [pc, #660]	; (6250 <_dtoa_r+0x3a8>)
    5fba:	9806      	ldr	r0, [sp, #24]
    5fbc:	18b2      	adds	r2, r6, r2
    5fbe:	40d0      	lsrs	r0, r2
    5fc0:	2240      	movs	r2, #64	; 0x40
    5fc2:	1ad3      	subs	r3, r2, r3
    5fc4:	409c      	lsls	r4, r3
    5fc6:	4320      	orrs	r0, r4
    5fc8:	e003      	b.n	5fd2 <_dtoa_r+0x12a>
    5fca:	2220      	movs	r2, #32
    5fcc:	9806      	ldr	r0, [sp, #24]
    5fce:	1ad3      	subs	r3, r2, r3
    5fd0:	4098      	lsls	r0, r3
    5fd2:	f004 f989 	bl	a2e8 <__aeabi_ui2d>
    5fd6:	2301      	movs	r3, #1
    5fd8:	4c9e      	ldr	r4, [pc, #632]	; (6254 <_dtoa_r+0x3ac>)
    5fda:	3e01      	subs	r6, #1
    5fdc:	1909      	adds	r1, r1, r4
    5fde:	9317      	str	r3, [sp, #92]	; 0x5c
    5fe0:	2200      	movs	r2, #0
    5fe2:	4b9d      	ldr	r3, [pc, #628]	; (6258 <_dtoa_r+0x3b0>)
    5fe4:	f003 fd94 	bl	9b10 <__aeabi_dsub>
    5fe8:	4a9c      	ldr	r2, [pc, #624]	; (625c <_dtoa_r+0x3b4>)
    5fea:	4b9d      	ldr	r3, [pc, #628]	; (6260 <_dtoa_r+0x3b8>)
    5fec:	f003 fb16 	bl	961c <__aeabi_dmul>
    5ff0:	4a9c      	ldr	r2, [pc, #624]	; (6264 <_dtoa_r+0x3bc>)
    5ff2:	4b9d      	ldr	r3, [pc, #628]	; (6268 <_dtoa_r+0x3c0>)
    5ff4:	f002 fbc2 	bl	877c <__aeabi_dadd>
    5ff8:	0004      	movs	r4, r0
    5ffa:	0030      	movs	r0, r6
    5ffc:	000d      	movs	r5, r1
    5ffe:	f004 f931 	bl	a264 <__aeabi_i2d>
    6002:	4a9a      	ldr	r2, [pc, #616]	; (626c <_dtoa_r+0x3c4>)
    6004:	4b9a      	ldr	r3, [pc, #616]	; (6270 <_dtoa_r+0x3c8>)
    6006:	f003 fb09 	bl	961c <__aeabi_dmul>
    600a:	0002      	movs	r2, r0
    600c:	000b      	movs	r3, r1
    600e:	0020      	movs	r0, r4
    6010:	0029      	movs	r1, r5
    6012:	f002 fbb3 	bl	877c <__aeabi_dadd>
    6016:	0004      	movs	r4, r0
    6018:	000d      	movs	r5, r1
    601a:	f004 f8ed 	bl	a1f8 <__aeabi_d2iz>
    601e:	2200      	movs	r2, #0
    6020:	9003      	str	r0, [sp, #12]
    6022:	2300      	movs	r3, #0
    6024:	0020      	movs	r0, r4
    6026:	0029      	movs	r1, r5
    6028:	f001 fe7e 	bl	7d28 <__aeabi_dcmplt>
    602c:	2800      	cmp	r0, #0
    602e:	d00d      	beq.n	604c <_dtoa_r+0x1a4>
    6030:	9803      	ldr	r0, [sp, #12]
    6032:	f004 f917 	bl	a264 <__aeabi_i2d>
    6036:	0002      	movs	r2, r0
    6038:	000b      	movs	r3, r1
    603a:	0020      	movs	r0, r4
    603c:	0029      	movs	r1, r5
    603e:	f001 fe6d 	bl	7d1c <__aeabi_dcmpeq>
    6042:	4243      	negs	r3, r0
    6044:	4143      	adcs	r3, r0
    6046:	9a03      	ldr	r2, [sp, #12]
    6048:	1ad3      	subs	r3, r2, r3
    604a:	9303      	str	r3, [sp, #12]
    604c:	2301      	movs	r3, #1
    604e:	9316      	str	r3, [sp, #88]	; 0x58
    6050:	9b03      	ldr	r3, [sp, #12]
    6052:	2b16      	cmp	r3, #22
    6054:	d811      	bhi.n	607a <_dtoa_r+0x1d2>
    6056:	4987      	ldr	r1, [pc, #540]	; (6274 <_dtoa_r+0x3cc>)
    6058:	00db      	lsls	r3, r3, #3
    605a:	18c9      	adds	r1, r1, r3
    605c:	6808      	ldr	r0, [r1, #0]
    605e:	6849      	ldr	r1, [r1, #4]
    6060:	9a06      	ldr	r2, [sp, #24]
    6062:	9b07      	ldr	r3, [sp, #28]
    6064:	f001 fe74 	bl	7d50 <__aeabi_dcmpgt>
    6068:	2800      	cmp	r0, #0
    606a:	d005      	beq.n	6078 <_dtoa_r+0x1d0>
    606c:	9b03      	ldr	r3, [sp, #12]
    606e:	3b01      	subs	r3, #1
    6070:	9303      	str	r3, [sp, #12]
    6072:	2300      	movs	r3, #0
    6074:	9316      	str	r3, [sp, #88]	; 0x58
    6076:	e000      	b.n	607a <_dtoa_r+0x1d2>
    6078:	9016      	str	r0, [sp, #88]	; 0x58
    607a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    607c:	1b9e      	subs	r6, r3, r6
    607e:	2300      	movs	r3, #0
    6080:	930b      	str	r3, [sp, #44]	; 0x2c
    6082:	3e01      	subs	r6, #1
    6084:	960c      	str	r6, [sp, #48]	; 0x30
    6086:	d504      	bpl.n	6092 <_dtoa_r+0x1ea>
    6088:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    608a:	425b      	negs	r3, r3
    608c:	930b      	str	r3, [sp, #44]	; 0x2c
    608e:	2300      	movs	r3, #0
    6090:	930c      	str	r3, [sp, #48]	; 0x30
    6092:	9b03      	ldr	r3, [sp, #12]
    6094:	2b00      	cmp	r3, #0
    6096:	db08      	blt.n	60aa <_dtoa_r+0x202>
    6098:	9a03      	ldr	r2, [sp, #12]
    609a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    609c:	4694      	mov	ip, r2
    609e:	4463      	add	r3, ip
    60a0:	930c      	str	r3, [sp, #48]	; 0x30
    60a2:	2300      	movs	r3, #0
    60a4:	9211      	str	r2, [sp, #68]	; 0x44
    60a6:	9308      	str	r3, [sp, #32]
    60a8:	e007      	b.n	60ba <_dtoa_r+0x212>
    60aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    60ac:	9a03      	ldr	r2, [sp, #12]
    60ae:	1a9b      	subs	r3, r3, r2
    60b0:	930b      	str	r3, [sp, #44]	; 0x2c
    60b2:	4253      	negs	r3, r2
    60b4:	9308      	str	r3, [sp, #32]
    60b6:	2300      	movs	r3, #0
    60b8:	9311      	str	r3, [sp, #68]	; 0x44
    60ba:	9b22      	ldr	r3, [sp, #136]	; 0x88
    60bc:	2501      	movs	r5, #1
    60be:	2b09      	cmp	r3, #9
    60c0:	d825      	bhi.n	610e <_dtoa_r+0x266>
    60c2:	2b05      	cmp	r3, #5
    60c4:	dd02      	ble.n	60cc <_dtoa_r+0x224>
    60c6:	2500      	movs	r5, #0
    60c8:	3b04      	subs	r3, #4
    60ca:	9322      	str	r3, [sp, #136]	; 0x88
    60cc:	9b22      	ldr	r3, [sp, #136]	; 0x88
    60ce:	1e98      	subs	r0, r3, #2
    60d0:	2803      	cmp	r0, #3
    60d2:	d824      	bhi.n	611e <_dtoa_r+0x276>
    60d4:	f001 fc92 	bl	79fc <__gnu_thumb1_case_uqi>
    60d8:	04020e06 	.word	0x04020e06
    60dc:	2301      	movs	r3, #1
    60de:	e002      	b.n	60e6 <_dtoa_r+0x23e>
    60e0:	2301      	movs	r3, #1
    60e2:	e008      	b.n	60f6 <_dtoa_r+0x24e>
    60e4:	2300      	movs	r3, #0
    60e6:	9310      	str	r3, [sp, #64]	; 0x40
    60e8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    60ea:	2b00      	cmp	r3, #0
    60ec:	dd20      	ble.n	6130 <_dtoa_r+0x288>
    60ee:	001f      	movs	r7, r3
    60f0:	930a      	str	r3, [sp, #40]	; 0x28
    60f2:	e021      	b.n	6138 <_dtoa_r+0x290>
    60f4:	2300      	movs	r3, #0
    60f6:	9a23      	ldr	r2, [sp, #140]	; 0x8c
    60f8:	9310      	str	r3, [sp, #64]	; 0x40
    60fa:	9b03      	ldr	r3, [sp, #12]
    60fc:	189f      	adds	r7, r3, r2
    60fe:	1c7b      	adds	r3, r7, #1
    6100:	930a      	str	r3, [sp, #40]	; 0x28
    6102:	2301      	movs	r3, #1
    6104:	18fa      	adds	r2, r7, r3
    6106:	2a00      	cmp	r2, #0
    6108:	dd16      	ble.n	6138 <_dtoa_r+0x290>
    610a:	0013      	movs	r3, r2
    610c:	e014      	b.n	6138 <_dtoa_r+0x290>
    610e:	2701      	movs	r7, #1
    6110:	2300      	movs	r3, #0
    6112:	427f      	negs	r7, r7
    6114:	9322      	str	r3, [sp, #136]	; 0x88
    6116:	9510      	str	r5, [sp, #64]	; 0x40
    6118:	970a      	str	r7, [sp, #40]	; 0x28
    611a:	3312      	adds	r3, #18
    611c:	e005      	b.n	612a <_dtoa_r+0x282>
    611e:	2701      	movs	r7, #1
    6120:	2301      	movs	r3, #1
    6122:	427f      	negs	r7, r7
    6124:	9310      	str	r3, [sp, #64]	; 0x40
    6126:	970a      	str	r7, [sp, #40]	; 0x28
    6128:	3311      	adds	r3, #17
    612a:	2200      	movs	r2, #0
    612c:	9223      	str	r2, [sp, #140]	; 0x8c
    612e:	e003      	b.n	6138 <_dtoa_r+0x290>
    6130:	2701      	movs	r7, #1
    6132:	003b      	movs	r3, r7
    6134:	970a      	str	r7, [sp, #40]	; 0x28
    6136:	9723      	str	r7, [sp, #140]	; 0x8c
    6138:	9a04      	ldr	r2, [sp, #16]
    613a:	6a54      	ldr	r4, [r2, #36]	; 0x24
    613c:	2200      	movs	r2, #0
    613e:	6062      	str	r2, [r4, #4]
    6140:	3204      	adds	r2, #4
    6142:	0011      	movs	r1, r2
    6144:	3114      	adds	r1, #20
    6146:	4299      	cmp	r1, r3
    6148:	d804      	bhi.n	6154 <_dtoa_r+0x2ac>
    614a:	6861      	ldr	r1, [r4, #4]
    614c:	0052      	lsls	r2, r2, #1
    614e:	3101      	adds	r1, #1
    6150:	6061      	str	r1, [r4, #4]
    6152:	e7f6      	b.n	6142 <_dtoa_r+0x29a>
    6154:	6861      	ldr	r1, [r4, #4]
    6156:	9804      	ldr	r0, [sp, #16]
    6158:	f000 fe71 	bl	6e3e <_Balloc>
    615c:	9b04      	ldr	r3, [sp, #16]
    615e:	6020      	str	r0, [r4, #0]
    6160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    6162:	681b      	ldr	r3, [r3, #0]
    6164:	930d      	str	r3, [sp, #52]	; 0x34
    6166:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6168:	2b0e      	cmp	r3, #14
    616a:	d900      	bls.n	616e <_dtoa_r+0x2c6>
    616c:	e181      	b.n	6472 <_dtoa_r+0x5ca>
    616e:	2d00      	cmp	r5, #0
    6170:	d100      	bne.n	6174 <_dtoa_r+0x2cc>
    6172:	e17e      	b.n	6472 <_dtoa_r+0x5ca>
    6174:	9b06      	ldr	r3, [sp, #24]
    6176:	9c07      	ldr	r4, [sp, #28]
    6178:	9314      	str	r3, [sp, #80]	; 0x50
    617a:	9415      	str	r4, [sp, #84]	; 0x54
    617c:	9b03      	ldr	r3, [sp, #12]
    617e:	2b00      	cmp	r3, #0
    6180:	dd31      	ble.n	61e6 <_dtoa_r+0x33e>
    6182:	220f      	movs	r2, #15
    6184:	493b      	ldr	r1, [pc, #236]	; (6274 <_dtoa_r+0x3cc>)
    6186:	4013      	ands	r3, r2
    6188:	00db      	lsls	r3, r3, #3
    618a:	18cb      	adds	r3, r1, r3
    618c:	685c      	ldr	r4, [r3, #4]
    618e:	681b      	ldr	r3, [r3, #0]
    6190:	930e      	str	r3, [sp, #56]	; 0x38
    6192:	940f      	str	r4, [sp, #60]	; 0x3c
    6194:	9b03      	ldr	r3, [sp, #12]
    6196:	2402      	movs	r4, #2
    6198:	111d      	asrs	r5, r3, #4
    619a:	06eb      	lsls	r3, r5, #27
    619c:	d50a      	bpl.n	61b4 <_dtoa_r+0x30c>
    619e:	9814      	ldr	r0, [sp, #80]	; 0x50
    61a0:	9915      	ldr	r1, [sp, #84]	; 0x54
    61a2:	4b35      	ldr	r3, [pc, #212]	; (6278 <_dtoa_r+0x3d0>)
    61a4:	4015      	ands	r5, r2
    61a6:	6a1a      	ldr	r2, [r3, #32]
    61a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    61aa:	f002 fe13 	bl	8dd4 <__aeabi_ddiv>
    61ae:	9006      	str	r0, [sp, #24]
    61b0:	9107      	str	r1, [sp, #28]
    61b2:	3401      	adds	r4, #1
    61b4:	4e30      	ldr	r6, [pc, #192]	; (6278 <_dtoa_r+0x3d0>)
    61b6:	2d00      	cmp	r5, #0
    61b8:	d00e      	beq.n	61d8 <_dtoa_r+0x330>
    61ba:	2301      	movs	r3, #1
    61bc:	421d      	tst	r5, r3
    61be:	d008      	beq.n	61d2 <_dtoa_r+0x32a>
    61c0:	980e      	ldr	r0, [sp, #56]	; 0x38
    61c2:	990f      	ldr	r1, [sp, #60]	; 0x3c
    61c4:	18e4      	adds	r4, r4, r3
    61c6:	6832      	ldr	r2, [r6, #0]
    61c8:	6873      	ldr	r3, [r6, #4]
    61ca:	f003 fa27 	bl	961c <__aeabi_dmul>
    61ce:	900e      	str	r0, [sp, #56]	; 0x38
    61d0:	910f      	str	r1, [sp, #60]	; 0x3c
    61d2:	106d      	asrs	r5, r5, #1
    61d4:	3608      	adds	r6, #8
    61d6:	e7ee      	b.n	61b6 <_dtoa_r+0x30e>
    61d8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    61da:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    61dc:	9806      	ldr	r0, [sp, #24]
    61de:	9907      	ldr	r1, [sp, #28]
    61e0:	f002 fdf8 	bl	8dd4 <__aeabi_ddiv>
    61e4:	e04c      	b.n	6280 <_dtoa_r+0x3d8>
    61e6:	9b03      	ldr	r3, [sp, #12]
    61e8:	2402      	movs	r4, #2
    61ea:	425d      	negs	r5, r3
    61ec:	2d00      	cmp	r5, #0
    61ee:	d049      	beq.n	6284 <_dtoa_r+0x3dc>
    61f0:	9814      	ldr	r0, [sp, #80]	; 0x50
    61f2:	9915      	ldr	r1, [sp, #84]	; 0x54
    61f4:	230f      	movs	r3, #15
    61f6:	4a1f      	ldr	r2, [pc, #124]	; (6274 <_dtoa_r+0x3cc>)
    61f8:	402b      	ands	r3, r5
    61fa:	00db      	lsls	r3, r3, #3
    61fc:	18d3      	adds	r3, r2, r3
    61fe:	681a      	ldr	r2, [r3, #0]
    6200:	685b      	ldr	r3, [r3, #4]
    6202:	f003 fa0b 	bl	961c <__aeabi_dmul>
    6206:	2300      	movs	r3, #0
    6208:	9006      	str	r0, [sp, #24]
    620a:	9107      	str	r1, [sp, #28]
    620c:	4e1a      	ldr	r6, [pc, #104]	; (6278 <_dtoa_r+0x3d0>)
    620e:	112d      	asrs	r5, r5, #4
    6210:	2d00      	cmp	r5, #0
    6212:	d033      	beq.n	627c <_dtoa_r+0x3d4>
    6214:	2201      	movs	r2, #1
    6216:	4215      	tst	r5, r2
    6218:	d005      	beq.n	6226 <_dtoa_r+0x37e>
    621a:	18a4      	adds	r4, r4, r2
    621c:	6832      	ldr	r2, [r6, #0]
    621e:	6873      	ldr	r3, [r6, #4]
    6220:	f003 f9fc 	bl	961c <__aeabi_dmul>
    6224:	2301      	movs	r3, #1
    6226:	106d      	asrs	r5, r5, #1
    6228:	3608      	adds	r6, #8
    622a:	e7f1      	b.n	6210 <_dtoa_r+0x368>
    622c:	7ff00000 	.word	0x7ff00000
    6230:	0000270f 	.word	0x0000270f
    6234:	0000a6b9 	.word	0x0000a6b9
    6238:	0000a6b0 	.word	0x0000a6b0
    623c:	0000a68c 	.word	0x0000a68c
    6240:	0000a68d 	.word	0x0000a68d
    6244:	3ff00000 	.word	0x3ff00000
    6248:	fffffc01 	.word	0xfffffc01
    624c:	00000432 	.word	0x00000432
    6250:	00000412 	.word	0x00000412
    6254:	fe100000 	.word	0xfe100000
    6258:	3ff80000 	.word	0x3ff80000
    625c:	636f4361 	.word	0x636f4361
    6260:	3fd287a7 	.word	0x3fd287a7
    6264:	8b60c8b3 	.word	0x8b60c8b3
    6268:	3fc68a28 	.word	0x3fc68a28
    626c:	509f79fb 	.word	0x509f79fb
    6270:	3fd34413 	.word	0x3fd34413
    6274:	0000a728 	.word	0x0000a728
    6278:	0000a7f0 	.word	0x0000a7f0
    627c:	2b00      	cmp	r3, #0
    627e:	d001      	beq.n	6284 <_dtoa_r+0x3dc>
    6280:	9006      	str	r0, [sp, #24]
    6282:	9107      	str	r1, [sp, #28]
    6284:	9b16      	ldr	r3, [sp, #88]	; 0x58
    6286:	2b00      	cmp	r3, #0
    6288:	d01d      	beq.n	62c6 <_dtoa_r+0x41e>
    628a:	9d06      	ldr	r5, [sp, #24]
    628c:	9e07      	ldr	r6, [sp, #28]
    628e:	2200      	movs	r2, #0
    6290:	4bc7      	ldr	r3, [pc, #796]	; (65b0 <_dtoa_r+0x708>)
    6292:	0028      	movs	r0, r5
    6294:	0031      	movs	r1, r6
    6296:	f001 fd47 	bl	7d28 <__aeabi_dcmplt>
    629a:	2800      	cmp	r0, #0
    629c:	d013      	beq.n	62c6 <_dtoa_r+0x41e>
    629e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    62a0:	2b00      	cmp	r3, #0
    62a2:	d010      	beq.n	62c6 <_dtoa_r+0x41e>
    62a4:	2f00      	cmp	r7, #0
    62a6:	dc00      	bgt.n	62aa <_dtoa_r+0x402>
    62a8:	e0df      	b.n	646a <_dtoa_r+0x5c2>
    62aa:	9b03      	ldr	r3, [sp, #12]
    62ac:	0031      	movs	r1, r6
    62ae:	3b01      	subs	r3, #1
    62b0:	930e      	str	r3, [sp, #56]	; 0x38
    62b2:	2200      	movs	r2, #0
    62b4:	4bbf      	ldr	r3, [pc, #764]	; (65b4 <_dtoa_r+0x70c>)
    62b6:	0028      	movs	r0, r5
    62b8:	f003 f9b0 	bl	961c <__aeabi_dmul>
    62bc:	3401      	adds	r4, #1
    62be:	9006      	str	r0, [sp, #24]
    62c0:	9107      	str	r1, [sp, #28]
    62c2:	003e      	movs	r6, r7
    62c4:	e002      	b.n	62cc <_dtoa_r+0x424>
    62c6:	9b03      	ldr	r3, [sp, #12]
    62c8:	9e0a      	ldr	r6, [sp, #40]	; 0x28
    62ca:	930e      	str	r3, [sp, #56]	; 0x38
    62cc:	0020      	movs	r0, r4
    62ce:	f003 ffc9 	bl	a264 <__aeabi_i2d>
    62d2:	9a06      	ldr	r2, [sp, #24]
    62d4:	9b07      	ldr	r3, [sp, #28]
    62d6:	f003 f9a1 	bl	961c <__aeabi_dmul>
    62da:	2200      	movs	r2, #0
    62dc:	4bb6      	ldr	r3, [pc, #728]	; (65b8 <_dtoa_r+0x710>)
    62de:	f002 fa4d 	bl	877c <__aeabi_dadd>
    62e2:	4ab6      	ldr	r2, [pc, #728]	; (65bc <_dtoa_r+0x714>)
    62e4:	9012      	str	r0, [sp, #72]	; 0x48
    62e6:	9113      	str	r1, [sp, #76]	; 0x4c
    62e8:	9c12      	ldr	r4, [sp, #72]	; 0x48
    62ea:	9d13      	ldr	r5, [sp, #76]	; 0x4c
    62ec:	4694      	mov	ip, r2
    62ee:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    62f0:	4463      	add	r3, ip
    62f2:	9318      	str	r3, [sp, #96]	; 0x60
    62f4:	001d      	movs	r5, r3
    62f6:	2e00      	cmp	r6, #0
    62f8:	d11c      	bne.n	6334 <_dtoa_r+0x48c>
    62fa:	9806      	ldr	r0, [sp, #24]
    62fc:	9907      	ldr	r1, [sp, #28]
    62fe:	2200      	movs	r2, #0
    6300:	4baf      	ldr	r3, [pc, #700]	; (65c0 <_dtoa_r+0x718>)
    6302:	f003 fc05 	bl	9b10 <__aeabi_dsub>
    6306:	0022      	movs	r2, r4
    6308:	9b18      	ldr	r3, [sp, #96]	; 0x60
    630a:	9006      	str	r0, [sp, #24]
    630c:	9107      	str	r1, [sp, #28]
    630e:	f001 fd1f 	bl	7d50 <__aeabi_dcmpgt>
    6312:	2800      	cmp	r0, #0
    6314:	d000      	beq.n	6318 <_dtoa_r+0x470>
    6316:	e254      	b.n	67c2 <_dtoa_r+0x91a>
    6318:	48aa      	ldr	r0, [pc, #680]	; (65c4 <_dtoa_r+0x71c>)
    631a:	9913      	ldr	r1, [sp, #76]	; 0x4c
    631c:	4684      	mov	ip, r0
    631e:	4461      	add	r1, ip
    6320:	000b      	movs	r3, r1
    6322:	9806      	ldr	r0, [sp, #24]
    6324:	9907      	ldr	r1, [sp, #28]
    6326:	0022      	movs	r2, r4
    6328:	f001 fcfe 	bl	7d28 <__aeabi_dcmplt>
    632c:	2800      	cmp	r0, #0
    632e:	d000      	beq.n	6332 <_dtoa_r+0x48a>
    6330:	e23d      	b.n	67ae <_dtoa_r+0x906>
    6332:	e09a      	b.n	646a <_dtoa_r+0x5c2>
    6334:	9a10      	ldr	r2, [sp, #64]	; 0x40
    6336:	1e73      	subs	r3, r6, #1
    6338:	49a3      	ldr	r1, [pc, #652]	; (65c8 <_dtoa_r+0x720>)
    633a:	00db      	lsls	r3, r3, #3
    633c:	2a00      	cmp	r2, #0
    633e:	d049      	beq.n	63d4 <_dtoa_r+0x52c>
    6340:	18cb      	adds	r3, r1, r3
    6342:	681a      	ldr	r2, [r3, #0]
    6344:	685b      	ldr	r3, [r3, #4]
    6346:	2000      	movs	r0, #0
    6348:	49a0      	ldr	r1, [pc, #640]	; (65cc <_dtoa_r+0x724>)
    634a:	f002 fd43 	bl	8dd4 <__aeabi_ddiv>
    634e:	002b      	movs	r3, r5
    6350:	0022      	movs	r2, r4
    6352:	f003 fbdd 	bl	9b10 <__aeabi_dsub>
    6356:	9012      	str	r0, [sp, #72]	; 0x48
    6358:	9113      	str	r1, [sp, #76]	; 0x4c
    635a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    635c:	9806      	ldr	r0, [sp, #24]
    635e:	9907      	ldr	r1, [sp, #28]
    6360:	f003 ff4a 	bl	a1f8 <__aeabi_d2iz>
    6364:	0004      	movs	r4, r0
    6366:	f003 ff7d 	bl	a264 <__aeabi_i2d>
    636a:	0002      	movs	r2, r0
    636c:	000b      	movs	r3, r1
    636e:	9806      	ldr	r0, [sp, #24]
    6370:	9907      	ldr	r1, [sp, #28]
    6372:	f003 fbcd 	bl	9b10 <__aeabi_dsub>
    6376:	3501      	adds	r5, #1
    6378:	1e6b      	subs	r3, r5, #1
    637a:	3430      	adds	r4, #48	; 0x30
    637c:	701c      	strb	r4, [r3, #0]
    637e:	9a12      	ldr	r2, [sp, #72]	; 0x48
    6380:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    6382:	9006      	str	r0, [sp, #24]
    6384:	9107      	str	r1, [sp, #28]
    6386:	f001 fccf 	bl	7d28 <__aeabi_dcmplt>
    638a:	2800      	cmp	r0, #0
    638c:	d000      	beq.n	6390 <_dtoa_r+0x4e8>
    638e:	e32e      	b.n	69ee <_dtoa_r+0xb46>
    6390:	9a06      	ldr	r2, [sp, #24]
    6392:	9b07      	ldr	r3, [sp, #28]
    6394:	2000      	movs	r0, #0
    6396:	4986      	ldr	r1, [pc, #536]	; (65b0 <_dtoa_r+0x708>)
    6398:	f003 fbba 	bl	9b10 <__aeabi_dsub>
    639c:	9a12      	ldr	r2, [sp, #72]	; 0x48
    639e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    63a0:	f001 fcc2 	bl	7d28 <__aeabi_dcmplt>
    63a4:	2800      	cmp	r0, #0
    63a6:	d000      	beq.n	63aa <_dtoa_r+0x502>
    63a8:	e0c7      	b.n	653a <_dtoa_r+0x692>
    63aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    63ac:	1aeb      	subs	r3, r5, r3
    63ae:	42b3      	cmp	r3, r6
    63b0:	da5b      	bge.n	646a <_dtoa_r+0x5c2>
    63b2:	9812      	ldr	r0, [sp, #72]	; 0x48
    63b4:	9913      	ldr	r1, [sp, #76]	; 0x4c
    63b6:	2200      	movs	r2, #0
    63b8:	4b7e      	ldr	r3, [pc, #504]	; (65b4 <_dtoa_r+0x70c>)
    63ba:	f003 f92f 	bl	961c <__aeabi_dmul>
    63be:	2200      	movs	r2, #0
    63c0:	9012      	str	r0, [sp, #72]	; 0x48
    63c2:	9113      	str	r1, [sp, #76]	; 0x4c
    63c4:	9806      	ldr	r0, [sp, #24]
    63c6:	9907      	ldr	r1, [sp, #28]
    63c8:	4b7a      	ldr	r3, [pc, #488]	; (65b4 <_dtoa_r+0x70c>)
    63ca:	f003 f927 	bl	961c <__aeabi_dmul>
    63ce:	9006      	str	r0, [sp, #24]
    63d0:	9107      	str	r1, [sp, #28]
    63d2:	e7c3      	b.n	635c <_dtoa_r+0x4b4>
    63d4:	18c9      	adds	r1, r1, r3
    63d6:	0022      	movs	r2, r4
    63d8:	6808      	ldr	r0, [r1, #0]
    63da:	6849      	ldr	r1, [r1, #4]
    63dc:	002b      	movs	r3, r5
    63de:	f003 f91d 	bl	961c <__aeabi_dmul>
    63e2:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    63e4:	9012      	str	r0, [sp, #72]	; 0x48
    63e6:	9113      	str	r1, [sp, #76]	; 0x4c
    63e8:	19a5      	adds	r5, r4, r6
    63ea:	9806      	ldr	r0, [sp, #24]
    63ec:	9907      	ldr	r1, [sp, #28]
    63ee:	f003 ff03 	bl	a1f8 <__aeabi_d2iz>
    63f2:	0006      	movs	r6, r0
    63f4:	f003 ff36 	bl	a264 <__aeabi_i2d>
    63f8:	0002      	movs	r2, r0
    63fa:	000b      	movs	r3, r1
    63fc:	9806      	ldr	r0, [sp, #24]
    63fe:	9907      	ldr	r1, [sp, #28]
    6400:	f003 fb86 	bl	9b10 <__aeabi_dsub>
    6404:	3630      	adds	r6, #48	; 0x30
    6406:	7026      	strb	r6, [r4, #0]
    6408:	3401      	adds	r4, #1
    640a:	9006      	str	r0, [sp, #24]
    640c:	9107      	str	r1, [sp, #28]
    640e:	2200      	movs	r2, #0
    6410:	42a5      	cmp	r5, r4
    6412:	d122      	bne.n	645a <_dtoa_r+0x5b2>
    6414:	4b6d      	ldr	r3, [pc, #436]	; (65cc <_dtoa_r+0x724>)
    6416:	9812      	ldr	r0, [sp, #72]	; 0x48
    6418:	9913      	ldr	r1, [sp, #76]	; 0x4c
    641a:	f002 f9af 	bl	877c <__aeabi_dadd>
    641e:	0002      	movs	r2, r0
    6420:	000b      	movs	r3, r1
    6422:	9806      	ldr	r0, [sp, #24]
    6424:	9907      	ldr	r1, [sp, #28]
    6426:	f001 fc93 	bl	7d50 <__aeabi_dcmpgt>
    642a:	2800      	cmp	r0, #0
    642c:	d000      	beq.n	6430 <_dtoa_r+0x588>
    642e:	e084      	b.n	653a <_dtoa_r+0x692>
    6430:	9a12      	ldr	r2, [sp, #72]	; 0x48
    6432:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    6434:	2000      	movs	r0, #0
    6436:	4965      	ldr	r1, [pc, #404]	; (65cc <_dtoa_r+0x724>)
    6438:	f003 fb6a 	bl	9b10 <__aeabi_dsub>
    643c:	0002      	movs	r2, r0
    643e:	000b      	movs	r3, r1
    6440:	9806      	ldr	r0, [sp, #24]
    6442:	9907      	ldr	r1, [sp, #28]
    6444:	f001 fc70 	bl	7d28 <__aeabi_dcmplt>
    6448:	2800      	cmp	r0, #0
    644a:	d00e      	beq.n	646a <_dtoa_r+0x5c2>
    644c:	1e6b      	subs	r3, r5, #1
    644e:	781a      	ldrb	r2, [r3, #0]
    6450:	2a30      	cmp	r2, #48	; 0x30
    6452:	d000      	beq.n	6456 <_dtoa_r+0x5ae>
    6454:	e2cb      	b.n	69ee <_dtoa_r+0xb46>
    6456:	001d      	movs	r5, r3
    6458:	e7f8      	b.n	644c <_dtoa_r+0x5a4>
    645a:	9806      	ldr	r0, [sp, #24]
    645c:	9907      	ldr	r1, [sp, #28]
    645e:	4b55      	ldr	r3, [pc, #340]	; (65b4 <_dtoa_r+0x70c>)
    6460:	f003 f8dc 	bl	961c <__aeabi_dmul>
    6464:	9006      	str	r0, [sp, #24]
    6466:	9107      	str	r1, [sp, #28]
    6468:	e7bf      	b.n	63ea <_dtoa_r+0x542>
    646a:	9b14      	ldr	r3, [sp, #80]	; 0x50
    646c:	9c15      	ldr	r4, [sp, #84]	; 0x54
    646e:	9306      	str	r3, [sp, #24]
    6470:	9407      	str	r4, [sp, #28]
    6472:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    6474:	2b00      	cmp	r3, #0
    6476:	da00      	bge.n	647a <_dtoa_r+0x5d2>
    6478:	e081      	b.n	657e <_dtoa_r+0x6d6>
    647a:	9a03      	ldr	r2, [sp, #12]
    647c:	2a0e      	cmp	r2, #14
    647e:	dd00      	ble.n	6482 <_dtoa_r+0x5da>
    6480:	e07d      	b.n	657e <_dtoa_r+0x6d6>
    6482:	00d3      	lsls	r3, r2, #3
    6484:	4a50      	ldr	r2, [pc, #320]	; (65c8 <_dtoa_r+0x720>)
    6486:	18d3      	adds	r3, r2, r3
    6488:	685c      	ldr	r4, [r3, #4]
    648a:	681b      	ldr	r3, [r3, #0]
    648c:	9308      	str	r3, [sp, #32]
    648e:	9409      	str	r4, [sp, #36]	; 0x24
    6490:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    6492:	2b00      	cmp	r3, #0
    6494:	da15      	bge.n	64c2 <_dtoa_r+0x61a>
    6496:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6498:	2b00      	cmp	r3, #0
    649a:	dc12      	bgt.n	64c2 <_dtoa_r+0x61a>
    649c:	d000      	beq.n	64a0 <_dtoa_r+0x5f8>
    649e:	e188      	b.n	67b2 <_dtoa_r+0x90a>
    64a0:	9808      	ldr	r0, [sp, #32]
    64a2:	9909      	ldr	r1, [sp, #36]	; 0x24
    64a4:	2200      	movs	r2, #0
    64a6:	4b46      	ldr	r3, [pc, #280]	; (65c0 <_dtoa_r+0x718>)
    64a8:	f003 f8b8 	bl	961c <__aeabi_dmul>
    64ac:	9a06      	ldr	r2, [sp, #24]
    64ae:	9b07      	ldr	r3, [sp, #28]
    64b0:	f001 fc58 	bl	7d64 <__aeabi_dcmpge>
    64b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    64b6:	9308      	str	r3, [sp, #32]
    64b8:	001e      	movs	r6, r3
    64ba:	2800      	cmp	r0, #0
    64bc:	d000      	beq.n	64c0 <_dtoa_r+0x618>
    64be:	e17b      	b.n	67b8 <_dtoa_r+0x910>
    64c0:	e182      	b.n	67c8 <_dtoa_r+0x920>
    64c2:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    64c4:	9e06      	ldr	r6, [sp, #24]
    64c6:	9f07      	ldr	r7, [sp, #28]
    64c8:	9a08      	ldr	r2, [sp, #32]
    64ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
    64cc:	0030      	movs	r0, r6
    64ce:	0039      	movs	r1, r7
    64d0:	f002 fc80 	bl	8dd4 <__aeabi_ddiv>
    64d4:	f003 fe90 	bl	a1f8 <__aeabi_d2iz>
    64d8:	0004      	movs	r4, r0
    64da:	f003 fec3 	bl	a264 <__aeabi_i2d>
    64de:	9a08      	ldr	r2, [sp, #32]
    64e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
    64e2:	f003 f89b 	bl	961c <__aeabi_dmul>
    64e6:	0002      	movs	r2, r0
    64e8:	000b      	movs	r3, r1
    64ea:	0030      	movs	r0, r6
    64ec:	0039      	movs	r1, r7
    64ee:	f003 fb0f 	bl	9b10 <__aeabi_dsub>
    64f2:	0022      	movs	r2, r4
    64f4:	3501      	adds	r5, #1
    64f6:	1e6b      	subs	r3, r5, #1
    64f8:	3230      	adds	r2, #48	; 0x30
    64fa:	701a      	strb	r2, [r3, #0]
    64fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    64fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6500:	1aeb      	subs	r3, r5, r3
    6502:	429a      	cmp	r2, r3
    6504:	d12e      	bne.n	6564 <_dtoa_r+0x6bc>
    6506:	0002      	movs	r2, r0
    6508:	000b      	movs	r3, r1
    650a:	f002 f937 	bl	877c <__aeabi_dadd>
    650e:	0006      	movs	r6, r0
    6510:	000f      	movs	r7, r1
    6512:	0002      	movs	r2, r0
    6514:	000b      	movs	r3, r1
    6516:	9808      	ldr	r0, [sp, #32]
    6518:	9909      	ldr	r1, [sp, #36]	; 0x24
    651a:	f001 fc05 	bl	7d28 <__aeabi_dcmplt>
    651e:	2800      	cmp	r0, #0
    6520:	d10f      	bne.n	6542 <_dtoa_r+0x69a>
    6522:	9808      	ldr	r0, [sp, #32]
    6524:	9909      	ldr	r1, [sp, #36]	; 0x24
    6526:	0032      	movs	r2, r6
    6528:	003b      	movs	r3, r7
    652a:	f001 fbf7 	bl	7d1c <__aeabi_dcmpeq>
    652e:	2800      	cmp	r0, #0
    6530:	d100      	bne.n	6534 <_dtoa_r+0x68c>
    6532:	e25e      	b.n	69f2 <_dtoa_r+0xb4a>
    6534:	07e3      	lsls	r3, r4, #31
    6536:	d404      	bmi.n	6542 <_dtoa_r+0x69a>
    6538:	e25b      	b.n	69f2 <_dtoa_r+0xb4a>
    653a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    653c:	9303      	str	r3, [sp, #12]
    653e:	e000      	b.n	6542 <_dtoa_r+0x69a>
    6540:	001d      	movs	r5, r3
    6542:	1e6b      	subs	r3, r5, #1
    6544:	781a      	ldrb	r2, [r3, #0]
    6546:	2a39      	cmp	r2, #57	; 0x39
    6548:	d108      	bne.n	655c <_dtoa_r+0x6b4>
    654a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    654c:	429a      	cmp	r2, r3
    654e:	d1f7      	bne.n	6540 <_dtoa_r+0x698>
    6550:	9a03      	ldr	r2, [sp, #12]
    6552:	990d      	ldr	r1, [sp, #52]	; 0x34
    6554:	3201      	adds	r2, #1
    6556:	9203      	str	r2, [sp, #12]
    6558:	2230      	movs	r2, #48	; 0x30
    655a:	700a      	strb	r2, [r1, #0]
    655c:	781a      	ldrb	r2, [r3, #0]
    655e:	3201      	adds	r2, #1
    6560:	701a      	strb	r2, [r3, #0]
    6562:	e246      	b.n	69f2 <_dtoa_r+0xb4a>
    6564:	2200      	movs	r2, #0
    6566:	4b13      	ldr	r3, [pc, #76]	; (65b4 <_dtoa_r+0x70c>)
    6568:	f003 f858 	bl	961c <__aeabi_dmul>
    656c:	2200      	movs	r2, #0
    656e:	2300      	movs	r3, #0
    6570:	0006      	movs	r6, r0
    6572:	000f      	movs	r7, r1
    6574:	f001 fbd2 	bl	7d1c <__aeabi_dcmpeq>
    6578:	2800      	cmp	r0, #0
    657a:	d0a5      	beq.n	64c8 <_dtoa_r+0x620>
    657c:	e239      	b.n	69f2 <_dtoa_r+0xb4a>
    657e:	9a10      	ldr	r2, [sp, #64]	; 0x40
    6580:	2a00      	cmp	r2, #0
    6582:	d044      	beq.n	660e <_dtoa_r+0x766>
    6584:	9a22      	ldr	r2, [sp, #136]	; 0x88
    6586:	2a01      	cmp	r2, #1
    6588:	dc0b      	bgt.n	65a2 <_dtoa_r+0x6fa>
    658a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    658c:	2a00      	cmp	r2, #0
    658e:	d002      	beq.n	6596 <_dtoa_r+0x6ee>
    6590:	4a0f      	ldr	r2, [pc, #60]	; (65d0 <_dtoa_r+0x728>)
    6592:	189b      	adds	r3, r3, r2
    6594:	e002      	b.n	659c <_dtoa_r+0x6f4>
    6596:	2336      	movs	r3, #54	; 0x36
    6598:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    659a:	1a9b      	subs	r3, r3, r2
    659c:	9d08      	ldr	r5, [sp, #32]
    659e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    65a0:	e029      	b.n	65f6 <_dtoa_r+0x74e>
    65a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    65a4:	1e5d      	subs	r5, r3, #1
    65a6:	9b08      	ldr	r3, [sp, #32]
    65a8:	42ab      	cmp	r3, r5
    65aa:	db13      	blt.n	65d4 <_dtoa_r+0x72c>
    65ac:	1b5d      	subs	r5, r3, r5
    65ae:	e018      	b.n	65e2 <_dtoa_r+0x73a>
    65b0:	3ff00000 	.word	0x3ff00000
    65b4:	40240000 	.word	0x40240000
    65b8:	401c0000 	.word	0x401c0000
    65bc:	fcc00000 	.word	0xfcc00000
    65c0:	40140000 	.word	0x40140000
    65c4:	7cc00000 	.word	0x7cc00000
    65c8:	0000a728 	.word	0x0000a728
    65cc:	3fe00000 	.word	0x3fe00000
    65d0:	00000433 	.word	0x00000433
    65d4:	9b08      	ldr	r3, [sp, #32]
    65d6:	9508      	str	r5, [sp, #32]
    65d8:	1aea      	subs	r2, r5, r3
    65da:	2500      	movs	r5, #0
    65dc:	9b11      	ldr	r3, [sp, #68]	; 0x44
    65de:	189b      	adds	r3, r3, r2
    65e0:	9311      	str	r3, [sp, #68]	; 0x44
    65e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    65e4:	2b00      	cmp	r3, #0
    65e6:	da04      	bge.n	65f2 <_dtoa_r+0x74a>
    65e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    65ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    65ec:	1a9c      	subs	r4, r3, r2
    65ee:	2300      	movs	r3, #0
    65f0:	e001      	b.n	65f6 <_dtoa_r+0x74e>
    65f2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    65f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    65f6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    65f8:	2101      	movs	r1, #1
    65fa:	18d2      	adds	r2, r2, r3
    65fc:	920b      	str	r2, [sp, #44]	; 0x2c
    65fe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    6600:	9804      	ldr	r0, [sp, #16]
    6602:	18d3      	adds	r3, r2, r3
    6604:	930c      	str	r3, [sp, #48]	; 0x30
    6606:	f000 fcf2 	bl	6fee <__i2b>
    660a:	0006      	movs	r6, r0
    660c:	e002      	b.n	6614 <_dtoa_r+0x76c>
    660e:	9d08      	ldr	r5, [sp, #32]
    6610:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6612:	9e10      	ldr	r6, [sp, #64]	; 0x40
    6614:	2c00      	cmp	r4, #0
    6616:	d00e      	beq.n	6636 <_dtoa_r+0x78e>
    6618:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    661a:	2b00      	cmp	r3, #0
    661c:	dd0b      	ble.n	6636 <_dtoa_r+0x78e>
    661e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    6620:	1e23      	subs	r3, r4, #0
    6622:	4293      	cmp	r3, r2
    6624:	dd00      	ble.n	6628 <_dtoa_r+0x780>
    6626:	0013      	movs	r3, r2
    6628:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    662a:	1ae4      	subs	r4, r4, r3
    662c:	1ad2      	subs	r2, r2, r3
    662e:	920b      	str	r2, [sp, #44]	; 0x2c
    6630:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    6632:	1ad3      	subs	r3, r2, r3
    6634:	930c      	str	r3, [sp, #48]	; 0x30
    6636:	9b08      	ldr	r3, [sp, #32]
    6638:	2b00      	cmp	r3, #0
    663a:	dd20      	ble.n	667e <_dtoa_r+0x7d6>
    663c:	9b10      	ldr	r3, [sp, #64]	; 0x40
    663e:	2b00      	cmp	r3, #0
    6640:	d017      	beq.n	6672 <_dtoa_r+0x7ca>
    6642:	2d00      	cmp	r5, #0
    6644:	d011      	beq.n	666a <_dtoa_r+0x7c2>
    6646:	0031      	movs	r1, r6
    6648:	002a      	movs	r2, r5
    664a:	9804      	ldr	r0, [sp, #16]
    664c:	f000 fd62 	bl	7114 <__pow5mult>
    6650:	9a05      	ldr	r2, [sp, #20]
    6652:	0001      	movs	r1, r0
    6654:	0006      	movs	r6, r0
    6656:	9804      	ldr	r0, [sp, #16]
    6658:	f000 fcd2 	bl	7000 <__multiply>
    665c:	9905      	ldr	r1, [sp, #20]
    665e:	900e      	str	r0, [sp, #56]	; 0x38
    6660:	9804      	ldr	r0, [sp, #16]
    6662:	f000 fc24 	bl	6eae <_Bfree>
    6666:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    6668:	9305      	str	r3, [sp, #20]
    666a:	9b08      	ldr	r3, [sp, #32]
    666c:	1b5a      	subs	r2, r3, r5
    666e:	d006      	beq.n	667e <_dtoa_r+0x7d6>
    6670:	e000      	b.n	6674 <_dtoa_r+0x7cc>
    6672:	9a08      	ldr	r2, [sp, #32]
    6674:	9905      	ldr	r1, [sp, #20]
    6676:	9804      	ldr	r0, [sp, #16]
    6678:	f000 fd4c 	bl	7114 <__pow5mult>
    667c:	9005      	str	r0, [sp, #20]
    667e:	2101      	movs	r1, #1
    6680:	9804      	ldr	r0, [sp, #16]
    6682:	f000 fcb4 	bl	6fee <__i2b>
    6686:	9b11      	ldr	r3, [sp, #68]	; 0x44
    6688:	9008      	str	r0, [sp, #32]
    668a:	2b00      	cmp	r3, #0
    668c:	d100      	bne.n	6690 <_dtoa_r+0x7e8>
    668e:	e1c0      	b.n	6a12 <_dtoa_r+0xb6a>
    6690:	001a      	movs	r2, r3
    6692:	0001      	movs	r1, r0
    6694:	9804      	ldr	r0, [sp, #16]
    6696:	f000 fd3d 	bl	7114 <__pow5mult>
    669a:	9b22      	ldr	r3, [sp, #136]	; 0x88
    669c:	9008      	str	r0, [sp, #32]
    669e:	2b01      	cmp	r3, #1
    66a0:	dc17      	bgt.n	66d2 <_dtoa_r+0x82a>
    66a2:	2500      	movs	r5, #0
    66a4:	9b06      	ldr	r3, [sp, #24]
    66a6:	42ab      	cmp	r3, r5
    66a8:	d10e      	bne.n	66c8 <_dtoa_r+0x820>
    66aa:	9b07      	ldr	r3, [sp, #28]
    66ac:	031b      	lsls	r3, r3, #12
    66ae:	42ab      	cmp	r3, r5
    66b0:	d10a      	bne.n	66c8 <_dtoa_r+0x820>
    66b2:	9b19      	ldr	r3, [sp, #100]	; 0x64
    66b4:	9a07      	ldr	r2, [sp, #28]
    66b6:	4213      	tst	r3, r2
    66b8:	d006      	beq.n	66c8 <_dtoa_r+0x820>
    66ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    66bc:	3501      	adds	r5, #1
    66be:	3301      	adds	r3, #1
    66c0:	930b      	str	r3, [sp, #44]	; 0x2c
    66c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    66c4:	3301      	adds	r3, #1
    66c6:	930c      	str	r3, [sp, #48]	; 0x30
    66c8:	9b11      	ldr	r3, [sp, #68]	; 0x44
    66ca:	2001      	movs	r0, #1
    66cc:	2b00      	cmp	r3, #0
    66ce:	d00d      	beq.n	66ec <_dtoa_r+0x844>
    66d0:	e000      	b.n	66d4 <_dtoa_r+0x82c>
    66d2:	2500      	movs	r5, #0
    66d4:	9b08      	ldr	r3, [sp, #32]
    66d6:	9a08      	ldr	r2, [sp, #32]
    66d8:	691b      	ldr	r3, [r3, #16]
    66da:	930e      	str	r3, [sp, #56]	; 0x38
    66dc:	3303      	adds	r3, #3
    66de:	009b      	lsls	r3, r3, #2
    66e0:	18d3      	adds	r3, r2, r3
    66e2:	6858      	ldr	r0, [r3, #4]
    66e4:	f000 fc39 	bl	6f5a <__hi0bits>
    66e8:	2320      	movs	r3, #32
    66ea:	1a18      	subs	r0, r3, r0
    66ec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    66ee:	18c0      	adds	r0, r0, r3
    66f0:	231f      	movs	r3, #31
    66f2:	4018      	ands	r0, r3
    66f4:	d009      	beq.n	670a <_dtoa_r+0x862>
    66f6:	3301      	adds	r3, #1
    66f8:	1a1b      	subs	r3, r3, r0
    66fa:	2b04      	cmp	r3, #4
    66fc:	dd02      	ble.n	6704 <_dtoa_r+0x85c>
    66fe:	231c      	movs	r3, #28
    6700:	1a18      	subs	r0, r3, r0
    6702:	e003      	b.n	670c <_dtoa_r+0x864>
    6704:	2b04      	cmp	r3, #4
    6706:	d008      	beq.n	671a <_dtoa_r+0x872>
    6708:	0018      	movs	r0, r3
    670a:	301c      	adds	r0, #28
    670c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    670e:	1824      	adds	r4, r4, r0
    6710:	181b      	adds	r3, r3, r0
    6712:	930b      	str	r3, [sp, #44]	; 0x2c
    6714:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6716:	181b      	adds	r3, r3, r0
    6718:	930c      	str	r3, [sp, #48]	; 0x30
    671a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    671c:	2b00      	cmp	r3, #0
    671e:	dd05      	ble.n	672c <_dtoa_r+0x884>
    6720:	001a      	movs	r2, r3
    6722:	9905      	ldr	r1, [sp, #20]
    6724:	9804      	ldr	r0, [sp, #16]
    6726:	f000 fd49 	bl	71bc <__lshift>
    672a:	9005      	str	r0, [sp, #20]
    672c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    672e:	2b00      	cmp	r3, #0
    6730:	dd05      	ble.n	673e <_dtoa_r+0x896>
    6732:	001a      	movs	r2, r3
    6734:	9908      	ldr	r1, [sp, #32]
    6736:	9804      	ldr	r0, [sp, #16]
    6738:	f000 fd40 	bl	71bc <__lshift>
    673c:	9008      	str	r0, [sp, #32]
    673e:	9b16      	ldr	r3, [sp, #88]	; 0x58
    6740:	2b00      	cmp	r3, #0
    6742:	d01d      	beq.n	6780 <_dtoa_r+0x8d8>
    6744:	9908      	ldr	r1, [sp, #32]
    6746:	9805      	ldr	r0, [sp, #20]
    6748:	f000 fd8a 	bl	7260 <__mcmp>
    674c:	2800      	cmp	r0, #0
    674e:	da17      	bge.n	6780 <_dtoa_r+0x8d8>
    6750:	9b03      	ldr	r3, [sp, #12]
    6752:	220a      	movs	r2, #10
    6754:	3b01      	subs	r3, #1
    6756:	9303      	str	r3, [sp, #12]
    6758:	9905      	ldr	r1, [sp, #20]
    675a:	2300      	movs	r3, #0
    675c:	9804      	ldr	r0, [sp, #16]
    675e:	f000 fbbf 	bl	6ee0 <__multadd>
    6762:	9b10      	ldr	r3, [sp, #64]	; 0x40
    6764:	9005      	str	r0, [sp, #20]
    6766:	2b00      	cmp	r3, #0
    6768:	d100      	bne.n	676c <_dtoa_r+0x8c4>
    676a:	e159      	b.n	6a20 <_dtoa_r+0xb78>
    676c:	0031      	movs	r1, r6
    676e:	2300      	movs	r3, #0
    6770:	220a      	movs	r2, #10
    6772:	9804      	ldr	r0, [sp, #16]
    6774:	f000 fbb4 	bl	6ee0 <__multadd>
    6778:	0006      	movs	r6, r0
    677a:	2f00      	cmp	r7, #0
    677c:	dc37      	bgt.n	67ee <_dtoa_r+0x946>
    677e:	e033      	b.n	67e8 <_dtoa_r+0x940>
    6780:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6782:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    6784:	2b00      	cmp	r3, #0
    6786:	dc2a      	bgt.n	67de <_dtoa_r+0x936>
    6788:	9b22      	ldr	r3, [sp, #136]	; 0x88
    678a:	2b02      	cmp	r3, #2
    678c:	dd27      	ble.n	67de <_dtoa_r+0x936>
    678e:	2f00      	cmp	r7, #0
    6790:	d112      	bne.n	67b8 <_dtoa_r+0x910>
    6792:	9908      	ldr	r1, [sp, #32]
    6794:	003b      	movs	r3, r7
    6796:	2205      	movs	r2, #5
    6798:	9804      	ldr	r0, [sp, #16]
    679a:	f000 fba1 	bl	6ee0 <__multadd>
    679e:	9008      	str	r0, [sp, #32]
    67a0:	0001      	movs	r1, r0
    67a2:	9805      	ldr	r0, [sp, #20]
    67a4:	f000 fd5c 	bl	7260 <__mcmp>
    67a8:	2800      	cmp	r0, #0
    67aa:	dc0d      	bgt.n	67c8 <_dtoa_r+0x920>
    67ac:	e004      	b.n	67b8 <_dtoa_r+0x910>
    67ae:	9608      	str	r6, [sp, #32]
    67b0:	e002      	b.n	67b8 <_dtoa_r+0x910>
    67b2:	2300      	movs	r3, #0
    67b4:	001e      	movs	r6, r3
    67b6:	9308      	str	r3, [sp, #32]
    67b8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    67ba:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    67bc:	43db      	mvns	r3, r3
    67be:	9303      	str	r3, [sp, #12]
    67c0:	e00a      	b.n	67d8 <_dtoa_r+0x930>
    67c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    67c4:	9608      	str	r6, [sp, #32]
    67c6:	9303      	str	r3, [sp, #12]
    67c8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    67ca:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    67cc:	1c5d      	adds	r5, r3, #1
    67ce:	2331      	movs	r3, #49	; 0x31
    67d0:	7013      	strb	r3, [r2, #0]
    67d2:	9b03      	ldr	r3, [sp, #12]
    67d4:	3301      	adds	r3, #1
    67d6:	9303      	str	r3, [sp, #12]
    67d8:	960a      	str	r6, [sp, #40]	; 0x28
    67da:	2600      	movs	r6, #0
    67dc:	e0f3      	b.n	69c6 <_dtoa_r+0xb1e>
    67de:	9b10      	ldr	r3, [sp, #64]	; 0x40
    67e0:	2b00      	cmp	r3, #0
    67e2:	d104      	bne.n	67ee <_dtoa_r+0x946>
    67e4:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    67e6:	e0b5      	b.n	6954 <_dtoa_r+0xaac>
    67e8:	9b22      	ldr	r3, [sp, #136]	; 0x88
    67ea:	2b02      	cmp	r3, #2
    67ec:	dccf      	bgt.n	678e <_dtoa_r+0x8e6>
    67ee:	2c00      	cmp	r4, #0
    67f0:	dd05      	ble.n	67fe <_dtoa_r+0x956>
    67f2:	0031      	movs	r1, r6
    67f4:	0022      	movs	r2, r4
    67f6:	9804      	ldr	r0, [sp, #16]
    67f8:	f000 fce0 	bl	71bc <__lshift>
    67fc:	0006      	movs	r6, r0
    67fe:	960a      	str	r6, [sp, #40]	; 0x28
    6800:	2d00      	cmp	r5, #0
    6802:	d012      	beq.n	682a <_dtoa_r+0x982>
    6804:	6871      	ldr	r1, [r6, #4]
    6806:	9804      	ldr	r0, [sp, #16]
    6808:	f000 fb19 	bl	6e3e <_Balloc>
    680c:	0031      	movs	r1, r6
    680e:	0004      	movs	r4, r0
    6810:	6933      	ldr	r3, [r6, #16]
    6812:	310c      	adds	r1, #12
    6814:	1c9a      	adds	r2, r3, #2
    6816:	0092      	lsls	r2, r2, #2
    6818:	300c      	adds	r0, #12
    681a:	f7fe fbd1 	bl	4fc0 <memcpy>
    681e:	2201      	movs	r2, #1
    6820:	0021      	movs	r1, r4
    6822:	9804      	ldr	r0, [sp, #16]
    6824:	f000 fcca 	bl	71bc <__lshift>
    6828:	900a      	str	r0, [sp, #40]	; 0x28
    682a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    682c:	1e7d      	subs	r5, r7, #1
    682e:	930b      	str	r3, [sp, #44]	; 0x2c
    6830:	195b      	adds	r3, r3, r5
    6832:	930e      	str	r3, [sp, #56]	; 0x38
    6834:	9908      	ldr	r1, [sp, #32]
    6836:	9805      	ldr	r0, [sp, #20]
    6838:	f7ff fab0 	bl	5d9c <quorem>
    683c:	0031      	movs	r1, r6
    683e:	9010      	str	r0, [sp, #64]	; 0x40
    6840:	0004      	movs	r4, r0
    6842:	9805      	ldr	r0, [sp, #20]
    6844:	f000 fd0c 	bl	7260 <__mcmp>
    6848:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    684a:	0005      	movs	r5, r0
    684c:	9908      	ldr	r1, [sp, #32]
    684e:	9804      	ldr	r0, [sp, #16]
    6850:	f000 fd21 	bl	7296 <__mdiff>
    6854:	2301      	movs	r3, #1
    6856:	930c      	str	r3, [sp, #48]	; 0x30
    6858:	68c3      	ldr	r3, [r0, #12]
    685a:	3430      	adds	r4, #48	; 0x30
    685c:	0007      	movs	r7, r0
    685e:	2b00      	cmp	r3, #0
    6860:	d104      	bne.n	686c <_dtoa_r+0x9c4>
    6862:	0001      	movs	r1, r0
    6864:	9805      	ldr	r0, [sp, #20]
    6866:	f000 fcfb 	bl	7260 <__mcmp>
    686a:	900c      	str	r0, [sp, #48]	; 0x30
    686c:	0039      	movs	r1, r7
    686e:	9804      	ldr	r0, [sp, #16]
    6870:	f000 fb1d 	bl	6eae <_Bfree>
    6874:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6876:	9a22      	ldr	r2, [sp, #136]	; 0x88
    6878:	4313      	orrs	r3, r2
    687a:	d108      	bne.n	688e <_dtoa_r+0x9e6>
    687c:	9a06      	ldr	r2, [sp, #24]
    687e:	3301      	adds	r3, #1
    6880:	4213      	tst	r3, r2
    6882:	d104      	bne.n	688e <_dtoa_r+0x9e6>
    6884:	2c39      	cmp	r4, #57	; 0x39
    6886:	d02a      	beq.n	68de <_dtoa_r+0xa36>
    6888:	2d00      	cmp	r5, #0
    688a:	dc1c      	bgt.n	68c6 <_dtoa_r+0xa1e>
    688c:	e01d      	b.n	68ca <_dtoa_r+0xa22>
    688e:	2d00      	cmp	r5, #0
    6890:	db06      	blt.n	68a0 <_dtoa_r+0x9f8>
    6892:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6894:	431d      	orrs	r5, r3
    6896:	d11b      	bne.n	68d0 <_dtoa_r+0xa28>
    6898:	2301      	movs	r3, #1
    689a:	9a06      	ldr	r2, [sp, #24]
    689c:	4213      	tst	r3, r2
    689e:	d117      	bne.n	68d0 <_dtoa_r+0xa28>
    68a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    68a2:	2b00      	cmp	r3, #0
    68a4:	dd11      	ble.n	68ca <_dtoa_r+0xa22>
    68a6:	9905      	ldr	r1, [sp, #20]
    68a8:	2201      	movs	r2, #1
    68aa:	9804      	ldr	r0, [sp, #16]
    68ac:	f000 fc86 	bl	71bc <__lshift>
    68b0:	9908      	ldr	r1, [sp, #32]
    68b2:	9005      	str	r0, [sp, #20]
    68b4:	f000 fcd4 	bl	7260 <__mcmp>
    68b8:	2800      	cmp	r0, #0
    68ba:	dc02      	bgt.n	68c2 <_dtoa_r+0xa1a>
    68bc:	d105      	bne.n	68ca <_dtoa_r+0xa22>
    68be:	07e3      	lsls	r3, r4, #31
    68c0:	d503      	bpl.n	68ca <_dtoa_r+0xa22>
    68c2:	2c39      	cmp	r4, #57	; 0x39
    68c4:	d00b      	beq.n	68de <_dtoa_r+0xa36>
    68c6:	9c10      	ldr	r4, [sp, #64]	; 0x40
    68c8:	3431      	adds	r4, #49	; 0x31
    68ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    68cc:	1c5d      	adds	r5, r3, #1
    68ce:	e00f      	b.n	68f0 <_dtoa_r+0xa48>
    68d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    68d2:	1c5f      	adds	r7, r3, #1
    68d4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    68d6:	2b00      	cmp	r3, #0
    68d8:	dd0c      	ble.n	68f4 <_dtoa_r+0xa4c>
    68da:	2c39      	cmp	r4, #57	; 0x39
    68dc:	d105      	bne.n	68ea <_dtoa_r+0xa42>
    68de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    68e0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    68e2:	1c5d      	adds	r5, r3, #1
    68e4:	2339      	movs	r3, #57	; 0x39
    68e6:	7013      	strb	r3, [r2, #0]
    68e8:	e057      	b.n	699a <_dtoa_r+0xaf2>
    68ea:	003d      	movs	r5, r7
    68ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    68ee:	3401      	adds	r4, #1
    68f0:	701c      	strb	r4, [r3, #0]
    68f2:	e068      	b.n	69c6 <_dtoa_r+0xb1e>
    68f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    68f6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    68f8:	003d      	movs	r5, r7
    68fa:	701c      	strb	r4, [r3, #0]
    68fc:	4293      	cmp	r3, r2
    68fe:	d03c      	beq.n	697a <_dtoa_r+0xad2>
    6900:	2300      	movs	r3, #0
    6902:	220a      	movs	r2, #10
    6904:	9905      	ldr	r1, [sp, #20]
    6906:	9804      	ldr	r0, [sp, #16]
    6908:	f000 faea 	bl	6ee0 <__multadd>
    690c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    690e:	9005      	str	r0, [sp, #20]
    6910:	429e      	cmp	r6, r3
    6912:	d108      	bne.n	6926 <_dtoa_r+0xa7e>
    6914:	0031      	movs	r1, r6
    6916:	2300      	movs	r3, #0
    6918:	220a      	movs	r2, #10
    691a:	9804      	ldr	r0, [sp, #16]
    691c:	f000 fae0 	bl	6ee0 <__multadd>
    6920:	0006      	movs	r6, r0
    6922:	900a      	str	r0, [sp, #40]	; 0x28
    6924:	e00d      	b.n	6942 <_dtoa_r+0xa9a>
    6926:	0031      	movs	r1, r6
    6928:	2300      	movs	r3, #0
    692a:	220a      	movs	r2, #10
    692c:	9804      	ldr	r0, [sp, #16]
    692e:	f000 fad7 	bl	6ee0 <__multadd>
    6932:	2300      	movs	r3, #0
    6934:	0006      	movs	r6, r0
    6936:	220a      	movs	r2, #10
    6938:	990a      	ldr	r1, [sp, #40]	; 0x28
    693a:	9804      	ldr	r0, [sp, #16]
    693c:	f000 fad0 	bl	6ee0 <__multadd>
    6940:	900a      	str	r0, [sp, #40]	; 0x28
    6942:	970b      	str	r7, [sp, #44]	; 0x2c
    6944:	e776      	b.n	6834 <_dtoa_r+0x98c>
    6946:	2300      	movs	r3, #0
    6948:	220a      	movs	r2, #10
    694a:	9905      	ldr	r1, [sp, #20]
    694c:	9804      	ldr	r0, [sp, #16]
    694e:	f000 fac7 	bl	6ee0 <__multadd>
    6952:	9005      	str	r0, [sp, #20]
    6954:	9908      	ldr	r1, [sp, #32]
    6956:	9805      	ldr	r0, [sp, #20]
    6958:	f7ff fa20 	bl	5d9c <quorem>
    695c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    695e:	3030      	adds	r0, #48	; 0x30
    6960:	7028      	strb	r0, [r5, #0]
    6962:	3501      	adds	r5, #1
    6964:	0004      	movs	r4, r0
    6966:	1aeb      	subs	r3, r5, r3
    6968:	42bb      	cmp	r3, r7
    696a:	dbec      	blt.n	6946 <_dtoa_r+0xa9e>
    696c:	1e3d      	subs	r5, r7, #0
    696e:	dc00      	bgt.n	6972 <_dtoa_r+0xaca>
    6970:	2501      	movs	r5, #1
    6972:	960a      	str	r6, [sp, #40]	; 0x28
    6974:	2600      	movs	r6, #0
    6976:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    6978:	195d      	adds	r5, r3, r5
    697a:	9905      	ldr	r1, [sp, #20]
    697c:	2201      	movs	r2, #1
    697e:	9804      	ldr	r0, [sp, #16]
    6980:	f000 fc1c 	bl	71bc <__lshift>
    6984:	9908      	ldr	r1, [sp, #32]
    6986:	9005      	str	r0, [sp, #20]
    6988:	f000 fc6a 	bl	7260 <__mcmp>
    698c:	2800      	cmp	r0, #0
    698e:	dc04      	bgt.n	699a <_dtoa_r+0xaf2>
    6990:	d113      	bne.n	69ba <_dtoa_r+0xb12>
    6992:	07e3      	lsls	r3, r4, #31
    6994:	d401      	bmi.n	699a <_dtoa_r+0xaf2>
    6996:	e010      	b.n	69ba <_dtoa_r+0xb12>
    6998:	001d      	movs	r5, r3
    699a:	1e6b      	subs	r3, r5, #1
    699c:	781a      	ldrb	r2, [r3, #0]
    699e:	2a39      	cmp	r2, #57	; 0x39
    69a0:	d108      	bne.n	69b4 <_dtoa_r+0xb0c>
    69a2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    69a4:	429a      	cmp	r2, r3
    69a6:	d1f7      	bne.n	6998 <_dtoa_r+0xaf0>
    69a8:	9b03      	ldr	r3, [sp, #12]
    69aa:	3301      	adds	r3, #1
    69ac:	9303      	str	r3, [sp, #12]
    69ae:	2331      	movs	r3, #49	; 0x31
    69b0:	7013      	strb	r3, [r2, #0]
    69b2:	e008      	b.n	69c6 <_dtoa_r+0xb1e>
    69b4:	3201      	adds	r2, #1
    69b6:	701a      	strb	r2, [r3, #0]
    69b8:	e005      	b.n	69c6 <_dtoa_r+0xb1e>
    69ba:	1e6b      	subs	r3, r5, #1
    69bc:	781a      	ldrb	r2, [r3, #0]
    69be:	2a30      	cmp	r2, #48	; 0x30
    69c0:	d101      	bne.n	69c6 <_dtoa_r+0xb1e>
    69c2:	001d      	movs	r5, r3
    69c4:	e7f9      	b.n	69ba <_dtoa_r+0xb12>
    69c6:	9908      	ldr	r1, [sp, #32]
    69c8:	9804      	ldr	r0, [sp, #16]
    69ca:	f000 fa70 	bl	6eae <_Bfree>
    69ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    69d0:	2b00      	cmp	r3, #0
    69d2:	d00e      	beq.n	69f2 <_dtoa_r+0xb4a>
    69d4:	2e00      	cmp	r6, #0
    69d6:	d005      	beq.n	69e4 <_dtoa_r+0xb3c>
    69d8:	429e      	cmp	r6, r3
    69da:	d003      	beq.n	69e4 <_dtoa_r+0xb3c>
    69dc:	0031      	movs	r1, r6
    69de:	9804      	ldr	r0, [sp, #16]
    69e0:	f000 fa65 	bl	6eae <_Bfree>
    69e4:	990a      	ldr	r1, [sp, #40]	; 0x28
    69e6:	9804      	ldr	r0, [sp, #16]
    69e8:	f000 fa61 	bl	6eae <_Bfree>
    69ec:	e001      	b.n	69f2 <_dtoa_r+0xb4a>
    69ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    69f0:	9303      	str	r3, [sp, #12]
    69f2:	9804      	ldr	r0, [sp, #16]
    69f4:	9905      	ldr	r1, [sp, #20]
    69f6:	f000 fa5a 	bl	6eae <_Bfree>
    69fa:	2300      	movs	r3, #0
    69fc:	702b      	strb	r3, [r5, #0]
    69fe:	9b03      	ldr	r3, [sp, #12]
    6a00:	9a24      	ldr	r2, [sp, #144]	; 0x90
    6a02:	3301      	adds	r3, #1
    6a04:	6013      	str	r3, [r2, #0]
    6a06:	9b26      	ldr	r3, [sp, #152]	; 0x98
    6a08:	980d      	ldr	r0, [sp, #52]	; 0x34
    6a0a:	2b00      	cmp	r3, #0
    6a0c:	d010      	beq.n	6a30 <_dtoa_r+0xb88>
    6a0e:	601d      	str	r5, [r3, #0]
    6a10:	e00e      	b.n	6a30 <_dtoa_r+0xb88>
    6a12:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6a14:	2b01      	cmp	r3, #1
    6a16:	dc00      	bgt.n	6a1a <_dtoa_r+0xb72>
    6a18:	e643      	b.n	66a2 <_dtoa_r+0x7fa>
    6a1a:	9d11      	ldr	r5, [sp, #68]	; 0x44
    6a1c:	2001      	movs	r0, #1
    6a1e:	e665      	b.n	66ec <_dtoa_r+0x844>
    6a20:	2f00      	cmp	r7, #0
    6a22:	dd00      	ble.n	6a26 <_dtoa_r+0xb7e>
    6a24:	e6de      	b.n	67e4 <_dtoa_r+0x93c>
    6a26:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6a28:	2b02      	cmp	r3, #2
    6a2a:	dc00      	bgt.n	6a2e <_dtoa_r+0xb86>
    6a2c:	e6da      	b.n	67e4 <_dtoa_r+0x93c>
    6a2e:	e6ae      	b.n	678e <_dtoa_r+0x8e6>
    6a30:	b01d      	add	sp, #116	; 0x74
    6a32:	bdf0      	pop	{r4, r5, r6, r7, pc}

00006a34 <__sflush_r>:
    6a34:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6a36:	898a      	ldrh	r2, [r1, #12]
    6a38:	0005      	movs	r5, r0
    6a3a:	000c      	movs	r4, r1
    6a3c:	0713      	lsls	r3, r2, #28
    6a3e:	d45a      	bmi.n	6af6 <__sflush_r+0xc2>
    6a40:	684b      	ldr	r3, [r1, #4]
    6a42:	2b00      	cmp	r3, #0
    6a44:	dc02      	bgt.n	6a4c <__sflush_r+0x18>
    6a46:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    6a48:	2b00      	cmp	r3, #0
    6a4a:	dd19      	ble.n	6a80 <__sflush_r+0x4c>
    6a4c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    6a4e:	2f00      	cmp	r7, #0
    6a50:	d016      	beq.n	6a80 <__sflush_r+0x4c>
    6a52:	2300      	movs	r3, #0
    6a54:	682e      	ldr	r6, [r5, #0]
    6a56:	602b      	str	r3, [r5, #0]
    6a58:	2380      	movs	r3, #128	; 0x80
    6a5a:	015b      	lsls	r3, r3, #5
    6a5c:	401a      	ands	r2, r3
    6a5e:	d001      	beq.n	6a64 <__sflush_r+0x30>
    6a60:	6d60      	ldr	r0, [r4, #84]	; 0x54
    6a62:	e014      	b.n	6a8e <__sflush_r+0x5a>
    6a64:	2301      	movs	r3, #1
    6a66:	6a21      	ldr	r1, [r4, #32]
    6a68:	0028      	movs	r0, r5
    6a6a:	47b8      	blx	r7
    6a6c:	1c43      	adds	r3, r0, #1
    6a6e:	d10e      	bne.n	6a8e <__sflush_r+0x5a>
    6a70:	682b      	ldr	r3, [r5, #0]
    6a72:	2b00      	cmp	r3, #0
    6a74:	d00b      	beq.n	6a8e <__sflush_r+0x5a>
    6a76:	2b1d      	cmp	r3, #29
    6a78:	d001      	beq.n	6a7e <__sflush_r+0x4a>
    6a7a:	2b16      	cmp	r3, #22
    6a7c:	d102      	bne.n	6a84 <__sflush_r+0x50>
    6a7e:	602e      	str	r6, [r5, #0]
    6a80:	2000      	movs	r0, #0
    6a82:	e05a      	b.n	6b3a <__sflush_r+0x106>
    6a84:	2240      	movs	r2, #64	; 0x40
    6a86:	89a3      	ldrh	r3, [r4, #12]
    6a88:	4313      	orrs	r3, r2
    6a8a:	81a3      	strh	r3, [r4, #12]
    6a8c:	e055      	b.n	6b3a <__sflush_r+0x106>
    6a8e:	89a3      	ldrh	r3, [r4, #12]
    6a90:	075b      	lsls	r3, r3, #29
    6a92:	d506      	bpl.n	6aa2 <__sflush_r+0x6e>
    6a94:	6863      	ldr	r3, [r4, #4]
    6a96:	1ac0      	subs	r0, r0, r3
    6a98:	6b63      	ldr	r3, [r4, #52]	; 0x34
    6a9a:	2b00      	cmp	r3, #0
    6a9c:	d001      	beq.n	6aa2 <__sflush_r+0x6e>
    6a9e:	6c23      	ldr	r3, [r4, #64]	; 0x40
    6aa0:	1ac0      	subs	r0, r0, r3
    6aa2:	2300      	movs	r3, #0
    6aa4:	0002      	movs	r2, r0
    6aa6:	6a21      	ldr	r1, [r4, #32]
    6aa8:	0028      	movs	r0, r5
    6aaa:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    6aac:	47b8      	blx	r7
    6aae:	89a3      	ldrh	r3, [r4, #12]
    6ab0:	1c42      	adds	r2, r0, #1
    6ab2:	d106      	bne.n	6ac2 <__sflush_r+0x8e>
    6ab4:	6829      	ldr	r1, [r5, #0]
    6ab6:	291d      	cmp	r1, #29
    6ab8:	d83a      	bhi.n	6b30 <__sflush_r+0xfc>
    6aba:	4a20      	ldr	r2, [pc, #128]	; (6b3c <__sflush_r+0x108>)
    6abc:	40ca      	lsrs	r2, r1
    6abe:	07d2      	lsls	r2, r2, #31
    6ac0:	d536      	bpl.n	6b30 <__sflush_r+0xfc>
    6ac2:	2200      	movs	r2, #0
    6ac4:	6062      	str	r2, [r4, #4]
    6ac6:	6922      	ldr	r2, [r4, #16]
    6ac8:	6022      	str	r2, [r4, #0]
    6aca:	04db      	lsls	r3, r3, #19
    6acc:	d505      	bpl.n	6ada <__sflush_r+0xa6>
    6ace:	1c43      	adds	r3, r0, #1
    6ad0:	d102      	bne.n	6ad8 <__sflush_r+0xa4>
    6ad2:	682b      	ldr	r3, [r5, #0]
    6ad4:	2b00      	cmp	r3, #0
    6ad6:	d100      	bne.n	6ada <__sflush_r+0xa6>
    6ad8:	6560      	str	r0, [r4, #84]	; 0x54
    6ada:	6b61      	ldr	r1, [r4, #52]	; 0x34
    6adc:	602e      	str	r6, [r5, #0]
    6ade:	2900      	cmp	r1, #0
    6ae0:	d0ce      	beq.n	6a80 <__sflush_r+0x4c>
    6ae2:	0023      	movs	r3, r4
    6ae4:	3344      	adds	r3, #68	; 0x44
    6ae6:	4299      	cmp	r1, r3
    6ae8:	d002      	beq.n	6af0 <__sflush_r+0xbc>
    6aea:	0028      	movs	r0, r5
    6aec:	f000 fca0 	bl	7430 <_free_r>
    6af0:	2000      	movs	r0, #0
    6af2:	6360      	str	r0, [r4, #52]	; 0x34
    6af4:	e021      	b.n	6b3a <__sflush_r+0x106>
    6af6:	690f      	ldr	r7, [r1, #16]
    6af8:	2f00      	cmp	r7, #0
    6afa:	d0c1      	beq.n	6a80 <__sflush_r+0x4c>
    6afc:	680b      	ldr	r3, [r1, #0]
    6afe:	600f      	str	r7, [r1, #0]
    6b00:	1bdb      	subs	r3, r3, r7
    6b02:	9301      	str	r3, [sp, #4]
    6b04:	2300      	movs	r3, #0
    6b06:	0792      	lsls	r2, r2, #30
    6b08:	d100      	bne.n	6b0c <__sflush_r+0xd8>
    6b0a:	694b      	ldr	r3, [r1, #20]
    6b0c:	60a3      	str	r3, [r4, #8]
    6b0e:	e003      	b.n	6b18 <__sflush_r+0xe4>
    6b10:	9b01      	ldr	r3, [sp, #4]
    6b12:	183f      	adds	r7, r7, r0
    6b14:	1a1b      	subs	r3, r3, r0
    6b16:	9301      	str	r3, [sp, #4]
    6b18:	9b01      	ldr	r3, [sp, #4]
    6b1a:	2b00      	cmp	r3, #0
    6b1c:	ddb0      	ble.n	6a80 <__sflush_r+0x4c>
    6b1e:	9b01      	ldr	r3, [sp, #4]
    6b20:	003a      	movs	r2, r7
    6b22:	6a21      	ldr	r1, [r4, #32]
    6b24:	0028      	movs	r0, r5
    6b26:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    6b28:	47b0      	blx	r6
    6b2a:	2800      	cmp	r0, #0
    6b2c:	dcf0      	bgt.n	6b10 <__sflush_r+0xdc>
    6b2e:	89a3      	ldrh	r3, [r4, #12]
    6b30:	2240      	movs	r2, #64	; 0x40
    6b32:	2001      	movs	r0, #1
    6b34:	4313      	orrs	r3, r2
    6b36:	81a3      	strh	r3, [r4, #12]
    6b38:	4240      	negs	r0, r0
    6b3a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    6b3c:	20400001 	.word	0x20400001

00006b40 <_fflush_r>:
    6b40:	690b      	ldr	r3, [r1, #16]
    6b42:	b570      	push	{r4, r5, r6, lr}
    6b44:	0005      	movs	r5, r0
    6b46:	000c      	movs	r4, r1
    6b48:	2b00      	cmp	r3, #0
    6b4a:	d101      	bne.n	6b50 <_fflush_r+0x10>
    6b4c:	2000      	movs	r0, #0
    6b4e:	e01c      	b.n	6b8a <_fflush_r+0x4a>
    6b50:	2800      	cmp	r0, #0
    6b52:	d004      	beq.n	6b5e <_fflush_r+0x1e>
    6b54:	6983      	ldr	r3, [r0, #24]
    6b56:	2b00      	cmp	r3, #0
    6b58:	d101      	bne.n	6b5e <_fflush_r+0x1e>
    6b5a:	f000 f85f 	bl	6c1c <__sinit>
    6b5e:	4b0b      	ldr	r3, [pc, #44]	; (6b8c <_fflush_r+0x4c>)
    6b60:	429c      	cmp	r4, r3
    6b62:	d101      	bne.n	6b68 <_fflush_r+0x28>
    6b64:	686c      	ldr	r4, [r5, #4]
    6b66:	e008      	b.n	6b7a <_fflush_r+0x3a>
    6b68:	4b09      	ldr	r3, [pc, #36]	; (6b90 <_fflush_r+0x50>)
    6b6a:	429c      	cmp	r4, r3
    6b6c:	d101      	bne.n	6b72 <_fflush_r+0x32>
    6b6e:	68ac      	ldr	r4, [r5, #8]
    6b70:	e003      	b.n	6b7a <_fflush_r+0x3a>
    6b72:	4b08      	ldr	r3, [pc, #32]	; (6b94 <_fflush_r+0x54>)
    6b74:	429c      	cmp	r4, r3
    6b76:	d100      	bne.n	6b7a <_fflush_r+0x3a>
    6b78:	68ec      	ldr	r4, [r5, #12]
    6b7a:	220c      	movs	r2, #12
    6b7c:	5ea3      	ldrsh	r3, [r4, r2]
    6b7e:	2b00      	cmp	r3, #0
    6b80:	d0e4      	beq.n	6b4c <_fflush_r+0xc>
    6b82:	0021      	movs	r1, r4
    6b84:	0028      	movs	r0, r5
    6b86:	f7ff ff55 	bl	6a34 <__sflush_r>
    6b8a:	bd70      	pop	{r4, r5, r6, pc}
    6b8c:	0000a6c0 	.word	0x0000a6c0
    6b90:	0000a6e0 	.word	0x0000a6e0
    6b94:	0000a700 	.word	0x0000a700

00006b98 <_cleanup_r>:
    6b98:	b510      	push	{r4, lr}
    6b9a:	4902      	ldr	r1, [pc, #8]	; (6ba4 <_cleanup_r+0xc>)
    6b9c:	f000 f8b0 	bl	6d00 <_fwalk_reent>
    6ba0:	bd10      	pop	{r4, pc}
    6ba2:	46c0      	nop			; (mov r8, r8)
    6ba4:	00006b41 	.word	0x00006b41

00006ba8 <std.isra.0>:
    6ba8:	2300      	movs	r3, #0
    6baa:	b510      	push	{r4, lr}
    6bac:	0004      	movs	r4, r0
    6bae:	6003      	str	r3, [r0, #0]
    6bb0:	6043      	str	r3, [r0, #4]
    6bb2:	6083      	str	r3, [r0, #8]
    6bb4:	8181      	strh	r1, [r0, #12]
    6bb6:	6643      	str	r3, [r0, #100]	; 0x64
    6bb8:	81c2      	strh	r2, [r0, #14]
    6bba:	6103      	str	r3, [r0, #16]
    6bbc:	6143      	str	r3, [r0, #20]
    6bbe:	6183      	str	r3, [r0, #24]
    6bc0:	0019      	movs	r1, r3
    6bc2:	2208      	movs	r2, #8
    6bc4:	305c      	adds	r0, #92	; 0x5c
    6bc6:	f7fe fa04 	bl	4fd2 <memset>
    6bca:	4b05      	ldr	r3, [pc, #20]	; (6be0 <std.isra.0+0x38>)
    6bcc:	6224      	str	r4, [r4, #32]
    6bce:	6263      	str	r3, [r4, #36]	; 0x24
    6bd0:	4b04      	ldr	r3, [pc, #16]	; (6be4 <std.isra.0+0x3c>)
    6bd2:	62a3      	str	r3, [r4, #40]	; 0x28
    6bd4:	4b04      	ldr	r3, [pc, #16]	; (6be8 <std.isra.0+0x40>)
    6bd6:	62e3      	str	r3, [r4, #44]	; 0x2c
    6bd8:	4b04      	ldr	r3, [pc, #16]	; (6bec <std.isra.0+0x44>)
    6bda:	6323      	str	r3, [r4, #48]	; 0x30
    6bdc:	bd10      	pop	{r4, pc}
    6bde:	46c0      	nop			; (mov r8, r8)
    6be0:	00007881 	.word	0x00007881
    6be4:	000078a9 	.word	0x000078a9
    6be8:	000078e1 	.word	0x000078e1
    6bec:	0000790d 	.word	0x0000790d

00006bf0 <__sfmoreglue>:
    6bf0:	b570      	push	{r4, r5, r6, lr}
    6bf2:	2568      	movs	r5, #104	; 0x68
    6bf4:	1e4b      	subs	r3, r1, #1
    6bf6:	435d      	muls	r5, r3
    6bf8:	000e      	movs	r6, r1
    6bfa:	0029      	movs	r1, r5
    6bfc:	3174      	adds	r1, #116	; 0x74
    6bfe:	f000 fc5d 	bl	74bc <_malloc_r>
    6c02:	1e04      	subs	r4, r0, #0
    6c04:	d008      	beq.n	6c18 <__sfmoreglue+0x28>
    6c06:	2100      	movs	r1, #0
    6c08:	002a      	movs	r2, r5
    6c0a:	6001      	str	r1, [r0, #0]
    6c0c:	6046      	str	r6, [r0, #4]
    6c0e:	300c      	adds	r0, #12
    6c10:	60a0      	str	r0, [r4, #8]
    6c12:	3268      	adds	r2, #104	; 0x68
    6c14:	f7fe f9dd 	bl	4fd2 <memset>
    6c18:	0020      	movs	r0, r4
    6c1a:	bd70      	pop	{r4, r5, r6, pc}

00006c1c <__sinit>:
    6c1c:	6983      	ldr	r3, [r0, #24]
    6c1e:	b513      	push	{r0, r1, r4, lr}
    6c20:	0004      	movs	r4, r0
    6c22:	2b00      	cmp	r3, #0
    6c24:	d128      	bne.n	6c78 <__sinit+0x5c>
    6c26:	6483      	str	r3, [r0, #72]	; 0x48
    6c28:	64c3      	str	r3, [r0, #76]	; 0x4c
    6c2a:	6503      	str	r3, [r0, #80]	; 0x50
    6c2c:	4b13      	ldr	r3, [pc, #76]	; (6c7c <__sinit+0x60>)
    6c2e:	4a14      	ldr	r2, [pc, #80]	; (6c80 <__sinit+0x64>)
    6c30:	681b      	ldr	r3, [r3, #0]
    6c32:	6282      	str	r2, [r0, #40]	; 0x28
    6c34:	9301      	str	r3, [sp, #4]
    6c36:	4298      	cmp	r0, r3
    6c38:	d101      	bne.n	6c3e <__sinit+0x22>
    6c3a:	2301      	movs	r3, #1
    6c3c:	6183      	str	r3, [r0, #24]
    6c3e:	0020      	movs	r0, r4
    6c40:	f000 f820 	bl	6c84 <__sfp>
    6c44:	6060      	str	r0, [r4, #4]
    6c46:	0020      	movs	r0, r4
    6c48:	f000 f81c 	bl	6c84 <__sfp>
    6c4c:	60a0      	str	r0, [r4, #8]
    6c4e:	0020      	movs	r0, r4
    6c50:	f000 f818 	bl	6c84 <__sfp>
    6c54:	2200      	movs	r2, #0
    6c56:	60e0      	str	r0, [r4, #12]
    6c58:	2104      	movs	r1, #4
    6c5a:	6860      	ldr	r0, [r4, #4]
    6c5c:	f7ff ffa4 	bl	6ba8 <std.isra.0>
    6c60:	2201      	movs	r2, #1
    6c62:	2109      	movs	r1, #9
    6c64:	68a0      	ldr	r0, [r4, #8]
    6c66:	f7ff ff9f 	bl	6ba8 <std.isra.0>
    6c6a:	2202      	movs	r2, #2
    6c6c:	2112      	movs	r1, #18
    6c6e:	68e0      	ldr	r0, [r4, #12]
    6c70:	f7ff ff9a 	bl	6ba8 <std.isra.0>
    6c74:	2301      	movs	r3, #1
    6c76:	61a3      	str	r3, [r4, #24]
    6c78:	bd13      	pop	{r0, r1, r4, pc}
    6c7a:	46c0      	nop			; (mov r8, r8)
    6c7c:	0000a678 	.word	0x0000a678
    6c80:	00006b99 	.word	0x00006b99

00006c84 <__sfp>:
    6c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6c86:	4b1d      	ldr	r3, [pc, #116]	; (6cfc <__sfp+0x78>)
    6c88:	0006      	movs	r6, r0
    6c8a:	681d      	ldr	r5, [r3, #0]
    6c8c:	69ab      	ldr	r3, [r5, #24]
    6c8e:	2b00      	cmp	r3, #0
    6c90:	d102      	bne.n	6c98 <__sfp+0x14>
    6c92:	0028      	movs	r0, r5
    6c94:	f7ff ffc2 	bl	6c1c <__sinit>
    6c98:	3548      	adds	r5, #72	; 0x48
    6c9a:	68ac      	ldr	r4, [r5, #8]
    6c9c:	686b      	ldr	r3, [r5, #4]
    6c9e:	3b01      	subs	r3, #1
    6ca0:	d405      	bmi.n	6cae <__sfp+0x2a>
    6ca2:	220c      	movs	r2, #12
    6ca4:	5ea7      	ldrsh	r7, [r4, r2]
    6ca6:	2f00      	cmp	r7, #0
    6ca8:	d010      	beq.n	6ccc <__sfp+0x48>
    6caa:	3468      	adds	r4, #104	; 0x68
    6cac:	e7f7      	b.n	6c9e <__sfp+0x1a>
    6cae:	682b      	ldr	r3, [r5, #0]
    6cb0:	2b00      	cmp	r3, #0
    6cb2:	d001      	beq.n	6cb8 <__sfp+0x34>
    6cb4:	682d      	ldr	r5, [r5, #0]
    6cb6:	e7f0      	b.n	6c9a <__sfp+0x16>
    6cb8:	2104      	movs	r1, #4
    6cba:	0030      	movs	r0, r6
    6cbc:	f7ff ff98 	bl	6bf0 <__sfmoreglue>
    6cc0:	6028      	str	r0, [r5, #0]
    6cc2:	2800      	cmp	r0, #0
    6cc4:	d1f6      	bne.n	6cb4 <__sfp+0x30>
    6cc6:	230c      	movs	r3, #12
    6cc8:	6033      	str	r3, [r6, #0]
    6cca:	e016      	b.n	6cfa <__sfp+0x76>
    6ccc:	2301      	movs	r3, #1
    6cce:	0020      	movs	r0, r4
    6cd0:	425b      	negs	r3, r3
    6cd2:	81e3      	strh	r3, [r4, #14]
    6cd4:	3302      	adds	r3, #2
    6cd6:	81a3      	strh	r3, [r4, #12]
    6cd8:	6667      	str	r7, [r4, #100]	; 0x64
    6cda:	6027      	str	r7, [r4, #0]
    6cdc:	60a7      	str	r7, [r4, #8]
    6cde:	6067      	str	r7, [r4, #4]
    6ce0:	6127      	str	r7, [r4, #16]
    6ce2:	6167      	str	r7, [r4, #20]
    6ce4:	61a7      	str	r7, [r4, #24]
    6ce6:	305c      	adds	r0, #92	; 0x5c
    6ce8:	2208      	movs	r2, #8
    6cea:	0039      	movs	r1, r7
    6cec:	f7fe f971 	bl	4fd2 <memset>
    6cf0:	0020      	movs	r0, r4
    6cf2:	6367      	str	r7, [r4, #52]	; 0x34
    6cf4:	63a7      	str	r7, [r4, #56]	; 0x38
    6cf6:	64a7      	str	r7, [r4, #72]	; 0x48
    6cf8:	64e7      	str	r7, [r4, #76]	; 0x4c
    6cfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6cfc:	0000a678 	.word	0x0000a678

00006d00 <_fwalk_reent>:
    6d00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6d02:	0004      	movs	r4, r0
    6d04:	0007      	movs	r7, r0
    6d06:	2600      	movs	r6, #0
    6d08:	9101      	str	r1, [sp, #4]
    6d0a:	3448      	adds	r4, #72	; 0x48
    6d0c:	2c00      	cmp	r4, #0
    6d0e:	d016      	beq.n	6d3e <_fwalk_reent+0x3e>
    6d10:	6863      	ldr	r3, [r4, #4]
    6d12:	68a5      	ldr	r5, [r4, #8]
    6d14:	9300      	str	r3, [sp, #0]
    6d16:	9b00      	ldr	r3, [sp, #0]
    6d18:	3b01      	subs	r3, #1
    6d1a:	9300      	str	r3, [sp, #0]
    6d1c:	d40d      	bmi.n	6d3a <_fwalk_reent+0x3a>
    6d1e:	89ab      	ldrh	r3, [r5, #12]
    6d20:	2b01      	cmp	r3, #1
    6d22:	d908      	bls.n	6d36 <_fwalk_reent+0x36>
    6d24:	220e      	movs	r2, #14
    6d26:	5eab      	ldrsh	r3, [r5, r2]
    6d28:	3301      	adds	r3, #1
    6d2a:	d004      	beq.n	6d36 <_fwalk_reent+0x36>
    6d2c:	0029      	movs	r1, r5
    6d2e:	0038      	movs	r0, r7
    6d30:	9b01      	ldr	r3, [sp, #4]
    6d32:	4798      	blx	r3
    6d34:	4306      	orrs	r6, r0
    6d36:	3568      	adds	r5, #104	; 0x68
    6d38:	e7ed      	b.n	6d16 <_fwalk_reent+0x16>
    6d3a:	6824      	ldr	r4, [r4, #0]
    6d3c:	e7e6      	b.n	6d0c <_fwalk_reent+0xc>
    6d3e:	0030      	movs	r0, r6
    6d40:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

00006d44 <_localeconv_r>:
    6d44:	4800      	ldr	r0, [pc, #0]	; (6d48 <_localeconv_r+0x4>)
    6d46:	4770      	bx	lr
    6d48:	20000070 	.word	0x20000070

00006d4c <__swhatbuf_r>:
    6d4c:	b570      	push	{r4, r5, r6, lr}
    6d4e:	000e      	movs	r6, r1
    6d50:	001d      	movs	r5, r3
    6d52:	230e      	movs	r3, #14
    6d54:	5ec9      	ldrsh	r1, [r1, r3]
    6d56:	b090      	sub	sp, #64	; 0x40
    6d58:	0014      	movs	r4, r2
    6d5a:	2900      	cmp	r1, #0
    6d5c:	da06      	bge.n	6d6c <__swhatbuf_r+0x20>
    6d5e:	2300      	movs	r3, #0
    6d60:	602b      	str	r3, [r5, #0]
    6d62:	89b3      	ldrh	r3, [r6, #12]
    6d64:	061b      	lsls	r3, r3, #24
    6d66:	d50f      	bpl.n	6d88 <__swhatbuf_r+0x3c>
    6d68:	2340      	movs	r3, #64	; 0x40
    6d6a:	e00f      	b.n	6d8c <__swhatbuf_r+0x40>
    6d6c:	aa01      	add	r2, sp, #4
    6d6e:	f000 fdf9 	bl	7964 <_fstat_r>
    6d72:	2800      	cmp	r0, #0
    6d74:	dbf3      	blt.n	6d5e <__swhatbuf_r+0x12>
    6d76:	23f0      	movs	r3, #240	; 0xf0
    6d78:	9a02      	ldr	r2, [sp, #8]
    6d7a:	021b      	lsls	r3, r3, #8
    6d7c:	4013      	ands	r3, r2
    6d7e:	4a05      	ldr	r2, [pc, #20]	; (6d94 <__swhatbuf_r+0x48>)
    6d80:	189b      	adds	r3, r3, r2
    6d82:	425a      	negs	r2, r3
    6d84:	4153      	adcs	r3, r2
    6d86:	602b      	str	r3, [r5, #0]
    6d88:	2380      	movs	r3, #128	; 0x80
    6d8a:	00db      	lsls	r3, r3, #3
    6d8c:	2000      	movs	r0, #0
    6d8e:	6023      	str	r3, [r4, #0]
    6d90:	b010      	add	sp, #64	; 0x40
    6d92:	bd70      	pop	{r4, r5, r6, pc}
    6d94:	ffffe000 	.word	0xffffe000

00006d98 <__smakebuf_r>:
    6d98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6d9a:	2602      	movs	r6, #2
    6d9c:	898b      	ldrh	r3, [r1, #12]
    6d9e:	0005      	movs	r5, r0
    6da0:	000c      	movs	r4, r1
    6da2:	4233      	tst	r3, r6
    6da4:	d110      	bne.n	6dc8 <__smakebuf_r+0x30>
    6da6:	ab01      	add	r3, sp, #4
    6da8:	466a      	mov	r2, sp
    6daa:	f7ff ffcf 	bl	6d4c <__swhatbuf_r>
    6dae:	9900      	ldr	r1, [sp, #0]
    6db0:	0007      	movs	r7, r0
    6db2:	0028      	movs	r0, r5
    6db4:	f000 fb82 	bl	74bc <_malloc_r>
    6db8:	2800      	cmp	r0, #0
    6dba:	d10c      	bne.n	6dd6 <__smakebuf_r+0x3e>
    6dbc:	220c      	movs	r2, #12
    6dbe:	5ea3      	ldrsh	r3, [r4, r2]
    6dc0:	059a      	lsls	r2, r3, #22
    6dc2:	d423      	bmi.n	6e0c <__smakebuf_r+0x74>
    6dc4:	4333      	orrs	r3, r6
    6dc6:	81a3      	strh	r3, [r4, #12]
    6dc8:	0023      	movs	r3, r4
    6dca:	3347      	adds	r3, #71	; 0x47
    6dcc:	6023      	str	r3, [r4, #0]
    6dce:	6123      	str	r3, [r4, #16]
    6dd0:	2301      	movs	r3, #1
    6dd2:	6163      	str	r3, [r4, #20]
    6dd4:	e01a      	b.n	6e0c <__smakebuf_r+0x74>
    6dd6:	2280      	movs	r2, #128	; 0x80
    6dd8:	4b0d      	ldr	r3, [pc, #52]	; (6e10 <__smakebuf_r+0x78>)
    6dda:	62ab      	str	r3, [r5, #40]	; 0x28
    6ddc:	89a3      	ldrh	r3, [r4, #12]
    6dde:	6020      	str	r0, [r4, #0]
    6de0:	4313      	orrs	r3, r2
    6de2:	81a3      	strh	r3, [r4, #12]
    6de4:	9b00      	ldr	r3, [sp, #0]
    6de6:	6120      	str	r0, [r4, #16]
    6de8:	6163      	str	r3, [r4, #20]
    6dea:	9b01      	ldr	r3, [sp, #4]
    6dec:	2b00      	cmp	r3, #0
    6dee:	d00a      	beq.n	6e06 <__smakebuf_r+0x6e>
    6df0:	230e      	movs	r3, #14
    6df2:	5ee1      	ldrsh	r1, [r4, r3]
    6df4:	0028      	movs	r0, r5
    6df6:	f000 fdc7 	bl	7988 <_isatty_r>
    6dfa:	2800      	cmp	r0, #0
    6dfc:	d003      	beq.n	6e06 <__smakebuf_r+0x6e>
    6dfe:	2201      	movs	r2, #1
    6e00:	89a3      	ldrh	r3, [r4, #12]
    6e02:	4313      	orrs	r3, r2
    6e04:	81a3      	strh	r3, [r4, #12]
    6e06:	89a3      	ldrh	r3, [r4, #12]
    6e08:	431f      	orrs	r7, r3
    6e0a:	81a7      	strh	r7, [r4, #12]
    6e0c:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    6e0e:	46c0      	nop			; (mov r8, r8)
    6e10:	00006b99 	.word	0x00006b99

00006e14 <malloc>:
    6e14:	b510      	push	{r4, lr}
    6e16:	4b03      	ldr	r3, [pc, #12]	; (6e24 <malloc+0x10>)
    6e18:	0001      	movs	r1, r0
    6e1a:	6818      	ldr	r0, [r3, #0]
    6e1c:	f000 fb4e 	bl	74bc <_malloc_r>
    6e20:	bd10      	pop	{r4, pc}
    6e22:	46c0      	nop			; (mov r8, r8)
    6e24:	2000006c 	.word	0x2000006c

00006e28 <memchr>:
    6e28:	b2c9      	uxtb	r1, r1
    6e2a:	1882      	adds	r2, r0, r2
    6e2c:	4290      	cmp	r0, r2
    6e2e:	d004      	beq.n	6e3a <memchr+0x12>
    6e30:	7803      	ldrb	r3, [r0, #0]
    6e32:	428b      	cmp	r3, r1
    6e34:	d002      	beq.n	6e3c <memchr+0x14>
    6e36:	3001      	adds	r0, #1
    6e38:	e7f8      	b.n	6e2c <memchr+0x4>
    6e3a:	2000      	movs	r0, #0
    6e3c:	4770      	bx	lr

00006e3e <_Balloc>:
    6e3e:	b570      	push	{r4, r5, r6, lr}
    6e40:	6a46      	ldr	r6, [r0, #36]	; 0x24
    6e42:	0004      	movs	r4, r0
    6e44:	000d      	movs	r5, r1
    6e46:	2e00      	cmp	r6, #0
    6e48:	d107      	bne.n	6e5a <_Balloc+0x1c>
    6e4a:	2010      	movs	r0, #16
    6e4c:	f7ff ffe2 	bl	6e14 <malloc>
    6e50:	6260      	str	r0, [r4, #36]	; 0x24
    6e52:	6046      	str	r6, [r0, #4]
    6e54:	6086      	str	r6, [r0, #8]
    6e56:	6006      	str	r6, [r0, #0]
    6e58:	60c6      	str	r6, [r0, #12]
    6e5a:	6a66      	ldr	r6, [r4, #36]	; 0x24
    6e5c:	68f3      	ldr	r3, [r6, #12]
    6e5e:	2b00      	cmp	r3, #0
    6e60:	d009      	beq.n	6e76 <_Balloc+0x38>
    6e62:	6a63      	ldr	r3, [r4, #36]	; 0x24
    6e64:	00aa      	lsls	r2, r5, #2
    6e66:	68db      	ldr	r3, [r3, #12]
    6e68:	189b      	adds	r3, r3, r2
    6e6a:	6818      	ldr	r0, [r3, #0]
    6e6c:	2800      	cmp	r0, #0
    6e6e:	d00e      	beq.n	6e8e <_Balloc+0x50>
    6e70:	6802      	ldr	r2, [r0, #0]
    6e72:	601a      	str	r2, [r3, #0]
    6e74:	e017      	b.n	6ea6 <_Balloc+0x68>
    6e76:	2221      	movs	r2, #33	; 0x21
    6e78:	2104      	movs	r1, #4
    6e7a:	0020      	movs	r0, r4
    6e7c:	f000 faca 	bl	7414 <_calloc_r>
    6e80:	6a63      	ldr	r3, [r4, #36]	; 0x24
    6e82:	60f0      	str	r0, [r6, #12]
    6e84:	68db      	ldr	r3, [r3, #12]
    6e86:	2b00      	cmp	r3, #0
    6e88:	d1eb      	bne.n	6e62 <_Balloc+0x24>
    6e8a:	2000      	movs	r0, #0
    6e8c:	e00e      	b.n	6eac <_Balloc+0x6e>
    6e8e:	2101      	movs	r1, #1
    6e90:	000e      	movs	r6, r1
    6e92:	40ae      	lsls	r6, r5
    6e94:	1d72      	adds	r2, r6, #5
    6e96:	0092      	lsls	r2, r2, #2
    6e98:	0020      	movs	r0, r4
    6e9a:	f000 fabb 	bl	7414 <_calloc_r>
    6e9e:	2800      	cmp	r0, #0
    6ea0:	d0f3      	beq.n	6e8a <_Balloc+0x4c>
    6ea2:	6045      	str	r5, [r0, #4]
    6ea4:	6086      	str	r6, [r0, #8]
    6ea6:	2300      	movs	r3, #0
    6ea8:	6103      	str	r3, [r0, #16]
    6eaa:	60c3      	str	r3, [r0, #12]
    6eac:	bd70      	pop	{r4, r5, r6, pc}

00006eae <_Bfree>:
    6eae:	b570      	push	{r4, r5, r6, lr}
    6eb0:	6a45      	ldr	r5, [r0, #36]	; 0x24
    6eb2:	0006      	movs	r6, r0
    6eb4:	000c      	movs	r4, r1
    6eb6:	2d00      	cmp	r5, #0
    6eb8:	d107      	bne.n	6eca <_Bfree+0x1c>
    6eba:	2010      	movs	r0, #16
    6ebc:	f7ff ffaa 	bl	6e14 <malloc>
    6ec0:	6270      	str	r0, [r6, #36]	; 0x24
    6ec2:	6045      	str	r5, [r0, #4]
    6ec4:	6085      	str	r5, [r0, #8]
    6ec6:	6005      	str	r5, [r0, #0]
    6ec8:	60c5      	str	r5, [r0, #12]
    6eca:	2c00      	cmp	r4, #0
    6ecc:	d007      	beq.n	6ede <_Bfree+0x30>
    6ece:	6a72      	ldr	r2, [r6, #36]	; 0x24
    6ed0:	6863      	ldr	r3, [r4, #4]
    6ed2:	68d2      	ldr	r2, [r2, #12]
    6ed4:	009b      	lsls	r3, r3, #2
    6ed6:	18d3      	adds	r3, r2, r3
    6ed8:	681a      	ldr	r2, [r3, #0]
    6eda:	6022      	str	r2, [r4, #0]
    6edc:	601c      	str	r4, [r3, #0]
    6ede:	bd70      	pop	{r4, r5, r6, pc}

00006ee0 <__multadd>:
    6ee0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6ee2:	0007      	movs	r7, r0
    6ee4:	0008      	movs	r0, r1
    6ee6:	000c      	movs	r4, r1
    6ee8:	690d      	ldr	r5, [r1, #16]
    6eea:	001e      	movs	r6, r3
    6eec:	2100      	movs	r1, #0
    6eee:	9201      	str	r2, [sp, #4]
    6ef0:	3014      	adds	r0, #20
    6ef2:	9a01      	ldr	r2, [sp, #4]
    6ef4:	8803      	ldrh	r3, [r0, #0]
    6ef6:	3101      	adds	r1, #1
    6ef8:	4353      	muls	r3, r2
    6efa:	199b      	adds	r3, r3, r6
    6efc:	6806      	ldr	r6, [r0, #0]
    6efe:	0c36      	lsrs	r6, r6, #16
    6f00:	4356      	muls	r6, r2
    6f02:	0c1a      	lsrs	r2, r3, #16
    6f04:	4694      	mov	ip, r2
    6f06:	44b4      	add	ip, r6
    6f08:	4662      	mov	r2, ip
    6f0a:	0c16      	lsrs	r6, r2, #16
    6f0c:	0412      	lsls	r2, r2, #16
    6f0e:	4694      	mov	ip, r2
    6f10:	b29b      	uxth	r3, r3
    6f12:	4463      	add	r3, ip
    6f14:	c008      	stmia	r0!, {r3}
    6f16:	428d      	cmp	r5, r1
    6f18:	dceb      	bgt.n	6ef2 <__multadd+0x12>
    6f1a:	2e00      	cmp	r6, #0
    6f1c:	d01b      	beq.n	6f56 <__multadd+0x76>
    6f1e:	68a3      	ldr	r3, [r4, #8]
    6f20:	429d      	cmp	r5, r3
    6f22:	db12      	blt.n	6f4a <__multadd+0x6a>
    6f24:	6863      	ldr	r3, [r4, #4]
    6f26:	0038      	movs	r0, r7
    6f28:	1c59      	adds	r1, r3, #1
    6f2a:	f7ff ff88 	bl	6e3e <_Balloc>
    6f2e:	0021      	movs	r1, r4
    6f30:	6923      	ldr	r3, [r4, #16]
    6f32:	9001      	str	r0, [sp, #4]
    6f34:	1c9a      	adds	r2, r3, #2
    6f36:	0092      	lsls	r2, r2, #2
    6f38:	310c      	adds	r1, #12
    6f3a:	300c      	adds	r0, #12
    6f3c:	f7fe f840 	bl	4fc0 <memcpy>
    6f40:	0021      	movs	r1, r4
    6f42:	0038      	movs	r0, r7
    6f44:	f7ff ffb3 	bl	6eae <_Bfree>
    6f48:	9c01      	ldr	r4, [sp, #4]
    6f4a:	1d2b      	adds	r3, r5, #4
    6f4c:	009b      	lsls	r3, r3, #2
    6f4e:	18e3      	adds	r3, r4, r3
    6f50:	3501      	adds	r5, #1
    6f52:	605e      	str	r6, [r3, #4]
    6f54:	6125      	str	r5, [r4, #16]
    6f56:	0020      	movs	r0, r4
    6f58:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00006f5a <__hi0bits>:
    6f5a:	2200      	movs	r2, #0
    6f5c:	0003      	movs	r3, r0
    6f5e:	0c01      	lsrs	r1, r0, #16
    6f60:	4291      	cmp	r1, r2
    6f62:	d101      	bne.n	6f68 <__hi0bits+0xe>
    6f64:	0403      	lsls	r3, r0, #16
    6f66:	3210      	adds	r2, #16
    6f68:	0e19      	lsrs	r1, r3, #24
    6f6a:	d101      	bne.n	6f70 <__hi0bits+0x16>
    6f6c:	3208      	adds	r2, #8
    6f6e:	021b      	lsls	r3, r3, #8
    6f70:	0f19      	lsrs	r1, r3, #28
    6f72:	d101      	bne.n	6f78 <__hi0bits+0x1e>
    6f74:	3204      	adds	r2, #4
    6f76:	011b      	lsls	r3, r3, #4
    6f78:	0f99      	lsrs	r1, r3, #30
    6f7a:	d101      	bne.n	6f80 <__hi0bits+0x26>
    6f7c:	3202      	adds	r2, #2
    6f7e:	009b      	lsls	r3, r3, #2
    6f80:	0010      	movs	r0, r2
    6f82:	2b00      	cmp	r3, #0
    6f84:	db03      	blt.n	6f8e <__hi0bits+0x34>
    6f86:	2020      	movs	r0, #32
    6f88:	005b      	lsls	r3, r3, #1
    6f8a:	d500      	bpl.n	6f8e <__hi0bits+0x34>
    6f8c:	1c50      	adds	r0, r2, #1
    6f8e:	4770      	bx	lr

00006f90 <__lo0bits>:
    6f90:	2207      	movs	r2, #7
    6f92:	6803      	ldr	r3, [r0, #0]
    6f94:	b510      	push	{r4, lr}
    6f96:	0001      	movs	r1, r0
    6f98:	401a      	ands	r2, r3
    6f9a:	d00c      	beq.n	6fb6 <__lo0bits+0x26>
    6f9c:	2401      	movs	r4, #1
    6f9e:	2000      	movs	r0, #0
    6fa0:	4223      	tst	r3, r4
    6fa2:	d123      	bne.n	6fec <__lo0bits+0x5c>
    6fa4:	2202      	movs	r2, #2
    6fa6:	4213      	tst	r3, r2
    6fa8:	d003      	beq.n	6fb2 <__lo0bits+0x22>
    6faa:	40e3      	lsrs	r3, r4
    6fac:	0020      	movs	r0, r4
    6fae:	600b      	str	r3, [r1, #0]
    6fb0:	e01c      	b.n	6fec <__lo0bits+0x5c>
    6fb2:	089b      	lsrs	r3, r3, #2
    6fb4:	e018      	b.n	6fe8 <__lo0bits+0x58>
    6fb6:	b298      	uxth	r0, r3
    6fb8:	2800      	cmp	r0, #0
    6fba:	d101      	bne.n	6fc0 <__lo0bits+0x30>
    6fbc:	2210      	movs	r2, #16
    6fbe:	0c1b      	lsrs	r3, r3, #16
    6fc0:	b2d8      	uxtb	r0, r3
    6fc2:	2800      	cmp	r0, #0
    6fc4:	d101      	bne.n	6fca <__lo0bits+0x3a>
    6fc6:	3208      	adds	r2, #8
    6fc8:	0a1b      	lsrs	r3, r3, #8
    6fca:	0718      	lsls	r0, r3, #28
    6fcc:	d101      	bne.n	6fd2 <__lo0bits+0x42>
    6fce:	3204      	adds	r2, #4
    6fd0:	091b      	lsrs	r3, r3, #4
    6fd2:	0798      	lsls	r0, r3, #30
    6fd4:	d101      	bne.n	6fda <__lo0bits+0x4a>
    6fd6:	3202      	adds	r2, #2
    6fd8:	089b      	lsrs	r3, r3, #2
    6fda:	07d8      	lsls	r0, r3, #31
    6fdc:	d404      	bmi.n	6fe8 <__lo0bits+0x58>
    6fde:	085b      	lsrs	r3, r3, #1
    6fe0:	2020      	movs	r0, #32
    6fe2:	2b00      	cmp	r3, #0
    6fe4:	d002      	beq.n	6fec <__lo0bits+0x5c>
    6fe6:	3201      	adds	r2, #1
    6fe8:	0010      	movs	r0, r2
    6fea:	600b      	str	r3, [r1, #0]
    6fec:	bd10      	pop	{r4, pc}

00006fee <__i2b>:
    6fee:	b510      	push	{r4, lr}
    6ff0:	000c      	movs	r4, r1
    6ff2:	2101      	movs	r1, #1
    6ff4:	f7ff ff23 	bl	6e3e <_Balloc>
    6ff8:	2301      	movs	r3, #1
    6ffa:	6144      	str	r4, [r0, #20]
    6ffc:	6103      	str	r3, [r0, #16]
    6ffe:	bd10      	pop	{r4, pc}

00007000 <__multiply>:
    7000:	b5f0      	push	{r4, r5, r6, r7, lr}
    7002:	690b      	ldr	r3, [r1, #16]
    7004:	0014      	movs	r4, r2
    7006:	6912      	ldr	r2, [r2, #16]
    7008:	b089      	sub	sp, #36	; 0x24
    700a:	000d      	movs	r5, r1
    700c:	4293      	cmp	r3, r2
    700e:	da01      	bge.n	7014 <__multiply+0x14>
    7010:	0025      	movs	r5, r4
    7012:	000c      	movs	r4, r1
    7014:	692f      	ldr	r7, [r5, #16]
    7016:	6926      	ldr	r6, [r4, #16]
    7018:	68aa      	ldr	r2, [r5, #8]
    701a:	19bb      	adds	r3, r7, r6
    701c:	6869      	ldr	r1, [r5, #4]
    701e:	9301      	str	r3, [sp, #4]
    7020:	4293      	cmp	r3, r2
    7022:	dd00      	ble.n	7026 <__multiply+0x26>
    7024:	3101      	adds	r1, #1
    7026:	f7ff ff0a 	bl	6e3e <_Balloc>
    702a:	0002      	movs	r2, r0
    702c:	19bb      	adds	r3, r7, r6
    702e:	3214      	adds	r2, #20
    7030:	009b      	lsls	r3, r3, #2
    7032:	18d3      	adds	r3, r2, r3
    7034:	469c      	mov	ip, r3
    7036:	2100      	movs	r1, #0
    7038:	0013      	movs	r3, r2
    703a:	9002      	str	r0, [sp, #8]
    703c:	4563      	cmp	r3, ip
    703e:	d201      	bcs.n	7044 <__multiply+0x44>
    7040:	c302      	stmia	r3!, {r1}
    7042:	e7fb      	b.n	703c <__multiply+0x3c>
    7044:	3514      	adds	r5, #20
    7046:	00bf      	lsls	r7, r7, #2
    7048:	19eb      	adds	r3, r5, r7
    704a:	3414      	adds	r4, #20
    704c:	00b6      	lsls	r6, r6, #2
    704e:	9305      	str	r3, [sp, #20]
    7050:	19a3      	adds	r3, r4, r6
    7052:	9503      	str	r5, [sp, #12]
    7054:	9307      	str	r3, [sp, #28]
    7056:	9b07      	ldr	r3, [sp, #28]
    7058:	429c      	cmp	r4, r3
    705a:	d251      	bcs.n	7100 <__multiply+0x100>
    705c:	8820      	ldrh	r0, [r4, #0]
    705e:	2800      	cmp	r0, #0
    7060:	d01e      	beq.n	70a0 <__multiply+0xa0>
    7062:	0015      	movs	r5, r2
    7064:	2600      	movs	r6, #0
    7066:	9f03      	ldr	r7, [sp, #12]
    7068:	cf08      	ldmia	r7!, {r3}
    706a:	9506      	str	r5, [sp, #24]
    706c:	9304      	str	r3, [sp, #16]
    706e:	466b      	mov	r3, sp
    7070:	8a1b      	ldrh	r3, [r3, #16]
    7072:	4343      	muls	r3, r0
    7074:	0019      	movs	r1, r3
    7076:	882b      	ldrh	r3, [r5, #0]
    7078:	18cb      	adds	r3, r1, r3
    707a:	9904      	ldr	r1, [sp, #16]
    707c:	199b      	adds	r3, r3, r6
    707e:	0c09      	lsrs	r1, r1, #16
    7080:	4341      	muls	r1, r0
    7082:	682e      	ldr	r6, [r5, #0]
    7084:	0c36      	lsrs	r6, r6, #16
    7086:	1989      	adds	r1, r1, r6
    7088:	0c1e      	lsrs	r6, r3, #16
    708a:	1989      	adds	r1, r1, r6
    708c:	0c0e      	lsrs	r6, r1, #16
    708e:	b29b      	uxth	r3, r3
    7090:	0409      	lsls	r1, r1, #16
    7092:	430b      	orrs	r3, r1
    7094:	c508      	stmia	r5!, {r3}
    7096:	9b05      	ldr	r3, [sp, #20]
    7098:	42bb      	cmp	r3, r7
    709a:	d8e5      	bhi.n	7068 <__multiply+0x68>
    709c:	9b06      	ldr	r3, [sp, #24]
    709e:	605e      	str	r6, [r3, #4]
    70a0:	6823      	ldr	r3, [r4, #0]
    70a2:	0c1d      	lsrs	r5, r3, #16
    70a4:	d01f      	beq.n	70e6 <__multiply+0xe6>
    70a6:	2100      	movs	r1, #0
    70a8:	0010      	movs	r0, r2
    70aa:	6813      	ldr	r3, [r2, #0]
    70ac:	9f03      	ldr	r7, [sp, #12]
    70ae:	9104      	str	r1, [sp, #16]
    70b0:	883e      	ldrh	r6, [r7, #0]
    70b2:	6801      	ldr	r1, [r0, #0]
    70b4:	436e      	muls	r6, r5
    70b6:	0c09      	lsrs	r1, r1, #16
    70b8:	1871      	adds	r1, r6, r1
    70ba:	9e04      	ldr	r6, [sp, #16]
    70bc:	b29b      	uxth	r3, r3
    70be:	1989      	adds	r1, r1, r6
    70c0:	040e      	lsls	r6, r1, #16
    70c2:	4333      	orrs	r3, r6
    70c4:	6003      	str	r3, [r0, #0]
    70c6:	cf08      	ldmia	r7!, {r3}
    70c8:	8886      	ldrh	r6, [r0, #4]
    70ca:	0c1b      	lsrs	r3, r3, #16
    70cc:	436b      	muls	r3, r5
    70ce:	0c09      	lsrs	r1, r1, #16
    70d0:	199b      	adds	r3, r3, r6
    70d2:	185b      	adds	r3, r3, r1
    70d4:	0c19      	lsrs	r1, r3, #16
    70d6:	9104      	str	r1, [sp, #16]
    70d8:	9905      	ldr	r1, [sp, #20]
    70da:	9006      	str	r0, [sp, #24]
    70dc:	3004      	adds	r0, #4
    70de:	42b9      	cmp	r1, r7
    70e0:	d8e6      	bhi.n	70b0 <__multiply+0xb0>
    70e2:	9906      	ldr	r1, [sp, #24]
    70e4:	604b      	str	r3, [r1, #4]
    70e6:	3404      	adds	r4, #4
    70e8:	3204      	adds	r2, #4
    70ea:	e7b4      	b.n	7056 <__multiply+0x56>
    70ec:	2304      	movs	r3, #4
    70ee:	425b      	negs	r3, r3
    70f0:	449c      	add	ip, r3
    70f2:	4663      	mov	r3, ip
    70f4:	681b      	ldr	r3, [r3, #0]
    70f6:	2b00      	cmp	r3, #0
    70f8:	d105      	bne.n	7106 <__multiply+0x106>
    70fa:	9b01      	ldr	r3, [sp, #4]
    70fc:	3b01      	subs	r3, #1
    70fe:	9301      	str	r3, [sp, #4]
    7100:	9b01      	ldr	r3, [sp, #4]
    7102:	2b00      	cmp	r3, #0
    7104:	dcf2      	bgt.n	70ec <__multiply+0xec>
    7106:	9b02      	ldr	r3, [sp, #8]
    7108:	9a01      	ldr	r2, [sp, #4]
    710a:	0018      	movs	r0, r3
    710c:	611a      	str	r2, [r3, #16]
    710e:	b009      	add	sp, #36	; 0x24
    7110:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00007114 <__pow5mult>:
    7114:	2303      	movs	r3, #3
    7116:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7118:	4013      	ands	r3, r2
    711a:	0005      	movs	r5, r0
    711c:	000e      	movs	r6, r1
    711e:	0014      	movs	r4, r2
    7120:	2b00      	cmp	r3, #0
    7122:	d008      	beq.n	7136 <__pow5mult+0x22>
    7124:	4923      	ldr	r1, [pc, #140]	; (71b4 <__pow5mult+0xa0>)
    7126:	3b01      	subs	r3, #1
    7128:	009a      	lsls	r2, r3, #2
    712a:	5852      	ldr	r2, [r2, r1]
    712c:	2300      	movs	r3, #0
    712e:	0031      	movs	r1, r6
    7130:	f7ff fed6 	bl	6ee0 <__multadd>
    7134:	0006      	movs	r6, r0
    7136:	10a3      	asrs	r3, r4, #2
    7138:	9301      	str	r3, [sp, #4]
    713a:	d038      	beq.n	71ae <__pow5mult+0x9a>
    713c:	6a6c      	ldr	r4, [r5, #36]	; 0x24
    713e:	2c00      	cmp	r4, #0
    7140:	d107      	bne.n	7152 <__pow5mult+0x3e>
    7142:	2010      	movs	r0, #16
    7144:	f7ff fe66 	bl	6e14 <malloc>
    7148:	6268      	str	r0, [r5, #36]	; 0x24
    714a:	6044      	str	r4, [r0, #4]
    714c:	6084      	str	r4, [r0, #8]
    714e:	6004      	str	r4, [r0, #0]
    7150:	60c4      	str	r4, [r0, #12]
    7152:	6a6f      	ldr	r7, [r5, #36]	; 0x24
    7154:	68bc      	ldr	r4, [r7, #8]
    7156:	2c00      	cmp	r4, #0
    7158:	d110      	bne.n	717c <__pow5mult+0x68>
    715a:	4917      	ldr	r1, [pc, #92]	; (71b8 <__pow5mult+0xa4>)
    715c:	0028      	movs	r0, r5
    715e:	f7ff ff46 	bl	6fee <__i2b>
    7162:	2300      	movs	r3, #0
    7164:	60b8      	str	r0, [r7, #8]
    7166:	0004      	movs	r4, r0
    7168:	6003      	str	r3, [r0, #0]
    716a:	e007      	b.n	717c <__pow5mult+0x68>
    716c:	9b01      	ldr	r3, [sp, #4]
    716e:	105b      	asrs	r3, r3, #1
    7170:	9301      	str	r3, [sp, #4]
    7172:	d01c      	beq.n	71ae <__pow5mult+0x9a>
    7174:	6820      	ldr	r0, [r4, #0]
    7176:	2800      	cmp	r0, #0
    7178:	d010      	beq.n	719c <__pow5mult+0x88>
    717a:	0004      	movs	r4, r0
    717c:	2201      	movs	r2, #1
    717e:	9b01      	ldr	r3, [sp, #4]
    7180:	4213      	tst	r3, r2
    7182:	d0f3      	beq.n	716c <__pow5mult+0x58>
    7184:	0031      	movs	r1, r6
    7186:	0022      	movs	r2, r4
    7188:	0028      	movs	r0, r5
    718a:	f7ff ff39 	bl	7000 <__multiply>
    718e:	0007      	movs	r7, r0
    7190:	0031      	movs	r1, r6
    7192:	0028      	movs	r0, r5
    7194:	f7ff fe8b 	bl	6eae <_Bfree>
    7198:	003e      	movs	r6, r7
    719a:	e7e7      	b.n	716c <__pow5mult+0x58>
    719c:	0022      	movs	r2, r4
    719e:	0021      	movs	r1, r4
    71a0:	0028      	movs	r0, r5
    71a2:	f7ff ff2d 	bl	7000 <__multiply>
    71a6:	2300      	movs	r3, #0
    71a8:	6020      	str	r0, [r4, #0]
    71aa:	6003      	str	r3, [r0, #0]
    71ac:	e7e5      	b.n	717a <__pow5mult+0x66>
    71ae:	0030      	movs	r0, r6
    71b0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    71b2:	46c0      	nop			; (mov r8, r8)
    71b4:	0000a818 	.word	0x0000a818
    71b8:	00000271 	.word	0x00000271

000071bc <__lshift>:
    71bc:	b5f0      	push	{r4, r5, r6, r7, lr}
    71be:	000c      	movs	r4, r1
    71c0:	0017      	movs	r7, r2
    71c2:	6923      	ldr	r3, [r4, #16]
    71c4:	1155      	asrs	r5, r2, #5
    71c6:	b085      	sub	sp, #20
    71c8:	18eb      	adds	r3, r5, r3
    71ca:	9301      	str	r3, [sp, #4]
    71cc:	3301      	adds	r3, #1
    71ce:	9300      	str	r3, [sp, #0]
    71d0:	6849      	ldr	r1, [r1, #4]
    71d2:	68a3      	ldr	r3, [r4, #8]
    71d4:	9002      	str	r0, [sp, #8]
    71d6:	9a00      	ldr	r2, [sp, #0]
    71d8:	4293      	cmp	r3, r2
    71da:	da02      	bge.n	71e2 <__lshift+0x26>
    71dc:	3101      	adds	r1, #1
    71de:	005b      	lsls	r3, r3, #1
    71e0:	e7f9      	b.n	71d6 <__lshift+0x1a>
    71e2:	9802      	ldr	r0, [sp, #8]
    71e4:	f7ff fe2b 	bl	6e3e <_Balloc>
    71e8:	2300      	movs	r3, #0
    71ea:	0002      	movs	r2, r0
    71ec:	0006      	movs	r6, r0
    71ee:	0019      	movs	r1, r3
    71f0:	3214      	adds	r2, #20
    71f2:	42ab      	cmp	r3, r5
    71f4:	da03      	bge.n	71fe <__lshift+0x42>
    71f6:	0098      	lsls	r0, r3, #2
    71f8:	5011      	str	r1, [r2, r0]
    71fa:	3301      	adds	r3, #1
    71fc:	e7f9      	b.n	71f2 <__lshift+0x36>
    71fe:	43eb      	mvns	r3, r5
    7200:	17db      	asrs	r3, r3, #31
    7202:	401d      	ands	r5, r3
    7204:	0023      	movs	r3, r4
    7206:	00ad      	lsls	r5, r5, #2
    7208:	1955      	adds	r5, r2, r5
    720a:	6922      	ldr	r2, [r4, #16]
    720c:	3314      	adds	r3, #20
    720e:	0092      	lsls	r2, r2, #2
    7210:	189a      	adds	r2, r3, r2
    7212:	4694      	mov	ip, r2
    7214:	221f      	movs	r2, #31
    7216:	4017      	ands	r7, r2
    7218:	d014      	beq.n	7244 <__lshift+0x88>
    721a:	3201      	adds	r2, #1
    721c:	1bd2      	subs	r2, r2, r7
    721e:	9203      	str	r2, [sp, #12]
    7220:	2200      	movs	r2, #0
    7222:	6819      	ldr	r1, [r3, #0]
    7224:	0028      	movs	r0, r5
    7226:	40b9      	lsls	r1, r7
    7228:	430a      	orrs	r2, r1
    722a:	c504      	stmia	r5!, {r2}
    722c:	cb04      	ldmia	r3!, {r2}
    722e:	9903      	ldr	r1, [sp, #12]
    7230:	40ca      	lsrs	r2, r1
    7232:	459c      	cmp	ip, r3
    7234:	d8f5      	bhi.n	7222 <__lshift+0x66>
    7236:	6042      	str	r2, [r0, #4]
    7238:	2a00      	cmp	r2, #0
    723a:	d007      	beq.n	724c <__lshift+0x90>
    723c:	9b01      	ldr	r3, [sp, #4]
    723e:	3302      	adds	r3, #2
    7240:	9300      	str	r3, [sp, #0]
    7242:	e003      	b.n	724c <__lshift+0x90>
    7244:	cb04      	ldmia	r3!, {r2}
    7246:	c504      	stmia	r5!, {r2}
    7248:	459c      	cmp	ip, r3
    724a:	d8fb      	bhi.n	7244 <__lshift+0x88>
    724c:	9b00      	ldr	r3, [sp, #0]
    724e:	9802      	ldr	r0, [sp, #8]
    7250:	3b01      	subs	r3, #1
    7252:	6133      	str	r3, [r6, #16]
    7254:	0021      	movs	r1, r4
    7256:	f7ff fe2a 	bl	6eae <_Bfree>
    725a:	0030      	movs	r0, r6
    725c:	b005      	add	sp, #20
    725e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00007260 <__mcmp>:
    7260:	6903      	ldr	r3, [r0, #16]
    7262:	690a      	ldr	r2, [r1, #16]
    7264:	b510      	push	{r4, lr}
    7266:	1a9b      	subs	r3, r3, r2
    7268:	0004      	movs	r4, r0
    726a:	1e18      	subs	r0, r3, #0
    726c:	d112      	bne.n	7294 <__mcmp+0x34>
    726e:	0093      	lsls	r3, r2, #2
    7270:	3414      	adds	r4, #20
    7272:	3114      	adds	r1, #20
    7274:	18e2      	adds	r2, r4, r3
    7276:	18c9      	adds	r1, r1, r3
    7278:	3a04      	subs	r2, #4
    727a:	3904      	subs	r1, #4
    727c:	6813      	ldr	r3, [r2, #0]
    727e:	6808      	ldr	r0, [r1, #0]
    7280:	4283      	cmp	r3, r0
    7282:	d004      	beq.n	728e <__mcmp+0x2e>
    7284:	4283      	cmp	r3, r0
    7286:	419b      	sbcs	r3, r3
    7288:	2001      	movs	r0, #1
    728a:	4318      	orrs	r0, r3
    728c:	e002      	b.n	7294 <__mcmp+0x34>
    728e:	4294      	cmp	r4, r2
    7290:	d3f2      	bcc.n	7278 <__mcmp+0x18>
    7292:	2000      	movs	r0, #0
    7294:	bd10      	pop	{r4, pc}

00007296 <__mdiff>:
    7296:	b5f0      	push	{r4, r5, r6, r7, lr}
    7298:	000c      	movs	r4, r1
    729a:	b085      	sub	sp, #20
    729c:	0007      	movs	r7, r0
    729e:	0011      	movs	r1, r2
    72a0:	0020      	movs	r0, r4
    72a2:	0015      	movs	r5, r2
    72a4:	f7ff ffdc 	bl	7260 <__mcmp>
    72a8:	1e06      	subs	r6, r0, #0
    72aa:	d107      	bne.n	72bc <__mdiff+0x26>
    72ac:	0001      	movs	r1, r0
    72ae:	0038      	movs	r0, r7
    72b0:	f7ff fdc5 	bl	6e3e <_Balloc>
    72b4:	2301      	movs	r3, #1
    72b6:	6146      	str	r6, [r0, #20]
    72b8:	6103      	str	r3, [r0, #16]
    72ba:	e055      	b.n	7368 <__mdiff+0xd2>
    72bc:	2300      	movs	r3, #0
    72be:	9301      	str	r3, [sp, #4]
    72c0:	4298      	cmp	r0, r3
    72c2:	da04      	bge.n	72ce <__mdiff+0x38>
    72c4:	0023      	movs	r3, r4
    72c6:	002c      	movs	r4, r5
    72c8:	001d      	movs	r5, r3
    72ca:	2301      	movs	r3, #1
    72cc:	9301      	str	r3, [sp, #4]
    72ce:	6861      	ldr	r1, [r4, #4]
    72d0:	0038      	movs	r0, r7
    72d2:	f7ff fdb4 	bl	6e3e <_Balloc>
    72d6:	9b01      	ldr	r3, [sp, #4]
    72d8:	6926      	ldr	r6, [r4, #16]
    72da:	002f      	movs	r7, r5
    72dc:	60c3      	str	r3, [r0, #12]
    72de:	3414      	adds	r4, #20
    72e0:	00b3      	lsls	r3, r6, #2
    72e2:	18e3      	adds	r3, r4, r3
    72e4:	0002      	movs	r2, r0
    72e6:	9302      	str	r3, [sp, #8]
    72e8:	692b      	ldr	r3, [r5, #16]
    72ea:	2500      	movs	r5, #0
    72ec:	3714      	adds	r7, #20
    72ee:	009b      	lsls	r3, r3, #2
    72f0:	18fb      	adds	r3, r7, r3
    72f2:	9303      	str	r3, [sp, #12]
    72f4:	3214      	adds	r2, #20
    72f6:	cc08      	ldmia	r4!, {r3}
    72f8:	4669      	mov	r1, sp
    72fa:	469c      	mov	ip, r3
    72fc:	cf08      	ldmia	r7!, {r3}
    72fe:	3204      	adds	r2, #4
    7300:	9300      	str	r3, [sp, #0]
    7302:	4663      	mov	r3, ip
    7304:	808b      	strh	r3, [r1, #4]
    7306:	888b      	ldrh	r3, [r1, #4]
    7308:	195d      	adds	r5, r3, r5
    730a:	9b00      	ldr	r3, [sp, #0]
    730c:	b29b      	uxth	r3, r3
    730e:	1aeb      	subs	r3, r5, r3
    7310:	4665      	mov	r5, ip
    7312:	9301      	str	r3, [sp, #4]
    7314:	9b00      	ldr	r3, [sp, #0]
    7316:	0c2d      	lsrs	r5, r5, #16
    7318:	0c19      	lsrs	r1, r3, #16
    731a:	9b01      	ldr	r3, [sp, #4]
    731c:	1a69      	subs	r1, r5, r1
    731e:	141d      	asrs	r5, r3, #16
    7320:	1f13      	subs	r3, r2, #4
    7322:	469c      	mov	ip, r3
    7324:	466b      	mov	r3, sp
    7326:	1949      	adds	r1, r1, r5
    7328:	889b      	ldrh	r3, [r3, #4]
    732a:	140d      	asrs	r5, r1, #16
    732c:	0409      	lsls	r1, r1, #16
    732e:	430b      	orrs	r3, r1
    7330:	4661      	mov	r1, ip
    7332:	600b      	str	r3, [r1, #0]
    7334:	9b03      	ldr	r3, [sp, #12]
    7336:	42bb      	cmp	r3, r7
    7338:	d8dd      	bhi.n	72f6 <__mdiff+0x60>
    733a:	9902      	ldr	r1, [sp, #8]
    733c:	0013      	movs	r3, r2
    733e:	428c      	cmp	r4, r1
    7340:	d20b      	bcs.n	735a <__mdiff+0xc4>
    7342:	cc02      	ldmia	r4!, {r1}
    7344:	b28b      	uxth	r3, r1
    7346:	195b      	adds	r3, r3, r5
    7348:	141d      	asrs	r5, r3, #16
    734a:	0c09      	lsrs	r1, r1, #16
    734c:	1949      	adds	r1, r1, r5
    734e:	140d      	asrs	r5, r1, #16
    7350:	b29b      	uxth	r3, r3
    7352:	0409      	lsls	r1, r1, #16
    7354:	430b      	orrs	r3, r1
    7356:	c208      	stmia	r2!, {r3}
    7358:	e7ef      	b.n	733a <__mdiff+0xa4>
    735a:	3b04      	subs	r3, #4
    735c:	681a      	ldr	r2, [r3, #0]
    735e:	2a00      	cmp	r2, #0
    7360:	d101      	bne.n	7366 <__mdiff+0xd0>
    7362:	3e01      	subs	r6, #1
    7364:	e7f9      	b.n	735a <__mdiff+0xc4>
    7366:	6106      	str	r6, [r0, #16]
    7368:	b005      	add	sp, #20
    736a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000736c <__d2b>:
    736c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    736e:	001d      	movs	r5, r3
    7370:	2101      	movs	r1, #1
    7372:	9f08      	ldr	r7, [sp, #32]
    7374:	0014      	movs	r4, r2
    7376:	f7ff fd62 	bl	6e3e <_Balloc>
    737a:	032b      	lsls	r3, r5, #12
    737c:	006d      	lsls	r5, r5, #1
    737e:	0006      	movs	r6, r0
    7380:	0b1b      	lsrs	r3, r3, #12
    7382:	0d6d      	lsrs	r5, r5, #21
    7384:	d002      	beq.n	738c <__d2b+0x20>
    7386:	2280      	movs	r2, #128	; 0x80
    7388:	0352      	lsls	r2, r2, #13
    738a:	4313      	orrs	r3, r2
    738c:	9301      	str	r3, [sp, #4]
    738e:	2c00      	cmp	r4, #0
    7390:	d018      	beq.n	73c4 <__d2b+0x58>
    7392:	4668      	mov	r0, sp
    7394:	9400      	str	r4, [sp, #0]
    7396:	f7ff fdfb 	bl	6f90 <__lo0bits>
    739a:	9c00      	ldr	r4, [sp, #0]
    739c:	2800      	cmp	r0, #0
    739e:	d009      	beq.n	73b4 <__d2b+0x48>
    73a0:	9b01      	ldr	r3, [sp, #4]
    73a2:	2120      	movs	r1, #32
    73a4:	001a      	movs	r2, r3
    73a6:	1a09      	subs	r1, r1, r0
    73a8:	408a      	lsls	r2, r1
    73aa:	40c3      	lsrs	r3, r0
    73ac:	4322      	orrs	r2, r4
    73ae:	6172      	str	r2, [r6, #20]
    73b0:	9301      	str	r3, [sp, #4]
    73b2:	e000      	b.n	73b6 <__d2b+0x4a>
    73b4:	6174      	str	r4, [r6, #20]
    73b6:	9c01      	ldr	r4, [sp, #4]
    73b8:	61b4      	str	r4, [r6, #24]
    73ba:	1e63      	subs	r3, r4, #1
    73bc:	419c      	sbcs	r4, r3
    73be:	3401      	adds	r4, #1
    73c0:	6134      	str	r4, [r6, #16]
    73c2:	e007      	b.n	73d4 <__d2b+0x68>
    73c4:	a801      	add	r0, sp, #4
    73c6:	f7ff fde3 	bl	6f90 <__lo0bits>
    73ca:	2401      	movs	r4, #1
    73cc:	9b01      	ldr	r3, [sp, #4]
    73ce:	6134      	str	r4, [r6, #16]
    73d0:	6173      	str	r3, [r6, #20]
    73d2:	3020      	adds	r0, #32
    73d4:	2d00      	cmp	r5, #0
    73d6:	d006      	beq.n	73e6 <__d2b+0x7a>
    73d8:	4b0b      	ldr	r3, [pc, #44]	; (7408 <__d2b+0x9c>)
    73da:	18ed      	adds	r5, r5, r3
    73dc:	2335      	movs	r3, #53	; 0x35
    73de:	182d      	adds	r5, r5, r0
    73e0:	603d      	str	r5, [r7, #0]
    73e2:	1a18      	subs	r0, r3, r0
    73e4:	e00b      	b.n	73fe <__d2b+0x92>
    73e6:	4b09      	ldr	r3, [pc, #36]	; (740c <__d2b+0xa0>)
    73e8:	18c0      	adds	r0, r0, r3
    73ea:	4b09      	ldr	r3, [pc, #36]	; (7410 <__d2b+0xa4>)
    73ec:	6038      	str	r0, [r7, #0]
    73ee:	18e3      	adds	r3, r4, r3
    73f0:	009b      	lsls	r3, r3, #2
    73f2:	18f3      	adds	r3, r6, r3
    73f4:	6958      	ldr	r0, [r3, #20]
    73f6:	f7ff fdb0 	bl	6f5a <__hi0bits>
    73fa:	0164      	lsls	r4, r4, #5
    73fc:	1a20      	subs	r0, r4, r0
    73fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
    7400:	6018      	str	r0, [r3, #0]
    7402:	0030      	movs	r0, r6
    7404:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    7406:	46c0      	nop			; (mov r8, r8)
    7408:	fffffbcd 	.word	0xfffffbcd
    740c:	fffffbce 	.word	0xfffffbce
    7410:	3fffffff 	.word	0x3fffffff

00007414 <_calloc_r>:
    7414:	434a      	muls	r2, r1
    7416:	b570      	push	{r4, r5, r6, lr}
    7418:	0011      	movs	r1, r2
    741a:	0014      	movs	r4, r2
    741c:	f000 f84e 	bl	74bc <_malloc_r>
    7420:	1e05      	subs	r5, r0, #0
    7422:	d003      	beq.n	742c <_calloc_r+0x18>
    7424:	0022      	movs	r2, r4
    7426:	2100      	movs	r1, #0
    7428:	f7fd fdd3 	bl	4fd2 <memset>
    742c:	0028      	movs	r0, r5
    742e:	bd70      	pop	{r4, r5, r6, pc}

00007430 <_free_r>:
    7430:	b530      	push	{r4, r5, lr}
    7432:	2900      	cmp	r1, #0
    7434:	d03e      	beq.n	74b4 <_free_r+0x84>
    7436:	3904      	subs	r1, #4
    7438:	680b      	ldr	r3, [r1, #0]
    743a:	2b00      	cmp	r3, #0
    743c:	da00      	bge.n	7440 <_free_r+0x10>
    743e:	18c9      	adds	r1, r1, r3
    7440:	4a1d      	ldr	r2, [pc, #116]	; (74b8 <_free_r+0x88>)
    7442:	6813      	ldr	r3, [r2, #0]
    7444:	0014      	movs	r4, r2
    7446:	2b00      	cmp	r3, #0
    7448:	d102      	bne.n	7450 <_free_r+0x20>
    744a:	604b      	str	r3, [r1, #4]
    744c:	6011      	str	r1, [r2, #0]
    744e:	e031      	b.n	74b4 <_free_r+0x84>
    7450:	428b      	cmp	r3, r1
    7452:	d90d      	bls.n	7470 <_free_r+0x40>
    7454:	680a      	ldr	r2, [r1, #0]
    7456:	1888      	adds	r0, r1, r2
    7458:	4283      	cmp	r3, r0
    745a:	d103      	bne.n	7464 <_free_r+0x34>
    745c:	6818      	ldr	r0, [r3, #0]
    745e:	685b      	ldr	r3, [r3, #4]
    7460:	1882      	adds	r2, r0, r2
    7462:	600a      	str	r2, [r1, #0]
    7464:	604b      	str	r3, [r1, #4]
    7466:	6021      	str	r1, [r4, #0]
    7468:	e024      	b.n	74b4 <_free_r+0x84>
    746a:	428a      	cmp	r2, r1
    746c:	d803      	bhi.n	7476 <_free_r+0x46>
    746e:	0013      	movs	r3, r2
    7470:	685a      	ldr	r2, [r3, #4]
    7472:	2a00      	cmp	r2, #0
    7474:	d1f9      	bne.n	746a <_free_r+0x3a>
    7476:	681d      	ldr	r5, [r3, #0]
    7478:	195c      	adds	r4, r3, r5
    747a:	428c      	cmp	r4, r1
    747c:	d10b      	bne.n	7496 <_free_r+0x66>
    747e:	6809      	ldr	r1, [r1, #0]
    7480:	1869      	adds	r1, r5, r1
    7482:	1858      	adds	r0, r3, r1
    7484:	6019      	str	r1, [r3, #0]
    7486:	4282      	cmp	r2, r0
    7488:	d114      	bne.n	74b4 <_free_r+0x84>
    748a:	6810      	ldr	r0, [r2, #0]
    748c:	6852      	ldr	r2, [r2, #4]
    748e:	1841      	adds	r1, r0, r1
    7490:	6019      	str	r1, [r3, #0]
    7492:	605a      	str	r2, [r3, #4]
    7494:	e00e      	b.n	74b4 <_free_r+0x84>
    7496:	428c      	cmp	r4, r1
    7498:	d902      	bls.n	74a0 <_free_r+0x70>
    749a:	230c      	movs	r3, #12
    749c:	6003      	str	r3, [r0, #0]
    749e:	e009      	b.n	74b4 <_free_r+0x84>
    74a0:	6808      	ldr	r0, [r1, #0]
    74a2:	180c      	adds	r4, r1, r0
    74a4:	42a2      	cmp	r2, r4
    74a6:	d103      	bne.n	74b0 <_free_r+0x80>
    74a8:	6814      	ldr	r4, [r2, #0]
    74aa:	6852      	ldr	r2, [r2, #4]
    74ac:	1820      	adds	r0, r4, r0
    74ae:	6008      	str	r0, [r1, #0]
    74b0:	604a      	str	r2, [r1, #4]
    74b2:	6059      	str	r1, [r3, #4]
    74b4:	bd30      	pop	{r4, r5, pc}
    74b6:	46c0      	nop			; (mov r8, r8)
    74b8:	20000754 	.word	0x20000754

000074bc <_malloc_r>:
    74bc:	2303      	movs	r3, #3
    74be:	b570      	push	{r4, r5, r6, lr}
    74c0:	1ccd      	adds	r5, r1, #3
    74c2:	439d      	bics	r5, r3
    74c4:	3508      	adds	r5, #8
    74c6:	0006      	movs	r6, r0
    74c8:	2d0c      	cmp	r5, #12
    74ca:	d201      	bcs.n	74d0 <_malloc_r+0x14>
    74cc:	250c      	movs	r5, #12
    74ce:	e005      	b.n	74dc <_malloc_r+0x20>
    74d0:	2d00      	cmp	r5, #0
    74d2:	da03      	bge.n	74dc <_malloc_r+0x20>
    74d4:	230c      	movs	r3, #12
    74d6:	2000      	movs	r0, #0
    74d8:	6033      	str	r3, [r6, #0]
    74da:	e040      	b.n	755e <_malloc_r+0xa2>
    74dc:	42a9      	cmp	r1, r5
    74de:	d8f9      	bhi.n	74d4 <_malloc_r+0x18>
    74e0:	4b1f      	ldr	r3, [pc, #124]	; (7560 <_malloc_r+0xa4>)
    74e2:	681c      	ldr	r4, [r3, #0]
    74e4:	001a      	movs	r2, r3
    74e6:	0021      	movs	r1, r4
    74e8:	2900      	cmp	r1, #0
    74ea:	d013      	beq.n	7514 <_malloc_r+0x58>
    74ec:	680b      	ldr	r3, [r1, #0]
    74ee:	1b5b      	subs	r3, r3, r5
    74f0:	d40d      	bmi.n	750e <_malloc_r+0x52>
    74f2:	2b0b      	cmp	r3, #11
    74f4:	d902      	bls.n	74fc <_malloc_r+0x40>
    74f6:	600b      	str	r3, [r1, #0]
    74f8:	18cc      	adds	r4, r1, r3
    74fa:	e01e      	b.n	753a <_malloc_r+0x7e>
    74fc:	428c      	cmp	r4, r1
    74fe:	d102      	bne.n	7506 <_malloc_r+0x4a>
    7500:	6863      	ldr	r3, [r4, #4]
    7502:	6013      	str	r3, [r2, #0]
    7504:	e01a      	b.n	753c <_malloc_r+0x80>
    7506:	684b      	ldr	r3, [r1, #4]
    7508:	6063      	str	r3, [r4, #4]
    750a:	000c      	movs	r4, r1
    750c:	e016      	b.n	753c <_malloc_r+0x80>
    750e:	000c      	movs	r4, r1
    7510:	6849      	ldr	r1, [r1, #4]
    7512:	e7e9      	b.n	74e8 <_malloc_r+0x2c>
    7514:	4c13      	ldr	r4, [pc, #76]	; (7564 <_malloc_r+0xa8>)
    7516:	6823      	ldr	r3, [r4, #0]
    7518:	2b00      	cmp	r3, #0
    751a:	d103      	bne.n	7524 <_malloc_r+0x68>
    751c:	0030      	movs	r0, r6
    751e:	f000 f99d 	bl	785c <_sbrk_r>
    7522:	6020      	str	r0, [r4, #0]
    7524:	0029      	movs	r1, r5
    7526:	0030      	movs	r0, r6
    7528:	f000 f998 	bl	785c <_sbrk_r>
    752c:	1c43      	adds	r3, r0, #1
    752e:	d0d1      	beq.n	74d4 <_malloc_r+0x18>
    7530:	2303      	movs	r3, #3
    7532:	1cc4      	adds	r4, r0, #3
    7534:	439c      	bics	r4, r3
    7536:	42a0      	cmp	r0, r4
    7538:	d10a      	bne.n	7550 <_malloc_r+0x94>
    753a:	6025      	str	r5, [r4, #0]
    753c:	0020      	movs	r0, r4
    753e:	2207      	movs	r2, #7
    7540:	300b      	adds	r0, #11
    7542:	1d23      	adds	r3, r4, #4
    7544:	4390      	bics	r0, r2
    7546:	1ac3      	subs	r3, r0, r3
    7548:	d009      	beq.n	755e <_malloc_r+0xa2>
    754a:	425a      	negs	r2, r3
    754c:	50e2      	str	r2, [r4, r3]
    754e:	e006      	b.n	755e <_malloc_r+0xa2>
    7550:	1a21      	subs	r1, r4, r0
    7552:	0030      	movs	r0, r6
    7554:	f000 f982 	bl	785c <_sbrk_r>
    7558:	1c43      	adds	r3, r0, #1
    755a:	d1ee      	bne.n	753a <_malloc_r+0x7e>
    755c:	e7ba      	b.n	74d4 <_malloc_r+0x18>
    755e:	bd70      	pop	{r4, r5, r6, pc}
    7560:	20000754 	.word	0x20000754
    7564:	20000750 	.word	0x20000750

00007568 <__sfputc_r>:
    7568:	6893      	ldr	r3, [r2, #8]
    756a:	b510      	push	{r4, lr}
    756c:	3b01      	subs	r3, #1
    756e:	6093      	str	r3, [r2, #8]
    7570:	2b00      	cmp	r3, #0
    7572:	da05      	bge.n	7580 <__sfputc_r+0x18>
    7574:	6994      	ldr	r4, [r2, #24]
    7576:	42a3      	cmp	r3, r4
    7578:	db08      	blt.n	758c <__sfputc_r+0x24>
    757a:	b2cb      	uxtb	r3, r1
    757c:	2b0a      	cmp	r3, #10
    757e:	d005      	beq.n	758c <__sfputc_r+0x24>
    7580:	6813      	ldr	r3, [r2, #0]
    7582:	1c58      	adds	r0, r3, #1
    7584:	6010      	str	r0, [r2, #0]
    7586:	7019      	strb	r1, [r3, #0]
    7588:	b2c8      	uxtb	r0, r1
    758a:	e001      	b.n	7590 <__sfputc_r+0x28>
    758c:	f7fe fb38 	bl	5c00 <__swbuf_r>
    7590:	bd10      	pop	{r4, pc}

00007592 <__sfputs_r>:
    7592:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7594:	0006      	movs	r6, r0
    7596:	000f      	movs	r7, r1
    7598:	0014      	movs	r4, r2
    759a:	18d5      	adds	r5, r2, r3
    759c:	42ac      	cmp	r4, r5
    759e:	d008      	beq.n	75b2 <__sfputs_r+0x20>
    75a0:	7821      	ldrb	r1, [r4, #0]
    75a2:	003a      	movs	r2, r7
    75a4:	0030      	movs	r0, r6
    75a6:	f7ff ffdf 	bl	7568 <__sfputc_r>
    75aa:	3401      	adds	r4, #1
    75ac:	1c43      	adds	r3, r0, #1
    75ae:	d1f5      	bne.n	759c <__sfputs_r+0xa>
    75b0:	e000      	b.n	75b4 <__sfputs_r+0x22>
    75b2:	2000      	movs	r0, #0
    75b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

000075b8 <_vfiprintf_r>:
    75b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    75ba:	b09f      	sub	sp, #124	; 0x7c
    75bc:	0006      	movs	r6, r0
    75be:	000f      	movs	r7, r1
    75c0:	9202      	str	r2, [sp, #8]
    75c2:	9305      	str	r3, [sp, #20]
    75c4:	2800      	cmp	r0, #0
    75c6:	d004      	beq.n	75d2 <_vfiprintf_r+0x1a>
    75c8:	6983      	ldr	r3, [r0, #24]
    75ca:	2b00      	cmp	r3, #0
    75cc:	d101      	bne.n	75d2 <_vfiprintf_r+0x1a>
    75ce:	f7ff fb25 	bl	6c1c <__sinit>
    75d2:	4b7f      	ldr	r3, [pc, #508]	; (77d0 <_vfiprintf_r+0x218>)
    75d4:	429f      	cmp	r7, r3
    75d6:	d101      	bne.n	75dc <_vfiprintf_r+0x24>
    75d8:	6877      	ldr	r7, [r6, #4]
    75da:	e008      	b.n	75ee <_vfiprintf_r+0x36>
    75dc:	4b7d      	ldr	r3, [pc, #500]	; (77d4 <_vfiprintf_r+0x21c>)
    75de:	429f      	cmp	r7, r3
    75e0:	d101      	bne.n	75e6 <_vfiprintf_r+0x2e>
    75e2:	68b7      	ldr	r7, [r6, #8]
    75e4:	e003      	b.n	75ee <_vfiprintf_r+0x36>
    75e6:	4b7c      	ldr	r3, [pc, #496]	; (77d8 <_vfiprintf_r+0x220>)
    75e8:	429f      	cmp	r7, r3
    75ea:	d100      	bne.n	75ee <_vfiprintf_r+0x36>
    75ec:	68f7      	ldr	r7, [r6, #12]
    75ee:	89bb      	ldrh	r3, [r7, #12]
    75f0:	071b      	lsls	r3, r3, #28
    75f2:	d50a      	bpl.n	760a <_vfiprintf_r+0x52>
    75f4:	693b      	ldr	r3, [r7, #16]
    75f6:	2b00      	cmp	r3, #0
    75f8:	d007      	beq.n	760a <_vfiprintf_r+0x52>
    75fa:	2300      	movs	r3, #0
    75fc:	ad06      	add	r5, sp, #24
    75fe:	616b      	str	r3, [r5, #20]
    7600:	3320      	adds	r3, #32
    7602:	766b      	strb	r3, [r5, #25]
    7604:	3310      	adds	r3, #16
    7606:	76ab      	strb	r3, [r5, #26]
    7608:	e03d      	b.n	7686 <_vfiprintf_r+0xce>
    760a:	0039      	movs	r1, r7
    760c:	0030      	movs	r0, r6
    760e:	f7fe fb4f 	bl	5cb0 <__swsetup_r>
    7612:	2800      	cmp	r0, #0
    7614:	d0f1      	beq.n	75fa <_vfiprintf_r+0x42>
    7616:	2001      	movs	r0, #1
    7618:	4240      	negs	r0, r0
    761a:	e0d6      	b.n	77ca <_vfiprintf_r+0x212>
    761c:	9a05      	ldr	r2, [sp, #20]
    761e:	1d11      	adds	r1, r2, #4
    7620:	6812      	ldr	r2, [r2, #0]
    7622:	9105      	str	r1, [sp, #20]
    7624:	2a00      	cmp	r2, #0
    7626:	da00      	bge.n	762a <_vfiprintf_r+0x72>
    7628:	e07f      	b.n	772a <_vfiprintf_r+0x172>
    762a:	9209      	str	r2, [sp, #36]	; 0x24
    762c:	3401      	adds	r4, #1
    762e:	7823      	ldrb	r3, [r4, #0]
    7630:	2b2e      	cmp	r3, #46	; 0x2e
    7632:	d100      	bne.n	7636 <_vfiprintf_r+0x7e>
    7634:	e08d      	b.n	7752 <_vfiprintf_r+0x19a>
    7636:	7821      	ldrb	r1, [r4, #0]
    7638:	2203      	movs	r2, #3
    763a:	4868      	ldr	r0, [pc, #416]	; (77dc <_vfiprintf_r+0x224>)
    763c:	f7ff fbf4 	bl	6e28 <memchr>
    7640:	2800      	cmp	r0, #0
    7642:	d007      	beq.n	7654 <_vfiprintf_r+0x9c>
    7644:	4b65      	ldr	r3, [pc, #404]	; (77dc <_vfiprintf_r+0x224>)
    7646:	682a      	ldr	r2, [r5, #0]
    7648:	1ac0      	subs	r0, r0, r3
    764a:	2340      	movs	r3, #64	; 0x40
    764c:	4083      	lsls	r3, r0
    764e:	4313      	orrs	r3, r2
    7650:	602b      	str	r3, [r5, #0]
    7652:	3401      	adds	r4, #1
    7654:	7821      	ldrb	r1, [r4, #0]
    7656:	1c63      	adds	r3, r4, #1
    7658:	2206      	movs	r2, #6
    765a:	4861      	ldr	r0, [pc, #388]	; (77e0 <_vfiprintf_r+0x228>)
    765c:	9302      	str	r3, [sp, #8]
    765e:	7629      	strb	r1, [r5, #24]
    7660:	f7ff fbe2 	bl	6e28 <memchr>
    7664:	2800      	cmp	r0, #0
    7666:	d100      	bne.n	766a <_vfiprintf_r+0xb2>
    7668:	e09d      	b.n	77a6 <_vfiprintf_r+0x1ee>
    766a:	4b5e      	ldr	r3, [pc, #376]	; (77e4 <_vfiprintf_r+0x22c>)
    766c:	2b00      	cmp	r3, #0
    766e:	d000      	beq.n	7672 <_vfiprintf_r+0xba>
    7670:	e090      	b.n	7794 <_vfiprintf_r+0x1dc>
    7672:	2207      	movs	r2, #7
    7674:	9b05      	ldr	r3, [sp, #20]
    7676:	3307      	adds	r3, #7
    7678:	4393      	bics	r3, r2
    767a:	3308      	adds	r3, #8
    767c:	9305      	str	r3, [sp, #20]
    767e:	696b      	ldr	r3, [r5, #20]
    7680:	9a03      	ldr	r2, [sp, #12]
    7682:	189b      	adds	r3, r3, r2
    7684:	616b      	str	r3, [r5, #20]
    7686:	9c02      	ldr	r4, [sp, #8]
    7688:	7823      	ldrb	r3, [r4, #0]
    768a:	2b00      	cmp	r3, #0
    768c:	d104      	bne.n	7698 <_vfiprintf_r+0xe0>
    768e:	9b02      	ldr	r3, [sp, #8]
    7690:	1ae3      	subs	r3, r4, r3
    7692:	9304      	str	r3, [sp, #16]
    7694:	d012      	beq.n	76bc <_vfiprintf_r+0x104>
    7696:	e003      	b.n	76a0 <_vfiprintf_r+0xe8>
    7698:	2b25      	cmp	r3, #37	; 0x25
    769a:	d0f8      	beq.n	768e <_vfiprintf_r+0xd6>
    769c:	3401      	adds	r4, #1
    769e:	e7f3      	b.n	7688 <_vfiprintf_r+0xd0>
    76a0:	9b04      	ldr	r3, [sp, #16]
    76a2:	9a02      	ldr	r2, [sp, #8]
    76a4:	0039      	movs	r1, r7
    76a6:	0030      	movs	r0, r6
    76a8:	f7ff ff73 	bl	7592 <__sfputs_r>
    76ac:	1c43      	adds	r3, r0, #1
    76ae:	d100      	bne.n	76b2 <_vfiprintf_r+0xfa>
    76b0:	e086      	b.n	77c0 <_vfiprintf_r+0x208>
    76b2:	696a      	ldr	r2, [r5, #20]
    76b4:	9b04      	ldr	r3, [sp, #16]
    76b6:	4694      	mov	ip, r2
    76b8:	4463      	add	r3, ip
    76ba:	616b      	str	r3, [r5, #20]
    76bc:	7823      	ldrb	r3, [r4, #0]
    76be:	2b00      	cmp	r3, #0
    76c0:	d07e      	beq.n	77c0 <_vfiprintf_r+0x208>
    76c2:	2201      	movs	r2, #1
    76c4:	2300      	movs	r3, #0
    76c6:	4252      	negs	r2, r2
    76c8:	606a      	str	r2, [r5, #4]
    76ca:	a902      	add	r1, sp, #8
    76cc:	3254      	adds	r2, #84	; 0x54
    76ce:	1852      	adds	r2, r2, r1
    76d0:	3401      	adds	r4, #1
    76d2:	602b      	str	r3, [r5, #0]
    76d4:	60eb      	str	r3, [r5, #12]
    76d6:	60ab      	str	r3, [r5, #8]
    76d8:	7013      	strb	r3, [r2, #0]
    76da:	65ab      	str	r3, [r5, #88]	; 0x58
    76dc:	7821      	ldrb	r1, [r4, #0]
    76de:	2205      	movs	r2, #5
    76e0:	4841      	ldr	r0, [pc, #260]	; (77e8 <_vfiprintf_r+0x230>)
    76e2:	f7ff fba1 	bl	6e28 <memchr>
    76e6:	2800      	cmp	r0, #0
    76e8:	d008      	beq.n	76fc <_vfiprintf_r+0x144>
    76ea:	4b3f      	ldr	r3, [pc, #252]	; (77e8 <_vfiprintf_r+0x230>)
    76ec:	682a      	ldr	r2, [r5, #0]
    76ee:	1ac0      	subs	r0, r0, r3
    76f0:	2301      	movs	r3, #1
    76f2:	4083      	lsls	r3, r0
    76f4:	4313      	orrs	r3, r2
    76f6:	602b      	str	r3, [r5, #0]
    76f8:	3401      	adds	r4, #1
    76fa:	e7ef      	b.n	76dc <_vfiprintf_r+0x124>
    76fc:	682b      	ldr	r3, [r5, #0]
    76fe:	06da      	lsls	r2, r3, #27
    7700:	d504      	bpl.n	770c <_vfiprintf_r+0x154>
    7702:	2253      	movs	r2, #83	; 0x53
    7704:	2120      	movs	r1, #32
    7706:	a802      	add	r0, sp, #8
    7708:	1812      	adds	r2, r2, r0
    770a:	7011      	strb	r1, [r2, #0]
    770c:	071a      	lsls	r2, r3, #28
    770e:	d504      	bpl.n	771a <_vfiprintf_r+0x162>
    7710:	2253      	movs	r2, #83	; 0x53
    7712:	212b      	movs	r1, #43	; 0x2b
    7714:	a802      	add	r0, sp, #8
    7716:	1812      	adds	r2, r2, r0
    7718:	7011      	strb	r1, [r2, #0]
    771a:	7822      	ldrb	r2, [r4, #0]
    771c:	2a2a      	cmp	r2, #42	; 0x2a
    771e:	d100      	bne.n	7722 <_vfiprintf_r+0x16a>
    7720:	e77c      	b.n	761c <_vfiprintf_r+0x64>
    7722:	9b09      	ldr	r3, [sp, #36]	; 0x24
    7724:	2000      	movs	r0, #0
    7726:	210a      	movs	r1, #10
    7728:	e005      	b.n	7736 <_vfiprintf_r+0x17e>
    772a:	4252      	negs	r2, r2
    772c:	60ea      	str	r2, [r5, #12]
    772e:	2202      	movs	r2, #2
    7730:	4313      	orrs	r3, r2
    7732:	602b      	str	r3, [r5, #0]
    7734:	e77a      	b.n	762c <_vfiprintf_r+0x74>
    7736:	7822      	ldrb	r2, [r4, #0]
    7738:	3a30      	subs	r2, #48	; 0x30
    773a:	2a09      	cmp	r2, #9
    773c:	d804      	bhi.n	7748 <_vfiprintf_r+0x190>
    773e:	434b      	muls	r3, r1
    7740:	3401      	adds	r4, #1
    7742:	189b      	adds	r3, r3, r2
    7744:	2001      	movs	r0, #1
    7746:	e7f6      	b.n	7736 <_vfiprintf_r+0x17e>
    7748:	2800      	cmp	r0, #0
    774a:	d100      	bne.n	774e <_vfiprintf_r+0x196>
    774c:	e76f      	b.n	762e <_vfiprintf_r+0x76>
    774e:	9309      	str	r3, [sp, #36]	; 0x24
    7750:	e76d      	b.n	762e <_vfiprintf_r+0x76>
    7752:	7863      	ldrb	r3, [r4, #1]
    7754:	2b2a      	cmp	r3, #42	; 0x2a
    7756:	d10a      	bne.n	776e <_vfiprintf_r+0x1b6>
    7758:	9b05      	ldr	r3, [sp, #20]
    775a:	3402      	adds	r4, #2
    775c:	1d1a      	adds	r2, r3, #4
    775e:	681b      	ldr	r3, [r3, #0]
    7760:	9205      	str	r2, [sp, #20]
    7762:	2b00      	cmp	r3, #0
    7764:	da01      	bge.n	776a <_vfiprintf_r+0x1b2>
    7766:	2301      	movs	r3, #1
    7768:	425b      	negs	r3, r3
    776a:	9307      	str	r3, [sp, #28]
    776c:	e763      	b.n	7636 <_vfiprintf_r+0x7e>
    776e:	2300      	movs	r3, #0
    7770:	200a      	movs	r0, #10
    7772:	001a      	movs	r2, r3
    7774:	3401      	adds	r4, #1
    7776:	606b      	str	r3, [r5, #4]
    7778:	7821      	ldrb	r1, [r4, #0]
    777a:	3930      	subs	r1, #48	; 0x30
    777c:	2909      	cmp	r1, #9
    777e:	d804      	bhi.n	778a <_vfiprintf_r+0x1d2>
    7780:	4342      	muls	r2, r0
    7782:	3401      	adds	r4, #1
    7784:	1852      	adds	r2, r2, r1
    7786:	2301      	movs	r3, #1
    7788:	e7f6      	b.n	7778 <_vfiprintf_r+0x1c0>
    778a:	2b00      	cmp	r3, #0
    778c:	d100      	bne.n	7790 <_vfiprintf_r+0x1d8>
    778e:	e752      	b.n	7636 <_vfiprintf_r+0x7e>
    7790:	9207      	str	r2, [sp, #28]
    7792:	e750      	b.n	7636 <_vfiprintf_r+0x7e>
    7794:	ab05      	add	r3, sp, #20
    7796:	9300      	str	r3, [sp, #0]
    7798:	003a      	movs	r2, r7
    779a:	4b14      	ldr	r3, [pc, #80]	; (77ec <_vfiprintf_r+0x234>)
    779c:	0029      	movs	r1, r5
    779e:	0030      	movs	r0, r6
    77a0:	f7fd fcb6 	bl	5110 <_printf_float>
    77a4:	e007      	b.n	77b6 <_vfiprintf_r+0x1fe>
    77a6:	ab05      	add	r3, sp, #20
    77a8:	9300      	str	r3, [sp, #0]
    77aa:	003a      	movs	r2, r7
    77ac:	4b0f      	ldr	r3, [pc, #60]	; (77ec <_vfiprintf_r+0x234>)
    77ae:	0029      	movs	r1, r5
    77b0:	0030      	movs	r0, r6
    77b2:	f7fd ff6b 	bl	568c <_printf_i>
    77b6:	9003      	str	r0, [sp, #12]
    77b8:	9b03      	ldr	r3, [sp, #12]
    77ba:	3301      	adds	r3, #1
    77bc:	d000      	beq.n	77c0 <_vfiprintf_r+0x208>
    77be:	e75e      	b.n	767e <_vfiprintf_r+0xc6>
    77c0:	89bb      	ldrh	r3, [r7, #12]
    77c2:	065b      	lsls	r3, r3, #25
    77c4:	d500      	bpl.n	77c8 <_vfiprintf_r+0x210>
    77c6:	e726      	b.n	7616 <_vfiprintf_r+0x5e>
    77c8:	980b      	ldr	r0, [sp, #44]	; 0x2c
    77ca:	b01f      	add	sp, #124	; 0x7c
    77cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    77ce:	46c0      	nop			; (mov r8, r8)
    77d0:	0000a6c0 	.word	0x0000a6c0
    77d4:	0000a6e0 	.word	0x0000a6e0
    77d8:	0000a700 	.word	0x0000a700
    77dc:	0000a82a 	.word	0x0000a82a
    77e0:	0000a82e 	.word	0x0000a82e
    77e4:	00005111 	.word	0x00005111
    77e8:	0000a824 	.word	0x0000a824
    77ec:	00007593 	.word	0x00007593

000077f0 <_putc_r>:
    77f0:	b570      	push	{r4, r5, r6, lr}
    77f2:	0006      	movs	r6, r0
    77f4:	000d      	movs	r5, r1
    77f6:	0014      	movs	r4, r2
    77f8:	2800      	cmp	r0, #0
    77fa:	d004      	beq.n	7806 <_putc_r+0x16>
    77fc:	6983      	ldr	r3, [r0, #24]
    77fe:	2b00      	cmp	r3, #0
    7800:	d101      	bne.n	7806 <_putc_r+0x16>
    7802:	f7ff fa0b 	bl	6c1c <__sinit>
    7806:	4b12      	ldr	r3, [pc, #72]	; (7850 <_putc_r+0x60>)
    7808:	429c      	cmp	r4, r3
    780a:	d101      	bne.n	7810 <_putc_r+0x20>
    780c:	6874      	ldr	r4, [r6, #4]
    780e:	e008      	b.n	7822 <_putc_r+0x32>
    7810:	4b10      	ldr	r3, [pc, #64]	; (7854 <_putc_r+0x64>)
    7812:	429c      	cmp	r4, r3
    7814:	d101      	bne.n	781a <_putc_r+0x2a>
    7816:	68b4      	ldr	r4, [r6, #8]
    7818:	e003      	b.n	7822 <_putc_r+0x32>
    781a:	4b0f      	ldr	r3, [pc, #60]	; (7858 <_putc_r+0x68>)
    781c:	429c      	cmp	r4, r3
    781e:	d100      	bne.n	7822 <_putc_r+0x32>
    7820:	68f4      	ldr	r4, [r6, #12]
    7822:	68a3      	ldr	r3, [r4, #8]
    7824:	3b01      	subs	r3, #1
    7826:	60a3      	str	r3, [r4, #8]
    7828:	2b00      	cmp	r3, #0
    782a:	da05      	bge.n	7838 <_putc_r+0x48>
    782c:	69a2      	ldr	r2, [r4, #24]
    782e:	4293      	cmp	r3, r2
    7830:	db08      	blt.n	7844 <_putc_r+0x54>
    7832:	b2eb      	uxtb	r3, r5
    7834:	2b0a      	cmp	r3, #10
    7836:	d005      	beq.n	7844 <_putc_r+0x54>
    7838:	6823      	ldr	r3, [r4, #0]
    783a:	b2e8      	uxtb	r0, r5
    783c:	1c5a      	adds	r2, r3, #1
    783e:	6022      	str	r2, [r4, #0]
    7840:	701d      	strb	r5, [r3, #0]
    7842:	e004      	b.n	784e <_putc_r+0x5e>
    7844:	0022      	movs	r2, r4
    7846:	0029      	movs	r1, r5
    7848:	0030      	movs	r0, r6
    784a:	f7fe f9d9 	bl	5c00 <__swbuf_r>
    784e:	bd70      	pop	{r4, r5, r6, pc}
    7850:	0000a6c0 	.word	0x0000a6c0
    7854:	0000a6e0 	.word	0x0000a6e0
    7858:	0000a700 	.word	0x0000a700

0000785c <_sbrk_r>:
    785c:	2300      	movs	r3, #0
    785e:	b570      	push	{r4, r5, r6, lr}
    7860:	4c06      	ldr	r4, [pc, #24]	; (787c <_sbrk_r+0x20>)
    7862:	0005      	movs	r5, r0
    7864:	0008      	movs	r0, r1
    7866:	6023      	str	r3, [r4, #0]
    7868:	f7fb f872 	bl	2950 <_sbrk>
    786c:	1c43      	adds	r3, r0, #1
    786e:	d103      	bne.n	7878 <_sbrk_r+0x1c>
    7870:	6823      	ldr	r3, [r4, #0]
    7872:	2b00      	cmp	r3, #0
    7874:	d000      	beq.n	7878 <_sbrk_r+0x1c>
    7876:	602b      	str	r3, [r5, #0]
    7878:	bd70      	pop	{r4, r5, r6, pc}
    787a:	46c0      	nop			; (mov r8, r8)
    787c:	2000223c 	.word	0x2000223c

00007880 <__sread>:
    7880:	b570      	push	{r4, r5, r6, lr}
    7882:	000c      	movs	r4, r1
    7884:	250e      	movs	r5, #14
    7886:	5f49      	ldrsh	r1, [r1, r5]
    7888:	f000 f8a4 	bl	79d4 <_read_r>
    788c:	2800      	cmp	r0, #0
    788e:	db03      	blt.n	7898 <__sread+0x18>
    7890:	6d63      	ldr	r3, [r4, #84]	; 0x54
    7892:	181b      	adds	r3, r3, r0
    7894:	6563      	str	r3, [r4, #84]	; 0x54
    7896:	e003      	b.n	78a0 <__sread+0x20>
    7898:	89a2      	ldrh	r2, [r4, #12]
    789a:	4b02      	ldr	r3, [pc, #8]	; (78a4 <__sread+0x24>)
    789c:	4013      	ands	r3, r2
    789e:	81a3      	strh	r3, [r4, #12]
    78a0:	bd70      	pop	{r4, r5, r6, pc}
    78a2:	46c0      	nop			; (mov r8, r8)
    78a4:	ffffefff 	.word	0xffffefff

000078a8 <__swrite>:
    78a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    78aa:	001f      	movs	r7, r3
    78ac:	898b      	ldrh	r3, [r1, #12]
    78ae:	0005      	movs	r5, r0
    78b0:	000c      	movs	r4, r1
    78b2:	0016      	movs	r6, r2
    78b4:	05db      	lsls	r3, r3, #23
    78b6:	d505      	bpl.n	78c4 <__swrite+0x1c>
    78b8:	230e      	movs	r3, #14
    78ba:	5ec9      	ldrsh	r1, [r1, r3]
    78bc:	2200      	movs	r2, #0
    78be:	2302      	movs	r3, #2
    78c0:	f000 f874 	bl	79ac <_lseek_r>
    78c4:	89a2      	ldrh	r2, [r4, #12]
    78c6:	4b05      	ldr	r3, [pc, #20]	; (78dc <__swrite+0x34>)
    78c8:	0028      	movs	r0, r5
    78ca:	4013      	ands	r3, r2
    78cc:	81a3      	strh	r3, [r4, #12]
    78ce:	0032      	movs	r2, r6
    78d0:	230e      	movs	r3, #14
    78d2:	5ee1      	ldrsh	r1, [r4, r3]
    78d4:	003b      	movs	r3, r7
    78d6:	f000 f81f 	bl	7918 <_write_r>
    78da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    78dc:	ffffefff 	.word	0xffffefff

000078e0 <__sseek>:
    78e0:	b570      	push	{r4, r5, r6, lr}
    78e2:	000c      	movs	r4, r1
    78e4:	250e      	movs	r5, #14
    78e6:	5f49      	ldrsh	r1, [r1, r5]
    78e8:	f000 f860 	bl	79ac <_lseek_r>
    78ec:	89a3      	ldrh	r3, [r4, #12]
    78ee:	1c42      	adds	r2, r0, #1
    78f0:	d103      	bne.n	78fa <__sseek+0x1a>
    78f2:	4a05      	ldr	r2, [pc, #20]	; (7908 <__sseek+0x28>)
    78f4:	4013      	ands	r3, r2
    78f6:	81a3      	strh	r3, [r4, #12]
    78f8:	e004      	b.n	7904 <__sseek+0x24>
    78fa:	2280      	movs	r2, #128	; 0x80
    78fc:	0152      	lsls	r2, r2, #5
    78fe:	4313      	orrs	r3, r2
    7900:	81a3      	strh	r3, [r4, #12]
    7902:	6560      	str	r0, [r4, #84]	; 0x54
    7904:	bd70      	pop	{r4, r5, r6, pc}
    7906:	46c0      	nop			; (mov r8, r8)
    7908:	ffffefff 	.word	0xffffefff

0000790c <__sclose>:
    790c:	b510      	push	{r4, lr}
    790e:	230e      	movs	r3, #14
    7910:	5ec9      	ldrsh	r1, [r1, r3]
    7912:	f000 f815 	bl	7940 <_close_r>
    7916:	bd10      	pop	{r4, pc}

00007918 <_write_r>:
    7918:	b570      	push	{r4, r5, r6, lr}
    791a:	0005      	movs	r5, r0
    791c:	0008      	movs	r0, r1
    791e:	0011      	movs	r1, r2
    7920:	2200      	movs	r2, #0
    7922:	4c06      	ldr	r4, [pc, #24]	; (793c <_write_r+0x24>)
    7924:	6022      	str	r2, [r4, #0]
    7926:	001a      	movs	r2, r3
    7928:	f7fa ffea 	bl	2900 <_write>
    792c:	1c43      	adds	r3, r0, #1
    792e:	d103      	bne.n	7938 <_write_r+0x20>
    7930:	6823      	ldr	r3, [r4, #0]
    7932:	2b00      	cmp	r3, #0
    7934:	d000      	beq.n	7938 <_write_r+0x20>
    7936:	602b      	str	r3, [r5, #0]
    7938:	bd70      	pop	{r4, r5, r6, pc}
    793a:	46c0      	nop			; (mov r8, r8)
    793c:	2000223c 	.word	0x2000223c

00007940 <_close_r>:
    7940:	2300      	movs	r3, #0
    7942:	b570      	push	{r4, r5, r6, lr}
    7944:	4c06      	ldr	r4, [pc, #24]	; (7960 <_close_r+0x20>)
    7946:	0005      	movs	r5, r0
    7948:	0008      	movs	r0, r1
    794a:	6023      	str	r3, [r4, #0]
    794c:	f7fb f812 	bl	2974 <_close>
    7950:	1c43      	adds	r3, r0, #1
    7952:	d103      	bne.n	795c <_close_r+0x1c>
    7954:	6823      	ldr	r3, [r4, #0]
    7956:	2b00      	cmp	r3, #0
    7958:	d000      	beq.n	795c <_close_r+0x1c>
    795a:	602b      	str	r3, [r5, #0]
    795c:	bd70      	pop	{r4, r5, r6, pc}
    795e:	46c0      	nop			; (mov r8, r8)
    7960:	2000223c 	.word	0x2000223c

00007964 <_fstat_r>:
    7964:	2300      	movs	r3, #0
    7966:	b570      	push	{r4, r5, r6, lr}
    7968:	4c06      	ldr	r4, [pc, #24]	; (7984 <_fstat_r+0x20>)
    796a:	0005      	movs	r5, r0
    796c:	0008      	movs	r0, r1
    796e:	0011      	movs	r1, r2
    7970:	6023      	str	r3, [r4, #0]
    7972:	f7fb f803 	bl	297c <_fstat>
    7976:	1c43      	adds	r3, r0, #1
    7978:	d103      	bne.n	7982 <_fstat_r+0x1e>
    797a:	6823      	ldr	r3, [r4, #0]
    797c:	2b00      	cmp	r3, #0
    797e:	d000      	beq.n	7982 <_fstat_r+0x1e>
    7980:	602b      	str	r3, [r5, #0]
    7982:	bd70      	pop	{r4, r5, r6, pc}
    7984:	2000223c 	.word	0x2000223c

00007988 <_isatty_r>:
    7988:	2300      	movs	r3, #0
    798a:	b570      	push	{r4, r5, r6, lr}
    798c:	4c06      	ldr	r4, [pc, #24]	; (79a8 <_isatty_r+0x20>)
    798e:	0005      	movs	r5, r0
    7990:	0008      	movs	r0, r1
    7992:	6023      	str	r3, [r4, #0]
    7994:	f7fa fff8 	bl	2988 <_isatty>
    7998:	1c43      	adds	r3, r0, #1
    799a:	d103      	bne.n	79a4 <_isatty_r+0x1c>
    799c:	6823      	ldr	r3, [r4, #0]
    799e:	2b00      	cmp	r3, #0
    79a0:	d000      	beq.n	79a4 <_isatty_r+0x1c>
    79a2:	602b      	str	r3, [r5, #0]
    79a4:	bd70      	pop	{r4, r5, r6, pc}
    79a6:	46c0      	nop			; (mov r8, r8)
    79a8:	2000223c 	.word	0x2000223c

000079ac <_lseek_r>:
    79ac:	b570      	push	{r4, r5, r6, lr}
    79ae:	0005      	movs	r5, r0
    79b0:	0008      	movs	r0, r1
    79b2:	0011      	movs	r1, r2
    79b4:	2200      	movs	r2, #0
    79b6:	4c06      	ldr	r4, [pc, #24]	; (79d0 <_lseek_r+0x24>)
    79b8:	6022      	str	r2, [r4, #0]
    79ba:	001a      	movs	r2, r3
    79bc:	f7fa ffe6 	bl	298c <_lseek>
    79c0:	1c43      	adds	r3, r0, #1
    79c2:	d103      	bne.n	79cc <_lseek_r+0x20>
    79c4:	6823      	ldr	r3, [r4, #0]
    79c6:	2b00      	cmp	r3, #0
    79c8:	d000      	beq.n	79cc <_lseek_r+0x20>
    79ca:	602b      	str	r3, [r5, #0]
    79cc:	bd70      	pop	{r4, r5, r6, pc}
    79ce:	46c0      	nop			; (mov r8, r8)
    79d0:	2000223c 	.word	0x2000223c

000079d4 <_read_r>:
    79d4:	b570      	push	{r4, r5, r6, lr}
    79d6:	0005      	movs	r5, r0
    79d8:	0008      	movs	r0, r1
    79da:	0011      	movs	r1, r2
    79dc:	2200      	movs	r2, #0
    79de:	4c06      	ldr	r4, [pc, #24]	; (79f8 <_read_r+0x24>)
    79e0:	6022      	str	r2, [r4, #0]
    79e2:	001a      	movs	r2, r3
    79e4:	f7fa ff6c 	bl	28c0 <_read>
    79e8:	1c43      	adds	r3, r0, #1
    79ea:	d103      	bne.n	79f4 <_read_r+0x20>
    79ec:	6823      	ldr	r3, [r4, #0]
    79ee:	2b00      	cmp	r3, #0
    79f0:	d000      	beq.n	79f4 <_read_r+0x20>
    79f2:	602b      	str	r3, [r5, #0]
    79f4:	bd70      	pop	{r4, r5, r6, pc}
    79f6:	46c0      	nop			; (mov r8, r8)
    79f8:	2000223c 	.word	0x2000223c

000079fc <__gnu_thumb1_case_uqi>:
    79fc:	b402      	push	{r1}
    79fe:	4671      	mov	r1, lr
    7a00:	0849      	lsrs	r1, r1, #1
    7a02:	0049      	lsls	r1, r1, #1
    7a04:	5c09      	ldrb	r1, [r1, r0]
    7a06:	0049      	lsls	r1, r1, #1
    7a08:	448e      	add	lr, r1
    7a0a:	bc02      	pop	{r1}
    7a0c:	4770      	bx	lr
    7a0e:	46c0      	nop			; (mov r8, r8)

00007a10 <__aeabi_uidiv>:
    7a10:	2200      	movs	r2, #0
    7a12:	0843      	lsrs	r3, r0, #1
    7a14:	428b      	cmp	r3, r1
    7a16:	d374      	bcc.n	7b02 <__aeabi_uidiv+0xf2>
    7a18:	0903      	lsrs	r3, r0, #4
    7a1a:	428b      	cmp	r3, r1
    7a1c:	d35f      	bcc.n	7ade <__aeabi_uidiv+0xce>
    7a1e:	0a03      	lsrs	r3, r0, #8
    7a20:	428b      	cmp	r3, r1
    7a22:	d344      	bcc.n	7aae <__aeabi_uidiv+0x9e>
    7a24:	0b03      	lsrs	r3, r0, #12
    7a26:	428b      	cmp	r3, r1
    7a28:	d328      	bcc.n	7a7c <__aeabi_uidiv+0x6c>
    7a2a:	0c03      	lsrs	r3, r0, #16
    7a2c:	428b      	cmp	r3, r1
    7a2e:	d30d      	bcc.n	7a4c <__aeabi_uidiv+0x3c>
    7a30:	22ff      	movs	r2, #255	; 0xff
    7a32:	0209      	lsls	r1, r1, #8
    7a34:	ba12      	rev	r2, r2
    7a36:	0c03      	lsrs	r3, r0, #16
    7a38:	428b      	cmp	r3, r1
    7a3a:	d302      	bcc.n	7a42 <__aeabi_uidiv+0x32>
    7a3c:	1212      	asrs	r2, r2, #8
    7a3e:	0209      	lsls	r1, r1, #8
    7a40:	d065      	beq.n	7b0e <__aeabi_uidiv+0xfe>
    7a42:	0b03      	lsrs	r3, r0, #12
    7a44:	428b      	cmp	r3, r1
    7a46:	d319      	bcc.n	7a7c <__aeabi_uidiv+0x6c>
    7a48:	e000      	b.n	7a4c <__aeabi_uidiv+0x3c>
    7a4a:	0a09      	lsrs	r1, r1, #8
    7a4c:	0bc3      	lsrs	r3, r0, #15
    7a4e:	428b      	cmp	r3, r1
    7a50:	d301      	bcc.n	7a56 <__aeabi_uidiv+0x46>
    7a52:	03cb      	lsls	r3, r1, #15
    7a54:	1ac0      	subs	r0, r0, r3
    7a56:	4152      	adcs	r2, r2
    7a58:	0b83      	lsrs	r3, r0, #14
    7a5a:	428b      	cmp	r3, r1
    7a5c:	d301      	bcc.n	7a62 <__aeabi_uidiv+0x52>
    7a5e:	038b      	lsls	r3, r1, #14
    7a60:	1ac0      	subs	r0, r0, r3
    7a62:	4152      	adcs	r2, r2
    7a64:	0b43      	lsrs	r3, r0, #13
    7a66:	428b      	cmp	r3, r1
    7a68:	d301      	bcc.n	7a6e <__aeabi_uidiv+0x5e>
    7a6a:	034b      	lsls	r3, r1, #13
    7a6c:	1ac0      	subs	r0, r0, r3
    7a6e:	4152      	adcs	r2, r2
    7a70:	0b03      	lsrs	r3, r0, #12
    7a72:	428b      	cmp	r3, r1
    7a74:	d301      	bcc.n	7a7a <__aeabi_uidiv+0x6a>
    7a76:	030b      	lsls	r3, r1, #12
    7a78:	1ac0      	subs	r0, r0, r3
    7a7a:	4152      	adcs	r2, r2
    7a7c:	0ac3      	lsrs	r3, r0, #11
    7a7e:	428b      	cmp	r3, r1
    7a80:	d301      	bcc.n	7a86 <__aeabi_uidiv+0x76>
    7a82:	02cb      	lsls	r3, r1, #11
    7a84:	1ac0      	subs	r0, r0, r3
    7a86:	4152      	adcs	r2, r2
    7a88:	0a83      	lsrs	r3, r0, #10
    7a8a:	428b      	cmp	r3, r1
    7a8c:	d301      	bcc.n	7a92 <__aeabi_uidiv+0x82>
    7a8e:	028b      	lsls	r3, r1, #10
    7a90:	1ac0      	subs	r0, r0, r3
    7a92:	4152      	adcs	r2, r2
    7a94:	0a43      	lsrs	r3, r0, #9
    7a96:	428b      	cmp	r3, r1
    7a98:	d301      	bcc.n	7a9e <__aeabi_uidiv+0x8e>
    7a9a:	024b      	lsls	r3, r1, #9
    7a9c:	1ac0      	subs	r0, r0, r3
    7a9e:	4152      	adcs	r2, r2
    7aa0:	0a03      	lsrs	r3, r0, #8
    7aa2:	428b      	cmp	r3, r1
    7aa4:	d301      	bcc.n	7aaa <__aeabi_uidiv+0x9a>
    7aa6:	020b      	lsls	r3, r1, #8
    7aa8:	1ac0      	subs	r0, r0, r3
    7aaa:	4152      	adcs	r2, r2
    7aac:	d2cd      	bcs.n	7a4a <__aeabi_uidiv+0x3a>
    7aae:	09c3      	lsrs	r3, r0, #7
    7ab0:	428b      	cmp	r3, r1
    7ab2:	d301      	bcc.n	7ab8 <__aeabi_uidiv+0xa8>
    7ab4:	01cb      	lsls	r3, r1, #7
    7ab6:	1ac0      	subs	r0, r0, r3
    7ab8:	4152      	adcs	r2, r2
    7aba:	0983      	lsrs	r3, r0, #6
    7abc:	428b      	cmp	r3, r1
    7abe:	d301      	bcc.n	7ac4 <__aeabi_uidiv+0xb4>
    7ac0:	018b      	lsls	r3, r1, #6
    7ac2:	1ac0      	subs	r0, r0, r3
    7ac4:	4152      	adcs	r2, r2
    7ac6:	0943      	lsrs	r3, r0, #5
    7ac8:	428b      	cmp	r3, r1
    7aca:	d301      	bcc.n	7ad0 <__aeabi_uidiv+0xc0>
    7acc:	014b      	lsls	r3, r1, #5
    7ace:	1ac0      	subs	r0, r0, r3
    7ad0:	4152      	adcs	r2, r2
    7ad2:	0903      	lsrs	r3, r0, #4
    7ad4:	428b      	cmp	r3, r1
    7ad6:	d301      	bcc.n	7adc <__aeabi_uidiv+0xcc>
    7ad8:	010b      	lsls	r3, r1, #4
    7ada:	1ac0      	subs	r0, r0, r3
    7adc:	4152      	adcs	r2, r2
    7ade:	08c3      	lsrs	r3, r0, #3
    7ae0:	428b      	cmp	r3, r1
    7ae2:	d301      	bcc.n	7ae8 <__aeabi_uidiv+0xd8>
    7ae4:	00cb      	lsls	r3, r1, #3
    7ae6:	1ac0      	subs	r0, r0, r3
    7ae8:	4152      	adcs	r2, r2
    7aea:	0883      	lsrs	r3, r0, #2
    7aec:	428b      	cmp	r3, r1
    7aee:	d301      	bcc.n	7af4 <__aeabi_uidiv+0xe4>
    7af0:	008b      	lsls	r3, r1, #2
    7af2:	1ac0      	subs	r0, r0, r3
    7af4:	4152      	adcs	r2, r2
    7af6:	0843      	lsrs	r3, r0, #1
    7af8:	428b      	cmp	r3, r1
    7afa:	d301      	bcc.n	7b00 <__aeabi_uidiv+0xf0>
    7afc:	004b      	lsls	r3, r1, #1
    7afe:	1ac0      	subs	r0, r0, r3
    7b00:	4152      	adcs	r2, r2
    7b02:	1a41      	subs	r1, r0, r1
    7b04:	d200      	bcs.n	7b08 <__aeabi_uidiv+0xf8>
    7b06:	4601      	mov	r1, r0
    7b08:	4152      	adcs	r2, r2
    7b0a:	4610      	mov	r0, r2
    7b0c:	4770      	bx	lr
    7b0e:	e7ff      	b.n	7b10 <__aeabi_uidiv+0x100>
    7b10:	b501      	push	{r0, lr}
    7b12:	2000      	movs	r0, #0
    7b14:	f000 f8f0 	bl	7cf8 <__aeabi_idiv0>
    7b18:	bd02      	pop	{r1, pc}
    7b1a:	46c0      	nop			; (mov r8, r8)

00007b1c <__aeabi_uidivmod>:
    7b1c:	2900      	cmp	r1, #0
    7b1e:	d0f7      	beq.n	7b10 <__aeabi_uidiv+0x100>
    7b20:	e776      	b.n	7a10 <__aeabi_uidiv>
    7b22:	4770      	bx	lr

00007b24 <__aeabi_idiv>:
    7b24:	4603      	mov	r3, r0
    7b26:	430b      	orrs	r3, r1
    7b28:	d47f      	bmi.n	7c2a <__aeabi_idiv+0x106>
    7b2a:	2200      	movs	r2, #0
    7b2c:	0843      	lsrs	r3, r0, #1
    7b2e:	428b      	cmp	r3, r1
    7b30:	d374      	bcc.n	7c1c <__aeabi_idiv+0xf8>
    7b32:	0903      	lsrs	r3, r0, #4
    7b34:	428b      	cmp	r3, r1
    7b36:	d35f      	bcc.n	7bf8 <__aeabi_idiv+0xd4>
    7b38:	0a03      	lsrs	r3, r0, #8
    7b3a:	428b      	cmp	r3, r1
    7b3c:	d344      	bcc.n	7bc8 <__aeabi_idiv+0xa4>
    7b3e:	0b03      	lsrs	r3, r0, #12
    7b40:	428b      	cmp	r3, r1
    7b42:	d328      	bcc.n	7b96 <__aeabi_idiv+0x72>
    7b44:	0c03      	lsrs	r3, r0, #16
    7b46:	428b      	cmp	r3, r1
    7b48:	d30d      	bcc.n	7b66 <__aeabi_idiv+0x42>
    7b4a:	22ff      	movs	r2, #255	; 0xff
    7b4c:	0209      	lsls	r1, r1, #8
    7b4e:	ba12      	rev	r2, r2
    7b50:	0c03      	lsrs	r3, r0, #16
    7b52:	428b      	cmp	r3, r1
    7b54:	d302      	bcc.n	7b5c <__aeabi_idiv+0x38>
    7b56:	1212      	asrs	r2, r2, #8
    7b58:	0209      	lsls	r1, r1, #8
    7b5a:	d065      	beq.n	7c28 <__aeabi_idiv+0x104>
    7b5c:	0b03      	lsrs	r3, r0, #12
    7b5e:	428b      	cmp	r3, r1
    7b60:	d319      	bcc.n	7b96 <__aeabi_idiv+0x72>
    7b62:	e000      	b.n	7b66 <__aeabi_idiv+0x42>
    7b64:	0a09      	lsrs	r1, r1, #8
    7b66:	0bc3      	lsrs	r3, r0, #15
    7b68:	428b      	cmp	r3, r1
    7b6a:	d301      	bcc.n	7b70 <__aeabi_idiv+0x4c>
    7b6c:	03cb      	lsls	r3, r1, #15
    7b6e:	1ac0      	subs	r0, r0, r3
    7b70:	4152      	adcs	r2, r2
    7b72:	0b83      	lsrs	r3, r0, #14
    7b74:	428b      	cmp	r3, r1
    7b76:	d301      	bcc.n	7b7c <__aeabi_idiv+0x58>
    7b78:	038b      	lsls	r3, r1, #14
    7b7a:	1ac0      	subs	r0, r0, r3
    7b7c:	4152      	adcs	r2, r2
    7b7e:	0b43      	lsrs	r3, r0, #13
    7b80:	428b      	cmp	r3, r1
    7b82:	d301      	bcc.n	7b88 <__aeabi_idiv+0x64>
    7b84:	034b      	lsls	r3, r1, #13
    7b86:	1ac0      	subs	r0, r0, r3
    7b88:	4152      	adcs	r2, r2
    7b8a:	0b03      	lsrs	r3, r0, #12
    7b8c:	428b      	cmp	r3, r1
    7b8e:	d301      	bcc.n	7b94 <__aeabi_idiv+0x70>
    7b90:	030b      	lsls	r3, r1, #12
    7b92:	1ac0      	subs	r0, r0, r3
    7b94:	4152      	adcs	r2, r2
    7b96:	0ac3      	lsrs	r3, r0, #11
    7b98:	428b      	cmp	r3, r1
    7b9a:	d301      	bcc.n	7ba0 <__aeabi_idiv+0x7c>
    7b9c:	02cb      	lsls	r3, r1, #11
    7b9e:	1ac0      	subs	r0, r0, r3
    7ba0:	4152      	adcs	r2, r2
    7ba2:	0a83      	lsrs	r3, r0, #10
    7ba4:	428b      	cmp	r3, r1
    7ba6:	d301      	bcc.n	7bac <__aeabi_idiv+0x88>
    7ba8:	028b      	lsls	r3, r1, #10
    7baa:	1ac0      	subs	r0, r0, r3
    7bac:	4152      	adcs	r2, r2
    7bae:	0a43      	lsrs	r3, r0, #9
    7bb0:	428b      	cmp	r3, r1
    7bb2:	d301      	bcc.n	7bb8 <__aeabi_idiv+0x94>
    7bb4:	024b      	lsls	r3, r1, #9
    7bb6:	1ac0      	subs	r0, r0, r3
    7bb8:	4152      	adcs	r2, r2
    7bba:	0a03      	lsrs	r3, r0, #8
    7bbc:	428b      	cmp	r3, r1
    7bbe:	d301      	bcc.n	7bc4 <__aeabi_idiv+0xa0>
    7bc0:	020b      	lsls	r3, r1, #8
    7bc2:	1ac0      	subs	r0, r0, r3
    7bc4:	4152      	adcs	r2, r2
    7bc6:	d2cd      	bcs.n	7b64 <__aeabi_idiv+0x40>
    7bc8:	09c3      	lsrs	r3, r0, #7
    7bca:	428b      	cmp	r3, r1
    7bcc:	d301      	bcc.n	7bd2 <__aeabi_idiv+0xae>
    7bce:	01cb      	lsls	r3, r1, #7
    7bd0:	1ac0      	subs	r0, r0, r3
    7bd2:	4152      	adcs	r2, r2
    7bd4:	0983      	lsrs	r3, r0, #6
    7bd6:	428b      	cmp	r3, r1
    7bd8:	d301      	bcc.n	7bde <__aeabi_idiv+0xba>
    7bda:	018b      	lsls	r3, r1, #6
    7bdc:	1ac0      	subs	r0, r0, r3
    7bde:	4152      	adcs	r2, r2
    7be0:	0943      	lsrs	r3, r0, #5
    7be2:	428b      	cmp	r3, r1
    7be4:	d301      	bcc.n	7bea <__aeabi_idiv+0xc6>
    7be6:	014b      	lsls	r3, r1, #5
    7be8:	1ac0      	subs	r0, r0, r3
    7bea:	4152      	adcs	r2, r2
    7bec:	0903      	lsrs	r3, r0, #4
    7bee:	428b      	cmp	r3, r1
    7bf0:	d301      	bcc.n	7bf6 <__aeabi_idiv+0xd2>
    7bf2:	010b      	lsls	r3, r1, #4
    7bf4:	1ac0      	subs	r0, r0, r3
    7bf6:	4152      	adcs	r2, r2
    7bf8:	08c3      	lsrs	r3, r0, #3
    7bfa:	428b      	cmp	r3, r1
    7bfc:	d301      	bcc.n	7c02 <__aeabi_idiv+0xde>
    7bfe:	00cb      	lsls	r3, r1, #3
    7c00:	1ac0      	subs	r0, r0, r3
    7c02:	4152      	adcs	r2, r2
    7c04:	0883      	lsrs	r3, r0, #2
    7c06:	428b      	cmp	r3, r1
    7c08:	d301      	bcc.n	7c0e <__aeabi_idiv+0xea>
    7c0a:	008b      	lsls	r3, r1, #2
    7c0c:	1ac0      	subs	r0, r0, r3
    7c0e:	4152      	adcs	r2, r2
    7c10:	0843      	lsrs	r3, r0, #1
    7c12:	428b      	cmp	r3, r1
    7c14:	d301      	bcc.n	7c1a <__aeabi_idiv+0xf6>
    7c16:	004b      	lsls	r3, r1, #1
    7c18:	1ac0      	subs	r0, r0, r3
    7c1a:	4152      	adcs	r2, r2
    7c1c:	1a41      	subs	r1, r0, r1
    7c1e:	d200      	bcs.n	7c22 <__aeabi_idiv+0xfe>
    7c20:	4601      	mov	r1, r0
    7c22:	4152      	adcs	r2, r2
    7c24:	4610      	mov	r0, r2
    7c26:	4770      	bx	lr
    7c28:	e05d      	b.n	7ce6 <__aeabi_idiv+0x1c2>
    7c2a:	0fca      	lsrs	r2, r1, #31
    7c2c:	d000      	beq.n	7c30 <__aeabi_idiv+0x10c>
    7c2e:	4249      	negs	r1, r1
    7c30:	1003      	asrs	r3, r0, #32
    7c32:	d300      	bcc.n	7c36 <__aeabi_idiv+0x112>
    7c34:	4240      	negs	r0, r0
    7c36:	4053      	eors	r3, r2
    7c38:	2200      	movs	r2, #0
    7c3a:	469c      	mov	ip, r3
    7c3c:	0903      	lsrs	r3, r0, #4
    7c3e:	428b      	cmp	r3, r1
    7c40:	d32d      	bcc.n	7c9e <__aeabi_idiv+0x17a>
    7c42:	0a03      	lsrs	r3, r0, #8
    7c44:	428b      	cmp	r3, r1
    7c46:	d312      	bcc.n	7c6e <__aeabi_idiv+0x14a>
    7c48:	22fc      	movs	r2, #252	; 0xfc
    7c4a:	0189      	lsls	r1, r1, #6
    7c4c:	ba12      	rev	r2, r2
    7c4e:	0a03      	lsrs	r3, r0, #8
    7c50:	428b      	cmp	r3, r1
    7c52:	d30c      	bcc.n	7c6e <__aeabi_idiv+0x14a>
    7c54:	0189      	lsls	r1, r1, #6
    7c56:	1192      	asrs	r2, r2, #6
    7c58:	428b      	cmp	r3, r1
    7c5a:	d308      	bcc.n	7c6e <__aeabi_idiv+0x14a>
    7c5c:	0189      	lsls	r1, r1, #6
    7c5e:	1192      	asrs	r2, r2, #6
    7c60:	428b      	cmp	r3, r1
    7c62:	d304      	bcc.n	7c6e <__aeabi_idiv+0x14a>
    7c64:	0189      	lsls	r1, r1, #6
    7c66:	d03a      	beq.n	7cde <__aeabi_idiv+0x1ba>
    7c68:	1192      	asrs	r2, r2, #6
    7c6a:	e000      	b.n	7c6e <__aeabi_idiv+0x14a>
    7c6c:	0989      	lsrs	r1, r1, #6
    7c6e:	09c3      	lsrs	r3, r0, #7
    7c70:	428b      	cmp	r3, r1
    7c72:	d301      	bcc.n	7c78 <__aeabi_idiv+0x154>
    7c74:	01cb      	lsls	r3, r1, #7
    7c76:	1ac0      	subs	r0, r0, r3
    7c78:	4152      	adcs	r2, r2
    7c7a:	0983      	lsrs	r3, r0, #6
    7c7c:	428b      	cmp	r3, r1
    7c7e:	d301      	bcc.n	7c84 <__aeabi_idiv+0x160>
    7c80:	018b      	lsls	r3, r1, #6
    7c82:	1ac0      	subs	r0, r0, r3
    7c84:	4152      	adcs	r2, r2
    7c86:	0943      	lsrs	r3, r0, #5
    7c88:	428b      	cmp	r3, r1
    7c8a:	d301      	bcc.n	7c90 <__aeabi_idiv+0x16c>
    7c8c:	014b      	lsls	r3, r1, #5
    7c8e:	1ac0      	subs	r0, r0, r3
    7c90:	4152      	adcs	r2, r2
    7c92:	0903      	lsrs	r3, r0, #4
    7c94:	428b      	cmp	r3, r1
    7c96:	d301      	bcc.n	7c9c <__aeabi_idiv+0x178>
    7c98:	010b      	lsls	r3, r1, #4
    7c9a:	1ac0      	subs	r0, r0, r3
    7c9c:	4152      	adcs	r2, r2
    7c9e:	08c3      	lsrs	r3, r0, #3
    7ca0:	428b      	cmp	r3, r1
    7ca2:	d301      	bcc.n	7ca8 <__aeabi_idiv+0x184>
    7ca4:	00cb      	lsls	r3, r1, #3
    7ca6:	1ac0      	subs	r0, r0, r3
    7ca8:	4152      	adcs	r2, r2
    7caa:	0883      	lsrs	r3, r0, #2
    7cac:	428b      	cmp	r3, r1
    7cae:	d301      	bcc.n	7cb4 <__aeabi_idiv+0x190>
    7cb0:	008b      	lsls	r3, r1, #2
    7cb2:	1ac0      	subs	r0, r0, r3
    7cb4:	4152      	adcs	r2, r2
    7cb6:	d2d9      	bcs.n	7c6c <__aeabi_idiv+0x148>
    7cb8:	0843      	lsrs	r3, r0, #1
    7cba:	428b      	cmp	r3, r1
    7cbc:	d301      	bcc.n	7cc2 <__aeabi_idiv+0x19e>
    7cbe:	004b      	lsls	r3, r1, #1
    7cc0:	1ac0      	subs	r0, r0, r3
    7cc2:	4152      	adcs	r2, r2
    7cc4:	1a41      	subs	r1, r0, r1
    7cc6:	d200      	bcs.n	7cca <__aeabi_idiv+0x1a6>
    7cc8:	4601      	mov	r1, r0
    7cca:	4663      	mov	r3, ip
    7ccc:	4152      	adcs	r2, r2
    7cce:	105b      	asrs	r3, r3, #1
    7cd0:	4610      	mov	r0, r2
    7cd2:	d301      	bcc.n	7cd8 <__aeabi_idiv+0x1b4>
    7cd4:	4240      	negs	r0, r0
    7cd6:	2b00      	cmp	r3, #0
    7cd8:	d500      	bpl.n	7cdc <__aeabi_idiv+0x1b8>
    7cda:	4249      	negs	r1, r1
    7cdc:	4770      	bx	lr
    7cde:	4663      	mov	r3, ip
    7ce0:	105b      	asrs	r3, r3, #1
    7ce2:	d300      	bcc.n	7ce6 <__aeabi_idiv+0x1c2>
    7ce4:	4240      	negs	r0, r0
    7ce6:	b501      	push	{r0, lr}
    7ce8:	2000      	movs	r0, #0
    7cea:	f000 f805 	bl	7cf8 <__aeabi_idiv0>
    7cee:	bd02      	pop	{r1, pc}

00007cf0 <__aeabi_idivmod>:
    7cf0:	2900      	cmp	r1, #0
    7cf2:	d0f8      	beq.n	7ce6 <__aeabi_idiv+0x1c2>
    7cf4:	e716      	b.n	7b24 <__aeabi_idiv>
    7cf6:	4770      	bx	lr

00007cf8 <__aeabi_idiv0>:
    7cf8:	4770      	bx	lr
    7cfa:	46c0      	nop			; (mov r8, r8)

00007cfc <__aeabi_cdrcmple>:
    7cfc:	4684      	mov	ip, r0
    7cfe:	1c10      	adds	r0, r2, #0
    7d00:	4662      	mov	r2, ip
    7d02:	468c      	mov	ip, r1
    7d04:	1c19      	adds	r1, r3, #0
    7d06:	4663      	mov	r3, ip
    7d08:	e000      	b.n	7d0c <__aeabi_cdcmpeq>
    7d0a:	46c0      	nop			; (mov r8, r8)

00007d0c <__aeabi_cdcmpeq>:
    7d0c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    7d0e:	f001 fc1b 	bl	9548 <__ledf2>
    7d12:	2800      	cmp	r0, #0
    7d14:	d401      	bmi.n	7d1a <__aeabi_cdcmpeq+0xe>
    7d16:	2100      	movs	r1, #0
    7d18:	42c8      	cmn	r0, r1
    7d1a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00007d1c <__aeabi_dcmpeq>:
    7d1c:	b510      	push	{r4, lr}
    7d1e:	f001 fb6f 	bl	9400 <__eqdf2>
    7d22:	4240      	negs	r0, r0
    7d24:	3001      	adds	r0, #1
    7d26:	bd10      	pop	{r4, pc}

00007d28 <__aeabi_dcmplt>:
    7d28:	b510      	push	{r4, lr}
    7d2a:	f001 fc0d 	bl	9548 <__ledf2>
    7d2e:	2800      	cmp	r0, #0
    7d30:	db01      	blt.n	7d36 <__aeabi_dcmplt+0xe>
    7d32:	2000      	movs	r0, #0
    7d34:	bd10      	pop	{r4, pc}
    7d36:	2001      	movs	r0, #1
    7d38:	bd10      	pop	{r4, pc}
    7d3a:	46c0      	nop			; (mov r8, r8)

00007d3c <__aeabi_dcmple>:
    7d3c:	b510      	push	{r4, lr}
    7d3e:	f001 fc03 	bl	9548 <__ledf2>
    7d42:	2800      	cmp	r0, #0
    7d44:	dd01      	ble.n	7d4a <__aeabi_dcmple+0xe>
    7d46:	2000      	movs	r0, #0
    7d48:	bd10      	pop	{r4, pc}
    7d4a:	2001      	movs	r0, #1
    7d4c:	bd10      	pop	{r4, pc}
    7d4e:	46c0      	nop			; (mov r8, r8)

00007d50 <__aeabi_dcmpgt>:
    7d50:	b510      	push	{r4, lr}
    7d52:	f001 fb95 	bl	9480 <__gedf2>
    7d56:	2800      	cmp	r0, #0
    7d58:	dc01      	bgt.n	7d5e <__aeabi_dcmpgt+0xe>
    7d5a:	2000      	movs	r0, #0
    7d5c:	bd10      	pop	{r4, pc}
    7d5e:	2001      	movs	r0, #1
    7d60:	bd10      	pop	{r4, pc}
    7d62:	46c0      	nop			; (mov r8, r8)

00007d64 <__aeabi_dcmpge>:
    7d64:	b510      	push	{r4, lr}
    7d66:	f001 fb8b 	bl	9480 <__gedf2>
    7d6a:	2800      	cmp	r0, #0
    7d6c:	da01      	bge.n	7d72 <__aeabi_dcmpge+0xe>
    7d6e:	2000      	movs	r0, #0
    7d70:	bd10      	pop	{r4, pc}
    7d72:	2001      	movs	r0, #1
    7d74:	bd10      	pop	{r4, pc}
    7d76:	46c0      	nop			; (mov r8, r8)

00007d78 <__aeabi_cfrcmple>:
    7d78:	4684      	mov	ip, r0
    7d7a:	1c08      	adds	r0, r1, #0
    7d7c:	4661      	mov	r1, ip
    7d7e:	e7ff      	b.n	7d80 <__aeabi_cfcmpeq>

00007d80 <__aeabi_cfcmpeq>:
    7d80:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    7d82:	f000 fb5b 	bl	843c <__lesf2>
    7d86:	2800      	cmp	r0, #0
    7d88:	d401      	bmi.n	7d8e <__aeabi_cfcmpeq+0xe>
    7d8a:	2100      	movs	r1, #0
    7d8c:	42c8      	cmn	r0, r1
    7d8e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00007d90 <__aeabi_fcmpeq>:
    7d90:	b510      	push	{r4, lr}
    7d92:	f000 fae7 	bl	8364 <__eqsf2>
    7d96:	4240      	negs	r0, r0
    7d98:	3001      	adds	r0, #1
    7d9a:	bd10      	pop	{r4, pc}

00007d9c <__aeabi_fcmplt>:
    7d9c:	b510      	push	{r4, lr}
    7d9e:	f000 fb4d 	bl	843c <__lesf2>
    7da2:	2800      	cmp	r0, #0
    7da4:	db01      	blt.n	7daa <__aeabi_fcmplt+0xe>
    7da6:	2000      	movs	r0, #0
    7da8:	bd10      	pop	{r4, pc}
    7daa:	2001      	movs	r0, #1
    7dac:	bd10      	pop	{r4, pc}
    7dae:	46c0      	nop			; (mov r8, r8)

00007db0 <__aeabi_fcmple>:
    7db0:	b510      	push	{r4, lr}
    7db2:	f000 fb43 	bl	843c <__lesf2>
    7db6:	2800      	cmp	r0, #0
    7db8:	dd01      	ble.n	7dbe <__aeabi_fcmple+0xe>
    7dba:	2000      	movs	r0, #0
    7dbc:	bd10      	pop	{r4, pc}
    7dbe:	2001      	movs	r0, #1
    7dc0:	bd10      	pop	{r4, pc}
    7dc2:	46c0      	nop			; (mov r8, r8)

00007dc4 <__aeabi_fcmpgt>:
    7dc4:	b510      	push	{r4, lr}
    7dc6:	f000 faf5 	bl	83b4 <__gesf2>
    7dca:	2800      	cmp	r0, #0
    7dcc:	dc01      	bgt.n	7dd2 <__aeabi_fcmpgt+0xe>
    7dce:	2000      	movs	r0, #0
    7dd0:	bd10      	pop	{r4, pc}
    7dd2:	2001      	movs	r0, #1
    7dd4:	bd10      	pop	{r4, pc}
    7dd6:	46c0      	nop			; (mov r8, r8)

00007dd8 <__aeabi_fcmpge>:
    7dd8:	b510      	push	{r4, lr}
    7dda:	f000 faeb 	bl	83b4 <__gesf2>
    7dde:	2800      	cmp	r0, #0
    7de0:	da01      	bge.n	7de6 <__aeabi_fcmpge+0xe>
    7de2:	2000      	movs	r0, #0
    7de4:	bd10      	pop	{r4, pc}
    7de6:	2001      	movs	r0, #1
    7de8:	bd10      	pop	{r4, pc}
    7dea:	46c0      	nop			; (mov r8, r8)

00007dec <__aeabi_lmul>:
    7dec:	b5f0      	push	{r4, r5, r6, r7, lr}
    7dee:	464f      	mov	r7, r9
    7df0:	4646      	mov	r6, r8
    7df2:	b4c0      	push	{r6, r7}
    7df4:	0416      	lsls	r6, r2, #16
    7df6:	0c36      	lsrs	r6, r6, #16
    7df8:	4699      	mov	r9, r3
    7dfa:	0033      	movs	r3, r6
    7dfc:	0405      	lsls	r5, r0, #16
    7dfe:	0c2c      	lsrs	r4, r5, #16
    7e00:	0c07      	lsrs	r7, r0, #16
    7e02:	0c15      	lsrs	r5, r2, #16
    7e04:	4363      	muls	r3, r4
    7e06:	437e      	muls	r6, r7
    7e08:	436f      	muls	r7, r5
    7e0a:	4365      	muls	r5, r4
    7e0c:	0c1c      	lsrs	r4, r3, #16
    7e0e:	19ad      	adds	r5, r5, r6
    7e10:	1964      	adds	r4, r4, r5
    7e12:	469c      	mov	ip, r3
    7e14:	42a6      	cmp	r6, r4
    7e16:	d903      	bls.n	7e20 <__aeabi_lmul+0x34>
    7e18:	2380      	movs	r3, #128	; 0x80
    7e1a:	025b      	lsls	r3, r3, #9
    7e1c:	4698      	mov	r8, r3
    7e1e:	4447      	add	r7, r8
    7e20:	4663      	mov	r3, ip
    7e22:	0c25      	lsrs	r5, r4, #16
    7e24:	19ef      	adds	r7, r5, r7
    7e26:	041d      	lsls	r5, r3, #16
    7e28:	464b      	mov	r3, r9
    7e2a:	434a      	muls	r2, r1
    7e2c:	4343      	muls	r3, r0
    7e2e:	0c2d      	lsrs	r5, r5, #16
    7e30:	0424      	lsls	r4, r4, #16
    7e32:	1964      	adds	r4, r4, r5
    7e34:	1899      	adds	r1, r3, r2
    7e36:	19c9      	adds	r1, r1, r7
    7e38:	0020      	movs	r0, r4
    7e3a:	bc0c      	pop	{r2, r3}
    7e3c:	4690      	mov	r8, r2
    7e3e:	4699      	mov	r9, r3
    7e40:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7e42:	46c0      	nop			; (mov r8, r8)

00007e44 <__aeabi_fadd>:
    7e44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7e46:	024a      	lsls	r2, r1, #9
    7e48:	0243      	lsls	r3, r0, #9
    7e4a:	0044      	lsls	r4, r0, #1
    7e4c:	004e      	lsls	r6, r1, #1
    7e4e:	0fc5      	lsrs	r5, r0, #31
    7e50:	0e24      	lsrs	r4, r4, #24
    7e52:	0028      	movs	r0, r5
    7e54:	099b      	lsrs	r3, r3, #6
    7e56:	0e36      	lsrs	r6, r6, #24
    7e58:	0fc9      	lsrs	r1, r1, #31
    7e5a:	0992      	lsrs	r2, r2, #6
    7e5c:	428d      	cmp	r5, r1
    7e5e:	d059      	beq.n	7f14 <__aeabi_fadd+0xd0>
    7e60:	1ba0      	subs	r0, r4, r6
    7e62:	2800      	cmp	r0, #0
    7e64:	dc00      	bgt.n	7e68 <__aeabi_fadd+0x24>
    7e66:	e08d      	b.n	7f84 <__aeabi_fadd+0x140>
    7e68:	2e00      	cmp	r6, #0
    7e6a:	d11a      	bne.n	7ea2 <__aeabi_fadd+0x5e>
    7e6c:	2a00      	cmp	r2, #0
    7e6e:	d000      	beq.n	7e72 <__aeabi_fadd+0x2e>
    7e70:	e079      	b.n	7f66 <__aeabi_fadd+0x122>
    7e72:	075a      	lsls	r2, r3, #29
    7e74:	d004      	beq.n	7e80 <__aeabi_fadd+0x3c>
    7e76:	220f      	movs	r2, #15
    7e78:	401a      	ands	r2, r3
    7e7a:	2a04      	cmp	r2, #4
    7e7c:	d000      	beq.n	7e80 <__aeabi_fadd+0x3c>
    7e7e:	3304      	adds	r3, #4
    7e80:	015a      	lsls	r2, r3, #5
    7e82:	d538      	bpl.n	7ef6 <__aeabi_fadd+0xb2>
    7e84:	3401      	adds	r4, #1
    7e86:	2cff      	cmp	r4, #255	; 0xff
    7e88:	d100      	bne.n	7e8c <__aeabi_fadd+0x48>
    7e8a:	e089      	b.n	7fa0 <__aeabi_fadd+0x15c>
    7e8c:	0028      	movs	r0, r5
    7e8e:	019b      	lsls	r3, r3, #6
    7e90:	0a5b      	lsrs	r3, r3, #9
    7e92:	b2e4      	uxtb	r4, r4
    7e94:	025b      	lsls	r3, r3, #9
    7e96:	05e4      	lsls	r4, r4, #23
    7e98:	0a5b      	lsrs	r3, r3, #9
    7e9a:	4323      	orrs	r3, r4
    7e9c:	07c0      	lsls	r0, r0, #31
    7e9e:	4318      	orrs	r0, r3
    7ea0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7ea2:	2cff      	cmp	r4, #255	; 0xff
    7ea4:	d0e5      	beq.n	7e72 <__aeabi_fadd+0x2e>
    7ea6:	2180      	movs	r1, #128	; 0x80
    7ea8:	04c9      	lsls	r1, r1, #19
    7eaa:	430a      	orrs	r2, r1
    7eac:	281b      	cmp	r0, #27
    7eae:	dd00      	ble.n	7eb2 <__aeabi_fadd+0x6e>
    7eb0:	e089      	b.n	7fc6 <__aeabi_fadd+0x182>
    7eb2:	0016      	movs	r6, r2
    7eb4:	2120      	movs	r1, #32
    7eb6:	40c6      	lsrs	r6, r0
    7eb8:	1a08      	subs	r0, r1, r0
    7eba:	4082      	lsls	r2, r0
    7ebc:	1e51      	subs	r1, r2, #1
    7ebe:	418a      	sbcs	r2, r1
    7ec0:	4332      	orrs	r2, r6
    7ec2:	1a9b      	subs	r3, r3, r2
    7ec4:	015a      	lsls	r2, r3, #5
    7ec6:	d514      	bpl.n	7ef2 <__aeabi_fadd+0xae>
    7ec8:	019b      	lsls	r3, r3, #6
    7eca:	099e      	lsrs	r6, r3, #6
    7ecc:	0030      	movs	r0, r6
    7ece:	f002 fb23 	bl	a518 <__clzsi2>
    7ed2:	3805      	subs	r0, #5
    7ed4:	4086      	lsls	r6, r0
    7ed6:	4284      	cmp	r4, r0
    7ed8:	dc65      	bgt.n	7fa6 <__aeabi_fadd+0x162>
    7eda:	1b04      	subs	r4, r0, r4
    7edc:	0033      	movs	r3, r6
    7ede:	2020      	movs	r0, #32
    7ee0:	3401      	adds	r4, #1
    7ee2:	40e3      	lsrs	r3, r4
    7ee4:	1b04      	subs	r4, r0, r4
    7ee6:	40a6      	lsls	r6, r4
    7ee8:	1e72      	subs	r2, r6, #1
    7eea:	4196      	sbcs	r6, r2
    7eec:	2400      	movs	r4, #0
    7eee:	4333      	orrs	r3, r6
    7ef0:	e7bf      	b.n	7e72 <__aeabi_fadd+0x2e>
    7ef2:	075a      	lsls	r2, r3, #29
    7ef4:	d1bf      	bne.n	7e76 <__aeabi_fadd+0x32>
    7ef6:	08df      	lsrs	r7, r3, #3
    7ef8:	0028      	movs	r0, r5
    7efa:	2cff      	cmp	r4, #255	; 0xff
    7efc:	d12f      	bne.n	7f5e <__aeabi_fadd+0x11a>
    7efe:	2f00      	cmp	r7, #0
    7f00:	d100      	bne.n	7f04 <__aeabi_fadd+0xc0>
    7f02:	e087      	b.n	8014 <__aeabi_fadd+0x1d0>
    7f04:	2280      	movs	r2, #128	; 0x80
    7f06:	03d2      	lsls	r2, r2, #15
    7f08:	0013      	movs	r3, r2
    7f0a:	433b      	orrs	r3, r7
    7f0c:	025b      	lsls	r3, r3, #9
    7f0e:	0a5b      	lsrs	r3, r3, #9
    7f10:	24ff      	movs	r4, #255	; 0xff
    7f12:	e7bf      	b.n	7e94 <__aeabi_fadd+0x50>
    7f14:	1ba1      	subs	r1, r4, r6
    7f16:	2900      	cmp	r1, #0
    7f18:	dd49      	ble.n	7fae <__aeabi_fadd+0x16a>
    7f1a:	2e00      	cmp	r6, #0
    7f1c:	d029      	beq.n	7f72 <__aeabi_fadd+0x12e>
    7f1e:	2cff      	cmp	r4, #255	; 0xff
    7f20:	d0a7      	beq.n	7e72 <__aeabi_fadd+0x2e>
    7f22:	2680      	movs	r6, #128	; 0x80
    7f24:	04f6      	lsls	r6, r6, #19
    7f26:	4332      	orrs	r2, r6
    7f28:	291b      	cmp	r1, #27
    7f2a:	dd00      	ble.n	7f2e <__aeabi_fadd+0xea>
    7f2c:	e08d      	b.n	804a <__aeabi_fadd+0x206>
    7f2e:	0017      	movs	r7, r2
    7f30:	2620      	movs	r6, #32
    7f32:	40cf      	lsrs	r7, r1
    7f34:	1a71      	subs	r1, r6, r1
    7f36:	408a      	lsls	r2, r1
    7f38:	1e51      	subs	r1, r2, #1
    7f3a:	418a      	sbcs	r2, r1
    7f3c:	433a      	orrs	r2, r7
    7f3e:	189b      	adds	r3, r3, r2
    7f40:	015a      	lsls	r2, r3, #5
    7f42:	d5d6      	bpl.n	7ef2 <__aeabi_fadd+0xae>
    7f44:	3401      	adds	r4, #1
    7f46:	2cff      	cmp	r4, #255	; 0xff
    7f48:	d064      	beq.n	8014 <__aeabi_fadd+0x1d0>
    7f4a:	2201      	movs	r2, #1
    7f4c:	4976      	ldr	r1, [pc, #472]	; (8128 <__aeabi_fadd+0x2e4>)
    7f4e:	401a      	ands	r2, r3
    7f50:	085b      	lsrs	r3, r3, #1
    7f52:	400b      	ands	r3, r1
    7f54:	4313      	orrs	r3, r2
    7f56:	e78c      	b.n	7e72 <__aeabi_fadd+0x2e>
    7f58:	1e03      	subs	r3, r0, #0
    7f5a:	d1ca      	bne.n	7ef2 <__aeabi_fadd+0xae>
    7f5c:	2000      	movs	r0, #0
    7f5e:	027b      	lsls	r3, r7, #9
    7f60:	0a5b      	lsrs	r3, r3, #9
    7f62:	b2e4      	uxtb	r4, r4
    7f64:	e796      	b.n	7e94 <__aeabi_fadd+0x50>
    7f66:	3801      	subs	r0, #1
    7f68:	2800      	cmp	r0, #0
    7f6a:	d0aa      	beq.n	7ec2 <__aeabi_fadd+0x7e>
    7f6c:	2cff      	cmp	r4, #255	; 0xff
    7f6e:	d19d      	bne.n	7eac <__aeabi_fadd+0x68>
    7f70:	e77f      	b.n	7e72 <__aeabi_fadd+0x2e>
    7f72:	2a00      	cmp	r2, #0
    7f74:	d100      	bne.n	7f78 <__aeabi_fadd+0x134>
    7f76:	e77c      	b.n	7e72 <__aeabi_fadd+0x2e>
    7f78:	3901      	subs	r1, #1
    7f7a:	2900      	cmp	r1, #0
    7f7c:	d0df      	beq.n	7f3e <__aeabi_fadd+0xfa>
    7f7e:	2cff      	cmp	r4, #255	; 0xff
    7f80:	d1d2      	bne.n	7f28 <__aeabi_fadd+0xe4>
    7f82:	e776      	b.n	7e72 <__aeabi_fadd+0x2e>
    7f84:	2800      	cmp	r0, #0
    7f86:	d120      	bne.n	7fca <__aeabi_fadd+0x186>
    7f88:	1c60      	adds	r0, r4, #1
    7f8a:	b2c0      	uxtb	r0, r0
    7f8c:	2801      	cmp	r0, #1
    7f8e:	dd53      	ble.n	8038 <__aeabi_fadd+0x1f4>
    7f90:	2780      	movs	r7, #128	; 0x80
    7f92:	1a9e      	subs	r6, r3, r2
    7f94:	04ff      	lsls	r7, r7, #19
    7f96:	4037      	ands	r7, r6
    7f98:	d02f      	beq.n	7ffa <__aeabi_fadd+0x1b6>
    7f9a:	1ad6      	subs	r6, r2, r3
    7f9c:	000d      	movs	r5, r1
    7f9e:	e795      	b.n	7ecc <__aeabi_fadd+0x88>
    7fa0:	0028      	movs	r0, r5
    7fa2:	2300      	movs	r3, #0
    7fa4:	e776      	b.n	7e94 <__aeabi_fadd+0x50>
    7fa6:	4b61      	ldr	r3, [pc, #388]	; (812c <__aeabi_fadd+0x2e8>)
    7fa8:	1a24      	subs	r4, r4, r0
    7faa:	4033      	ands	r3, r6
    7fac:	e761      	b.n	7e72 <__aeabi_fadd+0x2e>
    7fae:	2900      	cmp	r1, #0
    7fb0:	d14d      	bne.n	804e <__aeabi_fadd+0x20a>
    7fb2:	1c61      	adds	r1, r4, #1
    7fb4:	b2ce      	uxtb	r6, r1
    7fb6:	2e01      	cmp	r6, #1
    7fb8:	dd2f      	ble.n	801a <__aeabi_fadd+0x1d6>
    7fba:	29ff      	cmp	r1, #255	; 0xff
    7fbc:	d02a      	beq.n	8014 <__aeabi_fadd+0x1d0>
    7fbe:	189b      	adds	r3, r3, r2
    7fc0:	085b      	lsrs	r3, r3, #1
    7fc2:	000c      	movs	r4, r1
    7fc4:	e755      	b.n	7e72 <__aeabi_fadd+0x2e>
    7fc6:	2201      	movs	r2, #1
    7fc8:	e77b      	b.n	7ec2 <__aeabi_fadd+0x7e>
    7fca:	2c00      	cmp	r4, #0
    7fcc:	d11b      	bne.n	8006 <__aeabi_fadd+0x1c2>
    7fce:	2b00      	cmp	r3, #0
    7fd0:	d05b      	beq.n	808a <__aeabi_fadd+0x246>
    7fd2:	43c0      	mvns	r0, r0
    7fd4:	2800      	cmp	r0, #0
    7fd6:	d00c      	beq.n	7ff2 <__aeabi_fadd+0x1ae>
    7fd8:	2eff      	cmp	r6, #255	; 0xff
    7fda:	d07e      	beq.n	80da <__aeabi_fadd+0x296>
    7fdc:	281b      	cmp	r0, #27
    7fde:	dd00      	ble.n	7fe2 <__aeabi_fadd+0x19e>
    7fe0:	e092      	b.n	8108 <__aeabi_fadd+0x2c4>
    7fe2:	001d      	movs	r5, r3
    7fe4:	2420      	movs	r4, #32
    7fe6:	40c5      	lsrs	r5, r0
    7fe8:	1a20      	subs	r0, r4, r0
    7fea:	4083      	lsls	r3, r0
    7fec:	1e58      	subs	r0, r3, #1
    7fee:	4183      	sbcs	r3, r0
    7ff0:	432b      	orrs	r3, r5
    7ff2:	1ad3      	subs	r3, r2, r3
    7ff4:	0034      	movs	r4, r6
    7ff6:	000d      	movs	r5, r1
    7ff8:	e764      	b.n	7ec4 <__aeabi_fadd+0x80>
    7ffa:	2e00      	cmp	r6, #0
    7ffc:	d000      	beq.n	8000 <__aeabi_fadd+0x1bc>
    7ffe:	e765      	b.n	7ecc <__aeabi_fadd+0x88>
    8000:	2000      	movs	r0, #0
    8002:	2400      	movs	r4, #0
    8004:	e7ab      	b.n	7f5e <__aeabi_fadd+0x11a>
    8006:	2eff      	cmp	r6, #255	; 0xff
    8008:	d067      	beq.n	80da <__aeabi_fadd+0x296>
    800a:	2480      	movs	r4, #128	; 0x80
    800c:	04e4      	lsls	r4, r4, #19
    800e:	4240      	negs	r0, r0
    8010:	4323      	orrs	r3, r4
    8012:	e7e3      	b.n	7fdc <__aeabi_fadd+0x198>
    8014:	24ff      	movs	r4, #255	; 0xff
    8016:	2300      	movs	r3, #0
    8018:	e73c      	b.n	7e94 <__aeabi_fadd+0x50>
    801a:	2c00      	cmp	r4, #0
    801c:	d161      	bne.n	80e2 <__aeabi_fadd+0x29e>
    801e:	2b00      	cmp	r3, #0
    8020:	d07e      	beq.n	8120 <__aeabi_fadd+0x2dc>
    8022:	2a00      	cmp	r2, #0
    8024:	d100      	bne.n	8028 <__aeabi_fadd+0x1e4>
    8026:	e724      	b.n	7e72 <__aeabi_fadd+0x2e>
    8028:	189b      	adds	r3, r3, r2
    802a:	015a      	lsls	r2, r3, #5
    802c:	d400      	bmi.n	8030 <__aeabi_fadd+0x1ec>
    802e:	e760      	b.n	7ef2 <__aeabi_fadd+0xae>
    8030:	4a3e      	ldr	r2, [pc, #248]	; (812c <__aeabi_fadd+0x2e8>)
    8032:	000c      	movs	r4, r1
    8034:	4013      	ands	r3, r2
    8036:	e71c      	b.n	7e72 <__aeabi_fadd+0x2e>
    8038:	2c00      	cmp	r4, #0
    803a:	d11e      	bne.n	807a <__aeabi_fadd+0x236>
    803c:	2b00      	cmp	r3, #0
    803e:	d12f      	bne.n	80a0 <__aeabi_fadd+0x25c>
    8040:	2a00      	cmp	r2, #0
    8042:	d066      	beq.n	8112 <__aeabi_fadd+0x2ce>
    8044:	0013      	movs	r3, r2
    8046:	000d      	movs	r5, r1
    8048:	e713      	b.n	7e72 <__aeabi_fadd+0x2e>
    804a:	2201      	movs	r2, #1
    804c:	e777      	b.n	7f3e <__aeabi_fadd+0xfa>
    804e:	2c00      	cmp	r4, #0
    8050:	d11f      	bne.n	8092 <__aeabi_fadd+0x24e>
    8052:	2b00      	cmp	r3, #0
    8054:	d05a      	beq.n	810c <__aeabi_fadd+0x2c8>
    8056:	43c9      	mvns	r1, r1
    8058:	2900      	cmp	r1, #0
    805a:	d00b      	beq.n	8074 <__aeabi_fadd+0x230>
    805c:	2eff      	cmp	r6, #255	; 0xff
    805e:	d050      	beq.n	8102 <__aeabi_fadd+0x2be>
    8060:	291b      	cmp	r1, #27
    8062:	dc5f      	bgt.n	8124 <__aeabi_fadd+0x2e0>
    8064:	001f      	movs	r7, r3
    8066:	2420      	movs	r4, #32
    8068:	40cf      	lsrs	r7, r1
    806a:	1a61      	subs	r1, r4, r1
    806c:	408b      	lsls	r3, r1
    806e:	1e59      	subs	r1, r3, #1
    8070:	418b      	sbcs	r3, r1
    8072:	433b      	orrs	r3, r7
    8074:	189b      	adds	r3, r3, r2
    8076:	0034      	movs	r4, r6
    8078:	e762      	b.n	7f40 <__aeabi_fadd+0xfc>
    807a:	2b00      	cmp	r3, #0
    807c:	d11c      	bne.n	80b8 <__aeabi_fadd+0x274>
    807e:	2a00      	cmp	r2, #0
    8080:	d04a      	beq.n	8118 <__aeabi_fadd+0x2d4>
    8082:	0013      	movs	r3, r2
    8084:	000d      	movs	r5, r1
    8086:	24ff      	movs	r4, #255	; 0xff
    8088:	e6f3      	b.n	7e72 <__aeabi_fadd+0x2e>
    808a:	0013      	movs	r3, r2
    808c:	0034      	movs	r4, r6
    808e:	000d      	movs	r5, r1
    8090:	e6ef      	b.n	7e72 <__aeabi_fadd+0x2e>
    8092:	2eff      	cmp	r6, #255	; 0xff
    8094:	d035      	beq.n	8102 <__aeabi_fadd+0x2be>
    8096:	2480      	movs	r4, #128	; 0x80
    8098:	04e4      	lsls	r4, r4, #19
    809a:	4249      	negs	r1, r1
    809c:	4323      	orrs	r3, r4
    809e:	e7df      	b.n	8060 <__aeabi_fadd+0x21c>
    80a0:	2a00      	cmp	r2, #0
    80a2:	d100      	bne.n	80a6 <__aeabi_fadd+0x262>
    80a4:	e6e5      	b.n	7e72 <__aeabi_fadd+0x2e>
    80a6:	2780      	movs	r7, #128	; 0x80
    80a8:	1a98      	subs	r0, r3, r2
    80aa:	04ff      	lsls	r7, r7, #19
    80ac:	4007      	ands	r7, r0
    80ae:	d100      	bne.n	80b2 <__aeabi_fadd+0x26e>
    80b0:	e752      	b.n	7f58 <__aeabi_fadd+0x114>
    80b2:	1ad3      	subs	r3, r2, r3
    80b4:	000d      	movs	r5, r1
    80b6:	e6dc      	b.n	7e72 <__aeabi_fadd+0x2e>
    80b8:	24ff      	movs	r4, #255	; 0xff
    80ba:	2a00      	cmp	r2, #0
    80bc:	d100      	bne.n	80c0 <__aeabi_fadd+0x27c>
    80be:	e6d8      	b.n	7e72 <__aeabi_fadd+0x2e>
    80c0:	2080      	movs	r0, #128	; 0x80
    80c2:	08db      	lsrs	r3, r3, #3
    80c4:	03c0      	lsls	r0, r0, #15
    80c6:	4203      	tst	r3, r0
    80c8:	d004      	beq.n	80d4 <__aeabi_fadd+0x290>
    80ca:	08d2      	lsrs	r2, r2, #3
    80cc:	4202      	tst	r2, r0
    80ce:	d101      	bne.n	80d4 <__aeabi_fadd+0x290>
    80d0:	0013      	movs	r3, r2
    80d2:	000d      	movs	r5, r1
    80d4:	00db      	lsls	r3, r3, #3
    80d6:	24ff      	movs	r4, #255	; 0xff
    80d8:	e6cb      	b.n	7e72 <__aeabi_fadd+0x2e>
    80da:	0013      	movs	r3, r2
    80dc:	24ff      	movs	r4, #255	; 0xff
    80de:	000d      	movs	r5, r1
    80e0:	e6c7      	b.n	7e72 <__aeabi_fadd+0x2e>
    80e2:	2b00      	cmp	r3, #0
    80e4:	d00d      	beq.n	8102 <__aeabi_fadd+0x2be>
    80e6:	24ff      	movs	r4, #255	; 0xff
    80e8:	2a00      	cmp	r2, #0
    80ea:	d100      	bne.n	80ee <__aeabi_fadd+0x2aa>
    80ec:	e6c1      	b.n	7e72 <__aeabi_fadd+0x2e>
    80ee:	2180      	movs	r1, #128	; 0x80
    80f0:	08db      	lsrs	r3, r3, #3
    80f2:	03c9      	lsls	r1, r1, #15
    80f4:	420b      	tst	r3, r1
    80f6:	d0ed      	beq.n	80d4 <__aeabi_fadd+0x290>
    80f8:	08d2      	lsrs	r2, r2, #3
    80fa:	420a      	tst	r2, r1
    80fc:	d1ea      	bne.n	80d4 <__aeabi_fadd+0x290>
    80fe:	0013      	movs	r3, r2
    8100:	e7e8      	b.n	80d4 <__aeabi_fadd+0x290>
    8102:	0013      	movs	r3, r2
    8104:	24ff      	movs	r4, #255	; 0xff
    8106:	e6b4      	b.n	7e72 <__aeabi_fadd+0x2e>
    8108:	2301      	movs	r3, #1
    810a:	e772      	b.n	7ff2 <__aeabi_fadd+0x1ae>
    810c:	0013      	movs	r3, r2
    810e:	0034      	movs	r4, r6
    8110:	e6af      	b.n	7e72 <__aeabi_fadd+0x2e>
    8112:	2700      	movs	r7, #0
    8114:	2000      	movs	r0, #0
    8116:	e722      	b.n	7f5e <__aeabi_fadd+0x11a>
    8118:	2780      	movs	r7, #128	; 0x80
    811a:	2000      	movs	r0, #0
    811c:	03ff      	lsls	r7, r7, #15
    811e:	e6f1      	b.n	7f04 <__aeabi_fadd+0xc0>
    8120:	0013      	movs	r3, r2
    8122:	e6a6      	b.n	7e72 <__aeabi_fadd+0x2e>
    8124:	2301      	movs	r3, #1
    8126:	e7a5      	b.n	8074 <__aeabi_fadd+0x230>
    8128:	7dffffff 	.word	0x7dffffff
    812c:	fbffffff 	.word	0xfbffffff

00008130 <__aeabi_fdiv>:
    8130:	b5f0      	push	{r4, r5, r6, r7, lr}
    8132:	4656      	mov	r6, sl
    8134:	4644      	mov	r4, r8
    8136:	465f      	mov	r7, fp
    8138:	464d      	mov	r5, r9
    813a:	b4f0      	push	{r4, r5, r6, r7}
    813c:	0244      	lsls	r4, r0, #9
    813e:	0046      	lsls	r6, r0, #1
    8140:	0fc7      	lsrs	r7, r0, #31
    8142:	b083      	sub	sp, #12
    8144:	4688      	mov	r8, r1
    8146:	0a65      	lsrs	r5, r4, #9
    8148:	0e36      	lsrs	r6, r6, #24
    814a:	46ba      	mov	sl, r7
    814c:	d03d      	beq.n	81ca <__aeabi_fdiv+0x9a>
    814e:	2eff      	cmp	r6, #255	; 0xff
    8150:	d022      	beq.n	8198 <__aeabi_fdiv+0x68>
    8152:	2300      	movs	r3, #0
    8154:	00ec      	lsls	r4, r5, #3
    8156:	2580      	movs	r5, #128	; 0x80
    8158:	4699      	mov	r9, r3
    815a:	469b      	mov	fp, r3
    815c:	04ed      	lsls	r5, r5, #19
    815e:	4325      	orrs	r5, r4
    8160:	3e7f      	subs	r6, #127	; 0x7f
    8162:	4643      	mov	r3, r8
    8164:	025c      	lsls	r4, r3, #9
    8166:	0058      	lsls	r0, r3, #1
    8168:	0fdb      	lsrs	r3, r3, #31
    816a:	0a64      	lsrs	r4, r4, #9
    816c:	0e00      	lsrs	r0, r0, #24
    816e:	4698      	mov	r8, r3
    8170:	d036      	beq.n	81e0 <__aeabi_fdiv+0xb0>
    8172:	28ff      	cmp	r0, #255	; 0xff
    8174:	d030      	beq.n	81d8 <__aeabi_fdiv+0xa8>
    8176:	2380      	movs	r3, #128	; 0x80
    8178:	2100      	movs	r1, #0
    817a:	00e4      	lsls	r4, r4, #3
    817c:	04db      	lsls	r3, r3, #19
    817e:	431c      	orrs	r4, r3
    8180:	387f      	subs	r0, #127	; 0x7f
    8182:	1a30      	subs	r0, r6, r0
    8184:	9001      	str	r0, [sp, #4]
    8186:	4648      	mov	r0, r9
    8188:	4642      	mov	r2, r8
    818a:	4308      	orrs	r0, r1
    818c:	4e72      	ldr	r6, [pc, #456]	; (8358 <__aeabi_fdiv+0x228>)
    818e:	0080      	lsls	r0, r0, #2
    8190:	5830      	ldr	r0, [r6, r0]
    8192:	407a      	eors	r2, r7
    8194:	0013      	movs	r3, r2
    8196:	4687      	mov	pc, r0
    8198:	2d00      	cmp	r5, #0
    819a:	d144      	bne.n	8226 <__aeabi_fdiv+0xf6>
    819c:	2308      	movs	r3, #8
    819e:	4699      	mov	r9, r3
    81a0:	3b06      	subs	r3, #6
    81a2:	469b      	mov	fp, r3
    81a4:	e7dd      	b.n	8162 <__aeabi_fdiv+0x32>
    81a6:	2201      	movs	r2, #1
    81a8:	20ff      	movs	r0, #255	; 0xff
    81aa:	2400      	movs	r4, #0
    81ac:	401a      	ands	r2, r3
    81ae:	0264      	lsls	r4, r4, #9
    81b0:	05c3      	lsls	r3, r0, #23
    81b2:	0a64      	lsrs	r4, r4, #9
    81b4:	07d2      	lsls	r2, r2, #31
    81b6:	431c      	orrs	r4, r3
    81b8:	4314      	orrs	r4, r2
    81ba:	0020      	movs	r0, r4
    81bc:	b003      	add	sp, #12
    81be:	bc3c      	pop	{r2, r3, r4, r5}
    81c0:	4690      	mov	r8, r2
    81c2:	4699      	mov	r9, r3
    81c4:	46a2      	mov	sl, r4
    81c6:	46ab      	mov	fp, r5
    81c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    81ca:	2d00      	cmp	r5, #0
    81cc:	d120      	bne.n	8210 <__aeabi_fdiv+0xe0>
    81ce:	2304      	movs	r3, #4
    81d0:	4699      	mov	r9, r3
    81d2:	3b03      	subs	r3, #3
    81d4:	469b      	mov	fp, r3
    81d6:	e7c4      	b.n	8162 <__aeabi_fdiv+0x32>
    81d8:	2c00      	cmp	r4, #0
    81da:	d117      	bne.n	820c <__aeabi_fdiv+0xdc>
    81dc:	2102      	movs	r1, #2
    81de:	e002      	b.n	81e6 <__aeabi_fdiv+0xb6>
    81e0:	2c00      	cmp	r4, #0
    81e2:	d10a      	bne.n	81fa <__aeabi_fdiv+0xca>
    81e4:	2101      	movs	r1, #1
    81e6:	1a32      	subs	r2, r6, r0
    81e8:	9201      	str	r2, [sp, #4]
    81ea:	464a      	mov	r2, r9
    81ec:	4643      	mov	r3, r8
    81ee:	430a      	orrs	r2, r1
    81f0:	485a      	ldr	r0, [pc, #360]	; (835c <__aeabi_fdiv+0x22c>)
    81f2:	0092      	lsls	r2, r2, #2
    81f4:	5882      	ldr	r2, [r0, r2]
    81f6:	407b      	eors	r3, r7
    81f8:	4697      	mov	pc, r2
    81fa:	0020      	movs	r0, r4
    81fc:	f002 f98c 	bl	a518 <__clzsi2>
    8200:	1f43      	subs	r3, r0, #5
    8202:	3076      	adds	r0, #118	; 0x76
    8204:	409c      	lsls	r4, r3
    8206:	4240      	negs	r0, r0
    8208:	2100      	movs	r1, #0
    820a:	e7ba      	b.n	8182 <__aeabi_fdiv+0x52>
    820c:	2103      	movs	r1, #3
    820e:	e7b8      	b.n	8182 <__aeabi_fdiv+0x52>
    8210:	0028      	movs	r0, r5
    8212:	f002 f981 	bl	a518 <__clzsi2>
    8216:	1f43      	subs	r3, r0, #5
    8218:	409d      	lsls	r5, r3
    821a:	2300      	movs	r3, #0
    821c:	3076      	adds	r0, #118	; 0x76
    821e:	4246      	negs	r6, r0
    8220:	4699      	mov	r9, r3
    8222:	469b      	mov	fp, r3
    8224:	e79d      	b.n	8162 <__aeabi_fdiv+0x32>
    8226:	230c      	movs	r3, #12
    8228:	4699      	mov	r9, r3
    822a:	3b09      	subs	r3, #9
    822c:	469b      	mov	fp, r3
    822e:	e798      	b.n	8162 <__aeabi_fdiv+0x32>
    8230:	2480      	movs	r4, #128	; 0x80
    8232:	2200      	movs	r2, #0
    8234:	03e4      	lsls	r4, r4, #15
    8236:	20ff      	movs	r0, #255	; 0xff
    8238:	e7b9      	b.n	81ae <__aeabi_fdiv+0x7e>
    823a:	2400      	movs	r4, #0
    823c:	46c2      	mov	sl, r8
    823e:	468b      	mov	fp, r1
    8240:	465a      	mov	r2, fp
    8242:	4653      	mov	r3, sl
    8244:	2a02      	cmp	r2, #2
    8246:	d0ae      	beq.n	81a6 <__aeabi_fdiv+0x76>
    8248:	2a03      	cmp	r2, #3
    824a:	d07d      	beq.n	8348 <__aeabi_fdiv+0x218>
    824c:	2a01      	cmp	r2, #1
    824e:	d131      	bne.n	82b4 <__aeabi_fdiv+0x184>
    8250:	2201      	movs	r2, #1
    8252:	2000      	movs	r0, #0
    8254:	401a      	ands	r2, r3
    8256:	2400      	movs	r4, #0
    8258:	e7a9      	b.n	81ae <__aeabi_fdiv+0x7e>
    825a:	2201      	movs	r2, #1
    825c:	1a10      	subs	r0, r2, r0
    825e:	281b      	cmp	r0, #27
    8260:	dd56      	ble.n	8310 <__aeabi_fdiv+0x1e0>
    8262:	401a      	ands	r2, r3
    8264:	2000      	movs	r0, #0
    8266:	2400      	movs	r4, #0
    8268:	e7a1      	b.n	81ae <__aeabi_fdiv+0x7e>
    826a:	2380      	movs	r3, #128	; 0x80
    826c:	03db      	lsls	r3, r3, #15
    826e:	421d      	tst	r5, r3
    8270:	d14b      	bne.n	830a <__aeabi_fdiv+0x1da>
    8272:	2380      	movs	r3, #128	; 0x80
    8274:	03db      	lsls	r3, r3, #15
    8276:	432b      	orrs	r3, r5
    8278:	025c      	lsls	r4, r3, #9
    827a:	0a64      	lsrs	r4, r4, #9
    827c:	003a      	movs	r2, r7
    827e:	20ff      	movs	r0, #255	; 0xff
    8280:	e795      	b.n	81ae <__aeabi_fdiv+0x7e>
    8282:	016d      	lsls	r5, r5, #5
    8284:	0160      	lsls	r0, r4, #5
    8286:	4285      	cmp	r5, r0
    8288:	d230      	bcs.n	82ec <__aeabi_fdiv+0x1bc>
    828a:	9a01      	ldr	r2, [sp, #4]
    828c:	2400      	movs	r4, #0
    828e:	3a01      	subs	r2, #1
    8290:	9201      	str	r2, [sp, #4]
    8292:	221b      	movs	r2, #27
    8294:	2701      	movs	r7, #1
    8296:	0029      	movs	r1, r5
    8298:	0064      	lsls	r4, r4, #1
    829a:	006d      	lsls	r5, r5, #1
    829c:	2900      	cmp	r1, #0
    829e:	db01      	blt.n	82a4 <__aeabi_fdiv+0x174>
    82a0:	42a8      	cmp	r0, r5
    82a2:	d801      	bhi.n	82a8 <__aeabi_fdiv+0x178>
    82a4:	1a2d      	subs	r5, r5, r0
    82a6:	433c      	orrs	r4, r7
    82a8:	3a01      	subs	r2, #1
    82aa:	2a00      	cmp	r2, #0
    82ac:	d1f3      	bne.n	8296 <__aeabi_fdiv+0x166>
    82ae:	1e6a      	subs	r2, r5, #1
    82b0:	4195      	sbcs	r5, r2
    82b2:	432c      	orrs	r4, r5
    82b4:	9801      	ldr	r0, [sp, #4]
    82b6:	307f      	adds	r0, #127	; 0x7f
    82b8:	2800      	cmp	r0, #0
    82ba:	ddce      	ble.n	825a <__aeabi_fdiv+0x12a>
    82bc:	0762      	lsls	r2, r4, #29
    82be:	d004      	beq.n	82ca <__aeabi_fdiv+0x19a>
    82c0:	220f      	movs	r2, #15
    82c2:	4022      	ands	r2, r4
    82c4:	2a04      	cmp	r2, #4
    82c6:	d000      	beq.n	82ca <__aeabi_fdiv+0x19a>
    82c8:	3404      	adds	r4, #4
    82ca:	0122      	lsls	r2, r4, #4
    82cc:	d503      	bpl.n	82d6 <__aeabi_fdiv+0x1a6>
    82ce:	4a24      	ldr	r2, [pc, #144]	; (8360 <__aeabi_fdiv+0x230>)
    82d0:	9801      	ldr	r0, [sp, #4]
    82d2:	4014      	ands	r4, r2
    82d4:	3080      	adds	r0, #128	; 0x80
    82d6:	28fe      	cmp	r0, #254	; 0xfe
    82d8:	dd00      	ble.n	82dc <__aeabi_fdiv+0x1ac>
    82da:	e764      	b.n	81a6 <__aeabi_fdiv+0x76>
    82dc:	2201      	movs	r2, #1
    82de:	01a4      	lsls	r4, r4, #6
    82e0:	0a64      	lsrs	r4, r4, #9
    82e2:	b2c0      	uxtb	r0, r0
    82e4:	401a      	ands	r2, r3
    82e6:	e762      	b.n	81ae <__aeabi_fdiv+0x7e>
    82e8:	002c      	movs	r4, r5
    82ea:	e7a9      	b.n	8240 <__aeabi_fdiv+0x110>
    82ec:	1a2d      	subs	r5, r5, r0
    82ee:	221a      	movs	r2, #26
    82f0:	2401      	movs	r4, #1
    82f2:	e7cf      	b.n	8294 <__aeabi_fdiv+0x164>
    82f4:	026b      	lsls	r3, r5, #9
    82f6:	d5bc      	bpl.n	8272 <__aeabi_fdiv+0x142>
    82f8:	2400      	movs	r4, #0
    82fa:	2380      	movs	r3, #128	; 0x80
    82fc:	03db      	lsls	r3, r3, #15
    82fe:	431c      	orrs	r4, r3
    8300:	0264      	lsls	r4, r4, #9
    8302:	0a64      	lsrs	r4, r4, #9
    8304:	4642      	mov	r2, r8
    8306:	20ff      	movs	r0, #255	; 0xff
    8308:	e751      	b.n	81ae <__aeabi_fdiv+0x7e>
    830a:	421c      	tst	r4, r3
    830c:	d1b3      	bne.n	8276 <__aeabi_fdiv+0x146>
    830e:	e7f4      	b.n	82fa <__aeabi_fdiv+0x1ca>
    8310:	0021      	movs	r1, r4
    8312:	2220      	movs	r2, #32
    8314:	40c1      	lsrs	r1, r0
    8316:	1a10      	subs	r0, r2, r0
    8318:	4084      	lsls	r4, r0
    831a:	1e62      	subs	r2, r4, #1
    831c:	4194      	sbcs	r4, r2
    831e:	430c      	orrs	r4, r1
    8320:	0762      	lsls	r2, r4, #29
    8322:	d004      	beq.n	832e <__aeabi_fdiv+0x1fe>
    8324:	220f      	movs	r2, #15
    8326:	4022      	ands	r2, r4
    8328:	2a04      	cmp	r2, #4
    832a:	d000      	beq.n	832e <__aeabi_fdiv+0x1fe>
    832c:	3404      	adds	r4, #4
    832e:	0162      	lsls	r2, r4, #5
    8330:	d504      	bpl.n	833c <__aeabi_fdiv+0x20c>
    8332:	2201      	movs	r2, #1
    8334:	2001      	movs	r0, #1
    8336:	401a      	ands	r2, r3
    8338:	2400      	movs	r4, #0
    833a:	e738      	b.n	81ae <__aeabi_fdiv+0x7e>
    833c:	2201      	movs	r2, #1
    833e:	01a4      	lsls	r4, r4, #6
    8340:	0a64      	lsrs	r4, r4, #9
    8342:	401a      	ands	r2, r3
    8344:	2000      	movs	r0, #0
    8346:	e732      	b.n	81ae <__aeabi_fdiv+0x7e>
    8348:	2380      	movs	r3, #128	; 0x80
    834a:	03db      	lsls	r3, r3, #15
    834c:	431c      	orrs	r4, r3
    834e:	0264      	lsls	r4, r4, #9
    8350:	0a64      	lsrs	r4, r4, #9
    8352:	4652      	mov	r2, sl
    8354:	20ff      	movs	r0, #255	; 0xff
    8356:	e72a      	b.n	81ae <__aeabi_fdiv+0x7e>
    8358:	0000a838 	.word	0x0000a838
    835c:	0000a878 	.word	0x0000a878
    8360:	f7ffffff 	.word	0xf7ffffff

00008364 <__eqsf2>:
    8364:	0243      	lsls	r3, r0, #9
    8366:	b570      	push	{r4, r5, r6, lr}
    8368:	0042      	lsls	r2, r0, #1
    836a:	004c      	lsls	r4, r1, #1
    836c:	0a5d      	lsrs	r5, r3, #9
    836e:	0fc3      	lsrs	r3, r0, #31
    8370:	0248      	lsls	r0, r1, #9
    8372:	0e12      	lsrs	r2, r2, #24
    8374:	0a46      	lsrs	r6, r0, #9
    8376:	0e24      	lsrs	r4, r4, #24
    8378:	0fc9      	lsrs	r1, r1, #31
    837a:	2aff      	cmp	r2, #255	; 0xff
    837c:	d00f      	beq.n	839e <__eqsf2+0x3a>
    837e:	2cff      	cmp	r4, #255	; 0xff
    8380:	d011      	beq.n	83a6 <__eqsf2+0x42>
    8382:	2001      	movs	r0, #1
    8384:	42a2      	cmp	r2, r4
    8386:	d000      	beq.n	838a <__eqsf2+0x26>
    8388:	bd70      	pop	{r4, r5, r6, pc}
    838a:	42b5      	cmp	r5, r6
    838c:	d1fc      	bne.n	8388 <__eqsf2+0x24>
    838e:	428b      	cmp	r3, r1
    8390:	d00d      	beq.n	83ae <__eqsf2+0x4a>
    8392:	2a00      	cmp	r2, #0
    8394:	d1f8      	bne.n	8388 <__eqsf2+0x24>
    8396:	0028      	movs	r0, r5
    8398:	1e43      	subs	r3, r0, #1
    839a:	4198      	sbcs	r0, r3
    839c:	e7f4      	b.n	8388 <__eqsf2+0x24>
    839e:	2001      	movs	r0, #1
    83a0:	2d00      	cmp	r5, #0
    83a2:	d1f1      	bne.n	8388 <__eqsf2+0x24>
    83a4:	e7eb      	b.n	837e <__eqsf2+0x1a>
    83a6:	2001      	movs	r0, #1
    83a8:	2e00      	cmp	r6, #0
    83aa:	d1ed      	bne.n	8388 <__eqsf2+0x24>
    83ac:	e7e9      	b.n	8382 <__eqsf2+0x1e>
    83ae:	2000      	movs	r0, #0
    83b0:	e7ea      	b.n	8388 <__eqsf2+0x24>
    83b2:	46c0      	nop			; (mov r8, r8)

000083b4 <__gesf2>:
    83b4:	0243      	lsls	r3, r0, #9
    83b6:	b5f0      	push	{r4, r5, r6, r7, lr}
    83b8:	0042      	lsls	r2, r0, #1
    83ba:	0a5d      	lsrs	r5, r3, #9
    83bc:	0fc3      	lsrs	r3, r0, #31
    83be:	0248      	lsls	r0, r1, #9
    83c0:	0a44      	lsrs	r4, r0, #9
    83c2:	0048      	lsls	r0, r1, #1
    83c4:	0e12      	lsrs	r2, r2, #24
    83c6:	0e00      	lsrs	r0, r0, #24
    83c8:	0fc9      	lsrs	r1, r1, #31
    83ca:	2aff      	cmp	r2, #255	; 0xff
    83cc:	d01f      	beq.n	840e <__gesf2+0x5a>
    83ce:	28ff      	cmp	r0, #255	; 0xff
    83d0:	d022      	beq.n	8418 <__gesf2+0x64>
    83d2:	2a00      	cmp	r2, #0
    83d4:	d109      	bne.n	83ea <__gesf2+0x36>
    83d6:	426e      	negs	r6, r5
    83d8:	416e      	adcs	r6, r5
    83da:	2800      	cmp	r0, #0
    83dc:	d10f      	bne.n	83fe <__gesf2+0x4a>
    83de:	2c00      	cmp	r4, #0
    83e0:	d10d      	bne.n	83fe <__gesf2+0x4a>
    83e2:	2000      	movs	r0, #0
    83e4:	2d00      	cmp	r5, #0
    83e6:	d009      	beq.n	83fc <__gesf2+0x48>
    83e8:	e005      	b.n	83f6 <__gesf2+0x42>
    83ea:	2800      	cmp	r0, #0
    83ec:	d101      	bne.n	83f2 <__gesf2+0x3e>
    83ee:	2c00      	cmp	r4, #0
    83f0:	d001      	beq.n	83f6 <__gesf2+0x42>
    83f2:	428b      	cmp	r3, r1
    83f4:	d013      	beq.n	841e <__gesf2+0x6a>
    83f6:	4258      	negs	r0, r3
    83f8:	2301      	movs	r3, #1
    83fa:	4318      	orrs	r0, r3
    83fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    83fe:	2e00      	cmp	r6, #0
    8400:	d0f7      	beq.n	83f2 <__gesf2+0x3e>
    8402:	4248      	negs	r0, r1
    8404:	4141      	adcs	r1, r0
    8406:	2001      	movs	r0, #1
    8408:	4249      	negs	r1, r1
    840a:	4308      	orrs	r0, r1
    840c:	e7f6      	b.n	83fc <__gesf2+0x48>
    840e:	2d00      	cmp	r5, #0
    8410:	d0dd      	beq.n	83ce <__gesf2+0x1a>
    8412:	2002      	movs	r0, #2
    8414:	4240      	negs	r0, r0
    8416:	e7f1      	b.n	83fc <__gesf2+0x48>
    8418:	2c00      	cmp	r4, #0
    841a:	d0da      	beq.n	83d2 <__gesf2+0x1e>
    841c:	e7f9      	b.n	8412 <__gesf2+0x5e>
    841e:	4282      	cmp	r2, r0
    8420:	dce9      	bgt.n	83f6 <__gesf2+0x42>
    8422:	db04      	blt.n	842e <__gesf2+0x7a>
    8424:	42a5      	cmp	r5, r4
    8426:	d8e6      	bhi.n	83f6 <__gesf2+0x42>
    8428:	2000      	movs	r0, #0
    842a:	42a5      	cmp	r5, r4
    842c:	d2e6      	bcs.n	83fc <__gesf2+0x48>
    842e:	4258      	negs	r0, r3
    8430:	4143      	adcs	r3, r0
    8432:	2001      	movs	r0, #1
    8434:	425b      	negs	r3, r3
    8436:	4318      	orrs	r0, r3
    8438:	e7e0      	b.n	83fc <__gesf2+0x48>
    843a:	46c0      	nop			; (mov r8, r8)

0000843c <__lesf2>:
    843c:	0243      	lsls	r3, r0, #9
    843e:	b5f0      	push	{r4, r5, r6, r7, lr}
    8440:	0042      	lsls	r2, r0, #1
    8442:	004c      	lsls	r4, r1, #1
    8444:	0a5e      	lsrs	r6, r3, #9
    8446:	0fc3      	lsrs	r3, r0, #31
    8448:	0248      	lsls	r0, r1, #9
    844a:	0e12      	lsrs	r2, r2, #24
    844c:	0a45      	lsrs	r5, r0, #9
    844e:	0e24      	lsrs	r4, r4, #24
    8450:	0fc9      	lsrs	r1, r1, #31
    8452:	2aff      	cmp	r2, #255	; 0xff
    8454:	d017      	beq.n	8486 <__lesf2+0x4a>
    8456:	2cff      	cmp	r4, #255	; 0xff
    8458:	d019      	beq.n	848e <__lesf2+0x52>
    845a:	2a00      	cmp	r2, #0
    845c:	d10b      	bne.n	8476 <__lesf2+0x3a>
    845e:	4270      	negs	r0, r6
    8460:	4170      	adcs	r0, r6
    8462:	2c00      	cmp	r4, #0
    8464:	d017      	beq.n	8496 <__lesf2+0x5a>
    8466:	2800      	cmp	r0, #0
    8468:	d007      	beq.n	847a <__lesf2+0x3e>
    846a:	4248      	negs	r0, r1
    846c:	4141      	adcs	r1, r0
    846e:	2001      	movs	r0, #1
    8470:	4249      	negs	r1, r1
    8472:	4308      	orrs	r0, r1
    8474:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8476:	2c00      	cmp	r4, #0
    8478:	d013      	beq.n	84a2 <__lesf2+0x66>
    847a:	428b      	cmp	r3, r1
    847c:	d014      	beq.n	84a8 <__lesf2+0x6c>
    847e:	4258      	negs	r0, r3
    8480:	2301      	movs	r3, #1
    8482:	4318      	orrs	r0, r3
    8484:	e7f6      	b.n	8474 <__lesf2+0x38>
    8486:	2002      	movs	r0, #2
    8488:	2e00      	cmp	r6, #0
    848a:	d1f3      	bne.n	8474 <__lesf2+0x38>
    848c:	e7e3      	b.n	8456 <__lesf2+0x1a>
    848e:	2002      	movs	r0, #2
    8490:	2d00      	cmp	r5, #0
    8492:	d1ef      	bne.n	8474 <__lesf2+0x38>
    8494:	e7e1      	b.n	845a <__lesf2+0x1e>
    8496:	2d00      	cmp	r5, #0
    8498:	d1e5      	bne.n	8466 <__lesf2+0x2a>
    849a:	2000      	movs	r0, #0
    849c:	2e00      	cmp	r6, #0
    849e:	d0e9      	beq.n	8474 <__lesf2+0x38>
    84a0:	e7ed      	b.n	847e <__lesf2+0x42>
    84a2:	2d00      	cmp	r5, #0
    84a4:	d1e9      	bne.n	847a <__lesf2+0x3e>
    84a6:	e7ea      	b.n	847e <__lesf2+0x42>
    84a8:	42a2      	cmp	r2, r4
    84aa:	dce8      	bgt.n	847e <__lesf2+0x42>
    84ac:	db04      	blt.n	84b8 <__lesf2+0x7c>
    84ae:	42ae      	cmp	r6, r5
    84b0:	d8e5      	bhi.n	847e <__lesf2+0x42>
    84b2:	2000      	movs	r0, #0
    84b4:	42ae      	cmp	r6, r5
    84b6:	d2dd      	bcs.n	8474 <__lesf2+0x38>
    84b8:	4258      	negs	r0, r3
    84ba:	4143      	adcs	r3, r0
    84bc:	2001      	movs	r0, #1
    84be:	425b      	negs	r3, r3
    84c0:	4318      	orrs	r0, r3
    84c2:	e7d7      	b.n	8474 <__lesf2+0x38>

000084c4 <__aeabi_fmul>:
    84c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    84c6:	4657      	mov	r7, sl
    84c8:	464e      	mov	r6, r9
    84ca:	4645      	mov	r5, r8
    84cc:	0043      	lsls	r3, r0, #1
    84ce:	b4e0      	push	{r5, r6, r7}
    84d0:	0246      	lsls	r6, r0, #9
    84d2:	4688      	mov	r8, r1
    84d4:	0a76      	lsrs	r6, r6, #9
    84d6:	0e1f      	lsrs	r7, r3, #24
    84d8:	0fc4      	lsrs	r4, r0, #31
    84da:	2f00      	cmp	r7, #0
    84dc:	d047      	beq.n	856e <__aeabi_fmul+0xaa>
    84de:	2fff      	cmp	r7, #255	; 0xff
    84e0:	d025      	beq.n	852e <__aeabi_fmul+0x6a>
    84e2:	2300      	movs	r3, #0
    84e4:	2580      	movs	r5, #128	; 0x80
    84e6:	469a      	mov	sl, r3
    84e8:	4699      	mov	r9, r3
    84ea:	00f6      	lsls	r6, r6, #3
    84ec:	04ed      	lsls	r5, r5, #19
    84ee:	432e      	orrs	r6, r5
    84f0:	3f7f      	subs	r7, #127	; 0x7f
    84f2:	4643      	mov	r3, r8
    84f4:	4642      	mov	r2, r8
    84f6:	025d      	lsls	r5, r3, #9
    84f8:	0fd2      	lsrs	r2, r2, #31
    84fa:	005b      	lsls	r3, r3, #1
    84fc:	0a6d      	lsrs	r5, r5, #9
    84fe:	0e1b      	lsrs	r3, r3, #24
    8500:	4690      	mov	r8, r2
    8502:	d040      	beq.n	8586 <__aeabi_fmul+0xc2>
    8504:	2bff      	cmp	r3, #255	; 0xff
    8506:	d039      	beq.n	857c <__aeabi_fmul+0xb8>
    8508:	2280      	movs	r2, #128	; 0x80
    850a:	2000      	movs	r0, #0
    850c:	00ed      	lsls	r5, r5, #3
    850e:	04d2      	lsls	r2, r2, #19
    8510:	4315      	orrs	r5, r2
    8512:	3b7f      	subs	r3, #127	; 0x7f
    8514:	18fb      	adds	r3, r7, r3
    8516:	4642      	mov	r2, r8
    8518:	4657      	mov	r7, sl
    851a:	1c59      	adds	r1, r3, #1
    851c:	4062      	eors	r2, r4
    851e:	468c      	mov	ip, r1
    8520:	4307      	orrs	r7, r0
    8522:	2f0f      	cmp	r7, #15
    8524:	d85c      	bhi.n	85e0 <__aeabi_fmul+0x11c>
    8526:	496f      	ldr	r1, [pc, #444]	; (86e4 <__aeabi_fmul+0x220>)
    8528:	00bf      	lsls	r7, r7, #2
    852a:	59c9      	ldr	r1, [r1, r7]
    852c:	468f      	mov	pc, r1
    852e:	2e00      	cmp	r6, #0
    8530:	d145      	bne.n	85be <__aeabi_fmul+0xfa>
    8532:	2308      	movs	r3, #8
    8534:	469a      	mov	sl, r3
    8536:	3b06      	subs	r3, #6
    8538:	4699      	mov	r9, r3
    853a:	e7da      	b.n	84f2 <__aeabi_fmul+0x2e>
    853c:	4642      	mov	r2, r8
    853e:	2802      	cmp	r0, #2
    8540:	d02d      	beq.n	859e <__aeabi_fmul+0xda>
    8542:	2803      	cmp	r0, #3
    8544:	d100      	bne.n	8548 <__aeabi_fmul+0x84>
    8546:	e0c3      	b.n	86d0 <__aeabi_fmul+0x20c>
    8548:	2801      	cmp	r0, #1
    854a:	d000      	beq.n	854e <__aeabi_fmul+0x8a>
    854c:	e0a2      	b.n	8694 <__aeabi_fmul+0x1d0>
    854e:	2500      	movs	r5, #0
    8550:	2600      	movs	r6, #0
    8552:	4002      	ands	r2, r0
    8554:	b2d4      	uxtb	r4, r2
    8556:	0276      	lsls	r6, r6, #9
    8558:	05ed      	lsls	r5, r5, #23
    855a:	0a76      	lsrs	r6, r6, #9
    855c:	432e      	orrs	r6, r5
    855e:	07e4      	lsls	r4, r4, #31
    8560:	4326      	orrs	r6, r4
    8562:	0030      	movs	r0, r6
    8564:	bc1c      	pop	{r2, r3, r4}
    8566:	4690      	mov	r8, r2
    8568:	4699      	mov	r9, r3
    856a:	46a2      	mov	sl, r4
    856c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    856e:	2e00      	cmp	r6, #0
    8570:	d11a      	bne.n	85a8 <__aeabi_fmul+0xe4>
    8572:	2304      	movs	r3, #4
    8574:	469a      	mov	sl, r3
    8576:	3b03      	subs	r3, #3
    8578:	4699      	mov	r9, r3
    857a:	e7ba      	b.n	84f2 <__aeabi_fmul+0x2e>
    857c:	002a      	movs	r2, r5
    857e:	1e51      	subs	r1, r2, #1
    8580:	418a      	sbcs	r2, r1
    8582:	1c90      	adds	r0, r2, #2
    8584:	e7c6      	b.n	8514 <__aeabi_fmul+0x50>
    8586:	2001      	movs	r0, #1
    8588:	2d00      	cmp	r5, #0
    858a:	d0c3      	beq.n	8514 <__aeabi_fmul+0x50>
    858c:	0028      	movs	r0, r5
    858e:	f001 ffc3 	bl	a518 <__clzsi2>
    8592:	1f43      	subs	r3, r0, #5
    8594:	3076      	adds	r0, #118	; 0x76
    8596:	409d      	lsls	r5, r3
    8598:	4243      	negs	r3, r0
    859a:	2000      	movs	r0, #0
    859c:	e7ba      	b.n	8514 <__aeabi_fmul+0x50>
    859e:	2401      	movs	r4, #1
    85a0:	25ff      	movs	r5, #255	; 0xff
    85a2:	4014      	ands	r4, r2
    85a4:	2600      	movs	r6, #0
    85a6:	e7d6      	b.n	8556 <__aeabi_fmul+0x92>
    85a8:	0030      	movs	r0, r6
    85aa:	f001 ffb5 	bl	a518 <__clzsi2>
    85ae:	1f43      	subs	r3, r0, #5
    85b0:	409e      	lsls	r6, r3
    85b2:	2300      	movs	r3, #0
    85b4:	3076      	adds	r0, #118	; 0x76
    85b6:	4247      	negs	r7, r0
    85b8:	469a      	mov	sl, r3
    85ba:	4699      	mov	r9, r3
    85bc:	e799      	b.n	84f2 <__aeabi_fmul+0x2e>
    85be:	230c      	movs	r3, #12
    85c0:	469a      	mov	sl, r3
    85c2:	3b09      	subs	r3, #9
    85c4:	4699      	mov	r9, r3
    85c6:	e794      	b.n	84f2 <__aeabi_fmul+0x2e>
    85c8:	2680      	movs	r6, #128	; 0x80
    85ca:	2400      	movs	r4, #0
    85cc:	03f6      	lsls	r6, r6, #15
    85ce:	25ff      	movs	r5, #255	; 0xff
    85d0:	e7c1      	b.n	8556 <__aeabi_fmul+0x92>
    85d2:	0035      	movs	r5, r6
    85d4:	4648      	mov	r0, r9
    85d6:	e7b2      	b.n	853e <__aeabi_fmul+0x7a>
    85d8:	0035      	movs	r5, r6
    85da:	0022      	movs	r2, r4
    85dc:	4648      	mov	r0, r9
    85de:	e7ae      	b.n	853e <__aeabi_fmul+0x7a>
    85e0:	0429      	lsls	r1, r5, #16
    85e2:	0c09      	lsrs	r1, r1, #16
    85e4:	0008      	movs	r0, r1
    85e6:	0c37      	lsrs	r7, r6, #16
    85e8:	0436      	lsls	r6, r6, #16
    85ea:	0c36      	lsrs	r6, r6, #16
    85ec:	0c2c      	lsrs	r4, r5, #16
    85ee:	4379      	muls	r1, r7
    85f0:	4370      	muls	r0, r6
    85f2:	4367      	muls	r7, r4
    85f4:	4374      	muls	r4, r6
    85f6:	0c06      	lsrs	r6, r0, #16
    85f8:	1864      	adds	r4, r4, r1
    85fa:	1936      	adds	r6, r6, r4
    85fc:	42b1      	cmp	r1, r6
    85fe:	d903      	bls.n	8608 <__aeabi_fmul+0x144>
    8600:	2180      	movs	r1, #128	; 0x80
    8602:	0249      	lsls	r1, r1, #9
    8604:	4688      	mov	r8, r1
    8606:	4447      	add	r7, r8
    8608:	0400      	lsls	r0, r0, #16
    860a:	0c00      	lsrs	r0, r0, #16
    860c:	0431      	lsls	r1, r6, #16
    860e:	1809      	adds	r1, r1, r0
    8610:	018d      	lsls	r5, r1, #6
    8612:	1e68      	subs	r0, r5, #1
    8614:	4185      	sbcs	r5, r0
    8616:	0e89      	lsrs	r1, r1, #26
    8618:	4329      	orrs	r1, r5
    861a:	0c35      	lsrs	r5, r6, #16
    861c:	19ed      	adds	r5, r5, r7
    861e:	01ad      	lsls	r5, r5, #6
    8620:	430d      	orrs	r5, r1
    8622:	0129      	lsls	r1, r5, #4
    8624:	d504      	bpl.n	8630 <__aeabi_fmul+0x16c>
    8626:	2301      	movs	r3, #1
    8628:	0869      	lsrs	r1, r5, #1
    862a:	401d      	ands	r5, r3
    862c:	4663      	mov	r3, ip
    862e:	430d      	orrs	r5, r1
    8630:	0019      	movs	r1, r3
    8632:	317f      	adds	r1, #127	; 0x7f
    8634:	2900      	cmp	r1, #0
    8636:	dd25      	ble.n	8684 <__aeabi_fmul+0x1c0>
    8638:	0768      	lsls	r0, r5, #29
    863a:	d004      	beq.n	8646 <__aeabi_fmul+0x182>
    863c:	200f      	movs	r0, #15
    863e:	4028      	ands	r0, r5
    8640:	2804      	cmp	r0, #4
    8642:	d000      	beq.n	8646 <__aeabi_fmul+0x182>
    8644:	3504      	adds	r5, #4
    8646:	0128      	lsls	r0, r5, #4
    8648:	d503      	bpl.n	8652 <__aeabi_fmul+0x18e>
    864a:	4927      	ldr	r1, [pc, #156]	; (86e8 <__aeabi_fmul+0x224>)
    864c:	3380      	adds	r3, #128	; 0x80
    864e:	400d      	ands	r5, r1
    8650:	0019      	movs	r1, r3
    8652:	29fe      	cmp	r1, #254	; 0xfe
    8654:	dca3      	bgt.n	859e <__aeabi_fmul+0xda>
    8656:	2401      	movs	r4, #1
    8658:	01ad      	lsls	r5, r5, #6
    865a:	0a6e      	lsrs	r6, r5, #9
    865c:	4014      	ands	r4, r2
    865e:	b2cd      	uxtb	r5, r1
    8660:	e779      	b.n	8556 <__aeabi_fmul+0x92>
    8662:	2080      	movs	r0, #128	; 0x80
    8664:	03c0      	lsls	r0, r0, #15
    8666:	4206      	tst	r6, r0
    8668:	d007      	beq.n	867a <__aeabi_fmul+0x1b6>
    866a:	4205      	tst	r5, r0
    866c:	d105      	bne.n	867a <__aeabi_fmul+0x1b6>
    866e:	4328      	orrs	r0, r5
    8670:	0246      	lsls	r6, r0, #9
    8672:	0a76      	lsrs	r6, r6, #9
    8674:	4644      	mov	r4, r8
    8676:	25ff      	movs	r5, #255	; 0xff
    8678:	e76d      	b.n	8556 <__aeabi_fmul+0x92>
    867a:	4306      	orrs	r6, r0
    867c:	0276      	lsls	r6, r6, #9
    867e:	0a76      	lsrs	r6, r6, #9
    8680:	25ff      	movs	r5, #255	; 0xff
    8682:	e768      	b.n	8556 <__aeabi_fmul+0x92>
    8684:	2401      	movs	r4, #1
    8686:	1a61      	subs	r1, r4, r1
    8688:	291b      	cmp	r1, #27
    868a:	dd05      	ble.n	8698 <__aeabi_fmul+0x1d4>
    868c:	4014      	ands	r4, r2
    868e:	2500      	movs	r5, #0
    8690:	2600      	movs	r6, #0
    8692:	e760      	b.n	8556 <__aeabi_fmul+0x92>
    8694:	4663      	mov	r3, ip
    8696:	e7cb      	b.n	8630 <__aeabi_fmul+0x16c>
    8698:	002e      	movs	r6, r5
    869a:	2320      	movs	r3, #32
    869c:	40ce      	lsrs	r6, r1
    869e:	1a59      	subs	r1, r3, r1
    86a0:	408d      	lsls	r5, r1
    86a2:	1e6b      	subs	r3, r5, #1
    86a4:	419d      	sbcs	r5, r3
    86a6:	432e      	orrs	r6, r5
    86a8:	0773      	lsls	r3, r6, #29
    86aa:	d004      	beq.n	86b6 <__aeabi_fmul+0x1f2>
    86ac:	230f      	movs	r3, #15
    86ae:	4033      	ands	r3, r6
    86b0:	2b04      	cmp	r3, #4
    86b2:	d000      	beq.n	86b6 <__aeabi_fmul+0x1f2>
    86b4:	3604      	adds	r6, #4
    86b6:	0173      	lsls	r3, r6, #5
    86b8:	d504      	bpl.n	86c4 <__aeabi_fmul+0x200>
    86ba:	2401      	movs	r4, #1
    86bc:	2501      	movs	r5, #1
    86be:	4014      	ands	r4, r2
    86c0:	2600      	movs	r6, #0
    86c2:	e748      	b.n	8556 <__aeabi_fmul+0x92>
    86c4:	2401      	movs	r4, #1
    86c6:	01b6      	lsls	r6, r6, #6
    86c8:	0a76      	lsrs	r6, r6, #9
    86ca:	4014      	ands	r4, r2
    86cc:	2500      	movs	r5, #0
    86ce:	e742      	b.n	8556 <__aeabi_fmul+0x92>
    86d0:	2680      	movs	r6, #128	; 0x80
    86d2:	2401      	movs	r4, #1
    86d4:	03f6      	lsls	r6, r6, #15
    86d6:	432e      	orrs	r6, r5
    86d8:	0276      	lsls	r6, r6, #9
    86da:	0a76      	lsrs	r6, r6, #9
    86dc:	4014      	ands	r4, r2
    86de:	25ff      	movs	r5, #255	; 0xff
    86e0:	e739      	b.n	8556 <__aeabi_fmul+0x92>
    86e2:	46c0      	nop			; (mov r8, r8)
    86e4:	0000a8b8 	.word	0x0000a8b8
    86e8:	f7ffffff 	.word	0xf7ffffff

000086ec <__aeabi_i2f>:
    86ec:	b570      	push	{r4, r5, r6, lr}
    86ee:	2800      	cmp	r0, #0
    86f0:	d030      	beq.n	8754 <__aeabi_i2f+0x68>
    86f2:	17c3      	asrs	r3, r0, #31
    86f4:	18c5      	adds	r5, r0, r3
    86f6:	405d      	eors	r5, r3
    86f8:	0fc4      	lsrs	r4, r0, #31
    86fa:	0028      	movs	r0, r5
    86fc:	f001 ff0c 	bl	a518 <__clzsi2>
    8700:	239e      	movs	r3, #158	; 0x9e
    8702:	1a1b      	subs	r3, r3, r0
    8704:	2b96      	cmp	r3, #150	; 0x96
    8706:	dc0d      	bgt.n	8724 <__aeabi_i2f+0x38>
    8708:	2296      	movs	r2, #150	; 0x96
    870a:	1ad2      	subs	r2, r2, r3
    870c:	4095      	lsls	r5, r2
    870e:	026a      	lsls	r2, r5, #9
    8710:	0a52      	lsrs	r2, r2, #9
    8712:	b2d8      	uxtb	r0, r3
    8714:	0252      	lsls	r2, r2, #9
    8716:	05c0      	lsls	r0, r0, #23
    8718:	0a52      	lsrs	r2, r2, #9
    871a:	07e4      	lsls	r4, r4, #31
    871c:	4302      	orrs	r2, r0
    871e:	4322      	orrs	r2, r4
    8720:	0010      	movs	r0, r2
    8722:	bd70      	pop	{r4, r5, r6, pc}
    8724:	2b99      	cmp	r3, #153	; 0x99
    8726:	dc19      	bgt.n	875c <__aeabi_i2f+0x70>
    8728:	2299      	movs	r2, #153	; 0x99
    872a:	1ad2      	subs	r2, r2, r3
    872c:	4095      	lsls	r5, r2
    872e:	4a12      	ldr	r2, [pc, #72]	; (8778 <__aeabi_i2f+0x8c>)
    8730:	402a      	ands	r2, r5
    8732:	0769      	lsls	r1, r5, #29
    8734:	d004      	beq.n	8740 <__aeabi_i2f+0x54>
    8736:	210f      	movs	r1, #15
    8738:	400d      	ands	r5, r1
    873a:	2d04      	cmp	r5, #4
    873c:	d000      	beq.n	8740 <__aeabi_i2f+0x54>
    873e:	3204      	adds	r2, #4
    8740:	0151      	lsls	r1, r2, #5
    8742:	d503      	bpl.n	874c <__aeabi_i2f+0x60>
    8744:	4b0c      	ldr	r3, [pc, #48]	; (8778 <__aeabi_i2f+0x8c>)
    8746:	401a      	ands	r2, r3
    8748:	239f      	movs	r3, #159	; 0x9f
    874a:	1a1b      	subs	r3, r3, r0
    874c:	0192      	lsls	r2, r2, #6
    874e:	0a52      	lsrs	r2, r2, #9
    8750:	b2d8      	uxtb	r0, r3
    8752:	e7df      	b.n	8714 <__aeabi_i2f+0x28>
    8754:	2400      	movs	r4, #0
    8756:	2000      	movs	r0, #0
    8758:	2200      	movs	r2, #0
    875a:	e7db      	b.n	8714 <__aeabi_i2f+0x28>
    875c:	2205      	movs	r2, #5
    875e:	002e      	movs	r6, r5
    8760:	1a12      	subs	r2, r2, r0
    8762:	21b9      	movs	r1, #185	; 0xb9
    8764:	40d6      	lsrs	r6, r2
    8766:	002a      	movs	r2, r5
    8768:	1ac9      	subs	r1, r1, r3
    876a:	408a      	lsls	r2, r1
    876c:	1e55      	subs	r5, r2, #1
    876e:	41aa      	sbcs	r2, r5
    8770:	0035      	movs	r5, r6
    8772:	4315      	orrs	r5, r2
    8774:	e7db      	b.n	872e <__aeabi_i2f+0x42>
    8776:	46c0      	nop			; (mov r8, r8)
    8778:	fbffffff 	.word	0xfbffffff

0000877c <__aeabi_dadd>:
    877c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    877e:	4656      	mov	r6, sl
    8780:	465f      	mov	r7, fp
    8782:	464d      	mov	r5, r9
    8784:	4644      	mov	r4, r8
    8786:	b4f0      	push	{r4, r5, r6, r7}
    8788:	000f      	movs	r7, r1
    878a:	0ffd      	lsrs	r5, r7, #31
    878c:	46aa      	mov	sl, r5
    878e:	0309      	lsls	r1, r1, #12
    8790:	007c      	lsls	r4, r7, #1
    8792:	002e      	movs	r6, r5
    8794:	005f      	lsls	r7, r3, #1
    8796:	0f45      	lsrs	r5, r0, #29
    8798:	0a49      	lsrs	r1, r1, #9
    879a:	0d7f      	lsrs	r7, r7, #21
    879c:	4329      	orrs	r1, r5
    879e:	00c5      	lsls	r5, r0, #3
    87a0:	0318      	lsls	r0, r3, #12
    87a2:	46bc      	mov	ip, r7
    87a4:	0a40      	lsrs	r0, r0, #9
    87a6:	0f57      	lsrs	r7, r2, #29
    87a8:	0d64      	lsrs	r4, r4, #21
    87aa:	0fdb      	lsrs	r3, r3, #31
    87ac:	4338      	orrs	r0, r7
    87ae:	00d2      	lsls	r2, r2, #3
    87b0:	459a      	cmp	sl, r3
    87b2:	d100      	bne.n	87b6 <__aeabi_dadd+0x3a>
    87b4:	e0aa      	b.n	890c <__aeabi_dadd+0x190>
    87b6:	4666      	mov	r6, ip
    87b8:	1ba6      	subs	r6, r4, r6
    87ba:	2e00      	cmp	r6, #0
    87bc:	dc00      	bgt.n	87c0 <__aeabi_dadd+0x44>
    87be:	e0ff      	b.n	89c0 <__aeabi_dadd+0x244>
    87c0:	4663      	mov	r3, ip
    87c2:	2b00      	cmp	r3, #0
    87c4:	d139      	bne.n	883a <__aeabi_dadd+0xbe>
    87c6:	0003      	movs	r3, r0
    87c8:	4313      	orrs	r3, r2
    87ca:	d000      	beq.n	87ce <__aeabi_dadd+0x52>
    87cc:	e0d9      	b.n	8982 <__aeabi_dadd+0x206>
    87ce:	076b      	lsls	r3, r5, #29
    87d0:	d009      	beq.n	87e6 <__aeabi_dadd+0x6a>
    87d2:	230f      	movs	r3, #15
    87d4:	402b      	ands	r3, r5
    87d6:	2b04      	cmp	r3, #4
    87d8:	d005      	beq.n	87e6 <__aeabi_dadd+0x6a>
    87da:	1d2b      	adds	r3, r5, #4
    87dc:	42ab      	cmp	r3, r5
    87de:	41ad      	sbcs	r5, r5
    87e0:	426d      	negs	r5, r5
    87e2:	1949      	adds	r1, r1, r5
    87e4:	001d      	movs	r5, r3
    87e6:	020b      	lsls	r3, r1, #8
    87e8:	d400      	bmi.n	87ec <__aeabi_dadd+0x70>
    87ea:	e082      	b.n	88f2 <__aeabi_dadd+0x176>
    87ec:	4bca      	ldr	r3, [pc, #808]	; (8b18 <__aeabi_dadd+0x39c>)
    87ee:	3401      	adds	r4, #1
    87f0:	429c      	cmp	r4, r3
    87f2:	d100      	bne.n	87f6 <__aeabi_dadd+0x7a>
    87f4:	e0fe      	b.n	89f4 <__aeabi_dadd+0x278>
    87f6:	000a      	movs	r2, r1
    87f8:	4656      	mov	r6, sl
    87fa:	4bc8      	ldr	r3, [pc, #800]	; (8b1c <__aeabi_dadd+0x3a0>)
    87fc:	08ed      	lsrs	r5, r5, #3
    87fe:	401a      	ands	r2, r3
    8800:	0750      	lsls	r0, r2, #29
    8802:	0564      	lsls	r4, r4, #21
    8804:	0252      	lsls	r2, r2, #9
    8806:	4305      	orrs	r5, r0
    8808:	0b12      	lsrs	r2, r2, #12
    880a:	0d64      	lsrs	r4, r4, #21
    880c:	2100      	movs	r1, #0
    880e:	0312      	lsls	r2, r2, #12
    8810:	0d0b      	lsrs	r3, r1, #20
    8812:	051b      	lsls	r3, r3, #20
    8814:	0564      	lsls	r4, r4, #21
    8816:	0b12      	lsrs	r2, r2, #12
    8818:	431a      	orrs	r2, r3
    881a:	0863      	lsrs	r3, r4, #1
    881c:	4cc0      	ldr	r4, [pc, #768]	; (8b20 <__aeabi_dadd+0x3a4>)
    881e:	07f6      	lsls	r6, r6, #31
    8820:	4014      	ands	r4, r2
    8822:	431c      	orrs	r4, r3
    8824:	0064      	lsls	r4, r4, #1
    8826:	0864      	lsrs	r4, r4, #1
    8828:	4334      	orrs	r4, r6
    882a:	0028      	movs	r0, r5
    882c:	0021      	movs	r1, r4
    882e:	bc3c      	pop	{r2, r3, r4, r5}
    8830:	4690      	mov	r8, r2
    8832:	4699      	mov	r9, r3
    8834:	46a2      	mov	sl, r4
    8836:	46ab      	mov	fp, r5
    8838:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    883a:	4bb7      	ldr	r3, [pc, #732]	; (8b18 <__aeabi_dadd+0x39c>)
    883c:	429c      	cmp	r4, r3
    883e:	d0c6      	beq.n	87ce <__aeabi_dadd+0x52>
    8840:	2380      	movs	r3, #128	; 0x80
    8842:	041b      	lsls	r3, r3, #16
    8844:	4318      	orrs	r0, r3
    8846:	2e38      	cmp	r6, #56	; 0x38
    8848:	dd00      	ble.n	884c <__aeabi_dadd+0xd0>
    884a:	e0eb      	b.n	8a24 <__aeabi_dadd+0x2a8>
    884c:	2e1f      	cmp	r6, #31
    884e:	dd00      	ble.n	8852 <__aeabi_dadd+0xd6>
    8850:	e11e      	b.n	8a90 <__aeabi_dadd+0x314>
    8852:	2320      	movs	r3, #32
    8854:	1b9b      	subs	r3, r3, r6
    8856:	469c      	mov	ip, r3
    8858:	0003      	movs	r3, r0
    885a:	4667      	mov	r7, ip
    885c:	40bb      	lsls	r3, r7
    885e:	4698      	mov	r8, r3
    8860:	0013      	movs	r3, r2
    8862:	4647      	mov	r7, r8
    8864:	40f3      	lsrs	r3, r6
    8866:	433b      	orrs	r3, r7
    8868:	4667      	mov	r7, ip
    886a:	40ba      	lsls	r2, r7
    886c:	1e57      	subs	r7, r2, #1
    886e:	41ba      	sbcs	r2, r7
    8870:	4313      	orrs	r3, r2
    8872:	0002      	movs	r2, r0
    8874:	40f2      	lsrs	r2, r6
    8876:	1aeb      	subs	r3, r5, r3
    8878:	429d      	cmp	r5, r3
    887a:	41b6      	sbcs	r6, r6
    887c:	001d      	movs	r5, r3
    887e:	1a8a      	subs	r2, r1, r2
    8880:	4276      	negs	r6, r6
    8882:	1b91      	subs	r1, r2, r6
    8884:	020b      	lsls	r3, r1, #8
    8886:	d531      	bpl.n	88ec <__aeabi_dadd+0x170>
    8888:	024a      	lsls	r2, r1, #9
    888a:	0a56      	lsrs	r6, r2, #9
    888c:	2e00      	cmp	r6, #0
    888e:	d100      	bne.n	8892 <__aeabi_dadd+0x116>
    8890:	e0b4      	b.n	89fc <__aeabi_dadd+0x280>
    8892:	0030      	movs	r0, r6
    8894:	f001 fe40 	bl	a518 <__clzsi2>
    8898:	0003      	movs	r3, r0
    889a:	3b08      	subs	r3, #8
    889c:	2b1f      	cmp	r3, #31
    889e:	dd00      	ble.n	88a2 <__aeabi_dadd+0x126>
    88a0:	e0b5      	b.n	8a0e <__aeabi_dadd+0x292>
    88a2:	2220      	movs	r2, #32
    88a4:	0029      	movs	r1, r5
    88a6:	1ad2      	subs	r2, r2, r3
    88a8:	40d1      	lsrs	r1, r2
    88aa:	409e      	lsls	r6, r3
    88ac:	000a      	movs	r2, r1
    88ae:	409d      	lsls	r5, r3
    88b0:	4332      	orrs	r2, r6
    88b2:	429c      	cmp	r4, r3
    88b4:	dd00      	ble.n	88b8 <__aeabi_dadd+0x13c>
    88b6:	e0b1      	b.n	8a1c <__aeabi_dadd+0x2a0>
    88b8:	1b1c      	subs	r4, r3, r4
    88ba:	1c63      	adds	r3, r4, #1
    88bc:	2b1f      	cmp	r3, #31
    88be:	dd00      	ble.n	88c2 <__aeabi_dadd+0x146>
    88c0:	e0d5      	b.n	8a6e <__aeabi_dadd+0x2f2>
    88c2:	2120      	movs	r1, #32
    88c4:	0014      	movs	r4, r2
    88c6:	0028      	movs	r0, r5
    88c8:	1ac9      	subs	r1, r1, r3
    88ca:	408c      	lsls	r4, r1
    88cc:	40d8      	lsrs	r0, r3
    88ce:	408d      	lsls	r5, r1
    88d0:	4304      	orrs	r4, r0
    88d2:	40da      	lsrs	r2, r3
    88d4:	1e68      	subs	r0, r5, #1
    88d6:	4185      	sbcs	r5, r0
    88d8:	0011      	movs	r1, r2
    88da:	4325      	orrs	r5, r4
    88dc:	2400      	movs	r4, #0
    88de:	e776      	b.n	87ce <__aeabi_dadd+0x52>
    88e0:	4641      	mov	r1, r8
    88e2:	4331      	orrs	r1, r6
    88e4:	d100      	bne.n	88e8 <__aeabi_dadd+0x16c>
    88e6:	e234      	b.n	8d52 <__aeabi_dadd+0x5d6>
    88e8:	0031      	movs	r1, r6
    88ea:	4645      	mov	r5, r8
    88ec:	076b      	lsls	r3, r5, #29
    88ee:	d000      	beq.n	88f2 <__aeabi_dadd+0x176>
    88f0:	e76f      	b.n	87d2 <__aeabi_dadd+0x56>
    88f2:	4656      	mov	r6, sl
    88f4:	0748      	lsls	r0, r1, #29
    88f6:	08ed      	lsrs	r5, r5, #3
    88f8:	08c9      	lsrs	r1, r1, #3
    88fa:	4305      	orrs	r5, r0
    88fc:	4b86      	ldr	r3, [pc, #536]	; (8b18 <__aeabi_dadd+0x39c>)
    88fe:	429c      	cmp	r4, r3
    8900:	d035      	beq.n	896e <__aeabi_dadd+0x1f2>
    8902:	030a      	lsls	r2, r1, #12
    8904:	0564      	lsls	r4, r4, #21
    8906:	0b12      	lsrs	r2, r2, #12
    8908:	0d64      	lsrs	r4, r4, #21
    890a:	e77f      	b.n	880c <__aeabi_dadd+0x90>
    890c:	4663      	mov	r3, ip
    890e:	1ae3      	subs	r3, r4, r3
    8910:	469b      	mov	fp, r3
    8912:	2b00      	cmp	r3, #0
    8914:	dc00      	bgt.n	8918 <__aeabi_dadd+0x19c>
    8916:	e08b      	b.n	8a30 <__aeabi_dadd+0x2b4>
    8918:	4667      	mov	r7, ip
    891a:	2f00      	cmp	r7, #0
    891c:	d03c      	beq.n	8998 <__aeabi_dadd+0x21c>
    891e:	4f7e      	ldr	r7, [pc, #504]	; (8b18 <__aeabi_dadd+0x39c>)
    8920:	42bc      	cmp	r4, r7
    8922:	d100      	bne.n	8926 <__aeabi_dadd+0x1aa>
    8924:	e753      	b.n	87ce <__aeabi_dadd+0x52>
    8926:	2780      	movs	r7, #128	; 0x80
    8928:	043f      	lsls	r7, r7, #16
    892a:	4338      	orrs	r0, r7
    892c:	465b      	mov	r3, fp
    892e:	2b38      	cmp	r3, #56	; 0x38
    8930:	dc00      	bgt.n	8934 <__aeabi_dadd+0x1b8>
    8932:	e0f7      	b.n	8b24 <__aeabi_dadd+0x3a8>
    8934:	4302      	orrs	r2, r0
    8936:	1e50      	subs	r0, r2, #1
    8938:	4182      	sbcs	r2, r0
    893a:	2000      	movs	r0, #0
    893c:	b2d2      	uxtb	r2, r2
    893e:	1953      	adds	r3, r2, r5
    8940:	1842      	adds	r2, r0, r1
    8942:	42ab      	cmp	r3, r5
    8944:	4189      	sbcs	r1, r1
    8946:	001d      	movs	r5, r3
    8948:	4249      	negs	r1, r1
    894a:	1889      	adds	r1, r1, r2
    894c:	020b      	lsls	r3, r1, #8
    894e:	d5cd      	bpl.n	88ec <__aeabi_dadd+0x170>
    8950:	4b71      	ldr	r3, [pc, #452]	; (8b18 <__aeabi_dadd+0x39c>)
    8952:	3401      	adds	r4, #1
    8954:	429c      	cmp	r4, r3
    8956:	d100      	bne.n	895a <__aeabi_dadd+0x1de>
    8958:	e13d      	b.n	8bd6 <__aeabi_dadd+0x45a>
    895a:	2001      	movs	r0, #1
    895c:	4a6f      	ldr	r2, [pc, #444]	; (8b1c <__aeabi_dadd+0x3a0>)
    895e:	086b      	lsrs	r3, r5, #1
    8960:	400a      	ands	r2, r1
    8962:	4028      	ands	r0, r5
    8964:	4318      	orrs	r0, r3
    8966:	07d5      	lsls	r5, r2, #31
    8968:	4305      	orrs	r5, r0
    896a:	0851      	lsrs	r1, r2, #1
    896c:	e72f      	b.n	87ce <__aeabi_dadd+0x52>
    896e:	002b      	movs	r3, r5
    8970:	430b      	orrs	r3, r1
    8972:	d100      	bne.n	8976 <__aeabi_dadd+0x1fa>
    8974:	e1cb      	b.n	8d0e <__aeabi_dadd+0x592>
    8976:	2380      	movs	r3, #128	; 0x80
    8978:	031b      	lsls	r3, r3, #12
    897a:	430b      	orrs	r3, r1
    897c:	031a      	lsls	r2, r3, #12
    897e:	0b12      	lsrs	r2, r2, #12
    8980:	e744      	b.n	880c <__aeabi_dadd+0x90>
    8982:	3e01      	subs	r6, #1
    8984:	2e00      	cmp	r6, #0
    8986:	d16d      	bne.n	8a64 <__aeabi_dadd+0x2e8>
    8988:	1aae      	subs	r6, r5, r2
    898a:	42b5      	cmp	r5, r6
    898c:	419b      	sbcs	r3, r3
    898e:	1a09      	subs	r1, r1, r0
    8990:	425b      	negs	r3, r3
    8992:	1ac9      	subs	r1, r1, r3
    8994:	0035      	movs	r5, r6
    8996:	e775      	b.n	8884 <__aeabi_dadd+0x108>
    8998:	0007      	movs	r7, r0
    899a:	4317      	orrs	r7, r2
    899c:	d100      	bne.n	89a0 <__aeabi_dadd+0x224>
    899e:	e716      	b.n	87ce <__aeabi_dadd+0x52>
    89a0:	2301      	movs	r3, #1
    89a2:	425b      	negs	r3, r3
    89a4:	469c      	mov	ip, r3
    89a6:	44e3      	add	fp, ip
    89a8:	465b      	mov	r3, fp
    89aa:	2b00      	cmp	r3, #0
    89ac:	d000      	beq.n	89b0 <__aeabi_dadd+0x234>
    89ae:	e0e0      	b.n	8b72 <__aeabi_dadd+0x3f6>
    89b0:	18aa      	adds	r2, r5, r2
    89b2:	42aa      	cmp	r2, r5
    89b4:	419b      	sbcs	r3, r3
    89b6:	1809      	adds	r1, r1, r0
    89b8:	425b      	negs	r3, r3
    89ba:	1859      	adds	r1, r3, r1
    89bc:	0015      	movs	r5, r2
    89be:	e7c5      	b.n	894c <__aeabi_dadd+0x1d0>
    89c0:	2e00      	cmp	r6, #0
    89c2:	d175      	bne.n	8ab0 <__aeabi_dadd+0x334>
    89c4:	1c66      	adds	r6, r4, #1
    89c6:	0576      	lsls	r6, r6, #21
    89c8:	0d76      	lsrs	r6, r6, #21
    89ca:	2e01      	cmp	r6, #1
    89cc:	dc00      	bgt.n	89d0 <__aeabi_dadd+0x254>
    89ce:	e0f3      	b.n	8bb8 <__aeabi_dadd+0x43c>
    89d0:	1aae      	subs	r6, r5, r2
    89d2:	46b0      	mov	r8, r6
    89d4:	4545      	cmp	r5, r8
    89d6:	41bf      	sbcs	r7, r7
    89d8:	1a0e      	subs	r6, r1, r0
    89da:	427f      	negs	r7, r7
    89dc:	1bf6      	subs	r6, r6, r7
    89de:	0237      	lsls	r7, r6, #8
    89e0:	d400      	bmi.n	89e4 <__aeabi_dadd+0x268>
    89e2:	e08f      	b.n	8b04 <__aeabi_dadd+0x388>
    89e4:	1b55      	subs	r5, r2, r5
    89e6:	42aa      	cmp	r2, r5
    89e8:	41b6      	sbcs	r6, r6
    89ea:	1a41      	subs	r1, r0, r1
    89ec:	4276      	negs	r6, r6
    89ee:	1b8e      	subs	r6, r1, r6
    89f0:	469a      	mov	sl, r3
    89f2:	e74b      	b.n	888c <__aeabi_dadd+0x110>
    89f4:	4656      	mov	r6, sl
    89f6:	2200      	movs	r2, #0
    89f8:	2500      	movs	r5, #0
    89fa:	e707      	b.n	880c <__aeabi_dadd+0x90>
    89fc:	0028      	movs	r0, r5
    89fe:	f001 fd8b 	bl	a518 <__clzsi2>
    8a02:	3020      	adds	r0, #32
    8a04:	0003      	movs	r3, r0
    8a06:	3b08      	subs	r3, #8
    8a08:	2b1f      	cmp	r3, #31
    8a0a:	dc00      	bgt.n	8a0e <__aeabi_dadd+0x292>
    8a0c:	e749      	b.n	88a2 <__aeabi_dadd+0x126>
    8a0e:	002a      	movs	r2, r5
    8a10:	3828      	subs	r0, #40	; 0x28
    8a12:	4082      	lsls	r2, r0
    8a14:	2500      	movs	r5, #0
    8a16:	429c      	cmp	r4, r3
    8a18:	dc00      	bgt.n	8a1c <__aeabi_dadd+0x2a0>
    8a1a:	e74d      	b.n	88b8 <__aeabi_dadd+0x13c>
    8a1c:	493f      	ldr	r1, [pc, #252]	; (8b1c <__aeabi_dadd+0x3a0>)
    8a1e:	1ae4      	subs	r4, r4, r3
    8a20:	4011      	ands	r1, r2
    8a22:	e6d4      	b.n	87ce <__aeabi_dadd+0x52>
    8a24:	4302      	orrs	r2, r0
    8a26:	1e50      	subs	r0, r2, #1
    8a28:	4182      	sbcs	r2, r0
    8a2a:	b2d3      	uxtb	r3, r2
    8a2c:	2200      	movs	r2, #0
    8a2e:	e722      	b.n	8876 <__aeabi_dadd+0xfa>
    8a30:	2b00      	cmp	r3, #0
    8a32:	d000      	beq.n	8a36 <__aeabi_dadd+0x2ba>
    8a34:	e0f3      	b.n	8c1e <__aeabi_dadd+0x4a2>
    8a36:	1c63      	adds	r3, r4, #1
    8a38:	469c      	mov	ip, r3
    8a3a:	055b      	lsls	r3, r3, #21
    8a3c:	0d5b      	lsrs	r3, r3, #21
    8a3e:	2b01      	cmp	r3, #1
    8a40:	dc00      	bgt.n	8a44 <__aeabi_dadd+0x2c8>
    8a42:	e09f      	b.n	8b84 <__aeabi_dadd+0x408>
    8a44:	4b34      	ldr	r3, [pc, #208]	; (8b18 <__aeabi_dadd+0x39c>)
    8a46:	459c      	cmp	ip, r3
    8a48:	d100      	bne.n	8a4c <__aeabi_dadd+0x2d0>
    8a4a:	e0c3      	b.n	8bd4 <__aeabi_dadd+0x458>
    8a4c:	18aa      	adds	r2, r5, r2
    8a4e:	1809      	adds	r1, r1, r0
    8a50:	42aa      	cmp	r2, r5
    8a52:	4180      	sbcs	r0, r0
    8a54:	4240      	negs	r0, r0
    8a56:	1841      	adds	r1, r0, r1
    8a58:	07cd      	lsls	r5, r1, #31
    8a5a:	0852      	lsrs	r2, r2, #1
    8a5c:	4315      	orrs	r5, r2
    8a5e:	0849      	lsrs	r1, r1, #1
    8a60:	4664      	mov	r4, ip
    8a62:	e6b4      	b.n	87ce <__aeabi_dadd+0x52>
    8a64:	4b2c      	ldr	r3, [pc, #176]	; (8b18 <__aeabi_dadd+0x39c>)
    8a66:	429c      	cmp	r4, r3
    8a68:	d000      	beq.n	8a6c <__aeabi_dadd+0x2f0>
    8a6a:	e6ec      	b.n	8846 <__aeabi_dadd+0xca>
    8a6c:	e6af      	b.n	87ce <__aeabi_dadd+0x52>
    8a6e:	0011      	movs	r1, r2
    8a70:	3c1f      	subs	r4, #31
    8a72:	40e1      	lsrs	r1, r4
    8a74:	000c      	movs	r4, r1
    8a76:	2b20      	cmp	r3, #32
    8a78:	d100      	bne.n	8a7c <__aeabi_dadd+0x300>
    8a7a:	e07f      	b.n	8b7c <__aeabi_dadd+0x400>
    8a7c:	2140      	movs	r1, #64	; 0x40
    8a7e:	1acb      	subs	r3, r1, r3
    8a80:	409a      	lsls	r2, r3
    8a82:	4315      	orrs	r5, r2
    8a84:	1e6a      	subs	r2, r5, #1
    8a86:	4195      	sbcs	r5, r2
    8a88:	2100      	movs	r1, #0
    8a8a:	4325      	orrs	r5, r4
    8a8c:	2400      	movs	r4, #0
    8a8e:	e72d      	b.n	88ec <__aeabi_dadd+0x170>
    8a90:	0033      	movs	r3, r6
    8a92:	0007      	movs	r7, r0
    8a94:	3b20      	subs	r3, #32
    8a96:	40df      	lsrs	r7, r3
    8a98:	003b      	movs	r3, r7
    8a9a:	2e20      	cmp	r6, #32
    8a9c:	d070      	beq.n	8b80 <__aeabi_dadd+0x404>
    8a9e:	2740      	movs	r7, #64	; 0x40
    8aa0:	1bbe      	subs	r6, r7, r6
    8aa2:	40b0      	lsls	r0, r6
    8aa4:	4302      	orrs	r2, r0
    8aa6:	1e50      	subs	r0, r2, #1
    8aa8:	4182      	sbcs	r2, r0
    8aaa:	4313      	orrs	r3, r2
    8aac:	2200      	movs	r2, #0
    8aae:	e6e2      	b.n	8876 <__aeabi_dadd+0xfa>
    8ab0:	2c00      	cmp	r4, #0
    8ab2:	d04f      	beq.n	8b54 <__aeabi_dadd+0x3d8>
    8ab4:	4c18      	ldr	r4, [pc, #96]	; (8b18 <__aeabi_dadd+0x39c>)
    8ab6:	45a4      	cmp	ip, r4
    8ab8:	d100      	bne.n	8abc <__aeabi_dadd+0x340>
    8aba:	e0ab      	b.n	8c14 <__aeabi_dadd+0x498>
    8abc:	2480      	movs	r4, #128	; 0x80
    8abe:	0424      	lsls	r4, r4, #16
    8ac0:	4276      	negs	r6, r6
    8ac2:	4321      	orrs	r1, r4
    8ac4:	2e38      	cmp	r6, #56	; 0x38
    8ac6:	dd00      	ble.n	8aca <__aeabi_dadd+0x34e>
    8ac8:	e0df      	b.n	8c8a <__aeabi_dadd+0x50e>
    8aca:	2e1f      	cmp	r6, #31
    8acc:	dd00      	ble.n	8ad0 <__aeabi_dadd+0x354>
    8ace:	e143      	b.n	8d58 <__aeabi_dadd+0x5dc>
    8ad0:	2720      	movs	r7, #32
    8ad2:	1bbc      	subs	r4, r7, r6
    8ad4:	46a1      	mov	r9, r4
    8ad6:	000c      	movs	r4, r1
    8ad8:	464f      	mov	r7, r9
    8ada:	40bc      	lsls	r4, r7
    8adc:	46a0      	mov	r8, r4
    8ade:	002c      	movs	r4, r5
    8ae0:	4647      	mov	r7, r8
    8ae2:	40f4      	lsrs	r4, r6
    8ae4:	433c      	orrs	r4, r7
    8ae6:	464f      	mov	r7, r9
    8ae8:	40bd      	lsls	r5, r7
    8aea:	1e6f      	subs	r7, r5, #1
    8aec:	41bd      	sbcs	r5, r7
    8aee:	40f1      	lsrs	r1, r6
    8af0:	432c      	orrs	r4, r5
    8af2:	1b15      	subs	r5, r2, r4
    8af4:	42aa      	cmp	r2, r5
    8af6:	4192      	sbcs	r2, r2
    8af8:	1a41      	subs	r1, r0, r1
    8afa:	4252      	negs	r2, r2
    8afc:	1a89      	subs	r1, r1, r2
    8afe:	4664      	mov	r4, ip
    8b00:	469a      	mov	sl, r3
    8b02:	e6bf      	b.n	8884 <__aeabi_dadd+0x108>
    8b04:	4641      	mov	r1, r8
    8b06:	4645      	mov	r5, r8
    8b08:	4331      	orrs	r1, r6
    8b0a:	d000      	beq.n	8b0e <__aeabi_dadd+0x392>
    8b0c:	e6be      	b.n	888c <__aeabi_dadd+0x110>
    8b0e:	2600      	movs	r6, #0
    8b10:	2400      	movs	r4, #0
    8b12:	2500      	movs	r5, #0
    8b14:	e6f2      	b.n	88fc <__aeabi_dadd+0x180>
    8b16:	46c0      	nop			; (mov r8, r8)
    8b18:	000007ff 	.word	0x000007ff
    8b1c:	ff7fffff 	.word	0xff7fffff
    8b20:	800fffff 	.word	0x800fffff
    8b24:	2b1f      	cmp	r3, #31
    8b26:	dc59      	bgt.n	8bdc <__aeabi_dadd+0x460>
    8b28:	2720      	movs	r7, #32
    8b2a:	1aff      	subs	r7, r7, r3
    8b2c:	46bc      	mov	ip, r7
    8b2e:	0007      	movs	r7, r0
    8b30:	4663      	mov	r3, ip
    8b32:	409f      	lsls	r7, r3
    8b34:	465b      	mov	r3, fp
    8b36:	46b9      	mov	r9, r7
    8b38:	0017      	movs	r7, r2
    8b3a:	40df      	lsrs	r7, r3
    8b3c:	46b8      	mov	r8, r7
    8b3e:	464f      	mov	r7, r9
    8b40:	4643      	mov	r3, r8
    8b42:	431f      	orrs	r7, r3
    8b44:	4663      	mov	r3, ip
    8b46:	409a      	lsls	r2, r3
    8b48:	1e53      	subs	r3, r2, #1
    8b4a:	419a      	sbcs	r2, r3
    8b4c:	465b      	mov	r3, fp
    8b4e:	433a      	orrs	r2, r7
    8b50:	40d8      	lsrs	r0, r3
    8b52:	e6f4      	b.n	893e <__aeabi_dadd+0x1c2>
    8b54:	000c      	movs	r4, r1
    8b56:	432c      	orrs	r4, r5
    8b58:	d05c      	beq.n	8c14 <__aeabi_dadd+0x498>
    8b5a:	43f6      	mvns	r6, r6
    8b5c:	2e00      	cmp	r6, #0
    8b5e:	d155      	bne.n	8c0c <__aeabi_dadd+0x490>
    8b60:	1b55      	subs	r5, r2, r5
    8b62:	42aa      	cmp	r2, r5
    8b64:	41a4      	sbcs	r4, r4
    8b66:	1a41      	subs	r1, r0, r1
    8b68:	4264      	negs	r4, r4
    8b6a:	1b09      	subs	r1, r1, r4
    8b6c:	469a      	mov	sl, r3
    8b6e:	4664      	mov	r4, ip
    8b70:	e688      	b.n	8884 <__aeabi_dadd+0x108>
    8b72:	4f96      	ldr	r7, [pc, #600]	; (8dcc <__aeabi_dadd+0x650>)
    8b74:	42bc      	cmp	r4, r7
    8b76:	d000      	beq.n	8b7a <__aeabi_dadd+0x3fe>
    8b78:	e6d8      	b.n	892c <__aeabi_dadd+0x1b0>
    8b7a:	e628      	b.n	87ce <__aeabi_dadd+0x52>
    8b7c:	2200      	movs	r2, #0
    8b7e:	e780      	b.n	8a82 <__aeabi_dadd+0x306>
    8b80:	2000      	movs	r0, #0
    8b82:	e78f      	b.n	8aa4 <__aeabi_dadd+0x328>
    8b84:	000b      	movs	r3, r1
    8b86:	432b      	orrs	r3, r5
    8b88:	2c00      	cmp	r4, #0
    8b8a:	d000      	beq.n	8b8e <__aeabi_dadd+0x412>
    8b8c:	e0c2      	b.n	8d14 <__aeabi_dadd+0x598>
    8b8e:	2b00      	cmp	r3, #0
    8b90:	d100      	bne.n	8b94 <__aeabi_dadd+0x418>
    8b92:	e101      	b.n	8d98 <__aeabi_dadd+0x61c>
    8b94:	0003      	movs	r3, r0
    8b96:	4313      	orrs	r3, r2
    8b98:	d100      	bne.n	8b9c <__aeabi_dadd+0x420>
    8b9a:	e618      	b.n	87ce <__aeabi_dadd+0x52>
    8b9c:	18ab      	adds	r3, r5, r2
    8b9e:	42ab      	cmp	r3, r5
    8ba0:	41b6      	sbcs	r6, r6
    8ba2:	1809      	adds	r1, r1, r0
    8ba4:	4276      	negs	r6, r6
    8ba6:	1871      	adds	r1, r6, r1
    8ba8:	020a      	lsls	r2, r1, #8
    8baa:	d400      	bmi.n	8bae <__aeabi_dadd+0x432>
    8bac:	e109      	b.n	8dc2 <__aeabi_dadd+0x646>
    8bae:	4a88      	ldr	r2, [pc, #544]	; (8dd0 <__aeabi_dadd+0x654>)
    8bb0:	001d      	movs	r5, r3
    8bb2:	4011      	ands	r1, r2
    8bb4:	4664      	mov	r4, ip
    8bb6:	e60a      	b.n	87ce <__aeabi_dadd+0x52>
    8bb8:	2c00      	cmp	r4, #0
    8bba:	d15b      	bne.n	8c74 <__aeabi_dadd+0x4f8>
    8bbc:	000e      	movs	r6, r1
    8bbe:	432e      	orrs	r6, r5
    8bc0:	d000      	beq.n	8bc4 <__aeabi_dadd+0x448>
    8bc2:	e08a      	b.n	8cda <__aeabi_dadd+0x55e>
    8bc4:	0001      	movs	r1, r0
    8bc6:	4311      	orrs	r1, r2
    8bc8:	d100      	bne.n	8bcc <__aeabi_dadd+0x450>
    8bca:	e0c2      	b.n	8d52 <__aeabi_dadd+0x5d6>
    8bcc:	0001      	movs	r1, r0
    8bce:	0015      	movs	r5, r2
    8bd0:	469a      	mov	sl, r3
    8bd2:	e5fc      	b.n	87ce <__aeabi_dadd+0x52>
    8bd4:	4664      	mov	r4, ip
    8bd6:	2100      	movs	r1, #0
    8bd8:	2500      	movs	r5, #0
    8bda:	e68f      	b.n	88fc <__aeabi_dadd+0x180>
    8bdc:	2320      	movs	r3, #32
    8bde:	425b      	negs	r3, r3
    8be0:	469c      	mov	ip, r3
    8be2:	44dc      	add	ip, fp
    8be4:	4663      	mov	r3, ip
    8be6:	0007      	movs	r7, r0
    8be8:	40df      	lsrs	r7, r3
    8bea:	465b      	mov	r3, fp
    8bec:	46bc      	mov	ip, r7
    8bee:	2b20      	cmp	r3, #32
    8bf0:	d100      	bne.n	8bf4 <__aeabi_dadd+0x478>
    8bf2:	e0ac      	b.n	8d4e <__aeabi_dadd+0x5d2>
    8bf4:	2340      	movs	r3, #64	; 0x40
    8bf6:	465f      	mov	r7, fp
    8bf8:	1bdb      	subs	r3, r3, r7
    8bfa:	4098      	lsls	r0, r3
    8bfc:	4302      	orrs	r2, r0
    8bfe:	1e50      	subs	r0, r2, #1
    8c00:	4182      	sbcs	r2, r0
    8c02:	4663      	mov	r3, ip
    8c04:	4313      	orrs	r3, r2
    8c06:	001a      	movs	r2, r3
    8c08:	2000      	movs	r0, #0
    8c0a:	e698      	b.n	893e <__aeabi_dadd+0x1c2>
    8c0c:	4c6f      	ldr	r4, [pc, #444]	; (8dcc <__aeabi_dadd+0x650>)
    8c0e:	45a4      	cmp	ip, r4
    8c10:	d000      	beq.n	8c14 <__aeabi_dadd+0x498>
    8c12:	e757      	b.n	8ac4 <__aeabi_dadd+0x348>
    8c14:	0001      	movs	r1, r0
    8c16:	0015      	movs	r5, r2
    8c18:	4664      	mov	r4, ip
    8c1a:	469a      	mov	sl, r3
    8c1c:	e5d7      	b.n	87ce <__aeabi_dadd+0x52>
    8c1e:	2c00      	cmp	r4, #0
    8c20:	d139      	bne.n	8c96 <__aeabi_dadd+0x51a>
    8c22:	000c      	movs	r4, r1
    8c24:	432c      	orrs	r4, r5
    8c26:	d06e      	beq.n	8d06 <__aeabi_dadd+0x58a>
    8c28:	43db      	mvns	r3, r3
    8c2a:	2b00      	cmp	r3, #0
    8c2c:	d01a      	beq.n	8c64 <__aeabi_dadd+0x4e8>
    8c2e:	4c67      	ldr	r4, [pc, #412]	; (8dcc <__aeabi_dadd+0x650>)
    8c30:	45a4      	cmp	ip, r4
    8c32:	d068      	beq.n	8d06 <__aeabi_dadd+0x58a>
    8c34:	2b38      	cmp	r3, #56	; 0x38
    8c36:	dd00      	ble.n	8c3a <__aeabi_dadd+0x4be>
    8c38:	e0a4      	b.n	8d84 <__aeabi_dadd+0x608>
    8c3a:	2b1f      	cmp	r3, #31
    8c3c:	dd00      	ble.n	8c40 <__aeabi_dadd+0x4c4>
    8c3e:	e0ae      	b.n	8d9e <__aeabi_dadd+0x622>
    8c40:	2420      	movs	r4, #32
    8c42:	000f      	movs	r7, r1
    8c44:	1ae4      	subs	r4, r4, r3
    8c46:	40a7      	lsls	r7, r4
    8c48:	46b9      	mov	r9, r7
    8c4a:	002f      	movs	r7, r5
    8c4c:	40df      	lsrs	r7, r3
    8c4e:	46b8      	mov	r8, r7
    8c50:	46a3      	mov	fp, r4
    8c52:	464f      	mov	r7, r9
    8c54:	4644      	mov	r4, r8
    8c56:	4327      	orrs	r7, r4
    8c58:	465c      	mov	r4, fp
    8c5a:	40a5      	lsls	r5, r4
    8c5c:	1e6c      	subs	r4, r5, #1
    8c5e:	41a5      	sbcs	r5, r4
    8c60:	40d9      	lsrs	r1, r3
    8c62:	433d      	orrs	r5, r7
    8c64:	18ad      	adds	r5, r5, r2
    8c66:	4295      	cmp	r5, r2
    8c68:	419b      	sbcs	r3, r3
    8c6a:	1809      	adds	r1, r1, r0
    8c6c:	425b      	negs	r3, r3
    8c6e:	1859      	adds	r1, r3, r1
    8c70:	4664      	mov	r4, ip
    8c72:	e66b      	b.n	894c <__aeabi_dadd+0x1d0>
    8c74:	000c      	movs	r4, r1
    8c76:	432c      	orrs	r4, r5
    8c78:	d115      	bne.n	8ca6 <__aeabi_dadd+0x52a>
    8c7a:	0001      	movs	r1, r0
    8c7c:	4311      	orrs	r1, r2
    8c7e:	d07b      	beq.n	8d78 <__aeabi_dadd+0x5fc>
    8c80:	0001      	movs	r1, r0
    8c82:	0015      	movs	r5, r2
    8c84:	469a      	mov	sl, r3
    8c86:	4c51      	ldr	r4, [pc, #324]	; (8dcc <__aeabi_dadd+0x650>)
    8c88:	e5a1      	b.n	87ce <__aeabi_dadd+0x52>
    8c8a:	430d      	orrs	r5, r1
    8c8c:	1e69      	subs	r1, r5, #1
    8c8e:	418d      	sbcs	r5, r1
    8c90:	2100      	movs	r1, #0
    8c92:	b2ec      	uxtb	r4, r5
    8c94:	e72d      	b.n	8af2 <__aeabi_dadd+0x376>
    8c96:	4c4d      	ldr	r4, [pc, #308]	; (8dcc <__aeabi_dadd+0x650>)
    8c98:	45a4      	cmp	ip, r4
    8c9a:	d034      	beq.n	8d06 <__aeabi_dadd+0x58a>
    8c9c:	2480      	movs	r4, #128	; 0x80
    8c9e:	0424      	lsls	r4, r4, #16
    8ca0:	425b      	negs	r3, r3
    8ca2:	4321      	orrs	r1, r4
    8ca4:	e7c6      	b.n	8c34 <__aeabi_dadd+0x4b8>
    8ca6:	0004      	movs	r4, r0
    8ca8:	4314      	orrs	r4, r2
    8caa:	d04e      	beq.n	8d4a <__aeabi_dadd+0x5ce>
    8cac:	08ed      	lsrs	r5, r5, #3
    8cae:	074c      	lsls	r4, r1, #29
    8cb0:	432c      	orrs	r4, r5
    8cb2:	2580      	movs	r5, #128	; 0x80
    8cb4:	08c9      	lsrs	r1, r1, #3
    8cb6:	032d      	lsls	r5, r5, #12
    8cb8:	4229      	tst	r1, r5
    8cba:	d008      	beq.n	8cce <__aeabi_dadd+0x552>
    8cbc:	08c6      	lsrs	r6, r0, #3
    8cbe:	422e      	tst	r6, r5
    8cc0:	d105      	bne.n	8cce <__aeabi_dadd+0x552>
    8cc2:	08d2      	lsrs	r2, r2, #3
    8cc4:	0741      	lsls	r1, r0, #29
    8cc6:	4311      	orrs	r1, r2
    8cc8:	000c      	movs	r4, r1
    8cca:	469a      	mov	sl, r3
    8ccc:	0031      	movs	r1, r6
    8cce:	0f62      	lsrs	r2, r4, #29
    8cd0:	00c9      	lsls	r1, r1, #3
    8cd2:	00e5      	lsls	r5, r4, #3
    8cd4:	4311      	orrs	r1, r2
    8cd6:	4c3d      	ldr	r4, [pc, #244]	; (8dcc <__aeabi_dadd+0x650>)
    8cd8:	e579      	b.n	87ce <__aeabi_dadd+0x52>
    8cda:	0006      	movs	r6, r0
    8cdc:	4316      	orrs	r6, r2
    8cde:	d100      	bne.n	8ce2 <__aeabi_dadd+0x566>
    8ce0:	e575      	b.n	87ce <__aeabi_dadd+0x52>
    8ce2:	1aae      	subs	r6, r5, r2
    8ce4:	46b0      	mov	r8, r6
    8ce6:	4545      	cmp	r5, r8
    8ce8:	41bf      	sbcs	r7, r7
    8cea:	1a0e      	subs	r6, r1, r0
    8cec:	427f      	negs	r7, r7
    8cee:	1bf6      	subs	r6, r6, r7
    8cf0:	0237      	lsls	r7, r6, #8
    8cf2:	d400      	bmi.n	8cf6 <__aeabi_dadd+0x57a>
    8cf4:	e5f4      	b.n	88e0 <__aeabi_dadd+0x164>
    8cf6:	1b55      	subs	r5, r2, r5
    8cf8:	42aa      	cmp	r2, r5
    8cfa:	41b6      	sbcs	r6, r6
    8cfc:	1a41      	subs	r1, r0, r1
    8cfe:	4276      	negs	r6, r6
    8d00:	1b89      	subs	r1, r1, r6
    8d02:	469a      	mov	sl, r3
    8d04:	e563      	b.n	87ce <__aeabi_dadd+0x52>
    8d06:	0001      	movs	r1, r0
    8d08:	0015      	movs	r5, r2
    8d0a:	4664      	mov	r4, ip
    8d0c:	e55f      	b.n	87ce <__aeabi_dadd+0x52>
    8d0e:	2200      	movs	r2, #0
    8d10:	2500      	movs	r5, #0
    8d12:	e57b      	b.n	880c <__aeabi_dadd+0x90>
    8d14:	2b00      	cmp	r3, #0
    8d16:	d03b      	beq.n	8d90 <__aeabi_dadd+0x614>
    8d18:	0003      	movs	r3, r0
    8d1a:	4313      	orrs	r3, r2
    8d1c:	d015      	beq.n	8d4a <__aeabi_dadd+0x5ce>
    8d1e:	08ed      	lsrs	r5, r5, #3
    8d20:	074b      	lsls	r3, r1, #29
    8d22:	432b      	orrs	r3, r5
    8d24:	2580      	movs	r5, #128	; 0x80
    8d26:	08c9      	lsrs	r1, r1, #3
    8d28:	032d      	lsls	r5, r5, #12
    8d2a:	4229      	tst	r1, r5
    8d2c:	d007      	beq.n	8d3e <__aeabi_dadd+0x5c2>
    8d2e:	08c4      	lsrs	r4, r0, #3
    8d30:	422c      	tst	r4, r5
    8d32:	d104      	bne.n	8d3e <__aeabi_dadd+0x5c2>
    8d34:	0741      	lsls	r1, r0, #29
    8d36:	000b      	movs	r3, r1
    8d38:	0021      	movs	r1, r4
    8d3a:	08d2      	lsrs	r2, r2, #3
    8d3c:	4313      	orrs	r3, r2
    8d3e:	00c9      	lsls	r1, r1, #3
    8d40:	0f5a      	lsrs	r2, r3, #29
    8d42:	4311      	orrs	r1, r2
    8d44:	00dd      	lsls	r5, r3, #3
    8d46:	4c21      	ldr	r4, [pc, #132]	; (8dcc <__aeabi_dadd+0x650>)
    8d48:	e541      	b.n	87ce <__aeabi_dadd+0x52>
    8d4a:	4c20      	ldr	r4, [pc, #128]	; (8dcc <__aeabi_dadd+0x650>)
    8d4c:	e53f      	b.n	87ce <__aeabi_dadd+0x52>
    8d4e:	2000      	movs	r0, #0
    8d50:	e754      	b.n	8bfc <__aeabi_dadd+0x480>
    8d52:	2600      	movs	r6, #0
    8d54:	2500      	movs	r5, #0
    8d56:	e5d1      	b.n	88fc <__aeabi_dadd+0x180>
    8d58:	0034      	movs	r4, r6
    8d5a:	000f      	movs	r7, r1
    8d5c:	3c20      	subs	r4, #32
    8d5e:	40e7      	lsrs	r7, r4
    8d60:	003c      	movs	r4, r7
    8d62:	2e20      	cmp	r6, #32
    8d64:	d02b      	beq.n	8dbe <__aeabi_dadd+0x642>
    8d66:	2740      	movs	r7, #64	; 0x40
    8d68:	1bbe      	subs	r6, r7, r6
    8d6a:	40b1      	lsls	r1, r6
    8d6c:	430d      	orrs	r5, r1
    8d6e:	1e69      	subs	r1, r5, #1
    8d70:	418d      	sbcs	r5, r1
    8d72:	2100      	movs	r1, #0
    8d74:	432c      	orrs	r4, r5
    8d76:	e6bc      	b.n	8af2 <__aeabi_dadd+0x376>
    8d78:	2180      	movs	r1, #128	; 0x80
    8d7a:	2600      	movs	r6, #0
    8d7c:	0309      	lsls	r1, r1, #12
    8d7e:	4c13      	ldr	r4, [pc, #76]	; (8dcc <__aeabi_dadd+0x650>)
    8d80:	2500      	movs	r5, #0
    8d82:	e5bb      	b.n	88fc <__aeabi_dadd+0x180>
    8d84:	430d      	orrs	r5, r1
    8d86:	1e69      	subs	r1, r5, #1
    8d88:	418d      	sbcs	r5, r1
    8d8a:	2100      	movs	r1, #0
    8d8c:	b2ed      	uxtb	r5, r5
    8d8e:	e769      	b.n	8c64 <__aeabi_dadd+0x4e8>
    8d90:	0001      	movs	r1, r0
    8d92:	0015      	movs	r5, r2
    8d94:	4c0d      	ldr	r4, [pc, #52]	; (8dcc <__aeabi_dadd+0x650>)
    8d96:	e51a      	b.n	87ce <__aeabi_dadd+0x52>
    8d98:	0001      	movs	r1, r0
    8d9a:	0015      	movs	r5, r2
    8d9c:	e517      	b.n	87ce <__aeabi_dadd+0x52>
    8d9e:	001c      	movs	r4, r3
    8da0:	000f      	movs	r7, r1
    8da2:	3c20      	subs	r4, #32
    8da4:	40e7      	lsrs	r7, r4
    8da6:	003c      	movs	r4, r7
    8da8:	2b20      	cmp	r3, #32
    8daa:	d00c      	beq.n	8dc6 <__aeabi_dadd+0x64a>
    8dac:	2740      	movs	r7, #64	; 0x40
    8dae:	1afb      	subs	r3, r7, r3
    8db0:	4099      	lsls	r1, r3
    8db2:	430d      	orrs	r5, r1
    8db4:	1e69      	subs	r1, r5, #1
    8db6:	418d      	sbcs	r5, r1
    8db8:	2100      	movs	r1, #0
    8dba:	4325      	orrs	r5, r4
    8dbc:	e752      	b.n	8c64 <__aeabi_dadd+0x4e8>
    8dbe:	2100      	movs	r1, #0
    8dc0:	e7d4      	b.n	8d6c <__aeabi_dadd+0x5f0>
    8dc2:	001d      	movs	r5, r3
    8dc4:	e592      	b.n	88ec <__aeabi_dadd+0x170>
    8dc6:	2100      	movs	r1, #0
    8dc8:	e7f3      	b.n	8db2 <__aeabi_dadd+0x636>
    8dca:	46c0      	nop			; (mov r8, r8)
    8dcc:	000007ff 	.word	0x000007ff
    8dd0:	ff7fffff 	.word	0xff7fffff

00008dd4 <__aeabi_ddiv>:
    8dd4:	b5f0      	push	{r4, r5, r6, r7, lr}
    8dd6:	4656      	mov	r6, sl
    8dd8:	464d      	mov	r5, r9
    8dda:	4644      	mov	r4, r8
    8ddc:	465f      	mov	r7, fp
    8dde:	b4f0      	push	{r4, r5, r6, r7}
    8de0:	001d      	movs	r5, r3
    8de2:	030e      	lsls	r6, r1, #12
    8de4:	004c      	lsls	r4, r1, #1
    8de6:	0fcb      	lsrs	r3, r1, #31
    8de8:	b087      	sub	sp, #28
    8dea:	0007      	movs	r7, r0
    8dec:	4692      	mov	sl, r2
    8dee:	4681      	mov	r9, r0
    8df0:	0b36      	lsrs	r6, r6, #12
    8df2:	0d64      	lsrs	r4, r4, #21
    8df4:	4698      	mov	r8, r3
    8df6:	d06a      	beq.n	8ece <__aeabi_ddiv+0xfa>
    8df8:	4b6d      	ldr	r3, [pc, #436]	; (8fb0 <__aeabi_ddiv+0x1dc>)
    8dfa:	429c      	cmp	r4, r3
    8dfc:	d035      	beq.n	8e6a <__aeabi_ddiv+0x96>
    8dfe:	2280      	movs	r2, #128	; 0x80
    8e00:	0f43      	lsrs	r3, r0, #29
    8e02:	0412      	lsls	r2, r2, #16
    8e04:	4313      	orrs	r3, r2
    8e06:	00f6      	lsls	r6, r6, #3
    8e08:	431e      	orrs	r6, r3
    8e0a:	00c3      	lsls	r3, r0, #3
    8e0c:	4699      	mov	r9, r3
    8e0e:	4b69      	ldr	r3, [pc, #420]	; (8fb4 <__aeabi_ddiv+0x1e0>)
    8e10:	2700      	movs	r7, #0
    8e12:	469c      	mov	ip, r3
    8e14:	2300      	movs	r3, #0
    8e16:	4464      	add	r4, ip
    8e18:	9302      	str	r3, [sp, #8]
    8e1a:	032b      	lsls	r3, r5, #12
    8e1c:	0068      	lsls	r0, r5, #1
    8e1e:	0b1b      	lsrs	r3, r3, #12
    8e20:	0fed      	lsrs	r5, r5, #31
    8e22:	4651      	mov	r1, sl
    8e24:	469b      	mov	fp, r3
    8e26:	0d40      	lsrs	r0, r0, #21
    8e28:	9500      	str	r5, [sp, #0]
    8e2a:	d100      	bne.n	8e2e <__aeabi_ddiv+0x5a>
    8e2c:	e078      	b.n	8f20 <__aeabi_ddiv+0x14c>
    8e2e:	4b60      	ldr	r3, [pc, #384]	; (8fb0 <__aeabi_ddiv+0x1dc>)
    8e30:	4298      	cmp	r0, r3
    8e32:	d06c      	beq.n	8f0e <__aeabi_ddiv+0x13a>
    8e34:	465b      	mov	r3, fp
    8e36:	00da      	lsls	r2, r3, #3
    8e38:	0f4b      	lsrs	r3, r1, #29
    8e3a:	2180      	movs	r1, #128	; 0x80
    8e3c:	0409      	lsls	r1, r1, #16
    8e3e:	430b      	orrs	r3, r1
    8e40:	4313      	orrs	r3, r2
    8e42:	469b      	mov	fp, r3
    8e44:	4653      	mov	r3, sl
    8e46:	00d9      	lsls	r1, r3, #3
    8e48:	4b5a      	ldr	r3, [pc, #360]	; (8fb4 <__aeabi_ddiv+0x1e0>)
    8e4a:	469c      	mov	ip, r3
    8e4c:	2300      	movs	r3, #0
    8e4e:	4460      	add	r0, ip
    8e50:	4642      	mov	r2, r8
    8e52:	1a20      	subs	r0, r4, r0
    8e54:	406a      	eors	r2, r5
    8e56:	4692      	mov	sl, r2
    8e58:	9001      	str	r0, [sp, #4]
    8e5a:	431f      	orrs	r7, r3
    8e5c:	2f0f      	cmp	r7, #15
    8e5e:	d900      	bls.n	8e62 <__aeabi_ddiv+0x8e>
    8e60:	e0b0      	b.n	8fc4 <__aeabi_ddiv+0x1f0>
    8e62:	4855      	ldr	r0, [pc, #340]	; (8fb8 <__aeabi_ddiv+0x1e4>)
    8e64:	00bf      	lsls	r7, r7, #2
    8e66:	59c0      	ldr	r0, [r0, r7]
    8e68:	4687      	mov	pc, r0
    8e6a:	4337      	orrs	r7, r6
    8e6c:	d000      	beq.n	8e70 <__aeabi_ddiv+0x9c>
    8e6e:	e088      	b.n	8f82 <__aeabi_ddiv+0x1ae>
    8e70:	2300      	movs	r3, #0
    8e72:	4699      	mov	r9, r3
    8e74:	3302      	adds	r3, #2
    8e76:	2708      	movs	r7, #8
    8e78:	2600      	movs	r6, #0
    8e7a:	9302      	str	r3, [sp, #8]
    8e7c:	e7cd      	b.n	8e1a <__aeabi_ddiv+0x46>
    8e7e:	4643      	mov	r3, r8
    8e80:	46b3      	mov	fp, r6
    8e82:	4649      	mov	r1, r9
    8e84:	9300      	str	r3, [sp, #0]
    8e86:	9b02      	ldr	r3, [sp, #8]
    8e88:	9a00      	ldr	r2, [sp, #0]
    8e8a:	4692      	mov	sl, r2
    8e8c:	2b02      	cmp	r3, #2
    8e8e:	d000      	beq.n	8e92 <__aeabi_ddiv+0xbe>
    8e90:	e1bf      	b.n	9212 <__aeabi_ddiv+0x43e>
    8e92:	2100      	movs	r1, #0
    8e94:	4653      	mov	r3, sl
    8e96:	2201      	movs	r2, #1
    8e98:	2600      	movs	r6, #0
    8e9a:	4689      	mov	r9, r1
    8e9c:	401a      	ands	r2, r3
    8e9e:	4b44      	ldr	r3, [pc, #272]	; (8fb0 <__aeabi_ddiv+0x1dc>)
    8ea0:	2100      	movs	r1, #0
    8ea2:	0336      	lsls	r6, r6, #12
    8ea4:	0d0c      	lsrs	r4, r1, #20
    8ea6:	0524      	lsls	r4, r4, #20
    8ea8:	0b36      	lsrs	r6, r6, #12
    8eaa:	4326      	orrs	r6, r4
    8eac:	4c43      	ldr	r4, [pc, #268]	; (8fbc <__aeabi_ddiv+0x1e8>)
    8eae:	051b      	lsls	r3, r3, #20
    8eb0:	4026      	ands	r6, r4
    8eb2:	431e      	orrs	r6, r3
    8eb4:	0076      	lsls	r6, r6, #1
    8eb6:	07d2      	lsls	r2, r2, #31
    8eb8:	0876      	lsrs	r6, r6, #1
    8eba:	4316      	orrs	r6, r2
    8ebc:	4648      	mov	r0, r9
    8ebe:	0031      	movs	r1, r6
    8ec0:	b007      	add	sp, #28
    8ec2:	bc3c      	pop	{r2, r3, r4, r5}
    8ec4:	4690      	mov	r8, r2
    8ec6:	4699      	mov	r9, r3
    8ec8:	46a2      	mov	sl, r4
    8eca:	46ab      	mov	fp, r5
    8ecc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8ece:	0033      	movs	r3, r6
    8ed0:	4303      	orrs	r3, r0
    8ed2:	d04f      	beq.n	8f74 <__aeabi_ddiv+0x1a0>
    8ed4:	2e00      	cmp	r6, #0
    8ed6:	d100      	bne.n	8eda <__aeabi_ddiv+0x106>
    8ed8:	e1bc      	b.n	9254 <__aeabi_ddiv+0x480>
    8eda:	0030      	movs	r0, r6
    8edc:	f001 fb1c 	bl	a518 <__clzsi2>
    8ee0:	0003      	movs	r3, r0
    8ee2:	3b0b      	subs	r3, #11
    8ee4:	2b1c      	cmp	r3, #28
    8ee6:	dd00      	ble.n	8eea <__aeabi_ddiv+0x116>
    8ee8:	e1ad      	b.n	9246 <__aeabi_ddiv+0x472>
    8eea:	221d      	movs	r2, #29
    8eec:	0001      	movs	r1, r0
    8eee:	1ad3      	subs	r3, r2, r3
    8ef0:	3908      	subs	r1, #8
    8ef2:	003a      	movs	r2, r7
    8ef4:	408f      	lsls	r7, r1
    8ef6:	408e      	lsls	r6, r1
    8ef8:	40da      	lsrs	r2, r3
    8efa:	46b9      	mov	r9, r7
    8efc:	4316      	orrs	r6, r2
    8efe:	4b30      	ldr	r3, [pc, #192]	; (8fc0 <__aeabi_ddiv+0x1ec>)
    8f00:	2700      	movs	r7, #0
    8f02:	469c      	mov	ip, r3
    8f04:	2300      	movs	r3, #0
    8f06:	4460      	add	r0, ip
    8f08:	4244      	negs	r4, r0
    8f0a:	9302      	str	r3, [sp, #8]
    8f0c:	e785      	b.n	8e1a <__aeabi_ddiv+0x46>
    8f0e:	4653      	mov	r3, sl
    8f10:	465a      	mov	r2, fp
    8f12:	4313      	orrs	r3, r2
    8f14:	d12c      	bne.n	8f70 <__aeabi_ddiv+0x19c>
    8f16:	2300      	movs	r3, #0
    8f18:	2100      	movs	r1, #0
    8f1a:	469b      	mov	fp, r3
    8f1c:	3302      	adds	r3, #2
    8f1e:	e797      	b.n	8e50 <__aeabi_ddiv+0x7c>
    8f20:	430b      	orrs	r3, r1
    8f22:	d020      	beq.n	8f66 <__aeabi_ddiv+0x192>
    8f24:	465b      	mov	r3, fp
    8f26:	2b00      	cmp	r3, #0
    8f28:	d100      	bne.n	8f2c <__aeabi_ddiv+0x158>
    8f2a:	e19e      	b.n	926a <__aeabi_ddiv+0x496>
    8f2c:	4658      	mov	r0, fp
    8f2e:	f001 faf3 	bl	a518 <__clzsi2>
    8f32:	0003      	movs	r3, r0
    8f34:	3b0b      	subs	r3, #11
    8f36:	2b1c      	cmp	r3, #28
    8f38:	dd00      	ble.n	8f3c <__aeabi_ddiv+0x168>
    8f3a:	e18f      	b.n	925c <__aeabi_ddiv+0x488>
    8f3c:	0002      	movs	r2, r0
    8f3e:	4659      	mov	r1, fp
    8f40:	3a08      	subs	r2, #8
    8f42:	4091      	lsls	r1, r2
    8f44:	468b      	mov	fp, r1
    8f46:	211d      	movs	r1, #29
    8f48:	1acb      	subs	r3, r1, r3
    8f4a:	4651      	mov	r1, sl
    8f4c:	40d9      	lsrs	r1, r3
    8f4e:	000b      	movs	r3, r1
    8f50:	4659      	mov	r1, fp
    8f52:	430b      	orrs	r3, r1
    8f54:	4651      	mov	r1, sl
    8f56:	469b      	mov	fp, r3
    8f58:	4091      	lsls	r1, r2
    8f5a:	4b19      	ldr	r3, [pc, #100]	; (8fc0 <__aeabi_ddiv+0x1ec>)
    8f5c:	469c      	mov	ip, r3
    8f5e:	4460      	add	r0, ip
    8f60:	4240      	negs	r0, r0
    8f62:	2300      	movs	r3, #0
    8f64:	e774      	b.n	8e50 <__aeabi_ddiv+0x7c>
    8f66:	2300      	movs	r3, #0
    8f68:	2100      	movs	r1, #0
    8f6a:	469b      	mov	fp, r3
    8f6c:	3301      	adds	r3, #1
    8f6e:	e76f      	b.n	8e50 <__aeabi_ddiv+0x7c>
    8f70:	2303      	movs	r3, #3
    8f72:	e76d      	b.n	8e50 <__aeabi_ddiv+0x7c>
    8f74:	2300      	movs	r3, #0
    8f76:	4699      	mov	r9, r3
    8f78:	3301      	adds	r3, #1
    8f7a:	2704      	movs	r7, #4
    8f7c:	2600      	movs	r6, #0
    8f7e:	9302      	str	r3, [sp, #8]
    8f80:	e74b      	b.n	8e1a <__aeabi_ddiv+0x46>
    8f82:	2303      	movs	r3, #3
    8f84:	270c      	movs	r7, #12
    8f86:	9302      	str	r3, [sp, #8]
    8f88:	e747      	b.n	8e1a <__aeabi_ddiv+0x46>
    8f8a:	2201      	movs	r2, #1
    8f8c:	1ad5      	subs	r5, r2, r3
    8f8e:	2d38      	cmp	r5, #56	; 0x38
    8f90:	dc00      	bgt.n	8f94 <__aeabi_ddiv+0x1c0>
    8f92:	e1b0      	b.n	92f6 <__aeabi_ddiv+0x522>
    8f94:	4653      	mov	r3, sl
    8f96:	401a      	ands	r2, r3
    8f98:	2100      	movs	r1, #0
    8f9a:	2300      	movs	r3, #0
    8f9c:	2600      	movs	r6, #0
    8f9e:	4689      	mov	r9, r1
    8fa0:	e77e      	b.n	8ea0 <__aeabi_ddiv+0xcc>
    8fa2:	2300      	movs	r3, #0
    8fa4:	2680      	movs	r6, #128	; 0x80
    8fa6:	4699      	mov	r9, r3
    8fa8:	2200      	movs	r2, #0
    8faa:	0336      	lsls	r6, r6, #12
    8fac:	4b00      	ldr	r3, [pc, #0]	; (8fb0 <__aeabi_ddiv+0x1dc>)
    8fae:	e777      	b.n	8ea0 <__aeabi_ddiv+0xcc>
    8fb0:	000007ff 	.word	0x000007ff
    8fb4:	fffffc01 	.word	0xfffffc01
    8fb8:	0000a8f8 	.word	0x0000a8f8
    8fbc:	800fffff 	.word	0x800fffff
    8fc0:	000003f3 	.word	0x000003f3
    8fc4:	455e      	cmp	r6, fp
    8fc6:	d900      	bls.n	8fca <__aeabi_ddiv+0x1f6>
    8fc8:	e172      	b.n	92b0 <__aeabi_ddiv+0x4dc>
    8fca:	d100      	bne.n	8fce <__aeabi_ddiv+0x1fa>
    8fcc:	e16d      	b.n	92aa <__aeabi_ddiv+0x4d6>
    8fce:	9b01      	ldr	r3, [sp, #4]
    8fd0:	464d      	mov	r5, r9
    8fd2:	3b01      	subs	r3, #1
    8fd4:	9301      	str	r3, [sp, #4]
    8fd6:	2300      	movs	r3, #0
    8fd8:	0034      	movs	r4, r6
    8fda:	9302      	str	r3, [sp, #8]
    8fdc:	465b      	mov	r3, fp
    8fde:	021e      	lsls	r6, r3, #8
    8fe0:	0e0b      	lsrs	r3, r1, #24
    8fe2:	431e      	orrs	r6, r3
    8fe4:	020b      	lsls	r3, r1, #8
    8fe6:	9303      	str	r3, [sp, #12]
    8fe8:	0c33      	lsrs	r3, r6, #16
    8fea:	4699      	mov	r9, r3
    8fec:	0433      	lsls	r3, r6, #16
    8fee:	0c1b      	lsrs	r3, r3, #16
    8ff0:	4649      	mov	r1, r9
    8ff2:	0020      	movs	r0, r4
    8ff4:	9300      	str	r3, [sp, #0]
    8ff6:	f7fe fd0b 	bl	7a10 <__aeabi_uidiv>
    8ffa:	9b00      	ldr	r3, [sp, #0]
    8ffc:	0037      	movs	r7, r6
    8ffe:	4343      	muls	r3, r0
    9000:	0006      	movs	r6, r0
    9002:	4649      	mov	r1, r9
    9004:	0020      	movs	r0, r4
    9006:	4698      	mov	r8, r3
    9008:	f7fe fd88 	bl	7b1c <__aeabi_uidivmod>
    900c:	0c2c      	lsrs	r4, r5, #16
    900e:	0409      	lsls	r1, r1, #16
    9010:	430c      	orrs	r4, r1
    9012:	45a0      	cmp	r8, r4
    9014:	d909      	bls.n	902a <__aeabi_ddiv+0x256>
    9016:	19e4      	adds	r4, r4, r7
    9018:	1e73      	subs	r3, r6, #1
    901a:	42a7      	cmp	r7, r4
    901c:	d900      	bls.n	9020 <__aeabi_ddiv+0x24c>
    901e:	e15c      	b.n	92da <__aeabi_ddiv+0x506>
    9020:	45a0      	cmp	r8, r4
    9022:	d800      	bhi.n	9026 <__aeabi_ddiv+0x252>
    9024:	e159      	b.n	92da <__aeabi_ddiv+0x506>
    9026:	3e02      	subs	r6, #2
    9028:	19e4      	adds	r4, r4, r7
    902a:	4643      	mov	r3, r8
    902c:	1ae4      	subs	r4, r4, r3
    902e:	4649      	mov	r1, r9
    9030:	0020      	movs	r0, r4
    9032:	f7fe fced 	bl	7a10 <__aeabi_uidiv>
    9036:	0003      	movs	r3, r0
    9038:	9a00      	ldr	r2, [sp, #0]
    903a:	4680      	mov	r8, r0
    903c:	4353      	muls	r3, r2
    903e:	4649      	mov	r1, r9
    9040:	0020      	movs	r0, r4
    9042:	469b      	mov	fp, r3
    9044:	f7fe fd6a 	bl	7b1c <__aeabi_uidivmod>
    9048:	042a      	lsls	r2, r5, #16
    904a:	0409      	lsls	r1, r1, #16
    904c:	0c12      	lsrs	r2, r2, #16
    904e:	430a      	orrs	r2, r1
    9050:	4593      	cmp	fp, r2
    9052:	d90d      	bls.n	9070 <__aeabi_ddiv+0x29c>
    9054:	4643      	mov	r3, r8
    9056:	19d2      	adds	r2, r2, r7
    9058:	3b01      	subs	r3, #1
    905a:	4297      	cmp	r7, r2
    905c:	d900      	bls.n	9060 <__aeabi_ddiv+0x28c>
    905e:	e13a      	b.n	92d6 <__aeabi_ddiv+0x502>
    9060:	4593      	cmp	fp, r2
    9062:	d800      	bhi.n	9066 <__aeabi_ddiv+0x292>
    9064:	e137      	b.n	92d6 <__aeabi_ddiv+0x502>
    9066:	2302      	movs	r3, #2
    9068:	425b      	negs	r3, r3
    906a:	469c      	mov	ip, r3
    906c:	19d2      	adds	r2, r2, r7
    906e:	44e0      	add	r8, ip
    9070:	465b      	mov	r3, fp
    9072:	1ad2      	subs	r2, r2, r3
    9074:	4643      	mov	r3, r8
    9076:	0436      	lsls	r6, r6, #16
    9078:	4333      	orrs	r3, r6
    907a:	469b      	mov	fp, r3
    907c:	9903      	ldr	r1, [sp, #12]
    907e:	0c18      	lsrs	r0, r3, #16
    9080:	0c0b      	lsrs	r3, r1, #16
    9082:	001d      	movs	r5, r3
    9084:	9305      	str	r3, [sp, #20]
    9086:	0409      	lsls	r1, r1, #16
    9088:	465b      	mov	r3, fp
    908a:	0c09      	lsrs	r1, r1, #16
    908c:	000c      	movs	r4, r1
    908e:	041b      	lsls	r3, r3, #16
    9090:	0c1b      	lsrs	r3, r3, #16
    9092:	4344      	muls	r4, r0
    9094:	9104      	str	r1, [sp, #16]
    9096:	4359      	muls	r1, r3
    9098:	436b      	muls	r3, r5
    909a:	4368      	muls	r0, r5
    909c:	191b      	adds	r3, r3, r4
    909e:	0c0d      	lsrs	r5, r1, #16
    90a0:	18eb      	adds	r3, r5, r3
    90a2:	429c      	cmp	r4, r3
    90a4:	d903      	bls.n	90ae <__aeabi_ddiv+0x2da>
    90a6:	2480      	movs	r4, #128	; 0x80
    90a8:	0264      	lsls	r4, r4, #9
    90aa:	46a4      	mov	ip, r4
    90ac:	4460      	add	r0, ip
    90ae:	0c1c      	lsrs	r4, r3, #16
    90b0:	0409      	lsls	r1, r1, #16
    90b2:	041b      	lsls	r3, r3, #16
    90b4:	0c09      	lsrs	r1, r1, #16
    90b6:	1820      	adds	r0, r4, r0
    90b8:	185d      	adds	r5, r3, r1
    90ba:	4282      	cmp	r2, r0
    90bc:	d200      	bcs.n	90c0 <__aeabi_ddiv+0x2ec>
    90be:	e0de      	b.n	927e <__aeabi_ddiv+0x4aa>
    90c0:	d100      	bne.n	90c4 <__aeabi_ddiv+0x2f0>
    90c2:	e0d7      	b.n	9274 <__aeabi_ddiv+0x4a0>
    90c4:	1a16      	subs	r6, r2, r0
    90c6:	9b02      	ldr	r3, [sp, #8]
    90c8:	469c      	mov	ip, r3
    90ca:	1b5d      	subs	r5, r3, r5
    90cc:	45ac      	cmp	ip, r5
    90ce:	419b      	sbcs	r3, r3
    90d0:	425b      	negs	r3, r3
    90d2:	1af6      	subs	r6, r6, r3
    90d4:	42b7      	cmp	r7, r6
    90d6:	d100      	bne.n	90da <__aeabi_ddiv+0x306>
    90d8:	e106      	b.n	92e8 <__aeabi_ddiv+0x514>
    90da:	4649      	mov	r1, r9
    90dc:	0030      	movs	r0, r6
    90de:	f7fe fc97 	bl	7a10 <__aeabi_uidiv>
    90e2:	9b00      	ldr	r3, [sp, #0]
    90e4:	0004      	movs	r4, r0
    90e6:	4343      	muls	r3, r0
    90e8:	4649      	mov	r1, r9
    90ea:	0030      	movs	r0, r6
    90ec:	4698      	mov	r8, r3
    90ee:	f7fe fd15 	bl	7b1c <__aeabi_uidivmod>
    90f2:	0c2e      	lsrs	r6, r5, #16
    90f4:	0409      	lsls	r1, r1, #16
    90f6:	430e      	orrs	r6, r1
    90f8:	45b0      	cmp	r8, r6
    90fa:	d909      	bls.n	9110 <__aeabi_ddiv+0x33c>
    90fc:	19f6      	adds	r6, r6, r7
    90fe:	1e63      	subs	r3, r4, #1
    9100:	42b7      	cmp	r7, r6
    9102:	d900      	bls.n	9106 <__aeabi_ddiv+0x332>
    9104:	e0f3      	b.n	92ee <__aeabi_ddiv+0x51a>
    9106:	45b0      	cmp	r8, r6
    9108:	d800      	bhi.n	910c <__aeabi_ddiv+0x338>
    910a:	e0f0      	b.n	92ee <__aeabi_ddiv+0x51a>
    910c:	3c02      	subs	r4, #2
    910e:	19f6      	adds	r6, r6, r7
    9110:	4643      	mov	r3, r8
    9112:	1af3      	subs	r3, r6, r3
    9114:	4649      	mov	r1, r9
    9116:	0018      	movs	r0, r3
    9118:	9302      	str	r3, [sp, #8]
    911a:	f7fe fc79 	bl	7a10 <__aeabi_uidiv>
    911e:	9b00      	ldr	r3, [sp, #0]
    9120:	0006      	movs	r6, r0
    9122:	4343      	muls	r3, r0
    9124:	4649      	mov	r1, r9
    9126:	9802      	ldr	r0, [sp, #8]
    9128:	4698      	mov	r8, r3
    912a:	f7fe fcf7 	bl	7b1c <__aeabi_uidivmod>
    912e:	042d      	lsls	r5, r5, #16
    9130:	0409      	lsls	r1, r1, #16
    9132:	0c2d      	lsrs	r5, r5, #16
    9134:	430d      	orrs	r5, r1
    9136:	45a8      	cmp	r8, r5
    9138:	d909      	bls.n	914e <__aeabi_ddiv+0x37a>
    913a:	19ed      	adds	r5, r5, r7
    913c:	1e73      	subs	r3, r6, #1
    913e:	42af      	cmp	r7, r5
    9140:	d900      	bls.n	9144 <__aeabi_ddiv+0x370>
    9142:	e0d6      	b.n	92f2 <__aeabi_ddiv+0x51e>
    9144:	45a8      	cmp	r8, r5
    9146:	d800      	bhi.n	914a <__aeabi_ddiv+0x376>
    9148:	e0d3      	b.n	92f2 <__aeabi_ddiv+0x51e>
    914a:	3e02      	subs	r6, #2
    914c:	19ed      	adds	r5, r5, r7
    914e:	0424      	lsls	r4, r4, #16
    9150:	0021      	movs	r1, r4
    9152:	4643      	mov	r3, r8
    9154:	4331      	orrs	r1, r6
    9156:	9e04      	ldr	r6, [sp, #16]
    9158:	9a05      	ldr	r2, [sp, #20]
    915a:	0030      	movs	r0, r6
    915c:	1aed      	subs	r5, r5, r3
    915e:	040b      	lsls	r3, r1, #16
    9160:	0c0c      	lsrs	r4, r1, #16
    9162:	0c1b      	lsrs	r3, r3, #16
    9164:	4358      	muls	r0, r3
    9166:	4366      	muls	r6, r4
    9168:	4353      	muls	r3, r2
    916a:	4354      	muls	r4, r2
    916c:	199a      	adds	r2, r3, r6
    916e:	0c03      	lsrs	r3, r0, #16
    9170:	189b      	adds	r3, r3, r2
    9172:	429e      	cmp	r6, r3
    9174:	d903      	bls.n	917e <__aeabi_ddiv+0x3aa>
    9176:	2280      	movs	r2, #128	; 0x80
    9178:	0252      	lsls	r2, r2, #9
    917a:	4694      	mov	ip, r2
    917c:	4464      	add	r4, ip
    917e:	0c1a      	lsrs	r2, r3, #16
    9180:	0400      	lsls	r0, r0, #16
    9182:	041b      	lsls	r3, r3, #16
    9184:	0c00      	lsrs	r0, r0, #16
    9186:	1914      	adds	r4, r2, r4
    9188:	181b      	adds	r3, r3, r0
    918a:	42a5      	cmp	r5, r4
    918c:	d350      	bcc.n	9230 <__aeabi_ddiv+0x45c>
    918e:	d04d      	beq.n	922c <__aeabi_ddiv+0x458>
    9190:	2301      	movs	r3, #1
    9192:	4319      	orrs	r1, r3
    9194:	4a96      	ldr	r2, [pc, #600]	; (93f0 <__aeabi_ddiv+0x61c>)
    9196:	9b01      	ldr	r3, [sp, #4]
    9198:	4694      	mov	ip, r2
    919a:	4463      	add	r3, ip
    919c:	2b00      	cmp	r3, #0
    919e:	dc00      	bgt.n	91a2 <__aeabi_ddiv+0x3ce>
    91a0:	e6f3      	b.n	8f8a <__aeabi_ddiv+0x1b6>
    91a2:	074a      	lsls	r2, r1, #29
    91a4:	d009      	beq.n	91ba <__aeabi_ddiv+0x3e6>
    91a6:	220f      	movs	r2, #15
    91a8:	400a      	ands	r2, r1
    91aa:	2a04      	cmp	r2, #4
    91ac:	d005      	beq.n	91ba <__aeabi_ddiv+0x3e6>
    91ae:	1d0a      	adds	r2, r1, #4
    91b0:	428a      	cmp	r2, r1
    91b2:	4189      	sbcs	r1, r1
    91b4:	4249      	negs	r1, r1
    91b6:	448b      	add	fp, r1
    91b8:	0011      	movs	r1, r2
    91ba:	465a      	mov	r2, fp
    91bc:	01d2      	lsls	r2, r2, #7
    91be:	d508      	bpl.n	91d2 <__aeabi_ddiv+0x3fe>
    91c0:	465a      	mov	r2, fp
    91c2:	4b8c      	ldr	r3, [pc, #560]	; (93f4 <__aeabi_ddiv+0x620>)
    91c4:	401a      	ands	r2, r3
    91c6:	4693      	mov	fp, r2
    91c8:	2280      	movs	r2, #128	; 0x80
    91ca:	00d2      	lsls	r2, r2, #3
    91cc:	4694      	mov	ip, r2
    91ce:	9b01      	ldr	r3, [sp, #4]
    91d0:	4463      	add	r3, ip
    91d2:	4a89      	ldr	r2, [pc, #548]	; (93f8 <__aeabi_ddiv+0x624>)
    91d4:	4293      	cmp	r3, r2
    91d6:	dd00      	ble.n	91da <__aeabi_ddiv+0x406>
    91d8:	e65b      	b.n	8e92 <__aeabi_ddiv+0xbe>
    91da:	465a      	mov	r2, fp
    91dc:	08c9      	lsrs	r1, r1, #3
    91de:	0750      	lsls	r0, r2, #29
    91e0:	4308      	orrs	r0, r1
    91e2:	0256      	lsls	r6, r2, #9
    91e4:	4651      	mov	r1, sl
    91e6:	2201      	movs	r2, #1
    91e8:	055b      	lsls	r3, r3, #21
    91ea:	4681      	mov	r9, r0
    91ec:	0b36      	lsrs	r6, r6, #12
    91ee:	0d5b      	lsrs	r3, r3, #21
    91f0:	400a      	ands	r2, r1
    91f2:	e655      	b.n	8ea0 <__aeabi_ddiv+0xcc>
    91f4:	2380      	movs	r3, #128	; 0x80
    91f6:	031b      	lsls	r3, r3, #12
    91f8:	421e      	tst	r6, r3
    91fa:	d011      	beq.n	9220 <__aeabi_ddiv+0x44c>
    91fc:	465a      	mov	r2, fp
    91fe:	421a      	tst	r2, r3
    9200:	d10e      	bne.n	9220 <__aeabi_ddiv+0x44c>
    9202:	465e      	mov	r6, fp
    9204:	431e      	orrs	r6, r3
    9206:	0336      	lsls	r6, r6, #12
    9208:	0b36      	lsrs	r6, r6, #12
    920a:	002a      	movs	r2, r5
    920c:	4689      	mov	r9, r1
    920e:	4b7b      	ldr	r3, [pc, #492]	; (93fc <__aeabi_ddiv+0x628>)
    9210:	e646      	b.n	8ea0 <__aeabi_ddiv+0xcc>
    9212:	2b03      	cmp	r3, #3
    9214:	d100      	bne.n	9218 <__aeabi_ddiv+0x444>
    9216:	e0e1      	b.n	93dc <__aeabi_ddiv+0x608>
    9218:	2b01      	cmp	r3, #1
    921a:	d1bb      	bne.n	9194 <__aeabi_ddiv+0x3c0>
    921c:	401a      	ands	r2, r3
    921e:	e6bb      	b.n	8f98 <__aeabi_ddiv+0x1c4>
    9220:	431e      	orrs	r6, r3
    9222:	0336      	lsls	r6, r6, #12
    9224:	0b36      	lsrs	r6, r6, #12
    9226:	4642      	mov	r2, r8
    9228:	4b74      	ldr	r3, [pc, #464]	; (93fc <__aeabi_ddiv+0x628>)
    922a:	e639      	b.n	8ea0 <__aeabi_ddiv+0xcc>
    922c:	2b00      	cmp	r3, #0
    922e:	d0b1      	beq.n	9194 <__aeabi_ddiv+0x3c0>
    9230:	197d      	adds	r5, r7, r5
    9232:	1e4a      	subs	r2, r1, #1
    9234:	42af      	cmp	r7, r5
    9236:	d952      	bls.n	92de <__aeabi_ddiv+0x50a>
    9238:	0011      	movs	r1, r2
    923a:	42a5      	cmp	r5, r4
    923c:	d1a8      	bne.n	9190 <__aeabi_ddiv+0x3bc>
    923e:	9a03      	ldr	r2, [sp, #12]
    9240:	429a      	cmp	r2, r3
    9242:	d1a5      	bne.n	9190 <__aeabi_ddiv+0x3bc>
    9244:	e7a6      	b.n	9194 <__aeabi_ddiv+0x3c0>
    9246:	0003      	movs	r3, r0
    9248:	003e      	movs	r6, r7
    924a:	3b28      	subs	r3, #40	; 0x28
    924c:	409e      	lsls	r6, r3
    924e:	2300      	movs	r3, #0
    9250:	4699      	mov	r9, r3
    9252:	e654      	b.n	8efe <__aeabi_ddiv+0x12a>
    9254:	f001 f960 	bl	a518 <__clzsi2>
    9258:	3020      	adds	r0, #32
    925a:	e641      	b.n	8ee0 <__aeabi_ddiv+0x10c>
    925c:	0003      	movs	r3, r0
    925e:	4652      	mov	r2, sl
    9260:	3b28      	subs	r3, #40	; 0x28
    9262:	409a      	lsls	r2, r3
    9264:	2100      	movs	r1, #0
    9266:	4693      	mov	fp, r2
    9268:	e677      	b.n	8f5a <__aeabi_ddiv+0x186>
    926a:	4650      	mov	r0, sl
    926c:	f001 f954 	bl	a518 <__clzsi2>
    9270:	3020      	adds	r0, #32
    9272:	e65e      	b.n	8f32 <__aeabi_ddiv+0x15e>
    9274:	9b02      	ldr	r3, [sp, #8]
    9276:	2600      	movs	r6, #0
    9278:	42ab      	cmp	r3, r5
    927a:	d300      	bcc.n	927e <__aeabi_ddiv+0x4aa>
    927c:	e723      	b.n	90c6 <__aeabi_ddiv+0x2f2>
    927e:	9e03      	ldr	r6, [sp, #12]
    9280:	9902      	ldr	r1, [sp, #8]
    9282:	46b4      	mov	ip, r6
    9284:	4461      	add	r1, ip
    9286:	4688      	mov	r8, r1
    9288:	45b0      	cmp	r8, r6
    928a:	41b6      	sbcs	r6, r6
    928c:	465b      	mov	r3, fp
    928e:	4276      	negs	r6, r6
    9290:	19f6      	adds	r6, r6, r7
    9292:	18b2      	adds	r2, r6, r2
    9294:	3b01      	subs	r3, #1
    9296:	9102      	str	r1, [sp, #8]
    9298:	4297      	cmp	r7, r2
    929a:	d213      	bcs.n	92c4 <__aeabi_ddiv+0x4f0>
    929c:	4290      	cmp	r0, r2
    929e:	d84f      	bhi.n	9340 <__aeabi_ddiv+0x56c>
    92a0:	d100      	bne.n	92a4 <__aeabi_ddiv+0x4d0>
    92a2:	e08e      	b.n	93c2 <__aeabi_ddiv+0x5ee>
    92a4:	1a16      	subs	r6, r2, r0
    92a6:	469b      	mov	fp, r3
    92a8:	e70d      	b.n	90c6 <__aeabi_ddiv+0x2f2>
    92aa:	4589      	cmp	r9, r1
    92ac:	d200      	bcs.n	92b0 <__aeabi_ddiv+0x4dc>
    92ae:	e68e      	b.n	8fce <__aeabi_ddiv+0x1fa>
    92b0:	0874      	lsrs	r4, r6, #1
    92b2:	464b      	mov	r3, r9
    92b4:	07f6      	lsls	r6, r6, #31
    92b6:	0035      	movs	r5, r6
    92b8:	085b      	lsrs	r3, r3, #1
    92ba:	431d      	orrs	r5, r3
    92bc:	464b      	mov	r3, r9
    92be:	07db      	lsls	r3, r3, #31
    92c0:	9302      	str	r3, [sp, #8]
    92c2:	e68b      	b.n	8fdc <__aeabi_ddiv+0x208>
    92c4:	4297      	cmp	r7, r2
    92c6:	d1ed      	bne.n	92a4 <__aeabi_ddiv+0x4d0>
    92c8:	9903      	ldr	r1, [sp, #12]
    92ca:	9c02      	ldr	r4, [sp, #8]
    92cc:	42a1      	cmp	r1, r4
    92ce:	d9e5      	bls.n	929c <__aeabi_ddiv+0x4c8>
    92d0:	1a3e      	subs	r6, r7, r0
    92d2:	469b      	mov	fp, r3
    92d4:	e6f7      	b.n	90c6 <__aeabi_ddiv+0x2f2>
    92d6:	4698      	mov	r8, r3
    92d8:	e6ca      	b.n	9070 <__aeabi_ddiv+0x29c>
    92da:	001e      	movs	r6, r3
    92dc:	e6a5      	b.n	902a <__aeabi_ddiv+0x256>
    92de:	42ac      	cmp	r4, r5
    92e0:	d83e      	bhi.n	9360 <__aeabi_ddiv+0x58c>
    92e2:	d074      	beq.n	93ce <__aeabi_ddiv+0x5fa>
    92e4:	0011      	movs	r1, r2
    92e6:	e753      	b.n	9190 <__aeabi_ddiv+0x3bc>
    92e8:	2101      	movs	r1, #1
    92ea:	4249      	negs	r1, r1
    92ec:	e752      	b.n	9194 <__aeabi_ddiv+0x3c0>
    92ee:	001c      	movs	r4, r3
    92f0:	e70e      	b.n	9110 <__aeabi_ddiv+0x33c>
    92f2:	001e      	movs	r6, r3
    92f4:	e72b      	b.n	914e <__aeabi_ddiv+0x37a>
    92f6:	2d1f      	cmp	r5, #31
    92f8:	dc3c      	bgt.n	9374 <__aeabi_ddiv+0x5a0>
    92fa:	2320      	movs	r3, #32
    92fc:	000a      	movs	r2, r1
    92fe:	4658      	mov	r0, fp
    9300:	1b5b      	subs	r3, r3, r5
    9302:	4098      	lsls	r0, r3
    9304:	40ea      	lsrs	r2, r5
    9306:	4099      	lsls	r1, r3
    9308:	4302      	orrs	r2, r0
    930a:	1e48      	subs	r0, r1, #1
    930c:	4181      	sbcs	r1, r0
    930e:	465e      	mov	r6, fp
    9310:	4311      	orrs	r1, r2
    9312:	40ee      	lsrs	r6, r5
    9314:	074b      	lsls	r3, r1, #29
    9316:	d009      	beq.n	932c <__aeabi_ddiv+0x558>
    9318:	230f      	movs	r3, #15
    931a:	400b      	ands	r3, r1
    931c:	2b04      	cmp	r3, #4
    931e:	d005      	beq.n	932c <__aeabi_ddiv+0x558>
    9320:	000b      	movs	r3, r1
    9322:	1d19      	adds	r1, r3, #4
    9324:	4299      	cmp	r1, r3
    9326:	419b      	sbcs	r3, r3
    9328:	425b      	negs	r3, r3
    932a:	18f6      	adds	r6, r6, r3
    932c:	0233      	lsls	r3, r6, #8
    932e:	d53c      	bpl.n	93aa <__aeabi_ddiv+0x5d6>
    9330:	4653      	mov	r3, sl
    9332:	2201      	movs	r2, #1
    9334:	2100      	movs	r1, #0
    9336:	401a      	ands	r2, r3
    9338:	2600      	movs	r6, #0
    933a:	2301      	movs	r3, #1
    933c:	4689      	mov	r9, r1
    933e:	e5af      	b.n	8ea0 <__aeabi_ddiv+0xcc>
    9340:	2302      	movs	r3, #2
    9342:	425b      	negs	r3, r3
    9344:	469c      	mov	ip, r3
    9346:	9c03      	ldr	r4, [sp, #12]
    9348:	44e3      	add	fp, ip
    934a:	46a4      	mov	ip, r4
    934c:	9b02      	ldr	r3, [sp, #8]
    934e:	4463      	add	r3, ip
    9350:	4698      	mov	r8, r3
    9352:	45a0      	cmp	r8, r4
    9354:	41b6      	sbcs	r6, r6
    9356:	4276      	negs	r6, r6
    9358:	19f6      	adds	r6, r6, r7
    935a:	9302      	str	r3, [sp, #8]
    935c:	18b2      	adds	r2, r6, r2
    935e:	e6b1      	b.n	90c4 <__aeabi_ddiv+0x2f0>
    9360:	9803      	ldr	r0, [sp, #12]
    9362:	1e8a      	subs	r2, r1, #2
    9364:	0041      	lsls	r1, r0, #1
    9366:	4281      	cmp	r1, r0
    9368:	41b6      	sbcs	r6, r6
    936a:	4276      	negs	r6, r6
    936c:	19f6      	adds	r6, r6, r7
    936e:	19ad      	adds	r5, r5, r6
    9370:	9103      	str	r1, [sp, #12]
    9372:	e761      	b.n	9238 <__aeabi_ddiv+0x464>
    9374:	221f      	movs	r2, #31
    9376:	4252      	negs	r2, r2
    9378:	1ad3      	subs	r3, r2, r3
    937a:	465a      	mov	r2, fp
    937c:	40da      	lsrs	r2, r3
    937e:	0013      	movs	r3, r2
    9380:	2d20      	cmp	r5, #32
    9382:	d029      	beq.n	93d8 <__aeabi_ddiv+0x604>
    9384:	2240      	movs	r2, #64	; 0x40
    9386:	4658      	mov	r0, fp
    9388:	1b55      	subs	r5, r2, r5
    938a:	40a8      	lsls	r0, r5
    938c:	4301      	orrs	r1, r0
    938e:	1e48      	subs	r0, r1, #1
    9390:	4181      	sbcs	r1, r0
    9392:	2007      	movs	r0, #7
    9394:	430b      	orrs	r3, r1
    9396:	4018      	ands	r0, r3
    9398:	2600      	movs	r6, #0
    939a:	2800      	cmp	r0, #0
    939c:	d009      	beq.n	93b2 <__aeabi_ddiv+0x5de>
    939e:	220f      	movs	r2, #15
    93a0:	2600      	movs	r6, #0
    93a2:	401a      	ands	r2, r3
    93a4:	0019      	movs	r1, r3
    93a6:	2a04      	cmp	r2, #4
    93a8:	d1bb      	bne.n	9322 <__aeabi_ddiv+0x54e>
    93aa:	000b      	movs	r3, r1
    93ac:	0770      	lsls	r0, r6, #29
    93ae:	0276      	lsls	r6, r6, #9
    93b0:	0b36      	lsrs	r6, r6, #12
    93b2:	08db      	lsrs	r3, r3, #3
    93b4:	4303      	orrs	r3, r0
    93b6:	4699      	mov	r9, r3
    93b8:	2201      	movs	r2, #1
    93ba:	4653      	mov	r3, sl
    93bc:	401a      	ands	r2, r3
    93be:	2300      	movs	r3, #0
    93c0:	e56e      	b.n	8ea0 <__aeabi_ddiv+0xcc>
    93c2:	9902      	ldr	r1, [sp, #8]
    93c4:	428d      	cmp	r5, r1
    93c6:	d8bb      	bhi.n	9340 <__aeabi_ddiv+0x56c>
    93c8:	469b      	mov	fp, r3
    93ca:	2600      	movs	r6, #0
    93cc:	e67b      	b.n	90c6 <__aeabi_ddiv+0x2f2>
    93ce:	9803      	ldr	r0, [sp, #12]
    93d0:	4298      	cmp	r0, r3
    93d2:	d3c5      	bcc.n	9360 <__aeabi_ddiv+0x58c>
    93d4:	0011      	movs	r1, r2
    93d6:	e732      	b.n	923e <__aeabi_ddiv+0x46a>
    93d8:	2000      	movs	r0, #0
    93da:	e7d7      	b.n	938c <__aeabi_ddiv+0x5b8>
    93dc:	2680      	movs	r6, #128	; 0x80
    93de:	465b      	mov	r3, fp
    93e0:	0336      	lsls	r6, r6, #12
    93e2:	431e      	orrs	r6, r3
    93e4:	0336      	lsls	r6, r6, #12
    93e6:	0b36      	lsrs	r6, r6, #12
    93e8:	9a00      	ldr	r2, [sp, #0]
    93ea:	4689      	mov	r9, r1
    93ec:	4b03      	ldr	r3, [pc, #12]	; (93fc <__aeabi_ddiv+0x628>)
    93ee:	e557      	b.n	8ea0 <__aeabi_ddiv+0xcc>
    93f0:	000003ff 	.word	0x000003ff
    93f4:	feffffff 	.word	0xfeffffff
    93f8:	000007fe 	.word	0x000007fe
    93fc:	000007ff 	.word	0x000007ff

00009400 <__eqdf2>:
    9400:	b5f0      	push	{r4, r5, r6, r7, lr}
    9402:	465f      	mov	r7, fp
    9404:	4656      	mov	r6, sl
    9406:	464d      	mov	r5, r9
    9408:	4644      	mov	r4, r8
    940a:	b4f0      	push	{r4, r5, r6, r7}
    940c:	031f      	lsls	r7, r3, #12
    940e:	005c      	lsls	r4, r3, #1
    9410:	0fdb      	lsrs	r3, r3, #31
    9412:	469a      	mov	sl, r3
    9414:	4b19      	ldr	r3, [pc, #100]	; (947c <__eqdf2+0x7c>)
    9416:	030e      	lsls	r6, r1, #12
    9418:	004d      	lsls	r5, r1, #1
    941a:	0fc9      	lsrs	r1, r1, #31
    941c:	4680      	mov	r8, r0
    941e:	0b36      	lsrs	r6, r6, #12
    9420:	0d6d      	lsrs	r5, r5, #21
    9422:	468b      	mov	fp, r1
    9424:	4691      	mov	r9, r2
    9426:	0b3f      	lsrs	r7, r7, #12
    9428:	0d64      	lsrs	r4, r4, #21
    942a:	429d      	cmp	r5, r3
    942c:	d019      	beq.n	9462 <__eqdf2+0x62>
    942e:	4b13      	ldr	r3, [pc, #76]	; (947c <__eqdf2+0x7c>)
    9430:	429c      	cmp	r4, r3
    9432:	d01b      	beq.n	946c <__eqdf2+0x6c>
    9434:	2301      	movs	r3, #1
    9436:	42a5      	cmp	r5, r4
    9438:	d006      	beq.n	9448 <__eqdf2+0x48>
    943a:	0018      	movs	r0, r3
    943c:	bc3c      	pop	{r2, r3, r4, r5}
    943e:	4690      	mov	r8, r2
    9440:	4699      	mov	r9, r3
    9442:	46a2      	mov	sl, r4
    9444:	46ab      	mov	fp, r5
    9446:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9448:	42be      	cmp	r6, r7
    944a:	d1f6      	bne.n	943a <__eqdf2+0x3a>
    944c:	45c8      	cmp	r8, r9
    944e:	d1f4      	bne.n	943a <__eqdf2+0x3a>
    9450:	45d3      	cmp	fp, sl
    9452:	d010      	beq.n	9476 <__eqdf2+0x76>
    9454:	2d00      	cmp	r5, #0
    9456:	d1f0      	bne.n	943a <__eqdf2+0x3a>
    9458:	4330      	orrs	r0, r6
    945a:	0003      	movs	r3, r0
    945c:	1e5a      	subs	r2, r3, #1
    945e:	4193      	sbcs	r3, r2
    9460:	e7eb      	b.n	943a <__eqdf2+0x3a>
    9462:	0031      	movs	r1, r6
    9464:	2301      	movs	r3, #1
    9466:	4301      	orrs	r1, r0
    9468:	d1e7      	bne.n	943a <__eqdf2+0x3a>
    946a:	e7e0      	b.n	942e <__eqdf2+0x2e>
    946c:	433a      	orrs	r2, r7
    946e:	2301      	movs	r3, #1
    9470:	2a00      	cmp	r2, #0
    9472:	d1e2      	bne.n	943a <__eqdf2+0x3a>
    9474:	e7de      	b.n	9434 <__eqdf2+0x34>
    9476:	2300      	movs	r3, #0
    9478:	e7df      	b.n	943a <__eqdf2+0x3a>
    947a:	46c0      	nop			; (mov r8, r8)
    947c:	000007ff 	.word	0x000007ff

00009480 <__gedf2>:
    9480:	b5f0      	push	{r4, r5, r6, r7, lr}
    9482:	465f      	mov	r7, fp
    9484:	4644      	mov	r4, r8
    9486:	4656      	mov	r6, sl
    9488:	464d      	mov	r5, r9
    948a:	b4f0      	push	{r4, r5, r6, r7}
    948c:	031f      	lsls	r7, r3, #12
    948e:	0b3c      	lsrs	r4, r7, #12
    9490:	4f2c      	ldr	r7, [pc, #176]	; (9544 <__gedf2+0xc4>)
    9492:	030e      	lsls	r6, r1, #12
    9494:	004d      	lsls	r5, r1, #1
    9496:	46a3      	mov	fp, r4
    9498:	005c      	lsls	r4, r3, #1
    949a:	4684      	mov	ip, r0
    949c:	0b36      	lsrs	r6, r6, #12
    949e:	0d6d      	lsrs	r5, r5, #21
    94a0:	0fc9      	lsrs	r1, r1, #31
    94a2:	4690      	mov	r8, r2
    94a4:	0d64      	lsrs	r4, r4, #21
    94a6:	0fdb      	lsrs	r3, r3, #31
    94a8:	42bd      	cmp	r5, r7
    94aa:	d02b      	beq.n	9504 <__gedf2+0x84>
    94ac:	4f25      	ldr	r7, [pc, #148]	; (9544 <__gedf2+0xc4>)
    94ae:	42bc      	cmp	r4, r7
    94b0:	d02e      	beq.n	9510 <__gedf2+0x90>
    94b2:	2d00      	cmp	r5, #0
    94b4:	d10e      	bne.n	94d4 <__gedf2+0x54>
    94b6:	4330      	orrs	r0, r6
    94b8:	0007      	movs	r7, r0
    94ba:	4681      	mov	r9, r0
    94bc:	4278      	negs	r0, r7
    94be:	4178      	adcs	r0, r7
    94c0:	2c00      	cmp	r4, #0
    94c2:	d117      	bne.n	94f4 <__gedf2+0x74>
    94c4:	465f      	mov	r7, fp
    94c6:	433a      	orrs	r2, r7
    94c8:	d114      	bne.n	94f4 <__gedf2+0x74>
    94ca:	464b      	mov	r3, r9
    94cc:	2000      	movs	r0, #0
    94ce:	2b00      	cmp	r3, #0
    94d0:	d00a      	beq.n	94e8 <__gedf2+0x68>
    94d2:	e006      	b.n	94e2 <__gedf2+0x62>
    94d4:	2c00      	cmp	r4, #0
    94d6:	d102      	bne.n	94de <__gedf2+0x5e>
    94d8:	4658      	mov	r0, fp
    94da:	4302      	orrs	r2, r0
    94dc:	d001      	beq.n	94e2 <__gedf2+0x62>
    94de:	4299      	cmp	r1, r3
    94e0:	d01a      	beq.n	9518 <__gedf2+0x98>
    94e2:	2301      	movs	r3, #1
    94e4:	4248      	negs	r0, r1
    94e6:	4318      	orrs	r0, r3
    94e8:	bc3c      	pop	{r2, r3, r4, r5}
    94ea:	4690      	mov	r8, r2
    94ec:	4699      	mov	r9, r3
    94ee:	46a2      	mov	sl, r4
    94f0:	46ab      	mov	fp, r5
    94f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    94f4:	2800      	cmp	r0, #0
    94f6:	d0f2      	beq.n	94de <__gedf2+0x5e>
    94f8:	4258      	negs	r0, r3
    94fa:	4158      	adcs	r0, r3
    94fc:	2201      	movs	r2, #1
    94fe:	4240      	negs	r0, r0
    9500:	4310      	orrs	r0, r2
    9502:	e7f1      	b.n	94e8 <__gedf2+0x68>
    9504:	0037      	movs	r7, r6
    9506:	4307      	orrs	r7, r0
    9508:	d0d0      	beq.n	94ac <__gedf2+0x2c>
    950a:	2002      	movs	r0, #2
    950c:	4240      	negs	r0, r0
    950e:	e7eb      	b.n	94e8 <__gedf2+0x68>
    9510:	465f      	mov	r7, fp
    9512:	4317      	orrs	r7, r2
    9514:	d0cd      	beq.n	94b2 <__gedf2+0x32>
    9516:	e7f8      	b.n	950a <__gedf2+0x8a>
    9518:	42a5      	cmp	r5, r4
    951a:	dce2      	bgt.n	94e2 <__gedf2+0x62>
    951c:	db05      	blt.n	952a <__gedf2+0xaa>
    951e:	455e      	cmp	r6, fp
    9520:	d8df      	bhi.n	94e2 <__gedf2+0x62>
    9522:	d008      	beq.n	9536 <__gedf2+0xb6>
    9524:	2000      	movs	r0, #0
    9526:	455e      	cmp	r6, fp
    9528:	d2de      	bcs.n	94e8 <__gedf2+0x68>
    952a:	4248      	negs	r0, r1
    952c:	4148      	adcs	r0, r1
    952e:	2301      	movs	r3, #1
    9530:	4240      	negs	r0, r0
    9532:	4318      	orrs	r0, r3
    9534:	e7d8      	b.n	94e8 <__gedf2+0x68>
    9536:	45c4      	cmp	ip, r8
    9538:	d8d3      	bhi.n	94e2 <__gedf2+0x62>
    953a:	2000      	movs	r0, #0
    953c:	45c4      	cmp	ip, r8
    953e:	d3f4      	bcc.n	952a <__gedf2+0xaa>
    9540:	e7d2      	b.n	94e8 <__gedf2+0x68>
    9542:	46c0      	nop			; (mov r8, r8)
    9544:	000007ff 	.word	0x000007ff

00009548 <__ledf2>:
    9548:	b5f0      	push	{r4, r5, r6, r7, lr}
    954a:	465f      	mov	r7, fp
    954c:	464d      	mov	r5, r9
    954e:	4644      	mov	r4, r8
    9550:	4656      	mov	r6, sl
    9552:	b4f0      	push	{r4, r5, r6, r7}
    9554:	031c      	lsls	r4, r3, #12
    9556:	0b24      	lsrs	r4, r4, #12
    9558:	46a4      	mov	ip, r4
    955a:	4c2f      	ldr	r4, [pc, #188]	; (9618 <__ledf2+0xd0>)
    955c:	030f      	lsls	r7, r1, #12
    955e:	004d      	lsls	r5, r1, #1
    9560:	005e      	lsls	r6, r3, #1
    9562:	0fc9      	lsrs	r1, r1, #31
    9564:	4680      	mov	r8, r0
    9566:	0b3f      	lsrs	r7, r7, #12
    9568:	0d6d      	lsrs	r5, r5, #21
    956a:	468b      	mov	fp, r1
    956c:	4691      	mov	r9, r2
    956e:	0d76      	lsrs	r6, r6, #21
    9570:	0fdb      	lsrs	r3, r3, #31
    9572:	42a5      	cmp	r5, r4
    9574:	d020      	beq.n	95b8 <__ledf2+0x70>
    9576:	4c28      	ldr	r4, [pc, #160]	; (9618 <__ledf2+0xd0>)
    9578:	42a6      	cmp	r6, r4
    957a:	d022      	beq.n	95c2 <__ledf2+0x7a>
    957c:	2d00      	cmp	r5, #0
    957e:	d112      	bne.n	95a6 <__ledf2+0x5e>
    9580:	4338      	orrs	r0, r7
    9582:	4244      	negs	r4, r0
    9584:	4144      	adcs	r4, r0
    9586:	2e00      	cmp	r6, #0
    9588:	d020      	beq.n	95cc <__ledf2+0x84>
    958a:	2c00      	cmp	r4, #0
    958c:	d00d      	beq.n	95aa <__ledf2+0x62>
    958e:	425c      	negs	r4, r3
    9590:	4163      	adcs	r3, r4
    9592:	2401      	movs	r4, #1
    9594:	425b      	negs	r3, r3
    9596:	431c      	orrs	r4, r3
    9598:	0020      	movs	r0, r4
    959a:	bc3c      	pop	{r2, r3, r4, r5}
    959c:	4690      	mov	r8, r2
    959e:	4699      	mov	r9, r3
    95a0:	46a2      	mov	sl, r4
    95a2:	46ab      	mov	fp, r5
    95a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    95a6:	2e00      	cmp	r6, #0
    95a8:	d017      	beq.n	95da <__ledf2+0x92>
    95aa:	455b      	cmp	r3, fp
    95ac:	d019      	beq.n	95e2 <__ledf2+0x9a>
    95ae:	465b      	mov	r3, fp
    95b0:	425c      	negs	r4, r3
    95b2:	2301      	movs	r3, #1
    95b4:	431c      	orrs	r4, r3
    95b6:	e7ef      	b.n	9598 <__ledf2+0x50>
    95b8:	0039      	movs	r1, r7
    95ba:	2402      	movs	r4, #2
    95bc:	4301      	orrs	r1, r0
    95be:	d1eb      	bne.n	9598 <__ledf2+0x50>
    95c0:	e7d9      	b.n	9576 <__ledf2+0x2e>
    95c2:	4661      	mov	r1, ip
    95c4:	2402      	movs	r4, #2
    95c6:	4311      	orrs	r1, r2
    95c8:	d1e6      	bne.n	9598 <__ledf2+0x50>
    95ca:	e7d7      	b.n	957c <__ledf2+0x34>
    95cc:	4661      	mov	r1, ip
    95ce:	430a      	orrs	r2, r1
    95d0:	d1db      	bne.n	958a <__ledf2+0x42>
    95d2:	2400      	movs	r4, #0
    95d4:	2800      	cmp	r0, #0
    95d6:	d0df      	beq.n	9598 <__ledf2+0x50>
    95d8:	e7e9      	b.n	95ae <__ledf2+0x66>
    95da:	4661      	mov	r1, ip
    95dc:	430a      	orrs	r2, r1
    95de:	d1e4      	bne.n	95aa <__ledf2+0x62>
    95e0:	e7e5      	b.n	95ae <__ledf2+0x66>
    95e2:	42b5      	cmp	r5, r6
    95e4:	dd03      	ble.n	95ee <__ledf2+0xa6>
    95e6:	2201      	movs	r2, #1
    95e8:	425c      	negs	r4, r3
    95ea:	4314      	orrs	r4, r2
    95ec:	e7d4      	b.n	9598 <__ledf2+0x50>
    95ee:	42b5      	cmp	r5, r6
    95f0:	dbcd      	blt.n	958e <__ledf2+0x46>
    95f2:	4567      	cmp	r7, ip
    95f4:	d8db      	bhi.n	95ae <__ledf2+0x66>
    95f6:	d009      	beq.n	960c <__ledf2+0xc4>
    95f8:	2400      	movs	r4, #0
    95fa:	4567      	cmp	r7, ip
    95fc:	d2cc      	bcs.n	9598 <__ledf2+0x50>
    95fe:	4659      	mov	r1, fp
    9600:	424c      	negs	r4, r1
    9602:	4161      	adcs	r1, r4
    9604:	2401      	movs	r4, #1
    9606:	4249      	negs	r1, r1
    9608:	430c      	orrs	r4, r1
    960a:	e7c5      	b.n	9598 <__ledf2+0x50>
    960c:	45c8      	cmp	r8, r9
    960e:	d8ce      	bhi.n	95ae <__ledf2+0x66>
    9610:	2400      	movs	r4, #0
    9612:	45c8      	cmp	r8, r9
    9614:	d3f3      	bcc.n	95fe <__ledf2+0xb6>
    9616:	e7bf      	b.n	9598 <__ledf2+0x50>
    9618:	000007ff 	.word	0x000007ff

0000961c <__aeabi_dmul>:
    961c:	b5f0      	push	{r4, r5, r6, r7, lr}
    961e:	465f      	mov	r7, fp
    9620:	4656      	mov	r6, sl
    9622:	464d      	mov	r5, r9
    9624:	4644      	mov	r4, r8
    9626:	b4f0      	push	{r4, r5, r6, r7}
    9628:	030d      	lsls	r5, r1, #12
    962a:	4699      	mov	r9, r3
    962c:	004e      	lsls	r6, r1, #1
    962e:	0b2b      	lsrs	r3, r5, #12
    9630:	b087      	sub	sp, #28
    9632:	0007      	movs	r7, r0
    9634:	4692      	mov	sl, r2
    9636:	4680      	mov	r8, r0
    9638:	469b      	mov	fp, r3
    963a:	0d76      	lsrs	r6, r6, #21
    963c:	0fcc      	lsrs	r4, r1, #31
    963e:	2e00      	cmp	r6, #0
    9640:	d069      	beq.n	9716 <__aeabi_dmul+0xfa>
    9642:	4b6d      	ldr	r3, [pc, #436]	; (97f8 <__aeabi_dmul+0x1dc>)
    9644:	429e      	cmp	r6, r3
    9646:	d035      	beq.n	96b4 <__aeabi_dmul+0x98>
    9648:	465b      	mov	r3, fp
    964a:	2280      	movs	r2, #128	; 0x80
    964c:	00dd      	lsls	r5, r3, #3
    964e:	0412      	lsls	r2, r2, #16
    9650:	0f43      	lsrs	r3, r0, #29
    9652:	4313      	orrs	r3, r2
    9654:	432b      	orrs	r3, r5
    9656:	469b      	mov	fp, r3
    9658:	00c3      	lsls	r3, r0, #3
    965a:	4698      	mov	r8, r3
    965c:	4b67      	ldr	r3, [pc, #412]	; (97fc <__aeabi_dmul+0x1e0>)
    965e:	2700      	movs	r7, #0
    9660:	469c      	mov	ip, r3
    9662:	2300      	movs	r3, #0
    9664:	4466      	add	r6, ip
    9666:	9301      	str	r3, [sp, #4]
    9668:	464a      	mov	r2, r9
    966a:	0315      	lsls	r5, r2, #12
    966c:	0050      	lsls	r0, r2, #1
    966e:	0fd2      	lsrs	r2, r2, #31
    9670:	4653      	mov	r3, sl
    9672:	0b2d      	lsrs	r5, r5, #12
    9674:	0d40      	lsrs	r0, r0, #21
    9676:	4691      	mov	r9, r2
    9678:	d100      	bne.n	967c <__aeabi_dmul+0x60>
    967a:	e076      	b.n	976a <__aeabi_dmul+0x14e>
    967c:	4a5e      	ldr	r2, [pc, #376]	; (97f8 <__aeabi_dmul+0x1dc>)
    967e:	4290      	cmp	r0, r2
    9680:	d06c      	beq.n	975c <__aeabi_dmul+0x140>
    9682:	2280      	movs	r2, #128	; 0x80
    9684:	0f5b      	lsrs	r3, r3, #29
    9686:	0412      	lsls	r2, r2, #16
    9688:	4313      	orrs	r3, r2
    968a:	4a5c      	ldr	r2, [pc, #368]	; (97fc <__aeabi_dmul+0x1e0>)
    968c:	00ed      	lsls	r5, r5, #3
    968e:	4694      	mov	ip, r2
    9690:	431d      	orrs	r5, r3
    9692:	4653      	mov	r3, sl
    9694:	2200      	movs	r2, #0
    9696:	00db      	lsls	r3, r3, #3
    9698:	4460      	add	r0, ip
    969a:	4649      	mov	r1, r9
    969c:	1836      	adds	r6, r6, r0
    969e:	1c70      	adds	r0, r6, #1
    96a0:	4061      	eors	r1, r4
    96a2:	9002      	str	r0, [sp, #8]
    96a4:	4317      	orrs	r7, r2
    96a6:	2f0f      	cmp	r7, #15
    96a8:	d900      	bls.n	96ac <__aeabi_dmul+0x90>
    96aa:	e0af      	b.n	980c <__aeabi_dmul+0x1f0>
    96ac:	4854      	ldr	r0, [pc, #336]	; (9800 <__aeabi_dmul+0x1e4>)
    96ae:	00bf      	lsls	r7, r7, #2
    96b0:	59c7      	ldr	r7, [r0, r7]
    96b2:	46bf      	mov	pc, r7
    96b4:	465b      	mov	r3, fp
    96b6:	431f      	orrs	r7, r3
    96b8:	d000      	beq.n	96bc <__aeabi_dmul+0xa0>
    96ba:	e088      	b.n	97ce <__aeabi_dmul+0x1b2>
    96bc:	2300      	movs	r3, #0
    96be:	469b      	mov	fp, r3
    96c0:	4698      	mov	r8, r3
    96c2:	3302      	adds	r3, #2
    96c4:	2708      	movs	r7, #8
    96c6:	9301      	str	r3, [sp, #4]
    96c8:	e7ce      	b.n	9668 <__aeabi_dmul+0x4c>
    96ca:	4649      	mov	r1, r9
    96cc:	2a02      	cmp	r2, #2
    96ce:	d06a      	beq.n	97a6 <__aeabi_dmul+0x18a>
    96d0:	2a03      	cmp	r2, #3
    96d2:	d100      	bne.n	96d6 <__aeabi_dmul+0xba>
    96d4:	e209      	b.n	9aea <__aeabi_dmul+0x4ce>
    96d6:	2a01      	cmp	r2, #1
    96d8:	d000      	beq.n	96dc <__aeabi_dmul+0xc0>
    96da:	e1bb      	b.n	9a54 <__aeabi_dmul+0x438>
    96dc:	4011      	ands	r1, r2
    96de:	2200      	movs	r2, #0
    96e0:	2300      	movs	r3, #0
    96e2:	2500      	movs	r5, #0
    96e4:	4690      	mov	r8, r2
    96e6:	b2cc      	uxtb	r4, r1
    96e8:	2100      	movs	r1, #0
    96ea:	032d      	lsls	r5, r5, #12
    96ec:	0d0a      	lsrs	r2, r1, #20
    96ee:	0512      	lsls	r2, r2, #20
    96f0:	0b2d      	lsrs	r5, r5, #12
    96f2:	4315      	orrs	r5, r2
    96f4:	4a43      	ldr	r2, [pc, #268]	; (9804 <__aeabi_dmul+0x1e8>)
    96f6:	051b      	lsls	r3, r3, #20
    96f8:	4015      	ands	r5, r2
    96fa:	431d      	orrs	r5, r3
    96fc:	006d      	lsls	r5, r5, #1
    96fe:	07e4      	lsls	r4, r4, #31
    9700:	086d      	lsrs	r5, r5, #1
    9702:	4325      	orrs	r5, r4
    9704:	4640      	mov	r0, r8
    9706:	0029      	movs	r1, r5
    9708:	b007      	add	sp, #28
    970a:	bc3c      	pop	{r2, r3, r4, r5}
    970c:	4690      	mov	r8, r2
    970e:	4699      	mov	r9, r3
    9710:	46a2      	mov	sl, r4
    9712:	46ab      	mov	fp, r5
    9714:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9716:	4303      	orrs	r3, r0
    9718:	d052      	beq.n	97c0 <__aeabi_dmul+0x1a4>
    971a:	465b      	mov	r3, fp
    971c:	2b00      	cmp	r3, #0
    971e:	d100      	bne.n	9722 <__aeabi_dmul+0x106>
    9720:	e18a      	b.n	9a38 <__aeabi_dmul+0x41c>
    9722:	4658      	mov	r0, fp
    9724:	f000 fef8 	bl	a518 <__clzsi2>
    9728:	0003      	movs	r3, r0
    972a:	3b0b      	subs	r3, #11
    972c:	2b1c      	cmp	r3, #28
    972e:	dd00      	ble.n	9732 <__aeabi_dmul+0x116>
    9730:	e17b      	b.n	9a2a <__aeabi_dmul+0x40e>
    9732:	221d      	movs	r2, #29
    9734:	1ad3      	subs	r3, r2, r3
    9736:	003a      	movs	r2, r7
    9738:	0001      	movs	r1, r0
    973a:	465d      	mov	r5, fp
    973c:	40da      	lsrs	r2, r3
    973e:	3908      	subs	r1, #8
    9740:	408d      	lsls	r5, r1
    9742:	0013      	movs	r3, r2
    9744:	408f      	lsls	r7, r1
    9746:	432b      	orrs	r3, r5
    9748:	469b      	mov	fp, r3
    974a:	46b8      	mov	r8, r7
    974c:	4b2e      	ldr	r3, [pc, #184]	; (9808 <__aeabi_dmul+0x1ec>)
    974e:	2700      	movs	r7, #0
    9750:	469c      	mov	ip, r3
    9752:	2300      	movs	r3, #0
    9754:	4460      	add	r0, ip
    9756:	4246      	negs	r6, r0
    9758:	9301      	str	r3, [sp, #4]
    975a:	e785      	b.n	9668 <__aeabi_dmul+0x4c>
    975c:	4652      	mov	r2, sl
    975e:	432a      	orrs	r2, r5
    9760:	d12c      	bne.n	97bc <__aeabi_dmul+0x1a0>
    9762:	2500      	movs	r5, #0
    9764:	2300      	movs	r3, #0
    9766:	2202      	movs	r2, #2
    9768:	e797      	b.n	969a <__aeabi_dmul+0x7e>
    976a:	4652      	mov	r2, sl
    976c:	432a      	orrs	r2, r5
    976e:	d021      	beq.n	97b4 <__aeabi_dmul+0x198>
    9770:	2d00      	cmp	r5, #0
    9772:	d100      	bne.n	9776 <__aeabi_dmul+0x15a>
    9774:	e154      	b.n	9a20 <__aeabi_dmul+0x404>
    9776:	0028      	movs	r0, r5
    9778:	f000 fece 	bl	a518 <__clzsi2>
    977c:	0003      	movs	r3, r0
    977e:	3b0b      	subs	r3, #11
    9780:	2b1c      	cmp	r3, #28
    9782:	dd00      	ble.n	9786 <__aeabi_dmul+0x16a>
    9784:	e146      	b.n	9a14 <__aeabi_dmul+0x3f8>
    9786:	211d      	movs	r1, #29
    9788:	1acb      	subs	r3, r1, r3
    978a:	4651      	mov	r1, sl
    978c:	0002      	movs	r2, r0
    978e:	40d9      	lsrs	r1, r3
    9790:	4653      	mov	r3, sl
    9792:	3a08      	subs	r2, #8
    9794:	4095      	lsls	r5, r2
    9796:	4093      	lsls	r3, r2
    9798:	430d      	orrs	r5, r1
    979a:	4a1b      	ldr	r2, [pc, #108]	; (9808 <__aeabi_dmul+0x1ec>)
    979c:	4694      	mov	ip, r2
    979e:	4460      	add	r0, ip
    97a0:	4240      	negs	r0, r0
    97a2:	2200      	movs	r2, #0
    97a4:	e779      	b.n	969a <__aeabi_dmul+0x7e>
    97a6:	2401      	movs	r4, #1
    97a8:	2200      	movs	r2, #0
    97aa:	400c      	ands	r4, r1
    97ac:	4b12      	ldr	r3, [pc, #72]	; (97f8 <__aeabi_dmul+0x1dc>)
    97ae:	2500      	movs	r5, #0
    97b0:	4690      	mov	r8, r2
    97b2:	e799      	b.n	96e8 <__aeabi_dmul+0xcc>
    97b4:	2500      	movs	r5, #0
    97b6:	2300      	movs	r3, #0
    97b8:	2201      	movs	r2, #1
    97ba:	e76e      	b.n	969a <__aeabi_dmul+0x7e>
    97bc:	2203      	movs	r2, #3
    97be:	e76c      	b.n	969a <__aeabi_dmul+0x7e>
    97c0:	2300      	movs	r3, #0
    97c2:	469b      	mov	fp, r3
    97c4:	4698      	mov	r8, r3
    97c6:	3301      	adds	r3, #1
    97c8:	2704      	movs	r7, #4
    97ca:	9301      	str	r3, [sp, #4]
    97cc:	e74c      	b.n	9668 <__aeabi_dmul+0x4c>
    97ce:	2303      	movs	r3, #3
    97d0:	270c      	movs	r7, #12
    97d2:	9301      	str	r3, [sp, #4]
    97d4:	e748      	b.n	9668 <__aeabi_dmul+0x4c>
    97d6:	2300      	movs	r3, #0
    97d8:	2580      	movs	r5, #128	; 0x80
    97da:	4698      	mov	r8, r3
    97dc:	2400      	movs	r4, #0
    97de:	032d      	lsls	r5, r5, #12
    97e0:	4b05      	ldr	r3, [pc, #20]	; (97f8 <__aeabi_dmul+0x1dc>)
    97e2:	e781      	b.n	96e8 <__aeabi_dmul+0xcc>
    97e4:	465d      	mov	r5, fp
    97e6:	4643      	mov	r3, r8
    97e8:	9a01      	ldr	r2, [sp, #4]
    97ea:	e76f      	b.n	96cc <__aeabi_dmul+0xb0>
    97ec:	465d      	mov	r5, fp
    97ee:	4643      	mov	r3, r8
    97f0:	0021      	movs	r1, r4
    97f2:	9a01      	ldr	r2, [sp, #4]
    97f4:	e76a      	b.n	96cc <__aeabi_dmul+0xb0>
    97f6:	46c0      	nop			; (mov r8, r8)
    97f8:	000007ff 	.word	0x000007ff
    97fc:	fffffc01 	.word	0xfffffc01
    9800:	0000a938 	.word	0x0000a938
    9804:	800fffff 	.word	0x800fffff
    9808:	000003f3 	.word	0x000003f3
    980c:	4642      	mov	r2, r8
    980e:	0c12      	lsrs	r2, r2, #16
    9810:	4691      	mov	r9, r2
    9812:	0c1a      	lsrs	r2, r3, #16
    9814:	4694      	mov	ip, r2
    9816:	4642      	mov	r2, r8
    9818:	0417      	lsls	r7, r2, #16
    981a:	464a      	mov	r2, r9
    981c:	041b      	lsls	r3, r3, #16
    981e:	0c1b      	lsrs	r3, r3, #16
    9820:	435a      	muls	r2, r3
    9822:	4660      	mov	r0, ip
    9824:	4690      	mov	r8, r2
    9826:	464a      	mov	r2, r9
    9828:	4342      	muls	r2, r0
    982a:	0010      	movs	r0, r2
    982c:	9203      	str	r2, [sp, #12]
    982e:	4662      	mov	r2, ip
    9830:	001c      	movs	r4, r3
    9832:	0c3f      	lsrs	r7, r7, #16
    9834:	437a      	muls	r2, r7
    9836:	437c      	muls	r4, r7
    9838:	4442      	add	r2, r8
    983a:	9201      	str	r2, [sp, #4]
    983c:	0c22      	lsrs	r2, r4, #16
    983e:	4692      	mov	sl, r2
    9840:	9a01      	ldr	r2, [sp, #4]
    9842:	4452      	add	r2, sl
    9844:	4590      	cmp	r8, r2
    9846:	d906      	bls.n	9856 <__aeabi_dmul+0x23a>
    9848:	4682      	mov	sl, r0
    984a:	2080      	movs	r0, #128	; 0x80
    984c:	0240      	lsls	r0, r0, #9
    984e:	4680      	mov	r8, r0
    9850:	44c2      	add	sl, r8
    9852:	4650      	mov	r0, sl
    9854:	9003      	str	r0, [sp, #12]
    9856:	0c10      	lsrs	r0, r2, #16
    9858:	9004      	str	r0, [sp, #16]
    985a:	4648      	mov	r0, r9
    985c:	0424      	lsls	r4, r4, #16
    985e:	0c24      	lsrs	r4, r4, #16
    9860:	0412      	lsls	r2, r2, #16
    9862:	1912      	adds	r2, r2, r4
    9864:	9205      	str	r2, [sp, #20]
    9866:	0c2a      	lsrs	r2, r5, #16
    9868:	042d      	lsls	r5, r5, #16
    986a:	0c2d      	lsrs	r5, r5, #16
    986c:	4368      	muls	r0, r5
    986e:	002c      	movs	r4, r5
    9870:	4682      	mov	sl, r0
    9872:	4648      	mov	r0, r9
    9874:	437c      	muls	r4, r7
    9876:	4350      	muls	r0, r2
    9878:	4681      	mov	r9, r0
    987a:	0c20      	lsrs	r0, r4, #16
    987c:	4680      	mov	r8, r0
    987e:	4357      	muls	r7, r2
    9880:	4457      	add	r7, sl
    9882:	4447      	add	r7, r8
    9884:	45ba      	cmp	sl, r7
    9886:	d903      	bls.n	9890 <__aeabi_dmul+0x274>
    9888:	2080      	movs	r0, #128	; 0x80
    988a:	0240      	lsls	r0, r0, #9
    988c:	4680      	mov	r8, r0
    988e:	44c1      	add	r9, r8
    9890:	0c38      	lsrs	r0, r7, #16
    9892:	043f      	lsls	r7, r7, #16
    9894:	46b8      	mov	r8, r7
    9896:	4448      	add	r0, r9
    9898:	0424      	lsls	r4, r4, #16
    989a:	0c24      	lsrs	r4, r4, #16
    989c:	9001      	str	r0, [sp, #4]
    989e:	9804      	ldr	r0, [sp, #16]
    98a0:	44a0      	add	r8, r4
    98a2:	4440      	add	r0, r8
    98a4:	9004      	str	r0, [sp, #16]
    98a6:	4658      	mov	r0, fp
    98a8:	0c00      	lsrs	r0, r0, #16
    98aa:	4681      	mov	r9, r0
    98ac:	4658      	mov	r0, fp
    98ae:	0404      	lsls	r4, r0, #16
    98b0:	0c20      	lsrs	r0, r4, #16
    98b2:	4682      	mov	sl, r0
    98b4:	0007      	movs	r7, r0
    98b6:	4648      	mov	r0, r9
    98b8:	435f      	muls	r7, r3
    98ba:	464c      	mov	r4, r9
    98bc:	4343      	muls	r3, r0
    98be:	4660      	mov	r0, ip
    98c0:	4360      	muls	r0, r4
    98c2:	4664      	mov	r4, ip
    98c4:	4683      	mov	fp, r0
    98c6:	4650      	mov	r0, sl
    98c8:	4344      	muls	r4, r0
    98ca:	0c38      	lsrs	r0, r7, #16
    98cc:	4684      	mov	ip, r0
    98ce:	18e4      	adds	r4, r4, r3
    98d0:	4464      	add	r4, ip
    98d2:	42a3      	cmp	r3, r4
    98d4:	d903      	bls.n	98de <__aeabi_dmul+0x2c2>
    98d6:	2380      	movs	r3, #128	; 0x80
    98d8:	025b      	lsls	r3, r3, #9
    98da:	469c      	mov	ip, r3
    98dc:	44e3      	add	fp, ip
    98de:	4648      	mov	r0, r9
    98e0:	043f      	lsls	r7, r7, #16
    98e2:	0c23      	lsrs	r3, r4, #16
    98e4:	0c3f      	lsrs	r7, r7, #16
    98e6:	0424      	lsls	r4, r4, #16
    98e8:	19e4      	adds	r4, r4, r7
    98ea:	4657      	mov	r7, sl
    98ec:	4368      	muls	r0, r5
    98ee:	436f      	muls	r7, r5
    98f0:	4684      	mov	ip, r0
    98f2:	464d      	mov	r5, r9
    98f4:	4650      	mov	r0, sl
    98f6:	4355      	muls	r5, r2
    98f8:	4342      	muls	r2, r0
    98fa:	0c38      	lsrs	r0, r7, #16
    98fc:	4681      	mov	r9, r0
    98fe:	4462      	add	r2, ip
    9900:	444a      	add	r2, r9
    9902:	445b      	add	r3, fp
    9904:	4594      	cmp	ip, r2
    9906:	d903      	bls.n	9910 <__aeabi_dmul+0x2f4>
    9908:	2080      	movs	r0, #128	; 0x80
    990a:	0240      	lsls	r0, r0, #9
    990c:	4684      	mov	ip, r0
    990e:	4465      	add	r5, ip
    9910:	9803      	ldr	r0, [sp, #12]
    9912:	043f      	lsls	r7, r7, #16
    9914:	4683      	mov	fp, r0
    9916:	9804      	ldr	r0, [sp, #16]
    9918:	0c3f      	lsrs	r7, r7, #16
    991a:	4684      	mov	ip, r0
    991c:	44e3      	add	fp, ip
    991e:	45c3      	cmp	fp, r8
    9920:	4180      	sbcs	r0, r0
    9922:	4240      	negs	r0, r0
    9924:	4682      	mov	sl, r0
    9926:	0410      	lsls	r0, r2, #16
    9928:	4684      	mov	ip, r0
    992a:	9801      	ldr	r0, [sp, #4]
    992c:	4467      	add	r7, ip
    992e:	4684      	mov	ip, r0
    9930:	4467      	add	r7, ip
    9932:	44a3      	add	fp, r4
    9934:	46bc      	mov	ip, r7
    9936:	45a3      	cmp	fp, r4
    9938:	41a4      	sbcs	r4, r4
    993a:	4699      	mov	r9, r3
    993c:	44d4      	add	ip, sl
    993e:	4264      	negs	r4, r4
    9940:	4287      	cmp	r7, r0
    9942:	41bf      	sbcs	r7, r7
    9944:	45d4      	cmp	ip, sl
    9946:	4180      	sbcs	r0, r0
    9948:	44e1      	add	r9, ip
    994a:	46a0      	mov	r8, r4
    994c:	4599      	cmp	r9, r3
    994e:	419b      	sbcs	r3, r3
    9950:	427f      	negs	r7, r7
    9952:	4240      	negs	r0, r0
    9954:	44c8      	add	r8, r9
    9956:	4307      	orrs	r7, r0
    9958:	0c12      	lsrs	r2, r2, #16
    995a:	18ba      	adds	r2, r7, r2
    995c:	45a0      	cmp	r8, r4
    995e:	41a4      	sbcs	r4, r4
    9960:	425f      	negs	r7, r3
    9962:	003b      	movs	r3, r7
    9964:	4264      	negs	r4, r4
    9966:	4323      	orrs	r3, r4
    9968:	18d7      	adds	r7, r2, r3
    996a:	4643      	mov	r3, r8
    996c:	197d      	adds	r5, r7, r5
    996e:	0ddb      	lsrs	r3, r3, #23
    9970:	026d      	lsls	r5, r5, #9
    9972:	431d      	orrs	r5, r3
    9974:	465b      	mov	r3, fp
    9976:	025a      	lsls	r2, r3, #9
    9978:	9b05      	ldr	r3, [sp, #20]
    997a:	431a      	orrs	r2, r3
    997c:	1e53      	subs	r3, r2, #1
    997e:	419a      	sbcs	r2, r3
    9980:	465b      	mov	r3, fp
    9982:	0ddb      	lsrs	r3, r3, #23
    9984:	431a      	orrs	r2, r3
    9986:	4643      	mov	r3, r8
    9988:	025b      	lsls	r3, r3, #9
    998a:	4313      	orrs	r3, r2
    998c:	01ea      	lsls	r2, r5, #7
    998e:	d507      	bpl.n	99a0 <__aeabi_dmul+0x384>
    9990:	2201      	movs	r2, #1
    9992:	085c      	lsrs	r4, r3, #1
    9994:	4013      	ands	r3, r2
    9996:	4323      	orrs	r3, r4
    9998:	07ea      	lsls	r2, r5, #31
    999a:	9e02      	ldr	r6, [sp, #8]
    999c:	4313      	orrs	r3, r2
    999e:	086d      	lsrs	r5, r5, #1
    99a0:	4a57      	ldr	r2, [pc, #348]	; (9b00 <__aeabi_dmul+0x4e4>)
    99a2:	18b2      	adds	r2, r6, r2
    99a4:	2a00      	cmp	r2, #0
    99a6:	dd4b      	ble.n	9a40 <__aeabi_dmul+0x424>
    99a8:	0758      	lsls	r0, r3, #29
    99aa:	d009      	beq.n	99c0 <__aeabi_dmul+0x3a4>
    99ac:	200f      	movs	r0, #15
    99ae:	4018      	ands	r0, r3
    99b0:	2804      	cmp	r0, #4
    99b2:	d005      	beq.n	99c0 <__aeabi_dmul+0x3a4>
    99b4:	1d18      	adds	r0, r3, #4
    99b6:	4298      	cmp	r0, r3
    99b8:	419b      	sbcs	r3, r3
    99ba:	425b      	negs	r3, r3
    99bc:	18ed      	adds	r5, r5, r3
    99be:	0003      	movs	r3, r0
    99c0:	01e8      	lsls	r0, r5, #7
    99c2:	d504      	bpl.n	99ce <__aeabi_dmul+0x3b2>
    99c4:	4a4f      	ldr	r2, [pc, #316]	; (9b04 <__aeabi_dmul+0x4e8>)
    99c6:	4015      	ands	r5, r2
    99c8:	2280      	movs	r2, #128	; 0x80
    99ca:	00d2      	lsls	r2, r2, #3
    99cc:	18b2      	adds	r2, r6, r2
    99ce:	484e      	ldr	r0, [pc, #312]	; (9b08 <__aeabi_dmul+0x4ec>)
    99d0:	4282      	cmp	r2, r0
    99d2:	dd00      	ble.n	99d6 <__aeabi_dmul+0x3ba>
    99d4:	e6e7      	b.n	97a6 <__aeabi_dmul+0x18a>
    99d6:	2401      	movs	r4, #1
    99d8:	08db      	lsrs	r3, r3, #3
    99da:	0768      	lsls	r0, r5, #29
    99dc:	4318      	orrs	r0, r3
    99de:	026d      	lsls	r5, r5, #9
    99e0:	0553      	lsls	r3, r2, #21
    99e2:	4680      	mov	r8, r0
    99e4:	0b2d      	lsrs	r5, r5, #12
    99e6:	0d5b      	lsrs	r3, r3, #21
    99e8:	400c      	ands	r4, r1
    99ea:	e67d      	b.n	96e8 <__aeabi_dmul+0xcc>
    99ec:	2280      	movs	r2, #128	; 0x80
    99ee:	4659      	mov	r1, fp
    99f0:	0312      	lsls	r2, r2, #12
    99f2:	4211      	tst	r1, r2
    99f4:	d008      	beq.n	9a08 <__aeabi_dmul+0x3ec>
    99f6:	4215      	tst	r5, r2
    99f8:	d106      	bne.n	9a08 <__aeabi_dmul+0x3ec>
    99fa:	4315      	orrs	r5, r2
    99fc:	032d      	lsls	r5, r5, #12
    99fe:	4698      	mov	r8, r3
    9a00:	0b2d      	lsrs	r5, r5, #12
    9a02:	464c      	mov	r4, r9
    9a04:	4b41      	ldr	r3, [pc, #260]	; (9b0c <__aeabi_dmul+0x4f0>)
    9a06:	e66f      	b.n	96e8 <__aeabi_dmul+0xcc>
    9a08:	465d      	mov	r5, fp
    9a0a:	4315      	orrs	r5, r2
    9a0c:	032d      	lsls	r5, r5, #12
    9a0e:	0b2d      	lsrs	r5, r5, #12
    9a10:	4b3e      	ldr	r3, [pc, #248]	; (9b0c <__aeabi_dmul+0x4f0>)
    9a12:	e669      	b.n	96e8 <__aeabi_dmul+0xcc>
    9a14:	0003      	movs	r3, r0
    9a16:	4655      	mov	r5, sl
    9a18:	3b28      	subs	r3, #40	; 0x28
    9a1a:	409d      	lsls	r5, r3
    9a1c:	2300      	movs	r3, #0
    9a1e:	e6bc      	b.n	979a <__aeabi_dmul+0x17e>
    9a20:	4650      	mov	r0, sl
    9a22:	f000 fd79 	bl	a518 <__clzsi2>
    9a26:	3020      	adds	r0, #32
    9a28:	e6a8      	b.n	977c <__aeabi_dmul+0x160>
    9a2a:	0003      	movs	r3, r0
    9a2c:	3b28      	subs	r3, #40	; 0x28
    9a2e:	409f      	lsls	r7, r3
    9a30:	2300      	movs	r3, #0
    9a32:	46bb      	mov	fp, r7
    9a34:	4698      	mov	r8, r3
    9a36:	e689      	b.n	974c <__aeabi_dmul+0x130>
    9a38:	f000 fd6e 	bl	a518 <__clzsi2>
    9a3c:	3020      	adds	r0, #32
    9a3e:	e673      	b.n	9728 <__aeabi_dmul+0x10c>
    9a40:	2401      	movs	r4, #1
    9a42:	1aa6      	subs	r6, r4, r2
    9a44:	2e38      	cmp	r6, #56	; 0x38
    9a46:	dd07      	ble.n	9a58 <__aeabi_dmul+0x43c>
    9a48:	2200      	movs	r2, #0
    9a4a:	400c      	ands	r4, r1
    9a4c:	2300      	movs	r3, #0
    9a4e:	2500      	movs	r5, #0
    9a50:	4690      	mov	r8, r2
    9a52:	e649      	b.n	96e8 <__aeabi_dmul+0xcc>
    9a54:	9e02      	ldr	r6, [sp, #8]
    9a56:	e7a3      	b.n	99a0 <__aeabi_dmul+0x384>
    9a58:	2e1f      	cmp	r6, #31
    9a5a:	dc20      	bgt.n	9a9e <__aeabi_dmul+0x482>
    9a5c:	2220      	movs	r2, #32
    9a5e:	002c      	movs	r4, r5
    9a60:	0018      	movs	r0, r3
    9a62:	1b92      	subs	r2, r2, r6
    9a64:	40f0      	lsrs	r0, r6
    9a66:	4094      	lsls	r4, r2
    9a68:	4093      	lsls	r3, r2
    9a6a:	4304      	orrs	r4, r0
    9a6c:	1e58      	subs	r0, r3, #1
    9a6e:	4183      	sbcs	r3, r0
    9a70:	431c      	orrs	r4, r3
    9a72:	40f5      	lsrs	r5, r6
    9a74:	0763      	lsls	r3, r4, #29
    9a76:	d009      	beq.n	9a8c <__aeabi_dmul+0x470>
    9a78:	230f      	movs	r3, #15
    9a7a:	4023      	ands	r3, r4
    9a7c:	2b04      	cmp	r3, #4
    9a7e:	d005      	beq.n	9a8c <__aeabi_dmul+0x470>
    9a80:	0023      	movs	r3, r4
    9a82:	1d1c      	adds	r4, r3, #4
    9a84:	429c      	cmp	r4, r3
    9a86:	4192      	sbcs	r2, r2
    9a88:	4252      	negs	r2, r2
    9a8a:	18ad      	adds	r5, r5, r2
    9a8c:	022b      	lsls	r3, r5, #8
    9a8e:	d51f      	bpl.n	9ad0 <__aeabi_dmul+0x4b4>
    9a90:	2401      	movs	r4, #1
    9a92:	2200      	movs	r2, #0
    9a94:	400c      	ands	r4, r1
    9a96:	2301      	movs	r3, #1
    9a98:	2500      	movs	r5, #0
    9a9a:	4690      	mov	r8, r2
    9a9c:	e624      	b.n	96e8 <__aeabi_dmul+0xcc>
    9a9e:	201f      	movs	r0, #31
    9aa0:	002c      	movs	r4, r5
    9aa2:	4240      	negs	r0, r0
    9aa4:	1a82      	subs	r2, r0, r2
    9aa6:	40d4      	lsrs	r4, r2
    9aa8:	2e20      	cmp	r6, #32
    9aaa:	d01c      	beq.n	9ae6 <__aeabi_dmul+0x4ca>
    9aac:	2240      	movs	r2, #64	; 0x40
    9aae:	1b96      	subs	r6, r2, r6
    9ab0:	40b5      	lsls	r5, r6
    9ab2:	432b      	orrs	r3, r5
    9ab4:	1e58      	subs	r0, r3, #1
    9ab6:	4183      	sbcs	r3, r0
    9ab8:	2007      	movs	r0, #7
    9aba:	4323      	orrs	r3, r4
    9abc:	4018      	ands	r0, r3
    9abe:	2500      	movs	r5, #0
    9ac0:	2800      	cmp	r0, #0
    9ac2:	d009      	beq.n	9ad8 <__aeabi_dmul+0x4bc>
    9ac4:	220f      	movs	r2, #15
    9ac6:	2500      	movs	r5, #0
    9ac8:	401a      	ands	r2, r3
    9aca:	001c      	movs	r4, r3
    9acc:	2a04      	cmp	r2, #4
    9ace:	d1d8      	bne.n	9a82 <__aeabi_dmul+0x466>
    9ad0:	0023      	movs	r3, r4
    9ad2:	0768      	lsls	r0, r5, #29
    9ad4:	026d      	lsls	r5, r5, #9
    9ad6:	0b2d      	lsrs	r5, r5, #12
    9ad8:	2401      	movs	r4, #1
    9ada:	08db      	lsrs	r3, r3, #3
    9adc:	4303      	orrs	r3, r0
    9ade:	4698      	mov	r8, r3
    9ae0:	400c      	ands	r4, r1
    9ae2:	2300      	movs	r3, #0
    9ae4:	e600      	b.n	96e8 <__aeabi_dmul+0xcc>
    9ae6:	2500      	movs	r5, #0
    9ae8:	e7e3      	b.n	9ab2 <__aeabi_dmul+0x496>
    9aea:	2280      	movs	r2, #128	; 0x80
    9aec:	2401      	movs	r4, #1
    9aee:	0312      	lsls	r2, r2, #12
    9af0:	4315      	orrs	r5, r2
    9af2:	032d      	lsls	r5, r5, #12
    9af4:	4698      	mov	r8, r3
    9af6:	0b2d      	lsrs	r5, r5, #12
    9af8:	400c      	ands	r4, r1
    9afa:	4b04      	ldr	r3, [pc, #16]	; (9b0c <__aeabi_dmul+0x4f0>)
    9afc:	e5f4      	b.n	96e8 <__aeabi_dmul+0xcc>
    9afe:	46c0      	nop			; (mov r8, r8)
    9b00:	000003ff 	.word	0x000003ff
    9b04:	feffffff 	.word	0xfeffffff
    9b08:	000007fe 	.word	0x000007fe
    9b0c:	000007ff 	.word	0x000007ff

00009b10 <__aeabi_dsub>:
    9b10:	b5f0      	push	{r4, r5, r6, r7, lr}
    9b12:	4657      	mov	r7, sl
    9b14:	464e      	mov	r6, r9
    9b16:	4645      	mov	r5, r8
    9b18:	b4e0      	push	{r5, r6, r7}
    9b1a:	000e      	movs	r6, r1
    9b1c:	0011      	movs	r1, r2
    9b1e:	0ff2      	lsrs	r2, r6, #31
    9b20:	4692      	mov	sl, r2
    9b22:	00c5      	lsls	r5, r0, #3
    9b24:	0f42      	lsrs	r2, r0, #29
    9b26:	0318      	lsls	r0, r3, #12
    9b28:	0337      	lsls	r7, r6, #12
    9b2a:	0074      	lsls	r4, r6, #1
    9b2c:	0a40      	lsrs	r0, r0, #9
    9b2e:	0f4e      	lsrs	r6, r1, #29
    9b30:	0a7f      	lsrs	r7, r7, #9
    9b32:	4330      	orrs	r0, r6
    9b34:	4ecf      	ldr	r6, [pc, #828]	; (9e74 <__aeabi_dsub+0x364>)
    9b36:	4317      	orrs	r7, r2
    9b38:	005a      	lsls	r2, r3, #1
    9b3a:	0d64      	lsrs	r4, r4, #21
    9b3c:	0d52      	lsrs	r2, r2, #21
    9b3e:	0fdb      	lsrs	r3, r3, #31
    9b40:	00c9      	lsls	r1, r1, #3
    9b42:	42b2      	cmp	r2, r6
    9b44:	d100      	bne.n	9b48 <__aeabi_dsub+0x38>
    9b46:	e0e5      	b.n	9d14 <__aeabi_dsub+0x204>
    9b48:	2601      	movs	r6, #1
    9b4a:	4073      	eors	r3, r6
    9b4c:	1aa6      	subs	r6, r4, r2
    9b4e:	46b4      	mov	ip, r6
    9b50:	4553      	cmp	r3, sl
    9b52:	d100      	bne.n	9b56 <__aeabi_dsub+0x46>
    9b54:	e0af      	b.n	9cb6 <__aeabi_dsub+0x1a6>
    9b56:	2e00      	cmp	r6, #0
    9b58:	dc00      	bgt.n	9b5c <__aeabi_dsub+0x4c>
    9b5a:	e10d      	b.n	9d78 <__aeabi_dsub+0x268>
    9b5c:	2a00      	cmp	r2, #0
    9b5e:	d13a      	bne.n	9bd6 <__aeabi_dsub+0xc6>
    9b60:	0003      	movs	r3, r0
    9b62:	430b      	orrs	r3, r1
    9b64:	d000      	beq.n	9b68 <__aeabi_dsub+0x58>
    9b66:	e0e4      	b.n	9d32 <__aeabi_dsub+0x222>
    9b68:	076b      	lsls	r3, r5, #29
    9b6a:	d009      	beq.n	9b80 <__aeabi_dsub+0x70>
    9b6c:	230f      	movs	r3, #15
    9b6e:	402b      	ands	r3, r5
    9b70:	2b04      	cmp	r3, #4
    9b72:	d005      	beq.n	9b80 <__aeabi_dsub+0x70>
    9b74:	1d2b      	adds	r3, r5, #4
    9b76:	42ab      	cmp	r3, r5
    9b78:	41ad      	sbcs	r5, r5
    9b7a:	426d      	negs	r5, r5
    9b7c:	197f      	adds	r7, r7, r5
    9b7e:	001d      	movs	r5, r3
    9b80:	023b      	lsls	r3, r7, #8
    9b82:	d400      	bmi.n	9b86 <__aeabi_dsub+0x76>
    9b84:	e088      	b.n	9c98 <__aeabi_dsub+0x188>
    9b86:	4bbb      	ldr	r3, [pc, #748]	; (9e74 <__aeabi_dsub+0x364>)
    9b88:	3401      	adds	r4, #1
    9b8a:	429c      	cmp	r4, r3
    9b8c:	d100      	bne.n	9b90 <__aeabi_dsub+0x80>
    9b8e:	e110      	b.n	9db2 <__aeabi_dsub+0x2a2>
    9b90:	003a      	movs	r2, r7
    9b92:	4bb9      	ldr	r3, [pc, #740]	; (9e78 <__aeabi_dsub+0x368>)
    9b94:	4651      	mov	r1, sl
    9b96:	401a      	ands	r2, r3
    9b98:	2301      	movs	r3, #1
    9b9a:	0750      	lsls	r0, r2, #29
    9b9c:	08ed      	lsrs	r5, r5, #3
    9b9e:	0252      	lsls	r2, r2, #9
    9ba0:	0564      	lsls	r4, r4, #21
    9ba2:	4305      	orrs	r5, r0
    9ba4:	0b12      	lsrs	r2, r2, #12
    9ba6:	0d64      	lsrs	r4, r4, #21
    9ba8:	400b      	ands	r3, r1
    9baa:	2100      	movs	r1, #0
    9bac:	0028      	movs	r0, r5
    9bae:	0312      	lsls	r2, r2, #12
    9bb0:	0d0d      	lsrs	r5, r1, #20
    9bb2:	0b12      	lsrs	r2, r2, #12
    9bb4:	0564      	lsls	r4, r4, #21
    9bb6:	052d      	lsls	r5, r5, #20
    9bb8:	4315      	orrs	r5, r2
    9bba:	0862      	lsrs	r2, r4, #1
    9bbc:	4caf      	ldr	r4, [pc, #700]	; (9e7c <__aeabi_dsub+0x36c>)
    9bbe:	07db      	lsls	r3, r3, #31
    9bc0:	402c      	ands	r4, r5
    9bc2:	4314      	orrs	r4, r2
    9bc4:	0064      	lsls	r4, r4, #1
    9bc6:	0864      	lsrs	r4, r4, #1
    9bc8:	431c      	orrs	r4, r3
    9bca:	0021      	movs	r1, r4
    9bcc:	bc1c      	pop	{r2, r3, r4}
    9bce:	4690      	mov	r8, r2
    9bd0:	4699      	mov	r9, r3
    9bd2:	46a2      	mov	sl, r4
    9bd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9bd6:	4ba7      	ldr	r3, [pc, #668]	; (9e74 <__aeabi_dsub+0x364>)
    9bd8:	429c      	cmp	r4, r3
    9bda:	d0c5      	beq.n	9b68 <__aeabi_dsub+0x58>
    9bdc:	2380      	movs	r3, #128	; 0x80
    9bde:	041b      	lsls	r3, r3, #16
    9be0:	4318      	orrs	r0, r3
    9be2:	4663      	mov	r3, ip
    9be4:	2b38      	cmp	r3, #56	; 0x38
    9be6:	dd00      	ble.n	9bea <__aeabi_dsub+0xda>
    9be8:	e0fd      	b.n	9de6 <__aeabi_dsub+0x2d6>
    9bea:	2b1f      	cmp	r3, #31
    9bec:	dd00      	ble.n	9bf0 <__aeabi_dsub+0xe0>
    9bee:	e130      	b.n	9e52 <__aeabi_dsub+0x342>
    9bf0:	4662      	mov	r2, ip
    9bf2:	2320      	movs	r3, #32
    9bf4:	1a9b      	subs	r3, r3, r2
    9bf6:	0002      	movs	r2, r0
    9bf8:	409a      	lsls	r2, r3
    9bfa:	4666      	mov	r6, ip
    9bfc:	4690      	mov	r8, r2
    9bfe:	000a      	movs	r2, r1
    9c00:	4099      	lsls	r1, r3
    9c02:	40f2      	lsrs	r2, r6
    9c04:	4646      	mov	r6, r8
    9c06:	1e4b      	subs	r3, r1, #1
    9c08:	4199      	sbcs	r1, r3
    9c0a:	4332      	orrs	r2, r6
    9c0c:	4311      	orrs	r1, r2
    9c0e:	4663      	mov	r3, ip
    9c10:	0002      	movs	r2, r0
    9c12:	40da      	lsrs	r2, r3
    9c14:	1a69      	subs	r1, r5, r1
    9c16:	428d      	cmp	r5, r1
    9c18:	419b      	sbcs	r3, r3
    9c1a:	000d      	movs	r5, r1
    9c1c:	1aba      	subs	r2, r7, r2
    9c1e:	425b      	negs	r3, r3
    9c20:	1ad7      	subs	r7, r2, r3
    9c22:	023b      	lsls	r3, r7, #8
    9c24:	d535      	bpl.n	9c92 <__aeabi_dsub+0x182>
    9c26:	027a      	lsls	r2, r7, #9
    9c28:	0a53      	lsrs	r3, r2, #9
    9c2a:	4698      	mov	r8, r3
    9c2c:	4643      	mov	r3, r8
    9c2e:	2b00      	cmp	r3, #0
    9c30:	d100      	bne.n	9c34 <__aeabi_dsub+0x124>
    9c32:	e0c4      	b.n	9dbe <__aeabi_dsub+0x2ae>
    9c34:	4640      	mov	r0, r8
    9c36:	f000 fc6f 	bl	a518 <__clzsi2>
    9c3a:	0003      	movs	r3, r0
    9c3c:	3b08      	subs	r3, #8
    9c3e:	2b1f      	cmp	r3, #31
    9c40:	dd00      	ble.n	9c44 <__aeabi_dsub+0x134>
    9c42:	e0c5      	b.n	9dd0 <__aeabi_dsub+0x2c0>
    9c44:	2220      	movs	r2, #32
    9c46:	0029      	movs	r1, r5
    9c48:	1ad2      	subs	r2, r2, r3
    9c4a:	4647      	mov	r7, r8
    9c4c:	40d1      	lsrs	r1, r2
    9c4e:	409f      	lsls	r7, r3
    9c50:	000a      	movs	r2, r1
    9c52:	409d      	lsls	r5, r3
    9c54:	433a      	orrs	r2, r7
    9c56:	429c      	cmp	r4, r3
    9c58:	dd00      	ble.n	9c5c <__aeabi_dsub+0x14c>
    9c5a:	e0c0      	b.n	9dde <__aeabi_dsub+0x2ce>
    9c5c:	1b1c      	subs	r4, r3, r4
    9c5e:	1c63      	adds	r3, r4, #1
    9c60:	2b1f      	cmp	r3, #31
    9c62:	dd00      	ble.n	9c66 <__aeabi_dsub+0x156>
    9c64:	e0e4      	b.n	9e30 <__aeabi_dsub+0x320>
    9c66:	2120      	movs	r1, #32
    9c68:	0014      	movs	r4, r2
    9c6a:	0028      	movs	r0, r5
    9c6c:	1ac9      	subs	r1, r1, r3
    9c6e:	40d8      	lsrs	r0, r3
    9c70:	408c      	lsls	r4, r1
    9c72:	408d      	lsls	r5, r1
    9c74:	4304      	orrs	r4, r0
    9c76:	40da      	lsrs	r2, r3
    9c78:	1e68      	subs	r0, r5, #1
    9c7a:	4185      	sbcs	r5, r0
    9c7c:	0017      	movs	r7, r2
    9c7e:	4325      	orrs	r5, r4
    9c80:	2400      	movs	r4, #0
    9c82:	e771      	b.n	9b68 <__aeabi_dsub+0x58>
    9c84:	4642      	mov	r2, r8
    9c86:	4663      	mov	r3, ip
    9c88:	431a      	orrs	r2, r3
    9c8a:	d100      	bne.n	9c8e <__aeabi_dsub+0x17e>
    9c8c:	e24c      	b.n	a128 <__aeabi_dsub+0x618>
    9c8e:	4667      	mov	r7, ip
    9c90:	4645      	mov	r5, r8
    9c92:	076b      	lsls	r3, r5, #29
    9c94:	d000      	beq.n	9c98 <__aeabi_dsub+0x188>
    9c96:	e769      	b.n	9b6c <__aeabi_dsub+0x5c>
    9c98:	2301      	movs	r3, #1
    9c9a:	4651      	mov	r1, sl
    9c9c:	0778      	lsls	r0, r7, #29
    9c9e:	08ed      	lsrs	r5, r5, #3
    9ca0:	08fa      	lsrs	r2, r7, #3
    9ca2:	400b      	ands	r3, r1
    9ca4:	4305      	orrs	r5, r0
    9ca6:	4973      	ldr	r1, [pc, #460]	; (9e74 <__aeabi_dsub+0x364>)
    9ca8:	428c      	cmp	r4, r1
    9caa:	d038      	beq.n	9d1e <__aeabi_dsub+0x20e>
    9cac:	0312      	lsls	r2, r2, #12
    9cae:	0564      	lsls	r4, r4, #21
    9cb0:	0b12      	lsrs	r2, r2, #12
    9cb2:	0d64      	lsrs	r4, r4, #21
    9cb4:	e779      	b.n	9baa <__aeabi_dsub+0x9a>
    9cb6:	2e00      	cmp	r6, #0
    9cb8:	dc00      	bgt.n	9cbc <__aeabi_dsub+0x1ac>
    9cba:	e09a      	b.n	9df2 <__aeabi_dsub+0x2e2>
    9cbc:	2a00      	cmp	r2, #0
    9cbe:	d047      	beq.n	9d50 <__aeabi_dsub+0x240>
    9cc0:	4a6c      	ldr	r2, [pc, #432]	; (9e74 <__aeabi_dsub+0x364>)
    9cc2:	4294      	cmp	r4, r2
    9cc4:	d100      	bne.n	9cc8 <__aeabi_dsub+0x1b8>
    9cc6:	e74f      	b.n	9b68 <__aeabi_dsub+0x58>
    9cc8:	2280      	movs	r2, #128	; 0x80
    9cca:	0412      	lsls	r2, r2, #16
    9ccc:	4310      	orrs	r0, r2
    9cce:	4662      	mov	r2, ip
    9cd0:	2a38      	cmp	r2, #56	; 0x38
    9cd2:	dc00      	bgt.n	9cd6 <__aeabi_dsub+0x1c6>
    9cd4:	e108      	b.n	9ee8 <__aeabi_dsub+0x3d8>
    9cd6:	4301      	orrs	r1, r0
    9cd8:	1e48      	subs	r0, r1, #1
    9cda:	4181      	sbcs	r1, r0
    9cdc:	2200      	movs	r2, #0
    9cde:	b2c9      	uxtb	r1, r1
    9ce0:	1949      	adds	r1, r1, r5
    9ce2:	19d2      	adds	r2, r2, r7
    9ce4:	42a9      	cmp	r1, r5
    9ce6:	41bf      	sbcs	r7, r7
    9ce8:	000d      	movs	r5, r1
    9cea:	427f      	negs	r7, r7
    9cec:	18bf      	adds	r7, r7, r2
    9cee:	023a      	lsls	r2, r7, #8
    9cf0:	d400      	bmi.n	9cf4 <__aeabi_dsub+0x1e4>
    9cf2:	e142      	b.n	9f7a <__aeabi_dsub+0x46a>
    9cf4:	4a5f      	ldr	r2, [pc, #380]	; (9e74 <__aeabi_dsub+0x364>)
    9cf6:	3401      	adds	r4, #1
    9cf8:	4294      	cmp	r4, r2
    9cfa:	d100      	bne.n	9cfe <__aeabi_dsub+0x1ee>
    9cfc:	e14e      	b.n	9f9c <__aeabi_dsub+0x48c>
    9cfe:	2001      	movs	r0, #1
    9d00:	4a5d      	ldr	r2, [pc, #372]	; (9e78 <__aeabi_dsub+0x368>)
    9d02:	0869      	lsrs	r1, r5, #1
    9d04:	403a      	ands	r2, r7
    9d06:	4028      	ands	r0, r5
    9d08:	4308      	orrs	r0, r1
    9d0a:	07d5      	lsls	r5, r2, #31
    9d0c:	4305      	orrs	r5, r0
    9d0e:	0857      	lsrs	r7, r2, #1
    9d10:	469a      	mov	sl, r3
    9d12:	e729      	b.n	9b68 <__aeabi_dsub+0x58>
    9d14:	0006      	movs	r6, r0
    9d16:	430e      	orrs	r6, r1
    9d18:	d000      	beq.n	9d1c <__aeabi_dsub+0x20c>
    9d1a:	e717      	b.n	9b4c <__aeabi_dsub+0x3c>
    9d1c:	e714      	b.n	9b48 <__aeabi_dsub+0x38>
    9d1e:	0029      	movs	r1, r5
    9d20:	4311      	orrs	r1, r2
    9d22:	d100      	bne.n	9d26 <__aeabi_dsub+0x216>
    9d24:	e1f9      	b.n	a11a <__aeabi_dsub+0x60a>
    9d26:	2180      	movs	r1, #128	; 0x80
    9d28:	0309      	lsls	r1, r1, #12
    9d2a:	430a      	orrs	r2, r1
    9d2c:	0312      	lsls	r2, r2, #12
    9d2e:	0b12      	lsrs	r2, r2, #12
    9d30:	e73b      	b.n	9baa <__aeabi_dsub+0x9a>
    9d32:	2301      	movs	r3, #1
    9d34:	425b      	negs	r3, r3
    9d36:	4698      	mov	r8, r3
    9d38:	44c4      	add	ip, r8
    9d3a:	4663      	mov	r3, ip
    9d3c:	2b00      	cmp	r3, #0
    9d3e:	d172      	bne.n	9e26 <__aeabi_dsub+0x316>
    9d40:	1a69      	subs	r1, r5, r1
    9d42:	428d      	cmp	r5, r1
    9d44:	419b      	sbcs	r3, r3
    9d46:	1a3f      	subs	r7, r7, r0
    9d48:	425b      	negs	r3, r3
    9d4a:	1aff      	subs	r7, r7, r3
    9d4c:	000d      	movs	r5, r1
    9d4e:	e768      	b.n	9c22 <__aeabi_dsub+0x112>
    9d50:	0002      	movs	r2, r0
    9d52:	430a      	orrs	r2, r1
    9d54:	d100      	bne.n	9d58 <__aeabi_dsub+0x248>
    9d56:	e707      	b.n	9b68 <__aeabi_dsub+0x58>
    9d58:	2201      	movs	r2, #1
    9d5a:	4252      	negs	r2, r2
    9d5c:	4690      	mov	r8, r2
    9d5e:	44c4      	add	ip, r8
    9d60:	4662      	mov	r2, ip
    9d62:	2a00      	cmp	r2, #0
    9d64:	d000      	beq.n	9d68 <__aeabi_dsub+0x258>
    9d66:	e0e6      	b.n	9f36 <__aeabi_dsub+0x426>
    9d68:	1869      	adds	r1, r5, r1
    9d6a:	42a9      	cmp	r1, r5
    9d6c:	41b6      	sbcs	r6, r6
    9d6e:	183f      	adds	r7, r7, r0
    9d70:	4276      	negs	r6, r6
    9d72:	19f7      	adds	r7, r6, r7
    9d74:	000d      	movs	r5, r1
    9d76:	e7ba      	b.n	9cee <__aeabi_dsub+0x1de>
    9d78:	2e00      	cmp	r6, #0
    9d7a:	d000      	beq.n	9d7e <__aeabi_dsub+0x26e>
    9d7c:	e080      	b.n	9e80 <__aeabi_dsub+0x370>
    9d7e:	1c62      	adds	r2, r4, #1
    9d80:	0552      	lsls	r2, r2, #21
    9d82:	0d52      	lsrs	r2, r2, #21
    9d84:	2a01      	cmp	r2, #1
    9d86:	dc00      	bgt.n	9d8a <__aeabi_dsub+0x27a>
    9d88:	e0f9      	b.n	9f7e <__aeabi_dsub+0x46e>
    9d8a:	1a6a      	subs	r2, r5, r1
    9d8c:	4691      	mov	r9, r2
    9d8e:	454d      	cmp	r5, r9
    9d90:	41b6      	sbcs	r6, r6
    9d92:	1a3a      	subs	r2, r7, r0
    9d94:	4276      	negs	r6, r6
    9d96:	1b92      	subs	r2, r2, r6
    9d98:	4690      	mov	r8, r2
    9d9a:	0212      	lsls	r2, r2, #8
    9d9c:	d400      	bmi.n	9da0 <__aeabi_dsub+0x290>
    9d9e:	e099      	b.n	9ed4 <__aeabi_dsub+0x3c4>
    9da0:	1b4d      	subs	r5, r1, r5
    9da2:	42a9      	cmp	r1, r5
    9da4:	4189      	sbcs	r1, r1
    9da6:	1bc7      	subs	r7, r0, r7
    9da8:	4249      	negs	r1, r1
    9daa:	1a7a      	subs	r2, r7, r1
    9dac:	4690      	mov	r8, r2
    9dae:	469a      	mov	sl, r3
    9db0:	e73c      	b.n	9c2c <__aeabi_dsub+0x11c>
    9db2:	4652      	mov	r2, sl
    9db4:	2301      	movs	r3, #1
    9db6:	2500      	movs	r5, #0
    9db8:	4013      	ands	r3, r2
    9dba:	2200      	movs	r2, #0
    9dbc:	e6f5      	b.n	9baa <__aeabi_dsub+0x9a>
    9dbe:	0028      	movs	r0, r5
    9dc0:	f000 fbaa 	bl	a518 <__clzsi2>
    9dc4:	3020      	adds	r0, #32
    9dc6:	0003      	movs	r3, r0
    9dc8:	3b08      	subs	r3, #8
    9dca:	2b1f      	cmp	r3, #31
    9dcc:	dc00      	bgt.n	9dd0 <__aeabi_dsub+0x2c0>
    9dce:	e739      	b.n	9c44 <__aeabi_dsub+0x134>
    9dd0:	002a      	movs	r2, r5
    9dd2:	3828      	subs	r0, #40	; 0x28
    9dd4:	4082      	lsls	r2, r0
    9dd6:	2500      	movs	r5, #0
    9dd8:	429c      	cmp	r4, r3
    9dda:	dc00      	bgt.n	9dde <__aeabi_dsub+0x2ce>
    9ddc:	e73e      	b.n	9c5c <__aeabi_dsub+0x14c>
    9dde:	4f26      	ldr	r7, [pc, #152]	; (9e78 <__aeabi_dsub+0x368>)
    9de0:	1ae4      	subs	r4, r4, r3
    9de2:	4017      	ands	r7, r2
    9de4:	e6c0      	b.n	9b68 <__aeabi_dsub+0x58>
    9de6:	4301      	orrs	r1, r0
    9de8:	1e48      	subs	r0, r1, #1
    9dea:	4181      	sbcs	r1, r0
    9dec:	2200      	movs	r2, #0
    9dee:	b2c9      	uxtb	r1, r1
    9df0:	e710      	b.n	9c14 <__aeabi_dsub+0x104>
    9df2:	2e00      	cmp	r6, #0
    9df4:	d000      	beq.n	9df8 <__aeabi_dsub+0x2e8>
    9df6:	e0f1      	b.n	9fdc <__aeabi_dsub+0x4cc>
    9df8:	1c62      	adds	r2, r4, #1
    9dfa:	4694      	mov	ip, r2
    9dfc:	0552      	lsls	r2, r2, #21
    9dfe:	0d52      	lsrs	r2, r2, #21
    9e00:	2a01      	cmp	r2, #1
    9e02:	dc00      	bgt.n	9e06 <__aeabi_dsub+0x2f6>
    9e04:	e0a0      	b.n	9f48 <__aeabi_dsub+0x438>
    9e06:	4a1b      	ldr	r2, [pc, #108]	; (9e74 <__aeabi_dsub+0x364>)
    9e08:	4594      	cmp	ip, r2
    9e0a:	d100      	bne.n	9e0e <__aeabi_dsub+0x2fe>
    9e0c:	e0c5      	b.n	9f9a <__aeabi_dsub+0x48a>
    9e0e:	1869      	adds	r1, r5, r1
    9e10:	42a9      	cmp	r1, r5
    9e12:	4192      	sbcs	r2, r2
    9e14:	183f      	adds	r7, r7, r0
    9e16:	4252      	negs	r2, r2
    9e18:	19d2      	adds	r2, r2, r7
    9e1a:	0849      	lsrs	r1, r1, #1
    9e1c:	07d5      	lsls	r5, r2, #31
    9e1e:	430d      	orrs	r5, r1
    9e20:	0857      	lsrs	r7, r2, #1
    9e22:	4664      	mov	r4, ip
    9e24:	e6a0      	b.n	9b68 <__aeabi_dsub+0x58>
    9e26:	4b13      	ldr	r3, [pc, #76]	; (9e74 <__aeabi_dsub+0x364>)
    9e28:	429c      	cmp	r4, r3
    9e2a:	d000      	beq.n	9e2e <__aeabi_dsub+0x31e>
    9e2c:	e6d9      	b.n	9be2 <__aeabi_dsub+0xd2>
    9e2e:	e69b      	b.n	9b68 <__aeabi_dsub+0x58>
    9e30:	0011      	movs	r1, r2
    9e32:	3c1f      	subs	r4, #31
    9e34:	40e1      	lsrs	r1, r4
    9e36:	000c      	movs	r4, r1
    9e38:	2b20      	cmp	r3, #32
    9e3a:	d100      	bne.n	9e3e <__aeabi_dsub+0x32e>
    9e3c:	e080      	b.n	9f40 <__aeabi_dsub+0x430>
    9e3e:	2140      	movs	r1, #64	; 0x40
    9e40:	1acb      	subs	r3, r1, r3
    9e42:	409a      	lsls	r2, r3
    9e44:	4315      	orrs	r5, r2
    9e46:	1e6a      	subs	r2, r5, #1
    9e48:	4195      	sbcs	r5, r2
    9e4a:	2700      	movs	r7, #0
    9e4c:	4325      	orrs	r5, r4
    9e4e:	2400      	movs	r4, #0
    9e50:	e71f      	b.n	9c92 <__aeabi_dsub+0x182>
    9e52:	4663      	mov	r3, ip
    9e54:	0002      	movs	r2, r0
    9e56:	3b20      	subs	r3, #32
    9e58:	40da      	lsrs	r2, r3
    9e5a:	4663      	mov	r3, ip
    9e5c:	2b20      	cmp	r3, #32
    9e5e:	d071      	beq.n	9f44 <__aeabi_dsub+0x434>
    9e60:	2340      	movs	r3, #64	; 0x40
    9e62:	4666      	mov	r6, ip
    9e64:	1b9b      	subs	r3, r3, r6
    9e66:	4098      	lsls	r0, r3
    9e68:	4301      	orrs	r1, r0
    9e6a:	1e48      	subs	r0, r1, #1
    9e6c:	4181      	sbcs	r1, r0
    9e6e:	4311      	orrs	r1, r2
    9e70:	2200      	movs	r2, #0
    9e72:	e6cf      	b.n	9c14 <__aeabi_dsub+0x104>
    9e74:	000007ff 	.word	0x000007ff
    9e78:	ff7fffff 	.word	0xff7fffff
    9e7c:	800fffff 	.word	0x800fffff
    9e80:	2c00      	cmp	r4, #0
    9e82:	d048      	beq.n	9f16 <__aeabi_dsub+0x406>
    9e84:	4cca      	ldr	r4, [pc, #808]	; (a1b0 <__aeabi_dsub+0x6a0>)
    9e86:	42a2      	cmp	r2, r4
    9e88:	d100      	bne.n	9e8c <__aeabi_dsub+0x37c>
    9e8a:	e0a2      	b.n	9fd2 <__aeabi_dsub+0x4c2>
    9e8c:	4274      	negs	r4, r6
    9e8e:	46a1      	mov	r9, r4
    9e90:	2480      	movs	r4, #128	; 0x80
    9e92:	0424      	lsls	r4, r4, #16
    9e94:	4327      	orrs	r7, r4
    9e96:	464c      	mov	r4, r9
    9e98:	2c38      	cmp	r4, #56	; 0x38
    9e9a:	dd00      	ble.n	9e9e <__aeabi_dsub+0x38e>
    9e9c:	e0db      	b.n	a056 <__aeabi_dsub+0x546>
    9e9e:	2c1f      	cmp	r4, #31
    9ea0:	dd00      	ble.n	9ea4 <__aeabi_dsub+0x394>
    9ea2:	e144      	b.n	a12e <__aeabi_dsub+0x61e>
    9ea4:	464e      	mov	r6, r9
    9ea6:	2420      	movs	r4, #32
    9ea8:	1ba4      	subs	r4, r4, r6
    9eaa:	003e      	movs	r6, r7
    9eac:	40a6      	lsls	r6, r4
    9eae:	46a2      	mov	sl, r4
    9eb0:	46b0      	mov	r8, r6
    9eb2:	464c      	mov	r4, r9
    9eb4:	002e      	movs	r6, r5
    9eb6:	40e6      	lsrs	r6, r4
    9eb8:	46b4      	mov	ip, r6
    9eba:	4646      	mov	r6, r8
    9ebc:	4664      	mov	r4, ip
    9ebe:	4326      	orrs	r6, r4
    9ec0:	4654      	mov	r4, sl
    9ec2:	40a5      	lsls	r5, r4
    9ec4:	1e6c      	subs	r4, r5, #1
    9ec6:	41a5      	sbcs	r5, r4
    9ec8:	0034      	movs	r4, r6
    9eca:	432c      	orrs	r4, r5
    9ecc:	464d      	mov	r5, r9
    9ece:	40ef      	lsrs	r7, r5
    9ed0:	1b0d      	subs	r5, r1, r4
    9ed2:	e028      	b.n	9f26 <__aeabi_dsub+0x416>
    9ed4:	464a      	mov	r2, r9
    9ed6:	4643      	mov	r3, r8
    9ed8:	464d      	mov	r5, r9
    9eda:	431a      	orrs	r2, r3
    9edc:	d000      	beq.n	9ee0 <__aeabi_dsub+0x3d0>
    9ede:	e6a5      	b.n	9c2c <__aeabi_dsub+0x11c>
    9ee0:	2300      	movs	r3, #0
    9ee2:	2400      	movs	r4, #0
    9ee4:	2500      	movs	r5, #0
    9ee6:	e6de      	b.n	9ca6 <__aeabi_dsub+0x196>
    9ee8:	2a1f      	cmp	r2, #31
    9eea:	dc5a      	bgt.n	9fa2 <__aeabi_dsub+0x492>
    9eec:	4666      	mov	r6, ip
    9eee:	2220      	movs	r2, #32
    9ef0:	1b92      	subs	r2, r2, r6
    9ef2:	0006      	movs	r6, r0
    9ef4:	4096      	lsls	r6, r2
    9ef6:	4691      	mov	r9, r2
    9ef8:	46b0      	mov	r8, r6
    9efa:	4662      	mov	r2, ip
    9efc:	000e      	movs	r6, r1
    9efe:	40d6      	lsrs	r6, r2
    9f00:	4642      	mov	r2, r8
    9f02:	4316      	orrs	r6, r2
    9f04:	464a      	mov	r2, r9
    9f06:	4091      	lsls	r1, r2
    9f08:	1e4a      	subs	r2, r1, #1
    9f0a:	4191      	sbcs	r1, r2
    9f0c:	0002      	movs	r2, r0
    9f0e:	4660      	mov	r0, ip
    9f10:	4331      	orrs	r1, r6
    9f12:	40c2      	lsrs	r2, r0
    9f14:	e6e4      	b.n	9ce0 <__aeabi_dsub+0x1d0>
    9f16:	003c      	movs	r4, r7
    9f18:	432c      	orrs	r4, r5
    9f1a:	d05a      	beq.n	9fd2 <__aeabi_dsub+0x4c2>
    9f1c:	43f4      	mvns	r4, r6
    9f1e:	46a1      	mov	r9, r4
    9f20:	2c00      	cmp	r4, #0
    9f22:	d152      	bne.n	9fca <__aeabi_dsub+0x4ba>
    9f24:	1b4d      	subs	r5, r1, r5
    9f26:	42a9      	cmp	r1, r5
    9f28:	4189      	sbcs	r1, r1
    9f2a:	1bc7      	subs	r7, r0, r7
    9f2c:	4249      	negs	r1, r1
    9f2e:	1a7f      	subs	r7, r7, r1
    9f30:	0014      	movs	r4, r2
    9f32:	469a      	mov	sl, r3
    9f34:	e675      	b.n	9c22 <__aeabi_dsub+0x112>
    9f36:	4a9e      	ldr	r2, [pc, #632]	; (a1b0 <__aeabi_dsub+0x6a0>)
    9f38:	4294      	cmp	r4, r2
    9f3a:	d000      	beq.n	9f3e <__aeabi_dsub+0x42e>
    9f3c:	e6c7      	b.n	9cce <__aeabi_dsub+0x1be>
    9f3e:	e613      	b.n	9b68 <__aeabi_dsub+0x58>
    9f40:	2200      	movs	r2, #0
    9f42:	e77f      	b.n	9e44 <__aeabi_dsub+0x334>
    9f44:	2000      	movs	r0, #0
    9f46:	e78f      	b.n	9e68 <__aeabi_dsub+0x358>
    9f48:	2c00      	cmp	r4, #0
    9f4a:	d000      	beq.n	9f4e <__aeabi_dsub+0x43e>
    9f4c:	e0c8      	b.n	a0e0 <__aeabi_dsub+0x5d0>
    9f4e:	003b      	movs	r3, r7
    9f50:	432b      	orrs	r3, r5
    9f52:	d100      	bne.n	9f56 <__aeabi_dsub+0x446>
    9f54:	e10f      	b.n	a176 <__aeabi_dsub+0x666>
    9f56:	0003      	movs	r3, r0
    9f58:	430b      	orrs	r3, r1
    9f5a:	d100      	bne.n	9f5e <__aeabi_dsub+0x44e>
    9f5c:	e604      	b.n	9b68 <__aeabi_dsub+0x58>
    9f5e:	1869      	adds	r1, r5, r1
    9f60:	42a9      	cmp	r1, r5
    9f62:	419b      	sbcs	r3, r3
    9f64:	183f      	adds	r7, r7, r0
    9f66:	425b      	negs	r3, r3
    9f68:	19df      	adds	r7, r3, r7
    9f6a:	023b      	lsls	r3, r7, #8
    9f6c:	d400      	bmi.n	9f70 <__aeabi_dsub+0x460>
    9f6e:	e11a      	b.n	a1a6 <__aeabi_dsub+0x696>
    9f70:	4b90      	ldr	r3, [pc, #576]	; (a1b4 <__aeabi_dsub+0x6a4>)
    9f72:	000d      	movs	r5, r1
    9f74:	401f      	ands	r7, r3
    9f76:	4664      	mov	r4, ip
    9f78:	e5f6      	b.n	9b68 <__aeabi_dsub+0x58>
    9f7a:	469a      	mov	sl, r3
    9f7c:	e689      	b.n	9c92 <__aeabi_dsub+0x182>
    9f7e:	003a      	movs	r2, r7
    9f80:	432a      	orrs	r2, r5
    9f82:	2c00      	cmp	r4, #0
    9f84:	d15c      	bne.n	a040 <__aeabi_dsub+0x530>
    9f86:	2a00      	cmp	r2, #0
    9f88:	d175      	bne.n	a076 <__aeabi_dsub+0x566>
    9f8a:	0002      	movs	r2, r0
    9f8c:	430a      	orrs	r2, r1
    9f8e:	d100      	bne.n	9f92 <__aeabi_dsub+0x482>
    9f90:	e0ca      	b.n	a128 <__aeabi_dsub+0x618>
    9f92:	0007      	movs	r7, r0
    9f94:	000d      	movs	r5, r1
    9f96:	469a      	mov	sl, r3
    9f98:	e5e6      	b.n	9b68 <__aeabi_dsub+0x58>
    9f9a:	4664      	mov	r4, ip
    9f9c:	2200      	movs	r2, #0
    9f9e:	2500      	movs	r5, #0
    9fa0:	e681      	b.n	9ca6 <__aeabi_dsub+0x196>
    9fa2:	4662      	mov	r2, ip
    9fa4:	0006      	movs	r6, r0
    9fa6:	3a20      	subs	r2, #32
    9fa8:	40d6      	lsrs	r6, r2
    9faa:	4662      	mov	r2, ip
    9fac:	46b0      	mov	r8, r6
    9fae:	2a20      	cmp	r2, #32
    9fb0:	d100      	bne.n	9fb4 <__aeabi_dsub+0x4a4>
    9fb2:	e0b7      	b.n	a124 <__aeabi_dsub+0x614>
    9fb4:	2240      	movs	r2, #64	; 0x40
    9fb6:	4666      	mov	r6, ip
    9fb8:	1b92      	subs	r2, r2, r6
    9fba:	4090      	lsls	r0, r2
    9fbc:	4301      	orrs	r1, r0
    9fbe:	4642      	mov	r2, r8
    9fc0:	1e48      	subs	r0, r1, #1
    9fc2:	4181      	sbcs	r1, r0
    9fc4:	4311      	orrs	r1, r2
    9fc6:	2200      	movs	r2, #0
    9fc8:	e68a      	b.n	9ce0 <__aeabi_dsub+0x1d0>
    9fca:	4c79      	ldr	r4, [pc, #484]	; (a1b0 <__aeabi_dsub+0x6a0>)
    9fcc:	42a2      	cmp	r2, r4
    9fce:	d000      	beq.n	9fd2 <__aeabi_dsub+0x4c2>
    9fd0:	e761      	b.n	9e96 <__aeabi_dsub+0x386>
    9fd2:	0007      	movs	r7, r0
    9fd4:	000d      	movs	r5, r1
    9fd6:	0014      	movs	r4, r2
    9fd8:	469a      	mov	sl, r3
    9fda:	e5c5      	b.n	9b68 <__aeabi_dsub+0x58>
    9fdc:	2c00      	cmp	r4, #0
    9fde:	d141      	bne.n	a064 <__aeabi_dsub+0x554>
    9fe0:	003c      	movs	r4, r7
    9fe2:	432c      	orrs	r4, r5
    9fe4:	d078      	beq.n	a0d8 <__aeabi_dsub+0x5c8>
    9fe6:	43f4      	mvns	r4, r6
    9fe8:	46a1      	mov	r9, r4
    9fea:	2c00      	cmp	r4, #0
    9fec:	d020      	beq.n	a030 <__aeabi_dsub+0x520>
    9fee:	4c70      	ldr	r4, [pc, #448]	; (a1b0 <__aeabi_dsub+0x6a0>)
    9ff0:	42a2      	cmp	r2, r4
    9ff2:	d071      	beq.n	a0d8 <__aeabi_dsub+0x5c8>
    9ff4:	464c      	mov	r4, r9
    9ff6:	2c38      	cmp	r4, #56	; 0x38
    9ff8:	dd00      	ble.n	9ffc <__aeabi_dsub+0x4ec>
    9ffa:	e0b2      	b.n	a162 <__aeabi_dsub+0x652>
    9ffc:	2c1f      	cmp	r4, #31
    9ffe:	dd00      	ble.n	a002 <__aeabi_dsub+0x4f2>
    a000:	e0bc      	b.n	a17c <__aeabi_dsub+0x66c>
    a002:	2620      	movs	r6, #32
    a004:	1b34      	subs	r4, r6, r4
    a006:	46a2      	mov	sl, r4
    a008:	003c      	movs	r4, r7
    a00a:	4656      	mov	r6, sl
    a00c:	40b4      	lsls	r4, r6
    a00e:	464e      	mov	r6, r9
    a010:	46a0      	mov	r8, r4
    a012:	002c      	movs	r4, r5
    a014:	40f4      	lsrs	r4, r6
    a016:	46a4      	mov	ip, r4
    a018:	4644      	mov	r4, r8
    a01a:	4666      	mov	r6, ip
    a01c:	4334      	orrs	r4, r6
    a01e:	46a4      	mov	ip, r4
    a020:	4654      	mov	r4, sl
    a022:	40a5      	lsls	r5, r4
    a024:	4664      	mov	r4, ip
    a026:	1e6e      	subs	r6, r5, #1
    a028:	41b5      	sbcs	r5, r6
    a02a:	4325      	orrs	r5, r4
    a02c:	464c      	mov	r4, r9
    a02e:	40e7      	lsrs	r7, r4
    a030:	186d      	adds	r5, r5, r1
    a032:	428d      	cmp	r5, r1
    a034:	4189      	sbcs	r1, r1
    a036:	183f      	adds	r7, r7, r0
    a038:	4249      	negs	r1, r1
    a03a:	19cf      	adds	r7, r1, r7
    a03c:	0014      	movs	r4, r2
    a03e:	e656      	b.n	9cee <__aeabi_dsub+0x1de>
    a040:	2a00      	cmp	r2, #0
    a042:	d12f      	bne.n	a0a4 <__aeabi_dsub+0x594>
    a044:	0002      	movs	r2, r0
    a046:	430a      	orrs	r2, r1
    a048:	d100      	bne.n	a04c <__aeabi_dsub+0x53c>
    a04a:	e084      	b.n	a156 <__aeabi_dsub+0x646>
    a04c:	0007      	movs	r7, r0
    a04e:	000d      	movs	r5, r1
    a050:	469a      	mov	sl, r3
    a052:	4c57      	ldr	r4, [pc, #348]	; (a1b0 <__aeabi_dsub+0x6a0>)
    a054:	e588      	b.n	9b68 <__aeabi_dsub+0x58>
    a056:	433d      	orrs	r5, r7
    a058:	1e6f      	subs	r7, r5, #1
    a05a:	41bd      	sbcs	r5, r7
    a05c:	b2ec      	uxtb	r4, r5
    a05e:	2700      	movs	r7, #0
    a060:	1b0d      	subs	r5, r1, r4
    a062:	e760      	b.n	9f26 <__aeabi_dsub+0x416>
    a064:	4c52      	ldr	r4, [pc, #328]	; (a1b0 <__aeabi_dsub+0x6a0>)
    a066:	42a2      	cmp	r2, r4
    a068:	d036      	beq.n	a0d8 <__aeabi_dsub+0x5c8>
    a06a:	4274      	negs	r4, r6
    a06c:	2680      	movs	r6, #128	; 0x80
    a06e:	0436      	lsls	r6, r6, #16
    a070:	46a1      	mov	r9, r4
    a072:	4337      	orrs	r7, r6
    a074:	e7be      	b.n	9ff4 <__aeabi_dsub+0x4e4>
    a076:	0002      	movs	r2, r0
    a078:	430a      	orrs	r2, r1
    a07a:	d100      	bne.n	a07e <__aeabi_dsub+0x56e>
    a07c:	e574      	b.n	9b68 <__aeabi_dsub+0x58>
    a07e:	1a6a      	subs	r2, r5, r1
    a080:	4690      	mov	r8, r2
    a082:	4545      	cmp	r5, r8
    a084:	41b6      	sbcs	r6, r6
    a086:	1a3a      	subs	r2, r7, r0
    a088:	4276      	negs	r6, r6
    a08a:	1b92      	subs	r2, r2, r6
    a08c:	4694      	mov	ip, r2
    a08e:	0212      	lsls	r2, r2, #8
    a090:	d400      	bmi.n	a094 <__aeabi_dsub+0x584>
    a092:	e5f7      	b.n	9c84 <__aeabi_dsub+0x174>
    a094:	1b4d      	subs	r5, r1, r5
    a096:	42a9      	cmp	r1, r5
    a098:	4189      	sbcs	r1, r1
    a09a:	1bc7      	subs	r7, r0, r7
    a09c:	4249      	negs	r1, r1
    a09e:	1a7f      	subs	r7, r7, r1
    a0a0:	469a      	mov	sl, r3
    a0a2:	e561      	b.n	9b68 <__aeabi_dsub+0x58>
    a0a4:	0002      	movs	r2, r0
    a0a6:	430a      	orrs	r2, r1
    a0a8:	d03a      	beq.n	a120 <__aeabi_dsub+0x610>
    a0aa:	08ed      	lsrs	r5, r5, #3
    a0ac:	077c      	lsls	r4, r7, #29
    a0ae:	432c      	orrs	r4, r5
    a0b0:	2580      	movs	r5, #128	; 0x80
    a0b2:	08fa      	lsrs	r2, r7, #3
    a0b4:	032d      	lsls	r5, r5, #12
    a0b6:	422a      	tst	r2, r5
    a0b8:	d008      	beq.n	a0cc <__aeabi_dsub+0x5bc>
    a0ba:	08c7      	lsrs	r7, r0, #3
    a0bc:	422f      	tst	r7, r5
    a0be:	d105      	bne.n	a0cc <__aeabi_dsub+0x5bc>
    a0c0:	0745      	lsls	r5, r0, #29
    a0c2:	002c      	movs	r4, r5
    a0c4:	003a      	movs	r2, r7
    a0c6:	469a      	mov	sl, r3
    a0c8:	08c9      	lsrs	r1, r1, #3
    a0ca:	430c      	orrs	r4, r1
    a0cc:	0f67      	lsrs	r7, r4, #29
    a0ce:	00d2      	lsls	r2, r2, #3
    a0d0:	00e5      	lsls	r5, r4, #3
    a0d2:	4317      	orrs	r7, r2
    a0d4:	4c36      	ldr	r4, [pc, #216]	; (a1b0 <__aeabi_dsub+0x6a0>)
    a0d6:	e547      	b.n	9b68 <__aeabi_dsub+0x58>
    a0d8:	0007      	movs	r7, r0
    a0da:	000d      	movs	r5, r1
    a0dc:	0014      	movs	r4, r2
    a0de:	e543      	b.n	9b68 <__aeabi_dsub+0x58>
    a0e0:	003a      	movs	r2, r7
    a0e2:	432a      	orrs	r2, r5
    a0e4:	d043      	beq.n	a16e <__aeabi_dsub+0x65e>
    a0e6:	0002      	movs	r2, r0
    a0e8:	430a      	orrs	r2, r1
    a0ea:	d019      	beq.n	a120 <__aeabi_dsub+0x610>
    a0ec:	08ed      	lsrs	r5, r5, #3
    a0ee:	077c      	lsls	r4, r7, #29
    a0f0:	432c      	orrs	r4, r5
    a0f2:	2580      	movs	r5, #128	; 0x80
    a0f4:	08fa      	lsrs	r2, r7, #3
    a0f6:	032d      	lsls	r5, r5, #12
    a0f8:	422a      	tst	r2, r5
    a0fa:	d007      	beq.n	a10c <__aeabi_dsub+0x5fc>
    a0fc:	08c6      	lsrs	r6, r0, #3
    a0fe:	422e      	tst	r6, r5
    a100:	d104      	bne.n	a10c <__aeabi_dsub+0x5fc>
    a102:	0747      	lsls	r7, r0, #29
    a104:	003c      	movs	r4, r7
    a106:	0032      	movs	r2, r6
    a108:	08c9      	lsrs	r1, r1, #3
    a10a:	430c      	orrs	r4, r1
    a10c:	00d7      	lsls	r7, r2, #3
    a10e:	0f62      	lsrs	r2, r4, #29
    a110:	00e5      	lsls	r5, r4, #3
    a112:	4317      	orrs	r7, r2
    a114:	469a      	mov	sl, r3
    a116:	4c26      	ldr	r4, [pc, #152]	; (a1b0 <__aeabi_dsub+0x6a0>)
    a118:	e526      	b.n	9b68 <__aeabi_dsub+0x58>
    a11a:	2200      	movs	r2, #0
    a11c:	2500      	movs	r5, #0
    a11e:	e544      	b.n	9baa <__aeabi_dsub+0x9a>
    a120:	4c23      	ldr	r4, [pc, #140]	; (a1b0 <__aeabi_dsub+0x6a0>)
    a122:	e521      	b.n	9b68 <__aeabi_dsub+0x58>
    a124:	2000      	movs	r0, #0
    a126:	e749      	b.n	9fbc <__aeabi_dsub+0x4ac>
    a128:	2300      	movs	r3, #0
    a12a:	2500      	movs	r5, #0
    a12c:	e5bb      	b.n	9ca6 <__aeabi_dsub+0x196>
    a12e:	464c      	mov	r4, r9
    a130:	003e      	movs	r6, r7
    a132:	3c20      	subs	r4, #32
    a134:	40e6      	lsrs	r6, r4
    a136:	464c      	mov	r4, r9
    a138:	46b4      	mov	ip, r6
    a13a:	2c20      	cmp	r4, #32
    a13c:	d031      	beq.n	a1a2 <__aeabi_dsub+0x692>
    a13e:	2440      	movs	r4, #64	; 0x40
    a140:	464e      	mov	r6, r9
    a142:	1ba6      	subs	r6, r4, r6
    a144:	40b7      	lsls	r7, r6
    a146:	433d      	orrs	r5, r7
    a148:	1e6c      	subs	r4, r5, #1
    a14a:	41a5      	sbcs	r5, r4
    a14c:	4664      	mov	r4, ip
    a14e:	432c      	orrs	r4, r5
    a150:	2700      	movs	r7, #0
    a152:	1b0d      	subs	r5, r1, r4
    a154:	e6e7      	b.n	9f26 <__aeabi_dsub+0x416>
    a156:	2280      	movs	r2, #128	; 0x80
    a158:	2300      	movs	r3, #0
    a15a:	0312      	lsls	r2, r2, #12
    a15c:	4c14      	ldr	r4, [pc, #80]	; (a1b0 <__aeabi_dsub+0x6a0>)
    a15e:	2500      	movs	r5, #0
    a160:	e5a1      	b.n	9ca6 <__aeabi_dsub+0x196>
    a162:	433d      	orrs	r5, r7
    a164:	1e6f      	subs	r7, r5, #1
    a166:	41bd      	sbcs	r5, r7
    a168:	2700      	movs	r7, #0
    a16a:	b2ed      	uxtb	r5, r5
    a16c:	e760      	b.n	a030 <__aeabi_dsub+0x520>
    a16e:	0007      	movs	r7, r0
    a170:	000d      	movs	r5, r1
    a172:	4c0f      	ldr	r4, [pc, #60]	; (a1b0 <__aeabi_dsub+0x6a0>)
    a174:	e4f8      	b.n	9b68 <__aeabi_dsub+0x58>
    a176:	0007      	movs	r7, r0
    a178:	000d      	movs	r5, r1
    a17a:	e4f5      	b.n	9b68 <__aeabi_dsub+0x58>
    a17c:	464e      	mov	r6, r9
    a17e:	003c      	movs	r4, r7
    a180:	3e20      	subs	r6, #32
    a182:	40f4      	lsrs	r4, r6
    a184:	46a0      	mov	r8, r4
    a186:	464c      	mov	r4, r9
    a188:	2c20      	cmp	r4, #32
    a18a:	d00e      	beq.n	a1aa <__aeabi_dsub+0x69a>
    a18c:	2440      	movs	r4, #64	; 0x40
    a18e:	464e      	mov	r6, r9
    a190:	1ba4      	subs	r4, r4, r6
    a192:	40a7      	lsls	r7, r4
    a194:	433d      	orrs	r5, r7
    a196:	1e6f      	subs	r7, r5, #1
    a198:	41bd      	sbcs	r5, r7
    a19a:	4644      	mov	r4, r8
    a19c:	2700      	movs	r7, #0
    a19e:	4325      	orrs	r5, r4
    a1a0:	e746      	b.n	a030 <__aeabi_dsub+0x520>
    a1a2:	2700      	movs	r7, #0
    a1a4:	e7cf      	b.n	a146 <__aeabi_dsub+0x636>
    a1a6:	000d      	movs	r5, r1
    a1a8:	e573      	b.n	9c92 <__aeabi_dsub+0x182>
    a1aa:	2700      	movs	r7, #0
    a1ac:	e7f2      	b.n	a194 <__aeabi_dsub+0x684>
    a1ae:	46c0      	nop			; (mov r8, r8)
    a1b0:	000007ff 	.word	0x000007ff
    a1b4:	ff7fffff 	.word	0xff7fffff

0000a1b8 <__aeabi_dcmpun>:
    a1b8:	b570      	push	{r4, r5, r6, lr}
    a1ba:	4e0e      	ldr	r6, [pc, #56]	; (a1f4 <__aeabi_dcmpun+0x3c>)
    a1bc:	030c      	lsls	r4, r1, #12
    a1be:	031d      	lsls	r5, r3, #12
    a1c0:	0049      	lsls	r1, r1, #1
    a1c2:	005b      	lsls	r3, r3, #1
    a1c4:	0b24      	lsrs	r4, r4, #12
    a1c6:	0d49      	lsrs	r1, r1, #21
    a1c8:	0b2d      	lsrs	r5, r5, #12
    a1ca:	0d5b      	lsrs	r3, r3, #21
    a1cc:	42b1      	cmp	r1, r6
    a1ce:	d004      	beq.n	a1da <__aeabi_dcmpun+0x22>
    a1d0:	4908      	ldr	r1, [pc, #32]	; (a1f4 <__aeabi_dcmpun+0x3c>)
    a1d2:	2000      	movs	r0, #0
    a1d4:	428b      	cmp	r3, r1
    a1d6:	d008      	beq.n	a1ea <__aeabi_dcmpun+0x32>
    a1d8:	bd70      	pop	{r4, r5, r6, pc}
    a1da:	4304      	orrs	r4, r0
    a1dc:	2001      	movs	r0, #1
    a1de:	2c00      	cmp	r4, #0
    a1e0:	d1fa      	bne.n	a1d8 <__aeabi_dcmpun+0x20>
    a1e2:	4904      	ldr	r1, [pc, #16]	; (a1f4 <__aeabi_dcmpun+0x3c>)
    a1e4:	2000      	movs	r0, #0
    a1e6:	428b      	cmp	r3, r1
    a1e8:	d1f6      	bne.n	a1d8 <__aeabi_dcmpun+0x20>
    a1ea:	4315      	orrs	r5, r2
    a1ec:	0028      	movs	r0, r5
    a1ee:	1e45      	subs	r5, r0, #1
    a1f0:	41a8      	sbcs	r0, r5
    a1f2:	e7f1      	b.n	a1d8 <__aeabi_dcmpun+0x20>
    a1f4:	000007ff 	.word	0x000007ff

0000a1f8 <__aeabi_d2iz>:
    a1f8:	030b      	lsls	r3, r1, #12
    a1fa:	b530      	push	{r4, r5, lr}
    a1fc:	4d13      	ldr	r5, [pc, #76]	; (a24c <__aeabi_d2iz+0x54>)
    a1fe:	0b1a      	lsrs	r2, r3, #12
    a200:	004b      	lsls	r3, r1, #1
    a202:	0d5b      	lsrs	r3, r3, #21
    a204:	0fc9      	lsrs	r1, r1, #31
    a206:	2400      	movs	r4, #0
    a208:	42ab      	cmp	r3, r5
    a20a:	dd11      	ble.n	a230 <__aeabi_d2iz+0x38>
    a20c:	4c10      	ldr	r4, [pc, #64]	; (a250 <__aeabi_d2iz+0x58>)
    a20e:	42a3      	cmp	r3, r4
    a210:	dc10      	bgt.n	a234 <__aeabi_d2iz+0x3c>
    a212:	2480      	movs	r4, #128	; 0x80
    a214:	0364      	lsls	r4, r4, #13
    a216:	4322      	orrs	r2, r4
    a218:	4c0e      	ldr	r4, [pc, #56]	; (a254 <__aeabi_d2iz+0x5c>)
    a21a:	1ae4      	subs	r4, r4, r3
    a21c:	2c1f      	cmp	r4, #31
    a21e:	dd0c      	ble.n	a23a <__aeabi_d2iz+0x42>
    a220:	480d      	ldr	r0, [pc, #52]	; (a258 <__aeabi_d2iz+0x60>)
    a222:	1ac3      	subs	r3, r0, r3
    a224:	40da      	lsrs	r2, r3
    a226:	0013      	movs	r3, r2
    a228:	425c      	negs	r4, r3
    a22a:	2900      	cmp	r1, #0
    a22c:	d100      	bne.n	a230 <__aeabi_d2iz+0x38>
    a22e:	001c      	movs	r4, r3
    a230:	0020      	movs	r0, r4
    a232:	bd30      	pop	{r4, r5, pc}
    a234:	4b09      	ldr	r3, [pc, #36]	; (a25c <__aeabi_d2iz+0x64>)
    a236:	18cc      	adds	r4, r1, r3
    a238:	e7fa      	b.n	a230 <__aeabi_d2iz+0x38>
    a23a:	40e0      	lsrs	r0, r4
    a23c:	4c08      	ldr	r4, [pc, #32]	; (a260 <__aeabi_d2iz+0x68>)
    a23e:	46a4      	mov	ip, r4
    a240:	4463      	add	r3, ip
    a242:	409a      	lsls	r2, r3
    a244:	0013      	movs	r3, r2
    a246:	4303      	orrs	r3, r0
    a248:	e7ee      	b.n	a228 <__aeabi_d2iz+0x30>
    a24a:	46c0      	nop			; (mov r8, r8)
    a24c:	000003fe 	.word	0x000003fe
    a250:	0000041d 	.word	0x0000041d
    a254:	00000433 	.word	0x00000433
    a258:	00000413 	.word	0x00000413
    a25c:	7fffffff 	.word	0x7fffffff
    a260:	fffffbed 	.word	0xfffffbed

0000a264 <__aeabi_i2d>:
    a264:	b570      	push	{r4, r5, r6, lr}
    a266:	2800      	cmp	r0, #0
    a268:	d030      	beq.n	a2cc <__aeabi_i2d+0x68>
    a26a:	17c3      	asrs	r3, r0, #31
    a26c:	18c4      	adds	r4, r0, r3
    a26e:	405c      	eors	r4, r3
    a270:	0fc5      	lsrs	r5, r0, #31
    a272:	0020      	movs	r0, r4
    a274:	f000 f950 	bl	a518 <__clzsi2>
    a278:	4b17      	ldr	r3, [pc, #92]	; (a2d8 <__aeabi_i2d+0x74>)
    a27a:	4a18      	ldr	r2, [pc, #96]	; (a2dc <__aeabi_i2d+0x78>)
    a27c:	1a1b      	subs	r3, r3, r0
    a27e:	1ad2      	subs	r2, r2, r3
    a280:	2a1f      	cmp	r2, #31
    a282:	dd18      	ble.n	a2b6 <__aeabi_i2d+0x52>
    a284:	4a16      	ldr	r2, [pc, #88]	; (a2e0 <__aeabi_i2d+0x7c>)
    a286:	1ad2      	subs	r2, r2, r3
    a288:	4094      	lsls	r4, r2
    a28a:	2200      	movs	r2, #0
    a28c:	0324      	lsls	r4, r4, #12
    a28e:	055b      	lsls	r3, r3, #21
    a290:	0b24      	lsrs	r4, r4, #12
    a292:	0d5b      	lsrs	r3, r3, #21
    a294:	2100      	movs	r1, #0
    a296:	0010      	movs	r0, r2
    a298:	0324      	lsls	r4, r4, #12
    a29a:	0d0a      	lsrs	r2, r1, #20
    a29c:	0512      	lsls	r2, r2, #20
    a29e:	0b24      	lsrs	r4, r4, #12
    a2a0:	4314      	orrs	r4, r2
    a2a2:	4a10      	ldr	r2, [pc, #64]	; (a2e4 <__aeabi_i2d+0x80>)
    a2a4:	051b      	lsls	r3, r3, #20
    a2a6:	4014      	ands	r4, r2
    a2a8:	431c      	orrs	r4, r3
    a2aa:	0064      	lsls	r4, r4, #1
    a2ac:	07ed      	lsls	r5, r5, #31
    a2ae:	0864      	lsrs	r4, r4, #1
    a2b0:	432c      	orrs	r4, r5
    a2b2:	0021      	movs	r1, r4
    a2b4:	bd70      	pop	{r4, r5, r6, pc}
    a2b6:	0021      	movs	r1, r4
    a2b8:	4091      	lsls	r1, r2
    a2ba:	000a      	movs	r2, r1
    a2bc:	210b      	movs	r1, #11
    a2be:	1a08      	subs	r0, r1, r0
    a2c0:	40c4      	lsrs	r4, r0
    a2c2:	055b      	lsls	r3, r3, #21
    a2c4:	0324      	lsls	r4, r4, #12
    a2c6:	0b24      	lsrs	r4, r4, #12
    a2c8:	0d5b      	lsrs	r3, r3, #21
    a2ca:	e7e3      	b.n	a294 <__aeabi_i2d+0x30>
    a2cc:	2500      	movs	r5, #0
    a2ce:	2300      	movs	r3, #0
    a2d0:	2400      	movs	r4, #0
    a2d2:	2200      	movs	r2, #0
    a2d4:	e7de      	b.n	a294 <__aeabi_i2d+0x30>
    a2d6:	46c0      	nop			; (mov r8, r8)
    a2d8:	0000041e 	.word	0x0000041e
    a2dc:	00000433 	.word	0x00000433
    a2e0:	00000413 	.word	0x00000413
    a2e4:	800fffff 	.word	0x800fffff

0000a2e8 <__aeabi_ui2d>:
    a2e8:	b570      	push	{r4, r5, r6, lr}
    a2ea:	1e05      	subs	r5, r0, #0
    a2ec:	d028      	beq.n	a340 <__aeabi_ui2d+0x58>
    a2ee:	f000 f913 	bl	a518 <__clzsi2>
    a2f2:	4b15      	ldr	r3, [pc, #84]	; (a348 <__aeabi_ui2d+0x60>)
    a2f4:	4a15      	ldr	r2, [pc, #84]	; (a34c <__aeabi_ui2d+0x64>)
    a2f6:	1a1b      	subs	r3, r3, r0
    a2f8:	1ad2      	subs	r2, r2, r3
    a2fa:	2a1f      	cmp	r2, #31
    a2fc:	dd16      	ble.n	a32c <__aeabi_ui2d+0x44>
    a2fe:	002c      	movs	r4, r5
    a300:	4a13      	ldr	r2, [pc, #76]	; (a350 <__aeabi_ui2d+0x68>)
    a302:	2500      	movs	r5, #0
    a304:	1ad2      	subs	r2, r2, r3
    a306:	4094      	lsls	r4, r2
    a308:	055a      	lsls	r2, r3, #21
    a30a:	0324      	lsls	r4, r4, #12
    a30c:	0b24      	lsrs	r4, r4, #12
    a30e:	0d52      	lsrs	r2, r2, #21
    a310:	2100      	movs	r1, #0
    a312:	0324      	lsls	r4, r4, #12
    a314:	0d0b      	lsrs	r3, r1, #20
    a316:	0b24      	lsrs	r4, r4, #12
    a318:	051b      	lsls	r3, r3, #20
    a31a:	4323      	orrs	r3, r4
    a31c:	4c0d      	ldr	r4, [pc, #52]	; (a354 <__aeabi_ui2d+0x6c>)
    a31e:	0512      	lsls	r2, r2, #20
    a320:	4023      	ands	r3, r4
    a322:	4313      	orrs	r3, r2
    a324:	005b      	lsls	r3, r3, #1
    a326:	0028      	movs	r0, r5
    a328:	0859      	lsrs	r1, r3, #1
    a32a:	bd70      	pop	{r4, r5, r6, pc}
    a32c:	210b      	movs	r1, #11
    a32e:	002c      	movs	r4, r5
    a330:	1a08      	subs	r0, r1, r0
    a332:	40c4      	lsrs	r4, r0
    a334:	4095      	lsls	r5, r2
    a336:	0324      	lsls	r4, r4, #12
    a338:	055a      	lsls	r2, r3, #21
    a33a:	0b24      	lsrs	r4, r4, #12
    a33c:	0d52      	lsrs	r2, r2, #21
    a33e:	e7e7      	b.n	a310 <__aeabi_ui2d+0x28>
    a340:	2200      	movs	r2, #0
    a342:	2400      	movs	r4, #0
    a344:	e7e4      	b.n	a310 <__aeabi_ui2d+0x28>
    a346:	46c0      	nop			; (mov r8, r8)
    a348:	0000041e 	.word	0x0000041e
    a34c:	00000433 	.word	0x00000433
    a350:	00000413 	.word	0x00000413
    a354:	800fffff 	.word	0x800fffff

0000a358 <__aeabi_f2d>:
    a358:	0042      	lsls	r2, r0, #1
    a35a:	0e12      	lsrs	r2, r2, #24
    a35c:	1c51      	adds	r1, r2, #1
    a35e:	0243      	lsls	r3, r0, #9
    a360:	b2c9      	uxtb	r1, r1
    a362:	b570      	push	{r4, r5, r6, lr}
    a364:	0a5d      	lsrs	r5, r3, #9
    a366:	0fc4      	lsrs	r4, r0, #31
    a368:	2901      	cmp	r1, #1
    a36a:	dd15      	ble.n	a398 <__aeabi_f2d+0x40>
    a36c:	21e0      	movs	r1, #224	; 0xe0
    a36e:	0089      	lsls	r1, r1, #2
    a370:	468c      	mov	ip, r1
    a372:	076d      	lsls	r5, r5, #29
    a374:	0b1b      	lsrs	r3, r3, #12
    a376:	4462      	add	r2, ip
    a378:	2100      	movs	r1, #0
    a37a:	0028      	movs	r0, r5
    a37c:	0d0d      	lsrs	r5, r1, #20
    a37e:	052d      	lsls	r5, r5, #20
    a380:	432b      	orrs	r3, r5
    a382:	4d1c      	ldr	r5, [pc, #112]	; (a3f4 <__aeabi_f2d+0x9c>)
    a384:	0552      	lsls	r2, r2, #21
    a386:	402b      	ands	r3, r5
    a388:	0852      	lsrs	r2, r2, #1
    a38a:	4313      	orrs	r3, r2
    a38c:	005b      	lsls	r3, r3, #1
    a38e:	07e4      	lsls	r4, r4, #31
    a390:	085b      	lsrs	r3, r3, #1
    a392:	4323      	orrs	r3, r4
    a394:	0019      	movs	r1, r3
    a396:	bd70      	pop	{r4, r5, r6, pc}
    a398:	2a00      	cmp	r2, #0
    a39a:	d115      	bne.n	a3c8 <__aeabi_f2d+0x70>
    a39c:	2d00      	cmp	r5, #0
    a39e:	d01f      	beq.n	a3e0 <__aeabi_f2d+0x88>
    a3a0:	0028      	movs	r0, r5
    a3a2:	f000 f8b9 	bl	a518 <__clzsi2>
    a3a6:	280a      	cmp	r0, #10
    a3a8:	dc1d      	bgt.n	a3e6 <__aeabi_f2d+0x8e>
    a3aa:	230b      	movs	r3, #11
    a3ac:	002a      	movs	r2, r5
    a3ae:	1a1b      	subs	r3, r3, r0
    a3b0:	40da      	lsrs	r2, r3
    a3b2:	0013      	movs	r3, r2
    a3b4:	0002      	movs	r2, r0
    a3b6:	3215      	adds	r2, #21
    a3b8:	4095      	lsls	r5, r2
    a3ba:	4a0f      	ldr	r2, [pc, #60]	; (a3f8 <__aeabi_f2d+0xa0>)
    a3bc:	031b      	lsls	r3, r3, #12
    a3be:	1a12      	subs	r2, r2, r0
    a3c0:	0552      	lsls	r2, r2, #21
    a3c2:	0b1b      	lsrs	r3, r3, #12
    a3c4:	0d52      	lsrs	r2, r2, #21
    a3c6:	e7d7      	b.n	a378 <__aeabi_f2d+0x20>
    a3c8:	2d00      	cmp	r5, #0
    a3ca:	d006      	beq.n	a3da <__aeabi_f2d+0x82>
    a3cc:	2280      	movs	r2, #128	; 0x80
    a3ce:	0b1b      	lsrs	r3, r3, #12
    a3d0:	0312      	lsls	r2, r2, #12
    a3d2:	4313      	orrs	r3, r2
    a3d4:	076d      	lsls	r5, r5, #29
    a3d6:	4a09      	ldr	r2, [pc, #36]	; (a3fc <__aeabi_f2d+0xa4>)
    a3d8:	e7ce      	b.n	a378 <__aeabi_f2d+0x20>
    a3da:	4a08      	ldr	r2, [pc, #32]	; (a3fc <__aeabi_f2d+0xa4>)
    a3dc:	2300      	movs	r3, #0
    a3de:	e7cb      	b.n	a378 <__aeabi_f2d+0x20>
    a3e0:	2200      	movs	r2, #0
    a3e2:	2300      	movs	r3, #0
    a3e4:	e7c8      	b.n	a378 <__aeabi_f2d+0x20>
    a3e6:	0003      	movs	r3, r0
    a3e8:	3b0b      	subs	r3, #11
    a3ea:	409d      	lsls	r5, r3
    a3ec:	002b      	movs	r3, r5
    a3ee:	2500      	movs	r5, #0
    a3f0:	e7e3      	b.n	a3ba <__aeabi_f2d+0x62>
    a3f2:	46c0      	nop			; (mov r8, r8)
    a3f4:	800fffff 	.word	0x800fffff
    a3f8:	00000389 	.word	0x00000389
    a3fc:	000007ff 	.word	0x000007ff

0000a400 <__aeabi_d2f>:
    a400:	004b      	lsls	r3, r1, #1
    a402:	b570      	push	{r4, r5, r6, lr}
    a404:	0d5e      	lsrs	r6, r3, #21
    a406:	030c      	lsls	r4, r1, #12
    a408:	1c75      	adds	r5, r6, #1
    a40a:	0a64      	lsrs	r4, r4, #9
    a40c:	0f42      	lsrs	r2, r0, #29
    a40e:	056d      	lsls	r5, r5, #21
    a410:	4322      	orrs	r2, r4
    a412:	0fc9      	lsrs	r1, r1, #31
    a414:	00c4      	lsls	r4, r0, #3
    a416:	0d6d      	lsrs	r5, r5, #21
    a418:	2d01      	cmp	r5, #1
    a41a:	dd2a      	ble.n	a472 <__aeabi_d2f+0x72>
    a41c:	4b3b      	ldr	r3, [pc, #236]	; (a50c <__aeabi_d2f+0x10c>)
    a41e:	18f3      	adds	r3, r6, r3
    a420:	2bfe      	cmp	r3, #254	; 0xfe
    a422:	dc1a      	bgt.n	a45a <__aeabi_d2f+0x5a>
    a424:	2b00      	cmp	r3, #0
    a426:	dd42      	ble.n	a4ae <__aeabi_d2f+0xae>
    a428:	0180      	lsls	r0, r0, #6
    a42a:	1e45      	subs	r5, r0, #1
    a42c:	41a8      	sbcs	r0, r5
    a42e:	00d2      	lsls	r2, r2, #3
    a430:	4310      	orrs	r0, r2
    a432:	0f62      	lsrs	r2, r4, #29
    a434:	4302      	orrs	r2, r0
    a436:	0750      	lsls	r0, r2, #29
    a438:	d004      	beq.n	a444 <__aeabi_d2f+0x44>
    a43a:	200f      	movs	r0, #15
    a43c:	4010      	ands	r0, r2
    a43e:	2804      	cmp	r0, #4
    a440:	d000      	beq.n	a444 <__aeabi_d2f+0x44>
    a442:	3204      	adds	r2, #4
    a444:	2080      	movs	r0, #128	; 0x80
    a446:	04c0      	lsls	r0, r0, #19
    a448:	4010      	ands	r0, r2
    a44a:	d021      	beq.n	a490 <__aeabi_d2f+0x90>
    a44c:	3301      	adds	r3, #1
    a44e:	2bff      	cmp	r3, #255	; 0xff
    a450:	d003      	beq.n	a45a <__aeabi_d2f+0x5a>
    a452:	0192      	lsls	r2, r2, #6
    a454:	0a52      	lsrs	r2, r2, #9
    a456:	b2db      	uxtb	r3, r3
    a458:	e001      	b.n	a45e <__aeabi_d2f+0x5e>
    a45a:	23ff      	movs	r3, #255	; 0xff
    a45c:	2200      	movs	r2, #0
    a45e:	0252      	lsls	r2, r2, #9
    a460:	0a52      	lsrs	r2, r2, #9
    a462:	05db      	lsls	r3, r3, #23
    a464:	4313      	orrs	r3, r2
    a466:	005b      	lsls	r3, r3, #1
    a468:	07c9      	lsls	r1, r1, #31
    a46a:	085b      	lsrs	r3, r3, #1
    a46c:	430b      	orrs	r3, r1
    a46e:	0018      	movs	r0, r3
    a470:	bd70      	pop	{r4, r5, r6, pc}
    a472:	2e00      	cmp	r6, #0
    a474:	d007      	beq.n	a486 <__aeabi_d2f+0x86>
    a476:	4314      	orrs	r4, r2
    a478:	d0ef      	beq.n	a45a <__aeabi_d2f+0x5a>
    a47a:	2080      	movs	r0, #128	; 0x80
    a47c:	00d2      	lsls	r2, r2, #3
    a47e:	0480      	lsls	r0, r0, #18
    a480:	4302      	orrs	r2, r0
    a482:	23ff      	movs	r3, #255	; 0xff
    a484:	e7d7      	b.n	a436 <__aeabi_d2f+0x36>
    a486:	4322      	orrs	r2, r4
    a488:	2300      	movs	r3, #0
    a48a:	2a00      	cmp	r2, #0
    a48c:	d003      	beq.n	a496 <__aeabi_d2f+0x96>
    a48e:	2205      	movs	r2, #5
    a490:	08d2      	lsrs	r2, r2, #3
    a492:	2bff      	cmp	r3, #255	; 0xff
    a494:	d003      	beq.n	a49e <__aeabi_d2f+0x9e>
    a496:	0252      	lsls	r2, r2, #9
    a498:	0a52      	lsrs	r2, r2, #9
    a49a:	b2db      	uxtb	r3, r3
    a49c:	e7df      	b.n	a45e <__aeabi_d2f+0x5e>
    a49e:	2a00      	cmp	r2, #0
    a4a0:	d032      	beq.n	a508 <__aeabi_d2f+0x108>
    a4a2:	2080      	movs	r0, #128	; 0x80
    a4a4:	03c0      	lsls	r0, r0, #15
    a4a6:	4302      	orrs	r2, r0
    a4a8:	0252      	lsls	r2, r2, #9
    a4aa:	0a52      	lsrs	r2, r2, #9
    a4ac:	e7d7      	b.n	a45e <__aeabi_d2f+0x5e>
    a4ae:	0018      	movs	r0, r3
    a4b0:	3017      	adds	r0, #23
    a4b2:	db14      	blt.n	a4de <__aeabi_d2f+0xde>
    a4b4:	2080      	movs	r0, #128	; 0x80
    a4b6:	0400      	lsls	r0, r0, #16
    a4b8:	4302      	orrs	r2, r0
    a4ba:	201e      	movs	r0, #30
    a4bc:	1ac0      	subs	r0, r0, r3
    a4be:	281f      	cmp	r0, #31
    a4c0:	dc0f      	bgt.n	a4e2 <__aeabi_d2f+0xe2>
    a4c2:	0025      	movs	r5, r4
    a4c4:	4b12      	ldr	r3, [pc, #72]	; (a510 <__aeabi_d2f+0x110>)
    a4c6:	18f3      	adds	r3, r6, r3
    a4c8:	409d      	lsls	r5, r3
    a4ca:	1e6e      	subs	r6, r5, #1
    a4cc:	41b5      	sbcs	r5, r6
    a4ce:	409a      	lsls	r2, r3
    a4d0:	002b      	movs	r3, r5
    a4d2:	4313      	orrs	r3, r2
    a4d4:	0022      	movs	r2, r4
    a4d6:	40c2      	lsrs	r2, r0
    a4d8:	431a      	orrs	r2, r3
    a4da:	2300      	movs	r3, #0
    a4dc:	e7ab      	b.n	a436 <__aeabi_d2f+0x36>
    a4de:	2300      	movs	r3, #0
    a4e0:	e7d5      	b.n	a48e <__aeabi_d2f+0x8e>
    a4e2:	2502      	movs	r5, #2
    a4e4:	426d      	negs	r5, r5
    a4e6:	1aeb      	subs	r3, r5, r3
    a4e8:	0015      	movs	r5, r2
    a4ea:	40dd      	lsrs	r5, r3
    a4ec:	2820      	cmp	r0, #32
    a4ee:	d009      	beq.n	a504 <__aeabi_d2f+0x104>
    a4f0:	4b08      	ldr	r3, [pc, #32]	; (a514 <__aeabi_d2f+0x114>)
    a4f2:	18f3      	adds	r3, r6, r3
    a4f4:	409a      	lsls	r2, r3
    a4f6:	4314      	orrs	r4, r2
    a4f8:	1e62      	subs	r2, r4, #1
    a4fa:	4194      	sbcs	r4, r2
    a4fc:	0022      	movs	r2, r4
    a4fe:	2300      	movs	r3, #0
    a500:	432a      	orrs	r2, r5
    a502:	e798      	b.n	a436 <__aeabi_d2f+0x36>
    a504:	2200      	movs	r2, #0
    a506:	e7f6      	b.n	a4f6 <__aeabi_d2f+0xf6>
    a508:	2200      	movs	r2, #0
    a50a:	e7a8      	b.n	a45e <__aeabi_d2f+0x5e>
    a50c:	fffffc80 	.word	0xfffffc80
    a510:	fffffc82 	.word	0xfffffc82
    a514:	fffffca2 	.word	0xfffffca2

0000a518 <__clzsi2>:
    a518:	211c      	movs	r1, #28
    a51a:	2301      	movs	r3, #1
    a51c:	041b      	lsls	r3, r3, #16
    a51e:	4298      	cmp	r0, r3
    a520:	d301      	bcc.n	a526 <__clzsi2+0xe>
    a522:	0c00      	lsrs	r0, r0, #16
    a524:	3910      	subs	r1, #16
    a526:	0a1b      	lsrs	r3, r3, #8
    a528:	4298      	cmp	r0, r3
    a52a:	d301      	bcc.n	a530 <__clzsi2+0x18>
    a52c:	0a00      	lsrs	r0, r0, #8
    a52e:	3908      	subs	r1, #8
    a530:	091b      	lsrs	r3, r3, #4
    a532:	4298      	cmp	r0, r3
    a534:	d301      	bcc.n	a53a <__clzsi2+0x22>
    a536:	0900      	lsrs	r0, r0, #4
    a538:	3904      	subs	r1, #4
    a53a:	a202      	add	r2, pc, #8	; (adr r2, a544 <__clzsi2+0x2c>)
    a53c:	5c10      	ldrb	r0, [r2, r0]
    a53e:	1840      	adds	r0, r0, r1
    a540:	4770      	bx	lr
    a542:	46c0      	nop			; (mov r8, r8)
    a544:	02020304 	.word	0x02020304
    a548:	01010101 	.word	0x01010101
	...
    a554:	57415244 	.word	0x57415244
    a558:	444f4d20 	.word	0x444f4d20
    a55c:	00000045 	.word	0x00000045
    a560:	455a414d 	.word	0x455a414d
    a564:	444f4d20 	.word	0x444f4d20
    a568:	00000045 	.word	0x00000045
    a56c:	25206425 	.word	0x25206425
    a570:	00000a64 	.word	0x00000a64
    a574:	00206425 	.word	0x00206425

0000a578 <_tcc_intflag>:
    a578:	00000001 00000002 00000004 00000008     ................
    a588:	00001000 00002000 00004000 00008000     ..... ...@......
    a598:	00010000 00020000 00040000 00080000     ................
    a5a8:	0000776d 00000000 0000206d 00000000     mw......m ......

0000a5b8 <tc_interrupt_vectors.12761>:
    a5b8:	00141312 42000800 42000c00 42001000     .......B...B...B
    a5c8:	42001400 42001800 42001c00 0c0b0a09     ...B...B...B....
    a5d8:	00000e0d 00001b0a 00001b06 00001b06     ................
    a5e8:	00001b64 00001b64 00001b1e 00001b10     d...d...........
    a5f8:	00001b24 00001b52 00001dd4 00001db4     $...R...........
    a608:	00001db4 00001e40 00001dc6 00001de2     ....@...........
    a618:	00001db8 00001df0 00001e30 42002c00     ........0....,.B
    a628:	42003000 42003400 001c1c1b 10000800     .0.B.4.B........
    a638:	00002000 00003170 00003324 0000332e     . ..p1..$3...3..
    a648:	000034fc 00003504 00003a7e 00003b40     .4...5..~:..@;..
    a658:	00003a88 00003aa8 00003b40 00003aca     .:...:..@;...:..
    a668:	00003b40 00003b0e                       @;...;..

0000a670 <tc_interrupt_vectors.11902>:
    a670:	43141312 00000000                       ...C....

0000a678 <_global_impure_ptr>:
    a678:	2000000c 00464e49 00666e69 004e414e     ... INF.inf.NAN.
    a688:	006e616e 31300030 35343332 39383736     nan.0.0123456789
    a698:	44434241 30004645 34333231 38373635     ABCDEF.012345678
    a6a8:	63626139 00666564 69666e49 7974696e     9abcdef.Infinity
    a6b8:	4e614e00 00000000                       .NaN....

0000a6c0 <__sf_fake_stdin>:
	...

0000a6e0 <__sf_fake_stdout>:
	...

0000a700 <__sf_fake_stderr>:
	...
    a720:	49534f50 002e0058                       POSIX...

0000a728 <__mprec_tens>:
    a728:	00000000 3ff00000 00000000 40240000     .......?......$@
    a738:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    a748:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    a758:	00000000 412e8480 00000000 416312d0     .......A......cA
    a768:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    a778:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    a788:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    a798:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    a7a8:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    a7b8:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    a7c8:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    a7d8:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    a7e8:	79d99db4 44ea7843                       ...yCx.D

0000a7f0 <__mprec_bigtens>:
    a7f0:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    a800:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    a810:	7f73bf3c 75154fdd                       <.s..O.u

0000a818 <p05.5385>:
    a818:	00000005 00000019 0000007d 2b302d23     ........}...#-0+
    a828:	6c680020 6665004c 47464567 00000000      .hlL.efgEFG....
    a838:	00008282 000081a6 00008264 0000823c     ........d...<...
    a848:	00008264 00008230 00008264 0000823c     d...0...d...<...
    a858:	000081a6 000081a6 00008230 0000823c     ........0...<...
    a868:	000082e8 000082e8 000082e8 0000826a     ............j...
    a878:	000081a6 000081a6 00008250 0000823a     ........P...:...
    a888:	00008250 00008230 00008250 0000823a     P...0...P...:...
    a898:	000081a6 000081a6 00008230 0000823a     ........0...:...
    a8a8:	000082e8 000082e8 000082e8 000082f4     ................
    a8b8:	000085e0 0000853e 0000853e 0000853c     ....>...>...<...
    a8c8:	000085d2 000085d2 000085c8 0000853c     ............<...
    a8d8:	000085d2 000085c8 000085d2 0000853c     ............<...
    a8e8:	000085d8 000085d8 000085d8 00008662     ............b...
    a8f8:	00008fc4 00008e92 00008f98 00008e88     ................
    a908:	00008f98 00008fa2 00008f98 00008e88     ................
    a918:	00008e92 00008e92 00008fa2 00008e88     ................
    a928:	00008e7e 00008e7e 00008e7e 000091f4     ~...~...~.......
    a938:	0000980c 000096cc 000096cc 000096ca     ................
    a948:	000097e4 000097e4 000097d6 000096ca     ................
    a958:	000097e4 000097d6 000097e4 000096ca     ................
    a968:	000097ec 000097ec 000097ec 000099ec     ................

0000a978 <_init>:
    a978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a97a:	46c0      	nop			; (mov r8, r8)
    a97c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    a97e:	bc08      	pop	{r3}
    a980:	469e      	mov	lr, r3
    a982:	4770      	bx	lr

0000a984 <__init_array_start>:
    a984:	000000dd 	.word	0x000000dd

0000a988 <_fini>:
    a988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a98a:	46c0      	nop			; (mov r8, r8)
    a98c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    a98e:	bc08      	pop	{r3}
    a990:	469e      	mov	lr, r3
    a992:	4770      	bx	lr

0000a994 <__fini_array_start>:
    a994:	000000b5 	.word	0x000000b5
