// Generated by PeakRDL-regblock - A free and open-source SystemVerilog generator
//  https://github.com/SystemRDL/PeakRDL-regblock

package regblock_pkg;

    localparam REGBLOCK_DATA_WIDTH = 32;
    localparam REGBLOCK_MIN_ADDR_WIDTH = 4;
    localparam REGBLOCK_SIZE = 'hc;

    typedef struct {
        logic next;
    } test_block__status_reg__ready__in_t;

    typedef struct {
        logic next;
    } test_block__status_reg__error__in_t;

    typedef struct {
        logic [7:0] next;
    } test_block__status_reg__status__in_t;

    typedef struct {
        test_block__status_reg__ready__in_t ready;
        test_block__status_reg__error__in_t error;
        test_block__status_reg__status__in_t status;
    } test_block__status_reg__in_t;

    typedef struct {
        logic [7:0] next;
    } test_block__data_reg__value__in_t;

    typedef struct {
        test_block__data_reg__value__in_t value;
    } test_block__data_reg__in_t;

    typedef struct {
        test_block__status_reg__in_t STATUS;
        test_block__data_reg__in_t DATA;
    } regblock__in_t;

    typedef struct {
        logic value;
    } test_block__control_reg__enable__out_t;

    typedef struct {
        logic [2:0] value;
    } test_block__control_reg__mode__out_t;

    typedef struct {
        test_block__control_reg__enable__out_t enable;
        test_block__control_reg__mode__out_t mode;
    } test_block__control_reg__out_t;

    typedef struct {
        logic [7:0] value;
    } test_block__data_reg__value__out_t;

    typedef struct {
        test_block__data_reg__value__out_t value;
    } test_block__data_reg__out_t;

    typedef struct {
        test_block__control_reg__out_t CONTROL;
        test_block__data_reg__out_t DATA;
    } regblock__out_t;
endpackage
