INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.srcs/sources_1/new/clkgen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.srcs/sources_1/new/ddr3_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oddr_pinout
INFO: [VRFC 10-311] analyzing module ddr3_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
