Model {
  Name			  "simple_pll_3"
  Version		  7.4
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.109"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  PreLoadFcn		  " [a,b]=ellip(5,1,60,2*pi*40e6,'s');"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  MaxMDLFileLineLength	  120
  StartFcn		  "tic;"
  StopFcn		  "pll_sim_time=toc"
  Created		  "Mon Jul 22 09:37:16 2002"
  Creator		  "dbenson"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "Dick"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Thu Jan 07 12:08:01 2010"
  RTWModifiedTimeStamp	  184766879
  ModelVersionFormat	  "1.%<AutoIncrement:109>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "all"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  off
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.6.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.6.0"
	  StartTime		  "0.0"
	  StopTime		  "5e-6"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "1/(10*800e6)"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  ".001"
	  SolverMode		  "Auto"
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.6.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  off
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  off
	  SaveState		  off
	  SignalLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  off
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "vco_control"
	  SignalLoggingName	  "sigsOut"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.6.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    7
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "ExpressionFolding"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "LocalBlockOutputs"
	    Cell		    "BufferReuse"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  off
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  off
	  BufferReuse		  off
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  EnforceIntegerDowncast  off
	  ExpressionFolding	  off
	  BooleansAsBitfields	  off
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  off
	  LocalBlockOutputs	  off
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.6.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"none"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "none"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskCondExecSysMsg "none"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  StrictBusMsg		  "None"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.6.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  on
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.6.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.6.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.6.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  on
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.6.0"
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement on
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.6.0"
	      Array {
		Type			"Cell"
		Dimension		12
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 72, 69, 952, 699 ] "
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "fixdt(1,16,0)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParamMin		      "[]"
      ParamMax		      "[]"
      ParameterDataTypeMode   "Same as input"
      ParameterDataType	      "fixdt(1,16,0)"
      ParameterScalingMode    "Best Precision: Matrix-wise"
      ParameterScaling	      "[]"
      ParamDataTypeStr	      "Inherit: Same as input"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchByCopyingInsideSignal off
      Interpolate	      on
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      IconShape		      "rectangular"
      AllPortsSameDT	      on
      OutDataTypeMode	      "Logical (see Configuration Parameters: Optimization)"
      LogicDataType	      "uint(8)"
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Math
      Operator		      "exp"
      OutputSignalType	      "auto"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      IntermediateResultsDataTypeStr "Inherit: Inherit via internal rule"
      AlgorithmType	      "Newton-Raphson"
      Iterations	      "3"
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Product
      Inputs		      "2"
      Multiplication	      "Element-wise(.*)"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      RealImagToComplex
      Input		      "Real and imag"
      ConstantPart	      "0"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      RelationalOperator
      Operator		      ">="
      InputSameDT	      on
      LogicOutDataTypeMode    "Logical (see Configuration Parameters: Optimization)"
      LogicDataType	      "uint(8)"
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Sin
      SineType		      "Time based"
      TimeSource	      "Use simulation time"
      SampleTime	      "-1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Terminator
    }
    Block {
      BlockType		      TransferFcn
      Numerator		      "[1]"
      Denominator	      "[1 2 1]"
      AbsoluteTolerance	      "auto"
      ContinuousStateAttributes	"''"
      Realization	      "auto"
    }
    Block {
      BlockType		      TransportDelay
      DelayTime		      "1"
      InitialOutput	      "0"
      BufferSize	      "1024"
      FixedBuffer	      off
      TransDelayFeedthrough   off
      PadeOrder		      "0"
    }
    Block {
      BlockType		      TriggerPort
      TriggerType	      "rising"
      StatesWhenEnabling      "inherit"
      PropagateVarSize	      "During execution"
      ShowOutputPort	      off
      OutputDataType	      "auto"
      SampleTimeType	      "triggered"
      SampleTime	      "1"
      ZeroCross		      on
    }
    Block {
      BlockType		      UnitDelay
      X0		      "0"
      SampleTime	      "1"
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
    }
    Block {
      BlockType		      ZeroOrderHold
      SampleTime	      "1"
    }
  }
  System {
    Name		    "simple_pll_3"
    Location		    [13, 75, 992, 582]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    50
    Block {
      BlockType		      Reference
      Name		      "1.59e-10 F"
      SID		      1
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [578, 205, 602, 260]
      BlockRotation	      270
      NamePlacement	      "alternate"
      ShowName		      off
      LibraryVersion	      "1.1845"
      DialogController	      "POWERSYS.PowerSysDialog"
      SourceBlock	      "powerlib/Elements/Series RLC Branch"
      SourceType	      "Series RLC Branch"
      PhysicalDomain	      "powersysdomain"
      SubClassName	      "unknown"
      LeftPortType	      "p1"
      RightPortType	      "p1"
      LConnTagsString	      "__new0"
      RConnTagsString	      "__new0"
      BranchType	      "RC"
      Resistance	      "47"
      Inductance	      "1.0"
      SetiL0		      off
      InitialCurrent	      "0"
      Capacitance	      "150e-12"
      Setx0		      off
      InitialVoltage	      "0"
      Measurements	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "1.59e-10 F1"
      SID		      2
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [639, 210, 661, 240]
      BlockRotation	      270
      NamePlacement	      "alternate"
      ShowName		      off
      LibraryVersion	      "1.1845"
      DialogController	      "POWERSYS.PowerSysDialog"
      SourceBlock	      "powerlib/Elements/Series RLC Branch"
      SourceType	      "Series RLC Branch"
      PhysicalDomain	      "powersysdomain"
      SubClassName	      "unknown"
      LeftPortType	      "p1"
      RightPortType	      "p1"
      LConnTagsString	      "__new0"
      RConnTagsString	      "__new0"
      BranchType	      "C"
      Resistance	      "1.0"
      Inductance	      "1.0"
      SetiL0		      off
      InitialCurrent	      "0"
      Capacitance	      "47e-12"
      Setx0		      off
      InitialVoltage	      "0"
      Measurements	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "1e3 ohm3"
      SID		      3
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [505, 164, 560, 186]
      NamePlacement	      "alternate"
      ShowName		      off
      LibraryVersion	      "1.1845"
      DialogController	      "POWERSYS.PowerSysDialog"
      SourceBlock	      "powerlib/Elements/Series RLC Branch"
      SourceType	      "Series RLC Branch"
      PhysicalDomain	      "powersysdomain"
      SubClassName	      "unknown"
      LeftPortType	      "p1"
      RightPortType	      "p1"
      LConnTagsString	      "__new0"
      RConnTagsString	      "__new0"
      BranchType	      "R"
      Resistance	      "270"
      Inductance	      "1.0"
      SetiL0		      off
      InitialCurrent	      "0"
      Capacitance	      "1.0"
      Setx0		      off
      InitialVoltage	      "0"
      Measurements	      "None"
    }
    Block {
      BlockType		      TransferFcn
      Name		      "40 MHz Elliptic "
      SID		      4
      Position		      [810, 167, 870, 203]
      Numerator		      "a"
      Denominator	      "b"
    }
    Block {
      BlockType		      Constant
      Name		      "8*100=800 MHz\n"
      SID		      5
      Position		      [375, 383, 410, 417]
      BlockMirror	      on
      Value		      "8"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
    }
    Block {
      BlockType		      Reference
      Name		      "D Flip-Flop"
      SID		      6
      Ports		      [3, 2]
      Position		      [185, 192, 230, 268]
      LibraryVersion	      "1.41"
      SourceBlock	      "simulink_extras/Flip Flops/D Flip-Flop"
      SourceType	      "DFlipFlop"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
    }
    Block {
      BlockType		      Reference
      Name		      "D Flip-Flop1"
      SID		      7
      Ports		      [3, 2]
      Position		      [185, 27, 230, 103]
      LibraryVersion	      "1.41"
      SourceBlock	      "simulink_extras/Flip Flops/D Flip-Flop"
      SourceType	      "DFlipFlop"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
    }
    Block {
      BlockType		      Reference
      Name		      "DC Voltage Source1"
      SID		      8
      Description	      "source block"
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [440, 281, 475, 309]
      BlockMirror	      on
      ShowName		      off
      AttributesFormatString  "\\n"
      LibraryVersion	      "1.1845"
      DialogController	      "POWERSYS.PowerSysDialog"
      SourceBlock	      "powerlib/Electrical\nSources/DC Voltage Source"
      SourceType	      "DC Voltage Source"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      Amplitude		      "5"
      Measurements	      "None"
    }
    Block {
      BlockType		      TransportDelay
      Name		      "Delay Asymmetry"
      SID		      9
      Position		      [270, 270, 300, 300]
      ForegroundColor	      "red"
      DelayTime		      "100e-12"
      BufferSize	      "100"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Divide by N"
      SID		      10
      Ports		      [1, 1, 0, 1]
      Position		      [220, 375, 320, 425]
      BlockMirror	      on
      AncestorBlock	      "rab_favorites/Divide by N"
      TreatAsAtomicUnit	      on
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Port {
	PortNumber		1
	Name			"clk_out"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      System {
	Name			"Divide by N"
	Location		[111, 254, 712, 554]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"103"
	SIDHighWatermark	8
	Block {
	  BlockType		  Inport
	  Name			  "div #"
	  SID			  1
	  Position		  [140, 158, 170, 172]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  TriggerPort
	  Name			  "Clock In"
	  SID			  2
	  Ports			  []
	  Position		  [225, 20, 245, 40]
	  TriggerType		  "falling"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  3
	  Position		  [135, 95, 165, 125]
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Math
	  Name			  "Math\nFunction"
	  SID			  4
	  Ports			  [2, 1]
	  Position		  [365, 102, 395, 133]
	  Operator		  "mod"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  RelationalOperator
	  Name			  "Relational\nOperator"
	  SID			  5
	  Ports			  [2, 1]
	  Position		  [455, 97, 485, 128]
	  Operator		  "<"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum"
	  SID			  6
	  Ports			  [2, 1]
	  Position		  [215, 100, 235, 120]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|++"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "Unit Delay"
	  SID			  7
	  Position		  [270, 90, 305, 130]
	  SampleTime		  "-1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Clock Out"
	  SID			  8
	  Position		  [540, 108, 570, 122]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "Sum"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -25; 240, 0; 0, 20]
	    DstBlock		    "Relational\nOperator"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Sum"
	  SrcPort		  1
	  DstBlock		  "Unit Delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Unit Delay"
	  SrcPort		  1
	  DstBlock		  "Math\nFunction"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "div #"
	  SrcPort		  1
	  Points		  [175, 0]
	  DstBlock		  "Math\nFunction"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Math\nFunction"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, 90; -195, 0]
	    DstBlock		    "Sum"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Relational\nOperator"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Relational\nOperator"
	  SrcPort		  1
	  DstBlock		  "Clock Out"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "G2"
      SID		      11
      Ports		      [0, 0, 0, 0, 0, 1]
      Position		      [604, 320, 636, 350]
      BlockRotation	      270
      BlockMirror	      on
      AttributesFormatString  "\\n"
      LibraryVersion	      "1.1845"
      DialogController	      "POWERSYS.PowerSysDialog"
      SourceBlock	      "powerlib/Elements/Ground"
      SourceType	      "Ground"
      PhysicalDomain	      "powersysdomain"
      SubClassName	      "unknown"
      LeftPortType	      "p1"
      RightPortType	      "p1"
      LConnTagsString	      "a"
    }
    Block {
      BlockType		      Reference
      Name		      "Ground (output)4"
      SID		      12
      Ports		      [0, 0, 0, 0, 0, 1]
      Position		      [370, 70, 400, 100]
      BlockRotation	      270
      BlockMirror	      on
      ShowName		      off
      AttributesFormatString  "\\n"
      LibraryVersion	      "1.1845"
      DialogController	      "POWERSYS.PowerSysDialog"
      SourceBlock	      "powerlib/Elements/Ground"
      SourceType	      "Ground"
      PhysicalDomain	      "powersysdomain"
      SubClassName	      "unknown"
      LeftPortType	      "p1"
      RightPortType	      "p1"
      LConnTagsString	      "a"
    }
    Block {
      BlockType		      Reference
      Name		      "Ideal Switch2"
      SID		      13
      Ports		      [1, 1, 0, 0, 0, 1, 1]
      Position		      [435, 65, 490, 105]
      BlockRotation	      270
      BlockMirror	      on
      NamePlacement	      "alternate"
      ShowName		      off
      AttributesFormatString  "\\n"
      LibraryVersion	      "1.1845"
      DialogController	      "POWERSYS.PowerSysDialog"
      SourceBlock	      "powerlib/Power\nElectronics/Ideal Switch"
      SourceType	      "Ideal Switch"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      Ron		      "180"
      Lon		      "1e-007"
      IC		      "1"
      Rs		      "0"
      Cs		      "0"
      Measurements	      on
    }
    Block {
      BlockType		      Reference
      Name		      "Ideal Switch4"
      SID		      14
      Ports		      [1, 1, 0, 0, 0, 1, 1]
      Position		      [365, 200, 420, 240]
      BlockRotation	      270
      NamePlacement	      "alternate"
      ShowName		      off
      AttributesFormatString  "\\n"
      LibraryVersion	      "1.1845"
      DialogController	      "POWERSYS.PowerSysDialog"
      SourceBlock	      "powerlib/Power\nElectronics/Ideal Switch"
      SourceType	      "Ideal Switch"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      Ron		      "180"
      Lon		      "1e-007"
      IC		      "0"
      Rs		      "0"
      Cs		      "0"
      Measurements	      on
    }
    Block {
      BlockType		      Logic
      Name		      "Logical\nOperator"
      SID		      15
      Ports		      [2, 1]
      Position		      [260, 127, 290, 158]
      BlockMirror	      on
      Operator		      "NAND"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Make Square"
      SID		      16
      Ports		      [1, 1]
      Position		      [85, 40, 115, 90]
      ShowName		      off
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "Make Square"
      MaskDescription	      "For input +ve values output is 1\nFor input -ve values output is 0"
      MaskDisplay	      "plot(0,0,100,100,[90,70,70,50,50,30,30,10,10],[20,20,40,40,20,20,40,40,20],[90,87,84,80,76,73"
      ",70,67,63,60,57,53,50,47,44,40,36,33,30,27,23,20,17,13,10],[70,65,63,62,63,65,70,75,77,78,77,75,70,65,63,62,63,6"
      "5,70,75,77,78,77,75,70])"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Make Square"
	Location		[459, 360, 767, 528]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  17
	  Position		  [25, 33, 55, 47]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  18
	  Position		  [30, 80, 60, 110]
	  Value			  "0"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  RelationalOperator
	  Name			  "Relational\nOperator"
	  SID			  19
	  Ports			  [2, 1]
	  Position		  [135, 32, 165, 63]
	  Operator		  ">"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  20
	  Position		  [270, 43, 300, 57]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Relational\nOperator"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [55, 0]
	  DstBlock		  "Relational\nOperator"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Relational\nOperator"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Make Square1"
      SID		      21
      Ports		      [1, 1]
      Position		      [380, 325, 410, 375]
      BlockMirror	      on
      ShowName		      off
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "Make Square"
      MaskDescription	      "For input +ve values output is 1\nFor input -ve values output is 0"
      MaskDisplay	      "plot(0,0,100,100,[90,70,70,50,50,30,30,10,10],[20,20,40,40,20,20,40,40,20],[90,87,84,80,76,73"
      ",70,67,63,60,57,53,50,47,44,40,36,33,30,27,23,20,17,13,10],[70,65,63,62,63,65,70,75,77,78,77,75,70,65,63,62,63,6"
      "5,70,75,77,78,77,75,70])"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      Port {
	PortNumber		1
	Name			"clk_in"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      System {
	Name			"Make Square1"
	Location		[459, 360, 767, 528]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  22
	  Position		  [25, 33, 55, 47]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  23
	  Position		  [30, 80, 60, 110]
	  Value			  "0"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  RelationalOperator
	  Name			  "Relational\nOperator"
	  SID			  24
	  Ports			  [2, 1]
	  Position		  [135, 32, 165, 63]
	  Operator		  ">"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  25
	  Position		  [270, 43, 300, 57]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Relational\nOperator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [55, 0]
	  DstBlock		  "Relational\nOperator"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational\nOperator"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Model Info"
      SID		      50
      Ports		      []
      Position		      [655, 414, 867, 439]
      ShowName		      off
      LibraryVersion	      "1.762"
      FontName		      "Arial"
      SourceBlock	      "simulink/Model-Wide\nUtilities/Model Info"
      SourceType	      "CMBlock"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      InitialBlockCM	      "None"
      BlockCM		      "None"
      Frame		      "on"
      DisplayStringWithTags   "Copywrite 2005-2010 The MathWorks, Inc."
      MaskDisplayString	      "Copywrite 2005-2010 The MathWorks, Inc."
      HorizontalTextAlignment "Center"
      LeftAlignmentValue      "0.5"
      SourceBlockDiagram      "simple_pll_3"
      TagMaxNumber	      "20"
    }
    Block {
      BlockType		      SubSystem
      Name		      "RF Spectum Analyzer (Image Reject)"
      SID		      26
      Description	      "Spectrum Analyzer"
      Ports		      [1]
      Position		      [485, 403, 610, 457]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Bandwidth|Center Freq"
      MaskStyleString	      "edit,edit"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskVariables	      "BW=@1;Fc=@2;"
      MaskDisplay	      "fprintf('Spectrum Analyzer \\n Fc=%7.2f MHz \\n BW=%7.2f MHz',Fc/1e6,BW/1e6)"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "300e6|800e6"
      System {
	Name			"RF Spectum Analyzer (Image Reject)"
	Location		[141, 421, 871, 653]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Input Signal"
	  SID			  27
	  Position		  [20, 102, 60, 118]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain"
	  SID			  49
	  Position		  [550, 100, 580, 130]
	  Gain			  "sqrt(2)*2"
	  ParameterDataTypeMode	  "Inherit via internal rule"
	  ParameterDataType	  "fixdt(1, 16)"
	  ParameterScaling	  "2^0"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  RealImagToComplex
	  Name			  "Real-Imag to\nComplex"
	  SID			  28
	  Ports			  [2, 1]
	  Position		  [495, 98, 525, 127]
	  Input			  "Real and imag"
	}
	Block {
	  BlockType		  Sin
	  Name			  "Sine Wave1"
	  SID			  29
	  Ports			  [0, 1]
	  Position		  [25, 35, 55, 65]
	  ShowName		  off
	  Amplitude		  "1"
	  Bias			  "0"
	  Frequency		  "2*pi*(Fc)"
	  Phase			  "-pi/2"
	  Samples		  "10"
	  Offset		  "0"
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Sin
	  Name			  "Sine Wave2"
	  SID			  30
	  Ports			  [0, 1]
	  Position		  [25, 160, 55, 190]
	  ShowName		  off
	  Amplitude		  "1"
	  Bias			  "0"
	  Frequency		  "2*pi*(Fc)"
	  Phase			  "0"
	  Samples		  "10"
	  Offset		  "0"
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Spectrum\nScope"
	  SID			  31
	  Ports			  [1]
	  Position		  [600, 90, 635, 140]
	  LibraryVersion	  "1.449"
	  DialogController	  "dspdialog.SpectrumScope"
	  DialogControllerArgs	  "DataTag0"
	  SourceBlock		  "dspsnks4/Spectrum\nScope"
	  SourceType		  "Spectrum Scope"
	  ShowPortLabels	  "none"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ScopeProperties	  on
	  Domain		  "Frequency"
	  HorizSpan		  "1"
	  UseBuffer		  on
	  BufferSize		  "256"
	  Overlap		  "64"
	  inpFftLenInherit	  off
	  FFTlength		  "128"
	  numAvg		  "2"
	  DisplayProperties	  off
	  AxisGrid		  on
	  Memory		  off
	  FrameNumber		  on
	  AxisLegend		  off
	  AxisZoom		  off
	  OpenScopeAtSimStart	  on
	  OpenScopeImmediately	  off
	  FigPos		  "[3 16 504 221]"
	  AxisProperties	  off
	  XUnits		  "Hertz"
	  XRange		  "Two-sided ((-Fs/2...Fs/2])"
	  XDisplay		  "0"
	  InheritXIncr		  on
	  XIncr			  "1.0"
	  XLabel		  "Samples"
	  XLimit		  "Auto"
	  YUnits		  "dBW"
	  XMax			  "1"
	  XMin			  "0"
	  YMin			  "-100"
	  YMax			  "10"
	  YLabel		  "dBW"
	  LineProperties	  off
	  wintypeSpecScope	  "Hann"
	  RsSpecScope		  "50"
	  betaSpecScope		  "5"
	  winsampSpecScope	  "Periodic"
	  XAxisParamsVer	  "6.8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "anti alias"
	  SID			  32
	  Ports			  [1, 1]
	  Position		  [250, 32, 315, 88]
	  LibraryVersion	  "1.288"
	  SourceBlock		  "dsparch4/Analog\nFilter Design"
	  SourceType		  "Analog Filter Design"
	  method		  "Elliptic"
	  filttype		  "Lowpass"
	  N			  "9"
	  Wlo			  "BW*pi"
	  Whi			  "80"
	  Rp			  "1.2"
	  Rs			  "100"
	}
	Block {
	  BlockType		  Reference
	  Name			  "anti alias1"
	  SID			  33
	  Ports			  [1, 1]
	  Position		  [250, 142, 315, 198]
	  LibraryVersion	  "1.288"
	  SourceBlock		  "dsparch4/Analog\nFilter Design"
	  SourceType		  "Analog Filter Design"
	  method		  "Elliptic"
	  filttype		  "Lowpass"
	  N			  "9"
	  Wlo			  "BW*pi"
	  Whi			  "80"
	  Rp			  "1.2"
	  Rs			  "100"
	}
	Block {
	  BlockType		  Product
	  Name			  "down convert"
	  SID			  34
	  Ports			  [2, 1]
	  Position		  [150, 41, 195, 74]
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  RndMeth		  "Floor"
	}
	Block {
	  BlockType		  Product
	  Name			  "down convert1"
	  SID			  35
	  Ports			  [2, 1]
	  Position		  [145, 151, 190, 184]
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  RndMeth		  "Floor"
	}
	Block {
	  BlockType		  ZeroOrderHold
	  Name			  "sampler (imag)"
	  SID			  36
	  Position		  [375, 151, 410, 189]
	  SampleTime		  "1/(1.28*BW)"
	}
	Block {
	  BlockType		  ZeroOrderHold
	  Name			  "sampler (real)"
	  SID			  37
	  Position		  [380, 41, 415, 79]
	  SampleTime		  "1/(1.28*BW)"
	}
	Line {
	  SrcBlock		  "Input Signal"
	  SrcPort		  1
	  Points		  [45, 0]
	  Branch {
	    Points		    [0, -45]
	    DstBlock		    "down convert"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 50]
	    DstBlock		    "down convert1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "down convert"
	  SrcPort		  1
	  DstBlock		  "anti alias"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "anti alias"
	  SrcPort		  1
	  DstBlock		  "sampler (real)"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sine Wave1"
	  SrcPort		  1
	  DstBlock		  "down convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sine Wave2"
	  SrcPort		  1
	  DstBlock		  "down convert1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "anti alias1"
	  SrcPort		  1
	  DstBlock		  "sampler (imag)"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "down convert1"
	  SrcPort		  1
	  DstBlock		  "anti alias1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sampler (real)"
	  SrcPort		  1
	  Points		  [45, 0; 0, 45]
	  DstBlock		  "Real-Imag to\nComplex"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sampler (imag)"
	  SrcPort		  1
	  Points		  [50, 0; 0, -50]
	  DstBlock		  "Real-Imag to\nComplex"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Real-Imag to\nComplex"
	  SrcPort		  1
	  DstBlock		  "Gain"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain"
	  SrcPort		  1
	  DstBlock		  "Spectrum\nScope"
	  DstPort		  1
	}
	Annotation {
	  Name			  "cosine"
	  Position		  [47, 76]
	}
	Annotation {
	  Name			  "sine"
	  Position		  [46, 203]
	}
      }
    }
    Block {
      BlockType		      Sin
      Name		      "Ref Osc\n100 MHz"
      SID		      38
      Ports		      [0, 1]
      Position		      [30, 50, 60, 80]
      Amplitude		      "1"
      Bias		      "0"
      Frequency		      "2*pi*100e6"
      Phase		      "pi"
      Samples		      "10"
      Offset		      "0"
      SampleTime	      "0"
    }
    Block {
      BlockType		      TransportDelay
      Name		      "Reset Delay "
      SID		      39
      Position		      [185, 130, 215, 160]
      BlockMirror	      on
      DelayTime		      "1e-9"
      InitialOutput	      "1"
      BufferSize	      "100"
    }
    Block {
      BlockType		      Reference
      Name		      "SW1"
      SID		      40
      Ports		      [2, 1]
      Position		      [330, 255, 360, 295]
      NamePlacement	      "alternate"
      LibraryVersion	      "1.762"
      SourceBlock	      "simulink/Signal\nRouting/Manual Switch"
      SourceType	      "Manual Switch"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      sw		      "1"
      action		      "0"
      varsize		      off
    }
    Block {
      BlockType		      Reference
      Name		      "SW2 "
      SID		      41
      Ports		      [2, 1]
      Position		      [835, 245, 870, 280]
      BlockRotation	      270
      BlockMirror	      on
      NamePlacement	      "alternate"
      LibraryVersion	      "1.762"
      SourceBlock	      "simulink/Signal\nRouting/Manual Switch"
      SourceType	      "Manual Switch"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      sw		      "1"
      action		      "0"
      varsize		      off
    }
    Block {
      BlockType		      Scope
      Name		      "Scope"
      SID		      42
      Ports		      [1]
      Position		      [895, 333, 925, 367]
      Floating		      off
      Location		      [527, 529, 1015, 741]
      Open		      on
      NumInputPorts	      "1"
      ZoomMode		      "yonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
      }
      TimeRange		      "6e-006"
      YMin		      "0"
      YMax		      "4"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      Decimation	      "100"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator1"
      SID		      43
      Position		      [370, 150, 390, 170]
      BlockRotation	      270
      NamePlacement	      "alternate"
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator2"
      SID		      44
      Position		      [440, 130, 460, 150]
      BlockRotation	      270
      BlockMirror	      on
      NamePlacement	      "alternate"
      ShowName		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Voltage Measurement"
      SID		      45
      Tag		      "PoWeRsYsTeMmEaSuReMeNt"
      Ports		      [0, 1, 0, 0, 0, 2]
      Position		      [725, 167, 755, 203]
      ShowName		      off
      AttributesFormatString  "\\n"
      LibraryVersion	      "1.1845"
      DialogController	      "POWERSYS.PowerSysDialog"
      SourceBlock	      "powerlib/Measurements/Voltage Measurement"
      SourceType	      "Voltage Measurement"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      PhasorSimulation	      off
      OutputType	      "Magnitude"
      PSBequivalent	      "0"
      Port {
	PortNumber		1
	Name			"vco_contrl\n"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Voltage-Controlled\nOscillator1"
      SID		      46
      Ports		      [1, 1]
      Position		      [490, 327, 580, 373]
      BlockMirror	      on
      LibraryVersion	      "1.37"
      FontName		      "Arial"
      SourceBlock	      "commsynccomp2/Continuous-Time\nVCO"
      SourceType	      "Continuous-Time VCO"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      Ac		      "1"
      Fc		      "8*90e6"
      Kc		      "8*20e6/5"
      Ph		      "pi"
    }
    Block {
      BlockType		      Constant
      Name		      "c0\n"
      SID		      47
      Position		      [85, 195, 100, 215]
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
    }
    Block {
      BlockType		      Reference
      Name		      "powergui"
      SID		      48
      Ports		      []
      Position		      [15, 125, 75, 149]
      LibraryVersion	      "1.1845"
      UserDataPersistent      on
      FontSize		      11
      SourceBlock	      "powerlib/powergui"
      SourceType	      "PSB option menu block"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimulationMode	      "Continuous"
      SampleTime	      "50e-6"
      frequency		      "60"
      SPID		      off
      DisableSnubberDevices   off
      DisableRonSwitches      off
      DisableVfSwitches	      off
      SwTol		      "0"
      Interpol		      off
      frequencyindice	      "0"
      echomessages	      off
      HookPort		      off
      DisplayEquations	      off
      FunctionMessages	      off
      EnableUseOfTLC	      off
      x0status		      "blocks"
      RestoreLinks	      "warning"
      Frange		      "[0:2:500]"
      Ylog		      off
      Xlog		      on
      ShowGrid		      off
      save		      off
      variable		      "ZData"
      ZoomFFT		      on
      StartTime		      "0.0"
      cycles		      "1"
      DisplayStyle	      "1"
      fundamental	      "60"
      FreqAxis		      off
      MaxFrequency	      "1000"
      frequencyindicesteady   "1"
      RmsSteady		      "1"
      display		      off
      Ts		      "0"
      methode		      off
    }
    Line {
      SrcBlock		      "Logical\nOperator"
      SrcPort		      1
      DstBlock		      "Reset Delay "
      DstPort		      1
    }
    Line {
      SrcBlock		      "D Flip-Flop1"
      SrcPort		      1
      Points		      [90, 0; 0, 90]
      DstBlock		      "Logical\nOperator"
      DstPort		      1
    }
    Line {
      SrcBlock		      "D Flip-Flop"
      SrcPort		      1
      Points		      [90, 0; 0, -60]
      DstBlock		      "Logical\nOperator"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Reset Delay "
      SrcPort		      1
      Points		      [0, 0; -35, 0]
      Branch {
	Points			[0, 110]
	DstBlock		"D Flip-Flop"
	DstPort			3
      }
      Branch {
	Points			[0, -55]
	DstBlock		"D Flip-Flop1"
	DstPort			3
      }
    }
    Line {
      SrcBlock		      "Make Square"
      SrcPort		      1
      DstBlock		      "D Flip-Flop1"
      DstPort		      2
    }
    Line {
      Name		      "clk_in"
      Labels		      [0, 0; 1, 0]
      SrcBlock		      "Make Square1"
      SrcPort		      1
      Points		      [-105, 0]
      DstBlock		      "Divide by N"
      DstPort		      trigger
    }
    Line {
      Name		      "clk_out"
      Labels		      [0, 0; 2, 0]
      SrcBlock		      "Divide by N"
      SrcPort		      1
      Points		      [-55, 0; 0, -170]
      DstBlock		      "D Flip-Flop"
      DstPort		      2
    }
    Line {
      SrcBlock		      "8*100=800 MHz\n"
      SrcPort		      1
      DstBlock		      "Divide by N"
      DstPort		      1
    }
    Line {
      SrcBlock		      "c0\n"
      SrcPort		      1
      Points		      [0, 0; 25, 0]
      Branch {
	DstBlock		"D Flip-Flop"
	DstPort			1
      }
      Branch {
	Points			[0, -165]
	DstBlock		"D Flip-Flop1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "D Flip-Flop"
      SrcPort		      2
      Points		      [0, 0; 15, 0]
      Branch {
	Points			[0, 35]
	DstBlock		"Delay Asymmetry"
	DstPort			1
      }
      Branch {
	Points			[65, 0]
	DstBlock		"SW1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Ref Osc\n100 MHz"
      SrcPort		      1
      DstBlock		      "Make Square"
      DstPort		      1
    }
    Line {
      SrcBlock		      "40 MHz Elliptic "
      SrcPort		      1
      Points		      [20, 0; 0, 45]
      DstBlock		      "SW2 "
      DstPort		      2
    }
    Line {
      SrcBlock		      "Delay Asymmetry"
      SrcPort		      1
      DstBlock		      "SW1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Ideal Switch2"
      SrcPort		      1
      DstBlock		      "Terminator2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Ideal Switch4"
      SrcPort		      1
      DstBlock		      "Terminator1"
      DstPort		      1
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Ground (output)4"
      SrcPort		      LConn1
      Points		      [0, -40; 90, 0]
      DstBlock		      "Ideal Switch2"
      DstPort		      LConn1
    }
    Line {
      SrcBlock		      "D Flip-Flop1"
      SrcPort		      2
      Points		      [115, 0; 0, -50; 100, 0]
      DstBlock		      "Ideal Switch2"
      DstPort		      1
    }
    Line {
      Name		      "vco_contrl\n"
      SrcBlock		      "Voltage Measurement"
      SrcPort		      1
      Points		      [20, 0]
      Branch {
	DstBlock		"40 MHz Elliptic "
	DstPort			1
      }
      Branch {
	Points			[0, 45]
	DstBlock		"SW2 "
	DstPort			1
      }
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "DC Voltage Source1"
      SrcPort		      RConn1
      Points		      [-20, 0]
      DstBlock		      "Ideal Switch4"
      DstPort		      LConn1
    }
    Line {
      SrcBlock		      "SW1"
      SrcPort		      1
      Points		      [15, 0]
      DstBlock		      "Ideal Switch4"
      DstPort		      1
    }
    Line {
      LineType		      "Connection"
      Points		      [590, 175; 60, 0]
      Branch {
	ConnectType		"SRC_DEST"
	SrcBlock		"1e3 ohm3"
	SrcPort			RConn1
	Points			[5, 0; 10, 0]
      }
      Branch {
	ConnectType		"SRC_DEST"
	SrcBlock		"1.59e-10 F"
	SrcPort			RConn1
	Points			[0, -15]
      }
      Branch {
	ConnectType		"DEST_SRC"
	DstBlock		"Voltage Measurement"
	DstPort			LConn1
      }
      Branch {
	ConnectType		"DEST_DEST"
	SrcBlock		"1.59e-10 F1"
	SrcPort			RConn1
	Points			[0, -20]
      }
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Ideal Switch2"
      SrcPort		      RConn1
      Points		      [0, 55]
      Branch {
	ConnectType		"DEST_DEST"
	SrcBlock		"Ideal Switch4"
	SrcPort			RConn1
	Points			[0, -10; 70, 0]
      }
      Branch {
	ConnectType		"DEST_SRC"
	DstBlock		"1e3 ohm3"
	DstPort			LConn1
      }
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "1.59e-10 F"
      SrcPort		      LConn1
      Points		      [0, 0; 0, 20]
      Branch {
	ConnectType		"DEST_SRC"
	Points			[30, 0]
	Branch {
	  ConnectType		  "DEST_SRC"
	  Points		  [30, 0]
	  Branch {
	    ConnectType		    "DEST_SRC"
	    DstBlock		    "1.59e-10 F1"
	    DstPort		    LConn1
	  }
	  Branch {
	    ConnectType		    "DEST_SRC"
	    Points		    [45, 0; 0, -100]
	    DstBlock		    "Voltage Measurement"
	    DstPort		    LConn2
	  }
	}
	Branch {
	  ConnectType		  "DEST_SRC"
	  DstBlock		  "G2"
	  DstPort		  LConn1
	}
      }
      Branch {
	ConnectType		"DEST_SRC"
	DstBlock		"DC Voltage Source1"
	DstPort			LConn1
      }
    }
    Line {
      SrcBlock		      "Voltage-Controlled\nOscillator1"
      SrcPort		      1
      Points		      [-35, 0]
      Branch {
	DstBlock		"Make Square1"
	DstPort			1
      }
      Branch {
	Points			[0, 80]
	DstBlock		"RF Spectum Analyzer (Image Reject)"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "SW2 "
      SrcPort		      1
      Points		      [0, 65]
      Branch {
	DstBlock		"Voltage-Controlled\nOscillator1"
	DstPort			1
      }
      Branch {
	DstBlock		"Scope"
	DstPort			1
      }
    }
    Annotation {
      Name		      " [a,b]=ellip(5,1,60,2*pi*40e6,'s');"
      Position		      [823, 153]
    }
    Annotation {
      Name		      "This model demonstrates that chaotic behavior can occur in feedback systems \nwith non-linear compo"
      "nents.  \n\nRun the model with SW1=up SW2=left. Note the \"perfection\" in the \nspectrum result.  Then change S"
      "W1=down. This introduces a small delay \nin one path of the D FF phase detector.  Run the model. This asymmetery"
      " \ninduces a (mildely) chaotic behavior (noise) plus the reference sidebands \nin the spectrum.  Then change SW2"
      "=right.  This filters the signal from the \nphase detector therefore removing the periodic component that  produ"
      "ces \nthe sidebands. However the noise due to the chaotic process is still present \nin the passband of the filt"
      "er. "
      Position		      [568, 77]
      HorizontalAlignment     "left"
    }
    Annotation {
      Name		      "270"
      Position		      [534, 196]
    }
    Annotation {
      Name		      "150p"
      Position		      [556, 220]
    }
    Annotation {
      Name		      "47"
      Position		      [559, 247]
    }
    Annotation {
      Name		      "47p"
      Position		      [627, 222]
    }
  }
}
MatData {
  NumRecords		  1
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    ,     8    (    !          %    \"                0         0          "
  }
}
# Finite State Machines
#
#    Stateflow Version 7.1 (R2009a) dated Jul 17 2009, 09:16:34
#
#


Stateflow {
  machine {
    id			    1
    name		    "simple_pll_3"
    created		    "16-Jun-2006 07:21:44"
    isLibrary		    0
    firstTarget		    2
    sfVersion		    71014000.00001
  }
  target {
    id			    2
    name		    "sfun"
    codeFlags		    ""
    machine		    1
    linkNode		    [1 0 3]
  }
  target {
    id			    3
    name		    "rtw"
    codeFlags		    " comments=1 statebitsets=1 databitsets=1 emitlogicalops=1 elseifdetection=1 constantfolding=1 redu"
    "ndantloadelimination=0 preservenames=0 preservenameswithparent=0 exportcharts=0"
    machine		    1
    linkNode		    [1 2 0]
  }
}
