
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Command: open_checkpoint C:/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.runs/impl_1/design_1_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 288.895 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7z007sclg225-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.291 . Memory (MB): peak = 684.191 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.848 . Memory (MB): peak = 1290.211 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.850 . Memory (MB): peak = 1290.211 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1290.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.2 (64-bit) build 2708876
open_checkpoint: Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1290.211 ; gain = 1001.316
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/LEDMATRIX_PROJECT/ip_repo/vhdlnoclk_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/LEDMATRIX_PROJECT/ip_repo/MATRIX_IPBLOK_DEF_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1310.684 ; gain = 20.473

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1be71af09

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.299 . Memory (MB): peak = 1387.570 ; gain = 76.887

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 151a3624a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.685 . Memory (MB): peak = 1570.590 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 50 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 151a3624a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.748 . Memory (MB): peak = 1570.590 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: dd41a80b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1570.590 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 276 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: dd41a80b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1570.590 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: dd41a80b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1570.590 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: dd41a80b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1570.590 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              50  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |             276  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1570.590 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2018b502e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1570.590 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2018b502e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1570.590 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2018b502e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1570.590 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1570.590 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 2018b502e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1570.590 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1570.590 ; gain = 280.379
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1570.590 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.208 . Memory (MB): peak = 1570.590 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1570.590 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1892d2926

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1570.590 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1570.590 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11c6c1e95

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1570.590 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 111ab2052

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1570.590 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 111ab2052

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1570.590 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 111ab2052

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1570.590 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 140b78e38

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1570.590 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 59 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 28 nets or cells. Created 1 new cell, deleted 27 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1570.590 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |             27  |                    28  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |             27  |                    28  |           0  |           7  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 119d8f01a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1570.590 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 125a848ec

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1570.590 ; gain = 0.000
Phase 2 Global Placement | Checksum: 125a848ec

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1570.590 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13feb569a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1570.590 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 166c49067

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1570.590 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17b98d79a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1570.590 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15e0e967d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1570.590 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1214ff1fe

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1570.590 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: b2415fa0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1570.590 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 145b6b5b0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1570.590 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1c7ab9afa

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1570.590 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 9cd0e4d5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1570.590 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 9cd0e4d5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1570.590 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: e59d7b37

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: e59d7b37

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1570.590 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-7.849. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a2d59122

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1570.590 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1a2d59122

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1570.590 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a2d59122

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1570.590 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a2d59122

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1570.590 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1570.590 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1d97da462

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1570.590 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d97da462

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1570.590 ; gain = 0.000
Ending Placer Task | Checksum: 11b7854cc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1570.590 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1570.590 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1570.590 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.575 . Memory (MB): peak = 1571.406 ; gain = 0.816
INFO: [Common 17-1381] The checkpoint 'C:/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 1571.406 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1571.406 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1580.301 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.849 | TNS=-7.849 |
Phase 1 Physical Synthesis Initialization | Checksum: bfd7e8a1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1580.352 ; gain = 0.051
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.849 | TNS=-7.849 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: bfd7e8a1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1580.352 ; gain = 0.051

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.849 | TNS=-7.849 |
INFO: [Physopt 32-702] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[1].  Did not re-place instance design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[1]
INFO: [Physopt 32-572] Net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_2_n_0.  Did not re-place instance design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_2
INFO: [Physopt 32-710] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_1_n_0. Critical path length was reduced through logic transformation on cell design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.622 | TNS=-7.622 |
INFO: [Physopt 32-663] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_4_n_0.  Re-placed instance design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_4
INFO: [Physopt 32-735] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.430 | TNS=-7.430 |
INFO: [Physopt 32-662] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_4_n_0.  Did not re-place instance design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_4
INFO: [Physopt 32-710] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_1_n_0. Critical path length was reduced through logic transformation on cell design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_1_comp_1.
INFO: [Physopt 32-735] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.380 | TNS=-7.380 |
INFO: [Physopt 32-662] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[6].  Did not re-place instance design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[6]
INFO: [Physopt 32-81] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[6]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.370 | TNS=-7.370 |
INFO: [Physopt 32-662] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[6]_repN.  Did not re-place instance design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[6]_replica
INFO: [Physopt 32-702] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[6]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_4_n_0.  Re-placed instance design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_4_comp
INFO: [Physopt 32-735] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.203 | TNS=-7.203 |
INFO: [Physopt 32-662] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[14].  Did not re-place instance design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[14]
INFO: [Physopt 32-702] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_5_n_0.  Did not re-place instance design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_5
INFO: [Physopt 32-702] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_10_n_0.  Did not re-place instance design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_10
INFO: [Physopt 32-710] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_5_n_0. Critical path length was reduced through logic transformation on cell design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_5_comp.
INFO: [Physopt 32-735] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.177 | TNS=-7.177 |
INFO: [Physopt 32-662] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[3].  Did not re-place instance design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[3]
INFO: [Physopt 32-702] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_9_n_0.  Did not re-place instance design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_9
INFO: [Physopt 32-735] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.111 | TNS=-7.111 |
INFO: [Physopt 32-662] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[2].  Did not re-place instance design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[2]
INFO: [Physopt 32-81] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.101 | TNS=-7.101 |
INFO: [Physopt 32-662] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[2]_repN.  Did not re-place instance design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[2]_replica
INFO: [Physopt 32-702] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[2]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_10_n_0.  Re-placed instance design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_10_comp
INFO: [Physopt 32-735] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.971 | TNS=-6.971 |
INFO: [Physopt 32-662] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_9_n_0.  Did not re-place instance design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_9
INFO: [Physopt 32-702] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.965 | TNS=-6.965 |
INFO: [Physopt 32-663] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_4_n_0.  Re-placed instance design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_4_comp
INFO: [Physopt 32-735] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.951 | TNS=-6.951 |
INFO: [Physopt 32-662] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_4_n_0.  Did not re-place instance design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_4_comp
INFO: [Physopt 32-702] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_8_n_0.  Did not re-place instance design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_8
INFO: [Physopt 32-710] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_4_n_0. Critical path length was reduced through logic transformation on cell design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_4_comp_2.
INFO: [Physopt 32-735] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.851 | TNS=-6.851 |
INFO: [Physopt 32-663] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_7_n_0.  Re-placed instance design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_7
INFO: [Physopt 32-735] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.748 | TNS=-6.748 |
INFO: [Physopt 32-663] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[13].  Re-placed instance design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[13]
INFO: [Physopt 32-735] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.746 | TNS=-6.746 |
INFO: [Physopt 32-662] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[13].  Did not re-place instance design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[13]
INFO: [Physopt 32-81] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[13]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.737 | TNS=-6.737 |
INFO: [Physopt 32-662] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[13]_repN.  Did not re-place instance design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[13]_replica
INFO: [Physopt 32-702] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[13]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_6_n_0.  Did not re-place instance design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_6
INFO: [Physopt 32-735] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.716 | TNS=-6.716 |
INFO: [Physopt 32-662] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_7_n_0.  Did not re-place instance design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_7
INFO: [Physopt 32-735] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.648 | TNS=-6.648 |
INFO: [Physopt 32-663] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[0].  Re-placed instance design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[0]
INFO: [Physopt 32-735] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.639 | TNS=-6.639 |
INFO: [Physopt 32-662] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_7_n_0.  Did not re-place instance design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_7
INFO: [Physopt 32-735] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.639 | TNS=-6.639 |
INFO: [Physopt 32-662] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_6_n_0.  Did not re-place instance design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_6
INFO: [Physopt 32-735] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.630 | TNS=-6.630 |
INFO: [Physopt 32-663] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[8].  Re-placed instance design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[8]
INFO: [Physopt 32-735] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.604 | TNS=-6.604 |
INFO: [Physopt 32-702] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[3].  Re-placed instance design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[3]
INFO: [Physopt 32-735] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.591 | TNS=-6.591 |
INFO: [Physopt 32-663] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[11].  Re-placed instance design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[11]
INFO: [Physopt 32-735] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.559 | TNS=-6.559 |
INFO: [Physopt 32-662] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[3].  Did not re-place instance design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[3]
INFO: [Physopt 32-702] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_5_n_0.  Did not re-place instance design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_5_comp
INFO: [Physopt 32-702] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_9_n_0.  Did not re-place instance design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_9
INFO: [Physopt 32-702] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.559 | TNS=-6.559 |
Phase 3 Critical Path Optimization | Checksum: bfd7e8a1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1594.480 ; gain = 14.180

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.559 | TNS=-6.559 |
INFO: [Physopt 32-702] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[3].  Did not re-place instance design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[3]
INFO: [Physopt 32-572] Net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_5_n_0.  Did not re-place instance design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_5_comp
INFO: [Physopt 32-134] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_5_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_9_n_0.  Did not re-place instance design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_9
INFO: [Physopt 32-702] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[3].  Did not re-place instance design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[3]
INFO: [Physopt 32-702] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_5_n_0.  Did not re-place instance design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_5_comp
INFO: [Physopt 32-702] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_9_n_0.  Did not re-place instance design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_9
INFO: [Physopt 32-702] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.559 | TNS=-6.559 |
Phase 4 Critical Path Optimization | Checksum: bfd7e8a1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1594.480 ; gain = 14.180
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1594.480 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-6.559 | TNS=-6.559 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.290  |          1.290  |            3  |              0  |                    23  |           0  |           2  |  00:00:07  |
|  Total          |          1.290  |          1.290  |            3  |              0  |                    23  |           0  |           3  |  00:00:07  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1594.480 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: bfd7e8a1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1594.480 ; gain = 14.180
INFO: [Common 17-83] Releasing license: Implementation
211 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1594.480 ; gain = 23.074
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1594.480 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.521 . Memory (MB): peak = 1603.242 ; gain = 8.762
INFO: [Common 17-1381] The checkpoint 'C:/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: f416b51a ConstDB: 0 ShapeSum: 86183c4c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: efefb77e

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 1649.414 ; gain = 33.176
Post Restoration Checksum: NetGraph: e87f8d5d NumContArr: 7702a21 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: efefb77e

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 1649.414 ; gain = 33.176

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: efefb77e

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 1655.402 ; gain = 39.164

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: efefb77e

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 1655.402 ; gain = 39.164
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b058ae9e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.781 ; gain = 46.543
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.550 | TNS=-6.550 | WHS=-0.183 | THS=-18.551|

Phase 2 Router Initialization | Checksum: 19086188d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 1664.891 ; gain = 48.652

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1674
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1674
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1fcd0f9d8

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 1665.195 ; gain = 48.957

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 123
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.191 | TNS=-5.191 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1402c7002

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1665.199 ; gain = 48.961

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.935 | TNS=-4.935 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1ed2a7d4e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1665.199 ; gain = 48.961

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.191 | TNS=-5.191 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 13814e4f7

Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 1665.199 ; gain = 48.961
Phase 4 Rip-up And Reroute | Checksum: 13814e4f7

Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 1665.199 ; gain = 48.961

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 139f8a28d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 1665.199 ; gain = 48.961
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.935 | TNS=-4.935 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: c98e499b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 1665.199 ; gain = 48.961

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: c98e499b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 1665.199 ; gain = 48.961
Phase 5 Delay and Skew Optimization | Checksum: c98e499b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 1665.199 ; gain = 48.961

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 132d9f988

Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 1665.203 ; gain = 48.965
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.935 | TNS=-4.935 | WHS=0.033  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b7ada1ac

Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 1665.203 ; gain = 48.965
Phase 6 Post Hold Fix | Checksum: 1b7ada1ac

Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 1665.203 ; gain = 48.965

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.543215 %
  Global Horizontal Routing Utilization  = 0.796875 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 28.8288%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 31.5315%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 39.7059%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: d5c58d54

Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 1665.203 ; gain = 48.965

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: d5c58d54

Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 1667.211 ; gain = 50.973

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1bba7f628

Time (s): cpu = 00:00:43 ; elapsed = 00:00:38 . Memory (MB): peak = 1667.211 ; gain = 50.973

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.935 | TNS=-4.935 | WHS=0.033  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1bba7f628

Time (s): cpu = 00:00:43 ; elapsed = 00:00:38 . Memory (MB): peak = 1667.211 ; gain = 50.973
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:43 ; elapsed = 00:00:38 . Memory (MB): peak = 1667.211 ; gain = 50.973

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
230 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 1667.211 ; gain = 63.969
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1667.211 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.684 . Memory (MB): peak = 1677.082 ; gain = 9.871
INFO: [Common 17-1381] The checkpoint 'C:/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Power 33-23] Power model is not available for STARTUPE2_inst
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
243 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu May 14 19:57:50 2020...

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Command: open_checkpoint design_1_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 300.574 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7z007sclg225-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.275 . Memory (MB): peak = 681.645 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1365.129 ; gain = 7.789
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1365.129 ; gain = 7.789
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1365.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.2 (64-bit) build 2708876
open_checkpoint: Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1365.129 ; gain = 1064.555
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1813.801 ; gain = 448.672
INFO: [Common 17-206] Exiting Vivado at Thu May 14 20:05:01 2020...
