{
  "sha": "aa108c0c462e43ab77a1f178d8c8d2277ac73a57",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6YWExMDhjMGM0NjJlNDNhYjc3YTFmMTc4ZDhjOGQyMjc3YWM3M2E1Nw==",
  "commit": {
    "author": {
      "name": "Lili Cui",
      "email": "lili.cui@intel.com",
      "date": "2019-06-26T22:12:58Z"
    },
    "committer": {
      "name": "H.J. Lu",
      "email": "hjl.tools@gmail.com",
      "date": "2019-06-26T22:13:55Z"
    },
    "message": "i386: Document memory size reference in assembler\n\n\t* doc/c-i386.texi: Document x/y/z instruction sufffixes in AT&T\n\tsyntax and xmmword/ymmword/zmmword/fword/tbyte/oword ptr in\n\tIntel syntax.",
    "tree": {
      "sha": "9ef0b21434fdc7e6e8cd3006922ea9cce4e841eb",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/9ef0b21434fdc7e6e8cd3006922ea9cce4e841eb"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/aa108c0c462e43ab77a1f178d8c8d2277ac73a57",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/aa108c0c462e43ab77a1f178d8c8d2277ac73a57",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/aa108c0c462e43ab77a1f178d8c8d2277ac73a57",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/aa108c0c462e43ab77a1f178d8c8d2277ac73a57/comments",
  "author": {
    "login": "cuilili8868",
    "id": 54013017,
    "node_id": "MDQ6VXNlcjU0MDEzMDE3",
    "avatar_url": "https://avatars.githubusercontent.com/u/54013017?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/cuilili8868",
    "html_url": "https://github.com/cuilili8868",
    "followers_url": "https://api.github.com/users/cuilili8868/followers",
    "following_url": "https://api.github.com/users/cuilili8868/following{/other_user}",
    "gists_url": "https://api.github.com/users/cuilili8868/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/cuilili8868/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/cuilili8868/subscriptions",
    "organizations_url": "https://api.github.com/users/cuilili8868/orgs",
    "repos_url": "https://api.github.com/users/cuilili8868/repos",
    "events_url": "https://api.github.com/users/cuilili8868/events{/privacy}",
    "received_events_url": "https://api.github.com/users/cuilili8868/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "hjl-tools",
    "id": 1072356,
    "node_id": "MDQ6VXNlcjEwNzIzNTY=",
    "avatar_url": "https://avatars.githubusercontent.com/u/1072356?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/hjl-tools",
    "html_url": "https://github.com/hjl-tools",
    "followers_url": "https://api.github.com/users/hjl-tools/followers",
    "following_url": "https://api.github.com/users/hjl-tools/following{/other_user}",
    "gists_url": "https://api.github.com/users/hjl-tools/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/hjl-tools/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/hjl-tools/subscriptions",
    "organizations_url": "https://api.github.com/users/hjl-tools/orgs",
    "repos_url": "https://api.github.com/users/hjl-tools/repos",
    "events_url": "https://api.github.com/users/hjl-tools/events{/privacy}",
    "received_events_url": "https://api.github.com/users/hjl-tools/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "a68aa5d3020948564ef99d704d27e458ba22ad9d",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/a68aa5d3020948564ef99d704d27e458ba22ad9d",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/a68aa5d3020948564ef99d704d27e458ba22ad9d"
    }
  ],
  "stats": {
    "total": 21,
    "additions": 16,
    "deletions": 5
  },
  "files": [
    {
      "sha": "c1b4625cd8c1d4a282977dbda252f59c970ebbf1",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 6,
      "deletions": 0,
      "changes": 6,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/aa108c0c462e43ab77a1f178d8c8d2277ac73a57/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/aa108c0c462e43ab77a1f178d8c8d2277ac73a57/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=aa108c0c462e43ab77a1f178d8c8d2277ac73a57",
      "patch": "@@ -1,3 +1,9 @@\n+2019-06-26  Lili Cui  <lili.cui@intel.com>\n+\n+\t* doc/c-i386.texi: Document x/y/z instruction sufffixes in AT&T\n+\tsyntax and xmmword/ymmword/zmmword/fword/tbyte/oword ptr in\n+\tIntel syntax.\n+\n 2019-06-25  Faraz Shahbazker  <fshahbazker@wavecomp.com>\n \n \t* config/tc-mips.c (macro) <M_LI>: Re-order MTHC1 with"
    },
    {
      "sha": "80bbcbe20f5b6a38f76810fe2cef8983a7d87dec",
      "filename": "gas/doc/c-i386.texi",
      "status": "modified",
      "additions": 10,
      "deletions": 5,
      "changes": 15,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/aa108c0c462e43ab77a1f178d8c8d2277ac73a57/gas/doc/c-i386.texi",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/aa108c0c462e43ab77a1f178d8c8d2277ac73a57/gas/doc/c-i386.texi",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/doc/c-i386.texi?ref=aa108c0c462e43ab77a1f178d8c8d2277ac73a57",
      "patch": "@@ -590,11 +590,16 @@ instruction, do @emph{not} have reversed order.  @ref{i386-Bugs}.\n In AT&T syntax the size of memory operands is determined from the last\n character of the instruction mnemonic.  Mnemonic suffixes of @samp{b},\n @samp{w}, @samp{l} and @samp{q} specify byte (8-bit), word (16-bit), long\n-(32-bit) and quadruple word (64-bit) memory references.  Intel syntax accomplishes\n-this by prefixing memory operands (@emph{not} the instruction mnemonics) with\n-@samp{byte ptr}, @samp{word ptr}, @samp{dword ptr} and @samp{qword ptr}.  Thus,\n-Intel @samp{mov al, byte ptr @var{foo}} is @samp{movb @var{foo}, %al} in AT&T\n-syntax.\n+(32-bit) and quadruple word (64-bit) memory references.  Mnemonic suffixes\n+of @samp{x}, @samp{y} and @samp{z} specify xmm (128-bit vector), ymm\n+(256-bit vector) and zmm (512-bit vector) memory references, only when there's\n+no other way to disambiguate an instruction.  Intel syntax accomplishes this by\n+prefixing memory operands (@emph{not} the instruction mnemonics) with\n+@samp{byte ptr}, @samp{word ptr}, @samp{dword ptr}, @samp{qword ptr},\n+@samp{xmmword ptr}, @samp{ymmword ptr} and @samp{zmmword ptr}.  Thus, Intel\n+syntax @samp{mov al, byte ptr @var{foo}} is @samp{movb @var{foo}, %al} in AT&T\n+syntax.  In Intel syntax, @samp{fword ptr}, @samp{tbyte ptr} and\n+@samp{oword ptr} specify 48-bit, 80-bit and 128-bit memory references.\n \n In 64-bit code, @samp{movabs} can be used to encode the @samp{mov}\n instruction with the 64-bit displacement or immediate operand."
    }
  ]
}