xrun(64): 19.03-s013: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	xrun(64)	19.03-s013: Started on Dec 03, 2024 at 23:39:28 EST
xrun
	processor_multi.sv
	-gui
	-access rwc
	-coverage ALL
	-covoverwrite
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /escnfs/home/csesoft/cadence/installs/XCELIUM1903/tools/xcelium/files/xmsimrc
xcelium> ^C
xcelium> exit

coverage setup:
  workdir  :  ./cov_work
  dutinst  :  testbench(testbench)
  dutinst  :  adder(adder)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  ./cov_work/scope/icc_4c1de99b_00000000.ucm (reused)
  data               :  ./cov_work/scope/test/icc_4c1de99b_00000000.ucd
TOOL:	xrun(64)	19.03-s013: Exiting on Dec 03, 2024 at 23:54:26 EST  (total: 00:14:58)
