Synthesizing design: value_registers.sv
dc_shell-t -x "source -echo do_mapping.tcl"
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 21, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/ecegrid/a/mg77/.synopsys_dv_prefs.tcl
# Step 1:  Read in the source file
analyze -format sverilog -lib WORK { value_registers.sv}
Running PRESTO HDLC
Compiling source file ./source/value_registers.sv
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/dw_foundation.sldb'
elaborate value_registers -lib WORK
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine value_registers line 35 in file
		'./source/value_registers.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   statusData_reg    | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine value_registers line 53 in file
		'./source/value_registers.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    errorData_reg    | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine value_registers line 63 in file
		'./source/value_registers.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     boData_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine value_registers line 73 in file
		'./source/value_registers.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ehtsData_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'value_registers'.
uniquify
# Step 2: Set design constraints
# Uncomment below to set timing, area, power, etc. constraints
# set_max_delay <delay> -from "<input>" -to "<output>"
# set_max_area <area>
# set_max_total_power <power> mW
create_clock "clk" -name "clk" -period 10
# Step 3: Compile the design
compile -map_effort medium
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.1 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.1 |           |
============================================================================



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'value_registers'
Information: The register 'statusData_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'statusData_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'statusData_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'statusData_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'statusData_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'statusData_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'statusData_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'statusData_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'statusData_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'statusData_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'statusData_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'statusData_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'statusData_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'errorData_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'errorData_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'errorData_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'errorData_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'errorData_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'errorData_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'errorData_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'errorData_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'errorData_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'errorData_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'errorData_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'errorData_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'errorData_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'errorData_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'boData_reg[7]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00   31680.0      0.00       0.0       0.0                          
    0:00:00   31680.0      0.00       0.0       0.0                          
    0:00:00   31680.0      0.00       0.0       0.0                          
    0:00:00   31680.0      0.00       0.0       0.0                          
    0:00:00   31680.0      0.00       0.0       0.0                          
    0:00:00   31680.0      0.00       0.0       0.0                          
    0:00:00   31680.0      0.00       0.0       0.0                          
    0:00:00   31680.0      0.00       0.0       0.0                          
    0:00:00   31680.0      0.00       0.0       0.0                          
    0:00:00   31680.0      0.00       0.0       0.0                          
    0:00:00   31680.0      0.00       0.0       0.0                          
    0:00:00   31680.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00   31680.0      0.00       0.0       0.0                          
    0:00:00   31680.0      0.00       0.0       0.0                          
    0:00:00   31680.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00   31680.0      0.00       0.0       0.0                          
    0:00:00   31680.0      0.00       0.0       0.0                          
    0:00:00   31680.0      0.00       0.0       0.0                          
    0:00:00   31680.0      0.00       0.0       0.0                          
    0:00:00   31680.0      0.00       0.0       0.0                          
    0:00:00   31680.0      0.00       0.0       0.0                          
    0:00:00   31680.0      0.00       0.0       0.0                          
    0:00:00   31680.0      0.00       0.0       0.0                          
    0:00:00   31680.0      0.00       0.0       0.0                          
    0:00:00   31680.0      0.00       0.0       0.0                          
    0:00:00   31680.0      0.00       0.0       0.0                          
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
# Step 4: Output reports
report_timing -path full -delay max -max_paths 1 -nworst 1 > reports/value_registers.rep
report_area >> reports/value_registers.rep
report_power -hier >> reports/value_registers.rep
# Step 5: Output final VHDL and Verilog files
write_file -format verilog -hierarchy -output "mapped/value_registers.v"
Writing verilog file '/home/ecegrid/a/mg77/ece337/USB-AHB-Module/holden/cdl/mapped/value_registers.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
echo "\nScript Done\n"

Script Done

echo "\nChecking Design\n"

Checking Design

check_design
 
****************************************
check_design summary:
Version:     K-2015.06-SP1
Date:        Wed Apr 24 06:35:33 2019
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     28
    Constant outputs (LINT-52)                                     28
--------------------------------------------------------------------------------

Warning: In design 'value_registers', output port 'statusData[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'value_registers', output port 'statusData[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'value_registers', output port 'statusData[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'value_registers', output port 'statusData[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'value_registers', output port 'statusData[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'value_registers', output port 'statusData[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'value_registers', output port 'statusData[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'value_registers', output port 'statusData[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'value_registers', output port 'statusData[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'value_registers', output port 'statusData[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'value_registers', output port 'statusData[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'value_registers', output port 'statusData[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'value_registers', output port 'statusData[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'value_registers', output port 'errorData[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'value_registers', output port 'errorData[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'value_registers', output port 'errorData[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'value_registers', output port 'errorData[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'value_registers', output port 'errorData[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'value_registers', output port 'errorData[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'value_registers', output port 'errorData[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'value_registers', output port 'errorData[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'value_registers', output port 'errorData[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'value_registers', output port 'errorData[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'value_registers', output port 'errorData[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'value_registers', output port 'errorData[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'value_registers', output port 'errorData[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'value_registers', output port 'errorData[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'value_registers', output port 'boData[7]' is connected directly to 'logic 0'. (LINT-52)
quit

Thank you...
Done


