/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [25:0] _01_;
  wire celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [19:0] celloutsig_0_12z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_7z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = !(celloutsig_1_1z[2] ? celloutsig_1_3z : in_data[106]);
  assign celloutsig_1_18z = ~((celloutsig_1_12z | celloutsig_1_6z) & in_data[174]);
  assign celloutsig_0_1z = ~((celloutsig_0_0z | in_data[56]) & in_data[92]);
  assign celloutsig_0_2z = ~((celloutsig_0_0z | celloutsig_0_0z) & celloutsig_0_1z);
  assign celloutsig_1_9z = ~((celloutsig_1_1z[2] | in_data[136]) & (celloutsig_1_3z | celloutsig_1_1z[1]));
  assign celloutsig_0_0z = in_data[60] | ~(in_data[26]);
  assign celloutsig_1_19z = ~(celloutsig_1_2z[2] ^ celloutsig_1_13z);
  reg [25:0] _09_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _09_ <= 26'h0000000;
    else _09_ <= { in_data[0], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z };
  assign { _01_[25:19], _00_, _01_[17:0] } = _09_;
  assign celloutsig_0_3z = { in_data[50:47], celloutsig_0_2z, celloutsig_0_1z } === { in_data[19:15], celloutsig_0_0z };
  assign celloutsig_0_11z = celloutsig_0_10z[6:2] === celloutsig_0_4z[4:0];
  assign celloutsig_1_6z = { in_data[146], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z } === { celloutsig_1_4z[3:1], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_11z = { celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_6z } === { in_data[159:149], celloutsig_1_6z, celloutsig_1_10z };
  assign celloutsig_1_3z = celloutsig_1_1z[3:1] && celloutsig_1_1z[2:0];
  assign celloutsig_1_12z = in_data[140:122] && { in_data[153:147], celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_13z = celloutsig_1_11z & ~(celloutsig_1_1z[1]);
  assign celloutsig_0_7z = celloutsig_0_5z[5:3] % { 1'h1, celloutsig_0_5z[1:0] };
  assign celloutsig_1_2z = { in_data[131:130], celloutsig_1_1z } % { 1'h1, in_data[190:186] };
  assign celloutsig_1_10z = { celloutsig_1_2z[3], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_5z } != { celloutsig_1_0z[5:4], celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_0_5z = celloutsig_0_4z[7:2] >> celloutsig_0_4z[5:0];
  assign celloutsig_0_10z = { 1'h1, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_3z } >> { _01_[23:19], _00_, _01_[17:15] };
  assign celloutsig_0_12z = { celloutsig_0_10z[7:0], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_7z } >> in_data[31:12];
  assign celloutsig_1_1z = in_data[140:137] - celloutsig_1_0z[4:1];
  assign celloutsig_0_4z = { in_data[8:2], celloutsig_0_2z } ^ { in_data[31:30], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[167:160] ^ in_data[155:148];
  assign celloutsig_1_4z = { celloutsig_1_2z[5:3], celloutsig_1_3z } ^ celloutsig_1_0z[7:4];
  assign _01_[18] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[19:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z, celloutsig_0_12z };
endmodule
