<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MCSchedule.h source code [llvm/llvm/include/llvm/MC/MCSchedule.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::MCExtraProcessorInfo,llvm::MCProcResourceDesc,llvm::MCReadAdvanceEntry,llvm::MCRegisterCostEntry,llvm::MCRegisterFileDesc,llvm::MCSchedClassDesc,llvm::MCSchedModel,llvm::MCWriteLatencyEntry,llvm::MCWriteProcResEntry "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/MC/MCSchedule.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>include</a>/<a href='..'>llvm</a>/<a href='./'>MC</a>/<a href='MCSchedule.h.html'>MCSchedule.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- llvm/MC/MCSchedule.h - Scheduling -----------------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file defines the classes used to describe a subtarget's machine model</i></td></tr>
<tr><th id="10">10</th><td><i>// for scheduling and other instruction cost heuristics.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#<span data-ppcond="14">ifndef</span> <span class="macro" data-ref="_M/LLVM_MC_MCSCHEDULE_H">LLVM_MC_MCSCHEDULE_H</span></u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/LLVM_MC_MCSCHEDULE_H" data-ref="_M/LLVM_MC_MCSCHEDULE_H">LLVM_MC_MCSCHEDULE_H</dfn></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../ADT/Optional.h.html">"llvm/ADT/Optional.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include "llvm/Config/llvm-config.h"</u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../Support/DataTypes.h.html">"llvm/Support/DataTypes.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><b>struct</b> <a class="type" href="MCInstrItineraries.h.html#llvm::InstrItinerary" title='llvm::InstrItinerary' data-ref="llvm::InstrItinerary" id="llvm::InstrItinerary">InstrItinerary</a>;</td></tr>
<tr><th id="26">26</th><td><b>class</b> <a class="type" href="MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" id="llvm::MCSubtargetInfo">MCSubtargetInfo</a>;</td></tr>
<tr><th id="27">27</th><td><b>class</b> <dfn class="type" id="llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</dfn>;</td></tr>
<tr><th id="28">28</th><td><b>class</b> <dfn class="type" id="llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</dfn>;</td></tr>
<tr><th id="29">29</th><td><b>class</b> <a class="type" href="MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" id="llvm::InstrItineraryData">InstrItineraryData</a>;</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><i class="doc">/// Define a kind of processor resource that will be modeled by the scheduler.</i></td></tr>
<tr><th id="32">32</th><td><b>struct</b> <dfn class="type def" id="llvm::MCProcResourceDesc" title='llvm::MCProcResourceDesc' data-ref="llvm::MCProcResourceDesc">MCProcResourceDesc</dfn> {</td></tr>
<tr><th id="33">33</th><td>  <em>const</em> <em>char</em> *<dfn class="decl" id="llvm::MCProcResourceDesc::Name" title='llvm::MCProcResourceDesc::Name' data-ref="llvm::MCProcResourceDesc::Name">Name</dfn>;</td></tr>
<tr><th id="34">34</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MCProcResourceDesc::NumUnits" title='llvm::MCProcResourceDesc::NumUnits' data-ref="llvm::MCProcResourceDesc::NumUnits">NumUnits</dfn>; <i>// Number of resource of this kind</i></td></tr>
<tr><th id="35">35</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MCProcResourceDesc::SuperIdx" title='llvm::MCProcResourceDesc::SuperIdx' data-ref="llvm::MCProcResourceDesc::SuperIdx">SuperIdx</dfn>; <i>// Index of the resources kind that contains this kind.</i></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td>  <i>// Number of resources that may be buffered.</i></td></tr>
<tr><th id="38">38</th><td><i>  //</i></td></tr>
<tr><th id="39">39</th><td><i>  // Buffered resources (BufferSize != 0) may be consumed at some indeterminate</i></td></tr>
<tr><th id="40">40</th><td><i>  // cycle after dispatch. This should be used for out-of-order cpus when</i></td></tr>
<tr><th id="41">41</th><td><i>  // instructions that use this resource can be buffered in a reservaton</i></td></tr>
<tr><th id="42">42</th><td><i>  // station.</i></td></tr>
<tr><th id="43">43</th><td><i>  //</i></td></tr>
<tr><th id="44">44</th><td><i>  // Unbuffered resources (BufferSize == 0) always consume their resource some</i></td></tr>
<tr><th id="45">45</th><td><i>  // fixed number of cycles after dispatch. If a resource is unbuffered, then</i></td></tr>
<tr><th id="46">46</th><td><i>  // the scheduler will avoid scheduling instructions with conflicting resources</i></td></tr>
<tr><th id="47">47</th><td><i>  // in the same cycle. This is for in-order cpus, or the in-order portion of</i></td></tr>
<tr><th id="48">48</th><td><i>  // an out-of-order cpus.</i></td></tr>
<tr><th id="49">49</th><td>  <em>int</em> <dfn class="decl" id="llvm::MCProcResourceDesc::BufferSize" title='llvm::MCProcResourceDesc::BufferSize' data-ref="llvm::MCProcResourceDesc::BufferSize">BufferSize</dfn>;</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>  <i>// If the resource has sub-units, a pointer to the first element of an array</i></td></tr>
<tr><th id="52">52</th><td><i>  // of `NumUnits` elements containing the ProcResourceIdx of the sub units.</i></td></tr>
<tr><th id="53">53</th><td><i>  // nullptr if the resource does not have sub-units.</i></td></tr>
<tr><th id="54">54</th><td>  <em>const</em> <em>unsigned</em> *<dfn class="decl" id="llvm::MCProcResourceDesc::SubUnitsIdxBegin" title='llvm::MCProcResourceDesc::SubUnitsIdxBegin' data-ref="llvm::MCProcResourceDesc::SubUnitsIdxBegin">SubUnitsIdxBegin</dfn>;</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm18MCProcResourceDesceqERKS0_" title='llvm::MCProcResourceDesc::operator==' data-ref="_ZNK4llvm18MCProcResourceDesceqERKS0_"><b>operator</b>==</dfn>(<em>const</em> <a class="type" href="#llvm::MCProcResourceDesc" title='llvm::MCProcResourceDesc' data-ref="llvm::MCProcResourceDesc">MCProcResourceDesc</a> &amp;<dfn class="local col8 decl" id="4528Other" title='Other' data-type='const llvm::MCProcResourceDesc &amp;' data-ref="4528Other">Other</dfn>) <em>const</em> {</td></tr>
<tr><th id="57">57</th><td>    <b>return</b> <a class="member" href="#llvm::MCProcResourceDesc::NumUnits" title='llvm::MCProcResourceDesc::NumUnits' data-ref="llvm::MCProcResourceDesc::NumUnits">NumUnits</a> == <a class="local col8 ref" href="#4528Other" title='Other' data-ref="4528Other">Other</a>.<a class="member" href="#llvm::MCProcResourceDesc::NumUnits" title='llvm::MCProcResourceDesc::NumUnits' data-ref="llvm::MCProcResourceDesc::NumUnits">NumUnits</a> &amp;&amp; <a class="member" href="#llvm::MCProcResourceDesc::SuperIdx" title='llvm::MCProcResourceDesc::SuperIdx' data-ref="llvm::MCProcResourceDesc::SuperIdx">SuperIdx</a> == <a class="local col8 ref" href="#4528Other" title='Other' data-ref="4528Other">Other</a>.<a class="member" href="#llvm::MCProcResourceDesc::SuperIdx" title='llvm::MCProcResourceDesc::SuperIdx' data-ref="llvm::MCProcResourceDesc::SuperIdx">SuperIdx</a></td></tr>
<tr><th id="58">58</th><td>      &amp;&amp; <a class="member" href="#llvm::MCProcResourceDesc::BufferSize" title='llvm::MCProcResourceDesc::BufferSize' data-ref="llvm::MCProcResourceDesc::BufferSize">BufferSize</a> == <a class="local col8 ref" href="#4528Other" title='Other' data-ref="4528Other">Other</a>.<a class="member" href="#llvm::MCProcResourceDesc::BufferSize" title='llvm::MCProcResourceDesc::BufferSize' data-ref="llvm::MCProcResourceDesc::BufferSize">BufferSize</a>;</td></tr>
<tr><th id="59">59</th><td>  }</td></tr>
<tr><th id="60">60</th><td>};</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><i class="doc">/// Identify one of the processor resource kinds consumed by a particular</i></td></tr>
<tr><th id="63">63</th><td><i class="doc">/// scheduling class for the specified number of cycles.</i></td></tr>
<tr><th id="64">64</th><td><b>struct</b> <dfn class="type def" id="llvm::MCWriteProcResEntry" title='llvm::MCWriteProcResEntry' data-ref="llvm::MCWriteProcResEntry">MCWriteProcResEntry</dfn> {</td></tr>
<tr><th id="65">65</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="llvm::MCWriteProcResEntry::ProcResourceIdx" title='llvm::MCWriteProcResEntry::ProcResourceIdx' data-ref="llvm::MCWriteProcResEntry::ProcResourceIdx">ProcResourceIdx</dfn>;</td></tr>
<tr><th id="66">66</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="llvm::MCWriteProcResEntry::Cycles" title='llvm::MCWriteProcResEntry::Cycles' data-ref="llvm::MCWriteProcResEntry::Cycles">Cycles</dfn>;</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm19MCWriteProcResEntryeqERKS0_" title='llvm::MCWriteProcResEntry::operator==' data-ref="_ZNK4llvm19MCWriteProcResEntryeqERKS0_"><b>operator</b>==</dfn>(<em>const</em> <a class="type" href="#llvm::MCWriteProcResEntry" title='llvm::MCWriteProcResEntry' data-ref="llvm::MCWriteProcResEntry">MCWriteProcResEntry</a> &amp;<dfn class="local col9 decl" id="4529Other" title='Other' data-type='const llvm::MCWriteProcResEntry &amp;' data-ref="4529Other">Other</dfn>) <em>const</em> {</td></tr>
<tr><th id="69">69</th><td>    <b>return</b> <a class="member" href="#llvm::MCWriteProcResEntry::ProcResourceIdx" title='llvm::MCWriteProcResEntry::ProcResourceIdx' data-ref="llvm::MCWriteProcResEntry::ProcResourceIdx">ProcResourceIdx</a> == <a class="local col9 ref" href="#4529Other" title='Other' data-ref="4529Other">Other</a>.<a class="member" href="#llvm::MCWriteProcResEntry::ProcResourceIdx" title='llvm::MCWriteProcResEntry::ProcResourceIdx' data-ref="llvm::MCWriteProcResEntry::ProcResourceIdx">ProcResourceIdx</a> &amp;&amp; <a class="member" href="#llvm::MCWriteProcResEntry::Cycles" title='llvm::MCWriteProcResEntry::Cycles' data-ref="llvm::MCWriteProcResEntry::Cycles">Cycles</a> == <a class="local col9 ref" href="#4529Other" title='Other' data-ref="4529Other">Other</a>.<a class="member" href="#llvm::MCWriteProcResEntry::Cycles" title='llvm::MCWriteProcResEntry::Cycles' data-ref="llvm::MCWriteProcResEntry::Cycles">Cycles</a>;</td></tr>
<tr><th id="70">70</th><td>  }</td></tr>
<tr><th id="71">71</th><td>};</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><i class="doc">/// Specify the latency in cpu cycles for a particular scheduling class and def</i></td></tr>
<tr><th id="74">74</th><td><i class="doc">/// index. -1 indicates an invalid latency. Heuristics would typically consider</i></td></tr>
<tr><th id="75">75</th><td><i class="doc">/// an instruction with invalid latency to have infinite latency.  Also identify</i></td></tr>
<tr><th id="76">76</th><td><i class="doc">/// the WriteResources of this def. When the operand expands to a sequence of</i></td></tr>
<tr><th id="77">77</th><td><i class="doc">/// writes, this ID is the last write in the sequence.</i></td></tr>
<tr><th id="78">78</th><td><b>struct</b> <dfn class="type def" id="llvm::MCWriteLatencyEntry" title='llvm::MCWriteLatencyEntry' data-ref="llvm::MCWriteLatencyEntry">MCWriteLatencyEntry</dfn> {</td></tr>
<tr><th id="79">79</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a> <dfn class="decl" id="llvm::MCWriteLatencyEntry::Cycles" title='llvm::MCWriteLatencyEntry::Cycles' data-ref="llvm::MCWriteLatencyEntry::Cycles">Cycles</dfn>;</td></tr>
<tr><th id="80">80</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="llvm::MCWriteLatencyEntry::WriteResourceID" title='llvm::MCWriteLatencyEntry::WriteResourceID' data-ref="llvm::MCWriteLatencyEntry::WriteResourceID">WriteResourceID</dfn>;</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm19MCWriteLatencyEntryeqERKS0_" title='llvm::MCWriteLatencyEntry::operator==' data-ref="_ZNK4llvm19MCWriteLatencyEntryeqERKS0_"><b>operator</b>==</dfn>(<em>const</em> <a class="type" href="#llvm::MCWriteLatencyEntry" title='llvm::MCWriteLatencyEntry' data-ref="llvm::MCWriteLatencyEntry">MCWriteLatencyEntry</a> &amp;<dfn class="local col0 decl" id="4530Other" title='Other' data-type='const llvm::MCWriteLatencyEntry &amp;' data-ref="4530Other">Other</dfn>) <em>const</em> {</td></tr>
<tr><th id="83">83</th><td>    <b>return</b> <a class="member" href="#llvm::MCWriteLatencyEntry::Cycles" title='llvm::MCWriteLatencyEntry::Cycles' data-ref="llvm::MCWriteLatencyEntry::Cycles">Cycles</a> == <a class="local col0 ref" href="#4530Other" title='Other' data-ref="4530Other">Other</a>.<a class="member" href="#llvm::MCWriteLatencyEntry::Cycles" title='llvm::MCWriteLatencyEntry::Cycles' data-ref="llvm::MCWriteLatencyEntry::Cycles">Cycles</a> &amp;&amp; <a class="member" href="#llvm::MCWriteLatencyEntry::WriteResourceID" title='llvm::MCWriteLatencyEntry::WriteResourceID' data-ref="llvm::MCWriteLatencyEntry::WriteResourceID">WriteResourceID</a> == <a class="local col0 ref" href="#4530Other" title='Other' data-ref="4530Other">Other</a>.<a class="member" href="#llvm::MCWriteLatencyEntry::WriteResourceID" title='llvm::MCWriteLatencyEntry::WriteResourceID' data-ref="llvm::MCWriteLatencyEntry::WriteResourceID">WriteResourceID</a>;</td></tr>
<tr><th id="84">84</th><td>  }</td></tr>
<tr><th id="85">85</th><td>};</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><i class="doc">/// Specify the number of cycles allowed after instruction issue before a</i></td></tr>
<tr><th id="88">88</th><td><i class="doc">/// particular use operand reads its registers. This effectively reduces the</i></td></tr>
<tr><th id="89">89</th><td><i class="doc">/// write's latency. Here we allow negative cycles for corner cases where</i></td></tr>
<tr><th id="90">90</th><td><i class="doc">/// latency increases. This rule only applies when the entry's WriteResource</i></td></tr>
<tr><th id="91">91</th><td><i class="doc">/// matches the write's WriteResource.</i></td></tr>
<tr><th id="92">92</th><td><i class="doc">///</i></td></tr>
<tr><th id="93">93</th><td><i class="doc">/// MCReadAdvanceEntries are sorted first by operand index (UseIdx), then by</i></td></tr>
<tr><th id="94">94</th><td><i class="doc">/// WriteResourceIdx.</i></td></tr>
<tr><th id="95">95</th><td><b>struct</b> <dfn class="type def" id="llvm::MCReadAdvanceEntry" title='llvm::MCReadAdvanceEntry' data-ref="llvm::MCReadAdvanceEntry">MCReadAdvanceEntry</dfn> {</td></tr>
<tr><th id="96">96</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MCReadAdvanceEntry::UseIdx" title='llvm::MCReadAdvanceEntry::UseIdx' data-ref="llvm::MCReadAdvanceEntry::UseIdx">UseIdx</dfn>;</td></tr>
<tr><th id="97">97</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MCReadAdvanceEntry::WriteResourceID" title='llvm::MCReadAdvanceEntry::WriteResourceID' data-ref="llvm::MCReadAdvanceEntry::WriteResourceID">WriteResourceID</dfn>;</td></tr>
<tr><th id="98">98</th><td>  <em>int</em> <dfn class="decl" id="llvm::MCReadAdvanceEntry::Cycles" title='llvm::MCReadAdvanceEntry::Cycles' data-ref="llvm::MCReadAdvanceEntry::Cycles">Cycles</dfn>;</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm18MCReadAdvanceEntryeqERKS0_" title='llvm::MCReadAdvanceEntry::operator==' data-ref="_ZNK4llvm18MCReadAdvanceEntryeqERKS0_"><b>operator</b>==</dfn>(<em>const</em> <a class="type" href="#llvm::MCReadAdvanceEntry" title='llvm::MCReadAdvanceEntry' data-ref="llvm::MCReadAdvanceEntry">MCReadAdvanceEntry</a> &amp;<dfn class="local col1 decl" id="4531Other" title='Other' data-type='const llvm::MCReadAdvanceEntry &amp;' data-ref="4531Other">Other</dfn>) <em>const</em> {</td></tr>
<tr><th id="101">101</th><td>    <b>return</b> <a class="member" href="#llvm::MCReadAdvanceEntry::UseIdx" title='llvm::MCReadAdvanceEntry::UseIdx' data-ref="llvm::MCReadAdvanceEntry::UseIdx">UseIdx</a> == <a class="local col1 ref" href="#4531Other" title='Other' data-ref="4531Other">Other</a>.<a class="member" href="#llvm::MCReadAdvanceEntry::UseIdx" title='llvm::MCReadAdvanceEntry::UseIdx' data-ref="llvm::MCReadAdvanceEntry::UseIdx">UseIdx</a> &amp;&amp; <a class="member" href="#llvm::MCReadAdvanceEntry::WriteResourceID" title='llvm::MCReadAdvanceEntry::WriteResourceID' data-ref="llvm::MCReadAdvanceEntry::WriteResourceID">WriteResourceID</a> == <a class="local col1 ref" href="#4531Other" title='Other' data-ref="4531Other">Other</a>.<a class="member" href="#llvm::MCReadAdvanceEntry::WriteResourceID" title='llvm::MCReadAdvanceEntry::WriteResourceID' data-ref="llvm::MCReadAdvanceEntry::WriteResourceID">WriteResourceID</a></td></tr>
<tr><th id="102">102</th><td>      &amp;&amp; <a class="member" href="#llvm::MCReadAdvanceEntry::Cycles" title='llvm::MCReadAdvanceEntry::Cycles' data-ref="llvm::MCReadAdvanceEntry::Cycles">Cycles</a> == <a class="local col1 ref" href="#4531Other" title='Other' data-ref="4531Other">Other</a>.<a class="member" href="#llvm::MCReadAdvanceEntry::Cycles" title='llvm::MCReadAdvanceEntry::Cycles' data-ref="llvm::MCReadAdvanceEntry::Cycles">Cycles</a>;</td></tr>
<tr><th id="103">103</th><td>  }</td></tr>
<tr><th id="104">104</th><td>};</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><i class="doc">/// Summarize the scheduling resources required for an instruction of a</i></td></tr>
<tr><th id="107">107</th><td><i class="doc">/// particular scheduling class.</i></td></tr>
<tr><th id="108">108</th><td><i class="doc">///</i></td></tr>
<tr><th id="109">109</th><td><i class="doc">/// Defined as an aggregate struct for creating tables with initializer lists.</i></td></tr>
<tr><th id="110">110</th><td><b>struct</b> <dfn class="type def" id="llvm::MCSchedClassDesc" title='llvm::MCSchedClassDesc' data-ref="llvm::MCSchedClassDesc">MCSchedClassDesc</dfn> {</td></tr>
<tr><th id="111">111</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <em>short</em> <dfn class="decl" id="llvm::MCSchedClassDesc::InvalidNumMicroOps" title='llvm::MCSchedClassDesc::InvalidNumMicroOps' data-ref="llvm::MCSchedClassDesc::InvalidNumMicroOps">InvalidNumMicroOps</dfn> = (<var>1U</var> &lt;&lt; <var>14</var>) - <var>1</var>;</td></tr>
<tr><th id="112">112</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <em>short</em> <dfn class="decl" id="llvm::MCSchedClassDesc::VariantNumMicroOps" title='llvm::MCSchedClassDesc::VariantNumMicroOps' data-ref="llvm::MCSchedClassDesc::VariantNumMicroOps">VariantNumMicroOps</dfn> = <a class="ref" href="#llvm::MCSchedClassDesc::InvalidNumMicroOps" title='llvm::MCSchedClassDesc::InvalidNumMicroOps' data-ref="llvm::MCSchedClassDesc::InvalidNumMicroOps">InvalidNumMicroOps</a> - <var>1</var>;</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><u>#<span data-ppcond="114">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="115">115</th><td>  <em>const</em> <em>char</em>* <dfn class="decl" id="llvm::MCSchedClassDesc::Name" title='llvm::MCSchedClassDesc::Name' data-ref="llvm::MCSchedClassDesc::Name">Name</dfn>;</td></tr>
<tr><th id="116">116</th><td><u>#<span data-ppcond="114">endif</span></u></td></tr>
<tr><th id="117">117</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="llvm::MCSchedClassDesc::NumMicroOps" title='llvm::MCSchedClassDesc::NumMicroOps' data-ref="llvm::MCSchedClassDesc::NumMicroOps">NumMicroOps</dfn> : <var>14</var>;</td></tr>
<tr><th id="118">118</th><td>  <em>bool</em>     <dfn class="decl" id="llvm::MCSchedClassDesc::BeginGroup" title='llvm::MCSchedClassDesc::BeginGroup' data-ref="llvm::MCSchedClassDesc::BeginGroup">BeginGroup</dfn> : <var>1</var>;</td></tr>
<tr><th id="119">119</th><td>  <em>bool</em>     <dfn class="decl" id="llvm::MCSchedClassDesc::EndGroup" title='llvm::MCSchedClassDesc::EndGroup' data-ref="llvm::MCSchedClassDesc::EndGroup">EndGroup</dfn> : <var>1</var>;</td></tr>
<tr><th id="120">120</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="llvm::MCSchedClassDesc::WriteProcResIdx" title='llvm::MCSchedClassDesc::WriteProcResIdx' data-ref="llvm::MCSchedClassDesc::WriteProcResIdx">WriteProcResIdx</dfn>; <i>// First index into WriteProcResTable.</i></td></tr>
<tr><th id="121">121</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="llvm::MCSchedClassDesc::NumWriteProcResEntries" title='llvm::MCSchedClassDesc::NumWriteProcResEntries' data-ref="llvm::MCSchedClassDesc::NumWriteProcResEntries">NumWriteProcResEntries</dfn>;</td></tr>
<tr><th id="122">122</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="llvm::MCSchedClassDesc::WriteLatencyIdx" title='llvm::MCSchedClassDesc::WriteLatencyIdx' data-ref="llvm::MCSchedClassDesc::WriteLatencyIdx">WriteLatencyIdx</dfn>; <i>// First index into WriteLatencyTable.</i></td></tr>
<tr><th id="123">123</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="llvm::MCSchedClassDesc::NumWriteLatencyEntries" title='llvm::MCSchedClassDesc::NumWriteLatencyEntries' data-ref="llvm::MCSchedClassDesc::NumWriteLatencyEntries">NumWriteLatencyEntries</dfn>;</td></tr>
<tr><th id="124">124</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="llvm::MCSchedClassDesc::ReadAdvanceIdx" title='llvm::MCSchedClassDesc::ReadAdvanceIdx' data-ref="llvm::MCSchedClassDesc::ReadAdvanceIdx">ReadAdvanceIdx</dfn>; <i>// First index into ReadAdvanceTable.</i></td></tr>
<tr><th id="125">125</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="llvm::MCSchedClassDesc::NumReadAdvanceEntries" title='llvm::MCSchedClassDesc::NumReadAdvanceEntries' data-ref="llvm::MCSchedClassDesc::NumReadAdvanceEntries">NumReadAdvanceEntries</dfn>;</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16MCSchedClassDesc7isValidEv" title='llvm::MCSchedClassDesc::isValid' data-ref="_ZNK4llvm16MCSchedClassDesc7isValidEv">isValid</dfn>() <em>const</em> {</td></tr>
<tr><th id="128">128</th><td>    <b>return</b> <a class="member" href="#llvm::MCSchedClassDesc::NumMicroOps" title='llvm::MCSchedClassDesc::NumMicroOps' data-ref="llvm::MCSchedClassDesc::NumMicroOps">NumMicroOps</a> != <a class="member" href="#llvm::MCSchedClassDesc::InvalidNumMicroOps" title='llvm::MCSchedClassDesc::InvalidNumMicroOps' data-ref="llvm::MCSchedClassDesc::InvalidNumMicroOps">InvalidNumMicroOps</a>;</td></tr>
<tr><th id="129">129</th><td>  }</td></tr>
<tr><th id="130">130</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16MCSchedClassDesc9isVariantEv" title='llvm::MCSchedClassDesc::isVariant' data-ref="_ZNK4llvm16MCSchedClassDesc9isVariantEv">isVariant</dfn>() <em>const</em> {</td></tr>
<tr><th id="131">131</th><td>    <b>return</b> <a class="member" href="#llvm::MCSchedClassDesc::NumMicroOps" title='llvm::MCSchedClassDesc::NumMicroOps' data-ref="llvm::MCSchedClassDesc::NumMicroOps">NumMicroOps</a> == <a class="member" href="#llvm::MCSchedClassDesc::VariantNumMicroOps" title='llvm::MCSchedClassDesc::VariantNumMicroOps' data-ref="llvm::MCSchedClassDesc::VariantNumMicroOps">VariantNumMicroOps</a>;</td></tr>
<tr><th id="132">132</th><td>  }</td></tr>
<tr><th id="133">133</th><td>};</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><i class="doc">/// Specify the cost of a register definition in terms of number of physical</i></td></tr>
<tr><th id="136">136</th><td><i class="doc">/// register allocated at register renaming stage. For example, AMD Jaguar.</i></td></tr>
<tr><th id="137">137</th><td><i class="doc">/// natively supports 128-bit data types, and operations on 256-bit registers</i></td></tr>
<tr><th id="138">138</th><td><i class="doc">/// (i.e. YMM registers) are internally split into two COPs (complex operations)</i></td></tr>
<tr><th id="139">139</th><td><i class="doc">/// and each COP updates a physical register. Basically, on Jaguar, a YMM</i></td></tr>
<tr><th id="140">140</th><td><i class="doc">/// register write effectively consumes two physical registers. That means,</i></td></tr>
<tr><th id="141">141</th><td><i class="doc">/// the cost of a YMM write in the BtVer2 model is 2.</i></td></tr>
<tr><th id="142">142</th><td><b>struct</b> <dfn class="type def" id="llvm::MCRegisterCostEntry" title='llvm::MCRegisterCostEntry' data-ref="llvm::MCRegisterCostEntry">MCRegisterCostEntry</dfn> {</td></tr>
<tr><th id="143">143</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MCRegisterCostEntry::RegisterClassID" title='llvm::MCRegisterCostEntry::RegisterClassID' data-ref="llvm::MCRegisterCostEntry::RegisterClassID">RegisterClassID</dfn>;</td></tr>
<tr><th id="144">144</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MCRegisterCostEntry::Cost" title='llvm::MCRegisterCostEntry::Cost' data-ref="llvm::MCRegisterCostEntry::Cost">Cost</dfn>;</td></tr>
<tr><th id="145">145</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MCRegisterCostEntry::AllowMoveElimination" title='llvm::MCRegisterCostEntry::AllowMoveElimination' data-ref="llvm::MCRegisterCostEntry::AllowMoveElimination">AllowMoveElimination</dfn>;</td></tr>
<tr><th id="146">146</th><td>};</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><i class="doc">/// A register file descriptor.</i></td></tr>
<tr><th id="149">149</th><td><i class="doc">///</i></td></tr>
<tr><th id="150">150</th><td><i class="doc">/// This struct allows to describe processor register files. In particular, it</i></td></tr>
<tr><th id="151">151</th><td><i class="doc">/// helps describing the size of the register file, as well as the cost of</i></td></tr>
<tr><th id="152">152</th><td><i class="doc">/// allocating a register file at register renaming stage.</i></td></tr>
<tr><th id="153">153</th><td><i class="doc">/// FIXME: this struct can be extended to provide information about the number</i></td></tr>
<tr><th id="154">154</th><td><i class="doc">/// of read/write ports to the register file.  A value of zero for field</i></td></tr>
<tr><th id="155">155</th><td><i class="doc">/// 'NumPhysRegs' means: this register file has an unbounded number of physical</i></td></tr>
<tr><th id="156">156</th><td><i class="doc">/// registers.</i></td></tr>
<tr><th id="157">157</th><td><b>struct</b> <dfn class="type def" id="llvm::MCRegisterFileDesc" title='llvm::MCRegisterFileDesc' data-ref="llvm::MCRegisterFileDesc">MCRegisterFileDesc</dfn> {</td></tr>
<tr><th id="158">158</th><td>  <em>const</em> <em>char</em> *<dfn class="decl" id="llvm::MCRegisterFileDesc::Name" title='llvm::MCRegisterFileDesc::Name' data-ref="llvm::MCRegisterFileDesc::Name">Name</dfn>;</td></tr>
<tr><th id="159">159</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="llvm::MCRegisterFileDesc::NumPhysRegs" title='llvm::MCRegisterFileDesc::NumPhysRegs' data-ref="llvm::MCRegisterFileDesc::NumPhysRegs">NumPhysRegs</dfn>;</td></tr>
<tr><th id="160">160</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="llvm::MCRegisterFileDesc::NumRegisterCostEntries" title='llvm::MCRegisterFileDesc::NumRegisterCostEntries' data-ref="llvm::MCRegisterFileDesc::NumRegisterCostEntries">NumRegisterCostEntries</dfn>;</td></tr>
<tr><th id="161">161</th><td>  <i>// Index of the first cost entry in MCExtraProcessorInfo::RegisterCostTable.</i></td></tr>
<tr><th id="162">162</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="llvm::MCRegisterFileDesc::RegisterCostEntryIdx" title='llvm::MCRegisterFileDesc::RegisterCostEntryIdx' data-ref="llvm::MCRegisterFileDesc::RegisterCostEntryIdx">RegisterCostEntryIdx</dfn>;</td></tr>
<tr><th id="163">163</th><td>  <i>// A value of zero means: there is no limit in the number of moves that can be</i></td></tr>
<tr><th id="164">164</th><td><i>  // eliminated every cycle.</i></td></tr>
<tr><th id="165">165</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="llvm::MCRegisterFileDesc::MaxMovesEliminatedPerCycle" title='llvm::MCRegisterFileDesc::MaxMovesEliminatedPerCycle' data-ref="llvm::MCRegisterFileDesc::MaxMovesEliminatedPerCycle">MaxMovesEliminatedPerCycle</dfn>;</td></tr>
<tr><th id="166">166</th><td>  <i>// Ture if this register file only knows how to optimize register moves from</i></td></tr>
<tr><th id="167">167</th><td><i>  // known zero registers.</i></td></tr>
<tr><th id="168">168</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MCRegisterFileDesc::AllowZeroMoveEliminationOnly" title='llvm::MCRegisterFileDesc::AllowZeroMoveEliminationOnly' data-ref="llvm::MCRegisterFileDesc::AllowZeroMoveEliminationOnly">AllowZeroMoveEliminationOnly</dfn>;</td></tr>
<tr><th id="169">169</th><td>};</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td><i class="doc">/// Provide extra details about the machine processor.</i></td></tr>
<tr><th id="172">172</th><td><i class="doc">///</i></td></tr>
<tr><th id="173">173</th><td><i class="doc">/// This is a collection of "optional" processor information that is not</i></td></tr>
<tr><th id="174">174</th><td><i class="doc">/// normally used by the LLVM machine schedulers, but that can be consumed by</i></td></tr>
<tr><th id="175">175</th><td><i class="doc">/// external tools like llvm-mca to improve the quality of the peformance</i></td></tr>
<tr><th id="176">176</th><td><i class="doc">/// analysis.</i></td></tr>
<tr><th id="177">177</th><td><b>struct</b> <dfn class="type def" id="llvm::MCExtraProcessorInfo" title='llvm::MCExtraProcessorInfo' data-ref="llvm::MCExtraProcessorInfo">MCExtraProcessorInfo</dfn> {</td></tr>
<tr><th id="178">178</th><td>  <i>// Actual size of the reorder buffer in hardware.</i></td></tr>
<tr><th id="179">179</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MCExtraProcessorInfo::ReorderBufferSize" title='llvm::MCExtraProcessorInfo::ReorderBufferSize' data-ref="llvm::MCExtraProcessorInfo::ReorderBufferSize">ReorderBufferSize</dfn>;</td></tr>
<tr><th id="180">180</th><td>  <i>// Number of instructions retired per cycle.</i></td></tr>
<tr><th id="181">181</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MCExtraProcessorInfo::MaxRetirePerCycle" title='llvm::MCExtraProcessorInfo::MaxRetirePerCycle' data-ref="llvm::MCExtraProcessorInfo::MaxRetirePerCycle">MaxRetirePerCycle</dfn>;</td></tr>
<tr><th id="182">182</th><td>  <em>const</em> <a class="type" href="#llvm::MCRegisterFileDesc" title='llvm::MCRegisterFileDesc' data-ref="llvm::MCRegisterFileDesc">MCRegisterFileDesc</a> *<dfn class="decl" id="llvm::MCExtraProcessorInfo::RegisterFiles" title='llvm::MCExtraProcessorInfo::RegisterFiles' data-ref="llvm::MCExtraProcessorInfo::RegisterFiles">RegisterFiles</dfn>;</td></tr>
<tr><th id="183">183</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MCExtraProcessorInfo::NumRegisterFiles" title='llvm::MCExtraProcessorInfo::NumRegisterFiles' data-ref="llvm::MCExtraProcessorInfo::NumRegisterFiles">NumRegisterFiles</dfn>;</td></tr>
<tr><th id="184">184</th><td>  <em>const</em> <a class="type" href="#llvm::MCRegisterCostEntry" title='llvm::MCRegisterCostEntry' data-ref="llvm::MCRegisterCostEntry">MCRegisterCostEntry</a> *<dfn class="decl" id="llvm::MCExtraProcessorInfo::RegisterCostTable" title='llvm::MCExtraProcessorInfo::RegisterCostTable' data-ref="llvm::MCExtraProcessorInfo::RegisterCostTable">RegisterCostTable</dfn>;</td></tr>
<tr><th id="185">185</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MCExtraProcessorInfo::NumRegisterCostEntries" title='llvm::MCExtraProcessorInfo::NumRegisterCostEntries' data-ref="llvm::MCExtraProcessorInfo::NumRegisterCostEntries">NumRegisterCostEntries</dfn>;</td></tr>
<tr><th id="186">186</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MCExtraProcessorInfo::LoadQueueID" title='llvm::MCExtraProcessorInfo::LoadQueueID' data-ref="llvm::MCExtraProcessorInfo::LoadQueueID">LoadQueueID</dfn>;</td></tr>
<tr><th id="187">187</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MCExtraProcessorInfo::StoreQueueID" title='llvm::MCExtraProcessorInfo::StoreQueueID' data-ref="llvm::MCExtraProcessorInfo::StoreQueueID">StoreQueueID</dfn>;</td></tr>
<tr><th id="188">188</th><td>};</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td><i class="doc">/// Machine model for scheduling, bundling, and heuristics.</i></td></tr>
<tr><th id="191">191</th><td><i class="doc">///</i></td></tr>
<tr><th id="192">192</th><td><i class="doc">/// The machine model directly provides basic information about the</i></td></tr>
<tr><th id="193">193</th><td><i class="doc">/// microarchitecture to the scheduler in the form of properties. It also</i></td></tr>
<tr><th id="194">194</th><td><i class="doc">/// optionally refers to scheduler resource tables and itinerary</i></td></tr>
<tr><th id="195">195</th><td><i class="doc">/// tables. Scheduler resource tables model the latency and cost for each</i></td></tr>
<tr><th id="196">196</th><td><i class="doc">/// instruction type. Itinerary tables are an independent mechanism that</i></td></tr>
<tr><th id="197">197</th><td><i class="doc">/// provides a detailed reservation table describing each cycle of instruction</i></td></tr>
<tr><th id="198">198</th><td><i class="doc">/// execution. Subtargets may define any or all of the above categories of data</i></td></tr>
<tr><th id="199">199</th><td><i class="doc">/// depending on the type of CPU and selected scheduler.</i></td></tr>
<tr><th id="200">200</th><td><i class="doc">///</i></td></tr>
<tr><th id="201">201</th><td><i class="doc">/// The machine independent properties defined here are used by the scheduler as</i></td></tr>
<tr><th id="202">202</th><td><i class="doc">/// an abstract machine model. A real micro-architecture has a number of</i></td></tr>
<tr><th id="203">203</th><td><i class="doc">/// buffers, queues, and stages. Declaring that a given machine-independent</i></td></tr>
<tr><th id="204">204</th><td><i class="doc">/// abstract property corresponds to a specific physical property across all</i></td></tr>
<tr><th id="205">205</th><td><i class="doc">/// subtargets can't be done. Nonetheless, the abstract model is</i></td></tr>
<tr><th id="206">206</th><td><i class="doc">/// useful. Futhermore, subtargets typically extend this model with processor</i></td></tr>
<tr><th id="207">207</th><td><i class="doc">/// specific resources to model any hardware features that can be exploited by</i></td></tr>
<tr><th id="208">208</th><td><i class="doc">/// sceduling heuristics and aren't sufficiently represented in the abstract.</i></td></tr>
<tr><th id="209">209</th><td><i class="doc">///</i></td></tr>
<tr><th id="210">210</th><td><i class="doc">/// The abstract pipeline is built around the notion of an "issue point". This</i></td></tr>
<tr><th id="211">211</th><td><i class="doc">/// is merely a reference point for counting machine cycles. The physical</i></td></tr>
<tr><th id="212">212</th><td><i class="doc">/// machine will have pipeline stages that delay execution. The scheduler does</i></td></tr>
<tr><th id="213">213</th><td><i class="doc">/// not model those delays because they are irrelevant as long as they are</i></td></tr>
<tr><th id="214">214</th><td><i class="doc">/// consistent. Inaccuracies arise when instructions have different execution</i></td></tr>
<tr><th id="215">215</th><td><i class="doc">/// delays relative to each other, in addition to their intrinsic latency. Those</i></td></tr>
<tr><th id="216">216</th><td><i class="doc">/// special cases can be handled by TableGen constructs such as, ReadAdvance,</i></td></tr>
<tr><th id="217">217</th><td><i class="doc">/// which reduces latency when reading data, and ResourceCycles, which consumes</i></td></tr>
<tr><th id="218">218</th><td><i class="doc">/// a processor resource when writing data for a number of abstract</i></td></tr>
<tr><th id="219">219</th><td><i class="doc">/// cycles.</i></td></tr>
<tr><th id="220">220</th><td><i class="doc">///</i></td></tr>
<tr><th id="221">221</th><td><i class="doc">/// TODO: One tool currently missing is the ability to add a delay to</i></td></tr>
<tr><th id="222">222</th><td><i class="doc">/// ResourceCycles. That would be easy to add and would likely cover all cases</i></td></tr>
<tr><th id="223">223</th><td><i class="doc">/// currently handled by the legacy itinerary tables.</i></td></tr>
<tr><th id="224">224</th><td><i class="doc">///</i></td></tr>
<tr><th id="225">225</th><td><i class="doc">/// A note on out-of-order execution and, more generally, instruction</i></td></tr>
<tr><th id="226">226</th><td><i class="doc">/// buffers. Part of the CPU pipeline is always in-order. The issue point, which</i></td></tr>
<tr><th id="227">227</th><td><i class="doc">/// is the point of reference for counting cycles, only makes sense as an</i></td></tr>
<tr><th id="228">228</th><td><i class="doc">/// in-order part of the pipeline. Other parts of the pipeline are sometimes</i></td></tr>
<tr><th id="229">229</th><td><i class="doc">/// falling behind and sometimes catching up. It's only interesting to model</i></td></tr>
<tr><th id="230">230</th><td><i class="doc">/// those other, decoupled parts of the pipeline if they may be predictably</i></td></tr>
<tr><th id="231">231</th><td><i class="doc">/// resource constrained in a way that the scheduler can exploit.</i></td></tr>
<tr><th id="232">232</th><td><i class="doc">///</i></td></tr>
<tr><th id="233">233</th><td><i class="doc">/// The LLVM machine model distinguishes between in-order constraints and</i></td></tr>
<tr><th id="234">234</th><td><i class="doc">/// out-of-order constraints so that the target's scheduling strategy can apply</i></td></tr>
<tr><th id="235">235</th><td><i class="doc">/// appropriate heuristics. For a well-balanced CPU pipeline, out-of-order</i></td></tr>
<tr><th id="236">236</th><td><i class="doc">/// resources would not typically be treated as a hard scheduling</i></td></tr>
<tr><th id="237">237</th><td><i class="doc">/// constraint. For example, in the GenericScheduler, a delay caused by limited</i></td></tr>
<tr><th id="238">238</th><td><i class="doc">/// out-of-order resources is not directly reflected in the number of cycles</i></td></tr>
<tr><th id="239">239</th><td><i class="doc">/// that the scheduler sees between issuing an instruction and its dependent</i></td></tr>
<tr><th id="240">240</th><td><i class="doc">/// instructions. In other words, out-of-order resources don't directly increase</i></td></tr>
<tr><th id="241">241</th><td><i class="doc">/// the latency between pairs of instructions. However, they can still be used</i></td></tr>
<tr><th id="242">242</th><td><i class="doc">/// to detect potential bottlenecks across a sequence of instructions and bias</i></td></tr>
<tr><th id="243">243</th><td><i class="doc">/// the scheduling heuristics appropriately.</i></td></tr>
<tr><th id="244">244</th><td><b>struct</b> <dfn class="type def" id="llvm::MCSchedModel" title='llvm::MCSchedModel' data-ref="llvm::MCSchedModel">MCSchedModel</dfn> {</td></tr>
<tr><th id="245">245</th><td>  <i>// IssueWidth is the maximum number of instructions that may be scheduled in</i></td></tr>
<tr><th id="246">246</th><td><i>  // the same per-cycle group. This is meant to be a hard in-order constraint</i></td></tr>
<tr><th id="247">247</th><td><i>  // (a.k.a. "hazard"). In the GenericScheduler strategy, no more than</i></td></tr>
<tr><th id="248">248</th><td><i>  // IssueWidth micro-ops can ever be scheduled in a particular cycle.</i></td></tr>
<tr><th id="249">249</th><td><i>  //</i></td></tr>
<tr><th id="250">250</th><td><i>  // In practice, IssueWidth is useful to model any bottleneck between the</i></td></tr>
<tr><th id="251">251</th><td><i>  // decoder (after micro-op expansion) and the out-of-order reservation</i></td></tr>
<tr><th id="252">252</th><td><i>  // stations or the decoder bandwidth itself. If the total number of</i></td></tr>
<tr><th id="253">253</th><td><i>  // reservation stations is also a bottleneck, or if any other pipeline stage</i></td></tr>
<tr><th id="254">254</th><td><i>  // has a bandwidth limitation, then that can be naturally modeled by adding an</i></td></tr>
<tr><th id="255">255</th><td><i>  // out-of-order processor resource.</i></td></tr>
<tr><th id="256">256</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MCSchedModel::IssueWidth" title='llvm::MCSchedModel::IssueWidth' data-ref="llvm::MCSchedModel::IssueWidth">IssueWidth</dfn>;</td></tr>
<tr><th id="257">257</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="decl" id="llvm::MCSchedModel::DefaultIssueWidth" title='llvm::MCSchedModel::DefaultIssueWidth' data-ref="llvm::MCSchedModel::DefaultIssueWidth">DefaultIssueWidth</dfn> = <var>1</var>;</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>  <i>// MicroOpBufferSize is the number of micro-ops that the processor may buffer</i></td></tr>
<tr><th id="260">260</th><td><i>  // for out-of-order execution.</i></td></tr>
<tr><th id="261">261</th><td><i>  //</i></td></tr>
<tr><th id="262">262</th><td><i>  // "0" means operations that are not ready in this cycle are not considered</i></td></tr>
<tr><th id="263">263</th><td><i>  // for scheduling (they go in the pending queue). Latency is paramount. This</i></td></tr>
<tr><th id="264">264</th><td><i>  // may be more efficient if many instructions are pending in a schedule.</i></td></tr>
<tr><th id="265">265</th><td><i>  //</i></td></tr>
<tr><th id="266">266</th><td><i>  // "1" means all instructions are considered for scheduling regardless of</i></td></tr>
<tr><th id="267">267</th><td><i>  // whether they are ready in this cycle. Latency still causes issue stalls,</i></td></tr>
<tr><th id="268">268</th><td><i>  // but we balance those stalls against other heuristics.</i></td></tr>
<tr><th id="269">269</th><td><i>  //</i></td></tr>
<tr><th id="270">270</th><td><i>  // "&gt; 1" means the processor is out-of-order. This is a machine independent</i></td></tr>
<tr><th id="271">271</th><td><i>  // estimate of highly machine specific characteristics such as the register</i></td></tr>
<tr><th id="272">272</th><td><i>  // renaming pool and reorder buffer.</i></td></tr>
<tr><th id="273">273</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MCSchedModel::MicroOpBufferSize" title='llvm::MCSchedModel::MicroOpBufferSize' data-ref="llvm::MCSchedModel::MicroOpBufferSize">MicroOpBufferSize</dfn>;</td></tr>
<tr><th id="274">274</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="decl" id="llvm::MCSchedModel::DefaultMicroOpBufferSize" title='llvm::MCSchedModel::DefaultMicroOpBufferSize' data-ref="llvm::MCSchedModel::DefaultMicroOpBufferSize">DefaultMicroOpBufferSize</dfn> = <var>0</var>;</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td>  <i>// LoopMicroOpBufferSize is the number of micro-ops that the processor may</i></td></tr>
<tr><th id="277">277</th><td><i>  // buffer for optimized loop execution. More generally, this represents the</i></td></tr>
<tr><th id="278">278</th><td><i>  // optimal number of micro-ops in a loop body. A loop may be partially</i></td></tr>
<tr><th id="279">279</th><td><i>  // unrolled to bring the count of micro-ops in the loop body closer to this</i></td></tr>
<tr><th id="280">280</th><td><i>  // number.</i></td></tr>
<tr><th id="281">281</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MCSchedModel::LoopMicroOpBufferSize" title='llvm::MCSchedModel::LoopMicroOpBufferSize' data-ref="llvm::MCSchedModel::LoopMicroOpBufferSize">LoopMicroOpBufferSize</dfn>;</td></tr>
<tr><th id="282">282</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="decl" id="llvm::MCSchedModel::DefaultLoopMicroOpBufferSize" title='llvm::MCSchedModel::DefaultLoopMicroOpBufferSize' data-ref="llvm::MCSchedModel::DefaultLoopMicroOpBufferSize">DefaultLoopMicroOpBufferSize</dfn> = <var>0</var>;</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>  <i>// LoadLatency is the expected latency of load instructions.</i></td></tr>
<tr><th id="285">285</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MCSchedModel::LoadLatency" title='llvm::MCSchedModel::LoadLatency' data-ref="llvm::MCSchedModel::LoadLatency">LoadLatency</dfn>;</td></tr>
<tr><th id="286">286</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="decl" id="llvm::MCSchedModel::DefaultLoadLatency" title='llvm::MCSchedModel::DefaultLoadLatency' data-ref="llvm::MCSchedModel::DefaultLoadLatency">DefaultLoadLatency</dfn> = <var>4</var>;</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td>  <i>// HighLatency is the expected latency of "very high latency" operations.</i></td></tr>
<tr><th id="289">289</th><td><i>  // See TargetInstrInfo::isHighLatencyDef().</i></td></tr>
<tr><th id="290">290</th><td><i>  // By default, this is set to an arbitrarily high number of cycles</i></td></tr>
<tr><th id="291">291</th><td><i>  // likely to have some impact on scheduling heuristics.</i></td></tr>
<tr><th id="292">292</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MCSchedModel::HighLatency" title='llvm::MCSchedModel::HighLatency' data-ref="llvm::MCSchedModel::HighLatency">HighLatency</dfn>;</td></tr>
<tr><th id="293">293</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="decl" id="llvm::MCSchedModel::DefaultHighLatency" title='llvm::MCSchedModel::DefaultHighLatency' data-ref="llvm::MCSchedModel::DefaultHighLatency">DefaultHighLatency</dfn> = <var>10</var>;</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td>  <i>// MispredictPenalty is the typical number of extra cycles the processor</i></td></tr>
<tr><th id="296">296</th><td><i>  // takes to recover from a branch misprediction.</i></td></tr>
<tr><th id="297">297</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MCSchedModel::MispredictPenalty" title='llvm::MCSchedModel::MispredictPenalty' data-ref="llvm::MCSchedModel::MispredictPenalty">MispredictPenalty</dfn>;</td></tr>
<tr><th id="298">298</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="decl" id="llvm::MCSchedModel::DefaultMispredictPenalty" title='llvm::MCSchedModel::DefaultMispredictPenalty' data-ref="llvm::MCSchedModel::DefaultMispredictPenalty">DefaultMispredictPenalty</dfn> = <var>10</var>;</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MCSchedModel::PostRAScheduler" title='llvm::MCSchedModel::PostRAScheduler' data-ref="llvm::MCSchedModel::PostRAScheduler">PostRAScheduler</dfn>; <i>// default value is false</i></td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MCSchedModel::CompleteModel" title='llvm::MCSchedModel::CompleteModel' data-ref="llvm::MCSchedModel::CompleteModel">CompleteModel</dfn>;</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MCSchedModel::ProcID" title='llvm::MCSchedModel::ProcID' data-ref="llvm::MCSchedModel::ProcID">ProcID</dfn>;</td></tr>
<tr><th id="305">305</th><td>  <em>const</em> <a class="type" href="#llvm::MCProcResourceDesc" title='llvm::MCProcResourceDesc' data-ref="llvm::MCProcResourceDesc">MCProcResourceDesc</a> *<dfn class="decl" id="llvm::MCSchedModel::ProcResourceTable" title='llvm::MCSchedModel::ProcResourceTable' data-ref="llvm::MCSchedModel::ProcResourceTable">ProcResourceTable</dfn>;</td></tr>
<tr><th id="306">306</th><td>  <em>const</em> <a class="type" href="#llvm::MCSchedClassDesc" title='llvm::MCSchedClassDesc' data-ref="llvm::MCSchedClassDesc">MCSchedClassDesc</a> *<dfn class="decl" id="llvm::MCSchedModel::SchedClassTable" title='llvm::MCSchedModel::SchedClassTable' data-ref="llvm::MCSchedModel::SchedClassTable">SchedClassTable</dfn>;</td></tr>
<tr><th id="307">307</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MCSchedModel::NumProcResourceKinds" title='llvm::MCSchedModel::NumProcResourceKinds' data-ref="llvm::MCSchedModel::NumProcResourceKinds">NumProcResourceKinds</dfn>;</td></tr>
<tr><th id="308">308</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MCSchedModel::NumSchedClasses" title='llvm::MCSchedModel::NumSchedClasses' data-ref="llvm::MCSchedModel::NumSchedClasses">NumSchedClasses</dfn>;</td></tr>
<tr><th id="309">309</th><td>  <i>// Instruction itinerary tables used by InstrItineraryData.</i></td></tr>
<tr><th id="310">310</th><td>  <b>friend</b> <b>class</b> <a class="type" href="MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a>;</td></tr>
<tr><th id="311">311</th><td>  <em>const</em> <a class="type" href="MCInstrItineraries.h.html#llvm::InstrItinerary" title='llvm::InstrItinerary' data-ref="llvm::InstrItinerary">InstrItinerary</a> *<dfn class="decl" id="llvm::MCSchedModel::InstrItineraries" title='llvm::MCSchedModel::InstrItineraries' data-ref="llvm::MCSchedModel::InstrItineraries">InstrItineraries</dfn>;</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td>  <em>const</em> <a class="type" href="#llvm::MCExtraProcessorInfo" title='llvm::MCExtraProcessorInfo' data-ref="llvm::MCExtraProcessorInfo">MCExtraProcessorInfo</a> *<dfn class="decl" id="llvm::MCSchedModel::ExtraProcessorInfo" title='llvm::MCSchedModel::ExtraProcessorInfo' data-ref="llvm::MCSchedModel::ExtraProcessorInfo">ExtraProcessorInfo</dfn>;</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MCSchedModel21hasExtraProcessorInfoEv" title='llvm::MCSchedModel::hasExtraProcessorInfo' data-ref="_ZNK4llvm12MCSchedModel21hasExtraProcessorInfoEv">hasExtraProcessorInfo</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCSchedModel::ExtraProcessorInfo" title='llvm::MCSchedModel::ExtraProcessorInfo' data-ref="llvm::MCSchedModel::ExtraProcessorInfo">ExtraProcessorInfo</a>; }</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm12MCSchedModel14getProcessorIDEv" title='llvm::MCSchedModel::getProcessorID' data-ref="_ZNK4llvm12MCSchedModel14getProcessorIDEv">getProcessorID</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCSchedModel::ProcID" title='llvm::MCSchedModel::ProcID' data-ref="llvm::MCSchedModel::ProcID">ProcID</a>; }</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td>  <i class="doc">/// Does this machine model include instruction-level scheduling.</i></td></tr>
<tr><th id="320">320</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MCSchedModel18hasInstrSchedModelEv" title='llvm::MCSchedModel::hasInstrSchedModel' data-ref="_ZNK4llvm12MCSchedModel18hasInstrSchedModelEv">hasInstrSchedModel</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCSchedModel::SchedClassTable" title='llvm::MCSchedModel::SchedClassTable' data-ref="llvm::MCSchedModel::SchedClassTable">SchedClassTable</a>; }</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td>  <em>const</em> <a class="type" href="#llvm::MCExtraProcessorInfo" title='llvm::MCExtraProcessorInfo' data-ref="llvm::MCExtraProcessorInfo">MCExtraProcessorInfo</a> &amp;<dfn class="decl def" id="_ZNK4llvm12MCSchedModel21getExtraProcessorInfoEv" title='llvm::MCSchedModel::getExtraProcessorInfo' data-ref="_ZNK4llvm12MCSchedModel21getExtraProcessorInfoEv">getExtraProcessorInfo</dfn>() <em>const</em> {</td></tr>
<tr><th id="323">323</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (hasExtraProcessorInfo() &amp;&amp; &quot;No extra information available for this model&quot;) ? void (0) : __assert_fail (&quot;hasExtraProcessorInfo() &amp;&amp; \&quot;No extra information available for this model\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/MC/MCSchedule.h&quot;, 324, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm12MCSchedModel21hasExtraProcessorInfoEv" title='llvm::MCSchedModel::hasExtraProcessorInfo' data-ref="_ZNK4llvm12MCSchedModel21hasExtraProcessorInfoEv">hasExtraProcessorInfo</a>() &amp;&amp;</td></tr>
<tr><th id="324">324</th><td>           <q>"No extra information available for this model"</q>);</td></tr>
<tr><th id="325">325</th><td>    <b>return</b> *<a class="member" href="#llvm::MCSchedModel::ExtraProcessorInfo" title='llvm::MCSchedModel::ExtraProcessorInfo' data-ref="llvm::MCSchedModel::ExtraProcessorInfo">ExtraProcessorInfo</a>;</td></tr>
<tr><th id="326">326</th><td>  }</td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td>  <i class="doc">/// Return true if this machine model data for all instructions with a</i></td></tr>
<tr><th id="329">329</th><td><i class="doc">  /// scheduling class (itinerary class or SchedRW list).</i></td></tr>
<tr><th id="330">330</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MCSchedModel10isCompleteEv" title='llvm::MCSchedModel::isComplete' data-ref="_ZNK4llvm12MCSchedModel10isCompleteEv">isComplete</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCSchedModel::CompleteModel" title='llvm::MCSchedModel::CompleteModel' data-ref="llvm::MCSchedModel::CompleteModel">CompleteModel</a>; }</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>  <i class="doc">/// Return true if machine supports out of order execution.</i></td></tr>
<tr><th id="333">333</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12MCSchedModel12isOutOfOrderEv" title='llvm::MCSchedModel::isOutOfOrder' data-ref="_ZNK4llvm12MCSchedModel12isOutOfOrderEv">isOutOfOrder</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCSchedModel::MicroOpBufferSize" title='llvm::MCSchedModel::MicroOpBufferSize' data-ref="llvm::MCSchedModel::MicroOpBufferSize">MicroOpBufferSize</a> &gt; <var>1</var>; }</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm12MCSchedModel23getNumProcResourceKindsEv" title='llvm::MCSchedModel::getNumProcResourceKinds' data-ref="_ZNK4llvm12MCSchedModel23getNumProcResourceKindsEv">getNumProcResourceKinds</dfn>() <em>const</em> {</td></tr>
<tr><th id="336">336</th><td>    <b>return</b> <a class="member" href="#llvm::MCSchedModel::NumProcResourceKinds" title='llvm::MCSchedModel::NumProcResourceKinds' data-ref="llvm::MCSchedModel::NumProcResourceKinds">NumProcResourceKinds</a>;</td></tr>
<tr><th id="337">337</th><td>  }</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td>  <em>const</em> <a class="type" href="#llvm::MCProcResourceDesc" title='llvm::MCProcResourceDesc' data-ref="llvm::MCProcResourceDesc">MCProcResourceDesc</a> *<dfn class="decl def" id="_ZNK4llvm12MCSchedModel15getProcResourceEj" title='llvm::MCSchedModel::getProcResource' data-ref="_ZNK4llvm12MCSchedModel15getProcResourceEj">getProcResource</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="4532ProcResourceIdx" title='ProcResourceIdx' data-type='unsigned int' data-ref="4532ProcResourceIdx">ProcResourceIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="340">340</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (hasInstrSchedModel() &amp;&amp; &quot;No scheduling machine model&quot;) ? void (0) : __assert_fail (&quot;hasInstrSchedModel() &amp;&amp; \&quot;No scheduling machine model\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/MC/MCSchedule.h&quot;, 340, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm12MCSchedModel18hasInstrSchedModelEv" title='llvm::MCSchedModel::hasInstrSchedModel' data-ref="_ZNK4llvm12MCSchedModel18hasInstrSchedModelEv">hasInstrSchedModel</a>() &amp;&amp; <q>"No scheduling machine model"</q>);</td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ProcResourceIdx &lt; NumProcResourceKinds &amp;&amp; &quot;bad proc resource idx&quot;) ? void (0) : __assert_fail (&quot;ProcResourceIdx &lt; NumProcResourceKinds &amp;&amp; \&quot;bad proc resource idx\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/MC/MCSchedule.h&quot;, 342, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#4532ProcResourceIdx" title='ProcResourceIdx' data-ref="4532ProcResourceIdx">ProcResourceIdx</a> &lt; <a class="member" href="#llvm::MCSchedModel::NumProcResourceKinds" title='llvm::MCSchedModel::NumProcResourceKinds' data-ref="llvm::MCSchedModel::NumProcResourceKinds">NumProcResourceKinds</a> &amp;&amp; <q>"bad proc resource idx"</q>);</td></tr>
<tr><th id="343">343</th><td>    <b>return</b> &amp;<a class="member" href="#llvm::MCSchedModel::ProcResourceTable" title='llvm::MCSchedModel::ProcResourceTable' data-ref="llvm::MCSchedModel::ProcResourceTable">ProcResourceTable</a>[<a class="local col2 ref" href="#4532ProcResourceIdx" title='ProcResourceIdx' data-ref="4532ProcResourceIdx">ProcResourceIdx</a>];</td></tr>
<tr><th id="344">344</th><td>  }</td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td>  <em>const</em> <a class="type" href="#llvm::MCSchedClassDesc" title='llvm::MCSchedClassDesc' data-ref="llvm::MCSchedClassDesc">MCSchedClassDesc</a> *<dfn class="decl def" id="_ZNK4llvm12MCSchedModel17getSchedClassDescEj" title='llvm::MCSchedModel::getSchedClassDesc' data-ref="_ZNK4llvm12MCSchedModel17getSchedClassDescEj">getSchedClassDesc</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="4533SchedClassIdx" title='SchedClassIdx' data-type='unsigned int' data-ref="4533SchedClassIdx">SchedClassIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="347">347</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (hasInstrSchedModel() &amp;&amp; &quot;No scheduling machine model&quot;) ? void (0) : __assert_fail (&quot;hasInstrSchedModel() &amp;&amp; \&quot;No scheduling machine model\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/MC/MCSchedule.h&quot;, 347, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm12MCSchedModel18hasInstrSchedModelEv" title='llvm::MCSchedModel::hasInstrSchedModel' data-ref="_ZNK4llvm12MCSchedModel18hasInstrSchedModelEv">hasInstrSchedModel</a>() &amp;&amp; <q>"No scheduling machine model"</q>);</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SchedClassIdx &lt; NumSchedClasses &amp;&amp; &quot;bad scheduling class idx&quot;) ? void (0) : __assert_fail (&quot;SchedClassIdx &lt; NumSchedClasses &amp;&amp; \&quot;bad scheduling class idx\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/MC/MCSchedule.h&quot;, 349, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#4533SchedClassIdx" title='SchedClassIdx' data-ref="4533SchedClassIdx">SchedClassIdx</a> &lt; <a class="member" href="#llvm::MCSchedModel::NumSchedClasses" title='llvm::MCSchedModel::NumSchedClasses' data-ref="llvm::MCSchedModel::NumSchedClasses">NumSchedClasses</a> &amp;&amp; <q>"bad scheduling class idx"</q>);</td></tr>
<tr><th id="350">350</th><td>    <b>return</b> &amp;<a class="member" href="#llvm::MCSchedModel::SchedClassTable" title='llvm::MCSchedModel::SchedClassTable' data-ref="llvm::MCSchedModel::SchedClassTable">SchedClassTable</a>[<a class="local col3 ref" href="#4533SchedClassIdx" title='SchedClassIdx' data-ref="4533SchedClassIdx">SchedClassIdx</a>];</td></tr>
<tr><th id="351">351</th><td>  }</td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td>  <i class="doc">/// Returns the latency value for the scheduling class.</i></td></tr>
<tr><th id="354">354</th><td>  <em>static</em> <em>int</em> <dfn class="decl" id="_ZN4llvm12MCSchedModel19computeInstrLatencyERKNS_15MCSubtargetInfoERKNS_16MCSchedClassDescE" title='llvm::MCSchedModel::computeInstrLatency' data-ref="_ZN4llvm12MCSchedModel19computeInstrLatencyERKNS_15MCSubtargetInfoERKNS_16MCSchedClassDescE">computeInstrLatency</dfn>(<em>const</em> <a class="type" href="MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="4534STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="4534STI">STI</dfn>,</td></tr>
<tr><th id="355">355</th><td>                                 <em>const</em> <a class="type" href="#llvm::MCSchedClassDesc" title='llvm::MCSchedClassDesc' data-ref="llvm::MCSchedClassDesc">MCSchedClassDesc</a> &amp;<dfn class="local col5 decl" id="4535SCDesc" title='SCDesc' data-type='const llvm::MCSchedClassDesc &amp;' data-ref="4535SCDesc">SCDesc</dfn>);</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td>  <em>int</em> <dfn class="decl" id="_ZNK4llvm12MCSchedModel19computeInstrLatencyERKNS_15MCSubtargetInfoEj" title='llvm::MCSchedModel::computeInstrLatency' data-ref="_ZNK4llvm12MCSchedModel19computeInstrLatencyERKNS_15MCSubtargetInfoEj">computeInstrLatency</dfn>(<em>const</em> <a class="type" href="MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col6 decl" id="4536STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="4536STI">STI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="4537SClass" title='SClass' data-type='unsigned int' data-ref="4537SClass">SClass</dfn>) <em>const</em>;</td></tr>
<tr><th id="358">358</th><td>  <em>int</em> <dfn class="decl" id="_ZNK4llvm12MCSchedModel19computeInstrLatencyERKNS_15MCSubtargetInfoERKNS_11MCInstrInfoERKNS_6MCInstE" title='llvm::MCSchedModel::computeInstrLatency' data-ref="_ZNK4llvm12MCSchedModel19computeInstrLatencyERKNS_15MCSubtargetInfoERKNS_11MCInstrInfoERKNS_6MCInstE">computeInstrLatency</dfn>(<em>const</em> <a class="type" href="MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="4538STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="4538STI">STI</dfn>, <em>const</em> <a class="type" href="#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> &amp;<dfn class="local col9 decl" id="4539MCII" title='MCII' data-type='const llvm::MCInstrInfo &amp;' data-ref="4539MCII">MCII</dfn>,</td></tr>
<tr><th id="359">359</th><td>                          <em>const</em> <a class="type" href="#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="4540Inst" title='Inst' data-type='const llvm::MCInst &amp;' data-ref="4540Inst">Inst</dfn>) <em>const</em>;</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td>  <i>// Returns the reciprocal throughput information from a MCSchedClassDesc.</i></td></tr>
<tr><th id="362">362</th><td>  <em>static</em> <em>double</em></td></tr>
<tr><th id="363">363</th><td>  <dfn class="decl" id="_ZN4llvm12MCSchedModel23getReciprocalThroughputERKNS_15MCSubtargetInfoERKNS_16MCSchedClassDescE" title='llvm::MCSchedModel::getReciprocalThroughput' data-ref="_ZN4llvm12MCSchedModel23getReciprocalThroughputERKNS_15MCSubtargetInfoERKNS_16MCSchedClassDescE">getReciprocalThroughput</dfn>(<em>const</em> <a class="type" href="MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="4541STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="4541STI">STI</dfn>,</td></tr>
<tr><th id="364">364</th><td>                          <em>const</em> <a class="type" href="#llvm::MCSchedClassDesc" title='llvm::MCSchedClassDesc' data-ref="llvm::MCSchedClassDesc">MCSchedClassDesc</a> &amp;<dfn class="local col2 decl" id="4542SCDesc" title='SCDesc' data-type='const llvm::MCSchedClassDesc &amp;' data-ref="4542SCDesc">SCDesc</dfn>);</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>  <em>static</em> <em>double</em></td></tr>
<tr><th id="367">367</th><td>  <dfn class="decl" id="_ZN4llvm12MCSchedModel23getReciprocalThroughputEjRKNS_18InstrItineraryDataE" title='llvm::MCSchedModel::getReciprocalThroughput' data-ref="_ZN4llvm12MCSchedModel23getReciprocalThroughputEjRKNS_18InstrItineraryDataE">getReciprocalThroughput</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="4543SchedClass" title='SchedClass' data-type='unsigned int' data-ref="4543SchedClass">SchedClass</dfn>, <em>const</em> <a class="type" href="MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> &amp;<dfn class="local col4 decl" id="4544IID" title='IID' data-type='const llvm::InstrItineraryData &amp;' data-ref="4544IID">IID</dfn>);</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td>  <em>double</em></td></tr>
<tr><th id="370">370</th><td>  <dfn class="decl" id="_ZNK4llvm12MCSchedModel23getReciprocalThroughputERKNS_15MCSubtargetInfoERKNS_11MCInstrInfoERKNS_6MCInstE" title='llvm::MCSchedModel::getReciprocalThroughput' data-ref="_ZNK4llvm12MCSchedModel23getReciprocalThroughputERKNS_15MCSubtargetInfoERKNS_11MCInstrInfoERKNS_6MCInstE">getReciprocalThroughput</dfn>(<em>const</em> <a class="type" href="MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="4545STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="4545STI">STI</dfn>, <em>const</em> <a class="type" href="#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> &amp;<dfn class="local col6 decl" id="4546MCII" title='MCII' data-type='const llvm::MCInstrInfo &amp;' data-ref="4546MCII">MCII</dfn>,</td></tr>
<tr><th id="371">371</th><td>                          <em>const</em> <a class="type" href="#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="4547Inst" title='Inst' data-type='const llvm::MCInst &amp;' data-ref="4547Inst">Inst</dfn>) <em>const</em>;</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td>  <i class="doc">/// Returns the maximum forwarding delay for register reads dependent on</i></td></tr>
<tr><th id="374">374</th><td><i class="doc">  /// writes of scheduling class WriteResourceIdx.</i></td></tr>
<tr><th id="375">375</th><td>  <em>static</em> <em>unsigned</em> <dfn class="decl" id="_ZN4llvm12MCSchedModel24getForwardingDelayCyclesENS_8ArrayRefINS_18MCReadAdvanceEntryEEEj" title='llvm::MCSchedModel::getForwardingDelayCycles' data-ref="_ZN4llvm12MCSchedModel24getForwardingDelayCyclesENS_8ArrayRefINS_18MCReadAdvanceEntryEEEj">getForwardingDelayCycles</dfn>(<a class="type" href="../../../../clang/include/clang/Basic/LLVM.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="#llvm::MCReadAdvanceEntry" title='llvm::MCReadAdvanceEntry' data-ref="llvm::MCReadAdvanceEntry">MCReadAdvanceEntry</a>&gt; <dfn class="local col8 decl" id="4548Entries" title='Entries' data-type='ArrayRef&lt;llvm::MCReadAdvanceEntry&gt;' data-ref="4548Entries">Entries</dfn>,</td></tr>
<tr><th id="376">376</th><td>                                           <em>unsigned</em> <dfn class="local col9 decl" id="4549WriteResourceIdx" title='WriteResourceIdx' data-type='unsigned int' data-ref="4549WriteResourceIdx">WriteResourceIdx</dfn> = <var>0</var>);</td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td>  <i class="doc">/// Returns the default initialized model.</i></td></tr>
<tr><th id="379">379</th><td>  <em>static</em> <em>const</em> <a class="type" href="#llvm::MCSchedModel" title='llvm::MCSchedModel' data-ref="llvm::MCSchedModel">MCSchedModel</a> &amp;<dfn class="decl def" id="_ZN4llvm12MCSchedModel20GetDefaultSchedModelEv" title='llvm::MCSchedModel::GetDefaultSchedModel' data-ref="_ZN4llvm12MCSchedModel20GetDefaultSchedModelEv">GetDefaultSchedModel</dfn>() { <b>return</b> <a class="member" href="#llvm::MCSchedModel::Default" title='llvm::MCSchedModel::Default' data-ref="llvm::MCSchedModel::Default">Default</a>; }</td></tr>
<tr><th id="380">380</th><td>  <em>static</em> <em>const</em> <a class="type" href="#llvm::MCSchedModel" title='llvm::MCSchedModel' data-ref="llvm::MCSchedModel">MCSchedModel</a> <dfn class="decl" id="llvm::MCSchedModel::Default" title='llvm::MCSchedModel::Default' data-ref="llvm::MCSchedModel::Default">Default</dfn>;</td></tr>
<tr><th id="381">381</th><td>};</td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td>} <i>// namespace llvm</i></td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td><u>#<span data-ppcond="14">endif</span></u></td></tr>
<tr><th id="386">386</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../clang/lib/CodeGen/BackendUtil.cpp.html'>llvm/clang/lib/CodeGen/BackendUtil.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
