# One-Hot-FSM
* The practice is for HDL lecture in university which is a great module to practice one hot machine verilog coding style.
* This is a one hot machine FSM practice by detecting sequence "1101" with auto comparing testbench.
* suitiable for MODELSIM/VCS (if you want to verify with modelsim, please cancel the dumpFSDB part.
