-- (c) Copyright 1995-2025 Xilinx, Inc. All rights reserved.
-- 
-- This file contains confidential and proprietary information
-- of Xilinx, Inc. and is protected under U.S. and
-- international copyright and other intellectual property
-- laws.
-- 
-- DISCLAIMER
-- This disclaimer is not a license and does not grant any
-- rights to the materials distributed herewith. Except as
-- otherwise provided in a valid license issued to you by
-- Xilinx, and to the maximum extent permitted by applicable
-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
-- (2) Xilinx shall not be liable (whether in contract or tort,
-- including negligence, or under any other theory of
-- liability) for any loss or damage of any kind or nature
-- related to, arising under or in connection with these
-- materials, including for any direct, or any indirect,
-- special, incidental, or consequential loss or damage
-- (including loss of data, profits, goodwill, or any type of
-- loss or damage suffered as a result of any action brought
-- by a third party) even if such damage or loss was
-- reasonably foreseeable or Xilinx had been advised of the
-- possibility of the same.
-- 
-- CRITICAL APPLICATIONS
-- Xilinx products are not designed or intended to be fail-
-- safe, or for use in any application requiring fail-safe
-- performance, such as life-support or safety devices or
-- systems, Class III medical devices, nuclear facilities,
-- applications related to the deployment of airbags, or any
-- other applications that could lead to death, personal
-- injury, or severe property or environmental damage
-- (individually and collectively, "Critical
-- Applications"). Customer assumes the sole risk and
-- liability of any use of Xilinx products in Critical
-- Applications, subject only to applicable laws and
-- regulations governing limitations on product liability.
-- 
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
-- PART OF THIS FILE AT ALL TIMES.
-- 
-- DO NOT MODIFY THIS FILE.

-- IP VLNV: cime3:user:HDMI_proc:1.0
-- IP Revision: 11

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;

ENTITY system_HDMI_proc_0_2 IS
  PORT (
    led : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
    btn : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    sw : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    clk_display : IN STD_LOGIC;
    clk_hdmi : IN STD_LOGIC;
    hdmi_TMDS_Clk_p : OUT STD_LOGIC;
    hdmi_TMDS_Clk_n : OUT STD_LOGIC;
    hdmi_TMDS_Data_p : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
    hdmi_TMDS_Data_n : OUT STD_LOGIC_VECTOR(2 DOWNTO 0)
  );
END system_HDMI_proc_0_2;

ARCHITECTURE system_HDMI_proc_0_2_arch OF system_HDMI_proc_0_2 IS
  ATTRIBUTE DowngradeIPIdentifiedWarnings : STRING;
  ATTRIBUTE DowngradeIPIdentifiedWarnings OF system_HDMI_proc_0_2_arch: ARCHITECTURE IS "yes";
  COMPONENT HDMI_proc IS
    PORT (
      led : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
      btn : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      sw : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      clk_display : IN STD_LOGIC;
      clk_hdmi : IN STD_LOGIC;
      hdmi_TMDS_Clk_p : OUT STD_LOGIC;
      hdmi_TMDS_Clk_n : OUT STD_LOGIC;
      hdmi_TMDS_Data_p : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
      hdmi_TMDS_Data_n : OUT STD_LOGIC_VECTOR(2 DOWNTO 0)
    );
  END COMPONENT HDMI_proc;
  ATTRIBUTE X_CORE_INFO : STRING;
  ATTRIBUTE X_CORE_INFO OF system_HDMI_proc_0_2_arch: ARCHITECTURE IS "HDMI_proc,Vivado 2020.2";
  ATTRIBUTE CHECK_LICENSE_TYPE : STRING;
  ATTRIBUTE CHECK_LICENSE_TYPE OF system_HDMI_proc_0_2_arch : ARCHITECTURE IS "system_HDMI_proc_0_2,HDMI_proc,{}";
  ATTRIBUTE IP_DEFINITION_SOURCE : STRING;
  ATTRIBUTE IP_DEFINITION_SOURCE OF system_HDMI_proc_0_2_arch: ARCHITECTURE IS "package_project";
  ATTRIBUTE X_INTERFACE_INFO : STRING;
  ATTRIBUTE X_INTERFACE_PARAMETER : STRING;
  ATTRIBUTE X_INTERFACE_PARAMETER OF hdmi_TMDS_Clk_n: SIGNAL IS "XIL_INTERFACENAME hdmi_TMDS_Clk_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN system_HDMI_proc_0_2_hdmi_TMDS_Clk_n, INSERT_VIP 0";
  ATTRIBUTE X_INTERFACE_INFO OF hdmi_TMDS_Clk_n: SIGNAL IS "xilinx.com:signal:clock:1.0 hdmi_TMDS_Clk_n CLK";
  ATTRIBUTE X_INTERFACE_PARAMETER OF hdmi_TMDS_Clk_p: SIGNAL IS "XIL_INTERFACENAME hdmi_TMDS_Clk_p, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN system_HDMI_proc_0_2_hdmi_TMDS_Clk_p, INSERT_VIP 0";
  ATTRIBUTE X_INTERFACE_INFO OF hdmi_TMDS_Clk_p: SIGNAL IS "xilinx.com:signal:clock:1.0 hdmi_TMDS_Clk_p CLK";
BEGIN
  U0 : HDMI_proc
    PORT MAP (
      led => led,
      btn => btn,
      sw => sw,
      clk_display => clk_display,
      clk_hdmi => clk_hdmi,
      hdmi_TMDS_Clk_p => hdmi_TMDS_Clk_p,
      hdmi_TMDS_Clk_n => hdmi_TMDS_Clk_n,
      hdmi_TMDS_Data_p => hdmi_TMDS_Data_p,
      hdmi_TMDS_Data_n => hdmi_TMDS_Data_n
    );
END system_HDMI_proc_0_2_arch;
