-- This file is generated by automatic tools.
library ieee;
use ieee.std_logic_1164.all;
use work.eecs361.all;
use work.eecs361_gates.all;

entity dff_32 is
	port(
		clk	: in  std_logic;
		d	: in  std_logic_vector(31 downto 0);
		q	: out std_logic_vector(31 downto 0)
	);
end dff_32;

architecture behavioral of dff_32 is
begin
	
end behavioral;