{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624467284141 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624467284151 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 23 22:24:43 2021 " "Processing started: Wed Jun 23 22:24:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624467284151 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1624467284151 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGA -c top " "Command: quartus_sta VGA -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1624467284151 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1624467284250 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1624467284874 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1624467284874 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624467284918 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624467284918 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1624467285401 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pixel_clk\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pixel_clk\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624467285405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pixel_clk\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pixel_clk\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624467285405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pixel_clk\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pixel_clk\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624467285405 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1624467285405 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1624467285409 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1624467285414 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1624467285424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 22.555 " "Worst-case setup slack is 22.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467285445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467285445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.555               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   22.555               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467285445 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624467285445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.836 " "Worst-case hold slack is 0.836" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467285452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467285452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.836               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    0.836               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467285452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624467285452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.910 " "Worst-case recovery slack is 30.910" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467285458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467285458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.910               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   30.910               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467285458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624467285458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 6.166 " "Worst-case removal slack is 6.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467285463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467285463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.166               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    6.166               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467285463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624467285463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.171 " "Worst-case minimum pulse width slack is 1.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467285468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467285468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.171               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    1.171               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467285468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.949               0.000 clk50  " "    9.949               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467285468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.043               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   19.043               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467285468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624467285468 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1624467285473 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1624467285508 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1624467287533 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pixel_clk\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pixel_clk\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624467287639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pixel_clk\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pixel_clk\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624467287639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pixel_clk\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pixel_clk\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624467287639 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1624467287639 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1624467287642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 22.965 " "Worst-case setup slack is 22.965" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467287657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467287657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.965               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   22.965               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467287657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624467287657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.852 " "Worst-case hold slack is 0.852" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467287661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467287661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.852               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    0.852               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467287661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624467287661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.392 " "Worst-case recovery slack is 31.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467287667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467287667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.392               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   31.392               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467287667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624467287667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 5.670 " "Worst-case removal slack is 5.670" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467287676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467287676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.670               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    5.670               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467287676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624467287676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.171 " "Worst-case minimum pulse width slack is 1.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467287682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467287682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.171               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    1.171               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467287682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.980               0.000 clk50  " "    9.980               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467287682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.997               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   18.997               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467287682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624467287682 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1624467287686 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1624467287972 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1624467289463 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pixel_clk\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pixel_clk\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624467289511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pixel_clk\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pixel_clk\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624467289511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pixel_clk\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pixel_clk\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624467289511 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1624467289511 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1624467289514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 29.521 " "Worst-case setup slack is 29.521" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467289520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467289520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.521               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   29.521               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467289520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624467289520 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.350 " "Worst-case hold slack is 0.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467289526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467289526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    0.350               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467289526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624467289526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 33.951 " "Worst-case recovery slack is 33.951" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467289548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467289548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.951               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   33.951               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467289548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624467289548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.118 " "Worst-case removal slack is 4.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467289551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467289551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.118               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    4.118               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467289551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624467289551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.171 " "Worst-case minimum pulse width slack is 1.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467289556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467289556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.171               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    1.171               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467289556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.643               0.000 clk50  " "    9.643               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467289556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.462               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   19.462               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467289556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624467289556 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1624467289564 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pixel_clk\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pixel_clk\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624467289740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pixel_clk\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pixel_clk\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624467289740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pixel_clk\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pixel_clk\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624467289740 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1624467289740 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1624467289743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 30.195 " "Worst-case setup slack is 30.195" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467289750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467289750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.195               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   30.195               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467289750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624467289750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.320 " "Worst-case hold slack is 0.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467289773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467289773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    0.320               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467289773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624467289773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 34.144 " "Worst-case recovery slack is 34.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467289776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467289776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.144               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   34.144               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467289776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624467289776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.027 " "Worst-case removal slack is 4.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467289783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467289783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.027               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    4.027               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467289783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624467289783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.171 " "Worst-case minimum pulse width slack is 1.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467289786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467289786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.171               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    1.171               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467289786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.632               0.000 clk50  " "    9.632               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467289786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.460               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   19.460               0.000 pll:pixel_clk\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624467289786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624467289786 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1624467291189 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1624467291189 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5175 " "Peak virtual memory: 5175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624467291375 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 23 22:24:51 2021 " "Processing ended: Wed Jun 23 22:24:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624467291375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624467291375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624467291375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1624467291375 ""}
