// Seed: 2773056480
module module_0 (
    input tri id_0
);
  assign id_2 = id_0;
  assign module_2.type_5 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output wire id_2,
    input wand id_3,
    input supply1 id_4,
    input wire id_5,
    output supply1 id_6,
    input wire id_7
);
  assign id_6 = "" + 1;
  assign id_2 = id_7;
  module_0 modCall_1 (id_7);
  assign modCall_1.id_0 = 0;
  wire id_9;
  assign id_6 = 1;
  wire id_10, id_11, id_12;
  wire id_13, id_14;
endmodule
module module_2 (
    output uwire id_0,
    input wire id_1,
    output wand id_2,
    output wire id_3,
    input tri1 id_4,
    input supply1 id_5,
    output tri id_6,
    input wor id_7,
    output logic id_8,
    input tri id_9,
    output supply0 id_10,
    input tri1 id_11,
    input uwire id_12
);
  wire id_14;
  module_0 modCall_1 (id_7);
  always begin : LABEL_0
    begin : LABEL_0
      id_8 <= -1;
    end
  end
endmodule
