# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab_3s_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/repos/verilog/lab_3s {D:/repos/verilog/lab_3s/b2bd_ROM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:53 on Dec 09,2024
# vlog -reportprogress 300 -sv -work work "+incdir+D:/repos/verilog/lab_3s" D:/repos/verilog/lab_3s/b2bd_ROM.sv 
# -- Compiling module b2bd_ROM
# 
# Top level modules:
# 	b2bd_ROM
# End time: 20:15:53 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/repos/verilog/lab_3s {D:/repos/verilog/lab_3s/lab_3s.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:15:53 on Dec 09,2024
# vlog -reportprogress 300 -sv -work work "+incdir+D:/repos/verilog/lab_3s" D:/repos/verilog/lab_3s/lab_3s.sv 
# -- Compiling module lab_3s
# ** Error: (vlog-13069) D:/repos/verilog/lab_3s/lab_3s.sv(15): near ".": syntax error, unexpected '.'.
# End time: 20:15:53 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./lab_3s_run_msim_rtl_verilog.do line 9
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+D:/repos/verilog/lab_3s {D:/repos/verilog/lab_3s/lab_3s.sv}"
cd D:/repos/verilog/lab_3s
# reading C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini
vsim -gui -l msim_transcript work.tb_b2bd_ROM -L D:/repos/verilog/lab_2s
# vsim -gui -l msim_transcript work.tb_b2bd_ROM -L D:/repos/verilog/lab_2s 
# Start time: 20:17:51 on Dec 09,2024
# Loading sv_std.std
# Loading work.tb_b2bd_ROM
# ** Error (suppressible): (vsim-19) Failed to access library 'D:/repos/verilog/lab_2s' at "D:/repos/verilog/lab_2s".
# No such file or directory. (errno = ENOENT)
# Loading work.b2bd_ROM
# ** Error (suppressible): (vsim-19) Failed to access library 'D:/repos/verilog/lab_2s' at "D:/repos/verilog/lab_2s".
# No such file or directory. (errno = ENOENT)
# Loading work.b2bd_LOG
# ** Error (suppressible): (vsim-19) Failed to access library 'D:/repos/verilog/lab_2s' at "D:/repos/verilog/lab_2s".
# No such file or directory. (errno = ENOENT)
# Loading work.b2bd_SR
# ** Warning: (vsim-PLI-3691) D:/repos/verilog/lab_3s/tb_b2bd_ROM.sv(24): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Region: /tb_b2bd_ROM/test File: D:/repos/verilog/lab_3s/tb_b2bd_ROM.sv
# ** Error: (vsim-3043) D:/repos/verilog/lab_3s/tb_b2bd_ROM.sv(27): Unresolved reference to 'bdc'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_b2bd_ROM File: D:/repos/verilog/lab_3s/tb_b2bd_ROM.sv
# Error loading design
# End time: 20:17:52 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 4, Warnings: 1
vsim -gui -l msim_transcript -L D:/repos/verilog/lab_2s -L D:/repos/verilog/lab_2s/work work.tb_b2bd_ROM
# vsim -gui -l msim_transcript -L D:/repos/verilog/lab_2s -L D:/repos/verilog/lab_2s/work work.tb_b2bd_ROM 
# Start time: 20:18:24 on Dec 09,2024
# Loading sv_std.std
# Loading work.tb_b2bd_ROM
# ** Error (suppressible): (vsim-19) Failed to access library 'D:/repos/verilog/lab_2s' at "D:/repos/verilog/lab_2s".
# No such file or directory. (errno = ENOENT)
# Loading work.b2bd_ROM
# ** Error (suppressible): (vsim-19) Failed to access library 'D:/repos/verilog/lab_2s' at "D:/repos/verilog/lab_2s".
# No such file or directory. (errno = ENOENT)
# Loading work.b2bd_LOG
# ** Error (suppressible): (vsim-19) Failed to access library 'D:/repos/verilog/lab_2s' at "D:/repos/verilog/lab_2s".
# No such file or directory. (errno = ENOENT)
# Loading work.b2bd_SR
# ** Warning: (vsim-PLI-3691) D:/repos/verilog/lab_3s/tb_b2bd_ROM.sv(24): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Region: /tb_b2bd_ROM/test File: D:/repos/verilog/lab_3s/tb_b2bd_ROM.sv
# ** Error: (vsim-3043) D:/repos/verilog/lab_3s/tb_b2bd_ROM.sv(27): Unresolved reference to 'bdc'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_b2bd_ROM File: D:/repos/verilog/lab_3s/tb_b2bd_ROM.sv
# Error loading design
# End time: 20:18:25 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 4, Warnings: 1
quit -sim
cd D:/repos/verilog/lab_3s/modelsimproject
# Loading project lab_3s
