// Seed: 428293315
module module_0 (
    input wor id_0,
    output supply1 id_1,
    output supply0 id_2,
    output tri0 id_3,
    output wand id_4,
    input wire id_5
);
  wire id_7 = id_7;
  assign id_3 = id_0;
endmodule
module module_1 #(
    parameter id_9 = 32'd26
) (
    input supply1 id_0,
    input tri0 id_1,
    output uwire id_2,
    input uwire id_3,
    input tri1 id_4,
    output wire id_5,
    input supply1 id_6,
    input tri id_7
);
  wire _id_9;
  assign id_2 = id_6;
  assign id_2 = id_4;
  assign id_5 = id_7;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_5,
      id_5,
      id_2,
      id_4
  );
  uwire ["" : id_9  ^  1  ==  -1] id_10;
  assign id_5  = {id_7{-1 / -1}};
  assign id_10 = 1 | id_9;
endmodule
