bit 	0	1	2	3	4	5	hex
	muxreg	muxb	we	store	load	wb
addu 	1	0	1	0	0	1	25
addiu	0	1	1	0	0	1	26

lw	0	1	1	0	1	0	16
sw	x	1	0	1	0	0	a
	

x = 0


