Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: modulated_signal_gen.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "modulated_signal_gen.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "modulated_signal_gen"
Output Format                      : NGC
Target Device                      : xc6slx25t-3-fgg484

---- Source Options
Top Module Name                    : modulated_signal_gen
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Shichen Lu\MB_top_syncedClocks\freqchng_clkgen.v" into library work
Parsing module <freqchng_clkgen>.
Analyzing Verilog file "D:\Shichen Lu\MB_top_syncedClocks\counter_nonoverlap_clkgen_highfreq.v" into library work
Parsing module <counter_nonoverlap_clkgen>.
Analyzing Verilog file "D:\Shichen Lu\MB_top_syncedClocks\top.v" into library work
Parsing module <modulated_signal_gen>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <modulated_signal_gen>.

Elaborating module <freqchng_clkgen>.

Elaborating module <BUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=4,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=125,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=63,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DIVIDE=25,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DIVIDE=13,CLKOUT3_PHASE=0.0,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT4_DIVIDE=6,CLKOUT4_PHASE=0.0,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT5_DIVIDE=3,CLKOUT5_PHASE=0.0,CLKOUT5_DUTY_CYCLE=0.5,CLKIN_PERIOD=10.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "D:\Shichen Lu\MB_top_syncedClocks\top.v" Line 41: Assignment to LOCKED ignored, since the identifier is never used

Elaborating module <counter_nonoverlap_clkgen>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <modulated_signal_gen>.
    Related source file is "D:\Shichen Lu\MB_top_syncedClocks\top.v".
INFO:Xst:3210 - "D:\Shichen Lu\MB_top_syncedClocks\top.v" line 38: Output port <LOCKED> of the instance <freqchng> is unconnected or connected to loadless signal.
    Found 1-bit 6-to-1 multiplexer for signal <FREQ_SEL[2]_X_1_o_Mux_0_o> created at line 53.
    Summary:
	inferred   1 Multiplexer(s).
Unit <modulated_signal_gen> synthesized.

Synthesizing Unit <freqchng_clkgen>.
    Related source file is "D:\Shichen Lu\MB_top_syncedClocks\freqchng_clkgen.v".
    Summary:
	no macro.
Unit <freqchng_clkgen> synthesized.

Synthesizing Unit <counter_nonoverlap_clkgen>.
    Related source file is "D:\Shichen Lu\MB_top_syncedClocks\counter_nonoverlap_clkgen_highfreq.v".
WARNING:Xst:647 - Input <FREQ_SEL<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FREQ_SEL<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <R_CLK_OUT_MOD<0>>.
    Found 1-bit register for signal <R_CLK_OUT_MODN<0>>.
    Found 5-bit register for signal <count_32>.
    Found 1-bit register for signal <R_CLK_OUT_MODL<1>>.
    Found 1-bit register for signal <R_CLK_OUT_MOD<1>>.
    Found 1-bit register for signal <R_CLK_OUT_MODN<1>>.
    Found 4-bit register for signal <count_16>.
    Found 1-bit register for signal <R_CLK_OUT_MODL<2>>.
    Found 1-bit register for signal <R_CLK_OUT_MOD<2>>.
    Found 1-bit register for signal <R_CLK_OUT_MODN<2>>.
    Found 3-bit register for signal <count_8>.
    Found 1-bit register for signal <R_CLK_OUT_MODL<0>>.
    Found 5-bit subtractor for signal <PHASE_SEL[4]_GND_5_o_sub_5_OUT> created at line 47.
    Found 5-bit subtractor for signal <PHASE_SEL[4]_GND_5_o_sub_6_OUT> created at line 47.
    Found 5-bit subtractor for signal <PHASE_SEL[4]_PWR_5_o_sub_8_OUT> created at line 48.
    Found 5-bit subtractor for signal <PHASE_SEL[4]_GND_5_o_sub_11_OUT> created at line 49.
    Found 5-bit subtractor for signal <PHASE_SEL[4]_GND_5_o_sub_12_OUT> created at line 49.
    Found 5-bit subtractor for signal <count_32[4]_GND_5_o_sub_15_OUT> created at line 51.
    Found 4-bit subtractor for signal <PHASE_SEL[4]_GND_5_o_sub_22_OUT> created at line 58.
    Found 4-bit subtractor for signal <PHASE_SEL[4]_GND_5_o_sub_23_OUT> created at line 58.
    Found 4-bit subtractor for signal <PHASE_SEL[4]_PWR_5_o_sub_25_OUT> created at line 59.
    Found 4-bit subtractor for signal <PHASE_SEL[4]_GND_5_o_sub_28_OUT> created at line 60.
    Found 4-bit subtractor for signal <PHASE_SEL[4]_GND_5_o_sub_29_OUT> created at line 60.
    Found 4-bit subtractor for signal <count_16[3]_GND_5_o_sub_32_OUT> created at line 62.
    Found 3-bit subtractor for signal <PHASE_SEL[4]_GND_5_o_sub_39_OUT> created at line 69.
    Found 3-bit subtractor for signal <PHASE_SEL[4]_GND_5_o_sub_40_OUT> created at line 69.
    Found 3-bit subtractor for signal <PHASE_SEL[4]_PWR_5_o_sub_42_OUT> created at line 70.
    Found 3-bit subtractor for signal <PHASE_SEL[4]_GND_5_o_sub_45_OUT> created at line 71.
    Found 3-bit subtractor for signal <PHASE_SEL[4]_GND_5_o_sub_46_OUT> created at line 71.
    Found 3-bit subtractor for signal <count_8[2]_GND_5_o_sub_49_OUT> created at line 73.
    Found 5-bit comparator equal for signal <count_32[4]_PHASE_SEL[4]_equal_4_o> created at line 46
    Found 5-bit comparator equal for signal <count_32[4]_PHASE_SEL[4]_equal_7_o> created at line 47
    Found 5-bit comparator equal for signal <count_32[4]_PHASE_SEL[4]_equal_9_o> created at line 48
    Found 5-bit comparator equal for signal <count_32[4]_PHASE_SEL[4]_equal_13_o> created at line 49
    Found 4-bit comparator equal for signal <count_16[3]_PHASE_SEL[4]_equal_21_o> created at line 57
    Found 4-bit comparator equal for signal <count_16[3]_PHASE_SEL[4]_equal_24_o> created at line 58
    Found 4-bit comparator equal for signal <count_16[3]_PHASE_SEL[4]_equal_26_o> created at line 59
    Found 4-bit comparator equal for signal <count_16[3]_PHASE_SEL[4]_equal_30_o> created at line 60
    Found 3-bit comparator equal for signal <count_8[2]_PHASE_SEL[4]_equal_38_o> created at line 68
    Found 3-bit comparator equal for signal <count_8[2]_PHASE_SEL[4]_equal_41_o> created at line 69
    Found 3-bit comparator equal for signal <count_8[2]_PHASE_SEL[4]_equal_43_o> created at line 70
    Found 3-bit comparator equal for signal <count_8[2]_PHASE_SEL[4]_equal_47_o> created at line 71
    Summary:
	inferred  18 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred  12 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <counter_nonoverlap_clkgen> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 18
 3-bit subtractor                                      : 6
 4-bit subtractor                                      : 6
 5-bit subtractor                                      : 6
# Registers                                            : 12
 1-bit register                                        : 9
 3-bit register                                        : 1
 4-bit register                                        : 1
 5-bit register                                        : 1
# Comparators                                          : 12
 3-bit comparator equal                                : 4
 4-bit comparator equal                                : 4
 5-bit comparator equal                                : 4
# Multiplexers                                         : 7
 1-bit 2-to-1 multiplexer                              : 6
 1-bit 6-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <counter_nonoverlap_clkgen>.
The following registers are absorbed into counter <count_32>: 1 register on signal <count_32>.
The following registers are absorbed into counter <count_16>: 1 register on signal <count_16>.
The following registers are absorbed into counter <count_8>: 1 register on signal <count_8>.
Unit <counter_nonoverlap_clkgen> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 15
 3-bit subtractor                                      : 5
 4-bit subtractor                                      : 5
 5-bit subtractor                                      : 5
# Counters                                             : 3
 3-bit down counter                                    : 1
 4-bit down counter                                    : 1
 5-bit down counter                                    : 1
# Registers                                            : 9
 Flip-Flops                                            : 9
# Comparators                                          : 12
 3-bit comparator equal                                : 4
 4-bit comparator equal                                : 4
 5-bit comparator equal                                : 4
# Multiplexers                                         : 7
 1-bit 2-to-1 multiplexer                              : 6
 1-bit 6-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <R_CLK_OUT_MODL_1> of sequential type is unconnected in block <counter_nonoverlap_clkgen>.
WARNING:Xst:2677 - Node <R_CLK_OUT_MODL_2> of sequential type is unconnected in block <counter_nonoverlap_clkgen>.
WARNING:Xst:2677 - Node <R_CLK_OUT_MOD_1> of sequential type is unconnected in block <counter_nonoverlap_clkgen>.
WARNING:Xst:2677 - Node <R_CLK_OUT_MOD_2> of sequential type is unconnected in block <counter_nonoverlap_clkgen>.
WARNING:Xst:2677 - Node <R_CLK_OUT_MODN_1> of sequential type is unconnected in block <counter_nonoverlap_clkgen>.
WARNING:Xst:2677 - Node <R_CLK_OUT_MODN_2> of sequential type is unconnected in block <counter_nonoverlap_clkgen>.
WARNING:Xst:2677 - Node <count_8_0> of sequential type is unconnected in block <counter_nonoverlap_clkgen>.
WARNING:Xst:2677 - Node <count_8_1> of sequential type is unconnected in block <counter_nonoverlap_clkgen>.
WARNING:Xst:2677 - Node <count_8_2> of sequential type is unconnected in block <counter_nonoverlap_clkgen>.
WARNING:Xst:2677 - Node <count_16_0> of sequential type is unconnected in block <counter_nonoverlap_clkgen>.
WARNING:Xst:2677 - Node <count_16_1> of sequential type is unconnected in block <counter_nonoverlap_clkgen>.
WARNING:Xst:2677 - Node <count_16_2> of sequential type is unconnected in block <counter_nonoverlap_clkgen>.
WARNING:Xst:2677 - Node <count_16_3> of sequential type is unconnected in block <counter_nonoverlap_clkgen>.
INFO:Xst:1901 - Instance freqchng/pll_base_inst in unit freqchng/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <modulated_signal_gen> ...

Optimizing unit <counter_nonoverlap_clkgen> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block modulated_signal_gen, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 8
 Flip-Flops                                            : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : modulated_signal_gen.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 32
#      GND                         : 1
#      INV                         : 4
#      LUT2                        : 2
#      LUT3                        : 3
#      LUT4                        : 6
#      LUT5                        : 7
#      LUT6                        : 8
#      VCC                         : 1
# FlipFlops/Latches                : 11
#      FD                          : 2
#      FDR                         : 1
#      FDS                         : 5
#      ODDR2                       : 3
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 16
#      IBUF                        : 12
#      IBUFG                       : 1
#      OBUF                        : 3
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx25tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:              11  out of  30064     0%  
 Number of Slice LUTs:                   30  out of  15032     0%  
    Number used as Logic:                30  out of  15032     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     33
   Number with an unused Flip Flop:      22  out of     33    66%  
   Number with an unused LUT:             3  out of     33     9%  
   Number of fully used LUT-FF pairs:     8  out of     33    24%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    250     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------+--------------------------------------+-------+
Clock Signal                                                | Clock buffer(FF name)                | Load  |
------------------------------------------------------------+--------------------------------------+-------+
nonoverlap_clkgen/R_CLK_OUT_MOD_0                           | NONE(ODDR2_CLK_MOD_buf)              | 2     |
nonoverlap_clkgen/R_CLK_OUT_MODN_0                          | NONE(ODDR2_CLKN_MOD_buf)             | 2     |
nonoverlap_clkgen/R_CLK_OUT_MODL_0                          | NONE(ODDR2_CLKL_MOD_buf)             | 2     |
FREQ_SEL[2]_X_1_o_Mux_0_o(Mmux_FREQ_SEL[2]_X_1_o_Mux_0_o1:O)| BUFG(*)(nonoverlap_clkgen/count_32_4)| 8     |
------------------------------------------------------------+--------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.448ns (Maximum Frequency: 289.990MHz)
   Minimum input arrival time before clock: 6.568ns
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'FREQ_SEL[2]_X_1_o_Mux_0_o'
  Clock period: 3.448ns (frequency: 289.990MHz)
  Total number of paths / destination ports: 73 / 14
-------------------------------------------------------------------------
Delay:               3.448ns (Levels of Logic = 3)
  Source:            nonoverlap_clkgen/count_32_0 (FF)
  Destination:       nonoverlap_clkgen/R_CLK_OUT_MODN_0 (FF)
  Source Clock:      FREQ_SEL[2]_X_1_o_Mux_0_o rising
  Destination Clock: FREQ_SEL[2]_X_1_o_Mux_0_o rising

  Data Path: nonoverlap_clkgen/count_32_0 to nonoverlap_clkgen/R_CLK_OUT_MODN_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             11   0.447   0.883  nonoverlap_clkgen/count_32_0 (nonoverlap_clkgen/count_32_0)
     LUT2:I1->O            2   0.205   0.721  nonoverlap_clkgen/count_32[4]_PHASE_SEL[4]_equal_13_o511 (nonoverlap_clkgen/count_32[4]_PHASE_SEL[4]_equal_13_o51)
     LUT6:I4->O            1   0.203   0.684  nonoverlap_clkgen/count_32[4]_PHASE_SEL[4]_equal_9_o5 (nonoverlap_clkgen/count_32[4]_PHASE_SEL[4]_equal_9_o)
     LUT3:I1->O            1   0.203   0.000  nonoverlap_clkgen/R_CLK_OUT_MODN_0_rstpot (nonoverlap_clkgen/R_CLK_OUT_MODN_0_rstpot)
     FD:D                      0.102          nonoverlap_clkgen/R_CLK_OUT_MODN_0
    ----------------------------------------
    Total                      3.448ns (1.160ns logic, 2.288ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'FREQ_SEL[2]_X_1_o_Mux_0_o'
  Total number of paths / destination ports: 76 / 2
-------------------------------------------------------------------------
Offset:              6.568ns (Levels of Logic = 6)
  Source:            PHASE_SEL<2> (PAD)
  Destination:       nonoverlap_clkgen/R_CLK_OUT_MOD_0 (FF)
  Destination Clock: FREQ_SEL[2]_X_1_o_Mux_0_o rising

  Data Path: PHASE_SEL<2> to nonoverlap_clkgen/R_CLK_OUT_MOD_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.222   1.118  PHASE_SEL_2_IBUF (PHASE_SEL_2_IBUF)
     LUT6:I1->O            2   0.203   0.864  nonoverlap_clkgen/Msub_PHASE_SEL[4]_GND_5_o_sub_12_OUT_cy<0>21 (nonoverlap_clkgen/Msub_PHASE_SEL[4]_GND_5_o_sub_12_OUT_cy<0>2)
     LUT5:I1->O            2   0.203   0.981  nonoverlap_clkgen/Msub_PHASE_SEL[4]_GND_5_o_sub_12_OUT_xor<0>511 (nonoverlap_clkgen/Msub_PHASE_SEL[4]_GND_5_o_sub_12_OUT_xor<0>51)
     LUT6:I0->O            1   0.203   0.684  nonoverlap_clkgen/count_32[4]_PHASE_SEL[4]_equal_7_o51_SW0 (N16)
     LUT5:I3->O            1   0.203   0.580  nonoverlap_clkgen/count_32[4]_PHASE_SEL[4]_equal_7_o51 (nonoverlap_clkgen/count_32[4]_PHASE_SEL[4]_equal_7_o)
     LUT3:I2->O            1   0.205   0.000  nonoverlap_clkgen/R_CLK_OUT_MOD_0_rstpot (nonoverlap_clkgen/R_CLK_OUT_MOD_0_rstpot)
     FD:D                      0.102          nonoverlap_clkgen/R_CLK_OUT_MOD_0
    ----------------------------------------
    Total                      6.568ns (2.341ns logic, 4.227ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock FREQ_SEL[2]_X_1_o_Mux_0_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
FREQ_SEL[2]_X_1_o_Mux_0_o|    3.448|         |         |         |
-------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.18 secs
 
--> 

Total memory usage is 257200 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    3 (   0 filtered)

