//
// Module mopshub_lib.elink_receiver.struct
//
// Created:
//          by - Ahmed Qamesh (University of Wuppertal)
//          at - 16:10:36 02/05/24
//
// Generated by Mentor Graphics' HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module elink_receiver( 
   // Port Declarations
   input   wire           fifo_flush, 
   output  wire           fifo_full, 
   output  wire    [9:0]  fifo_dout, 
   input   wire           clk, 
   input   wire           fifo_rd_en, 
   input   wire    [1:0]  data_2bit_in, 
   input   wire           rst, 
   output  wire           rx_fifo_empty, 
   output  wire    [9:0]  dec10b_in, 
   output  wire           dec10b_in_rdy, 
   input   wire    [9:0]  COMMAn, 
   input   wire    [9:0]  COMMAp, 
   input   wire    [7:0]  Kchar_comma, 
   input   wire    [7:0]  Kchar_eop, 
   input   wire    [7:0]  Kchar_sop, 
   output  wire           word10b_rdy, 
   input   wire           clk_elink, 
   output  wire           code_err, 
   output  wire           disp_err
);


// Internal Declarations


// Local declarations

// Internal signal declarations
wire   rdy_fifo;
wire   wr_en_comma;


// Instances 
elink_proc_in_dec8b10b elink_proc_in_dec8b10b0( 
   .DATA_IN       (data_2bit_in), 
   .clk           (clk_elink), 
   .rst           (rst), 
   .word10b_rdy   (word10b_rdy), 
   .dec8b_rdy     (dec10b_in_rdy), 
   .COMMAn        (COMMAn), 
   .COMMAp        (COMMAp), 
   .Kchar_comma   (Kchar_comma), 
   .Kchar_eop     (Kchar_eop), 
   .Kchar_sop     (Kchar_sop), 
   .dec8b_data_in (dec10b_in[7:0]), 
   .disp_err      (disp_err), 
   .code_err      (code_err), 
   .ISK           (dec10b_in[9:8])
); 

fifo_core_wrapper fifo_core_wrap_rx( 
   .Kchar_comma     (Kchar_comma), 
   .din_fifo        (dec10b_in), 
   .flush_fifo      (fifo_flush), 
   .rclk            (clk), 
   .rd_en           (fifo_rd_en), 
   .rst             (rst), 
   .wclk            (clk_elink), 
   .wr_en           (dec10b_in_rdy), 
   .wr_en_comma     (wr_en_comma), 
   .dout_fifo       (fifo_dout), 
   .full_fifo       (fifo_full), 
   .rdy_fifo        (rdy_fifo), 
   .read_fifo_empty (rx_fifo_empty)
); 

// HDL Embedded Text Block 1 eb1
// eb1 1      
assign wr_en_comma =1'b0;                                  

endmodule // elink_receiver

