WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500283 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5000283 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 44 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6250284 cumulative IPC: 4 (Simulation time: 00 hr 00 min 55 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6250284 cumulative IPC: 4 (Simulation time: 00 hr 00 min 55 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 10590357 heartbeat IPC: 1.789 cumulative IPC: 1.152 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 19336513 heartbeat IPC: 1.143 cumulative IPC: 1.146 (Simulation time: 00 hr 02 min 01 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 28082430 heartbeat IPC: 1.143 cumulative IPC: 1.145 (Simulation time: 00 hr 02 min 45 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 36833703 heartbeat IPC: 1.143 cumulative IPC: 1.144 (Simulation time: 00 hr 03 min 29 sec)
Heartbeat CPU 0 instructions: 70000001 cycles: 45581229 heartbeat IPC: 1.143 cumulative IPC: 1.144 (Simulation time: 00 hr 04 min 13 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 54327314 heartbeat IPC: 1.143 cumulative IPC: 1.144 (Simulation time: 00 hr 04 min 57 sec)
Heartbeat CPU 0 instructions: 90000002 cycles: 63066410 heartbeat IPC: 1.144 cumulative IPC: 1.144 (Simulation time: 00 hr 05 min 40 sec)
Heartbeat CPU 0 instructions: 100000000 cycles: 71794569 heartbeat IPC: 1.146 cumulative IPC: 1.144 (Simulation time: 00 hr 06 min 24 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 80523069 heartbeat IPC: 1.146 cumulative IPC: 1.144 (Simulation time: 00 hr 07 min 08 sec)
Heartbeat CPU 0 instructions: 120000003 cycles: 89274892 heartbeat IPC: 1.143 cumulative IPC: 1.144 (Simulation time: 00 hr 07 min 52 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 87397402 cumulative IPC: 1.144 (Simulation time: 00 hr 08 min 14 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 87397402 cumulative IPC: 1.144 (Simulation time: 00 hr 08 min 14 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv154.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.144 instructions: 100000000 cycles: 87397402
CPU 0 Branch Prediction Accuracy: 87.07% MPKI: 20.77 Average ROB Occupancy at Mispredict: 8.144
Branch type MPKI
BRANCH_DIRECT_JUMP: 3e-05
BRANCH_INDIRECT: 15.2
BRANCH_CONDITIONAL: 4.7
BRANCH_DIRECT_CALL: 2e-05
BRANCH_INDIRECT_CALL: 0.757
BRANCH_RETURN: 0.0624

LLC TOTAL        ACCESS:         16 HIT:          0 MISS:         16
LLC LOAD         ACCESS:         15 HIT:          0 MISS:         15
LLC RFO          ACCESS:          1 HIT:          0 MISS:          1
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0
LLC TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 168.4 cycles
cpu0_DTLB TOTAL        ACCESS:   25017891 HIT:   24143635 MISS:     874256
cpu0_DTLB LOAD         ACCESS:   25017891 HIT:   24143635 MISS:     874256
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 4.514 cycles
cpu0_ITLB TOTAL        ACCESS:   14181999 HIT:   11567206 MISS:    2614793
cpu0_ITLB LOAD         ACCESS:   14181999 HIT:   11567206 MISS:    2614793
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 1.984 cycles
cpu0_L1D TOTAL        ACCESS:   32693573 HIT:   32497898 MISS:     195675
cpu0_L1D LOAD         ACCESS:   18655714 HIT:   18510002 MISS:     145712
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   14037859 HIT:   13987896 MISS:      49963
cpu0_L1D TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 5.034 cycles
cpu0_L1I TOTAL        ACCESS:   16261513 HIT:    5145748 MISS:   11115765
cpu0_L1I LOAD         ACCESS:   16261513 HIT:    5145748 MISS:   11115765
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 6.322 cycles
cpu0_L2C TOTAL        ACCESS:    7894444 HIT:    7894428 MISS:         16
cpu0_L2C LOAD         ACCESS:    7819685 HIT:    7819670 MISS:         15
cpu0_L2C RFO          ACCESS:      15597 HIT:      15596 MISS:          1
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      59162 HIT:      59162 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 189.4 cycles
cpu0_STLB TOTAL        ACCESS:    1585644 HIT:    1585644 MISS:          0
cpu0_STLB LOAD         ACCESS:    1585644 HIT:    1585644 MISS:          0
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:          1
  ROW_BUFFER_MISS:         15
 AVG DBUS CONGESTED CYCLE: -
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
