
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035417                       # Number of seconds simulated
sim_ticks                                 35417288682                       # Number of ticks simulated
final_tick                               564981668619                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 265633                       # Simulator instruction rate (inst/s)
host_op_rate                                   335405                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2840709                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903052                       # Number of bytes of host memory used
host_seconds                                 12467.76                       # Real time elapsed on the host
sim_insts                                  3311845117                       # Number of instructions simulated
sim_ops                                    4181748475                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1540224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       644096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       586240                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2775808                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1397504                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1397504                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12033                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5032                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4580                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 21686                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10918                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10918                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36141                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     43487914                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50597                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18185921                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        61439                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16552368                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                78374379                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36141                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50597                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        61439                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             148176                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          39458243                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               39458243                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          39458243                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36141                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     43487914                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50597                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18185921                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        61439                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16552368                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              117832622                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84933547                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31000205                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25433595                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2013122                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13011626                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12088272                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3162920                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87038                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31995001                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170051752                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31000205                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15251192                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36566476                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10787588                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6516281                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15650575                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       801988                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83820428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.494025                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.335117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47253952     56.38%     56.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3647263      4.35%     60.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3197825      3.82%     64.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3435320      4.10%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3029485      3.61%     72.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1574627      1.88%     74.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1026353      1.22%     75.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2692643      3.21%     78.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17962960     21.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83820428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364994                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.002174                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33667257                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6091218                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34777376                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       548358                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8736210                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5073598                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         7208                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201742663                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51114                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8736210                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35326091                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2609917                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       781118                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33635302                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2731782                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194929156                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         9564                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1716381                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       745882                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           24                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270666912                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    908938405                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    908938405                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102407648                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33778                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17756                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7231308                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19255564                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10023809                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       241410                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3216879                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183841348                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33762                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147711716                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       278750                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60976879                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186366855                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1718                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83820428                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.762240                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.909764                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29649549     35.37%     35.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17828244     21.27%     56.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11958552     14.27%     70.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7621963      9.09%     80.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7545112      9.00%     89.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4438313      5.30%     94.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3376705      4.03%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       747684      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       654306      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83820428                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083970     69.97%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            39      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        205454     13.26%     83.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       259717     16.76%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121528107     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2011810      1.36%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15720889     10.64%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8434888      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147711716                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.739145                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1549180                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010488                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381071786                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244853061                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143566933                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149260896                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       262602                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7043435                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          447                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1096                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2282136                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          577                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8736210                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1874293                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       160467                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183875110                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       306717                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19255564                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10023809                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17740                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        115889                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7417                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1096                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1227364                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1131481                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2358845                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145133414                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14784999                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2578298                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22979380                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20577932                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8194381                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.708788                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143712549                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143566933                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93664316                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261651582                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.690344                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357973                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61456505                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2037693                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75084218                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.630461                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.173387                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29783954     39.67%     39.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20445342     27.23%     66.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8370254     11.15%     78.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4293355      5.72%     83.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3685493      4.91%     88.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1810467      2.41%     91.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1995451      2.66%     93.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1010224      1.35%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3689678      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75084218                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3689678                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255272965                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376501229                       # The number of ROB writes
system.switch_cpus0.timesIdled                  39917                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1113119                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.849335                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.849335                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.177391                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.177391                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655245346                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196917388                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189163178                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84933547                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31436844                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25629198                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2099308                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13319116                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12295341                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3390807                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93078                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31449485                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172617509                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31436844                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15686148                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38362253                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11151095                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5181879                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15528620                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1021039                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84019542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.546553                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294739                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        45657289     54.34%     54.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2536462      3.02%     57.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4752583      5.66%     63.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4728213      5.63%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2933199      3.49%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2334736      2.78%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1460927      1.74%     76.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1367138      1.63%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18248995     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84019542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.370135                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.032383                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32795246                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5124234                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36848660                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       225731                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9025664                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5317781                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          257                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     207132054                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1389                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9025664                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35179708                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         997342                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       871272                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34644326                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3301224                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     199699532                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1368824                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1012977                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    280385961                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    931620424                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    931620424                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173519049                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106866833                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35650                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17086                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9203700                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18494974                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9425453                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       119474                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3609696                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         188308836                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34172                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150003046                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       291025                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63638488                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    194755511                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     84019542                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.785335                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.895208                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28606107     34.05%     34.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18222693     21.69%     55.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12294571     14.63%     70.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7909536      9.41%     79.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8311725      9.89%     89.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4038462      4.81%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3171225      3.77%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       725741      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       739482      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84019542                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         933975     72.55%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        178387     13.86%     86.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       174972     13.59%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125487651     83.66%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2015193      1.34%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17085      0.01%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14514209      9.68%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7968908      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150003046                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.766122                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1287334                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008582                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    385603991                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    251981850                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146582831                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151290380                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       468469                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7183167                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1941                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          354                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2259469                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9025664                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         516696                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        90750                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    188343011                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       377547                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18494974                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9425453                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17086                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71263                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          354                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1312601                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1166934                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2479535                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    148026631                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13848817                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1976413                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21636116                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20991908                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7787299                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.742852                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146629093                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146582831                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93447701                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        268173963                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.725853                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348459                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101057172                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124430998                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63912450                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34172                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2124697                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74993878                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.659215                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.149371                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28294080     37.73%     37.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21076834     28.10%     65.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8750671     11.67%     77.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4364151      5.82%     83.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4367014      5.82%     89.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1771900      2.36%     91.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1786042      2.38%     93.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       948927      1.27%     95.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3634259      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74993878                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101057172                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124430998                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18477787                       # Number of memory references committed
system.switch_cpus1.commit.loads             11311803                       # Number of loads committed
system.switch_cpus1.commit.membars              17086                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17960266                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112102775                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2566374                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3634259                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           259703067                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          385718425                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32476                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 914005                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101057172                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124430998                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101057172                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.840450                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.840450                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.189838                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.189838                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       664957339                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203637955                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      190246442                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34172                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84933547                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32010652                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26118850                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2137842                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13586802                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12612979                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3312350                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93933                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33181127                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             173914519                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32010652                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15925329                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37699018                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11149706                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4753378                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16155668                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       826354                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84627745                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.541327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.339742                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46928727     55.45%     55.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3096508      3.66%     59.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4617472      5.46%     64.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3213420      3.80%     68.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2245291      2.65%     71.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2193917      2.59%     73.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1336481      1.58%     75.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2842003      3.36%     78.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18153926     21.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84627745                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.376891                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.047654                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34118011                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4988616                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36001878                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       525305                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8993929                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5389755                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          322                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     208315608                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1658                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8993929                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36028834                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         508103                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1718635                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34577245                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2800994                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     202131159                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1170125                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       951641                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    283550512                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    940926791                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    940926791                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    174558197                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       108992315                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36408                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17403                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8309889                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18532722                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9484808                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       112875                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3141054                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         188369437                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34742                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150485513                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       298780                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     62785862                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    192161222                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           62                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84627745                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.778205                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.915348                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30120563     35.59%     35.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16864602     19.93%     55.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12443870     14.70%     70.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8152212      9.63%     79.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8153476      9.63%     89.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3943995      4.66%     94.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3498098      4.13%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       653364      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       797565      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84627745                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         820129     71.27%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        162539     14.13%     85.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       167998     14.60%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    125887112     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1899777      1.26%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17340      0.01%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14792027      9.83%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7889257      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150485513                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.771803                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1150666                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007646                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    387048217                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    251190429                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146323964                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151636179                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       471900                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7190102                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6373                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          388                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2271945                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8993929                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         267059                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        49733                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    188404181                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       652965                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18532722                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9484808                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17402                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         41979                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          388                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1303907                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1161423                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2465330                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147720657                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13820842                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2764856                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21521772                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20991122                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7700930                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.739250                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146387071                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146323964                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         94810667                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        269398898                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.722805                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351934                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101492804                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125104312                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63300084                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34680                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2154963                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75633816                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.654079                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.175481                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28809439     38.09%     38.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21712660     28.71%     66.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8201779     10.84%     77.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4592770      6.07%     83.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3902283      5.16%     88.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1745687      2.31%     91.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1672210      2.21%     93.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1136947      1.50%     94.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3860041      5.10%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75633816                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101492804                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125104312                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18555483                       # Number of memory references committed
system.switch_cpus2.commit.loads             11342620                       # Number of loads committed
system.switch_cpus2.commit.membars              17340                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18151265                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112626121                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2587520                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3860041                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           260178171                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          385808424                       # The number of ROB writes
system.switch_cpus2.timesIdled                  17998                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 305802                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101492804                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125104312                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101492804                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.836843                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.836843                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.194967                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.194967                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       663445014                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      203571971                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      191445422                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34680                       # number of misc regfile writes
system.l2.replacements                          21686                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1467632                       # Total number of references to valid blocks.
system.l2.sampled_refs                          54454                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.951776                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           644.315123                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.363768                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5936.878281                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.164131                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2409.548354                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.310247                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2188.727975                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          10812.179225                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6207.604021                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4533.908876                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.019663                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000255                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.181179                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000402                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.073534                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000406                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.066795                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.329962                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.189441                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.138364                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        83602                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        34311                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        28926                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  146839                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            41494                       # number of Writeback hits
system.l2.Writeback_hits::total                 41494                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        83602                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        34311                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        28926                       # number of demand (read+write) hits
system.l2.demand_hits::total                   146839                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        83602                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        34311                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        28926                       # number of overall hits
system.l2.overall_hits::total                  146839                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        12033                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         5032                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         4580                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 21686                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        12033                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         5032                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4580                       # number of demand (read+write) misses
system.l2.demand_misses::total                  21686                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        12033                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         5032                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4580                       # number of overall misses
system.l2.overall_misses::total                 21686                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       434541                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    656777732                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       618988                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    286644452                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       773846                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    256048709                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1201298268                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       434541                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    656777732                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       618988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    286644452                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       773846                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    256048709                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1201298268                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       434541                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    656777732                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       618988                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    286644452                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       773846                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    256048709                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1201298268                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95635                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39343                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33506                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              168525                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        41494                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             41494                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95635                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39343                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33506                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               168525                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95635                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39343                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33506                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              168525                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.125822                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.127901                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.136692                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.128681                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.125822                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.127901                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.136692                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.128681                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.125822                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.127901                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.136692                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.128681                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 43454.100000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 54581.378875                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44213.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 56964.318760                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 45520.352941                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 55905.831659                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 55395.105967                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 43454.100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 54581.378875                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44213.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 56964.318760                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 45520.352941                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 55905.831659                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 55395.105967                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 43454.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 54581.378875                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44213.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 56964.318760                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 45520.352941                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 55905.831659                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 55395.105967                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10918                       # number of writebacks
system.l2.writebacks::total                     10918                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        12033                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         5032                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         4580                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            21686                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        12033                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         5032                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         4580                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             21686                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        12033                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         5032                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         4580                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            21686                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       376884                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    587631892                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       537253                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    257615681                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       676278                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    229535195                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1076373183                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       376884                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    587631892                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       537253                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    257615681                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       676278                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    229535195                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1076373183                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       376884                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    587631892                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       537253                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    257615681                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       676278                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    229535195                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1076373183                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.125822                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.127901                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.136692                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.128681                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.125822                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.127901                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.136692                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.128681                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.125822                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.127901                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.136692                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.128681                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 37688.400000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 48835.028006                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 38375.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 51195.485095                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 39781.058824                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 50116.854803                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 49634.473070                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 37688.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 48835.028006                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 38375.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 51195.485095                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 39781.058824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 50116.854803                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 49634.473070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 37688.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 48835.028006                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 38375.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 51195.485095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 39781.058824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 50116.854803                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 49634.473070                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997539                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015658225                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846651.318182                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997539                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15650564                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15650564                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15650564                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15650564                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15650564                       # number of overall hits
system.cpu0.icache.overall_hits::total       15650564                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       508943                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       508943                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       508943                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       508943                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       508943                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       508943                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15650575                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15650575                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15650575                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15650575                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15650575                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15650575                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 46267.545455                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 46267.545455                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 46267.545455                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 46267.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 46267.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 46267.545455                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       444541                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       444541                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       444541                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       444541                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       444541                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       444541                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 44454.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 44454.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 44454.100000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 44454.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 44454.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 44454.100000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95635                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191886363                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95891                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2001.088350                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.479706                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.520294                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915936                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084064                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11622111                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11622111                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709457                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709457                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16951                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16951                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19331568                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19331568                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19331568                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19331568                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       356077                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       356077                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           68                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       356145                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        356145                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       356145                       # number of overall misses
system.cpu0.dcache.overall_misses::total       356145                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   9836555693                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9836555693                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2003361                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2003361                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   9838559054                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9838559054                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   9838559054                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9838559054                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11978188                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11978188                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16951                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16951                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19687713                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19687713                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19687713                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19687713                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029727                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029727                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000009                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000009                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018090                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018090                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018090                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018090                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 27624.799392                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27624.799392                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 29461.191176                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29461.191176                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 27625.150020                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27625.150020                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 27625.150020                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27625.150020                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        22228                       # number of writebacks
system.cpu0.dcache.writebacks::total            22228                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       260442                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       260442                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           68                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           68                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       260510                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       260510                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       260510                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       260510                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95635                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95635                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95635                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95635                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95635                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95635                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1470089352                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1470089352                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1470089352                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1470089352                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1470089352                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1470089352                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007984                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007984                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004858                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004858                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004858                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004858                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 15371.875903                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15371.875903                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 15371.875903                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15371.875903                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 15371.875903                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15371.875903                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997715                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018488477                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2199759.129590                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997715                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15528603                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15528603                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15528603                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15528603                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15528603                       # number of overall hits
system.cpu1.icache.overall_hits::total       15528603                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       811721                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       811721                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       811721                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       811721                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       811721                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       811721                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15528620                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15528620                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15528620                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15528620                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15528620                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15528620                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 47748.294118                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 47748.294118                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 47748.294118                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 47748.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 47748.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 47748.294118                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       657757                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       657757                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       657757                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       657757                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       657757                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       657757                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46982.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 46982.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 46982.642857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 46982.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 46982.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 46982.642857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39343                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169832383                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39599                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4288.804844                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.830582                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.169418                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905588                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094412                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10566075                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10566075                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7132372                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7132372                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17086                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17086                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17086                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17086                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17698447                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17698447                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17698447                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17698447                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       102662                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       102662                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       102662                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        102662                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       102662                       # number of overall misses
system.cpu1.dcache.overall_misses::total       102662                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3240671357                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3240671357                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3240671357                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3240671357                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3240671357                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3240671357                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10668737                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10668737                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7132372                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7132372                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17086                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17086                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17086                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17086                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17801109                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17801109                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17801109                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17801109                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009623                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009623                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005767                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005767                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005767                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005767                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 31566.415587                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31566.415587                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 31566.415587                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 31566.415587                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 31566.415587                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 31566.415587                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9420                       # number of writebacks
system.cpu1.dcache.writebacks::total             9420                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        63319                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        63319                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        63319                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        63319                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        63319                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        63319                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39343                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39343                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39343                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39343                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39343                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39343                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    545828256                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    545828256                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    545828256                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    545828256                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    545828256                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    545828256                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003688                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003688                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002210                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002210                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002210                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002210                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 13873.579951                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13873.579951                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 13873.579951                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13873.579951                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 13873.579951                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13873.579951                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.009937                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1022506214                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2208436.747300                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.009937                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025657                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740401                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16155649                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16155649                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16155649                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16155649                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16155649                       # number of overall hits
system.cpu2.icache.overall_hits::total       16155649                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       948237                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       948237                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       948237                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       948237                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       948237                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       948237                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16155668                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16155668                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16155668                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16155668                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16155668                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16155668                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 49907.210526                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 49907.210526                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 49907.210526                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 49907.210526                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 49907.210526                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 49907.210526                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       821404                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       821404                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       821404                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       821404                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       821404                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       821404                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 48317.882353                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 48317.882353                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 48317.882353                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 48317.882353                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 48317.882353                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 48317.882353                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33506                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164872757                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33762                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4883.382412                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.006867                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.993133                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902371                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097629                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10519158                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10519158                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7178183                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7178183                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17374                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17374                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17340                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17340                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17697341                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17697341                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17697341                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17697341                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        68415                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        68415                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        68415                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         68415                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        68415                       # number of overall misses
system.cpu2.dcache.overall_misses::total        68415                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1824916253                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1824916253                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1824916253                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1824916253                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1824916253                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1824916253                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10587573                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10587573                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7178183                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7178183                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17374                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17374                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17340                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17340                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17765756                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17765756                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17765756                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17765756                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006462                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003851                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003851                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003851                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003851                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 26674.212570                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 26674.212570                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 26674.212570                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 26674.212570                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 26674.212570                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 26674.212570                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9846                       # number of writebacks
system.cpu2.dcache.writebacks::total             9846                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        34909                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        34909                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        34909                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        34909                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        34909                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        34909                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33506                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33506                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33506                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33506                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33506                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33506                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    516326154                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    516326154                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    516326154                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    516326154                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    516326154                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    516326154                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003165                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003165                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001886                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001886                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001886                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001886                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 15409.961022                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 15409.961022                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 15409.961022                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15409.961022                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 15409.961022                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 15409.961022                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
