/*
	TEST BENCH (RL_binary)
*/
`timescale 1ns/1ns

module RL_binary_tb;

reg clk, rstn, md_start;
reg [31:0] base, exp, modulus;
wire [31:0] r;

long_div ld_tb (clk, rstn, md_start, len, num_in, modulus, md_end, ld_out);

initial clk = 0; always #5 clk = ~clk;

initial begin
	#0 rstn = 0;
	#10 rstn = 1;
end

initial begin
	#0	md_start = 0; len = 27; num_in = 12345; modulus = 128255609;
	#15	md_start = 1;
	#5	md_start = 0;
	#2500
	$display("-----------------------------------------");
	$display("long_div result = %d", ld_out);
	$display("-----------------------------------------");
	$stop;
end

endmodule