<stg><name>pynq_dsp_hls</name>


<trans_list>

<trans id="916" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="11" to="130">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln198" val="1"/>
</and_exp><and_exp><literal name="icmp_ln761" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
<literal name="or_ln198" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="42" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="42" to="113">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="43" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="id" val="-4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="43" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="id" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="43" to="84">
<condition id="-1">
<or_exp><and_exp><literal name="id" val="2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="43" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="id" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="43" to="112">
<condition id="-1">
<or_exp><and_exp><literal name="id" val="!1"/>
<literal name="id" val="!2"/>
<literal name="id" val="!3"/>
<literal name="id" val="!4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="974" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="975" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="983" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="984" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="985" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="986" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="987" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="990" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="996" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="80" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1004" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1005" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1009" from="83" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1015" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1016" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1017" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1018" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1019" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1020" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1023" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1024" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1027" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1028" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1029" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1030" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1031" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1033" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1034" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1035" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1039" from="106" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1044" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1045" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1046" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1047" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="111" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="112" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1065" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1078" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="127" to="129">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="127" to="128">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="128" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="131" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:13  %basePhysAddr_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %basePhysAddr_V)

]]></Node>
<StgValue><ssdm name="basePhysAddr_V_read"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:14  %lrclk_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %lrclk)

]]></Node>
<StgValue><ssdm name="lrclk_read"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="133" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:13  %basePhysAddr_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %basePhysAddr_V)

]]></Node>
<StgValue><ssdm name="basePhysAddr_V_read"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:14  %lrclk_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %lrclk)

]]></Node>
<StgValue><ssdm name="lrclk_read"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:31  %r_V = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %basePhysAddr_V_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="31" op_0_bw="30">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:32  %zext_ln215 = zext i30 %r_V to i31

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:33  %ret_V = add i31 %zext_ln215, 4

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="31">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:34  %zext_ln544 = zext i31 %ret_V to i64

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:35  %physMemPtr_V_addr = getelementptr i32* %physMemPtr_V, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:36  %status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="status_V_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="141" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:36  %status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="status_V_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="142" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:36  %status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="status_V_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="143" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:36  %status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="status_V_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="144" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:36  %status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="status_V_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="145" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:36  %status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="status_V_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="146" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:36  %status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="status_V_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="147" st_id="10" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:29  call void @_ssdm_op_Write.s_axilite.i32P(i32* %numOfStage, i32 4)

]]></Node>
<StgValue><ssdm name="write_ln180"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:30  call void @_ssdm_op_Write.s_axilite.i32P(i32* %configSizePerStage, i32 16)

]]></Node>
<StgValue><ssdm name="write_ln181"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:37  %status_V = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %physMemPtr_V_addr)

]]></Node>
<StgValue><ssdm name="status_V"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:0  call void (...)* @_ssdm_op_SpecBitsMap(i1 %lrclk), !map !129

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %physMemPtr_V), !map !135

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %extMemPtr_V), !map !141

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %basePhysAddr_V), !map !145

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:4  call void (...)* @_ssdm_op_SpecBitsMap(float* %monitorSrcL), !map !149

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:5  call void (...)* @_ssdm_op_SpecBitsMap(float* %monitorSrcR), !map !153

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:6  call void (...)* @_ssdm_op_SpecBitsMap(float* %monitorDstL), !map !157

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:7  call void (...)* @_ssdm_op_SpecBitsMap(float* %monitorDstR), !map !161

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %counter), !map !165

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:9  call void (...)* @_ssdm_op_SpecBitsMap(i32* %numOfStage), !map !169

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:10  call void (...)* @_ssdm_op_SpecBitsMap(i32* %configSizePerStage), !map !173

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:11  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %configReg), !map !177

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:12  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @pynq_dsp_hls_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:15  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln165"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:16  call void (...)* @_ssdm_op_SpecInterface(i1 %lrclk, [8 x i8]* @p_str6, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln166"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:17  call void (...)* @_ssdm_op_SpecInterface(i32* %physMemPtr_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 32, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln167"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:18  call void (...)* @_ssdm_op_SpecInterface(i32* %extMemPtr_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 32, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln168"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:19  call void (...)* @_ssdm_op_SpecInterface(i32 %basePhysAddr_V, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln169"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:20  call void (...)* @_ssdm_op_SpecInterface(float* %monitorSrcL, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln170"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:21  call void (...)* @_ssdm_op_SpecInterface(float* %monitorSrcR, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln171"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:22  call void (...)* @_ssdm_op_SpecInterface(float* %monitorDstL, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln172"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:23  call void (...)* @_ssdm_op_SpecInterface(float* %monitorDstR, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln173"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:24  call void (...)* @_ssdm_op_SpecInterface(i32* %counter, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln174"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:25  call void (...)* @_ssdm_op_SpecInterface(i32* %numOfStage, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln175"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:26  call void (...)* @_ssdm_op_SpecInterface(i32* %configSizePerStage, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln176"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:27  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([64 x i32]* %configReg, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:28  call void (...)* @_ssdm_op_SpecInterface([64 x i32]* %configReg, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="specinterface_ln177"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:29  call void @_ssdm_op_Write.s_axilite.i32P(i32* %numOfStage, i32 4)

]]></Node>
<StgValue><ssdm name="write_ln180"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:30  call void @_ssdm_op_Write.s_axilite.i32P(i32* %configSizePerStage, i32 16)

]]></Node>
<StgValue><ssdm name="write_ln181"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:38  %icmp_ln761 = icmp eq i32 %status_V, 0

]]></Node>
<StgValue><ssdm name="icmp_ln761"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:39  br i1 %icmp_ln761, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge, label %0

]]></Node>
<StgValue><ssdm name="br_ln186"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1">
<![CDATA[
:0  %readyRch_load = load i1* @readyRch, align 1

]]></Node>
<StgValue><ssdm name="readyRch_load"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1">
<![CDATA[
:1  %readyLch_load = load i1* @readyLch, align 1

]]></Node>
<StgValue><ssdm name="readyLch_load"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %or_ln193 = or i1 %readyRch_load, %lrclk_read

]]></Node>
<StgValue><ssdm name="or_ln193"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %xor_ln193 = xor i1 %lrclk_read, true

]]></Node>
<StgValue><ssdm name="xor_ln193"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %xor_ln198 = xor i1 %readyLch_load, true

]]></Node>
<StgValue><ssdm name="xor_ln198"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %and_ln198 = and i1 %lrclk_read, %xor_ln198

]]></Node>
<StgValue><ssdm name="and_ln198"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %xor_ln198_1 = xor i1 %or_ln193, true

]]></Node>
<StgValue><ssdm name="xor_ln198_1"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %or_ln198 = or i1 %and_ln198, %xor_ln198_1

]]></Node>
<StgValue><ssdm name="or_ln198"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %or_ln198, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge, label %._crit_edge508

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
<literal name="or_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge508:0  %dstDatas_3_r = alloca float

]]></Node>
<StgValue><ssdm name="dstDatas_3_r"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
<literal name="or_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge508:1  %dstDatas_3_r_1 = alloca float

]]></Node>
<StgValue><ssdm name="dstDatas_3_r_1"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
<literal name="or_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge508:2  %dstDatas_3_r_2 = alloca float

]]></Node>
<StgValue><ssdm name="dstDatas_3_r_2"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
<literal name="or_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge508:3  %dstDatas_3_r_3 = alloca float

]]></Node>
<StgValue><ssdm name="dstDatas_3_r_3"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
<literal name="or_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="30">
<![CDATA[
._crit_edge508:9  %zext_ln544_1 = zext i30 %r_V to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_1"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
<literal name="or_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
._crit_edge508:10  %physMemPtr_V_addr_1 = getelementptr i32* %physMemPtr_V, i64 %zext_ln544_1

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_1"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
<literal name="or_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
._crit_edge508:11  %physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_1_s"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="197" st_id="12" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
._crit_edge508:11  %physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_1_s"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="198" st_id="13" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
._crit_edge508:11  %physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_1_s"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="199" st_id="14" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
._crit_edge508:11  %physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_1_s"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="200" st_id="15" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
._crit_edge508:11  %physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_1_s"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="201" st_id="16" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
._crit_edge508:11  %physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_1_s"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="202" st_id="17" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
._crit_edge508:11  %physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_1_s"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="203" st_id="18" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:4  %counter_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %counter)

]]></Node>
<StgValue><ssdm name="counter_read"/></StgValue>
</operation>

<operation id="204" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="32">
<![CDATA[
._crit_edge508:12  %rawL_V = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %physMemPtr_V_addr_1)

]]></Node>
<StgValue><ssdm name="rawL_V"/></StgValue>
</operation>

<operation id="205" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="24" op_0_bw="32">
<![CDATA[
._crit_edge508:14  %srcL_V = trunc i32 %rawL_V to i24

]]></Node>
<StgValue><ssdm name="srcL_V"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="206" st_id="19" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:4  %counter_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %counter)

]]></Node>
<StgValue><ssdm name="counter_read"/></StgValue>
</operation>

<operation id="207" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:5  %icmp_ln207 = icmp ult i32 %counter_read, -2

]]></Node>
<StgValue><ssdm name="icmp_ln207"/></StgValue>
</operation>

<operation id="208" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:6  %add_ln207 = add i32 1, %counter_read

]]></Node>
<StgValue><ssdm name="add_ln207"/></StgValue>
</operation>

<operation id="209" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge508:7  %select_ln207 = select i1 %icmp_ln207, i32 %add_ln207, i32 0

]]></Node>
<StgValue><ssdm name="select_ln207"/></StgValue>
</operation>

<operation id="210" st_id="19" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge508:8  call void @_ssdm_op_Write.s_axilite.i32P(i32* %counter, i32 %select_ln207)

]]></Node>
<StgValue><ssdm name="write_ln207"/></StgValue>
</operation>

<operation id="211" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="32">
<![CDATA[
._crit_edge508:13  %rawR_V = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %physMemPtr_V_addr_1)

]]></Node>
<StgValue><ssdm name="rawR_V"/></StgValue>
</operation>

<operation id="212" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="24" op_0_bw="32">
<![CDATA[
._crit_edge508:15  %srcR_V = trunc i32 %rawR_V to i24

]]></Node>
<StgValue><ssdm name="srcR_V"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="213" st_id="20" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge508:8  call void @_ssdm_op_Write.s_axilite.i32P(i32* %counter, i32 %select_ln207)

]]></Node>
<StgValue><ssdm name="write_ln207"/></StgValue>
</operation>

<operation id="214" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="24">
<![CDATA[
._crit_edge508:16  %sext_ln561 = sext i24 %srcL_V to i32

]]></Node>
<StgValue><ssdm name="sext_ln561"/></StgValue>
</operation>

<operation id="215" st_id="20" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge508:17  %tmp = sitofp i32 %sext_ln561 to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="216" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="24">
<![CDATA[
._crit_edge508:19  %sext_ln561_1 = sext i24 %srcR_V to i32

]]></Node>
<StgValue><ssdm name="sext_ln561_1"/></StgValue>
</operation>

<operation id="217" st_id="20" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge508:20  %tmp_1 = sitofp i32 %sext_ln561_1 to float

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="218" st_id="21" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge508:17  %tmp = sitofp i32 %sext_ln561 to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="219" st_id="21" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge508:20  %tmp_1 = sitofp i32 %sext_ln561_1 to float

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="220" st_id="22" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge508:17  %tmp = sitofp i32 %sext_ln561 to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="221" st_id="22" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge508:20  %tmp_1 = sitofp i32 %sext_ln561_1 to float

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="222" st_id="23" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge508:17  %tmp = sitofp i32 %sext_ln561 to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="223" st_id="23" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge508:20  %tmp_1 = sitofp i32 %sext_ln561_1 to float

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="224" st_id="24" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge508:17  %tmp = sitofp i32 %sext_ln561 to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="225" st_id="24" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge508:20  %tmp_1 = sitofp i32 %sext_ln561_1 to float

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="226" st_id="25" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge508:17  %tmp = sitofp i32 %sext_ln561 to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="227" st_id="25" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge508:20  %tmp_1 = sitofp i32 %sext_ln561_1 to float

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="228" st_id="26" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:18  %floatSrcL = fdiv float %tmp, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatSrcL"/></StgValue>
</operation>

<operation id="229" st_id="26" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:21  %floatSrcR = fdiv float %tmp_1, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatSrcR"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="230" st_id="27" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:18  %floatSrcL = fdiv float %tmp, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatSrcL"/></StgValue>
</operation>

<operation id="231" st_id="27" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:21  %floatSrcR = fdiv float %tmp_1, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatSrcR"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="232" st_id="28" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:18  %floatSrcL = fdiv float %tmp, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatSrcL"/></StgValue>
</operation>

<operation id="233" st_id="28" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:21  %floatSrcR = fdiv float %tmp_1, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatSrcR"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="234" st_id="29" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:18  %floatSrcL = fdiv float %tmp, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatSrcL"/></StgValue>
</operation>

<operation id="235" st_id="29" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:21  %floatSrcR = fdiv float %tmp_1, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatSrcR"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="236" st_id="30" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:18  %floatSrcL = fdiv float %tmp, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatSrcL"/></StgValue>
</operation>

<operation id="237" st_id="30" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:21  %floatSrcR = fdiv float %tmp_1, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatSrcR"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="238" st_id="31" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:18  %floatSrcL = fdiv float %tmp, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatSrcL"/></StgValue>
</operation>

<operation id="239" st_id="31" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:21  %floatSrcR = fdiv float %tmp_1, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatSrcR"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="240" st_id="32" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:18  %floatSrcL = fdiv float %tmp, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatSrcL"/></StgValue>
</operation>

<operation id="241" st_id="32" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:21  %floatSrcR = fdiv float %tmp_1, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatSrcR"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="242" st_id="33" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:18  %floatSrcL = fdiv float %tmp, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatSrcL"/></StgValue>
</operation>

<operation id="243" st_id="33" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:21  %floatSrcR = fdiv float %tmp_1, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatSrcR"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="244" st_id="34" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:18  %floatSrcL = fdiv float %tmp, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatSrcL"/></StgValue>
</operation>

<operation id="245" st_id="34" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:21  %floatSrcR = fdiv float %tmp_1, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatSrcR"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="246" st_id="35" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:18  %floatSrcL = fdiv float %tmp, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatSrcL"/></StgValue>
</operation>

<operation id="247" st_id="35" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:21  %floatSrcR = fdiv float %tmp_1, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatSrcR"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="248" st_id="36" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:18  %floatSrcL = fdiv float %tmp, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatSrcL"/></StgValue>
</operation>

<operation id="249" st_id="36" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:21  %floatSrcR = fdiv float %tmp_1, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatSrcR"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="250" st_id="37" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:18  %floatSrcL = fdiv float %tmp, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatSrcL"/></StgValue>
</operation>

<operation id="251" st_id="37" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:21  %floatSrcR = fdiv float %tmp_1, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatSrcR"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="252" st_id="38" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:18  %floatSrcL = fdiv float %tmp, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatSrcL"/></StgValue>
</operation>

<operation id="253" st_id="38" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:21  %floatSrcR = fdiv float %tmp_1, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatSrcR"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="254" st_id="39" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:18  %floatSrcL = fdiv float %tmp, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatSrcL"/></StgValue>
</operation>

<operation id="255" st_id="39" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:21  %floatSrcR = fdiv float %tmp_1, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatSrcR"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="256" st_id="40" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:18  %floatSrcL = fdiv float %tmp, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatSrcL"/></StgValue>
</operation>

<operation id="257" st_id="40" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:21  %floatSrcR = fdiv float %tmp_1, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatSrcR"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="258" st_id="41" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:18  %floatSrcL = fdiv float %tmp, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatSrcL"/></StgValue>
</operation>

<operation id="259" st_id="41" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:21  %floatSrcR = fdiv float %tmp_1, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatSrcR"/></StgValue>
</operation>

<operation id="260" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:22  store float %floatSrcL, float* @srcDatas_l_0, align 16

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="261" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:23  store float %floatSrcR, float* @srcDatas_r_0, align 4

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="262" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge508:24  br label %branch36

]]></Node>
<StgValue><ssdm name="br_ln224"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="263" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
branch36:0  %dstDatas_l_3_0 = phi float [ undef, %._crit_edge508 ], [ %dstDatas_l_3_0_be, %branch36.backedge ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_3_0"/></StgValue>
</operation>

<operation id="264" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
branch36:1  %dstDatas_l_2_0 = phi float [ undef, %._crit_edge508 ], [ %dstDatas_l_2_0_be, %branch36.backedge ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_2_0"/></StgValue>
</operation>

<operation id="265" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
branch36:2  %dstDatas_l_1_0 = phi float [ undef, %._crit_edge508 ], [ %dstDatas_l_1_0_be, %branch36.backedge ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_1_0"/></StgValue>
</operation>

<operation id="266" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
branch36:3  %dstDatas_l_0_0 = phi float [ undef, %._crit_edge508 ], [ %dstDatas_l_0_0_be, %branch36.backedge ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_0_0"/></StgValue>
</operation>

<operation id="267" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
branch36:4  %t_V = phi i3 [ 0, %._crit_edge508 ], [ %stageIndex_V, %branch36.backedge ]

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="268" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch36:5  %icmp_ln887 = icmp eq i3 %t_V, -4

]]></Node>
<StgValue><ssdm name="icmp_ln887"/></StgValue>
</operation>

<operation id="269" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
branch36:6  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="270" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch36:7  %stageIndex_V = add i3 %t_V, 1

]]></Node>
<StgValue><ssdm name="stageIndex_V"/></StgValue>
</operation>

<operation id="271" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch36:8  br i1 %icmp_ln887, label %_ifconv, label %1

]]></Node>
<StgValue><ssdm name="br_ln224"/></StgValue>
</operation>

<operation id="272" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
:0  %tmp_4 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %t_V, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="273" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="7">
<![CDATA[
:1  %zext_ln225 = zext i7 %tmp_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln225"/></StgValue>
</operation>

<operation id="274" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %configReg_addr = getelementptr [64 x i32]* %configReg, i64 0, i64 %zext_ln225

]]></Node>
<StgValue><ssdm name="configReg_addr"/></StgValue>
</operation>

<operation id="275" st_id="42" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="6">
<![CDATA[
:48  %configReg_load = load i32* %configReg_addr, align 4

]]></Node>
<StgValue><ssdm name="configReg_load"/></StgValue>
</operation>

<operation id="276" st_id="42" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %floatDstL = fmul float %dstDatas_l_3_0, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatDstL"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="277" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %or_ln4 = or i7 %tmp_4, 1

]]></Node>
<StgValue><ssdm name="or_ln4"/></StgValue>
</operation>

<operation id="278" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:4  %tmp_5 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln4)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="279" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %configReg_addr_14 = getelementptr [64 x i32]* %configReg, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="configReg_addr_14"/></StgValue>
</operation>

<operation id="280" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %or_ln18 = or i7 %tmp_4, 2

]]></Node>
<StgValue><ssdm name="or_ln18"/></StgValue>
</operation>

<operation id="281" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:7  %tmp_7 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln18)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="282" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %configReg_addr_15 = getelementptr [64 x i32]* %configReg, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="configReg_addr_15"/></StgValue>
</operation>

<operation id="283" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:9  %or_ln110 = or i7 %tmp_4, 3

]]></Node>
<StgValue><ssdm name="or_ln110"/></StgValue>
</operation>

<operation id="284" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:10  %tmp_3 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln110)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="285" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %configReg_addr_1 = getelementptr [64 x i32]* %configReg, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="configReg_addr_1"/></StgValue>
</operation>

<operation id="286" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %or_ln111 = or i7 %tmp_4, 4

]]></Node>
<StgValue><ssdm name="or_ln111"/></StgValue>
</operation>

<operation id="287" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:13  %tmp_8 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln111)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="288" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %configReg_addr_2 = getelementptr [64 x i32]* %configReg, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="configReg_addr_2"/></StgValue>
</operation>

<operation id="289" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:15  %or_ln112 = or i7 %tmp_4, 5

]]></Node>
<StgValue><ssdm name="or_ln112"/></StgValue>
</operation>

<operation id="290" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:16  %tmp_10 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln112)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="291" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %configReg_addr_3 = getelementptr [64 x i32]* %configReg, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="configReg_addr_3"/></StgValue>
</operation>

<operation id="292" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:18  %or_ln113 = or i7 %tmp_4, 6

]]></Node>
<StgValue><ssdm name="or_ln113"/></StgValue>
</operation>

<operation id="293" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:19  %tmp_15 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln113)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="294" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %configReg_addr_4 = getelementptr [64 x i32]* %configReg, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="configReg_addr_4"/></StgValue>
</operation>

<operation id="295" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:21  %or_ln114 = or i7 %tmp_4, 7

]]></Node>
<StgValue><ssdm name="or_ln114"/></StgValue>
</operation>

<operation id="296" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:22  %tmp_17 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln114)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="297" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %configReg_addr_5 = getelementptr [64 x i32]* %configReg, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="configReg_addr_5"/></StgValue>
</operation>

<operation id="298" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:24  %or_ln117 = or i7 %tmp_4, 8

]]></Node>
<StgValue><ssdm name="or_ln117"/></StgValue>
</operation>

<operation id="299" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:25  %tmp_19 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln117)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="300" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %configReg_addr_6 = getelementptr [64 x i32]* %configReg, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="configReg_addr_6"/></StgValue>
</operation>

<operation id="301" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:27  %or_ln118 = or i7 %tmp_4, 9

]]></Node>
<StgValue><ssdm name="or_ln118"/></StgValue>
</operation>

<operation id="302" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:28  %tmp_21 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln118)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="303" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %configReg_addr_7 = getelementptr [64 x i32]* %configReg, i64 0, i64 %tmp_21

]]></Node>
<StgValue><ssdm name="configReg_addr_7"/></StgValue>
</operation>

<operation id="304" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:30  %or_ln119 = or i7 %tmp_4, 10

]]></Node>
<StgValue><ssdm name="or_ln119"/></StgValue>
</operation>

<operation id="305" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:31  %tmp_22 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln119)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="306" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %configReg_addr_8 = getelementptr [64 x i32]* %configReg, i64 0, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="configReg_addr_8"/></StgValue>
</operation>

<operation id="307" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:33  %or_ln120 = or i7 %tmp_4, 11

]]></Node>
<StgValue><ssdm name="or_ln120"/></StgValue>
</operation>

<operation id="308" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:34  %tmp_23 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln120)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="309" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %configReg_addr_9 = getelementptr [64 x i32]* %configReg, i64 0, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="configReg_addr_9"/></StgValue>
</operation>

<operation id="310" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:36  %or_ln121 = or i7 %tmp_4, 12

]]></Node>
<StgValue><ssdm name="or_ln121"/></StgValue>
</operation>

<operation id="311" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:37  %tmp_24 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln121)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="312" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %configReg_addr_10 = getelementptr [64 x i32]* %configReg, i64 0, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="configReg_addr_10"/></StgValue>
</operation>

<operation id="313" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:39  %or_ln122 = or i7 %tmp_4, 13

]]></Node>
<StgValue><ssdm name="or_ln122"/></StgValue>
</operation>

<operation id="314" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:40  %tmp_25 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln122)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="315" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %configReg_addr_11 = getelementptr [64 x i32]* %configReg, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="configReg_addr_11"/></StgValue>
</operation>

<operation id="316" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:42  %or_ln123 = or i7 %tmp_4, 14

]]></Node>
<StgValue><ssdm name="or_ln123"/></StgValue>
</operation>

<operation id="317" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:43  %tmp_26 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln123)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="318" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %configReg_addr_12 = getelementptr [64 x i32]* %configReg, i64 0, i64 %tmp_26

]]></Node>
<StgValue><ssdm name="configReg_addr_12"/></StgValue>
</operation>

<operation id="319" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:45  %or_ln124 = or i7 %tmp_4, 15

]]></Node>
<StgValue><ssdm name="or_ln124"/></StgValue>
</operation>

<operation id="320" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:46  %tmp_30 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln124)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="321" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %configReg_addr_13 = getelementptr [64 x i32]* %configReg, i64 0, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="configReg_addr_13"/></StgValue>
</operation>

<operation id="322" st_id="43" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="6">
<![CDATA[
:48  %configReg_load = load i32* %configReg_addr, align 4

]]></Node>
<StgValue><ssdm name="configReg_load"/></StgValue>
</operation>

<operation id="323" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="32">
<![CDATA[
:49  %id = trunc i32 %configReg_load to i3

]]></Node>
<StgValue><ssdm name="id"/></StgValue>
</operation>

<operation id="324" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:50  switch i3 %id, label %6 [
    i3 1, label %2
    i3 2, label %3
    i3 3, label %4
    i3 -4, label %5
  ]

]]></Node>
<StgValue><ssdm name="switch_ln226"/></StgValue>
</operation>

<operation id="325" st_id="43" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="id" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="6">
<![CDATA[
:15  %configReg_load_6 = load i32* %configReg_addr_3, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_6"/></StgValue>
</operation>

<operation id="326" st_id="43" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="id" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="6">
<![CDATA[
:11  %p_Val2_7 = load i32* %configReg_addr_14, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="327" st_id="43" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="id" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="6">
<![CDATA[
:11  %p_Val2_4 = load i32* %configReg_addr_14, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="328" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="id" val="!1"/>
<literal name="id" val="!2"/>
<literal name="id" val="!3"/>
<literal name="id" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="2" op_0_bw="3">
<![CDATA[
:0  %trunc_ln241 = trunc i3 %t_V to i2

]]></Node>
<StgValue><ssdm name="trunc_ln241"/></StgValue>
</operation>

<operation id="329" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="id" val="!1"/>
<literal name="id" val="!2"/>
<literal name="id" val="!3"/>
<literal name="id" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %srcDatas_l_0_load = load float* @srcDatas_l_0, align 4

]]></Node>
<StgValue><ssdm name="srcDatas_l_0_load"/></StgValue>
</operation>

<operation id="330" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="id" val="!1"/>
<literal name="id" val="!2"/>
<literal name="id" val="!3"/>
<literal name="id" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32">
<![CDATA[
:2  %srcDatas_l_1_load = load float* @srcDatas_l_1, align 4

]]></Node>
<StgValue><ssdm name="srcDatas_l_1_load"/></StgValue>
</operation>

<operation id="331" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="id" val="!1"/>
<literal name="id" val="!2"/>
<literal name="id" val="!3"/>
<literal name="id" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32">
<![CDATA[
:3  %srcDatas_l_2_load = load float* @srcDatas_l_2, align 4

]]></Node>
<StgValue><ssdm name="srcDatas_l_2_load"/></StgValue>
</operation>

<operation id="332" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="id" val="!1"/>
<literal name="id" val="!2"/>
<literal name="id" val="!3"/>
<literal name="id" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32">
<![CDATA[
:4  %srcDatas_l_3_load = load float* @srcDatas_l_3, align 4

]]></Node>
<StgValue><ssdm name="srcDatas_l_3_load"/></StgValue>
</operation>

<operation id="333" st_id="43" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="id" val="!1"/>
<literal name="id" val="!2"/>
<literal name="id" val="!3"/>
<literal name="id" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
:5  %dstDatas_0_l_5 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %srcDatas_l_0_load, float %srcDatas_l_1_load, float %srcDatas_l_2_load, float %srcDatas_l_3_load, i2 %trunc_ln241)

]]></Node>
<StgValue><ssdm name="dstDatas_0_l_5"/></StgValue>
</operation>

<operation id="334" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="id" val="!1"/>
<literal name="id" val="!2"/>
<literal name="id" val="!3"/>
<literal name="id" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:6  switch i2 %trunc_ln241, label %branch15 [
    i2 0, label %branch12
    i2 1, label %branch13
    i2 -2, label %branch14
  ]

]]></Node>
<StgValue><ssdm name="switch_ln241"/></StgValue>
</operation>

<operation id="335" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="id" val="!1"/>
<literal name="id" val="!2"/>
<literal name="id" val="!3"/>
<literal name="id" val="!4"/>
<literal name="trunc_ln241" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0">
<![CDATA[
branch14:0  br label %branch12

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>

<operation id="336" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="id" val="!1"/>
<literal name="id" val="!2"/>
<literal name="id" val="!3"/>
<literal name="id" val="!4"/>
<literal name="trunc_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0">
<![CDATA[
branch13:0  br label %branch12

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>

<operation id="337" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="id" val="!1"/>
<literal name="id" val="!2"/>
<literal name="id" val="!3"/>
<literal name="id" val="!4"/>
<literal name="trunc_ln241" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
branch15:0  br label %branch12

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="338" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="2" op_0_bw="3">
<![CDATA[
:0  %trunc_ln237 = trunc i3 %t_V to i2

]]></Node>
<StgValue><ssdm name="trunc_ln237"/></StgValue>
</operation>

<operation id="339" st_id="44" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="6">
<![CDATA[
:15  %configReg_load_6 = load i32* %configReg_addr_3, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_6"/></StgValue>
</operation>

<operation id="340" st_id="44" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="6">
<![CDATA[
:17  %configReg_load_7 = load i32* %configReg_addr_4, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_7"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="341" st_id="45" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="6">
<![CDATA[
:17  %configReg_load_7 = load i32* %configReg_addr_4, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_7"/></StgValue>
</operation>

<operation id="342" st_id="45" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="6">
<![CDATA[
:29  %configReg_load_13 = load i32* %configReg_addr_10, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_13"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="343" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %srcDatas_l_0_load_4 = load float* @srcDatas_l_0, align 4

]]></Node>
<StgValue><ssdm name="srcDatas_l_0_load_4"/></StgValue>
</operation>

<operation id="344" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32">
<![CDATA[
:2  %srcDatas_l_1_load_4 = load float* @srcDatas_l_1, align 4

]]></Node>
<StgValue><ssdm name="srcDatas_l_1_load_4"/></StgValue>
</operation>

<operation id="345" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
:3  %srcDatas_l_2_load_4 = load float* @srcDatas_l_2, align 4

]]></Node>
<StgValue><ssdm name="srcDatas_l_2_load_4"/></StgValue>
</operation>

<operation id="346" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32">
<![CDATA[
:4  %srcDatas_l_3_load_4 = load float* @srcDatas_l_3, align 4

]]></Node>
<StgValue><ssdm name="srcDatas_l_3_load_4"/></StgValue>
</operation>

<operation id="347" st_id="46" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
:5  %bz0L = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %srcDatas_l_0_load_4, float %srcDatas_l_1_load_4, float %srcDatas_l_2_load_4, float %srcDatas_l_3_load_4, i2 %trunc_ln237)

]]></Node>
<StgValue><ssdm name="bz0L"/></StgValue>
</operation>

<operation id="348" st_id="46" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="6">
<![CDATA[
:29  %configReg_load_13 = load i32* %configReg_addr_10, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_13"/></StgValue>
</operation>

<operation id="349" st_id="46" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="6">
<![CDATA[
:31  %configReg_load_14 = load i32* %configReg_addr_11, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_14"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="350" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:6  %srcDatas_r_0_load_3 = load float* @srcDatas_r_0, align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_0_load_3"/></StgValue>
</operation>

<operation id="351" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32">
<![CDATA[
:7  %srcDatas_r_1_load_3 = load float* @srcDatas_r_1, align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_1_load_3"/></StgValue>
</operation>

<operation id="352" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32">
<![CDATA[
:8  %srcDatas_r_2_load_3 = load float* @srcDatas_r_2, align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_2_load_3"/></StgValue>
</operation>

<operation id="353" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32">
<![CDATA[
:9  %srcDatas_r_3_load_3 = load float* @srcDatas_r_3, align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_3_load_3"/></StgValue>
</operation>

<operation id="354" st_id="47" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
:10  %bz0R = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %srcDatas_r_0_load_3, float %srcDatas_r_1_load_3, float %srcDatas_r_2_load_3, float %srcDatas_r_3_load_3, i2 %trunc_ln237)

]]></Node>
<StgValue><ssdm name="bz0R"/></StgValue>
</operation>

<operation id="355" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32">
<![CDATA[
:16  %b0 = bitcast i32 %configReg_load_6 to float

]]></Node>
<StgValue><ssdm name="b0"/></StgValue>
</operation>

<operation id="356" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
:18  %b1 = bitcast i32 %configReg_load_7 to float

]]></Node>
<StgValue><ssdm name="b1"/></StgValue>
</operation>

<operation id="357" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
:30  %bz1L = bitcast i32 %configReg_load_13 to float

]]></Node>
<StgValue><ssdm name="bz1L"/></StgValue>
</operation>

<operation id="358" st_id="47" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="6">
<![CDATA[
:31  %configReg_load_14 = load i32* %configReg_addr_11, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_14"/></StgValue>
</operation>

<operation id="359" st_id="47" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_i = fmul float %b0, %bz0L

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="360" st_id="47" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp_4_i = fmul float %bz1L, %b1

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="361" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32">
<![CDATA[
:32  %bz1R = bitcast i32 %configReg_load_14 to float

]]></Node>
<StgValue><ssdm name="bz1R"/></StgValue>
</operation>

<operation id="362" st_id="48" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_i = fmul float %b0, %bz0L

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="363" st_id="48" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp_4_i = fmul float %bz1L, %b1

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="364" st_id="48" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_1_i = fmul float %b0, %bz0R

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="365" st_id="48" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %tmp_2_i = fmul float %bz1R, %b1

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="366" st_id="49" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_i = fmul float %b0, %bz0L

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="367" st_id="49" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp_4_i = fmul float %bz1L, %b1

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="368" st_id="49" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_1_i = fmul float %b0, %bz0R

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="369" st_id="49" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %tmp_2_i = fmul float %bz1R, %b1

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="370" st_id="50" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_i = fmul float %b0, %bz0L

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="371" st_id="50" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp_4_i = fmul float %bz1L, %b1

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="372" st_id="50" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_1_i = fmul float %b0, %bz0R

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="373" st_id="50" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %tmp_2_i = fmul float %bz1R, %b1

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="374" st_id="51" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="6">
<![CDATA[
:19  %configReg_load_8 = load i32* %configReg_addr_5, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_8"/></StgValue>
</operation>

<operation id="375" st_id="51" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_5_i = fadd float %tmp_i, %tmp_4_i

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="376" st_id="51" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_1_i = fmul float %b0, %bz0R

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="377" st_id="51" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %tmp_2_i = fmul float %bz1R, %b1

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="378" st_id="52" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="6">
<![CDATA[
:19  %configReg_load_8 = load i32* %configReg_addr_5, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_8"/></StgValue>
</operation>

<operation id="379" st_id="52" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="6">
<![CDATA[
:33  %configReg_load_15 = load i32* %configReg_addr_12, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_15"/></StgValue>
</operation>

<operation id="380" st_id="52" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_5_i = fadd float %tmp_i, %tmp_4_i

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="381" st_id="52" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %tmp_3_i = fadd float %tmp_1_i, %tmp_2_i

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="382" st_id="53" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="6">
<![CDATA[
:33  %configReg_load_15 = load i32* %configReg_addr_12, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_15"/></StgValue>
</operation>

<operation id="383" st_id="53" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="6">
<![CDATA[
:35  %configReg_load_16 = load i32* %configReg_addr_13, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_16"/></StgValue>
</operation>

<operation id="384" st_id="53" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_5_i = fadd float %tmp_i, %tmp_4_i

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="385" st_id="53" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %tmp_3_i = fadd float %tmp_1_i, %tmp_2_i

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="386" st_id="54" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="6">
<![CDATA[
:11  %configReg_load_4 = load i32* %configReg_addr_1, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_4"/></StgValue>
</operation>

<operation id="387" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32">
<![CDATA[
:20  %b2 = bitcast i32 %configReg_load_8 to float

]]></Node>
<StgValue><ssdm name="b2"/></StgValue>
</operation>

<operation id="388" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32">
<![CDATA[
:34  %bz2L = bitcast i32 %configReg_load_15 to float

]]></Node>
<StgValue><ssdm name="bz2L"/></StgValue>
</operation>

<operation id="389" st_id="54" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="6">
<![CDATA[
:35  %configReg_load_16 = load i32* %configReg_addr_13, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_16"/></StgValue>
</operation>

<operation id="390" st_id="54" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_5_i = fadd float %tmp_i, %tmp_4_i

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="391" st_id="54" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_6_i = fmul float %bz2L, %b2

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="392" st_id="54" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %tmp_3_i = fadd float %tmp_1_i, %tmp_2_i

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="393" st_id="55" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="6">
<![CDATA[
:11  %configReg_load_4 = load i32* %configReg_addr_1, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_4"/></StgValue>
</operation>

<operation id="394" st_id="55" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="6">
<![CDATA[
:21  %configReg_load_9 = load i32* %configReg_addr_6, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_9"/></StgValue>
</operation>

<operation id="395" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32">
<![CDATA[
:36  %bz2R = bitcast i32 %configReg_load_16 to float

]]></Node>
<StgValue><ssdm name="bz2R"/></StgValue>
</operation>

<operation id="396" st_id="55" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_5_i = fadd float %tmp_i, %tmp_4_i

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="397" st_id="55" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_6_i = fmul float %bz2L, %b2

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="398" st_id="55" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %tmp_3_i = fadd float %tmp_1_i, %tmp_2_i

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="399" st_id="55" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_10_i = fmul float %bz2R, %b2

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="400" st_id="56" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="6">
<![CDATA[
:21  %configReg_load_9 = load i32* %configReg_addr_6, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_9"/></StgValue>
</operation>

<operation id="401" st_id="56" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="6">
<![CDATA[
:23  %configReg_load_10 = load i32* %configReg_addr_7, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_10"/></StgValue>
</operation>

<operation id="402" st_id="56" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_5_i = fadd float %tmp_i, %tmp_4_i

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="403" st_id="56" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_6_i = fmul float %bz2L, %b2

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="404" st_id="56" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %tmp_3_i = fadd float %tmp_1_i, %tmp_2_i

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="405" st_id="56" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_10_i = fmul float %bz2R, %b2

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="406" st_id="57" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="6">
<![CDATA[
:13  %configReg_load_5 = load i32* %configReg_addr_2, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_5"/></StgValue>
</operation>

<operation id="407" st_id="57" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="6">
<![CDATA[
:23  %configReg_load_10 = load i32* %configReg_addr_7, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_10"/></StgValue>
</operation>

<operation id="408" st_id="57" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_5_i = fadd float %tmp_i, %tmp_4_i

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="409" st_id="57" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_6_i = fmul float %bz2L, %b2

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="410" st_id="57" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %tmp_3_i = fadd float %tmp_1_i, %tmp_2_i

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="411" st_id="57" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_10_i = fmul float %bz2R, %b2

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="412" st_id="58" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="6">
<![CDATA[
:13  %configReg_load_5 = load i32* %configReg_addr_2, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_5"/></StgValue>
</operation>

<operation id="413" st_id="58" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="6">
<![CDATA[
:25  %configReg_load_11 = load i32* %configReg_addr_8, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_11"/></StgValue>
</operation>

<operation id="414" st_id="58" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_7_i = fadd float %tmp_5_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="415" st_id="58" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %tmp_3_i = fadd float %tmp_1_i, %tmp_2_i

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="416" st_id="58" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_10_i = fmul float %bz2R, %b2

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="417" st_id="59" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="6">
<![CDATA[
:25  %configReg_load_11 = load i32* %configReg_addr_8, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_11"/></StgValue>
</operation>

<operation id="418" st_id="59" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="6">
<![CDATA[
:27  %configReg_load_12 = load i32* %configReg_addr_9, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_12"/></StgValue>
</operation>

<operation id="419" st_id="59" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_7_i = fadd float %tmp_5_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="420" st_id="59" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %tmp_11_i = fadd float %tmp_3_i, %tmp_10_i

]]></Node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="421" st_id="60" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="6">
<![CDATA[
:27  %configReg_load_12 = load i32* %configReg_addr_9, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_12"/></StgValue>
</operation>

<operation id="422" st_id="60" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_7_i = fadd float %tmp_5_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="423" st_id="60" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %tmp_11_i = fadd float %tmp_3_i, %tmp_10_i

]]></Node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>

<operation id="424" st_id="60" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
:59  store i32 %configReg_load_9, i32* %configReg_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="425" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32">
<![CDATA[
:12  %a1 = bitcast i32 %configReg_load_4 to float

]]></Node>
<StgValue><ssdm name="a1"/></StgValue>
</operation>

<operation id="426" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32">
<![CDATA[
:14  %a2 = bitcast i32 %configReg_load_5 to float

]]></Node>
<StgValue><ssdm name="a2"/></StgValue>
</operation>

<operation id="427" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32">
<![CDATA[
:22  %az1L = bitcast i32 %configReg_load_9 to float

]]></Node>
<StgValue><ssdm name="az1L"/></StgValue>
</operation>

<operation id="428" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32">
<![CDATA[
:24  %az1R = bitcast i32 %configReg_load_10 to float

]]></Node>
<StgValue><ssdm name="az1R"/></StgValue>
</operation>

<operation id="429" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32">
<![CDATA[
:26  %az2L = bitcast i32 %configReg_load_11 to float

]]></Node>
<StgValue><ssdm name="az2L"/></StgValue>
</operation>

<operation id="430" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32">
<![CDATA[
:28  %az2R = bitcast i32 %configReg_load_12 to float

]]></Node>
<StgValue><ssdm name="az2R"/></StgValue>
</operation>

<operation id="431" st_id="61" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_7_i = fadd float %tmp_5_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="432" st_id="61" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %tmp_8_i = fmul float %az1L, %a1

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>

<operation id="433" st_id="61" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_i_8 = fmul float %az2L, %a2

]]></Node>
<StgValue><ssdm name="tmp_i_8"/></StgValue>
</operation>

<operation id="434" st_id="61" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %tmp_11_i = fadd float %tmp_3_i, %tmp_10_i

]]></Node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>

<operation id="435" st_id="61" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %tmp_12_i = fmul float %az1R, %a1

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>

<operation id="436" st_id="61" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  %tmp_14_i = fmul float %az2R, %a2

]]></Node>
<StgValue><ssdm name="tmp_14_i"/></StgValue>
</operation>

<operation id="437" st_id="61" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
:60  store i32 %configReg_load_9, i32* %configReg_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="438" st_id="62" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_7_i = fadd float %tmp_5_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="439" st_id="62" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %tmp_8_i = fmul float %az1L, %a1

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>

<operation id="440" st_id="62" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_i_8 = fmul float %az2L, %a2

]]></Node>
<StgValue><ssdm name="tmp_i_8"/></StgValue>
</operation>

<operation id="441" st_id="62" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %tmp_11_i = fadd float %tmp_3_i, %tmp_10_i

]]></Node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>

<operation id="442" st_id="62" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %tmp_12_i = fmul float %az1R, %a1

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>

<operation id="443" st_id="62" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  %tmp_14_i = fmul float %az2R, %a2

]]></Node>
<StgValue><ssdm name="tmp_14_i"/></StgValue>
</operation>

<operation id="444" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32">
<![CDATA[
:61  %bitcast_ln705_2 = bitcast float %bz0L to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln705_2"/></StgValue>
</operation>

<operation id="445" st_id="62" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
:62  store i32 %bitcast_ln705_2, i32* %configReg_addr_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="446" st_id="63" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_7_i = fadd float %tmp_5_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="447" st_id="63" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %tmp_8_i = fmul float %az1L, %a1

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>

<operation id="448" st_id="63" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_i_8 = fmul float %az2L, %a2

]]></Node>
<StgValue><ssdm name="tmp_i_8"/></StgValue>
</operation>

<operation id="449" st_id="63" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %tmp_11_i = fadd float %tmp_3_i, %tmp_10_i

]]></Node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>

<operation id="450" st_id="63" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %tmp_12_i = fmul float %az1R, %a1

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>

<operation id="451" st_id="63" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  %tmp_14_i = fmul float %az2R, %a2

]]></Node>
<StgValue><ssdm name="tmp_14_i"/></StgValue>
</operation>

<operation id="452" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32">
<![CDATA[
:63  %bitcast_ln705_3 = bitcast float %bz0R to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln705_3"/></StgValue>
</operation>

<operation id="453" st_id="63" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
:64  store i32 %bitcast_ln705_3, i32* %configReg_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="454" st_id="64" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_7_i = fadd float %tmp_5_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="455" st_id="64" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %tmp_8_i = fmul float %az1L, %a1

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>

<operation id="456" st_id="64" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_i_8 = fmul float %az2L, %a2

]]></Node>
<StgValue><ssdm name="tmp_i_8"/></StgValue>
</operation>

<operation id="457" st_id="64" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %tmp_11_i = fadd float %tmp_3_i, %tmp_10_i

]]></Node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>

<operation id="458" st_id="64" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %tmp_12_i = fmul float %az1R, %a1

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>

<operation id="459" st_id="64" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  %tmp_14_i = fmul float %az2R, %a2

]]></Node>
<StgValue><ssdm name="tmp_14_i"/></StgValue>
</operation>

<operation id="460" st_id="64" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
:65  store i32 %configReg_load_13, i32* %configReg_addr_12, align 4

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="461" st_id="65" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_9_i = fadd float %tmp_7_i, %tmp_8_i

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="462" st_id="65" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %tmp_11_i = fadd float %tmp_3_i, %tmp_10_i

]]></Node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>

<operation id="463" st_id="65" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
:66  store i32 %configReg_load_14, i32* %configReg_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="464" st_id="66" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_9_i = fadd float %tmp_7_i, %tmp_8_i

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="465" st_id="66" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_13_i = fadd float %tmp_11_i, %tmp_12_i

]]></Node>
<StgValue><ssdm name="tmp_13_i"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="466" st_id="67" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_9_i = fadd float %tmp_7_i, %tmp_8_i

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="467" st_id="67" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_13_i = fadd float %tmp_11_i, %tmp_12_i

]]></Node>
<StgValue><ssdm name="tmp_13_i"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="468" st_id="68" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_9_i = fadd float %tmp_7_i, %tmp_8_i

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="469" st_id="68" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_13_i = fadd float %tmp_11_i, %tmp_12_i

]]></Node>
<StgValue><ssdm name="tmp_13_i"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="470" st_id="69" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_9_i = fadd float %tmp_7_i, %tmp_8_i

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="471" st_id="69" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_13_i = fadd float %tmp_11_i, %tmp_12_i

]]></Node>
<StgValue><ssdm name="tmp_13_i"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="472" st_id="70" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_9_i = fadd float %tmp_7_i, %tmp_8_i

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="473" st_id="70" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_13_i = fadd float %tmp_11_i, %tmp_12_i

]]></Node>
<StgValue><ssdm name="tmp_13_i"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="474" st_id="71" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_9_i = fadd float %tmp_7_i, %tmp_8_i

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="475" st_id="71" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_13_i = fadd float %tmp_11_i, %tmp_12_i

]]></Node>
<StgValue><ssdm name="tmp_13_i"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="476" st_id="72" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %az0L = fadd float %tmp_9_i, %tmp_i_8

]]></Node>
<StgValue><ssdm name="az0L"/></StgValue>
</operation>

<operation id="477" st_id="72" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_13_i = fadd float %tmp_11_i, %tmp_12_i

]]></Node>
<StgValue><ssdm name="tmp_13_i"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="478" st_id="73" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %az0L = fadd float %tmp_9_i, %tmp_i_8

]]></Node>
<StgValue><ssdm name="az0L"/></StgValue>
</operation>

<operation id="479" st_id="73" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %az0R = fadd float %tmp_13_i, %tmp_14_i

]]></Node>
<StgValue><ssdm name="az0R"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="480" st_id="74" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %az0L = fadd float %tmp_9_i, %tmp_i_8

]]></Node>
<StgValue><ssdm name="az0L"/></StgValue>
</operation>

<operation id="481" st_id="74" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %az0R = fadd float %tmp_13_i, %tmp_14_i

]]></Node>
<StgValue><ssdm name="az0R"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="482" st_id="75" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %az0L = fadd float %tmp_9_i, %tmp_i_8

]]></Node>
<StgValue><ssdm name="az0L"/></StgValue>
</operation>

<operation id="483" st_id="75" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %az0R = fadd float %tmp_13_i, %tmp_14_i

]]></Node>
<StgValue><ssdm name="az0R"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="484" st_id="76" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %az0L = fadd float %tmp_9_i, %tmp_i_8

]]></Node>
<StgValue><ssdm name="az0L"/></StgValue>
</operation>

<operation id="485" st_id="76" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %az0R = fadd float %tmp_13_i, %tmp_14_i

]]></Node>
<StgValue><ssdm name="az0R"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="486" st_id="77" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %az0L = fadd float %tmp_9_i, %tmp_i_8

]]></Node>
<StgValue><ssdm name="az0L"/></StgValue>
</operation>

<operation id="487" st_id="77" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %az0R = fadd float %tmp_13_i, %tmp_14_i

]]></Node>
<StgValue><ssdm name="az0R"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="488" st_id="78" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %az0L = fadd float %tmp_9_i, %tmp_i_8

]]></Node>
<StgValue><ssdm name="az0L"/></StgValue>
</operation>

<operation id="489" st_id="78" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %az0R = fadd float %tmp_13_i, %tmp_14_i

]]></Node>
<StgValue><ssdm name="az0R"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="490" st_id="79" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %az0R = fadd float %tmp_13_i, %tmp_14_i

]]></Node>
<StgValue><ssdm name="az0R"/></StgValue>
</operation>

<operation id="491" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32">
<![CDATA[
:55  %bitcast_ln705 = bitcast float %az0L to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln705"/></StgValue>
</operation>

<operation id="492" st_id="79" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
:56  store i32 %bitcast_ln705, i32* %configReg_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="493" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="id" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32">
<![CDATA[
:57  %bitcast_ln705_1 = bitcast float %az0R to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln705_1"/></StgValue>
</operation>

<operation id="494" st_id="80" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="id" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
:58  store i32 %bitcast_ln705_1, i32* %configReg_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="495" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="id" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:67  switch i2 %trunc_ln237, label %branch19 [
    i2 0, label %branch16
    i2 1, label %branch17
    i2 -2, label %branch18
  ]

]]></Node>
<StgValue><ssdm name="switch_ln237"/></StgValue>
</operation>

<operation id="496" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="id" val="-4"/>
<literal name="trunc_ln237" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
branch18:0  br label %branch16

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>

<operation id="497" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="id" val="-4"/>
<literal name="trunc_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
branch17:0  br label %branch16

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>

<operation id="498" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="id" val="-4"/>
<literal name="trunc_ln237" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
branch19:0  br label %branch16

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>

<operation id="499" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="id" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
branch16:0  %dstDatas_l_3_4 = phi float [ %az0L, %branch19 ], [ %dstDatas_l_3_0, %branch18 ], [ %dstDatas_l_3_0, %branch17 ], [ %dstDatas_l_3_0, %5 ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_3_4"/></StgValue>
</operation>

<operation id="500" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="id" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
branch16:1  %dstDatas_l_2_4 = phi float [ %dstDatas_l_2_0, %branch19 ], [ %az0L, %branch18 ], [ %dstDatas_l_2_0, %branch17 ], [ %dstDatas_l_2_0, %5 ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_2_4"/></StgValue>
</operation>

<operation id="501" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="id" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
branch16:2  %dstDatas_l_1_4 = phi float [ %dstDatas_l_1_0, %branch19 ], [ %dstDatas_l_1_0, %branch18 ], [ %az0L, %branch17 ], [ %dstDatas_l_1_0, %5 ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_1_4"/></StgValue>
</operation>

<operation id="502" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="id" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
branch16:3  %dstDatas_l_0_4 = phi float [ %dstDatas_l_0_0, %branch19 ], [ %dstDatas_l_0_0, %branch18 ], [ %dstDatas_l_0_0, %branch17 ], [ %az0L, %5 ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_0_4"/></StgValue>
</operation>

<operation id="503" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="id" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch16:4  switch i2 %trunc_ln237, label %branch43 [
    i2 0, label %branch16.branch36.backedge_crit_edge
    i2 1, label %branch41
    i2 -2, label %branch42
  ]

]]></Node>
<StgValue><ssdm name="switch_ln237"/></StgValue>
</operation>

<operation id="504" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="id" val="-4"/>
<literal name="trunc_ln237" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch42:0  store float %az0R, float* %dstDatas_3_r_2

]]></Node>
<StgValue><ssdm name="store_ln237"/></StgValue>
</operation>

<operation id="505" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="id" val="-4"/>
<literal name="trunc_ln237" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %branch36.backedge

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>

<operation id="506" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="id" val="-4"/>
<literal name="trunc_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch41:0  store float %az0R, float* %dstDatas_3_r_1

]]></Node>
<StgValue><ssdm name="store_ln237"/></StgValue>
</operation>

<operation id="507" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="id" val="-4"/>
<literal name="trunc_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %branch36.backedge

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>

<operation id="508" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="id" val="-4"/>
<literal name="trunc_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch16.branch36.backedge_crit_edge:0  store float %az0R, float* %dstDatas_3_r

]]></Node>
<StgValue><ssdm name="store_ln237"/></StgValue>
</operation>

<operation id="509" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="id" val="-4"/>
<literal name="trunc_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
branch16.branch36.backedge_crit_edge:1  br label %branch36.backedge

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>

<operation id="510" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="id" val="-4"/>
<literal name="trunc_ln237" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch43:0  store float %az0R, float* %dstDatas_3_r_3

]]></Node>
<StgValue><ssdm name="store_ln237"/></StgValue>
</operation>

<operation id="511" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="id" val="-4"/>
<literal name="trunc_ln237" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %branch36.backedge

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>

<operation id="512" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0">
<![CDATA[
branch36.backedge:0  %dstDatas_l_3_0_be = phi float [ %dstDatas_l_3_1, %branch55 ], [ %dstDatas_l_3_1, %branch54 ], [ %dstDatas_l_3_1, %branch53 ], [ %dstDatas_l_3_2, %branch51 ], [ %dstDatas_l_3_2, %branch50 ], [ %dstDatas_l_3_2, %branch49 ], [ %dstDatas_l_3_3, %branch47 ], [ %dstDatas_l_3_3, %branch46 ], [ %dstDatas_l_3_3, %branch45 ], [ %dstDatas_l_3_4, %branch43 ], [ %dstDatas_l_3_4, %branch42 ], [ %dstDatas_l_3_4, %branch41 ], [ %dstDatas_l_3_5, %branch39 ], [ %dstDatas_l_3_5, %branch38 ], [ %dstDatas_l_3_5, %branch37 ], [ %dstDatas_l_3_5, %branch12.branch36.backedge_crit_edge ], [ %dstDatas_l_3_4, %branch16.branch36.backedge_crit_edge ], [ %dstDatas_l_3_3, %branch20.branch36.backedge_crit_edge ], [ %dstDatas_l_3_2, %branch24.branch36.backedge_crit_edge ], [ %dstDatas_l_3_1, %branch28.branch36.backedge_crit_edge ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_3_0_be"/></StgValue>
</operation>

<operation id="513" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0">
<![CDATA[
branch36.backedge:1  %dstDatas_l_2_0_be = phi float [ %dstDatas_l_2_1, %branch55 ], [ %dstDatas_l_2_1, %branch54 ], [ %dstDatas_l_2_1, %branch53 ], [ %dstDatas_l_2_2, %branch51 ], [ %dstDatas_l_2_2, %branch50 ], [ %dstDatas_l_2_2, %branch49 ], [ %dstDatas_l_2_3, %branch47 ], [ %dstDatas_l_2_3, %branch46 ], [ %dstDatas_l_2_3, %branch45 ], [ %dstDatas_l_2_4, %branch43 ], [ %dstDatas_l_2_4, %branch42 ], [ %dstDatas_l_2_4, %branch41 ], [ %dstDatas_l_2_5, %branch39 ], [ %dstDatas_l_2_5, %branch38 ], [ %dstDatas_l_2_5, %branch37 ], [ %dstDatas_l_2_5, %branch12.branch36.backedge_crit_edge ], [ %dstDatas_l_2_4, %branch16.branch36.backedge_crit_edge ], [ %dstDatas_l_2_3, %branch20.branch36.backedge_crit_edge ], [ %dstDatas_l_2_2, %branch24.branch36.backedge_crit_edge ], [ %dstDatas_l_2_1, %branch28.branch36.backedge_crit_edge ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_2_0_be"/></StgValue>
</operation>

<operation id="514" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0">
<![CDATA[
branch36.backedge:2  %dstDatas_l_1_0_be = phi float [ %dstDatas_l_1_1, %branch55 ], [ %dstDatas_l_1_1, %branch54 ], [ %dstDatas_l_1_1, %branch53 ], [ %dstDatas_l_1_2, %branch51 ], [ %dstDatas_l_1_2, %branch50 ], [ %dstDatas_l_1_2, %branch49 ], [ %dstDatas_l_1_3, %branch47 ], [ %dstDatas_l_1_3, %branch46 ], [ %dstDatas_l_1_3, %branch45 ], [ %dstDatas_l_1_4, %branch43 ], [ %dstDatas_l_1_4, %branch42 ], [ %dstDatas_l_1_4, %branch41 ], [ %dstDatas_l_1_5, %branch39 ], [ %dstDatas_l_1_5, %branch38 ], [ %dstDatas_l_1_5, %branch37 ], [ %dstDatas_l_1_5, %branch12.branch36.backedge_crit_edge ], [ %dstDatas_l_1_4, %branch16.branch36.backedge_crit_edge ], [ %dstDatas_l_1_3, %branch20.branch36.backedge_crit_edge ], [ %dstDatas_l_1_2, %branch24.branch36.backedge_crit_edge ], [ %dstDatas_l_1_1, %branch28.branch36.backedge_crit_edge ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_1_0_be"/></StgValue>
</operation>

<operation id="515" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0">
<![CDATA[
branch36.backedge:3  %dstDatas_l_0_0_be = phi float [ %dstDatas_l_0_1, %branch55 ], [ %dstDatas_l_0_1, %branch54 ], [ %dstDatas_l_0_1, %branch53 ], [ %dstDatas_l_0_2, %branch51 ], [ %dstDatas_l_0_2, %branch50 ], [ %dstDatas_l_0_2, %branch49 ], [ %dstDatas_l_0_3, %branch47 ], [ %dstDatas_l_0_3, %branch46 ], [ %dstDatas_l_0_3, %branch45 ], [ %dstDatas_l_0_4, %branch43 ], [ %dstDatas_l_0_4, %branch42 ], [ %dstDatas_l_0_4, %branch41 ], [ %dstDatas_l_0_5, %branch39 ], [ %dstDatas_l_0_5, %branch38 ], [ %dstDatas_l_0_5, %branch37 ], [ %dstDatas_l_0_5, %branch12.branch36.backedge_crit_edge ], [ %dstDatas_l_0_4, %branch16.branch36.backedge_crit_edge ], [ %dstDatas_l_0_3, %branch20.branch36.backedge_crit_edge ], [ %dstDatas_l_0_2, %branch24.branch36.backedge_crit_edge ], [ %dstDatas_l_0_1, %branch28.branch36.backedge_crit_edge ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_0_0_be"/></StgValue>
</operation>

<operation id="516" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0">
<![CDATA[
branch36.backedge:4  br label %branch36

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="517" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="2" op_0_bw="3">
<![CDATA[
:0  %trunc_ln234 = trunc i3 %t_V to i2

]]></Node>
<StgValue><ssdm name="trunc_ln234"/></StgValue>
</operation>

<operation id="518" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %srcDatas_l_0_load_3 = load float* @srcDatas_l_0, align 4

]]></Node>
<StgValue><ssdm name="srcDatas_l_0_load_3"/></StgValue>
</operation>

<operation id="519" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32">
<![CDATA[
:2  %srcDatas_l_1_load_3 = load float* @srcDatas_l_1, align 4

]]></Node>
<StgValue><ssdm name="srcDatas_l_1_load_3"/></StgValue>
</operation>

<operation id="520" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32">
<![CDATA[
:3  %srcDatas_l_2_load_3 = load float* @srcDatas_l_2, align 4

]]></Node>
<StgValue><ssdm name="srcDatas_l_2_load_3"/></StgValue>
</operation>

<operation id="521" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32">
<![CDATA[
:4  %srcDatas_l_3_load_3 = load float* @srcDatas_l_3, align 4

]]></Node>
<StgValue><ssdm name="srcDatas_l_3_load_3"/></StgValue>
</operation>

<operation id="522" st_id="81" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
:5  %tmp_35 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %srcDatas_l_0_load_3, float %srcDatas_l_1_load_3, float %srcDatas_l_2_load_3, float %srcDatas_l_3_load_3, i2 %trunc_ln234)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="523" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:6  %srcDatas_r_0_load_2 = load float* @srcDatas_r_0, align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_0_load_2"/></StgValue>
</operation>

<operation id="524" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32">
<![CDATA[
:7  %srcDatas_r_1_load_2 = load float* @srcDatas_r_1, align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_1_load_2"/></StgValue>
</operation>

<operation id="525" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32">
<![CDATA[
:8  %srcDatas_r_2_load_2 = load float* @srcDatas_r_2, align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_2_load_2"/></StgValue>
</operation>

<operation id="526" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32">
<![CDATA[
:9  %srcDatas_r_3_load_2 = load float* @srcDatas_r_3, align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_3_load_2"/></StgValue>
</operation>

<operation id="527" st_id="81" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
:10  %tmp_36 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %srcDatas_r_0_load_2, float %srcDatas_r_1_load_2, float %srcDatas_r_2_load_2, float %srcDatas_r_3_load_2, i2 %trunc_ln234)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="528" st_id="81" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="3" op_5_bw="32" op_6_bw="32">
<![CDATA[
:11  %tmp_37 = call fastcc { float, float } @effect_delay(float %tmp_35, float %tmp_36, [64 x i32]* %configReg, i3 %t_V, i32* %extMemPtr_V)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="529" st_id="82" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="3" op_5_bw="32" op_6_bw="32">
<![CDATA[
:11  %tmp_37 = call fastcc { float, float } @effect_delay(float %tmp_35, float %tmp_36, [64 x i32]* %configReg, i3 %t_V, i32* %extMemPtr_V)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="530" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="64">
<![CDATA[
:12  %dstDatas_0_l = extractvalue { float, float } %tmp_37, 0

]]></Node>
<StgValue><ssdm name="dstDatas_0_l"/></StgValue>
</operation>

<operation id="531" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="64">
<![CDATA[
:13  %dstDatas_0_r = extractvalue { float, float } %tmp_37, 1

]]></Node>
<StgValue><ssdm name="dstDatas_0_r"/></StgValue>
</operation>

<operation id="532" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:14  switch i2 %trunc_ln234, label %branch23 [
    i2 0, label %branch20
    i2 1, label %branch21
    i2 -2, label %branch22
  ]

]]></Node>
<StgValue><ssdm name="switch_ln234"/></StgValue>
</operation>

<operation id="533" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln234" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
branch22:0  br label %branch20

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>

<operation id="534" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
branch21:0  br label %branch20

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>

<operation id="535" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln234" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
branch23:0  br label %branch20

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="536" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
branch20:0  %dstDatas_l_3_3 = phi float [ %dstDatas_0_l, %branch23 ], [ %dstDatas_l_3_0, %branch22 ], [ %dstDatas_l_3_0, %branch21 ], [ %dstDatas_l_3_0, %4 ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_3_3"/></StgValue>
</operation>

<operation id="537" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
branch20:1  %dstDatas_l_2_3 = phi float [ %dstDatas_l_2_0, %branch23 ], [ %dstDatas_0_l, %branch22 ], [ %dstDatas_l_2_0, %branch21 ], [ %dstDatas_l_2_0, %4 ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_2_3"/></StgValue>
</operation>

<operation id="538" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
branch20:2  %dstDatas_l_1_3 = phi float [ %dstDatas_l_1_0, %branch23 ], [ %dstDatas_l_1_0, %branch22 ], [ %dstDatas_0_l, %branch21 ], [ %dstDatas_l_1_0, %4 ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_1_3"/></StgValue>
</operation>

<operation id="539" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
branch20:3  %dstDatas_l_0_3 = phi float [ %dstDatas_l_0_0, %branch23 ], [ %dstDatas_l_0_0, %branch22 ], [ %dstDatas_l_0_0, %branch21 ], [ %dstDatas_0_l, %4 ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_0_3"/></StgValue>
</operation>

<operation id="540" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch20:4  switch i2 %trunc_ln234, label %branch47 [
    i2 0, label %branch20.branch36.backedge_crit_edge
    i2 1, label %branch45
    i2 -2, label %branch46
  ]

]]></Node>
<StgValue><ssdm name="switch_ln234"/></StgValue>
</operation>

<operation id="541" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln234" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch46:0  store float %dstDatas_0_r, float* %dstDatas_3_r_2

]]></Node>
<StgValue><ssdm name="store_ln234"/></StgValue>
</operation>

<operation id="542" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln234" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %branch36.backedge

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>

<operation id="543" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch45:0  store float %dstDatas_0_r, float* %dstDatas_3_r_1

]]></Node>
<StgValue><ssdm name="store_ln234"/></StgValue>
</operation>

<operation id="544" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %branch36.backedge

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>

<operation id="545" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch20.branch36.backedge_crit_edge:0  store float %dstDatas_0_r, float* %dstDatas_3_r

]]></Node>
<StgValue><ssdm name="store_ln234"/></StgValue>
</operation>

<operation id="546" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
branch20.branch36.backedge_crit_edge:1  br label %branch36.backedge

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>

<operation id="547" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln234" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch47:0  store float %dstDatas_0_r, float* %dstDatas_3_r_3

]]></Node>
<StgValue><ssdm name="store_ln234"/></StgValue>
</operation>

<operation id="548" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln234" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %branch36.backedge

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="549" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="2" op_0_bw="3">
<![CDATA[
:0  %trunc_ln231 = trunc i3 %t_V to i2

]]></Node>
<StgValue><ssdm name="trunc_ln231"/></StgValue>
</operation>

<operation id="550" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %srcDatas_l_0_load_2 = load float* @srcDatas_l_0, align 4

]]></Node>
<StgValue><ssdm name="srcDatas_l_0_load_2"/></StgValue>
</operation>

<operation id="551" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32">
<![CDATA[
:2  %srcDatas_l_1_load_2 = load float* @srcDatas_l_1, align 4

]]></Node>
<StgValue><ssdm name="srcDatas_l_1_load_2"/></StgValue>
</operation>

<operation id="552" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32">
<![CDATA[
:3  %srcDatas_l_2_load_2 = load float* @srcDatas_l_2, align 4

]]></Node>
<StgValue><ssdm name="srcDatas_l_2_load_2"/></StgValue>
</operation>

<operation id="553" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32">
<![CDATA[
:4  %srcDatas_l_3_load_2 = load float* @srcDatas_l_3, align 4

]]></Node>
<StgValue><ssdm name="srcDatas_l_3_load_2"/></StgValue>
</operation>

<operation id="554" st_id="84" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
:5  %x_assign_5 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %srcDatas_l_0_load_2, float %srcDatas_l_1_load_2, float %srcDatas_l_2_load_2, float %srcDatas_l_3_load_2, i2 %trunc_ln231)

]]></Node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>

<operation id="555" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:6  %srcDatas_r_0_load_1 = load float* @srcDatas_r_0, align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_0_load_1"/></StgValue>
</operation>

<operation id="556" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32">
<![CDATA[
:7  %srcDatas_r_1_load_1 = load float* @srcDatas_r_1, align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_1_load_1"/></StgValue>
</operation>

<operation id="557" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32">
<![CDATA[
:8  %srcDatas_r_2_load_1 = load float* @srcDatas_r_2, align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_2_load_1"/></StgValue>
</operation>

<operation id="558" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32">
<![CDATA[
:9  %srcDatas_r_3_load_1 = load float* @srcDatas_r_3, align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_3_load_1"/></StgValue>
</operation>

<operation id="559" st_id="84" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
:10  %x_assign_6 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %srcDatas_r_0_load_1, float %srcDatas_r_1_load_1, float %srcDatas_r_2_load_1, float %srcDatas_r_3_load_1, i2 %trunc_ln231)

]]></Node>
<StgValue><ssdm name="x_assign_6"/></StgValue>
</operation>

<operation id="560" st_id="84" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="6">
<![CDATA[
:11  %p_Val2_7 = load i32* %configReg_addr_14, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="561" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="31" op_0_bw="32">
<![CDATA[
:12  %trunc_ln368_3 = trunc i32 %p_Val2_7 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln368_3"/></StgValue>
</operation>

<operation id="562" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="23" op_0_bw="32">
<![CDATA[
:13  %trunc_ln31 = trunc i32 %p_Val2_7 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln31"/></StgValue>
</operation>

<operation id="563" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:31  %tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_7, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="564" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:35  %icmp_ln24_2 = icmp ne i8 %tmp_28, -1

]]></Node>
<StgValue><ssdm name="icmp_ln24_2"/></StgValue>
</operation>

<operation id="565" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:36  %icmp_ln24_3 = icmp eq i23 %trunc_ln31, 0

]]></Node>
<StgValue><ssdm name="icmp_ln24_3"/></StgValue>
</operation>

<operation id="566" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:37  %or_ln24_1 = or i1 %icmp_ln24_3, %icmp_ln24_2

]]></Node>
<StgValue><ssdm name="or_ln24_1"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="567" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
:14  %p_Result_14 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_3)

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="568" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32">
<![CDATA[
:15  %thresh = bitcast i32 %p_Result_14 to float

]]></Node>
<StgValue><ssdm name="thresh"/></StgValue>
</operation>

<operation id="569" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32">
<![CDATA[
:20  %p_Val2_9 = bitcast float %x_assign_5 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="570" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="31" op_0_bw="32">
<![CDATA[
:21  %trunc_ln368_5 = trunc i32 %p_Val2_9 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln368_5"/></StgValue>
</operation>

<operation id="571" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="23" op_0_bw="32">
<![CDATA[
:22  %trunc_ln24 = trunc i32 %p_Val2_9 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln24"/></StgValue>
</operation>

<operation id="572" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
:23  %p_Result_16 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_5)

]]></Node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="573" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32">
<![CDATA[
:24  %absL = bitcast i32 %p_Result_16 to float

]]></Node>
<StgValue><ssdm name="absL"/></StgValue>
</operation>

<operation id="574" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32">
<![CDATA[
:25  %p_Val2_10 = bitcast float %x_assign_6 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="575" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="31" op_0_bw="32">
<![CDATA[
:26  %trunc_ln368_6 = trunc i32 %p_Val2_10 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln368_6"/></StgValue>
</operation>

<operation id="576" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="23" op_0_bw="32">
<![CDATA[
:27  %trunc_ln31_1 = trunc i32 %p_Val2_10 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln31_1"/></StgValue>
</operation>

<operation id="577" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
:28  %p_Result_17 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_6)

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="578" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32">
<![CDATA[
:29  %absR = bitcast i32 %p_Result_17 to float

]]></Node>
<StgValue><ssdm name="absR"/></StgValue>
</operation>

<operation id="579" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:30  %tmp_27 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_9, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="580" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:32  %icmp_ln24 = icmp ne i8 %tmp_27, -1

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="581" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:33  %icmp_ln24_1 = icmp eq i23 %trunc_ln24, 0

]]></Node>
<StgValue><ssdm name="icmp_ln24_1"/></StgValue>
</operation>

<operation id="582" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:34  %or_ln24 = or i1 %icmp_ln24_1, %icmp_ln24

]]></Node>
<StgValue><ssdm name="or_ln24"/></StgValue>
</operation>

<operation id="583" st_id="85" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_29 = fcmp olt float %absL, %thresh

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="584" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:53  %tmp_32 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_10, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="585" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:54  %icmp_ln31 = icmp ne i8 %tmp_32, -1

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="586" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:55  %icmp_ln31_1 = icmp eq i23 %trunc_ln31_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln31_1"/></StgValue>
</operation>

<operation id="587" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:56  %or_ln31 = or i1 %icmp_ln31_1, %icmp_ln31

]]></Node>
<StgValue><ssdm name="or_ln31"/></StgValue>
</operation>

<operation id="588" st_id="85" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58  %tmp_33 = fcmp olt float %absR, %thresh

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="589" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:38  %and_ln24 = and i1 %or_ln24, %or_ln24_1

]]></Node>
<StgValue><ssdm name="and_ln24"/></StgValue>
</operation>

<operation id="590" st_id="86" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_29 = fcmp olt float %absL, %thresh

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="591" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:40  %and_ln24_1 = and i1 %and_ln24, %tmp_29

]]></Node>
<StgValue><ssdm name="and_ln24_1"/></StgValue>
</operation>

<operation id="592" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:57  %and_ln31 = and i1 %or_ln31, %or_ln24_1

]]></Node>
<StgValue><ssdm name="and_ln31"/></StgValue>
</operation>

<operation id="593" st_id="86" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58  %tmp_33 = fcmp olt float %absR, %thresh

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="594" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:59  %and_ln31_1 = and i1 %and_ln31, %tmp_33

]]></Node>
<StgValue><ssdm name="and_ln31_1"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="595" st_id="87" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_i1 = fsub float %absL, %thresh

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="596" st_id="87" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:60  %tmp_24_i = fsub float %absR, %thresh

]]></Node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="597" st_id="88" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_i1 = fsub float %absL, %thresh

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="598" st_id="88" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:60  %tmp_24_i = fsub float %absR, %thresh

]]></Node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="599" st_id="89" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_i1 = fsub float %absL, %thresh

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="600" st_id="89" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:60  %tmp_24_i = fsub float %absR, %thresh

]]></Node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="601" st_id="90" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_i1 = fsub float %absL, %thresh

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="602" st_id="90" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:60  %tmp_24_i = fsub float %absR, %thresh

]]></Node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="603" st_id="91" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_i1 = fsub float %absL, %thresh

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="604" st_id="91" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:60  %tmp_24_i = fsub float %absR, %thresh

]]></Node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="605" st_id="92" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="6">
<![CDATA[
:16  %p_Val2_8 = load i32* %configReg_addr_15, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="606" st_id="92" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_i1 = fsub float %absL, %thresh

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="607" st_id="92" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:60  %tmp_24_i = fsub float %absR, %thresh

]]></Node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="608" st_id="93" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="6">
<![CDATA[
:16  %p_Val2_8 = load i32* %configReg_addr_15, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="609" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="31" op_0_bw="32">
<![CDATA[
:17  %trunc_ln368_4 = trunc i32 %p_Val2_8 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln368_4"/></StgValue>
</operation>

<operation id="610" st_id="93" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_i1 = fsub float %absL, %thresh

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="611" st_id="93" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:60  %tmp_24_i = fsub float %absR, %thresh

]]></Node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="612" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
:18  %p_Result_15 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_4)

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="613" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32">
<![CDATA[
:19  %ratio = bitcast i32 %p_Result_15 to float

]]></Node>
<StgValue><ssdm name="ratio"/></StgValue>
</operation>

<operation id="614" st_id="94" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %tmp_21_i = fmul float %tmp_i1, %ratio

]]></Node>
<StgValue><ssdm name="tmp_21_i"/></StgValue>
</operation>

<operation id="615" st_id="94" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:61  %tmp_25_i = fmul float %tmp_24_i, %ratio

]]></Node>
<StgValue><ssdm name="tmp_25_i"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="616" st_id="95" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %tmp_21_i = fmul float %tmp_i1, %ratio

]]></Node>
<StgValue><ssdm name="tmp_21_i"/></StgValue>
</operation>

<operation id="617" st_id="95" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:61  %tmp_25_i = fmul float %tmp_24_i, %ratio

]]></Node>
<StgValue><ssdm name="tmp_25_i"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="618" st_id="96" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %tmp_21_i = fmul float %tmp_i1, %ratio

]]></Node>
<StgValue><ssdm name="tmp_21_i"/></StgValue>
</operation>

<operation id="619" st_id="96" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:61  %tmp_25_i = fmul float %tmp_24_i, %ratio

]]></Node>
<StgValue><ssdm name="tmp_25_i"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="620" st_id="97" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %tmp_21_i = fmul float %tmp_i1, %ratio

]]></Node>
<StgValue><ssdm name="tmp_21_i"/></StgValue>
</operation>

<operation id="621" st_id="97" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:61  %tmp_25_i = fmul float %tmp_24_i, %ratio

]]></Node>
<StgValue><ssdm name="tmp_25_i"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="622" st_id="98" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %absDst = fadd float %thresh, %tmp_21_i

]]></Node>
<StgValue><ssdm name="absDst"/></StgValue>
</operation>

<operation id="623" st_id="98" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  %absDst_1 = fadd float %thresh, %tmp_25_i

]]></Node>
<StgValue><ssdm name="absDst_1"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="624" st_id="99" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %absDst = fadd float %thresh, %tmp_21_i

]]></Node>
<StgValue><ssdm name="absDst"/></StgValue>
</operation>

<operation id="625" st_id="99" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  %absDst_1 = fadd float %thresh, %tmp_25_i

]]></Node>
<StgValue><ssdm name="absDst_1"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="626" st_id="100" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %absDst = fadd float %thresh, %tmp_21_i

]]></Node>
<StgValue><ssdm name="absDst"/></StgValue>
</operation>

<operation id="627" st_id="100" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  %absDst_1 = fadd float %thresh, %tmp_25_i

]]></Node>
<StgValue><ssdm name="absDst_1"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="628" st_id="101" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %absDst = fadd float %thresh, %tmp_21_i

]]></Node>
<StgValue><ssdm name="absDst"/></StgValue>
</operation>

<operation id="629" st_id="101" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  %absDst_1 = fadd float %thresh, %tmp_25_i

]]></Node>
<StgValue><ssdm name="absDst_1"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="630" st_id="102" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %absDst = fadd float %thresh, %tmp_21_i

]]></Node>
<StgValue><ssdm name="absDst"/></StgValue>
</operation>

<operation id="631" st_id="102" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  %absDst_1 = fadd float %thresh, %tmp_25_i

]]></Node>
<StgValue><ssdm name="absDst_1"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="632" st_id="103" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %absDst = fadd float %thresh, %tmp_21_i

]]></Node>
<StgValue><ssdm name="absDst"/></StgValue>
</operation>

<operation id="633" st_id="103" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_31 = fcmp olt float %x_assign_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="634" st_id="103" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  %absDst_1 = fadd float %thresh, %tmp_25_i

]]></Node>
<StgValue><ssdm name="absDst_1"/></StgValue>
</operation>

<operation id="635" st_id="103" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:63  %tmp_34 = fcmp olt float %x_assign_6, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="636" st_id="104" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %absDst = fadd float %thresh, %tmp_21_i

]]></Node>
<StgValue><ssdm name="absDst"/></StgValue>
</operation>

<operation id="637" st_id="104" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_31 = fcmp olt float %x_assign_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="638" st_id="104" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  %absDst_1 = fadd float %thresh, %tmp_25_i

]]></Node>
<StgValue><ssdm name="absDst_1"/></StgValue>
</operation>

<operation id="639" st_id="104" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:63  %tmp_34 = fcmp olt float %x_assign_6, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="640" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:45  %and_ln28 = and i1 %or_ln24, %tmp_31

]]></Node>
<StgValue><ssdm name="and_ln28"/></StgValue>
</operation>

<operation id="641" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32">
<![CDATA[
:46  %bitcast_ln28 = bitcast float %absDst to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28"/></StgValue>
</operation>

<operation id="642" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %xor_ln28 = xor i32 %bitcast_ln28, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln28"/></StgValue>
</operation>

<operation id="643" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32">
<![CDATA[
:48  %bitcast_ln28_1 = bitcast i32 %xor_ln28 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln28_1"/></StgValue>
</operation>

<operation id="644" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:49  %xor_ln24 = xor i1 %and_ln24_1, true

]]></Node>
<StgValue><ssdm name="xor_ln24"/></StgValue>
</operation>

<operation id="645" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:50  %and_ln28_1 = and i1 %and_ln28, %xor_ln24

]]></Node>
<StgValue><ssdm name="and_ln28_1"/></StgValue>
</operation>

<operation id="646" st_id="105" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:51  %select_ln28 = select i1 %and_ln28_1, float %bitcast_ln28_1, float %absDst

]]></Node>
<StgValue><ssdm name="select_ln28"/></StgValue>
</operation>

<operation id="647" st_id="105" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:52  %dst_l_1 = select i1 %and_ln24_1, float %x_assign_5, float %select_ln28

]]></Node>
<StgValue><ssdm name="dst_l_1"/></StgValue>
</operation>

<operation id="648" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:64  %and_ln35 = and i1 %or_ln31, %tmp_34

]]></Node>
<StgValue><ssdm name="and_ln35"/></StgValue>
</operation>

<operation id="649" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32">
<![CDATA[
:65  %bitcast_ln35 = bitcast float %absDst_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln35"/></StgValue>
</operation>

<operation id="650" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %xor_ln35 = xor i32 %bitcast_ln35, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln35"/></StgValue>
</operation>

<operation id="651" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32">
<![CDATA[
:67  %bitcast_ln35_1 = bitcast i32 %xor_ln35 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln35_1"/></StgValue>
</operation>

<operation id="652" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:68  %xor_ln31 = xor i1 %and_ln31_1, true

]]></Node>
<StgValue><ssdm name="xor_ln31"/></StgValue>
</operation>

<operation id="653" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:69  %and_ln35_1 = and i1 %and_ln35, %xor_ln31

]]></Node>
<StgValue><ssdm name="and_ln35_1"/></StgValue>
</operation>

<operation id="654" st_id="105" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:70  %select_ln35 = select i1 %and_ln35_1, float %bitcast_ln35_1, float %absDst_1

]]></Node>
<StgValue><ssdm name="select_ln35"/></StgValue>
</operation>

<operation id="655" st_id="105" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:71  %dst_r_1 = select i1 %and_ln31_1, float %x_assign_6, float %select_ln35

]]></Node>
<StgValue><ssdm name="dst_r_1"/></StgValue>
</operation>

<operation id="656" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:72  switch i2 %trunc_ln231, label %branch27 [
    i2 0, label %branch24
    i2 1, label %branch25
    i2 -2, label %branch26
  ]

]]></Node>
<StgValue><ssdm name="switch_ln231"/></StgValue>
</operation>

<operation id="657" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln231" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
branch26:0  br label %branch24

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="658" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
branch25:0  br label %branch24

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="659" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln231" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
branch27:0  br label %branch24

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="660" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
branch24:0  %dstDatas_l_3_2 = phi float [ %dst_l_1, %branch27 ], [ %dstDatas_l_3_0, %branch26 ], [ %dstDatas_l_3_0, %branch25 ], [ %dstDatas_l_3_0, %3 ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_3_2"/></StgValue>
</operation>

<operation id="661" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
branch24:1  %dstDatas_l_2_2 = phi float [ %dstDatas_l_2_0, %branch27 ], [ %dst_l_1, %branch26 ], [ %dstDatas_l_2_0, %branch25 ], [ %dstDatas_l_2_0, %3 ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_2_2"/></StgValue>
</operation>

<operation id="662" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
branch24:2  %dstDatas_l_1_2 = phi float [ %dstDatas_l_1_0, %branch27 ], [ %dstDatas_l_1_0, %branch26 ], [ %dst_l_1, %branch25 ], [ %dstDatas_l_1_0, %3 ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_1_2"/></StgValue>
</operation>

<operation id="663" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
branch24:3  %dstDatas_l_0_2 = phi float [ %dstDatas_l_0_0, %branch27 ], [ %dstDatas_l_0_0, %branch26 ], [ %dstDatas_l_0_0, %branch25 ], [ %dst_l_1, %3 ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_0_2"/></StgValue>
</operation>

<operation id="664" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch24:4  switch i2 %trunc_ln231, label %branch51 [
    i2 0, label %branch24.branch36.backedge_crit_edge
    i2 1, label %branch49
    i2 -2, label %branch50
  ]

]]></Node>
<StgValue><ssdm name="switch_ln231"/></StgValue>
</operation>

<operation id="665" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln231" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch50:0  store float %dst_r_1, float* %dstDatas_3_r_2

]]></Node>
<StgValue><ssdm name="store_ln231"/></StgValue>
</operation>

<operation id="666" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln231" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %branch36.backedge

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="667" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch49:0  store float %dst_r_1, float* %dstDatas_3_r_1

]]></Node>
<StgValue><ssdm name="store_ln231"/></StgValue>
</operation>

<operation id="668" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %branch36.backedge

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="669" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch24.branch36.backedge_crit_edge:0  store float %dst_r_1, float* %dstDatas_3_r

]]></Node>
<StgValue><ssdm name="store_ln231"/></StgValue>
</operation>

<operation id="670" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0">
<![CDATA[
branch24.branch36.backedge_crit_edge:1  br label %branch36.backedge

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="671" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln231" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:0  store float %dst_r_1, float* %dstDatas_3_r_3

]]></Node>
<StgValue><ssdm name="store_ln231"/></StgValue>
</operation>

<operation id="672" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln231" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %branch36.backedge

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="673" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="2" op_0_bw="3">
<![CDATA[
:0  %trunc_ln228 = trunc i3 %t_V to i2

]]></Node>
<StgValue><ssdm name="trunc_ln228"/></StgValue>
</operation>

<operation id="674" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %srcDatas_l_0_load_1 = load float* @srcDatas_l_0, align 4

]]></Node>
<StgValue><ssdm name="srcDatas_l_0_load_1"/></StgValue>
</operation>

<operation id="675" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32">
<![CDATA[
:2  %srcDatas_l_1_load_1 = load float* @srcDatas_l_1, align 4

]]></Node>
<StgValue><ssdm name="srcDatas_l_1_load_1"/></StgValue>
</operation>

<operation id="676" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32">
<![CDATA[
:3  %srcDatas_l_2_load_1 = load float* @srcDatas_l_2, align 4

]]></Node>
<StgValue><ssdm name="srcDatas_l_2_load_1"/></StgValue>
</operation>

<operation id="677" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32">
<![CDATA[
:4  %srcDatas_l_3_load_1 = load float* @srcDatas_l_3, align 4

]]></Node>
<StgValue><ssdm name="srcDatas_l_3_load_1"/></StgValue>
</operation>

<operation id="678" st_id="107" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
:5  %x_assign_4 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %srcDatas_l_0_load_1, float %srcDatas_l_1_load_1, float %srcDatas_l_2_load_1, float %srcDatas_l_3_load_1, i2 %trunc_ln228)

]]></Node>
<StgValue><ssdm name="x_assign_4"/></StgValue>
</operation>

<operation id="679" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:6  %srcDatas_r_0_load = load float* @srcDatas_r_0, align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_0_load"/></StgValue>
</operation>

<operation id="680" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32">
<![CDATA[
:7  %srcDatas_r_1_load = load float* @srcDatas_r_1, align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_1_load"/></StgValue>
</operation>

<operation id="681" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32">
<![CDATA[
:8  %srcDatas_r_2_load = load float* @srcDatas_r_2, align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_2_load"/></StgValue>
</operation>

<operation id="682" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32">
<![CDATA[
:9  %srcDatas_r_3_load = load float* @srcDatas_r_3, align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_3_load"/></StgValue>
</operation>

<operation id="683" st_id="107" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
:10  %x_assign = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %srcDatas_r_0_load, float %srcDatas_r_1_load, float %srcDatas_r_2_load, float %srcDatas_r_3_load, i2 %trunc_ln228)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="684" st_id="107" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="6">
<![CDATA[
:11  %p_Val2_4 = load i32* %configReg_addr_14, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="685" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="31" op_0_bw="32">
<![CDATA[
:12  %trunc_ln368 = trunc i32 %p_Val2_4 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln368"/></StgValue>
</operation>

<operation id="686" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="23" op_0_bw="32">
<![CDATA[
:13  %trunc_ln257 = trunc i32 %p_Val2_4 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln257"/></StgValue>
</operation>

<operation id="687" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:27  %tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_4, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="688" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:31  %icmp_ln257_2 = icmp ne i8 %tmp_12, -1

]]></Node>
<StgValue><ssdm name="icmp_ln257_2"/></StgValue>
</operation>

<operation id="689" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:32  %icmp_ln257_3 = icmp eq i23 %trunc_ln257, 0

]]></Node>
<StgValue><ssdm name="icmp_ln257_3"/></StgValue>
</operation>

<operation id="690" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:33  %or_ln257_1 = or i1 %icmp_ln257_3, %icmp_ln257_2

]]></Node>
<StgValue><ssdm name="or_ln257_1"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="691" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
:14  %p_Result_11 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368)

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="692" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32">
<![CDATA[
:15  %thresh_1 = bitcast i32 %p_Result_11 to float

]]></Node>
<StgValue><ssdm name="thresh_1"/></StgValue>
</operation>

<operation id="693" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32">
<![CDATA[
:16  %p_Val2_5 = bitcast float %x_assign_4 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="694" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="31" op_0_bw="32">
<![CDATA[
:17  %trunc_ln368_1 = trunc i32 %p_Val2_5 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln368_1"/></StgValue>
</operation>

<operation id="695" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="23" op_0_bw="32">
<![CDATA[
:18  %trunc_ln257_1 = trunc i32 %p_Val2_5 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln257_1"/></StgValue>
</operation>

<operation id="696" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
:19  %p_Result_12 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_1)

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="697" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32">
<![CDATA[
:20  %absL_1 = bitcast i32 %p_Result_12 to float

]]></Node>
<StgValue><ssdm name="absL_1"/></StgValue>
</operation>

<operation id="698" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32">
<![CDATA[
:21  %p_Val2_6 = bitcast float %x_assign to i32

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="699" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="31" op_0_bw="32">
<![CDATA[
:22  %trunc_ln368_2 = trunc i32 %p_Val2_6 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln368_2"/></StgValue>
</operation>

<operation id="700" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="23" op_0_bw="32">
<![CDATA[
:23  %trunc_ln257_2 = trunc i32 %p_Val2_6 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln257_2"/></StgValue>
</operation>

<operation id="701" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
:24  %p_Result_13 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_2)

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="702" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32">
<![CDATA[
:25  %absR_1 = bitcast i32 %p_Result_13 to float

]]></Node>
<StgValue><ssdm name="absR_1"/></StgValue>
</operation>

<operation id="703" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:26  %tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_5, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="704" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:28  %icmp_ln257 = icmp ne i8 %tmp_11, -1

]]></Node>
<StgValue><ssdm name="icmp_ln257"/></StgValue>
</operation>

<operation id="705" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:29  %icmp_ln257_1 = icmp eq i23 %trunc_ln257_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln257_1"/></StgValue>
</operation>

<operation id="706" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:30  %or_ln257 = or i1 %icmp_ln257_1, %icmp_ln257

]]></Node>
<StgValue><ssdm name="or_ln257"/></StgValue>
</operation>

<operation id="707" st_id="108" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_13 = fcmp olt float %absL_1, %thresh_1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="708" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:38  %tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_6, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="709" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:39  %icmp_ln257_4 = icmp ne i8 %tmp_14, -1

]]></Node>
<StgValue><ssdm name="icmp_ln257_4"/></StgValue>
</operation>

<operation id="710" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:40  %icmp_ln257_5 = icmp eq i23 %trunc_ln257_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln257_5"/></StgValue>
</operation>

<operation id="711" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:41  %or_ln257_2 = or i1 %icmp_ln257_5, %icmp_ln257_4

]]></Node>
<StgValue><ssdm name="or_ln257_2"/></StgValue>
</operation>

<operation id="712" st_id="108" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_16 = fcmp olt float %absR_1, %thresh_1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="713" st_id="108" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_18 = fcmp olt float %x_assign_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="714" st_id="108" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_20 = fcmp olt float %x_assign, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="715" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:34  %and_ln257 = and i1 %or_ln257, %or_ln257_1

]]></Node>
<StgValue><ssdm name="and_ln257"/></StgValue>
</operation>

<operation id="716" st_id="109" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_13 = fcmp olt float %absL_1, %thresh_1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="717" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:36  %and_ln257_1 = and i1 %and_ln257, %tmp_13

]]></Node>
<StgValue><ssdm name="and_ln257_1"/></StgValue>
</operation>

<operation id="718" st_id="109" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:37  %monitorDstL_1 = select i1 %and_ln257_1, float %absL_1, float %thresh_1

]]></Node>
<StgValue><ssdm name="monitorDstL_1"/></StgValue>
</operation>

<operation id="719" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:42  %and_ln257_2 = and i1 %or_ln257_2, %or_ln257_1

]]></Node>
<StgValue><ssdm name="and_ln257_2"/></StgValue>
</operation>

<operation id="720" st_id="109" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_16 = fcmp olt float %absR_1, %thresh_1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="721" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:44  %and_ln257_3 = and i1 %and_ln257_2, %tmp_16

]]></Node>
<StgValue><ssdm name="and_ln257_3"/></StgValue>
</operation>

<operation id="722" st_id="109" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:45  %monitorDstR_1 = select i1 %and_ln257_3, float %absR_1, float %thresh_1

]]></Node>
<StgValue><ssdm name="monitorDstR_1"/></StgValue>
</operation>

<operation id="723" st_id="109" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_18 = fcmp olt float %x_assign_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="724" st_id="109" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_20 = fcmp olt float %x_assign, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="725" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:47  %and_ln11 = and i1 %or_ln257, %tmp_18

]]></Node>
<StgValue><ssdm name="and_ln11"/></StgValue>
</operation>

<operation id="726" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32">
<![CDATA[
:48  %bitcast_ln11 = bitcast float %monitorDstL_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln11"/></StgValue>
</operation>

<operation id="727" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %xor_ln11 = xor i32 %bitcast_ln11, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln11"/></StgValue>
</operation>

<operation id="728" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32">
<![CDATA[
:50  %bitcast_ln11_1 = bitcast i32 %xor_ln11 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln11_1"/></StgValue>
</operation>

<operation id="729" st_id="110" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:51  %dst_l = select i1 %and_ln11, float %bitcast_ln11_1, float %monitorDstL_1

]]></Node>
<StgValue><ssdm name="dst_l"/></StgValue>
</operation>

<operation id="730" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:53  %and_ln12 = and i1 %or_ln257_2, %tmp_20

]]></Node>
<StgValue><ssdm name="and_ln12"/></StgValue>
</operation>

<operation id="731" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32">
<![CDATA[
:54  %bitcast_ln12 = bitcast float %monitorDstR_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln12"/></StgValue>
</operation>

<operation id="732" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55  %xor_ln12 = xor i32 %bitcast_ln12, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln12"/></StgValue>
</operation>

<operation id="733" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32">
<![CDATA[
:56  %bitcast_ln12_1 = bitcast i32 %xor_ln12 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln12_1"/></StgValue>
</operation>

<operation id="734" st_id="110" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:57  %dst_r = select i1 %and_ln12, float %bitcast_ln12_1, float %monitorDstR_1

]]></Node>
<StgValue><ssdm name="dst_r"/></StgValue>
</operation>

<operation id="735" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:58  switch i2 %trunc_ln228, label %branch31 [
    i2 0, label %branch28
    i2 1, label %branch29
    i2 -2, label %branch30
  ]

]]></Node>
<StgValue><ssdm name="switch_ln228"/></StgValue>
</operation>

<operation id="736" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln228" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
branch30:0  br label %branch28

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>

<operation id="737" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln228" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0">
<![CDATA[
branch29:0  br label %branch28

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>

<operation id="738" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln228" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
branch31:0  br label %branch28

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="739" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
branch28:0  %dstDatas_l_3_1 = phi float [ %dst_l, %branch31 ], [ %dstDatas_l_3_0, %branch30 ], [ %dstDatas_l_3_0, %branch29 ], [ %dstDatas_l_3_0, %2 ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_3_1"/></StgValue>
</operation>

<operation id="740" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
branch28:1  %dstDatas_l_2_1 = phi float [ %dstDatas_l_2_0, %branch31 ], [ %dst_l, %branch30 ], [ %dstDatas_l_2_0, %branch29 ], [ %dstDatas_l_2_0, %2 ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_2_1"/></StgValue>
</operation>

<operation id="741" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
branch28:2  %dstDatas_l_1_1 = phi float [ %dstDatas_l_1_0, %branch31 ], [ %dstDatas_l_1_0, %branch30 ], [ %dst_l, %branch29 ], [ %dstDatas_l_1_0, %2 ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_1_1"/></StgValue>
</operation>

<operation id="742" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
branch28:3  %dstDatas_l_0_1 = phi float [ %dstDatas_l_0_0, %branch31 ], [ %dstDatas_l_0_0, %branch30 ], [ %dstDatas_l_0_0, %branch29 ], [ %dst_l, %2 ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_0_1"/></StgValue>
</operation>

<operation id="743" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch28:4  switch i2 %trunc_ln228, label %branch55 [
    i2 0, label %branch28.branch36.backedge_crit_edge
    i2 1, label %branch53
    i2 -2, label %branch54
  ]

]]></Node>
<StgValue><ssdm name="switch_ln228"/></StgValue>
</operation>

<operation id="744" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln228" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch54:0  store float %dst_r, float* %dstDatas_3_r_2

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="745" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln228" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0">
<![CDATA[
branch54:1  br label %branch36.backedge

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>

<operation id="746" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln228" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch53:0  store float %dst_r, float* %dstDatas_3_r_1

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="747" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln228" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %branch36.backedge

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>

<operation id="748" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch28.branch36.backedge_crit_edge:0  store float %dst_r, float* %dstDatas_3_r

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="749" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0">
<![CDATA[
branch28.branch36.backedge_crit_edge:1  br label %branch36.backedge

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>

<operation id="750" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln228" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch55:0  store float %dst_r, float* %dstDatas_3_r_3

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="751" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln228" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0">
<![CDATA[
branch55:1  br label %branch36.backedge

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="752" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
branch12:0  %dstDatas_l_3_5 = phi float [ %dstDatas_0_l_5, %branch15 ], [ %dstDatas_l_3_0, %branch14 ], [ %dstDatas_l_3_0, %branch13 ], [ %dstDatas_l_3_0, %6 ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_3_5"/></StgValue>
</operation>

<operation id="753" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
branch12:1  %dstDatas_l_2_5 = phi float [ %dstDatas_l_2_0, %branch15 ], [ %dstDatas_0_l_5, %branch14 ], [ %dstDatas_l_2_0, %branch13 ], [ %dstDatas_l_2_0, %6 ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_2_5"/></StgValue>
</operation>

<operation id="754" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
branch12:2  %dstDatas_l_1_5 = phi float [ %dstDatas_l_1_0, %branch15 ], [ %dstDatas_l_1_0, %branch14 ], [ %dstDatas_0_l_5, %branch13 ], [ %dstDatas_l_1_0, %6 ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_1_5"/></StgValue>
</operation>

<operation id="755" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
branch12:3  %dstDatas_l_0_5 = phi float [ %dstDatas_l_0_0, %branch15 ], [ %dstDatas_l_0_0, %branch14 ], [ %dstDatas_l_0_0, %branch13 ], [ %dstDatas_0_l_5, %6 ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_0_5"/></StgValue>
</operation>

<operation id="756" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch12:4  %srcDatas_r_0_load_4 = load float* @srcDatas_r_0, align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_0_load_4"/></StgValue>
</operation>

<operation id="757" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32">
<![CDATA[
branch12:5  %srcDatas_r_1_load_4 = load float* @srcDatas_r_1, align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_1_load_4"/></StgValue>
</operation>

<operation id="758" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32">
<![CDATA[
branch12:6  %srcDatas_r_2_load_4 = load float* @srcDatas_r_2, align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_2_load_4"/></StgValue>
</operation>

<operation id="759" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32">
<![CDATA[
branch12:7  %srcDatas_r_3_load_4 = load float* @srcDatas_r_3, align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_3_load_4"/></StgValue>
</operation>

<operation id="760" st_id="112" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
branch12:8  %dstDatas_0_r_5 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %srcDatas_r_0_load_4, float %srcDatas_r_1_load_4, float %srcDatas_r_2_load_4, float %srcDatas_r_3_load_4, i2 %trunc_ln241)

]]></Node>
<StgValue><ssdm name="dstDatas_0_r_5"/></StgValue>
</operation>

<operation id="761" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch12:9  switch i2 %trunc_ln241, label %branch39 [
    i2 0, label %branch12.branch36.backedge_crit_edge
    i2 1, label %branch37
    i2 -2, label %branch38
  ]

]]></Node>
<StgValue><ssdm name="switch_ln242"/></StgValue>
</operation>

<operation id="762" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln241" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch38:0  store float %dstDatas_0_r_5, float* %dstDatas_3_r_2

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="763" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln241" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %branch36.backedge

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="764" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch37:0  store float %dstDatas_0_r_5, float* %dstDatas_3_r_1

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="765" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %branch36.backedge

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="766" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch12.branch36.backedge_crit_edge:0  store float %dstDatas_0_r_5, float* %dstDatas_3_r

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="767" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0">
<![CDATA[
branch12.branch36.backedge_crit_edge:1  br label %branch36.backedge

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="768" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln241" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch39:0  store float %dstDatas_0_r_5, float* %dstDatas_3_r_3

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="769" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln241" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %branch36.backedge

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="770" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:0  %dstDatas_3_r_3_load = load float* %dstDatas_3_r_3

]]></Node>
<StgValue><ssdm name="dstDatas_3_r_3_load"/></StgValue>
</operation>

<operation id="771" st_id="113" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %floatDstL = fmul float %dstDatas_l_3_0, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatDstL"/></StgValue>
</operation>

<operation id="772" st_id="113" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2  %floatDstR = fmul float %dstDatas_3_r_3_load, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatDstR"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="773" st_id="114" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %floatDstL = fmul float %dstDatas_l_3_0, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatDstL"/></StgValue>
</operation>

<operation id="774" st_id="114" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2  %floatDstR = fmul float %dstDatas_3_r_3_load, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatDstR"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="775" st_id="115" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %floatDstL = fmul float %dstDatas_l_3_0, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatDstL"/></StgValue>
</operation>

<operation id="776" st_id="115" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2  %floatDstR = fmul float %dstDatas_3_r_3_load, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatDstR"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="777" st_id="116" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2  %floatDstR = fmul float %dstDatas_3_r_3_load, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatDstR"/></StgValue>
</operation>

<operation id="778" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:3  %reg_V = bitcast float %floatDstL to i32

]]></Node>
<StgValue><ssdm name="reg_V"/></StgValue>
</operation>

<operation id="779" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="31" op_0_bw="32">
<![CDATA[
_ifconv:4  %trunc_ln262 = trunc i32 %reg_V to i31

]]></Node>
<StgValue><ssdm name="trunc_ln262"/></StgValue>
</operation>

<operation id="780" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:5  %p_Result_18 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="781" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:6  %p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %reg_V, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="782" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:7  %exp_V = zext i8 %p_Result_s to i9

]]></Node>
<StgValue><ssdm name="exp_V"/></StgValue>
</operation>

<operation id="783" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:8  %trunc_ln270 = trunc i32 %reg_V to i23

]]></Node>
<StgValue><ssdm name="trunc_ln270"/></StgValue>
</operation>

<operation id="784" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:10  %icmp_ln278 = icmp eq i31 %trunc_ln262, 0

]]></Node>
<StgValue><ssdm name="icmp_ln278"/></StgValue>
</operation>

<operation id="785" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:11  %sh_amt = sub i9 150, %exp_V

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="786" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:13  %icmp_ln282 = icmp eq i8 %p_Result_s, -106

]]></Node>
<StgValue><ssdm name="icmp_ln282"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="787" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
_ifconv:9  %tmp_2 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="788" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="24" op_0_bw="9">
<![CDATA[
_ifconv:12  %sext_ln281 = sext i9 %sh_amt to i24

]]></Node>
<StgValue><ssdm name="sext_ln281"/></StgValue>
</operation>

<operation id="789" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:14  %icmp_ln284 = icmp sgt i9 %sh_amt, 0

]]></Node>
<StgValue><ssdm name="icmp_ln284"/></StgValue>
</operation>

<operation id="790" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:15  %icmp_ln285 = icmp slt i9 %sh_amt, 25

]]></Node>
<StgValue><ssdm name="icmp_ln285"/></StgValue>
</operation>

<operation id="791" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:16  %sh_amt_1 = sub i9 0, %sh_amt

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="792" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:18  %icmp_ln295 = icmp slt i9 %sh_amt_1, 24

]]></Node>
<StgValue><ssdm name="icmp_ln295"/></StgValue>
</operation>

<operation id="793" st_id="117" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:19  %lshr_ln286 = lshr i24 %tmp_2, %sext_ln281

]]></Node>
<StgValue><ssdm name="lshr_ln286"/></StgValue>
</operation>

<operation id="794" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:24  %or_ln282 = or i1 %icmp_ln278, %icmp_ln282

]]></Node>
<StgValue><ssdm name="or_ln282"/></StgValue>
</operation>

<operation id="795" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:25  %xor_ln282 = xor i1 %or_ln282, true

]]></Node>
<StgValue><ssdm name="xor_ln282"/></StgValue>
</operation>

<operation id="796" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:26  %and_ln284 = and i1 %icmp_ln284, %xor_ln282

]]></Node>
<StgValue><ssdm name="and_ln284"/></StgValue>
</operation>

<operation id="797" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:27  %and_ln285 = and i1 %and_ln284, %icmp_ln285

]]></Node>
<StgValue><ssdm name="and_ln285"/></StgValue>
</operation>

<operation id="798" st_id="117" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:28  %select_ln285 = select i1 %and_ln285, i24 %lshr_ln286, i24 0

]]></Node>
<StgValue><ssdm name="select_ln285"/></StgValue>
</operation>

<operation id="799" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:29  %or_ln284 = or i1 %or_ln282, %icmp_ln284

]]></Node>
<StgValue><ssdm name="or_ln284"/></StgValue>
</operation>

<operation id="800" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:30  %xor_ln284 = xor i1 %or_ln284, true

]]></Node>
<StgValue><ssdm name="xor_ln284"/></StgValue>
</operation>

<operation id="801" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:31  %and_ln295 = and i1 %icmp_ln295, %xor_ln284

]]></Node>
<StgValue><ssdm name="and_ln295"/></StgValue>
</operation>

<operation id="802" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:42  %reg_V_1 = bitcast float %floatDstR to i32

]]></Node>
<StgValue><ssdm name="reg_V_1"/></StgValue>
</operation>

<operation id="803" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="31" op_0_bw="32">
<![CDATA[
_ifconv:43  %trunc_ln262_1 = trunc i32 %reg_V_1 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln262_1"/></StgValue>
</operation>

<operation id="804" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:44  %p_Result_19 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V_1, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_19"/></StgValue>
</operation>

<operation id="805" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:45  %p_Result_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %reg_V_1, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="806" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:46  %exp_V_1 = zext i8 %p_Result_4 to i9

]]></Node>
<StgValue><ssdm name="exp_V_1"/></StgValue>
</operation>

<operation id="807" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:47  %trunc_ln270_1 = trunc i32 %reg_V_1 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln270_1"/></StgValue>
</operation>

<operation id="808" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:49  %icmp_ln278_1 = icmp eq i31 %trunc_ln262_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln278_1"/></StgValue>
</operation>

<operation id="809" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:50  %sh_amt_2 = sub i9 150, %exp_V_1

]]></Node>
<StgValue><ssdm name="sh_amt_2"/></StgValue>
</operation>

<operation id="810" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:52  %icmp_ln282_1 = icmp eq i8 %p_Result_4, -106

]]></Node>
<StgValue><ssdm name="icmp_ln282_1"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="811" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln295" val="1"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:17  %sext_ln294 = sext i9 %sh_amt_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln294"/></StgValue>
</operation>

<operation id="812" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:20  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="813" st_id="118" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:21  %select_ln288 = select i1 %tmp_6, i24 -1, i24 0

]]></Node>
<StgValue><ssdm name="select_ln288"/></StgValue>
</operation>

<operation id="814" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln295" val="1"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="24" op_0_bw="32">
<![CDATA[
_ifconv:22  %sext_ln294cast = trunc i32 %sext_ln294 to i24

]]></Node>
<StgValue><ssdm name="sext_ln294cast"/></StgValue>
</operation>

<operation id="815" st_id="118" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln295" val="1"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:23  %shl_ln297 = shl i24 %tmp_2, %sext_ln294cast

]]></Node>
<StgValue><ssdm name="shl_ln297"/></StgValue>
</operation>

<operation id="816" st_id="118" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:32  %select_ln295 = select i1 %and_ln295, i24 %shl_ln297, i24 %select_ln285

]]></Node>
<StgValue><ssdm name="select_ln295"/></StgValue>
</operation>

<operation id="817" st_id="118" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:33  %select_ln278 = select i1 %icmp_ln278, i24 0, i24 %select_ln295

]]></Node>
<StgValue><ssdm name="select_ln278"/></StgValue>
</operation>

<operation id="818" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:34  %xor_ln285 = xor i1 %icmp_ln285, true

]]></Node>
<StgValue><ssdm name="xor_ln285"/></StgValue>
</operation>

<operation id="819" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:35  %and_ln285_1 = and i1 %and_ln284, %xor_ln285

]]></Node>
<StgValue><ssdm name="and_ln285_1"/></StgValue>
</operation>

<operation id="820" st_id="118" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:36  %select_ln285_1 = select i1 %and_ln285_1, i24 %select_ln288, i24 %select_ln278

]]></Node>
<StgValue><ssdm name="select_ln285_1"/></StgValue>
</operation>

<operation id="821" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:37  %xor_ln278 = xor i1 %icmp_ln278, true

]]></Node>
<StgValue><ssdm name="xor_ln278"/></StgValue>
</operation>

<operation id="822" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:38  %and_ln282 = and i1 %icmp_ln282, %xor_ln278

]]></Node>
<StgValue><ssdm name="and_ln282"/></StgValue>
</operation>

<operation id="823" st_id="118" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:39  %select_ln282 = select i1 %and_ln282, i24 %tmp_2, i24 %select_ln285_1

]]></Node>
<StgValue><ssdm name="select_ln282"/></StgValue>
</operation>

<operation id="824" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
_ifconv:48  %tmp_s = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270_1)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="825" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="24" op_0_bw="9">
<![CDATA[
_ifconv:51  %sext_ln281_1 = sext i9 %sh_amt_2 to i24

]]></Node>
<StgValue><ssdm name="sext_ln281_1"/></StgValue>
</operation>

<operation id="826" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:53  %icmp_ln284_1 = icmp sgt i9 %sh_amt_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln284_1"/></StgValue>
</operation>

<operation id="827" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:54  %icmp_ln285_1 = icmp slt i9 %sh_amt_2, 25

]]></Node>
<StgValue><ssdm name="icmp_ln285_1"/></StgValue>
</operation>

<operation id="828" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:55  %sh_amt_3 = sub i9 0, %sh_amt_2

]]></Node>
<StgValue><ssdm name="sh_amt_3"/></StgValue>
</operation>

<operation id="829" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:57  %icmp_ln295_1 = icmp slt i9 %sh_amt_3, 24

]]></Node>
<StgValue><ssdm name="icmp_ln295_1"/></StgValue>
</operation>

<operation id="830" st_id="118" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:58  %lshr_ln286_1 = lshr i24 %tmp_s, %sext_ln281_1

]]></Node>
<StgValue><ssdm name="lshr_ln286_1"/></StgValue>
</operation>

<operation id="831" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:63  %or_ln282_1 = or i1 %icmp_ln278_1, %icmp_ln282_1

]]></Node>
<StgValue><ssdm name="or_ln282_1"/></StgValue>
</operation>

<operation id="832" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:64  %xor_ln282_1 = xor i1 %or_ln282_1, true

]]></Node>
<StgValue><ssdm name="xor_ln282_1"/></StgValue>
</operation>

<operation id="833" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:65  %and_ln284_1 = and i1 %icmp_ln284_1, %xor_ln282_1

]]></Node>
<StgValue><ssdm name="and_ln284_1"/></StgValue>
</operation>

<operation id="834" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:66  %and_ln285_2 = and i1 %and_ln284_1, %icmp_ln285_1

]]></Node>
<StgValue><ssdm name="and_ln285_2"/></StgValue>
</operation>

<operation id="835" st_id="118" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:67  %select_ln285_2 = select i1 %and_ln285_2, i24 %lshr_ln286_1, i24 0

]]></Node>
<StgValue><ssdm name="select_ln285_2"/></StgValue>
</operation>

<operation id="836" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:68  %or_ln284_1 = or i1 %or_ln282_1, %icmp_ln284_1

]]></Node>
<StgValue><ssdm name="or_ln284_1"/></StgValue>
</operation>

<operation id="837" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:69  %xor_ln284_1 = xor i1 %or_ln284_1, true

]]></Node>
<StgValue><ssdm name="xor_ln284_1"/></StgValue>
</operation>

<operation id="838" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:70  %and_ln295_1 = and i1 %icmp_ln295_1, %xor_ln284_1

]]></Node>
<StgValue><ssdm name="and_ln295_1"/></StgValue>
</operation>

<operation id="839" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:81  %ret_V_1 = add i31 2, %zext_ln215

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="840" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:40  %sub_ln461 = sub i24 0, %select_ln282

]]></Node>
<StgValue><ssdm name="sub_ln461"/></StgValue>
</operation>

<operation id="841" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:41  %select_ln303 = select i1 %p_Result_18, i24 %sub_ln461, i24 %select_ln282

]]></Node>
<StgValue><ssdm name="select_ln303"/></StgValue>
</operation>

<operation id="842" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln295_1" val="1"/>
<literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:56  %sext_ln294_1 = sext i9 %sh_amt_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln294_1"/></StgValue>
</operation>

<operation id="843" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:59  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="844" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:60  %select_ln288_1 = select i1 %tmp_9, i24 -1, i24 0

]]></Node>
<StgValue><ssdm name="select_ln288_1"/></StgValue>
</operation>

<operation id="845" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln295_1" val="1"/>
<literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="24" op_0_bw="32">
<![CDATA[
_ifconv:61  %sext_ln294_1cast = trunc i32 %sext_ln294_1 to i24

]]></Node>
<StgValue><ssdm name="sext_ln294_1cast"/></StgValue>
</operation>

<operation id="846" st_id="119" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln295_1" val="1"/>
<literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:62  %shl_ln297_1 = shl i24 %tmp_s, %sext_ln294_1cast

]]></Node>
<StgValue><ssdm name="shl_ln297_1"/></StgValue>
</operation>

<operation id="847" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:71  %select_ln295_1 = select i1 %and_ln295_1, i24 %shl_ln297_1, i24 %select_ln285_2

]]></Node>
<StgValue><ssdm name="select_ln295_1"/></StgValue>
</operation>

<operation id="848" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:72  %select_ln278_1 = select i1 %icmp_ln278_1, i24 0, i24 %select_ln295_1

]]></Node>
<StgValue><ssdm name="select_ln278_1"/></StgValue>
</operation>

<operation id="849" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:73  %xor_ln285_1 = xor i1 %icmp_ln285_1, true

]]></Node>
<StgValue><ssdm name="xor_ln285_1"/></StgValue>
</operation>

<operation id="850" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:74  %and_ln285_3 = and i1 %and_ln284_1, %xor_ln285_1

]]></Node>
<StgValue><ssdm name="and_ln285_3"/></StgValue>
</operation>

<operation id="851" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:75  %select_ln285_3 = select i1 %and_ln285_3, i24 %select_ln288_1, i24 %select_ln278_1

]]></Node>
<StgValue><ssdm name="select_ln285_3"/></StgValue>
</operation>

<operation id="852" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:76  %xor_ln278_1 = xor i1 %icmp_ln278_1, true

]]></Node>
<StgValue><ssdm name="xor_ln278_1"/></StgValue>
</operation>

<operation id="853" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:77  %and_ln282_1 = and i1 %icmp_ln282_1, %xor_ln278_1

]]></Node>
<StgValue><ssdm name="and_ln282_1"/></StgValue>
</operation>

<operation id="854" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:78  %select_ln282_1 = select i1 %and_ln282_1, i24 %tmp_s, i24 %select_ln285_3

]]></Node>
<StgValue><ssdm name="select_ln282_1"/></StgValue>
</operation>

<operation id="855" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="31">
<![CDATA[
_ifconv:82  %zext_ln544_2 = zext i31 %ret_V_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_2"/></StgValue>
</operation>

<operation id="856" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
_ifconv:84  %physMemPtr_V_addr_2 = getelementptr i32* %physMemPtr_V, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_2"/></StgValue>
</operation>

<operation id="857" st_id="119" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:85  %physMemPtr_V_addr_3_s = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %physMemPtr_V_addr_2, i32 2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_3_s"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="858" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:79  %sub_ln461_1 = sub i24 0, %select_ln282_1

]]></Node>
<StgValue><ssdm name="sub_ln461_1"/></StgValue>
</operation>

<operation id="859" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:80  %select_ln303_1 = select i1 %p_Result_19, i24 %sub_ln461_1, i24 %select_ln282_1

]]></Node>
<StgValue><ssdm name="select_ln303_1"/></StgValue>
</operation>

<operation id="860" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="24">
<![CDATA[
_ifconv:83  %sext_ln214 = sext i24 %select_ln303 to i32

]]></Node>
<StgValue><ssdm name="sext_ln214"/></StgValue>
</operation>

<operation id="861" st_id="120" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="32" op_7_bw="1" op_8_bw="32" op_9_bw="32">
<![CDATA[
_ifconv:86  call void @_ssdm_op_Write.m_axi.i32P(i32* %physMemPtr_V_addr_2, i32 %sext_ln214, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln252"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="862" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="24">
<![CDATA[
_ifconv:87  %sext_ln214_1 = sext i24 %select_ln303_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln214_1"/></StgValue>
</operation>

<operation id="863" st_id="121" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="1" op_6_bw="32" op_7_bw="1" op_8_bw="32" op_9_bw="32">
<![CDATA[
_ifconv:88  call void @_ssdm_op_Write.m_axi.i32P(i32* %physMemPtr_V_addr_2, i32 %sext_ln214_1, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln253"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="864" st_id="122" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ifconv:89  %physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_3_1"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="865" st_id="123" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ifconv:89  %physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_3_1"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="866" st_id="124" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ifconv:89  %physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_3_1"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="867" st_id="125" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ifconv:89  %physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_3_1"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="868" st_id="126" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ifconv:89  %physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_3_1"/></StgValue>
</operation>

<operation id="869" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:90  br label %7

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="870" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %t_V_1 = phi i2 [ 0, %_ifconv ], [ %stageIndex_V_1, %9 ]

]]></Node>
<StgValue><ssdm name="t_V_1"/></StgValue>
</operation>

<operation id="871" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln887_1 = icmp eq i2 %t_V_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln887_1"/></StgValue>
</operation>

<operation id="872" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="873" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %stageIndex_V_1 = add i2 %t_V_1, 1

]]></Node>
<StgValue><ssdm name="stageIndex_V_1"/></StgValue>
</operation>

<operation id="874" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln887_1, label %10, label %8

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="875" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %t_V_1, label %branch10 [
    i2 0, label %branch8
    i2 1, label %branch9
  ]

]]></Node>
<StgValue><ssdm name="switch_ln257"/></StgValue>
</operation>

<operation id="876" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
<literal name="t_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0">
<![CDATA[
branch9:0  br label %branch8

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="877" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
<literal name="t_V_1" val="!0"/>
<literal name="t_V_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0">
<![CDATA[
branch10:0  br label %branch8

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="878" st_id="127" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorSrcL, float %floatSrcL)

]]></Node>
<StgValue><ssdm name="write_ln262"/></StgValue>
</operation>

<operation id="879" st_id="127" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorSrcR, float %floatSrcR)

]]></Node>
<StgValue><ssdm name="write_ln263"/></StgValue>
</operation>

<operation id="880" st_id="127" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorDstL, float %floatDstL)

]]></Node>
<StgValue><ssdm name="write_ln264"/></StgValue>
</operation>

<operation id="881" st_id="127" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorDstR, float %floatDstR)

]]></Node>
<StgValue><ssdm name="write_ln265"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="882" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
branch8:0  %phi_ln257 = phi float [ %dstDatas_l_1_0, %branch9 ], [ %dstDatas_l_2_0, %branch10 ], [ %dstDatas_l_0_0, %8 ]

]]></Node>
<StgValue><ssdm name="phi_ln257"/></StgValue>
</operation>

<operation id="883" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32">
<![CDATA[
branch8:1  %dstDatas_3_r_load = load float* %dstDatas_3_r

]]></Node>
<StgValue><ssdm name="dstDatas_3_r_load"/></StgValue>
</operation>

<operation id="884" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32">
<![CDATA[
branch8:2  %dstDatas_3_r_1_load = load float* %dstDatas_3_r_1

]]></Node>
<StgValue><ssdm name="dstDatas_3_r_1_load"/></StgValue>
</operation>

<operation id="885" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32">
<![CDATA[
branch8:3  %dstDatas_3_r_2_load = load float* %dstDatas_3_r_2

]]></Node>
<StgValue><ssdm name="dstDatas_3_r_2_load"/></StgValue>
</operation>

<operation id="886" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch8:4  %icmp_ln258 = icmp eq i2 %t_V_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln258"/></StgValue>
</operation>

<operation id="887" st_id="128" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch8:5  %select_ln258 = select i1 %icmp_ln258, float %dstDatas_3_r_load, float %dstDatas_3_r_2_load

]]></Node>
<StgValue><ssdm name="select_ln258"/></StgValue>
</operation>

<operation id="888" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch8:6  %icmp_ln258_1 = icmp eq i2 %t_V_1, 1

]]></Node>
<StgValue><ssdm name="icmp_ln258_1"/></StgValue>
</operation>

<operation id="889" st_id="128" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch8:7  %select_ln258_1 = select i1 %icmp_ln258_1, float %dstDatas_3_r_1_load, float %select_ln258

]]></Node>
<StgValue><ssdm name="select_ln258_1"/></StgValue>
</operation>

<operation id="890" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch8:8  switch i2 %t_V_1, label %branch7 [
    i2 0, label %branch5
    i2 1, label %branch6
  ]

]]></Node>
<StgValue><ssdm name="switch_ln257"/></StgValue>
</operation>

<operation id="891" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch6:0  store float %phi_ln257, float* @srcDatas_l_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="892" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch6:1  store float %select_ln258_1, float* @srcDatas_r_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln258"/></StgValue>
</operation>

<operation id="893" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0">
<![CDATA[
branch6:2  br label %9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="894" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:0  store float %phi_ln257, float* @srcDatas_l_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="895" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:1  store float %select_ln258_1, float* @srcDatas_r_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln258"/></StgValue>
</operation>

<operation id="896" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0">
<![CDATA[
branch5:2  br label %9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="897" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_V_1" val="!0"/>
<literal name="t_V_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7:0  store float %phi_ln257, float* @srcDatas_l_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="898" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_V_1" val="!0"/>
<literal name="t_V_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7:1  store float %select_ln258_1, float* @srcDatas_r_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln258"/></StgValue>
</operation>

<operation id="899" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_V_1" val="!0"/>
<literal name="t_V_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0">
<![CDATA[
branch7:2  br label %9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="900" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %7

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="901" st_id="129" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorSrcL, float %floatSrcL)

]]></Node>
<StgValue><ssdm name="write_ln262"/></StgValue>
</operation>

<operation id="902" st_id="129" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorSrcR, float %floatSrcR)

]]></Node>
<StgValue><ssdm name="write_ln263"/></StgValue>
</operation>

<operation id="903" st_id="129" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorDstL, float %floatDstL)

]]></Node>
<StgValue><ssdm name="write_ln264"/></StgValue>
</operation>

<operation id="904" st_id="129" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorDstR, float %floatDstR)

]]></Node>
<StgValue><ssdm name="write_ln265"/></StgValue>
</operation>

<operation id="905" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln266"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="906" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge:0  %readyRch_flag_1 = phi i1 [ false, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ true, %10 ], [ %lrclk_read, %0 ]

]]></Node>
<StgValue><ssdm name="readyRch_flag_1"/></StgValue>
</operation>

<operation id="907" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge:1  %readyRch_new_1 = phi i1 [ undef, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ false, %10 ], [ true, %0 ]

]]></Node>
<StgValue><ssdm name="readyRch_new_1"/></StgValue>
</operation>

<operation id="908" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge:2  %readyLch_flag_1 = phi i1 [ false, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ true, %10 ], [ %xor_ln193, %0 ]

]]></Node>
<StgValue><ssdm name="readyLch_flag_1"/></StgValue>
</operation>

<operation id="909" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge:3  br i1 %readyLch_flag_1, label %mergeST155, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new156

]]></Node>
<StgValue><ssdm name="br_ln193"/></StgValue>
</operation>

<operation id="910" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readyLch_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
mergeST155:0  store i1 %readyRch_new_1, i1* @readyLch, align 1

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="911" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readyLch_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0">
<![CDATA[
mergeST155:1  br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new156

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="912" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new156:0  br i1 %readyRch_flag_1, label %mergeST, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>

<operation id="913" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readyRch_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
mergeST:0  store i1 %readyRch_new_1, i1* @readyRch, align 1

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="914" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readyRch_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="0">
<![CDATA[
mergeST:1  br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="915" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln266"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
