--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
spi_slave_new_wrapper.twr -v 30 -l 30 spi_slave_new_wrapper_routed.ncd
spi_slave_new_wrapper.pcf

Design file:              spi_slave_new_wrapper_routed.ncd
Physical constraint file: spi_slave_new_wrapper.pcf
Device,package,speed:     xc3s400,tq144,-4 (PRODUCTION 1.39 2012-07-09)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock SCK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
SS          |    4.183(R)|   -0.686(R)|SCK_BUFGP         |   0.000|
reset       |    8.752(R)|   -4.341(R)|SCK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
adc_data[0] |    2.475(R)|   -0.569(R)|clk_adc_OBUF      |   0.000|
adc_data[1] |    2.669(R)|   -0.725(R)|clk_adc_OBUF      |   0.000|
adc_data[2] |    2.612(R)|    0.567(R)|clk_adc_OBUF      |   0.000|
adc_data[3] |    2.257(R)|    0.750(R)|clk_adc_OBUF      |   0.000|
adc_data[4] |    3.036(R)|    0.525(R)|clk_adc_OBUF      |   0.000|
adc_data[5] |    2.051(R)|    0.558(R)|clk_adc_OBUF      |   0.000|
adc_data[6] |    1.999(R)|    0.826(R)|clk_adc_OBUF      |   0.000|
adc_data[7] |    1.302(R)|    0.750(R)|clk_adc_OBUF      |   0.000|
adc_data[8] |    3.081(R)|   -0.067(R)|clk_adc_OBUF      |   0.000|
adc_data[9] |    1.681(R)|    0.731(R)|clk_adc_OBUF      |   0.000|
------------+------------+------------+------------------+--------+

Clock SCK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
MISO        |   14.436(R)|SCK_BUFGP         |   0.000|
a[0]        |    9.837(F)|SCK_BUFGP         |   0.000|
a[1]        |   10.883(F)|SCK_BUFGP         |   0.000|
d[0]        |   13.248(R)|SCK_BUFGP         |   0.000|
            |   11.849(F)|SCK_BUFGP         |   0.000|
d[1]        |   14.090(R)|SCK_BUFGP         |   0.000|
            |   12.331(F)|SCK_BUFGP         |   0.000|
d[2]        |   13.557(R)|SCK_BUFGP         |   0.000|
            |   12.205(F)|SCK_BUFGP         |   0.000|
d[3]        |   12.751(R)|SCK_BUFGP         |   0.000|
            |   11.447(F)|SCK_BUFGP         |   0.000|
d[4]        |   12.994(R)|SCK_BUFGP         |   0.000|
            |   11.518(F)|SCK_BUFGP         |   0.000|
d[5]        |   12.985(R)|SCK_BUFGP         |   0.000|
            |   11.509(F)|SCK_BUFGP         |   0.000|
d[6]        |   12.866(R)|SCK_BUFGP         |   0.000|
            |   11.376(F)|SCK_BUFGP         |   0.000|
led[0]      |   11.152(R)|SCK_BUFGP         |   0.000|
led[2]      |   11.028(R)|SCK_BUFGP         |   0.000|
wr          |   10.945(F)|SCK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
led[1]      |   12.017(R)|clk_adc_OBUF      |   0.000|
led[3]      |   10.841(R)|clk_adc_OBUF      |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock SCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SCK            |    7.076|         |         |    2.529|
clk            |    2.599|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SCK            |    3.255|         |         |         |
clk            |    6.396|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk            |clk_adc        |   10.334|
---------------+---------------+---------+


Analysis completed Wed Mar 13 11:23:37 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 150 MB



