Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Mon May  1 16:46:59 2023
| Host         : ece29 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file bowling_game_wrapper_timing_summary_routed.rpt -pb bowling_game_wrapper_timing_summary_routed.pb -rpx bowling_game_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bowling_game_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    83          
TIMING-18  Warning           Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (83)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (171)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (83)
-------------------------
 There are 83 register/latch pins with no clock driven by root clock pin: bowling_game_i/clock_div_60hz_0/U0/inter_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (171)
--------------------------------------------------
 There are 171 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.543        0.000                      0                 1463        0.106        0.000                      0                 1463        3.500        0.000                       0                   331  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.543        0.000                      0                 1463        0.106        0.000                      0                 1463        3.500        0.000                       0                   331  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.543ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 bowling_game_i/controller_0/U0/pixel_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/controller_0/U0/fb_pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.393ns  (logic 2.001ns (27.068%)  route 5.392ns (72.932%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 12.897 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.678     5.346    bowling_game_i/controller_0/U0/clk
    SLICE_X16Y0          FDRE                                         r  bowling_game_i/controller_0/U0/pixel_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y0          FDRE (Prop_fdre_C_Q)         0.518     5.864 r  bowling_game_i/controller_0/U0/pixel_y_reg[3]/Q
                         net (fo=47, routed)          1.208     7.072    bowling_game_i/controller_0/U0/pixel_y_reg[3]
    SLICE_X16Y9          LUT4 (Prop_lut4_I1_O)        0.124     7.196 r  bowling_game_i/controller_0/U0/i__carry_i_8/O
                         net (fo=1, routed)           0.000     7.196    bowling_game_i/controller_0/U0/i__carry_i_8_n_0
    SLICE_X16Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.709 f  bowling_game_i/controller_0/U0/fb_pixel4_inferred__0/i__carry/CO[3]
                         net (fo=3, routed)           1.097     8.806    bowling_game_i/controller_0/U0/fb_pixel440_in
    SLICE_X14Y5          LUT4 (Prop_lut4_I1_O)        0.124     8.930 f  bowling_game_i/controller_0/U0/fb_pixel[2]_i_46/O
                         net (fo=3, routed)           1.282    10.211    bowling_game_i/controller_0/U0/fb_pixel[2]_i_46_n_0
    SLICE_X12Y4          LUT2 (Prop_lut2_I1_O)        0.146    10.357 r  bowling_game_i/controller_0/U0/fb_pixel[2]_i_27/O
                         net (fo=4, routed)           0.534    10.891    bowling_game_i/controller_0/U0/fb_pixel[2]_i_27_n_0
    SLICE_X12Y2          LUT6 (Prop_lut6_I5_O)        0.328    11.219 f  bowling_game_i/controller_0/U0/fb_pixel[0]_i_4/O
                         net (fo=1, routed)           0.567    11.787    bowling_game_i/controller_0/U0/fb_pixel[0]_i_4_n_0
    SLICE_X11Y2          LUT6 (Prop_lut6_I4_O)        0.124    11.911 f  bowling_game_i/controller_0/U0/fb_pixel[0]_i_2/O
                         net (fo=1, routed)           0.704    12.615    bowling_game_i/controller_0/U0/fb_pixel[0]_i_2_n_0
    SLICE_X15Y2          LUT5 (Prop_lut5_I0_O)        0.124    12.739 r  bowling_game_i/controller_0/U0/fb_pixel[0]_i_1/O
                         net (fo=1, routed)           0.000    12.739    bowling_game_i/controller_0/U0/fb_pixel[0]_i_1_n_0
    SLICE_X15Y2          FDRE                                         r  bowling_game_i/controller_0/U0/fb_pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.505    12.897    bowling_game_i/controller_0/U0/clk
    SLICE_X15Y2          FDRE                                         r  bowling_game_i/controller_0/U0/fb_pixel_reg[0]/C
                         clock pessimism              0.391    13.288    
                         clock uncertainty           -0.035    13.253    
    SLICE_X15Y2          FDRE (Setup_fdre_C_D)        0.029    13.282    bowling_game_i/controller_0/U0/fb_pixel_reg[0]
  -------------------------------------------------------------------
                         required time                         13.282    
                         arrival time                         -12.739    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 bowling_game_i/controller_0/U0/pixel_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/controller_0/U0/fb_pixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 2.001ns (27.336%)  route 5.319ns (72.664%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 12.897 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.678     5.346    bowling_game_i/controller_0/U0/clk
    SLICE_X16Y0          FDRE                                         r  bowling_game_i/controller_0/U0/pixel_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y0          FDRE (Prop_fdre_C_Q)         0.518     5.864 r  bowling_game_i/controller_0/U0/pixel_y_reg[3]/Q
                         net (fo=47, routed)          1.208     7.072    bowling_game_i/controller_0/U0/pixel_y_reg[3]
    SLICE_X16Y9          LUT4 (Prop_lut4_I1_O)        0.124     7.196 r  bowling_game_i/controller_0/U0/i__carry_i_8/O
                         net (fo=1, routed)           0.000     7.196    bowling_game_i/controller_0/U0/i__carry_i_8_n_0
    SLICE_X16Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.709 f  bowling_game_i/controller_0/U0/fb_pixel4_inferred__0/i__carry/CO[3]
                         net (fo=3, routed)           1.097     8.806    bowling_game_i/controller_0/U0/fb_pixel440_in
    SLICE_X14Y5          LUT4 (Prop_lut4_I1_O)        0.124     8.930 f  bowling_game_i/controller_0/U0/fb_pixel[2]_i_46/O
                         net (fo=3, routed)           1.282    10.211    bowling_game_i/controller_0/U0/fb_pixel[2]_i_46_n_0
    SLICE_X12Y4          LUT2 (Prop_lut2_I1_O)        0.146    10.357 r  bowling_game_i/controller_0/U0/fb_pixel[2]_i_27/O
                         net (fo=4, routed)           0.835    11.192    bowling_game_i/controller_0/U0/fb_pixel[2]_i_27_n_0
    SLICE_X12Y2          LUT6 (Prop_lut6_I0_O)        0.328    11.520 f  bowling_game_i/controller_0/U0/fb_pixel[1]_i_7/O
                         net (fo=1, routed)           0.475    11.995    bowling_game_i/controller_0/U0/fb_pixel[1]_i_7_n_0
    SLICE_X12Y2          LUT6 (Prop_lut6_I4_O)        0.124    12.119 f  bowling_game_i/controller_0/U0/fb_pixel[1]_i_2/O
                         net (fo=1, routed)           0.423    12.542    bowling_game_i/controller_0/U0/fb_pixel[1]_i_2_n_0
    SLICE_X15Y2          LUT6 (Prop_lut6_I0_O)        0.124    12.666 r  bowling_game_i/controller_0/U0/fb_pixel[1]_i_1/O
                         net (fo=1, routed)           0.000    12.666    bowling_game_i/controller_0/U0/fb_pixel[1]_i_1_n_0
    SLICE_X15Y2          FDRE                                         r  bowling_game_i/controller_0/U0/fb_pixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.505    12.897    bowling_game_i/controller_0/U0/clk
    SLICE_X15Y2          FDRE                                         r  bowling_game_i/controller_0/U0/fb_pixel_reg[1]/C
                         clock pessimism              0.391    13.288    
                         clock uncertainty           -0.035    13.253    
    SLICE_X15Y2          FDRE (Setup_fdre_C_D)        0.031    13.284    bowling_game_i/controller_0/U0/fb_pixel_reg[1]
  -------------------------------------------------------------------
                         required time                         13.284    
                         arrival time                         -12.666    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 bowling_game_i/controller_0/U0/pixel_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/controller_0/U0/fb_pixel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.321ns  (logic 2.632ns (35.950%)  route 4.689ns (64.050%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 12.897 - 8.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.680     5.348    bowling_game_i/controller_0/U0/clk
    SLICE_X15Y1          FDRE                                         r  bowling_game_i/controller_0/U0/pixel_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDRE (Prop_fdre_C_Q)         0.419     5.767 f  bowling_game_i/controller_0/U0/pixel_y_reg[2]/Q
                         net (fo=58, routed)          1.285     7.052    bowling_game_i/controller_0/U0/pixel_y_reg[2]
    SLICE_X13Y9          LUT3 (Prop_lut3_I2_O)        0.297     7.349 r  bowling_game_i/controller_0/U0/i__carry_i_7__9/O
                         net (fo=1, routed)           0.000     7.349    bowling_game_i/controller_0/U0/i__carry_i_7__9_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.899 r  bowling_game_i/controller_0/U0/fb_pixel3_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.899    bowling_game_i/controller_0/U0/fb_pixel3_inferred__2/i__carry_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.170 r  bowling_game_i/controller_0/U0/fb_pixel3_inferred__2/i__carry__0/CO[0]
                         net (fo=1, routed)           0.576     8.746    bowling_game_i/controller_0/U0/fb_pixel370_in
    SLICE_X14Y8          LUT4 (Prop_lut4_I3_O)        0.373     9.119 r  bowling_game_i/controller_0/U0/fb_pixel[2]_i_20/O
                         net (fo=3, routed)           1.187    10.306    bowling_game_i/controller_0/U0/fb_pixel[2]_i_20_n_0
    SLICE_X20Y2          LUT5 (Prop_lut5_I4_O)        0.146    10.452 f  bowling_game_i/controller_0/U0/fb_pixel[1]_i_3/O
                         net (fo=4, routed)           0.529    10.981    bowling_game_i/controller_0/U0/fb_pixel[1]_i_3_n_0
    SLICE_X14Y3          LUT6 (Prop_lut6_I2_O)        0.328    11.309 f  bowling_game_i/controller_0/U0/fb_pixel[2]_i_28/O
                         net (fo=1, routed)           0.295    11.604    bowling_game_i/controller_0/U0/fb_pixel[2]_i_28_n_0
    SLICE_X15Y2          LUT4 (Prop_lut4_I3_O)        0.124    11.728 r  bowling_game_i/controller_0/U0/fb_pixel[2]_i_6/O
                         net (fo=3, routed)           0.818    12.546    bowling_game_i/controller_0/U0/fb_pixel[2]_i_6_n_0
    SLICE_X14Y2          LUT6 (Prop_lut6_I4_O)        0.124    12.670 r  bowling_game_i/controller_0/U0/fb_pixel[2]_i_1/O
                         net (fo=1, routed)           0.000    12.670    bowling_game_i/controller_0/U0/fb_pixel[2]_i_1_n_0
    SLICE_X14Y2          FDRE                                         r  bowling_game_i/controller_0/U0/fb_pixel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.505    12.897    bowling_game_i/controller_0/U0/clk
    SLICE_X14Y2          FDRE                                         r  bowling_game_i/controller_0/U0/fb_pixel_reg[2]/C
                         clock pessimism              0.426    13.323    
                         clock uncertainty           -0.035    13.288    
    SLICE_X14Y2          FDRE (Setup_fdre_C_D)        0.029    13.317    bowling_game_i/controller_0/U0/fb_pixel_reg[2]
  -------------------------------------------------------------------
                         required time                         13.317    
                         arrival time                         -12.670    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 bowling_game_i/controller_0/U0/fb_addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.974ns  (logic 0.606ns (10.144%)  route 5.368ns (89.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.676     5.344    bowling_game_i/controller_0/U0/clk
    SLICE_X17Y8          FDRE                                         r  bowling_game_i/controller_0/U0/fb_addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y8          FDRE (Prop_fdre_C_Q)         0.456     5.800 f  bowling_game_i/controller_0/U0/fb_addr_reg[17]/Q
                         net (fo=36, routed)          3.553     9.353    bowling_game_i/framebuffer_0/U0/addr1[17]
    SLICE_X26Y29         LUT2 (Prop_lut2_I1_O)        0.150     9.503 r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_0_i_3/O
                         net (fo=3, routed)           1.815    11.318    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_0_i_3_n_0
    RAMB36_X2Y7          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.543    12.935    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X2Y7          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_0/CLKARDCLK
                         clock pessimism              0.291    13.225    
                         clock uncertainty           -0.035    13.190    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734    12.456    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_0
  -------------------------------------------------------------------
                         required time                         12.456    
                         arrival time                         -11.318    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.309ns  (required time - arrival time)
  Source:                 bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/pixel_pusher_0/U0/R_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.509ns  (logic 3.571ns (54.864%)  route 2.938ns (45.136%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.727     5.396    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X0Y0          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.268 r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.333    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_2_n_1
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.758 r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_3_2/DOBDO[0]
                         net (fo=1, routed)           2.004    10.762    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_3_2_n_67
    SLICE_X26Y16         LUT6 (Prop_lut6_I3_O)        0.124    10.886 r  bowling_game_i/framebuffer_0/U0/dout2[2]_INST_0/O
                         net (fo=1, routed)           0.868    11.755    bowling_game_i/pixel_pusher_0/U0/pixel[2]
    SLICE_X26Y20         LUT3 (Prop_lut3_I2_O)        0.150    11.905 r  bowling_game_i/pixel_pusher_0/U0/R[4]_i_1/O
                         net (fo=1, routed)           0.000    11.905    bowling_game_i/pixel_pusher_0/U0/R[4]_i_1_n_0
    SLICE_X26Y20         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/R_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.491    12.883    bowling_game_i/pixel_pusher_0/U0/clk
    SLICE_X26Y20         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/R_reg[4]/C
                         clock pessimism              0.291    13.174    
                         clock uncertainty           -0.035    13.138    
    SLICE_X26Y20         FDRE (Setup_fdre_C_D)        0.075    13.213    bowling_game_i/pixel_pusher_0/U0/R_reg[4]
  -------------------------------------------------------------------
                         required time                         13.213    
                         arrival time                         -11.905    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.367ns  (required time - arrival time)
  Source:                 bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/pixel_pusher_0/U0/B_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.417ns  (logic 3.545ns (55.247%)  route 2.872ns (44.753%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.715     5.384    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X0Y6          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.256 r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.321    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_0_n_1
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.746 r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_3_0/DOBDO[0]
                         net (fo=1, routed)           2.380    11.126    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_3_0_n_67
    SLICE_X26Y20         LUT6 (Prop_lut6_I3_O)        0.124    11.250 r  bowling_game_i/framebuffer_0/U0/dout2[0]_INST_0/O
                         net (fo=1, routed)           0.426    11.676    bowling_game_i/pixel_pusher_0/U0/pixel[0]
    SLICE_X26Y20         LUT3 (Prop_lut3_I2_O)        0.124    11.800 r  bowling_game_i/pixel_pusher_0/U0/B[4]_i_1/O
                         net (fo=1, routed)           0.000    11.800    bowling_game_i/pixel_pusher_0/U0/B[4]_i_1_n_0
    SLICE_X26Y20         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/B_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.491    12.883    bowling_game_i/pixel_pusher_0/U0/clk
    SLICE_X26Y20         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/B_reg[4]/C
                         clock pessimism              0.291    13.174    
                         clock uncertainty           -0.035    13.138    
    SLICE_X26Y20         FDRE (Setup_fdre_C_D)        0.029    13.167    bowling_game_i/pixel_pusher_0/U0/B_reg[4]
  -------------------------------------------------------------------
                         required time                         13.167    
                         arrival time                         -11.800    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.544ns  (required time - arrival time)
  Source:                 bowling_game_i/controller_0/U0/fb_addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 0.606ns (10.891%)  route 4.958ns (89.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 12.931 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.676     5.344    bowling_game_i/controller_0/U0/clk
    SLICE_X17Y8          FDRE                                         r  bowling_game_i/controller_0/U0/fb_addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y8          FDRE (Prop_fdre_C_Q)         0.456     5.800 f  bowling_game_i/controller_0/U0/fb_addr_reg[17]/Q
                         net (fo=36, routed)          3.553     9.353    bowling_game_i/framebuffer_0/U0/addr1[17]
    SLICE_X26Y29         LUT2 (Prop_lut2_I1_O)        0.150     9.503 r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_0_i_3/O
                         net (fo=3, routed)           1.405    10.908    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_0_i_3_n_0
    RAMB36_X2Y6          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.539    12.931    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X2Y6          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_0/CLKARDCLK
                         clock pessimism              0.291    13.221    
                         clock uncertainty           -0.035    13.186    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734    12.452    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_0
  -------------------------------------------------------------------
                         required time                         12.452    
                         arrival time                         -10.908    
  -------------------------------------------------------------------
                         slack                                  1.544    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_6_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/pixel_pusher_0/U0/G_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.994ns  (logic 3.545ns (59.146%)  route 2.449ns (40.854%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.712     5.381    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X0Y4          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_6_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.253 r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_6_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.318    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_6_1_n_1
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.743 r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_7_1/DOBDO[0]
                         net (fo=1, routed)           1.822    10.566    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_7_1_n_67
    SLICE_X26Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.690 r  bowling_game_i/framebuffer_0/U0/dout2[1]_INST_0/O
                         net (fo=1, routed)           0.561    11.250    bowling_game_i/pixel_pusher_0/U0/pixel[1]
    SLICE_X26Y20         LUT3 (Prop_lut3_I2_O)        0.124    11.374 r  bowling_game_i/pixel_pusher_0/U0/G[5]_i_1/O
                         net (fo=1, routed)           0.000    11.374    bowling_game_i/pixel_pusher_0/U0/G[5]_i_1_n_0
    SLICE_X26Y20         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/G_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.491    12.883    bowling_game_i/pixel_pusher_0/U0/clk
    SLICE_X26Y20         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/G_reg[5]/C
                         clock pessimism              0.291    13.174    
                         clock uncertainty           -0.035    13.138    
    SLICE_X26Y20         FDRE (Setup_fdre_C_D)        0.031    13.169    bowling_game_i/pixel_pusher_0/U0/G_reg[5]
  -------------------------------------------------------------------
                         required time                         13.169    
                         arrival time                         -11.374    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 bowling_game_i/controller_0/U0/fb_addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_3_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 0.605ns (11.264%)  route 4.766ns (88.736%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 12.925 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.676     5.344    bowling_game_i/controller_0/U0/clk
    SLICE_X17Y8          FDRE                                         r  bowling_game_i/controller_0/U0/fb_addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y8          FDRE (Prop_fdre_C_Q)         0.456     5.800 f  bowling_game_i/controller_0/U0/fb_addr_reg[17]/Q
                         net (fo=36, routed)          3.984     9.784    bowling_game_i/framebuffer_0/U0/addr1[17]
    SLICE_X26Y22         LUT3 (Prop_lut3_I0_O)        0.149     9.933 r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_3_1_ENARDEN_cooolgate_en_gate_53_LOPT_REMAP/O
                         net (fo=1, routed)           0.782    10.715    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_3_1_ENARDEN_cooolgate_en_sig_29
    RAMB36_X1Y5          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_3_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.533    12.925    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X1Y5          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_3_1/CLKARDCLK
                         clock pessimism              0.291    13.215    
                         clock uncertainty           -0.035    13.180    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.651    12.529    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_3_1
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                         -10.715    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.958ns  (required time - arrival time)
  Source:                 bowling_game_i/controller_0/U0/fb_addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.149ns  (logic 0.606ns (11.770%)  route 4.543ns (88.230%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 12.930 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.676     5.344    bowling_game_i/controller_0/U0/clk
    SLICE_X17Y8          FDRE                                         r  bowling_game_i/controller_0/U0/fb_addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y8          FDRE (Prop_fdre_C_Q)         0.456     5.800 f  bowling_game_i/controller_0/U0/fb_addr_reg[17]/Q
                         net (fo=36, routed)          3.553     9.353    bowling_game_i/framebuffer_0/U0/addr1[17]
    SLICE_X26Y29         LUT2 (Prop_lut2_I1_O)        0.150     9.503 r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_0_i_3/O
                         net (fo=3, routed)           0.990    10.493    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_0_i_3_n_0
    RAMB36_X1Y6          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.538    12.930    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X1Y6          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_1/CLKARDCLK
                         clock pessimism              0.291    13.220    
                         clock uncertainty           -0.035    13.185    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734    12.451    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_1
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                         -10.493    
  -------------------------------------------------------------------
                         slack                                  1.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 bowling_game_i/pmod_joystick_0/U0/spi_rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/pmod_joystick_0/U0/x_position_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.561     1.473    bowling_game_i/pmod_joystick_0/U0/clk
    SLICE_X33Y13         FDRE                                         r  bowling_game_i/pmod_joystick_0/U0/spi_rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  bowling_game_i/pmod_joystick_0/U0/spi_rx_data_reg[2]/Q
                         net (fo=1, routed)           0.054     1.668    bowling_game_i/pmod_joystick_0/U0/spi_rx_data_reg_n_0_[2]
    SLICE_X32Y13         FDCE                                         r  bowling_game_i/pmod_joystick_0/U0/x_position_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.828     1.987    bowling_game_i/pmod_joystick_0/U0/clk
    SLICE_X32Y13         FDCE                                         r  bowling_game_i/pmod_joystick_0/U0/x_position_reg[2]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X32Y13         FDCE (Hold_fdce_C_D)         0.076     1.562    bowling_game_i/pmod_joystick_0/U0/x_position_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 bowling_game_i/clock_div_60hz_0/U0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/clock_div_60hz_0/U0/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.563     1.475    bowling_game_i/clock_div_60hz_0/U0/clk
    SLICE_X22Y49         FDRE                                         r  bowling_game_i/clock_div_60hz_0/U0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  bowling_game_i/clock_div_60hz_0/U0/count_reg[6]/Q
                         net (fo=3, routed)           0.134     1.749    bowling_game_i/clock_div_60hz_0/U0/count_reg[6]
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.909 r  bowling_game_i/clock_div_60hz_0/U0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.910    bowling_game_i/clock_div_60hz_0/U0/count_reg[4]_i_1_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.964 r  bowling_game_i/clock_div_60hz_0/U0/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.964    bowling_game_i/clock_div_60hz_0/U0/count_reg[8]_i_1_n_7
    SLICE_X22Y50         FDRE                                         r  bowling_game_i/clock_div_60hz_0/U0/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.826     1.985    bowling_game_i/clock_div_60hz_0/U0/clk
    SLICE_X22Y50         FDRE                                         r  bowling_game_i/clock_div_60hz_0/U0/count_reg[8]/C
                         clock pessimism             -0.247     1.738    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.105     1.843    bowling_game_i/clock_div_60hz_0/U0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 bowling_game_i/controller_0/U0/color_cycle_clock_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/controller_0/U0/color_cycle_clock_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.908%)  route 0.076ns (29.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.569     1.481    bowling_game_i/controller_0/U0/clk
    SLICE_X9Y2           FDRE                                         r  bowling_game_i/controller_0/U0/color_cycle_clock_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.141     1.622 r  bowling_game_i/controller_0/U0/color_cycle_clock_reg[4]/Q
                         net (fo=4, routed)           0.076     1.698    bowling_game_i/controller_0/U0/color_cycle_clock_reg[4]
    SLICE_X8Y2           LUT6 (Prop_lut6_I5_O)        0.045     1.743 r  bowling_game_i/controller_0/U0/color_cycle_clock[5]_i_1/O
                         net (fo=1, routed)           0.000     1.743    bowling_game_i/controller_0/U0/plusOp[5]
    SLICE_X8Y2           FDRE                                         r  bowling_game_i/controller_0/U0/color_cycle_clock_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.837     1.996    bowling_game_i/controller_0/U0/clk
    SLICE_X8Y2           FDRE                                         r  bowling_game_i/controller_0/U0/color_cycle_clock_reg[5]/C
                         clock pessimism             -0.502     1.494    
    SLICE_X8Y2           FDRE (Hold_fdre_C_D)         0.121     1.615    bowling_game_i/controller_0/U0/color_cycle_clock_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bowling_game_i/clock_div_60hz_0/U0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/clock_div_60hz_0/U0/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.563     1.475    bowling_game_i/clock_div_60hz_0/U0/clk
    SLICE_X22Y49         FDRE                                         r  bowling_game_i/clock_div_60hz_0/U0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  bowling_game_i/clock_div_60hz_0/U0/count_reg[6]/Q
                         net (fo=3, routed)           0.134     1.749    bowling_game_i/clock_div_60hz_0/U0/count_reg[6]
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.909 r  bowling_game_i/clock_div_60hz_0/U0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.910    bowling_game_i/clock_div_60hz_0/U0/count_reg[4]_i_1_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.975 r  bowling_game_i/clock_div_60hz_0/U0/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.975    bowling_game_i/clock_div_60hz_0/U0/count_reg[8]_i_1_n_5
    SLICE_X22Y50         FDRE                                         r  bowling_game_i/clock_div_60hz_0/U0/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.826     1.985    bowling_game_i/clock_div_60hz_0/U0/clk
    SLICE_X22Y50         FDRE                                         r  bowling_game_i/clock_div_60hz_0/U0/count_reg[10]/C
                         clock pessimism             -0.247     1.738    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.105     1.843    bowling_game_i/clock_div_60hz_0/U0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_7_2/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.499%)  route 0.256ns (64.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.562     1.474    bowling_game_i/pixel_pusher_0/U0/clk
    SLICE_X13Y17         FDRE                                         r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  bowling_game_i/pixel_pusher_0/U0/addr_counter_reg[13]/Q
                         net (fo=25, routed)          0.256     1.871    bowling_game_i/framebuffer_0/U0/addr2[13]
    RAMB36_X0Y3          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_7_2/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.871     2.030    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X0Y3          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_7_2/CLKBWRCLK
                         clock pessimism             -0.480     1.550    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.733    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_7_2
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 bowling_game_i/controller_0/U0/fb_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_1/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.141ns (22.388%)  route 0.489ns (77.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.565     1.477    bowling_game_i/controller_0/U0/clk
    SLICE_X15Y5          FDRE                                         r  bowling_game_i/controller_0/U0/fb_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  bowling_game_i/controller_0/U0/fb_addr_reg[3]/Q
                         net (fo=24, routed)          0.489     2.107    bowling_game_i/framebuffer_0/U0/addr1[3]
    RAMB36_X1Y1          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.874     2.033    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X1Y1          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_1/CLKARDCLK
                         clock pessimism             -0.252     1.782    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.965    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_5_1
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 bowling_game_i/vga_ctrl_0/U0/vertical_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/vga_ctrl_0/U0/vertical_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.569     1.481    bowling_game_i/vga_ctrl_0/U0/clk
    SLICE_X7Y0           FDRE                                         r  bowling_game_i/vga_ctrl_0/U0/vertical_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDRE (Prop_fdre_C_Q)         0.141     1.622 r  bowling_game_i/vga_ctrl_0/U0/vertical_count_reg[1]/Q
                         net (fo=7, routed)           0.099     1.721    bowling_game_i/vga_ctrl_0/U0/vertical_count_reg[9]_0[1]
    SLICE_X6Y0           LUT5 (Prop_lut5_I2_O)        0.048     1.769 r  bowling_game_i/vga_ctrl_0/U0/vertical_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.769    bowling_game_i/vga_ctrl_0/U0/p_0_in__0[4]
    SLICE_X6Y0           FDRE                                         r  bowling_game_i/vga_ctrl_0/U0/vertical_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.837     1.996    bowling_game_i/vga_ctrl_0/U0/clk
    SLICE_X6Y0           FDRE                                         r  bowling_game_i/vga_ctrl_0/U0/vertical_count_reg[4]/C
                         clock pessimism             -0.502     1.494    
    SLICE_X6Y0           FDRE (Hold_fdre_C_D)         0.131     1.625    bowling_game_i/vga_ctrl_0/U0/vertical_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 bowling_game_i/controller_0/U0/fb_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_4_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.141ns (22.253%)  route 0.493ns (77.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.565     1.477    bowling_game_i/controller_0/U0/clk
    SLICE_X15Y4          FDRE                                         r  bowling_game_i/controller_0/U0/fb_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  bowling_game_i/controller_0/U0/fb_addr_reg[4]/Q
                         net (fo=24, routed)          0.493     2.110    bowling_game_i/framebuffer_0/U0/addr1[4]
    RAMB36_X1Y0          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_4_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.875     2.034    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X1Y0          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_4_1/CLKARDCLK
                         clock pessimism             -0.252     1.783    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.966    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_4_1
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 bowling_game_i/controller_0/U0/fb_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_4_1/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.141ns (22.201%)  route 0.494ns (77.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.565     1.477    bowling_game_i/controller_0/U0/clk
    SLICE_X15Y4          FDRE                                         r  bowling_game_i/controller_0/U0/fb_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  bowling_game_i/controller_0/U0/fb_addr_reg[2]/Q
                         net (fo=24, routed)          0.494     2.112    bowling_game_i/framebuffer_0/U0/addr1[2]
    RAMB36_X1Y0          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_4_1/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.875     2.034    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X1Y0          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_4_1/CLKARDCLK
                         clock pessimism             -0.252     1.783    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.966    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_4_1
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 bowling_game_i/controller_0/U0/fb_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_4_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.141ns (22.209%)  route 0.494ns (77.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.564     1.476    bowling_game_i/controller_0/U0/clk
    SLICE_X17Y7          FDRE                                         r  bowling_game_i/controller_0/U0/fb_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  bowling_game_i/controller_0/U0/fb_addr_reg[15]/Q
                         net (fo=48, routed)          0.494     2.111    bowling_game_i/framebuffer_0/U0/addr1[15]
    RAMB36_X1Y0          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_4_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.875     2.034    bowling_game_i/framebuffer_0/U0/clk1
    RAMB36_X1Y0          RAMB36E1                                     r  bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_4_1/CLKARDCLK
                         clock pessimism             -0.252     1.783    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180     1.963    bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_4_1
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X2Y6   bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X1Y6   bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X1Y2   bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X2Y7   bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X1Y7   bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X1Y3   bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X0Y6   bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X1Y4   bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X0Y0   bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         8.000       4.637      RAMB36_X0Y7   bowling_game_i/framebuffer_0/U0/framebuffer_memory_reg_3_0/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y12  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y12  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y14  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y14  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y14  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y14  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y15  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y15  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y15  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y15  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y12  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y12  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y14  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y14  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y14  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y14  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y15  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y15  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y15  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y15  bowling_game_i/clock_div_25Mhz_0/U0/count_reg[13]/C



