# Digital System Design
## HW0
* gate level verilog
* always vs assign
* carry ripple adder
* barrel shifter
* adder shifter unit
## HW1
* RTL practice
* testbench practice
* ALU
* Register File
* Simple Calculator
## HW2
* single cycle RISCV processor
## HW3
* cache unit design
* direct mapped vs 2-way associated
## Exercise
* Gauss-Seidal Iteraion Machine
* topic from 2012 IC contest
