Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Mon Dec 29 17:34:51 2014
| Host         : stu49c86b running 64-bit major release  (build 7600)
| Command      : report_timing_summary -warn_on_violation -file top_soccer_timing_summary_routed.rpt -pb top_soccer_timing_summary_routed.pb
| Design       : top_soccer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.12 2014-03-13
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 100 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: c1/u0/q_reg[0]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: c1/u0/q_reg[10]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: c1/u0/q_reg[11]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: c1/u0/q_reg[12]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: c1/u0/q_reg[13]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: c1/u0/q_reg[14]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: c1/u0/q_reg[15]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: c1/u0/q_reg[16]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: c1/u0/q_reg[17]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: c1/u0/q_reg[18]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: c1/u0/q_reg[19]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: c1/u0/q_reg[1]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: c1/u0/q_reg[20]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: c1/u0/q_reg[21]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: c1/u0/q_reg[22]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: c1/u0/q_reg[23]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: c1/u0/q_reg[24]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: c1/u0/q_reg[25]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: c1/u0/q_reg[26]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: c1/u0/q_reg[27]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: c1/u0/q_reg[28]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: c1/u0/q_reg[29]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: c1/u0/q_reg[2]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: c1/u0/q_reg[30]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: c1/u0/q_reg[31]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: c1/u0/q_reg[3]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: c1/u0/q_reg[4]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: c1/u0/q_reg[5]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: c1/u0/q_reg[6]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: c1/u0/q_reg[7]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: c1/u0/q_reg[8]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: c1/u0/q_reg[9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: c1/u1/m_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: g1/u0/sorce_clk_reg/C (HIGH)


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 279 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     25.822        0.000                      0                  187        0.188        0.000                      0                  187        3.000        0.000                       0                    99  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
g1/u0/u0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_dcm_25m     {0.000 20.000}     40.000          25.000          
  clkfbout_dcm_25m     {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
g1/u0/u0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     3  
  clk_out1_dcm_25m          25.822        0.000                      0                  187        0.188        0.000                      0                  187       19.500        0.000                       0                    95  
  clkfbout_dcm_25m                                                                                                                                                      37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  g1/u0/u0/inst/clk_in1
  To Clock:  g1/u0/u0/inst/clk_in1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         g1/u0/u0/inst/clk_in1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { g1/u0/u0/inst/clk_in1 }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751   MMCME2_ADV_X0Y0  g1/u0/u0/inst/mmcm_adv_inst/CLKFBOUT
Max Period        n/a     MMCME2_ADV/CLKIN1    n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y0  g1/u0/u0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  g1/u0/u0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  g1/u0/u0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_dcm_25m
  To Clock:  clk_out1_dcm_25m

Setup :            0  Failing Endpoints,  Worst Slack       25.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.822ns  (required time - arrival time)
  Source:                 g1/u0/logo4_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            g1/u0/logo_x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        14.039ns  (logic 3.855ns (27.459%)  route 10.184ns (72.541%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT4=3 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 41.501 - 40.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=101, routed)         1.809     1.809    g1/u0/u0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  g1/u0/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    g1/u0/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  g1/u0/u0/inst/clkout1_buf/O
                         net (fo=93, routed)          1.615     1.617    g1/u0/pclk
    SLICE_X56Y82                                                      r  g1/u0/logo4_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y82         FDRE (Prop_fdre_C_Q)         0.518     2.135 r  g1/u0/logo4_x_reg[6]/Q
                         net (fo=64, routed)          3.243     5.379    g1/u0/logo4_x[6]
    SLICE_X64Y83         LUT6 (Prop_lut6_I4_O)        0.124     5.503 r  g1/u0/flag_add_sub[1]_i_218/O
                         net (fo=4, routed)           0.963     6.466    g1/u0/n_2_flag_add_sub[1]_i_218
    SLICE_X61Y80         LUT2 (Prop_lut2_I1_O)        0.118     6.584 r  g1/u0/flag_add_sub[1]_i_189/O
                         net (fo=1, routed)           0.677     7.261    g1/u0/n_2_flag_add_sub[1]_i_189
    SLICE_X62Y83         LUT6 (Prop_lut6_I0_O)        0.326     7.587 r  g1/u0/flag_add_sub[1]_i_84/O
                         net (fo=1, routed)           0.000     7.587    g1/u0/n_2_flag_add_sub[1]_i_84
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.967 f  g1/u0/flag_add_sub_reg[1]_i_45/CO[3]
                         net (fo=3, routed)           1.174     9.141    g1/u0/n_2_flag_add_sub_reg[1]_i_45
    SLICE_X65Y75         LUT4 (Prop_lut4_I0_O)        0.424     9.565 f  g1/u0/flag_add_sub[1]_i_27/O
                         net (fo=2, routed)           0.748    10.313    g1/u0/n_2_flag_add_sub[1]_i_27
    SLICE_X67Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.437 r  g1/u0/flag_add_sub[0]_i_18/O
                         net (fo=1, routed)           0.354    10.791    g1/u0/n_2_flag_add_sub[0]_i_18
    SLICE_X66Y73         LUT6 (Prop_lut6_I5_O)        0.124    10.915 f  g1/u0/flag_add_sub[0]_i_12/O
                         net (fo=2, routed)           0.425    11.341    g1/u0/n_2_flag_add_sub[0]_i_12
    SLICE_X65Y72         LUT4 (Prop_lut4_I1_O)        0.124    11.465 r  g1/u0/flag_add_sub[1]_i_19/O
                         net (fo=4, routed)           0.600    12.064    g1/u0/n_2_flag_add_sub[1]_i_19
    SLICE_X67Y71         LUT4 (Prop_lut4_I1_O)        0.150    12.214 r  g1/u0/flag_add_sub[1]_i_12/O
                         net (fo=1, routed)           0.479    12.693    g1/u0/n_2_flag_add_sub[1]_i_12
    SLICE_X66Y71         LUT6 (Prop_lut6_I2_O)        0.326    13.019 r  g1/u0/flag_add_sub[1]_i_5/O
                         net (fo=2, routed)           0.573    13.592    g1/u0/n_2_flag_add_sub[1]_i_5
    SLICE_X65Y71         LUT6 (Prop_lut6_I5_O)        0.124    13.716 r  g1/u0/logo_x[4]_i_6/O
                         net (fo=1, routed)           0.947    14.663    g1/u0/n_2_logo_x[4]_i_6
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    15.319 r  g1/u0/logo_x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.319    g1/u0/n_2_logo_x_reg[4]_i_1
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.433 r  g1/u0/logo_x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.433    g1/u0/n_2_logo_x_reg[8]_i_1
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.656 r  g1/u0/logo_x_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.656    g1/u0/n_9_logo_x_reg[9]_i_1
    SLICE_X65Y70         FDRE                                         r  g1/u0/logo_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  xlnx_opt_BUFG/O
                         net (fo=101, routed)         1.683    41.683    g1/u0/u0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  g1/u0/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    g1/u0/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  g1/u0/u0/inst/clkout1_buf/O
                         net (fo=93, routed)          1.498    41.501    g1/u0/pclk
    SLICE_X65Y70                                                      r  g1/u0/logo_x_reg[9]/C
                         clock pessimism              0.079    41.580    
                         clock uncertainty           -0.164    41.416    
    SLICE_X65Y70         FDRE (Setup_fdre_C_D)        0.062    41.478    g1/u0/logo_x_reg[9]
  -------------------------------------------------------------------
                         required time                         41.478    
                         arrival time                         -15.656    
  -------------------------------------------------------------------
                         slack                                 25.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 g1/u0/u2/y_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            g1/u0/u2/y_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.422%)  route 0.107ns (36.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=101, routed)         0.624     0.624    g1/u0/u0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  g1/u0/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    g1/u0/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  g1/u0/u0/inst/clkout1_buf/O
                         net (fo=93, routed)          0.583     0.585    g1/u0/u2/pclk
    SLICE_X72Y78                                                      r  g1/u0/u2/y_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y78         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  g1/u0/u2/y_cnt_reg[1]/Q
                         net (fo=28, routed)          0.107     0.833    g1/u0/u2/y_cnt_reg[1]
    SLICE_X73Y78         LUT6 (Prop_lut6_I5_O)        0.045     0.878 r  g1/u0/u2/y_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.878    g1/u0/u2/p_0_in[5]
    SLICE_X73Y78         FDRE                                         r  g1/u0/u2/y_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=101, routed)         0.898     0.898    g1/u0/u0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  g1/u0/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    g1/u0/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  g1/u0/u0/inst/clkout1_buf/O
                         net (fo=93, routed)          0.853     0.855    g1/u0/u2/pclk
    SLICE_X73Y78                                                      r  g1/u0/u2/y_cnt_reg[5]/C
                         clock pessimism             -0.257     0.598    
    SLICE_X73Y78         FDRE (Hold_fdre_C_D)         0.092     0.690    g1/u0/u2/y_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_dcm_25m
Waveform:           { 0 20 }
Period:             40.000
Sources:            { g1/u0/u0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155     40.000  37.845   BUFGCTRL_X0Y0    g1/u0/u0/inst/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   40.000  173.360  MMCME2_ADV_X0Y0  g1/u0/u0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDSE/C              n/a            0.500     20.000  19.500   SLICE_X66Y71     g1/u0/flag_add_sub_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500     20.000  19.500   SLICE_X66Y71     g1/u0/flag_add_sub_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_dcm_25m
  To Clock:  clkfbout_dcm_25m

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_dcm_25m
Waveform:           { 0 20 }
Period:             40.000
Sources:            { g1/u0/u0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155     40.000  37.845  BUFGCTRL_X0Y2    g1/u0/u0/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   40.000  60.000  MMCME2_ADV_X0Y0  g1/u0/u0/inst/mmcm_adv_inst/CLKFBIN



