dds_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../../dds.srcs/sources_1/bd/dds/ip/dds_proc_sys_reset_0_0/sim/dds_proc_sys_reset_0_0.vhd,incdir="$ref_dir/../../../../dds.srcs/sources_1/bd/dds/ipshared/b65a"incdir="../../../../dds.srcs/sources_1/bd/dds/ipshared/b65a"
dds_dds_compiler_0_0.vhd,vhdl,xil_defaultlib,../../../../dds.srcs/sources_1/bd/dds/ip/dds_dds_compiler_0_0/sim/dds_dds_compiler_0_0.vhd,incdir="$ref_dir/../../../../dds.srcs/sources_1/bd/dds/ipshared/b65a"incdir="../../../../dds.srcs/sources_1/bd/dds/ipshared/b65a"
dds.vhd,vhdl,xil_defaultlib,../../../../dds.srcs/sources_1/bd/dds/sim/dds.vhd,incdir="$ref_dir/../../../../dds.srcs/sources_1/bd/dds/ipshared/b65a"incdir="../../../../dds.srcs/sources_1/bd/dds/ipshared/b65a"
dds_clk_wiz_0_1_clk_wiz.v,verilog,xil_defaultlib,../../../../dds.srcs/sources_1/bd/dds/ip/dds_clk_wiz_0_1/dds_clk_wiz_0_1_clk_wiz.v,incdir="$ref_dir/../../../../dds.srcs/sources_1/bd/dds/ipshared/b65a"incdir="../../../../dds.srcs/sources_1/bd/dds/ipshared/b65a"
dds_clk_wiz_0_1.v,verilog,xil_defaultlib,../../../../dds.srcs/sources_1/bd/dds/ip/dds_clk_wiz_0_1/dds_clk_wiz_0_1.v,incdir="$ref_dir/../../../../dds.srcs/sources_1/bd/dds/ipshared/b65a"incdir="../../../../dds.srcs/sources_1/bd/dds/ipshared/b65a"
glbl.v,Verilog,xil_defaultlib,glbl.v
