library IEEE;
use IEEE.Std_Logic_1164.all;

entity C2 is
port (A: in std_logic;
B: in std_logic;
F: out std_logic
);
end C2;

architecture c2_estr of C2 is
begin
F <= A xor B;
end c2_estr;