ISim log file
Running: A:\Cloud\Git\Verilog_Lab\Pipelined_Adder\add_1p_testbench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb A:/Cloud/Git/Verilog_Lab/Pipelined_Adder/add_1p_testbench_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "A:/Cloud/Git/Verilog_Lab/Pipelined_Adder/add_1p.v" Line 19.  For instance uut/reg_2/, width 7 of formal port data is not equal to width 1 of actual signal cr1.
WARNING: File "A:/Cloud/Git/Verilog_Lab/Pipelined_Adder/add_1p.v" Line 19.  For instance uut/reg_2/, width 7 of formal port q is not equal to width 1 of actual signal cq1.
WARNING: File "A:/Cloud/Git/Verilog_Lab/Pipelined_Adder/add_1p.v" Line 16.  For instance uut/add_2/, width 7 of formal port dataa is not equal to width 8 of actual variable I3. 
WARNING: File "A:/Cloud/Git/Verilog_Lab/Pipelined_Adder/add_1p.v" Line 16.  For instance uut/add_2/, width 7 of formal port datab is not equal to width 8 of actual variable I4. 
WARNING: File "A:/Cloud/Git/Verilog_Lab/Pipelined_Adder/add_1p.v" Line 17.  For instance uut/add_2/, width 7 of formal port result is not equal to width 8 of actual signal r2.
WARNING: File "A:/Cloud/Git/Verilog_Lab/Pipelined_Adder/add_1p.v" Line 17.  For instance uut/reg_3/, width 7 of formal port data is not equal to width 8 of actual signal r2.
WARNING: File "A:/Cloud/Git/Verilog_Lab/Pipelined_Adder/add_1p.v" Line 17.  For instance uut/reg_3/, width 7 of formal port q is not equal to width 8 of actual signal q2.
WARNING: File "A:/Cloud/Git/Verilog_Lab/Pipelined_Adder/add_1p.v" Line 17.  For instance uut/add_3/, width 7 of formal port dataa is not equal to width 8 of actual signal q2.
WARNING: File "A:/Cloud/Git/Verilog_Lab/Pipelined_Adder/add_1p.v" Line 23.  For instance uut/add_3/, width 7 of formal port datab is not equal to width 8 of actual signal h2.
WARNING: File "A:/Cloud/Git/Verilog_Lab/Pipelined_Adder/add_1p.v" Line 94.  For instance uut/add_3/, width 7 of formal port result is not equal to width 1 of actual signal U2.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
X=    x, Y=    x, sum=    x
X=    x, Y=    x, sum=    X
X=   10, Y=    0, sum=    X
X=   10, Y=    0, sum=    Z
X= 1001, Y= 1001, sum=    Z
X= 1001, Y= 1001, sum=    Z
X=15383, Y=15402, sum=    Z
X=15383, Y=15402, sum=    Z
X=16003, Y= 1023, sum=    Z
X=16003, Y= 1023, sum=    Z
Stopped at time : 135 ns : File "A:/Cloud/Git/Verilog_Lab/Pipelined_Adder/testbench.v" Line 35
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "A:/Cloud/Git/Verilog_Lab/Pipelined_Adder/add_1p.v" Line 19.  For instance uut/reg_2/, width 7 of formal port data is not equal to width 1 of actual signal cr1.
WARNING: File "A:/Cloud/Git/Verilog_Lab/Pipelined_Adder/add_1p.v" Line 19.  For instance uut/reg_2/, width 7 of formal port q is not equal to width 1 of actual signal cq1.
WARNING: File "A:/Cloud/Git/Verilog_Lab/Pipelined_Adder/add_1p.v" Line 16.  For instance uut/add_2/, width 7 of formal port dataa is not equal to width 8 of actual variable I3. 
WARNING: File "A:/Cloud/Git/Verilog_Lab/Pipelined_Adder/add_1p.v" Line 16.  For instance uut/add_2/, width 7 of formal port datab is not equal to width 8 of actual variable I4. 
WARNING: File "A:/Cloud/Git/Verilog_Lab/Pipelined_Adder/add_1p.v" Line 17.  For instance uut/add_2/, width 7 of formal port result is not equal to width 8 of actual signal r2.
WARNING: File "A:/Cloud/Git/Verilog_Lab/Pipelined_Adder/add_1p.v" Line 17.  For instance uut/reg_3/, width 7 of formal port data is not equal to width 8 of actual signal r2.
WARNING: File "A:/Cloud/Git/Verilog_Lab/Pipelined_Adder/add_1p.v" Line 17.  For instance uut/reg_3/, width 7 of formal port q is not equal to width 8 of actual signal q2.
WARNING: File "A:/Cloud/Git/Verilog_Lab/Pipelined_Adder/add_1p.v" Line 17.  For instance uut/add_3/, width 7 of formal port dataa is not equal to width 8 of actual signal q2.
WARNING: File "A:/Cloud/Git/Verilog_Lab/Pipelined_Adder/add_1p.v" Line 23.  For instance uut/add_3/, width 7 of formal port datab is not equal to width 8 of actual signal h2.
WARNING: File "A:/Cloud/Git/Verilog_Lab/Pipelined_Adder/add_1p.v" Line 94.  For instance uut/add_3/, width 7 of formal port result is not equal to width 1 of actual signal U2.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
X=    x, Y=    x, sum=    x
X=    x, Y=    x, sum=    X
X=   10, Y=    0, sum=    X
X=   10, Y=    0, sum=    Z
X= 1001, Y= 1001, sum=    Z
X= 1001, Y= 1001, sum=    Z
X=15383, Y=15402, sum=    Z
X=15383, Y=15402, sum=    Z
X=16003, Y= 1023, sum=    Z
X=16003, Y= 1023, sum=    Z
