// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0_HH_
#define _dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0 : public sc_module {
    // Port declarations 15
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_lv<18> > data_0_V_read;
    sc_in< sc_lv<18> > data_1_V_read;
    sc_in< sc_lv<18> > data_2_V_read;
    sc_in< sc_lv<18> > data_3_V_read;
    sc_in< sc_lv<18> > data_4_V_read;
    sc_in< sc_lv<18> > data_5_V_read;
    sc_in< sc_lv<18> > data_6_V_read;
    sc_in< sc_lv<18> > data_7_V_read;
    sc_out< sc_lv<18> > ap_return_0;
    sc_out< sc_lv<18> > ap_return_1;
    sc_out< sc_lv<18> > ap_return_2;
    sc_out< sc_lv<18> > ap_return_3;
    sc_in< sc_logic > ap_ce;


    // Module declarations
    dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0(sc_module_name name);
    SC_HAS_PROCESS(dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0);

    ~dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<18> > data_3_V_read_4_reg_4136;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<18> > data_2_V_read_4_reg_4142;
    sc_signal< sc_lv<18> > data_1_V_read_4_reg_4148;
    sc_signal< sc_lv<18> > data_0_V_read_4_reg_4154;
    sc_signal< sc_lv<13> > tmp_9_reg_4161;
    sc_signal< sc_lv<18> > tmp_32_4_1_reg_4166;
    sc_signal< sc_lv<17> > tmp_11_reg_4171;
    sc_signal< sc_lv<17> > tmp_13_reg_4176;
    sc_signal< sc_lv<18> > tmp_32_5_reg_4181;
    sc_signal< sc_lv<18> > tmp_32_5_1_reg_4186;
    sc_signal< sc_lv<18> > tmp_32_5_2_reg_4191;
    sc_signal< sc_lv<15> > tmp_15_reg_4196;
    sc_signal< sc_lv<18> > tmp_32_6_reg_4201;
    sc_signal< sc_lv<14> > tmp_17_reg_4206;
    sc_signal< sc_lv<16> > tmp_18_reg_4211;
    sc_signal< sc_lv<14> > tmp_20_reg_4216;
    sc_signal< sc_lv<18> > tmp_32_7_reg_4221;
    sc_signal< sc_lv<15> > tmp_22_reg_4226;
    sc_signal< sc_lv<17> > tmp_23_reg_4231;
    sc_signal< sc_lv<17> > tmp_25_reg_4236;
    sc_signal< sc_lv<18> > tmp_1_reg_4241;
    sc_signal< sc_lv<18> > tmp_32_0_1_reg_4246;
    sc_signal< sc_lv<18> > tmp_32_0_2_reg_4251;
    sc_signal< sc_lv<15> > tmp_4_reg_4256;
    sc_signal< sc_lv<18> > tmp_32_1_reg_4261;
    sc_signal< sc_lv<15> > tmp_7_reg_4266;
    sc_signal< sc_lv<18> > tmp_32_1_2_reg_4271;
    sc_signal< sc_lv<18> > tmp_32_1_3_reg_4276;
    sc_signal< sc_lv<17> > tmp_s_reg_4281;
    sc_signal< sc_lv<18> > tmp_32_2_1_reg_4286;
    sc_signal< sc_lv<18> > tmp_32_2_2_reg_4291;
    sc_signal< sc_lv<18> > tmp_32_2_3_reg_4296;
    sc_signal< sc_lv<17> > tmp_3_reg_4301;
    sc_signal< sc_lv<18> > tmp_32_3_1_reg_4306;
    sc_signal< sc_lv<18> > tmp_32_3_2_reg_4311;
    sc_signal< sc_lv<18> > tmp_32_3_3_reg_4316;
    sc_signal< sc_lv<18> > tmp4_fu_3941_p2;
    sc_signal< sc_lv<18> > tmp4_reg_4321;
    sc_signal< sc_lv<18> > tmp11_fu_3967_p2;
    sc_signal< sc_lv<18> > tmp11_reg_4326;
    sc_signal< sc_lv<18> > tmp18_fu_3990_p2;
    sc_signal< sc_lv<18> > tmp18_reg_4331;
    sc_signal< sc_lv<18> > tmp25_fu_4014_p2;
    sc_signal< sc_lv<18> > tmp25_reg_4336;
    sc_signal< sc_lv<18> > r_V_10_4_3_fu_188_p0;
    sc_signal< sc_lv<31> > r_V_4_cast1_fu_3446_p1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<18> > r_V_10_3_fu_189_p0;
    sc_signal< sc_lv<18> > r_V_10_2_1_fu_190_p0;
    sc_signal< sc_lv<32> > r_V_2_cast1_fu_3796_p1;
    sc_signal< sc_lv<18> > r_V_10_7_fu_191_p0;
    sc_signal< sc_lv<18> > r_V_10_6_1_fu_193_p0;
    sc_signal< sc_lv<28> > r_V_6_cast2_fu_3559_p1;
    sc_signal< sc_lv<18> > r_V_10_6_fu_194_p0;
    sc_signal< sc_lv<18> > r_V_10_1_fu_195_p0;
    sc_signal< sc_lv<32> > r_V_1_cast_fu_3750_p1;
    sc_signal< sc_lv<18> > r_V_10_5_3_fu_196_p0;
    sc_signal< sc_lv<18> > r_V_10_7_1_fu_197_p0;
    sc_signal< sc_lv<18> > r_V_10_1_3_fu_198_p0;
    sc_signal< sc_lv<18> > r_V_10_1_1_fu_199_p0;
    sc_signal< sc_lv<18> > r_V_10_6_3_fu_200_p0;
    sc_signal< sc_lv<18> > r_V_10_0_1_fu_201_p0;
    sc_signal< sc_lv<32> > r_V_cast_fu_3666_p1;
    sc_signal< sc_lv<18> > r_V_10_1_2_fu_202_p0;
    sc_signal< sc_lv<18> > r_V_10_5_fu_203_p0;
    sc_signal< sc_lv<32> > r_V_5_cast_fu_3507_p1;
    sc_signal< sc_lv<18> > r_V_10_2_3_fu_204_p0;
    sc_signal< sc_lv<18> > r_V_10_7_2_fu_205_p0;
    sc_signal< sc_lv<31> > r_V_7_cast1_fu_3610_p1;
    sc_signal< sc_lv<18> > r_V_10_5_2_fu_206_p0;
    sc_signal< sc_lv<18> > r_V_10_5_1_fu_207_p0;
    sc_signal< sc_lv<18> > r_V_10_0_2_fu_208_p0;
    sc_signal< sc_lv<18> > r_V_10_2_fu_209_p0;
    sc_signal< sc_lv<18> > r_V_10_7_3_fu_210_p0;
    sc_signal< sc_lv<18> > r_V_10_2_2_fu_211_p0;
    sc_signal< sc_lv<18> > r_V_10_4_2_fu_212_p0;
    sc_signal< sc_lv<18> > r_V_10_4_fu_213_p0;
    sc_signal< sc_lv<18> > r_V_10_6_2_fu_214_p0;
    sc_signal< sc_lv<18> > r_V_s_fu_215_p0;
    sc_signal< sc_lv<18> > r_V_10_3_2_fu_216_p0;
    sc_signal< sc_lv<32> > r_V_3_cast1_fu_3846_p1;
    sc_signal< sc_lv<18> > r_V_10_3_3_fu_217_p0;
    sc_signal< sc_lv<18> > r_V_10_4_1_fu_218_p0;
    sc_signal< sc_lv<18> > r_V_10_3_1_fu_219_p0;
    sc_signal< sc_lv<18> > r_V_4_cast1_fu_3446_p0;
    sc_signal< sc_lv<18> > r_V_4_cast2_fu_3452_p0;
    sc_signal< sc_lv<18> > r_V_4_cast_fu_3457_p0;
    sc_signal< sc_lv<27> > r_V_10_4_fu_213_p2;
    sc_signal< sc_lv<32> > r_V_10_4_1_fu_218_p2;
    sc_signal< sc_lv<31> > r_V_10_4_2_fu_212_p2;
    sc_signal< sc_lv<31> > r_V_10_4_3_fu_188_p2;
    sc_signal< sc_lv<18> > r_V_5_cast1_fu_3502_p0;
    sc_signal< sc_lv<18> > r_V_5_cast_fu_3507_p0;
    sc_signal< sc_lv<32> > r_V_10_5_fu_203_p2;
    sc_signal< sc_lv<32> > r_V_10_5_1_fu_207_p2;
    sc_signal< sc_lv<32> > r_V_10_5_2_fu_206_p2;
    sc_signal< sc_lv<29> > r_V_10_5_3_fu_196_p2;
    sc_signal< sc_lv<18> > r_V_6_cast1_fu_3554_p0;
    sc_signal< sc_lv<18> > r_V_6_cast2_fu_3559_p0;
    sc_signal< sc_lv<18> > r_V_6_cast_fu_3565_p0;
    sc_signal< sc_lv<32> > r_V_10_6_fu_194_p2;
    sc_signal< sc_lv<28> > r_V_10_6_1_fu_193_p2;
    sc_signal< sc_lv<30> > r_V_10_6_2_fu_214_p2;
    sc_signal< sc_lv<28> > r_V_10_6_3_fu_200_p2;
    sc_signal< sc_lv<18> > r_V_7_cast1_fu_3610_p0;
    sc_signal< sc_lv<18> > r_V_7_cast2_fu_3616_p0;
    sc_signal< sc_lv<18> > r_V_7_cast_fu_3621_p0;
    sc_signal< sc_lv<32> > r_V_10_7_fu_191_p2;
    sc_signal< sc_lv<29> > r_V_10_7_1_fu_197_p2;
    sc_signal< sc_lv<31> > r_V_10_7_2_fu_205_p2;
    sc_signal< sc_lv<31> > r_V_10_7_3_fu_210_p2;
    sc_signal< sc_lv<32> > r_V_s_fu_215_p2;
    sc_signal< sc_lv<32> > r_V_10_0_1_fu_201_p2;
    sc_signal< sc_lv<32> > r_V_10_0_2_fu_208_p2;
    sc_signal< sc_lv<28> > p_shl_fu_3702_p3;
    sc_signal< sc_lv<29> > p_shl_cast_fu_3709_p1;
    sc_signal< sc_lv<23> > p_shl1_fu_3719_p3;
    sc_signal< sc_lv<29> > p_neg_fu_3713_p2;
    sc_signal< sc_lv<29> > p_shl1_cast_fu_3726_p1;
    sc_signal< sc_lv<29> > r_V_10_0_3_fu_3730_p2;
    sc_signal< sc_lv<32> > r_V_10_1_fu_195_p2;
    sc_signal< sc_lv<29> > r_V_10_1_1_fu_199_p2;
    sc_signal< sc_lv<32> > r_V_10_1_2_fu_202_p2;
    sc_signal< sc_lv<32> > r_V_10_1_3_fu_198_p2;
    sc_signal< sc_lv<31> > r_V_10_2_fu_209_p2;
    sc_signal< sc_lv<32> > r_V_10_2_1_fu_190_p2;
    sc_signal< sc_lv<32> > r_V_10_2_2_fu_211_p2;
    sc_signal< sc_lv<32> > r_V_10_2_3_fu_204_p2;
    sc_signal< sc_lv<31> > r_V_10_3_fu_189_p2;
    sc_signal< sc_lv<32> > r_V_10_3_1_fu_219_p2;
    sc_signal< sc_lv<32> > r_V_10_3_2_fu_216_p2;
    sc_signal< sc_lv<32> > r_V_10_3_3_fu_217_p2;
    sc_signal< sc_lv<18> > tmp_10_fu_3896_p1;
    sc_signal< sc_lv<18> > tmp7_fu_3931_p2;
    sc_signal< sc_lv<18> > tmp6_fu_3936_p2;
    sc_signal< sc_lv<18> > tmp5_fu_3926_p2;
    sc_signal< sc_lv<16> > tmp_24_cast_fu_3917_p1;
    sc_signal< sc_lv<16> > tmp12_fu_3951_p2;
    sc_signal< sc_lv<16> > tmp_18_cast_fu_3908_p1;
    sc_signal< sc_lv<16> > tmp13_fu_3957_p2;
    sc_signal< sc_lv<18> > tmp13_cast_fu_3963_p1;
    sc_signal< sc_lv<18> > tmp10_fu_3947_p2;
    sc_signal< sc_lv<18> > tmp_12_fu_3899_p1;
    sc_signal< sc_lv<18> > tmp_24_fu_3920_p1;
    sc_signal< sc_lv<18> > tmp19_fu_3978_p2;
    sc_signal< sc_lv<18> > tmp_19_fu_3911_p1;
    sc_signal< sc_lv<18> > tmp20_fu_3984_p2;
    sc_signal< sc_lv<18> > tmp17_fu_3973_p2;
    sc_signal< sc_lv<18> > tmp_14_fu_3902_p1;
    sc_signal< sc_lv<18> > tmp_16_fu_3905_p1;
    sc_signal< sc_lv<18> > tmp_26_fu_3923_p1;
    sc_signal< sc_lv<18> > tmp26_fu_4002_p2;
    sc_signal< sc_lv<18> > tmp_21_fu_3914_p1;
    sc_signal< sc_lv<18> > tmp27_fu_4008_p2;
    sc_signal< sc_lv<18> > tmp24_fu_3996_p2;
    sc_signal< sc_lv<18> > tmp_2_fu_4026_p1;
    sc_signal< sc_lv<18> > tmp_6_fu_4029_p1;
    sc_signal< sc_lv<18> > tmp3_fu_4036_p2;
    sc_signal< sc_lv<18> > tmp2_fu_4032_p2;
    sc_signal< sc_lv<18> > tmp_fu_4042_p2;
    sc_signal< sc_lv<18> > tmp_8_fu_4023_p1;
    sc_signal< sc_lv<18> > tmp1_fu_4058_p2;
    sc_signal< sc_lv<18> > tmp9_fu_4053_p2;
    sc_signal< sc_lv<18> > tmp8_fu_4062_p2;
    sc_signal< sc_lv<18> > tmp16_fu_4077_p2;
    sc_signal< sc_lv<18> > tmp14_fu_4073_p2;
    sc_signal< sc_lv<18> > tmp15_fu_4081_p2;
    sc_signal< sc_lv<18> > tmp_5_fu_4020_p1;
    sc_signal< sc_lv<18> > tmp23_fu_4097_p2;
    sc_signal< sc_lv<18> > tmp21_fu_4092_p2;
    sc_signal< sc_lv<18> > tmp22_fu_4101_p2;
    sc_signal< sc_lv<18> > res_0_V_write_assign_fu_4048_p2;
    sc_signal< sc_lv<18> > acc_1_V_fu_4068_p2;
    sc_signal< sc_lv<18> > acc_2_V_fu_4087_p2;
    sc_signal< sc_lv<18> > acc_3_V_fu_4107_p2;
    sc_signal< sc_logic > ap_ce_reg;
    sc_signal< sc_lv<18> > data_0_V_read_int_reg;
    sc_signal< sc_lv<18> > data_1_V_read_int_reg;
    sc_signal< sc_lv<18> > data_2_V_read_int_reg;
    sc_signal< sc_lv<18> > data_3_V_read_int_reg;
    sc_signal< sc_lv<18> > data_4_V_read_int_reg;
    sc_signal< sc_lv<18> > data_5_V_read_int_reg;
    sc_signal< sc_lv<18> > data_6_V_read_int_reg;
    sc_signal< sc_lv<18> > data_7_V_read_int_reg;
    sc_signal< sc_lv<18> > ap_return_0_int_reg;
    sc_signal< sc_lv<18> > ap_return_1_int_reg;
    sc_signal< sc_lv<18> > ap_return_2_int_reg;
    sc_signal< sc_lv<18> > ap_return_3_int_reg;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<31> ap_const_lv31_7FFFF249;
    static const sc_lv<31> ap_const_lv31_CAE;
    static const sc_lv<32> ap_const_lv32_FFFFE8A7;
    static const sc_lv<32> ap_const_lv32_12E4;
    static const sc_lv<28> ap_const_lv28_FFFFE1D;
    static const sc_lv<32> ap_const_lv32_FFFFD310;
    static const sc_lv<32> ap_const_lv32_2822;
    static const sc_lv<29> ap_const_lv29_255;
    static const sc_lv<29> ap_const_lv29_1FFFFD89;
    static const sc_lv<32> ap_const_lv32_2CE5;
    static const sc_lv<29> ap_const_lv29_2C8;
    static const sc_lv<28> ap_const_lv28_FFFFE32;
    static const sc_lv<32> ap_const_lv32_FFFFEB13;
    static const sc_lv<32> ap_const_lv32_FFFFC980;
    static const sc_lv<32> ap_const_lv32_14A4;
    static const sc_lv<32> ap_const_lv32_33CA;
    static const sc_lv<31> ap_const_lv31_C8B;
    static const sc_lv<32> ap_const_lv32_1B05;
    static const sc_lv<32> ap_const_lv32_FFFFD1B0;
    static const sc_lv<32> ap_const_lv32_3AFC;
    static const sc_lv<31> ap_const_lv31_ACD;
    static const sc_lv<31> ap_const_lv31_91B;
    static const sc_lv<32> ap_const_lv32_2BCE;
    static const sc_lv<31> ap_const_lv31_7FFFF7A1;
    static const sc_lv<27> ap_const_lv27_A4;
    static const sc_lv<30> ap_const_lv30_46D;
    static const sc_lv<32> ap_const_lv32_18A5;
    static const sc_lv<32> ap_const_lv32_49BE;
    static const sc_lv<32> ap_const_lv32_FFFFDB39;
    static const sc_lv<32> ap_const_lv32_2C07;
    static const sc_lv<32> ap_const_lv32_FFFFE23F;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<29> ap_const_lv29_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<18> ap_const_lv18_3EEBC;
    static const sc_lv<16> ap_const_lv16_9FC;
    static const sc_lv<18> ap_const_lv18_1669;
    static const sc_lv<18> ap_const_lv18_3F8E6;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_acc_1_V_fu_4068_p2();
    void thread_acc_2_V_fu_4087_p2();
    void thread_acc_3_V_fu_4107_p2();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_p_neg_fu_3713_p2();
    void thread_p_shl1_cast_fu_3726_p1();
    void thread_p_shl1_fu_3719_p3();
    void thread_p_shl_cast_fu_3709_p1();
    void thread_p_shl_fu_3702_p3();
    void thread_r_V_10_0_1_fu_201_p0();
    void thread_r_V_10_0_1_fu_201_p2();
    void thread_r_V_10_0_2_fu_208_p0();
    void thread_r_V_10_0_2_fu_208_p2();
    void thread_r_V_10_0_3_fu_3730_p2();
    void thread_r_V_10_1_1_fu_199_p0();
    void thread_r_V_10_1_1_fu_199_p2();
    void thread_r_V_10_1_2_fu_202_p0();
    void thread_r_V_10_1_2_fu_202_p2();
    void thread_r_V_10_1_3_fu_198_p0();
    void thread_r_V_10_1_3_fu_198_p2();
    void thread_r_V_10_1_fu_195_p0();
    void thread_r_V_10_1_fu_195_p2();
    void thread_r_V_10_2_1_fu_190_p0();
    void thread_r_V_10_2_1_fu_190_p2();
    void thread_r_V_10_2_2_fu_211_p0();
    void thread_r_V_10_2_2_fu_211_p2();
    void thread_r_V_10_2_3_fu_204_p0();
    void thread_r_V_10_2_3_fu_204_p2();
    void thread_r_V_10_2_fu_209_p0();
    void thread_r_V_10_2_fu_209_p2();
    void thread_r_V_10_3_1_fu_219_p0();
    void thread_r_V_10_3_1_fu_219_p2();
    void thread_r_V_10_3_2_fu_216_p0();
    void thread_r_V_10_3_2_fu_216_p2();
    void thread_r_V_10_3_3_fu_217_p0();
    void thread_r_V_10_3_3_fu_217_p2();
    void thread_r_V_10_3_fu_189_p0();
    void thread_r_V_10_3_fu_189_p2();
    void thread_r_V_10_4_1_fu_218_p0();
    void thread_r_V_10_4_1_fu_218_p2();
    void thread_r_V_10_4_2_fu_212_p0();
    void thread_r_V_10_4_2_fu_212_p2();
    void thread_r_V_10_4_3_fu_188_p0();
    void thread_r_V_10_4_3_fu_188_p2();
    void thread_r_V_10_4_fu_213_p0();
    void thread_r_V_10_4_fu_213_p2();
    void thread_r_V_10_5_1_fu_207_p0();
    void thread_r_V_10_5_1_fu_207_p2();
    void thread_r_V_10_5_2_fu_206_p0();
    void thread_r_V_10_5_2_fu_206_p2();
    void thread_r_V_10_5_3_fu_196_p0();
    void thread_r_V_10_5_3_fu_196_p2();
    void thread_r_V_10_5_fu_203_p0();
    void thread_r_V_10_5_fu_203_p2();
    void thread_r_V_10_6_1_fu_193_p0();
    void thread_r_V_10_6_1_fu_193_p2();
    void thread_r_V_10_6_2_fu_214_p0();
    void thread_r_V_10_6_2_fu_214_p2();
    void thread_r_V_10_6_3_fu_200_p0();
    void thread_r_V_10_6_3_fu_200_p2();
    void thread_r_V_10_6_fu_194_p0();
    void thread_r_V_10_6_fu_194_p2();
    void thread_r_V_10_7_1_fu_197_p0();
    void thread_r_V_10_7_1_fu_197_p2();
    void thread_r_V_10_7_2_fu_205_p0();
    void thread_r_V_10_7_2_fu_205_p2();
    void thread_r_V_10_7_3_fu_210_p0();
    void thread_r_V_10_7_3_fu_210_p2();
    void thread_r_V_10_7_fu_191_p0();
    void thread_r_V_10_7_fu_191_p2();
    void thread_r_V_1_cast_fu_3750_p1();
    void thread_r_V_2_cast1_fu_3796_p1();
    void thread_r_V_3_cast1_fu_3846_p1();
    void thread_r_V_4_cast1_fu_3446_p0();
    void thread_r_V_4_cast1_fu_3446_p1();
    void thread_r_V_4_cast2_fu_3452_p0();
    void thread_r_V_4_cast_fu_3457_p0();
    void thread_r_V_5_cast1_fu_3502_p0();
    void thread_r_V_5_cast_fu_3507_p0();
    void thread_r_V_5_cast_fu_3507_p1();
    void thread_r_V_6_cast1_fu_3554_p0();
    void thread_r_V_6_cast2_fu_3559_p0();
    void thread_r_V_6_cast2_fu_3559_p1();
    void thread_r_V_6_cast_fu_3565_p0();
    void thread_r_V_7_cast1_fu_3610_p0();
    void thread_r_V_7_cast1_fu_3610_p1();
    void thread_r_V_7_cast2_fu_3616_p0();
    void thread_r_V_7_cast_fu_3621_p0();
    void thread_r_V_cast_fu_3666_p1();
    void thread_r_V_s_fu_215_p0();
    void thread_r_V_s_fu_215_p2();
    void thread_res_0_V_write_assign_fu_4048_p2();
    void thread_tmp10_fu_3947_p2();
    void thread_tmp11_fu_3967_p2();
    void thread_tmp12_fu_3951_p2();
    void thread_tmp13_cast_fu_3963_p1();
    void thread_tmp13_fu_3957_p2();
    void thread_tmp14_fu_4073_p2();
    void thread_tmp15_fu_4081_p2();
    void thread_tmp16_fu_4077_p2();
    void thread_tmp17_fu_3973_p2();
    void thread_tmp18_fu_3990_p2();
    void thread_tmp19_fu_3978_p2();
    void thread_tmp1_fu_4058_p2();
    void thread_tmp20_fu_3984_p2();
    void thread_tmp21_fu_4092_p2();
    void thread_tmp22_fu_4101_p2();
    void thread_tmp23_fu_4097_p2();
    void thread_tmp24_fu_3996_p2();
    void thread_tmp25_fu_4014_p2();
    void thread_tmp26_fu_4002_p2();
    void thread_tmp27_fu_4008_p2();
    void thread_tmp2_fu_4032_p2();
    void thread_tmp3_fu_4036_p2();
    void thread_tmp4_fu_3941_p2();
    void thread_tmp5_fu_3926_p2();
    void thread_tmp6_fu_3936_p2();
    void thread_tmp7_fu_3931_p2();
    void thread_tmp8_fu_4062_p2();
    void thread_tmp9_fu_4053_p2();
    void thread_tmp_10_fu_3896_p1();
    void thread_tmp_12_fu_3899_p1();
    void thread_tmp_14_fu_3902_p1();
    void thread_tmp_16_fu_3905_p1();
    void thread_tmp_18_cast_fu_3908_p1();
    void thread_tmp_19_fu_3911_p1();
    void thread_tmp_21_fu_3914_p1();
    void thread_tmp_24_cast_fu_3917_p1();
    void thread_tmp_24_fu_3920_p1();
    void thread_tmp_26_fu_3923_p1();
    void thread_tmp_2_fu_4026_p1();
    void thread_tmp_5_fu_4020_p1();
    void thread_tmp_6_fu_4029_p1();
    void thread_tmp_8_fu_4023_p1();
    void thread_tmp_fu_4042_p2();
};

}

using namespace ap_rtl;

#endif
