

================================================================
== Vivado HLS Report for 'top_level'
================================================================
* Date:           Thu Dec 21 14:59:29 2017

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        main_module
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.61|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|   49|    2|   50|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 3 [2/2] (0.00ns)   --->   "call void @"UartModIn::UartModIn.1"(i8* %e_form, float* %fifo1_12_form, i1* %clk_form, i1* %reset_form)" [src/modules/UartModIn.h:26->src/modules/top_level.h:41]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 4 [2/2] (0.00ns)   --->   "call void @"UartModOut::UartModOut.1"(float* %fifo2_1_form24, i8* %s_form, i1* %clk_form4, i1* %reset_form5)" [src/modules/UartModOut.h:26->src/modules/top_level.h:41]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 5 [2/2] (0.00ns)   --->   "call void @"doubleur::doubleur.1"(float* %top_level_doub_to_split, i1* %clk_form6, i1* %reset_form7, float* %fifo1_12_form18, float* %doub1_1_form, float* %doub2_1_form)" [src/modules/doubleur.h:22->src/modules/top_level.h:41]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 6 [2/2] (0.00ns)   --->   "call void @"comparateur::comparateur.1"(float* %top_level_comp_in1, float* %top_level_comp_seuil, float* %top_level_comp_result, i1* %clk_form16, i1* %reset_form17, float* %doub1_1_form19, float* %fifo4_1_form23, float* %fifo2_1_form)" [src/modules/comparateur.h:27->src/modules/top_level.h:41]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 7 [2/2] (0.00ns)   --->   "call void @"filtre1::filtre1.1"(float* %top_level_f1_y0, float* %top_level_f1_x0, [2 x float]* %top_level_f1_mem_x, [2 x float]* %top_level_f1_mem_y, i1* %clk_form10, i1* %reset_form11, float* %top_level_f1_e_m_if_Val, float* %top_level_f1_s_m_if_Val)" [src/modules/filtre1.h:29->src/modules/top_level.h:41]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 8 [2/2] (0.00ns)   --->   "call void @"carre::carre.1"(float* %top_level_car_x, i1* %clk_form12, i1* %reset_form13, float* %doub2_1_form20, float* %fifo2_13_form)" [src/modules/carre.h:21->src/modules/top_level.h:41]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "call void @"filtre2::filtre2.1"(float* %top_level_f2_y0, float* %top_level_f2_x0, [2 x float]* %top_level_f2_mem_x, [2 x float]* %top_level_f2_mem_y, i1* %clk_form14, i1* %reset_form15, float* %fifo2_13_form21, float* %fifo3_1_form)" [src/modules/filtre2.h:29->src/modules/top_level.h:41]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 10 [2/2] (0.00ns)   --->   "call void @"racine::racine.1"(float* %top_level_rac_x, i1* %top_level_rac_clk_m_if_Val, i1* %top_level_rac_reset_m_if_Val, float* %fifo3_1_form22, float* %fifo4_1_form)" [src/modules/racine.h:22->src/modules/top_level.h:41]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 2> : 0.00ns
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo4_1_form, [8 x i8]* @p_str4140, i32 0, i32 0, [1 x i8]* @p_str5141, i32 0, i32 0, [1 x i8]* @p_str5141, [1 x i8]* @p_str5141, [1 x i8]* @p_str5141, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5141, [1 x i8]* @p_str5141)"
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo3_1_form22, [8 x i8]* @p_str4140, i32 0, i32 0, [1 x i8]* @p_str5141, i32 0, i32 0, [1 x i8]* @p_str5141, [1 x i8]* @p_str5141, [1 x i8]* @p_str5141, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5141, [1 x i8]* @p_str5141)"
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo3_1_form, [8 x i8]* @p_str4117, i32 0, i32 0, [1 x i8]* @p_str5118, i32 0, i32 0, [1 x i8]* @p_str5118, [1 x i8]* @p_str5118, [1 x i8]* @p_str5118, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5118, [1 x i8]* @p_str5118)"
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo2_13_form21, [8 x i8]* @p_str4117, i32 0, i32 0, [1 x i8]* @p_str5118, i32 0, i32 0, [1 x i8]* @p_str5118, [1 x i8]* @p_str5118, [1 x i8]* @p_str5118, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5118, [1 x i8]* @p_str5118)"
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo2_13_form, [8 x i8]* @p_str435, i32 0, i32 0, [1 x i8]* @p_str536, i32 0, i32 0, [1 x i8]* @p_str536, [1 x i8]* @p_str536, [1 x i8]* @p_str536, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str536, [1 x i8]* @p_str536)"
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %doub2_1_form20, [8 x i8]* @p_str435, i32 0, i32 0, [1 x i8]* @p_str536, i32 0, i32 0, [1 x i8]* @p_str536, [1 x i8]* @p_str536, [1 x i8]* @p_str536, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str536, [1 x i8]* @p_str536)"
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %top_level_f1_s_m_if_Val, [8 x i8]* @p_str493, i32 0, i32 0, [1 x i8]* @p_str594, i32 0, i32 0, [1 x i8]* @p_str594, [1 x i8]* @p_str594, [1 x i8]* @p_str594, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str594, [1 x i8]* @p_str594)"
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %top_level_f1_e_m_if_Val, [8 x i8]* @p_str493, i32 0, i32 0, [1 x i8]* @p_str594, i32 0, i32 0, [1 x i8]* @p_str594, [1 x i8]* @p_str594, [1 x i8]* @p_str594, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str594, [1 x i8]* @p_str594)"
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo2_1_form, [8 x i8]* @p_str454, i32 0, i32 0, [1 x i8]* @p_str555, i32 0, i32 0, [1 x i8]* @p_str555, [1 x i8]* @p_str555, [1 x i8]* @p_str555, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str555, [1 x i8]* @p_str555)"
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo4_1_form23, [8 x i8]* @p_str454, i32 0, i32 0, [1 x i8]* @p_str555, i32 0, i32 0, [1 x i8]* @p_str555, [1 x i8]* @p_str555, [1 x i8]* @p_str555, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str555, [1 x i8]* @p_str555)"
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %doub1_1_form19, [8 x i8]* @p_str454, i32 0, i32 0, [1 x i8]* @p_str555, i32 0, i32 0, [1 x i8]* @p_str555, [1 x i8]* @p_str555, [1 x i8]* @p_str555, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str555, [1 x i8]* @p_str555)"
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %doub2_1_form, [8 x i8]* @p_str474, i32 0, i32 0, [1 x i8]* @p_str575, i32 0, i32 0, [1 x i8]* @p_str575, [1 x i8]* @p_str575, [1 x i8]* @p_str575, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str575, [1 x i8]* @p_str575)"
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %doub1_1_form, [8 x i8]* @p_str474, i32 0, i32 0, [1 x i8]* @p_str575, i32 0, i32 0, [1 x i8]* @p_str575, [1 x i8]* @p_str575, [1 x i8]* @p_str575, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str575, [1 x i8]* @p_str575)"
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo1_12_form18, [8 x i8]* @p_str474, i32 0, i32 0, [1 x i8]* @p_str575, i32 0, i32 0, [1 x i8]* @p_str575, [1 x i8]* @p_str575, [1 x i8]* @p_str575, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str575, [1 x i8]* @p_str575)"
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %s_form, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str112, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str112, [1 x i8]* @p_str112, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str112)"
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo2_1_form24, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str112, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str112, [1 x i8]* @p_str112, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str112)"
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo1_12_form, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %e_form, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !765"
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !769"
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %e), !map !773"
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %s), !map !777"
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %e_form), !map !781"
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %fifo1_12_form), !map !785"
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk_form), !map !789"
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset_form), !map !793"
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %fifo2_1_form24), !map !797"
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %s_form), !map !801"
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk_form4), !map !805"
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset_form5), !map !809"
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %top_level_doub_to_split), !map !813"
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk_form6), !map !817"
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset_form7), !map !821"
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %fifo1_12_form18), !map !825"
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %doub1_1_form), !map !829"
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %doub2_1_form), !map !833"
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %top_level_comp_in1), !map !837"
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %top_level_comp_seuil), !map !841"
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %top_level_comp_result), !map !845"
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk_form16), !map !849"
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset_form17), !map !853"
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %doub1_1_form19), !map !857"
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %fifo4_1_form23), !map !861"
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %fifo2_1_form), !map !865"
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %top_level_f1_y0), !map !869"
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %top_level_f1_x0), !map !873"
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x float]* %top_level_f1_mem_x), !map !877"
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x float]* %top_level_f1_mem_y), !map !881"
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk_form10), !map !885"
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset_form11), !map !889"
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %top_level_f1_e_m_if_Val), !map !893"
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %top_level_f1_s_m_if_Val), !map !897"
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %top_level_car_x), !map !901"
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk_form12), !map !905"
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset_form13), !map !909"
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %doub2_1_form20), !map !913"
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %fifo2_13_form), !map !917"
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %top_level_f2_y0), !map !921"
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %top_level_f2_x0), !map !925"
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x float]* %top_level_f2_mem_x), !map !929"
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x float]* %top_level_f2_mem_y), !map !933"
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk_form14), !map !937"
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset_form15), !map !941"
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %fifo2_13_form21), !map !945"
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %fifo3_1_form), !map !949"
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %top_level_rac_x), !map !953"
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %top_level_rac_clk_m_if_Val), !map !957"
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %top_level_rac_reset_m_if_Val), !map !961"
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %fifo3_1_form22), !map !965"
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %fifo4_1_form), !map !969"
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %fifo1_1), !map !973"
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %fifo2_1), !map !977"
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %fifo1_12), !map !981"
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %fifo2_13), !map !985"
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %fifo3_1), !map !989"
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %fifo4_1), !map !993"
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %doub1_1), !map !997"
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %doub2_1), !map !1001"
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %e, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/modules/top_level.h:41]
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([1 x i8]* @p_str1, i32 4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i8* %e) nounwind" [src/modules/top_level.h:41]
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %s, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str112, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str112, [1 x i8]* @p_str112, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str112) nounwind" [src/modules/top_level.h:41]
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([1 x i8]* @p_str112, i32 5, [1 x i8]* @p_str112, [1 x i8]* @p_str112, i32 0, i32 0, i8* %s) nounwind" [src/modules/top_level.h:41]
ST_2 : Operation 93 [1/2] (0.00ns)   --->   "call void @"UartModIn::UartModIn.1"(i8* %e_form, float* %fifo1_12_form, i1* %clk_form, i1* %reset_form)" [src/modules/UartModIn.h:26->src/modules/top_level.h:41]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 94 [1/2] (0.00ns)   --->   "call void @"UartModOut::UartModOut.1"(float* %fifo2_1_form24, i8* %s_form, i1* %clk_form4, i1* %reset_form5)" [src/modules/UartModOut.h:26->src/modules/top_level.h:41]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 95 [1/2] (0.00ns)   --->   "call void @"doubleur::doubleur.1"(float* %top_level_doub_to_split, i1* %clk_form6, i1* %reset_form7, float* %fifo1_12_form18, float* %doub1_1_form, float* %doub2_1_form)" [src/modules/doubleur.h:22->src/modules/top_level.h:41]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 96 [1/2] (0.00ns)   --->   "call void @"comparateur::comparateur.1"(float* %top_level_comp_in1, float* %top_level_comp_seuil, float* %top_level_comp_result, i1* %clk_form16, i1* %reset_form17, float* %doub1_1_form19, float* %fifo4_1_form23, float* %fifo2_1_form)" [src/modules/comparateur.h:27->src/modules/top_level.h:41]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 97 [1/2] (0.00ns)   --->   "call void @"filtre1::filtre1.1"(float* %top_level_f1_y0, float* %top_level_f1_x0, [2 x float]* %top_level_f1_mem_x, [2 x float]* %top_level_f1_mem_y, i1* %clk_form10, i1* %reset_form11, float* %top_level_f1_e_m_if_Val, float* %top_level_f1_s_m_if_Val)" [src/modules/filtre1.h:29->src/modules/top_level.h:41]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 98 [1/2] (0.00ns)   --->   "call void @"carre::carre.1"(float* %top_level_car_x, i1* %clk_form12, i1* %reset_form13, float* %doub2_1_form20, float* %fifo2_13_form)" [src/modules/carre.h:21->src/modules/top_level.h:41]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 99 [1/2] (0.00ns)   --->   "call void @"filtre2::filtre2.1"(float* %top_level_f2_y0, float* %top_level_f2_x0, [2 x float]* %top_level_f2_mem_x, [2 x float]* %top_level_f2_mem_y, i1* %clk_form14, i1* %reset_form15, float* %fifo2_13_form21, float* %fifo3_1_form)" [src/modules/filtre2.h:29->src/modules/top_level.h:41]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 100 [1/2] (0.00ns)   --->   "call void @"racine::racine.1"(float* %top_level_rac_x, i1* %top_level_rac_clk_m_if_Val, i1* %top_level_rac_reset_m_if_Val, float* %fifo3_1_form22, float* %fifo4_1_form)" [src/modules/racine.h:22->src/modules/top_level.h:41]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecChannel([1 x i8]* @p_str29, i32 1, [1 x i8]* @p_str29, [6 x i8]* @p_str18, i32 8192, i32 8192, float* %fifo1_1, float* %fifo1_1) nounwind" [src/modules/top_level.h:41]
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo1_1, [8 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str29, [1 x i8]* @p_str29, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str29) nounwind" [src/modules/top_level.h:41]
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecChannel([1 x i8]* @p_str29, i32 1, [1 x i8]* @p_str29, [6 x i8]* @p_str19, i32 8192, i32 8192, float* %fifo2_1, float* %fifo2_1) nounwind" [src/modules/top_level.h:41]
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo2_1, [8 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str29, [1 x i8]* @p_str29, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str29) nounwind" [src/modules/top_level.h:41]
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecChannel([1 x i8]* @p_str29, i32 1, [1 x i8]* @p_str29, [6 x i8]* @p_str18, i32 8192, i32 8192, float* %fifo1_12, float* %fifo1_12) nounwind" [src/modules/top_level.h:41]
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo1_12, [8 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str29, [1 x i8]* @p_str29, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str29) nounwind" [src/modules/top_level.h:41]
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecChannel([1 x i8]* @p_str29, i32 1, [1 x i8]* @p_str29, [6 x i8]* @p_str19, i32 8192, i32 8192, float* %fifo2_13, float* %fifo2_13) nounwind" [src/modules/top_level.h:41]
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo2_13, [8 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str29, [1 x i8]* @p_str29, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str29) nounwind" [src/modules/top_level.h:41]
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecChannel([1 x i8]* @p_str29, i32 1, [1 x i8]* @p_str29, [6 x i8]* @p_str20, i32 8192, i32 8192, float* %fifo3_1, float* %fifo3_1) nounwind" [src/modules/top_level.h:41]
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo3_1, [8 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str29, [1 x i8]* @p_str29, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str29) nounwind" [src/modules/top_level.h:41]
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecChannel([1 x i8]* @p_str29, i32 1, [1 x i8]* @p_str29, [6 x i8]* @p_str21, i32 8192, i32 8192, float* %fifo4_1, float* %fifo4_1) nounwind" [src/modules/top_level.h:41]
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo4_1, [8 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str29, [1 x i8]* @p_str29, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str29) nounwind" [src/modules/top_level.h:41]
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecChannel([1 x i8]* @p_str29, i32 1, [1 x i8]* @p_str29, [6 x i8]* @p_str22, i32 8192, i32 8192, float* %doub1_1, float* %doub1_1) nounwind" [src/modules/top_level.h:41]
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %doub1_1, [8 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str29, [1 x i8]* @p_str29, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str29) nounwind" [src/modules/top_level.h:41]
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecChannel([1 x i8]* @p_str29, i32 1, [1 x i8]* @p_str29, [6 x i8]* @p_str23, i32 8192, i32 8192, float* %doub2_1, float* %doub2_1) nounwind" [src/modules/top_level.h:41]
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %doub2_1, [8 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str29, [1 x i8]* @p_str29, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str29) nounwind" [src/modules/top_level.h:41]
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @p_str24, [10 x i8]* @p_str24) nounwind" [src/modules/top_level.h:42]
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str24, i32 0, [7 x i8]* @p_str25, [4 x i8]* @p_str26, i32 0, i32 0, i1* %clk) nounwind" [src/modules/top_level.h:43]
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str24, i32 0, [7 x i8]* @p_str25, [6 x i8]* @p_str27, i32 0, i32 0, i1* %reset) nounwind" [src/modules/top_level.h:44]
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %e, [8 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str29, [1 x i8]* @p_str29, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str29) nounwind" [src/modules/top_level.h:45]
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str24, i32 4, [16 x i8]* @p_str30, [2 x i8]* @p_str31165, i32 0, i32 0, i8* %e) nounwind" [src/modules/top_level.h:46]
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %s, [8 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str29, [1 x i8]* @p_str29, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str29) nounwind" [src/modules/top_level.h:47]
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str24, i32 5, [16 x i8]* @p_str30, [2 x i8]* @p_str32, i32 0, i32 0, i8* %s) nounwind" [src/modules/top_level.h:48]
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %clk_form, i1* %clk) nounwind" [src/modules/top_level.h:49]
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %reset_form, i1* %reset) nounwind" [src/modules/top_level.h:50]
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %clk_form4, i1* %clk) nounwind" [src/modules/top_level.h:51]
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %reset_form5, i1* %reset) nounwind" [src/modules/top_level.h:52]
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %clk_form6, i1* %clk) nounwind" [src/modules/top_level.h:53]
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %reset_form7, i1* %reset) nounwind" [src/modules/top_level.h:54]
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %clk_form16, i1* %clk) nounwind" [src/modules/top_level.h:55]
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %reset_form17, i1* %reset) nounwind" [src/modules/top_level.h:56]
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %clk_form10, i1* %clk) nounwind" [src/modules/top_level.h:57]
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %reset_form11, i1* %reset) nounwind" [src/modules/top_level.h:58]
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %clk_form12, i1* %clk) nounwind" [src/modules/top_level.h:59]
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %reset_form13, i1* %reset) nounwind" [src/modules/top_level.h:60]
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %clk_form14, i1* %clk) nounwind" [src/modules/top_level.h:61]
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %reset_form15, i1* %reset) nounwind" [src/modules/top_level.h:62]
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %clk_form16, i1* %clk) nounwind" [src/modules/top_level.h:63]
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %reset_form17, i1* %reset) nounwind" [src/modules/top_level.h:64]
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i8* %e_form, i8* %e) nounwind" [src/modules/top_level.h:65]
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(float* %fifo1_12_form, float* %fifo1_12) nounwind" [src/modules/top_level.h:66]
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(float* %fifo1_12_form18, float* %fifo1_12) nounwind" [src/modules/top_level.h:67]
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(float* %doub1_1_form, float* %doub1_1) nounwind" [src/modules/top_level.h:68]
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(float* %doub1_1_form19, float* %doub1_1) nounwind" [src/modules/top_level.h:69]
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(float* %doub2_1_form, float* %doub2_1) nounwind" [src/modules/top_level.h:70]
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(float* %doub2_1_form20, float* %doub2_1) nounwind" [src/modules/top_level.h:71]
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(float* %fifo2_13_form, float* %fifo2_13) nounwind" [src/modules/top_level.h:72]
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(float* %fifo2_13_form21, float* %fifo2_13) nounwind" [src/modules/top_level.h:73]
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(float* %fifo3_1_form, float* %fifo3_1) nounwind" [src/modules/top_level.h:74]
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(float* %fifo3_1_form22, float* %fifo3_1) nounwind" [src/modules/top_level.h:75]
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(float* %fifo4_1_form, float* %fifo4_1) nounwind" [src/modules/top_level.h:76]
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(float* %fifo4_1_form23, float* %fifo4_1) nounwind" [src/modules/top_level.h:77]
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(float* %fifo2_1_form, float* %fifo2_1) nounwind" [src/modules/top_level.h:78]
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(float* %fifo2_1_form24, float* %fifo2_1) nounwind" [src/modules/top_level.h:79]
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i8* %s_form, i8* %s) nounwind" [src/modules/top_level.h:80]
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "ret void" [src/modules/top_level.h:64]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
