

================================================================
== Vitis HLS Report for 'mp_mul_8_Pipeline_VITIS_LOOP_157_4'
================================================================
* Date:           Tue May 20 14:37:37 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       17|  0.110 us|  0.170 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_157_4  |        9|       15|        10|          1|          1|  1 ~ 7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1246|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     68|    -|
|Register         |        -|    -|    1191|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1191|   1410|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln105_fu_456_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln123_fu_386_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln130_52_fu_432_p2  |         +|   0|  0|  40|          33|          33|
    |add_ln130_53_fu_442_p2  |         +|   0|  0|  40|          33|          33|
    |add_ln130_fu_428_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln133_fu_506_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln157_fu_219_p2     |         +|   0|  0|  13|           4|           1|
    |t_fu_672_p2             |         +|   0|  0|  11|           3|           3|
    |tempReg_fu_577_p2       |         +|   0|  0|  71|          64|          64|
    |temp_27_fu_462_p2       |         +|   0|  0|  41|          34|          34|
    |temp_fu_396_p2          |         +|   0|  0|  41|          34|          34|
    |u_fu_592_p2             |         +|   0|  0|  71|          64|          64|
    |v_113_fu_518_p2         |         +|   0|  0|  71|          64|          64|
    |sub_ln158_fu_237_p2     |         -|   0|  0|  13|           5|           5|
    |and_ln160_fu_644_p2     |       and|   0|  0|  64|          64|          64|
    |icmp_ln157_fu_213_p2    |      icmp|   0|  0|  13|           4|           5|
    |or_ln105_3_fu_536_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln160_2_fu_654_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln160_fu_614_p2      |        or|   0|  0|  64|          64|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_13_fu_524_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_14_fu_530_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_15_fu_542_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln158_fu_250_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln160_5_fu_610_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln160_6_fu_627_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln160_7_fu_649_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln160_fu_606_p2     |       xor|   0|  0|  64|          64|          64|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1246|        1146|        1147|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|    4|          8|
    |j_9_fu_94                |   9|          2|    4|          8|
    |t_33_fu_86               |   9|          2|    3|          6|
    |u_34_out_o               |  14|          3|   64|        192|
    |v_35_fu_90               |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  68|         15|  141|        346|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln105_reg_836                     |  32|   0|   32|          0|
    |add_ln133_reg_846                     |  32|   0|   64|         32|
    |add_ln133_reg_846_pp0_iter8_reg       |  32|   0|   64|         32|
    |ah_reg_749                            |  32|   0|   32|          0|
    |al_reg_739                            |  32|   0|   32|          0|
    |ap_CS_fsm                             |   1|   0|    1|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg      |   1|   0|    1|          0|
    |bh_reg_754                            |  32|   0|   32|          0|
    |bl_reg_744                            |  32|   0|   32|          0|
    |icmp_ln157_reg_725                    |   1|   0|    1|          0|
    |j_9_fu_94                             |   4|   0|    4|          0|
    |j_reg_719                             |   4|   0|    4|          0|
    |t_33_fu_86                            |   3|   0|    3|          0|
    |tempReg_reg_851                       |  64|   0|   64|          0|
    |tempReg_reg_851_pp0_iter8_reg         |  64|   0|   64|          0|
    |tmp_130_reg_825                       |   2|   0|    2|          0|
    |tmp_131_reg_809                       |  32|   0|   32|          0|
    |tmp_131_reg_809_pp0_iter5_reg         |  32|   0|   32|          0|
    |tmp_132_reg_815                       |  32|   0|   32|          0|
    |tmp_132_reg_815_pp0_iter5_reg         |  32|   0|   32|          0|
    |tmp_133_reg_820                       |  32|   0|   32|          0|
    |tmp_134_reg_841                       |   2|   0|    2|          0|
    |tmp_s_reg_804                         |  32|   0|   32|          0|
    |trunc_ln106_84_reg_788                |  32|   0|   32|          0|
    |trunc_ln106_85_reg_793                |  32|   0|   32|          0|
    |trunc_ln106_86_reg_798                |  32|   0|   32|          0|
    |trunc_ln106_86_reg_798_pp0_iter5_reg  |  32|   0|   32|          0|
    |trunc_ln106_reg_783                   |  32|   0|   32|          0|
    |trunc_ln125_reg_830                   |  32|   0|   32|          0|
    |trunc_ln125_reg_830_pp0_iter6_reg     |  32|   0|   32|          0|
    |u_34_out_load_reg_860                 |  64|   0|   64|          0|
    |u_reg_865                             |  64|   0|   64|          0|
    |v_35_fu_90                            |  64|   0|   64|          0|
    |zext_ln156_2_cast_reg_714             |   4|   0|    5|          1|
    |icmp_ln157_reg_725                    |  64|  32|    1|          0|
    |tmp_133_reg_820                       |  64|  32|   32|          0|
    |trunc_ln106_reg_783                   |  64|  32|   32|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |1191|  96| 1129|         65|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+--------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_418_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_418_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_418_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_418_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_422_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_422_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_422_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_422_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_426_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_426_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_426_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_426_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_430_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_430_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_430_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_430_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_157_4|  return value|
|indvars_iv          |   in|    3|     ap_none|                          indvars_iv|        scalar|
|v                   |   in|   64|     ap_none|                                   v|        scalar|
|zext_ln156          |   in|    4|     ap_none|                          zext_ln156|        scalar|
|PKB_address0        |  out|    6|   ap_memory|                                 PKB|         array|
|PKB_ce0             |  out|    1|   ap_memory|                                 PKB|         array|
|PKB_q0              |   in|   64|   ap_memory|                                 PKB|         array|
|PKB_address1        |  out|    6|   ap_memory|                                 PKB|         array|
|PKB_ce1             |  out|    1|   ap_memory|                                 PKB|         array|
|PKB_q1              |   in|   64|   ap_memory|                                 PKB|         array|
|zext_ln156_2        |   in|    4|     ap_none|                        zext_ln156_2|        scalar|
|v_35_out            |  out|   64|      ap_vld|                            v_35_out|       pointer|
|v_35_out_ap_vld     |  out|    1|      ap_vld|                            v_35_out|       pointer|
|u_34_out_i          |   in|   64|     ap_ovld|                            u_34_out|       pointer|
|u_34_out_o          |  out|   64|     ap_ovld|                            u_34_out|       pointer|
|u_34_out_o_ap_vld   |  out|    1|     ap_ovld|                            u_34_out|       pointer|
|t_33_out            |  out|    3|      ap_vld|                            t_33_out|       pointer|
|t_33_out_ap_vld     |  out|    1|      ap_vld|                            t_33_out|       pointer|
+--------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%t_33 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 13 'alloca' 't_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%v_35 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 14 'alloca' 'v_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j_9 = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 15 'alloca' 'j_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %PKB"   --->   Operation 16 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln156_2_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln156_2"   --->   Operation 17 'read' 'zext_ln156_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln156_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln156"   --->   Operation 18 'read' 'zext_ln156_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%v_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v"   --->   Operation 19 'read' 'v_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvars_iv_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %indvars_iv"   --->   Operation 20 'read' 'indvars_iv_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln156_2_cast = zext i4 %zext_ln156_2_read"   --->   Operation 21 'zext' 'zext_ln156_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln156_cast = zext i4 %zext_ln156_read"   --->   Operation 22 'zext' 'zext_ln156_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvars_iv_cast = zext i3 %indvars_iv_read"   --->   Operation 23 'zext' 'indvars_iv_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %indvars_iv_cast, i4 %j_9" [src/generic/fp_generic.c:139]   --->   Operation 24 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_read, i64 %v_35" [src/generic/fp_generic.c:140]   --->   Operation 25 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %zext_ln156_cast, i64 %u_34_out" [src/generic/fp_generic.c:140]   --->   Operation 26 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln140 = store i3 0, i3 %t_33" [src/generic/fp_generic.c:140]   --->   Operation 27 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc58"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j = load i4 %j_9" [src/generic/fp_generic.c:157]   --->   Operation 29 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.73ns)   --->   "%icmp_ln157 = icmp_eq  i4 %j, i4 8" [src/generic/fp_generic.c:157]   --->   Operation 30 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln157 = br i1 %icmp_ln157, void %for.inc58.split, void %for.inc63.exitStub" [src/generic/fp_generic.c:157]   --->   Operation 31 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.73ns)   --->   "%add_ln157 = add i4 %j, i4 1" [src/generic/fp_generic.c:157]   --->   Operation 32 'add' 'add_ln157' <Predicate = (!icmp_ln157)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln157, i4 %j_9" [src/generic/fp_generic.c:139]   --->   Operation 33 'store' 'store_ln139' <Predicate = (!icmp_ln157)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.96>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i4 %j" [src/generic/fp_generic.c:157]   --->   Operation 34 'zext' 'zext_ln157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i4 %j" [src/generic/fp_generic.c:158]   --->   Operation 35 'zext' 'zext_ln158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%PKB_addr = getelementptr i64 %PKB, i32 0, i32 %zext_ln158" [src/generic/fp_generic.c:158]   --->   Operation 36 'getelementptr' 'PKB_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (3.25ns)   --->   "%PKB_load = load i6 %PKB_addr" [src/generic/fp_generic.c:158]   --->   Operation 37 'load' 'PKB_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_2 : Operation 38 [1/1] (1.73ns)   --->   "%sub_ln158 = sub i5 %zext_ln156_2_cast, i5 %zext_ln157" [src/generic/fp_generic.c:158]   --->   Operation 38 'sub' 'sub_ln158' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i8, i5 %sub_ln158, i8 4" [src/generic/fp_generic.c:158]   --->   Operation 39 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.97ns)   --->   "%xor_ln158 = xor i1 %bit_sel, i1 1" [src/generic/fp_generic.c:158]   --->   Operation 40 'xor' 'xor_ln158' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln158_1 = trunc i5 %sub_ln158" [src/generic/fp_generic.c:158]   --->   Operation 41 'trunc' 'trunc_ln158_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %xor_ln158, i4 %trunc_ln158_1" [src/generic/fp_generic.c:158]   --->   Operation 42 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln158_3 = zext i5 %tmp" [src/generic/fp_generic.c:158]   --->   Operation 43 'zext' 'zext_ln158_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%PKB_addr_7 = getelementptr i64 %PKB, i32 0, i32 %zext_ln158_3" [src/generic/fp_generic.c:158]   --->   Operation 44 'getelementptr' 'PKB_addr_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (3.25ns)   --->   "%PKB_load_3 = load i6 %PKB_addr_7" [src/generic/fp_generic.c:158]   --->   Operation 45 'load' 'PKB_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 46 [1/2] ( I:3.25ns O:3.25ns )   --->   "%PKB_load = load i6 %PKB_addr" [src/generic/fp_generic.c:158]   --->   Operation 46 'load' 'PKB_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%al = trunc i64 %PKB_load" [src/generic/fp_generic.c:158]   --->   Operation 47 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/2] ( I:3.25ns O:3.25ns )   --->   "%PKB_load_3 = load i6 %PKB_addr_7" [src/generic/fp_generic.c:158]   --->   Operation 48 'load' 'PKB_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%bl = trunc i64 %PKB_load_3" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:158]   --->   Operation 49 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %PKB_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:158]   --->   Operation 50 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %PKB_load_3, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:158]   --->   Operation 51 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 52 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:158]   --->   Operation 53 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln105_61 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 54 'zext' 'zext_ln105_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:158]   --->   Operation 55 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_61, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:158]   --->   Operation 56 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:158]   --->   Operation 57 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_61, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:158]   --->   Operation 58 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:158]   --->   Operation 59 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 60 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_61, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:158]   --->   Operation 60 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 61 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:158]   --->   Operation 62 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln106_84 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 63 'trunc' 'trunc_ln106_84' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_61, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:158]   --->   Operation 64 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln106_85 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 65 'trunc' 'trunc_ln106_85' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:158]   --->   Operation 66 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln106_86 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 67 'trunc' 'trunc_ln106_86' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 68 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_131 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 69 'partselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_132 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 70 'partselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_133 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 71 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.14>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_s" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 72 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_85" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 73 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln123_47 = zext i32 %trunc_ln106_84" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 74 'zext' 'zext_ln123_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_47" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 75 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln123_48 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 76 'zext' 'zext_ln123_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_48, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 77 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_130 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 78 'partselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:158]   --->   Operation 79 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.92>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln106_51 = zext i2 %tmp_130" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 80 'zext' 'zext_ln106_51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln106_52 = zext i32 %tmp_131" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 81 'zext' 'zext_ln106_52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln106_53 = zext i32 %tmp_132" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 82 'zext' 'zext_ln106_53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_86" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 83 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130 = add i32 %trunc_ln106_86, i32 %tmp_131" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 84 'add' 'add_ln130' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 85 [1/1] (2.55ns)   --->   "%add_ln130_52 = add i33 %zext_ln130, i33 %zext_ln106_52" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 85 'add' 'add_ln130_52' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln130_47 = zext i33 %add_ln130_52" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 86 'zext' 'zext_ln130_47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (2.55ns)   --->   "%add_ln130_53 = add i33 %zext_ln106_53, i33 %zext_ln106_51" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 87 'add' 'add_ln130_53' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i33 %add_ln130_53" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 88 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln130_48 = zext i33 %add_ln130_53" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 89 'zext' 'zext_ln130_48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln105 = add i32 %trunc_ln130, i32 %add_ln130" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 90 'add' 'add_ln105' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 91 [1/1] (2.59ns)   --->   "%temp_27 = add i34 %zext_ln130_48, i34 %zext_ln130_47" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 91 'add' 'temp_27' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_134 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_27, i32 32, i32 33" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 92 'partselect' 'tmp_134' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.04>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%v_35_load = load i64 %v_35" [src/generic/fp_generic.c:159]   --->   Operation 93 'load' 'v_35_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln125_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:158]   --->   Operation 94 'bitconcatenate' 'shl_ln125_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%and_ln133_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_133, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 95 'bitconcatenate' 'and_ln133_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%and_ln133_9 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_134, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 96 'bitconcatenate' 'and_ln133_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i34 %and_ln133_9" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 97 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (3.52ns)   --->   "%add_ln133 = add i64 %zext_ln133, i64 %and_ln133_8" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 98 'add' 'add_ln133' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%or_ln6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:159]   --->   Operation 99 'bitconcatenate' 'or_ln6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (3.52ns)   --->   "%v_113 = add i64 %or_ln6, i64 %v_35_load" [src/generic/fp_generic.c:159]   --->   Operation 100 'add' 'v_113' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_13 = xor i64 %v_113, i64 %shl_ln125_9" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 101 'xor' 'xor_ln105_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_14 = xor i64 %shl_ln125_9, i64 %v_35_load" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 102 'xor' 'xor_ln105_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln105_3 = or i64 %xor_ln105_13, i64 %xor_ln105_14" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 103 'or' 'or_ln105_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_15 = xor i64 %or_ln105_3, i64 %v_113" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 104 'xor' 'xor_ln105_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_15, i32 63" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 105 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%zext_ln105_62 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 106 'zext' 'zext_ln105_62' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %add_ln133, i32 32, i32 63" [src/generic/fp_generic.c:160]   --->   Operation 107 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_8, i32 %add_ln105" [src/generic/fp_generic.c:160]   --->   Operation 108 'bitconcatenate' 'or_ln7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg = add i64 %or_ln7, i64 %zext_ln105_62" [src/generic/fp_generic.c:160]   --->   Operation 109 'add' 'tempReg' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_113, i64 %v_35" [src/generic/fp_generic.c:140]   --->   Operation 110 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 5.10>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%u_34_out_load = load i64 %u_34_out" [src/generic/fp_generic.c:160]   --->   Operation 111 'load' 'u_34_out_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (3.52ns)   --->   "%u = add i64 %tempReg, i64 %u_34_out_load" [src/generic/fp_generic.c:160]   --->   Operation 112 'add' 'u' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %u, i64 %u_34_out" [src/generic/fp_generic.c:140]   --->   Operation 113 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%t_33_load_3 = load i3 %t_33"   --->   Operation 133 'load' 't_33_load_3' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%v_35_load_3 = load i64 %v_35"   --->   Operation 134 'load' 'v_35_load_3' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_35_out, i64 %v_35_load_3"   --->   Operation 135 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %t_33_out, i3 %t_33_load_3"   --->   Operation 136 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 137 'ret' 'ret_ln0' <Predicate = (icmp_ln157)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 4.22>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%t_33_load = load i3 %t_33" [src/generic/fp_generic.c:161]   --->   Operation 114 'load' 't_33_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:139]   --->   Operation 115 'specpipeline' 'specpipeline_ln139' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 7, i64 4" [src/generic/fp_generic.c:139]   --->   Operation 116 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [src/generic/fp_generic.c:157]   --->   Operation 117 'specloopname' 'specloopname_ln157' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_7)   --->   "%xor_ln160 = xor i64 %u, i64 %tempReg" [src/generic/fp_generic.c:160]   --->   Operation 118 'xor' 'xor_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_7)   --->   "%xor_ln160_5 = xor i64 %tempReg, i64 %u_34_out_load" [src/generic/fp_generic.c:160]   --->   Operation 119 'xor' 'xor_ln160_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_7)   --->   "%or_ln160 = or i64 %xor_ln160, i64 %xor_ln160_5" [src/generic/fp_generic.c:160]   --->   Operation 120 'or' 'or_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:160]   --->   Operation 121 'bitselect' 'bit_sel1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln160_6 = xor i1 %bit_sel1, i1 1" [src/generic/fp_generic.c:160]   --->   Operation 122 'xor' 'xor_ln160_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%trunc_ln160 = trunc i64 %tempReg" [src/generic/fp_generic.c:160]   --->   Operation 123 'trunc' 'trunc_ln160' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln160_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln160_6, i63 %trunc_ln160" [src/generic/fp_generic.c:160]   --->   Operation 124 'bitconcatenate' 'xor_ln160_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%and_ln160 = and i64 %xor_ln160_8, i64 %add_ln133" [src/generic/fp_generic.c:160]   --->   Operation 125 'and' 'and_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln160_7 = xor i64 %or_ln160, i64 %u" [src/generic/fp_generic.c:160]   --->   Operation 126 'xor' 'xor_ln160_7' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%or_ln160_2 = or i64 %xor_ln160_7, i64 %and_ln160" [src/generic/fp_generic.c:160]   --->   Operation 127 'or' 'or_ln160_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln160_2, i32 63" [src/generic/fp_generic.c:161]   --->   Operation 128 'bitselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%zext_ln161 = zext i1 %tmp_122" [src/generic/fp_generic.c:161]   --->   Operation 129 'zext' 'zext_ln161' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (1.65ns) (out node of the LUT)   --->   "%t = add i3 %zext_ln161, i3 %t_33_load" [src/generic/fp_generic.c:161]   --->   Operation 130 'add' 't' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (1.58ns)   --->   "%store_ln140 = store i3 %t, i3 %t_33" [src/generic/fp_generic.c:140]   --->   Operation 131 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln157 = br void %for.inc58" [src/generic/fp_generic.c:157]   --->   Operation 132 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indvars_iv]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln156]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ PKB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ zext_ln156_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_35_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_34_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ t_33_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_33                       (alloca                ) [ 01111111111]
v_35                       (alloca                ) [ 01111111110]
j_9                        (alloca                ) [ 01000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000000000]
zext_ln156_2_read          (read                  ) [ 00000000000]
zext_ln156_read            (read                  ) [ 00000000000]
v_read                     (read                  ) [ 00000000000]
indvars_iv_read            (read                  ) [ 00000000000]
zext_ln156_2_cast          (zext                  ) [ 01100000000]
zext_ln156_cast            (zext                  ) [ 00000000000]
indvars_iv_cast            (zext                  ) [ 00000000000]
store_ln139                (store                 ) [ 00000000000]
store_ln140                (store                 ) [ 00000000000]
store_ln140                (store                 ) [ 00000000000]
store_ln140                (store                 ) [ 00000000000]
br_ln0                     (br                    ) [ 00000000000]
j                          (load                  ) [ 01100000000]
icmp_ln157                 (icmp                  ) [ 01111111110]
br_ln157                   (br                    ) [ 00000000000]
add_ln157                  (add                   ) [ 00000000000]
store_ln139                (store                 ) [ 00000000000]
zext_ln157                 (zext                  ) [ 00000000000]
zext_ln158                 (zext                  ) [ 00000000000]
PKB_addr                   (getelementptr         ) [ 01010000000]
sub_ln158                  (sub                   ) [ 00000000000]
bit_sel                    (bitselect             ) [ 00000000000]
xor_ln158                  (xor                   ) [ 00000000000]
trunc_ln158_1              (trunc                 ) [ 00000000000]
tmp                        (bitconcatenate        ) [ 00000000000]
zext_ln158_3               (zext                  ) [ 00000000000]
PKB_addr_7                 (getelementptr         ) [ 01010000000]
PKB_load                   (load                  ) [ 00000000000]
al                         (trunc                 ) [ 01001000000]
PKB_load_3                 (load                  ) [ 00000000000]
bl                         (trunc                 ) [ 01001000000]
ah                         (partselect            ) [ 01001000000]
bh                         (partselect            ) [ 01001000000]
zext_ln105                 (zext                  ) [ 01000100000]
zext_ln110                 (zext                  ) [ 01000100000]
zext_ln105_61              (zext                  ) [ 01000100000]
zext_ln112                 (zext                  ) [ 01000100000]
albl                       (mul                   ) [ 00000000000]
trunc_ln106                (trunc                 ) [ 01000011100]
albh                       (mul                   ) [ 00000000000]
trunc_ln106_84             (trunc                 ) [ 01000010000]
ahbl                       (mul                   ) [ 00000000000]
trunc_ln106_85             (trunc                 ) [ 01000010000]
ahbh                       (mul                   ) [ 00000000000]
trunc_ln106_86             (trunc                 ) [ 01000011000]
tmp_s                      (partselect            ) [ 01000010000]
tmp_131                    (partselect            ) [ 01000011000]
tmp_132                    (partselect            ) [ 01000011000]
tmp_133                    (partselect            ) [ 01000011100]
zext_ln106                 (zext                  ) [ 00000000000]
zext_ln123                 (zext                  ) [ 00000000000]
zext_ln123_47              (zext                  ) [ 00000000000]
add_ln123                  (add                   ) [ 00000000000]
zext_ln123_48              (zext                  ) [ 00000000000]
temp                       (add                   ) [ 00000000000]
tmp_130                    (partselect            ) [ 01000001000]
trunc_ln125                (trunc                 ) [ 01000001100]
zext_ln106_51              (zext                  ) [ 00000000000]
zext_ln106_52              (zext                  ) [ 00000000000]
zext_ln106_53              (zext                  ) [ 00000000000]
zext_ln130                 (zext                  ) [ 00000000000]
add_ln130                  (add                   ) [ 00000000000]
add_ln130_52               (add                   ) [ 00000000000]
zext_ln130_47              (zext                  ) [ 00000000000]
add_ln130_53               (add                   ) [ 00000000000]
trunc_ln130                (trunc                 ) [ 00000000000]
zext_ln130_48              (zext                  ) [ 00000000000]
add_ln105                  (add                   ) [ 01000000100]
temp_27                    (add                   ) [ 00000000000]
tmp_134                    (partselect            ) [ 01000000100]
v_35_load                  (load                  ) [ 00000000000]
shl_ln125_9                (bitconcatenate        ) [ 00000000000]
and_ln133_8                (bitconcatenate        ) [ 00000000000]
and_ln133_9                (bitconcatenate        ) [ 00000000000]
zext_ln133                 (zext                  ) [ 00000000000]
add_ln133                  (add                   ) [ 01000000011]
or_ln6                     (bitconcatenate        ) [ 00000000000]
v_113                      (add                   ) [ 00000000000]
xor_ln105_13               (xor                   ) [ 00000000000]
xor_ln105_14               (xor                   ) [ 00000000000]
or_ln105_3                 (or                    ) [ 00000000000]
xor_ln105_15               (xor                   ) [ 00000000000]
carry                      (bitselect             ) [ 00000000000]
zext_ln105_62              (zext                  ) [ 00000000000]
tmp_8                      (partselect            ) [ 00000000000]
or_ln7                     (bitconcatenate        ) [ 00000000000]
tempReg                    (add                   ) [ 01000000011]
store_ln140                (store                 ) [ 00000000000]
u_34_out_load              (load                  ) [ 01000000001]
u                          (add                   ) [ 01000000001]
store_ln140                (store                 ) [ 00000000000]
t_33_load                  (load                  ) [ 00000000000]
specpipeline_ln139         (specpipeline          ) [ 00000000000]
speclooptripcount_ln139    (speclooptripcount     ) [ 00000000000]
specloopname_ln157         (specloopname          ) [ 00000000000]
xor_ln160                  (xor                   ) [ 00000000000]
xor_ln160_5                (xor                   ) [ 00000000000]
or_ln160                   (or                    ) [ 00000000000]
bit_sel1                   (bitselect             ) [ 00000000000]
xor_ln160_6                (xor                   ) [ 00000000000]
trunc_ln160                (trunc                 ) [ 00000000000]
xor_ln160_8                (bitconcatenate        ) [ 00000000000]
and_ln160                  (and                   ) [ 00000000000]
xor_ln160_7                (xor                   ) [ 00000000000]
or_ln160_2                 (or                    ) [ 00000000000]
tmp_122                    (bitselect             ) [ 00000000000]
zext_ln161                 (zext                  ) [ 00000000000]
t                          (add                   ) [ 00000000000]
store_ln140                (store                 ) [ 00000000000]
br_ln157                   (br                    ) [ 00000000000]
t_33_load_3                (load                  ) [ 00000000000]
v_35_load_3                (load                  ) [ 00000000000]
write_ln0                  (write                 ) [ 00000000000]
write_ln0                  (write                 ) [ 00000000000]
ret_ln0                    (ret                   ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indvars_iv">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln156">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln156"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="PKB">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PKB"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="zext_ln156_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln156_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v_35_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_35_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="u_34_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_34_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="t_33_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_33_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i3P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="t_33_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_33/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="v_35_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_35/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="j_9_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_9/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="zext_ln156_2_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="0"/>
<pin id="100" dir="0" index="1" bw="4" slack="0"/>
<pin id="101" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln156_2_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln156_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="0"/>
<pin id="106" dir="0" index="1" bw="4" slack="0"/>
<pin id="107" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln156_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="v_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="indvars_iv_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="3" slack="0"/>
<pin id="118" dir="0" index="1" bw="3" slack="0"/>
<pin id="119" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="write_ln0_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="0" index="2" bw="64" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="129" class="1004" name="write_ln0_write_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="3" slack="0"/>
<pin id="132" dir="0" index="2" bw="3" slack="0"/>
<pin id="133" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="136" class="1004" name="PKB_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PKB_addr/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="6" slack="0"/>
<pin id="145" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="0" slack="0"/>
<pin id="148" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="149" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="150" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="64" slack="0"/>
<pin id="151" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="PKB_load/2 PKB_load_3/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="PKB_addr_7_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="5" slack="0"/>
<pin id="157" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PKB_addr_7/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln156_2_cast_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="0"/>
<pin id="179" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156_2_cast/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln156_cast_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156_cast/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="indvars_iv_cast_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="0"/>
<pin id="187" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv_cast/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln139_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="3" slack="0"/>
<pin id="191" dir="0" index="1" bw="4" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln140_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="0" index="1" bw="64" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln140_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="0"/>
<pin id="201" dir="0" index="1" bw="64" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln140_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="3" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="j_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="icmp_ln157_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="0" index="1" bw="4" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln157/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="add_ln157_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln157/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln139_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="0" index="1" bw="4" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln157_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="1"/>
<pin id="232" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln158_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="1"/>
<pin id="235" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="sub_ln158_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="1"/>
<pin id="239" dir="0" index="1" bw="4" slack="0"/>
<pin id="240" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln158/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="bit_sel_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="5" slack="0"/>
<pin id="245" dir="0" index="2" bw="4" slack="0"/>
<pin id="246" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="xor_ln158_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln158/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="trunc_ln158_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="5" slack="0"/>
<pin id="258" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln158_1/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="5" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="4" slack="0"/>
<pin id="264" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln158_3_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="5" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158_3/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="al_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="0"/>
<pin id="275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="bl_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="0"/>
<pin id="279" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="ah_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="64" slack="0"/>
<pin id="284" dir="0" index="2" bw="7" slack="0"/>
<pin id="285" dir="0" index="3" bw="7" slack="0"/>
<pin id="286" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="bh_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="64" slack="0"/>
<pin id="294" dir="0" index="2" bw="7" slack="0"/>
<pin id="295" dir="0" index="3" bw="7" slack="0"/>
<pin id="296" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln105_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln110_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln105_61_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_61/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln112_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="trunc_ln106_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="0"/>
<pin id="323" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="trunc_ln106_84_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="64" slack="0"/>
<pin id="327" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_84/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="trunc_ln106_85_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="64" slack="0"/>
<pin id="331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_85/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="trunc_ln106_86_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="0"/>
<pin id="335" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_86/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_s_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="64" slack="0"/>
<pin id="340" dir="0" index="2" bw="7" slack="0"/>
<pin id="341" dir="0" index="3" bw="7" slack="0"/>
<pin id="342" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_131_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="64" slack="0"/>
<pin id="350" dir="0" index="2" bw="7" slack="0"/>
<pin id="351" dir="0" index="3" bw="7" slack="0"/>
<pin id="352" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_131/5 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_132_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="64" slack="0"/>
<pin id="360" dir="0" index="2" bw="7" slack="0"/>
<pin id="361" dir="0" index="3" bw="7" slack="0"/>
<pin id="362" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_132/5 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_133_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="64" slack="0"/>
<pin id="370" dir="0" index="2" bw="7" slack="0"/>
<pin id="371" dir="0" index="3" bw="7" slack="0"/>
<pin id="372" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_133/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln106_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="1"/>
<pin id="379" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/6 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln123_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln123_47_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="1"/>
<pin id="385" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_47/6 "/>
</bind>
</comp>

<comp id="386" class="1004" name="add_ln123_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/6 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln123_48_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="33" slack="0"/>
<pin id="394" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_48/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="temp_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="33" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/6 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_130_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="2" slack="0"/>
<pin id="404" dir="0" index="1" bw="34" slack="0"/>
<pin id="405" dir="0" index="2" bw="7" slack="0"/>
<pin id="406" dir="0" index="3" bw="7" slack="0"/>
<pin id="407" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_130/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="trunc_ln125_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="34" slack="0"/>
<pin id="414" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/6 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln106_51_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="2" slack="1"/>
<pin id="418" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_51/7 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln106_52_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="2"/>
<pin id="421" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_52/7 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln106_53_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="2"/>
<pin id="424" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_53/7 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln130_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="2"/>
<pin id="427" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/7 "/>
</bind>
</comp>

<comp id="428" class="1004" name="add_ln130_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="2"/>
<pin id="430" dir="0" index="1" bw="32" slack="2"/>
<pin id="431" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/7 "/>
</bind>
</comp>

<comp id="432" class="1004" name="add_ln130_52_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="435" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_52/7 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln130_47_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="33" slack="0"/>
<pin id="440" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_47/7 "/>
</bind>
</comp>

<comp id="442" class="1004" name="add_ln130_53_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="0" index="1" bw="2" slack="0"/>
<pin id="445" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_53/7 "/>
</bind>
</comp>

<comp id="448" class="1004" name="trunc_ln130_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="33" slack="0"/>
<pin id="450" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/7 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln130_48_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="33" slack="0"/>
<pin id="454" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_48/7 "/>
</bind>
</comp>

<comp id="456" class="1004" name="add_ln105_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/7 "/>
</bind>
</comp>

<comp id="462" class="1004" name="temp_27_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="33" slack="0"/>
<pin id="464" dir="0" index="1" bw="33" slack="0"/>
<pin id="465" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_27/7 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_134_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="2" slack="0"/>
<pin id="470" dir="0" index="1" bw="34" slack="0"/>
<pin id="471" dir="0" index="2" bw="7" slack="0"/>
<pin id="472" dir="0" index="3" bw="7" slack="0"/>
<pin id="473" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_134/7 "/>
</bind>
</comp>

<comp id="478" class="1004" name="v_35_load_load_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="64" slack="7"/>
<pin id="480" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_35_load/8 "/>
</bind>
</comp>

<comp id="481" class="1004" name="shl_ln125_9_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="64" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="2"/>
<pin id="484" dir="0" index="2" bw="1" slack="0"/>
<pin id="485" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln125_9/8 "/>
</bind>
</comp>

<comp id="488" class="1004" name="and_ln133_8_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="64" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="3"/>
<pin id="491" dir="0" index="2" bw="1" slack="0"/>
<pin id="492" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_8/8 "/>
</bind>
</comp>

<comp id="495" class="1004" name="and_ln133_9_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="34" slack="0"/>
<pin id="497" dir="0" index="1" bw="2" slack="1"/>
<pin id="498" dir="0" index="2" bw="1" slack="0"/>
<pin id="499" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_9/8 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_ln133_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="34" slack="0"/>
<pin id="504" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/8 "/>
</bind>
</comp>

<comp id="506" class="1004" name="add_ln133_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="34" slack="0"/>
<pin id="508" dir="0" index="1" bw="64" slack="0"/>
<pin id="509" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/8 "/>
</bind>
</comp>

<comp id="512" class="1004" name="or_ln6_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="64" slack="0"/>
<pin id="514" dir="0" index="1" bw="32" slack="2"/>
<pin id="515" dir="0" index="2" bw="32" slack="3"/>
<pin id="516" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln6/8 "/>
</bind>
</comp>

<comp id="518" class="1004" name="v_113_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="64" slack="0"/>
<pin id="520" dir="0" index="1" bw="64" slack="0"/>
<pin id="521" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_113/8 "/>
</bind>
</comp>

<comp id="524" class="1004" name="xor_ln105_13_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="64" slack="0"/>
<pin id="526" dir="0" index="1" bw="64" slack="0"/>
<pin id="527" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_13/8 "/>
</bind>
</comp>

<comp id="530" class="1004" name="xor_ln105_14_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="64" slack="0"/>
<pin id="532" dir="0" index="1" bw="64" slack="0"/>
<pin id="533" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_14/8 "/>
</bind>
</comp>

<comp id="536" class="1004" name="or_ln105_3_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="64" slack="0"/>
<pin id="538" dir="0" index="1" bw="64" slack="0"/>
<pin id="539" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105_3/8 "/>
</bind>
</comp>

<comp id="542" class="1004" name="xor_ln105_15_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="64" slack="0"/>
<pin id="544" dir="0" index="1" bw="64" slack="0"/>
<pin id="545" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_15/8 "/>
</bind>
</comp>

<comp id="548" class="1004" name="carry_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="64" slack="0"/>
<pin id="551" dir="0" index="2" bw="7" slack="0"/>
<pin id="552" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/8 "/>
</bind>
</comp>

<comp id="556" class="1004" name="zext_ln105_62_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_62/8 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_8_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="0"/>
<pin id="562" dir="0" index="1" bw="64" slack="0"/>
<pin id="563" dir="0" index="2" bw="7" slack="0"/>
<pin id="564" dir="0" index="3" bw="7" slack="0"/>
<pin id="565" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/8 "/>
</bind>
</comp>

<comp id="570" class="1004" name="or_ln7_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="64" slack="0"/>
<pin id="572" dir="0" index="1" bw="32" slack="0"/>
<pin id="573" dir="0" index="2" bw="32" slack="1"/>
<pin id="574" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln7/8 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tempReg_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="64" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/8 "/>
</bind>
</comp>

<comp id="583" class="1004" name="store_ln140_store_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="64" slack="0"/>
<pin id="585" dir="0" index="1" bw="64" slack="7"/>
<pin id="586" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/8 "/>
</bind>
</comp>

<comp id="588" class="1004" name="u_34_out_load_load_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="64" slack="0"/>
<pin id="590" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_34_out_load/9 "/>
</bind>
</comp>

<comp id="592" class="1004" name="u_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="64" slack="1"/>
<pin id="594" dir="0" index="1" bw="64" slack="0"/>
<pin id="595" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/9 "/>
</bind>
</comp>

<comp id="597" class="1004" name="store_ln140_store_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="64" slack="0"/>
<pin id="599" dir="0" index="1" bw="64" slack="0"/>
<pin id="600" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/9 "/>
</bind>
</comp>

<comp id="603" class="1004" name="t_33_load_load_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="3" slack="9"/>
<pin id="605" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_33_load/10 "/>
</bind>
</comp>

<comp id="606" class="1004" name="xor_ln160_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="64" slack="1"/>
<pin id="608" dir="0" index="1" bw="64" slack="2"/>
<pin id="609" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160/10 "/>
</bind>
</comp>

<comp id="610" class="1004" name="xor_ln160_5_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="64" slack="2"/>
<pin id="612" dir="0" index="1" bw="64" slack="1"/>
<pin id="613" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_5/10 "/>
</bind>
</comp>

<comp id="614" class="1004" name="or_ln160_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="64" slack="0"/>
<pin id="616" dir="0" index="1" bw="64" slack="0"/>
<pin id="617" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln160/10 "/>
</bind>
</comp>

<comp id="620" class="1004" name="bit_sel1_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="64" slack="2"/>
<pin id="623" dir="0" index="2" bw="7" slack="0"/>
<pin id="624" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel1/10 "/>
</bind>
</comp>

<comp id="627" class="1004" name="xor_ln160_6_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_6/10 "/>
</bind>
</comp>

<comp id="633" class="1004" name="trunc_ln160_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="64" slack="2"/>
<pin id="635" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln160/10 "/>
</bind>
</comp>

<comp id="636" class="1004" name="xor_ln160_8_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="64" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="0" index="2" bw="63" slack="0"/>
<pin id="640" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln160_8/10 "/>
</bind>
</comp>

<comp id="644" class="1004" name="and_ln160_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="64" slack="0"/>
<pin id="646" dir="0" index="1" bw="64" slack="2"/>
<pin id="647" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln160/10 "/>
</bind>
</comp>

<comp id="649" class="1004" name="xor_ln160_7_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="64" slack="0"/>
<pin id="651" dir="0" index="1" bw="64" slack="1"/>
<pin id="652" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_7/10 "/>
</bind>
</comp>

<comp id="654" class="1004" name="or_ln160_2_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="64" slack="0"/>
<pin id="656" dir="0" index="1" bw="64" slack="0"/>
<pin id="657" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln160_2/10 "/>
</bind>
</comp>

<comp id="660" class="1004" name="tmp_122_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="64" slack="0"/>
<pin id="663" dir="0" index="2" bw="7" slack="0"/>
<pin id="664" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_122/10 "/>
</bind>
</comp>

<comp id="668" class="1004" name="zext_ln161_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln161/10 "/>
</bind>
</comp>

<comp id="672" class="1004" name="t_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="0" index="1" bw="3" slack="0"/>
<pin id="675" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/10 "/>
</bind>
</comp>

<comp id="678" class="1004" name="store_ln140_store_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="3" slack="0"/>
<pin id="680" dir="0" index="1" bw="3" slack="9"/>
<pin id="681" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/10 "/>
</bind>
</comp>

<comp id="683" class="1004" name="t_33_load_3_load_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="3" slack="8"/>
<pin id="685" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_33_load_3/9 "/>
</bind>
</comp>

<comp id="687" class="1004" name="v_35_load_3_load_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="64" slack="8"/>
<pin id="689" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_35_load_3/9 "/>
</bind>
</comp>

<comp id="691" class="1005" name="t_33_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="3" slack="0"/>
<pin id="693" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="t_33 "/>
</bind>
</comp>

<comp id="699" class="1005" name="v_35_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="64" slack="0"/>
<pin id="701" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_35 "/>
</bind>
</comp>

<comp id="707" class="1005" name="j_9_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="4" slack="0"/>
<pin id="709" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_9 "/>
</bind>
</comp>

<comp id="714" class="1005" name="zext_ln156_2_cast_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="5" slack="1"/>
<pin id="716" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln156_2_cast "/>
</bind>
</comp>

<comp id="719" class="1005" name="j_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="4" slack="1"/>
<pin id="721" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="725" class="1005" name="icmp_ln157_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="8"/>
<pin id="727" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln157 "/>
</bind>
</comp>

<comp id="729" class="1005" name="PKB_addr_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="6" slack="1"/>
<pin id="731" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="PKB_addr "/>
</bind>
</comp>

<comp id="734" class="1005" name="PKB_addr_7_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="6" slack="1"/>
<pin id="736" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="PKB_addr_7 "/>
</bind>
</comp>

<comp id="739" class="1005" name="al_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="1"/>
<pin id="741" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="744" class="1005" name="bl_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="1"/>
<pin id="746" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="749" class="1005" name="ah_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="1"/>
<pin id="751" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="754" class="1005" name="bh_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="1"/>
<pin id="756" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="759" class="1005" name="zext_ln105_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="64" slack="1"/>
<pin id="761" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="765" class="1005" name="zext_ln110_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="64" slack="1"/>
<pin id="767" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="771" class="1005" name="zext_ln105_61_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="64" slack="1"/>
<pin id="773" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_61 "/>
</bind>
</comp>

<comp id="777" class="1005" name="zext_ln112_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="64" slack="1"/>
<pin id="779" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="783" class="1005" name="trunc_ln106_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="3"/>
<pin id="785" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="788" class="1005" name="trunc_ln106_84_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="1"/>
<pin id="790" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_84 "/>
</bind>
</comp>

<comp id="793" class="1005" name="trunc_ln106_85_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="1"/>
<pin id="795" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_85 "/>
</bind>
</comp>

<comp id="798" class="1005" name="trunc_ln106_86_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="2"/>
<pin id="800" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_86 "/>
</bind>
</comp>

<comp id="804" class="1005" name="tmp_s_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="1"/>
<pin id="806" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="809" class="1005" name="tmp_131_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="2"/>
<pin id="811" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_131 "/>
</bind>
</comp>

<comp id="815" class="1005" name="tmp_132_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="2"/>
<pin id="817" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_132 "/>
</bind>
</comp>

<comp id="820" class="1005" name="tmp_133_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="3"/>
<pin id="822" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_133 "/>
</bind>
</comp>

<comp id="825" class="1005" name="tmp_130_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="2" slack="1"/>
<pin id="827" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_130 "/>
</bind>
</comp>

<comp id="830" class="1005" name="trunc_ln125_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="2"/>
<pin id="832" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="836" class="1005" name="add_ln105_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="1"/>
<pin id="838" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln105 "/>
</bind>
</comp>

<comp id="841" class="1005" name="tmp_134_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="2" slack="1"/>
<pin id="843" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_134 "/>
</bind>
</comp>

<comp id="846" class="1005" name="add_ln133_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="64" slack="2"/>
<pin id="848" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln133 "/>
</bind>
</comp>

<comp id="851" class="1005" name="tempReg_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="64" slack="1"/>
<pin id="853" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="860" class="1005" name="u_34_out_load_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="64" slack="1"/>
<pin id="862" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_34_out_load "/>
</bind>
</comp>

<comp id="865" class="1005" name="u_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="64" slack="1"/>
<pin id="867" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="82" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="84" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="32" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="152"><net_src comp="136" pin="3"/><net_sink comp="143" pin=2"/></net>

<net id="158"><net_src comp="6" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="32" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="153" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="180"><net_src comp="98" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="104" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="116" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="110" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="181" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="12" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="26" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="217"><net_src comp="210" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="28" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="210" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="30" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="219" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="236"><net_src comp="233" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="241"><net_src comp="230" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="34" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="237" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="36" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="254"><net_src comp="242" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="38" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="237" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="40" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="250" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="256" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="271"><net_src comp="260" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="276"><net_src comp="143" pin="7"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="143" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="42" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="143" pin="7"/><net_sink comp="281" pin=1"/></net>

<net id="289"><net_src comp="44" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="290"><net_src comp="46" pin="0"/><net_sink comp="281" pin=3"/></net>

<net id="297"><net_src comp="42" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="143" pin="3"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="44" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="300"><net_src comp="46" pin="0"/><net_sink comp="291" pin=3"/></net>

<net id="304"><net_src comp="301" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="309"><net_src comp="306" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="314"><net_src comp="311" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="319"><net_src comp="316" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="324"><net_src comp="161" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="165" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="169" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="173" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="42" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="161" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="345"><net_src comp="44" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="346"><net_src comp="46" pin="0"/><net_sink comp="337" pin=3"/></net>

<net id="353"><net_src comp="42" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="169" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="355"><net_src comp="44" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="356"><net_src comp="46" pin="0"/><net_sink comp="347" pin=3"/></net>

<net id="363"><net_src comp="42" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="165" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="365"><net_src comp="44" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="366"><net_src comp="46" pin="0"/><net_sink comp="357" pin=3"/></net>

<net id="373"><net_src comp="42" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="173" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="375"><net_src comp="44" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="376"><net_src comp="46" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="390"><net_src comp="380" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="383" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="386" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="392" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="377" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="408"><net_src comp="48" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="396" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="410"><net_src comp="44" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="411"><net_src comp="50" pin="0"/><net_sink comp="402" pin=3"/></net>

<net id="415"><net_src comp="396" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="436"><net_src comp="425" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="419" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="441"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="422" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="416" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="451"><net_src comp="442" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="442" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="448" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="428" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="452" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="438" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="474"><net_src comp="48" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="462" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="476"><net_src comp="44" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="477"><net_src comp="50" pin="0"/><net_sink comp="468" pin=3"/></net>

<net id="486"><net_src comp="52" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="32" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="493"><net_src comp="52" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="32" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="500"><net_src comp="54" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="32" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="505"><net_src comp="495" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="502" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="488" pin="3"/><net_sink comp="506" pin=1"/></net>

<net id="517"><net_src comp="52" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="522"><net_src comp="512" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="478" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="518" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="481" pin="3"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="481" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="478" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="524" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="530" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="536" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="518" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="553"><net_src comp="56" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="542" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="46" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="559"><net_src comp="548" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="566"><net_src comp="42" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="506" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="568"><net_src comp="44" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="569"><net_src comp="46" pin="0"/><net_sink comp="560" pin=3"/></net>

<net id="575"><net_src comp="52" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="560" pin="4"/><net_sink comp="570" pin=1"/></net>

<net id="581"><net_src comp="570" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="556" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="518" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="591"><net_src comp="12" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="596"><net_src comp="588" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="601"><net_src comp="592" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="12" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="618"><net_src comp="606" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="610" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="625"><net_src comp="76" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="78" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="631"><net_src comp="620" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="38" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="641"><net_src comp="80" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="627" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="633" pin="1"/><net_sink comp="636" pin=2"/></net>

<net id="648"><net_src comp="636" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="653"><net_src comp="614" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="658"><net_src comp="649" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="644" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="665"><net_src comp="56" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="666"><net_src comp="654" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="667"><net_src comp="46" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="671"><net_src comp="660" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="676"><net_src comp="668" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="603" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="682"><net_src comp="672" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="686"><net_src comp="683" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="690"><net_src comp="687" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="694"><net_src comp="86" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="696"><net_src comp="691" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="697"><net_src comp="691" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="698"><net_src comp="691" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="702"><net_src comp="90" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="704"><net_src comp="699" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="705"><net_src comp="699" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="706"><net_src comp="699" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="710"><net_src comp="94" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="712"><net_src comp="707" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="713"><net_src comp="707" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="717"><net_src comp="177" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="722"><net_src comp="210" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="724"><net_src comp="719" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="728"><net_src comp="213" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="732"><net_src comp="136" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="737"><net_src comp="153" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="742"><net_src comp="273" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="747"><net_src comp="277" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="752"><net_src comp="281" pin="4"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="757"><net_src comp="291" pin="4"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="762"><net_src comp="301" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="764"><net_src comp="759" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="768"><net_src comp="306" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="770"><net_src comp="765" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="774"><net_src comp="311" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="776"><net_src comp="771" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="780"><net_src comp="316" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="782"><net_src comp="777" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="786"><net_src comp="321" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="791"><net_src comp="325" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="796"><net_src comp="329" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="801"><net_src comp="333" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="803"><net_src comp="798" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="807"><net_src comp="337" pin="4"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="812"><net_src comp="347" pin="4"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="814"><net_src comp="809" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="818"><net_src comp="357" pin="4"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="823"><net_src comp="367" pin="4"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="828"><net_src comp="402" pin="4"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="833"><net_src comp="412" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="839"><net_src comp="456" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="570" pin=2"/></net>

<net id="844"><net_src comp="468" pin="4"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="849"><net_src comp="506" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="854"><net_src comp="577" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="856"><net_src comp="851" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="857"><net_src comp="851" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="858"><net_src comp="851" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="859"><net_src comp="851" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="863"><net_src comp="588" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="868"><net_src comp="592" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="870"><net_src comp="865" pin="1"/><net_sink comp="649" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: PKB | {}
	Port: v_35_out | {9 }
	Port: u_34_out | {1 9 }
	Port: t_33_out | {9 }
 - Input state : 
	Port: mp_mul.8_Pipeline_VITIS_LOOP_157_4 : indvars_iv | {1 }
	Port: mp_mul.8_Pipeline_VITIS_LOOP_157_4 : v | {1 }
	Port: mp_mul.8_Pipeline_VITIS_LOOP_157_4 : zext_ln156 | {1 }
	Port: mp_mul.8_Pipeline_VITIS_LOOP_157_4 : PKB | {2 3 }
	Port: mp_mul.8_Pipeline_VITIS_LOOP_157_4 : zext_ln156_2 | {1 }
	Port: mp_mul.8_Pipeline_VITIS_LOOP_157_4 : u_34_out | {9 }
  - Chain level:
	State 1
		store_ln139 : 1
		store_ln140 : 1
		store_ln140 : 1
		j : 1
		icmp_ln157 : 2
		br_ln157 : 3
		add_ln157 : 2
		store_ln139 : 3
	State 2
		PKB_addr : 1
		PKB_load : 2
		sub_ln158 : 1
		bit_sel : 2
		xor_ln158 : 3
		trunc_ln158_1 : 2
		tmp : 3
		zext_ln158_3 : 4
		PKB_addr_7 : 5
		PKB_load_3 : 6
	State 3
		al : 1
		bl : 1
		ah : 1
		bh : 1
	State 4
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 5
		trunc_ln106 : 1
		trunc_ln106_84 : 1
		trunc_ln106_85 : 1
		trunc_ln106_86 : 1
		tmp_s : 1
		tmp_131 : 1
		tmp_132 : 1
		tmp_133 : 1
	State 6
		add_ln123 : 1
		zext_ln123_48 : 2
		temp : 3
		tmp_130 : 4
		trunc_ln125 : 4
	State 7
		add_ln130_52 : 1
		zext_ln130_47 : 2
		add_ln130_53 : 1
		trunc_ln130 : 2
		zext_ln130_48 : 2
		add_ln105 : 3
		temp_27 : 3
		tmp_134 : 4
	State 8
		zext_ln133 : 1
		add_ln133 : 2
		v_113 : 1
		xor_ln105_13 : 2
		xor_ln105_14 : 1
		or_ln105_3 : 2
		xor_ln105_15 : 2
		carry : 2
		zext_ln105_62 : 3
		tmp_8 : 3
		or_ln7 : 4
		tempReg : 4
		store_ln140 : 2
	State 9
		u : 1
		store_ln140 : 2
		write_ln0 : 1
		write_ln0 : 1
	State 10
		xor_ln160_6 : 1
		xor_ln160_8 : 1
		and_ln160 : 2
		or_ln160_2 : 2
		tmp_122 : 2
		zext_ln161 : 3
		t : 4
		store_ln140 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_161          |    4    |   165   |    50   |
|    mul   |          grp_fu_165          |    4    |   165   |    50   |
|          |          grp_fu_169          |    4    |   165   |    50   |
|          |          grp_fu_173          |    4    |   165   |    50   |
|----------|------------------------------|---------|---------|---------|
|          |       add_ln157_fu_219       |    0    |    0    |    13   |
|          |       add_ln123_fu_386       |    0    |    0    |    39   |
|          |          temp_fu_396         |    0    |    0    |    40   |
|          |       add_ln130_fu_428       |    0    |    0    |    32   |
|          |      add_ln130_52_fu_432     |    0    |    0    |    39   |
|          |      add_ln130_53_fu_442     |    0    |    0    |    39   |
|    add   |       add_ln105_fu_456       |    0    |    0    |    32   |
|          |        temp_27_fu_462        |    0    |    0    |    40   |
|          |       add_ln133_fu_506       |    0    |    0    |    71   |
|          |         v_113_fu_518         |    0    |    0    |    71   |
|          |        tempReg_fu_577        |    0    |    0    |    71   |
|          |           u_fu_592           |    0    |    0    |    71   |
|          |           t_fu_672           |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|          |       xor_ln158_fu_250       |    0    |    0    |    2    |
|          |      xor_ln105_13_fu_524     |    0    |    0    |    64   |
|          |      xor_ln105_14_fu_530     |    0    |    0    |    64   |
|    xor   |      xor_ln105_15_fu_542     |    0    |    0    |    64   |
|          |       xor_ln160_fu_606       |    0    |    0    |    64   |
|          |      xor_ln160_5_fu_610      |    0    |    0    |    64   |
|          |      xor_ln160_6_fu_627      |    0    |    0    |    2    |
|          |      xor_ln160_7_fu_649      |    0    |    0    |    64   |
|----------|------------------------------|---------|---------|---------|
|          |       or_ln105_3_fu_536      |    0    |    0    |    64   |
|    or    |        or_ln160_fu_614       |    0    |    0    |    64   |
|          |       or_ln160_2_fu_654      |    0    |    0    |    64   |
|----------|------------------------------|---------|---------|---------|
|    and   |       and_ln160_fu_644       |    0    |    0    |    64   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln157_fu_213      |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|    sub   |       sub_ln158_fu_237       |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|          | zext_ln156_2_read_read_fu_98 |    0    |    0    |    0    |
|   read   |  zext_ln156_read_read_fu_104 |    0    |    0    |    0    |
|          |      v_read_read_fu_110      |    0    |    0    |    0    |
|          |  indvars_iv_read_read_fu_116 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |    write_ln0_write_fu_122    |    0    |    0    |    0    |
|          |    write_ln0_write_fu_129    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |   zext_ln156_2_cast_fu_177   |    0    |    0    |    0    |
|          |    zext_ln156_cast_fu_181    |    0    |    0    |    0    |
|          |    indvars_iv_cast_fu_185    |    0    |    0    |    0    |
|          |       zext_ln157_fu_230      |    0    |    0    |    0    |
|          |       zext_ln158_fu_233      |    0    |    0    |    0    |
|          |      zext_ln158_3_fu_268     |    0    |    0    |    0    |
|          |       zext_ln105_fu_301      |    0    |    0    |    0    |
|          |       zext_ln110_fu_306      |    0    |    0    |    0    |
|          |     zext_ln105_61_fu_311     |    0    |    0    |    0    |
|          |       zext_ln112_fu_316      |    0    |    0    |    0    |
|          |       zext_ln106_fu_377      |    0    |    0    |    0    |
|   zext   |       zext_ln123_fu_380      |    0    |    0    |    0    |
|          |     zext_ln123_47_fu_383     |    0    |    0    |    0    |
|          |     zext_ln123_48_fu_392     |    0    |    0    |    0    |
|          |     zext_ln106_51_fu_416     |    0    |    0    |    0    |
|          |     zext_ln106_52_fu_419     |    0    |    0    |    0    |
|          |     zext_ln106_53_fu_422     |    0    |    0    |    0    |
|          |       zext_ln130_fu_425      |    0    |    0    |    0    |
|          |     zext_ln130_47_fu_438     |    0    |    0    |    0    |
|          |     zext_ln130_48_fu_452     |    0    |    0    |    0    |
|          |       zext_ln133_fu_502      |    0    |    0    |    0    |
|          |     zext_ln105_62_fu_556     |    0    |    0    |    0    |
|          |       zext_ln161_fu_668      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        bit_sel_fu_242        |    0    |    0    |    0    |
| bitselect|         carry_fu_548         |    0    |    0    |    0    |
|          |        bit_sel1_fu_620       |    0    |    0    |    0    |
|          |        tmp_122_fu_660        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |     trunc_ln158_1_fu_256     |    0    |    0    |    0    |
|          |           al_fu_273          |    0    |    0    |    0    |
|          |           bl_fu_277          |    0    |    0    |    0    |
|          |      trunc_ln106_fu_321      |    0    |    0    |    0    |
|   trunc  |     trunc_ln106_84_fu_325    |    0    |    0    |    0    |
|          |     trunc_ln106_85_fu_329    |    0    |    0    |    0    |
|          |     trunc_ln106_86_fu_333    |    0    |    0    |    0    |
|          |      trunc_ln125_fu_412      |    0    |    0    |    0    |
|          |      trunc_ln130_fu_448      |    0    |    0    |    0    |
|          |      trunc_ln160_fu_633      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_260          |    0    |    0    |    0    |
|          |      shl_ln125_9_fu_481      |    0    |    0    |    0    |
|          |      and_ln133_8_fu_488      |    0    |    0    |    0    |
|bitconcatenate|      and_ln133_9_fu_495      |    0    |    0    |    0    |
|          |         or_ln6_fu_512        |    0    |    0    |    0    |
|          |         or_ln7_fu_570        |    0    |    0    |    0    |
|          |      xor_ln160_8_fu_636      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |           ah_fu_281          |    0    |    0    |    0    |
|          |           bh_fu_291          |    0    |    0    |    0    |
|          |         tmp_s_fu_337         |    0    |    0    |    0    |
|          |        tmp_131_fu_347        |    0    |    0    |    0    |
|partselect|        tmp_132_fu_357        |    0    |    0    |    0    |
|          |        tmp_133_fu_367        |    0    |    0    |    0    |
|          |        tmp_130_fu_402        |    0    |    0    |    0    |
|          |        tmp_134_fu_468        |    0    |    0    |    0    |
|          |         tmp_8_fu_560         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    16   |   660   |   1439  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    PKB_addr_7_reg_734   |    6   |
|     PKB_addr_reg_729    |    6   |
|    add_ln105_reg_836    |   32   |
|    add_ln133_reg_846    |   64   |
|        ah_reg_749       |   32   |
|        al_reg_739       |   32   |
|        bh_reg_754       |   32   |
|        bl_reg_744       |   32   |
|    icmp_ln157_reg_725   |    1   |
|       j_9_reg_707       |    4   |
|        j_reg_719        |    4   |
|       t_33_reg_691      |    3   |
|     tempReg_reg_851     |   64   |
|     tmp_130_reg_825     |    2   |
|     tmp_131_reg_809     |   32   |
|     tmp_132_reg_815     |   32   |
|     tmp_133_reg_820     |   32   |
|     tmp_134_reg_841     |    2   |
|      tmp_s_reg_804      |   32   |
|  trunc_ln106_84_reg_788 |   32   |
|  trunc_ln106_85_reg_793 |   32   |
|  trunc_ln106_86_reg_798 |   32   |
|   trunc_ln106_reg_783   |   32   |
|   trunc_ln125_reg_830   |   32   |
|  u_34_out_load_reg_860  |   64   |
|        u_reg_865        |   64   |
|       v_35_reg_699      |   64   |
|  zext_ln105_61_reg_771  |   64   |
|    zext_ln105_reg_759   |   64   |
|    zext_ln110_reg_765   |   64   |
|    zext_ln112_reg_777   |   64   |
|zext_ln156_2_cast_reg_714|    5   |
+-------------------------+--------+
|          Total          |  1057  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_143 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_143 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|     grp_fu_161    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_161    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_165    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_165    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_169    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_169    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_173    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_173    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   524  ||  15.88  ||    0    ||    90   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1439  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   90   |
|  Register |    -   |    -   |  1057  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   15   |  1717  |  1529  |
+-----------+--------+--------+--------+--------+
