INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer_organization/2012_11442_Lab04/Lab04.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer_organization/2012_11442_Lab04/Lab04.srcs/sources_1/new/mux_16_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_16_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer_organization/2012_11442_Lab04/Lab04.srcs/sources_1/new/mux_2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer_organization/2012_11442_Lab04/Lab04.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer_organization/2012_11442_Lab04/Lab04.srcs/sources_1/imports/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer_organization/2012_11442_Lab04/Lab04.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer_organization/2012_11442_Lab04/Lab04.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer_organization/2012_11442_Lab04/Lab04.srcs/sources_1/new/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer_organization/2012_11442_Lab04/Lab04.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer_organization/2012_11442_Lab04/Lab04.srcs/sources_1/imports/Lab04_Verilog_files/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port clk is not allowed [E:/computer_organization/2012_11442_Lab04/Lab04.srcs/sources_1/imports/Lab04_Verilog_files/cpu.v:28]
WARNING: [VRFC 10-1315] redeclaration of ansi port readM is not allowed [E:/computer_organization/2012_11442_Lab04/Lab04.srcs/sources_1/imports/Lab04_Verilog_files/cpu.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port address is not allowed [E:/computer_organization/2012_11442_Lab04/Lab04.srcs/sources_1/imports/Lab04_Verilog_files/cpu.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer_organization/2012_11442_Lab04/Lab04.srcs/sim_1/imports/Lab04_Verilog_files/cpu_evaluation_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer_organization/2012_11442_Lab04/Lab04.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
