#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Dec 26 10:35:24 2023
# Process ID: 20268
# Current directory: C:/Users/rinu2/Documents/kichi@git/verilog-learning/prj/transmitter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6304 C:\Users\rinu2\Documents\kichi@git\verilog-learning\prj\transmitter\transmitter.xpr
# Log file: C:/Users/rinu2/Documents/kichi@git/verilog-learning/prj/transmitter/vivado.log
# Journal file: C:/Users/rinu2/Documents/kichi@git/verilog-learning/prj/transmitter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/rinu2/Documents/kichi@git/verilog-learning/prj/transmitter/transmitter.xpr
open_bd_design {C:/Users/rinu2/Documents/kichi@git/verilog-learning/prj/transmitter/transmitter.srcs/sources_1/bd/system/system.bd}
regenerate_bd_layout
update_compile_order -fileset sources_1
close [ open C:/Users/rinu2/Documents/kichi@git/verilog-learning/prj/transmitter/transmitter.srcs/sources_1/new/redpitaya_dac.v w ]
add_files C:/Users/rinu2/Documents/kichi@git/verilog-learning/prj/transmitter/transmitter.srcs/sources_1/new/redpitaya_dac.v
update_compile_order -fileset sources_1
close [ open C:/Users/rinu2/Documents/kichi@git/verilog-learning/prj/transmitter/transmitter.srcs/sources_1/new/redpitaya_adc.v w ]
add_files C:/Users/rinu2/Documents/kichi@git/verilog-learning/prj/transmitter/transmitter.srcs/sources_1/new/redpitaya_adc.v
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets adc/axis_red_pitaya_adc_0_adc_csn] [get_bd_intf_nets adc/axis_red_pitaya_adc_0_M_AXIS] [get_bd_nets adc/axis_red_pitaya_adc_0_adc_clk] [get_bd_nets adc/adc_clk_p_i_1] [get_bd_nets adc/adc_clk_n_i_1] [get_bd_nets adc/adc_dat_a_i_1] [get_bd_nets adc/adc_dat_b_i_1] [get_bd_cells adc/axis_red_pitaya_adc_0]
create_bd_cell -type module -reference redpitaya_adc adc/redpitaya_adc_0
connect_bd_net [get_bd_pins adc/adc_clk_p_i] [get_bd_pins adc/redpitaya_adc_0/adc_clk_p]
connect_bd_net [get_bd_pins adc/adc_clk_n_i] [get_bd_pins adc/redpitaya_adc_0/adc_clk_n]
connect_bd_net [get_bd_pins adc/adc_dat_a_i] [get_bd_pins adc/redpitaya_adc_0/adc_dat_a]
connect_bd_net [get_bd_pins adc/adc_dat_b_i] [get_bd_pins adc/redpitaya_adc_0/adc_dat_b]
connect_bd_intf_net [get_bd_intf_pins adc/redpitaya_adc_0/m_axis] [get_bd_intf_pins adc/signal_split_0/S_AXIS]
connect_bd_net [get_bd_pins adc/adc_clk] [get_bd_pins adc/redpitaya_adc_0/adc_clk]
connect_bd_net [get_bd_pins adc/adc_csn_o] [get_bd_pins adc/redpitaya_adc_0/adc_csn]
create_bd_cell -type module -reference redpitaya_dac dac/redpitaya_dac_0
delete_bd_objs [get_bd_intf_nets dac/signal_combine_0_M_AXIS] [get_bd_nets dac/clk_wiz_0_clk_out1] [get_bd_nets dac/clk_wiz_0_locked] [get_bd_nets dac/axis_red_pitaya_dac_0_dac_clk] [get_bd_nets dac/axis_red_pitaya_dac_0_dac_rst] [get_bd_nets dac/axis_red_pitaya_dac_0_dac_sel] [get_bd_nets dac/axis_red_pitaya_dac_0_dac_wrt] [get_bd_nets dac/axis_red_pitaya_dac_0_dac_dat] [get_bd_cells dac/axis_red_pitaya_dac_0]
connect_bd_intf_net [get_bd_intf_pins dac/signal_combine_0/M_AXIS] [get_bd_intf_pins dac/redpitaya_dac_0/s_axis]
connect_bd_net [get_bd_pins dac/clk_wiz_0/clk_out1] [get_bd_pins dac/redpitaya_dac_0/ddr_clk]
connect_bd_net [get_bd_pins dac/clk_wiz_0/locked] [get_bd_pins dac/redpitaya_dac_0/locked]
undo
undo
undo
undo
delete_bd_objs [get_bd_intf_nets dac/signal_combine_0_M_AXIS] [get_bd_nets dac/clk_wiz_0_clk_out1] [get_bd_nets dac/clk_wiz_0_locked] [get_bd_nets dac/axis_red_pitaya_dac_0_dac_clk] [get_bd_nets dac/axis_red_pitaya_dac_0_dac_rst] [get_bd_nets dac/axis_red_pitaya_dac_0_dac_sel] [get_bd_nets dac/axis_red_pitaya_dac_0_dac_wrt] [get_bd_nets dac/axis_red_pitaya_dac_0_dac_dat] [get_bd_cells dac/axis_red_pitaya_dac_0]
connect_bd_net [get_bd_pins dac/aclk] [get_bd_pins dac/redpitaya_dac_0/aclk]
connect_bd_net [get_bd_pins dac/clk_wiz_0/clk_out1] [get_bd_pins dac/redpitaya_dac_0/ddr_clk]
connect_bd_net [get_bd_pins dac/clk_wiz_0/locked] [get_bd_pins dac/redpitaya_dac_0/locked]
connect_bd_intf_net [get_bd_intf_pins dac/signal_combine_0/M_AXIS] [get_bd_intf_pins dac/redpitaya_dac_0/s_axis]
connect_bd_net [get_bd_pins dac/dac_clk_o] [get_bd_pins dac/redpitaya_dac_0/dac_clk]
connect_bd_net [get_bd_pins dac/dac_rst_o] [get_bd_pins dac/redpitaya_dac_0/dac_rst]
connect_bd_net [get_bd_pins dac/dac_sel_o] [get_bd_pins dac/redpitaya_dac_0/dac_sel]
connect_bd_net [get_bd_pins dac/dac_wrt_o] [get_bd_pins dac/redpitaya_dac_0/dac_wrt]
connect_bd_net [get_bd_pins dac/dac_dat_o] [get_bd_pins dac/redpitaya_dac_0/dac_dat]
save_bd_design
regenerate_bd_layout
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
