set_family {SmartFusion2}
set_proj_path {C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Nokia5110_basic\Nokia5110_basic.prjx}
set_editor_type {TIMINGVERIFICATION}
read_adl {C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Nokia5110_basic\designer\LCD_Controller_System\LCD_Controller_System.adl}
map_netlist
set_output_sdc {C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Nokia5110_basic\constraint\user.sdc}
