#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x1012333e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x101234210 .scope module, "tb_viterbi_extended" "tb_viterbi_extended" 3 6;
 .timescale -9 -12;
P_0x9db08a800 .param/l "CLOCK_PERIOD" 0 3 18, +C4<00000000000000000000000000001010>;
P_0x9db08a840 .param/l "D" 0 3 14, +C4<00000000000000000000000000000110>;
P_0x9db08a880 .param/l "G0_OCT" 0 3 16, C4<00000111>;
P_0x9db08a8c0 .param/l "G1_OCT" 0 3 17, C4<00000101>;
P_0x9db08a900 .param/l "K" 0 3 11, +C4<00000000000000000000000000000011>;
P_0x9db08a940 .param/l "M" 0 3 12, +C4<000000000000000000000000000000010>;
P_0x9db08a980 .param/l "S" 0 3 13, +C4<0000000000000000000000000000000100>;
P_0x9db08a9c0 .param/l "WM" 0 3 15, +C4<00000000000000000000000000000110>;
v0x9db0fa1c0_0 .var/i "all_pass", 31 0;
v0x9db0fa260_0 .var "clk", 0 0;
v0x9db0fa300_0 .net "dec_bit", 0 0, L_0x9dac3dab0;  1 drivers
v0x9db0fa3a0_0 .net "dec_bit_valid", 0 0, L_0x9dac3da40;  1 drivers
v0x9db0fa440_0 .var "force_state0", 0 0;
v0x9db0fa4e0_0 .var "rst", 0 0;
v0x9db0fa580_0 .var "rx_sym", 1 0;
v0x9db0fa620_0 .net "rx_sym_ready", 0 0, L_0x9dac532a0;  1 drivers
v0x9db0fa6c0_0 .var "rx_sym_valid", 0 0;
v0x9db0fa760_0 .var/i "test_num", 31 0;
v0x9db0fa800_0 .var/i "test_pass", 31 0;
S_0x101226070 .scope function.vec4.u32, "count_errors" "count_errors" 3 182, 3 182 0, S_0x101234210;
 .timescale -9 -12;
v0x9db080c80_0 .var "actual", 0 1023;
v0x9db080d20_0 .var/i "count", 31 0;
; Variable count_errors is vec4 return value of scope S_0x101226070
v0x9db080e60_0 .var/i "errs", 31 0;
v0x9db080f00_0 .var "expected", 0 1023;
v0x9db080fa0_0 .var/i "i", 31 0;
TD_tb_viterbi_extended.count_errors ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9db080e60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9db080fa0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x9db080fa0_0;
    %load/vec4 v0x9db080d20_0;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x9db080c80_0;
    %pushi/vec4 1023, 0, 34;
    %load/vec4 v0x9db080fa0_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %load/vec4 v0x9db080f00_0;
    %pushi/vec4 1023, 0, 34;
    %load/vec4 v0x9db080fa0_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %cmp/ne;
    %jmp/0xz  T_0.2, 6;
    %load/vec4 v0x9db080e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9db080e60_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x9db080fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9db080fa0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x9db080e60_0;
    %ret/vec4 0, 0, 32;  Assign to count_errors (store_vec4_to_lval)
    %end;
S_0x1012261f0 .scope module, "dut" "tt_um_viterbi_core" 3 48, 4 3 0, S_0x101234210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rx_sym_valid";
    .port_info 3 /OUTPUT 1 "rx_sym_ready";
    .port_info 4 /INPUT 2 "rx_sym";
    .port_info 5 /OUTPUT 1 "dec_bit_valid";
    .port_info 6 /OUTPUT 1 "dec_bit";
    .port_info 7 /INPUT 1 "force_state0";
P_0x101236e50 .param/l "D" 0 4 5, +C4<00000000000000000000000000000110>;
P_0x101236e90 .param/l "G0_OCT" 0 4 7, +C4<00000000000000000000000000000111>;
P_0x101236ed0 .param/l "G1_OCT" 0 4 8, +C4<00000000000000000000000000000101>;
P_0x101236f10 .param/l "K" 0 4 4, +C4<00000000000000000000000000000011>;
P_0x101236f50 .param/l "M" 1 4 26, +C4<00000000000000000000000000000010>;
P_0x101236f90 .param/l "MSB_MASK" 1 4 206, C4<10>;
P_0x101236fd0 .param/l "S" 1 4 27, +C4<00000000000000000000000000000100>;
P_0x101237010 .param/l "TRACE_ADDR_W" 1 4 29, +C4<00000000000000000000000000000011>;
P_0x101237050 .param/l "Wb" 1 4 28, +C4<00000000000000000000000000000010>;
P_0x101237090 .param/l "Wm" 0 4 6, +C4<00000000000000000000000000000110>;
enum0x101229720 .enum4 (2)
   "ST_IDLE" 2'b00,
   "ST_SWEEP" 2'b01,
   "ST_COMMIT" 2'b10,
   "ST_TRACE" 2'b11
 ;
L_0x9db03fd40 .functor AND 1, v0x9db0fa6c0_0, L_0x9dac532a0, C4<1>, C4<1>;
L_0x9dac3e220 .functor BUFZ 2, L_0x9dac53700, C4<00>, C4<00>, C4<00>;
L_0x9da878208 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
L_0x9db03fdb0 .functor OR 2, L_0x9dac53700, L_0x9da878208, C4<00>, C4<00>;
L_0x9dac3db90 .functor BUFZ 3, L_0x9daccc3c0, C4<000>, C4<000>, C4<000>;
L_0x9dac3d9d0 .functor BUFZ 2, L_0x9daccc280, C4<00>, C4<00>, C4<00>;
L_0x9dac3da40 .functor BUFZ 1, v0x9db0f46e0_0, C4<0>, C4<0>, C4<0>;
L_0x9dac3dab0 .functor BUFZ 1, v0x9db0f4640_0, C4<0>, C4<0>, C4<0>;
L_0x9da878010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x9db0f4f00_0 .net/2u *"_ivl_0", 1 0, L_0x9da878010;  1 drivers
L_0x9da8780a0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x9db0f4fa0_0 .net/2u *"_ivl_10", 31 0, L_0x9da8780a0;  1 drivers
L_0x9da8780e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x9db0f5040_0 .net/2u *"_ivl_14", 1 0, L_0x9da8780e8;  1 drivers
L_0x9da878130 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x9db0f50e0_0 .net/2u *"_ivl_18", 1 0, L_0x9da878130;  1 drivers
L_0x9da878178 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x9db0f5180_0 .net/2u *"_ivl_22", 1 0, L_0x9da878178;  1 drivers
v0x9db0f5220_0 .net *"_ivl_28", 0 0, L_0x9dac53660;  1 drivers
L_0x9da8781c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x9db0f52c0_0 .net *"_ivl_30", 0 0, L_0x9da8781c0;  1 drivers
v0x9db0f5360_0 .net/2u *"_ivl_34", 1 0, L_0x9da878208;  1 drivers
L_0x9da8784d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x9db0f5400_0 .net/2u *"_ivl_40", 1 0, L_0x9da8784d8;  1 drivers
L_0x9da878520 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x9db0f54a0_0 .net/2u *"_ivl_44", 2 0, L_0x9da878520;  1 drivers
v0x9db0f5540_0 .net *"_ivl_46", 0 0, L_0x9daccc320;  1 drivers
L_0x9da878568 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x9db0f55e0_0 .net/2u *"_ivl_48", 2 0, L_0x9da878568;  1 drivers
L_0x9da8785b0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x9db0f5680_0 .net/2u *"_ivl_50", 2 0, L_0x9da8785b0;  1 drivers
v0x9db0f5720_0 .net *"_ivl_52", 2 0, L_0x9db0986e0;  1 drivers
L_0x9da8785f8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x9db0f57c0_0 .net/2u *"_ivl_56", 1 0, L_0x9da8785f8;  1 drivers
v0x9db0f5860_0 .net *"_ivl_6", 31 0, L_0x9dac53340;  1 drivers
L_0x9da878058 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x9db0f5900_0 .net *"_ivl_9", 29 0, L_0x9da878058;  1 drivers
v0x9db0f59a0_0 .net "accept_sym", 0 0, L_0x9db03fd40;  1 drivers
v0x9db0f5a40_0 .net "base_pred", 1 0, L_0x9dac53700;  1 drivers
v0x9db0f5ae0_0 .var "best_metric", 5 0;
v0x9db0f5b80_0 .var "best_state", 1 0;
v0x9db0f5c20_0 .net "bit_in", 0 0, L_0x9dac537a0;  1 drivers
v0x9db0f5cc0_0 .net "bm0", 1 0, L_0x9dac3e290;  1 drivers
v0x9db0f5d60_0 .net "bm1", 1 0, L_0x9dac3db20;  1 drivers
v0x9db0f5e00_0 .net "clk", 0 0, v0x9db0fa260_0;  1 drivers
v0x9db0f5ea0_0 .net "dec_bit", 0 0, L_0x9dac3dab0;  alias, 1 drivers
v0x9db0f5f40_0 .net "dec_bit_valid", 0 0, L_0x9dac3da40;  alias, 1 drivers
v0x9db0f5fe0_0 .net "exp0", 1 0, v0x9db082bc0_0;  1 drivers
v0x9db0f6080_0 .net "exp1", 1 0, v0x9db082e40_0;  1 drivers
v0x9db0f6120_0 .net "force_state0", 0 0, v0x9db0fa440_0;  1 drivers
v0x9db0f61c0_0 .var "init_frame_pulse", 0 0;
v0x9db0f6260_0 .var "init_pending", 0 0;
v0x9db0f6300_0 .net "last_idx", 0 0, L_0x9dac533e0;  1 drivers
v0x9db0f63a0_0 .net "p0", 1 0, L_0x9dac3e220;  1 drivers
v0x9db0f6440_0 .net "p1", 1 0, L_0x9db03fdb0;  1 drivers
v0x9db0f64e0_0 .net "pm0", 5 0, v0x9db083520_0;  1 drivers
v0x9db0f6580_0 .net "pm1", 5 0, v0x9db0835c0_0;  1 drivers
v0x9db0f6620_0 .net "pm_out", 5 0, L_0x9daccc0a0;  1 drivers
v0x9db0f66c0_0 .net "pm_wr_en", 0 0, L_0x9dac53480;  1 drivers
v0x9db0f6760_0 .net "prev_bank_sel", 0 0, v0x9db083340_0;  1 drivers
v0x9db0f6800_0 .net "rst", 0 0, v0x9db0fa4e0_0;  1 drivers
v0x9db0f68a0_0 .net "rx_sym", 1 0, v0x9db0fa580_0;  1 drivers
v0x9db0f6940_0 .var "rx_sym_q", 1 0;
v0x9db0f69e0_0 .net "rx_sym_ready", 0 0, L_0x9dac532a0;  alias, 1 drivers
v0x9db0f6a80_0 .net "rx_sym_valid", 0 0, v0x9db0fa6c0_0;  1 drivers
v0x9db0f6b20_0 .net "s_end_mux", 1 0, L_0x9daccc280;  1 drivers
v0x9db0f6bc0_0 .var "s_end_state", 1 0;
v0x9db0f6c60_0 .var "state", 1 0;
v0x9db0f6d00_0 .var "state_next", 1 0;
v0x9db0f6da0_0 .var "surv_row", 3 0;
v0x9db0f6e40_0 .net "surv_row_time", 2 0, L_0x9daccc3c0;  1 drivers
v0x9db0f6ee0_0 .net "surv_sel", 0 0, L_0x9daccc000;  1 drivers
v0x9db0f6f80_0 .net "surv_wr_en", 0 0, L_0x9dac53520;  1 drivers
v0x9db0f7020_0 .net "surv_wr_ptr", 2 0, v0x9db0f4140_0;  1 drivers
v0x9db0f70c0_0 .net "swap_banks", 0 0, L_0x9dac535c0;  1 drivers
v0x9db0f7160_0 .var "sweep_idx", 1 0;
v0x9db0f7200_0 .net "tb_busy", 0 0, v0x9db0f4500_0;  1 drivers
v0x9db0f72a0_0 .net "tb_dec_bit", 0 0, v0x9db0f4640_0;  1 drivers
v0x9db0f7340_0 .net "tb_dec_valid", 0 0, v0x9db0f46e0_0;  1 drivers
v0x9db0f73e0_0 .net "tb_start", 0 0, L_0x9daccc460;  1 drivers
v0x9db0f7480_0 .net "tb_start_state", 1 0, L_0x9dac3d9d0;  1 drivers
v0x9db0f7520_0 .net "tb_start_time", 2 0, L_0x9dac3db90;  1 drivers
v0x9db0f75c0_0 .net "tb_state", 1 0, v0x9db0f4d20_0;  1 drivers
v0x9db0f7660_0 .net "tb_time", 2 0, v0x9db0f4e60_0;  1 drivers
v0x9db0f7700_0 .net "trace_surv_bit", 0 0, L_0x9daccc1e0;  1 drivers
E_0x9dacaa740 .event anyedge, v0x9db0f6c60_0, v0x9db0f59a0_0, v0x9db0f6300_0, v0x9db0f4500_0;
L_0x9dac532a0 .cmp/eq 2, v0x9db0f6c60_0, L_0x9da878010;
L_0x9dac53340 .concat [ 2 30 0 0], v0x9db0f7160_0, L_0x9da878058;
L_0x9dac533e0 .cmp/eq 32, L_0x9dac53340, L_0x9da8780a0;
L_0x9dac53480 .cmp/eq 2, v0x9db0f6c60_0, L_0x9da8780e8;
L_0x9dac53520 .cmp/eq 2, v0x9db0f6c60_0, L_0x9da878130;
L_0x9dac535c0 .cmp/eq 2, v0x9db0f6c60_0, L_0x9da878178;
L_0x9dac53660 .part v0x9db0f7160_0, 1, 1;
L_0x9dac53700 .concat [ 1 1 0 0], L_0x9dac53660, L_0x9da8781c0;
L_0x9dac537a0 .part v0x9db0f7160_0, 0, 1;
L_0x9daccc280 .functor MUXZ 2, v0x9db0f6bc0_0, L_0x9da8784d8, v0x9db0fa440_0, C4<>;
L_0x9daccc320 .cmp/eq 3, v0x9db0f4140_0, L_0x9da878520;
L_0x9db0986e0 .arith/sub 3, v0x9db0f4140_0, L_0x9da8785b0;
L_0x9daccc3c0 .functor MUXZ 3, L_0x9db0986e0, L_0x9da878568, L_0x9daccc320, C4<>;
L_0x9daccc460 .cmp/eq 2, v0x9db0f6c60_0, L_0x9da8785f8;
S_0x101225bd0 .scope module, "acs" "acs_core" 4 248, 5 1 0, S_0x1012261f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "pm0";
    .port_info 1 /INPUT 6 "pm1";
    .port_info 2 /INPUT 2 "bm0";
    .port_info 3 /INPUT 2 "bm1";
    .port_info 4 /OUTPUT 6 "pm_out";
    .port_info 5 /OUTPUT 1 "surv";
P_0x9db095100 .param/l "Wb" 0 5 3, +C4<00000000000000000000000000000010>;
P_0x9db095140 .param/l "Wm" 0 5 2, +C4<00000000000000000000000000000110>;
L_0x9da878370 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x9db081040_0 .net/2u *"_ivl_0", 2 0, L_0x9da878370;  1 drivers
L_0x9da878400 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x9db0810e0_0 .net/2u *"_ivl_10", 2 0, L_0x9da878400;  1 drivers
v0x9db081180_0 .net *"_ivl_12", 4 0, L_0x9dac53e80;  1 drivers
v0x9db081220_0 .net *"_ivl_14", 5 0, L_0x9dac53f20;  1 drivers
L_0x9da878448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x9db0812c0_0 .net *"_ivl_17", 0 0, L_0x9da878448;  1 drivers
v0x9db081360_0 .net *"_ivl_2", 4 0, L_0x9dac53d40;  1 drivers
v0x9db081400_0 .net *"_ivl_4", 5 0, L_0x9dac53de0;  1 drivers
L_0x9da8783b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x9db0814a0_0 .net *"_ivl_7", 0 0, L_0x9da8783b8;  1 drivers
v0x9db081540_0 .net "bm0", 1 0, L_0x9dac3e290;  alias, 1 drivers
v0x9db0815e0_0 .net "bm1", 1 0, L_0x9dac3db20;  alias, 1 drivers
v0x9db081680_0 .net "metric0", 5 0, L_0x9db0988c0;  1 drivers
v0x9db081720_0 .net "metric1", 5 0, L_0x9db098960;  1 drivers
v0x9db0817c0_0 .net "pm0", 5 0, v0x9db083520_0;  alias, 1 drivers
v0x9db081860_0 .net "pm1", 5 0, v0x9db0835c0_0;  alias, 1 drivers
v0x9db081900_0 .net "pm_out", 5 0, L_0x9daccc0a0;  alias, 1 drivers
v0x9db0819a0_0 .net "surv", 0 0, L_0x9daccc000;  alias, 1 drivers
L_0x9dac53d40 .concat [ 2 3 0 0], L_0x9dac3e290, L_0x9da878370;
L_0x9dac53de0 .concat [ 5 1 0 0], L_0x9dac53d40, L_0x9da8783b8;
L_0x9db0988c0 .arith/sum 6, v0x9db083520_0, L_0x9dac53de0;
L_0x9dac53e80 .concat [ 2 3 0 0], L_0x9dac3db20, L_0x9da878400;
L_0x9dac53f20 .concat [ 5 1 0 0], L_0x9dac53e80, L_0x9da878448;
L_0x9db098960 .arith/sum 6, v0x9db0835c0_0, L_0x9dac53f20;
L_0x9daccc000 .cmp/gt 6, L_0x9db0988c0, L_0x9db098960;
L_0x9daccc0a0 .functor MUXZ 6, L_0x9db0988c0, L_0x9db098960, L_0x9daccc000, C4<>;
S_0x101225d50 .scope module, "branch_metric_hd" "branch_metric" 4 237, 6 3 0, S_0x1012261f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "rx_sym";
    .port_info 1 /INPUT 2 "exp_sym0";
    .port_info 2 /INPUT 2 "exp_sym1";
    .port_info 3 /OUTPUT 2 "bm0";
    .port_info 4 /OUTPUT 2 "bm1";
P_0x9dacb3600 .param/l "Wb" 0 6 4, +C4<00000000000000000000000000000010>;
L_0x9dac3e290 .functor BUFZ 2, L_0x9db09a9e0, C4<00>, C4<00>, C4<00>;
L_0x9dac3db20 .functor BUFZ 2, L_0x9db09aa80, C4<00>, C4<00>, C4<00>;
v0x9db0826c0_0 .net "bm0", 1 0, L_0x9dac3e290;  alias, 1 drivers
v0x9db082760_0 .net "bm0_raw", 1 0, L_0x9db09a9e0;  1 drivers
v0x9db082800_0 .net "bm1", 1 0, L_0x9dac3db20;  alias, 1 drivers
v0x9db0828a0_0 .net "bm1_raw", 1 0, L_0x9db09aa80;  1 drivers
v0x9db082940_0 .net "exp_sym0", 1 0, v0x9db082bc0_0;  alias, 1 drivers
v0x9db0829e0_0 .net "exp_sym1", 1 0, v0x9db082e40_0;  alias, 1 drivers
v0x9db082a80_0 .net "rx_sym", 1 0, v0x9db0f6940_0;  1 drivers
S_0x101217ff0 .scope module, "ham0" "ham2" 6 16, 7 1 0, S_0x101225d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 2 "c";
L_0x9db03fe20 .functor XOR 2, v0x9db0f6940_0, v0x9db082bc0_0, C4<00>, C4<00>;
v0x9db081a40_0 .net *"_ivl_11", 0 0, L_0x9dac53980;  1 drivers
v0x9db081ae0_0 .net *"_ivl_12", 1 0, L_0x9dac53a20;  1 drivers
L_0x9da878250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x9db081b80_0 .net/2u *"_ivl_2", 0 0, L_0x9da878250;  1 drivers
v0x9db081c20_0 .net *"_ivl_5", 0 0, L_0x9dac53840;  1 drivers
v0x9db081cc0_0 .net *"_ivl_6", 1 0, L_0x9dac538e0;  1 drivers
L_0x9da878298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x9db081d60_0 .net/2u *"_ivl_8", 0 0, L_0x9da878298;  1 drivers
v0x9db081e00_0 .net "a", 1 0, v0x9db0f6940_0;  alias, 1 drivers
v0x9db081ea0_0 .net "b", 1 0, v0x9db082bc0_0;  alias, 1 drivers
v0x9db081f40_0 .net "c", 1 0, L_0x9db09a9e0;  alias, 1 drivers
v0x9db081fe0_0 .net "x", 1 0, L_0x9db03fe20;  1 drivers
L_0x9dac53840 .part L_0x9db03fe20, 1, 1;
L_0x9dac538e0 .concat [ 1 1 0 0], L_0x9dac53840, L_0x9da878250;
L_0x9dac53980 .part L_0x9db03fe20, 0, 1;
L_0x9dac53a20 .concat [ 1 1 0 0], L_0x9dac53980, L_0x9da878298;
L_0x9db09a9e0 .arith/sum 2, L_0x9dac538e0, L_0x9dac53a20;
S_0x101218170 .scope module, "ham1" "ham2" 6 22, 7 1 0, S_0x101225d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 2 "c";
L_0x9db03fe90 .functor XOR 2, v0x9db0f6940_0, v0x9db082e40_0, C4<00>, C4<00>;
v0x9db082080_0 .net *"_ivl_11", 0 0, L_0x9dac53c00;  1 drivers
v0x9db082120_0 .net *"_ivl_12", 1 0, L_0x9dac53ca0;  1 drivers
L_0x9da8782e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x9db0821c0_0 .net/2u *"_ivl_2", 0 0, L_0x9da8782e0;  1 drivers
v0x9db082260_0 .net *"_ivl_5", 0 0, L_0x9dac53ac0;  1 drivers
v0x9db082300_0 .net *"_ivl_6", 1 0, L_0x9dac53b60;  1 drivers
L_0x9da878328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x9db0823a0_0 .net/2u *"_ivl_8", 0 0, L_0x9da878328;  1 drivers
v0x9db082440_0 .net "a", 1 0, v0x9db0f6940_0;  alias, 1 drivers
v0x9db0824e0_0 .net "b", 1 0, v0x9db082e40_0;  alias, 1 drivers
v0x9db082580_0 .net "c", 1 0, L_0x9db09aa80;  alias, 1 drivers
v0x9db082620_0 .net "x", 1 0, L_0x9db03fe90;  1 drivers
L_0x9dac53ac0 .part L_0x9db03fe90, 1, 1;
L_0x9dac53b60 .concat [ 1 1 0 0], L_0x9dac53ac0, L_0x9da8782e0;
L_0x9dac53c00 .part L_0x9db03fe90, 0, 1;
L_0x9dac53ca0 .concat [ 1 1 0 0], L_0x9dac53c00, L_0x9da878328;
L_0x9db09aa80 .arith/sum 2, L_0x9dac53b60, L_0x9dac53ca0;
S_0x1012255e0 .scope module, "expect0" "expected_bits" 4 219, 8 16 0, S_0x1012261f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "pred";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 2 "expected";
P_0x101225760 .param/l "G0_MASK" 1 8 29, C4<111>;
P_0x1012257a0 .param/l "G0_OCT" 0 8 19, +C4<00000000000000000000000000000111>;
P_0x1012257e0 .param/l "G1_MASK" 1 8 30, C4<101>;
P_0x101225820 .param/l "G1_OCT" 0 8 20, +C4<00000000000000000000000000000101>;
P_0x101225860 .param/l "K" 0 8 17, +C4<00000000000000000000000000000011>;
P_0x1012258a0 .param/l "M" 0 8 18, +C4<000000000000000000000000000000010>;
v0x9db082b20_0 .net "b", 0 0, L_0x9dac537a0;  alias, 1 drivers
v0x9db082bc0_0 .var "expected", 1 0;
v0x9db082c60_0 .net "pred", 1 0, L_0x9dac3e220;  alias, 1 drivers
v0x9db082d00_0 .var "reg_vec", 2 0;
E_0x9dacaa9c0 .event anyedge, v0x9db082c60_0, v0x9db082b20_0, v0x9db082d00_0;
S_0x101224b60 .scope module, "expect1" "expected_bits" 4 229, 8 16 0, S_0x1012261f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "pred";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 2 "expected";
P_0x101224ce0 .param/l "G0_MASK" 1 8 29, C4<111>;
P_0x101224d20 .param/l "G0_OCT" 0 8 19, +C4<00000000000000000000000000000111>;
P_0x101224d60 .param/l "G1_MASK" 1 8 30, C4<101>;
P_0x101224da0 .param/l "G1_OCT" 0 8 20, +C4<00000000000000000000000000000101>;
P_0x101224de0 .param/l "K" 0 8 17, +C4<00000000000000000000000000000011>;
P_0x101224e20 .param/l "M" 0 8 18, +C4<000000000000000000000000000000010>;
v0x9db082da0_0 .net "b", 0 0, L_0x9dac537a0;  alias, 1 drivers
v0x9db082e40_0 .var "expected", 1 0;
v0x9db082ee0_0 .net "pred", 1 0, L_0x9db03fdb0;  alias, 1 drivers
v0x9db082f80_0 .var "reg_vec", 2 0;
E_0x9dacaab80 .event anyedge, v0x9db082ee0_0, v0x9db082b20_0, v0x9db082f80_0;
S_0x101222d90 .scope module, "pm_buffer" "pm_bank" 4 260, 9 1 0, S_0x1012261f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "init_frame";
    .port_info 3 /INPUT 2 "rd_idx0";
    .port_info 4 /INPUT 2 "rd_idx1";
    .port_info 5 /INPUT 1 "wr_en";
    .port_info 6 /INPUT 2 "wr_idx";
    .port_info 7 /INPUT 6 "wr_pm";
    .port_info 8 /INPUT 1 "swap_banks";
    .port_info 9 /OUTPUT 6 "rd_pm0";
    .port_info 10 /OUTPUT 6 "rd_pm1";
    .port_info 11 /OUTPUT 1 "prev_A";
P_0x101234390 .param/l "K" 0 9 2, +C4<00000000000000000000000000000011>;
P_0x1012343d0 .param/l "M" 0 9 3, +C4<000000000000000000000000000000010>;
P_0x101234410 .param/l "S" 0 9 4, +C4<0000000000000000000000000000000100>;
P_0x101234450 .param/l "Wm" 0 9 5, +C4<00000000000000000000000000000110>;
v0x9db083020 .array "bank0", 3 0, 5 0;
v0x9db0830c0 .array "bank1", 3 0, 5 0;
v0x9db083160_0 .net "clk", 0 0, v0x9db0fa260_0;  alias, 1 drivers
v0x9db083200_0 .var/i "i", 31 0;
v0x9db0832a0_0 .net "init_frame", 0 0, v0x9db0f61c0_0;  1 drivers
v0x9db083340_0 .var "prev_A", 0 0;
v0x9db0833e0_0 .net "rd_idx0", 1 0, L_0x9dac3e220;  alias, 1 drivers
v0x9db083480_0 .net "rd_idx1", 1 0, L_0x9db03fdb0;  alias, 1 drivers
v0x9db083520_0 .var "rd_pm0", 5 0;
v0x9db0835c0_0 .var "rd_pm1", 5 0;
v0x9db083660_0 .net "rst", 0 0, v0x9db0fa4e0_0;  alias, 1 drivers
v0x9db083700_0 .net "swap_banks", 0 0, L_0x9dac535c0;  alias, 1 drivers
v0x9db0837a0_0 .net "wr_en", 0 0, L_0x9dac53480;  alias, 1 drivers
v0x9db083840_0 .net "wr_idx", 1 0, v0x9db0f7160_0;  1 drivers
v0x9db0838e0_0 .net "wr_pm", 5 0, L_0x9daccc0a0;  alias, 1 drivers
E_0x9dacaacc0 .event posedge, v0x9db083160_0;
v0x9db083020_0 .array/port v0x9db083020, 0;
v0x9db083020_1 .array/port v0x9db083020, 1;
E_0x9dacaad00/0 .event anyedge, v0x9db083340_0, v0x9db082c60_0, v0x9db083020_0, v0x9db083020_1;
v0x9db083020_2 .array/port v0x9db083020, 2;
v0x9db083020_3 .array/port v0x9db083020, 3;
v0x9db0830c0_0 .array/port v0x9db0830c0, 0;
E_0x9dacaad00/1 .event anyedge, v0x9db083020_2, v0x9db083020_3, v0x9db082ee0_0, v0x9db0830c0_0;
v0x9db0830c0_1 .array/port v0x9db0830c0, 1;
v0x9db0830c0_2 .array/port v0x9db0830c0, 2;
v0x9db0830c0_3 .array/port v0x9db0830c0, 3;
E_0x9dacaad00/2 .event anyedge, v0x9db0830c0_1, v0x9db0830c0_2, v0x9db0830c0_3;
E_0x9dacaad00 .event/or E_0x9dacaad00/0, E_0x9dacaad00/1, E_0x9dacaad00/2;
S_0x9db0f0000 .scope module, "surv_mem" "survivor_mem" 4 279, 10 1 0, S_0x1012261f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 4 "surv_row";
    .port_info 4 /OUTPUT 3 "wr_ptr";
    .port_info 5 /INPUT 2 "rd_state";
    .port_info 6 /INPUT 3 "rd_time";
    .port_info 7 /OUTPUT 1 "surv_bit";
P_0x101222f10 .param/l "D" 0 10 6, +C4<00000000000000000000000000000110>;
P_0x101222f50 .param/l "K" 0 10 2, +C4<00000000000000000000000000000011>;
P_0x101222f90 .param/l "M" 0 10 3, +C4<000000000000000000000000000000010>;
P_0x101222fd0 .param/l "S" 0 10 4, +C4<0000000000000000000000000000000100>;
P_0x101223010 .param/l "Wm" 0 10 5, +C4<00000000000000000000000000000110>;
v0x9db083980_0 .net *"_ivl_0", 3 0, L_0x9db0fa8a0;  1 drivers
v0x9db083a20_0 .net *"_ivl_2", 3 0, L_0x9daccc140;  1 drivers
L_0x9da878490 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x9db083ac0_0 .net *"_ivl_5", 0 0, L_0x9da878490;  1 drivers
v0x9db083b60_0 .net "clk", 0 0, v0x9db0fa260_0;  alias, 1 drivers
v0x9db083c00_0 .var/i "i", 31 0;
v0x9db083ca0 .array "mem", 5 0, 3 0;
v0x9db083d40_0 .net "rd_state", 1 0, v0x9db0f4d20_0;  alias, 1 drivers
v0x9db083de0_0 .net "rd_time", 2 0, v0x9db0f4e60_0;  alias, 1 drivers
v0x9db083e80_0 .net "rst", 0 0, v0x9db0fa4e0_0;  alias, 1 drivers
v0x9db083f20_0 .net "surv_bit", 0 0, L_0x9daccc1e0;  alias, 1 drivers
v0x9db0f4000_0 .net "surv_row", 3 0, v0x9db0f6da0_0;  1 drivers
v0x9db0f40a0_0 .net "wr_en", 0 0, L_0x9dac53520;  alias, 1 drivers
v0x9db0f4140_0 .var "wr_ptr", 2 0;
L_0x9db0fa8a0 .array/port v0x9db083ca0, L_0x9daccc140;
L_0x9daccc140 .concat [ 3 1 0 0], v0x9db0f4e60_0, L_0x9da878490;
L_0x9daccc1e0 .part/v L_0x9db0fa8a0, v0x9db0f4d20_0, 1;
S_0x9db0f0180 .scope module, "tb_core" "traceback_v2" 4 303, 11 3 0, S_0x1012261f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 3 "start_time";
    .port_info 4 /INPUT 2 "start_state";
    .port_info 5 /INPUT 1 "force_state0";
    .port_info 6 /OUTPUT 3 "tb_time";
    .port_info 7 /OUTPUT 2 "tb_state";
    .port_info 8 /INPUT 1 "tb_surv_bit";
    .port_info 9 /OUTPUT 1 "busy";
    .port_info 10 /OUTPUT 1 "dec_bit_valid";
    .port_info 11 /OUTPUT 1 "dec_bit";
P_0x101223510 .param/l "COUNT_W" 1 11 26, +C4<00000000000000000000000000000011>;
P_0x101223550 .param/l "D" 0 11 6, +C4<00000000000000000000000000000110>;
P_0x101223590 .param/l "K" 0 11 4, +C4<00000000000000000000000000000111>;
P_0x1012235d0 .param/l "M" 0 11 5, +C4<00000000000000000000000000000010>;
P_0x101223610 .param/l "TIME_W" 1 11 25, +C4<00000000000000000000000000000011>;
enum0x10122ae20 .enum4 (2)
   "TB_IDLE" 2'b00,
   "TB_PRIME" 2'b01,
   "TB_RUN" 2'b10
 ;
L_0x9da878640 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x9db0f41e0_0 .net/2u *"_ivl_0", 2 0, L_0x9da878640;  1 drivers
v0x9db0f4280_0 .net *"_ivl_2", 0 0, L_0x9daccc500;  1 drivers
L_0x9da878688 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x9db0f4320_0 .net/2u *"_ivl_4", 2 0, L_0x9da878688;  1 drivers
L_0x9da8786d0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x9db0f43c0_0 .net/2u *"_ivl_6", 2 0, L_0x9da8786d0;  1 drivers
v0x9db0f4460_0 .net *"_ivl_8", 2 0, L_0x9db098780;  1 drivers
v0x9db0f4500_0 .var "busy", 0 0;
v0x9db0f45a0_0 .net "clk", 0 0, v0x9db0fa260_0;  alias, 1 drivers
v0x9db0f4640_0 .var "dec_bit", 0 0;
v0x9db0f46e0_0 .var "dec_bit_valid", 0 0;
v0x9db0f4780_0 .var "depth", 2 0;
v0x9db0f4820_0 .net "force_state0", 0 0, v0x9db0fa440_0;  alias, 1 drivers
v0x9db0f48c0_0 .net "prev_time", 2 0, L_0x9daccc5a0;  1 drivers
v0x9db0f4960_0 .net "rst", 0 0, v0x9db0fa4e0_0;  alias, 1 drivers
v0x9db0f4a00_0 .net "start", 0 0, L_0x9daccc460;  alias, 1 drivers
v0x9db0f4aa0_0 .net "start_state", 1 0, L_0x9dac3d9d0;  alias, 1 drivers
v0x9db0f4b40_0 .net "start_time", 2 0, L_0x9dac3db90;  alias, 1 drivers
v0x9db0f4be0_0 .var "surv_bit_q", 0 0;
v0x9db0f4c80_0 .var "tb_fsm", 1 0;
v0x9db0f4d20_0 .var "tb_state", 1 0;
v0x9db0f4dc0_0 .net "tb_surv_bit", 0 0, L_0x9daccc1e0;  alias, 1 drivers
v0x9db0f4e60_0 .var "tb_time", 2 0;
E_0x9dacaafc0 .event posedge, v0x9db083660_0, v0x9db083160_0;
L_0x9daccc500 .cmp/eq 3, v0x9db0f4e60_0, L_0x9da878640;
L_0x9db098780 .arith/sub 3, v0x9db0f4e60_0, L_0x9da8786d0;
L_0x9daccc5a0 .functor MUXZ 3, L_0x9db098780, L_0x9da878688, L_0x9daccc500, C4<>;
S_0x9db0f0300 .scope task, "encode_bit" "encode_bit" 3 70, 3 70 0, S_0x101234210;
 .timescale -9 -12;
v0x9db0f77a0_0 .var "in_bit", 0 0;
v0x9db0f7840_0 .var "sr", 2 0;
v0x9db0f78e0_0 .var "state_in", 1 0;
v0x9db0f7980_0 .var "state_out", 1 0;
v0x9db0f7a20_0 .var "y0", 0 0;
v0x9db0f7ac0_0 .var "y1", 0 0;
TD_tb_viterbi_extended.encode_bit ;
    %load/vec4 v0x9db0f78e0_0;
    %load/vec4 v0x9db0f77a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x9db0f7840_0, 0, 3;
    %load/vec4 v0x9db0f7840_0;
    %pushi/vec4 7, 0, 3;
    %and;
    %xor/r;
    %store/vec4 v0x9db0f7a20_0, 0, 1;
    %load/vec4 v0x9db0f7840_0;
    %pushi/vec4 5, 0, 3;
    %and;
    %xor/r;
    %store/vec4 v0x9db0f7ac0_0, 0, 1;
    %load/vec4 v0x9db0f7840_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x9db0f7980_0, 0, 2;
    %end;
S_0x9db0f0480 .scope task, "end_test" "end_test" 3 206, 3 206 0, S_0x101234210;
 .timescale -9 -12;
TD_tb_viterbi_extended.end_test ;
    %load/vec4 v0x9db0fa800_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x9db0fa760_0;
    %subi 1, 0, 32;
    %vpi_call/w 3 209 "$display", "\342\234\223 Test %0d PASS", S<0,vec4,s32> {1 0 0};
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x9db0fa760_0;
    %subi 1, 0, 32;
    %vpi_call/w 3 211 "$display", "\342\234\227 Test %0d FAIL", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9db0fa1c0_0, 0, 32;
T_2.5 ;
    %end;
S_0x9db0f0600 .scope task, "level3_double_errors" "level3_double_errors" 3 220, 3 220 0, S_0x101234210;
 .timescale -9 -12;
v0x9db0f7b60_0 .var/i "L", 31 0;
v0x9db0f7c00_0 .var/i "adjacent_pass", 31 0;
v0x9db0f7ca0_0 .var "dec_bits", 0 1023;
v0x9db0f7d40_0 .var/i "dec_count", 31 0;
v0x9db0f7de0_0 .var/i "err_count", 31 0;
v0x9db0f7e80_0 .var "error_mask", 0 2047;
v0x9db0f7f20_0 .var/i "i", 31 0;
v0x9db0f8000_0 .var "info_bits", 0 1023;
v0x9db0f80a0_0 .var/i "seed", 31 0;
v0x9db0f8140_0 .var/i "separated_pass", 31 0;
TD_tb_viterbi_extended.level3_double_errors ;
    %vpi_call/w 3 229 "$display", "\012========================================================" {0 0 0};
    %vpi_call/w 3 230 "$display", "LEVEL 3: Two-bit Flips (Distance Probing)" {0 0 0};
    %vpi_call/w 3 231 "$display", "========================================================" {0 0 0};
    %vpi_call/w 3 232 "$display", "Free distance d_free \342\211\210 5 for K=3, (7,5)" {0 0 0};
    %vpi_call/w 3 233 "$display", "Test separated (\342\211\2453 apart) vs adjacent flips" {0 0 0};
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0x9db0f7b60_0, 0, 32;
    %pushi/vec4 200, 0, 32;
    %store/vec4 v0x9db0f80a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9db0f8140_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9db0f7c00_0, 0, 32;
    %pushi/str "Separated errors (6 symbols apart)";
    %store/str v0x9db0fa120_0;
    %fork TD_tb_viterbi_extended.start_test, S_0x9db0f1080;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9db0f7f20_0, 0, 32;
T_3.6 ;
    %load/vec4 v0x9db0f7f20_0;
    %load/vec4 v0x9db0f7b60_0;
    %cmp/s;
    %jmp/0xz T_3.7, 5;
    %vpi_func 3 242 "$random" 32, v0x9db0f80a0_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pad/s 1;
    %pushi/vec4 1023, 0, 34;
    %load/vec4 v0x9db0f7f20_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0x9db0f8000_0, 4, 1;
    %load/vec4 v0x9db0f7f20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9db0f7f20_0, 0, 32;
    %jmp T_3.6;
T_3.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9db0f7f20_0, 0, 32;
T_3.8 ;
    %load/vec4 v0x9db0f7f20_0;
    %cmpi/s 2048, 0, 32;
    %jmp/0xz T_3.9, 5;
    %pushi/vec4 0, 0, 1;
    %pushi/vec4 2047, 0, 34;
    %load/vec4 v0x9db0f7f20_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0x9db0f7e80_0, 4, 1;
    %load/vec4 v0x9db0f7f20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9db0f7f20_0, 0, 32;
    %jmp T_3.8;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2027, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9db0f7e80_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2015, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9db0f7e80_0, 4, 1;
    %fork TD_tb_viterbi_extended.reset_dut, S_0x9db0f0c00;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9db0fa440_0, 0, 1;
    %load/vec4 v0x9db0f8000_0;
    %store/vec4 v0x9db0f9cc0_0, 0, 1024;
    %load/vec4 v0x9db0f7b60_0;
    %store/vec4 v0x9db0f9900_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x9db0f9d60_0, 0, 32;
    %load/vec4 v0x9db0f7e80_0;
    %store/vec4 v0x9db0f9b80_0, 0, 2048;
    %fork TD_tb_viterbi_extended.send_frame_with_errors, S_0x9db0f0d80;
    %join;
    %load/vec4 v0x9db0f99a0_0;
    %store/vec4 v0x9db0f7ca0_0, 0, 1024;
    %load/vec4 v0x9db0f9a40_0;
    %store/vec4 v0x9db0f7d40_0, 0, 32;
    %load/vec4 v0x9db0f7ca0_0;
    %load/vec4 v0x9db0f8000_0;
    %load/vec4 v0x9db0f7d40_0;
    %load/vec4 v0x9db0f7b60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.10, 8;
    %load/vec4 v0x9db0f7d40_0;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %load/vec4 v0x9db0f7b60_0;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %store/vec4 v0x9db080d20_0, 0, 32;
    %store/vec4 v0x9db080f00_0, 0, 1024;
    %store/vec4 v0x9db080c80_0, 0, 1024;
    %callf/vec4 TD_tb_viterbi_extended.count_errors, S_0x101226070;
    %store/vec4 v0x9db0f7de0_0, 0, 32;
    %vpi_call/w 3 253 "$display", "  Decoded %0d bits, %0d errors", v0x9db0f7d40_0, v0x9db0f7de0_0 {0 0 0};
    %load/vec4 v0x9db0f7de0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz  T_3.12, 5;
    %load/vec4 v0x9db0f8140_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9db0f8140_0, 0, 32;
T_3.12 ;
    %fork TD_tb_viterbi_extended.end_test, S_0x9db0f0480;
    %join;
    %pushi/str "Adjacent errors (1 symbol apart)";
    %store/str v0x9db0fa120_0;
    %fork TD_tb_viterbi_extended.start_test, S_0x9db0f1080;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9db0f7f20_0, 0, 32;
T_3.14 ;
    %load/vec4 v0x9db0f7f20_0;
    %load/vec4 v0x9db0f7b60_0;
    %cmp/s;
    %jmp/0xz T_3.15, 5;
    %vpi_func 3 259 "$random" 32, v0x9db0f80a0_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pad/s 1;
    %pushi/vec4 1023, 0, 34;
    %load/vec4 v0x9db0f7f20_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0x9db0f8000_0, 4, 1;
    %load/vec4 v0x9db0f7f20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9db0f7f20_0, 0, 32;
    %jmp T_3.14;
T_3.15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9db0f7f20_0, 0, 32;
T_3.16 ;
    %load/vec4 v0x9db0f7f20_0;
    %cmpi/s 2048, 0, 32;
    %jmp/0xz T_3.17, 5;
    %pushi/vec4 0, 0, 1;
    %pushi/vec4 2047, 0, 34;
    %load/vec4 v0x9db0f7f20_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0x9db0f7e80_0, 4, 1;
    %load/vec4 v0x9db0f7f20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9db0f7f20_0, 0, 32;
    %jmp T_3.16;
T_3.17 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2027, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9db0f7e80_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2025, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9db0f7e80_0, 4, 1;
    %fork TD_tb_viterbi_extended.reset_dut, S_0x9db0f0c00;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9db0fa440_0, 0, 1;
    %load/vec4 v0x9db0f8000_0;
    %store/vec4 v0x9db0f9cc0_0, 0, 1024;
    %load/vec4 v0x9db0f7b60_0;
    %store/vec4 v0x9db0f9900_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x9db0f9d60_0, 0, 32;
    %load/vec4 v0x9db0f7e80_0;
    %store/vec4 v0x9db0f9b80_0, 0, 2048;
    %fork TD_tb_viterbi_extended.send_frame_with_errors, S_0x9db0f0d80;
    %join;
    %load/vec4 v0x9db0f99a0_0;
    %store/vec4 v0x9db0f7ca0_0, 0, 1024;
    %load/vec4 v0x9db0f9a40_0;
    %store/vec4 v0x9db0f7d40_0, 0, 32;
    %load/vec4 v0x9db0f7ca0_0;
    %load/vec4 v0x9db0f8000_0;
    %load/vec4 v0x9db0f7d40_0;
    %load/vec4 v0x9db0f7b60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.18, 8;
    %load/vec4 v0x9db0f7d40_0;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %load/vec4 v0x9db0f7b60_0;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %store/vec4 v0x9db080d20_0, 0, 32;
    %store/vec4 v0x9db080f00_0, 0, 1024;
    %store/vec4 v0x9db080c80_0, 0, 1024;
    %callf/vec4 TD_tb_viterbi_extended.count_errors, S_0x101226070;
    %store/vec4 v0x9db0f7de0_0, 0, 32;
    %vpi_call/w 3 270 "$display", "  Decoded %0d bits, %0d errors", v0x9db0f7d40_0, v0x9db0f7de0_0 {0 0 0};
    %load/vec4 v0x9db0f7de0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.20, 5;
    %vpi_call/w 3 271 "$display", "  (Expected: adjacent errors harder to correct)" {0 0 0};
T_3.20 ;
    %fork TD_tb_viterbi_extended.end_test, S_0x9db0f0480;
    %join;
    %vpi_call/w 3 274 "$display", "\012Level 3 Summary: Separation improves correction (stability verified)" {0 0 0};
    %end;
S_0x9db0f0780 .scope task, "level4_bsc_sweep" "level4_bsc_sweep" 3 281, 3 281 0, S_0x101234210;
 .timescale -9 -12;
v0x9db0f81e0_0 .var/i "L", 31 0;
v0x9db0f8280_0 .var/real "ber", 0 0;
v0x9db0f8320_0 .var "dec_bits", 0 1023;
v0x9db0f83c0_0 .var/i "dec_count", 31 0;
v0x9db0f8460_0 .var/i "err_count", 31 0;
v0x9db0f8500_0 .var "error_mask", 0 2047;
v0x9db0f85a0_0 .var/i "frame", 31 0;
v0x9db0f8640_0 .var/i "i", 31 0;
v0x9db0f86e0_0 .var "info_bits", 0 1023;
v0x9db0f8780_0 .var/i "p_idx", 31 0;
v0x9db0f8820 .array/real "p_values", 4 0;
v0x9db0f88c0_0 .var/i "rand_val", 31 0;
v0x9db0f8960_0 .var/i "seed", 31 0;
v0x9db0f8a00 .array/i "total_bits", 4 0, 31 0;
v0x9db0f8aa0 .array/i "total_errs", 4 0, 31 0;
TD_tb_viterbi_extended.level4_bsc_sweep ;
    %vpi_call/w 3 294 "$display", "\012========================================================" {0 0 0};
    %vpi_call/w 3 295 "$display", "LEVEL 4: BSC Channel Sweep (Hard Decision)" {0 0 0};
    %vpi_call/w 3 296 "$display", "========================================================" {0 0 0};
    %vpi_call/w 3 297 "$display", "Channel: Binary Symmetric Channel, p \342\210\210 {0, 0.01, 0.03, 0.05, 0.08}" {0 0 0};
    %pushi/real 0, 4065; load=0.00000
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/reala v0x9db0f8820, 4;
    %pushi/real 1374389534, 4059; load=0.0100000
    %pushi/real 3019899, 4037; load=0.0100000
    %add/wr;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/reala v0x9db0f8820, 4;
    %pushi/real 2061584302, 4060; load=0.0300000
    %pushi/real 335544, 4038; load=0.0300000
    %add/wr;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/reala v0x9db0f8820, 4;
    %pushi/real 1717986918, 4061; load=0.0500000
    %pushi/real 1677722, 4039; load=0.0500000
    %add/wr;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/reala v0x9db0f8820, 4;
    %pushi/real 1374389534, 4062; load=0.0800000
    %pushi/real 3019899, 4040; load=0.0800000
    %add/wr;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/reala v0x9db0f8820, 4;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0x9db0f81e0_0, 0, 32;
    %pushi/vec4 300, 0, 32;
    %store/vec4 v0x9db0f8960_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9db0f8780_0, 0, 32;
T_4.22 ;
    %load/vec4 v0x9db0f8780_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_4.23, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x9db0f8780_0;
    %store/vec4a v0x9db0f8a00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x9db0f8780_0;
    %store/vec4a v0x9db0f8aa0, 4, 0;
    %vpi_func/s 3 312 "$sformatf", "BSC p=%.2f", &A<v0x9db0f8820, v0x9db0f8780_0 > {0 0 0};
    %store/str v0x9db0fa120_0;
    %fork TD_tb_viterbi_extended.start_test, S_0x9db0f1080;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9db0f85a0_0, 0, 32;
T_4.24 ;
    %load/vec4 v0x9db0f85a0_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_4.25, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9db0f8640_0, 0, 32;
T_4.26 ;
    %load/vec4 v0x9db0f8640_0;
    %load/vec4 v0x9db0f81e0_0;
    %cmp/s;
    %jmp/0xz T_4.27, 5;
    %vpi_func 3 316 "$random" 32, v0x9db0f8960_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pad/s 1;
    %pushi/vec4 1023, 0, 34;
    %load/vec4 v0x9db0f8640_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0x9db0f86e0_0, 4, 1;
    %load/vec4 v0x9db0f8640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9db0f8640_0, 0, 32;
    %jmp T_4.26;
T_4.27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9db0f8640_0, 0, 32;
T_4.28 ;
    %load/vec4 v0x9db0f8640_0;
    %pad/s 33;
    %load/vec4 v0x9db0f81e0_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %muli 2, 0, 33;
    %cmp/s;
    %jmp/0xz T_4.29, 5;
    %vpi_func 3 320 "$random" 32, v0x9db0f8960_0 {0 0 0};
    %store/vec4 v0x9db0f88c0_0, 0, 32;
    %ix/getv/s 4, v0x9db0f8780_0;
    %load/ar v0x9db0f8820, 4;
    %pushi/real 0, 4065; load=0.00000
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.30, 8;
    %pushi/vec4 0, 0, 1;
    %pushi/vec4 2047, 0, 34;
    %load/vec4 v0x9db0f8640_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0x9db0f8500_0, 4, 1;
    %jmp T_4.31;
T_4.30 ;
    %ix/getv/s 4, v0x9db0f8780_0;
    %load/ar v0x9db0f8820, 4;
    %pushi/real 1374389534, 4059; load=0.0100000
    %pushi/real 3019899, 4037; load=0.0100000
    %add/wr;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.32, 8;
    %load/vec4 v0x9db0f88c0_0;
    %pushi/vec4 100, 0, 32;
    %mod/s;
    %cmpi/s 1, 0, 32;
    %flag_get/vec4 5;
    %pushi/vec4 2047, 0, 34;
    %load/vec4 v0x9db0f8640_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0x9db0f8500_0, 4, 1;
    %jmp T_4.33;
T_4.32 ;
    %ix/getv/s 4, v0x9db0f8780_0;
    %load/ar v0x9db0f8820, 4;
    %pushi/real 2061584302, 4060; load=0.0300000
    %pushi/real 335544, 4038; load=0.0300000
    %add/wr;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.34, 8;
    %load/vec4 v0x9db0f88c0_0;
    %pushi/vec4 100, 0, 32;
    %mod/s;
    %cmpi/s 3, 0, 32;
    %flag_get/vec4 5;
    %pushi/vec4 2047, 0, 34;
    %load/vec4 v0x9db0f8640_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0x9db0f8500_0, 4, 1;
    %jmp T_4.35;
T_4.34 ;
    %ix/getv/s 4, v0x9db0f8780_0;
    %load/ar v0x9db0f8820, 4;
    %pushi/real 1717986918, 4061; load=0.0500000
    %pushi/real 1677722, 4039; load=0.0500000
    %add/wr;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.36, 8;
    %load/vec4 v0x9db0f88c0_0;
    %pushi/vec4 20, 0, 32;
    %mod/s;
    %cmpi/s 1, 0, 32;
    %flag_get/vec4 5;
    %pushi/vec4 2047, 0, 34;
    %load/vec4 v0x9db0f8640_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0x9db0f8500_0, 4, 1;
    %jmp T_4.37;
T_4.36 ;
    %load/vec4 v0x9db0f88c0_0;
    %pushi/vec4 100, 0, 32;
    %mod/s;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %pushi/vec4 2047, 0, 34;
    %load/vec4 v0x9db0f8640_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0x9db0f8500_0, 4, 1;
T_4.37 ;
T_4.35 ;
T_4.33 ;
T_4.31 ;
    %load/vec4 v0x9db0f8640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9db0f8640_0, 0, 32;
    %jmp T_4.28;
T_4.29 ;
    %fork TD_tb_viterbi_extended.reset_dut, S_0x9db0f0c00;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9db0fa440_0, 0, 1;
    %load/vec4 v0x9db0f86e0_0;
    %store/vec4 v0x9db0f9cc0_0, 0, 1024;
    %load/vec4 v0x9db0f81e0_0;
    %store/vec4 v0x9db0f9900_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x9db0f9d60_0, 0, 32;
    %load/vec4 v0x9db0f8500_0;
    %store/vec4 v0x9db0f9b80_0, 0, 2048;
    %fork TD_tb_viterbi_extended.send_frame_with_errors, S_0x9db0f0d80;
    %join;
    %load/vec4 v0x9db0f99a0_0;
    %store/vec4 v0x9db0f8320_0, 0, 1024;
    %load/vec4 v0x9db0f9a40_0;
    %store/vec4 v0x9db0f83c0_0, 0, 32;
    %load/vec4 v0x9db0f8320_0;
    %load/vec4 v0x9db0f86e0_0;
    %load/vec4 v0x9db0f83c0_0;
    %load/vec4 v0x9db0f81e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.38, 8;
    %load/vec4 v0x9db0f83c0_0;
    %jmp/1 T_4.39, 8;
T_4.38 ; End of true expr.
    %load/vec4 v0x9db0f81e0_0;
    %jmp/0 T_4.39, 8;
 ; End of false expr.
    %blend;
T_4.39;
    %store/vec4 v0x9db080d20_0, 0, 32;
    %store/vec4 v0x9db080f00_0, 0, 1024;
    %store/vec4 v0x9db080c80_0, 0, 1024;
    %callf/vec4 TD_tb_viterbi_extended.count_errors, S_0x101226070;
    %store/vec4 v0x9db0f8460_0, 0, 32;
    %ix/getv/s 4, v0x9db0f8780_0;
    %load/vec4a v0x9db0f8a00, 4;
    %load/vec4 v0x9db0f83c0_0;
    %load/vec4 v0x9db0f81e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.40, 8;
    %load/vec4 v0x9db0f83c0_0;
    %jmp/1 T_4.41, 8;
T_4.40 ; End of true expr.
    %load/vec4 v0x9db0f81e0_0;
    %jmp/0 T_4.41, 8;
 ; End of false expr.
    %blend;
T_4.41;
    %add;
    %ix/getv/s 4, v0x9db0f8780_0;
    %store/vec4a v0x9db0f8a00, 4, 0;
    %ix/getv/s 4, v0x9db0f8780_0;
    %load/vec4a v0x9db0f8aa0, 4;
    %load/vec4 v0x9db0f8460_0;
    %add;
    %ix/getv/s 4, v0x9db0f8780_0;
    %store/vec4a v0x9db0f8aa0, 4, 0;
    %load/vec4 v0x9db0f85a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9db0f85a0_0, 0, 32;
    %jmp T_4.24;
T_4.25 ;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x9db0f8780_0;
    %load/vec4a v0x9db0f8a00, 4;
    %cmp/s;
    %flag_get/vec4 5;
    %flag_set/vec4 8;
    %jmp/1  T_4.42, 8;
    %pushi/real 0, 4065; load=0.00000
    %jmp/0  T_4.43, 8; End of false expr.
    %ix/getv/s 4, v0x9db0f8780_0;
    %load/vec4a v0x9db0f8aa0, 4;
    %cvt/rv/s;
    %ix/getv/s 4, v0x9db0f8780_0;
    %load/vec4a v0x9db0f8a00, 4;
    %cvt/rv/s;
    %div/wr;
    %blend/wr;
    %jmp  T_4.43; End of blend
T_4.42 ;
    %ix/getv/s 4, v0x9db0f8780_0;
    %load/vec4a v0x9db0f8aa0, 4;
    %cvt/rv/s;
    %ix/getv/s 4, v0x9db0f8780_0;
    %load/vec4a v0x9db0f8a00, 4;
    %cvt/rv/s;
    %div/wr;
T_4.43 ;
    %store/real v0x9db0f8280_0;
    %vpi_call/w 3 345 "$display", "  BER = %.6f (%0d errors / %0d bits)", v0x9db0f8280_0, &A<v0x9db0f8aa0, v0x9db0f8780_0 >, &A<v0x9db0f8a00, v0x9db0f8780_0 > {0 0 0};
    %load/vec4 v0x9db0f8780_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_4.46, 5;
    %ix/getv/s 4, v0x9db0f8780_0;
    %load/vec4a v0x9db0f8aa0, 4;
    %load/vec4 v0x9db0f8780_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x9db0f8aa0, 4;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.46;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.44, 8;
    %vpi_call/w 3 349 "$display", "  \342\232\240 Warning: BER decreased (expected monotonic increase)" {0 0 0};
T_4.44 ;
    %fork TD_tb_viterbi_extended.end_test, S_0x9db0f0480;
    %join;
    %load/vec4 v0x9db0f8780_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9db0f8780_0, 0, 32;
    %jmp T_4.22;
T_4.23 ;
    %vpi_call/w 3 355 "$display", "\012Level 4 Summary: BER increases with channel error rate" {0 0 0};
    %end;
S_0x9db0f0900 .scope task, "level7_backpressure" "level7_backpressure" 3 362, 3 362 0, S_0x101234210;
 .timescale -9 -12;
v0x9db0f8b40_0 .var/i "L", 31 0;
v0x9db0f8be0_0 .var/i "accepted_syms", 31 0;
v0x9db0f8c80_0 .var/i "dec_count", 31 0;
v0x9db0f8d20_0 .var "enc_state", 1 0;
v0x9db0f8dc0_0 .var/i "i", 31 0;
v0x9db0f8e60_0 .var "info_bits", 0 127;
v0x9db0f8f00_0 .var/i "seed", 31 0;
v0x9db0f8fa0_0 .var/i "stall", 31 0;
v0x9db0f9040_0 .var/i "sym_count", 31 0;
v0x9db0f90e0_0 .var "y0", 0 0;
v0x9db0f9180_0 .var "y1", 0 0;
TD_tb_viterbi_extended.level7_backpressure ;
    %vpi_call/w 3 371 "$display", "\012========================================================" {0 0 0};
    %vpi_call/w 3 372 "$display", "LEVEL 7: Throughput & Backpressure" {0 0 0};
    %vpi_call/w 3 373 "$display", "========================================================" {0 0 0};
    %vpi_call/w 3 374 "$display", "Random input stalls, verify no loss/duplication" {0 0 0};
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0x9db0f8b40_0, 0, 32;
    %pushi/vec4 700, 0, 32;
    %store/vec4 v0x9db0f8f00_0, 0, 32;
    %pushi/str "Random input stalls";
    %store/str v0x9db0fa120_0;
    %fork TD_tb_viterbi_extended.start_test, S_0x9db0f1080;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9db0f8dc0_0, 0, 32;
T_5.47 ;
    %load/vec4 v0x9db0f8dc0_0;
    %load/vec4 v0x9db0f8b40_0;
    %cmp/s;
    %jmp/0xz T_5.48, 5;
    %vpi_func 3 381 "$random" 32, v0x9db0f8f00_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pad/s 1;
    %pushi/vec4 127, 0, 34;
    %load/vec4 v0x9db0f8dc0_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0x9db0f8e60_0, 4, 1;
    %load/vec4 v0x9db0f8dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9db0f8dc0_0, 0, 32;
    %jmp T_5.47;
T_5.48 ;
    %fork TD_tb_viterbi_extended.reset_dut, S_0x9db0f0c00;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9db0fa440_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x9db0f8d20_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9db0f9040_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9db0f8c80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9db0f8be0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9db0f8dc0_0, 0, 32;
T_5.49 ;
    %load/vec4 v0x9db0f8dc0_0;
    %pad/s 33;
    %load/vec4 v0x9db0f8b40_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %cmp/s;
    %jmp/0xz T_5.50, 5;
    %load/vec4 v0x9db0f8dc0_0;
    %load/vec4 v0x9db0f8b40_0;
    %cmp/s;
    %jmp/0xz  T_5.51, 5;
    %load/vec4 v0x9db0f8e60_0;
    %pushi/vec4 127, 0, 34;
    %load/vec4 v0x9db0f8dc0_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %store/vec4 v0x9db0f77a0_0, 0, 1;
    %load/vec4 v0x9db0f8d20_0;
    %store/vec4 v0x9db0f78e0_0, 0, 2;
    %fork TD_tb_viterbi_extended.encode_bit, S_0x9db0f0300;
    %join;
    %load/vec4 v0x9db0f7980_0;
    %store/vec4 v0x9db0f8d20_0, 0, 2;
    %load/vec4 v0x9db0f7a20_0;
    %store/vec4 v0x9db0f90e0_0, 0, 1;
    %load/vec4 v0x9db0f7ac0_0;
    %store/vec4 v0x9db0f9180_0, 0, 1;
    %jmp T_5.52;
T_5.51 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9db0f77a0_0, 0, 1;
    %load/vec4 v0x9db0f8d20_0;
    %store/vec4 v0x9db0f78e0_0, 0, 2;
    %fork TD_tb_viterbi_extended.encode_bit, S_0x9db0f0300;
    %join;
    %load/vec4 v0x9db0f7980_0;
    %store/vec4 v0x9db0f8d20_0, 0, 2;
    %load/vec4 v0x9db0f7a20_0;
    %store/vec4 v0x9db0f90e0_0, 0, 1;
    %load/vec4 v0x9db0f7ac0_0;
    %store/vec4 v0x9db0f9180_0, 0, 1;
T_5.52 ;
    %vpi_func 3 400 "$random" 32, v0x9db0f8f00_0 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod/s;
    %cmpi/s 3, 0, 32;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x9db0f8fa0_0, 0, 32;
    %load/vec4 v0x9db0f8fa0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.53, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9db0fa6c0_0, 0, 1;
    %wait E_0x9dacaacc0;
    %load/vec4 v0x9db0fa3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.55, 8;
    %load/vec4 v0x9db0f8c80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9db0f8c80_0, 0, 32;
T_5.55 ;
T_5.53 ;
T_5.57 ;
    %load/vec4 v0x9db0fa620_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_5.58, 8;
    %wait E_0x9dacaacc0;
    %load/vec4 v0x9db0fa3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.59, 8;
    %load/vec4 v0x9db0f8c80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9db0f8c80_0, 0, 32;
T_5.59 ;
    %jmp T_5.57;
T_5.58 ;
    %load/vec4 v0x9db0f90e0_0;
    %load/vec4 v0x9db0f9180_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x9db0fa580_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9db0fa6c0_0, 0, 1;
    %wait E_0x9dacaacc0;
    %load/vec4 v0x9db0f8be0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9db0f8be0_0, 0, 32;
    %load/vec4 v0x9db0fa3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.61, 8;
    %load/vec4 v0x9db0f8c80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9db0f8c80_0, 0, 32;
T_5.61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9db0fa6c0_0, 0, 1;
    %load/vec4 v0x9db0f8dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9db0f8dc0_0, 0, 32;
    %jmp T_5.49;
T_5.50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9db0fa6c0_0, 0, 1;
    %pushi/vec4 200, 0, 32;
T_5.63 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.64, 5;
    %jmp/1 T_5.64, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x9dacaacc0;
    %load/vec4 v0x9db0fa3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.65, 8;
    %load/vec4 v0x9db0f8c80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9db0f8c80_0, 0, 32;
T_5.65 ;
    %jmp T_5.63;
T_5.64 ;
    %pop/vec4 1;
    %load/vec4 v0x9db0f8b40_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %vpi_call/w 3 433 "$display", "  Accepted symbols: %0d (expected %0d)", v0x9db0f8be0_0, S<0,vec4,s33> {1 0 0};
    %vpi_call/w 3 434 "$display", "  Decoded bits: %0d", v0x9db0f8c80_0 {0 0 0};
    %load/vec4 v0x9db0f8be0_0;
    %pad/s 33;
    %load/vec4 v0x9db0f8b40_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %cmp/e;
    %jmp/0xz  T_5.67, 4;
    %vpi_call/w 3 437 "$display", "  \342\234\223 No symbol loss" {0 0 0};
    %jmp T_5.68;
T_5.67 ;
    %vpi_call/w 3 439 "$display", "  \342\234\227 Symbol count mismatch" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9db0fa800_0, 0, 32;
T_5.68 ;
    %fork TD_tb_viterbi_extended.end_test, S_0x9db0f0480;
    %join;
    %end;
S_0x9db0f0a80 .scope task, "level8_reset" "level8_reset" 3 450, 3 450 0, S_0x101234210;
 .timescale -9 -12;
v0x9db0f9220_0 .var/i "L", 31 0;
v0x9db0f92c0_0 .var "dec_bits", 0 63;
v0x9db0f9360_0 .var/i "dec_count_after", 31 0;
v0x9db0f9400_0 .var/i "dec_count_before", 31 0;
v0x9db0f94a0_0 .var "enc_state", 1 0;
v0x9db0f9540_0 .var/i "err_count", 31 0;
v0x9db0f95e0_0 .var/i "i", 31 0;
v0x9db0f9680_0 .var "info_bits", 0 63;
v0x9db0f9720_0 .var/i "seed", 31 0;
v0x9db0f97c0_0 .var "y0", 0 0;
v0x9db0f9860_0 .var "y1", 0 0;
TD_tb_viterbi_extended.level8_reset ;
    %vpi_call/w 3 460 "$display", "\012========================================================" {0 0 0};
    %vpi_call/w 3 461 "$display", "LEVEL 8: Reset & Init Robustness" {0 0 0};
    %vpi_call/w 3 462 "$display", "========================================================" {0 0 0};
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x9db0f9220_0, 0, 32;
    %pushi/vec4 800, 0, 32;
    %store/vec4 v0x9db0f9720_0, 0, 32;
    %pushi/str "Mid-frame reset";
    %store/str v0x9db0fa120_0;
    %fork TD_tb_viterbi_extended.start_test, S_0x9db0f1080;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9db0f95e0_0, 0, 32;
T_6.69 ;
    %load/vec4 v0x9db0f95e0_0;
    %load/vec4 v0x9db0f9220_0;
    %cmp/s;
    %jmp/0xz T_6.70, 5;
    %vpi_func 3 469 "$random" 32, v0x9db0f9720_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pad/s 1;
    %pushi/vec4 63, 0, 34;
    %load/vec4 v0x9db0f95e0_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0x9db0f9680_0, 4, 1;
    %load/vec4 v0x9db0f95e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9db0f95e0_0, 0, 32;
    %jmp T_6.69;
T_6.70 ;
    %fork TD_tb_viterbi_extended.reset_dut, S_0x9db0f0c00;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9db0fa440_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x9db0f94a0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9db0f9400_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9db0f95e0_0, 0, 32;
T_6.71 ;
    %load/vec4 v0x9db0f95e0_0;
    %load/vec4 v0x9db0f9220_0;
    %pushi/vec4 2, 0, 32;
    %div/s;
    %cmp/s;
    %jmp/0xz T_6.72, 5;
    %load/vec4 v0x9db0f9680_0;
    %pushi/vec4 63, 0, 34;
    %load/vec4 v0x9db0f95e0_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %store/vec4 v0x9db0f77a0_0, 0, 1;
    %load/vec4 v0x9db0f94a0_0;
    %store/vec4 v0x9db0f78e0_0, 0, 2;
    %fork TD_tb_viterbi_extended.encode_bit, S_0x9db0f0300;
    %join;
    %load/vec4 v0x9db0f7980_0;
    %store/vec4 v0x9db0f94a0_0, 0, 2;
    %load/vec4 v0x9db0f7a20_0;
    %store/vec4 v0x9db0f97c0_0, 0, 1;
    %load/vec4 v0x9db0f7ac0_0;
    %store/vec4 v0x9db0f9860_0, 0, 1;
    %load/vec4 v0x9db0f97c0_0;
    %load/vec4 v0x9db0f9860_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x9db0f9fe0_0, 0, 2;
    %fork TD_tb_viterbi_extended.send_symbol, S_0x9db0f0f00;
    %join;
    %load/vec4 v0x9db0fa3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.73, 8;
    %load/vec4 v0x9db0f9400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9db0f9400_0, 0, 32;
T_6.73 ;
    %load/vec4 v0x9db0f95e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9db0f95e0_0, 0, 32;
    %jmp T_6.71;
T_6.72 ;
    %load/vec4 v0x9db0f9220_0;
    %pushi/vec4 2, 0, 32;
    %div/s;
    %vpi_call/w 3 484 "$display", "  Sent %0d symbols, got %0d bits before reset", S<0,vec4,s32>, v0x9db0f9400_0 {1 0 0};
    %fork TD_tb_viterbi_extended.reset_dut, S_0x9db0f0c00;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9db0fa440_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9db0f9360_0, 0, 32;
    %pushi/vec4 20, 0, 32;
T_6.75 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.76, 5;
    %jmp/1 T_6.76, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x9dacaacc0;
    %load/vec4 v0x9db0fa3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.77, 8;
    %load/vec4 v0x9db0f9360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9db0f9360_0, 0, 32;
T_6.77 ;
    %jmp T_6.75;
T_6.76 ;
    %pop/vec4 1;
    %load/vec4 v0x9db0f9360_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.79, 4;
    %vpi_call/w 3 498 "$display", "  \342\234\223 No outputs after reset (clean stop)" {0 0 0};
    %jmp T_6.80;
T_6.79 ;
    %vpi_call/w 3 500 "$display", "  \342\234\227 Got %0d bits after reset", v0x9db0f9360_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9db0fa800_0, 0, 32;
T_6.80 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x9db0f94a0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9db0f9360_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9db0f95e0_0, 0, 32;
T_6.81 ;
    %load/vec4 v0x9db0f95e0_0;
    %load/vec4 v0x9db0f9220_0;
    %cmp/s;
    %jmp/0xz T_6.82, 5;
    %vpi_func 3 507 "$random" 32, v0x9db0f9720_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pad/s 1;
    %pushi/vec4 63, 0, 34;
    %load/vec4 v0x9db0f95e0_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0x9db0f9680_0, 4, 1;
    %load/vec4 v0x9db0f95e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9db0f95e0_0, 0, 32;
    %jmp T_6.81;
T_6.82 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9db0f95e0_0, 0, 32;
T_6.83 ;
    %load/vec4 v0x9db0f95e0_0;
    %pad/s 33;
    %load/vec4 v0x9db0f9220_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %cmp/s;
    %jmp/0xz T_6.84, 5;
    %load/vec4 v0x9db0f95e0_0;
    %load/vec4 v0x9db0f9220_0;
    %cmp/s;
    %jmp/0xz  T_6.85, 5;
    %load/vec4 v0x9db0f9680_0;
    %pushi/vec4 63, 0, 34;
    %load/vec4 v0x9db0f95e0_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %store/vec4 v0x9db0f77a0_0, 0, 1;
    %load/vec4 v0x9db0f94a0_0;
    %store/vec4 v0x9db0f78e0_0, 0, 2;
    %fork TD_tb_viterbi_extended.encode_bit, S_0x9db0f0300;
    %join;
    %load/vec4 v0x9db0f7980_0;
    %store/vec4 v0x9db0f94a0_0, 0, 2;
    %load/vec4 v0x9db0f7a20_0;
    %store/vec4 v0x9db0f97c0_0, 0, 1;
    %load/vec4 v0x9db0f7ac0_0;
    %store/vec4 v0x9db0f9860_0, 0, 1;
    %jmp T_6.86;
T_6.85 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9db0f77a0_0, 0, 1;
    %load/vec4 v0x9db0f94a0_0;
    %store/vec4 v0x9db0f78e0_0, 0, 2;
    %fork TD_tb_viterbi_extended.encode_bit, S_0x9db0f0300;
    %join;
    %load/vec4 v0x9db0f7980_0;
    %store/vec4 v0x9db0f94a0_0, 0, 2;
    %load/vec4 v0x9db0f7a20_0;
    %store/vec4 v0x9db0f97c0_0, 0, 1;
    %load/vec4 v0x9db0f7ac0_0;
    %store/vec4 v0x9db0f9860_0, 0, 1;
T_6.86 ;
T_6.87 ;
    %load/vec4 v0x9db0fa620_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_6.88, 8;
    %wait E_0x9dacaacc0;
    %jmp T_6.87;
T_6.88 ;
    %load/vec4 v0x9db0f97c0_0;
    %load/vec4 v0x9db0f9860_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x9db0fa580_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9db0fa6c0_0, 0, 1;
    %wait E_0x9dacaacc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9db0fa6c0_0, 0, 1;
    %load/vec4 v0x9db0fa3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.89, 8;
    %load/vec4 v0x9db0fa300_0;
    %pushi/vec4 63, 0, 34;
    %load/vec4 v0x9db0f9360_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0x9db0f92c0_0, 4, 1;
    %load/vec4 v0x9db0f9360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9db0f9360_0, 0, 32;
T_6.89 ;
    %load/vec4 v0x9db0f95e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9db0f95e0_0, 0, 32;
    %jmp T_6.83;
T_6.84 ;
    %pushi/vec4 100, 0, 32;
T_6.91 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.92, 5;
    %jmp/1 T_6.92, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x9dacaacc0;
    %load/vec4 v0x9db0fa3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.93, 8;
    %load/vec4 v0x9db0fa300_0;
    %pushi/vec4 63, 0, 34;
    %load/vec4 v0x9db0f9360_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0x9db0f92c0_0, 4, 1;
    %load/vec4 v0x9db0f9360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9db0f9360_0, 0, 32;
T_6.93 ;
    %jmp T_6.91;
T_6.92 ;
    %pop/vec4 1;
    %load/vec4 v0x9db0f92c0_0;
    %pad/u 1024;
    %load/vec4 v0x9db0f9680_0;
    %pad/u 1024;
    %load/vec4 v0x9db0f9360_0;
    %load/vec4 v0x9db0f9220_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.95, 8;
    %load/vec4 v0x9db0f9360_0;
    %jmp/1 T_6.96, 8;
T_6.95 ; End of true expr.
    %load/vec4 v0x9db0f9220_0;
    %jmp/0 T_6.96, 8;
 ; End of false expr.
    %blend;
T_6.96;
    %store/vec4 v0x9db080d20_0, 0, 32;
    %store/vec4 v0x9db080f00_0, 0, 1024;
    %store/vec4 v0x9db080c80_0, 0, 1024;
    %callf/vec4 TD_tb_viterbi_extended.count_errors, S_0x101226070;
    %store/vec4 v0x9db0f9540_0, 0, 32;
    %vpi_call/w 3 537 "$display", "  Fresh frame: %0d bits, %0d errors", v0x9db0f9360_0, v0x9db0f9540_0 {0 0 0};
    %load/vec4 v0x9db0f9540_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz  T_6.97, 5;
    %vpi_call/w 3 540 "$display", "  \342\234\223 Fresh frame decoded cleanly" {0 0 0};
    %jmp T_6.98;
T_6.97 ;
    %vpi_call/w 3 542 "$display", "  \342\234\227 Too many errors after reset" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9db0fa800_0, 0, 32;
T_6.98 ;
    %fork TD_tb_viterbi_extended.end_test, S_0x9db0f0480;
    %join;
    %end;
S_0x9db0f0c00 .scope task, "reset_dut" "reset_dut" 3 90, 3 90 0, S_0x101234210;
 .timescale -9 -12;
TD_tb_viterbi_extended.reset_dut ;
    %wait E_0x9dacaacc0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9db0fa4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9db0fa6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9db0fa440_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_7.99 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.100, 5;
    %jmp/1 T_7.100, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x9dacaacc0;
    %jmp T_7.99;
T_7.100 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9db0fa4e0_0, 0, 1;
    %wait E_0x9dacaacc0;
    %end;
S_0x9db0f0d80 .scope task, "send_frame_with_errors" "send_frame_with_errors" 3 119, 3 119 0, S_0x101234210;
 .timescale -9 -12;
v0x9db0f9900_0 .var/i "L", 31 0;
v0x9db0f99a0_0 .var "dec_bits", 0 1023;
v0x9db0f9a40_0 .var/i "dec_count", 31 0;
v0x9db0f9ae0_0 .var "enc_state", 1 0;
v0x9db0f9b80_0 .var "error_mask", 0 2047;
v0x9db0f9c20_0 .var/i "i", 31 0;
v0x9db0f9cc0_0 .var "info_bits", 0 1023;
v0x9db0f9d60_0 .var/i "tail_bits", 31 0;
v0x9db0f9e00_0 .var/i "timeout", 31 0;
v0x9db0f9ea0_0 .var "y0", 0 0;
v0x9db0f9f40_0 .var "y1", 0 0;
TD_tb_viterbi_extended.send_frame_with_errors ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x9db0f9ae0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9db0f9a40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9db0f9c20_0, 0, 32;
T_8.101 ;
    %load/vec4 v0x9db0f9c20_0;
    %load/vec4 v0x9db0f9900_0;
    %load/vec4 v0x9db0f9d60_0;
    %add;
    %cmp/s;
    %jmp/0xz T_8.102, 5;
    %load/vec4 v0x9db0f9c20_0;
    %load/vec4 v0x9db0f9900_0;
    %cmp/s;
    %jmp/0xz  T_8.103, 5;
    %load/vec4 v0x9db0f9cc0_0;
    %pushi/vec4 1023, 0, 34;
    %load/vec4 v0x9db0f9c20_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %store/vec4 v0x9db0f77a0_0, 0, 1;
    %load/vec4 v0x9db0f9ae0_0;
    %store/vec4 v0x9db0f78e0_0, 0, 2;
    %fork TD_tb_viterbi_extended.encode_bit, S_0x9db0f0300;
    %join;
    %load/vec4 v0x9db0f7980_0;
    %store/vec4 v0x9db0f9ae0_0, 0, 2;
    %load/vec4 v0x9db0f7a20_0;
    %store/vec4 v0x9db0f9ea0_0, 0, 1;
    %load/vec4 v0x9db0f7ac0_0;
    %store/vec4 v0x9db0f9f40_0, 0, 1;
    %jmp T_8.104;
T_8.103 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9db0f77a0_0, 0, 1;
    %load/vec4 v0x9db0f9ae0_0;
    %store/vec4 v0x9db0f78e0_0, 0, 2;
    %fork TD_tb_viterbi_extended.encode_bit, S_0x9db0f0300;
    %join;
    %load/vec4 v0x9db0f7980_0;
    %store/vec4 v0x9db0f9ae0_0, 0, 2;
    %load/vec4 v0x9db0f7a20_0;
    %store/vec4 v0x9db0f9ea0_0, 0, 1;
    %load/vec4 v0x9db0f7ac0_0;
    %store/vec4 v0x9db0f9f40_0, 0, 1;
T_8.104 ;
    %load/vec4 v0x9db0f9b80_0;
    %pushi/vec4 2047, 0, 34;
    %load/vec4 v0x9db0f9c20_0;
    %muli 2, 0, 32;
    %pad/s 34;
    %sub;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.105, 8;
    %load/vec4 v0x9db0f9ea0_0;
    %inv;
    %store/vec4 v0x9db0f9ea0_0, 0, 1;
T_8.105 ;
    %load/vec4 v0x9db0f9b80_0;
    %pushi/vec4 2047, 0, 34;
    %load/vec4 v0x9db0f9c20_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 34;
    %sub;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.107, 8;
    %load/vec4 v0x9db0f9f40_0;
    %inv;
    %store/vec4 v0x9db0f9f40_0, 0, 1;
T_8.107 ;
T_8.109 ;
    %load/vec4 v0x9db0fa620_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_8.110, 8;
    %wait E_0x9dacaacc0;
    %load/vec4 v0x9db0fa3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.111, 8;
    %load/vec4 v0x9db0fa300_0;
    %pushi/vec4 1023, 0, 34;
    %load/vec4 v0x9db0f9a40_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0x9db0f99a0_0, 4, 1;
    %load/vec4 v0x9db0f9a40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9db0f9a40_0, 0, 32;
T_8.111 ;
    %jmp T_8.109;
T_8.110 ;
    %load/vec4 v0x9db0f9ea0_0;
    %load/vec4 v0x9db0f9f40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x9db0fa580_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9db0fa6c0_0, 0, 1;
    %wait E_0x9dacaacc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9db0fa6c0_0, 0, 1;
    %load/vec4 v0x9db0fa3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.113, 8;
    %load/vec4 v0x9db0fa300_0;
    %pushi/vec4 1023, 0, 34;
    %load/vec4 v0x9db0f9a40_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0x9db0f99a0_0, 4, 1;
    %load/vec4 v0x9db0f9a40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9db0f9a40_0, 0, 32;
T_8.113 ;
    %load/vec4 v0x9db0f9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9db0f9c20_0, 0, 32;
    %jmp T_8.101;
T_8.102 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9db0f9e00_0, 0, 32;
T_8.115 ;
    %load/vec4 v0x9db0f9e00_0;
    %cmpi/s 200, 0, 32;
    %jmp/0xz T_8.116, 5;
    %wait E_0x9dacaacc0;
    %load/vec4 v0x9db0fa3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.117, 8;
    %load/vec4 v0x9db0fa300_0;
    %pushi/vec4 1023, 0, 34;
    %load/vec4 v0x9db0f9a40_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0x9db0f99a0_0, 4, 1;
    %load/vec4 v0x9db0f9a40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9db0f9a40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9db0f9e00_0, 0, 32;
    %jmp T_8.118;
T_8.117 ;
    %load/vec4 v0x9db0f9e00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9db0f9e00_0, 0, 32;
T_8.118 ;
    %jmp T_8.115;
T_8.116 ;
    %end;
S_0x9db0f0f00 .scope task, "send_symbol" "send_symbol" 3 102, 3 102 0, S_0x101234210;
 .timescale -9 -12;
v0x9db0f9fe0_0 .var "sym", 1 0;
v0x9db0fa080_0 .var/i "timeout", 31 0;
TD_tb_viterbi_extended.send_symbol ;
    %load/vec4 v0x9db0f9fe0_0;
    %store/vec4 v0x9db0fa580_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9db0fa6c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9db0fa080_0, 0, 32;
T_9.119 ;
    %load/vec4 v0x9db0fa620_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.121, 9;
    %load/vec4 v0x9db0fa080_0;
    %cmpi/s 100, 0, 32;
    %flag_get/vec4 5;
    %and;
T_9.121;
    %flag_set/vec4 8;
    %jmp/0xz T_9.120, 8;
    %wait E_0x9dacaacc0;
    %load/vec4 v0x9db0fa080_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9db0fa080_0, 0, 32;
    %jmp T_9.119;
T_9.120 ;
    %wait E_0x9dacaacc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9db0fa6c0_0, 0, 1;
    %end;
S_0x9db0f1080 .scope task, "start_test" "start_test" 3 198, 3 198 0, S_0x101234210;
 .timescale -9 -12;
v0x9db0fa120_0 .var/str "name";
TD_tb_viterbi_extended.start_test ;
    %vpi_call/w 3 200 "$display", "\012--- Test %0d: %s ---", v0x9db0fa760_0, v0x9db0fa120_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x9db0fa800_0, 0, 32;
    %load/vec4 v0x9db0fa760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9db0fa760_0, 0, 32;
    %end;
    .scope S_0x1012255e0;
T_11 ;
    %wait E_0x9dacaa9c0;
    %load/vec4 v0x9db082c60_0;
    %load/vec4 v0x9db082b20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x9db082d00_0, 0, 3;
    %load/vec4 v0x9db082d00_0;
    %pushi/vec4 7, 0, 3;
    %and;
    %xor/r;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9db082bc0_0, 4, 1;
    %load/vec4 v0x9db082d00_0;
    %pushi/vec4 5, 0, 3;
    %and;
    %xor/r;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9db082bc0_0, 4, 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x101224b60;
T_12 ;
    %wait E_0x9dacaab80;
    %load/vec4 v0x9db082ee0_0;
    %load/vec4 v0x9db082da0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x9db082f80_0, 0, 3;
    %load/vec4 v0x9db082f80_0;
    %pushi/vec4 7, 0, 3;
    %and;
    %xor/r;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9db082e40_0, 4, 1;
    %load/vec4 v0x9db082f80_0;
    %pushi/vec4 5, 0, 3;
    %and;
    %xor/r;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9db082e40_0, 4, 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x101222d90;
T_13 ;
    %wait E_0x9dacaad00;
    %load/vec4 v0x9db083340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x9db0833e0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x9db083020, 4;
    %store/vec4 v0x9db083520_0, 0, 6;
    %load/vec4 v0x9db083480_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x9db083020, 4;
    %store/vec4 v0x9db0835c0_0, 0, 6;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x9db0833e0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x9db0830c0, 4;
    %store/vec4 v0x9db083520_0, 0, 6;
    %load/vec4 v0x9db083480_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x9db0830c0, 4;
    %store/vec4 v0x9db0835c0_0, 0, 6;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x101222d90;
T_14 ;
    %wait E_0x9dacaacc0;
    %load/vec4 v0x9db083660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9db083200_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x9db083200_0;
    %pad/s 34;
    %cmpi/s 4, 0, 34;
    %jmp/0xz T_14.3, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x9db083200_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9db083020, 0, 4;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x9db083200_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9db0830c0, 0, 4;
    %load/vec4 v0x9db083200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9db083200_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9db083340_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x9db0832a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x9db083340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9db0830c0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x9db083200_0, 0, 32;
T_14.8 ;
    %load/vec4 v0x9db083200_0;
    %pad/s 34;
    %cmpi/s 4, 0, 34;
    %jmp/0xz T_14.9, 5;
    %pushi/vec4 63, 0, 6;
    %ix/getv/s 3, v0x9db083200_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9db0830c0, 0, 4;
    %load/vec4 v0x9db083200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9db083200_0, 0, 32;
    %jmp T_14.8;
T_14.9 ;
    %jmp T_14.7;
T_14.6 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9db083020, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x9db083200_0, 0, 32;
T_14.10 ;
    %load/vec4 v0x9db083200_0;
    %pad/s 34;
    %cmpi/s 4, 0, 34;
    %jmp/0xz T_14.11, 5;
    %pushi/vec4 63, 0, 6;
    %ix/getv/s 3, v0x9db083200_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9db083020, 0, 4;
    %load/vec4 v0x9db083200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9db083200_0, 0, 32;
    %jmp T_14.10;
T_14.11 ;
T_14.7 ;
T_14.4 ;
    %load/vec4 v0x9db0837a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.12, 8;
    %load/vec4 v0x9db083340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.14, 8;
    %load/vec4 v0x9db0838e0_0;
    %load/vec4 v0x9db083840_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9db0830c0, 0, 4;
    %jmp T_14.15;
T_14.14 ;
    %load/vec4 v0x9db0838e0_0;
    %load/vec4 v0x9db083840_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9db083020, 0, 4;
T_14.15 ;
T_14.12 ;
    %load/vec4 v0x9db083700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.16, 8;
    %load/vec4 v0x9db083340_0;
    %inv;
    %assign/vec4 v0x9db083340_0, 0;
T_14.16 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x9db0f0000;
T_15 ;
    %wait E_0x9dacaacc0;
    %load/vec4 v0x9db083e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x9db0f4140_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9db083c00_0, 0, 32;
T_15.2 ;
    %load/vec4 v0x9db083c00_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_15.3, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0x9db083c00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9db083ca0, 0, 4;
    %load/vec4 v0x9db083c00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9db083c00_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x9db0f40a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x9db0f4000_0;
    %load/vec4 v0x9db0f4140_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9db083ca0, 0, 4;
    %load/vec4 v0x9db0f4140_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_15.6, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x9db0f4140_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x9db0f4140_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x9db0f4140_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x9db0f0180;
T_16 ;
    %wait E_0x9dacaafc0;
    %load/vec4 v0x9db0f4960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x9db0f4c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9db0f4500_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x9db0f4780_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x9db0f4e60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x9db0f4d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9db0f46e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9db0f4640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9db0f4be0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9db0f46e0_0, 0;
    %load/vec4 v0x9db0f4dc0_0;
    %assign/vec4 v0x9db0f4be0_0, 0;
    %load/vec4 v0x9db0f4c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x9db0f4c80_0, 0;
    %jmp T_16.6;
T_16.2 ;
    %load/vec4 v0x9db0f4a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9db0f4500_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x9db0f4780_0, 0;
    %load/vec4 v0x9db0f4b40_0;
    %assign/vec4 v0x9db0f4e60_0, 0;
    %load/vec4 v0x9db0f4820_0;
    %flag_set/vec4 8;
    %jmp/0 T_16.9, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_16.10, 8;
T_16.9 ; End of true expr.
    %load/vec4 v0x9db0f4aa0_0;
    %jmp/0 T_16.10, 8;
 ; End of false expr.
    %blend;
T_16.10;
    %assign/vec4 v0x9db0f4d20_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x9db0f4c80_0, 0;
T_16.7 ;
    %jmp T_16.6;
T_16.3 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x9db0f4c80_0, 0;
    %jmp T_16.6;
T_16.4 ;
    %load/vec4 v0x9db0f4be0_0;
    %load/vec4 v0x9db0f4d20_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x9db0f4d20_0, 0;
    %load/vec4 v0x9db0f48c0_0;
    %assign/vec4 v0x9db0f4e60_0, 0;
    %load/vec4 v0x9db0f4780_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x9db0f4780_0, 0;
    %load/vec4 v0x9db0f4780_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_16.11, 4;
    %load/vec4 v0x9db0f4be0_0;
    %assign/vec4 v0x9db0f4640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9db0f46e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9db0f4500_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x9db0f4c80_0, 0;
T_16.11 ;
    %jmp T_16.6;
T_16.6 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1012261f0;
T_17 ;
    %end;
    .thread T_17;
    .scope S_0x1012261f0;
T_18 ;
    %wait E_0x9dacaafc0;
    %load/vec4 v0x9db0f6800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x9db0f6c60_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x9db0f6d00_0;
    %assign/vec4 v0x9db0f6c60_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1012261f0;
T_19 ;
Ewait_0 .event/or E_0x9dacaa740, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x9db0f6c60_0;
    %store/vec4 v0x9db0f6d00_0, 0, 2;
    %load/vec4 v0x9db0f6c60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x9db0f6d00_0, 0, 2;
    %jmp T_19.5;
T_19.0 ;
    %load/vec4 v0x9db0f59a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x9db0f6d00_0, 0, 2;
T_19.6 ;
    %jmp T_19.5;
T_19.1 ;
    %load/vec4 v0x9db0f6300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x9db0f6d00_0, 0, 2;
T_19.8 ;
    %jmp T_19.5;
T_19.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x9db0f6d00_0, 0, 2;
    %jmp T_19.5;
T_19.3 ;
    %load/vec4 v0x9db0f7200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.10, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x9db0f6d00_0, 0, 2;
T_19.10 ;
    %jmp T_19.5;
T_19.5 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x1012261f0;
T_20 ;
    %wait E_0x9dacaafc0;
    %load/vec4 v0x9db0f6800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x9db0f6940_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x9db0f59a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x9db0f68a0_0;
    %assign/vec4 v0x9db0f6940_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1012261f0;
T_21 ;
    %wait E_0x9dacaafc0;
    %load/vec4 v0x9db0f6800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x9db0f7160_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x9db0f59a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x9db0f7160_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x9db0f6c60_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_21.4, 4;
    %load/vec4 v0x9db0f6300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x9db0f7160_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x9db0f7160_0, 0;
T_21.6 ;
T_21.4 ;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1012261f0;
T_22 ;
    %wait E_0x9dacaafc0;
    %load/vec4 v0x9db0f6800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x9db0f6da0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x9db0f59a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x9db0f6da0_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x9db0f6c60_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_22.4, 4;
    %load/vec4 v0x9db0f6ee0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x9db0f7160_0;
    %assign/vec4/off/d v0x9db0f6da0_0, 4, 5;
T_22.4 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1012261f0;
T_23 ;
    %wait E_0x9dacaafc0;
    %load/vec4 v0x9db0f6800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v0x9db0f5ae0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x9db0f5b80_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x9db0f59a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v0x9db0f5ae0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x9db0f5b80_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x9db0f6c60_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_23.4, 4;
    %load/vec4 v0x9db0f6620_0;
    %load/vec4 v0x9db0f5ae0_0;
    %cmp/u;
    %jmp/0xz  T_23.6, 5;
    %load/vec4 v0x9db0f6620_0;
    %assign/vec4 v0x9db0f5ae0_0, 0;
    %load/vec4 v0x9db0f7160_0;
    %assign/vec4 v0x9db0f5b80_0, 0;
T_23.6 ;
T_23.4 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1012261f0;
T_24 ;
    %wait E_0x9dacaafc0;
    %load/vec4 v0x9db0f6800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x9db0f6bc0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x9db0f6c60_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_24.2, 4;
    %load/vec4 v0x9db0f5b80_0;
    %assign/vec4 v0x9db0f6bc0_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x1012261f0;
T_25 ;
    %wait E_0x9dacaafc0;
    %load/vec4 v0x9db0f6800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9db0f6260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9db0f61c0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9db0f61c0_0, 0;
    %load/vec4 v0x9db0f59a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.4, 9;
    %load/vec4 v0x9db0f6260_0;
    %and;
T_25.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9db0f61c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9db0f6260_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x101234210;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9db0fa260_0, 0, 1;
T_26.0 ;
    %delay 5000, 0;
    %load/vec4 v0x9db0fa260_0;
    %inv;
    %store/vec4 v0x9db0fa260_0, 0, 1;
    %jmp T_26.0;
    %end;
    .thread T_26;
    .scope S_0x101234210;
T_27 ;
    %vpi_call/w 3 554 "$display", "========================================================" {0 0 0};
    %vpi_call/w 3 555 "$display", "Viterbi Decoder Extended Test Suite (Levels 3-8)" {0 0 0};
    %vpi_call/w 3 556 "$display", "========================================================" {0 0 0};
    %vpi_call/w 3 557 "$display", "K=%0d, M=%0d, S=%0d, D=%0d", P_0x9db08a900, P_0x9db08a940, P_0x9db08a980, P_0x9db08a840 {0 0 0};
    %vpi_call/w 3 558 "$display", "G0=%03o, G1=%03o (octal)", P_0x9db08a880, P_0x9db08a8c0 {0 0 0};
    %vpi_call/w 3 559 "$display", "========================================================" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x9db0fa760_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x9db0fa1c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9db0fa260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9db0fa4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9db0fa6c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9db0fa440_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_27.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_27.1, 5;
    %jmp/1 T_27.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x9dacaacc0;
    %jmp T_27.0;
T_27.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9db0fa4e0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_27.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_27.3, 5;
    %jmp/1 T_27.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x9dacaacc0;
    %jmp T_27.2;
T_27.3 ;
    %pop/vec4 1;
    %fork TD_tb_viterbi_extended.level3_double_errors, S_0x9db0f0600;
    %join;
    %fork TD_tb_viterbi_extended.level4_bsc_sweep, S_0x9db0f0780;
    %join;
    %fork TD_tb_viterbi_extended.level7_backpressure, S_0x9db0f0900;
    %join;
    %fork TD_tb_viterbi_extended.level8_reset, S_0x9db0f0a80;
    %join;
    %vpi_call/w 3 581 "$display", "\012========================================================" {0 0 0};
    %vpi_call/w 3 582 "$display", "EXTENDED TEST SUITE COMPLETE" {0 0 0};
    %vpi_call/w 3 583 "$display", "========================================================" {0 0 0};
    %load/vec4 v0x9db0fa1c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_27.4, 4;
    %vpi_call/w 3 586 "$display", "*** ALL TESTS PASSED ***" {0 0 0};
    %jmp T_27.5;
T_27.4 ;
    %vpi_call/w 3 588 "$display", "*** SOME TESTS FAILED ***" {0 0 0};
T_27.5 ;
    %vpi_call/w 3 591 "$display", "========================================================" {0 0 0};
    %vpi_call/w 3 592 "$finish" {0 0 0};
    %end;
    .thread T_27;
    .scope S_0x101234210;
T_28 ;
    %delay 1410065408, 2;
    %vpi_call/w 3 598 "$display", "\012\342\234\227 ERROR: Test timeout!" {0 0 0};
    %vpi_call/w 3 599 "$finish" {0 0 0};
    %end;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "./tb_viterbi_extended.v";
    "../src/viterbi_core.v";
    "../src/acs_core.v";
    "../src/branch_metric.v";
    "../src/ham2.v";
    "../src/expected_bits.v";
    "../src/pm_bank.v";
    "../src/survivor_mem.v";
    "../src/traceback_v2.v";
