

================================================================
== Vivado HLS Report for 'Loop_Loop_Row_proc'
================================================================
* Date:           Sat Aug  1 16:46:01 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        stereo_2020
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop_Row_Loop_Col  |    ?|    ?|       202|         18|          1|     ?|    yes   |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 18, depth = 202


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 213
* Pipeline : 1
  Pipeline-0 : II = 18, D = 202, States = { 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / true
188 --> 
	189  / true
189 --> 
	190  / true
190 --> 
	191  / true
191 --> 
	213  / (exitcond_flatten)
	192  / (!exitcond_flatten)
192 --> 
	193  / true
193 --> 
	194  / true
194 --> 
	195  / true
195 --> 
	196  / true
196 --> 
	197  / true
197 --> 
	198  / true
198 --> 
	199  / true
199 --> 
	200  / true
200 --> 
	201  / true
201 --> 
	202  / true
202 --> 
	203  / true
203 --> 
	204  / true
204 --> 
	205  / true
205 --> 
	206  / true
206 --> 
	207  / true
207 --> 
	208  / true
208 --> 
	209  / true
209 --> 
	210  / true
210 --> 
	211  / true
211 --> 
	212  / true
212 --> 
	11  / true
213 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%mu_diagonal_V_1 = alloca i10"   --->   Operation 214 'alloca' 'mu_diagonal_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%mu_right_V_1 = alloca i10"   --->   Operation 215 'alloca' 'mu_right_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%right_value_V_1 = alloca i8"   --->   Operation 216 'alloca' 'right_value_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%cost_last_line_15_V = alloca [360 x i9], align 2" [stereo_2020/disparity_map.cpp:110]   --->   Operation 217 'alloca' 'cost_last_line_15_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%cost_last_line_14_V = alloca [360 x i9], align 2" [stereo_2020/disparity_map.cpp:110]   --->   Operation 218 'alloca' 'cost_last_line_14_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%cost_last_line_13_V = alloca [360 x i9], align 2" [stereo_2020/disparity_map.cpp:110]   --->   Operation 219 'alloca' 'cost_last_line_13_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%cost_last_line_12_V = alloca [360 x i9], align 2" [stereo_2020/disparity_map.cpp:110]   --->   Operation 220 'alloca' 'cost_last_line_12_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%cost_last_line_11_V = alloca [360 x i9], align 2" [stereo_2020/disparity_map.cpp:110]   --->   Operation 221 'alloca' 'cost_last_line_11_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%cost_last_line_10_V = alloca [360 x i9], align 2" [stereo_2020/disparity_map.cpp:110]   --->   Operation 222 'alloca' 'cost_last_line_10_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%cost_last_line_9_V = alloca [360 x i9], align 2" [stereo_2020/disparity_map.cpp:110]   --->   Operation 223 'alloca' 'cost_last_line_9_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%cost_last_line_8_V = alloca [360 x i9], align 2" [stereo_2020/disparity_map.cpp:110]   --->   Operation 224 'alloca' 'cost_last_line_8_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%cost_last_line_7_V = alloca [360 x i9], align 2" [stereo_2020/disparity_map.cpp:110]   --->   Operation 225 'alloca' 'cost_last_line_7_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%cost_last_line_6_V = alloca [360 x i9], align 2" [stereo_2020/disparity_map.cpp:110]   --->   Operation 226 'alloca' 'cost_last_line_6_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%cost_last_line_5_V = alloca [360 x i9], align 2" [stereo_2020/disparity_map.cpp:110]   --->   Operation 227 'alloca' 'cost_last_line_5_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%cost_last_line_4_V = alloca [360 x i9], align 2" [stereo_2020/disparity_map.cpp:110]   --->   Operation 228 'alloca' 'cost_last_line_4_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%cost_last_line_3_V = alloca [360 x i9], align 2" [stereo_2020/disparity_map.cpp:110]   --->   Operation 229 'alloca' 'cost_last_line_3_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%cost_last_line_2_V = alloca [360 x i9], align 2" [stereo_2020/disparity_map.cpp:110]   --->   Operation 230 'alloca' 'cost_last_line_2_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%cost_last_line_1_V = alloca [360 x i9], align 2" [stereo_2020/disparity_map.cpp:110]   --->   Operation 231 'alloca' 'cost_last_line_1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%cost_last_line_0_V = alloca [360 x i9], align 2" [stereo_2020/disparity_map.cpp:110]   --->   Operation 232 'alloca' 'cost_last_line_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%pixel_values_left_V = alloca [360 x i8], align 1" [stereo_2020/disparity_map.cpp:106]   --->   Operation 233 'alloca' 'pixel_values_left_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_1 : Operation 234 [1/1] (3.63ns)   --->   "%fx1_loc_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %fx1_loc)"   --->   Operation 234 'read' 'fx1_loc_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 235 [1/1] (3.63ns)   --->   "%fx2_loc_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %fx2_loc)"   --->   Operation 235 'read' 'fx2_loc_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 236 [1/1] (3.63ns)   --->   "%fy1_loc_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %fy1_loc)"   --->   Operation 236 'read' 'fy1_loc_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 237 [1/1] (3.63ns)   --->   "%fy2_loc_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %fy2_loc)"   --->   Operation 237 'read' 'fy2_loc_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 238 [1/1] (3.63ns)   --->   "%cx1_loc_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %cx1_loc)"   --->   Operation 238 'read' 'cx1_loc_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 239 [1/1] (3.63ns)   --->   "%cx2_loc_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %cx2_loc)"   --->   Operation 239 'read' 'cx2_loc_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 240 [1/1] (3.63ns)   --->   "%cy1_loc_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %cy1_loc)"   --->   Operation 240 'read' 'cy1_loc_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 241 [1/1] (3.63ns)   --->   "%cy2_loc_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %cy2_loc)"   --->   Operation 241 'read' 'cy2_loc_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 242 [1/1] (3.63ns)   --->   "%PAR_L_RINV_val_0_0_s = call float @_ssdm_op_Read.ap_fifo.floatP(float* %PAR_L_RINV_val_0_0_loc)"   --->   Operation 242 'read' 'PAR_L_RINV_val_0_0_s' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 243 [1/1] (3.63ns)   --->   "%PAR_L_RINV_val_0_1_s = call float @_ssdm_op_Read.ap_fifo.floatP(float* %PAR_L_RINV_val_0_1_loc)"   --->   Operation 243 'read' 'PAR_L_RINV_val_0_1_s' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 244 [1/1] (3.63ns)   --->   "%PAR_L_RINV_val_0_2_s = call float @_ssdm_op_Read.ap_fifo.floatP(float* %PAR_L_RINV_val_0_2_loc)"   --->   Operation 244 'read' 'PAR_L_RINV_val_0_2_s' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 245 [1/1] (3.63ns)   --->   "%PAR_L_RINV_val_1_0_s = call float @_ssdm_op_Read.ap_fifo.floatP(float* %PAR_L_RINV_val_1_0_loc)"   --->   Operation 245 'read' 'PAR_L_RINV_val_1_0_s' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 246 [1/1] (3.63ns)   --->   "%PAR_L_RINV_val_1_1_s = call float @_ssdm_op_Read.ap_fifo.floatP(float* %PAR_L_RINV_val_1_1_loc)"   --->   Operation 246 'read' 'PAR_L_RINV_val_1_1_s' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 247 [1/1] (3.63ns)   --->   "%PAR_L_RINV_val_1_2_s = call float @_ssdm_op_Read.ap_fifo.floatP(float* %PAR_L_RINV_val_1_2_loc)"   --->   Operation 247 'read' 'PAR_L_RINV_val_1_2_s' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 248 [1/1] (3.63ns)   --->   "%PAR_L_RINV_val_2_0_s = call float @_ssdm_op_Read.ap_fifo.floatP(float* %PAR_L_RINV_val_2_0_loc)"   --->   Operation 248 'read' 'PAR_L_RINV_val_2_0_s' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 249 [1/1] (3.63ns)   --->   "%PAR_L_RINV_val_2_1_s = call float @_ssdm_op_Read.ap_fifo.floatP(float* %PAR_L_RINV_val_2_1_loc)"   --->   Operation 249 'read' 'PAR_L_RINV_val_2_1_s' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 250 [1/1] (3.63ns)   --->   "%PAR_L_RINV_val_2_2_s = call float @_ssdm_op_Read.ap_fifo.floatP(float* %PAR_L_RINV_val_2_2_loc)"   --->   Operation 250 'read' 'PAR_L_RINV_val_2_2_s' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 251 [1/1] (3.63ns)   --->   "%PAR_R_RINV_val_0_0_s = call float @_ssdm_op_Read.ap_fifo.floatP(float* %PAR_R_RINV_val_0_0_loc)"   --->   Operation 251 'read' 'PAR_R_RINV_val_0_0_s' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 252 [1/1] (3.63ns)   --->   "%PAR_R_RINV_val_0_1_s = call float @_ssdm_op_Read.ap_fifo.floatP(float* %PAR_R_RINV_val_0_1_loc)"   --->   Operation 252 'read' 'PAR_R_RINV_val_0_1_s' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 253 [1/1] (3.63ns)   --->   "%PAR_R_RINV_val_0_2_s = call float @_ssdm_op_Read.ap_fifo.floatP(float* %PAR_R_RINV_val_0_2_loc)"   --->   Operation 253 'read' 'PAR_R_RINV_val_0_2_s' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 254 [1/1] (3.63ns)   --->   "%PAR_R_RINV_val_1_0_s = call float @_ssdm_op_Read.ap_fifo.floatP(float* %PAR_R_RINV_val_1_0_loc)"   --->   Operation 254 'read' 'PAR_R_RINV_val_1_0_s' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 255 [1/1] (3.63ns)   --->   "%PAR_R_RINV_val_1_1_s = call float @_ssdm_op_Read.ap_fifo.floatP(float* %PAR_R_RINV_val_1_1_loc)"   --->   Operation 255 'read' 'PAR_R_RINV_val_1_1_s' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 256 [1/1] (3.63ns)   --->   "%PAR_R_RINV_val_1_2_s = call float @_ssdm_op_Read.ap_fifo.floatP(float* %PAR_R_RINV_val_1_2_loc)"   --->   Operation 256 'read' 'PAR_R_RINV_val_1_2_s' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 257 [1/1] (3.63ns)   --->   "%PAR_R_RINV_val_2_0_s = call float @_ssdm_op_Read.ap_fifo.floatP(float* %PAR_R_RINV_val_2_0_loc)"   --->   Operation 257 'read' 'PAR_R_RINV_val_2_0_s' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 258 [1/1] (3.63ns)   --->   "%PAR_R_RINV_val_2_1_s = call float @_ssdm_op_Read.ap_fifo.floatP(float* %PAR_R_RINV_val_2_1_loc)"   --->   Operation 258 'read' 'PAR_R_RINV_val_2_1_s' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 259 [1/1] (3.63ns)   --->   "%PAR_R_RINV_val_2_2_s = call float @_ssdm_op_Read.ap_fifo.floatP(float* %PAR_R_RINV_val_2_2_loc)"   --->   Operation 259 'read' 'PAR_R_RINV_val_2_2_s' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 2 <SV = 1> <Delay = 7.25>
ST_2 : Operation 260 [5/5] (7.25ns)   --->   "%tmp_16_i_i = fadd float %fx1_loc_read, %fx2_loc_read" [stereo_2020/disparity_map.cpp:89]   --->   Operation 260 'fadd' 'tmp_16_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [5/5] (7.25ns)   --->   "%tmp_17_i_i = fadd float %fy1_loc_read, %fy2_loc_read" [stereo_2020/disparity_map.cpp:90]   --->   Operation 261 'fadd' 'tmp_17_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 262 [5/5] (7.25ns)   --->   "%tmp_18_i_i = fadd float %cx1_loc_read, %cx2_loc_read" [stereo_2020/disparity_map.cpp:91]   --->   Operation 262 'fadd' 'tmp_18_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [5/5] (7.25ns)   --->   "%tmp_19_i_i = fadd float %cy1_loc_read, %cy2_loc_read" [stereo_2020/disparity_map.cpp:92]   --->   Operation 263 'fadd' 'tmp_19_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 264 [4/5] (7.25ns)   --->   "%tmp_16_i_i = fadd float %fx1_loc_read, %fx2_loc_read" [stereo_2020/disparity_map.cpp:89]   --->   Operation 264 'fadd' 'tmp_16_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 265 [4/5] (7.25ns)   --->   "%tmp_17_i_i = fadd float %fy1_loc_read, %fy2_loc_read" [stereo_2020/disparity_map.cpp:90]   --->   Operation 265 'fadd' 'tmp_17_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 266 [4/5] (7.25ns)   --->   "%tmp_18_i_i = fadd float %cx1_loc_read, %cx2_loc_read" [stereo_2020/disparity_map.cpp:91]   --->   Operation 266 'fadd' 'tmp_18_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 267 [4/5] (7.25ns)   --->   "%tmp_19_i_i = fadd float %cy1_loc_read, %cy2_loc_read" [stereo_2020/disparity_map.cpp:92]   --->   Operation 267 'fadd' 'tmp_19_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%cols_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %cols_V)"   --->   Operation 268 'read' 'cols_V_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%rows_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %rows_V)"   --->   Operation 269 'read' 'rows_V_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 270 [3/5] (7.25ns)   --->   "%tmp_16_i_i = fadd float %fx1_loc_read, %fx2_loc_read" [stereo_2020/disparity_map.cpp:89]   --->   Operation 270 'fadd' 'tmp_16_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 271 [3/5] (7.25ns)   --->   "%tmp_17_i_i = fadd float %fy1_loc_read, %fy2_loc_read" [stereo_2020/disparity_map.cpp:90]   --->   Operation 271 'fadd' 'tmp_17_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 272 [3/5] (7.25ns)   --->   "%tmp_18_i_i = fadd float %cx1_loc_read, %cx2_loc_read" [stereo_2020/disparity_map.cpp:91]   --->   Operation 272 'fadd' 'tmp_18_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 273 [3/5] (7.25ns)   --->   "%tmp_19_i_i = fadd float %cy1_loc_read, %cy2_loc_read" [stereo_2020/disparity_map.cpp:92]   --->   Operation 273 'fadd' 'tmp_19_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 274 [6/6] (6.28ns)   --->   "%tmp_124_i_i = uitofp i32 %cols_V_read to double" [stereo_2020/disparity_map.cpp:159]   --->   Operation 274 'uitodp' 'tmp_124_i_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 275 [6/6] (6.28ns)   --->   "%tmp_132_i_i = uitofp i32 %rows_V_read to double" [stereo_2020/disparity_map.cpp:159]   --->   Operation 275 'uitodp' 'tmp_132_i_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 276 [2/5] (7.25ns)   --->   "%tmp_16_i_i = fadd float %fx1_loc_read, %fx2_loc_read" [stereo_2020/disparity_map.cpp:89]   --->   Operation 276 'fadd' 'tmp_16_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 277 [2/5] (7.25ns)   --->   "%tmp_17_i_i = fadd float %fy1_loc_read, %fy2_loc_read" [stereo_2020/disparity_map.cpp:90]   --->   Operation 277 'fadd' 'tmp_17_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 278 [2/5] (7.25ns)   --->   "%tmp_18_i_i = fadd float %cx1_loc_read, %cx2_loc_read" [stereo_2020/disparity_map.cpp:91]   --->   Operation 278 'fadd' 'tmp_18_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 279 [2/5] (7.25ns)   --->   "%tmp_19_i_i = fadd float %cy1_loc_read, %cy2_loc_read" [stereo_2020/disparity_map.cpp:92]   --->   Operation 279 'fadd' 'tmp_19_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 280 [5/6] (6.28ns)   --->   "%tmp_124_i_i = uitofp i32 %cols_V_read to double" [stereo_2020/disparity_map.cpp:159]   --->   Operation 280 'uitodp' 'tmp_124_i_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 281 [5/6] (6.28ns)   --->   "%tmp_132_i_i = uitofp i32 %rows_V_read to double" [stereo_2020/disparity_map.cpp:159]   --->   Operation 281 'uitodp' 'tmp_132_i_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 282 [1/5] (7.25ns)   --->   "%tmp_16_i_i = fadd float %fx1_loc_read, %fx2_loc_read" [stereo_2020/disparity_map.cpp:89]   --->   Operation 282 'fadd' 'tmp_16_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 283 [1/5] (7.25ns)   --->   "%tmp_17_i_i = fadd float %fy1_loc_read, %fy2_loc_read" [stereo_2020/disparity_map.cpp:90]   --->   Operation 283 'fadd' 'tmp_17_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 284 [1/5] (7.25ns)   --->   "%tmp_18_i_i = fadd float %cx1_loc_read, %cx2_loc_read" [stereo_2020/disparity_map.cpp:91]   --->   Operation 284 'fadd' 'tmp_18_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 285 [1/5] (7.25ns)   --->   "%tmp_19_i_i = fadd float %cy1_loc_read, %cy2_loc_read" [stereo_2020/disparity_map.cpp:92]   --->   Operation 285 'fadd' 'tmp_19_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 286 [4/6] (6.28ns)   --->   "%tmp_124_i_i = uitofp i32 %cols_V_read to double" [stereo_2020/disparity_map.cpp:159]   --->   Operation 286 'uitodp' 'tmp_124_i_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 287 [4/6] (6.28ns)   --->   "%tmp_132_i_i = uitofp i32 %rows_V_read to double" [stereo_2020/disparity_map.cpp:159]   --->   Operation 287 'uitodp' 'tmp_132_i_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.28>
ST_7 : Operation 288 [4/4] (5.70ns)   --->   "%fx = fmul float %tmp_16_i_i, 5.000000e-01" [stereo_2020/disparity_map.cpp:89]   --->   Operation 288 'fmul' 'fx' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 289 [4/4] (5.70ns)   --->   "%fy = fmul float %tmp_17_i_i, 5.000000e-01" [stereo_2020/disparity_map.cpp:90]   --->   Operation 289 'fmul' 'fy' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 290 [4/4] (5.70ns)   --->   "%cx = fmul float %tmp_18_i_i, 5.000000e-01" [stereo_2020/disparity_map.cpp:91]   --->   Operation 290 'fmul' 'cx' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 291 [4/4] (5.70ns)   --->   "%cy = fmul float %tmp_19_i_i, 5.000000e-01" [stereo_2020/disparity_map.cpp:92]   --->   Operation 291 'fmul' 'cy' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 292 [3/6] (6.28ns)   --->   "%tmp_124_i_i = uitofp i32 %cols_V_read to double" [stereo_2020/disparity_map.cpp:159]   --->   Operation 292 'uitodp' 'tmp_124_i_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 293 [3/6] (6.28ns)   --->   "%tmp_132_i_i = uitofp i32 %rows_V_read to double" [stereo_2020/disparity_map.cpp:159]   --->   Operation 293 'uitodp' 'tmp_132_i_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.28>
ST_8 : Operation 294 [3/4] (5.70ns)   --->   "%fx = fmul float %tmp_16_i_i, 5.000000e-01" [stereo_2020/disparity_map.cpp:89]   --->   Operation 294 'fmul' 'fx' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 295 [3/4] (5.70ns)   --->   "%fy = fmul float %tmp_17_i_i, 5.000000e-01" [stereo_2020/disparity_map.cpp:90]   --->   Operation 295 'fmul' 'fy' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 296 [3/4] (5.70ns)   --->   "%cx = fmul float %tmp_18_i_i, 5.000000e-01" [stereo_2020/disparity_map.cpp:91]   --->   Operation 296 'fmul' 'cx' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 297 [3/4] (5.70ns)   --->   "%cy = fmul float %tmp_19_i_i, 5.000000e-01" [stereo_2020/disparity_map.cpp:92]   --->   Operation 297 'fmul' 'cy' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 298 [2/6] (6.28ns)   --->   "%tmp_124_i_i = uitofp i32 %cols_V_read to double" [stereo_2020/disparity_map.cpp:159]   --->   Operation 298 'uitodp' 'tmp_124_i_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 299 [2/6] (6.28ns)   --->   "%tmp_132_i_i = uitofp i32 %rows_V_read to double" [stereo_2020/disparity_map.cpp:159]   --->   Operation 299 'uitodp' 'tmp_132_i_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.28>
ST_9 : Operation 300 [2/4] (5.70ns)   --->   "%fx = fmul float %tmp_16_i_i, 5.000000e-01" [stereo_2020/disparity_map.cpp:89]   --->   Operation 300 'fmul' 'fx' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 301 [2/4] (5.70ns)   --->   "%fy = fmul float %tmp_17_i_i, 5.000000e-01" [stereo_2020/disparity_map.cpp:90]   --->   Operation 301 'fmul' 'fy' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 302 [2/4] (5.70ns)   --->   "%cx = fmul float %tmp_18_i_i, 5.000000e-01" [stereo_2020/disparity_map.cpp:91]   --->   Operation 302 'fmul' 'cx' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 303 [2/4] (5.70ns)   --->   "%cy = fmul float %tmp_19_i_i, 5.000000e-01" [stereo_2020/disparity_map.cpp:92]   --->   Operation 303 'fmul' 'cy' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 304 [1/6] (6.28ns)   --->   "%tmp_124_i_i = uitofp i32 %cols_V_read to double" [stereo_2020/disparity_map.cpp:159]   --->   Operation 304 'uitodp' 'tmp_124_i_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 305 [1/6] (6.28ns)   --->   "%tmp_132_i_i = uitofp i32 %rows_V_read to double" [stereo_2020/disparity_map.cpp:159]   --->   Operation 305 'uitodp' 'tmp_132_i_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.51>
ST_10 : Operation 306 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dMap_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str119, i32 0, i32 0, [1 x i8]* @p_str120, [1 x i8]* @p_str121, [1 x i8]* @p_str122, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str123, [1 x i8]* @p_str124)"   --->   Operation 306 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 307 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fx1_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str453, i32 0, i32 0, [1 x i8]* @p_str454, [1 x i8]* @p_str455, [1 x i8]* @p_str456, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str457, [11 x i8]* @ScalarProp_str)"   --->   Operation 307 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 308 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fx2_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str458, i32 0, i32 0, [1 x i8]* @p_str459, [1 x i8]* @p_str460, [1 x i8]* @p_str461, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str462, [11 x i8]* @ScalarProp_str)"   --->   Operation 308 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 309 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fy1_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str463, i32 0, i32 0, [1 x i8]* @p_str464, [1 x i8]* @p_str465, [1 x i8]* @p_str466, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str467, [11 x i8]* @ScalarProp_str)"   --->   Operation 309 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 310 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fy2_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str468, i32 0, i32 0, [1 x i8]* @p_str469, [1 x i8]* @p_str470, [1 x i8]* @p_str471, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str472, [11 x i8]* @ScalarProp_str)"   --->   Operation 310 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 311 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %cx1_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str473, i32 0, i32 0, [1 x i8]* @p_str474, [1 x i8]* @p_str475, [1 x i8]* @p_str476, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str477, [11 x i8]* @ScalarProp_str)"   --->   Operation 311 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 312 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %cx2_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str478, i32 0, i32 0, [1 x i8]* @p_str479, [1 x i8]* @p_str480, [1 x i8]* @p_str481, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str482, [11 x i8]* @ScalarProp_str)"   --->   Operation 312 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 313 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %cy1_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str483, i32 0, i32 0, [1 x i8]* @p_str484, [1 x i8]* @p_str485, [1 x i8]* @p_str486, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str487, [11 x i8]* @ScalarProp_str)"   --->   Operation 313 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 314 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %cy2_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str488, i32 0, i32 0, [1 x i8]* @p_str489, [1 x i8]* @p_str490, [1 x i8]* @p_str491, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str492, [11 x i8]* @ScalarProp_str)"   --->   Operation 314 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 315 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %PAR_L_RINV_val_0_0_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str493, i32 0, i32 0, [1 x i8]* @p_str494, [1 x i8]* @p_str495, [1 x i8]* @p_str496, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str497, [11 x i8]* @ScalarProp_str)"   --->   Operation 315 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 316 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %PAR_L_RINV_val_0_1_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str498, i32 0, i32 0, [1 x i8]* @p_str499, [1 x i8]* @p_str500, [1 x i8]* @p_str501, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str502, [11 x i8]* @ScalarProp_str)"   --->   Operation 316 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 317 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %PAR_L_RINV_val_0_2_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str503, i32 0, i32 0, [1 x i8]* @p_str504, [1 x i8]* @p_str505, [1 x i8]* @p_str506, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str507, [11 x i8]* @ScalarProp_str)"   --->   Operation 317 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 318 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %PAR_L_RINV_val_1_0_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str508, i32 0, i32 0, [1 x i8]* @p_str509, [1 x i8]* @p_str510, [1 x i8]* @p_str511, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str512, [11 x i8]* @ScalarProp_str)"   --->   Operation 318 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 319 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %PAR_L_RINV_val_1_1_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str513, i32 0, i32 0, [1 x i8]* @p_str514, [1 x i8]* @p_str515, [1 x i8]* @p_str516, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str517, [11 x i8]* @ScalarProp_str)"   --->   Operation 319 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 320 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %PAR_L_RINV_val_1_2_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str518, i32 0, i32 0, [1 x i8]* @p_str519, [1 x i8]* @p_str520, [1 x i8]* @p_str521, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str522, [11 x i8]* @ScalarProp_str)"   --->   Operation 320 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 321 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %PAR_L_RINV_val_2_0_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str523, i32 0, i32 0, [1 x i8]* @p_str524, [1 x i8]* @p_str525, [1 x i8]* @p_str526, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str527, [11 x i8]* @ScalarProp_str)"   --->   Operation 321 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 322 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %PAR_L_RINV_val_2_1_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str528, i32 0, i32 0, [1 x i8]* @p_str529, [1 x i8]* @p_str530, [1 x i8]* @p_str531, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str532, [11 x i8]* @ScalarProp_str)"   --->   Operation 322 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 323 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %PAR_L_RINV_val_2_2_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str533, i32 0, i32 0, [1 x i8]* @p_str534, [1 x i8]* @p_str535, [1 x i8]* @p_str536, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str537, [11 x i8]* @ScalarProp_str)"   --->   Operation 323 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 324 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %PAR_R_RINV_val_0_0_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str538, i32 0, i32 0, [1 x i8]* @p_str539, [1 x i8]* @p_str540, [1 x i8]* @p_str541, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str542, [11 x i8]* @ScalarProp_str)"   --->   Operation 324 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 325 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %PAR_R_RINV_val_0_1_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str543, i32 0, i32 0, [1 x i8]* @p_str544, [1 x i8]* @p_str545, [1 x i8]* @p_str546, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str547, [11 x i8]* @ScalarProp_str)"   --->   Operation 325 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 326 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %PAR_R_RINV_val_0_2_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str548, i32 0, i32 0, [1 x i8]* @p_str549, [1 x i8]* @p_str550, [1 x i8]* @p_str551, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str552, [11 x i8]* @ScalarProp_str)"   --->   Operation 326 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 327 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %PAR_R_RINV_val_1_0_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str553, i32 0, i32 0, [1 x i8]* @p_str554, [1 x i8]* @p_str555, [1 x i8]* @p_str556, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str557, [11 x i8]* @ScalarProp_str)"   --->   Operation 327 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 328 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %PAR_R_RINV_val_1_1_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str558, i32 0, i32 0, [1 x i8]* @p_str559, [1 x i8]* @p_str560, [1 x i8]* @p_str561, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str562, [11 x i8]* @ScalarProp_str)"   --->   Operation 328 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 329 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %PAR_R_RINV_val_1_2_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str563, i32 0, i32 0, [1 x i8]* @p_str564, [1 x i8]* @p_str565, [1 x i8]* @p_str566, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str567, [11 x i8]* @ScalarProp_str)"   --->   Operation 329 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 330 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %PAR_R_RINV_val_2_0_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str568, i32 0, i32 0, [1 x i8]* @p_str569, [1 x i8]* @p_str570, [1 x i8]* @p_str571, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str572, [11 x i8]* @ScalarProp_str)"   --->   Operation 330 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 331 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %PAR_R_RINV_val_2_1_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str573, i32 0, i32 0, [1 x i8]* @p_str574, [1 x i8]* @p_str575, [1 x i8]* @p_str576, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str577, [11 x i8]* @ScalarProp_str)"   --->   Operation 331 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 332 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %PAR_R_RINV_val_2_2_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str578, i32 0, i32 0, [1 x i8]* @p_str579, [1 x i8]* @p_str580, [1 x i8]* @p_str581, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str582, [11 x i8]* @ScalarProp_str)"   --->   Operation 332 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 333 [1/4] (5.70ns)   --->   "%fx = fmul float %tmp_16_i_i, 5.000000e-01" [stereo_2020/disparity_map.cpp:89]   --->   Operation 333 'fmul' 'fx' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 334 [1/4] (5.70ns)   --->   "%fy = fmul float %tmp_17_i_i, 5.000000e-01" [stereo_2020/disparity_map.cpp:90]   --->   Operation 334 'fmul' 'fy' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 335 [1/4] (5.70ns)   --->   "%cx = fmul float %tmp_18_i_i, 5.000000e-01" [stereo_2020/disparity_map.cpp:91]   --->   Operation 335 'fmul' 'cx' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 336 [1/4] (5.70ns)   --->   "%cy = fmul float %tmp_19_i_i, 5.000000e-01" [stereo_2020/disparity_map.cpp:92]   --->   Operation 336 'fmul' 'cy' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 337 [1/1] (0.00ns)   --->   "%lhs_V_cast_i_i = zext i32 %cols_V_read to i33" [stereo_2020/disparity_map.cpp:183]   --->   Operation 337 'zext' 'lhs_V_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 338 [1/1] (2.55ns)   --->   "%ret_V = add i33 -1, %lhs_V_cast_i_i" [stereo_2020/disparity_map.cpp:183]   --->   Operation 338 'add' 'ret_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_124_i_i_to_int1 = bitcast double %tmp_124_i_i to i64" [stereo_2020/disparity_map.cpp:159]   --->   Operation 339 'bitcast' 'tmp_124_i_i_to_int1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 340 [1/1] (0.00ns)   --->   "%tmp = trunc i64 %tmp_124_i_i_to_int1 to i52" [stereo_2020/disparity_map.cpp:159]   --->   Operation 340 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 341 [1/1] (2.89ns)   --->   "%notrhs3 = icmp eq i52 %tmp, 0" [stereo_2020/disparity_map.cpp:159]   --->   Operation 341 'icmp' 'notrhs3' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_132_i_i_to_int1 = bitcast double %tmp_132_i_i to i64" [stereo_2020/disparity_map.cpp:159]   --->   Operation 342 'bitcast' 'tmp_132_i_i_to_int1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i64 %tmp_132_i_i_to_int1 to i52" [stereo_2020/disparity_map.cpp:159]   --->   Operation 343 'trunc' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 344 [1/1] (2.89ns)   --->   "%notrhs5 = icmp eq i52 %tmp_15, 0" [stereo_2020/disparity_map.cpp:159]   --->   Operation 344 'icmp' 'notrhs5' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 345 [1/1] (0.00ns)   --->   "%cast = zext i32 %rows_V_read to i64"   --->   Operation 345 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 346 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %cols_V_read to i64"   --->   Operation 346 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 347 [1/1] (8.51ns)   --->   "%bound = mul i64 %cast1, %cast"   --->   Operation 347 'mul' 'bound' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 348 [1/1] (1.76ns)   --->   "br label %0" [stereo_2020/disparity_map.cpp:126]   --->   Operation 348 'br' <Predicate = true> <Delay = 1.76>

State 11 <SV = 10> <Delay = 6.01>
ST_11 : Operation 349 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %entry ], [ %indvar_flatten_next, %._crit_edge1515.15.i.i ]"   --->   Operation 349 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 350 [1/1] (0.00ns)   --->   "%i_op_assign_s = phi i32 [ 0, %entry ], [ %tmp_39_i_i_mid2_v_v_s, %._crit_edge1515.15.i.i ]" [stereo_2020/disparity_map.cpp:134]   --->   Operation 350 'phi' 'i_op_assign_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 351 [1/1] (0.00ns)   --->   "%i_op_assign_1 = phi i32 [ 0, %entry ], [ %col, %._crit_edge1515.15.i.i ]"   --->   Operation 351 'phi' 'i_op_assign_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 352 [1/1] (2.77ns)   --->   "%exitcond_flatten = icmp eq i64 %indvar_flatten, %bound"   --->   Operation 352 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 353 [1/1] (2.55ns)   --->   "%row = add nsw i32 1, %i_op_assign_s" [stereo_2020/disparity_map.cpp:126]   --->   Operation 353 'add' 'row' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 354 [1/1] (2.47ns)   --->   "%exitcond8_i_i = icmp eq i32 %i_op_assign_1, %cols_V_read" [stereo_2020/disparity_map.cpp:128]   --->   Operation 354 'icmp' 'exitcond8_i_i' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 355 [1/1] (0.69ns)   --->   "%i_op_assign_29_mid2 = select i1 %exitcond8_i_i, i32 0, i32 %i_op_assign_1" [stereo_2020/disparity_map.cpp:128]   --->   Operation 355 'select' 'i_op_assign_29_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 356 [1/1] (2.47ns)   --->   "%tmp_30_i_i_mid1 = icmp sgt i32 %row, 0" [stereo_2020/disparity_map.cpp:183]   --->   Operation 356 'icmp' 'tmp_30_i_i_mid1' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 357 [1/1] (2.47ns)   --->   "%tmp_30_i_i = icmp sgt i32 %i_op_assign_s, 0" [stereo_2020/disparity_map.cpp:183]   --->   Operation 357 'icmp' 'tmp_30_i_i' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 358 [1/1] (0.99ns)   --->   "%tmp_30_i_i_mid2 = select i1 %exitcond8_i_i, i1 %tmp_30_i_i_mid1, i1 %tmp_30_i_i" [stereo_2020/disparity_map.cpp:183]   --->   Operation 358 'select' 'tmp_30_i_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_124_i_i_to_int1, i32 52, i32 62)" [stereo_2020/disparity_map.cpp:159]   --->   Operation 359 'partselect' 'tmp_5' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_11 : Operation 360 [1/1] (1.88ns)   --->   "%notlhs3 = icmp ne i11 %tmp_5, -1" [stereo_2020/disparity_map.cpp:159]   --->   Operation 360 'icmp' 'notlhs3' <Predicate = (!exitcond_flatten)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 361 [1/1] (0.97ns)   --->   "%tmp_11 = or i1 %notrhs3, %notlhs3" [stereo_2020/disparity_map.cpp:159]   --->   Operation 361 'or' 'tmp_11' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_18 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_132_i_i_to_int1, i32 52, i32 62)" [stereo_2020/disparity_map.cpp:159]   --->   Operation 362 'partselect' 'tmp_18' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_11 : Operation 363 [1/1] (1.88ns)   --->   "%notlhs5 = icmp ne i11 %tmp_18, -1" [stereo_2020/disparity_map.cpp:159]   --->   Operation 363 'icmp' 'notlhs5' <Predicate = (!exitcond_flatten)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 364 [1/1] (0.97ns)   --->   "%tmp_20 = or i1 %notrhs5, %notlhs5" [stereo_2020/disparity_map.cpp:159]   --->   Operation 364 'or' 'tmp_20' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 365 [1/1] (0.00ns)   --->   "br i1 %tmp_30_i_i_mid2, label %2, label %._crit_edge1513.i.i" [stereo_2020/disparity_map.cpp:183]   --->   Operation 365 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_11 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_239_cast_i_i = sext i32 %i_op_assign_29_mid2 to i33" [stereo_2020/disparity_map.cpp:183]   --->   Operation 366 'sext' 'tmp_239_cast_i_i' <Predicate = (!exitcond_flatten & tmp_30_i_i_mid2)> <Delay = 0.00>
ST_11 : Operation 367 [1/1] (2.48ns)   --->   "%tmp_240_i_i = icmp slt i33 %tmp_239_cast_i_i, %ret_V" [stereo_2020/disparity_map.cpp:183]   --->   Operation 367 'icmp' 'tmp_240_i_i' <Predicate = (!exitcond_flatten & tmp_30_i_i_mid2)> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 368 [1/1] (0.00ns)   --->   "br i1 %tmp_240_i_i, label %3, label %._crit_edge1513.i.i" [stereo_2020/disparity_map.cpp:183]   --->   Operation 368 'br' <Predicate = (!exitcond_flatten & tmp_30_i_i_mid2)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.11>
ST_12 : Operation 369 [1/1] (0.69ns)   --->   "%tmp_39_i_i_mid2_v_v_s = select i1 %exitcond8_i_i, i32 %row, i32 %i_op_assign_s" [stereo_2020/disparity_map.cpp:134]   --->   Operation 369 'select' 'tmp_39_i_i_mid2_v_v_s' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 370 [6/6] (6.41ns)   --->   "%tmp_39_i_i_mid2_v_v_1 = sitofp i32 %tmp_39_i_i_mid2_v_v_s to float" [stereo_2020/disparity_map.cpp:134]   --->   Operation 370 'sitofp' 'tmp_39_i_i_mid2_v_v_1' <Predicate = (!exitcond_flatten)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.41>
ST_13 : Operation 371 [5/6] (6.41ns)   --->   "%tmp_39_i_i_mid2_v_v_1 = sitofp i32 %tmp_39_i_i_mid2_v_v_s to float" [stereo_2020/disparity_map.cpp:134]   --->   Operation 371 'sitofp' 'tmp_39_i_i_mid2_v_v_1' <Predicate = (!exitcond_flatten)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 372 [6/6] (6.41ns)   --->   "%tmp_35_i_i = sitofp i32 %i_op_assign_29_mid2 to float" [stereo_2020/disparity_map.cpp:131]   --->   Operation 372 'sitofp' 'tmp_35_i_i' <Predicate = (!exitcond_flatten)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.41>
ST_14 : Operation 373 [4/6] (6.41ns)   --->   "%tmp_39_i_i_mid2_v_v_1 = sitofp i32 %tmp_39_i_i_mid2_v_v_s to float" [stereo_2020/disparity_map.cpp:134]   --->   Operation 373 'sitofp' 'tmp_39_i_i_mid2_v_v_1' <Predicate = (!exitcond_flatten)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 374 [5/6] (6.41ns)   --->   "%tmp_35_i_i = sitofp i32 %i_op_assign_29_mid2 to float" [stereo_2020/disparity_map.cpp:131]   --->   Operation 374 'sitofp' 'tmp_35_i_i' <Predicate = (!exitcond_flatten)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.41>
ST_15 : Operation 375 [3/6] (6.41ns)   --->   "%tmp_39_i_i_mid2_v_v_1 = sitofp i32 %tmp_39_i_i_mid2_v_v_s to float" [stereo_2020/disparity_map.cpp:134]   --->   Operation 375 'sitofp' 'tmp_39_i_i_mid2_v_v_1' <Predicate = (!exitcond_flatten)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 376 [4/6] (6.41ns)   --->   "%tmp_35_i_i = sitofp i32 %i_op_assign_29_mid2 to float" [stereo_2020/disparity_map.cpp:131]   --->   Operation 376 'sitofp' 'tmp_35_i_i' <Predicate = (!exitcond_flatten)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.41>
ST_16 : Operation 377 [2/6] (6.41ns)   --->   "%tmp_39_i_i_mid2_v_v_1 = sitofp i32 %tmp_39_i_i_mid2_v_v_s to float" [stereo_2020/disparity_map.cpp:134]   --->   Operation 377 'sitofp' 'tmp_39_i_i_mid2_v_v_1' <Predicate = (!exitcond_flatten)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 378 [3/6] (6.41ns)   --->   "%tmp_35_i_i = sitofp i32 %i_op_assign_29_mid2 to float" [stereo_2020/disparity_map.cpp:131]   --->   Operation 378 'sitofp' 'tmp_35_i_i' <Predicate = (!exitcond_flatten)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.41>
ST_17 : Operation 379 [1/6] (6.41ns)   --->   "%tmp_39_i_i_mid2_v_v_1 = sitofp i32 %tmp_39_i_i_mid2_v_v_s to float" [stereo_2020/disparity_map.cpp:134]   --->   Operation 379 'sitofp' 'tmp_39_i_i_mid2_v_v_1' <Predicate = (!exitcond_flatten)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 380 [2/6] (6.41ns)   --->   "%tmp_35_i_i = sitofp i32 %i_op_assign_29_mid2 to float" [stereo_2020/disparity_map.cpp:131]   --->   Operation 380 'sitofp' 'tmp_35_i_i' <Predicate = (!exitcond_flatten)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 381 [5/5] (7.25ns)   --->   "%tmp_39_i_i_mid2_v_v = fsub float %tmp_39_i_i_mid2_v_v_1, %cy" [stereo_2020/disparity_map.cpp:134]   --->   Operation 381 'fsub' 'tmp_39_i_i_mid2_v_v' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 382 [1/6] (6.41ns)   --->   "%tmp_35_i_i = sitofp i32 %i_op_assign_29_mid2 to float" [stereo_2020/disparity_map.cpp:131]   --->   Operation 382 'sitofp' 'tmp_35_i_i' <Predicate = (!exitcond_flatten)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 383 [4/5] (7.25ns)   --->   "%tmp_39_i_i_mid2_v_v = fsub float %tmp_39_i_i_mid2_v_v_1, %cy" [stereo_2020/disparity_map.cpp:134]   --->   Operation 383 'fsub' 'tmp_39_i_i_mid2_v_v' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 384 [5/5] (7.25ns)   --->   "%tmp_36_i_i = fsub float %tmp_35_i_i, %cx" [stereo_2020/disparity_map.cpp:131]   --->   Operation 384 'fsub' 'tmp_36_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 385 [3/5] (7.25ns)   --->   "%tmp_39_i_i_mid2_v_v = fsub float %tmp_39_i_i_mid2_v_v_1, %cy" [stereo_2020/disparity_map.cpp:134]   --->   Operation 385 'fsub' 'tmp_39_i_i_mid2_v_v' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 386 [4/5] (7.25ns)   --->   "%tmp_36_i_i = fsub float %tmp_35_i_i, %cx" [stereo_2020/disparity_map.cpp:131]   --->   Operation 386 'fsub' 'tmp_36_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 387 [2/5] (7.25ns)   --->   "%tmp_39_i_i_mid2_v_v = fsub float %tmp_39_i_i_mid2_v_v_1, %cy" [stereo_2020/disparity_map.cpp:134]   --->   Operation 387 'fsub' 'tmp_39_i_i_mid2_v_v' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 388 [3/5] (7.25ns)   --->   "%tmp_36_i_i = fsub float %tmp_35_i_i, %cx" [stereo_2020/disparity_map.cpp:131]   --->   Operation 388 'fsub' 'tmp_36_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 389 [1/5] (7.25ns)   --->   "%tmp_39_i_i_mid2_v_v = fsub float %tmp_39_i_i_mid2_v_v_1, %cy" [stereo_2020/disparity_map.cpp:134]   --->   Operation 389 'fsub' 'tmp_39_i_i_mid2_v_v' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 390 [2/5] (7.25ns)   --->   "%tmp_36_i_i = fsub float %tmp_35_i_i, %cx" [stereo_2020/disparity_map.cpp:131]   --->   Operation 390 'fsub' 'tmp_36_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 391 [16/16] (6.07ns)   --->   "%tmp_39_i_i_mid2_v = fdiv float %tmp_39_i_i_mid2_v_v, %fy" [stereo_2020/disparity_map.cpp:134]   --->   Operation 391 'fdiv' 'tmp_39_i_i_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 392 [1/5] (7.25ns)   --->   "%tmp_36_i_i = fsub float %tmp_35_i_i, %cx" [stereo_2020/disparity_map.cpp:131]   --->   Operation 392 'fsub' 'tmp_36_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.07>
ST_24 : Operation 393 [15/16] (6.07ns)   --->   "%tmp_39_i_i_mid2_v = fdiv float %tmp_39_i_i_mid2_v_v, %fy" [stereo_2020/disparity_map.cpp:134]   --->   Operation 393 'fdiv' 'tmp_39_i_i_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 394 [16/16] (6.07ns)   --->   "%tmp_37_i_i = fdiv float %tmp_36_i_i, %fx" [stereo_2020/disparity_map.cpp:131]   --->   Operation 394 'fdiv' 'tmp_37_i_i' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.07>
ST_25 : Operation 395 [14/16] (6.07ns)   --->   "%tmp_39_i_i_mid2_v = fdiv float %tmp_39_i_i_mid2_v_v, %fy" [stereo_2020/disparity_map.cpp:134]   --->   Operation 395 'fdiv' 'tmp_39_i_i_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 396 [15/16] (6.07ns)   --->   "%tmp_37_i_i = fdiv float %tmp_36_i_i, %fx" [stereo_2020/disparity_map.cpp:131]   --->   Operation 396 'fdiv' 'tmp_37_i_i' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.07>
ST_26 : Operation 397 [13/16] (6.07ns)   --->   "%tmp_39_i_i_mid2_v = fdiv float %tmp_39_i_i_mid2_v_v, %fy" [stereo_2020/disparity_map.cpp:134]   --->   Operation 397 'fdiv' 'tmp_39_i_i_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 398 [14/16] (6.07ns)   --->   "%tmp_37_i_i = fdiv float %tmp_36_i_i, %fx" [stereo_2020/disparity_map.cpp:131]   --->   Operation 398 'fdiv' 'tmp_37_i_i' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.07>
ST_27 : Operation 399 [12/16] (6.07ns)   --->   "%tmp_39_i_i_mid2_v = fdiv float %tmp_39_i_i_mid2_v_v, %fy" [stereo_2020/disparity_map.cpp:134]   --->   Operation 399 'fdiv' 'tmp_39_i_i_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 400 [13/16] (6.07ns)   --->   "%tmp_37_i_i = fdiv float %tmp_36_i_i, %fx" [stereo_2020/disparity_map.cpp:131]   --->   Operation 400 'fdiv' 'tmp_37_i_i' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.07>
ST_28 : Operation 401 [1/1] (3.52ns)   --->   "%indvar_flatten_next = add i64 %indvar_flatten, 1"   --->   Operation 401 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 402 [11/16] (6.07ns)   --->   "%tmp_39_i_i_mid2_v = fdiv float %tmp_39_i_i_mid2_v_v, %fy" [stereo_2020/disparity_map.cpp:134]   --->   Operation 402 'fdiv' 'tmp_39_i_i_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 403 [12/16] (6.07ns)   --->   "%tmp_37_i_i = fdiv float %tmp_36_i_i, %fx" [stereo_2020/disparity_map.cpp:131]   --->   Operation 403 'fdiv' 'tmp_37_i_i' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 404 [1/1] (2.55ns)   --->   "%col = add nsw i32 %i_op_assign_29_mid2, 1" [stereo_2020/disparity_map.cpp:191]   --->   Operation 404 'add' 'col' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.07>
ST_29 : Operation 405 [10/16] (6.07ns)   --->   "%tmp_39_i_i_mid2_v = fdiv float %tmp_39_i_i_mid2_v_v, %fy" [stereo_2020/disparity_map.cpp:134]   --->   Operation 405 'fdiv' 'tmp_39_i_i_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 406 [11/16] (6.07ns)   --->   "%tmp_37_i_i = fdiv float %tmp_36_i_i, %fx" [stereo_2020/disparity_map.cpp:131]   --->   Operation 406 'fdiv' 'tmp_37_i_i' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.07>
ST_30 : Operation 407 [9/16] (6.07ns)   --->   "%tmp_39_i_i_mid2_v = fdiv float %tmp_39_i_i_mid2_v_v, %fy" [stereo_2020/disparity_map.cpp:134]   --->   Operation 407 'fdiv' 'tmp_39_i_i_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 408 [10/16] (6.07ns)   --->   "%tmp_37_i_i = fdiv float %tmp_36_i_i, %fx" [stereo_2020/disparity_map.cpp:131]   --->   Operation 408 'fdiv' 'tmp_37_i_i' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.07>
ST_31 : Operation 409 [8/16] (6.07ns)   --->   "%tmp_39_i_i_mid2_v = fdiv float %tmp_39_i_i_mid2_v_v, %fy" [stereo_2020/disparity_map.cpp:134]   --->   Operation 409 'fdiv' 'tmp_39_i_i_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 410 [9/16] (6.07ns)   --->   "%tmp_37_i_i = fdiv float %tmp_36_i_i, %fx" [stereo_2020/disparity_map.cpp:131]   --->   Operation 410 'fdiv' 'tmp_37_i_i' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.07>
ST_32 : Operation 411 [7/16] (6.07ns)   --->   "%tmp_39_i_i_mid2_v = fdiv float %tmp_39_i_i_mid2_v_v, %fy" [stereo_2020/disparity_map.cpp:134]   --->   Operation 411 'fdiv' 'tmp_39_i_i_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 412 [8/16] (6.07ns)   --->   "%tmp_37_i_i = fdiv float %tmp_36_i_i, %fx" [stereo_2020/disparity_map.cpp:131]   --->   Operation 412 'fdiv' 'tmp_37_i_i' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.07>
ST_33 : Operation 413 [6/16] (6.07ns)   --->   "%tmp_39_i_i_mid2_v = fdiv float %tmp_39_i_i_mid2_v_v, %fy" [stereo_2020/disparity_map.cpp:134]   --->   Operation 413 'fdiv' 'tmp_39_i_i_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 414 [7/16] (6.07ns)   --->   "%tmp_37_i_i = fdiv float %tmp_36_i_i, %fx" [stereo_2020/disparity_map.cpp:131]   --->   Operation 414 'fdiv' 'tmp_37_i_i' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.07>
ST_34 : Operation 415 [5/16] (6.07ns)   --->   "%tmp_39_i_i_mid2_v = fdiv float %tmp_39_i_i_mid2_v_v, %fy" [stereo_2020/disparity_map.cpp:134]   --->   Operation 415 'fdiv' 'tmp_39_i_i_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 416 [6/16] (6.07ns)   --->   "%tmp_37_i_i = fdiv float %tmp_36_i_i, %fx" [stereo_2020/disparity_map.cpp:131]   --->   Operation 416 'fdiv' 'tmp_37_i_i' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.07>
ST_35 : Operation 417 [4/16] (6.07ns)   --->   "%tmp_39_i_i_mid2_v = fdiv float %tmp_39_i_i_mid2_v_v, %fy" [stereo_2020/disparity_map.cpp:134]   --->   Operation 417 'fdiv' 'tmp_39_i_i_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 418 [5/16] (6.07ns)   --->   "%tmp_37_i_i = fdiv float %tmp_36_i_i, %fx" [stereo_2020/disparity_map.cpp:131]   --->   Operation 418 'fdiv' 'tmp_37_i_i' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.07>
ST_36 : Operation 419 [3/16] (6.07ns)   --->   "%tmp_39_i_i_mid2_v = fdiv float %tmp_39_i_i_mid2_v_v, %fy" [stereo_2020/disparity_map.cpp:134]   --->   Operation 419 'fdiv' 'tmp_39_i_i_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 420 [4/16] (6.07ns)   --->   "%tmp_37_i_i = fdiv float %tmp_36_i_i, %fx" [stereo_2020/disparity_map.cpp:131]   --->   Operation 420 'fdiv' 'tmp_37_i_i' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.07>
ST_37 : Operation 421 [2/16] (6.07ns)   --->   "%tmp_39_i_i_mid2_v = fdiv float %tmp_39_i_i_mid2_v_v, %fy" [stereo_2020/disparity_map.cpp:134]   --->   Operation 421 'fdiv' 'tmp_39_i_i_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 422 [3/16] (6.07ns)   --->   "%tmp_37_i_i = fdiv float %tmp_36_i_i, %fx" [stereo_2020/disparity_map.cpp:131]   --->   Operation 422 'fdiv' 'tmp_37_i_i' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.07>
ST_38 : Operation 423 [1/16] (6.07ns)   --->   "%tmp_39_i_i_mid2_v = fdiv float %tmp_39_i_i_mid2_v_v, %fy" [stereo_2020/disparity_map.cpp:134]   --->   Operation 423 'fdiv' 'tmp_39_i_i_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 424 [2/16] (6.07ns)   --->   "%tmp_37_i_i = fdiv float %tmp_36_i_i, %fx" [stereo_2020/disparity_map.cpp:131]   --->   Operation 424 'fdiv' 'tmp_37_i_i' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.07>
ST_39 : Operation 425 [4/4] (5.70ns)   --->   "%tmp_39_i_i_mid2 = fmul float %PAR_L_RINV_val_0_1_s, %tmp_39_i_i_mid2_v" [stereo_2020/disparity_map.cpp:134]   --->   Operation 425 'fmul' 'tmp_39_i_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 426 [4/4] (5.70ns)   --->   "%tmp_44_i_i_mid2 = fmul float %PAR_L_RINV_val_1_1_s, %tmp_39_i_i_mid2_v" [stereo_2020/disparity_map.cpp:135]   --->   Operation 426 'fmul' 'tmp_44_i_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 427 [4/4] (5.70ns)   --->   "%tmp_48_i_i_mid2 = fmul float %PAR_L_RINV_val_2_1_s, %tmp_39_i_i_mid2_v" [stereo_2020/disparity_map.cpp:136]   --->   Operation 427 'fmul' 'tmp_48_i_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 428 [4/4] (5.70ns)   --->   "%tmp_52_i_i_mid2 = fmul float %PAR_R_RINV_val_0_1_s, %tmp_39_i_i_mid2_v" [stereo_2020/disparity_map.cpp:137]   --->   Operation 428 'fmul' 'tmp_52_i_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 429 [1/16] (6.07ns)   --->   "%tmp_37_i_i = fdiv float %tmp_36_i_i, %fx" [stereo_2020/disparity_map.cpp:131]   --->   Operation 429 'fdiv' 'tmp_37_i_i' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.70>
ST_40 : Operation 430 [3/4] (5.70ns)   --->   "%tmp_39_i_i_mid2 = fmul float %PAR_L_RINV_val_0_1_s, %tmp_39_i_i_mid2_v" [stereo_2020/disparity_map.cpp:134]   --->   Operation 430 'fmul' 'tmp_39_i_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 431 [3/4] (5.70ns)   --->   "%tmp_44_i_i_mid2 = fmul float %PAR_L_RINV_val_1_1_s, %tmp_39_i_i_mid2_v" [stereo_2020/disparity_map.cpp:135]   --->   Operation 431 'fmul' 'tmp_44_i_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 432 [3/4] (5.70ns)   --->   "%tmp_48_i_i_mid2 = fmul float %PAR_L_RINV_val_2_1_s, %tmp_39_i_i_mid2_v" [stereo_2020/disparity_map.cpp:136]   --->   Operation 432 'fmul' 'tmp_48_i_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 433 [3/4] (5.70ns)   --->   "%tmp_52_i_i_mid2 = fmul float %PAR_R_RINV_val_0_1_s, %tmp_39_i_i_mid2_v" [stereo_2020/disparity_map.cpp:137]   --->   Operation 433 'fmul' 'tmp_52_i_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 434 [4/4] (5.70ns)   --->   "%tmp_56_i_i_mid2 = fmul float %PAR_R_RINV_val_1_1_s, %tmp_39_i_i_mid2_v" [stereo_2020/disparity_map.cpp:138]   --->   Operation 434 'fmul' 'tmp_56_i_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 435 [4/4] (5.70ns)   --->   "%tmp_38_i_i = fmul float %PAR_L_RINV_val_0_0_s, %tmp_37_i_i" [stereo_2020/disparity_map.cpp:134]   --->   Operation 435 'fmul' 'tmp_38_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 436 [4/4] (5.70ns)   --->   "%tmp_43_i_i = fmul float %PAR_L_RINV_val_1_0_s, %tmp_37_i_i" [stereo_2020/disparity_map.cpp:135]   --->   Operation 436 'fmul' 'tmp_43_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 437 [4/4] (5.70ns)   --->   "%tmp_47_i_i = fmul float %PAR_L_RINV_val_2_0_s, %tmp_37_i_i" [stereo_2020/disparity_map.cpp:136]   --->   Operation 437 'fmul' 'tmp_47_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.70>
ST_41 : Operation 438 [2/4] (5.70ns)   --->   "%tmp_39_i_i_mid2 = fmul float %PAR_L_RINV_val_0_1_s, %tmp_39_i_i_mid2_v" [stereo_2020/disparity_map.cpp:134]   --->   Operation 438 'fmul' 'tmp_39_i_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 439 [2/4] (5.70ns)   --->   "%tmp_44_i_i_mid2 = fmul float %PAR_L_RINV_val_1_1_s, %tmp_39_i_i_mid2_v" [stereo_2020/disparity_map.cpp:135]   --->   Operation 439 'fmul' 'tmp_44_i_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 440 [2/4] (5.70ns)   --->   "%tmp_48_i_i_mid2 = fmul float %PAR_L_RINV_val_2_1_s, %tmp_39_i_i_mid2_v" [stereo_2020/disparity_map.cpp:136]   --->   Operation 440 'fmul' 'tmp_48_i_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 441 [2/4] (5.70ns)   --->   "%tmp_52_i_i_mid2 = fmul float %PAR_R_RINV_val_0_1_s, %tmp_39_i_i_mid2_v" [stereo_2020/disparity_map.cpp:137]   --->   Operation 441 'fmul' 'tmp_52_i_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 442 [3/4] (5.70ns)   --->   "%tmp_56_i_i_mid2 = fmul float %PAR_R_RINV_val_1_1_s, %tmp_39_i_i_mid2_v" [stereo_2020/disparity_map.cpp:138]   --->   Operation 442 'fmul' 'tmp_56_i_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 443 [4/4] (5.70ns)   --->   "%tmp_60_i_i_mid2 = fmul float %PAR_R_RINV_val_2_1_s, %tmp_39_i_i_mid2_v" [stereo_2020/disparity_map.cpp:139]   --->   Operation 443 'fmul' 'tmp_60_i_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 444 [3/4] (5.70ns)   --->   "%tmp_38_i_i = fmul float %PAR_L_RINV_val_0_0_s, %tmp_37_i_i" [stereo_2020/disparity_map.cpp:134]   --->   Operation 444 'fmul' 'tmp_38_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 445 [3/4] (5.70ns)   --->   "%tmp_43_i_i = fmul float %PAR_L_RINV_val_1_0_s, %tmp_37_i_i" [stereo_2020/disparity_map.cpp:135]   --->   Operation 445 'fmul' 'tmp_43_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 446 [3/4] (5.70ns)   --->   "%tmp_47_i_i = fmul float %PAR_L_RINV_val_2_0_s, %tmp_37_i_i" [stereo_2020/disparity_map.cpp:136]   --->   Operation 446 'fmul' 'tmp_47_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 447 [4/4] (5.70ns)   --->   "%tmp_51_i_i = fmul float %PAR_R_RINV_val_0_0_s, %tmp_37_i_i" [stereo_2020/disparity_map.cpp:137]   --->   Operation 447 'fmul' 'tmp_51_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 448 [4/4] (5.70ns)   --->   "%tmp_55_i_i = fmul float %PAR_R_RINV_val_1_0_s, %tmp_37_i_i" [stereo_2020/disparity_map.cpp:138]   --->   Operation 448 'fmul' 'tmp_55_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 449 [4/4] (5.70ns)   --->   "%tmp_59_i_i = fmul float %PAR_R_RINV_val_2_0_s, %tmp_37_i_i" [stereo_2020/disparity_map.cpp:139]   --->   Operation 449 'fmul' 'tmp_59_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.70>
ST_42 : Operation 450 [1/4] (5.70ns)   --->   "%tmp_39_i_i_mid2 = fmul float %PAR_L_RINV_val_0_1_s, %tmp_39_i_i_mid2_v" [stereo_2020/disparity_map.cpp:134]   --->   Operation 450 'fmul' 'tmp_39_i_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 451 [1/4] (5.70ns)   --->   "%tmp_44_i_i_mid2 = fmul float %PAR_L_RINV_val_1_1_s, %tmp_39_i_i_mid2_v" [stereo_2020/disparity_map.cpp:135]   --->   Operation 451 'fmul' 'tmp_44_i_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 452 [1/4] (5.70ns)   --->   "%tmp_48_i_i_mid2 = fmul float %PAR_L_RINV_val_2_1_s, %tmp_39_i_i_mid2_v" [stereo_2020/disparity_map.cpp:136]   --->   Operation 452 'fmul' 'tmp_48_i_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 453 [1/4] (5.70ns)   --->   "%tmp_52_i_i_mid2 = fmul float %PAR_R_RINV_val_0_1_s, %tmp_39_i_i_mid2_v" [stereo_2020/disparity_map.cpp:137]   --->   Operation 453 'fmul' 'tmp_52_i_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 454 [2/4] (5.70ns)   --->   "%tmp_56_i_i_mid2 = fmul float %PAR_R_RINV_val_1_1_s, %tmp_39_i_i_mid2_v" [stereo_2020/disparity_map.cpp:138]   --->   Operation 454 'fmul' 'tmp_56_i_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 455 [3/4] (5.70ns)   --->   "%tmp_60_i_i_mid2 = fmul float %PAR_R_RINV_val_2_1_s, %tmp_39_i_i_mid2_v" [stereo_2020/disparity_map.cpp:139]   --->   Operation 455 'fmul' 'tmp_60_i_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 456 [2/4] (5.70ns)   --->   "%tmp_38_i_i = fmul float %PAR_L_RINV_val_0_0_s, %tmp_37_i_i" [stereo_2020/disparity_map.cpp:134]   --->   Operation 456 'fmul' 'tmp_38_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 457 [2/4] (5.70ns)   --->   "%tmp_43_i_i = fmul float %PAR_L_RINV_val_1_0_s, %tmp_37_i_i" [stereo_2020/disparity_map.cpp:135]   --->   Operation 457 'fmul' 'tmp_43_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 458 [2/4] (5.70ns)   --->   "%tmp_47_i_i = fmul float %PAR_L_RINV_val_2_0_s, %tmp_37_i_i" [stereo_2020/disparity_map.cpp:136]   --->   Operation 458 'fmul' 'tmp_47_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 459 [3/4] (5.70ns)   --->   "%tmp_51_i_i = fmul float %PAR_R_RINV_val_0_0_s, %tmp_37_i_i" [stereo_2020/disparity_map.cpp:137]   --->   Operation 459 'fmul' 'tmp_51_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 460 [3/4] (5.70ns)   --->   "%tmp_55_i_i = fmul float %PAR_R_RINV_val_1_0_s, %tmp_37_i_i" [stereo_2020/disparity_map.cpp:138]   --->   Operation 460 'fmul' 'tmp_55_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 461 [3/4] (5.70ns)   --->   "%tmp_59_i_i = fmul float %PAR_R_RINV_val_2_0_s, %tmp_37_i_i" [stereo_2020/disparity_map.cpp:139]   --->   Operation 461 'fmul' 'tmp_59_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.70>
ST_43 : Operation 462 [1/4] (5.70ns)   --->   "%tmp_56_i_i_mid2 = fmul float %PAR_R_RINV_val_1_1_s, %tmp_39_i_i_mid2_v" [stereo_2020/disparity_map.cpp:138]   --->   Operation 462 'fmul' 'tmp_56_i_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 463 [2/4] (5.70ns)   --->   "%tmp_60_i_i_mid2 = fmul float %PAR_R_RINV_val_2_1_s, %tmp_39_i_i_mid2_v" [stereo_2020/disparity_map.cpp:139]   --->   Operation 463 'fmul' 'tmp_60_i_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 464 [1/4] (5.70ns)   --->   "%tmp_38_i_i = fmul float %PAR_L_RINV_val_0_0_s, %tmp_37_i_i" [stereo_2020/disparity_map.cpp:134]   --->   Operation 464 'fmul' 'tmp_38_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 465 [1/4] (5.70ns)   --->   "%tmp_43_i_i = fmul float %PAR_L_RINV_val_1_0_s, %tmp_37_i_i" [stereo_2020/disparity_map.cpp:135]   --->   Operation 465 'fmul' 'tmp_43_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 466 [1/4] (5.70ns)   --->   "%tmp_47_i_i = fmul float %PAR_L_RINV_val_2_0_s, %tmp_37_i_i" [stereo_2020/disparity_map.cpp:136]   --->   Operation 466 'fmul' 'tmp_47_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 467 [2/4] (5.70ns)   --->   "%tmp_51_i_i = fmul float %PAR_R_RINV_val_0_0_s, %tmp_37_i_i" [stereo_2020/disparity_map.cpp:137]   --->   Operation 467 'fmul' 'tmp_51_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 468 [2/4] (5.70ns)   --->   "%tmp_55_i_i = fmul float %PAR_R_RINV_val_1_0_s, %tmp_37_i_i" [stereo_2020/disparity_map.cpp:138]   --->   Operation 468 'fmul' 'tmp_55_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 469 [2/4] (5.70ns)   --->   "%tmp_59_i_i = fmul float %PAR_R_RINV_val_2_0_s, %tmp_37_i_i" [stereo_2020/disparity_map.cpp:139]   --->   Operation 469 'fmul' 'tmp_59_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.25>
ST_44 : Operation 470 [1/4] (5.70ns)   --->   "%tmp_60_i_i_mid2 = fmul float %PAR_R_RINV_val_2_1_s, %tmp_39_i_i_mid2_v" [stereo_2020/disparity_map.cpp:139]   --->   Operation 470 'fmul' 'tmp_60_i_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 471 [5/5] (7.25ns)   --->   "%tmp_40_i_i = fadd float %tmp_38_i_i, %tmp_39_i_i_mid2" [stereo_2020/disparity_map.cpp:134]   --->   Operation 471 'fadd' 'tmp_40_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 472 [5/5] (7.25ns)   --->   "%tmp_45_i_i = fadd float %tmp_43_i_i, %tmp_44_i_i_mid2" [stereo_2020/disparity_map.cpp:135]   --->   Operation 472 'fadd' 'tmp_45_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 473 [5/5] (7.25ns)   --->   "%tmp_49_i_i = fadd float %tmp_47_i_i, %tmp_48_i_i_mid2" [stereo_2020/disparity_map.cpp:136]   --->   Operation 473 'fadd' 'tmp_49_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 474 [1/4] (5.70ns)   --->   "%tmp_51_i_i = fmul float %PAR_R_RINV_val_0_0_s, %tmp_37_i_i" [stereo_2020/disparity_map.cpp:137]   --->   Operation 474 'fmul' 'tmp_51_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 475 [1/4] (5.70ns)   --->   "%tmp_55_i_i = fmul float %PAR_R_RINV_val_1_0_s, %tmp_37_i_i" [stereo_2020/disparity_map.cpp:138]   --->   Operation 475 'fmul' 'tmp_55_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 476 [1/4] (5.70ns)   --->   "%tmp_59_i_i = fmul float %PAR_R_RINV_val_2_0_s, %tmp_37_i_i" [stereo_2020/disparity_map.cpp:139]   --->   Operation 476 'fmul' 'tmp_59_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.25>
ST_45 : Operation 477 [4/5] (7.25ns)   --->   "%tmp_40_i_i = fadd float %tmp_38_i_i, %tmp_39_i_i_mid2" [stereo_2020/disparity_map.cpp:134]   --->   Operation 477 'fadd' 'tmp_40_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 478 [4/5] (7.25ns)   --->   "%tmp_45_i_i = fadd float %tmp_43_i_i, %tmp_44_i_i_mid2" [stereo_2020/disparity_map.cpp:135]   --->   Operation 478 'fadd' 'tmp_45_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 479 [4/5] (7.25ns)   --->   "%tmp_49_i_i = fadd float %tmp_47_i_i, %tmp_48_i_i_mid2" [stereo_2020/disparity_map.cpp:136]   --->   Operation 479 'fadd' 'tmp_49_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 480 [5/5] (7.25ns)   --->   "%tmp_53_i_i = fadd float %tmp_51_i_i, %tmp_52_i_i_mid2" [stereo_2020/disparity_map.cpp:137]   --->   Operation 480 'fadd' 'tmp_53_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 481 [5/5] (7.25ns)   --->   "%tmp_57_i_i = fadd float %tmp_55_i_i, %tmp_56_i_i_mid2" [stereo_2020/disparity_map.cpp:138]   --->   Operation 481 'fadd' 'tmp_57_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 482 [5/5] (7.25ns)   --->   "%tmp_61_i_i = fadd float %tmp_59_i_i, %tmp_60_i_i_mid2" [stereo_2020/disparity_map.cpp:139]   --->   Operation 482 'fadd' 'tmp_61_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.25>
ST_46 : Operation 483 [3/5] (7.25ns)   --->   "%tmp_40_i_i = fadd float %tmp_38_i_i, %tmp_39_i_i_mid2" [stereo_2020/disparity_map.cpp:134]   --->   Operation 483 'fadd' 'tmp_40_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 484 [3/5] (7.25ns)   --->   "%tmp_45_i_i = fadd float %tmp_43_i_i, %tmp_44_i_i_mid2" [stereo_2020/disparity_map.cpp:135]   --->   Operation 484 'fadd' 'tmp_45_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 485 [3/5] (7.25ns)   --->   "%tmp_49_i_i = fadd float %tmp_47_i_i, %tmp_48_i_i_mid2" [stereo_2020/disparity_map.cpp:136]   --->   Operation 485 'fadd' 'tmp_49_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 486 [4/5] (7.25ns)   --->   "%tmp_53_i_i = fadd float %tmp_51_i_i, %tmp_52_i_i_mid2" [stereo_2020/disparity_map.cpp:137]   --->   Operation 486 'fadd' 'tmp_53_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 487 [4/5] (7.25ns)   --->   "%tmp_57_i_i = fadd float %tmp_55_i_i, %tmp_56_i_i_mid2" [stereo_2020/disparity_map.cpp:138]   --->   Operation 487 'fadd' 'tmp_57_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 488 [4/5] (7.25ns)   --->   "%tmp_61_i_i = fadd float %tmp_59_i_i, %tmp_60_i_i_mid2" [stereo_2020/disparity_map.cpp:139]   --->   Operation 488 'fadd' 'tmp_61_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.25>
ST_47 : Operation 489 [2/5] (7.25ns)   --->   "%tmp_40_i_i = fadd float %tmp_38_i_i, %tmp_39_i_i_mid2" [stereo_2020/disparity_map.cpp:134]   --->   Operation 489 'fadd' 'tmp_40_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 490 [2/5] (7.25ns)   --->   "%tmp_45_i_i = fadd float %tmp_43_i_i, %tmp_44_i_i_mid2" [stereo_2020/disparity_map.cpp:135]   --->   Operation 490 'fadd' 'tmp_45_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 491 [2/5] (7.25ns)   --->   "%tmp_49_i_i = fadd float %tmp_47_i_i, %tmp_48_i_i_mid2" [stereo_2020/disparity_map.cpp:136]   --->   Operation 491 'fadd' 'tmp_49_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 492 [3/5] (7.25ns)   --->   "%tmp_53_i_i = fadd float %tmp_51_i_i, %tmp_52_i_i_mid2" [stereo_2020/disparity_map.cpp:137]   --->   Operation 492 'fadd' 'tmp_53_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 493 [3/5] (7.25ns)   --->   "%tmp_57_i_i = fadd float %tmp_55_i_i, %tmp_56_i_i_mid2" [stereo_2020/disparity_map.cpp:138]   --->   Operation 493 'fadd' 'tmp_57_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 494 [3/5] (7.25ns)   --->   "%tmp_61_i_i = fadd float %tmp_59_i_i, %tmp_60_i_i_mid2" [stereo_2020/disparity_map.cpp:139]   --->   Operation 494 'fadd' 'tmp_61_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.25>
ST_48 : Operation 495 [1/5] (7.25ns)   --->   "%tmp_40_i_i = fadd float %tmp_38_i_i, %tmp_39_i_i_mid2" [stereo_2020/disparity_map.cpp:134]   --->   Operation 495 'fadd' 'tmp_40_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 496 [1/5] (7.25ns)   --->   "%tmp_45_i_i = fadd float %tmp_43_i_i, %tmp_44_i_i_mid2" [stereo_2020/disparity_map.cpp:135]   --->   Operation 496 'fadd' 'tmp_45_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 497 [1/5] (7.25ns)   --->   "%tmp_49_i_i = fadd float %tmp_47_i_i, %tmp_48_i_i_mid2" [stereo_2020/disparity_map.cpp:136]   --->   Operation 497 'fadd' 'tmp_49_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 498 [2/5] (7.25ns)   --->   "%tmp_53_i_i = fadd float %tmp_51_i_i, %tmp_52_i_i_mid2" [stereo_2020/disparity_map.cpp:137]   --->   Operation 498 'fadd' 'tmp_53_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 499 [2/5] (7.25ns)   --->   "%tmp_57_i_i = fadd float %tmp_55_i_i, %tmp_56_i_i_mid2" [stereo_2020/disparity_map.cpp:138]   --->   Operation 499 'fadd' 'tmp_57_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 500 [2/5] (7.25ns)   --->   "%tmp_61_i_i = fadd float %tmp_59_i_i, %tmp_60_i_i_mid2" [stereo_2020/disparity_map.cpp:139]   --->   Operation 500 'fadd' 'tmp_61_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.25>
ST_49 : Operation 501 [5/5] (7.25ns)   --->   "%tmp_42_i_i = fadd float %tmp_40_i_i, %PAR_L_RINV_val_0_2_s" [stereo_2020/disparity_map.cpp:134]   --->   Operation 501 'fadd' 'tmp_42_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 502 [5/5] (7.25ns)   --->   "%tmp_46_i_i = fadd float %tmp_45_i_i, %PAR_L_RINV_val_1_2_s" [stereo_2020/disparity_map.cpp:135]   --->   Operation 502 'fadd' 'tmp_46_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 503 [5/5] (7.25ns)   --->   "%tmp_50_i_i = fadd float %tmp_49_i_i, %PAR_L_RINV_val_2_2_s" [stereo_2020/disparity_map.cpp:136]   --->   Operation 503 'fadd' 'tmp_50_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 504 [1/5] (7.25ns)   --->   "%tmp_53_i_i = fadd float %tmp_51_i_i, %tmp_52_i_i_mid2" [stereo_2020/disparity_map.cpp:137]   --->   Operation 504 'fadd' 'tmp_53_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 505 [1/5] (7.25ns)   --->   "%tmp_57_i_i = fadd float %tmp_55_i_i, %tmp_56_i_i_mid2" [stereo_2020/disparity_map.cpp:138]   --->   Operation 505 'fadd' 'tmp_57_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 506 [1/5] (7.25ns)   --->   "%tmp_61_i_i = fadd float %tmp_59_i_i, %tmp_60_i_i_mid2" [stereo_2020/disparity_map.cpp:139]   --->   Operation 506 'fadd' 'tmp_61_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.25>
ST_50 : Operation 507 [4/5] (7.25ns)   --->   "%tmp_42_i_i = fadd float %tmp_40_i_i, %PAR_L_RINV_val_0_2_s" [stereo_2020/disparity_map.cpp:134]   --->   Operation 507 'fadd' 'tmp_42_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 508 [4/5] (7.25ns)   --->   "%tmp_46_i_i = fadd float %tmp_45_i_i, %PAR_L_RINV_val_1_2_s" [stereo_2020/disparity_map.cpp:135]   --->   Operation 508 'fadd' 'tmp_46_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 509 [4/5] (7.25ns)   --->   "%tmp_50_i_i = fadd float %tmp_49_i_i, %PAR_L_RINV_val_2_2_s" [stereo_2020/disparity_map.cpp:136]   --->   Operation 509 'fadd' 'tmp_50_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 510 [5/5] (7.25ns)   --->   "%tmp_54_i_i = fadd float %tmp_53_i_i, %PAR_R_RINV_val_0_2_s" [stereo_2020/disparity_map.cpp:137]   --->   Operation 510 'fadd' 'tmp_54_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 511 [5/5] (7.25ns)   --->   "%tmp_58_i_i = fadd float %tmp_57_i_i, %PAR_R_RINV_val_1_2_s" [stereo_2020/disparity_map.cpp:138]   --->   Operation 511 'fadd' 'tmp_58_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 512 [5/5] (7.25ns)   --->   "%tmp_62_i_i = fadd float %tmp_61_i_i, %PAR_R_RINV_val_2_2_s" [stereo_2020/disparity_map.cpp:139]   --->   Operation 512 'fadd' 'tmp_62_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.25>
ST_51 : Operation 513 [3/5] (7.25ns)   --->   "%tmp_42_i_i = fadd float %tmp_40_i_i, %PAR_L_RINV_val_0_2_s" [stereo_2020/disparity_map.cpp:134]   --->   Operation 513 'fadd' 'tmp_42_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 514 [3/5] (7.25ns)   --->   "%tmp_46_i_i = fadd float %tmp_45_i_i, %PAR_L_RINV_val_1_2_s" [stereo_2020/disparity_map.cpp:135]   --->   Operation 514 'fadd' 'tmp_46_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 515 [3/5] (7.25ns)   --->   "%tmp_50_i_i = fadd float %tmp_49_i_i, %PAR_L_RINV_val_2_2_s" [stereo_2020/disparity_map.cpp:136]   --->   Operation 515 'fadd' 'tmp_50_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 516 [4/5] (7.25ns)   --->   "%tmp_54_i_i = fadd float %tmp_53_i_i, %PAR_R_RINV_val_0_2_s" [stereo_2020/disparity_map.cpp:137]   --->   Operation 516 'fadd' 'tmp_54_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 517 [4/5] (7.25ns)   --->   "%tmp_58_i_i = fadd float %tmp_57_i_i, %PAR_R_RINV_val_1_2_s" [stereo_2020/disparity_map.cpp:138]   --->   Operation 517 'fadd' 'tmp_58_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 518 [4/5] (7.25ns)   --->   "%tmp_62_i_i = fadd float %tmp_61_i_i, %PAR_R_RINV_val_2_2_s" [stereo_2020/disparity_map.cpp:139]   --->   Operation 518 'fadd' 'tmp_62_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.25>
ST_52 : Operation 519 [2/5] (7.25ns)   --->   "%tmp_42_i_i = fadd float %tmp_40_i_i, %PAR_L_RINV_val_0_2_s" [stereo_2020/disparity_map.cpp:134]   --->   Operation 519 'fadd' 'tmp_42_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 520 [2/5] (7.25ns)   --->   "%tmp_46_i_i = fadd float %tmp_45_i_i, %PAR_L_RINV_val_1_2_s" [stereo_2020/disparity_map.cpp:135]   --->   Operation 520 'fadd' 'tmp_46_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 521 [2/5] (7.25ns)   --->   "%tmp_50_i_i = fadd float %tmp_49_i_i, %PAR_L_RINV_val_2_2_s" [stereo_2020/disparity_map.cpp:136]   --->   Operation 521 'fadd' 'tmp_50_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 522 [3/5] (7.25ns)   --->   "%tmp_54_i_i = fadd float %tmp_53_i_i, %PAR_R_RINV_val_0_2_s" [stereo_2020/disparity_map.cpp:137]   --->   Operation 522 'fadd' 'tmp_54_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 523 [3/5] (7.25ns)   --->   "%tmp_58_i_i = fadd float %tmp_57_i_i, %PAR_R_RINV_val_1_2_s" [stereo_2020/disparity_map.cpp:138]   --->   Operation 523 'fadd' 'tmp_58_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 524 [3/5] (7.25ns)   --->   "%tmp_62_i_i = fadd float %tmp_61_i_i, %PAR_R_RINV_val_2_2_s" [stereo_2020/disparity_map.cpp:139]   --->   Operation 524 'fadd' 'tmp_62_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.25>
ST_53 : Operation 525 [1/5] (7.25ns)   --->   "%tmp_42_i_i = fadd float %tmp_40_i_i, %PAR_L_RINV_val_0_2_s" [stereo_2020/disparity_map.cpp:134]   --->   Operation 525 'fadd' 'tmp_42_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 526 [1/5] (7.25ns)   --->   "%tmp_46_i_i = fadd float %tmp_45_i_i, %PAR_L_RINV_val_1_2_s" [stereo_2020/disparity_map.cpp:135]   --->   Operation 526 'fadd' 'tmp_46_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 527 [1/5] (7.25ns)   --->   "%tmp_50_i_i = fadd float %tmp_49_i_i, %PAR_L_RINV_val_2_2_s" [stereo_2020/disparity_map.cpp:136]   --->   Operation 527 'fadd' 'tmp_50_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 528 [2/5] (7.25ns)   --->   "%tmp_54_i_i = fadd float %tmp_53_i_i, %PAR_R_RINV_val_0_2_s" [stereo_2020/disparity_map.cpp:137]   --->   Operation 528 'fadd' 'tmp_54_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 529 [2/5] (7.25ns)   --->   "%tmp_58_i_i = fadd float %tmp_57_i_i, %PAR_R_RINV_val_1_2_s" [stereo_2020/disparity_map.cpp:138]   --->   Operation 529 'fadd' 'tmp_58_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 530 [2/5] (7.25ns)   --->   "%tmp_62_i_i = fadd float %tmp_61_i_i, %PAR_R_RINV_val_2_2_s" [stereo_2020/disparity_map.cpp:139]   --->   Operation 530 'fadd' 'tmp_62_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.25>
ST_54 : Operation 531 [16/16] (6.07ns)   --->   "%y1 = fdiv float %tmp_46_i_i, %tmp_50_i_i" [stereo_2020/disparity_map.cpp:141]   --->   Operation 531 'fdiv' 'y1' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 532 [1/5] (7.25ns)   --->   "%tmp_54_i_i = fadd float %tmp_53_i_i, %PAR_R_RINV_val_0_2_s" [stereo_2020/disparity_map.cpp:137]   --->   Operation 532 'fadd' 'tmp_54_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 533 [1/5] (7.25ns)   --->   "%tmp_58_i_i = fadd float %tmp_57_i_i, %PAR_R_RINV_val_1_2_s" [stereo_2020/disparity_map.cpp:138]   --->   Operation 533 'fadd' 'tmp_58_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 534 [1/5] (7.25ns)   --->   "%tmp_62_i_i = fadd float %tmp_61_i_i, %PAR_R_RINV_val_2_2_s" [stereo_2020/disparity_map.cpp:139]   --->   Operation 534 'fadd' 'tmp_62_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.07>
ST_55 : Operation 535 [15/16] (6.07ns)   --->   "%y1 = fdiv float %tmp_46_i_i, %tmp_50_i_i" [stereo_2020/disparity_map.cpp:141]   --->   Operation 535 'fdiv' 'y1' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 536 [16/16] (6.07ns)   --->   "%x1 = fdiv float %tmp_42_i_i, %tmp_50_i_i" [stereo_2020/disparity_map.cpp:140]   --->   Operation 536 'fdiv' 'x1' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.07>
ST_56 : Operation 537 [14/16] (6.07ns)   --->   "%y1 = fdiv float %tmp_46_i_i, %tmp_50_i_i" [stereo_2020/disparity_map.cpp:141]   --->   Operation 537 'fdiv' 'y1' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 538 [15/16] (6.07ns)   --->   "%x1 = fdiv float %tmp_42_i_i, %tmp_50_i_i" [stereo_2020/disparity_map.cpp:140]   --->   Operation 538 'fdiv' 'x1' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 539 [16/16] (6.07ns)   --->   "%y2 = fdiv float %tmp_58_i_i, %tmp_62_i_i" [stereo_2020/disparity_map.cpp:144]   --->   Operation 539 'fdiv' 'y2' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.07>
ST_57 : Operation 540 [13/16] (6.07ns)   --->   "%y1 = fdiv float %tmp_46_i_i, %tmp_50_i_i" [stereo_2020/disparity_map.cpp:141]   --->   Operation 540 'fdiv' 'y1' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 541 [14/16] (6.07ns)   --->   "%x1 = fdiv float %tmp_42_i_i, %tmp_50_i_i" [stereo_2020/disparity_map.cpp:140]   --->   Operation 541 'fdiv' 'x1' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 542 [15/16] (6.07ns)   --->   "%y2 = fdiv float %tmp_58_i_i, %tmp_62_i_i" [stereo_2020/disparity_map.cpp:144]   --->   Operation 542 'fdiv' 'y2' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 543 [16/16] (6.07ns)   --->   "%x2 = fdiv float %tmp_54_i_i, %tmp_62_i_i" [stereo_2020/disparity_map.cpp:143]   --->   Operation 543 'fdiv' 'x2' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.07>
ST_58 : Operation 544 [12/16] (6.07ns)   --->   "%y1 = fdiv float %tmp_46_i_i, %tmp_50_i_i" [stereo_2020/disparity_map.cpp:141]   --->   Operation 544 'fdiv' 'y1' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 545 [13/16] (6.07ns)   --->   "%x1 = fdiv float %tmp_42_i_i, %tmp_50_i_i" [stereo_2020/disparity_map.cpp:140]   --->   Operation 545 'fdiv' 'x1' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 546 [14/16] (6.07ns)   --->   "%y2 = fdiv float %tmp_58_i_i, %tmp_62_i_i" [stereo_2020/disparity_map.cpp:144]   --->   Operation 546 'fdiv' 'y2' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 547 [15/16] (6.07ns)   --->   "%x2 = fdiv float %tmp_54_i_i, %tmp_62_i_i" [stereo_2020/disparity_map.cpp:143]   --->   Operation 547 'fdiv' 'x2' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.07>
ST_59 : Operation 548 [11/16] (6.07ns)   --->   "%y1 = fdiv float %tmp_46_i_i, %tmp_50_i_i" [stereo_2020/disparity_map.cpp:141]   --->   Operation 548 'fdiv' 'y1' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 549 [12/16] (6.07ns)   --->   "%x1 = fdiv float %tmp_42_i_i, %tmp_50_i_i" [stereo_2020/disparity_map.cpp:140]   --->   Operation 549 'fdiv' 'x1' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 550 [13/16] (6.07ns)   --->   "%y2 = fdiv float %tmp_58_i_i, %tmp_62_i_i" [stereo_2020/disparity_map.cpp:144]   --->   Operation 550 'fdiv' 'y2' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 551 [14/16] (6.07ns)   --->   "%x2 = fdiv float %tmp_54_i_i, %tmp_62_i_i" [stereo_2020/disparity_map.cpp:143]   --->   Operation 551 'fdiv' 'x2' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.07>
ST_60 : Operation 552 [10/16] (6.07ns)   --->   "%y1 = fdiv float %tmp_46_i_i, %tmp_50_i_i" [stereo_2020/disparity_map.cpp:141]   --->   Operation 552 'fdiv' 'y1' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 553 [11/16] (6.07ns)   --->   "%x1 = fdiv float %tmp_42_i_i, %tmp_50_i_i" [stereo_2020/disparity_map.cpp:140]   --->   Operation 553 'fdiv' 'x1' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 554 [12/16] (6.07ns)   --->   "%y2 = fdiv float %tmp_58_i_i, %tmp_62_i_i" [stereo_2020/disparity_map.cpp:144]   --->   Operation 554 'fdiv' 'y2' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 555 [13/16] (6.07ns)   --->   "%x2 = fdiv float %tmp_54_i_i, %tmp_62_i_i" [stereo_2020/disparity_map.cpp:143]   --->   Operation 555 'fdiv' 'x2' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.07>
ST_61 : Operation 556 [9/16] (6.07ns)   --->   "%y1 = fdiv float %tmp_46_i_i, %tmp_50_i_i" [stereo_2020/disparity_map.cpp:141]   --->   Operation 556 'fdiv' 'y1' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 557 [10/16] (6.07ns)   --->   "%x1 = fdiv float %tmp_42_i_i, %tmp_50_i_i" [stereo_2020/disparity_map.cpp:140]   --->   Operation 557 'fdiv' 'x1' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 558 [11/16] (6.07ns)   --->   "%y2 = fdiv float %tmp_58_i_i, %tmp_62_i_i" [stereo_2020/disparity_map.cpp:144]   --->   Operation 558 'fdiv' 'y2' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 559 [12/16] (6.07ns)   --->   "%x2 = fdiv float %tmp_54_i_i, %tmp_62_i_i" [stereo_2020/disparity_map.cpp:143]   --->   Operation 559 'fdiv' 'x2' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.07>
ST_62 : Operation 560 [8/16] (6.07ns)   --->   "%y1 = fdiv float %tmp_46_i_i, %tmp_50_i_i" [stereo_2020/disparity_map.cpp:141]   --->   Operation 560 'fdiv' 'y1' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 561 [9/16] (6.07ns)   --->   "%x1 = fdiv float %tmp_42_i_i, %tmp_50_i_i" [stereo_2020/disparity_map.cpp:140]   --->   Operation 561 'fdiv' 'x1' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 562 [10/16] (6.07ns)   --->   "%y2 = fdiv float %tmp_58_i_i, %tmp_62_i_i" [stereo_2020/disparity_map.cpp:144]   --->   Operation 562 'fdiv' 'y2' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 563 [11/16] (6.07ns)   --->   "%x2 = fdiv float %tmp_54_i_i, %tmp_62_i_i" [stereo_2020/disparity_map.cpp:143]   --->   Operation 563 'fdiv' 'x2' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.07>
ST_63 : Operation 564 [7/16] (6.07ns)   --->   "%y1 = fdiv float %tmp_46_i_i, %tmp_50_i_i" [stereo_2020/disparity_map.cpp:141]   --->   Operation 564 'fdiv' 'y1' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 565 [8/16] (6.07ns)   --->   "%x1 = fdiv float %tmp_42_i_i, %tmp_50_i_i" [stereo_2020/disparity_map.cpp:140]   --->   Operation 565 'fdiv' 'x1' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 566 [9/16] (6.07ns)   --->   "%y2 = fdiv float %tmp_58_i_i, %tmp_62_i_i" [stereo_2020/disparity_map.cpp:144]   --->   Operation 566 'fdiv' 'y2' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 567 [10/16] (6.07ns)   --->   "%x2 = fdiv float %tmp_54_i_i, %tmp_62_i_i" [stereo_2020/disparity_map.cpp:143]   --->   Operation 567 'fdiv' 'x2' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.07>
ST_64 : Operation 568 [6/16] (6.07ns)   --->   "%y1 = fdiv float %tmp_46_i_i, %tmp_50_i_i" [stereo_2020/disparity_map.cpp:141]   --->   Operation 568 'fdiv' 'y1' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 569 [7/16] (6.07ns)   --->   "%x1 = fdiv float %tmp_42_i_i, %tmp_50_i_i" [stereo_2020/disparity_map.cpp:140]   --->   Operation 569 'fdiv' 'x1' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 570 [8/16] (6.07ns)   --->   "%y2 = fdiv float %tmp_58_i_i, %tmp_62_i_i" [stereo_2020/disparity_map.cpp:144]   --->   Operation 570 'fdiv' 'y2' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 571 [9/16] (6.07ns)   --->   "%x2 = fdiv float %tmp_54_i_i, %tmp_62_i_i" [stereo_2020/disparity_map.cpp:143]   --->   Operation 571 'fdiv' 'x2' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.07>
ST_65 : Operation 572 [5/16] (6.07ns)   --->   "%y1 = fdiv float %tmp_46_i_i, %tmp_50_i_i" [stereo_2020/disparity_map.cpp:141]   --->   Operation 572 'fdiv' 'y1' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 573 [6/16] (6.07ns)   --->   "%x1 = fdiv float %tmp_42_i_i, %tmp_50_i_i" [stereo_2020/disparity_map.cpp:140]   --->   Operation 573 'fdiv' 'x1' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 574 [7/16] (6.07ns)   --->   "%y2 = fdiv float %tmp_58_i_i, %tmp_62_i_i" [stereo_2020/disparity_map.cpp:144]   --->   Operation 574 'fdiv' 'y2' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 575 [8/16] (6.07ns)   --->   "%x2 = fdiv float %tmp_54_i_i, %tmp_62_i_i" [stereo_2020/disparity_map.cpp:143]   --->   Operation 575 'fdiv' 'x2' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.07>
ST_66 : Operation 576 [4/16] (6.07ns)   --->   "%y1 = fdiv float %tmp_46_i_i, %tmp_50_i_i" [stereo_2020/disparity_map.cpp:141]   --->   Operation 576 'fdiv' 'y1' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 577 [5/16] (6.07ns)   --->   "%x1 = fdiv float %tmp_42_i_i, %tmp_50_i_i" [stereo_2020/disparity_map.cpp:140]   --->   Operation 577 'fdiv' 'x1' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 578 [6/16] (6.07ns)   --->   "%y2 = fdiv float %tmp_58_i_i, %tmp_62_i_i" [stereo_2020/disparity_map.cpp:144]   --->   Operation 578 'fdiv' 'y2' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 579 [7/16] (6.07ns)   --->   "%x2 = fdiv float %tmp_54_i_i, %tmp_62_i_i" [stereo_2020/disparity_map.cpp:143]   --->   Operation 579 'fdiv' 'x2' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.07>
ST_67 : Operation 580 [3/16] (6.07ns)   --->   "%y1 = fdiv float %tmp_46_i_i, %tmp_50_i_i" [stereo_2020/disparity_map.cpp:141]   --->   Operation 580 'fdiv' 'y1' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 581 [4/16] (6.07ns)   --->   "%x1 = fdiv float %tmp_42_i_i, %tmp_50_i_i" [stereo_2020/disparity_map.cpp:140]   --->   Operation 581 'fdiv' 'x1' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 582 [5/16] (6.07ns)   --->   "%y2 = fdiv float %tmp_58_i_i, %tmp_62_i_i" [stereo_2020/disparity_map.cpp:144]   --->   Operation 582 'fdiv' 'y2' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 583 [6/16] (6.07ns)   --->   "%x2 = fdiv float %tmp_54_i_i, %tmp_62_i_i" [stereo_2020/disparity_map.cpp:143]   --->   Operation 583 'fdiv' 'x2' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.07>
ST_68 : Operation 584 [2/16] (6.07ns)   --->   "%y1 = fdiv float %tmp_46_i_i, %tmp_50_i_i" [stereo_2020/disparity_map.cpp:141]   --->   Operation 584 'fdiv' 'y1' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 585 [3/16] (6.07ns)   --->   "%x1 = fdiv float %tmp_42_i_i, %tmp_50_i_i" [stereo_2020/disparity_map.cpp:140]   --->   Operation 585 'fdiv' 'x1' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 586 [4/16] (6.07ns)   --->   "%y2 = fdiv float %tmp_58_i_i, %tmp_62_i_i" [stereo_2020/disparity_map.cpp:144]   --->   Operation 586 'fdiv' 'y2' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 587 [5/16] (6.07ns)   --->   "%x2 = fdiv float %tmp_54_i_i, %tmp_62_i_i" [stereo_2020/disparity_map.cpp:143]   --->   Operation 587 'fdiv' 'x2' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.07>
ST_69 : Operation 588 [1/16] (6.07ns)   --->   "%y1 = fdiv float %tmp_46_i_i, %tmp_50_i_i" [stereo_2020/disparity_map.cpp:141]   --->   Operation 588 'fdiv' 'y1' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 589 [2/16] (6.07ns)   --->   "%x1 = fdiv float %tmp_42_i_i, %tmp_50_i_i" [stereo_2020/disparity_map.cpp:140]   --->   Operation 589 'fdiv' 'x1' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 590 [3/16] (6.07ns)   --->   "%y2 = fdiv float %tmp_58_i_i, %tmp_62_i_i" [stereo_2020/disparity_map.cpp:144]   --->   Operation 590 'fdiv' 'y2' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 591 [4/16] (6.07ns)   --->   "%x2 = fdiv float %tmp_54_i_i, %tmp_62_i_i" [stereo_2020/disparity_map.cpp:143]   --->   Operation 591 'fdiv' 'x2' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.07>
ST_70 : Operation 592 [4/4] (5.70ns)   --->   "%tmp_64_i_i = fmul float %y1, %y1" [stereo_2020/disparity_map.cpp:142]   --->   Operation 592 'fmul' 'tmp_64_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 593 [1/16] (6.07ns)   --->   "%x1 = fdiv float %tmp_42_i_i, %tmp_50_i_i" [stereo_2020/disparity_map.cpp:140]   --->   Operation 593 'fdiv' 'x1' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 594 [2/16] (6.07ns)   --->   "%y2 = fdiv float %tmp_58_i_i, %tmp_62_i_i" [stereo_2020/disparity_map.cpp:144]   --->   Operation 594 'fdiv' 'y2' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 595 [3/16] (6.07ns)   --->   "%x2 = fdiv float %tmp_54_i_i, %tmp_62_i_i" [stereo_2020/disparity_map.cpp:143]   --->   Operation 595 'fdiv' 'x2' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 596 [4/4] (5.70ns)   --->   "%tmp_88_i_i = fmul float %y1, 2.000000e+00" [stereo_2020/disparity_map.cpp:147]   --->   Operation 596 'fmul' 'tmp_88_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.07>
ST_71 : Operation 597 [3/4] (5.70ns)   --->   "%tmp_64_i_i = fmul float %y1, %y1" [stereo_2020/disparity_map.cpp:142]   --->   Operation 597 'fmul' 'tmp_64_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 598 [4/4] (5.70ns)   --->   "%tmp_63_i_i = fmul float %x1, %x1" [stereo_2020/disparity_map.cpp:142]   --->   Operation 598 'fmul' 'tmp_63_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 599 [1/16] (6.07ns)   --->   "%y2 = fdiv float %tmp_58_i_i, %tmp_62_i_i" [stereo_2020/disparity_map.cpp:144]   --->   Operation 599 'fdiv' 'y2' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 600 [2/16] (6.07ns)   --->   "%x2 = fdiv float %tmp_54_i_i, %tmp_62_i_i" [stereo_2020/disparity_map.cpp:143]   --->   Operation 600 'fdiv' 'x2' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 601 [4/4] (5.70ns)   --->   "%tmp_77_i_i = fmul float %x1, 0x3F40CA0260000000" [stereo_2020/disparity_map.cpp:146]   --->   Operation 601 'fmul' 'tmp_77_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 602 [4/4] (5.70ns)   --->   "%tmp_80_i_i = fmul float %x1, 2.000000e+00" [stereo_2020/disparity_map.cpp:146]   --->   Operation 602 'fmul' 'tmp_80_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 603 [4/4] (5.70ns)   --->   "%tmp_85_i_i = fmul float %x1, 0x3F73BCDC40000000" [stereo_2020/disparity_map.cpp:147]   --->   Operation 603 'fmul' 'tmp_85_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 604 [3/4] (5.70ns)   --->   "%tmp_88_i_i = fmul float %y1, 2.000000e+00" [stereo_2020/disparity_map.cpp:147]   --->   Operation 604 'fmul' 'tmp_88_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.07>
ST_72 : Operation 605 [2/4] (5.70ns)   --->   "%tmp_64_i_i = fmul float %y1, %y1" [stereo_2020/disparity_map.cpp:142]   --->   Operation 605 'fmul' 'tmp_64_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 606 [3/4] (5.70ns)   --->   "%tmp_63_i_i = fmul float %x1, %x1" [stereo_2020/disparity_map.cpp:142]   --->   Operation 606 'fmul' 'tmp_63_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 607 [4/4] (5.70ns)   --->   "%tmp_66_i_i = fmul float %y2, %y2" [stereo_2020/disparity_map.cpp:145]   --->   Operation 607 'fmul' 'tmp_66_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 608 [1/16] (6.07ns)   --->   "%x2 = fdiv float %tmp_54_i_i, %tmp_62_i_i" [stereo_2020/disparity_map.cpp:143]   --->   Operation 608 'fdiv' 'x2' <Predicate = (!exitcond_flatten)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 609 [3/4] (5.70ns)   --->   "%tmp_77_i_i = fmul float %x1, 0x3F40CA0260000000" [stereo_2020/disparity_map.cpp:146]   --->   Operation 609 'fmul' 'tmp_77_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 610 [3/4] (5.70ns)   --->   "%tmp_80_i_i = fmul float %x1, 2.000000e+00" [stereo_2020/disparity_map.cpp:146]   --->   Operation 610 'fmul' 'tmp_80_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 611 [3/4] (5.70ns)   --->   "%tmp_85_i_i = fmul float %x1, 0x3F73BCDC40000000" [stereo_2020/disparity_map.cpp:147]   --->   Operation 611 'fmul' 'tmp_85_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 612 [2/4] (5.70ns)   --->   "%tmp_88_i_i = fmul float %y1, 2.000000e+00" [stereo_2020/disparity_map.cpp:147]   --->   Operation 612 'fmul' 'tmp_88_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 613 [4/4] (5.70ns)   --->   "%tmp_113_i_i = fmul float %y2, 2.000000e+00" [stereo_2020/disparity_map.cpp:151]   --->   Operation 613 'fmul' 'tmp_113_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.70>
ST_73 : Operation 614 [1/4] (5.70ns)   --->   "%tmp_64_i_i = fmul float %y1, %y1" [stereo_2020/disparity_map.cpp:142]   --->   Operation 614 'fmul' 'tmp_64_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 615 [2/4] (5.70ns)   --->   "%tmp_63_i_i = fmul float %x1, %x1" [stereo_2020/disparity_map.cpp:142]   --->   Operation 615 'fmul' 'tmp_63_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 616 [3/4] (5.70ns)   --->   "%tmp_66_i_i = fmul float %y2, %y2" [stereo_2020/disparity_map.cpp:145]   --->   Operation 616 'fmul' 'tmp_66_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 617 [4/4] (5.70ns)   --->   "%tmp_65_i_i = fmul float %x2, %x2" [stereo_2020/disparity_map.cpp:145]   --->   Operation 617 'fmul' 'tmp_65_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 618 [2/4] (5.70ns)   --->   "%tmp_77_i_i = fmul float %x1, 0x3F40CA0260000000" [stereo_2020/disparity_map.cpp:146]   --->   Operation 618 'fmul' 'tmp_77_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 619 [2/4] (5.70ns)   --->   "%tmp_80_i_i = fmul float %x1, 2.000000e+00" [stereo_2020/disparity_map.cpp:146]   --->   Operation 619 'fmul' 'tmp_80_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 620 [2/4] (5.70ns)   --->   "%tmp_85_i_i = fmul float %x1, 0x3F73BCDC40000000" [stereo_2020/disparity_map.cpp:147]   --->   Operation 620 'fmul' 'tmp_85_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 621 [1/4] (5.70ns)   --->   "%tmp_88_i_i = fmul float %y1, 2.000000e+00" [stereo_2020/disparity_map.cpp:147]   --->   Operation 621 'fmul' 'tmp_88_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 622 [4/4] (5.70ns)   --->   "%tmp_102_i_i = fmul float %x2, 0xBF62B2D940000000" [stereo_2020/disparity_map.cpp:150]   --->   Operation 622 'fmul' 'tmp_102_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 623 [4/4] (5.70ns)   --->   "%tmp_105_i_i = fmul float %x2, 2.000000e+00" [stereo_2020/disparity_map.cpp:150]   --->   Operation 623 'fmul' 'tmp_105_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 624 [4/4] (5.70ns)   --->   "%tmp_110_i_i = fmul float %x2, 0xBF632B6800000000" [stereo_2020/disparity_map.cpp:151]   --->   Operation 624 'fmul' 'tmp_110_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 625 [3/4] (5.70ns)   --->   "%tmp_113_i_i = fmul float %y2, 2.000000e+00" [stereo_2020/disparity_map.cpp:151]   --->   Operation 625 'fmul' 'tmp_113_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.70>
ST_74 : Operation 626 [1/4] (5.70ns)   --->   "%tmp_63_i_i = fmul float %x1, %x1" [stereo_2020/disparity_map.cpp:142]   --->   Operation 626 'fmul' 'tmp_63_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 627 [2/4] (5.70ns)   --->   "%tmp_66_i_i = fmul float %y2, %y2" [stereo_2020/disparity_map.cpp:145]   --->   Operation 627 'fmul' 'tmp_66_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 628 [3/4] (5.70ns)   --->   "%tmp_65_i_i = fmul float %x2, %x2" [stereo_2020/disparity_map.cpp:145]   --->   Operation 628 'fmul' 'tmp_65_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 629 [1/4] (5.70ns)   --->   "%tmp_77_i_i = fmul float %x1, 0x3F40CA0260000000" [stereo_2020/disparity_map.cpp:146]   --->   Operation 629 'fmul' 'tmp_77_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 630 [1/4] (5.70ns)   --->   "%tmp_80_i_i = fmul float %x1, 2.000000e+00" [stereo_2020/disparity_map.cpp:146]   --->   Operation 630 'fmul' 'tmp_80_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 631 [1/4] (5.70ns)   --->   "%tmp_85_i_i = fmul float %x1, 0x3F73BCDC40000000" [stereo_2020/disparity_map.cpp:147]   --->   Operation 631 'fmul' 'tmp_85_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 632 [4/4] (5.70ns)   --->   "%tmp_89_i_i = fmul float %tmp_88_i_i, %y1" [stereo_2020/disparity_map.cpp:147]   --->   Operation 632 'fmul' 'tmp_89_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 633 [3/4] (5.70ns)   --->   "%tmp_102_i_i = fmul float %x2, 0xBF62B2D940000000" [stereo_2020/disparity_map.cpp:150]   --->   Operation 633 'fmul' 'tmp_102_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 634 [3/4] (5.70ns)   --->   "%tmp_105_i_i = fmul float %x2, 2.000000e+00" [stereo_2020/disparity_map.cpp:150]   --->   Operation 634 'fmul' 'tmp_105_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 635 [3/4] (5.70ns)   --->   "%tmp_110_i_i = fmul float %x2, 0xBF632B6800000000" [stereo_2020/disparity_map.cpp:151]   --->   Operation 635 'fmul' 'tmp_110_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 636 [2/4] (5.70ns)   --->   "%tmp_113_i_i = fmul float %y2, 2.000000e+00" [stereo_2020/disparity_map.cpp:151]   --->   Operation 636 'fmul' 'tmp_113_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.25>
ST_75 : Operation 637 [5/5] (7.25ns)   --->   "%r1 = fadd float %tmp_63_i_i, %tmp_64_i_i" [stereo_2020/disparity_map.cpp:142]   --->   Operation 637 'fadd' 'r1' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 638 [1/4] (5.70ns)   --->   "%tmp_66_i_i = fmul float %y2, %y2" [stereo_2020/disparity_map.cpp:145]   --->   Operation 638 'fmul' 'tmp_66_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 639 [2/4] (5.70ns)   --->   "%tmp_65_i_i = fmul float %x2, %x2" [stereo_2020/disparity_map.cpp:145]   --->   Operation 639 'fmul' 'tmp_65_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 640 [3/4] (5.70ns)   --->   "%tmp_89_i_i = fmul float %tmp_88_i_i, %y1" [stereo_2020/disparity_map.cpp:147]   --->   Operation 640 'fmul' 'tmp_89_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 641 [2/4] (5.70ns)   --->   "%tmp_102_i_i = fmul float %x2, 0xBF62B2D940000000" [stereo_2020/disparity_map.cpp:150]   --->   Operation 641 'fmul' 'tmp_102_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 642 [2/4] (5.70ns)   --->   "%tmp_105_i_i = fmul float %x2, 2.000000e+00" [stereo_2020/disparity_map.cpp:150]   --->   Operation 642 'fmul' 'tmp_105_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 643 [2/4] (5.70ns)   --->   "%tmp_110_i_i = fmul float %x2, 0xBF632B6800000000" [stereo_2020/disparity_map.cpp:151]   --->   Operation 643 'fmul' 'tmp_110_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 644 [1/4] (5.70ns)   --->   "%tmp_113_i_i = fmul float %y2, 2.000000e+00" [stereo_2020/disparity_map.cpp:151]   --->   Operation 644 'fmul' 'tmp_113_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.25>
ST_76 : Operation 645 [4/5] (7.25ns)   --->   "%r1 = fadd float %tmp_63_i_i, %tmp_64_i_i" [stereo_2020/disparity_map.cpp:142]   --->   Operation 645 'fadd' 'r1' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 646 [1/4] (5.70ns)   --->   "%tmp_65_i_i = fmul float %x2, %x2" [stereo_2020/disparity_map.cpp:145]   --->   Operation 646 'fmul' 'tmp_65_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 647 [2/4] (5.70ns)   --->   "%tmp_89_i_i = fmul float %tmp_88_i_i, %y1" [stereo_2020/disparity_map.cpp:147]   --->   Operation 647 'fmul' 'tmp_89_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 648 [1/4] (5.70ns)   --->   "%tmp_102_i_i = fmul float %x2, 0xBF62B2D940000000" [stereo_2020/disparity_map.cpp:150]   --->   Operation 648 'fmul' 'tmp_102_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 649 [1/4] (5.70ns)   --->   "%tmp_105_i_i = fmul float %x2, 2.000000e+00" [stereo_2020/disparity_map.cpp:150]   --->   Operation 649 'fmul' 'tmp_105_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 650 [1/4] (5.70ns)   --->   "%tmp_110_i_i = fmul float %x2, 0xBF632B6800000000" [stereo_2020/disparity_map.cpp:151]   --->   Operation 650 'fmul' 'tmp_110_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 7.25>
ST_77 : Operation 651 [3/5] (7.25ns)   --->   "%r1 = fadd float %tmp_63_i_i, %tmp_64_i_i" [stereo_2020/disparity_map.cpp:142]   --->   Operation 651 'fadd' 'r1' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 652 [5/5] (7.25ns)   --->   "%r2 = fadd float %tmp_65_i_i, %tmp_66_i_i" [stereo_2020/disparity_map.cpp:145]   --->   Operation 652 'fadd' 'r2' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 653 [1/4] (5.70ns)   --->   "%tmp_89_i_i = fmul float %tmp_88_i_i, %y1" [stereo_2020/disparity_map.cpp:147]   --->   Operation 653 'fmul' 'tmp_89_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.25>
ST_78 : Operation 654 [2/5] (7.25ns)   --->   "%r1 = fadd float %tmp_63_i_i, %tmp_64_i_i" [stereo_2020/disparity_map.cpp:142]   --->   Operation 654 'fadd' 'r1' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 655 [4/5] (7.25ns)   --->   "%r2 = fadd float %tmp_65_i_i, %tmp_66_i_i" [stereo_2020/disparity_map.cpp:145]   --->   Operation 655 'fadd' 'r2' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 656 [4/4] (5.70ns)   --->   "%tmp_78_i_i = fmul float %tmp_77_i_i, %y1" [stereo_2020/disparity_map.cpp:146]   --->   Operation 656 'fmul' 'tmp_78_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 657 [4/4] (5.70ns)   --->   "%tmp_81_i_i = fmul float %tmp_80_i_i, %x1" [stereo_2020/disparity_map.cpp:146]   --->   Operation 657 'fmul' 'tmp_81_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 658 [4/4] (5.70ns)   --->   "%tmp_86_i_i = fmul float %tmp_85_i_i, %y1" [stereo_2020/disparity_map.cpp:147]   --->   Operation 658 'fmul' 'tmp_86_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 659 [4/4] (5.70ns)   --->   "%tmp_106_i_i = fmul float %tmp_105_i_i, %x2" [stereo_2020/disparity_map.cpp:150]   --->   Operation 659 'fmul' 'tmp_106_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.25>
ST_79 : Operation 660 [1/5] (7.25ns)   --->   "%r1 = fadd float %tmp_63_i_i, %tmp_64_i_i" [stereo_2020/disparity_map.cpp:142]   --->   Operation 660 'fadd' 'r1' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 661 [3/5] (7.25ns)   --->   "%r2 = fadd float %tmp_65_i_i, %tmp_66_i_i" [stereo_2020/disparity_map.cpp:145]   --->   Operation 661 'fadd' 'r2' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 662 [3/4] (5.70ns)   --->   "%tmp_78_i_i = fmul float %tmp_77_i_i, %y1" [stereo_2020/disparity_map.cpp:146]   --->   Operation 662 'fmul' 'tmp_78_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 663 [3/4] (5.70ns)   --->   "%tmp_81_i_i = fmul float %tmp_80_i_i, %x1" [stereo_2020/disparity_map.cpp:146]   --->   Operation 663 'fmul' 'tmp_81_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 664 [3/4] (5.70ns)   --->   "%tmp_86_i_i = fmul float %tmp_85_i_i, %y1" [stereo_2020/disparity_map.cpp:147]   --->   Operation 664 'fmul' 'tmp_86_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 665 [4/4] (5.70ns)   --->   "%tmp_103_i_i = fmul float %tmp_102_i_i, %y2" [stereo_2020/disparity_map.cpp:150]   --->   Operation 665 'fmul' 'tmp_103_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 666 [3/4] (5.70ns)   --->   "%tmp_106_i_i = fmul float %tmp_105_i_i, %x2" [stereo_2020/disparity_map.cpp:150]   --->   Operation 666 'fmul' 'tmp_106_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 667 [4/4] (5.70ns)   --->   "%tmp_111_i_i = fmul float %tmp_110_i_i, %y2" [stereo_2020/disparity_map.cpp:151]   --->   Operation 667 'fmul' 'tmp_111_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 668 [4/4] (5.70ns)   --->   "%tmp_114_i_i = fmul float %tmp_113_i_i, %y2" [stereo_2020/disparity_map.cpp:151]   --->   Operation 668 'fmul' 'tmp_114_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.25>
ST_80 : Operation 669 [2/5] (7.25ns)   --->   "%r2 = fadd float %tmp_65_i_i, %tmp_66_i_i" [stereo_2020/disparity_map.cpp:145]   --->   Operation 669 'fadd' 'r2' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 670 [4/4] (5.70ns)   --->   "%tmp_67_i_i = fmul float %r1, 0xBFDE5CDA40000000" [stereo_2020/disparity_map.cpp:146]   --->   Operation 670 'fmul' 'tmp_67_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 671 [4/4] (5.70ns)   --->   "%tmp_69_i_i = fmul float %r1, 0x3FE3DD5A00000000" [stereo_2020/disparity_map.cpp:146]   --->   Operation 671 'fmul' 'tmp_69_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 672 [4/4] (5.70ns)   --->   "%tmp_72_i_i = fmul float %r1, 0xBFF79CD7A0000000" [stereo_2020/disparity_map.cpp:146]   --->   Operation 672 'fmul' 'tmp_72_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 673 [2/4] (5.70ns)   --->   "%tmp_78_i_i = fmul float %tmp_77_i_i, %y1" [stereo_2020/disparity_map.cpp:146]   --->   Operation 673 'fmul' 'tmp_78_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 674 [2/4] (5.70ns)   --->   "%tmp_81_i_i = fmul float %tmp_80_i_i, %x1" [stereo_2020/disparity_map.cpp:146]   --->   Operation 674 'fmul' 'tmp_81_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 675 [2/4] (5.70ns)   --->   "%tmp_86_i_i = fmul float %tmp_85_i_i, %y1" [stereo_2020/disparity_map.cpp:147]   --->   Operation 675 'fmul' 'tmp_86_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 676 [5/5] (7.25ns)   --->   "%tmp_90_i_i = fadd float %r1, %tmp_89_i_i" [stereo_2020/disparity_map.cpp:147]   --->   Operation 676 'fadd' 'tmp_90_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 677 [3/4] (5.70ns)   --->   "%tmp_103_i_i = fmul float %tmp_102_i_i, %y2" [stereo_2020/disparity_map.cpp:150]   --->   Operation 677 'fmul' 'tmp_103_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 678 [2/4] (5.70ns)   --->   "%tmp_106_i_i = fmul float %tmp_105_i_i, %x2" [stereo_2020/disparity_map.cpp:150]   --->   Operation 678 'fmul' 'tmp_106_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 679 [3/4] (5.70ns)   --->   "%tmp_111_i_i = fmul float %tmp_110_i_i, %y2" [stereo_2020/disparity_map.cpp:151]   --->   Operation 679 'fmul' 'tmp_111_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 680 [3/4] (5.70ns)   --->   "%tmp_114_i_i = fmul float %tmp_113_i_i, %y2" [stereo_2020/disparity_map.cpp:151]   --->   Operation 680 'fmul' 'tmp_114_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.25>
ST_81 : Operation 681 [1/5] (7.25ns)   --->   "%r2 = fadd float %tmp_65_i_i, %tmp_66_i_i" [stereo_2020/disparity_map.cpp:145]   --->   Operation 681 'fadd' 'r2' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 682 [3/4] (5.70ns)   --->   "%tmp_67_i_i = fmul float %r1, 0xBFDE5CDA40000000" [stereo_2020/disparity_map.cpp:146]   --->   Operation 682 'fmul' 'tmp_67_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 683 [3/4] (5.70ns)   --->   "%tmp_69_i_i = fmul float %r1, 0x3FE3DD5A00000000" [stereo_2020/disparity_map.cpp:146]   --->   Operation 683 'fmul' 'tmp_69_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 684 [3/4] (5.70ns)   --->   "%tmp_72_i_i = fmul float %r1, 0xBFF79CD7A0000000" [stereo_2020/disparity_map.cpp:146]   --->   Operation 684 'fmul' 'tmp_72_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 685 [1/4] (5.70ns)   --->   "%tmp_78_i_i = fmul float %tmp_77_i_i, %y1" [stereo_2020/disparity_map.cpp:146]   --->   Operation 685 'fmul' 'tmp_78_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 686 [1/4] (5.70ns)   --->   "%tmp_81_i_i = fmul float %tmp_80_i_i, %x1" [stereo_2020/disparity_map.cpp:146]   --->   Operation 686 'fmul' 'tmp_81_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 687 [1/4] (5.70ns)   --->   "%tmp_86_i_i = fmul float %tmp_85_i_i, %y1" [stereo_2020/disparity_map.cpp:147]   --->   Operation 687 'fmul' 'tmp_86_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 688 [4/5] (7.25ns)   --->   "%tmp_90_i_i = fadd float %r1, %tmp_89_i_i" [stereo_2020/disparity_map.cpp:147]   --->   Operation 688 'fadd' 'tmp_90_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 689 [2/4] (5.70ns)   --->   "%tmp_103_i_i = fmul float %tmp_102_i_i, %y2" [stereo_2020/disparity_map.cpp:150]   --->   Operation 689 'fmul' 'tmp_103_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 690 [1/4] (5.70ns)   --->   "%tmp_106_i_i = fmul float %tmp_105_i_i, %x2" [stereo_2020/disparity_map.cpp:150]   --->   Operation 690 'fmul' 'tmp_106_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 691 [2/4] (5.70ns)   --->   "%tmp_111_i_i = fmul float %tmp_110_i_i, %y2" [stereo_2020/disparity_map.cpp:151]   --->   Operation 691 'fmul' 'tmp_111_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 692 [2/4] (5.70ns)   --->   "%tmp_114_i_i = fmul float %tmp_113_i_i, %y2" [stereo_2020/disparity_map.cpp:151]   --->   Operation 692 'fmul' 'tmp_114_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 7.25>
ST_82 : Operation 693 [2/4] (5.70ns)   --->   "%tmp_67_i_i = fmul float %r1, 0xBFDE5CDA40000000" [stereo_2020/disparity_map.cpp:146]   --->   Operation 693 'fmul' 'tmp_67_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 694 [2/4] (5.70ns)   --->   "%tmp_69_i_i = fmul float %r1, 0x3FE3DD5A00000000" [stereo_2020/disparity_map.cpp:146]   --->   Operation 694 'fmul' 'tmp_69_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 695 [2/4] (5.70ns)   --->   "%tmp_72_i_i = fmul float %r1, 0xBFF79CD7A0000000" [stereo_2020/disparity_map.cpp:146]   --->   Operation 695 'fmul' 'tmp_72_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 696 [5/5] (7.25ns)   --->   "%tmp_82_i_i = fadd float %r1, %tmp_81_i_i" [stereo_2020/disparity_map.cpp:146]   --->   Operation 696 'fadd' 'tmp_82_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 697 [3/5] (7.25ns)   --->   "%tmp_90_i_i = fadd float %r1, %tmp_89_i_i" [stereo_2020/disparity_map.cpp:147]   --->   Operation 697 'fadd' 'tmp_90_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 698 [4/4] (5.70ns)   --->   "%tmp_92_i_i = fmul float %r2, 0xBFDD420580000000" [stereo_2020/disparity_map.cpp:150]   --->   Operation 698 'fmul' 'tmp_92_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 699 [4/4] (5.70ns)   --->   "%tmp_94_i_i = fmul float %r2, 0x3FD35C78E0000000" [stereo_2020/disparity_map.cpp:150]   --->   Operation 699 'fmul' 'tmp_94_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 700 [4/4] (5.70ns)   --->   "%tmp_97_i_i = fmul float %r2, 0xBFC5F8E6E0000000" [stereo_2020/disparity_map.cpp:150]   --->   Operation 700 'fmul' 'tmp_97_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 701 [1/4] (5.70ns)   --->   "%tmp_103_i_i = fmul float %tmp_102_i_i, %y2" [stereo_2020/disparity_map.cpp:150]   --->   Operation 701 'fmul' 'tmp_103_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 702 [5/5] (7.25ns)   --->   "%tmp_107_i_i = fadd float %r2, %tmp_106_i_i" [stereo_2020/disparity_map.cpp:150]   --->   Operation 702 'fadd' 'tmp_107_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 703 [1/4] (5.70ns)   --->   "%tmp_111_i_i = fmul float %tmp_110_i_i, %y2" [stereo_2020/disparity_map.cpp:151]   --->   Operation 703 'fmul' 'tmp_111_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 704 [1/4] (5.70ns)   --->   "%tmp_114_i_i = fmul float %tmp_113_i_i, %y2" [stereo_2020/disparity_map.cpp:151]   --->   Operation 704 'fmul' 'tmp_114_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.25>
ST_83 : Operation 705 [1/4] (5.70ns)   --->   "%tmp_67_i_i = fmul float %r1, 0xBFDE5CDA40000000" [stereo_2020/disparity_map.cpp:146]   --->   Operation 705 'fmul' 'tmp_67_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 706 [1/4] (5.70ns)   --->   "%tmp_69_i_i = fmul float %r1, 0x3FE3DD5A00000000" [stereo_2020/disparity_map.cpp:146]   --->   Operation 706 'fmul' 'tmp_69_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 707 [1/4] (5.70ns)   --->   "%tmp_72_i_i = fmul float %r1, 0xBFF79CD7A0000000" [stereo_2020/disparity_map.cpp:146]   --->   Operation 707 'fmul' 'tmp_72_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 708 [4/5] (7.25ns)   --->   "%tmp_82_i_i = fadd float %r1, %tmp_81_i_i" [stereo_2020/disparity_map.cpp:146]   --->   Operation 708 'fadd' 'tmp_82_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 709 [2/5] (7.25ns)   --->   "%tmp_90_i_i = fadd float %r1, %tmp_89_i_i" [stereo_2020/disparity_map.cpp:147]   --->   Operation 709 'fadd' 'tmp_90_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 710 [3/4] (5.70ns)   --->   "%tmp_92_i_i = fmul float %r2, 0xBFDD420580000000" [stereo_2020/disparity_map.cpp:150]   --->   Operation 710 'fmul' 'tmp_92_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 711 [3/4] (5.70ns)   --->   "%tmp_94_i_i = fmul float %r2, 0x3FD35C78E0000000" [stereo_2020/disparity_map.cpp:150]   --->   Operation 711 'fmul' 'tmp_94_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 712 [3/4] (5.70ns)   --->   "%tmp_97_i_i = fmul float %r2, 0xBFC5F8E6E0000000" [stereo_2020/disparity_map.cpp:150]   --->   Operation 712 'fmul' 'tmp_97_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 713 [4/5] (7.25ns)   --->   "%tmp_107_i_i = fadd float %r2, %tmp_106_i_i" [stereo_2020/disparity_map.cpp:150]   --->   Operation 713 'fadd' 'tmp_107_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 714 [5/5] (7.25ns)   --->   "%tmp_115_i_i = fadd float %r2, %tmp_114_i_i" [stereo_2020/disparity_map.cpp:151]   --->   Operation 714 'fadd' 'tmp_115_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.25>
ST_84 : Operation 715 [5/5] (7.25ns)   --->   "%tmp_68_i_i = fadd float %tmp_67_i_i, 1.000000e+00" [stereo_2020/disparity_map.cpp:146]   --->   Operation 715 'fadd' 'tmp_68_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 716 [4/4] (5.70ns)   --->   "%tmp_70_i_i = fmul float %tmp_69_i_i, %r1" [stereo_2020/disparity_map.cpp:146]   --->   Operation 716 'fmul' 'tmp_70_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 717 [4/4] (5.70ns)   --->   "%tmp_73_i_i = fmul float %tmp_72_i_i, %r1" [stereo_2020/disparity_map.cpp:146]   --->   Operation 717 'fmul' 'tmp_73_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 718 [3/5] (7.25ns)   --->   "%tmp_82_i_i = fadd float %r1, %tmp_81_i_i" [stereo_2020/disparity_map.cpp:146]   --->   Operation 718 'fadd' 'tmp_82_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 719 [1/5] (7.25ns)   --->   "%tmp_90_i_i = fadd float %r1, %tmp_89_i_i" [stereo_2020/disparity_map.cpp:147]   --->   Operation 719 'fadd' 'tmp_90_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 720 [2/4] (5.70ns)   --->   "%tmp_92_i_i = fmul float %r2, 0xBFDD420580000000" [stereo_2020/disparity_map.cpp:150]   --->   Operation 720 'fmul' 'tmp_92_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 721 [2/4] (5.70ns)   --->   "%tmp_94_i_i = fmul float %r2, 0x3FD35C78E0000000" [stereo_2020/disparity_map.cpp:150]   --->   Operation 721 'fmul' 'tmp_94_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 722 [2/4] (5.70ns)   --->   "%tmp_97_i_i = fmul float %r2, 0xBFC5F8E6E0000000" [stereo_2020/disparity_map.cpp:150]   --->   Operation 722 'fmul' 'tmp_97_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 723 [3/5] (7.25ns)   --->   "%tmp_107_i_i = fadd float %r2, %tmp_106_i_i" [stereo_2020/disparity_map.cpp:150]   --->   Operation 723 'fadd' 'tmp_107_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 724 [4/5] (7.25ns)   --->   "%tmp_115_i_i = fadd float %r2, %tmp_114_i_i" [stereo_2020/disparity_map.cpp:151]   --->   Operation 724 'fadd' 'tmp_115_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 7.25>
ST_85 : Operation 725 [4/5] (7.25ns)   --->   "%tmp_68_i_i = fadd float %tmp_67_i_i, 1.000000e+00" [stereo_2020/disparity_map.cpp:146]   --->   Operation 725 'fadd' 'tmp_68_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 726 [3/4] (5.70ns)   --->   "%tmp_70_i_i = fmul float %tmp_69_i_i, %r1" [stereo_2020/disparity_map.cpp:146]   --->   Operation 726 'fmul' 'tmp_70_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 727 [3/4] (5.70ns)   --->   "%tmp_73_i_i = fmul float %tmp_72_i_i, %r1" [stereo_2020/disparity_map.cpp:146]   --->   Operation 727 'fmul' 'tmp_73_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 728 [2/5] (7.25ns)   --->   "%tmp_82_i_i = fadd float %r1, %tmp_81_i_i" [stereo_2020/disparity_map.cpp:146]   --->   Operation 728 'fadd' 'tmp_82_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 729 [4/4] (5.70ns)   --->   "%tmp_91_i_i = fmul float %tmp_90_i_i, 0x3F30CA0260000000" [stereo_2020/disparity_map.cpp:147]   --->   Operation 729 'fmul' 'tmp_91_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 730 [1/4] (5.70ns)   --->   "%tmp_92_i_i = fmul float %r2, 0xBFDD420580000000" [stereo_2020/disparity_map.cpp:150]   --->   Operation 730 'fmul' 'tmp_92_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 731 [1/4] (5.70ns)   --->   "%tmp_94_i_i = fmul float %r2, 0x3FD35C78E0000000" [stereo_2020/disparity_map.cpp:150]   --->   Operation 731 'fmul' 'tmp_94_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 732 [1/4] (5.70ns)   --->   "%tmp_97_i_i = fmul float %r2, 0xBFC5F8E6E0000000" [stereo_2020/disparity_map.cpp:150]   --->   Operation 732 'fmul' 'tmp_97_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 733 [2/5] (7.25ns)   --->   "%tmp_107_i_i = fadd float %r2, %tmp_106_i_i" [stereo_2020/disparity_map.cpp:150]   --->   Operation 733 'fadd' 'tmp_107_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 734 [3/5] (7.25ns)   --->   "%tmp_115_i_i = fadd float %r2, %tmp_114_i_i" [stereo_2020/disparity_map.cpp:151]   --->   Operation 734 'fadd' 'tmp_115_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.25>
ST_86 : Operation 735 [3/5] (7.25ns)   --->   "%tmp_68_i_i = fadd float %tmp_67_i_i, 1.000000e+00" [stereo_2020/disparity_map.cpp:146]   --->   Operation 735 'fadd' 'tmp_68_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 736 [2/4] (5.70ns)   --->   "%tmp_70_i_i = fmul float %tmp_69_i_i, %r1" [stereo_2020/disparity_map.cpp:146]   --->   Operation 736 'fmul' 'tmp_70_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 737 [2/4] (5.70ns)   --->   "%tmp_73_i_i = fmul float %tmp_72_i_i, %r1" [stereo_2020/disparity_map.cpp:146]   --->   Operation 737 'fmul' 'tmp_73_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 738 [1/5] (7.25ns)   --->   "%tmp_82_i_i = fadd float %r1, %tmp_81_i_i" [stereo_2020/disparity_map.cpp:146]   --->   Operation 738 'fadd' 'tmp_82_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 739 [3/4] (5.70ns)   --->   "%tmp_91_i_i = fmul float %tmp_90_i_i, 0x3F30CA0260000000" [stereo_2020/disparity_map.cpp:147]   --->   Operation 739 'fmul' 'tmp_91_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 740 [5/5] (7.25ns)   --->   "%tmp_93_i_i = fadd float %tmp_92_i_i, 1.000000e+00" [stereo_2020/disparity_map.cpp:150]   --->   Operation 740 'fadd' 'tmp_93_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 741 [4/4] (5.70ns)   --->   "%tmp_95_i_i = fmul float %tmp_94_i_i, %r2" [stereo_2020/disparity_map.cpp:150]   --->   Operation 741 'fmul' 'tmp_95_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 742 [4/4] (5.70ns)   --->   "%tmp_98_i_i = fmul float %tmp_97_i_i, %r2" [stereo_2020/disparity_map.cpp:150]   --->   Operation 742 'fmul' 'tmp_98_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 743 [1/5] (7.25ns)   --->   "%tmp_107_i_i = fadd float %r2, %tmp_106_i_i" [stereo_2020/disparity_map.cpp:150]   --->   Operation 743 'fadd' 'tmp_107_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 744 [2/5] (7.25ns)   --->   "%tmp_115_i_i = fadd float %r2, %tmp_114_i_i" [stereo_2020/disparity_map.cpp:151]   --->   Operation 744 'fadd' 'tmp_115_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 7.25>
ST_87 : Operation 745 [2/5] (7.25ns)   --->   "%tmp_68_i_i = fadd float %tmp_67_i_i, 1.000000e+00" [stereo_2020/disparity_map.cpp:146]   --->   Operation 745 'fadd' 'tmp_68_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 746 [1/4] (5.70ns)   --->   "%tmp_70_i_i = fmul float %tmp_69_i_i, %r1" [stereo_2020/disparity_map.cpp:146]   --->   Operation 746 'fmul' 'tmp_70_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 747 [1/4] (5.70ns)   --->   "%tmp_73_i_i = fmul float %tmp_72_i_i, %r1" [stereo_2020/disparity_map.cpp:146]   --->   Operation 747 'fmul' 'tmp_73_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 748 [4/4] (5.70ns)   --->   "%tmp_83_i_i = fmul float %tmp_82_i_i, 0x3F63BCDC40000000" [stereo_2020/disparity_map.cpp:146]   --->   Operation 748 'fmul' 'tmp_83_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 749 [2/4] (5.70ns)   --->   "%tmp_91_i_i = fmul float %tmp_90_i_i, 0x3F30CA0260000000" [stereo_2020/disparity_map.cpp:147]   --->   Operation 749 'fmul' 'tmp_91_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 750 [4/5] (7.25ns)   --->   "%tmp_93_i_i = fadd float %tmp_92_i_i, 1.000000e+00" [stereo_2020/disparity_map.cpp:150]   --->   Operation 750 'fadd' 'tmp_93_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 751 [3/4] (5.70ns)   --->   "%tmp_95_i_i = fmul float %tmp_94_i_i, %r2" [stereo_2020/disparity_map.cpp:150]   --->   Operation 751 'fmul' 'tmp_95_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 752 [3/4] (5.70ns)   --->   "%tmp_98_i_i = fmul float %tmp_97_i_i, %r2" [stereo_2020/disparity_map.cpp:150]   --->   Operation 752 'fmul' 'tmp_98_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 753 [4/4] (5.70ns)   --->   "%tmp_108_i_i = fmul float %tmp_107_i_i, 0xBF532B6800000000" [stereo_2020/disparity_map.cpp:150]   --->   Operation 753 'fmul' 'tmp_108_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 754 [1/5] (7.25ns)   --->   "%tmp_115_i_i = fadd float %r2, %tmp_114_i_i" [stereo_2020/disparity_map.cpp:151]   --->   Operation 754 'fadd' 'tmp_115_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.25>
ST_88 : Operation 755 [1/5] (7.25ns)   --->   "%tmp_68_i_i = fadd float %tmp_67_i_i, 1.000000e+00" [stereo_2020/disparity_map.cpp:146]   --->   Operation 755 'fadd' 'tmp_68_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 756 [4/4] (5.70ns)   --->   "%tmp_74_i_i = fmul float %tmp_73_i_i, %r1" [stereo_2020/disparity_map.cpp:146]   --->   Operation 756 'fmul' 'tmp_74_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 757 [3/4] (5.70ns)   --->   "%tmp_83_i_i = fmul float %tmp_82_i_i, 0x3F63BCDC40000000" [stereo_2020/disparity_map.cpp:146]   --->   Operation 757 'fmul' 'tmp_83_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 758 [1/4] (5.70ns)   --->   "%tmp_91_i_i = fmul float %tmp_90_i_i, 0x3F30CA0260000000" [stereo_2020/disparity_map.cpp:147]   --->   Operation 758 'fmul' 'tmp_91_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 759 [3/5] (7.25ns)   --->   "%tmp_93_i_i = fadd float %tmp_92_i_i, 1.000000e+00" [stereo_2020/disparity_map.cpp:150]   --->   Operation 759 'fadd' 'tmp_93_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 760 [2/4] (5.70ns)   --->   "%tmp_95_i_i = fmul float %tmp_94_i_i, %r2" [stereo_2020/disparity_map.cpp:150]   --->   Operation 760 'fmul' 'tmp_95_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 761 [2/4] (5.70ns)   --->   "%tmp_98_i_i = fmul float %tmp_97_i_i, %r2" [stereo_2020/disparity_map.cpp:150]   --->   Operation 761 'fmul' 'tmp_98_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 762 [3/4] (5.70ns)   --->   "%tmp_108_i_i = fmul float %tmp_107_i_i, 0xBF532B6800000000" [stereo_2020/disparity_map.cpp:150]   --->   Operation 762 'fmul' 'tmp_108_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 763 [4/4] (5.70ns)   --->   "%tmp_116_i_i = fmul float %tmp_115_i_i, 0xBF52B2D940000000" [stereo_2020/disparity_map.cpp:151]   --->   Operation 763 'fmul' 'tmp_116_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 7.25>
ST_89 : Operation 764 [5/5] (7.25ns)   --->   "%tmp_71_i_i = fadd float %tmp_68_i_i, %tmp_70_i_i" [stereo_2020/disparity_map.cpp:146]   --->   Operation 764 'fadd' 'tmp_71_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 765 [3/4] (5.70ns)   --->   "%tmp_74_i_i = fmul float %tmp_73_i_i, %r1" [stereo_2020/disparity_map.cpp:146]   --->   Operation 765 'fmul' 'tmp_74_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 766 [2/4] (5.70ns)   --->   "%tmp_83_i_i = fmul float %tmp_82_i_i, 0x3F63BCDC40000000" [stereo_2020/disparity_map.cpp:146]   --->   Operation 766 'fmul' 'tmp_83_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 767 [2/5] (7.25ns)   --->   "%tmp_93_i_i = fadd float %tmp_92_i_i, 1.000000e+00" [stereo_2020/disparity_map.cpp:150]   --->   Operation 767 'fadd' 'tmp_93_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 768 [1/4] (5.70ns)   --->   "%tmp_95_i_i = fmul float %tmp_94_i_i, %r2" [stereo_2020/disparity_map.cpp:150]   --->   Operation 768 'fmul' 'tmp_95_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 769 [1/4] (5.70ns)   --->   "%tmp_98_i_i = fmul float %tmp_97_i_i, %r2" [stereo_2020/disparity_map.cpp:150]   --->   Operation 769 'fmul' 'tmp_98_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 770 [2/4] (5.70ns)   --->   "%tmp_108_i_i = fmul float %tmp_107_i_i, 0xBF532B6800000000" [stereo_2020/disparity_map.cpp:150]   --->   Operation 770 'fmul' 'tmp_108_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 771 [3/4] (5.70ns)   --->   "%tmp_116_i_i = fmul float %tmp_115_i_i, 0xBF52B2D940000000" [stereo_2020/disparity_map.cpp:151]   --->   Operation 771 'fmul' 'tmp_116_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 7.25>
ST_90 : Operation 772 [4/5] (7.25ns)   --->   "%tmp_71_i_i = fadd float %tmp_68_i_i, %tmp_70_i_i" [stereo_2020/disparity_map.cpp:146]   --->   Operation 772 'fadd' 'tmp_71_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 773 [2/4] (5.70ns)   --->   "%tmp_74_i_i = fmul float %tmp_73_i_i, %r1" [stereo_2020/disparity_map.cpp:146]   --->   Operation 773 'fmul' 'tmp_74_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 774 [1/4] (5.70ns)   --->   "%tmp_83_i_i = fmul float %tmp_82_i_i, 0x3F63BCDC40000000" [stereo_2020/disparity_map.cpp:146]   --->   Operation 774 'fmul' 'tmp_83_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 775 [1/5] (7.25ns)   --->   "%tmp_93_i_i = fadd float %tmp_92_i_i, 1.000000e+00" [stereo_2020/disparity_map.cpp:150]   --->   Operation 775 'fadd' 'tmp_93_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 776 [4/4] (5.70ns)   --->   "%tmp_99_i_i = fmul float %tmp_98_i_i, %r2" [stereo_2020/disparity_map.cpp:150]   --->   Operation 776 'fmul' 'tmp_99_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 777 [1/4] (5.70ns)   --->   "%tmp_108_i_i = fmul float %tmp_107_i_i, 0xBF532B6800000000" [stereo_2020/disparity_map.cpp:150]   --->   Operation 777 'fmul' 'tmp_108_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 778 [2/4] (5.70ns)   --->   "%tmp_116_i_i = fmul float %tmp_115_i_i, 0xBF52B2D940000000" [stereo_2020/disparity_map.cpp:151]   --->   Operation 778 'fmul' 'tmp_116_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 7.25>
ST_91 : Operation 779 [3/5] (7.25ns)   --->   "%tmp_71_i_i = fadd float %tmp_68_i_i, %tmp_70_i_i" [stereo_2020/disparity_map.cpp:146]   --->   Operation 779 'fadd' 'tmp_71_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 780 [1/4] (5.70ns)   --->   "%tmp_74_i_i = fmul float %tmp_73_i_i, %r1" [stereo_2020/disparity_map.cpp:146]   --->   Operation 780 'fmul' 'tmp_74_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 781 [5/5] (7.25ns)   --->   "%tmp_96_i_i = fadd float %tmp_93_i_i, %tmp_95_i_i" [stereo_2020/disparity_map.cpp:150]   --->   Operation 781 'fadd' 'tmp_96_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 782 [3/4] (5.70ns)   --->   "%tmp_99_i_i = fmul float %tmp_98_i_i, %r2" [stereo_2020/disparity_map.cpp:150]   --->   Operation 782 'fmul' 'tmp_99_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 783 [1/4] (5.70ns)   --->   "%tmp_116_i_i = fmul float %tmp_115_i_i, 0xBF52B2D940000000" [stereo_2020/disparity_map.cpp:151]   --->   Operation 783 'fmul' 'tmp_116_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 7.25>
ST_92 : Operation 784 [2/5] (7.25ns)   --->   "%tmp_71_i_i = fadd float %tmp_68_i_i, %tmp_70_i_i" [stereo_2020/disparity_map.cpp:146]   --->   Operation 784 'fadd' 'tmp_71_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 785 [4/5] (7.25ns)   --->   "%tmp_96_i_i = fadd float %tmp_93_i_i, %tmp_95_i_i" [stereo_2020/disparity_map.cpp:150]   --->   Operation 785 'fadd' 'tmp_96_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 786 [2/4] (5.70ns)   --->   "%tmp_99_i_i = fmul float %tmp_98_i_i, %r2" [stereo_2020/disparity_map.cpp:150]   --->   Operation 786 'fmul' 'tmp_99_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 7.25>
ST_93 : Operation 787 [1/5] (7.25ns)   --->   "%tmp_71_i_i = fadd float %tmp_68_i_i, %tmp_70_i_i" [stereo_2020/disparity_map.cpp:146]   --->   Operation 787 'fadd' 'tmp_71_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 788 [3/5] (7.25ns)   --->   "%tmp_96_i_i = fadd float %tmp_93_i_i, %tmp_95_i_i" [stereo_2020/disparity_map.cpp:150]   --->   Operation 788 'fadd' 'tmp_96_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 789 [1/4] (5.70ns)   --->   "%tmp_99_i_i = fmul float %tmp_98_i_i, %r2" [stereo_2020/disparity_map.cpp:150]   --->   Operation 789 'fmul' 'tmp_99_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 7.25>
ST_94 : Operation 790 [5/5] (7.25ns)   --->   "%tmp_75_i_i = fadd float %tmp_71_i_i, %tmp_74_i_i" [stereo_2020/disparity_map.cpp:146]   --->   Operation 790 'fadd' 'tmp_75_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 791 [2/5] (7.25ns)   --->   "%tmp_96_i_i = fadd float %tmp_93_i_i, %tmp_95_i_i" [stereo_2020/disparity_map.cpp:150]   --->   Operation 791 'fadd' 'tmp_96_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 7.25>
ST_95 : Operation 792 [4/5] (7.25ns)   --->   "%tmp_75_i_i = fadd float %tmp_71_i_i, %tmp_74_i_i" [stereo_2020/disparity_map.cpp:146]   --->   Operation 792 'fadd' 'tmp_75_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 793 [1/5] (7.25ns)   --->   "%tmp_96_i_i = fadd float %tmp_93_i_i, %tmp_95_i_i" [stereo_2020/disparity_map.cpp:150]   --->   Operation 793 'fadd' 'tmp_96_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 7.25>
ST_96 : Operation 794 [3/5] (7.25ns)   --->   "%tmp_75_i_i = fadd float %tmp_71_i_i, %tmp_74_i_i" [stereo_2020/disparity_map.cpp:146]   --->   Operation 794 'fadd' 'tmp_75_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 795 [5/5] (7.25ns)   --->   "%tmp_100_i_i = fadd float %tmp_96_i_i, %tmp_99_i_i" [stereo_2020/disparity_map.cpp:150]   --->   Operation 795 'fadd' 'tmp_100_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 7.25>
ST_97 : Operation 796 [2/5] (7.25ns)   --->   "%tmp_75_i_i = fadd float %tmp_71_i_i, %tmp_74_i_i" [stereo_2020/disparity_map.cpp:146]   --->   Operation 796 'fadd' 'tmp_75_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 797 [4/5] (7.25ns)   --->   "%tmp_100_i_i = fadd float %tmp_96_i_i, %tmp_99_i_i" [stereo_2020/disparity_map.cpp:150]   --->   Operation 797 'fadd' 'tmp_100_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 7.25>
ST_98 : Operation 798 [1/5] (7.25ns)   --->   "%tmp_75_i_i = fadd float %tmp_71_i_i, %tmp_74_i_i" [stereo_2020/disparity_map.cpp:146]   --->   Operation 798 'fadd' 'tmp_75_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 799 [3/5] (7.25ns)   --->   "%tmp_100_i_i = fadd float %tmp_96_i_i, %tmp_99_i_i" [stereo_2020/disparity_map.cpp:150]   --->   Operation 799 'fadd' 'tmp_100_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 7.25>
ST_99 : Operation 800 [4/4] (5.70ns)   --->   "%tmp_84_i_i = fmul float %y1, %tmp_75_i_i" [stereo_2020/disparity_map.cpp:147]   --->   Operation 800 'fmul' 'tmp_84_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 801 [4/4] (5.70ns)   --->   "%tmp_76_i_i = fmul float %x1, %tmp_75_i_i" [stereo_2020/disparity_map.cpp:146]   --->   Operation 801 'fmul' 'tmp_76_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 802 [2/5] (7.25ns)   --->   "%tmp_100_i_i = fadd float %tmp_96_i_i, %tmp_99_i_i" [stereo_2020/disparity_map.cpp:150]   --->   Operation 802 'fadd' 'tmp_100_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.25>
ST_100 : Operation 803 [3/4] (5.70ns)   --->   "%tmp_84_i_i = fmul float %y1, %tmp_75_i_i" [stereo_2020/disparity_map.cpp:147]   --->   Operation 803 'fmul' 'tmp_84_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 804 [3/4] (5.70ns)   --->   "%tmp_76_i_i = fmul float %x1, %tmp_75_i_i" [stereo_2020/disparity_map.cpp:146]   --->   Operation 804 'fmul' 'tmp_76_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 805 [1/5] (7.25ns)   --->   "%tmp_100_i_i = fadd float %tmp_96_i_i, %tmp_99_i_i" [stereo_2020/disparity_map.cpp:150]   --->   Operation 805 'fadd' 'tmp_100_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 5.70>
ST_101 : Operation 806 [2/4] (5.70ns)   --->   "%tmp_84_i_i = fmul float %y1, %tmp_75_i_i" [stereo_2020/disparity_map.cpp:147]   --->   Operation 806 'fmul' 'tmp_84_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 807 [2/4] (5.70ns)   --->   "%tmp_76_i_i = fmul float %x1, %tmp_75_i_i" [stereo_2020/disparity_map.cpp:146]   --->   Operation 807 'fmul' 'tmp_76_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 808 [4/4] (5.70ns)   --->   "%tmp_109_i_i = fmul float %y2, %tmp_100_i_i" [stereo_2020/disparity_map.cpp:151]   --->   Operation 808 'fmul' 'tmp_109_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 809 [4/4] (5.70ns)   --->   "%tmp_101_i_i = fmul float %x2, %tmp_100_i_i" [stereo_2020/disparity_map.cpp:150]   --->   Operation 809 'fmul' 'tmp_101_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 5.70>
ST_102 : Operation 810 [1/4] (5.70ns)   --->   "%tmp_84_i_i = fmul float %y1, %tmp_75_i_i" [stereo_2020/disparity_map.cpp:147]   --->   Operation 810 'fmul' 'tmp_84_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 811 [1/4] (5.70ns)   --->   "%tmp_76_i_i = fmul float %x1, %tmp_75_i_i" [stereo_2020/disparity_map.cpp:146]   --->   Operation 811 'fmul' 'tmp_76_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 812 [3/4] (5.70ns)   --->   "%tmp_109_i_i = fmul float %y2, %tmp_100_i_i" [stereo_2020/disparity_map.cpp:151]   --->   Operation 812 'fmul' 'tmp_109_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 813 [3/4] (5.70ns)   --->   "%tmp_101_i_i = fmul float %x2, %tmp_100_i_i" [stereo_2020/disparity_map.cpp:150]   --->   Operation 813 'fmul' 'tmp_101_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 7.25>
ST_103 : Operation 814 [5/5] (7.25ns)   --->   "%tmp_79_i_i = fadd float %tmp_76_i_i, %tmp_78_i_i" [stereo_2020/disparity_map.cpp:146]   --->   Operation 814 'fadd' 'tmp_79_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 815 [2/4] (5.70ns)   --->   "%tmp_109_i_i = fmul float %y2, %tmp_100_i_i" [stereo_2020/disparity_map.cpp:151]   --->   Operation 815 'fmul' 'tmp_109_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 816 [2/4] (5.70ns)   --->   "%tmp_101_i_i = fmul float %x2, %tmp_100_i_i" [stereo_2020/disparity_map.cpp:150]   --->   Operation 816 'fmul' 'tmp_101_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 7.25>
ST_104 : Operation 817 [4/5] (7.25ns)   --->   "%tmp_79_i_i = fadd float %tmp_76_i_i, %tmp_78_i_i" [stereo_2020/disparity_map.cpp:146]   --->   Operation 817 'fadd' 'tmp_79_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 818 [1/4] (5.70ns)   --->   "%tmp_109_i_i = fmul float %y2, %tmp_100_i_i" [stereo_2020/disparity_map.cpp:151]   --->   Operation 818 'fmul' 'tmp_109_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 819 [1/4] (5.70ns)   --->   "%tmp_101_i_i = fmul float %x2, %tmp_100_i_i" [stereo_2020/disparity_map.cpp:150]   --->   Operation 819 'fmul' 'tmp_101_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 7.25>
ST_105 : Operation 820 [3/5] (7.25ns)   --->   "%tmp_79_i_i = fadd float %tmp_76_i_i, %tmp_78_i_i" [stereo_2020/disparity_map.cpp:146]   --->   Operation 820 'fadd' 'tmp_79_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 821 [5/5] (7.25ns)   --->   "%tmp_87_i_i = fadd float %tmp_84_i_i, %tmp_86_i_i" [stereo_2020/disparity_map.cpp:147]   --->   Operation 821 'fadd' 'tmp_87_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 822 [5/5] (7.25ns)   --->   "%tmp_104_i_i = fadd float %tmp_101_i_i, %tmp_103_i_i" [stereo_2020/disparity_map.cpp:150]   --->   Operation 822 'fadd' 'tmp_104_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 823 [5/5] (7.25ns)   --->   "%tmp_112_i_i = fadd float %tmp_109_i_i, %tmp_111_i_i" [stereo_2020/disparity_map.cpp:151]   --->   Operation 823 'fadd' 'tmp_112_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 7.25>
ST_106 : Operation 824 [2/5] (7.25ns)   --->   "%tmp_79_i_i = fadd float %tmp_76_i_i, %tmp_78_i_i" [stereo_2020/disparity_map.cpp:146]   --->   Operation 824 'fadd' 'tmp_79_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 825 [4/5] (7.25ns)   --->   "%tmp_87_i_i = fadd float %tmp_84_i_i, %tmp_86_i_i" [stereo_2020/disparity_map.cpp:147]   --->   Operation 825 'fadd' 'tmp_87_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 826 [4/5] (7.25ns)   --->   "%tmp_104_i_i = fadd float %tmp_101_i_i, %tmp_103_i_i" [stereo_2020/disparity_map.cpp:150]   --->   Operation 826 'fadd' 'tmp_104_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 827 [4/5] (7.25ns)   --->   "%tmp_112_i_i = fadd float %tmp_109_i_i, %tmp_111_i_i" [stereo_2020/disparity_map.cpp:151]   --->   Operation 827 'fadd' 'tmp_112_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 7.25>
ST_107 : Operation 828 [1/5] (7.25ns)   --->   "%tmp_79_i_i = fadd float %tmp_76_i_i, %tmp_78_i_i" [stereo_2020/disparity_map.cpp:146]   --->   Operation 828 'fadd' 'tmp_79_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 829 [3/5] (7.25ns)   --->   "%tmp_87_i_i = fadd float %tmp_84_i_i, %tmp_86_i_i" [stereo_2020/disparity_map.cpp:147]   --->   Operation 829 'fadd' 'tmp_87_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 830 [3/5] (7.25ns)   --->   "%tmp_104_i_i = fadd float %tmp_101_i_i, %tmp_103_i_i" [stereo_2020/disparity_map.cpp:150]   --->   Operation 830 'fadd' 'tmp_104_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 831 [3/5] (7.25ns)   --->   "%tmp_112_i_i = fadd float %tmp_109_i_i, %tmp_111_i_i" [stereo_2020/disparity_map.cpp:151]   --->   Operation 831 'fadd' 'tmp_112_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 7.25>
ST_108 : Operation 832 [5/5] (7.25ns)   --->   "%xx1 = fadd float %tmp_79_i_i, %tmp_83_i_i" [stereo_2020/disparity_map.cpp:146]   --->   Operation 832 'fadd' 'xx1' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 833 [2/5] (7.25ns)   --->   "%tmp_87_i_i = fadd float %tmp_84_i_i, %tmp_86_i_i" [stereo_2020/disparity_map.cpp:147]   --->   Operation 833 'fadd' 'tmp_87_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 834 [2/5] (7.25ns)   --->   "%tmp_104_i_i = fadd float %tmp_101_i_i, %tmp_103_i_i" [stereo_2020/disparity_map.cpp:150]   --->   Operation 834 'fadd' 'tmp_104_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 835 [2/5] (7.25ns)   --->   "%tmp_112_i_i = fadd float %tmp_109_i_i, %tmp_111_i_i" [stereo_2020/disparity_map.cpp:151]   --->   Operation 835 'fadd' 'tmp_112_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 7.25>
ST_109 : Operation 836 [4/5] (7.25ns)   --->   "%xx1 = fadd float %tmp_79_i_i, %tmp_83_i_i" [stereo_2020/disparity_map.cpp:146]   --->   Operation 836 'fadd' 'xx1' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 837 [1/5] (7.25ns)   --->   "%tmp_87_i_i = fadd float %tmp_84_i_i, %tmp_86_i_i" [stereo_2020/disparity_map.cpp:147]   --->   Operation 837 'fadd' 'tmp_87_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 838 [1/5] (7.25ns)   --->   "%tmp_104_i_i = fadd float %tmp_101_i_i, %tmp_103_i_i" [stereo_2020/disparity_map.cpp:150]   --->   Operation 838 'fadd' 'tmp_104_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 839 [1/5] (7.25ns)   --->   "%tmp_112_i_i = fadd float %tmp_109_i_i, %tmp_111_i_i" [stereo_2020/disparity_map.cpp:151]   --->   Operation 839 'fadd' 'tmp_112_i_i' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 7.25>
ST_110 : Operation 840 [3/5] (7.25ns)   --->   "%xx1 = fadd float %tmp_79_i_i, %tmp_83_i_i" [stereo_2020/disparity_map.cpp:146]   --->   Operation 840 'fadd' 'xx1' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 841 [5/5] (7.25ns)   --->   "%yy1 = fadd float %tmp_87_i_i, %tmp_91_i_i" [stereo_2020/disparity_map.cpp:147]   --->   Operation 841 'fadd' 'yy1' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 842 [5/5] (7.25ns)   --->   "%xx2 = fadd float %tmp_104_i_i, %tmp_108_i_i" [stereo_2020/disparity_map.cpp:150]   --->   Operation 842 'fadd' 'xx2' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 843 [5/5] (7.25ns)   --->   "%yy2 = fadd float %tmp_112_i_i, %tmp_116_i_i" [stereo_2020/disparity_map.cpp:151]   --->   Operation 843 'fadd' 'yy2' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 7.25>
ST_111 : Operation 844 [2/5] (7.25ns)   --->   "%xx1 = fadd float %tmp_79_i_i, %tmp_83_i_i" [stereo_2020/disparity_map.cpp:146]   --->   Operation 844 'fadd' 'xx1' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 845 [4/5] (7.25ns)   --->   "%yy1 = fadd float %tmp_87_i_i, %tmp_91_i_i" [stereo_2020/disparity_map.cpp:147]   --->   Operation 845 'fadd' 'yy1' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 846 [4/5] (7.25ns)   --->   "%xx2 = fadd float %tmp_104_i_i, %tmp_108_i_i" [stereo_2020/disparity_map.cpp:150]   --->   Operation 846 'fadd' 'xx2' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 847 [4/5] (7.25ns)   --->   "%yy2 = fadd float %tmp_112_i_i, %tmp_116_i_i" [stereo_2020/disparity_map.cpp:151]   --->   Operation 847 'fadd' 'yy2' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 7.25>
ST_112 : Operation 848 [1/5] (7.25ns)   --->   "%xx1 = fadd float %tmp_79_i_i, %tmp_83_i_i" [stereo_2020/disparity_map.cpp:146]   --->   Operation 848 'fadd' 'xx1' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 849 [3/5] (7.25ns)   --->   "%yy1 = fadd float %tmp_87_i_i, %tmp_91_i_i" [stereo_2020/disparity_map.cpp:147]   --->   Operation 849 'fadd' 'yy1' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 850 [3/5] (7.25ns)   --->   "%xx2 = fadd float %tmp_104_i_i, %tmp_108_i_i" [stereo_2020/disparity_map.cpp:150]   --->   Operation 850 'fadd' 'xx2' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 851 [3/5] (7.25ns)   --->   "%yy2 = fadd float %tmp_112_i_i, %tmp_116_i_i" [stereo_2020/disparity_map.cpp:151]   --->   Operation 851 'fadd' 'yy2' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 7.25>
ST_113 : Operation 852 [2/5] (7.25ns)   --->   "%yy1 = fadd float %tmp_87_i_i, %tmp_91_i_i" [stereo_2020/disparity_map.cpp:147]   --->   Operation 852 'fadd' 'yy1' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 853 [2/5] (7.25ns)   --->   "%xx2 = fadd float %tmp_104_i_i, %tmp_108_i_i" [stereo_2020/disparity_map.cpp:150]   --->   Operation 853 'fadd' 'xx2' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 854 [2/5] (7.25ns)   --->   "%yy2 = fadd float %tmp_112_i_i, %tmp_116_i_i" [stereo_2020/disparity_map.cpp:151]   --->   Operation 854 'fadd' 'yy2' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 7.25>
ST_114 : Operation 855 [1/5] (7.25ns)   --->   "%yy1 = fadd float %tmp_87_i_i, %tmp_91_i_i" [stereo_2020/disparity_map.cpp:147]   --->   Operation 855 'fadd' 'yy1' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 856 [1/5] (7.25ns)   --->   "%xx2 = fadd float %tmp_104_i_i, %tmp_108_i_i" [stereo_2020/disparity_map.cpp:150]   --->   Operation 856 'fadd' 'xx2' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 857 [1/5] (7.25ns)   --->   "%yy2 = fadd float %tmp_112_i_i, %tmp_116_i_i" [stereo_2020/disparity_map.cpp:151]   --->   Operation 857 'fadd' 'yy2' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 5.70>
ST_115 : Operation 858 [4/4] (5.70ns)   --->   "%tmp_117_i_i = fmul float %xx1, %fx1_loc_read" [stereo_2020/disparity_map.cpp:153]   --->   Operation 858 'fmul' 'tmp_117_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 5.70>
ST_116 : Operation 859 [3/4] (5.70ns)   --->   "%tmp_117_i_i = fmul float %xx1, %fx1_loc_read" [stereo_2020/disparity_map.cpp:153]   --->   Operation 859 'fmul' 'tmp_117_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 860 [4/4] (5.70ns)   --->   "%tmp_118_i_i = fmul float %yy1, %fy1_loc_read" [stereo_2020/disparity_map.cpp:154]   --->   Operation 860 'fmul' 'tmp_118_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 5.70>
ST_117 : Operation 861 [2/4] (5.70ns)   --->   "%tmp_117_i_i = fmul float %xx1, %fx1_loc_read" [stereo_2020/disparity_map.cpp:153]   --->   Operation 861 'fmul' 'tmp_117_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 862 [3/4] (5.70ns)   --->   "%tmp_118_i_i = fmul float %yy1, %fy1_loc_read" [stereo_2020/disparity_map.cpp:154]   --->   Operation 862 'fmul' 'tmp_118_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 863 [4/4] (5.70ns)   --->   "%tmp_119_i_i = fmul float %xx2, %fx2_loc_read" [stereo_2020/disparity_map.cpp:156]   --->   Operation 863 'fmul' 'tmp_119_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 864 [4/4] (5.70ns)   --->   "%tmp_120_i_i = fmul float %yy2, %fy2_loc_read" [stereo_2020/disparity_map.cpp:157]   --->   Operation 864 'fmul' 'tmp_120_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 5.70>
ST_118 : Operation 865 [1/4] (5.70ns)   --->   "%tmp_117_i_i = fmul float %xx1, %fx1_loc_read" [stereo_2020/disparity_map.cpp:153]   --->   Operation 865 'fmul' 'tmp_117_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 866 [2/4] (5.70ns)   --->   "%tmp_118_i_i = fmul float %yy1, %fy1_loc_read" [stereo_2020/disparity_map.cpp:154]   --->   Operation 866 'fmul' 'tmp_118_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 867 [3/4] (5.70ns)   --->   "%tmp_119_i_i = fmul float %xx2, %fx2_loc_read" [stereo_2020/disparity_map.cpp:156]   --->   Operation 867 'fmul' 'tmp_119_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 868 [3/4] (5.70ns)   --->   "%tmp_120_i_i = fmul float %yy2, %fy2_loc_read" [stereo_2020/disparity_map.cpp:157]   --->   Operation 868 'fmul' 'tmp_120_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 7.25>
ST_119 : Operation 869 [5/5] (7.25ns)   --->   "%xxx1 = fadd float %tmp_117_i_i, %cx1_loc_read" [stereo_2020/disparity_map.cpp:153]   --->   Operation 869 'fadd' 'xxx1' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 870 [1/4] (5.70ns)   --->   "%tmp_118_i_i = fmul float %yy1, %fy1_loc_read" [stereo_2020/disparity_map.cpp:154]   --->   Operation 870 'fmul' 'tmp_118_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 871 [2/4] (5.70ns)   --->   "%tmp_119_i_i = fmul float %xx2, %fx2_loc_read" [stereo_2020/disparity_map.cpp:156]   --->   Operation 871 'fmul' 'tmp_119_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 872 [2/4] (5.70ns)   --->   "%tmp_120_i_i = fmul float %yy2, %fy2_loc_read" [stereo_2020/disparity_map.cpp:157]   --->   Operation 872 'fmul' 'tmp_120_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 7.25>
ST_120 : Operation 873 [4/5] (7.25ns)   --->   "%xxx1 = fadd float %tmp_117_i_i, %cx1_loc_read" [stereo_2020/disparity_map.cpp:153]   --->   Operation 873 'fadd' 'xxx1' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 874 [5/5] (7.25ns)   --->   "%yyy1 = fadd float %tmp_118_i_i, %cy1_loc_read" [stereo_2020/disparity_map.cpp:154]   --->   Operation 874 'fadd' 'yyy1' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 875 [1/4] (5.70ns)   --->   "%tmp_119_i_i = fmul float %xx2, %fx2_loc_read" [stereo_2020/disparity_map.cpp:156]   --->   Operation 875 'fmul' 'tmp_119_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 876 [1/4] (5.70ns)   --->   "%tmp_120_i_i = fmul float %yy2, %fy2_loc_read" [stereo_2020/disparity_map.cpp:157]   --->   Operation 876 'fmul' 'tmp_120_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 7.25>
ST_121 : Operation 877 [3/5] (7.25ns)   --->   "%xxx1 = fadd float %tmp_117_i_i, %cx1_loc_read" [stereo_2020/disparity_map.cpp:153]   --->   Operation 877 'fadd' 'xxx1' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 878 [4/5] (7.25ns)   --->   "%yyy1 = fadd float %tmp_118_i_i, %cy1_loc_read" [stereo_2020/disparity_map.cpp:154]   --->   Operation 878 'fadd' 'yyy1' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 7.25>
ST_122 : Operation 879 [2/5] (7.25ns)   --->   "%xxx1 = fadd float %tmp_117_i_i, %cx1_loc_read" [stereo_2020/disparity_map.cpp:153]   --->   Operation 879 'fadd' 'xxx1' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 880 [3/5] (7.25ns)   --->   "%yyy1 = fadd float %tmp_118_i_i, %cy1_loc_read" [stereo_2020/disparity_map.cpp:154]   --->   Operation 880 'fadd' 'yyy1' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 7.25>
ST_123 : Operation 881 [1/5] (7.25ns)   --->   "%xxx1 = fadd float %tmp_117_i_i, %cx1_loc_read" [stereo_2020/disparity_map.cpp:153]   --->   Operation 881 'fadd' 'xxx1' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 882 [2/5] (7.25ns)   --->   "%yyy1 = fadd float %tmp_118_i_i, %cy1_loc_read" [stereo_2020/disparity_map.cpp:154]   --->   Operation 882 'fadd' 'yyy1' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 883 [5/5] (7.25ns)   --->   "%xxx2 = fadd float %tmp_119_i_i, %cx2_loc_read" [stereo_2020/disparity_map.cpp:156]   --->   Operation 883 'fadd' 'xxx2' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 7.25>
ST_124 : Operation 884 [1/5] (7.25ns)   --->   "%yyy1 = fadd float %tmp_118_i_i, %cy1_loc_read" [stereo_2020/disparity_map.cpp:154]   --->   Operation 884 'fadd' 'yyy1' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 885 [4/5] (7.25ns)   --->   "%xxx2 = fadd float %tmp_119_i_i, %cx2_loc_read" [stereo_2020/disparity_map.cpp:156]   --->   Operation 885 'fadd' 'xxx2' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 886 [5/5] (7.25ns)   --->   "%yyy2 = fadd float %tmp_120_i_i, %cy2_loc_read" [stereo_2020/disparity_map.cpp:157]   --->   Operation 886 'fadd' 'yyy2' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 887 [1/1] (6.78ns)   --->   "%tmp_7 = fcmp ogt float %xxx1, 1.000000e+00" [stereo_2020/disparity_map.cpp:159]   --->   Operation 887 'fcmp' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 888 [1/1] (5.54ns)   --->   "%tmp_123_i_i = fpext float %xxx1 to double" [stereo_2020/disparity_map.cpp:159]   --->   Operation 888 'fpext' 'tmp_123_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.54> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 125 <SV = 124> <Delay = 7.76>
ST_125 : Operation 889 [3/5] (7.25ns)   --->   "%xxx2 = fadd float %tmp_119_i_i, %cx2_loc_read" [stereo_2020/disparity_map.cpp:156]   --->   Operation 889 'fadd' 'xxx2' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 890 [4/5] (7.25ns)   --->   "%yyy2 = fadd float %tmp_120_i_i, %cy2_loc_read" [stereo_2020/disparity_map.cpp:157]   --->   Operation 890 'fadd' 'yyy2' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 891 [1/1] (0.00ns)   --->   "%xxx1_to_int = bitcast float %xxx1 to i32" [stereo_2020/disparity_map.cpp:159]   --->   Operation 891 'bitcast' 'xxx1_to_int' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_125 : Operation 892 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %xxx1_to_int, i32 23, i32 30)" [stereo_2020/disparity_map.cpp:159]   --->   Operation 892 'partselect' 'tmp_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_125 : Operation 893 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i32 %xxx1_to_int to i23" [stereo_2020/disparity_map.cpp:159]   --->   Operation 893 'trunc' 'tmp_17' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_125 : Operation 894 [1/1] (1.55ns)   --->   "%notlhs = icmp ne i8 %tmp_4, -1" [stereo_2020/disparity_map.cpp:159]   --->   Operation 894 'icmp' 'notlhs' <Predicate = (!exitcond_flatten)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 895 [1/1] (2.44ns)   --->   "%notrhs = icmp eq i23 %tmp_17, 0" [stereo_2020/disparity_map.cpp:159]   --->   Operation 895 'icmp' 'notrhs' <Predicate = (!exitcond_flatten)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node tmp237_demorgan)   --->   "%tmp_6 = or i1 %notrhs, %notlhs" [stereo_2020/disparity_map.cpp:159]   --->   Operation 896 'or' 'tmp_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node tmp237_demorgan)   --->   "%tmp_8 = and i1 %tmp_6, %tmp_7" [stereo_2020/disparity_map.cpp:159]   --->   Operation 897 'and' 'tmp_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 898 [1/1] (0.00ns)   --->   "%yyy1_to_int = bitcast float %yyy1 to i32" [stereo_2020/disparity_map.cpp:159]   --->   Operation 898 'bitcast' 'yyy1_to_int' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_125 : Operation 899 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %yyy1_to_int, i32 23, i32 30)" [stereo_2020/disparity_map.cpp:159]   --->   Operation 899 'partselect' 'tmp_9' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_125 : Operation 900 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i32 %yyy1_to_int to i23" [stereo_2020/disparity_map.cpp:159]   --->   Operation 900 'trunc' 'tmp_24' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_125 : Operation 901 [1/1] (1.55ns)   --->   "%notlhs1 = icmp ne i8 %tmp_9, -1" [stereo_2020/disparity_map.cpp:159]   --->   Operation 901 'icmp' 'notlhs1' <Predicate = (!exitcond_flatten)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 902 [1/1] (2.44ns)   --->   "%notrhs1 = icmp eq i23 %tmp_24, 0" [stereo_2020/disparity_map.cpp:159]   --->   Operation 902 'icmp' 'notrhs1' <Predicate = (!exitcond_flatten)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node tmp237_demorgan)   --->   "%tmp_s = or i1 %notrhs1, %notlhs1" [stereo_2020/disparity_map.cpp:159]   --->   Operation 903 'or' 'tmp_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 904 [1/1] (6.78ns)   --->   "%tmp_1 = fcmp ogt float %yyy1, 1.000000e+00" [stereo_2020/disparity_map.cpp:159]   --->   Operation 904 'fcmp' 'tmp_1' <Predicate = (!exitcond_flatten)> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node tmp237_demorgan)   --->   "%tmp_2 = and i1 %tmp_s, %tmp_1" [stereo_2020/disparity_map.cpp:159]   --->   Operation 905 'and' 'tmp_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 906 [1/1] (0.00ns)   --->   "%tmp_123_i_i_to_int = bitcast double %tmp_123_i_i to i64" [stereo_2020/disparity_map.cpp:159]   --->   Operation 906 'bitcast' 'tmp_123_i_i_to_int' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_125 : Operation 907 [1/1] (0.00ns)   --->   "%tmp_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_123_i_i_to_int, i32 52, i32 62)" [stereo_2020/disparity_map.cpp:159]   --->   Operation 907 'partselect' 'tmp_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_125 : Operation 908 [1/1] (0.00ns)   --->   "%tmp_31 = trunc i64 %tmp_123_i_i_to_int to i52" [stereo_2020/disparity_map.cpp:159]   --->   Operation 908 'trunc' 'tmp_31' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_125 : Operation 909 [1/1] (1.88ns)   --->   "%notlhs2 = icmp ne i11 %tmp_3, -1" [stereo_2020/disparity_map.cpp:159]   --->   Operation 909 'icmp' 'notlhs2' <Predicate = (!exitcond_flatten)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 910 [1/1] (2.89ns)   --->   "%notrhs2 = icmp eq i52 %tmp_31, 0" [stereo_2020/disparity_map.cpp:159]   --->   Operation 910 'icmp' 'notrhs2' <Predicate = (!exitcond_flatten)> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 911 [1/1] (6.82ns)   --->   "%tmp_13 = fcmp ole double %tmp_123_i_i, %tmp_124_i_i" [stereo_2020/disparity_map.cpp:159]   --->   Operation 911 'dcmp' 'tmp_13' <Predicate = (!exitcond_flatten)> <Delay = 6.82> <Core = "DCmp">   --->   Core 119 'DCmp' <Latency = 0> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 912 [1/1] (5.54ns)   --->   "%tmp_131_i_i = fpext float %yyy1 to double" [stereo_2020/disparity_map.cpp:159]   --->   Operation 912 'fpext' 'tmp_131_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.54> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_125 : Operation 913 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp237_demorgan = and i1 %tmp_2, %tmp_8" [stereo_2020/disparity_map.cpp:159]   --->   Operation 913 'and' 'tmp237_demorgan' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 7.80>
ST_126 : Operation 914 [2/5] (7.25ns)   --->   "%xxx2 = fadd float %tmp_119_i_i, %cx2_loc_read" [stereo_2020/disparity_map.cpp:156]   --->   Operation 914 'fadd' 'xxx2' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 915 [3/5] (7.25ns)   --->   "%yyy2 = fadd float %tmp_120_i_i, %cy2_loc_read" [stereo_2020/disparity_map.cpp:157]   --->   Operation 915 'fadd' 'yyy2' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 916 [1/1] (0.00ns)   --->   "%tmp_131_i_i_to_int = bitcast double %tmp_131_i_i to i64" [stereo_2020/disparity_map.cpp:159]   --->   Operation 916 'bitcast' 'tmp_131_i_i_to_int' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_126 : Operation 917 [1/1] (0.00ns)   --->   "%tmp_16 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_131_i_i_to_int, i32 52, i32 62)" [stereo_2020/disparity_map.cpp:159]   --->   Operation 917 'partselect' 'tmp_16' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_126 : Operation 918 [1/1] (0.00ns)   --->   "%tmp_36 = trunc i64 %tmp_131_i_i_to_int to i52" [stereo_2020/disparity_map.cpp:159]   --->   Operation 918 'trunc' 'tmp_36' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_126 : Operation 919 [1/1] (1.88ns)   --->   "%notlhs4 = icmp ne i11 %tmp_16, -1" [stereo_2020/disparity_map.cpp:159]   --->   Operation 919 'icmp' 'notlhs4' <Predicate = (!exitcond_flatten)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 920 [1/1] (2.89ns)   --->   "%notrhs4 = icmp eq i52 %tmp_36, 0" [stereo_2020/disparity_map.cpp:159]   --->   Operation 920 'icmp' 'notrhs4' <Predicate = (!exitcond_flatten)> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 921 [1/1] (0.00ns) (grouped into LUT with out node tmp_23)   --->   "%tmp_19 = or i1 %notrhs4, %notlhs4" [stereo_2020/disparity_map.cpp:159]   --->   Operation 921 'or' 'tmp_19' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node tmp_23)   --->   "%tmp_21 = and i1 %tmp_19, %tmp_20" [stereo_2020/disparity_map.cpp:159]   --->   Operation 922 'and' 'tmp_21' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 923 [1/1] (6.82ns)   --->   "%tmp_22 = fcmp ole double %tmp_131_i_i, %tmp_132_i_i" [stereo_2020/disparity_map.cpp:159]   --->   Operation 923 'dcmp' 'tmp_22' <Predicate = (!exitcond_flatten)> <Delay = 6.82> <Core = "DCmp">   --->   Core 119 'DCmp' <Latency = 0> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 924 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_23 = and i1 %tmp_21, %tmp_22" [stereo_2020/disparity_map.cpp:159]   --->   Operation 924 'and' 'tmp_23' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 7.25>
ST_127 : Operation 925 [1/5] (7.25ns)   --->   "%xxx2 = fadd float %tmp_119_i_i, %cx2_loc_read" [stereo_2020/disparity_map.cpp:156]   --->   Operation 925 'fadd' 'xxx2' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 926 [2/5] (7.25ns)   --->   "%yyy2 = fadd float %tmp_120_i_i, %cy2_loc_read" [stereo_2020/disparity_map.cpp:157]   --->   Operation 926 'fadd' 'yyy2' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 927 [1/1] (0.00ns) (grouped into LUT with out node tmp238_demorgan)   --->   "%tmp_10 = or i1 %notrhs2, %notlhs2" [stereo_2020/disparity_map.cpp:159]   --->   Operation 927 'or' 'tmp_10' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node tmp238_demorgan)   --->   "%tmp_12 = and i1 %tmp_10, %tmp_11" [stereo_2020/disparity_map.cpp:159]   --->   Operation 928 'and' 'tmp_12' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node tmp238_demorgan)   --->   "%tmp_14 = and i1 %tmp_12, %tmp_13" [stereo_2020/disparity_map.cpp:159]   --->   Operation 929 'and' 'tmp_14' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 930 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp238_demorgan = and i1 %tmp_14, %tmp_23" [stereo_2020/disparity_map.cpp:159]   --->   Operation 930 'and' 'tmp238_demorgan' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 931 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond83_demorgan = and i1 %tmp238_demorgan, %tmp237_demorgan" [stereo_2020/disparity_map.cpp:159]   --->   Operation 931 'and' 'or_cond83_demorgan' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 932 [1/1] (0.00ns)   --->   "br i1 %or_cond83_demorgan, label %_ifconv, label %._crit_edge1506.i.i" [stereo_2020/disparity_map.cpp:159]   --->   Operation 932 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_127 : Operation 933 [5/5] (7.25ns)   --->   "%tmp_137_i_i = fadd float %xxx1, 1.000000e+00" [stereo_2020/disparity_map.cpp:165]   --->   Operation 933 'fadd' 'tmp_137_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 934 [5/5] (7.25ns)   --->   "%tmp_140_i_i = fadd float %yyy1, 1.000000e+00" [stereo_2020/disparity_map.cpp:165]   --->   Operation 934 'fadd' 'tmp_140_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 7.25>
ST_128 : Operation 935 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Loop_Row_Loop_Col_st)"   --->   Operation 935 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_128 : Operation 936 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str16) nounwind" [stereo_2020/disparity_map.cpp:129]   --->   Operation 936 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_128 : Operation 937 [1/1] (0.00ns)   --->   "%tmp_34_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str16)" [stereo_2020/disparity_map.cpp:129]   --->   Operation 937 'specregionbegin' 'tmp_34_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_128 : Operation 938 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [stereo_2020/disparity_map.cpp:130]   --->   Operation 938 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_128 : Operation 939 [1/5] (7.25ns)   --->   "%yyy2 = fadd float %tmp_120_i_i, %cy2_loc_read" [stereo_2020/disparity_map.cpp:157]   --->   Operation 939 'fadd' 'yyy2' <Predicate = (!exitcond_flatten)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 940 [3/3] (5.02ns)   --->   "%x_assign = call fastcc float @floor(float %yyy1)" [stereo_2020/disparity_map.cpp:163]   --->   Operation 940 'call' 'x_assign' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 5.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_128 : Operation 941 [4/5] (7.25ns)   --->   "%tmp_137_i_i = fadd float %xxx1, 1.000000e+00" [stereo_2020/disparity_map.cpp:165]   --->   Operation 941 'fadd' 'tmp_137_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 942 [4/5] (7.25ns)   --->   "%tmp_140_i_i = fadd float %yyy1, 1.000000e+00" [stereo_2020/disparity_map.cpp:165]   --->   Operation 942 'fadd' 'tmp_140_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 943 [1/1] (6.78ns)   --->   "%tmp_39 = fcmp ogt float %xxx2, 1.000000e+00" [stereo_2020/disparity_map.cpp:167]   --->   Operation 943 'fcmp' 'tmp_39' <Predicate = (!exitcond_flatten)> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 944 [1/1] (5.54ns)   --->   "%tmp_183_i_i = fpext float %xxx2 to double" [stereo_2020/disparity_map.cpp:167]   --->   Operation 944 'fpext' 'tmp_183_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.54> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 129 <SV = 128> <Delay = 8.75>
ST_129 : Operation 945 [2/3] (8.75ns)   --->   "%x_assign = call fastcc float @floor(float %yyy1)" [stereo_2020/disparity_map.cpp:163]   --->   Operation 945 'call' 'x_assign' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_129 : Operation 946 [3/3] (5.02ns)   --->   "%x_assign_1 = call fastcc float @floor(float %xxx1)" [stereo_2020/disparity_map.cpp:164]   --->   Operation 946 'call' 'x_assign_1' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 5.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_129 : Operation 947 [3/5] (7.25ns)   --->   "%tmp_137_i_i = fadd float %xxx1, 1.000000e+00" [stereo_2020/disparity_map.cpp:165]   --->   Operation 947 'fadd' 'tmp_137_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 948 [3/5] (7.25ns)   --->   "%tmp_140_i_i = fadd float %yyy1, 1.000000e+00" [stereo_2020/disparity_map.cpp:165]   --->   Operation 948 'fadd' 'tmp_140_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 949 [1/1] (0.00ns)   --->   "%op1_assign_to_int = bitcast float %xxx2 to i32" [stereo_2020/disparity_map.cpp:167]   --->   Operation 949 'bitcast' 'op1_assign_to_int' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_129 : Operation 950 [1/1] (0.00ns)   --->   "%tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %op1_assign_to_int, i32 23, i32 30)" [stereo_2020/disparity_map.cpp:167]   --->   Operation 950 'partselect' 'tmp_34' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_129 : Operation 951 [1/1] (0.00ns)   --->   "%tmp_93 = trunc i32 %op1_assign_to_int to i23" [stereo_2020/disparity_map.cpp:167]   --->   Operation 951 'trunc' 'tmp_93' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_129 : Operation 952 [1/1] (1.55ns)   --->   "%notlhs6 = icmp ne i8 %tmp_34, -1" [stereo_2020/disparity_map.cpp:167]   --->   Operation 952 'icmp' 'notlhs6' <Predicate = (!exitcond_flatten)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 953 [1/1] (2.44ns)   --->   "%notrhs6 = icmp eq i23 %tmp_93, 0" [stereo_2020/disparity_map.cpp:167]   --->   Operation 953 'icmp' 'notrhs6' <Predicate = (!exitcond_flatten)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node tmp235_demorgan)   --->   "%tmp_38 = or i1 %notrhs6, %notlhs6" [stereo_2020/disparity_map.cpp:167]   --->   Operation 954 'or' 'tmp_38' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node tmp235_demorgan)   --->   "%tmp_40 = and i1 %tmp_38, %tmp_39" [stereo_2020/disparity_map.cpp:167]   --->   Operation 955 'and' 'tmp_40' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 956 [1/1] (0.00ns)   --->   "%yyy2_to_int = bitcast float %yyy2 to i32" [stereo_2020/disparity_map.cpp:167]   --->   Operation 956 'bitcast' 'yyy2_to_int' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_129 : Operation 957 [1/1] (0.00ns)   --->   "%tmp_41 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %yyy2_to_int, i32 23, i32 30)" [stereo_2020/disparity_map.cpp:167]   --->   Operation 957 'partselect' 'tmp_41' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_129 : Operation 958 [1/1] (0.00ns)   --->   "%tmp_94 = trunc i32 %yyy2_to_int to i23" [stereo_2020/disparity_map.cpp:167]   --->   Operation 958 'trunc' 'tmp_94' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_129 : Operation 959 [1/1] (1.55ns)   --->   "%notlhs7 = icmp ne i8 %tmp_41, -1" [stereo_2020/disparity_map.cpp:167]   --->   Operation 959 'icmp' 'notlhs7' <Predicate = (!exitcond_flatten)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 960 [1/1] (2.44ns)   --->   "%notrhs7 = icmp eq i23 %tmp_94, 0" [stereo_2020/disparity_map.cpp:167]   --->   Operation 960 'icmp' 'notrhs7' <Predicate = (!exitcond_flatten)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node tmp235_demorgan)   --->   "%tmp_42 = or i1 %notrhs7, %notlhs7" [stereo_2020/disparity_map.cpp:167]   --->   Operation 961 'or' 'tmp_42' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 962 [1/1] (6.78ns)   --->   "%tmp_43 = fcmp ogt float %yyy2, 1.000000e+00" [stereo_2020/disparity_map.cpp:167]   --->   Operation 962 'fcmp' 'tmp_43' <Predicate = (!exitcond_flatten)> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node tmp235_demorgan)   --->   "%tmp_44 = and i1 %tmp_42, %tmp_43" [stereo_2020/disparity_map.cpp:167]   --->   Operation 963 'and' 'tmp_44' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 964 [1/1] (0.00ns)   --->   "%tmp_183_i_i_to_int = bitcast double %tmp_183_i_i to i64" [stereo_2020/disparity_map.cpp:167]   --->   Operation 964 'bitcast' 'tmp_183_i_i_to_int' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_129 : Operation 965 [1/1] (0.00ns)   --->   "%tmp_45 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_183_i_i_to_int, i32 52, i32 62)" [stereo_2020/disparity_map.cpp:167]   --->   Operation 965 'partselect' 'tmp_45' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_129 : Operation 966 [1/1] (0.00ns)   --->   "%tmp_95 = trunc i64 %tmp_183_i_i_to_int to i52" [stereo_2020/disparity_map.cpp:167]   --->   Operation 966 'trunc' 'tmp_95' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_129 : Operation 967 [1/1] (1.88ns)   --->   "%notlhs8 = icmp ne i11 %tmp_45, -1" [stereo_2020/disparity_map.cpp:167]   --->   Operation 967 'icmp' 'notlhs8' <Predicate = (!exitcond_flatten)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 968 [1/1] (2.89ns)   --->   "%notrhs8 = icmp eq i52 %tmp_95, 0" [stereo_2020/disparity_map.cpp:167]   --->   Operation 968 'icmp' 'notrhs8' <Predicate = (!exitcond_flatten)> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 969 [1/1] (6.82ns)   --->   "%tmp_48 = fcmp ole double %tmp_183_i_i, %tmp_124_i_i" [stereo_2020/disparity_map.cpp:167]   --->   Operation 969 'dcmp' 'tmp_48' <Predicate = (!exitcond_flatten)> <Delay = 6.82> <Core = "DCmp">   --->   Core 119 'DCmp' <Latency = 0> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 970 [1/1] (5.54ns)   --->   "%tmp_186_i_i = fpext float %yyy2 to double" [stereo_2020/disparity_map.cpp:167]   --->   Operation 970 'fpext' 'tmp_186_i_i' <Predicate = (!exitcond_flatten)> <Delay = 5.54> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_129 : Operation 971 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp235_demorgan = and i1 %tmp_44, %tmp_40" [stereo_2020/disparity_map.cpp:167]   --->   Operation 971 'and' 'tmp235_demorgan' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 8.75>
ST_130 : Operation 972 [1/3] (2.93ns)   --->   "%x_assign = call fastcc float @floor(float %yyy1)" [stereo_2020/disparity_map.cpp:163]   --->   Operation 972 'call' 'x_assign' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 2.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_130 : Operation 973 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %x_assign to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:163]   --->   Operation 973 'bitcast' 'p_Val2_s' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_130 : Operation 974 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:163]   --->   Operation 974 'bitselect' 'p_Result_s' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_130 : Operation 975 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:163]   --->   Operation 975 'partselect' 'tmp_V' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_130 : Operation 976 [1/1] (0.00ns)   --->   "%tmp_V_4 = trunc i32 %p_Val2_s to i23" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:163]   --->   Operation 976 'trunc' 'tmp_V_4' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_130 : Operation 977 [1/1] (0.00ns)   --->   "%tmp_i_i_i_cast_i = zext i8 %tmp_V to i9" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:163]   --->   Operation 977 'zext' 'tmp_i_i_i_cast_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_130 : Operation 978 [1/1] (1.91ns)   --->   "%sh_assign = add i9 -127, %tmp_i_i_i_cast_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:163]   --->   Operation 978 'add' 'sh_assign' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 979 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:163]   --->   Operation 979 'bitselect' 'isNeg' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_130 : Operation 980 [1/1] (1.91ns)   --->   "%tmp_i_i_i = sub i8 127, %tmp_V" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:163]   --->   Operation 980 'sub' 'tmp_i_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 981 [1/1] (0.00ns)   --->   "%tmp_i_i_cast_i = sext i8 %tmp_i_i_i to i9" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:163]   --->   Operation 981 'sext' 'tmp_i_i_cast_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_130 : Operation 982 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %tmp_i_i_cast_i, i9 %sh_assign" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:163]   --->   Operation 982 'select' 'ush' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_130 : Operation 983 [2/3] (8.75ns)   --->   "%x_assign_1 = call fastcc float @floor(float %xxx1)" [stereo_2020/disparity_map.cpp:164]   --->   Operation 983 'call' 'x_assign_1' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_130 : Operation 984 [2/5] (7.25ns)   --->   "%tmp_137_i_i = fadd float %xxx1, 1.000000e+00" [stereo_2020/disparity_map.cpp:165]   --->   Operation 984 'fadd' 'tmp_137_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 985 [2/5] (7.25ns)   --->   "%tmp_140_i_i = fadd float %yyy1, 1.000000e+00" [stereo_2020/disparity_map.cpp:165]   --->   Operation 985 'fadd' 'tmp_140_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 986 [1/1] (0.00ns)   --->   "%tmp_186_i_i_to_int = bitcast double %tmp_186_i_i to i64" [stereo_2020/disparity_map.cpp:167]   --->   Operation 986 'bitcast' 'tmp_186_i_i_to_int' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_130 : Operation 987 [1/1] (0.00ns)   --->   "%tmp_50 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_186_i_i_to_int, i32 52, i32 62)" [stereo_2020/disparity_map.cpp:167]   --->   Operation 987 'partselect' 'tmp_50' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_130 : Operation 988 [1/1] (0.00ns)   --->   "%tmp_96 = trunc i64 %tmp_186_i_i_to_int to i52" [stereo_2020/disparity_map.cpp:167]   --->   Operation 988 'trunc' 'tmp_96' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_130 : Operation 989 [1/1] (1.88ns)   --->   "%notlhs9 = icmp ne i11 %tmp_50, -1" [stereo_2020/disparity_map.cpp:167]   --->   Operation 989 'icmp' 'notlhs9' <Predicate = (!exitcond_flatten)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 990 [1/1] (2.89ns)   --->   "%notrhs9 = icmp eq i52 %tmp_96, 0" [stereo_2020/disparity_map.cpp:167]   --->   Operation 990 'icmp' 'notrhs9' <Predicate = (!exitcond_flatten)> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 991 [1/1] (0.00ns) (grouped into LUT with out node tmp_54)   --->   "%tmp_51 = or i1 %notrhs9, %notlhs9" [stereo_2020/disparity_map.cpp:167]   --->   Operation 991 'or' 'tmp_51' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node tmp_54)   --->   "%tmp_52 = and i1 %tmp_51, %tmp_20" [stereo_2020/disparity_map.cpp:167]   --->   Operation 992 'and' 'tmp_52' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 993 [1/1] (6.82ns)   --->   "%tmp_53 = fcmp ole double %tmp_186_i_i, %tmp_132_i_i" [stereo_2020/disparity_map.cpp:167]   --->   Operation 993 'dcmp' 'tmp_53' <Predicate = (!exitcond_flatten)> <Delay = 6.82> <Core = "DCmp">   --->   Core 119 'DCmp' <Latency = 0> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 994 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_54 = and i1 %tmp_52, %tmp_53" [stereo_2020/disparity_map.cpp:167]   --->   Operation 994 'and' 'tmp_54' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 7.67>
ST_131 : Operation 995 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_4, i1 false)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:163]   --->   Operation 995 'bitconcatenate' 'mantissa_V' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_131 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%mantissa_V_1_i_i_cas = zext i25 %mantissa_V to i79" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:163]   --->   Operation 996 'zext' 'mantissa_V_1_i_i_cas' <Predicate = (!exitcond_flatten & or_cond83_demorgan & !isNeg)> <Delay = 0.00>
ST_131 : Operation 997 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%sh_assign_2_i_i_cast = sext i9 %ush to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:163]   --->   Operation 997 'sext' 'sh_assign_2_i_i_cast' <Predicate = (!exitcond_flatten & or_cond83_demorgan & !isNeg)> <Delay = 0.00>
ST_131 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%sh_assign_2_i_i_cast_1 = sext i9 %ush to i25" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:163]   --->   Operation 998 'sext' 'sh_assign_2_i_i_cast_1' <Predicate = (!exitcond_flatten & or_cond83_demorgan & isNeg)> <Delay = 0.00>
ST_131 : Operation 999 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%tmp_i_i_i_111 = zext i32 %sh_assign_2_i_i_cast to i79" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:163]   --->   Operation 999 'zext' 'tmp_i_i_i_111' <Predicate = (!exitcond_flatten & or_cond83_demorgan & !isNeg)> <Delay = 0.00>
ST_131 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%r_V = lshr i25 %mantissa_V, %sh_assign_2_i_i_cast_1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:163]   --->   Operation 1000 'lshr' 'r_V' <Predicate = (!exitcond_flatten & or_cond83_demorgan & isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%r_V_1 = shl i79 %mantissa_V_1_i_i_cas, %tmp_i_i_i_111" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:163]   --->   Operation 1001 'shl' 'r_V_1' <Predicate = (!exitcond_flatten & or_cond83_demorgan & !isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:163]   --->   Operation 1002 'bitselect' 'tmp_57' <Predicate = (!exitcond_flatten & or_cond83_demorgan & isNeg)> <Delay = 0.00>
ST_131 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%tmp_25 = zext i1 %tmp_57 to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:163]   --->   Operation 1003 'zext' 'tmp_25' <Predicate = (!exitcond_flatten & or_cond83_demorgan & isNeg)> <Delay = 0.00>
ST_131 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%tmp_26 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_1, i32 24, i32 55)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:163]   --->   Operation 1004 'partselect' 'tmp_26' <Predicate = (!exitcond_flatten & or_cond83_demorgan & !isNeg)> <Delay = 0.00>
ST_131 : Operation 1005 [1/1] (4.42ns) (out node of the LUT)   --->   "%p_Val2_30 = select i1 %isNeg, i32 %tmp_25, i32 %tmp_26" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:163]   --->   Operation 1005 'select' 'p_Val2_30' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_131 : Operation 1006 [1/1] (2.55ns)   --->   "%result_V_1 = sub i32 0, %p_Val2_30" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:163]   --->   Operation 1006 'sub' 'result_V_1' <Predicate = (!exitcond_flatten & or_cond83_demorgan & p_Result_s)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1007 [1/1] (0.69ns)   --->   "%p_Val2_31 = select i1 %p_Result_s, i32 %result_V_1, i32 %p_Val2_30" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:163]   --->   Operation 1007 'select' 'p_Val2_31' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_131 : Operation 1008 [1/1] (0.00ns)   --->   "%tmp_65 = trunc i32 %p_Val2_31 to i18" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1008 'trunc' 'tmp_65' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_131 : Operation 1009 [1/3] (2.93ns)   --->   "%x_assign_1 = call fastcc float @floor(float %xxx1)" [stereo_2020/disparity_map.cpp:164]   --->   Operation 1009 'call' 'x_assign_1' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 2.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_131 : Operation 1010 [1/5] (7.25ns)   --->   "%tmp_137_i_i = fadd float %xxx1, 1.000000e+00" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1010 'fadd' 'tmp_137_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1011 [1/5] (7.25ns)   --->   "%tmp_140_i_i = fadd float %yyy1, 1.000000e+00" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1011 'fadd' 'tmp_140_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1012 [5/5] (7.25ns)   --->   "%tmp_147_i_i = fsub float %yyy1, %x_assign" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1012 'fsub' 'tmp_147_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1013 [1/1] (0.00ns)   --->   "%tmp_81 = trunc i32 %p_Val2_31 to i18" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1013 'trunc' 'tmp_81' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_131 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node tmp236_demorgan)   --->   "%tmp_46 = or i1 %notrhs8, %notlhs8" [stereo_2020/disparity_map.cpp:167]   --->   Operation 1014 'or' 'tmp_46' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node tmp236_demorgan)   --->   "%tmp_47 = and i1 %tmp_46, %tmp_11" [stereo_2020/disparity_map.cpp:167]   --->   Operation 1015 'and' 'tmp_47' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node tmp236_demorgan)   --->   "%tmp_49 = and i1 %tmp_47, %tmp_48" [stereo_2020/disparity_map.cpp:167]   --->   Operation 1016 'and' 'tmp_49' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1017 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp236_demorgan = and i1 %tmp_49, %tmp_54" [stereo_2020/disparity_map.cpp:167]   --->   Operation 1017 'and' 'tmp236_demorgan' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1018 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond84_demorgan = and i1 %tmp236_demorgan, %tmp235_demorgan" [stereo_2020/disparity_map.cpp:167]   --->   Operation 1018 'and' 'or_cond84_demorgan' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1019 [1/1] (0.00ns)   --->   "br i1 %or_cond84_demorgan, label %_ifconv18, label %._crit_edge1509.i.i" [stereo_2020/disparity_map.cpp:167]   --->   Operation 1019 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_131 : Operation 1020 [5/5] (7.25ns)   --->   "%tmp_191_i_i = fadd float %xxx2, 1.000000e+00" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1020 'fadd' 'tmp_191_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1021 [5/5] (7.25ns)   --->   "%tmp_194_i_i = fadd float %yyy2, 1.000000e+00" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1021 'fadd' 'tmp_194_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 7.30>
ST_132 : Operation 1022 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_27 = mul i18 360, %tmp_65" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1022 'mul' 'tmp_27' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 1023 [1/1] (0.00ns)   --->   "%p_Val2_13 = bitcast float %x_assign_1 to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:164]   --->   Operation 1023 'bitcast' 'p_Val2_13' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_132 : Operation 1024 [1/1] (0.00ns)   --->   "%p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_13, i32 31)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:164]   --->   Operation 1024 'bitselect' 'p_Result_9' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_132 : Operation 1025 [1/1] (0.00ns)   --->   "%tmp_V_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_13, i32 23, i32 30) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:164]   --->   Operation 1025 'partselect' 'tmp_V_5' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_132 : Operation 1026 [1/1] (0.00ns)   --->   "%tmp_V_6 = trunc i32 %p_Val2_13 to i23" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:164]   --->   Operation 1026 'trunc' 'tmp_V_6' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_132 : Operation 1027 [1/1] (0.00ns)   --->   "%mantissa_V_1 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_6, i1 false)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:164]   --->   Operation 1027 'bitconcatenate' 'mantissa_V_1' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_132 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_32)   --->   "%mantissa_V_1_i_i_cas_1 = zext i25 %mantissa_V_1 to i79" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:164]   --->   Operation 1028 'zext' 'mantissa_V_1_i_i_cas_1' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_132 : Operation 1029 [1/1] (0.00ns)   --->   "%tmp_i_i_i_cast_i1 = zext i8 %tmp_V_5 to i9" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:164]   --->   Operation 1029 'zext' 'tmp_i_i_i_cast_i1' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_132 : Operation 1030 [1/1] (1.91ns)   --->   "%sh_assign_3 = add i9 -127, %tmp_i_i_i_cast_i1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:164]   --->   Operation 1030 'add' 'sh_assign_3' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1031 [1/1] (0.00ns)   --->   "%isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_3, i32 8)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:164]   --->   Operation 1031 'bitselect' 'isNeg_1' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_132 : Operation 1032 [1/1] (1.91ns)   --->   "%tmp_i_i_i1 = sub i8 127, %tmp_V_5" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:164]   --->   Operation 1032 'sub' 'tmp_i_i_i1' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1033 [1/1] (0.00ns)   --->   "%tmp_i_i_cast_i1 = sext i8 %tmp_i_i_i1 to i9" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:164]   --->   Operation 1033 'sext' 'tmp_i_i_cast_i1' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_132 : Operation 1034 [1/1] (0.96ns)   --->   "%ush_1 = select i1 %isNeg_1, i9 %tmp_i_i_cast_i1, i9 %sh_assign_3" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:164]   --->   Operation 1034 'select' 'ush_1' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_132 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_32)   --->   "%sh_assign_2_i_i_cast_2 = sext i9 %ush_1 to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:164]   --->   Operation 1035 'sext' 'sh_assign_2_i_i_cast_2' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_132 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_32)   --->   "%sh_assign_2_i_i_cast_3 = sext i9 %ush_1 to i25" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:164]   --->   Operation 1036 'sext' 'sh_assign_2_i_i_cast_3' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_132 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_32)   --->   "%tmp_i_i_i1_112 = zext i32 %sh_assign_2_i_i_cast_2 to i79" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:164]   --->   Operation 1037 'zext' 'tmp_i_i_i1_112' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_132 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_32)   --->   "%r_V_2 = lshr i25 %mantissa_V_1, %sh_assign_2_i_i_cast_3" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:164]   --->   Operation 1038 'lshr' 'r_V_2' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_32)   --->   "%r_V_3 = shl i79 %mantissa_V_1_i_i_cas_1, %tmp_i_i_i1_112" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:164]   --->   Operation 1039 'shl' 'r_V_3' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_32)   --->   "%tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_2, i32 24)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:164]   --->   Operation 1040 'bitselect' 'tmp_79' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_132 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_32)   --->   "%tmp_28 = zext i1 %tmp_79 to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:164]   --->   Operation 1041 'zext' 'tmp_28' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_132 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_32)   --->   "%tmp_29 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_3, i32 24, i32 55)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:164]   --->   Operation 1042 'partselect' 'tmp_29' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_132 : Operation 1043 [1/1] (4.42ns) (out node of the LUT)   --->   "%p_Val2_32 = select i1 %isNeg_1, i32 %tmp_28, i32 %tmp_29" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:164]   --->   Operation 1043 'select' 'p_Val2_32' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_132 : Operation 1044 [3/3] (5.02ns)   --->   "%tmp_138_i_i = call fastcc float @floor(float %tmp_137_i_i)" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1044 'call' 'tmp_138_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 5.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_132 : Operation 1045 [4/5] (7.25ns)   --->   "%tmp_147_i_i = fsub float %yyy1, %x_assign" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1045 'fsub' 'tmp_147_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1046 [1/1] (3.36ns) (grouped into DSP with root node tmp_32)   --->   "%tmp_82 = mul i18 360, %tmp_81" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1046 'mul' 'tmp_82' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 1047 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_32 = add i18 360, %tmp_82" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1047 'add' 'tmp_32' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 1048 [5/5] (7.25ns)   --->   "%tmp_153_i_i = fsub float %xxx1, %x_assign_1" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1048 'fsub' 'tmp_153_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1049 [4/5] (7.25ns)   --->   "%tmp_191_i_i = fadd float %xxx2, 1.000000e+00" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1049 'fadd' 'tmp_191_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1050 [4/5] (7.25ns)   --->   "%tmp_194_i_i = fadd float %yyy2, 1.000000e+00" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1050 'fadd' 'tmp_194_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 8.75>
ST_133 : Operation 1051 [1/1] (2.55ns)   --->   "%result_V_3 = sub i32 0, %p_Val2_32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:164]   --->   Operation 1051 'sub' 'result_V_3' <Predicate = (!exitcond_flatten & or_cond83_demorgan & p_Result_9)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1052 [1/1] (0.69ns)   --->   "%p_Val2_33 = select i1 %p_Result_9, i32 %result_V_3, i32 %p_Val2_32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:164]   --->   Operation 1052 'select' 'p_Val2_33' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_133 : Operation 1053 [1/1] (0.00ns)   --->   "%tmp_80 = trunc i32 %p_Val2_33 to i18" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1053 'trunc' 'tmp_80' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_133 : Operation 1054 [1/1] (2.13ns)   --->   "%tmp_30 = add i18 %tmp_80, %tmp_27" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1054 'add' 'tmp_30' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1055 [1/1] (0.00ns)   --->   "%tmp_52_cast = sext i18 %tmp_30 to i64" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1055 'sext' 'tmp_52_cast' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_133 : Operation 1056 [1/1] (0.00ns)   --->   "%leftImage_in_V_addr = getelementptr [97200 x i8]* %leftImage_in_V, i64 0, i64 %tmp_52_cast" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1056 'getelementptr' 'leftImage_in_V_addr' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_133 : Operation 1057 [2/3] (8.75ns)   --->   "%tmp_138_i_i = call fastcc float @floor(float %tmp_137_i_i)" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1057 'call' 'tmp_138_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_133 : Operation 1058 [3/3] (5.02ns)   --->   "%tmp_141_i_i = call fastcc float @floor(float %tmp_140_i_i)" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1058 'call' 'tmp_141_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 5.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_133 : Operation 1059 [2/2] (3.25ns)   --->   "%leftImage_in_V_load = load i8* %leftImage_in_V_addr, align 1" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1059 'load' 'leftImage_in_V_load' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_133 : Operation 1060 [3/5] (7.25ns)   --->   "%tmp_147_i_i = fsub float %yyy1, %x_assign" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1060 'fsub' 'tmp_147_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1061 [1/1] (2.13ns)   --->   "%tmp_33 = add i18 %tmp_80, %tmp_32" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1061 'add' 'tmp_33' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1062 [1/1] (0.00ns)   --->   "%tmp_60_cast = sext i18 %tmp_33 to i64" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1062 'sext' 'tmp_60_cast' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_133 : Operation 1063 [1/1] (0.00ns)   --->   "%leftImage_in_V_addr_2 = getelementptr [97200 x i8]* %leftImage_in_V, i64 0, i64 %tmp_60_cast" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1063 'getelementptr' 'leftImage_in_V_addr_2' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_133 : Operation 1064 [2/2] (3.25ns)   --->   "%leftImage_in_V_load_1 = load i8* %leftImage_in_V_addr_2, align 1" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1064 'load' 'leftImage_in_V_load_1' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_133 : Operation 1065 [4/5] (7.25ns)   --->   "%tmp_153_i_i = fsub float %xxx1, %x_assign_1" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1065 'fsub' 'tmp_153_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1066 [1/1] (0.00ns)   --->   "%tmp_83 = trunc i32 %p_Val2_33 to i18" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1066 'trunc' 'tmp_83' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_133 : Operation 1067 [1/1] (2.13ns)   --->   "%tmp_84 = add i18 1, %tmp_83" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1067 'add' 'tmp_84' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1068 [1/1] (2.13ns)   --->   "%tmp_35 = add i18 %tmp_84, %tmp_27" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1068 'add' 'tmp_35' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1069 [1/1] (2.13ns)   --->   "%tmp_37 = add i18 %tmp_84, %tmp_32" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1069 'add' 'tmp_37' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1070 [3/5] (7.25ns)   --->   "%tmp_191_i_i = fadd float %xxx2, 1.000000e+00" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1070 'fadd' 'tmp_191_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1071 [3/5] (7.25ns)   --->   "%tmp_194_i_i = fadd float %yyy2, 1.000000e+00" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1071 'fadd' 'tmp_194_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 8.75>
ST_134 : Operation 1072 [1/3] (2.93ns)   --->   "%tmp_138_i_i = call fastcc float @floor(float %tmp_137_i_i)" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1072 'call' 'tmp_138_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 2.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_134 : Operation 1073 [2/3] (8.75ns)   --->   "%tmp_141_i_i = call fastcc float @floor(float %tmp_140_i_i)" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1073 'call' 'tmp_141_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_134 : Operation 1074 [1/2] (3.25ns)   --->   "%leftImage_in_V_load = load i8* %leftImage_in_V_addr, align 1" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1074 'load' 'leftImage_in_V_load' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_134 : Operation 1075 [2/5] (7.25ns)   --->   "%tmp_147_i_i = fsub float %yyy1, %x_assign" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1075 'fsub' 'tmp_147_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1076 [1/2] (3.25ns)   --->   "%leftImage_in_V_load_1 = load i8* %leftImage_in_V_addr_2, align 1" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1076 'load' 'leftImage_in_V_load_1' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_134 : Operation 1077 [3/5] (7.25ns)   --->   "%tmp_153_i_i = fsub float %xxx1, %x_assign_1" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1077 'fsub' 'tmp_153_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1078 [1/1] (0.00ns)   --->   "%tmp_61_cast = sext i18 %tmp_35 to i64" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1078 'sext' 'tmp_61_cast' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_134 : Operation 1079 [1/1] (0.00ns)   --->   "%leftImage_in_V_addr_3 = getelementptr [97200 x i8]* %leftImage_in_V, i64 0, i64 %tmp_61_cast" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1079 'getelementptr' 'leftImage_in_V_addr_3' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_134 : Operation 1080 [1/1] (0.00ns)   --->   "%tmp_63_cast = sext i18 %tmp_37 to i64" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1080 'sext' 'tmp_63_cast' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_134 : Operation 1081 [1/1] (0.00ns)   --->   "%leftImage_in_V_addr_4 = getelementptr [97200 x i8]* %leftImage_in_V, i64 0, i64 %tmp_63_cast" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1081 'getelementptr' 'leftImage_in_V_addr_4' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_134 : Operation 1082 [2/2] (3.25ns)   --->   "%leftImage_in_V_load_2 = load i8* %leftImage_in_V_addr_3, align 1" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1082 'load' 'leftImage_in_V_load_2' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_134 : Operation 1083 [2/2] (3.25ns)   --->   "%leftImage_in_V_load_3 = load i8* %leftImage_in_V_addr_4, align 1" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1083 'load' 'leftImage_in_V_load_3' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_134 : Operation 1084 [3/3] (5.02ns)   --->   "%x_assign_2 = call fastcc float @floor(float %yyy2)" [stereo_2020/disparity_map.cpp:171]   --->   Operation 1084 'call' 'x_assign_2' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 5.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_134 : Operation 1085 [2/5] (7.25ns)   --->   "%tmp_191_i_i = fadd float %xxx2, 1.000000e+00" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1085 'fadd' 'tmp_191_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1086 [2/5] (7.25ns)   --->   "%tmp_194_i_i = fadd float %yyy2, 1.000000e+00" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1086 'fadd' 'tmp_194_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 8.75>
ST_135 : Operation 1087 [5/5] (7.25ns)   --->   "%tmp_139_i_i = fsub float %tmp_138_i_i, %xxx1" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1087 'fsub' 'tmp_139_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1088 [1/3] (2.93ns)   --->   "%tmp_141_i_i = call fastcc float @floor(float %tmp_140_i_i)" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1088 'call' 'tmp_141_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 2.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_135 : Operation 1089 [1/1] (0.00ns)   --->   "%tmp_145_i_i1 = zext i8 %leftImage_in_V_load to i32" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1089 'zext' 'tmp_145_i_i1' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_135 : Operation 1090 [6/6] (6.41ns)   --->   "%tmp_145_i_i = uitofp i32 %tmp_145_i_i1 to float" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1090 'uitofp' 'tmp_145_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_135 : Operation 1091 [1/5] (7.25ns)   --->   "%tmp_147_i_i = fsub float %yyy1, %x_assign" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1091 'fsub' 'tmp_147_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1092 [2/5] (7.25ns)   --->   "%tmp_153_i_i = fsub float %xxx1, %x_assign_1" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1092 'fsub' 'tmp_153_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1093 [1/2] (3.25ns)   --->   "%leftImage_in_V_load_2 = load i8* %leftImage_in_V_addr_3, align 1" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1093 'load' 'leftImage_in_V_load_2' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_135 : Operation 1094 [1/2] (3.25ns)   --->   "%leftImage_in_V_load_3 = load i8* %leftImage_in_V_addr_4, align 1" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1094 'load' 'leftImage_in_V_load_3' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_135 : Operation 1095 [2/3] (8.75ns)   --->   "%x_assign_2 = call fastcc float @floor(float %yyy2)" [stereo_2020/disparity_map.cpp:171]   --->   Operation 1095 'call' 'x_assign_2' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_135 : Operation 1096 [3/3] (5.02ns)   --->   "%x_assign_3 = call fastcc float @floor(float %xxx2)" [stereo_2020/disparity_map.cpp:172]   --->   Operation 1096 'call' 'x_assign_3' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 5.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_135 : Operation 1097 [1/5] (7.25ns)   --->   "%tmp_191_i_i = fadd float %xxx2, 1.000000e+00" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1097 'fadd' 'tmp_191_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1098 [1/5] (7.25ns)   --->   "%tmp_194_i_i = fadd float %yyy2, 1.000000e+00" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1098 'fadd' 'tmp_194_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 8.75>
ST_136 : Operation 1099 [4/5] (7.25ns)   --->   "%tmp_139_i_i = fsub float %tmp_138_i_i, %xxx1" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1099 'fsub' 'tmp_139_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1100 [5/5] (7.25ns)   --->   "%tmp_142_i_i = fsub float %tmp_141_i_i, %yyy1" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1100 'fsub' 'tmp_142_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1101 [5/6] (6.41ns)   --->   "%tmp_145_i_i = uitofp i32 %tmp_145_i_i1 to float" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1101 'uitofp' 'tmp_145_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_136 : Operation 1102 [1/1] (0.00ns)   --->   "%tmp_150_i_i1 = zext i8 %leftImage_in_V_load_1 to i32" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1102 'zext' 'tmp_150_i_i1' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_136 : Operation 1103 [6/6] (6.41ns)   --->   "%tmp_150_i_i = uitofp i32 %tmp_150_i_i1 to float" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1103 'uitofp' 'tmp_150_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_136 : Operation 1104 [1/5] (7.25ns)   --->   "%tmp_153_i_i = fsub float %xxx1, %x_assign_1" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1104 'fsub' 'tmp_153_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1105 [1/3] (2.93ns)   --->   "%x_assign_2 = call fastcc float @floor(float %yyy2)" [stereo_2020/disparity_map.cpp:171]   --->   Operation 1105 'call' 'x_assign_2' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 2.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_136 : Operation 1106 [1/1] (0.00ns)   --->   "%p_Val2_19 = bitcast float %x_assign_2 to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:171]   --->   Operation 1106 'bitcast' 'p_Val2_19' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_136 : Operation 1107 [1/1] (0.00ns)   --->   "%p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_19, i32 31)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:171]   --->   Operation 1107 'bitselect' 'p_Result_11' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_136 : Operation 1108 [1/1] (0.00ns)   --->   "%tmp_V_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_19, i32 23, i32 30) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:171]   --->   Operation 1108 'partselect' 'tmp_V_7' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_136 : Operation 1109 [1/1] (0.00ns)   --->   "%tmp_V_8 = trunc i32 %p_Val2_19 to i23" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:171]   --->   Operation 1109 'trunc' 'tmp_V_8' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_136 : Operation 1110 [1/1] (0.00ns)   --->   "%tmp_i_i_i_cast_i2 = zext i8 %tmp_V_7 to i9" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:171]   --->   Operation 1110 'zext' 'tmp_i_i_i_cast_i2' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_136 : Operation 1111 [1/1] (1.91ns)   --->   "%sh_assign_6 = add i9 -127, %tmp_i_i_i_cast_i2" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:171]   --->   Operation 1111 'add' 'sh_assign_6' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1112 [1/1] (0.00ns)   --->   "%isNeg_2 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_6, i32 8)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:171]   --->   Operation 1112 'bitselect' 'isNeg_2' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_136 : Operation 1113 [1/1] (1.91ns)   --->   "%tmp_i_i_i2 = sub i8 127, %tmp_V_7" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:171]   --->   Operation 1113 'sub' 'tmp_i_i_i2' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1114 [1/1] (0.00ns)   --->   "%tmp_i_i_cast_i2 = sext i8 %tmp_i_i_i2 to i9" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:171]   --->   Operation 1114 'sext' 'tmp_i_i_cast_i2' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_136 : Operation 1115 [1/1] (0.96ns)   --->   "%ush_2 = select i1 %isNeg_2, i9 %tmp_i_i_cast_i2, i9 %sh_assign_6" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:171]   --->   Operation 1115 'select' 'ush_2' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_136 : Operation 1116 [2/3] (8.75ns)   --->   "%x_assign_3 = call fastcc float @floor(float %xxx2)" [stereo_2020/disparity_map.cpp:172]   --->   Operation 1116 'call' 'x_assign_3' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_136 : Operation 1117 [3/3] (5.02ns)   --->   "%tmp_192_i_i = call fastcc float @floor(float %tmp_191_i_i)" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1117 'call' 'tmp_192_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 5.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 137 <SV = 136> <Delay = 8.75>
ST_137 : Operation 1118 [3/5] (7.25ns)   --->   "%tmp_139_i_i = fsub float %tmp_138_i_i, %xxx1" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1118 'fsub' 'tmp_139_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1119 [4/5] (7.25ns)   --->   "%tmp_142_i_i = fsub float %tmp_141_i_i, %yyy1" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1119 'fsub' 'tmp_142_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1120 [4/6] (6.41ns)   --->   "%tmp_145_i_i = uitofp i32 %tmp_145_i_i1 to float" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1120 'uitofp' 'tmp_145_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_137 : Operation 1121 [5/6] (6.41ns)   --->   "%tmp_150_i_i = uitofp i32 %tmp_150_i_i1 to float" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1121 'uitofp' 'tmp_150_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_137 : Operation 1122 [4/4] (5.70ns)   --->   "%i_op_assign_4 = fmul float %tmp_153_i_i, %tmp_147_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1122 'fmul' 'i_op_assign_4' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1123 [1/1] (0.00ns)   --->   "%tmp_156_i_i1 = zext i8 %leftImage_in_V_load_2 to i32" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1123 'zext' 'tmp_156_i_i1' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_137 : Operation 1124 [6/6] (6.41ns)   --->   "%tmp_156_i_i = uitofp i32 %tmp_156_i_i1 to float" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1124 'uitofp' 'tmp_156_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_137 : Operation 1125 [1/1] (0.00ns)   --->   "%mantissa_V_2 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_8, i1 false)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:171]   --->   Operation 1125 'bitconcatenate' 'mantissa_V_2' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_137 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_34)   --->   "%mantissa_V_1_i_i_cas_2 = zext i25 %mantissa_V_2 to i79" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:171]   --->   Operation 1126 'zext' 'mantissa_V_1_i_i_cas_2' <Predicate = (!exitcond_flatten & or_cond84_demorgan & !isNeg_2)> <Delay = 0.00>
ST_137 : Operation 1127 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_34)   --->   "%sh_assign_2_i_i_cast_4 = sext i9 %ush_2 to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:171]   --->   Operation 1127 'sext' 'sh_assign_2_i_i_cast_4' <Predicate = (!exitcond_flatten & or_cond84_demorgan & !isNeg_2)> <Delay = 0.00>
ST_137 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_34)   --->   "%sh_assign_2_i_i_cast_5 = sext i9 %ush_2 to i25" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:171]   --->   Operation 1128 'sext' 'sh_assign_2_i_i_cast_5' <Predicate = (!exitcond_flatten & or_cond84_demorgan & isNeg_2)> <Delay = 0.00>
ST_137 : Operation 1129 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_34)   --->   "%tmp_i_i_i2_114 = zext i32 %sh_assign_2_i_i_cast_4 to i79" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:171]   --->   Operation 1129 'zext' 'tmp_i_i_i2_114' <Predicate = (!exitcond_flatten & or_cond84_demorgan & !isNeg_2)> <Delay = 0.00>
ST_137 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_34)   --->   "%r_V_4 = lshr i25 %mantissa_V_2, %sh_assign_2_i_i_cast_5" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:171]   --->   Operation 1130 'lshr' 'r_V_4' <Predicate = (!exitcond_flatten & or_cond84_demorgan & isNeg_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1131 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_34)   --->   "%r_V_5 = shl i79 %mantissa_V_1_i_i_cas_2, %tmp_i_i_i2_114" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:171]   --->   Operation 1131 'shl' 'r_V_5' <Predicate = (!exitcond_flatten & or_cond84_demorgan & !isNeg_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_34)   --->   "%tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_4, i32 24)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:171]   --->   Operation 1132 'bitselect' 'tmp_100' <Predicate = (!exitcond_flatten & or_cond84_demorgan & isNeg_2)> <Delay = 0.00>
ST_137 : Operation 1133 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_34)   --->   "%tmp_55 = zext i1 %tmp_100 to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:171]   --->   Operation 1133 'zext' 'tmp_55' <Predicate = (!exitcond_flatten & or_cond84_demorgan & isNeg_2)> <Delay = 0.00>
ST_137 : Operation 1134 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_34)   --->   "%tmp_56 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_5, i32 24, i32 55)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:171]   --->   Operation 1134 'partselect' 'tmp_56' <Predicate = (!exitcond_flatten & or_cond84_demorgan & !isNeg_2)> <Delay = 0.00>
ST_137 : Operation 1135 [1/1] (4.42ns) (out node of the LUT)   --->   "%p_Val2_34 = select i1 %isNeg_2, i32 %tmp_55, i32 %tmp_56" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:171]   --->   Operation 1135 'select' 'p_Val2_34' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_137 : Operation 1136 [1/1] (2.55ns)   --->   "%result_V_5 = sub i32 0, %p_Val2_34" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:171]   --->   Operation 1136 'sub' 'result_V_5' <Predicate = (!exitcond_flatten & or_cond84_demorgan & p_Result_11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1137 [1/1] (0.69ns)   --->   "%p_Val2_35 = select i1 %p_Result_11, i32 %result_V_5, i32 %p_Val2_34" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:171]   --->   Operation 1137 'select' 'p_Val2_35' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_137 : Operation 1138 [1/1] (0.00ns)   --->   "%tmp_101 = trunc i32 %p_Val2_35 to i18" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1138 'trunc' 'tmp_101' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_137 : Operation 1139 [1/3] (2.93ns)   --->   "%x_assign_3 = call fastcc float @floor(float %xxx2)" [stereo_2020/disparity_map.cpp:172]   --->   Operation 1139 'call' 'x_assign_3' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 2.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_137 : Operation 1140 [2/3] (8.75ns)   --->   "%tmp_192_i_i = call fastcc float @floor(float %tmp_191_i_i)" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1140 'call' 'tmp_192_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_137 : Operation 1141 [3/3] (5.02ns)   --->   "%tmp_195_i_i = call fastcc float @floor(float %tmp_194_i_i)" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1141 'call' 'tmp_195_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 5.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_137 : Operation 1142 [5/5] (7.25ns)   --->   "%tmp_201_i_i = fsub float %yyy2, %x_assign_2" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1142 'fsub' 'tmp_201_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1143 [1/1] (0.00ns)   --->   "%tmp_107 = trunc i32 %p_Val2_35 to i18" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1143 'trunc' 'tmp_107' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>

State 138 <SV = 137> <Delay = 8.75>
ST_138 : Operation 1144 [2/5] (7.25ns)   --->   "%tmp_139_i_i = fsub float %tmp_138_i_i, %xxx1" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1144 'fsub' 'tmp_139_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1145 [3/5] (7.25ns)   --->   "%tmp_142_i_i = fsub float %tmp_141_i_i, %yyy1" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1145 'fsub' 'tmp_142_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1146 [3/6] (6.41ns)   --->   "%tmp_145_i_i = uitofp i32 %tmp_145_i_i1 to float" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1146 'uitofp' 'tmp_145_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_138 : Operation 1147 [4/6] (6.41ns)   --->   "%tmp_150_i_i = uitofp i32 %tmp_150_i_i1 to float" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1147 'uitofp' 'tmp_150_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_138 : Operation 1148 [3/4] (5.70ns)   --->   "%i_op_assign_4 = fmul float %tmp_153_i_i, %tmp_147_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1148 'fmul' 'i_op_assign_4' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1149 [5/6] (6.41ns)   --->   "%tmp_156_i_i = uitofp i32 %tmp_156_i_i1 to float" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1149 'uitofp' 'tmp_156_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_138 : Operation 1150 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_58 = mul i18 360, %tmp_101" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1150 'mul' 'tmp_58' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 1151 [1/1] (0.00ns)   --->   "%p_Val2_24 = bitcast float %x_assign_3 to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:172]   --->   Operation 1151 'bitcast' 'p_Val2_24' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_138 : Operation 1152 [1/1] (0.00ns)   --->   "%p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_24, i32 31)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:172]   --->   Operation 1152 'bitselect' 'p_Result_12' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_138 : Operation 1153 [1/1] (0.00ns)   --->   "%tmp_V_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_24, i32 23, i32 30) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:172]   --->   Operation 1153 'partselect' 'tmp_V_9' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_138 : Operation 1154 [1/1] (0.00ns)   --->   "%tmp_V_10 = trunc i32 %p_Val2_24 to i23" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:172]   --->   Operation 1154 'trunc' 'tmp_V_10' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_138 : Operation 1155 [1/1] (0.00ns)   --->   "%mantissa_V_3 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_10, i1 false)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:172]   --->   Operation 1155 'bitconcatenate' 'mantissa_V_3' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_138 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_36)   --->   "%mantissa_V_1_i_i_cas_3 = zext i25 %mantissa_V_3 to i79" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:172]   --->   Operation 1156 'zext' 'mantissa_V_1_i_i_cas_3' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_138 : Operation 1157 [1/1] (0.00ns)   --->   "%tmp_i_i_i_cast_i3 = zext i8 %tmp_V_9 to i9" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:172]   --->   Operation 1157 'zext' 'tmp_i_i_i_cast_i3' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_138 : Operation 1158 [1/1] (1.91ns)   --->   "%sh_assign_9 = add i9 -127, %tmp_i_i_i_cast_i3" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:172]   --->   Operation 1158 'add' 'sh_assign_9' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1159 [1/1] (0.00ns)   --->   "%isNeg_3 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_9, i32 8)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:172]   --->   Operation 1159 'bitselect' 'isNeg_3' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_138 : Operation 1160 [1/1] (1.91ns)   --->   "%tmp_i_i_i3 = sub i8 127, %tmp_V_9" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:172]   --->   Operation 1160 'sub' 'tmp_i_i_i3' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1161 [1/1] (0.00ns)   --->   "%tmp_i_i_cast_i3 = sext i8 %tmp_i_i_i3 to i9" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:172]   --->   Operation 1161 'sext' 'tmp_i_i_cast_i3' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_138 : Operation 1162 [1/1] (0.96ns)   --->   "%ush_3 = select i1 %isNeg_3, i9 %tmp_i_i_cast_i3, i9 %sh_assign_9" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:172]   --->   Operation 1162 'select' 'ush_3' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 1163 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_36)   --->   "%sh_assign_2_i_i_cast_6 = sext i9 %ush_3 to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:172]   --->   Operation 1163 'sext' 'sh_assign_2_i_i_cast_6' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_138 : Operation 1164 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_36)   --->   "%sh_assign_2_i_i_cast_7 = sext i9 %ush_3 to i25" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:172]   --->   Operation 1164 'sext' 'sh_assign_2_i_i_cast_7' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_138 : Operation 1165 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_36)   --->   "%tmp_i_i_i3_115 = zext i32 %sh_assign_2_i_i_cast_6 to i79" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:172]   --->   Operation 1165 'zext' 'tmp_i_i_i3_115' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_138 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_36)   --->   "%r_V_6 = lshr i25 %mantissa_V_3, %sh_assign_2_i_i_cast_7" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:172]   --->   Operation 1166 'lshr' 'r_V_6' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_36)   --->   "%r_V_7 = shl i79 %mantissa_V_1_i_i_cas_3, %tmp_i_i_i3_115" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:172]   --->   Operation 1167 'shl' 'r_V_7' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1168 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_36)   --->   "%tmp_105 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_6, i32 24)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:172]   --->   Operation 1168 'bitselect' 'tmp_105' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_138 : Operation 1169 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_36)   --->   "%tmp_59 = zext i1 %tmp_105 to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:172]   --->   Operation 1169 'zext' 'tmp_59' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_138 : Operation 1170 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_36)   --->   "%tmp_60 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_7, i32 24, i32 55)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:172]   --->   Operation 1170 'partselect' 'tmp_60' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_138 : Operation 1171 [1/1] (4.42ns) (out node of the LUT)   --->   "%p_Val2_36 = select i1 %isNeg_3, i32 %tmp_59, i32 %tmp_60" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:172]   --->   Operation 1171 'select' 'p_Val2_36' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 1172 [1/3] (2.93ns)   --->   "%tmp_192_i_i = call fastcc float @floor(float %tmp_191_i_i)" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1172 'call' 'tmp_192_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 2.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_138 : Operation 1173 [2/3] (8.75ns)   --->   "%tmp_195_i_i = call fastcc float @floor(float %tmp_194_i_i)" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1173 'call' 'tmp_195_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_138 : Operation 1174 [4/5] (7.25ns)   --->   "%tmp_201_i_i = fsub float %yyy2, %x_assign_2" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1174 'fsub' 'tmp_201_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1175 [1/1] (3.36ns) (grouped into DSP with root node tmp_62)   --->   "%tmp_108 = mul i18 360, %tmp_107" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1175 'mul' 'tmp_108' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 1176 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_62 = add i18 360, %tmp_108" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1176 'add' 'tmp_62' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 1177 [5/5] (7.25ns)   --->   "%tmp_207_i_i = fsub float %xxx2, %x_assign_3" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1177 'fsub' 'tmp_207_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 8.64>
ST_139 : Operation 1178 [1/5] (7.25ns)   --->   "%tmp_139_i_i = fsub float %tmp_138_i_i, %xxx1" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1178 'fsub' 'tmp_139_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1179 [2/5] (7.25ns)   --->   "%tmp_142_i_i = fsub float %tmp_141_i_i, %yyy1" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1179 'fsub' 'tmp_142_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1180 [2/6] (6.41ns)   --->   "%tmp_145_i_i = uitofp i32 %tmp_145_i_i1 to float" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1180 'uitofp' 'tmp_145_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_139 : Operation 1181 [3/6] (6.41ns)   --->   "%tmp_150_i_i = uitofp i32 %tmp_150_i_i1 to float" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1181 'uitofp' 'tmp_150_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_139 : Operation 1182 [2/4] (5.70ns)   --->   "%i_op_assign_4 = fmul float %tmp_153_i_i, %tmp_147_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1182 'fmul' 'i_op_assign_4' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1183 [4/6] (6.41ns)   --->   "%tmp_156_i_i = uitofp i32 %tmp_156_i_i1 to float" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1183 'uitofp' 'tmp_156_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_139 : Operation 1184 [1/1] (2.55ns)   --->   "%result_V_7 = sub i32 0, %p_Val2_36" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:172]   --->   Operation 1184 'sub' 'result_V_7' <Predicate = (!exitcond_flatten & or_cond84_demorgan & p_Result_12)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1185 [1/1] (0.69ns)   --->   "%p_Val2_37 = select i1 %p_Result_12, i32 %result_V_7, i32 %p_Val2_36" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:172]   --->   Operation 1185 'select' 'p_Val2_37' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 1186 [1/1] (0.00ns)   --->   "%tmp_106 = trunc i32 %p_Val2_37 to i18" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1186 'trunc' 'tmp_106' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_139 : Operation 1187 [1/1] (2.13ns)   --->   "%tmp_61 = add i18 %tmp_106, %tmp_58" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1187 'add' 'tmp_61' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1188 [1/1] (0.00ns)   --->   "%tmp_74_cast = sext i18 %tmp_61 to i64" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1188 'sext' 'tmp_74_cast' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_139 : Operation 1189 [1/1] (0.00ns)   --->   "%rightImage_in_V_addr = getelementptr [97200 x i8]* %rightImage_in_V, i64 0, i64 %tmp_74_cast" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1189 'getelementptr' 'rightImage_in_V_addr' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_139 : Operation 1190 [1/3] (2.93ns)   --->   "%tmp_195_i_i = call fastcc float @floor(float %tmp_194_i_i)" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1190 'call' 'tmp_195_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 2.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_139 : Operation 1191 [2/2] (3.25ns)   --->   "%rightImage_in_V_load = load i8* %rightImage_in_V_addr, align 1" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1191 'load' 'rightImage_in_V_load' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_139 : Operation 1192 [3/5] (7.25ns)   --->   "%tmp_201_i_i = fsub float %yyy2, %x_assign_2" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1192 'fsub' 'tmp_201_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1193 [1/1] (2.13ns)   --->   "%tmp_63 = add i18 %tmp_106, %tmp_62" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1193 'add' 'tmp_63' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1194 [1/1] (0.00ns)   --->   "%tmp_76_cast = sext i18 %tmp_63 to i64" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1194 'sext' 'tmp_76_cast' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_139 : Operation 1195 [1/1] (0.00ns)   --->   "%rightImage_in_V_addr_2 = getelementptr [97200 x i8]* %rightImage_in_V, i64 0, i64 %tmp_76_cast" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1195 'getelementptr' 'rightImage_in_V_addr_2' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_139 : Operation 1196 [2/2] (3.25ns)   --->   "%rightImage_in_V_load_1 = load i8* %rightImage_in_V_addr_2, align 1" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1196 'load' 'rightImage_in_V_load_1' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_139 : Operation 1197 [4/5] (7.25ns)   --->   "%tmp_207_i_i = fsub float %xxx2, %x_assign_3" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1197 'fsub' 'tmp_207_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1198 [1/1] (0.00ns)   --->   "%tmp_109 = trunc i32 %p_Val2_37 to i18" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1198 'trunc' 'tmp_109' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_139 : Operation 1199 [1/1] (2.13ns)   --->   "%tmp_110 = add i18 1, %tmp_109" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1199 'add' 'tmp_110' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1200 [1/1] (2.13ns)   --->   "%tmp_64 = add i18 %tmp_110, %tmp_58" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1200 'add' 'tmp_64' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1201 [1/1] (2.13ns)   --->   "%tmp_66 = add i18 %tmp_110, %tmp_62" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1201 'add' 'tmp_66' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 7.25>
ST_140 : Operation 1202 [1/5] (7.25ns)   --->   "%tmp_142_i_i = fsub float %tmp_141_i_i, %yyy1" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1202 'fsub' 'tmp_142_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1203 [1/6] (6.41ns)   --->   "%tmp_145_i_i = uitofp i32 %tmp_145_i_i1 to float" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1203 'uitofp' 'tmp_145_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_140 : Operation 1204 [4/4] (5.70ns)   --->   "%i_op_assign_2 = fmul float %tmp_139_i_i, %tmp_147_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1204 'fmul' 'i_op_assign_2' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1205 [2/6] (6.41ns)   --->   "%tmp_150_i_i = uitofp i32 %tmp_150_i_i1 to float" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1205 'uitofp' 'tmp_150_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_140 : Operation 1206 [1/4] (5.70ns)   --->   "%i_op_assign_4 = fmul float %tmp_153_i_i, %tmp_147_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1206 'fmul' 'i_op_assign_4' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1207 [3/6] (6.41ns)   --->   "%tmp_156_i_i = uitofp i32 %tmp_156_i_i1 to float" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1207 'uitofp' 'tmp_156_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_140 : Operation 1208 [1/1] (0.00ns)   --->   "%tmp_159_i_i1 = zext i8 %leftImage_in_V_load_3 to i32" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1208 'zext' 'tmp_159_i_i1' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_140 : Operation 1209 [6/6] (6.41ns)   --->   "%tmp_159_i_i = uitofp i32 %tmp_159_i_i1 to float" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1209 'uitofp' 'tmp_159_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_140 : Operation 1210 [1/2] (3.25ns)   --->   "%rightImage_in_V_load = load i8* %rightImage_in_V_addr, align 1" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1210 'load' 'rightImage_in_V_load' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_140 : Operation 1211 [2/5] (7.25ns)   --->   "%tmp_201_i_i = fsub float %yyy2, %x_assign_2" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1211 'fsub' 'tmp_201_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1212 [1/2] (3.25ns)   --->   "%rightImage_in_V_load_1 = load i8* %rightImage_in_V_addr_2, align 1" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1212 'load' 'rightImage_in_V_load_1' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_140 : Operation 1213 [3/5] (7.25ns)   --->   "%tmp_207_i_i = fsub float %xxx2, %x_assign_3" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1213 'fsub' 'tmp_207_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 7.25>
ST_141 : Operation 1214 [4/4] (5.70ns)   --->   "%i_op_assign = fmul float %tmp_139_i_i, %tmp_142_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1214 'fmul' 'i_op_assign' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1215 [3/4] (5.70ns)   --->   "%i_op_assign_2 = fmul float %tmp_139_i_i, %tmp_147_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1215 'fmul' 'i_op_assign_2' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1216 [1/6] (6.41ns)   --->   "%tmp_150_i_i = uitofp i32 %tmp_150_i_i1 to float" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1216 'uitofp' 'tmp_150_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_141 : Operation 1217 [4/4] (5.70ns)   --->   "%i_op_assign_3 = fmul float %tmp_153_i_i, %tmp_142_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1217 'fmul' 'i_op_assign_3' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1218 [2/6] (6.41ns)   --->   "%tmp_156_i_i = uitofp i32 %tmp_156_i_i1 to float" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1218 'uitofp' 'tmp_156_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_141 : Operation 1219 [5/6] (6.41ns)   --->   "%tmp_159_i_i = uitofp i32 %tmp_159_i_i1 to float" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1219 'uitofp' 'tmp_159_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_141 : Operation 1220 [1/1] (0.00ns)   --->   "%tmp_199_i_i1 = zext i8 %rightImage_in_V_load to i32" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1220 'zext' 'tmp_199_i_i1' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_141 : Operation 1221 [6/6] (6.41ns)   --->   "%tmp_199_i_i = uitofp i32 %tmp_199_i_i1 to float" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1221 'uitofp' 'tmp_199_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_141 : Operation 1222 [1/5] (7.25ns)   --->   "%tmp_201_i_i = fsub float %yyy2, %x_assign_2" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1222 'fsub' 'tmp_201_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1223 [2/5] (7.25ns)   --->   "%tmp_207_i_i = fsub float %xxx2, %x_assign_3" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1223 'fsub' 'tmp_207_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 7.25>
ST_142 : Operation 1224 [3/4] (5.70ns)   --->   "%i_op_assign = fmul float %tmp_139_i_i, %tmp_142_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1224 'fmul' 'i_op_assign' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1225 [2/4] (5.70ns)   --->   "%i_op_assign_2 = fmul float %tmp_139_i_i, %tmp_147_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1225 'fmul' 'i_op_assign_2' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1226 [3/4] (5.70ns)   --->   "%i_op_assign_3 = fmul float %tmp_153_i_i, %tmp_142_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1226 'fmul' 'i_op_assign_3' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1227 [1/6] (6.41ns)   --->   "%tmp_156_i_i = uitofp i32 %tmp_156_i_i1 to float" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1227 'uitofp' 'tmp_156_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_142 : Operation 1228 [4/6] (6.41ns)   --->   "%tmp_159_i_i = uitofp i32 %tmp_159_i_i1 to float" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1228 'uitofp' 'tmp_159_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_142 : Operation 1229 [5/5] (7.25ns)   --->   "%tmp_193_i_i = fsub float %tmp_192_i_i, %xxx2" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1229 'fsub' 'tmp_193_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1230 [5/5] (7.25ns)   --->   "%tmp_196_i_i = fsub float %tmp_195_i_i, %yyy2" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1230 'fsub' 'tmp_196_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1231 [5/6] (6.41ns)   --->   "%tmp_199_i_i = uitofp i32 %tmp_199_i_i1 to float" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1231 'uitofp' 'tmp_199_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_142 : Operation 1232 [1/1] (0.00ns)   --->   "%tmp_204_i_i1 = zext i8 %rightImage_in_V_load_1 to i32" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1232 'zext' 'tmp_204_i_i1' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_142 : Operation 1233 [6/6] (6.41ns)   --->   "%tmp_204_i_i = uitofp i32 %tmp_204_i_i1 to float" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1233 'uitofp' 'tmp_204_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_142 : Operation 1234 [1/5] (7.25ns)   --->   "%tmp_207_i_i = fsub float %xxx2, %x_assign_3" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1234 'fsub' 'tmp_207_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 7.25>
ST_143 : Operation 1235 [2/4] (5.70ns)   --->   "%i_op_assign = fmul float %tmp_139_i_i, %tmp_142_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1235 'fmul' 'i_op_assign' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1236 [1/4] (5.70ns)   --->   "%i_op_assign_2 = fmul float %tmp_139_i_i, %tmp_147_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1236 'fmul' 'i_op_assign_2' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1237 [2/4] (5.70ns)   --->   "%i_op_assign_3 = fmul float %tmp_153_i_i, %tmp_142_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1237 'fmul' 'i_op_assign_3' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1238 [3/6] (6.41ns)   --->   "%tmp_159_i_i = uitofp i32 %tmp_159_i_i1 to float" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1238 'uitofp' 'tmp_159_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_143 : Operation 1239 [4/5] (7.25ns)   --->   "%tmp_193_i_i = fsub float %tmp_192_i_i, %xxx2" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1239 'fsub' 'tmp_193_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1240 [4/5] (7.25ns)   --->   "%tmp_196_i_i = fsub float %tmp_195_i_i, %yyy2" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1240 'fsub' 'tmp_196_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1241 [4/6] (6.41ns)   --->   "%tmp_199_i_i = uitofp i32 %tmp_199_i_i1 to float" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1241 'uitofp' 'tmp_199_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_143 : Operation 1242 [5/6] (6.41ns)   --->   "%tmp_204_i_i = uitofp i32 %tmp_204_i_i1 to float" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1242 'uitofp' 'tmp_204_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 144 <SV = 143> <Delay = 7.25>
ST_144 : Operation 1243 [1/4] (5.70ns)   --->   "%i_op_assign = fmul float %tmp_139_i_i, %tmp_142_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1243 'fmul' 'i_op_assign' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1244 [4/4] (5.70ns)   --->   "%tmp_151_i_i = fmul float %i_op_assign_2, %tmp_150_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1244 'fmul' 'tmp_151_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1245 [1/4] (5.70ns)   --->   "%i_op_assign_3 = fmul float %tmp_153_i_i, %tmp_142_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1245 'fmul' 'i_op_assign_3' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1246 [2/6] (6.41ns)   --->   "%tmp_159_i_i = uitofp i32 %tmp_159_i_i1 to float" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1246 'uitofp' 'tmp_159_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_144 : Operation 1247 [3/5] (7.25ns)   --->   "%tmp_193_i_i = fsub float %tmp_192_i_i, %xxx2" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1247 'fsub' 'tmp_193_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1248 [3/5] (7.25ns)   --->   "%tmp_196_i_i = fsub float %tmp_195_i_i, %yyy2" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1248 'fsub' 'tmp_196_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1249 [3/6] (6.41ns)   --->   "%tmp_199_i_i = uitofp i32 %tmp_199_i_i1 to float" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1249 'uitofp' 'tmp_199_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_144 : Operation 1250 [4/6] (6.41ns)   --->   "%tmp_204_i_i = uitofp i32 %tmp_204_i_i1 to float" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1250 'uitofp' 'tmp_204_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 145 <SV = 144> <Delay = 7.25>
ST_145 : Operation 1251 [3/4] (5.70ns)   --->   "%tmp_151_i_i = fmul float %i_op_assign_2, %tmp_150_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1251 'fmul' 'tmp_151_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1252 [1/6] (6.41ns)   --->   "%tmp_159_i_i = uitofp i32 %tmp_159_i_i1 to float" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1252 'uitofp' 'tmp_159_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_145 : Operation 1253 [2/5] (7.25ns)   --->   "%tmp_193_i_i = fsub float %tmp_192_i_i, %xxx2" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1253 'fsub' 'tmp_193_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1254 [2/5] (7.25ns)   --->   "%tmp_196_i_i = fsub float %tmp_195_i_i, %yyy2" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1254 'fsub' 'tmp_196_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1255 [2/6] (6.41ns)   --->   "%tmp_199_i_i = uitofp i32 %tmp_199_i_i1 to float" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1255 'uitofp' 'tmp_199_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_145 : Operation 1256 [3/6] (6.41ns)   --->   "%tmp_204_i_i = uitofp i32 %tmp_204_i_i1 to float" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1256 'uitofp' 'tmp_204_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 146 <SV = 145> <Delay = 7.25>
ST_146 : Operation 1257 [4/4] (5.70ns)   --->   "%tmp_146_i_i = fmul float %i_op_assign, %tmp_145_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1257 'fmul' 'tmp_146_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1258 [2/4] (5.70ns)   --->   "%tmp_151_i_i = fmul float %i_op_assign_2, %tmp_150_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1258 'fmul' 'tmp_151_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1259 [4/4] (5.70ns)   --->   "%tmp_157_i_i = fmul float %i_op_assign_3, %tmp_156_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1259 'fmul' 'tmp_157_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1260 [1/5] (7.25ns)   --->   "%tmp_193_i_i = fsub float %tmp_192_i_i, %xxx2" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1260 'fsub' 'tmp_193_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1261 [1/5] (7.25ns)   --->   "%tmp_196_i_i = fsub float %tmp_195_i_i, %yyy2" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1261 'fsub' 'tmp_196_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1262 [1/6] (6.41ns)   --->   "%tmp_199_i_i = uitofp i32 %tmp_199_i_i1 to float" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1262 'uitofp' 'tmp_199_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_146 : Operation 1263 [2/6] (6.41ns)   --->   "%tmp_204_i_i = uitofp i32 %tmp_204_i_i1 to float" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1263 'uitofp' 'tmp_204_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 147 <SV = 146> <Delay = 6.41>
ST_147 : Operation 1264 [3/4] (5.70ns)   --->   "%tmp_146_i_i = fmul float %i_op_assign, %tmp_145_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1264 'fmul' 'tmp_146_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1265 [1/4] (5.70ns)   --->   "%tmp_151_i_i = fmul float %i_op_assign_2, %tmp_150_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1265 'fmul' 'tmp_151_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1266 [3/4] (5.70ns)   --->   "%tmp_157_i_i = fmul float %i_op_assign_3, %tmp_156_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1266 'fmul' 'tmp_157_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1267 [1/6] (6.41ns)   --->   "%tmp_204_i_i = uitofp i32 %tmp_204_i_i1 to float" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1267 'uitofp' 'tmp_204_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 148 <SV = 147> <Delay = 5.70>
ST_148 : Operation 1268 [2/4] (5.70ns)   --->   "%tmp_146_i_i = fmul float %i_op_assign, %tmp_145_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1268 'fmul' 'tmp_146_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1269 [2/4] (5.70ns)   --->   "%tmp_157_i_i = fmul float %i_op_assign_3, %tmp_156_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1269 'fmul' 'tmp_157_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 5.70>
ST_149 : Operation 1270 [1/4] (5.70ns)   --->   "%tmp_146_i_i = fmul float %i_op_assign, %tmp_145_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1270 'fmul' 'tmp_146_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1271 [1/4] (5.70ns)   --->   "%tmp_157_i_i = fmul float %i_op_assign_3, %tmp_156_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1271 'fmul' 'tmp_157_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 7.25>
ST_150 : Operation 1272 [5/5] (7.25ns)   --->   "%tmp_152_i_i = fadd float %tmp_146_i_i, %tmp_151_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1272 'fadd' 'tmp_152_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 7.25>
ST_151 : Operation 1273 [4/5] (7.25ns)   --->   "%tmp_152_i_i = fadd float %tmp_146_i_i, %tmp_151_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1273 'fadd' 'tmp_152_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 7.25>
ST_152 : Operation 1274 [3/5] (7.25ns)   --->   "%tmp_152_i_i = fadd float %tmp_146_i_i, %tmp_151_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1274 'fadd' 'tmp_152_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 7.25>
ST_153 : Operation 1275 [2/5] (7.25ns)   --->   "%tmp_152_i_i = fadd float %tmp_146_i_i, %tmp_151_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1275 'fadd' 'tmp_152_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 7.25>
ST_154 : Operation 1276 [1/5] (7.25ns)   --->   "%tmp_152_i_i = fadd float %tmp_146_i_i, %tmp_151_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1276 'fadd' 'tmp_152_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1277 [4/4] (5.70ns)   --->   "%i_op_assign_5 = fmul float %tmp_193_i_i, %tmp_196_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1277 'fmul' 'i_op_assign_5' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 7.25>
ST_155 : Operation 1278 [5/5] (7.25ns)   --->   "%tmp_158_i_i = fadd float %tmp_152_i_i, %tmp_157_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1278 'fadd' 'tmp_158_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1279 [3/4] (5.70ns)   --->   "%i_op_assign_5 = fmul float %tmp_193_i_i, %tmp_196_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1279 'fmul' 'i_op_assign_5' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1280 [4/4] (5.70ns)   --->   "%i_op_assign_6 = fmul float %tmp_193_i_i, %tmp_201_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1280 'fmul' 'i_op_assign_6' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 7.25>
ST_156 : Operation 1281 [4/5] (7.25ns)   --->   "%tmp_158_i_i = fadd float %tmp_152_i_i, %tmp_157_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1281 'fadd' 'tmp_158_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1282 [4/4] (5.70ns)   --->   "%tmp_160_i_i = fmul float %i_op_assign_4, %tmp_159_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1282 'fmul' 'tmp_160_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1283 [2/4] (5.70ns)   --->   "%i_op_assign_5 = fmul float %tmp_193_i_i, %tmp_196_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1283 'fmul' 'i_op_assign_5' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1284 [3/4] (5.70ns)   --->   "%i_op_assign_6 = fmul float %tmp_193_i_i, %tmp_201_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1284 'fmul' 'i_op_assign_6' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1285 [4/4] (5.70ns)   --->   "%i_op_assign_7 = fmul float %tmp_207_i_i, %tmp_196_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1285 'fmul' 'i_op_assign_7' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 7.25>
ST_157 : Operation 1286 [3/5] (7.25ns)   --->   "%tmp_158_i_i = fadd float %tmp_152_i_i, %tmp_157_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1286 'fadd' 'tmp_158_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1287 [3/4] (5.70ns)   --->   "%tmp_160_i_i = fmul float %i_op_assign_4, %tmp_159_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1287 'fmul' 'tmp_160_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1288 [1/4] (5.70ns)   --->   "%i_op_assign_5 = fmul float %tmp_193_i_i, %tmp_196_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1288 'fmul' 'i_op_assign_5' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1289 [2/4] (5.70ns)   --->   "%i_op_assign_6 = fmul float %tmp_193_i_i, %tmp_201_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1289 'fmul' 'i_op_assign_6' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1290 [3/4] (5.70ns)   --->   "%i_op_assign_7 = fmul float %tmp_207_i_i, %tmp_196_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1290 'fmul' 'i_op_assign_7' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1291 [4/4] (5.70ns)   --->   "%i_op_assign_8 = fmul float %tmp_207_i_i, %tmp_201_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1291 'fmul' 'i_op_assign_8' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 7.25>
ST_158 : Operation 1292 [2/5] (7.25ns)   --->   "%tmp_158_i_i = fadd float %tmp_152_i_i, %tmp_157_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1292 'fadd' 'tmp_158_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1293 [2/4] (5.70ns)   --->   "%tmp_160_i_i = fmul float %i_op_assign_4, %tmp_159_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1293 'fmul' 'tmp_160_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1294 [4/4] (5.70ns)   --->   "%tmp_200_i_i = fmul float %i_op_assign_5, %tmp_199_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1294 'fmul' 'tmp_200_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1295 [1/4] (5.70ns)   --->   "%i_op_assign_6 = fmul float %tmp_193_i_i, %tmp_201_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1295 'fmul' 'i_op_assign_6' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1296 [2/4] (5.70ns)   --->   "%i_op_assign_7 = fmul float %tmp_207_i_i, %tmp_196_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1296 'fmul' 'i_op_assign_7' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1297 [3/4] (5.70ns)   --->   "%i_op_assign_8 = fmul float %tmp_207_i_i, %tmp_201_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1297 'fmul' 'i_op_assign_8' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1298 [1/1] (0.00ns)   --->   "%tmp_77_cast = sext i18 %tmp_64 to i64" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1298 'sext' 'tmp_77_cast' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_158 : Operation 1299 [1/1] (0.00ns)   --->   "%rightImage_in_V_addr_3 = getelementptr [97200 x i8]* %rightImage_in_V, i64 0, i64 %tmp_77_cast" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1299 'getelementptr' 'rightImage_in_V_addr_3' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_158 : Operation 1300 [1/1] (0.00ns)   --->   "%tmp_78_cast = sext i18 %tmp_66 to i64" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1300 'sext' 'tmp_78_cast' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_158 : Operation 1301 [1/1] (0.00ns)   --->   "%rightImage_in_V_addr_4 = getelementptr [97200 x i8]* %rightImage_in_V, i64 0, i64 %tmp_78_cast" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1301 'getelementptr' 'rightImage_in_V_addr_4' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_158 : Operation 1302 [2/2] (3.25ns)   --->   "%rightImage_in_V_load_2 = load i8* %rightImage_in_V_addr_3, align 1" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1302 'load' 'rightImage_in_V_load_2' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_158 : Operation 1303 [2/2] (3.25ns)   --->   "%rightImage_in_V_load_3 = load i8* %rightImage_in_V_addr_4, align 1" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1303 'load' 'rightImage_in_V_load_3' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>

State 159 <SV = 158> <Delay = 7.25>
ST_159 : Operation 1304 [1/5] (7.25ns)   --->   "%tmp_158_i_i = fadd float %tmp_152_i_i, %tmp_157_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1304 'fadd' 'tmp_158_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1305 [1/4] (5.70ns)   --->   "%tmp_160_i_i = fmul float %i_op_assign_4, %tmp_159_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1305 'fmul' 'tmp_160_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1306 [3/4] (5.70ns)   --->   "%tmp_200_i_i = fmul float %i_op_assign_5, %tmp_199_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1306 'fmul' 'tmp_200_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1307 [1/4] (5.70ns)   --->   "%i_op_assign_7 = fmul float %tmp_207_i_i, %tmp_196_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1307 'fmul' 'i_op_assign_7' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1308 [2/4] (5.70ns)   --->   "%i_op_assign_8 = fmul float %tmp_207_i_i, %tmp_201_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1308 'fmul' 'i_op_assign_8' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1309 [1/2] (3.25ns)   --->   "%rightImage_in_V_load_2 = load i8* %rightImage_in_V_addr_3, align 1" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1309 'load' 'rightImage_in_V_load_2' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_159 : Operation 1310 [1/2] (3.25ns)   --->   "%rightImage_in_V_load_3 = load i8* %rightImage_in_V_addr_4, align 1" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1310 'load' 'rightImage_in_V_load_3' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>

State 160 <SV = 159> <Delay = 7.25>
ST_160 : Operation 1311 [5/5] (7.25ns)   --->   "%val_assign_5 = fadd float %tmp_158_i_i, %tmp_160_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1311 'fadd' 'val_assign_5' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1312 [2/4] (5.70ns)   --->   "%tmp_200_i_i = fmul float %i_op_assign_5, %tmp_199_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1312 'fmul' 'tmp_200_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1313 [1/4] (5.70ns)   --->   "%i_op_assign_8 = fmul float %tmp_207_i_i, %tmp_201_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1313 'fmul' 'i_op_assign_8' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 7.25>
ST_161 : Operation 1314 [4/5] (7.25ns)   --->   "%val_assign_5 = fadd float %tmp_158_i_i, %tmp_160_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1314 'fadd' 'val_assign_5' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1315 [1/4] (5.70ns)   --->   "%tmp_200_i_i = fmul float %i_op_assign_5, %tmp_199_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1315 'fmul' 'tmp_200_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1316 [1/1] (0.00ns)   --->   "%tmp_210_i_i1 = zext i8 %rightImage_in_V_load_2 to i32" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1316 'zext' 'tmp_210_i_i1' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_161 : Operation 1317 [6/6] (6.41ns)   --->   "%tmp_210_i_i = uitofp i32 %tmp_210_i_i1 to float" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1317 'uitofp' 'tmp_210_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 162 <SV = 161> <Delay = 7.25>
ST_162 : Operation 1318 [3/5] (7.25ns)   --->   "%val_assign_5 = fadd float %tmp_158_i_i, %tmp_160_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1318 'fadd' 'val_assign_5' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1319 [5/6] (6.41ns)   --->   "%tmp_210_i_i = uitofp i32 %tmp_210_i_i1 to float" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1319 'uitofp' 'tmp_210_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_162 : Operation 1320 [1/1] (0.00ns)   --->   "%tmp_213_i_i1 = zext i8 %rightImage_in_V_load_3 to i32" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1320 'zext' 'tmp_213_i_i1' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_162 : Operation 1321 [6/6] (6.41ns)   --->   "%tmp_213_i_i = uitofp i32 %tmp_213_i_i1 to float" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1321 'uitofp' 'tmp_213_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 163 <SV = 162> <Delay = 7.25>
ST_163 : Operation 1322 [2/5] (7.25ns)   --->   "%val_assign_5 = fadd float %tmp_158_i_i, %tmp_160_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1322 'fadd' 'val_assign_5' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1323 [4/6] (6.41ns)   --->   "%tmp_210_i_i = uitofp i32 %tmp_210_i_i1 to float" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1323 'uitofp' 'tmp_210_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_163 : Operation 1324 [5/6] (6.41ns)   --->   "%tmp_213_i_i = uitofp i32 %tmp_213_i_i1 to float" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1324 'uitofp' 'tmp_213_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 164 <SV = 163> <Delay = 7.25>
ST_164 : Operation 1325 [1/5] (7.25ns)   --->   "%val_assign_5 = fadd float %tmp_158_i_i, %tmp_160_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1325 'fadd' 'val_assign_5' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1326 [4/4] (5.70ns)   --->   "%tmp_205_i_i = fmul float %i_op_assign_6, %tmp_204_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1326 'fmul' 'tmp_205_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1327 [3/6] (6.41ns)   --->   "%tmp_210_i_i = uitofp i32 %tmp_210_i_i1 to float" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1327 'uitofp' 'tmp_210_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_164 : Operation 1328 [4/6] (6.41ns)   --->   "%tmp_213_i_i = uitofp i32 %tmp_213_i_i1 to float" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1328 'uitofp' 'tmp_213_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 165 <SV = 164> <Delay = 7.68>
ST_165 : Operation 1329 [1/1] (0.00ns)   --->   "%reg_V = bitcast float %val_assign_5 to i32" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1329 'bitcast' 'reg_V' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_165 : Operation 1330 [1/1] (0.00ns)   --->   "%tmp_85 = trunc i32 %reg_V to i31" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1330 'trunc' 'tmp_85' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_165 : Operation 1331 [1/1] (0.00ns)   --->   "%p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1331 'bitselect' 'p_Result_10' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_165 : Operation 1332 [1/1] (0.00ns)   --->   "%p_Result_i_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %reg_V, i32 23, i32 30)" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1332 'partselect' 'p_Result_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_165 : Operation 1333 [1/1] (0.00ns)   --->   "%exp_V = zext i8 %p_Result_i_i to i9" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1333 'zext' 'exp_V' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_165 : Operation 1334 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%tmp_87 = trunc i32 %reg_V to i23" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1334 'trunc' 'tmp_87' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_165 : Operation 1335 [1/1] (0.00ns)   --->   "%tmp_88 = trunc i32 %reg_V to i8" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1335 'trunc' 'tmp_88' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_165 : Operation 1336 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%tmp_163_i_i = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %tmp_87)" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1336 'bitconcatenate' 'tmp_163_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_165 : Operation 1337 [1/1] (2.47ns)   --->   "%tmp_165_i_i = icmp eq i31 %tmp_85, 0" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1337 'icmp' 'tmp_165_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1338 [1/1] (1.82ns)   --->   "%sh_amt = sub i9 150, %exp_V" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1338 'sub' 'sh_amt' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1339 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sh_amt_cast_i_i = sext i9 %sh_amt to i24" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1339 'sext' 'sh_amt_cast_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_165 : Operation 1340 [1/1] (1.55ns)   --->   "%tmp_167_i_i = icmp eq i8 %p_Result_i_i, -106" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1340 'icmp' 'tmp_167_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1341 [1/1] (1.66ns)   --->   "%tmp_168_i_i = icmp sgt i9 %sh_amt, 0" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1341 'icmp' 'tmp_168_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1342 [1/1] (1.66ns)   --->   "%tmp_169_i_i = icmp slt i9 %sh_amt, 25" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1342 'icmp' 'tmp_169_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1343 [1/1] (0.00ns)   --->   "%tmp_89 = trunc i9 %sh_amt to i8" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1343 'trunc' 'tmp_89' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_165 : Operation 1344 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%tmp_172_i_i = lshr i24 %tmp_163_i_i, %sh_amt_cast_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1344 'lshr' 'tmp_172_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1345 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%tmp_91 = trunc i24 %tmp_172_i_i to i8" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1345 'trunc' 'tmp_91' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_165 : Operation 1346 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1346 'bitselect' 'tmp_92' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_165 : Operation 1347 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%tmp_176_i_i = select i1 %tmp_92, i8 -1, i8 0" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1347 'select' 'tmp_176_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_165 : Operation 1348 [1/1] (0.97ns)   --->   "%sel_tmp4_demorgan = or i1 %tmp_165_i_i, %tmp_167_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1348 'or' 'sel_tmp4_demorgan' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1349 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp4 = xor i1 %sel_tmp4_demorgan, true" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1349 'xor' 'sel_tmp4' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1350 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%tmp38 = and i1 %tmp_169_i_i, %sel_tmp4" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1350 'and' 'tmp38' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1351 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp6 = and i1 %tmp38, %tmp_168_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1351 'and' 'sel_tmp6' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1352 [1/1] (4.20ns) (out node of the LUT)   --->   "%sel_tmp7 = select i1 %sel_tmp6, i8 %tmp_91, i8 %tmp_176_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1352 'select' 'sel_tmp7' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_165 : Operation 1353 [3/4] (5.70ns)   --->   "%tmp_205_i_i = fmul float %i_op_assign_6, %tmp_204_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1353 'fmul' 'tmp_205_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1354 [2/6] (6.41ns)   --->   "%tmp_210_i_i = uitofp i32 %tmp_210_i_i1 to float" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1354 'uitofp' 'tmp_210_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_165 : Operation 1355 [3/6] (6.41ns)   --->   "%tmp_213_i_i = uitofp i32 %tmp_213_i_i1 to float" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1355 'uitofp' 'tmp_213_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 166 <SV = 165> <Delay = 6.42>
ST_166 : Operation 1356 [1/1] (1.91ns)   --->   "%sh_amt_1_cast_i_i = sub i8 0, %tmp_89" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1356 'sub' 'sh_amt_1_cast_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1357 [1/1] (0.00ns)   --->   "%tmp_90 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %sh_amt_1_cast_i_i, i32 3, i32 7)" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1357 'partselect' 'tmp_90' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_166 : Operation 1358 [1/1] (1.36ns)   --->   "%icmp = icmp slt i5 %tmp_90, 1" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1358 'icmp' 'icmp' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1359 [1/1] (0.00ns) (grouped into LUT with out node this_assign_i_i)   --->   "%tmp_178_i_i = shl i8 %tmp_88, %sh_amt_1_cast_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1359 'shl' 'tmp_178_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1360 [1/1] (0.00ns) (grouped into LUT with out node this_assign_i_i)   --->   "%tmp_178_i_i_113 = select i1 %icmp, i8 %tmp_178_i_i, i8 0" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1360 'select' 'tmp_178_i_i_113' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_166 : Operation 1361 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp1)   --->   "%sel_tmp8 = select i1 %tmp_165_i_i, i8 0, i8 %sel_tmp7" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1361 'select' 'sel_tmp8' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_166 : Operation 1362 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp1)   --->   "%sel_tmp9 = xor i1 %tmp_165_i_i, true" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1362 'xor' 'sel_tmp9' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1363 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp1)   --->   "%sel_tmp = and i1 %tmp_167_i_i, %sel_tmp9" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1363 'and' 'sel_tmp' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1364 [1/1] (1.24ns) (out node of the LUT)   --->   "%sel_tmp1 = select i1 %sel_tmp, i8 %tmp_88, i8 %sel_tmp8" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1364 'select' 'sel_tmp1' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_166 : Operation 1365 [1/1] (0.00ns) (grouped into LUT with out node this_assign_i_i)   --->   "%sel_tmp16_demorgan = or i1 %sel_tmp4_demorgan, %tmp_168_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1365 'or' 'sel_tmp16_demorgan' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1366 [1/1] (3.14ns) (out node of the LUT)   --->   "%this_assign_i_i = select i1 %sel_tmp16_demorgan, i8 %sel_tmp1, i8 %tmp_178_i_i_113" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1366 'select' 'this_assign_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 3.14> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_166 : Operation 1367 [2/4] (5.70ns)   --->   "%tmp_205_i_i = fmul float %i_op_assign_6, %tmp_204_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1367 'fmul' 'tmp_205_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1368 [1/6] (6.41ns)   --->   "%tmp_210_i_i = uitofp i32 %tmp_210_i_i1 to float" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1368 'uitofp' 'tmp_210_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_166 : Operation 1369 [2/6] (6.41ns)   --->   "%tmp_213_i_i = uitofp i32 %tmp_213_i_i1 to float" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1369 'uitofp' 'tmp_213_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 167 <SV = 166> <Delay = 6.41>
ST_167 : Operation 1370 [1/1] (0.00ns)   --->   "%tmp_136_i_i = sext i32 %i_op_assign_29_mid2 to i64" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1370 'sext' 'tmp_136_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_167 : Operation 1371 [1/1] (1.91ns)   --->   "%tmp_180_i_i = sub i8 0, %this_assign_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1371 'sub' 'tmp_180_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan & p_Result_10)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1372 [1/1] (1.24ns)   --->   "%this_assign_1_i_i = select i1 %p_Result_10, i8 %tmp_180_i_i, i8 %this_assign_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1372 'select' 'this_assign_1_i_i' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_167 : Operation 1373 [1/1] (0.00ns)   --->   "%pixel_values_left_V_2 = getelementptr [360 x i8]* %pixel_values_left_V, i64 0, i64 %tmp_136_i_i" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1373 'getelementptr' 'pixel_values_left_V_2' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_167 : Operation 1374 [1/1] (3.25ns)   --->   "store i8 %this_assign_1_i_i, i8* %pixel_values_left_V_2, align 1" [stereo_2020/disparity_map.cpp:165]   --->   Operation 1374 'store' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_167 : Operation 1375 [1/1] (0.00ns)   --->   "br label %._crit_edge1506.i.i" [stereo_2020/disparity_map.cpp:166]   --->   Operation 1375 'br' <Predicate = (!exitcond_flatten & or_cond83_demorgan)> <Delay = 0.00>
ST_167 : Operation 1376 [1/4] (5.70ns)   --->   "%tmp_205_i_i = fmul float %i_op_assign_6, %tmp_204_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1376 'fmul' 'tmp_205_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1377 [1/6] (6.41ns)   --->   "%tmp_213_i_i = uitofp i32 %tmp_213_i_i1 to float" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1377 'uitofp' 'tmp_213_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 168 <SV = 167> <Delay = 7.25>
ST_168 : Operation 1378 [5/5] (7.25ns)   --->   "%tmp_206_i_i = fadd float %tmp_200_i_i, %tmp_205_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1378 'fadd' 'tmp_206_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1379 [1/1] (2.47ns)   --->   "%tmp_235_i_i = icmp sgt i32 %i_op_assign_29_mid2, 0" [stereo_2020/disparity_map.cpp:180]   --->   Operation 1379 'icmp' 'tmp_235_i_i' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1380 [1/1] (2.55ns)   --->   "%tmp_237_i_i = add nsw i32 %i_op_assign_29_mid2, -1" [stereo_2020/disparity_map.cpp:181]   --->   Operation 1380 'add' 'tmp_237_i_i' <Predicate = (!exitcond_flatten & tmp_235_i_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1381 [1/1] (0.00ns)   --->   "%tmp_238_i_i = zext i32 %tmp_237_i_i to i64" [stereo_2020/disparity_map.cpp:181]   --->   Operation 1381 'zext' 'tmp_238_i_i' <Predicate = (!exitcond_flatten & tmp_235_i_i)> <Delay = 0.00>
ST_168 : Operation 1382 [1/1] (0.00ns)   --->   "%pixel_values_left_V_5 = getelementptr [360 x i8]* %pixel_values_left_V, i64 0, i64 %tmp_238_i_i" [stereo_2020/disparity_map.cpp:181]   --->   Operation 1382 'getelementptr' 'pixel_values_left_V_5' <Predicate = (!exitcond_flatten & tmp_235_i_i)> <Delay = 0.00>
ST_168 : Operation 1383 [2/2] (3.25ns)   --->   "%pixel_values_left_V_6 = load i8* %pixel_values_left_V_5, align 1" [stereo_2020/disparity_map.cpp:181]   --->   Operation 1383 'load' 'pixel_values_left_V_6' <Predicate = (!exitcond_flatten & tmp_235_i_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_168 : Operation 1384 [1/1] (2.55ns)   --->   "%tmp_242_i_i = add nsw i32 %i_op_assign_29_mid2, 1" [stereo_2020/disparity_map.cpp:184]   --->   Operation 1384 'add' 'tmp_242_i_i' <Predicate = (!exitcond_flatten & tmp_30_i_i_mid2 & tmp_240_i_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1385 [1/1] (0.00ns)   --->   "%tmp_243_i_i = sext i32 %tmp_242_i_i to i64" [stereo_2020/disparity_map.cpp:184]   --->   Operation 1385 'sext' 'tmp_243_i_i' <Predicate = (!exitcond_flatten & tmp_30_i_i_mid2 & tmp_240_i_i)> <Delay = 0.00>
ST_168 : Operation 1386 [1/1] (0.00ns)   --->   "%pixel_values_left_V_9 = getelementptr [360 x i8]* %pixel_values_left_V, i64 0, i64 %tmp_243_i_i" [stereo_2020/disparity_map.cpp:184]   --->   Operation 1386 'getelementptr' 'pixel_values_left_V_9' <Predicate = (!exitcond_flatten & tmp_30_i_i_mid2 & tmp_240_i_i)> <Delay = 0.00>
ST_168 : Operation 1387 [2/2] (3.25ns)   --->   "%pixel_values_left_V_10 = load i8* %pixel_values_left_V_9, align 1" [stereo_2020/disparity_map.cpp:184]   --->   Operation 1387 'load' 'pixel_values_left_V_10' <Predicate = (!exitcond_flatten & tmp_30_i_i_mid2 & tmp_240_i_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>

State 169 <SV = 168> <Delay = 7.25>
ST_169 : Operation 1388 [4/5] (7.25ns)   --->   "%tmp_206_i_i = fadd float %tmp_200_i_i, %tmp_205_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1388 'fadd' 'tmp_206_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1389 [1/1] (0.00ns)   --->   "%tmp_236_i_i = zext i32 %i_op_assign_29_mid2 to i64" [stereo_2020/disparity_map.cpp:181]   --->   Operation 1389 'zext' 'tmp_236_i_i' <Predicate = (!exitcond_flatten & tmp_235_i_i)> <Delay = 0.00>
ST_169 : Operation 1390 [1/1] (0.00ns)   --->   "%pixel_values_left_V_3 = getelementptr [360 x i8]* %pixel_values_left_V, i64 0, i64 %tmp_236_i_i" [stereo_2020/disparity_map.cpp:181]   --->   Operation 1390 'getelementptr' 'pixel_values_left_V_3' <Predicate = (!exitcond_flatten & tmp_235_i_i)> <Delay = 0.00>
ST_169 : Operation 1391 [2/2] (3.25ns)   --->   "%pixel_values_left_V_4 = load i8* %pixel_values_left_V_3, align 1" [stereo_2020/disparity_map.cpp:181]   --->   Operation 1391 'load' 'pixel_values_left_V_4' <Predicate = (!exitcond_flatten & tmp_235_i_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_169 : Operation 1392 [1/2] (3.25ns)   --->   "%pixel_values_left_V_6 = load i8* %pixel_values_left_V_5, align 1" [stereo_2020/disparity_map.cpp:181]   --->   Operation 1392 'load' 'pixel_values_left_V_6' <Predicate = (!exitcond_flatten & tmp_235_i_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_169 : Operation 1393 [1/1] (0.00ns)   --->   "%tmp_241_i_i = sext i32 %i_op_assign_29_mid2 to i64" [stereo_2020/disparity_map.cpp:184]   --->   Operation 1393 'sext' 'tmp_241_i_i' <Predicate = (!exitcond_flatten & tmp_30_i_i_mid2 & tmp_240_i_i)> <Delay = 0.00>
ST_169 : Operation 1394 [1/1] (0.00ns)   --->   "%pixel_values_left_V_7 = getelementptr [360 x i8]* %pixel_values_left_V, i64 0, i64 %tmp_241_i_i" [stereo_2020/disparity_map.cpp:184]   --->   Operation 1394 'getelementptr' 'pixel_values_left_V_7' <Predicate = (!exitcond_flatten & tmp_30_i_i_mid2 & tmp_240_i_i)> <Delay = 0.00>
ST_169 : Operation 1395 [2/2] (3.25ns)   --->   "%pixel_values_left_V_8 = load i8* %pixel_values_left_V_7, align 1" [stereo_2020/disparity_map.cpp:184]   --->   Operation 1395 'load' 'pixel_values_left_V_8' <Predicate = (!exitcond_flatten & tmp_30_i_i_mid2 & tmp_240_i_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_169 : Operation 1396 [1/2] (3.25ns)   --->   "%pixel_values_left_V_10 = load i8* %pixel_values_left_V_9, align 1" [stereo_2020/disparity_map.cpp:184]   --->   Operation 1396 'load' 'pixel_values_left_V_10' <Predicate = (!exitcond_flatten & tmp_30_i_i_mid2 & tmp_240_i_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>

State 170 <SV = 169> <Delay = 7.25>
ST_170 : Operation 1397 [3/5] (7.25ns)   --->   "%tmp_206_i_i = fadd float %tmp_200_i_i, %tmp_205_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1397 'fadd' 'tmp_206_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1398 [1/2] (3.25ns)   --->   "%pixel_values_left_V_4 = load i8* %pixel_values_left_V_3, align 1" [stereo_2020/disparity_map.cpp:181]   --->   Operation 1398 'load' 'pixel_values_left_V_4' <Predicate = (!exitcond_flatten & tmp_235_i_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_170 : Operation 1399 [1/2] (3.25ns)   --->   "%pixel_values_left_V_8 = load i8* %pixel_values_left_V_7, align 1" [stereo_2020/disparity_map.cpp:184]   --->   Operation 1399 'load' 'pixel_values_left_V_8' <Predicate = (!exitcond_flatten & tmp_30_i_i_mid2 & tmp_240_i_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_170 : Operation 1400 [1/1] (0.00ns)   --->   "%tmp_245_i_i = sext i32 %i_op_assign_29_mid2 to i64" [stereo_2020/disparity_map.cpp:195]   --->   Operation 1400 'sext' 'tmp_245_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_170 : Operation 1401 [1/1] (0.00ns)   --->   "%pixel_values_left_V_s = getelementptr [360 x i8]* %pixel_values_left_V, i64 0, i64 %tmp_245_i_i" [stereo_2020/disparity_map.cpp:195]   --->   Operation 1401 'getelementptr' 'pixel_values_left_V_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_170 : Operation 1402 [2/2] (3.25ns)   --->   "%pixel_values_left_V_1 = load i8* %pixel_values_left_V_s, align 1" [stereo_2020/disparity_map.cpp:195]   --->   Operation 1402 'load' 'pixel_values_left_V_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>

State 171 <SV = 170> <Delay = 7.25>
ST_171 : Operation 1403 [2/5] (7.25ns)   --->   "%tmp_206_i_i = fadd float %tmp_200_i_i, %tmp_205_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1403 'fadd' 'tmp_206_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1404 [1/1] (1.55ns)   --->   "%tmp_i_i = icmp ult i8 %pixel_values_left_V_4, %pixel_values_left_V_6" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:19->stereo_2020/disparity_map.cpp:181]   --->   Operation 1404 'icmp' 'tmp_i_i' <Predicate = (!exitcond_flatten & tmp_235_i_i)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1405 [1/1] (1.91ns)   --->   "%tmp_250_i_i1 = sub i8 %pixel_values_left_V_4, %pixel_values_left_V_6" [stereo_2020/disparity_map.cpp:7->stereo_2020/disparity_map.cpp:19->stereo_2020/disparity_map.cpp:181]   --->   Operation 1405 'sub' 'tmp_250_i_i1' <Predicate = (!exitcond_flatten & tmp_235_i_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1406 [1/1] (1.91ns)   --->   "%tmp_i_i_118 = sub i8 %pixel_values_left_V_6, %pixel_values_left_V_4" [stereo_2020/disparity_map.cpp:9->stereo_2020/disparity_map.cpp:19->stereo_2020/disparity_map.cpp:181]   --->   Operation 1406 'sub' 'tmp_i_i_118' <Predicate = (!exitcond_flatten & tmp_235_i_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1407 [1/1] (1.24ns)   --->   "%agg_result_V_i_i = select i1 %tmp_i_i, i8 %tmp_i_i_118, i8 %tmp_250_i_i1" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:19->stereo_2020/disparity_map.cpp:181]   --->   Operation 1407 'select' 'agg_result_V_i_i' <Predicate = (!exitcond_flatten & tmp_235_i_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_171 : Operation 1408 [1/1] (0.00ns)   --->   "%tmp_i = zext i8 %agg_result_V_i_i to i64" [stereo_2020/disparity_map.cpp:19->stereo_2020/disparity_map.cpp:181]   --->   Operation 1408 'zext' 'tmp_i' <Predicate = (!exitcond_flatten & tmp_235_i_i)> <Delay = 0.00>
ST_171 : Operation 1409 [1/1] (0.00ns)   --->   "%exponentials_V_addr = getelementptr [256 x i10]* @exponentials_V, i64 0, i64 %tmp_i" [stereo_2020/disparity_map.cpp:19->stereo_2020/disparity_map.cpp:181]   --->   Operation 1409 'getelementptr' 'exponentials_V_addr' <Predicate = (!exitcond_flatten & tmp_235_i_i)> <Delay = 0.00>
ST_171 : Operation 1410 [2/2] (3.25ns)   --->   "%mu_right_V = load i10* %exponentials_V_addr, align 2" [stereo_2020/disparity_map.cpp:19->stereo_2020/disparity_map.cpp:181]   --->   Operation 1410 'load' 'mu_right_V' <Predicate = (!exitcond_flatten & tmp_235_i_i)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 256> <ROM>
ST_171 : Operation 1411 [1/2] (3.25ns)   --->   "%pixel_values_left_V_1 = load i8* %pixel_values_left_V_s, align 1" [stereo_2020/disparity_map.cpp:195]   --->   Operation 1411 'load' 'pixel_values_left_V_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>

State 172 <SV = 171> <Delay = 7.25>
ST_172 : Operation 1412 [1/5] (7.25ns)   --->   "%tmp_206_i_i = fadd float %tmp_200_i_i, %tmp_205_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1412 'fadd' 'tmp_206_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1413 [1/2] (3.25ns)   --->   "%mu_right_V = load i10* %exponentials_V_addr, align 2" [stereo_2020/disparity_map.cpp:19->stereo_2020/disparity_map.cpp:181]   --->   Operation 1413 'load' 'mu_right_V' <Predicate = (!exitcond_flatten & tmp_235_i_i)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 256> <ROM>
ST_172 : Operation 1414 [1/1] (0.00ns)   --->   "store i10 %mu_right_V, i10* %mu_right_V_1" [stereo_2020/disparity_map.cpp:181]   --->   Operation 1414 'store' <Predicate = (!exitcond_flatten & tmp_235_i_i)> <Delay = 0.00>
ST_172 : Operation 1415 [1/1] (0.00ns)   --->   "br label %._crit_edge1512.i.i" [stereo_2020/disparity_map.cpp:181]   --->   Operation 1415 'br' <Predicate = (!exitcond_flatten & tmp_235_i_i)> <Delay = 0.00>
ST_172 : Operation 1416 [1/1] (1.55ns)   --->   "%tmp_i_i1 = icmp ult i8 %pixel_values_left_V_8, %pixel_values_left_V_10" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:19->stereo_2020/disparity_map.cpp:184]   --->   Operation 1416 'icmp' 'tmp_i_i1' <Predicate = (!exitcond_flatten & tmp_30_i_i_mid2 & tmp_240_i_i)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1417 [1/1] (1.91ns)   --->   "%tmp_250_i_i2 = sub i8 %pixel_values_left_V_8, %pixel_values_left_V_10" [stereo_2020/disparity_map.cpp:7->stereo_2020/disparity_map.cpp:19->stereo_2020/disparity_map.cpp:184]   --->   Operation 1417 'sub' 'tmp_250_i_i2' <Predicate = (!exitcond_flatten & tmp_30_i_i_mid2 & tmp_240_i_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1418 [1/1] (1.91ns)   --->   "%tmp_i_i1_119 = sub i8 %pixel_values_left_V_10, %pixel_values_left_V_8" [stereo_2020/disparity_map.cpp:9->stereo_2020/disparity_map.cpp:19->stereo_2020/disparity_map.cpp:184]   --->   Operation 1418 'sub' 'tmp_i_i1_119' <Predicate = (!exitcond_flatten & tmp_30_i_i_mid2 & tmp_240_i_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1419 [1/1] (1.24ns)   --->   "%agg_result_V_i_i1 = select i1 %tmp_i_i1, i8 %tmp_i_i1_119, i8 %tmp_250_i_i2" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:19->stereo_2020/disparity_map.cpp:184]   --->   Operation 1419 'select' 'agg_result_V_i_i1' <Predicate = (!exitcond_flatten & tmp_30_i_i_mid2 & tmp_240_i_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_172 : Operation 1420 [1/1] (0.00ns)   --->   "%tmp_i1 = zext i8 %agg_result_V_i_i1 to i64" [stereo_2020/disparity_map.cpp:19->stereo_2020/disparity_map.cpp:184]   --->   Operation 1420 'zext' 'tmp_i1' <Predicate = (!exitcond_flatten & tmp_30_i_i_mid2 & tmp_240_i_i)> <Delay = 0.00>
ST_172 : Operation 1421 [1/1] (0.00ns)   --->   "%exponentials_V_addr_1 = getelementptr [256 x i10]* @exponentials_V, i64 0, i64 %tmp_i1" [stereo_2020/disparity_map.cpp:19->stereo_2020/disparity_map.cpp:184]   --->   Operation 1421 'getelementptr' 'exponentials_V_addr_1' <Predicate = (!exitcond_flatten & tmp_30_i_i_mid2 & tmp_240_i_i)> <Delay = 0.00>
ST_172 : Operation 1422 [2/2] (3.25ns)   --->   "%mu_diagonal_V = load i10* %exponentials_V_addr_1, align 2" [stereo_2020/disparity_map.cpp:19->stereo_2020/disparity_map.cpp:184]   --->   Operation 1422 'load' 'mu_diagonal_V' <Predicate = (!exitcond_flatten & tmp_30_i_i_mid2 & tmp_240_i_i)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 256> <ROM>

State 173 <SV = 172> <Delay = 3.25>
ST_173 : Operation 1423 [1/2] (3.25ns)   --->   "%mu_diagonal_V = load i10* %exponentials_V_addr_1, align 2" [stereo_2020/disparity_map.cpp:19->stereo_2020/disparity_map.cpp:184]   --->   Operation 1423 'load' 'mu_diagonal_V' <Predicate = (!exitcond_flatten & tmp_30_i_i_mid2 & tmp_240_i_i)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 256> <ROM>
ST_173 : Operation 1424 [1/1] (0.00ns)   --->   "store i10 %mu_diagonal_V, i10* %mu_diagonal_V_1" [stereo_2020/disparity_map.cpp:184]   --->   Operation 1424 'store' <Predicate = (!exitcond_flatten & tmp_30_i_i_mid2 & tmp_240_i_i)> <Delay = 0.00>
ST_173 : Operation 1425 [1/1] (0.00ns)   --->   "br label %._crit_edge1513.i.i" [stereo_2020/disparity_map.cpp:184]   --->   Operation 1425 'br' <Predicate = (!exitcond_flatten & tmp_30_i_i_mid2 & tmp_240_i_i)> <Delay = 0.00>

State 174 <SV = 173> <Delay = 2.55>
ST_174 : Operation 1426 [1/1] (2.55ns)   --->   "%tmp_288_1_i_i = add i32 %i_op_assign_29_mid2, -2" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1426 'add' 'tmp_288_1_i_i' <Predicate = (!exitcond_flatten & tmp_235_i_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1427 [1/1] (0.00ns)   --->   "%tmp_121 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_288_1_i_i, i32 31)" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1427 'bitselect' 'tmp_121' <Predicate = (!exitcond_flatten & tmp_235_i_i)> <Delay = 0.00>

State 175 <SV = 174> <Delay = 6.38>
ST_175 : Operation 1428 [4/4] (5.70ns)   --->   "%tmp_211_i_i = fmul float %i_op_assign_7, %tmp_210_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1428 'fmul' 'tmp_211_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1429 [4/4] (5.70ns)   --->   "%tmp_214_i_i = fmul float %i_op_assign_8, %tmp_213_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1429 'fmul' 'tmp_214_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1430 [1/1] (0.00ns)   --->   "%mu_right_V_1_load = load i10* %mu_right_V_1" [stereo_2020/disparity_map.cpp:198]   --->   Operation 1430 'load' 'mu_right_V_1_load' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_175 : Operation 1431 [1/1] (0.00ns)   --->   "%tmp_244_i_i = sext i32 %col to i64" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1431 'sext' 'tmp_244_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_175 : Operation 1432 [1/1] (0.00ns)   --->   "%tmp_246_i_i = zext i10 %mu_right_V_1_load to i18" [stereo_2020/disparity_map.cpp:198]   --->   Operation 1432 'zext' 'tmp_246_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_175 : Operation 1433 [1/1] (0.00ns)   --->   "%cost_last_line_0_V_1 = getelementptr [360 x i9]* %cost_last_line_0_V, i64 0, i64 %tmp_244_i_i" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1433 'getelementptr' 'cost_last_line_0_V_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_175 : Operation 1434 [2/2] (3.25ns)   --->   "%cost_last_line_0_V_2 = load i9* %cost_last_line_0_V_1, align 2" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1434 'load' 'cost_last_line_0_V_2' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_175 : Operation 1435 [1/1] (0.00ns)   --->   "%tmp_119 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i_op_assign_29_mid2, i32 31)" [stereo_2020/disparity_map.cpp:193]   --->   Operation 1435 'bitselect' 'tmp_119' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_175 : Operation 1436 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_17 = load i9* @cost_d_temp_right_V_s, align 2"   --->   Operation 1436 'load' 'cost_d_temp_right_V_17' <Predicate = (!exitcond_flatten & !tmp_119)> <Delay = 0.00>
ST_175 : Operation 1437 [1/1] (0.00ns)   --->   "%extLd553_i_i = zext i9 %cost_d_temp_right_V_17 to i18"   --->   Operation 1437 'zext' 'extLd553_i_i' <Predicate = (!exitcond_flatten & !tmp_119)> <Delay = 0.00>
ST_175 : Operation 1438 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_right_V_i_i = mul i18 %tmp_246_i_i, %extLd553_i_i" [stereo_2020/disparity_map.cpp:198]   --->   Operation 1438 'mul' 'cost_d_right_V_i_i' <Predicate = (!exitcond_flatten & !tmp_119)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_175 : Operation 1439 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_18 = load i9* @cost_d_temp_right_V_1, align 2"   --->   Operation 1439 'load' 'cost_d_temp_right_V_18' <Predicate = (!exitcond_flatten & tmp_235_i_i & !tmp_121)> <Delay = 0.00>
ST_175 : Operation 1440 [1/1] (0.00ns)   --->   "%extLd557_i_i = zext i9 %cost_d_temp_right_V_18 to i18"   --->   Operation 1440 'zext' 'extLd557_i_i' <Predicate = (!exitcond_flatten & tmp_235_i_i & !tmp_121)> <Delay = 0.00>
ST_175 : Operation 1441 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_right_V_1_i_i = mul i18 %tmp_246_i_i, %extLd557_i_i" [stereo_2020/disparity_map.cpp:198]   --->   Operation 1441 'mul' 'cost_d_right_V_1_i_i' <Predicate = (!exitcond_flatten & tmp_235_i_i & !tmp_121)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 176 <SV = 175> <Delay = 6.38>
ST_176 : Operation 1442 [3/4] (5.70ns)   --->   "%tmp_211_i_i = fmul float %i_op_assign_7, %tmp_210_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1442 'fmul' 'tmp_211_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1443 [3/4] (5.70ns)   --->   "%tmp_214_i_i = fmul float %i_op_assign_8, %tmp_213_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1443 'fmul' 'tmp_214_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1444 [1/2] (3.25ns)   --->   "%cost_last_line_0_V_2 = load i9* %cost_last_line_0_V_1, align 2" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1444 'load' 'cost_last_line_0_V_2' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_176 : Operation 1445 [1/1] (0.00ns)   --->   "%cost_last_line_1_V_1 = getelementptr [360 x i9]* %cost_last_line_1_V, i64 0, i64 %tmp_244_i_i" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1445 'getelementptr' 'cost_last_line_1_V_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_176 : Operation 1446 [2/2] (3.25ns)   --->   "%cost_last_line_1_V_2 = load i9* %cost_last_line_1_V_1, align 2" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1446 'load' 'cost_last_line_1_V_2' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_176 : Operation 1447 [1/1] (2.55ns)   --->   "%tmp_285_2_i_i = add nsw i32 %i_op_assign_29_mid2, -2" [stereo_2020/disparity_map.cpp:193]   --->   Operation 1447 'add' 'tmp_285_2_i_i' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1448 [1/1] (0.00ns)   --->   "%tmp_122 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_285_2_i_i, i32 31)" [stereo_2020/disparity_map.cpp:193]   --->   Operation 1448 'bitselect' 'tmp_122' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_176 : Operation 1449 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_19 = load i9* @cost_d_temp_right_V_2, align 2"   --->   Operation 1449 'load' 'cost_d_temp_right_V_19' <Predicate = (!exitcond_flatten & !tmp_122)> <Delay = 0.00>
ST_176 : Operation 1450 [1/1] (0.00ns)   --->   "%extLd561_i_i = zext i9 %cost_d_temp_right_V_19 to i18"   --->   Operation 1450 'zext' 'extLd561_i_i' <Predicate = (!exitcond_flatten & !tmp_122)> <Delay = 0.00>
ST_176 : Operation 1451 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_right_V_2_i_i = mul i18 %tmp_246_i_i, %extLd561_i_i" [stereo_2020/disparity_map.cpp:198]   --->   Operation 1451 'mul' 'cost_d_right_V_2_i_i' <Predicate = (!exitcond_flatten & !tmp_122)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 177 <SV = 176> <Delay = 6.38>
ST_177 : Operation 1452 [2/4] (5.70ns)   --->   "%tmp_211_i_i = fmul float %i_op_assign_7, %tmp_210_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1452 'fmul' 'tmp_211_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1453 [2/4] (5.70ns)   --->   "%tmp_214_i_i = fmul float %i_op_assign_8, %tmp_213_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1453 'fmul' 'tmp_214_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1454 [1/1] (0.00ns)   --->   "%mu_diagonal_V_1_load = load i10* %mu_diagonal_V_1" [stereo_2020/disparity_map.cpp:204]   --->   Operation 1454 'load' 'mu_diagonal_V_1_load' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_177 : Operation 1455 [1/1] (0.00ns)   --->   "%tmp_248_i_i = zext i10 %mu_diagonal_V_1_load to i18" [stereo_2020/disparity_map.cpp:204]   --->   Operation 1455 'zext' 'tmp_248_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_177 : Operation 1456 [1/1] (0.00ns)   --->   "%extLd632_i_i = zext i9 %cost_last_line_0_V_2 to i18" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1456 'zext' 'extLd632_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_177 : Operation 1457 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_diagonal_V_i_s = mul i18 %tmp_248_i_i, %extLd632_i_i" [stereo_2020/disparity_map.cpp:204]   --->   Operation 1457 'mul' 'cost_d_diagonal_V_i_s' <Predicate = (!exitcond_flatten & !tmp_119)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_177 : Operation 1458 [1/2] (3.25ns)   --->   "%cost_last_line_1_V_2 = load i9* %cost_last_line_1_V_1, align 2" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1458 'load' 'cost_last_line_1_V_2' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_177 : Operation 1459 [1/1] (0.00ns)   --->   "%cost_last_line_2_V_1 = getelementptr [360 x i9]* %cost_last_line_2_V, i64 0, i64 %tmp_244_i_i" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1459 'getelementptr' 'cost_last_line_2_V_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_177 : Operation 1460 [2/2] (3.25ns)   --->   "%cost_last_line_2_V_2 = load i9* %cost_last_line_2_V_1, align 2" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1460 'load' 'cost_last_line_2_V_2' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_177 : Operation 1461 [1/1] (2.55ns)   --->   "%tmp_285_3_i_i = add nsw i32 %i_op_assign_29_mid2, -3" [stereo_2020/disparity_map.cpp:193]   --->   Operation 1461 'add' 'tmp_285_3_i_i' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1462 [1/1] (0.00ns)   --->   "%tmp_124 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_285_3_i_i, i32 31)" [stereo_2020/disparity_map.cpp:193]   --->   Operation 1462 'bitselect' 'tmp_124' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_177 : Operation 1463 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_20 = load i9* @cost_d_temp_right_V_3, align 2"   --->   Operation 1463 'load' 'cost_d_temp_right_V_20' <Predicate = (!exitcond_flatten & !tmp_124)> <Delay = 0.00>
ST_177 : Operation 1464 [1/1] (0.00ns)   --->   "%extLd565_i_i = zext i9 %cost_d_temp_right_V_20 to i18"   --->   Operation 1464 'zext' 'extLd565_i_i' <Predicate = (!exitcond_flatten & !tmp_124)> <Delay = 0.00>
ST_177 : Operation 1465 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_right_V_3_i_i = mul i18 %tmp_246_i_i, %extLd565_i_i" [stereo_2020/disparity_map.cpp:198]   --->   Operation 1465 'mul' 'cost_d_right_V_3_i_i' <Predicate = (!exitcond_flatten & !tmp_124)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 178 <SV = 177> <Delay = 6.38>
ST_178 : Operation 1466 [1/4] (5.70ns)   --->   "%tmp_211_i_i = fmul float %i_op_assign_7, %tmp_210_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1466 'fmul' 'tmp_211_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1467 [1/4] (5.70ns)   --->   "%tmp_214_i_i = fmul float %i_op_assign_8, %tmp_213_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1467 'fmul' 'tmp_214_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1468 [1/1] (0.00ns)   --->   "%extLd636_i_i = zext i9 %cost_last_line_1_V_2 to i18" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1468 'zext' 'extLd636_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_178 : Operation 1469 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_diagonal_V_1_s = mul i18 %tmp_248_i_i, %extLd636_i_i" [stereo_2020/disparity_map.cpp:204]   --->   Operation 1469 'mul' 'cost_d_diagonal_V_1_s' <Predicate = (!exitcond_flatten & tmp_235_i_i)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_178 : Operation 1470 [1/2] (3.25ns)   --->   "%cost_last_line_2_V_2 = load i9* %cost_last_line_2_V_1, align 2" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1470 'load' 'cost_last_line_2_V_2' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_178 : Operation 1471 [1/1] (0.00ns)   --->   "%cost_last_line_3_V_1 = getelementptr [360 x i9]* %cost_last_line_3_V, i64 0, i64 %tmp_244_i_i" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1471 'getelementptr' 'cost_last_line_3_V_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_178 : Operation 1472 [2/2] (3.25ns)   --->   "%cost_last_line_3_V_2 = load i9* %cost_last_line_3_V_1, align 2" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1472 'load' 'cost_last_line_3_V_2' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_178 : Operation 1473 [1/1] (2.55ns)   --->   "%tmp_285_4_i_i = add nsw i32 %i_op_assign_29_mid2, -4" [stereo_2020/disparity_map.cpp:193]   --->   Operation 1473 'add' 'tmp_285_4_i_i' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1474 [1/1] (0.00ns)   --->   "%tmp_126 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_285_4_i_i, i32 31)" [stereo_2020/disparity_map.cpp:193]   --->   Operation 1474 'bitselect' 'tmp_126' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_178 : Operation 1475 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_21 = load i9* @cost_d_temp_right_V_4, align 2"   --->   Operation 1475 'load' 'cost_d_temp_right_V_21' <Predicate = (!exitcond_flatten & !tmp_126)> <Delay = 0.00>
ST_178 : Operation 1476 [1/1] (0.00ns)   --->   "%extLd569_i_i = zext i9 %cost_d_temp_right_V_21 to i18"   --->   Operation 1476 'zext' 'extLd569_i_i' <Predicate = (!exitcond_flatten & !tmp_126)> <Delay = 0.00>
ST_178 : Operation 1477 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_right_V_4_i_i = mul i18 %tmp_246_i_i, %extLd569_i_i" [stereo_2020/disparity_map.cpp:198]   --->   Operation 1477 'mul' 'cost_d_right_V_4_i_i' <Predicate = (!exitcond_flatten & !tmp_126)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 179 <SV = 178> <Delay = 7.25>
ST_179 : Operation 1478 [5/5] (7.25ns)   --->   "%tmp_212_i_i = fadd float %tmp_206_i_i, %tmp_211_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1478 'fadd' 'tmp_212_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1479 [1/1] (0.00ns)   --->   "%extLd640_i_i = zext i9 %cost_last_line_2_V_2 to i18" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1479 'zext' 'extLd640_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_179 : Operation 1480 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_diagonal_V_2_s = mul i18 %tmp_248_i_i, %extLd640_i_i" [stereo_2020/disparity_map.cpp:204]   --->   Operation 1480 'mul' 'cost_d_diagonal_V_2_s' <Predicate = (!exitcond_flatten & !tmp_122)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_179 : Operation 1481 [1/2] (3.25ns)   --->   "%cost_last_line_3_V_2 = load i9* %cost_last_line_3_V_1, align 2" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1481 'load' 'cost_last_line_3_V_2' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_179 : Operation 1482 [1/1] (0.00ns)   --->   "%cost_last_line_4_V_1 = getelementptr [360 x i9]* %cost_last_line_4_V, i64 0, i64 %tmp_244_i_i" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1482 'getelementptr' 'cost_last_line_4_V_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_179 : Operation 1483 [2/2] (3.25ns)   --->   "%cost_last_line_4_V_2 = load i9* %cost_last_line_4_V_1, align 2" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1483 'load' 'cost_last_line_4_V_2' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>

State 180 <SV = 179> <Delay = 7.25>
ST_180 : Operation 1484 [4/5] (7.25ns)   --->   "%tmp_212_i_i = fadd float %tmp_206_i_i, %tmp_211_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1484 'fadd' 'tmp_212_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1485 [1/1] (0.00ns)   --->   "%extLd644_i_i = zext i9 %cost_last_line_3_V_2 to i18" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1485 'zext' 'extLd644_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_180 : Operation 1486 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_diagonal_V_3_s = mul i18 %tmp_248_i_i, %extLd644_i_i" [stereo_2020/disparity_map.cpp:204]   --->   Operation 1486 'mul' 'cost_d_diagonal_V_3_s' <Predicate = (!exitcond_flatten & !tmp_124)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_180 : Operation 1487 [1/2] (3.25ns)   --->   "%cost_last_line_4_V_2 = load i9* %cost_last_line_4_V_1, align 2" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1487 'load' 'cost_last_line_4_V_2' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_180 : Operation 1488 [1/1] (2.55ns)   --->   "%tmp_285_5_i_i = add nsw i32 %i_op_assign_29_mid2, -5" [stereo_2020/disparity_map.cpp:193]   --->   Operation 1488 'add' 'tmp_285_5_i_i' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1489 [1/1] (0.00ns)   --->   "%tmp_128 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_285_5_i_i, i32 31)" [stereo_2020/disparity_map.cpp:193]   --->   Operation 1489 'bitselect' 'tmp_128' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_180 : Operation 1490 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_22 = load i9* @cost_d_temp_right_V_5, align 2"   --->   Operation 1490 'load' 'cost_d_temp_right_V_22' <Predicate = (!exitcond_flatten & !tmp_128)> <Delay = 0.00>
ST_180 : Operation 1491 [1/1] (0.00ns)   --->   "%extLd573_i_i = zext i9 %cost_d_temp_right_V_22 to i18"   --->   Operation 1491 'zext' 'extLd573_i_i' <Predicate = (!exitcond_flatten & !tmp_128)> <Delay = 0.00>
ST_180 : Operation 1492 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_right_V_5_i_i = mul i18 %tmp_246_i_i, %extLd573_i_i" [stereo_2020/disparity_map.cpp:198]   --->   Operation 1492 'mul' 'cost_d_right_V_5_i_i' <Predicate = (!exitcond_flatten & !tmp_128)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 181 <SV = 180> <Delay = 7.25>
ST_181 : Operation 1493 [3/5] (7.25ns)   --->   "%tmp_212_i_i = fadd float %tmp_206_i_i, %tmp_211_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1493 'fadd' 'tmp_212_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1494 [1/1] (0.00ns)   --->   "%extLd648_i_i = zext i9 %cost_last_line_4_V_2 to i18" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1494 'zext' 'extLd648_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_181 : Operation 1495 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_diagonal_V_4_s = mul i18 %tmp_248_i_i, %extLd648_i_i" [stereo_2020/disparity_map.cpp:204]   --->   Operation 1495 'mul' 'cost_d_diagonal_V_4_s' <Predicate = (!exitcond_flatten & !tmp_126)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_181 : Operation 1496 [1/1] (0.00ns)   --->   "%cost_last_line_5_V_1 = getelementptr [360 x i9]* %cost_last_line_5_V, i64 0, i64 %tmp_244_i_i" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1496 'getelementptr' 'cost_last_line_5_V_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_181 : Operation 1497 [2/2] (3.25ns)   --->   "%cost_last_line_5_V_2 = load i9* %cost_last_line_5_V_1, align 2" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1497 'load' 'cost_last_line_5_V_2' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_181 : Operation 1498 [1/1] (2.55ns)   --->   "%tmp_285_6_i_i = add nsw i32 %i_op_assign_29_mid2, -6" [stereo_2020/disparity_map.cpp:193]   --->   Operation 1498 'add' 'tmp_285_6_i_i' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1499 [1/1] (0.00ns)   --->   "%tmp_130 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_285_6_i_i, i32 31)" [stereo_2020/disparity_map.cpp:193]   --->   Operation 1499 'bitselect' 'tmp_130' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_181 : Operation 1500 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_23 = load i9* @cost_d_temp_right_V_6, align 2"   --->   Operation 1500 'load' 'cost_d_temp_right_V_23' <Predicate = (!exitcond_flatten & !tmp_130)> <Delay = 0.00>
ST_181 : Operation 1501 [1/1] (0.00ns)   --->   "%extLd577_i_i = zext i9 %cost_d_temp_right_V_23 to i18"   --->   Operation 1501 'zext' 'extLd577_i_i' <Predicate = (!exitcond_flatten & !tmp_130)> <Delay = 0.00>
ST_181 : Operation 1502 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_right_V_6_i_i = mul i18 %tmp_246_i_i, %extLd577_i_i" [stereo_2020/disparity_map.cpp:198]   --->   Operation 1502 'mul' 'cost_d_right_V_6_i_i' <Predicate = (!exitcond_flatten & !tmp_130)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 182 <SV = 181> <Delay = 7.25>
ST_182 : Operation 1503 [2/5] (7.25ns)   --->   "%tmp_212_i_i = fadd float %tmp_206_i_i, %tmp_211_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1503 'fadd' 'tmp_212_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1504 [1/2] (3.25ns)   --->   "%cost_last_line_5_V_2 = load i9* %cost_last_line_5_V_1, align 2" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1504 'load' 'cost_last_line_5_V_2' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_182 : Operation 1505 [1/1] (0.00ns)   --->   "%cost_last_line_6_V_1 = getelementptr [360 x i9]* %cost_last_line_6_V, i64 0, i64 %tmp_244_i_i" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1505 'getelementptr' 'cost_last_line_6_V_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_182 : Operation 1506 [2/2] (3.25ns)   --->   "%cost_last_line_6_V_2 = load i9* %cost_last_line_6_V_1, align 2" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1506 'load' 'cost_last_line_6_V_2' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_182 : Operation 1507 [1/1] (2.55ns)   --->   "%tmp_285_7_i_i = add nsw i32 %i_op_assign_29_mid2, -7" [stereo_2020/disparity_map.cpp:193]   --->   Operation 1507 'add' 'tmp_285_7_i_i' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1508 [1/1] (0.00ns)   --->   "%tmp_132 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_285_7_i_i, i32 31)" [stereo_2020/disparity_map.cpp:193]   --->   Operation 1508 'bitselect' 'tmp_132' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_182 : Operation 1509 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_24 = load i9* @cost_d_temp_right_V_7, align 2"   --->   Operation 1509 'load' 'cost_d_temp_right_V_24' <Predicate = (!exitcond_flatten & !tmp_132)> <Delay = 0.00>
ST_182 : Operation 1510 [1/1] (0.00ns)   --->   "%extLd581_i_i = zext i9 %cost_d_temp_right_V_24 to i18"   --->   Operation 1510 'zext' 'extLd581_i_i' <Predicate = (!exitcond_flatten & !tmp_132)> <Delay = 0.00>
ST_182 : Operation 1511 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_right_V_7_i_i = mul i18 %tmp_246_i_i, %extLd581_i_i" [stereo_2020/disparity_map.cpp:198]   --->   Operation 1511 'mul' 'cost_d_right_V_7_i_i' <Predicate = (!exitcond_flatten & !tmp_132)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 183 <SV = 182> <Delay = 7.25>
ST_183 : Operation 1512 [1/5] (7.25ns)   --->   "%tmp_212_i_i = fadd float %tmp_206_i_i, %tmp_211_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1512 'fadd' 'tmp_212_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1513 [1/1] (0.00ns)   --->   "%extLd652_i_i = zext i9 %cost_last_line_5_V_2 to i18" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1513 'zext' 'extLd652_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_183 : Operation 1514 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_diagonal_V_5_s = mul i18 %tmp_248_i_i, %extLd652_i_i" [stereo_2020/disparity_map.cpp:204]   --->   Operation 1514 'mul' 'cost_d_diagonal_V_5_s' <Predicate = (!exitcond_flatten & !tmp_128)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_183 : Operation 1515 [1/2] (3.25ns)   --->   "%cost_last_line_6_V_2 = load i9* %cost_last_line_6_V_1, align 2" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1515 'load' 'cost_last_line_6_V_2' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_183 : Operation 1516 [1/1] (0.00ns)   --->   "%cost_last_line_7_V_1 = getelementptr [360 x i9]* %cost_last_line_7_V, i64 0, i64 %tmp_244_i_i" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1516 'getelementptr' 'cost_last_line_7_V_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_183 : Operation 1517 [2/2] (3.25ns)   --->   "%cost_last_line_7_V_2 = load i9* %cost_last_line_7_V_1, align 2" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1517 'load' 'cost_last_line_7_V_2' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_183 : Operation 1518 [1/1] (2.55ns)   --->   "%tmp_285_8_i_i = add nsw i32 %i_op_assign_29_mid2, -8" [stereo_2020/disparity_map.cpp:193]   --->   Operation 1518 'add' 'tmp_285_8_i_i' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1519 [1/1] (0.00ns)   --->   "%tmp_134 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_285_8_i_i, i32 31)" [stereo_2020/disparity_map.cpp:193]   --->   Operation 1519 'bitselect' 'tmp_134' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_183 : Operation 1520 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_25 = load i9* @cost_d_temp_right_V_8, align 2"   --->   Operation 1520 'load' 'cost_d_temp_right_V_25' <Predicate = (!exitcond_flatten & !tmp_134)> <Delay = 0.00>
ST_183 : Operation 1521 [1/1] (0.00ns)   --->   "%extLd585_i_i = zext i9 %cost_d_temp_right_V_25 to i18"   --->   Operation 1521 'zext' 'extLd585_i_i' <Predicate = (!exitcond_flatten & !tmp_134)> <Delay = 0.00>
ST_183 : Operation 1522 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_right_V_8_i_i = mul i18 %tmp_246_i_i, %extLd585_i_i" [stereo_2020/disparity_map.cpp:198]   --->   Operation 1522 'mul' 'cost_d_right_V_8_i_i' <Predicate = (!exitcond_flatten & !tmp_134)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 184 <SV = 183> <Delay = 7.25>
ST_184 : Operation 1523 [5/5] (7.25ns)   --->   "%val_assign_8 = fadd float %tmp_212_i_i, %tmp_214_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1523 'fadd' 'val_assign_8' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1524 [1/1] (0.00ns)   --->   "%extLd656_i_i = zext i9 %cost_last_line_6_V_2 to i18" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1524 'zext' 'extLd656_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_184 : Operation 1525 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_diagonal_V_6_s = mul i18 %tmp_248_i_i, %extLd656_i_i" [stereo_2020/disparity_map.cpp:204]   --->   Operation 1525 'mul' 'cost_d_diagonal_V_6_s' <Predicate = (!exitcond_flatten & !tmp_130)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_184 : Operation 1526 [1/2] (3.25ns)   --->   "%cost_last_line_7_V_2 = load i9* %cost_last_line_7_V_1, align 2" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1526 'load' 'cost_last_line_7_V_2' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_184 : Operation 1527 [1/1] (0.00ns)   --->   "%cost_last_line_8_V_1 = getelementptr [360 x i9]* %cost_last_line_8_V, i64 0, i64 %tmp_244_i_i" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1527 'getelementptr' 'cost_last_line_8_V_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_184 : Operation 1528 [2/2] (3.25ns)   --->   "%cost_last_line_8_V_2 = load i9* %cost_last_line_8_V_1, align 2" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1528 'load' 'cost_last_line_8_V_2' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_184 : Operation 1529 [1/1] (2.55ns)   --->   "%tmp_285_9_i_i = add nsw i32 %i_op_assign_29_mid2, -9" [stereo_2020/disparity_map.cpp:193]   --->   Operation 1529 'add' 'tmp_285_9_i_i' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1530 [1/1] (0.00ns)   --->   "%tmp_136 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_285_9_i_i, i32 31)" [stereo_2020/disparity_map.cpp:193]   --->   Operation 1530 'bitselect' 'tmp_136' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_184 : Operation 1531 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_26 = load i9* @cost_d_temp_right_V_9, align 2"   --->   Operation 1531 'load' 'cost_d_temp_right_V_26' <Predicate = (!exitcond_flatten & !tmp_136)> <Delay = 0.00>
ST_184 : Operation 1532 [1/1] (0.00ns)   --->   "%extLd589_i_i = zext i9 %cost_d_temp_right_V_26 to i18"   --->   Operation 1532 'zext' 'extLd589_i_i' <Predicate = (!exitcond_flatten & !tmp_136)> <Delay = 0.00>
ST_184 : Operation 1533 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_right_V_9_i_i = mul i18 %tmp_246_i_i, %extLd589_i_i" [stereo_2020/disparity_map.cpp:198]   --->   Operation 1533 'mul' 'cost_d_right_V_9_i_i' <Predicate = (!exitcond_flatten & !tmp_136)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 185 <SV = 184> <Delay = 7.25>
ST_185 : Operation 1534 [4/5] (7.25ns)   --->   "%val_assign_8 = fadd float %tmp_212_i_i, %tmp_214_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1534 'fadd' 'val_assign_8' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1535 [1/1] (0.00ns)   --->   "%extLd660_i_i = zext i9 %cost_last_line_7_V_2 to i18" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1535 'zext' 'extLd660_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_185 : Operation 1536 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_diagonal_V_7_s = mul i18 %tmp_248_i_i, %extLd660_i_i" [stereo_2020/disparity_map.cpp:204]   --->   Operation 1536 'mul' 'cost_d_diagonal_V_7_s' <Predicate = (!exitcond_flatten & !tmp_132)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_185 : Operation 1537 [1/2] (3.25ns)   --->   "%cost_last_line_8_V_2 = load i9* %cost_last_line_8_V_1, align 2" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1537 'load' 'cost_last_line_8_V_2' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_185 : Operation 1538 [1/1] (0.00ns)   --->   "%cost_last_line_9_V_1 = getelementptr [360 x i9]* %cost_last_line_9_V, i64 0, i64 %tmp_244_i_i" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1538 'getelementptr' 'cost_last_line_9_V_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_185 : Operation 1539 [2/2] (3.25ns)   --->   "%cost_last_line_9_V_2 = load i9* %cost_last_line_9_V_1, align 2" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1539 'load' 'cost_last_line_9_V_2' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>

State 186 <SV = 185> <Delay = 7.25>
ST_186 : Operation 1540 [3/5] (7.25ns)   --->   "%val_assign_8 = fadd float %tmp_212_i_i, %tmp_214_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1540 'fadd' 'val_assign_8' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1541 [1/2] (3.25ns)   --->   "%cost_last_line_9_V_2 = load i9* %cost_last_line_9_V_1, align 2" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1541 'load' 'cost_last_line_9_V_2' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>

State 187 <SV = 186> <Delay = 7.25>
ST_187 : Operation 1542 [2/5] (7.25ns)   --->   "%val_assign_8 = fadd float %tmp_212_i_i, %tmp_214_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1542 'fadd' 'val_assign_8' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1543 [1/1] (0.00ns)   --->   "%extLd664_i_i = zext i9 %cost_last_line_8_V_2 to i18" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1543 'zext' 'extLd664_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_187 : Operation 1544 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_diagonal_V_8_s = mul i18 %tmp_248_i_i, %extLd664_i_i" [stereo_2020/disparity_map.cpp:204]   --->   Operation 1544 'mul' 'cost_d_diagonal_V_8_s' <Predicate = (!exitcond_flatten & !tmp_134)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_187 : Operation 1545 [1/1] (0.00ns)   --->   "%extLd668_i_i = zext i9 %cost_last_line_9_V_2 to i18" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1545 'zext' 'extLd668_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_187 : Operation 1546 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_diagonal_V_9_s = mul i18 %tmp_248_i_i, %extLd668_i_i" [stereo_2020/disparity_map.cpp:204]   --->   Operation 1546 'mul' 'cost_d_diagonal_V_9_s' <Predicate = (!exitcond_flatten & !tmp_136)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_187 : Operation 1547 [1/1] (0.00ns)   --->   "%cost_last_line_10_V_2 = getelementptr [360 x i9]* %cost_last_line_10_V, i64 0, i64 %tmp_244_i_i" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1547 'getelementptr' 'cost_last_line_10_V_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_187 : Operation 1548 [2/2] (3.25ns)   --->   "%cost_last_line_10_V_3 = load i9* %cost_last_line_10_V_2, align 2" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1548 'load' 'cost_last_line_10_V_3' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>

State 188 <SV = 187> <Delay = 7.25>
ST_188 : Operation 1549 [1/5] (7.25ns)   --->   "%val_assign_8 = fadd float %tmp_212_i_i, %tmp_214_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1549 'fadd' 'val_assign_8' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1550 [1/2] (3.25ns)   --->   "%cost_last_line_10_V_3 = load i9* %cost_last_line_10_V_2, align 2" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1550 'load' 'cost_last_line_10_V_3' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_188 : Operation 1551 [1/1] (2.55ns)   --->   "%tmp_285_i_i = add nsw i32 %i_op_assign_29_mid2, -10" [stereo_2020/disparity_map.cpp:193]   --->   Operation 1551 'add' 'tmp_285_i_i' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1552 [1/1] (0.00ns)   --->   "%tmp_138 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_285_i_i, i32 31)" [stereo_2020/disparity_map.cpp:193]   --->   Operation 1552 'bitselect' 'tmp_138' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_188 : Operation 1553 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_27 = load i9* @cost_d_temp_right_V_10, align 2"   --->   Operation 1553 'load' 'cost_d_temp_right_V_27' <Predicate = (!exitcond_flatten & !tmp_138)> <Delay = 0.00>
ST_188 : Operation 1554 [1/1] (0.00ns)   --->   "%extLd593_i_i = zext i9 %cost_d_temp_right_V_27 to i18"   --->   Operation 1554 'zext' 'extLd593_i_i' <Predicate = (!exitcond_flatten & !tmp_138)> <Delay = 0.00>
ST_188 : Operation 1555 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_right_V_i_i_139 = mul i18 %tmp_246_i_i, %extLd593_i_i" [stereo_2020/disparity_map.cpp:198]   --->   Operation 1555 'mul' 'cost_d_right_V_i_i_139' <Predicate = (!exitcond_flatten & !tmp_138)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_188 : Operation 1556 [1/1] (0.00ns)   --->   "%cost_last_line_11_V_2 = getelementptr [360 x i9]* %cost_last_line_11_V, i64 0, i64 %tmp_244_i_i" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1556 'getelementptr' 'cost_last_line_11_V_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_188 : Operation 1557 [2/2] (3.25ns)   --->   "%cost_last_line_11_V_3 = load i9* %cost_last_line_11_V_2, align 2" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1557 'load' 'cost_last_line_11_V_3' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_188 : Operation 1558 [1/1] (2.55ns)   --->   "%tmp_285_1_i_i = add nsw i32 %i_op_assign_29_mid2, -11" [stereo_2020/disparity_map.cpp:193]   --->   Operation 1558 'add' 'tmp_285_1_i_i' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1559 [1/1] (0.00ns)   --->   "%tmp_140 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_285_1_i_i, i32 31)" [stereo_2020/disparity_map.cpp:193]   --->   Operation 1559 'bitselect' 'tmp_140' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_188 : Operation 1560 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_28 = load i9* @cost_d_temp_right_V_11, align 2"   --->   Operation 1560 'load' 'cost_d_temp_right_V_28' <Predicate = (!exitcond_flatten & !tmp_140)> <Delay = 0.00>
ST_188 : Operation 1561 [1/1] (0.00ns)   --->   "%extLd597_i_i = zext i9 %cost_d_temp_right_V_28 to i18"   --->   Operation 1561 'zext' 'extLd597_i_i' <Predicate = (!exitcond_flatten & !tmp_140)> <Delay = 0.00>
ST_188 : Operation 1562 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_right_V_10_i_s = mul i18 %tmp_246_i_i, %extLd597_i_i" [stereo_2020/disparity_map.cpp:198]   --->   Operation 1562 'mul' 'cost_d_right_V_10_i_s' <Predicate = (!exitcond_flatten & !tmp_140)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 189 <SV = 188> <Delay = 7.68>
ST_189 : Operation 1563 [1/1] (0.00ns)   --->   "%reg_V_1 = bitcast float %val_assign_8 to i32" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1563 'bitcast' 'reg_V_1' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_189 : Operation 1564 [1/1] (0.00ns)   --->   "%tmp_111 = trunc i32 %reg_V_1 to i31" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1564 'trunc' 'tmp_111' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_189 : Operation 1565 [1/1] (0.00ns)   --->   "%p_Result_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V_1, i32 31)" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1565 'bitselect' 'p_Result_13' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_189 : Operation 1566 [1/1] (0.00ns)   --->   "%p_Result_8_i_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %reg_V_1, i32 23, i32 30)" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1566 'partselect' 'p_Result_8_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_189 : Operation 1567 [1/1] (0.00ns)   --->   "%exp_V_1 = zext i8 %p_Result_8_i_i to i9" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1567 'zext' 'exp_V_1' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_189 : Operation 1568 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%tmp_113 = trunc i32 %reg_V_1 to i23" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1568 'trunc' 'tmp_113' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_189 : Operation 1569 [1/1] (0.00ns)   --->   "%tmp_114 = trunc i32 %reg_V_1 to i8" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1569 'trunc' 'tmp_114' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_189 : Operation 1570 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%tmp_217_i_i = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %tmp_113)" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1570 'bitconcatenate' 'tmp_217_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_189 : Operation 1571 [1/1] (2.47ns)   --->   "%tmp_219_i_i = icmp eq i31 %tmp_111, 0" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1571 'icmp' 'tmp_219_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1572 [1/1] (1.82ns)   --->   "%sh_amt_1 = sub i9 150, %exp_V_1" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1572 'sub' 'sh_amt_1' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1573 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%sh_amt_2_cast_i_i = sext i9 %sh_amt_1 to i24" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1573 'sext' 'sh_amt_2_cast_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_189 : Operation 1574 [1/1] (1.55ns)   --->   "%tmp_221_i_i = icmp eq i8 %p_Result_8_i_i, -106" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1574 'icmp' 'tmp_221_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1575 [1/1] (1.66ns)   --->   "%tmp_222_i_i = icmp sgt i9 %sh_amt_1, 0" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1575 'icmp' 'tmp_222_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1576 [1/1] (1.66ns)   --->   "%tmp_223_i_i = icmp slt i9 %sh_amt_1, 25" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1576 'icmp' 'tmp_223_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1577 [1/1] (0.00ns)   --->   "%tmp_115 = trunc i9 %sh_amt_1 to i8" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1577 'trunc' 'tmp_115' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_189 : Operation 1578 [1/1] (1.91ns)   --->   "%sh_amt_3_cast_i_i = sub i8 0, %tmp_115" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1578 'sub' 'sh_amt_3_cast_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1579 [1/1] (0.00ns)   --->   "%tmp_116 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %sh_amt_3_cast_i_i, i32 3, i32 7)" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1579 'partselect' 'tmp_116' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_189 : Operation 1580 [1/1] (1.36ns)   --->   "%icmp1 = icmp slt i5 %tmp_116, 1" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1580 'icmp' 'icmp1' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1581 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%tmp_226_i_i = lshr i24 %tmp_217_i_i, %sh_amt_2_cast_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1581 'lshr' 'tmp_226_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1582 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%tmp_117 = trunc i24 %tmp_226_i_i to i8" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1582 'trunc' 'tmp_117' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_189 : Operation 1583 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%tmp_118 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V_1, i32 31)" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1583 'bitselect' 'tmp_118' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_189 : Operation 1584 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%tmp_230_i_i = select i1 %tmp_118, i8 -1, i8 0" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1584 'select' 'tmp_230_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_189 : Operation 1585 [1/1] (0.97ns)   --->   "%sel_tmp21_demorgan = or i1 %tmp_219_i_i, %tmp_221_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1585 'or' 'sel_tmp21_demorgan' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1586 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%sel_tmp2 = xor i1 %sel_tmp21_demorgan, true" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1586 'xor' 'sel_tmp2' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1587 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%tmp73 = and i1 %tmp_223_i_i, %sel_tmp2" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1587 'and' 'tmp73' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1588 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%sel_tmp3 = and i1 %tmp73, %tmp_222_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1588 'and' 'sel_tmp3' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1589 [1/1] (4.20ns) (out node of the LUT)   --->   "%sel_tmp5 = select i1 %sel_tmp3, i8 %tmp_117, i8 %tmp_230_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1589 'select' 'sel_tmp5' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_189 : Operation 1590 [1/1] (0.00ns)   --->   "%extLd672_i_i = zext i9 %cost_last_line_10_V_3 to i18" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1590 'zext' 'extLd672_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_189 : Operation 1591 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_diagonal_V_i = mul i18 %tmp_248_i_i, %extLd672_i_i" [stereo_2020/disparity_map.cpp:204]   --->   Operation 1591 'mul' 'cost_d_diagonal_V_i' <Predicate = (!exitcond_flatten & !tmp_138)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_189 : Operation 1592 [1/2] (3.25ns)   --->   "%cost_last_line_11_V_3 = load i9* %cost_last_line_11_V_2, align 2" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1592 'load' 'cost_last_line_11_V_3' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_189 : Operation 1593 [1/1] (0.00ns)   --->   "%cost_last_line_12_V_2 = getelementptr [360 x i9]* %cost_last_line_12_V, i64 0, i64 %tmp_244_i_i" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1593 'getelementptr' 'cost_last_line_12_V_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_189 : Operation 1594 [2/2] (3.25ns)   --->   "%cost_last_line_12_V_3 = load i9* %cost_last_line_12_V_2, align 2" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1594 'load' 'cost_last_line_12_V_3' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_189 : Operation 1595 [1/1] (2.55ns)   --->   "%tmp_285_10_i_i = add nsw i32 %i_op_assign_29_mid2, -12" [stereo_2020/disparity_map.cpp:193]   --->   Operation 1595 'add' 'tmp_285_10_i_i' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1596 [1/1] (0.00ns)   --->   "%tmp_142 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_285_10_i_i, i32 31)" [stereo_2020/disparity_map.cpp:193]   --->   Operation 1596 'bitselect' 'tmp_142' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_189 : Operation 1597 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_29 = load i9* @cost_d_temp_right_V_12, align 2"   --->   Operation 1597 'load' 'cost_d_temp_right_V_29' <Predicate = (!exitcond_flatten & !tmp_142)> <Delay = 0.00>
ST_189 : Operation 1598 [1/1] (0.00ns)   --->   "%extLd601_i_i = zext i9 %cost_d_temp_right_V_29 to i18"   --->   Operation 1598 'zext' 'extLd601_i_i' <Predicate = (!exitcond_flatten & !tmp_142)> <Delay = 0.00>
ST_189 : Operation 1599 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_right_V_11_i_s = mul i18 %tmp_246_i_i, %extLd601_i_i" [stereo_2020/disparity_map.cpp:198]   --->   Operation 1599 'mul' 'cost_d_right_V_11_i_s' <Predicate = (!exitcond_flatten & !tmp_142)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 190 <SV = 189> <Delay = 7.56>
ST_190 : Operation 1600 [1/1] (0.00ns) (grouped into LUT with out node this_assign_i_i_117)   --->   "%tmp_232_i_i = shl i8 %tmp_114, %sh_amt_3_cast_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1600 'shl' 'tmp_232_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan & icmp1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1601 [1/1] (0.00ns) (grouped into LUT with out node this_assign_i_i_117)   --->   "%tmp_232_i_i_116 = select i1 %icmp1, i8 %tmp_232_i_i, i8 0" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1601 'select' 'tmp_232_i_i_116' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_190 : Operation 1602 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp13)   --->   "%sel_tmp10 = select i1 %tmp_219_i_i, i8 0, i8 %sel_tmp5" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1602 'select' 'sel_tmp10' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_190 : Operation 1603 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp13)   --->   "%sel_tmp11 = xor i1 %tmp_219_i_i, true" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1603 'xor' 'sel_tmp11' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1604 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp13)   --->   "%sel_tmp12 = and i1 %tmp_221_i_i, %sel_tmp11" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1604 'and' 'sel_tmp12' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1605 [1/1] (1.24ns) (out node of the LUT)   --->   "%sel_tmp13 = select i1 %sel_tmp12, i8 %tmp_114, i8 %sel_tmp10" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1605 'select' 'sel_tmp13' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_190 : Operation 1606 [1/1] (0.00ns) (grouped into LUT with out node this_assign_i_i_117)   --->   "%sel_tmp33_demorgan = or i1 %sel_tmp21_demorgan, %tmp_222_i_i" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1606 'or' 'sel_tmp33_demorgan' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1607 [1/1] (3.14ns) (out node of the LUT)   --->   "%this_assign_i_i_117 = select i1 %sel_tmp33_demorgan, i8 %sel_tmp13, i8 %tmp_232_i_i_116" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1607 'select' 'this_assign_i_i_117' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 3.14> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_190 : Operation 1608 [1/1] (1.91ns)   --->   "%tmp_234_i_i = sub i8 0, %this_assign_i_i_117" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1608 'sub' 'tmp_234_i_i' <Predicate = (!exitcond_flatten & or_cond84_demorgan & p_Result_13)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1609 [1/1] (1.24ns)   --->   "%right_value_V = select i1 %p_Result_13, i8 %tmp_234_i_i, i8 %this_assign_i_i_117" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1609 'select' 'right_value_V' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_190 : Operation 1610 [1/1] (0.00ns)   --->   "store i8 %right_value_V, i8* %right_value_V_1" [stereo_2020/disparity_map.cpp:173]   --->   Operation 1610 'store' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_190 : Operation 1611 [1/1] (0.00ns)   --->   "br label %._crit_edge1509.i.i" [stereo_2020/disparity_map.cpp:174]   --->   Operation 1611 'br' <Predicate = (!exitcond_flatten & or_cond84_demorgan)> <Delay = 0.00>
ST_190 : Operation 1612 [1/1] (2.55ns)   --->   "%tmp_287_i_i = add i32 %i_op_assign_29_mid2, -1" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1612 'add' 'tmp_287_i_i' <Predicate = (!exitcond_flatten & !tmp_119)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1613 [1/1] (0.00ns)   --->   "%extLd676_i_i = zext i9 %cost_last_line_11_V_3 to i18" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1613 'zext' 'extLd676_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_190 : Operation 1614 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_diagonal_V_s = mul i18 %tmp_248_i_i, %extLd676_i_i" [stereo_2020/disparity_map.cpp:204]   --->   Operation 1614 'mul' 'cost_d_diagonal_V_s' <Predicate = (!exitcond_flatten & !tmp_140)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_190 : Operation 1615 [1/2] (3.25ns)   --->   "%cost_last_line_12_V_3 = load i9* %cost_last_line_12_V_2, align 2" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1615 'load' 'cost_last_line_12_V_3' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_190 : Operation 1616 [1/1] (0.00ns)   --->   "%cost_last_line_13_V_2 = getelementptr [360 x i9]* %cost_last_line_13_V, i64 0, i64 %tmp_244_i_i" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1616 'getelementptr' 'cost_last_line_13_V_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_190 : Operation 1617 [2/2] (3.25ns)   --->   "%cost_last_line_13_V_3 = load i9* %cost_last_line_13_V_2, align 2" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1617 'load' 'cost_last_line_13_V_3' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_190 : Operation 1618 [1/1] (2.55ns)   --->   "%tmp_285_11_i_i = add nsw i32 %i_op_assign_29_mid2, -13" [stereo_2020/disparity_map.cpp:193]   --->   Operation 1618 'add' 'tmp_285_11_i_i' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1619 [1/1] (0.00ns)   --->   "%tmp_144 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_285_11_i_i, i32 31)" [stereo_2020/disparity_map.cpp:193]   --->   Operation 1619 'bitselect' 'tmp_144' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_190 : Operation 1620 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_30 = load i9* @cost_d_temp_right_V_13, align 2"   --->   Operation 1620 'load' 'cost_d_temp_right_V_30' <Predicate = (!exitcond_flatten & !tmp_144)> <Delay = 0.00>
ST_190 : Operation 1621 [1/1] (0.00ns)   --->   "%extLd605_i_i = zext i9 %cost_d_temp_right_V_30 to i18"   --->   Operation 1621 'zext' 'extLd605_i_i' <Predicate = (!exitcond_flatten & !tmp_144)> <Delay = 0.00>
ST_190 : Operation 1622 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_right_V_12_i_s = mul i18 %tmp_246_i_i, %extLd605_i_i" [stereo_2020/disparity_map.cpp:198]   --->   Operation 1622 'mul' 'cost_d_right_V_12_i_s' <Predicate = (!exitcond_flatten & !tmp_144)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 191 <SV = 190> <Delay = 6.38>
ST_191 : Operation 1623 [1/1] (0.00ns)   --->   "%p_0914_1_i_i = phi i18 [ undef, %entry ], [ %p_0914_4_14_i_i, %._crit_edge1515.15.i.i ]" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1623 'phi' 'p_0914_1_i_i' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 1624 [1/1] (0.00ns)   --->   "%p_0820_1_i_i = phi i18 [ undef, %entry ], [ %p_0820_4_14_i_i, %._crit_edge1515.15.i.i ]" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1624 'phi' 'p_0820_1_i_i' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 1625 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.exit, label %.reset"   --->   Operation 1625 'br' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 1626 [1/1] (0.00ns)   --->   "%right_value_V_1_load = load i8* %right_value_V_1" [stereo_2020/disparity_map.cpp:9->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 1626 'load' 'right_value_V_1_load' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_191 : Operation 1627 [1/1] (0.00ns)   --->   "%tmp_247_cast_i_i = sext i32 %i_op_assign_29_mid2 to i33" [stereo_2020/disparity_map.cpp:204]   --->   Operation 1627 'sext' 'tmp_247_cast_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_191 : Operation 1628 [1/1] (1.76ns)   --->   "br i1 %tmp_119, label %._crit_edge1515.0.i.i, label %_ifconv35" [stereo_2020/disparity_map.cpp:193]   --->   Operation 1628 'br' <Predicate = (!exitcond_flatten)> <Delay = 1.76>
ST_191 : Operation 1629 [1/1] (1.55ns)   --->   "%tmp_i_i2 = icmp ult i8 %pixel_values_left_V_1, %right_value_V_1_load" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 1629 'icmp' 'tmp_i_i2' <Predicate = (!exitcond_flatten & !tmp_119)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1630 [1/1] (1.91ns)   --->   "%tmp_250_i_i3 = sub i8 %pixel_values_left_V_1, %right_value_V_1_load" [stereo_2020/disparity_map.cpp:7->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 1630 'sub' 'tmp_250_i_i3' <Predicate = (!exitcond_flatten & !tmp_119)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1631 [1/1] (1.91ns)   --->   "%tmp_i_i2_120 = sub i8 %right_value_V_1_load, %pixel_values_left_V_1" [stereo_2020/disparity_map.cpp:9->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 1631 'sub' 'tmp_i_i2_120' <Predicate = (!exitcond_flatten & !tmp_119)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1632 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_i_s)   --->   "%agg_result_V_i_i2 = select i1 %tmp_i_i2, i8 %tmp_i_i2_120, i8 %tmp_250_i_i3" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 1632 'select' 'agg_result_V_i_i2' <Predicate = (!exitcond_flatten & !tmp_119)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_191 : Operation 1633 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_i_s)   --->   "%cost_d_actual_V_cast = zext i8 %agg_result_V_i_i2 to i9" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1633 'zext' 'cost_d_actual_V_cast' <Predicate = (!exitcond_flatten & !tmp_119)> <Delay = 0.00>
ST_191 : Operation 1634 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_i_i)   --->   "%tmp_120 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_287_i_i, i32 31)" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1634 'bitselect' 'tmp_120' <Predicate = (!exitcond_flatten & !tmp_119)> <Delay = 0.00>
ST_191 : Operation 1635 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_i_i)   --->   "%rev = xor i1 %tmp_120, true" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1635 'xor' 'rev' <Predicate = (!exitcond_flatten & !tmp_119)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1636 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_i_i)   --->   "%or_cond2_i_i = and i1 %tmp_235_i_i, %rev" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1636 'and' 'or_cond2_i_i' <Predicate = (!exitcond_flatten & !tmp_119)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1637 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_21_i_i = select i1 %or_cond2_i_i, i18 %cost_d_right_V_i_i, i18 %p_0820_1_i_i" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1637 'select' 'p_Val2_21_i_i' <Predicate = (!exitcond_flatten & !tmp_119)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_191 : Operation 1638 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_i_s)   --->   "%p_Result_65_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_21_i_i, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:200]   --->   Operation 1638 'partselect' 'p_Result_65_i_i' <Predicate = (!exitcond_flatten & !tmp_119)> <Delay = 0.00>
ST_191 : Operation 1639 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_i_s)   --->   "%p_6_cast_i_i = zext i8 %p_Result_65_i_i to i9" [stereo_2020/disparity_map.cpp:200]   --->   Operation 1639 'zext' 'p_6_cast_i_i' <Predicate = (!exitcond_flatten & !tmp_119)> <Delay = 0.00>
ST_191 : Operation 1640 [1/1] (1.91ns) (out node of the LUT)   --->   "%cost_d_actual_V_1_i_s = add i9 %cost_d_actual_V_cast, %p_6_cast_i_i" [stereo_2020/disparity_map.cpp:200]   --->   Operation 1640 'add' 'cost_d_actual_V_1_i_s' <Predicate = (!exitcond_flatten & !tmp_119)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1641 [1/1] (0.00ns)   --->   "%cost_d_actual_V_1_ca = zext i9 %cost_d_actual_V_1_i_s to i10" [stereo_2020/disparity_map.cpp:200]   --->   Operation 1641 'zext' 'cost_d_actual_V_1_ca' <Predicate = (!exitcond_flatten & !tmp_119)> <Delay = 0.00>
ST_191 : Operation 1642 [1/1] (0.00ns)   --->   "store i9 %cost_d_actual_V_1_i_s, i9* @cost_d_temp_right_V_s, align 2" [stereo_2020/disparity_map.cpp:201]   --->   Operation 1642 'store' <Predicate = (!exitcond_flatten & !tmp_119)> <Delay = 0.00>
ST_191 : Operation 1643 [1/1] (2.48ns)   --->   "%tmp_291_i_i = icmp slt i33 %tmp_247_cast_i_i, %ret_V" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1643 'icmp' 'tmp_291_i_i' <Predicate = (!exitcond_flatten & !tmp_119)> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1644 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22_i_i)   --->   "%or_cond2 = and i1 %tmp_30_i_i_mid2, %tmp_291_i_i" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1644 'and' 'or_cond2' <Predicate = (!exitcond_flatten & !tmp_119)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1645 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_22_i_i = select i1 %or_cond2, i18 %cost_d_diagonal_V_i_s, i18 %p_0914_1_i_i" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1645 'select' 'p_Val2_22_i_i' <Predicate = (!exitcond_flatten & !tmp_119)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_191 : Operation 1646 [1/1] (0.00ns)   --->   "%p_Result_66_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_22_i_i, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:206]   --->   Operation 1646 'partselect' 'p_Result_66_i_i' <Predicate = (!exitcond_flatten & !tmp_119)> <Delay = 0.00>
ST_191 : Operation 1647 [1/1] (0.00ns)   --->   "%p_7_cast_i_i = zext i8 %p_Result_66_i_i to i10" [stereo_2020/disparity_map.cpp:206]   --->   Operation 1647 'zext' 'p_7_cast_i_i' <Predicate = (!exitcond_flatten & !tmp_119)> <Delay = 0.00>
ST_191 : Operation 1648 [1/1] (1.82ns)   --->   "%cost_d_actual_V_2_i_s = add i10 %cost_d_actual_V_1_ca, %p_7_cast_i_i" [stereo_2020/disparity_map.cpp:206]   --->   Operation 1648 'add' 'cost_d_actual_V_2_i_s' <Predicate = (!exitcond_flatten & !tmp_119)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1649 [1/1] (0.00ns)   --->   "%min_cost_V_cast_cast = zext i10 %cost_d_actual_V_2_i_s to i11" [stereo_2020/disparity_map.cpp:212]   --->   Operation 1649 'zext' 'min_cost_V_cast_cast' <Predicate = (!exitcond_flatten & !tmp_119)> <Delay = 0.00>
ST_191 : Operation 1650 [1/1] (1.76ns)   --->   "br label %._crit_edge1515.0.i.i" [stereo_2020/disparity_map.cpp:212]   --->   Operation 1650 'br' <Predicate = (!exitcond_flatten & !tmp_119)> <Delay = 1.76>
ST_191 : Operation 1651 [1/1] (2.48ns)   --->   "%tmp_291_1_i_i = icmp slt i33 %tmp_247_cast_i_i, %ret_V" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1651 'icmp' 'tmp_291_1_i_i' <Predicate = (!exitcond_flatten & tmp_235_i_i)> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1652 [1/1] (2.48ns)   --->   "%tmp_291_2_i_i = icmp slt i33 %tmp_247_cast_i_i, %ret_V" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1652 'icmp' 'tmp_291_2_i_i' <Predicate = (!exitcond_flatten & !tmp_122)> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1653 [1/1] (2.48ns)   --->   "%tmp_291_3_i_i = icmp slt i33 %tmp_247_cast_i_i, %ret_V" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1653 'icmp' 'tmp_291_3_i_i' <Predicate = (!exitcond_flatten & !tmp_124)> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1654 [1/1] (2.48ns)   --->   "%tmp_291_4_i_i = icmp slt i33 %tmp_247_cast_i_i, %ret_V" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1654 'icmp' 'tmp_291_4_i_i' <Predicate = (!exitcond_flatten & !tmp_126)> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1655 [1/1] (2.48ns)   --->   "%tmp_291_5_i_i = icmp slt i33 %tmp_247_cast_i_i, %ret_V" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1655 'icmp' 'tmp_291_5_i_i' <Predicate = (!exitcond_flatten & !tmp_128)> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1656 [1/1] (2.48ns)   --->   "%tmp_291_6_i_i = icmp slt i33 %tmp_247_cast_i_i, %ret_V" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1656 'icmp' 'tmp_291_6_i_i' <Predicate = (!exitcond_flatten & !tmp_130)> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1657 [1/1] (2.48ns)   --->   "%tmp_291_7_i_i = icmp slt i33 %tmp_247_cast_i_i, %ret_V" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1657 'icmp' 'tmp_291_7_i_i' <Predicate = (!exitcond_flatten & !tmp_132)> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1658 [1/1] (2.48ns)   --->   "%tmp_291_8_i_i = icmp slt i33 %tmp_247_cast_i_i, %ret_V" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1658 'icmp' 'tmp_291_8_i_i' <Predicate = (!exitcond_flatten & !tmp_134)> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1659 [1/1] (2.48ns)   --->   "%tmp_291_9_i_i = icmp slt i33 %tmp_247_cast_i_i, %ret_V" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1659 'icmp' 'tmp_291_9_i_i' <Predicate = (!exitcond_flatten & !tmp_136)> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1660 [1/1] (2.48ns)   --->   "%tmp_291_i_i_143 = icmp slt i33 %tmp_247_cast_i_i, %ret_V" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1660 'icmp' 'tmp_291_i_i_143' <Predicate = (!exitcond_flatten & !tmp_138)> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1661 [1/1] (2.48ns)   --->   "%tmp_291_10_i_i = icmp slt i33 %tmp_247_cast_i_i, %ret_V" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1661 'icmp' 'tmp_291_10_i_i' <Predicate = (!exitcond_flatten & !tmp_140)> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1662 [1/1] (0.00ns)   --->   "%extLd680_i_i = zext i9 %cost_last_line_12_V_3 to i18" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1662 'zext' 'extLd680_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_191 : Operation 1663 [1/1] (2.48ns)   --->   "%tmp_291_11_i_i = icmp slt i33 %tmp_247_cast_i_i, %ret_V" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1663 'icmp' 'tmp_291_11_i_i' <Predicate = (!exitcond_flatten & !tmp_142)> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1664 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_diagonal_V_1 = mul i18 %tmp_248_i_i, %extLd680_i_i" [stereo_2020/disparity_map.cpp:204]   --->   Operation 1664 'mul' 'cost_d_diagonal_V_1' <Predicate = (!exitcond_flatten & !tmp_142)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_191 : Operation 1665 [1/2] (3.25ns)   --->   "%cost_last_line_13_V_3 = load i9* %cost_last_line_13_V_2, align 2" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1665 'load' 'cost_last_line_13_V_3' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_191 : Operation 1666 [1/1] (2.48ns)   --->   "%tmp_291_12_i_i = icmp slt i33 %tmp_247_cast_i_i, %ret_V" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1666 'icmp' 'tmp_291_12_i_i' <Predicate = (!exitcond_flatten & !tmp_144)> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1667 [1/1] (0.00ns)   --->   "%cost_last_line_14_V_2 = getelementptr [360 x i9]* %cost_last_line_14_V, i64 0, i64 %tmp_244_i_i" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1667 'getelementptr' 'cost_last_line_14_V_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_191 : Operation 1668 [2/2] (3.25ns)   --->   "%cost_last_line_14_V_3 = load i9* %cost_last_line_14_V_2, align 2" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1668 'load' 'cost_last_line_14_V_3' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_191 : Operation 1669 [1/1] (2.55ns)   --->   "%tmp_285_12_i_i = add nsw i32 %i_op_assign_29_mid2, -14" [stereo_2020/disparity_map.cpp:193]   --->   Operation 1669 'add' 'tmp_285_12_i_i' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1670 [1/1] (0.00ns)   --->   "%tmp_146 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_285_12_i_i, i32 31)" [stereo_2020/disparity_map.cpp:193]   --->   Operation 1670 'bitselect' 'tmp_146' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_191 : Operation 1671 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_31 = load i9* @cost_d_temp_right_V_14, align 2"   --->   Operation 1671 'load' 'cost_d_temp_right_V_31' <Predicate = (!exitcond_flatten & !tmp_146)> <Delay = 0.00>
ST_191 : Operation 1672 [1/1] (0.00ns)   --->   "%extLd609_i_i = zext i9 %cost_d_temp_right_V_31 to i18"   --->   Operation 1672 'zext' 'extLd609_i_i' <Predicate = (!exitcond_flatten & !tmp_146)> <Delay = 0.00>
ST_191 : Operation 1673 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_right_V_13_i_s = mul i18 %tmp_246_i_i, %extLd609_i_i" [stereo_2020/disparity_map.cpp:198]   --->   Operation 1673 'mul' 'cost_d_right_V_13_i_s' <Predicate = (!exitcond_flatten & !tmp_146)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_191 : Operation 1674 [1/1] (2.48ns)   --->   "%tmp_291_13_i_i = icmp slt i33 %tmp_247_cast_i_i, %ret_V" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1674 'icmp' 'tmp_291_13_i_i' <Predicate = (!exitcond_flatten & !tmp_146)> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1675 [1/1] (2.55ns)   --->   "%tmp_285_13_i_i = add nsw i32 %i_op_assign_29_mid2, -15" [stereo_2020/disparity_map.cpp:193]   --->   Operation 1675 'add' 'tmp_285_13_i_i' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1676 [1/1] (0.00ns)   --->   "%tmp_148 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_285_13_i_i, i32 31)" [stereo_2020/disparity_map.cpp:193]   --->   Operation 1676 'bitselect' 'tmp_148' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_191 : Operation 1677 [1/1] (2.48ns)   --->   "%tmp_291_14_i_i = icmp slt i33 %tmp_247_cast_i_i, %ret_V" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1677 'icmp' 'tmp_291_14_i_i' <Predicate = (!exitcond_flatten & !tmp_148)> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 191> <Delay = 8.22>
ST_192 : Operation 1678 [1/1] (0.00ns)   --->   "%pixel_values_right_V_29 = load i8* @pixel_values_right_V, align 1" [stereo_2020/disparity_map.cpp:177]   --->   Operation 1678 'load' 'pixel_values_right_V_29' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_192 : Operation 1679 [1/1] (0.00ns)   --->   "store i8 %right_value_V_1_load, i8* @pixel_values_right_V, align 16" [stereo_2020/disparity_map.cpp:178]   --->   Operation 1679 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_192 : Operation 1680 [1/1] (0.00ns)   --->   "%p_0914_4_i_i_108 = phi i18 [ %p_Val2_22_i_i, %_ifconv35 ], [ %p_0914_1_i_i, %._crit_edge1513.i.i ]" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1680 'phi' 'p_0914_4_i_i_108' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_192 : Operation 1681 [1/1] (0.00ns)   --->   "%p_0820_4_i_i_109 = phi i18 [ %p_Val2_21_i_i, %_ifconv35 ], [ %p_0820_1_i_i, %._crit_edge1513.i.i ]" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1681 'phi' 'p_0820_4_i_i_109' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_192 : Operation 1682 [1/1] (0.00ns)   --->   "%p_01063_2_i_i_110 = phi i11 [ %min_cost_V_cast_cast, %_ifconv35 ], [ -1, %._crit_edge1513.i.i ]" [stereo_2020/disparity_map.cpp:212]   --->   Operation 1682 'phi' 'p_01063_2_i_i_110' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_192 : Operation 1683 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_16 = load i9* @cost_d_temp_right_V_s, align 2"   --->   Operation 1683 'load' 'cost_d_temp_right_V_16' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_192 : Operation 1684 [1/1] (0.00ns)   --->   "%cost_last_line_0_V_s = getelementptr [360 x i9]* %cost_last_line_0_V, i64 0, i64 %tmp_245_i_i" [stereo_2020/disparity_map.cpp:215]   --->   Operation 1684 'getelementptr' 'cost_last_line_0_V_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_192 : Operation 1685 [1/1] (3.25ns)   --->   "store i9 %cost_d_temp_right_V_16, i9* %cost_last_line_0_V_s, align 2" [stereo_2020/disparity_map.cpp:215]   --->   Operation 1685 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_192 : Operation 1686 [1/1] (1.76ns)   --->   "br i1 %tmp_235_i_i, label %_ifconv38, label %._crit_edge1515.1.i.i" [stereo_2020/disparity_map.cpp:193]   --->   Operation 1686 'br' <Predicate = (!exitcond_flatten)> <Delay = 1.76>
ST_192 : Operation 1687 [1/1] (1.55ns)   --->   "%tmp_i_i3 = icmp ult i8 %pixel_values_left_V_1, %pixel_values_right_V_29" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 1687 'icmp' 'tmp_i_i3' <Predicate = (!exitcond_flatten & tmp_235_i_i)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1688 [1/1] (1.91ns)   --->   "%tmp_250_i_i4 = sub i8 %pixel_values_left_V_1, %pixel_values_right_V_29" [stereo_2020/disparity_map.cpp:7->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 1688 'sub' 'tmp_250_i_i4' <Predicate = (!exitcond_flatten & tmp_235_i_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1689 [1/1] (1.91ns)   --->   "%tmp_i_i3_121 = sub i8 %pixel_values_right_V_29, %pixel_values_left_V_1" [stereo_2020/disparity_map.cpp:9->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 1689 'sub' 'tmp_i_i3_121' <Predicate = (!exitcond_flatten & tmp_235_i_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1690 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_1_s)   --->   "%agg_result_V_i_i3 = select i1 %tmp_i_i3, i8 %tmp_i_i3_121, i8 %tmp_250_i_i4" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 1690 'select' 'agg_result_V_i_i3' <Predicate = (!exitcond_flatten & tmp_235_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_192 : Operation 1691 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_1_s)   --->   "%cost_d_actual_V_cas = zext i8 %agg_result_V_i_i3 to i9" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1691 'zext' 'cost_d_actual_V_cas' <Predicate = (!exitcond_flatten & tmp_235_i_i)> <Delay = 0.00>
ST_192 : Operation 1692 [1/1] (0.75ns)   --->   "%p_Val2_21_1_i_i = select i1 %tmp_121, i18 %p_0820_4_i_i_109, i18 %cost_d_right_V_1_i_i" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1692 'select' 'p_Val2_21_1_i_i' <Predicate = (!exitcond_flatten & tmp_235_i_i)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_192 : Operation 1693 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_1_s)   --->   "%p_Result_65_1_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_21_1_i_i, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:200]   --->   Operation 1693 'partselect' 'p_Result_65_1_i_i' <Predicate = (!exitcond_flatten & tmp_235_i_i)> <Delay = 0.00>
ST_192 : Operation 1694 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_1_s)   --->   "%p_6_1_cast_i_i = zext i8 %p_Result_65_1_i_i to i9" [stereo_2020/disparity_map.cpp:200]   --->   Operation 1694 'zext' 'p_6_1_cast_i_i' <Predicate = (!exitcond_flatten & tmp_235_i_i)> <Delay = 0.00>
ST_192 : Operation 1695 [1/1] (1.91ns) (out node of the LUT)   --->   "%cost_d_actual_V_1_1_s = add i9 %cost_d_actual_V_cas, %p_6_1_cast_i_i" [stereo_2020/disparity_map.cpp:200]   --->   Operation 1695 'add' 'cost_d_actual_V_1_1_s' <Predicate = (!exitcond_flatten & tmp_235_i_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1696 [1/1] (0.00ns)   --->   "%cost_d_actual_V_1_1_1 = zext i9 %cost_d_actual_V_1_1_s to i10" [stereo_2020/disparity_map.cpp:200]   --->   Operation 1696 'zext' 'cost_d_actual_V_1_1_1' <Predicate = (!exitcond_flatten & tmp_235_i_i)> <Delay = 0.00>
ST_192 : Operation 1697 [1/1] (0.00ns)   --->   "store i9 %cost_d_actual_V_1_1_s, i9* @cost_d_temp_right_V_1, align 2" [stereo_2020/disparity_map.cpp:201]   --->   Operation 1697 'store' <Predicate = (!exitcond_flatten & tmp_235_i_i)> <Delay = 0.00>
ST_192 : Operation 1698 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22_1_i_i)   --->   "%or_cond3 = and i1 %tmp_30_i_i_mid2, %tmp_291_1_i_i" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1698 'and' 'or_cond3' <Predicate = (!exitcond_flatten & tmp_235_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1699 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_22_1_i_i = select i1 %or_cond3, i18 %cost_d_diagonal_V_1_s, i18 %p_0914_4_i_i_108" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1699 'select' 'p_Val2_22_1_i_i' <Predicate = (!exitcond_flatten & tmp_235_i_i)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_192 : Operation 1700 [1/1] (0.00ns)   --->   "%p_Result_66_1_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_22_1_i_i, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:206]   --->   Operation 1700 'partselect' 'p_Result_66_1_i_i' <Predicate = (!exitcond_flatten & tmp_235_i_i)> <Delay = 0.00>
ST_192 : Operation 1701 [1/1] (0.00ns)   --->   "%p_7_1_cast_i_i = zext i8 %p_Result_66_1_i_i to i10" [stereo_2020/disparity_map.cpp:206]   --->   Operation 1701 'zext' 'p_7_1_cast_i_i' <Predicate = (!exitcond_flatten & tmp_235_i_i)> <Delay = 0.00>
ST_192 : Operation 1702 [1/1] (1.82ns)   --->   "%cost_d_actual_V_2_1_s = add i10 %cost_d_actual_V_1_1_1, %p_7_1_cast_i_i" [stereo_2020/disparity_map.cpp:206]   --->   Operation 1702 'add' 'cost_d_actual_V_2_1_s' <Predicate = (!exitcond_flatten & tmp_235_i_i)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1703 [1/1] (0.00ns)   --->   "%cost_d_actual_V_2_1_1 = zext i10 %cost_d_actual_V_2_1_s to i11" [stereo_2020/disparity_map.cpp:208]   --->   Operation 1703 'zext' 'cost_d_actual_V_2_1_1' <Predicate = (!exitcond_flatten & tmp_235_i_i)> <Delay = 0.00>
ST_192 : Operation 1704 [1/1] (1.88ns)   --->   "%tmp_294_1_i_i = icmp ult i11 %cost_d_actual_V_2_1_1, %p_01063_2_i_i_110" [stereo_2020/disparity_map.cpp:208]   --->   Operation 1704 'icmp' 'tmp_294_1_i_i' <Predicate = (!exitcond_flatten & tmp_235_i_i)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1705 [1/1] (0.69ns)   --->   "%cost_d_actual_V_2_1_2 = select i1 %tmp_294_1_i_i, i11 %cost_d_actual_V_2_1_1, i11 %p_01063_2_i_i_110" [stereo_2020/disparity_map.cpp:208]   --->   Operation 1705 'select' 'cost_d_actual_V_2_1_2' <Predicate = (!exitcond_flatten & tmp_235_i_i)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_192 : Operation 1706 [1/1] (2.55ns)   --->   "%tmp_288_2_i_i = add i32 %i_op_assign_29_mid2, -3" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1706 'add' 'tmp_288_2_i_i' <Predicate = (!exitcond_flatten & !tmp_122)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1707 [1/2] (3.25ns)   --->   "%cost_last_line_14_V_3 = load i9* %cost_last_line_14_V_2, align 2" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1707 'load' 'cost_last_line_14_V_3' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>

State 193 <SV = 192> <Delay = 8.36>
ST_193 : Operation 1708 [1/1] (0.00ns)   --->   "%pixel_values_right_V_28 = load i8* @pixel_values_right_V_1, align 1" [stereo_2020/disparity_map.cpp:177]   --->   Operation 1708 'load' 'pixel_values_right_V_28' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_193 : Operation 1709 [1/1] (0.00ns)   --->   "store i8 %pixel_values_right_V_29, i8* @pixel_values_right_V_1, align 1" [stereo_2020/disparity_map.cpp:177]   --->   Operation 1709 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_193 : Operation 1710 [1/1] (1.76ns)   --->   "br label %._crit_edge1515.1.i.i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 1710 'br' <Predicate = (!exitcond_flatten & tmp_235_i_i)> <Delay = 1.76>
ST_193 : Operation 1711 [1/1] (0.00ns)   --->   "%p_0914_4_1_i_i = phi i18 [ %p_0914_4_i_i_108, %._crit_edge1515.0.i.i ], [ %p_Val2_22_1_i_i, %_ifconv38 ]" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1711 'phi' 'p_0914_4_1_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_193 : Operation 1712 [1/1] (0.00ns)   --->   "%p_0820_4_1_i_i = phi i18 [ %p_0820_4_i_i_109, %._crit_edge1515.0.i.i ], [ %p_Val2_21_1_i_i, %_ifconv38 ]" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1712 'phi' 'p_0820_4_1_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_193 : Operation 1713 [1/1] (0.00ns)   --->   "%p_01063_2_1_i_i = phi i11 [ %p_01063_2_i_i_110, %._crit_edge1515.0.i.i ], [ %cost_d_actual_V_2_1_2, %_ifconv38 ]" [stereo_2020/disparity_map.cpp:212]   --->   Operation 1713 'phi' 'p_01063_2_1_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_193 : Operation 1714 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_15 = load i9* @cost_d_temp_right_V_1, align 2"   --->   Operation 1714 'load' 'cost_d_temp_right_V_15' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_193 : Operation 1715 [1/1] (0.00ns)   --->   "%cost_last_line_1_V_s = getelementptr [360 x i9]* %cost_last_line_1_V, i64 0, i64 %tmp_245_i_i" [stereo_2020/disparity_map.cpp:215]   --->   Operation 1715 'getelementptr' 'cost_last_line_1_V_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_193 : Operation 1716 [1/1] (3.25ns)   --->   "store i9 %cost_d_temp_right_V_15, i9* %cost_last_line_1_V_s, align 2" [stereo_2020/disparity_map.cpp:215]   --->   Operation 1716 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_193 : Operation 1717 [1/1] (1.55ns)   --->   "%tmp_i_i4 = icmp ult i8 %pixel_values_left_V_1, %pixel_values_right_V_28" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 1717 'icmp' 'tmp_i_i4' <Predicate = (!exitcond_flatten & !tmp_122)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1718 [1/1] (1.91ns)   --->   "%tmp_250_i_i5 = sub i8 %pixel_values_left_V_1, %pixel_values_right_V_28" [stereo_2020/disparity_map.cpp:7->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 1718 'sub' 'tmp_250_i_i5' <Predicate = (!exitcond_flatten & !tmp_122)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1719 [1/1] (1.91ns)   --->   "%tmp_i_i4_122 = sub i8 %pixel_values_right_V_28, %pixel_values_left_V_1" [stereo_2020/disparity_map.cpp:9->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 1719 'sub' 'tmp_i_i4_122' <Predicate = (!exitcond_flatten & !tmp_122)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1720 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_2_s)   --->   "%agg_result_V_i_i4 = select i1 %tmp_i_i4, i8 %tmp_i_i4_122, i8 %tmp_250_i_i5" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 1720 'select' 'agg_result_V_i_i4' <Predicate = (!exitcond_flatten & !tmp_122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_193 : Operation 1721 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_2_s)   --->   "%cost_d_actual_V_16_c = zext i8 %agg_result_V_i_i4 to i9" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1721 'zext' 'cost_d_actual_V_16_c' <Predicate = (!exitcond_flatten & !tmp_122)> <Delay = 0.00>
ST_193 : Operation 1722 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_2_i_i)   --->   "%tmp_123 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_288_2_i_i, i32 31)" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1722 'bitselect' 'tmp_123' <Predicate = (!exitcond_flatten & !tmp_122)> <Delay = 0.00>
ST_193 : Operation 1723 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_2_i_i)   --->   "%rev1 = xor i1 %tmp_123, true" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1723 'xor' 'rev1' <Predicate = (!exitcond_flatten & !tmp_122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1724 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_2_i_i)   --->   "%or_cond3_i_i = and i1 %tmp_235_i_i, %rev1" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1724 'and' 'or_cond3_i_i' <Predicate = (!exitcond_flatten & !tmp_122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1725 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_21_2_i_i = select i1 %or_cond3_i_i, i18 %cost_d_right_V_2_i_i, i18 %p_0820_4_1_i_i" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1725 'select' 'p_Val2_21_2_i_i' <Predicate = (!exitcond_flatten & !tmp_122)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_193 : Operation 1726 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_2_s)   --->   "%p_Result_65_2_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_21_2_i_i, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:200]   --->   Operation 1726 'partselect' 'p_Result_65_2_i_i' <Predicate = (!exitcond_flatten & !tmp_122)> <Delay = 0.00>
ST_193 : Operation 1727 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_2_s)   --->   "%p_6_2_cast_i_i = zext i8 %p_Result_65_2_i_i to i9" [stereo_2020/disparity_map.cpp:200]   --->   Operation 1727 'zext' 'p_6_2_cast_i_i' <Predicate = (!exitcond_flatten & !tmp_122)> <Delay = 0.00>
ST_193 : Operation 1728 [1/1] (1.91ns) (out node of the LUT)   --->   "%cost_d_actual_V_1_2_s = add i9 %cost_d_actual_V_16_c, %p_6_2_cast_i_i" [stereo_2020/disparity_map.cpp:200]   --->   Operation 1728 'add' 'cost_d_actual_V_1_2_s' <Predicate = (!exitcond_flatten & !tmp_122)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1729 [1/1] (0.00ns)   --->   "%cost_d_actual_V_1_2_1 = zext i9 %cost_d_actual_V_1_2_s to i10" [stereo_2020/disparity_map.cpp:200]   --->   Operation 1729 'zext' 'cost_d_actual_V_1_2_1' <Predicate = (!exitcond_flatten & !tmp_122)> <Delay = 0.00>
ST_193 : Operation 1730 [1/1] (0.00ns)   --->   "store i9 %cost_d_actual_V_1_2_s, i9* @cost_d_temp_right_V_2, align 2" [stereo_2020/disparity_map.cpp:201]   --->   Operation 1730 'store' <Predicate = (!exitcond_flatten & !tmp_122)> <Delay = 0.00>
ST_193 : Operation 1731 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22_2_i_i)   --->   "%or_cond4 = and i1 %tmp_30_i_i_mid2, %tmp_291_2_i_i" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1731 'and' 'or_cond4' <Predicate = (!exitcond_flatten & !tmp_122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1732 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_22_2_i_i = select i1 %or_cond4, i18 %cost_d_diagonal_V_2_s, i18 %p_0914_4_1_i_i" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1732 'select' 'p_Val2_22_2_i_i' <Predicate = (!exitcond_flatten & !tmp_122)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_193 : Operation 1733 [1/1] (0.00ns)   --->   "%p_Result_66_2_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_22_2_i_i, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:206]   --->   Operation 1733 'partselect' 'p_Result_66_2_i_i' <Predicate = (!exitcond_flatten & !tmp_122)> <Delay = 0.00>
ST_193 : Operation 1734 [1/1] (0.00ns)   --->   "%p_7_2_cast_i_i = zext i8 %p_Result_66_2_i_i to i10" [stereo_2020/disparity_map.cpp:206]   --->   Operation 1734 'zext' 'p_7_2_cast_i_i' <Predicate = (!exitcond_flatten & !tmp_122)> <Delay = 0.00>
ST_193 : Operation 1735 [1/1] (1.82ns)   --->   "%cost_d_actual_V_2_2_s = add i10 %cost_d_actual_V_1_2_1, %p_7_2_cast_i_i" [stereo_2020/disparity_map.cpp:206]   --->   Operation 1735 'add' 'cost_d_actual_V_2_2_s' <Predicate = (!exitcond_flatten & !tmp_122)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1736 [1/1] (0.00ns)   --->   "%cost_d_actual_V_2_2_1 = zext i10 %cost_d_actual_V_2_2_s to i11" [stereo_2020/disparity_map.cpp:208]   --->   Operation 1736 'zext' 'cost_d_actual_V_2_2_1' <Predicate = (!exitcond_flatten & !tmp_122)> <Delay = 0.00>
ST_193 : Operation 1737 [1/1] (1.88ns)   --->   "%tmp_294_2_i_i = icmp ult i11 %cost_d_actual_V_2_2_1, %p_01063_2_1_i_i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 1737 'icmp' 'tmp_294_2_i_i' <Predicate = (!exitcond_flatten & !tmp_122)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1738 [1/1] (0.00ns)   --->   "%cost_last_line_15_V_2 = getelementptr [360 x i9]* %cost_last_line_15_V, i64 0, i64 %tmp_244_i_i" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1738 'getelementptr' 'cost_last_line_15_V_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_193 : Operation 1739 [2/2] (3.25ns)   --->   "%cost_last_line_15_V_3 = load i9* %cost_last_line_15_V_2, align 2" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1739 'load' 'cost_last_line_15_V_3' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>

State 194 <SV = 193> <Delay = 7.26>
ST_194 : Operation 1740 [1/1] (0.00ns)   --->   "%pixel_values_right_V_27 = load i8* @pixel_values_right_V_2, align 1" [stereo_2020/disparity_map.cpp:177]   --->   Operation 1740 'load' 'pixel_values_right_V_27' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_194 : Operation 1741 [1/1] (0.00ns)   --->   "store i8 %pixel_values_right_V_28, i8* @pixel_values_right_V_2, align 1" [stereo_2020/disparity_map.cpp:177]   --->   Operation 1741 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_194 : Operation 1742 [1/1] (0.00ns)   --->   "%p_01055_2_1_i_i = phi i1 [ false, %._crit_edge1515.0.i.i ], [ %tmp_294_1_i_i, %_ifconv38 ]" [stereo_2020/disparity_map.cpp:208]   --->   Operation 1742 'phi' 'p_01055_2_1_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_194 : Operation 1743 [1/1] (0.00ns)   --->   "%p_01055_2_1_cast_i_i = zext i1 %p_01055_2_1_i_i to i2" [stereo_2020/disparity_map.cpp:215]   --->   Operation 1743 'zext' 'p_01055_2_1_cast_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_194 : Operation 1744 [1/1] (1.76ns)   --->   "br i1 %tmp_122, label %._crit_edge1515.2.i.i, label %_ifconv41" [stereo_2020/disparity_map.cpp:193]   --->   Operation 1744 'br' <Predicate = (!exitcond_flatten)> <Delay = 1.76>
ST_194 : Operation 1745 [1/1] (0.69ns)   --->   "%cost_d_actual_V_2_2_2 = select i1 %tmp_294_2_i_i, i11 %cost_d_actual_V_2_2_1, i11 %p_01063_2_1_i_i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 1745 'select' 'cost_d_actual_V_2_2_2' <Predicate = (!exitcond_flatten & !tmp_122)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_194 : Operation 1746 [1/1] (0.99ns)   --->   "%p_01055_2_1_cast_i_i_123 = select i1 %tmp_294_2_i_i, i2 -2, i2 %p_01055_2_1_cast_i_i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 1746 'select' 'p_01055_2_1_cast_i_i_123' <Predicate = (!exitcond_flatten & !tmp_122)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_194 : Operation 1747 [1/1] (1.76ns)   --->   "br label %._crit_edge1515.2.i.i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 1747 'br' <Predicate = (!exitcond_flatten & !tmp_122)> <Delay = 1.76>
ST_194 : Operation 1748 [1/1] (0.00ns)   --->   "%p_0914_4_2_i_i = phi i18 [ %p_0914_4_1_i_i, %._crit_edge1515.1.i.i ], [ %p_Val2_22_2_i_i, %_ifconv41 ]" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1748 'phi' 'p_0914_4_2_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_194 : Operation 1749 [1/1] (0.00ns)   --->   "%p_0820_4_2_i_i = phi i18 [ %p_0820_4_1_i_i, %._crit_edge1515.1.i.i ], [ %p_Val2_21_2_i_i, %_ifconv41 ]" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1749 'phi' 'p_0820_4_2_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_194 : Operation 1750 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_14 = load i9* @cost_d_temp_right_V_2, align 2"   --->   Operation 1750 'load' 'cost_d_temp_right_V_14' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_194 : Operation 1751 [1/1] (0.00ns)   --->   "%cost_last_line_2_V_s = getelementptr [360 x i9]* %cost_last_line_2_V, i64 0, i64 %tmp_245_i_i" [stereo_2020/disparity_map.cpp:215]   --->   Operation 1751 'getelementptr' 'cost_last_line_2_V_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_194 : Operation 1752 [1/1] (3.25ns)   --->   "store i9 %cost_d_temp_right_V_14, i9* %cost_last_line_2_V_s, align 2" [stereo_2020/disparity_map.cpp:215]   --->   Operation 1752 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_194 : Operation 1753 [1/1] (1.55ns)   --->   "%tmp_i_i5 = icmp ult i8 %pixel_values_left_V_1, %pixel_values_right_V_27" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 1753 'icmp' 'tmp_i_i5' <Predicate = (!exitcond_flatten & !tmp_124)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1754 [1/1] (1.91ns)   --->   "%tmp_250_i_i6 = sub i8 %pixel_values_left_V_1, %pixel_values_right_V_27" [stereo_2020/disparity_map.cpp:7->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 1754 'sub' 'tmp_250_i_i6' <Predicate = (!exitcond_flatten & !tmp_124)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1755 [1/1] (1.91ns)   --->   "%tmp_i_i5_124 = sub i8 %pixel_values_right_V_27, %pixel_values_left_V_1" [stereo_2020/disparity_map.cpp:9->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 1755 'sub' 'tmp_i_i5_124' <Predicate = (!exitcond_flatten & !tmp_124)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1756 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_3_s)   --->   "%agg_result_V_i_i5 = select i1 %tmp_i_i5, i8 %tmp_i_i5_124, i8 %tmp_250_i_i6" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 1756 'select' 'agg_result_V_i_i5' <Predicate = (!exitcond_flatten & !tmp_124)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_194 : Operation 1757 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_3_s)   --->   "%cost_d_actual_V_3_ca = zext i8 %agg_result_V_i_i5 to i9" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1757 'zext' 'cost_d_actual_V_3_ca' <Predicate = (!exitcond_flatten & !tmp_124)> <Delay = 0.00>
ST_194 : Operation 1758 [1/1] (2.55ns)   --->   "%tmp_288_3_i_i = add i32 %i_op_assign_29_mid2, -4" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1758 'add' 'tmp_288_3_i_i' <Predicate = (!exitcond_flatten & !tmp_124)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1759 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_3_i_i)   --->   "%tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_288_3_i_i, i32 31)" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1759 'bitselect' 'tmp_125' <Predicate = (!exitcond_flatten & !tmp_124)> <Delay = 0.00>
ST_194 : Operation 1760 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_3_i_i)   --->   "%rev2 = xor i1 %tmp_125, true" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1760 'xor' 'rev2' <Predicate = (!exitcond_flatten & !tmp_124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1761 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_3_i_i)   --->   "%or_cond4_i_i = and i1 %tmp_235_i_i, %rev2" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1761 'and' 'or_cond4_i_i' <Predicate = (!exitcond_flatten & !tmp_124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1762 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_21_3_i_i = select i1 %or_cond4_i_i, i18 %cost_d_right_V_3_i_i, i18 %p_0820_4_2_i_i" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1762 'select' 'p_Val2_21_3_i_i' <Predicate = (!exitcond_flatten & !tmp_124)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_194 : Operation 1763 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_3_s)   --->   "%p_Result_65_3_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_21_3_i_i, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:200]   --->   Operation 1763 'partselect' 'p_Result_65_3_i_i' <Predicate = (!exitcond_flatten & !tmp_124)> <Delay = 0.00>
ST_194 : Operation 1764 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_3_s)   --->   "%p_6_3_cast_i_i = zext i8 %p_Result_65_3_i_i to i9" [stereo_2020/disparity_map.cpp:200]   --->   Operation 1764 'zext' 'p_6_3_cast_i_i' <Predicate = (!exitcond_flatten & !tmp_124)> <Delay = 0.00>
ST_194 : Operation 1765 [1/1] (1.91ns) (out node of the LUT)   --->   "%cost_d_actual_V_1_3_s = add i9 %cost_d_actual_V_3_ca, %p_6_3_cast_i_i" [stereo_2020/disparity_map.cpp:200]   --->   Operation 1765 'add' 'cost_d_actual_V_1_3_s' <Predicate = (!exitcond_flatten & !tmp_124)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1766 [1/1] (0.00ns)   --->   "%cost_d_actual_V_1_3_1 = zext i9 %cost_d_actual_V_1_3_s to i10" [stereo_2020/disparity_map.cpp:200]   --->   Operation 1766 'zext' 'cost_d_actual_V_1_3_1' <Predicate = (!exitcond_flatten & !tmp_124)> <Delay = 0.00>
ST_194 : Operation 1767 [1/1] (0.00ns)   --->   "store i9 %cost_d_actual_V_1_3_s, i9* @cost_d_temp_right_V_3, align 2" [stereo_2020/disparity_map.cpp:201]   --->   Operation 1767 'store' <Predicate = (!exitcond_flatten & !tmp_124)> <Delay = 0.00>
ST_194 : Operation 1768 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22_3_i_i)   --->   "%or_cond5 = and i1 %tmp_30_i_i_mid2, %tmp_291_3_i_i" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1768 'and' 'or_cond5' <Predicate = (!exitcond_flatten & !tmp_124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1769 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_22_3_i_i = select i1 %or_cond5, i18 %cost_d_diagonal_V_3_s, i18 %p_0914_4_2_i_i" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1769 'select' 'p_Val2_22_3_i_i' <Predicate = (!exitcond_flatten & !tmp_124)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_194 : Operation 1770 [1/1] (0.00ns)   --->   "%p_Result_66_3_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_22_3_i_i, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:206]   --->   Operation 1770 'partselect' 'p_Result_66_3_i_i' <Predicate = (!exitcond_flatten & !tmp_124)> <Delay = 0.00>
ST_194 : Operation 1771 [1/1] (0.00ns)   --->   "%p_7_3_cast_i_i = zext i8 %p_Result_66_3_i_i to i10" [stereo_2020/disparity_map.cpp:206]   --->   Operation 1771 'zext' 'p_7_3_cast_i_i' <Predicate = (!exitcond_flatten & !tmp_124)> <Delay = 0.00>
ST_194 : Operation 1772 [1/1] (1.82ns)   --->   "%cost_d_actual_V_2_3_s = add i10 %cost_d_actual_V_1_3_1, %p_7_3_cast_i_i" [stereo_2020/disparity_map.cpp:206]   --->   Operation 1772 'add' 'cost_d_actual_V_2_3_s' <Predicate = (!exitcond_flatten & !tmp_124)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1773 [1/1] (0.00ns)   --->   "%extLd684_i_i = zext i9 %cost_last_line_13_V_3 to i18" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1773 'zext' 'extLd684_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_194 : Operation 1774 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_diagonal_V_2 = mul i18 %tmp_248_i_i, %extLd684_i_i" [stereo_2020/disparity_map.cpp:204]   --->   Operation 1774 'mul' 'cost_d_diagonal_V_2' <Predicate = (!exitcond_flatten & !tmp_144)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_194 : Operation 1775 [1/2] (3.25ns)   --->   "%cost_last_line_15_V_3 = load i9* %cost_last_line_15_V_2, align 2" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1775 'load' 'cost_last_line_15_V_3' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>

State 195 <SV = 194> <Delay = 5.44>
ST_195 : Operation 1776 [1/1] (0.00ns)   --->   "%pixel_values_right_V_26 = load i8* @pixel_values_right_V_3, align 1" [stereo_2020/disparity_map.cpp:177]   --->   Operation 1776 'load' 'pixel_values_right_V_26' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_195 : Operation 1777 [1/1] (0.00ns)   --->   "store i8 %pixel_values_right_V_27, i8* @pixel_values_right_V_3, align 1" [stereo_2020/disparity_map.cpp:177]   --->   Operation 1777 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_195 : Operation 1778 [1/1] (0.00ns)   --->   "%p_01063_2_2_i_i = phi i11 [ %p_01063_2_1_i_i, %._crit_edge1515.1.i.i ], [ %cost_d_actual_V_2_2_2, %_ifconv41 ]" [stereo_2020/disparity_map.cpp:212]   --->   Operation 1778 'phi' 'p_01063_2_2_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_195 : Operation 1779 [1/1] (0.00ns)   --->   "%p_01055_2_2_i_i = phi i2 [ %p_01055_2_1_cast_i_i, %._crit_edge1515.1.i.i ], [ %p_01055_2_1_cast_i_i_123, %_ifconv41 ]" [stereo_2020/disparity_map.cpp:215]   --->   Operation 1779 'phi' 'p_01055_2_2_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_195 : Operation 1780 [1/1] (1.76ns)   --->   "br i1 %tmp_124, label %._crit_edge1515.3.i.i, label %_ifconv44" [stereo_2020/disparity_map.cpp:193]   --->   Operation 1780 'br' <Predicate = (!exitcond_flatten)> <Delay = 1.76>
ST_195 : Operation 1781 [1/1] (0.00ns)   --->   "%cost_d_actual_V_2_3_1 = zext i10 %cost_d_actual_V_2_3_s to i11" [stereo_2020/disparity_map.cpp:208]   --->   Operation 1781 'zext' 'cost_d_actual_V_2_3_1' <Predicate = (!exitcond_flatten & !tmp_124)> <Delay = 0.00>
ST_195 : Operation 1782 [1/1] (1.88ns)   --->   "%tmp_294_3_i_i = icmp ult i11 %cost_d_actual_V_2_3_1, %p_01063_2_2_i_i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 1782 'icmp' 'tmp_294_3_i_i' <Predicate = (!exitcond_flatten & !tmp_124)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1783 [1/1] (0.69ns)   --->   "%cost_d_actual_V_2_3_2 = select i1 %tmp_294_3_i_i, i11 %cost_d_actual_V_2_3_1, i11 %p_01063_2_2_i_i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 1783 'select' 'cost_d_actual_V_2_3_2' <Predicate = (!exitcond_flatten & !tmp_124)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_195 : Operation 1784 [1/1] (0.99ns)   --->   "%p_01055_2_2_i_i_125 = select i1 %tmp_294_3_i_i, i2 -1, i2 %p_01055_2_2_i_i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 1784 'select' 'p_01055_2_2_i_i_125' <Predicate = (!exitcond_flatten & !tmp_124)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_195 : Operation 1785 [1/1] (1.76ns)   --->   "br label %._crit_edge1515.3.i.i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 1785 'br' <Predicate = (!exitcond_flatten & !tmp_124)> <Delay = 1.76>
ST_195 : Operation 1786 [1/1] (0.00ns)   --->   "%p_0820_4_3_i_i = phi i18 [ %p_0820_4_2_i_i, %._crit_edge1515.2.i.i ], [ %p_Val2_21_3_i_i, %_ifconv44 ]" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1786 'phi' 'p_0820_4_3_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_195 : Operation 1787 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_13 = load i9* @cost_d_temp_right_V_3, align 2"   --->   Operation 1787 'load' 'cost_d_temp_right_V_13' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_195 : Operation 1788 [1/1] (0.00ns)   --->   "%cost_last_line_3_V_s = getelementptr [360 x i9]* %cost_last_line_3_V, i64 0, i64 %tmp_245_i_i" [stereo_2020/disparity_map.cpp:215]   --->   Operation 1788 'getelementptr' 'cost_last_line_3_V_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_195 : Operation 1789 [1/1] (3.25ns)   --->   "store i9 %cost_d_temp_right_V_13, i9* %cost_last_line_3_V_s, align 2" [stereo_2020/disparity_map.cpp:215]   --->   Operation 1789 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_195 : Operation 1790 [1/1] (1.55ns)   --->   "%tmp_i_i6 = icmp ult i8 %pixel_values_left_V_1, %pixel_values_right_V_26" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 1790 'icmp' 'tmp_i_i6' <Predicate = (!exitcond_flatten & !tmp_126)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1791 [1/1] (1.91ns)   --->   "%tmp_250_i_i7 = sub i8 %pixel_values_left_V_1, %pixel_values_right_V_26" [stereo_2020/disparity_map.cpp:7->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 1791 'sub' 'tmp_250_i_i7' <Predicate = (!exitcond_flatten & !tmp_126)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1792 [1/1] (1.91ns)   --->   "%tmp_i_i6_126 = sub i8 %pixel_values_right_V_26, %pixel_values_left_V_1" [stereo_2020/disparity_map.cpp:9->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 1792 'sub' 'tmp_i_i6_126' <Predicate = (!exitcond_flatten & !tmp_126)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1793 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_4_s)   --->   "%agg_result_V_i_i6 = select i1 %tmp_i_i6, i8 %tmp_i_i6_126, i8 %tmp_250_i_i7" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 1793 'select' 'agg_result_V_i_i6' <Predicate = (!exitcond_flatten & !tmp_126)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_195 : Operation 1794 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_4_s)   --->   "%cost_d_actual_V_4_ca = zext i8 %agg_result_V_i_i6 to i9" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1794 'zext' 'cost_d_actual_V_4_ca' <Predicate = (!exitcond_flatten & !tmp_126)> <Delay = 0.00>
ST_195 : Operation 1795 [1/1] (2.55ns)   --->   "%tmp_288_4_i_i = add i32 %i_op_assign_29_mid2, -5" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1795 'add' 'tmp_288_4_i_i' <Predicate = (!exitcond_flatten & !tmp_126)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1796 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_4_i_i)   --->   "%tmp_127 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_288_4_i_i, i32 31)" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1796 'bitselect' 'tmp_127' <Predicate = (!exitcond_flatten & !tmp_126)> <Delay = 0.00>
ST_195 : Operation 1797 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_4_i_i)   --->   "%rev3 = xor i1 %tmp_127, true" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1797 'xor' 'rev3' <Predicate = (!exitcond_flatten & !tmp_126)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1798 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_4_i_i)   --->   "%or_cond5_i_i = and i1 %tmp_235_i_i, %rev3" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1798 'and' 'or_cond5_i_i' <Predicate = (!exitcond_flatten & !tmp_126)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1799 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_21_4_i_i = select i1 %or_cond5_i_i, i18 %cost_d_right_V_4_i_i, i18 %p_0820_4_3_i_i" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1799 'select' 'p_Val2_21_4_i_i' <Predicate = (!exitcond_flatten & !tmp_126)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_195 : Operation 1800 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_4_s)   --->   "%p_Result_65_4_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_21_4_i_i, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:200]   --->   Operation 1800 'partselect' 'p_Result_65_4_i_i' <Predicate = (!exitcond_flatten & !tmp_126)> <Delay = 0.00>
ST_195 : Operation 1801 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_4_s)   --->   "%p_6_4_cast_i_i = zext i8 %p_Result_65_4_i_i to i9" [stereo_2020/disparity_map.cpp:200]   --->   Operation 1801 'zext' 'p_6_4_cast_i_i' <Predicate = (!exitcond_flatten & !tmp_126)> <Delay = 0.00>
ST_195 : Operation 1802 [1/1] (1.91ns) (out node of the LUT)   --->   "%cost_d_actual_V_1_4_s = add i9 %cost_d_actual_V_4_ca, %p_6_4_cast_i_i" [stereo_2020/disparity_map.cpp:200]   --->   Operation 1802 'add' 'cost_d_actual_V_1_4_s' <Predicate = (!exitcond_flatten & !tmp_126)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1803 [1/1] (0.00ns)   --->   "store i9 %cost_d_actual_V_1_4_s, i9* @cost_d_temp_right_V_4, align 2" [stereo_2020/disparity_map.cpp:201]   --->   Operation 1803 'store' <Predicate = (!exitcond_flatten & !tmp_126)> <Delay = 0.00>

State 196 <SV = 195> <Delay = 5.66>
ST_196 : Operation 1804 [1/1] (0.00ns)   --->   "%pixel_values_right_V_25 = load i8* @pixel_values_right_V_4, align 1" [stereo_2020/disparity_map.cpp:177]   --->   Operation 1804 'load' 'pixel_values_right_V_25' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_196 : Operation 1805 [1/1] (0.00ns)   --->   "store i8 %pixel_values_right_V_26, i8* @pixel_values_right_V_4, align 1" [stereo_2020/disparity_map.cpp:177]   --->   Operation 1805 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_196 : Operation 1806 [1/1] (0.00ns)   --->   "%p_0914_4_3_i_i = phi i18 [ %p_0914_4_2_i_i, %._crit_edge1515.2.i.i ], [ %p_Val2_22_3_i_i, %_ifconv44 ]" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1806 'phi' 'p_0914_4_3_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_196 : Operation 1807 [1/1] (0.00ns)   --->   "%p_01063_2_3_i_i = phi i11 [ %p_01063_2_2_i_i, %._crit_edge1515.2.i.i ], [ %cost_d_actual_V_2_3_2, %_ifconv44 ]" [stereo_2020/disparity_map.cpp:212]   --->   Operation 1807 'phi' 'p_01063_2_3_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_196 : Operation 1808 [1/1] (0.00ns)   --->   "%p_01055_2_3_i_i = phi i2 [ %p_01055_2_2_i_i, %._crit_edge1515.2.i.i ], [ %p_01055_2_2_i_i_125, %_ifconv44 ]" [stereo_2020/disparity_map.cpp:215]   --->   Operation 1808 'phi' 'p_01055_2_3_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_196 : Operation 1809 [1/1] (0.00ns)   --->   "%p_01055_2_3_cast_i_i = zext i2 %p_01055_2_3_i_i to i3" [stereo_2020/disparity_map.cpp:215]   --->   Operation 1809 'zext' 'p_01055_2_3_cast_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_196 : Operation 1810 [1/1] (1.76ns)   --->   "br i1 %tmp_126, label %._crit_edge1515.4.i.i, label %_ifconv47" [stereo_2020/disparity_map.cpp:193]   --->   Operation 1810 'br' <Predicate = (!exitcond_flatten)> <Delay = 1.76>
ST_196 : Operation 1811 [1/1] (0.00ns)   --->   "%cost_d_actual_V_1_4_1 = zext i9 %cost_d_actual_V_1_4_s to i10" [stereo_2020/disparity_map.cpp:200]   --->   Operation 1811 'zext' 'cost_d_actual_V_1_4_1' <Predicate = (!exitcond_flatten & !tmp_126)> <Delay = 0.00>
ST_196 : Operation 1812 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22_4_i_i)   --->   "%or_cond6 = and i1 %tmp_30_i_i_mid2, %tmp_291_4_i_i" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1812 'and' 'or_cond6' <Predicate = (!exitcond_flatten & !tmp_126)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1813 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_22_4_i_i = select i1 %or_cond6, i18 %cost_d_diagonal_V_4_s, i18 %p_0914_4_3_i_i" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1813 'select' 'p_Val2_22_4_i_i' <Predicate = (!exitcond_flatten & !tmp_126)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_196 : Operation 1814 [1/1] (0.00ns)   --->   "%p_Result_66_4_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_22_4_i_i, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:206]   --->   Operation 1814 'partselect' 'p_Result_66_4_i_i' <Predicate = (!exitcond_flatten & !tmp_126)> <Delay = 0.00>
ST_196 : Operation 1815 [1/1] (0.00ns)   --->   "%p_7_4_cast_i_i = zext i8 %p_Result_66_4_i_i to i10" [stereo_2020/disparity_map.cpp:206]   --->   Operation 1815 'zext' 'p_7_4_cast_i_i' <Predicate = (!exitcond_flatten & !tmp_126)> <Delay = 0.00>
ST_196 : Operation 1816 [1/1] (1.82ns)   --->   "%cost_d_actual_V_2_4_s = add i10 %cost_d_actual_V_1_4_1, %p_7_4_cast_i_i" [stereo_2020/disparity_map.cpp:206]   --->   Operation 1816 'add' 'cost_d_actual_V_2_4_s' <Predicate = (!exitcond_flatten & !tmp_126)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1817 [1/1] (0.00ns)   --->   "%cost_d_actual_V_2_4_1 = zext i10 %cost_d_actual_V_2_4_s to i11" [stereo_2020/disparity_map.cpp:208]   --->   Operation 1817 'zext' 'cost_d_actual_V_2_4_1' <Predicate = (!exitcond_flatten & !tmp_126)> <Delay = 0.00>
ST_196 : Operation 1818 [1/1] (1.88ns)   --->   "%tmp_294_4_i_i = icmp ult i11 %cost_d_actual_V_2_4_1, %p_01063_2_3_i_i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 1818 'icmp' 'tmp_294_4_i_i' <Predicate = (!exitcond_flatten & !tmp_126)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1819 [1/1] (0.69ns)   --->   "%cost_d_actual_V_2_4_2 = select i1 %tmp_294_4_i_i, i11 %cost_d_actual_V_2_4_1, i11 %p_01063_2_3_i_i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 1819 'select' 'cost_d_actual_V_2_4_2' <Predicate = (!exitcond_flatten & !tmp_126)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_196 : Operation 1820 [1/1] (0.98ns)   --->   "%p_01055_2_3_cast_i_i_127 = select i1 %tmp_294_4_i_i, i3 -4, i3 %p_01055_2_3_cast_i_i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 1820 'select' 'p_01055_2_3_cast_i_i_127' <Predicate = (!exitcond_flatten & !tmp_126)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_196 : Operation 1821 [1/1] (1.76ns)   --->   "br label %._crit_edge1515.4.i.i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 1821 'br' <Predicate = (!exitcond_flatten & !tmp_126)> <Delay = 1.76>
ST_196 : Operation 1822 [1/1] (0.00ns)   --->   "%p_0820_4_4_i_i = phi i18 [ %p_0820_4_3_i_i, %._crit_edge1515.3.i.i ], [ %p_Val2_21_4_i_i, %_ifconv47 ]" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1822 'phi' 'p_0820_4_4_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_196 : Operation 1823 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_12 = load i9* @cost_d_temp_right_V_4, align 2"   --->   Operation 1823 'load' 'cost_d_temp_right_V_12' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_196 : Operation 1824 [1/1] (0.00ns)   --->   "%cost_last_line_4_V_s = getelementptr [360 x i9]* %cost_last_line_4_V, i64 0, i64 %tmp_245_i_i" [stereo_2020/disparity_map.cpp:215]   --->   Operation 1824 'getelementptr' 'cost_last_line_4_V_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_196 : Operation 1825 [1/1] (3.25ns)   --->   "store i9 %cost_d_temp_right_V_12, i9* %cost_last_line_4_V_s, align 2" [stereo_2020/disparity_map.cpp:215]   --->   Operation 1825 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_196 : Operation 1826 [1/1] (1.55ns)   --->   "%tmp_i_i7 = icmp ult i8 %pixel_values_left_V_1, %pixel_values_right_V_25" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 1826 'icmp' 'tmp_i_i7' <Predicate = (!exitcond_flatten & !tmp_128)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1827 [1/1] (1.91ns)   --->   "%tmp_250_i_i8 = sub i8 %pixel_values_left_V_1, %pixel_values_right_V_25" [stereo_2020/disparity_map.cpp:7->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 1827 'sub' 'tmp_250_i_i8' <Predicate = (!exitcond_flatten & !tmp_128)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1828 [1/1] (1.91ns)   --->   "%tmp_i_i7_128 = sub i8 %pixel_values_right_V_25, %pixel_values_left_V_1" [stereo_2020/disparity_map.cpp:9->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 1828 'sub' 'tmp_i_i7_128' <Predicate = (!exitcond_flatten & !tmp_128)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1829 [1/1] (2.55ns)   --->   "%tmp_288_5_i_i = add i32 %i_op_assign_29_mid2, -6" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1829 'add' 'tmp_288_5_i_i' <Predicate = (!exitcond_flatten & !tmp_128)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1830 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_5_i_i)   --->   "%tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_288_5_i_i, i32 31)" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1830 'bitselect' 'tmp_129' <Predicate = (!exitcond_flatten & !tmp_128)> <Delay = 0.00>
ST_196 : Operation 1831 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_5_i_i)   --->   "%rev4 = xor i1 %tmp_129, true" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1831 'xor' 'rev4' <Predicate = (!exitcond_flatten & !tmp_128)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1832 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_5_i_i)   --->   "%or_cond6_i_i = and i1 %tmp_235_i_i, %rev4" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1832 'and' 'or_cond6_i_i' <Predicate = (!exitcond_flatten & !tmp_128)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1833 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_21_5_i_i = select i1 %or_cond6_i_i, i18 %cost_d_right_V_5_i_i, i18 %p_0820_4_4_i_i" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1833 'select' 'p_Val2_21_5_i_i' <Predicate = (!exitcond_flatten & !tmp_128)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 197 <SV = 196> <Delay = 6.59>
ST_197 : Operation 1834 [1/1] (0.00ns)   --->   "%p_0914_4_4_i_i = phi i18 [ %p_0914_4_3_i_i, %._crit_edge1515.3.i.i ], [ %p_Val2_22_4_i_i, %_ifconv47 ]" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1834 'phi' 'p_0914_4_4_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_197 : Operation 1835 [1/1] (0.00ns)   --->   "%p_01063_2_4_i_i = phi i11 [ %p_01063_2_3_i_i, %._crit_edge1515.3.i.i ], [ %cost_d_actual_V_2_4_2, %_ifconv47 ]" [stereo_2020/disparity_map.cpp:212]   --->   Operation 1835 'phi' 'p_01063_2_4_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_197 : Operation 1836 [1/1] (0.00ns)   --->   "%p_01055_2_4_i_i = phi i3 [ %p_01055_2_3_cast_i_i, %._crit_edge1515.3.i.i ], [ %p_01055_2_3_cast_i_i_127, %_ifconv47 ]" [stereo_2020/disparity_map.cpp:215]   --->   Operation 1836 'phi' 'p_01055_2_4_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_197 : Operation 1837 [1/1] (1.76ns)   --->   "br i1 %tmp_128, label %._crit_edge1515.5.i.i, label %_ifconv50" [stereo_2020/disparity_map.cpp:193]   --->   Operation 1837 'br' <Predicate = (!exitcond_flatten)> <Delay = 1.76>
ST_197 : Operation 1838 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_5_s)   --->   "%agg_result_V_i_i7 = select i1 %tmp_i_i7, i8 %tmp_i_i7_128, i8 %tmp_250_i_i8" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 1838 'select' 'agg_result_V_i_i7' <Predicate = (!exitcond_flatten & !tmp_128)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_197 : Operation 1839 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_5_s)   --->   "%cost_d_actual_V_5_ca = zext i8 %agg_result_V_i_i7 to i9" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1839 'zext' 'cost_d_actual_V_5_ca' <Predicate = (!exitcond_flatten & !tmp_128)> <Delay = 0.00>
ST_197 : Operation 1840 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_5_s)   --->   "%p_Result_65_5_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_21_5_i_i, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:200]   --->   Operation 1840 'partselect' 'p_Result_65_5_i_i' <Predicate = (!exitcond_flatten & !tmp_128)> <Delay = 0.00>
ST_197 : Operation 1841 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_5_s)   --->   "%p_6_5_cast_i_i = zext i8 %p_Result_65_5_i_i to i9" [stereo_2020/disparity_map.cpp:200]   --->   Operation 1841 'zext' 'p_6_5_cast_i_i' <Predicate = (!exitcond_flatten & !tmp_128)> <Delay = 0.00>
ST_197 : Operation 1842 [1/1] (1.91ns) (out node of the LUT)   --->   "%cost_d_actual_V_1_5_s = add i9 %cost_d_actual_V_5_ca, %p_6_5_cast_i_i" [stereo_2020/disparity_map.cpp:200]   --->   Operation 1842 'add' 'cost_d_actual_V_1_5_s' <Predicate = (!exitcond_flatten & !tmp_128)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1843 [1/1] (0.00ns)   --->   "%cost_d_actual_V_1_5_1 = zext i9 %cost_d_actual_V_1_5_s to i10" [stereo_2020/disparity_map.cpp:200]   --->   Operation 1843 'zext' 'cost_d_actual_V_1_5_1' <Predicate = (!exitcond_flatten & !tmp_128)> <Delay = 0.00>
ST_197 : Operation 1844 [1/1] (0.00ns)   --->   "store i9 %cost_d_actual_V_1_5_s, i9* @cost_d_temp_right_V_5, align 2" [stereo_2020/disparity_map.cpp:201]   --->   Operation 1844 'store' <Predicate = (!exitcond_flatten & !tmp_128)> <Delay = 0.00>
ST_197 : Operation 1845 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22_5_i_i)   --->   "%or_cond7 = and i1 %tmp_30_i_i_mid2, %tmp_291_5_i_i" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1845 'and' 'or_cond7' <Predicate = (!exitcond_flatten & !tmp_128)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1846 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_22_5_i_i = select i1 %or_cond7, i18 %cost_d_diagonal_V_5_s, i18 %p_0914_4_4_i_i" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1846 'select' 'p_Val2_22_5_i_i' <Predicate = (!exitcond_flatten & !tmp_128)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_197 : Operation 1847 [1/1] (0.00ns)   --->   "%p_Result_66_5_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_22_5_i_i, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:206]   --->   Operation 1847 'partselect' 'p_Result_66_5_i_i' <Predicate = (!exitcond_flatten & !tmp_128)> <Delay = 0.00>
ST_197 : Operation 1848 [1/1] (0.00ns)   --->   "%p_7_5_cast_i_i = zext i8 %p_Result_66_5_i_i to i10" [stereo_2020/disparity_map.cpp:206]   --->   Operation 1848 'zext' 'p_7_5_cast_i_i' <Predicate = (!exitcond_flatten & !tmp_128)> <Delay = 0.00>
ST_197 : Operation 1849 [1/1] (1.82ns)   --->   "%cost_d_actual_V_2_5_s = add i10 %cost_d_actual_V_1_5_1, %p_7_5_cast_i_i" [stereo_2020/disparity_map.cpp:206]   --->   Operation 1849 'add' 'cost_d_actual_V_2_5_s' <Predicate = (!exitcond_flatten & !tmp_128)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1850 [1/1] (0.00ns)   --->   "%cost_d_actual_V_2_5_1 = zext i10 %cost_d_actual_V_2_5_s to i11" [stereo_2020/disparity_map.cpp:208]   --->   Operation 1850 'zext' 'cost_d_actual_V_2_5_1' <Predicate = (!exitcond_flatten & !tmp_128)> <Delay = 0.00>
ST_197 : Operation 1851 [1/1] (1.88ns)   --->   "%tmp_294_5_i_i = icmp ult i11 %cost_d_actual_V_2_5_1, %p_01063_2_4_i_i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 1851 'icmp' 'tmp_294_5_i_i' <Predicate = (!exitcond_flatten & !tmp_128)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1852 [1/1] (0.69ns)   --->   "%cost_d_actual_V_2_5_2 = select i1 %tmp_294_5_i_i, i11 %cost_d_actual_V_2_5_1, i11 %p_01063_2_4_i_i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 1852 'select' 'cost_d_actual_V_2_5_2' <Predicate = (!exitcond_flatten & !tmp_128)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_197 : Operation 1853 [1/1] (0.98ns)   --->   "%p_01055_2_4_i_i_129 = select i1 %tmp_294_5_i_i, i3 -3, i3 %p_01055_2_4_i_i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 1853 'select' 'p_01055_2_4_i_i_129' <Predicate = (!exitcond_flatten & !tmp_128)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_197 : Operation 1854 [1/1] (1.76ns)   --->   "br label %._crit_edge1515.5.i.i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 1854 'br' <Predicate = (!exitcond_flatten & !tmp_128)> <Delay = 1.76>
ST_197 : Operation 1855 [1/1] (2.55ns)   --->   "%tmp_288_6_i_i = add i32 %i_op_assign_29_mid2, -7" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1855 'add' 'tmp_288_6_i_i' <Predicate = (!exitcond_flatten & !tmp_130)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1856 [1/1] (0.00ns)   --->   "%extLd688_i_i = zext i9 %cost_last_line_14_V_3 to i18" [stereo_2020/disparity_map.cpp:191]   --->   Operation 1856 'zext' 'extLd688_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_197 : Operation 1857 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_diagonal_V_3 = mul i18 %tmp_248_i_i, %extLd688_i_i" [stereo_2020/disparity_map.cpp:204]   --->   Operation 1857 'mul' 'cost_d_diagonal_V_3' <Predicate = (!exitcond_flatten & !tmp_146)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 198 <SV = 197> <Delay = 8.51>
ST_198 : Operation 1858 [1/1] (0.00ns)   --->   "%pixel_values_right_V_24 = load i8* @pixel_values_right_V_5, align 1" [stereo_2020/disparity_map.cpp:177]   --->   Operation 1858 'load' 'pixel_values_right_V_24' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_198 : Operation 1859 [1/1] (0.00ns)   --->   "store i8 %pixel_values_right_V_25, i8* @pixel_values_right_V_5, align 1" [stereo_2020/disparity_map.cpp:177]   --->   Operation 1859 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_198 : Operation 1860 [1/1] (0.00ns)   --->   "%p_0914_4_5_i_i = phi i18 [ %p_0914_4_4_i_i, %._crit_edge1515.4.i.i ], [ %p_Val2_22_5_i_i, %_ifconv50 ]" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1860 'phi' 'p_0914_4_5_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_198 : Operation 1861 [1/1] (0.00ns)   --->   "%p_0820_4_5_i_i = phi i18 [ %p_0820_4_4_i_i, %._crit_edge1515.4.i.i ], [ %p_Val2_21_5_i_i, %_ifconv50 ]" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1861 'phi' 'p_0820_4_5_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_198 : Operation 1862 [1/1] (0.00ns)   --->   "%p_01063_2_5_i_i = phi i11 [ %p_01063_2_4_i_i, %._crit_edge1515.4.i.i ], [ %cost_d_actual_V_2_5_2, %_ifconv50 ]" [stereo_2020/disparity_map.cpp:212]   --->   Operation 1862 'phi' 'p_01063_2_5_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_198 : Operation 1863 [1/1] (0.00ns)   --->   "%p_01055_2_5_i_i = phi i3 [ %p_01055_2_4_i_i, %._crit_edge1515.4.i.i ], [ %p_01055_2_4_i_i_129, %_ifconv50 ]" [stereo_2020/disparity_map.cpp:215]   --->   Operation 1863 'phi' 'p_01055_2_5_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_198 : Operation 1864 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_11 = load i9* @cost_d_temp_right_V_5, align 2"   --->   Operation 1864 'load' 'cost_d_temp_right_V_11' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_198 : Operation 1865 [1/1] (0.00ns)   --->   "%cost_last_line_5_V_s = getelementptr [360 x i9]* %cost_last_line_5_V, i64 0, i64 %tmp_245_i_i" [stereo_2020/disparity_map.cpp:215]   --->   Operation 1865 'getelementptr' 'cost_last_line_5_V_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_198 : Operation 1866 [1/1] (3.25ns)   --->   "store i9 %cost_d_temp_right_V_11, i9* %cost_last_line_5_V_s, align 2" [stereo_2020/disparity_map.cpp:215]   --->   Operation 1866 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_198 : Operation 1867 [1/1] (1.76ns)   --->   "br i1 %tmp_130, label %._crit_edge1515.6.i.i, label %_ifconv53" [stereo_2020/disparity_map.cpp:193]   --->   Operation 1867 'br' <Predicate = (!exitcond_flatten)> <Delay = 1.76>
ST_198 : Operation 1868 [1/1] (1.55ns)   --->   "%tmp_i_i8 = icmp ult i8 %pixel_values_left_V_1, %pixel_values_right_V_24" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 1868 'icmp' 'tmp_i_i8' <Predicate = (!exitcond_flatten & !tmp_130)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1869 [1/1] (1.91ns)   --->   "%tmp_250_i_i9 = sub i8 %pixel_values_left_V_1, %pixel_values_right_V_24" [stereo_2020/disparity_map.cpp:7->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 1869 'sub' 'tmp_250_i_i9' <Predicate = (!exitcond_flatten & !tmp_130)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1870 [1/1] (1.91ns)   --->   "%tmp_i_i8_130 = sub i8 %pixel_values_right_V_24, %pixel_values_left_V_1" [stereo_2020/disparity_map.cpp:9->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 1870 'sub' 'tmp_i_i8_130' <Predicate = (!exitcond_flatten & !tmp_130)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1871 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_6_s)   --->   "%agg_result_V_i_i8 = select i1 %tmp_i_i8, i8 %tmp_i_i8_130, i8 %tmp_250_i_i9" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 1871 'select' 'agg_result_V_i_i8' <Predicate = (!exitcond_flatten & !tmp_130)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_198 : Operation 1872 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_6_s)   --->   "%cost_d_actual_V_6_ca = zext i8 %agg_result_V_i_i8 to i9" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1872 'zext' 'cost_d_actual_V_6_ca' <Predicate = (!exitcond_flatten & !tmp_130)> <Delay = 0.00>
ST_198 : Operation 1873 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_6_i_i)   --->   "%tmp_131 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_288_6_i_i, i32 31)" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1873 'bitselect' 'tmp_131' <Predicate = (!exitcond_flatten & !tmp_130)> <Delay = 0.00>
ST_198 : Operation 1874 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_6_i_i)   --->   "%rev5 = xor i1 %tmp_131, true" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1874 'xor' 'rev5' <Predicate = (!exitcond_flatten & !tmp_130)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1875 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_6_i_i)   --->   "%or_cond7_i_i = and i1 %tmp_235_i_i, %rev5" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1875 'and' 'or_cond7_i_i' <Predicate = (!exitcond_flatten & !tmp_130)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1876 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_21_6_i_i = select i1 %or_cond7_i_i, i18 %cost_d_right_V_6_i_i, i18 %p_0820_4_5_i_i" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1876 'select' 'p_Val2_21_6_i_i' <Predicate = (!exitcond_flatten & !tmp_130)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_198 : Operation 1877 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_6_s)   --->   "%p_Result_65_6_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_21_6_i_i, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:200]   --->   Operation 1877 'partselect' 'p_Result_65_6_i_i' <Predicate = (!exitcond_flatten & !tmp_130)> <Delay = 0.00>
ST_198 : Operation 1878 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_6_s)   --->   "%p_6_6_cast_i_i = zext i8 %p_Result_65_6_i_i to i9" [stereo_2020/disparity_map.cpp:200]   --->   Operation 1878 'zext' 'p_6_6_cast_i_i' <Predicate = (!exitcond_flatten & !tmp_130)> <Delay = 0.00>
ST_198 : Operation 1879 [1/1] (1.91ns) (out node of the LUT)   --->   "%cost_d_actual_V_1_6_s = add i9 %cost_d_actual_V_6_ca, %p_6_6_cast_i_i" [stereo_2020/disparity_map.cpp:200]   --->   Operation 1879 'add' 'cost_d_actual_V_1_6_s' <Predicate = (!exitcond_flatten & !tmp_130)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1880 [1/1] (0.00ns)   --->   "%cost_d_actual_V_1_6_1 = zext i9 %cost_d_actual_V_1_6_s to i10" [stereo_2020/disparity_map.cpp:200]   --->   Operation 1880 'zext' 'cost_d_actual_V_1_6_1' <Predicate = (!exitcond_flatten & !tmp_130)> <Delay = 0.00>
ST_198 : Operation 1881 [1/1] (0.00ns)   --->   "store i9 %cost_d_actual_V_1_6_s, i9* @cost_d_temp_right_V_6, align 2" [stereo_2020/disparity_map.cpp:201]   --->   Operation 1881 'store' <Predicate = (!exitcond_flatten & !tmp_130)> <Delay = 0.00>
ST_198 : Operation 1882 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22_6_i_i)   --->   "%or_cond8 = and i1 %tmp_30_i_i_mid2, %tmp_291_6_i_i" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1882 'and' 'or_cond8' <Predicate = (!exitcond_flatten & !tmp_130)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1883 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_22_6_i_i = select i1 %or_cond8, i18 %cost_d_diagonal_V_6_s, i18 %p_0914_4_5_i_i" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1883 'select' 'p_Val2_22_6_i_i' <Predicate = (!exitcond_flatten & !tmp_130)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_198 : Operation 1884 [1/1] (0.00ns)   --->   "%p_Result_66_6_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_22_6_i_i, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:206]   --->   Operation 1884 'partselect' 'p_Result_66_6_i_i' <Predicate = (!exitcond_flatten & !tmp_130)> <Delay = 0.00>
ST_198 : Operation 1885 [1/1] (0.00ns)   --->   "%p_7_6_cast_i_i = zext i8 %p_Result_66_6_i_i to i10" [stereo_2020/disparity_map.cpp:206]   --->   Operation 1885 'zext' 'p_7_6_cast_i_i' <Predicate = (!exitcond_flatten & !tmp_130)> <Delay = 0.00>
ST_198 : Operation 1886 [1/1] (1.82ns)   --->   "%cost_d_actual_V_2_6_s = add i10 %cost_d_actual_V_1_6_1, %p_7_6_cast_i_i" [stereo_2020/disparity_map.cpp:206]   --->   Operation 1886 'add' 'cost_d_actual_V_2_6_s' <Predicate = (!exitcond_flatten & !tmp_130)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1887 [1/1] (0.00ns)   --->   "%cost_d_actual_V_2_6_1 = zext i10 %cost_d_actual_V_2_6_s to i11" [stereo_2020/disparity_map.cpp:208]   --->   Operation 1887 'zext' 'cost_d_actual_V_2_6_1' <Predicate = (!exitcond_flatten & !tmp_130)> <Delay = 0.00>
ST_198 : Operation 1888 [1/1] (1.88ns)   --->   "%tmp_294_6_i_i = icmp ult i11 %cost_d_actual_V_2_6_1, %p_01063_2_5_i_i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 1888 'icmp' 'tmp_294_6_i_i' <Predicate = (!exitcond_flatten & !tmp_130)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1889 [1/1] (0.69ns)   --->   "%cost_d_actual_V_2_6_2 = select i1 %tmp_294_6_i_i, i11 %cost_d_actual_V_2_6_1, i11 %p_01063_2_5_i_i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 1889 'select' 'cost_d_actual_V_2_6_2' <Predicate = (!exitcond_flatten & !tmp_130)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_198 : Operation 1890 [1/1] (0.98ns)   --->   "%p_01055_2_5_i_i_131 = select i1 %tmp_294_6_i_i, i3 -2, i3 %p_01055_2_5_i_i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 1890 'select' 'p_01055_2_5_i_i_131' <Predicate = (!exitcond_flatten & !tmp_130)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_198 : Operation 1891 [1/1] (2.55ns)   --->   "%tmp_288_7_i_i = add i32 %i_op_assign_29_mid2, -8" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1891 'add' 'tmp_288_7_i_i' <Predicate = (!exitcond_flatten & !tmp_132)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 198> <Delay = 8.36>
ST_199 : Operation 1892 [1/1] (0.00ns)   --->   "%pixel_values_right_V_23 = load i8* @pixel_values_right_V_6, align 1" [stereo_2020/disparity_map.cpp:177]   --->   Operation 1892 'load' 'pixel_values_right_V_23' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_199 : Operation 1893 [1/1] (0.00ns)   --->   "store i8 %pixel_values_right_V_24, i8* @pixel_values_right_V_6, align 1" [stereo_2020/disparity_map.cpp:177]   --->   Operation 1893 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_199 : Operation 1894 [1/1] (1.76ns)   --->   "br label %._crit_edge1515.6.i.i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 1894 'br' <Predicate = (!exitcond_flatten & !tmp_130)> <Delay = 1.76>
ST_199 : Operation 1895 [1/1] (0.00ns)   --->   "%p_0914_4_6_i_i = phi i18 [ %p_0914_4_5_i_i, %._crit_edge1515.5.i.i ], [ %p_Val2_22_6_i_i, %_ifconv53 ]" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1895 'phi' 'p_0914_4_6_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_199 : Operation 1896 [1/1] (0.00ns)   --->   "%p_0820_4_6_i_i = phi i18 [ %p_0820_4_5_i_i, %._crit_edge1515.5.i.i ], [ %p_Val2_21_6_i_i, %_ifconv53 ]" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1896 'phi' 'p_0820_4_6_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_199 : Operation 1897 [1/1] (0.00ns)   --->   "%p_01063_2_6_i_i = phi i11 [ %p_01063_2_5_i_i, %._crit_edge1515.5.i.i ], [ %cost_d_actual_V_2_6_2, %_ifconv53 ]" [stereo_2020/disparity_map.cpp:212]   --->   Operation 1897 'phi' 'p_01063_2_6_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_199 : Operation 1898 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_10 = load i9* @cost_d_temp_right_V_6, align 2"   --->   Operation 1898 'load' 'cost_d_temp_right_V_10' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_199 : Operation 1899 [1/1] (0.00ns)   --->   "%cost_last_line_6_V_s = getelementptr [360 x i9]* %cost_last_line_6_V, i64 0, i64 %tmp_245_i_i" [stereo_2020/disparity_map.cpp:215]   --->   Operation 1899 'getelementptr' 'cost_last_line_6_V_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_199 : Operation 1900 [1/1] (3.25ns)   --->   "store i9 %cost_d_temp_right_V_10, i9* %cost_last_line_6_V_s, align 2" [stereo_2020/disparity_map.cpp:215]   --->   Operation 1900 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_199 : Operation 1901 [1/1] (1.55ns)   --->   "%tmp_i_i9 = icmp ult i8 %pixel_values_left_V_1, %pixel_values_right_V_23" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 1901 'icmp' 'tmp_i_i9' <Predicate = (!exitcond_flatten & !tmp_132)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1902 [1/1] (1.91ns)   --->   "%tmp_250_i_i10 = sub i8 %pixel_values_left_V_1, %pixel_values_right_V_23" [stereo_2020/disparity_map.cpp:7->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 1902 'sub' 'tmp_250_i_i10' <Predicate = (!exitcond_flatten & !tmp_132)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1903 [1/1] (1.91ns)   --->   "%tmp_i_i9_132 = sub i8 %pixel_values_right_V_23, %pixel_values_left_V_1" [stereo_2020/disparity_map.cpp:9->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 1903 'sub' 'tmp_i_i9_132' <Predicate = (!exitcond_flatten & !tmp_132)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1904 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_7_s)   --->   "%agg_result_V_i_i9 = select i1 %tmp_i_i9, i8 %tmp_i_i9_132, i8 %tmp_250_i_i10" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 1904 'select' 'agg_result_V_i_i9' <Predicate = (!exitcond_flatten & !tmp_132)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_199 : Operation 1905 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_7_s)   --->   "%cost_d_actual_V_7_ca = zext i8 %agg_result_V_i_i9 to i9" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1905 'zext' 'cost_d_actual_V_7_ca' <Predicate = (!exitcond_flatten & !tmp_132)> <Delay = 0.00>
ST_199 : Operation 1906 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_7_i_i)   --->   "%tmp_133 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_288_7_i_i, i32 31)" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1906 'bitselect' 'tmp_133' <Predicate = (!exitcond_flatten & !tmp_132)> <Delay = 0.00>
ST_199 : Operation 1907 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_7_i_i)   --->   "%rev6 = xor i1 %tmp_133, true" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1907 'xor' 'rev6' <Predicate = (!exitcond_flatten & !tmp_132)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1908 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_7_i_i)   --->   "%or_cond8_i_i = and i1 %tmp_235_i_i, %rev6" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1908 'and' 'or_cond8_i_i' <Predicate = (!exitcond_flatten & !tmp_132)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1909 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_21_7_i_i = select i1 %or_cond8_i_i, i18 %cost_d_right_V_7_i_i, i18 %p_0820_4_6_i_i" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1909 'select' 'p_Val2_21_7_i_i' <Predicate = (!exitcond_flatten & !tmp_132)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_199 : Operation 1910 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_7_s)   --->   "%p_Result_65_7_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_21_7_i_i, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:200]   --->   Operation 1910 'partselect' 'p_Result_65_7_i_i' <Predicate = (!exitcond_flatten & !tmp_132)> <Delay = 0.00>
ST_199 : Operation 1911 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_7_s)   --->   "%p_6_7_cast_i_i = zext i8 %p_Result_65_7_i_i to i9" [stereo_2020/disparity_map.cpp:200]   --->   Operation 1911 'zext' 'p_6_7_cast_i_i' <Predicate = (!exitcond_flatten & !tmp_132)> <Delay = 0.00>
ST_199 : Operation 1912 [1/1] (1.91ns) (out node of the LUT)   --->   "%cost_d_actual_V_1_7_s = add i9 %cost_d_actual_V_7_ca, %p_6_7_cast_i_i" [stereo_2020/disparity_map.cpp:200]   --->   Operation 1912 'add' 'cost_d_actual_V_1_7_s' <Predicate = (!exitcond_flatten & !tmp_132)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1913 [1/1] (0.00ns)   --->   "%cost_d_actual_V_1_7_1 = zext i9 %cost_d_actual_V_1_7_s to i10" [stereo_2020/disparity_map.cpp:200]   --->   Operation 1913 'zext' 'cost_d_actual_V_1_7_1' <Predicate = (!exitcond_flatten & !tmp_132)> <Delay = 0.00>
ST_199 : Operation 1914 [1/1] (0.00ns)   --->   "store i9 %cost_d_actual_V_1_7_s, i9* @cost_d_temp_right_V_7, align 2" [stereo_2020/disparity_map.cpp:201]   --->   Operation 1914 'store' <Predicate = (!exitcond_flatten & !tmp_132)> <Delay = 0.00>
ST_199 : Operation 1915 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22_7_i_i)   --->   "%or_cond9 = and i1 %tmp_30_i_i_mid2, %tmp_291_7_i_i" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1915 'and' 'or_cond9' <Predicate = (!exitcond_flatten & !tmp_132)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1916 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_22_7_i_i = select i1 %or_cond9, i18 %cost_d_diagonal_V_7_s, i18 %p_0914_4_6_i_i" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1916 'select' 'p_Val2_22_7_i_i' <Predicate = (!exitcond_flatten & !tmp_132)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_199 : Operation 1917 [1/1] (0.00ns)   --->   "%p_Result_66_7_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_22_7_i_i, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:206]   --->   Operation 1917 'partselect' 'p_Result_66_7_i_i' <Predicate = (!exitcond_flatten & !tmp_132)> <Delay = 0.00>
ST_199 : Operation 1918 [1/1] (0.00ns)   --->   "%p_7_7_cast_i_i = zext i8 %p_Result_66_7_i_i to i10" [stereo_2020/disparity_map.cpp:206]   --->   Operation 1918 'zext' 'p_7_7_cast_i_i' <Predicate = (!exitcond_flatten & !tmp_132)> <Delay = 0.00>
ST_199 : Operation 1919 [1/1] (1.82ns)   --->   "%cost_d_actual_V_2_7_s = add i10 %cost_d_actual_V_1_7_1, %p_7_7_cast_i_i" [stereo_2020/disparity_map.cpp:206]   --->   Operation 1919 'add' 'cost_d_actual_V_2_7_s' <Predicate = (!exitcond_flatten & !tmp_132)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1920 [1/1] (0.00ns)   --->   "%cost_d_actual_V_2_7_1 = zext i10 %cost_d_actual_V_2_7_s to i11" [stereo_2020/disparity_map.cpp:208]   --->   Operation 1920 'zext' 'cost_d_actual_V_2_7_1' <Predicate = (!exitcond_flatten & !tmp_132)> <Delay = 0.00>
ST_199 : Operation 1921 [1/1] (1.88ns)   --->   "%tmp_294_7_i_i = icmp ult i11 %cost_d_actual_V_2_7_1, %p_01063_2_6_i_i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 1921 'icmp' 'tmp_294_7_i_i' <Predicate = (!exitcond_flatten & !tmp_132)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 199> <Delay = 7.26>
ST_200 : Operation 1922 [1/1] (0.00ns)   --->   "%pixel_values_right_V_22 = load i8* @pixel_values_right_V_7, align 1" [stereo_2020/disparity_map.cpp:177]   --->   Operation 1922 'load' 'pixel_values_right_V_22' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_200 : Operation 1923 [1/1] (0.00ns)   --->   "store i8 %pixel_values_right_V_23, i8* @pixel_values_right_V_7, align 1" [stereo_2020/disparity_map.cpp:177]   --->   Operation 1923 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_200 : Operation 1924 [1/1] (0.00ns)   --->   "%p_01055_2_6_i_i = phi i3 [ %p_01055_2_5_i_i, %._crit_edge1515.5.i.i ], [ %p_01055_2_5_i_i_131, %_ifconv53 ]" [stereo_2020/disparity_map.cpp:215]   --->   Operation 1924 'phi' 'p_01055_2_6_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_200 : Operation 1925 [1/1] (1.76ns)   --->   "br i1 %tmp_132, label %._crit_edge1515.7.i.i, label %_ifconv56" [stereo_2020/disparity_map.cpp:193]   --->   Operation 1925 'br' <Predicate = (!exitcond_flatten)> <Delay = 1.76>
ST_200 : Operation 1926 [1/1] (0.69ns)   --->   "%cost_d_actual_V_2_7_2 = select i1 %tmp_294_7_i_i, i11 %cost_d_actual_V_2_7_1, i11 %p_01063_2_6_i_i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 1926 'select' 'cost_d_actual_V_2_7_2' <Predicate = (!exitcond_flatten & !tmp_132)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_200 : Operation 1927 [1/1] (0.98ns)   --->   "%p_01055_2_6_i_i_133 = select i1 %tmp_294_7_i_i, i3 -1, i3 %p_01055_2_6_i_i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 1927 'select' 'p_01055_2_6_i_i_133' <Predicate = (!exitcond_flatten & !tmp_132)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_200 : Operation 1928 [1/1] (1.76ns)   --->   "br label %._crit_edge1515.7.i.i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 1928 'br' <Predicate = (!exitcond_flatten & !tmp_132)> <Delay = 1.76>
ST_200 : Operation 1929 [1/1] (0.00ns)   --->   "%p_0914_4_7_i_i = phi i18 [ %p_0914_4_6_i_i, %._crit_edge1515.6.i.i ], [ %p_Val2_22_7_i_i, %_ifconv56 ]" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1929 'phi' 'p_0914_4_7_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_200 : Operation 1930 [1/1] (0.00ns)   --->   "%p_0820_4_7_i_i = phi i18 [ %p_0820_4_6_i_i, %._crit_edge1515.6.i.i ], [ %p_Val2_21_7_i_i, %_ifconv56 ]" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1930 'phi' 'p_0820_4_7_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_200 : Operation 1931 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_9 = load i9* @cost_d_temp_right_V_7, align 2"   --->   Operation 1931 'load' 'cost_d_temp_right_V_9' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_200 : Operation 1932 [1/1] (0.00ns)   --->   "%cost_last_line_7_V_s = getelementptr [360 x i9]* %cost_last_line_7_V, i64 0, i64 %tmp_245_i_i" [stereo_2020/disparity_map.cpp:215]   --->   Operation 1932 'getelementptr' 'cost_last_line_7_V_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_200 : Operation 1933 [1/1] (3.25ns)   --->   "store i9 %cost_d_temp_right_V_9, i9* %cost_last_line_7_V_s, align 2" [stereo_2020/disparity_map.cpp:215]   --->   Operation 1933 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_200 : Operation 1934 [1/1] (1.55ns)   --->   "%tmp_i_i10 = icmp ult i8 %pixel_values_left_V_1, %pixel_values_right_V_22" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 1934 'icmp' 'tmp_i_i10' <Predicate = (!exitcond_flatten & !tmp_134)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1935 [1/1] (1.91ns)   --->   "%tmp_250_i_i11 = sub i8 %pixel_values_left_V_1, %pixel_values_right_V_22" [stereo_2020/disparity_map.cpp:7->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 1935 'sub' 'tmp_250_i_i11' <Predicate = (!exitcond_flatten & !tmp_134)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1936 [1/1] (1.91ns)   --->   "%tmp_i_i10_134 = sub i8 %pixel_values_right_V_22, %pixel_values_left_V_1" [stereo_2020/disparity_map.cpp:9->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 1936 'sub' 'tmp_i_i10_134' <Predicate = (!exitcond_flatten & !tmp_134)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1937 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_8_s)   --->   "%agg_result_V_i_i10 = select i1 %tmp_i_i10, i8 %tmp_i_i10_134, i8 %tmp_250_i_i11" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 1937 'select' 'agg_result_V_i_i10' <Predicate = (!exitcond_flatten & !tmp_134)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_200 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_8_s)   --->   "%cost_d_actual_V_8_ca = zext i8 %agg_result_V_i_i10 to i9" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1938 'zext' 'cost_d_actual_V_8_ca' <Predicate = (!exitcond_flatten & !tmp_134)> <Delay = 0.00>
ST_200 : Operation 1939 [1/1] (2.55ns)   --->   "%tmp_288_8_i_i = add i32 %i_op_assign_29_mid2, -9" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1939 'add' 'tmp_288_8_i_i' <Predicate = (!exitcond_flatten & !tmp_134)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1940 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_8_i_i)   --->   "%tmp_135 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_288_8_i_i, i32 31)" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1940 'bitselect' 'tmp_135' <Predicate = (!exitcond_flatten & !tmp_134)> <Delay = 0.00>
ST_200 : Operation 1941 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_8_i_i)   --->   "%rev7 = xor i1 %tmp_135, true" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1941 'xor' 'rev7' <Predicate = (!exitcond_flatten & !tmp_134)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1942 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_8_i_i)   --->   "%or_cond9_i_i = and i1 %tmp_235_i_i, %rev7" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1942 'and' 'or_cond9_i_i' <Predicate = (!exitcond_flatten & !tmp_134)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1943 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_21_8_i_i = select i1 %or_cond9_i_i, i18 %cost_d_right_V_8_i_i, i18 %p_0820_4_7_i_i" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1943 'select' 'p_Val2_21_8_i_i' <Predicate = (!exitcond_flatten & !tmp_134)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_200 : Operation 1944 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_8_s)   --->   "%p_Result_65_8_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_21_8_i_i, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:200]   --->   Operation 1944 'partselect' 'p_Result_65_8_i_i' <Predicate = (!exitcond_flatten & !tmp_134)> <Delay = 0.00>
ST_200 : Operation 1945 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_8_s)   --->   "%p_6_8_cast_i_i = zext i8 %p_Result_65_8_i_i to i9" [stereo_2020/disparity_map.cpp:200]   --->   Operation 1945 'zext' 'p_6_8_cast_i_i' <Predicate = (!exitcond_flatten & !tmp_134)> <Delay = 0.00>
ST_200 : Operation 1946 [1/1] (1.91ns) (out node of the LUT)   --->   "%cost_d_actual_V_1_8_s = add i9 %cost_d_actual_V_8_ca, %p_6_8_cast_i_i" [stereo_2020/disparity_map.cpp:200]   --->   Operation 1946 'add' 'cost_d_actual_V_1_8_s' <Predicate = (!exitcond_flatten & !tmp_134)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1947 [1/1] (0.00ns)   --->   "%cost_d_actual_V_1_8_1 = zext i9 %cost_d_actual_V_1_8_s to i10" [stereo_2020/disparity_map.cpp:200]   --->   Operation 1947 'zext' 'cost_d_actual_V_1_8_1' <Predicate = (!exitcond_flatten & !tmp_134)> <Delay = 0.00>
ST_200 : Operation 1948 [1/1] (0.00ns)   --->   "store i9 %cost_d_actual_V_1_8_s, i9* @cost_d_temp_right_V_8, align 2" [stereo_2020/disparity_map.cpp:201]   --->   Operation 1948 'store' <Predicate = (!exitcond_flatten & !tmp_134)> <Delay = 0.00>
ST_200 : Operation 1949 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22_8_i_i)   --->   "%or_cond = and i1 %tmp_30_i_i_mid2, %tmp_291_8_i_i" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1949 'and' 'or_cond' <Predicate = (!exitcond_flatten & !tmp_134)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1950 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_22_8_i_i = select i1 %or_cond, i18 %cost_d_diagonal_V_8_s, i18 %p_0914_4_7_i_i" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1950 'select' 'p_Val2_22_8_i_i' <Predicate = (!exitcond_flatten & !tmp_134)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_200 : Operation 1951 [1/1] (0.00ns)   --->   "%p_Result_66_8_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_22_8_i_i, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:206]   --->   Operation 1951 'partselect' 'p_Result_66_8_i_i' <Predicate = (!exitcond_flatten & !tmp_134)> <Delay = 0.00>
ST_200 : Operation 1952 [1/1] (0.00ns)   --->   "%p_7_8_cast_i_i = zext i8 %p_Result_66_8_i_i to i10" [stereo_2020/disparity_map.cpp:206]   --->   Operation 1952 'zext' 'p_7_8_cast_i_i' <Predicate = (!exitcond_flatten & !tmp_134)> <Delay = 0.00>
ST_200 : Operation 1953 [1/1] (1.82ns)   --->   "%cost_d_actual_V_2_8_s = add i10 %cost_d_actual_V_1_8_1, %p_7_8_cast_i_i" [stereo_2020/disparity_map.cpp:206]   --->   Operation 1953 'add' 'cost_d_actual_V_2_8_s' <Predicate = (!exitcond_flatten & !tmp_134)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1954 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_32 = load i9* @cost_d_temp_right_V_15, align 2"   --->   Operation 1954 'load' 'cost_d_temp_right_V_32' <Predicate = (!exitcond_flatten & !tmp_148)> <Delay = 0.00>
ST_200 : Operation 1955 [1/1] (0.00ns)   --->   "%extLd613_i_i = zext i9 %cost_d_temp_right_V_32 to i18"   --->   Operation 1955 'zext' 'extLd613_i_i' <Predicate = (!exitcond_flatten & !tmp_148)> <Delay = 0.00>
ST_200 : Operation 1956 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_right_V_14_i_s = mul i18 %tmp_246_i_i, %extLd613_i_i" [stereo_2020/disparity_map.cpp:198]   --->   Operation 1956 'mul' 'cost_d_right_V_14_i_s' <Predicate = (!exitcond_flatten & !tmp_148)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 201 <SV = 200> <Delay = 5.44>
ST_201 : Operation 1957 [1/1] (0.00ns)   --->   "%pixel_values_right_V_21 = load i8* @pixel_values_right_V_8, align 1" [stereo_2020/disparity_map.cpp:177]   --->   Operation 1957 'load' 'pixel_values_right_V_21' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_201 : Operation 1958 [1/1] (0.00ns)   --->   "store i8 %pixel_values_right_V_22, i8* @pixel_values_right_V_8, align 1" [stereo_2020/disparity_map.cpp:177]   --->   Operation 1958 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_201 : Operation 1959 [1/1] (0.00ns)   --->   "%p_01063_2_7_i_i = phi i11 [ %p_01063_2_6_i_i, %._crit_edge1515.6.i.i ], [ %cost_d_actual_V_2_7_2, %_ifconv56 ]" [stereo_2020/disparity_map.cpp:212]   --->   Operation 1959 'phi' 'p_01063_2_7_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_201 : Operation 1960 [1/1] (0.00ns)   --->   "%p_01055_2_7_i_i = phi i3 [ %p_01055_2_6_i_i, %._crit_edge1515.6.i.i ], [ %p_01055_2_6_i_i_133, %_ifconv56 ]" [stereo_2020/disparity_map.cpp:215]   --->   Operation 1960 'phi' 'p_01055_2_7_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_201 : Operation 1961 [1/1] (0.00ns)   --->   "%p_01055_2_7_cast_i_i = zext i3 %p_01055_2_7_i_i to i4" [stereo_2020/disparity_map.cpp:215]   --->   Operation 1961 'zext' 'p_01055_2_7_cast_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_201 : Operation 1962 [1/1] (1.76ns)   --->   "br i1 %tmp_134, label %._crit_edge1515.8.i.i, label %_ifconv59" [stereo_2020/disparity_map.cpp:193]   --->   Operation 1962 'br' <Predicate = (!exitcond_flatten)> <Delay = 1.76>
ST_201 : Operation 1963 [1/1] (0.00ns)   --->   "%cost_d_actual_V_2_8_1 = zext i10 %cost_d_actual_V_2_8_s to i11" [stereo_2020/disparity_map.cpp:208]   --->   Operation 1963 'zext' 'cost_d_actual_V_2_8_1' <Predicate = (!exitcond_flatten & !tmp_134)> <Delay = 0.00>
ST_201 : Operation 1964 [1/1] (1.88ns)   --->   "%tmp_294_8_i_i = icmp ult i11 %cost_d_actual_V_2_8_1, %p_01063_2_7_i_i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 1964 'icmp' 'tmp_294_8_i_i' <Predicate = (!exitcond_flatten & !tmp_134)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1965 [1/1] (0.69ns)   --->   "%cost_d_actual_V_2_8_2 = select i1 %tmp_294_8_i_i, i11 %cost_d_actual_V_2_8_1, i11 %p_01063_2_7_i_i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 1965 'select' 'cost_d_actual_V_2_8_2' <Predicate = (!exitcond_flatten & !tmp_134)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_201 : Operation 1966 [1/1] (1.02ns)   --->   "%p_01055_2_7_cast_i_i_135 = select i1 %tmp_294_8_i_i, i4 -8, i4 %p_01055_2_7_cast_i_i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 1966 'select' 'p_01055_2_7_cast_i_i_135' <Predicate = (!exitcond_flatten & !tmp_134)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_201 : Operation 1967 [1/1] (1.76ns)   --->   "br label %._crit_edge1515.8.i.i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 1967 'br' <Predicate = (!exitcond_flatten & !tmp_134)> <Delay = 1.76>
ST_201 : Operation 1968 [1/1] (0.00ns)   --->   "%p_0820_4_8_i_i = phi i18 [ %p_0820_4_7_i_i, %._crit_edge1515.7.i.i ], [ %p_Val2_21_8_i_i, %_ifconv59 ]" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1968 'phi' 'p_0820_4_8_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_201 : Operation 1969 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_8 = load i9* @cost_d_temp_right_V_8, align 2"   --->   Operation 1969 'load' 'cost_d_temp_right_V_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_201 : Operation 1970 [1/1] (0.00ns)   --->   "%cost_last_line_8_V_s = getelementptr [360 x i9]* %cost_last_line_8_V, i64 0, i64 %tmp_245_i_i" [stereo_2020/disparity_map.cpp:215]   --->   Operation 1970 'getelementptr' 'cost_last_line_8_V_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_201 : Operation 1971 [1/1] (3.25ns)   --->   "store i9 %cost_d_temp_right_V_8, i9* %cost_last_line_8_V_s, align 2" [stereo_2020/disparity_map.cpp:215]   --->   Operation 1971 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_201 : Operation 1972 [1/1] (1.55ns)   --->   "%tmp_i_i11 = icmp ult i8 %pixel_values_left_V_1, %pixel_values_right_V_21" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 1972 'icmp' 'tmp_i_i11' <Predicate = (!exitcond_flatten & !tmp_136)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1973 [1/1] (1.91ns)   --->   "%tmp_250_i_i12 = sub i8 %pixel_values_left_V_1, %pixel_values_right_V_21" [stereo_2020/disparity_map.cpp:7->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 1973 'sub' 'tmp_250_i_i12' <Predicate = (!exitcond_flatten & !tmp_136)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1974 [1/1] (1.91ns)   --->   "%tmp_i_i11_136 = sub i8 %pixel_values_right_V_21, %pixel_values_left_V_1" [stereo_2020/disparity_map.cpp:9->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 1974 'sub' 'tmp_i_i11_136' <Predicate = (!exitcond_flatten & !tmp_136)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1975 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_9_s)   --->   "%agg_result_V_i_i11 = select i1 %tmp_i_i11, i8 %tmp_i_i11_136, i8 %tmp_250_i_i12" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 1975 'select' 'agg_result_V_i_i11' <Predicate = (!exitcond_flatten & !tmp_136)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_201 : Operation 1976 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_9_s)   --->   "%cost_d_actual_V_9_ca = zext i8 %agg_result_V_i_i11 to i9" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1976 'zext' 'cost_d_actual_V_9_ca' <Predicate = (!exitcond_flatten & !tmp_136)> <Delay = 0.00>
ST_201 : Operation 1977 [1/1] (2.55ns)   --->   "%tmp_288_9_i_i = add i32 %i_op_assign_29_mid2, -10" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1977 'add' 'tmp_288_9_i_i' <Predicate = (!exitcond_flatten & !tmp_136)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1978 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_9_i_i)   --->   "%tmp_137 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_288_9_i_i, i32 31)" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1978 'bitselect' 'tmp_137' <Predicate = (!exitcond_flatten & !tmp_136)> <Delay = 0.00>
ST_201 : Operation 1979 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_9_i_i)   --->   "%rev8 = xor i1 %tmp_137, true" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1979 'xor' 'rev8' <Predicate = (!exitcond_flatten & !tmp_136)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1980 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_9_i_i)   --->   "%or_cond10_i_i = and i1 %tmp_235_i_i, %rev8" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1980 'and' 'or_cond10_i_i' <Predicate = (!exitcond_flatten & !tmp_136)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1981 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_21_9_i_i = select i1 %or_cond10_i_i, i18 %cost_d_right_V_9_i_i, i18 %p_0820_4_8_i_i" [stereo_2020/disparity_map.cpp:197]   --->   Operation 1981 'select' 'p_Val2_21_9_i_i' <Predicate = (!exitcond_flatten & !tmp_136)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_201 : Operation 1982 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_9_s)   --->   "%p_Result_65_9_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_21_9_i_i, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:200]   --->   Operation 1982 'partselect' 'p_Result_65_9_i_i' <Predicate = (!exitcond_flatten & !tmp_136)> <Delay = 0.00>
ST_201 : Operation 1983 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_9_s)   --->   "%p_6_9_cast_i_i = zext i8 %p_Result_65_9_i_i to i9" [stereo_2020/disparity_map.cpp:200]   --->   Operation 1983 'zext' 'p_6_9_cast_i_i' <Predicate = (!exitcond_flatten & !tmp_136)> <Delay = 0.00>
ST_201 : Operation 1984 [1/1] (1.91ns) (out node of the LUT)   --->   "%cost_d_actual_V_1_9_s = add i9 %cost_d_actual_V_9_ca, %p_6_9_cast_i_i" [stereo_2020/disparity_map.cpp:200]   --->   Operation 1984 'add' 'cost_d_actual_V_1_9_s' <Predicate = (!exitcond_flatten & !tmp_136)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1985 [1/1] (0.00ns)   --->   "store i9 %cost_d_actual_V_1_9_s, i9* @cost_d_temp_right_V_9, align 2" [stereo_2020/disparity_map.cpp:201]   --->   Operation 1985 'store' <Predicate = (!exitcond_flatten & !tmp_136)> <Delay = 0.00>

State 202 <SV = 201> <Delay = 5.70>
ST_202 : Operation 1986 [1/1] (0.00ns)   --->   "%pixel_values_right_V_20 = load i8* @pixel_values_right_V_9, align 1" [stereo_2020/disparity_map.cpp:177]   --->   Operation 1986 'load' 'pixel_values_right_V_20' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_202 : Operation 1987 [1/1] (0.00ns)   --->   "store i8 %pixel_values_right_V_21, i8* @pixel_values_right_V_9, align 1" [stereo_2020/disparity_map.cpp:177]   --->   Operation 1987 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_202 : Operation 1988 [1/1] (0.00ns)   --->   "%p_0914_4_8_i_i = phi i18 [ %p_0914_4_7_i_i, %._crit_edge1515.7.i.i ], [ %p_Val2_22_8_i_i, %_ifconv59 ]" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1988 'phi' 'p_0914_4_8_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_202 : Operation 1989 [1/1] (0.00ns)   --->   "%p_01063_2_8_i_i = phi i11 [ %p_01063_2_7_i_i, %._crit_edge1515.7.i.i ], [ %cost_d_actual_V_2_8_2, %_ifconv59 ]" [stereo_2020/disparity_map.cpp:212]   --->   Operation 1989 'phi' 'p_01063_2_8_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_202 : Operation 1990 [1/1] (0.00ns)   --->   "%p_01055_2_8_i_i = phi i4 [ %p_01055_2_7_cast_i_i, %._crit_edge1515.7.i.i ], [ %p_01055_2_7_cast_i_i_135, %_ifconv59 ]" [stereo_2020/disparity_map.cpp:215]   --->   Operation 1990 'phi' 'p_01055_2_8_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_202 : Operation 1991 [1/1] (1.76ns)   --->   "br i1 %tmp_136, label %._crit_edge1515.9.i.i, label %_ifconv62" [stereo_2020/disparity_map.cpp:193]   --->   Operation 1991 'br' <Predicate = (!exitcond_flatten)> <Delay = 1.76>
ST_202 : Operation 1992 [1/1] (0.00ns)   --->   "%cost_d_actual_V_1_9_1 = zext i9 %cost_d_actual_V_1_9_s to i10" [stereo_2020/disparity_map.cpp:200]   --->   Operation 1992 'zext' 'cost_d_actual_V_1_9_1' <Predicate = (!exitcond_flatten & !tmp_136)> <Delay = 0.00>
ST_202 : Operation 1993 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22_9_i_i)   --->   "%or_cond1 = and i1 %tmp_30_i_i_mid2, %tmp_291_9_i_i" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1993 'and' 'or_cond1' <Predicate = (!exitcond_flatten & !tmp_136)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1994 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_22_9_i_i = select i1 %or_cond1, i18 %cost_d_diagonal_V_9_s, i18 %p_0914_4_8_i_i" [stereo_2020/disparity_map.cpp:203]   --->   Operation 1994 'select' 'p_Val2_22_9_i_i' <Predicate = (!exitcond_flatten & !tmp_136)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_202 : Operation 1995 [1/1] (0.00ns)   --->   "%p_Result_66_9_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_22_9_i_i, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:206]   --->   Operation 1995 'partselect' 'p_Result_66_9_i_i' <Predicate = (!exitcond_flatten & !tmp_136)> <Delay = 0.00>
ST_202 : Operation 1996 [1/1] (0.00ns)   --->   "%p_7_9_cast_i_i = zext i8 %p_Result_66_9_i_i to i10" [stereo_2020/disparity_map.cpp:206]   --->   Operation 1996 'zext' 'p_7_9_cast_i_i' <Predicate = (!exitcond_flatten & !tmp_136)> <Delay = 0.00>
ST_202 : Operation 1997 [1/1] (1.82ns)   --->   "%cost_d_actual_V_2_9_s = add i10 %cost_d_actual_V_1_9_1, %p_7_9_cast_i_i" [stereo_2020/disparity_map.cpp:206]   --->   Operation 1997 'add' 'cost_d_actual_V_2_9_s' <Predicate = (!exitcond_flatten & !tmp_136)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1998 [1/1] (0.00ns)   --->   "%cost_d_actual_V_2_9_1 = zext i10 %cost_d_actual_V_2_9_s to i11" [stereo_2020/disparity_map.cpp:208]   --->   Operation 1998 'zext' 'cost_d_actual_V_2_9_1' <Predicate = (!exitcond_flatten & !tmp_136)> <Delay = 0.00>
ST_202 : Operation 1999 [1/1] (1.88ns)   --->   "%tmp_294_9_i_i = icmp ult i11 %cost_d_actual_V_2_9_1, %p_01063_2_8_i_i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 1999 'icmp' 'tmp_294_9_i_i' <Predicate = (!exitcond_flatten & !tmp_136)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2000 [1/1] (0.69ns)   --->   "%cost_d_actual_V_2_9_2 = select i1 %tmp_294_9_i_i, i11 %cost_d_actual_V_2_9_1, i11 %p_01063_2_8_i_i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 2000 'select' 'cost_d_actual_V_2_9_2' <Predicate = (!exitcond_flatten & !tmp_136)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_202 : Operation 2001 [1/1] (1.02ns)   --->   "%p_01055_2_8_i_i_137 = select i1 %tmp_294_9_i_i, i4 -7, i4 %p_01055_2_8_i_i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 2001 'select' 'p_01055_2_8_i_i_137' <Predicate = (!exitcond_flatten & !tmp_136)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_202 : Operation 2002 [1/1] (1.76ns)   --->   "br label %._crit_edge1515.9.i.i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 2002 'br' <Predicate = (!exitcond_flatten & !tmp_136)> <Delay = 1.76>
ST_202 : Operation 2003 [1/1] (0.00ns)   --->   "%p_0820_4_9_i_i = phi i18 [ %p_0820_4_8_i_i, %._crit_edge1515.8.i.i ], [ %p_Val2_21_9_i_i, %_ifconv62 ]" [stereo_2020/disparity_map.cpp:197]   --->   Operation 2003 'phi' 'p_0820_4_9_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_202 : Operation 2004 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_7 = load i9* @cost_d_temp_right_V_9, align 2"   --->   Operation 2004 'load' 'cost_d_temp_right_V_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_202 : Operation 2005 [1/1] (0.00ns)   --->   "%cost_last_line_9_V_s = getelementptr [360 x i9]* %cost_last_line_9_V, i64 0, i64 %tmp_245_i_i" [stereo_2020/disparity_map.cpp:215]   --->   Operation 2005 'getelementptr' 'cost_last_line_9_V_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_202 : Operation 2006 [1/1] (3.25ns)   --->   "store i9 %cost_d_temp_right_V_7, i9* %cost_last_line_9_V_s, align 2" [stereo_2020/disparity_map.cpp:215]   --->   Operation 2006 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_202 : Operation 2007 [1/1] (1.55ns)   --->   "%tmp_i_i12 = icmp ult i8 %pixel_values_left_V_1, %pixel_values_right_V_20" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 2007 'icmp' 'tmp_i_i12' <Predicate = (!exitcond_flatten & !tmp_138)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2008 [1/1] (1.91ns)   --->   "%tmp_250_i_i13 = sub i8 %pixel_values_left_V_1, %pixel_values_right_V_20" [stereo_2020/disparity_map.cpp:7->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 2008 'sub' 'tmp_250_i_i13' <Predicate = (!exitcond_flatten & !tmp_138)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2009 [1/1] (1.91ns)   --->   "%tmp_i_i12_138 = sub i8 %pixel_values_right_V_20, %pixel_values_left_V_1" [stereo_2020/disparity_map.cpp:9->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 2009 'sub' 'tmp_i_i12_138' <Predicate = (!exitcond_flatten & !tmp_138)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2010 [1/1] (2.55ns)   --->   "%tmp_288_i_i = add i32 %i_op_assign_29_mid2, -11" [stereo_2020/disparity_map.cpp:197]   --->   Operation 2010 'add' 'tmp_288_i_i' <Predicate = (!exitcond_flatten & !tmp_138)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2011 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_i_i_140)   --->   "%tmp_139 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_288_i_i, i32 31)" [stereo_2020/disparity_map.cpp:197]   --->   Operation 2011 'bitselect' 'tmp_139' <Predicate = (!exitcond_flatten & !tmp_138)> <Delay = 0.00>
ST_202 : Operation 2012 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_i_i_140)   --->   "%rev9 = xor i1 %tmp_139, true" [stereo_2020/disparity_map.cpp:197]   --->   Operation 2012 'xor' 'rev9' <Predicate = (!exitcond_flatten & !tmp_138)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2013 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_i_i_140)   --->   "%or_cond11_i_i = and i1 %tmp_235_i_i, %rev9" [stereo_2020/disparity_map.cpp:197]   --->   Operation 2013 'and' 'or_cond11_i_i' <Predicate = (!exitcond_flatten & !tmp_138)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2014 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_21_i_i_140 = select i1 %or_cond11_i_i, i18 %cost_d_right_V_i_i_139, i18 %p_0820_4_9_i_i" [stereo_2020/disparity_map.cpp:197]   --->   Operation 2014 'select' 'p_Val2_21_i_i_140' <Predicate = (!exitcond_flatten & !tmp_138)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 203 <SV = 202> <Delay = 6.64>
ST_203 : Operation 2015 [1/1] (0.00ns)   --->   "%p_0914_4_9_i_i = phi i18 [ %p_0914_4_8_i_i, %._crit_edge1515.8.i.i ], [ %p_Val2_22_9_i_i, %_ifconv62 ]" [stereo_2020/disparity_map.cpp:203]   --->   Operation 2015 'phi' 'p_0914_4_9_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_203 : Operation 2016 [1/1] (0.00ns)   --->   "%p_01063_2_9_i_i = phi i11 [ %p_01063_2_8_i_i, %._crit_edge1515.8.i.i ], [ %cost_d_actual_V_2_9_2, %_ifconv62 ]" [stereo_2020/disparity_map.cpp:212]   --->   Operation 2016 'phi' 'p_01063_2_9_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_203 : Operation 2017 [1/1] (0.00ns)   --->   "%p_01055_2_9_i_i = phi i4 [ %p_01055_2_8_i_i, %._crit_edge1515.8.i.i ], [ %p_01055_2_8_i_i_137, %_ifconv62 ]" [stereo_2020/disparity_map.cpp:215]   --->   Operation 2017 'phi' 'p_01055_2_9_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_203 : Operation 2018 [1/1] (1.76ns)   --->   "br i1 %tmp_138, label %._crit_edge1515.10.i.i, label %_ifconv65" [stereo_2020/disparity_map.cpp:193]   --->   Operation 2018 'br' <Predicate = (!exitcond_flatten)> <Delay = 1.76>
ST_203 : Operation 2019 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_i)   --->   "%agg_result_V_i_i12 = select i1 %tmp_i_i12, i8 %tmp_i_i12_138, i8 %tmp_250_i_i13" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 2019 'select' 'agg_result_V_i_i12' <Predicate = (!exitcond_flatten & !tmp_138)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_203 : Operation 2020 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_i)   --->   "%cost_d_actual_V_10_c = zext i8 %agg_result_V_i_i12 to i9" [stereo_2020/disparity_map.cpp:197]   --->   Operation 2020 'zext' 'cost_d_actual_V_10_c' <Predicate = (!exitcond_flatten & !tmp_138)> <Delay = 0.00>
ST_203 : Operation 2021 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_i)   --->   "%p_Result_65_i_i_141 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_21_i_i_140, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:200]   --->   Operation 2021 'partselect' 'p_Result_65_i_i_141' <Predicate = (!exitcond_flatten & !tmp_138)> <Delay = 0.00>
ST_203 : Operation 2022 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_i)   --->   "%p_6_cast_i_i_142 = zext i8 %p_Result_65_i_i_141 to i9" [stereo_2020/disparity_map.cpp:200]   --->   Operation 2022 'zext' 'p_6_cast_i_i_142' <Predicate = (!exitcond_flatten & !tmp_138)> <Delay = 0.00>
ST_203 : Operation 2023 [1/1] (1.91ns) (out node of the LUT)   --->   "%cost_d_actual_V_1_i = add i9 %cost_d_actual_V_10_c, %p_6_cast_i_i_142" [stereo_2020/disparity_map.cpp:200]   --->   Operation 2023 'add' 'cost_d_actual_V_1_i' <Predicate = (!exitcond_flatten & !tmp_138)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2024 [1/1] (0.00ns)   --->   "%cost_d_actual_V_1_c = zext i9 %cost_d_actual_V_1_i to i10" [stereo_2020/disparity_map.cpp:200]   --->   Operation 2024 'zext' 'cost_d_actual_V_1_c' <Predicate = (!exitcond_flatten & !tmp_138)> <Delay = 0.00>
ST_203 : Operation 2025 [1/1] (0.00ns)   --->   "store i9 %cost_d_actual_V_1_i, i9* @cost_d_temp_right_V_10, align 2" [stereo_2020/disparity_map.cpp:201]   --->   Operation 2025 'store' <Predicate = (!exitcond_flatten & !tmp_138)> <Delay = 0.00>
ST_203 : Operation 2026 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22_i_i_144)   --->   "%or_cond10 = and i1 %tmp_30_i_i_mid2, %tmp_291_i_i_143" [stereo_2020/disparity_map.cpp:203]   --->   Operation 2026 'and' 'or_cond10' <Predicate = (!exitcond_flatten & !tmp_138)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2027 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_22_i_i_144 = select i1 %or_cond10, i18 %cost_d_diagonal_V_i, i18 %p_0914_4_9_i_i" [stereo_2020/disparity_map.cpp:203]   --->   Operation 2027 'select' 'p_Val2_22_i_i_144' <Predicate = (!exitcond_flatten & !tmp_138)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_203 : Operation 2028 [1/1] (0.00ns)   --->   "%p_Result_66_i_i_145 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_22_i_i_144, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:206]   --->   Operation 2028 'partselect' 'p_Result_66_i_i_145' <Predicate = (!exitcond_flatten & !tmp_138)> <Delay = 0.00>
ST_203 : Operation 2029 [1/1] (0.00ns)   --->   "%p_7_cast_i_i_146 = zext i8 %p_Result_66_i_i_145 to i10" [stereo_2020/disparity_map.cpp:206]   --->   Operation 2029 'zext' 'p_7_cast_i_i_146' <Predicate = (!exitcond_flatten & !tmp_138)> <Delay = 0.00>
ST_203 : Operation 2030 [1/1] (1.82ns)   --->   "%cost_d_actual_V_2_i = add i10 %cost_d_actual_V_1_c, %p_7_cast_i_i_146" [stereo_2020/disparity_map.cpp:206]   --->   Operation 2030 'add' 'cost_d_actual_V_2_i' <Predicate = (!exitcond_flatten & !tmp_138)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2031 [1/1] (0.00ns)   --->   "%cost_d_actual_V_2_c = zext i10 %cost_d_actual_V_2_i to i11" [stereo_2020/disparity_map.cpp:208]   --->   Operation 2031 'zext' 'cost_d_actual_V_2_c' <Predicate = (!exitcond_flatten & !tmp_138)> <Delay = 0.00>
ST_203 : Operation 2032 [1/1] (1.88ns)   --->   "%tmp_294_i_i = icmp ult i11 %cost_d_actual_V_2_c, %p_01063_2_9_i_i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 2032 'icmp' 'tmp_294_i_i' <Predicate = (!exitcond_flatten & !tmp_138)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2033 [1/1] (0.69ns)   --->   "%cost_d_actual_V_2_c_1 = select i1 %tmp_294_i_i, i11 %cost_d_actual_V_2_c, i11 %p_01063_2_9_i_i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 2033 'select' 'cost_d_actual_V_2_c_1' <Predicate = (!exitcond_flatten & !tmp_138)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_203 : Operation 2034 [1/1] (1.02ns)   --->   "%p_01055_2_9_i_i_147 = select i1 %tmp_294_i_i, i4 -6, i4 %p_01055_2_9_i_i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 2034 'select' 'p_01055_2_9_i_i_147' <Predicate = (!exitcond_flatten & !tmp_138)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_203 : Operation 2035 [1/1] (1.76ns)   --->   "br label %._crit_edge1515.10.i.i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 2035 'br' <Predicate = (!exitcond_flatten & !tmp_138)> <Delay = 1.76>
ST_203 : Operation 2036 [1/1] (2.55ns)   --->   "%tmp_288_10_i_i = add i32 %i_op_assign_29_mid2, -12" [stereo_2020/disparity_map.cpp:197]   --->   Operation 2036 'add' 'tmp_288_10_i_i' <Predicate = (!exitcond_flatten & !tmp_140)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2037 [1/1] (0.00ns)   --->   "%extLd692_i_i = zext i9 %cost_last_line_15_V_3 to i18" [stereo_2020/disparity_map.cpp:191]   --->   Operation 2037 'zext' 'extLd692_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_203 : Operation 2038 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_diagonal_V_4 = mul i18 %tmp_248_i_i, %extLd692_i_i" [stereo_2020/disparity_map.cpp:204]   --->   Operation 2038 'mul' 'cost_d_diagonal_V_4' <Predicate = (!exitcond_flatten & !tmp_148)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 204 <SV = 203> <Delay = 8.55>
ST_204 : Operation 2039 [1/1] (0.00ns)   --->   "%pixel_values_right_V_19 = load i8* @pixel_values_right_V_10, align 1" [stereo_2020/disparity_map.cpp:177]   --->   Operation 2039 'load' 'pixel_values_right_V_19' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_204 : Operation 2040 [1/1] (0.00ns)   --->   "store i8 %pixel_values_right_V_20, i8* @pixel_values_right_V_10, align 1" [stereo_2020/disparity_map.cpp:177]   --->   Operation 2040 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_204 : Operation 2041 [1/1] (0.00ns)   --->   "%p_0914_4_i_i = phi i18 [ %p_0914_4_9_i_i, %._crit_edge1515.9.i.i ], [ %p_Val2_22_i_i_144, %_ifconv65 ]" [stereo_2020/disparity_map.cpp:203]   --->   Operation 2041 'phi' 'p_0914_4_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_204 : Operation 2042 [1/1] (0.00ns)   --->   "%p_0820_4_i_i = phi i18 [ %p_0820_4_9_i_i, %._crit_edge1515.9.i.i ], [ %p_Val2_21_i_i_140, %_ifconv65 ]" [stereo_2020/disparity_map.cpp:197]   --->   Operation 2042 'phi' 'p_0820_4_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_204 : Operation 2043 [1/1] (0.00ns)   --->   "%p_01063_2_i_i = phi i11 [ %p_01063_2_9_i_i, %._crit_edge1515.9.i.i ], [ %cost_d_actual_V_2_c_1, %_ifconv65 ]" [stereo_2020/disparity_map.cpp:212]   --->   Operation 2043 'phi' 'p_01063_2_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_204 : Operation 2044 [1/1] (0.00ns)   --->   "%p_01055_2_i_i = phi i4 [ %p_01055_2_9_i_i, %._crit_edge1515.9.i.i ], [ %p_01055_2_9_i_i_147, %_ifconv65 ]" [stereo_2020/disparity_map.cpp:215]   --->   Operation 2044 'phi' 'p_01055_2_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_204 : Operation 2045 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_6 = load i9* @cost_d_temp_right_V_10, align 2"   --->   Operation 2045 'load' 'cost_d_temp_right_V_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_204 : Operation 2046 [1/1] (0.00ns)   --->   "%cost_last_line_10_V_1 = getelementptr [360 x i9]* %cost_last_line_10_V, i64 0, i64 %tmp_245_i_i" [stereo_2020/disparity_map.cpp:215]   --->   Operation 2046 'getelementptr' 'cost_last_line_10_V_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_204 : Operation 2047 [1/1] (3.25ns)   --->   "store i9 %cost_d_temp_right_V_6, i9* %cost_last_line_10_V_1, align 2" [stereo_2020/disparity_map.cpp:215]   --->   Operation 2047 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_204 : Operation 2048 [1/1] (1.76ns)   --->   "br i1 %tmp_140, label %._crit_edge1515.11.i.i, label %_ifconv68" [stereo_2020/disparity_map.cpp:193]   --->   Operation 2048 'br' <Predicate = (!exitcond_flatten)> <Delay = 1.76>
ST_204 : Operation 2049 [1/1] (1.55ns)   --->   "%tmp_i_i13 = icmp ult i8 %pixel_values_left_V_1, %pixel_values_right_V_19" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 2049 'icmp' 'tmp_i_i13' <Predicate = (!exitcond_flatten & !tmp_140)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2050 [1/1] (1.91ns)   --->   "%tmp_250_i_i14 = sub i8 %pixel_values_left_V_1, %pixel_values_right_V_19" [stereo_2020/disparity_map.cpp:7->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 2050 'sub' 'tmp_250_i_i14' <Predicate = (!exitcond_flatten & !tmp_140)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2051 [1/1] (1.91ns)   --->   "%tmp_i_i13_148 = sub i8 %pixel_values_right_V_19, %pixel_values_left_V_1" [stereo_2020/disparity_map.cpp:9->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 2051 'sub' 'tmp_i_i13_148' <Predicate = (!exitcond_flatten & !tmp_140)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2052 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_s)   --->   "%agg_result_V_i_i13 = select i1 %tmp_i_i13, i8 %tmp_i_i13_148, i8 %tmp_250_i_i14" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 2052 'select' 'agg_result_V_i_i13' <Predicate = (!exitcond_flatten & !tmp_140)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_204 : Operation 2053 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_s)   --->   "%cost_d_actual_V_11_c = zext i8 %agg_result_V_i_i13 to i9" [stereo_2020/disparity_map.cpp:197]   --->   Operation 2053 'zext' 'cost_d_actual_V_11_c' <Predicate = (!exitcond_flatten & !tmp_140)> <Delay = 0.00>
ST_204 : Operation 2054 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_10_i_i)   --->   "%tmp_141 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_288_10_i_i, i32 31)" [stereo_2020/disparity_map.cpp:197]   --->   Operation 2054 'bitselect' 'tmp_141' <Predicate = (!exitcond_flatten & !tmp_140)> <Delay = 0.00>
ST_204 : Operation 2055 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_10_i_i)   --->   "%rev10 = xor i1 %tmp_141, true" [stereo_2020/disparity_map.cpp:197]   --->   Operation 2055 'xor' 'rev10' <Predicate = (!exitcond_flatten & !tmp_140)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2056 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_10_i_i)   --->   "%or_cond12_i_i = and i1 %tmp_235_i_i, %rev10" [stereo_2020/disparity_map.cpp:197]   --->   Operation 2056 'and' 'or_cond12_i_i' <Predicate = (!exitcond_flatten & !tmp_140)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2057 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_21_10_i_i = select i1 %or_cond12_i_i, i18 %cost_d_right_V_10_i_s, i18 %p_0820_4_i_i" [stereo_2020/disparity_map.cpp:197]   --->   Operation 2057 'select' 'p_Val2_21_10_i_i' <Predicate = (!exitcond_flatten & !tmp_140)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_204 : Operation 2058 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_s)   --->   "%p_Result_65_10_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_21_10_i_i, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:200]   --->   Operation 2058 'partselect' 'p_Result_65_10_i_i' <Predicate = (!exitcond_flatten & !tmp_140)> <Delay = 0.00>
ST_204 : Operation 2059 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_s)   --->   "%p_6_10_cast_i_i = zext i8 %p_Result_65_10_i_i to i9" [stereo_2020/disparity_map.cpp:200]   --->   Operation 2059 'zext' 'p_6_10_cast_i_i' <Predicate = (!exitcond_flatten & !tmp_140)> <Delay = 0.00>
ST_204 : Operation 2060 [1/1] (1.91ns) (out node of the LUT)   --->   "%cost_d_actual_V_1_s = add i9 %cost_d_actual_V_11_c, %p_6_10_cast_i_i" [stereo_2020/disparity_map.cpp:200]   --->   Operation 2060 'add' 'cost_d_actual_V_1_s' <Predicate = (!exitcond_flatten & !tmp_140)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2061 [1/1] (0.00ns)   --->   "%cost_d_actual_V_1_10_1 = zext i9 %cost_d_actual_V_1_s to i10" [stereo_2020/disparity_map.cpp:200]   --->   Operation 2061 'zext' 'cost_d_actual_V_1_10_1' <Predicate = (!exitcond_flatten & !tmp_140)> <Delay = 0.00>
ST_204 : Operation 2062 [1/1] (0.00ns)   --->   "store i9 %cost_d_actual_V_1_s, i9* @cost_d_temp_right_V_11, align 2" [stereo_2020/disparity_map.cpp:201]   --->   Operation 2062 'store' <Predicate = (!exitcond_flatten & !tmp_140)> <Delay = 0.00>
ST_204 : Operation 2063 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22_10_i_i)   --->   "%or_cond11 = and i1 %tmp_30_i_i_mid2, %tmp_291_10_i_i" [stereo_2020/disparity_map.cpp:203]   --->   Operation 2063 'and' 'or_cond11' <Predicate = (!exitcond_flatten & !tmp_140)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2064 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_22_10_i_i = select i1 %or_cond11, i18 %cost_d_diagonal_V_s, i18 %p_0914_4_i_i" [stereo_2020/disparity_map.cpp:203]   --->   Operation 2064 'select' 'p_Val2_22_10_i_i' <Predicate = (!exitcond_flatten & !tmp_140)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_204 : Operation 2065 [1/1] (0.00ns)   --->   "%p_Result_66_10_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_22_10_i_i, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:206]   --->   Operation 2065 'partselect' 'p_Result_66_10_i_i' <Predicate = (!exitcond_flatten & !tmp_140)> <Delay = 0.00>
ST_204 : Operation 2066 [1/1] (0.00ns)   --->   "%p_7_10_cast_i_i = zext i8 %p_Result_66_10_i_i to i10" [stereo_2020/disparity_map.cpp:206]   --->   Operation 2066 'zext' 'p_7_10_cast_i_i' <Predicate = (!exitcond_flatten & !tmp_140)> <Delay = 0.00>
ST_204 : Operation 2067 [1/1] (1.82ns)   --->   "%cost_d_actual_V_2_s = add i10 %cost_d_actual_V_1_10_1, %p_7_10_cast_i_i" [stereo_2020/disparity_map.cpp:206]   --->   Operation 2067 'add' 'cost_d_actual_V_2_s' <Predicate = (!exitcond_flatten & !tmp_140)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2068 [1/1] (0.00ns)   --->   "%cost_d_actual_V_2_10_1 = zext i10 %cost_d_actual_V_2_s to i11" [stereo_2020/disparity_map.cpp:208]   --->   Operation 2068 'zext' 'cost_d_actual_V_2_10_1' <Predicate = (!exitcond_flatten & !tmp_140)> <Delay = 0.00>
ST_204 : Operation 2069 [1/1] (1.88ns)   --->   "%tmp_294_10_i_i = icmp ult i11 %cost_d_actual_V_2_10_1, %p_01063_2_i_i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 2069 'icmp' 'tmp_294_10_i_i' <Predicate = (!exitcond_flatten & !tmp_140)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2070 [1/1] (0.69ns)   --->   "%cost_d_actual_V_2_10_2 = select i1 %tmp_294_10_i_i, i11 %cost_d_actual_V_2_10_1, i11 %p_01063_2_i_i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 2070 'select' 'cost_d_actual_V_2_10_2' <Predicate = (!exitcond_flatten & !tmp_140)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_204 : Operation 2071 [1/1] (1.02ns)   --->   "%p_01055_2_i_i1 = select i1 %tmp_294_10_i_i, i4 -5, i4 %p_01055_2_i_i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 2071 'select' 'p_01055_2_i_i1' <Predicate = (!exitcond_flatten & !tmp_140)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_204 : Operation 2072 [1/1] (2.55ns)   --->   "%tmp_288_11_i_i = add i32 %i_op_assign_29_mid2, -13" [stereo_2020/disparity_map.cpp:197]   --->   Operation 2072 'add' 'tmp_288_11_i_i' <Predicate = (!exitcond_flatten & !tmp_142)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 204> <Delay = 8.36>
ST_205 : Operation 2073 [1/1] (0.00ns)   --->   "%pixel_values_right_V_18 = load i8* @pixel_values_right_V_11, align 1" [stereo_2020/disparity_map.cpp:177]   --->   Operation 2073 'load' 'pixel_values_right_V_18' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_205 : Operation 2074 [1/1] (0.00ns)   --->   "store i8 %pixel_values_right_V_19, i8* @pixel_values_right_V_11, align 1" [stereo_2020/disparity_map.cpp:177]   --->   Operation 2074 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_205 : Operation 2075 [1/1] (1.76ns)   --->   "br label %._crit_edge1515.11.i.i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 2075 'br' <Predicate = (!exitcond_flatten & !tmp_140)> <Delay = 1.76>
ST_205 : Operation 2076 [1/1] (0.00ns)   --->   "%p_0914_4_10_i_i = phi i18 [ %p_0914_4_i_i, %._crit_edge1515.10.i.i ], [ %p_Val2_22_10_i_i, %_ifconv68 ]" [stereo_2020/disparity_map.cpp:203]   --->   Operation 2076 'phi' 'p_0914_4_10_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_205 : Operation 2077 [1/1] (0.00ns)   --->   "%p_0820_4_10_i_i = phi i18 [ %p_0820_4_i_i, %._crit_edge1515.10.i.i ], [ %p_Val2_21_10_i_i, %_ifconv68 ]" [stereo_2020/disparity_map.cpp:197]   --->   Operation 2077 'phi' 'p_0820_4_10_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_205 : Operation 2078 [1/1] (0.00ns)   --->   "%p_01063_2_10_i_i = phi i11 [ %p_01063_2_i_i, %._crit_edge1515.10.i.i ], [ %cost_d_actual_V_2_10_2, %_ifconv68 ]" [stereo_2020/disparity_map.cpp:212]   --->   Operation 2078 'phi' 'p_01063_2_10_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_205 : Operation 2079 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_5 = load i9* @cost_d_temp_right_V_11, align 2"   --->   Operation 2079 'load' 'cost_d_temp_right_V_5' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_205 : Operation 2080 [1/1] (0.00ns)   --->   "%cost_last_line_11_V_1 = getelementptr [360 x i9]* %cost_last_line_11_V, i64 0, i64 %tmp_245_i_i" [stereo_2020/disparity_map.cpp:215]   --->   Operation 2080 'getelementptr' 'cost_last_line_11_V_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_205 : Operation 2081 [1/1] (3.25ns)   --->   "store i9 %cost_d_temp_right_V_5, i9* %cost_last_line_11_V_1, align 2" [stereo_2020/disparity_map.cpp:215]   --->   Operation 2081 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_205 : Operation 2082 [1/1] (1.55ns)   --->   "%tmp_i_i14 = icmp ult i8 %pixel_values_left_V_1, %pixel_values_right_V_18" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 2082 'icmp' 'tmp_i_i14' <Predicate = (!exitcond_flatten & !tmp_142)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2083 [1/1] (1.91ns)   --->   "%tmp_250_i_i15 = sub i8 %pixel_values_left_V_1, %pixel_values_right_V_18" [stereo_2020/disparity_map.cpp:7->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 2083 'sub' 'tmp_250_i_i15' <Predicate = (!exitcond_flatten & !tmp_142)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2084 [1/1] (1.91ns)   --->   "%tmp_i_i14_149 = sub i8 %pixel_values_right_V_18, %pixel_values_left_V_1" [stereo_2020/disparity_map.cpp:9->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 2084 'sub' 'tmp_i_i14_149' <Predicate = (!exitcond_flatten & !tmp_142)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2085 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_1)   --->   "%agg_result_V_i_i14 = select i1 %tmp_i_i14, i8 %tmp_i_i14_149, i8 %tmp_250_i_i15" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 2085 'select' 'agg_result_V_i_i14' <Predicate = (!exitcond_flatten & !tmp_142)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_205 : Operation 2086 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_1)   --->   "%cost_d_actual_V_12_c = zext i8 %agg_result_V_i_i14 to i9" [stereo_2020/disparity_map.cpp:197]   --->   Operation 2086 'zext' 'cost_d_actual_V_12_c' <Predicate = (!exitcond_flatten & !tmp_142)> <Delay = 0.00>
ST_205 : Operation 2087 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_11_i_i)   --->   "%tmp_143 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_288_11_i_i, i32 31)" [stereo_2020/disparity_map.cpp:197]   --->   Operation 2087 'bitselect' 'tmp_143' <Predicate = (!exitcond_flatten & !tmp_142)> <Delay = 0.00>
ST_205 : Operation 2088 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_11_i_i)   --->   "%rev11 = xor i1 %tmp_143, true" [stereo_2020/disparity_map.cpp:197]   --->   Operation 2088 'xor' 'rev11' <Predicate = (!exitcond_flatten & !tmp_142)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2089 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_11_i_i)   --->   "%or_cond13_i_i = and i1 %tmp_235_i_i, %rev11" [stereo_2020/disparity_map.cpp:197]   --->   Operation 2089 'and' 'or_cond13_i_i' <Predicate = (!exitcond_flatten & !tmp_142)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2090 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_21_11_i_i = select i1 %or_cond13_i_i, i18 %cost_d_right_V_11_i_s, i18 %p_0820_4_10_i_i" [stereo_2020/disparity_map.cpp:197]   --->   Operation 2090 'select' 'p_Val2_21_11_i_i' <Predicate = (!exitcond_flatten & !tmp_142)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_205 : Operation 2091 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_1)   --->   "%p_Result_65_11_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_21_11_i_i, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:200]   --->   Operation 2091 'partselect' 'p_Result_65_11_i_i' <Predicate = (!exitcond_flatten & !tmp_142)> <Delay = 0.00>
ST_205 : Operation 2092 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_1)   --->   "%p_6_11_cast_i_i = zext i8 %p_Result_65_11_i_i to i9" [stereo_2020/disparity_map.cpp:200]   --->   Operation 2092 'zext' 'p_6_11_cast_i_i' <Predicate = (!exitcond_flatten & !tmp_142)> <Delay = 0.00>
ST_205 : Operation 2093 [1/1] (1.91ns) (out node of the LUT)   --->   "%cost_d_actual_V_1_1 = add i9 %cost_d_actual_V_12_c, %p_6_11_cast_i_i" [stereo_2020/disparity_map.cpp:200]   --->   Operation 2093 'add' 'cost_d_actual_V_1_1' <Predicate = (!exitcond_flatten & !tmp_142)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2094 [1/1] (0.00ns)   --->   "%cost_d_actual_V_1_11_1 = zext i9 %cost_d_actual_V_1_1 to i10" [stereo_2020/disparity_map.cpp:200]   --->   Operation 2094 'zext' 'cost_d_actual_V_1_11_1' <Predicate = (!exitcond_flatten & !tmp_142)> <Delay = 0.00>
ST_205 : Operation 2095 [1/1] (0.00ns)   --->   "store i9 %cost_d_actual_V_1_1, i9* @cost_d_temp_right_V_12, align 2" [stereo_2020/disparity_map.cpp:201]   --->   Operation 2095 'store' <Predicate = (!exitcond_flatten & !tmp_142)> <Delay = 0.00>
ST_205 : Operation 2096 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22_11_i_i)   --->   "%or_cond12 = and i1 %tmp_30_i_i_mid2, %tmp_291_11_i_i" [stereo_2020/disparity_map.cpp:203]   --->   Operation 2096 'and' 'or_cond12' <Predicate = (!exitcond_flatten & !tmp_142)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2097 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_22_11_i_i = select i1 %or_cond12, i18 %cost_d_diagonal_V_1, i18 %p_0914_4_10_i_i" [stereo_2020/disparity_map.cpp:203]   --->   Operation 2097 'select' 'p_Val2_22_11_i_i' <Predicate = (!exitcond_flatten & !tmp_142)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_205 : Operation 2098 [1/1] (0.00ns)   --->   "%p_Result_66_11_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_22_11_i_i, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:206]   --->   Operation 2098 'partselect' 'p_Result_66_11_i_i' <Predicate = (!exitcond_flatten & !tmp_142)> <Delay = 0.00>
ST_205 : Operation 2099 [1/1] (0.00ns)   --->   "%p_7_11_cast_i_i = zext i8 %p_Result_66_11_i_i to i10" [stereo_2020/disparity_map.cpp:206]   --->   Operation 2099 'zext' 'p_7_11_cast_i_i' <Predicate = (!exitcond_flatten & !tmp_142)> <Delay = 0.00>
ST_205 : Operation 2100 [1/1] (1.82ns)   --->   "%cost_d_actual_V_2_1 = add i10 %cost_d_actual_V_1_11_1, %p_7_11_cast_i_i" [stereo_2020/disparity_map.cpp:206]   --->   Operation 2100 'add' 'cost_d_actual_V_2_1' <Predicate = (!exitcond_flatten & !tmp_142)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2101 [1/1] (0.00ns)   --->   "%cost_d_actual_V_2_11_1 = zext i10 %cost_d_actual_V_2_1 to i11" [stereo_2020/disparity_map.cpp:208]   --->   Operation 2101 'zext' 'cost_d_actual_V_2_11_1' <Predicate = (!exitcond_flatten & !tmp_142)> <Delay = 0.00>
ST_205 : Operation 2102 [1/1] (1.88ns)   --->   "%tmp_294_11_i_i = icmp ult i11 %cost_d_actual_V_2_11_1, %p_01063_2_10_i_i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 2102 'icmp' 'tmp_294_11_i_i' <Predicate = (!exitcond_flatten & !tmp_142)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 205> <Delay = 7.26>
ST_206 : Operation 2103 [1/1] (0.00ns)   --->   "%pixel_values_right_V_17 = load i8* @pixel_values_right_V_12, align 1" [stereo_2020/disparity_map.cpp:177]   --->   Operation 2103 'load' 'pixel_values_right_V_17' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_206 : Operation 2104 [1/1] (0.00ns)   --->   "store i8 %pixel_values_right_V_18, i8* @pixel_values_right_V_12, align 1" [stereo_2020/disparity_map.cpp:177]   --->   Operation 2104 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_206 : Operation 2105 [1/1] (0.00ns)   --->   "%p_01055_2_10_i_i = phi i4 [ %p_01055_2_i_i, %._crit_edge1515.10.i.i ], [ %p_01055_2_i_i1, %_ifconv68 ]" [stereo_2020/disparity_map.cpp:215]   --->   Operation 2105 'phi' 'p_01055_2_10_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_206 : Operation 2106 [1/1] (1.76ns)   --->   "br i1 %tmp_142, label %._crit_edge1515.12.i.i, label %_ifconv71" [stereo_2020/disparity_map.cpp:193]   --->   Operation 2106 'br' <Predicate = (!exitcond_flatten)> <Delay = 1.76>
ST_206 : Operation 2107 [1/1] (0.69ns)   --->   "%cost_d_actual_V_2_11_2 = select i1 %tmp_294_11_i_i, i11 %cost_d_actual_V_2_11_1, i11 %p_01063_2_10_i_i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 2107 'select' 'cost_d_actual_V_2_11_2' <Predicate = (!exitcond_flatten & !tmp_142)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_206 : Operation 2108 [1/1] (1.02ns)   --->   "%p_01055_2_10_i_i_150 = select i1 %tmp_294_11_i_i, i4 -4, i4 %p_01055_2_10_i_i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 2108 'select' 'p_01055_2_10_i_i_150' <Predicate = (!exitcond_flatten & !tmp_142)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_206 : Operation 2109 [1/1] (1.76ns)   --->   "br label %._crit_edge1515.12.i.i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 2109 'br' <Predicate = (!exitcond_flatten & !tmp_142)> <Delay = 1.76>
ST_206 : Operation 2110 [1/1] (0.00ns)   --->   "%p_0914_4_11_i_i = phi i18 [ %p_0914_4_10_i_i, %._crit_edge1515.11.i.i ], [ %p_Val2_22_11_i_i, %_ifconv71 ]" [stereo_2020/disparity_map.cpp:203]   --->   Operation 2110 'phi' 'p_0914_4_11_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_206 : Operation 2111 [1/1] (0.00ns)   --->   "%p_0820_4_11_i_i = phi i18 [ %p_0820_4_10_i_i, %._crit_edge1515.11.i.i ], [ %p_Val2_21_11_i_i, %_ifconv71 ]" [stereo_2020/disparity_map.cpp:197]   --->   Operation 2111 'phi' 'p_0820_4_11_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_206 : Operation 2112 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_4 = load i9* @cost_d_temp_right_V_12, align 2"   --->   Operation 2112 'load' 'cost_d_temp_right_V_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_206 : Operation 2113 [1/1] (0.00ns)   --->   "%cost_last_line_12_V_1 = getelementptr [360 x i9]* %cost_last_line_12_V, i64 0, i64 %tmp_245_i_i" [stereo_2020/disparity_map.cpp:215]   --->   Operation 2113 'getelementptr' 'cost_last_line_12_V_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_206 : Operation 2114 [1/1] (3.25ns)   --->   "store i9 %cost_d_temp_right_V_4, i9* %cost_last_line_12_V_1, align 2" [stereo_2020/disparity_map.cpp:215]   --->   Operation 2114 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_206 : Operation 2115 [1/1] (1.55ns)   --->   "%tmp_i_i15 = icmp ult i8 %pixel_values_left_V_1, %pixel_values_right_V_17" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 2115 'icmp' 'tmp_i_i15' <Predicate = (!exitcond_flatten & !tmp_144)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 2116 [1/1] (1.91ns)   --->   "%tmp_250_i_i16 = sub i8 %pixel_values_left_V_1, %pixel_values_right_V_17" [stereo_2020/disparity_map.cpp:7->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 2116 'sub' 'tmp_250_i_i16' <Predicate = (!exitcond_flatten & !tmp_144)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 2117 [1/1] (1.91ns)   --->   "%tmp_i_i15_151 = sub i8 %pixel_values_right_V_17, %pixel_values_left_V_1" [stereo_2020/disparity_map.cpp:9->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 2117 'sub' 'tmp_i_i15_151' <Predicate = (!exitcond_flatten & !tmp_144)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 2118 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_2)   --->   "%agg_result_V_i_i15 = select i1 %tmp_i_i15, i8 %tmp_i_i15_151, i8 %tmp_250_i_i16" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 2118 'select' 'agg_result_V_i_i15' <Predicate = (!exitcond_flatten & !tmp_144)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_206 : Operation 2119 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_2)   --->   "%cost_d_actual_V_13_c = zext i8 %agg_result_V_i_i15 to i9" [stereo_2020/disparity_map.cpp:197]   --->   Operation 2119 'zext' 'cost_d_actual_V_13_c' <Predicate = (!exitcond_flatten & !tmp_144)> <Delay = 0.00>
ST_206 : Operation 2120 [1/1] (2.55ns)   --->   "%tmp_288_12_i_i = add i32 %i_op_assign_29_mid2, -14" [stereo_2020/disparity_map.cpp:197]   --->   Operation 2120 'add' 'tmp_288_12_i_i' <Predicate = (!exitcond_flatten & !tmp_144)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 2121 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_12_i_i)   --->   "%tmp_145 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_288_12_i_i, i32 31)" [stereo_2020/disparity_map.cpp:197]   --->   Operation 2121 'bitselect' 'tmp_145' <Predicate = (!exitcond_flatten & !tmp_144)> <Delay = 0.00>
ST_206 : Operation 2122 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_12_i_i)   --->   "%rev12 = xor i1 %tmp_145, true" [stereo_2020/disparity_map.cpp:197]   --->   Operation 2122 'xor' 'rev12' <Predicate = (!exitcond_flatten & !tmp_144)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 2123 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_12_i_i)   --->   "%or_cond14_i_i = and i1 %tmp_235_i_i, %rev12" [stereo_2020/disparity_map.cpp:197]   --->   Operation 2123 'and' 'or_cond14_i_i' <Predicate = (!exitcond_flatten & !tmp_144)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 2124 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_21_12_i_i = select i1 %or_cond14_i_i, i18 %cost_d_right_V_12_i_s, i18 %p_0820_4_11_i_i" [stereo_2020/disparity_map.cpp:197]   --->   Operation 2124 'select' 'p_Val2_21_12_i_i' <Predicate = (!exitcond_flatten & !tmp_144)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_206 : Operation 2125 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_2)   --->   "%p_Result_65_12_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_21_12_i_i, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:200]   --->   Operation 2125 'partselect' 'p_Result_65_12_i_i' <Predicate = (!exitcond_flatten & !tmp_144)> <Delay = 0.00>
ST_206 : Operation 2126 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_2)   --->   "%p_6_12_cast_i_i = zext i8 %p_Result_65_12_i_i to i9" [stereo_2020/disparity_map.cpp:200]   --->   Operation 2126 'zext' 'p_6_12_cast_i_i' <Predicate = (!exitcond_flatten & !tmp_144)> <Delay = 0.00>
ST_206 : Operation 2127 [1/1] (1.91ns) (out node of the LUT)   --->   "%cost_d_actual_V_1_2 = add i9 %cost_d_actual_V_13_c, %p_6_12_cast_i_i" [stereo_2020/disparity_map.cpp:200]   --->   Operation 2127 'add' 'cost_d_actual_V_1_2' <Predicate = (!exitcond_flatten & !tmp_144)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 2128 [1/1] (0.00ns)   --->   "%cost_d_actual_V_1_12_1 = zext i9 %cost_d_actual_V_1_2 to i10" [stereo_2020/disparity_map.cpp:200]   --->   Operation 2128 'zext' 'cost_d_actual_V_1_12_1' <Predicate = (!exitcond_flatten & !tmp_144)> <Delay = 0.00>
ST_206 : Operation 2129 [1/1] (0.00ns)   --->   "store i9 %cost_d_actual_V_1_2, i9* @cost_d_temp_right_V_13, align 2" [stereo_2020/disparity_map.cpp:201]   --->   Operation 2129 'store' <Predicate = (!exitcond_flatten & !tmp_144)> <Delay = 0.00>
ST_206 : Operation 2130 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22_12_i_i)   --->   "%or_cond13 = and i1 %tmp_30_i_i_mid2, %tmp_291_12_i_i" [stereo_2020/disparity_map.cpp:203]   --->   Operation 2130 'and' 'or_cond13' <Predicate = (!exitcond_flatten & !tmp_144)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 2131 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_22_12_i_i = select i1 %or_cond13, i18 %cost_d_diagonal_V_2, i18 %p_0914_4_11_i_i" [stereo_2020/disparity_map.cpp:203]   --->   Operation 2131 'select' 'p_Val2_22_12_i_i' <Predicate = (!exitcond_flatten & !tmp_144)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_206 : Operation 2132 [1/1] (0.00ns)   --->   "%p_Result_66_12_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_22_12_i_i, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:206]   --->   Operation 2132 'partselect' 'p_Result_66_12_i_i' <Predicate = (!exitcond_flatten & !tmp_144)> <Delay = 0.00>
ST_206 : Operation 2133 [1/1] (0.00ns)   --->   "%p_7_12_cast_i_i = zext i8 %p_Result_66_12_i_i to i10" [stereo_2020/disparity_map.cpp:206]   --->   Operation 2133 'zext' 'p_7_12_cast_i_i' <Predicate = (!exitcond_flatten & !tmp_144)> <Delay = 0.00>
ST_206 : Operation 2134 [1/1] (1.82ns)   --->   "%cost_d_actual_V_2_2 = add i10 %cost_d_actual_V_1_12_1, %p_7_12_cast_i_i" [stereo_2020/disparity_map.cpp:206]   --->   Operation 2134 'add' 'cost_d_actual_V_2_2' <Predicate = (!exitcond_flatten & !tmp_144)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 206> <Delay = 5.44>
ST_207 : Operation 2135 [1/1] (0.00ns)   --->   "%pixel_values_right_V_15 = load i8* @pixel_values_right_V_14, align 1" [stereo_2020/disparity_map.cpp:177]   --->   Operation 2135 'load' 'pixel_values_right_V_15' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_207 : Operation 2136 [1/1] (0.00ns)   --->   "%pixel_values_right_V_16 = load i8* @pixel_values_right_V_13, align 1" [stereo_2020/disparity_map.cpp:177]   --->   Operation 2136 'load' 'pixel_values_right_V_16' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_207 : Operation 2137 [1/1] (0.00ns)   --->   "store i8 %pixel_values_right_V_16, i8* @pixel_values_right_V_14, align 1" [stereo_2020/disparity_map.cpp:177]   --->   Operation 2137 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_207 : Operation 2138 [1/1] (0.00ns)   --->   "store i8 %pixel_values_right_V_17, i8* @pixel_values_right_V_13, align 1" [stereo_2020/disparity_map.cpp:177]   --->   Operation 2138 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_207 : Operation 2139 [1/1] (0.00ns)   --->   "br i1 %tmp_235_i_i, label %1, label %._crit_edge1512.i.i" [stereo_2020/disparity_map.cpp:180]   --->   Operation 2139 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_207 : Operation 2140 [1/1] (0.00ns)   --->   "%p_01063_2_11_i_i = phi i11 [ %p_01063_2_10_i_i, %._crit_edge1515.11.i.i ], [ %cost_d_actual_V_2_11_2, %_ifconv71 ]" [stereo_2020/disparity_map.cpp:212]   --->   Operation 2140 'phi' 'p_01063_2_11_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_207 : Operation 2141 [1/1] (0.00ns)   --->   "%p_01055_2_11_i_i = phi i4 [ %p_01055_2_10_i_i, %._crit_edge1515.11.i.i ], [ %p_01055_2_10_i_i_150, %_ifconv71 ]" [stereo_2020/disparity_map.cpp:215]   --->   Operation 2141 'phi' 'p_01055_2_11_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_207 : Operation 2142 [1/1] (1.76ns)   --->   "br i1 %tmp_144, label %._crit_edge1515.13.i.i, label %_ifconv74" [stereo_2020/disparity_map.cpp:193]   --->   Operation 2142 'br' <Predicate = (!exitcond_flatten)> <Delay = 1.76>
ST_207 : Operation 2143 [1/1] (0.00ns)   --->   "%cost_d_actual_V_2_12_1 = zext i10 %cost_d_actual_V_2_2 to i11" [stereo_2020/disparity_map.cpp:208]   --->   Operation 2143 'zext' 'cost_d_actual_V_2_12_1' <Predicate = (!exitcond_flatten & !tmp_144)> <Delay = 0.00>
ST_207 : Operation 2144 [1/1] (1.88ns)   --->   "%tmp_294_12_i_i = icmp ult i11 %cost_d_actual_V_2_12_1, %p_01063_2_11_i_i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 2144 'icmp' 'tmp_294_12_i_i' <Predicate = (!exitcond_flatten & !tmp_144)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2145 [1/1] (0.69ns)   --->   "%cost_d_actual_V_2_12_2 = select i1 %tmp_294_12_i_i, i11 %cost_d_actual_V_2_12_1, i11 %p_01063_2_11_i_i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 2145 'select' 'cost_d_actual_V_2_12_2' <Predicate = (!exitcond_flatten & !tmp_144)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_207 : Operation 2146 [1/1] (1.02ns)   --->   "%p_01055_2_11_i_i_152 = select i1 %tmp_294_12_i_i, i4 -3, i4 %p_01055_2_11_i_i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 2146 'select' 'p_01055_2_11_i_i_152' <Predicate = (!exitcond_flatten & !tmp_144)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_207 : Operation 2147 [1/1] (1.76ns)   --->   "br label %._crit_edge1515.13.i.i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 2147 'br' <Predicate = (!exitcond_flatten & !tmp_144)> <Delay = 1.76>
ST_207 : Operation 2148 [1/1] (0.00ns)   --->   "%p_0820_4_12_i_i = phi i18 [ %p_0820_4_11_i_i, %._crit_edge1515.12.i.i ], [ %p_Val2_21_12_i_i, %_ifconv74 ]" [stereo_2020/disparity_map.cpp:197]   --->   Operation 2148 'phi' 'p_0820_4_12_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_207 : Operation 2149 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_3 = load i9* @cost_d_temp_right_V_13, align 2"   --->   Operation 2149 'load' 'cost_d_temp_right_V_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_207 : Operation 2150 [1/1] (0.00ns)   --->   "%cost_last_line_13_V_1 = getelementptr [360 x i9]* %cost_last_line_13_V, i64 0, i64 %tmp_245_i_i" [stereo_2020/disparity_map.cpp:215]   --->   Operation 2150 'getelementptr' 'cost_last_line_13_V_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_207 : Operation 2151 [1/1] (3.25ns)   --->   "store i9 %cost_d_temp_right_V_3, i9* %cost_last_line_13_V_1, align 2" [stereo_2020/disparity_map.cpp:215]   --->   Operation 2151 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_207 : Operation 2152 [1/1] (1.55ns)   --->   "%tmp_i_i16 = icmp ult i8 %pixel_values_left_V_1, %pixel_values_right_V_16" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 2152 'icmp' 'tmp_i_i16' <Predicate = (!exitcond_flatten & !tmp_146)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2153 [1/1] (1.91ns)   --->   "%tmp_250_i_i17 = sub i8 %pixel_values_left_V_1, %pixel_values_right_V_16" [stereo_2020/disparity_map.cpp:7->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 2153 'sub' 'tmp_250_i_i17' <Predicate = (!exitcond_flatten & !tmp_146)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2154 [1/1] (1.91ns)   --->   "%tmp_i_i16_153 = sub i8 %pixel_values_right_V_16, %pixel_values_left_V_1" [stereo_2020/disparity_map.cpp:9->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 2154 'sub' 'tmp_i_i16_153' <Predicate = (!exitcond_flatten & !tmp_146)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2155 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_3)   --->   "%agg_result_V_i_i16 = select i1 %tmp_i_i16, i8 %tmp_i_i16_153, i8 %tmp_250_i_i17" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 2155 'select' 'agg_result_V_i_i16' <Predicate = (!exitcond_flatten & !tmp_146)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_207 : Operation 2156 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_3)   --->   "%cost_d_actual_V_14_c = zext i8 %agg_result_V_i_i16 to i9" [stereo_2020/disparity_map.cpp:197]   --->   Operation 2156 'zext' 'cost_d_actual_V_14_c' <Predicate = (!exitcond_flatten & !tmp_146)> <Delay = 0.00>
ST_207 : Operation 2157 [1/1] (2.55ns)   --->   "%tmp_288_13_i_i = add i32 %i_op_assign_29_mid2, -15" [stereo_2020/disparity_map.cpp:197]   --->   Operation 2157 'add' 'tmp_288_13_i_i' <Predicate = (!exitcond_flatten & !tmp_146)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2158 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_13_i_i)   --->   "%tmp_147 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_288_13_i_i, i32 31)" [stereo_2020/disparity_map.cpp:197]   --->   Operation 2158 'bitselect' 'tmp_147' <Predicate = (!exitcond_flatten & !tmp_146)> <Delay = 0.00>
ST_207 : Operation 2159 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_13_i_i)   --->   "%rev13 = xor i1 %tmp_147, true" [stereo_2020/disparity_map.cpp:197]   --->   Operation 2159 'xor' 'rev13' <Predicate = (!exitcond_flatten & !tmp_146)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2160 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_13_i_i)   --->   "%or_cond15_i_i = and i1 %tmp_235_i_i, %rev13" [stereo_2020/disparity_map.cpp:197]   --->   Operation 2160 'and' 'or_cond15_i_i' <Predicate = (!exitcond_flatten & !tmp_146)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2161 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_21_13_i_i = select i1 %or_cond15_i_i, i18 %cost_d_right_V_13_i_s, i18 %p_0820_4_12_i_i" [stereo_2020/disparity_map.cpp:197]   --->   Operation 2161 'select' 'p_Val2_21_13_i_i' <Predicate = (!exitcond_flatten & !tmp_146)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_207 : Operation 2162 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_3)   --->   "%p_Result_65_13_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_21_13_i_i, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:200]   --->   Operation 2162 'partselect' 'p_Result_65_13_i_i' <Predicate = (!exitcond_flatten & !tmp_146)> <Delay = 0.00>
ST_207 : Operation 2163 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_3)   --->   "%p_6_13_cast_i_i = zext i8 %p_Result_65_13_i_i to i9" [stereo_2020/disparity_map.cpp:200]   --->   Operation 2163 'zext' 'p_6_13_cast_i_i' <Predicate = (!exitcond_flatten & !tmp_146)> <Delay = 0.00>
ST_207 : Operation 2164 [1/1] (1.91ns) (out node of the LUT)   --->   "%cost_d_actual_V_1_3 = add i9 %cost_d_actual_V_14_c, %p_6_13_cast_i_i" [stereo_2020/disparity_map.cpp:200]   --->   Operation 2164 'add' 'cost_d_actual_V_1_3' <Predicate = (!exitcond_flatten & !tmp_146)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2165 [1/1] (0.00ns)   --->   "store i9 %cost_d_actual_V_1_3, i9* @cost_d_temp_right_V_14, align 2" [stereo_2020/disparity_map.cpp:201]   --->   Operation 2165 'store' <Predicate = (!exitcond_flatten & !tmp_146)> <Delay = 0.00>

State 208 <SV = 207> <Delay = 5.70>
ST_208 : Operation 2166 [1/1] (0.00ns)   --->   "%p_0914_4_12_i_i = phi i18 [ %p_0914_4_11_i_i, %._crit_edge1515.12.i.i ], [ %p_Val2_22_12_i_i, %_ifconv74 ]" [stereo_2020/disparity_map.cpp:203]   --->   Operation 2166 'phi' 'p_0914_4_12_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_208 : Operation 2167 [1/1] (0.00ns)   --->   "%p_01063_2_12_i_i = phi i11 [ %p_01063_2_11_i_i, %._crit_edge1515.12.i.i ], [ %cost_d_actual_V_2_12_2, %_ifconv74 ]" [stereo_2020/disparity_map.cpp:212]   --->   Operation 2167 'phi' 'p_01063_2_12_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_208 : Operation 2168 [1/1] (0.00ns)   --->   "%p_01055_2_12_i_i = phi i4 [ %p_01055_2_11_i_i, %._crit_edge1515.12.i.i ], [ %p_01055_2_11_i_i_152, %_ifconv74 ]" [stereo_2020/disparity_map.cpp:215]   --->   Operation 2168 'phi' 'p_01055_2_12_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_208 : Operation 2169 [1/1] (1.76ns)   --->   "br i1 %tmp_146, label %._crit_edge1515.14.i.i, label %_ifconv77" [stereo_2020/disparity_map.cpp:193]   --->   Operation 2169 'br' <Predicate = (!exitcond_flatten)> <Delay = 1.76>
ST_208 : Operation 2170 [1/1] (0.00ns)   --->   "%cost_d_actual_V_1_13_1 = zext i9 %cost_d_actual_V_1_3 to i10" [stereo_2020/disparity_map.cpp:200]   --->   Operation 2170 'zext' 'cost_d_actual_V_1_13_1' <Predicate = (!exitcond_flatten & !tmp_146)> <Delay = 0.00>
ST_208 : Operation 2171 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22_13_i_i)   --->   "%or_cond14 = and i1 %tmp_30_i_i_mid2, %tmp_291_13_i_i" [stereo_2020/disparity_map.cpp:203]   --->   Operation 2171 'and' 'or_cond14' <Predicate = (!exitcond_flatten & !tmp_146)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2172 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_22_13_i_i = select i1 %or_cond14, i18 %cost_d_diagonal_V_3, i18 %p_0914_4_12_i_i" [stereo_2020/disparity_map.cpp:203]   --->   Operation 2172 'select' 'p_Val2_22_13_i_i' <Predicate = (!exitcond_flatten & !tmp_146)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_208 : Operation 2173 [1/1] (0.00ns)   --->   "%p_Result_66_13_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_22_13_i_i, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:206]   --->   Operation 2173 'partselect' 'p_Result_66_13_i_i' <Predicate = (!exitcond_flatten & !tmp_146)> <Delay = 0.00>
ST_208 : Operation 2174 [1/1] (0.00ns)   --->   "%p_7_13_cast_i_i = zext i8 %p_Result_66_13_i_i to i10" [stereo_2020/disparity_map.cpp:206]   --->   Operation 2174 'zext' 'p_7_13_cast_i_i' <Predicate = (!exitcond_flatten & !tmp_146)> <Delay = 0.00>
ST_208 : Operation 2175 [1/1] (1.82ns)   --->   "%cost_d_actual_V_2_3 = add i10 %cost_d_actual_V_1_13_1, %p_7_13_cast_i_i" [stereo_2020/disparity_map.cpp:206]   --->   Operation 2175 'add' 'cost_d_actual_V_2_3' <Predicate = (!exitcond_flatten & !tmp_146)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2176 [1/1] (0.00ns)   --->   "%cost_d_actual_V_2_13_1 = zext i10 %cost_d_actual_V_2_3 to i11" [stereo_2020/disparity_map.cpp:208]   --->   Operation 2176 'zext' 'cost_d_actual_V_2_13_1' <Predicate = (!exitcond_flatten & !tmp_146)> <Delay = 0.00>
ST_208 : Operation 2177 [1/1] (1.88ns)   --->   "%tmp_294_13_i_i = icmp ult i11 %cost_d_actual_V_2_13_1, %p_01063_2_12_i_i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 2177 'icmp' 'tmp_294_13_i_i' <Predicate = (!exitcond_flatten & !tmp_146)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2178 [1/1] (0.69ns)   --->   "%cost_d_actual_V_2_13_2 = select i1 %tmp_294_13_i_i, i11 %cost_d_actual_V_2_13_1, i11 %p_01063_2_12_i_i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 2178 'select' 'cost_d_actual_V_2_13_2' <Predicate = (!exitcond_flatten & !tmp_146)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_208 : Operation 2179 [1/1] (1.02ns)   --->   "%p_01055_2_12_i_i_154 = select i1 %tmp_294_13_i_i, i4 -2, i4 %p_01055_2_12_i_i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 2179 'select' 'p_01055_2_12_i_i_154' <Predicate = (!exitcond_flatten & !tmp_146)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_208 : Operation 2180 [1/1] (1.76ns)   --->   "br label %._crit_edge1515.14.i.i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 2180 'br' <Predicate = (!exitcond_flatten & !tmp_146)> <Delay = 1.76>
ST_208 : Operation 2181 [1/1] (0.00ns)   --->   "%p_0914_4_13_i_i = phi i18 [ %p_0914_4_12_i_i, %._crit_edge1515.13.i.i ], [ %p_Val2_22_13_i_i, %_ifconv77 ]" [stereo_2020/disparity_map.cpp:203]   --->   Operation 2181 'phi' 'p_0914_4_13_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_208 : Operation 2182 [1/1] (0.00ns)   --->   "%p_0820_4_13_i_i = phi i18 [ %p_0820_4_12_i_i, %._crit_edge1515.13.i.i ], [ %p_Val2_21_13_i_i, %_ifconv77 ]" [stereo_2020/disparity_map.cpp:197]   --->   Operation 2182 'phi' 'p_0820_4_13_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_208 : Operation 2183 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_2 = load i9* @cost_d_temp_right_V_14, align 2"   --->   Operation 2183 'load' 'cost_d_temp_right_V_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_208 : Operation 2184 [1/1] (0.00ns)   --->   "%cost_last_line_14_V_1 = getelementptr [360 x i9]* %cost_last_line_14_V, i64 0, i64 %tmp_245_i_i" [stereo_2020/disparity_map.cpp:215]   --->   Operation 2184 'getelementptr' 'cost_last_line_14_V_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_208 : Operation 2185 [1/1] (3.25ns)   --->   "store i9 %cost_d_temp_right_V_2, i9* %cost_last_line_14_V_1, align 2" [stereo_2020/disparity_map.cpp:215]   --->   Operation 2185 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_208 : Operation 2186 [1/1] (1.55ns)   --->   "%tmp_i_i17 = icmp ult i8 %pixel_values_left_V_1, %pixel_values_right_V_15" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 2186 'icmp' 'tmp_i_i17' <Predicate = (!exitcond_flatten & !tmp_148)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2187 [1/1] (1.91ns)   --->   "%tmp_250_i_i18 = sub i8 %pixel_values_left_V_1, %pixel_values_right_V_15" [stereo_2020/disparity_map.cpp:7->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 2187 'sub' 'tmp_250_i_i18' <Predicate = (!exitcond_flatten & !tmp_148)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2188 [1/1] (1.91ns)   --->   "%tmp_i_i17_155 = sub i8 %pixel_values_right_V_15, %pixel_values_left_V_1" [stereo_2020/disparity_map.cpp:9->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 2188 'sub' 'tmp_i_i17_155' <Predicate = (!exitcond_flatten & !tmp_148)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2189 [1/1] (2.55ns)   --->   "%tmp_288_14_i_i = add i32 %i_op_assign_29_mid2, -16" [stereo_2020/disparity_map.cpp:197]   --->   Operation 2189 'add' 'tmp_288_14_i_i' <Predicate = (!exitcond_flatten & !tmp_148)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2190 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_14_i_i)   --->   "%tmp_149 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_288_14_i_i, i32 31)" [stereo_2020/disparity_map.cpp:197]   --->   Operation 2190 'bitselect' 'tmp_149' <Predicate = (!exitcond_flatten & !tmp_148)> <Delay = 0.00>
ST_208 : Operation 2191 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_14_i_i)   --->   "%rev14 = xor i1 %tmp_149, true" [stereo_2020/disparity_map.cpp:197]   --->   Operation 2191 'xor' 'rev14' <Predicate = (!exitcond_flatten & !tmp_148)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2192 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_14_i_i)   --->   "%or_cond16_i_i = and i1 %tmp_235_i_i, %rev14" [stereo_2020/disparity_map.cpp:197]   --->   Operation 2192 'and' 'or_cond16_i_i' <Predicate = (!exitcond_flatten & !tmp_148)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2193 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_21_14_i_i = select i1 %or_cond16_i_i, i18 %cost_d_right_V_14_i_s, i18 %p_0820_4_13_i_i" [stereo_2020/disparity_map.cpp:197]   --->   Operation 2193 'select' 'p_Val2_21_14_i_i' <Predicate = (!exitcond_flatten & !tmp_148)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_208 : Operation 2194 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22_14_i_i)   --->   "%or_cond15 = and i1 %tmp_30_i_i_mid2, %tmp_291_14_i_i" [stereo_2020/disparity_map.cpp:203]   --->   Operation 2194 'and' 'or_cond15' <Predicate = (!exitcond_flatten & !tmp_148)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2195 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_22_14_i_i = select i1 %or_cond15, i18 %cost_d_diagonal_V_4, i18 %p_0914_4_13_i_i" [stereo_2020/disparity_map.cpp:203]   --->   Operation 2195 'select' 'p_Val2_22_14_i_i' <Predicate = (!exitcond_flatten & !tmp_148)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_208 : Operation 2196 [1/1] (0.00ns)   --->   "%p_Result_66_14_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_22_14_i_i, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:206]   --->   Operation 2196 'partselect' 'p_Result_66_14_i_i' <Predicate = (!exitcond_flatten & !tmp_148)> <Delay = 0.00>

State 209 <SV = 208> <Delay = 6.64>
ST_209 : Operation 2197 [1/1] (0.00ns)   --->   "%p_01063_2_13_i_i = phi i11 [ %p_01063_2_12_i_i, %._crit_edge1515.13.i.i ], [ %cost_d_actual_V_2_13_2, %_ifconv77 ]" [stereo_2020/disparity_map.cpp:212]   --->   Operation 2197 'phi' 'p_01063_2_13_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_209 : Operation 2198 [1/1] (0.00ns)   --->   "%p_01055_2_13_i_i = phi i4 [ %p_01055_2_12_i_i, %._crit_edge1515.13.i.i ], [ %p_01055_2_12_i_i_154, %_ifconv77 ]" [stereo_2020/disparity_map.cpp:215]   --->   Operation 2198 'phi' 'p_01055_2_13_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_209 : Operation 2199 [1/1] (1.76ns)   --->   "br i1 %tmp_148, label %._crit_edge1515.15.i.i, label %_ifconv80" [stereo_2020/disparity_map.cpp:193]   --->   Operation 2199 'br' <Predicate = (!exitcond_flatten)> <Delay = 1.76>
ST_209 : Operation 2200 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_4)   --->   "%agg_result_V_i_i17 = select i1 %tmp_i_i17, i8 %tmp_i_i17_155, i8 %tmp_250_i_i18" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195]   --->   Operation 2200 'select' 'agg_result_V_i_i17' <Predicate = (!exitcond_flatten & !tmp_148)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_209 : Operation 2201 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_4)   --->   "%cost_d_actual_V_15_c = zext i8 %agg_result_V_i_i17 to i9" [stereo_2020/disparity_map.cpp:197]   --->   Operation 2201 'zext' 'cost_d_actual_V_15_c' <Predicate = (!exitcond_flatten & !tmp_148)> <Delay = 0.00>
ST_209 : Operation 2202 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_4)   --->   "%p_Result_65_14_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_21_14_i_i, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:200]   --->   Operation 2202 'partselect' 'p_Result_65_14_i_i' <Predicate = (!exitcond_flatten & !tmp_148)> <Delay = 0.00>
ST_209 : Operation 2203 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_4)   --->   "%p_6_14_cast_i_i = zext i8 %p_Result_65_14_i_i to i9" [stereo_2020/disparity_map.cpp:200]   --->   Operation 2203 'zext' 'p_6_14_cast_i_i' <Predicate = (!exitcond_flatten & !tmp_148)> <Delay = 0.00>
ST_209 : Operation 2204 [1/1] (1.91ns) (out node of the LUT)   --->   "%cost_d_actual_V_1_4 = add i9 %cost_d_actual_V_15_c, %p_6_14_cast_i_i" [stereo_2020/disparity_map.cpp:200]   --->   Operation 2204 'add' 'cost_d_actual_V_1_4' <Predicate = (!exitcond_flatten & !tmp_148)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 2205 [1/1] (0.00ns)   --->   "%cost_d_actual_V_1_14_1 = zext i9 %cost_d_actual_V_1_4 to i10" [stereo_2020/disparity_map.cpp:200]   --->   Operation 2205 'zext' 'cost_d_actual_V_1_14_1' <Predicate = (!exitcond_flatten & !tmp_148)> <Delay = 0.00>
ST_209 : Operation 2206 [1/1] (0.00ns)   --->   "store i9 %cost_d_actual_V_1_4, i9* @cost_d_temp_right_V_15, align 2" [stereo_2020/disparity_map.cpp:201]   --->   Operation 2206 'store' <Predicate = (!exitcond_flatten & !tmp_148)> <Delay = 0.00>
ST_209 : Operation 2207 [1/1] (0.00ns)   --->   "%p_7_14_cast_i_i = zext i8 %p_Result_66_14_i_i to i10" [stereo_2020/disparity_map.cpp:206]   --->   Operation 2207 'zext' 'p_7_14_cast_i_i' <Predicate = (!exitcond_flatten & !tmp_148)> <Delay = 0.00>
ST_209 : Operation 2208 [1/1] (1.82ns)   --->   "%cost_d_actual_V_2_4 = add i10 %cost_d_actual_V_1_14_1, %p_7_14_cast_i_i" [stereo_2020/disparity_map.cpp:206]   --->   Operation 2208 'add' 'cost_d_actual_V_2_4' <Predicate = (!exitcond_flatten & !tmp_148)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 2209 [1/1] (0.00ns)   --->   "%cost_d_actual_V_2_14_1 = zext i10 %cost_d_actual_V_2_4 to i11" [stereo_2020/disparity_map.cpp:208]   --->   Operation 2209 'zext' 'cost_d_actual_V_2_14_1' <Predicate = (!exitcond_flatten & !tmp_148)> <Delay = 0.00>
ST_209 : Operation 2210 [1/1] (1.88ns)   --->   "%tmp_294_14_i_i = icmp ult i11 %cost_d_actual_V_2_14_1, %p_01063_2_13_i_i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 2210 'icmp' 'tmp_294_14_i_i' <Predicate = (!exitcond_flatten & !tmp_148)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 2211 [1/1] (1.02ns)   --->   "%p_01055_2_i_i_156 = select i1 %tmp_294_14_i_i, i4 -1, i4 %p_01055_2_13_i_i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 2211 'select' 'p_01055_2_i_i_156' <Predicate = (!exitcond_flatten & !tmp_148)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_209 : Operation 2212 [1/1] (1.76ns)   --->   "br label %._crit_edge1515.15.i.i" [stereo_2020/disparity_map.cpp:208]   --->   Operation 2212 'br' <Predicate = (!exitcond_flatten & !tmp_148)> <Delay = 1.76>
ST_209 : Operation 2213 [1/1] (0.00ns)   --->   "%p_0914_4_14_i_i = phi i18 [ %p_0914_4_13_i_i, %._crit_edge1515.14.i.i ], [ %p_Val2_22_14_i_i, %_ifconv80 ]" [stereo_2020/disparity_map.cpp:203]   --->   Operation 2213 'phi' 'p_0914_4_14_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_209 : Operation 2214 [1/1] (0.00ns)   --->   "%p_0820_4_14_i_i = phi i18 [ %p_0820_4_13_i_i, %._crit_edge1515.14.i.i ], [ %p_Val2_21_14_i_i, %_ifconv80 ]" [stereo_2020/disparity_map.cpp:197]   --->   Operation 2214 'phi' 'p_0820_4_14_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 210 <SV = 209> <Delay = 8.45>
ST_210 : Operation 2215 [1/1] (0.00ns)   --->   "%p_01055_2_14_i_i = phi i4 [ %p_01055_2_13_i_i, %._crit_edge1515.14.i.i ], [ %p_01055_2_i_i_156, %_ifconv80 ]" [stereo_2020/disparity_map.cpp:215]   --->   Operation 2215 'phi' 'p_01055_2_14_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_210 : Operation 2216 [1/1] (0.00ns)   --->   "%lhs_V_cast = zext i4 %p_01055_2_14_i_i to i13" [stereo_2020/disparity_map.cpp:215]   --->   Operation 2216 'zext' 'lhs_V_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_210 : Operation 2217 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_1 = load i9* @cost_d_temp_right_V_15, align 2"   --->   Operation 2217 'load' 'cost_d_temp_right_V_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_210 : Operation 2218 [1/1] (0.00ns)   --->   "%cost_last_line_15_V_1 = getelementptr [360 x i9]* %cost_last_line_15_V, i64 0, i64 %tmp_245_i_i" [stereo_2020/disparity_map.cpp:215]   --->   Operation 2218 'getelementptr' 'cost_last_line_15_V_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_210 : Operation 2219 [1/1] (3.25ns)   --->   "store i9 %cost_d_temp_right_V_1, i9* %cost_last_line_15_V_1, align 2" [stereo_2020/disparity_map.cpp:215]   --->   Operation 2219 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_210 : Operation 2220 [1/1] (0.00ns)   --->   "%p_shl1_i_i = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %p_01055_2_14_i_i, i8 0)" [stereo_2020/disparity_map.cpp:217]   --->   Operation 2220 'bitconcatenate' 'p_shl1_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_210 : Operation 2221 [1/1] (0.00ns)   --->   "%p_shl1_cast_i_i_cast = zext i12 %p_shl1_i_i to i13" [stereo_2020/disparity_map.cpp:217]   --->   Operation 2221 'zext' 'p_shl1_cast_i_i_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_210 : Operation 2222 [1/1] (1.54ns)   --->   "%ret_V_6 = sub i13 %p_shl1_cast_i_i_cast, %lhs_V_cast" [stereo_2020/disparity_map.cpp:217]   --->   Operation 2222 'sub' 'ret_V_6' <Predicate = (!exitcond_flatten)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 2223 [1/1] (0.00ns)   --->   "%ret_V_6_cast = sext i13 %ret_V_6 to i40" [stereo_2020/disparity_map.cpp:217]   --->   Operation 2223 'sext' 'ret_V_6_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_210 : Operation 2224 [1/1] (0.00ns)   --->   "%zext_cast = zext i40 %ret_V_6_cast to i81" [stereo_2020/disparity_map.cpp:217]   --->   Operation 2224 'zext' 'zext_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_210 : Operation 2225 [2/2] (6.91ns)   --->   "%mul = mul i81 %zext_cast, 1172812402962" [stereo_2020/disparity_map.cpp:217]   --->   Operation 2225 'mul' 'mul' <Predicate = (!exitcond_flatten)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 210> <Delay = 6.91>
ST_211 : Operation 2226 [1/2] (6.91ns)   --->   "%mul = mul i81 %zext_cast, 1172812402962" [stereo_2020/disparity_map.cpp:217]   --->   Operation 2226 'mul' 'mul' <Predicate = (!exitcond_flatten)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 2227 [1/1] (0.00ns)   --->   "%tmp150 = call i8 @_ssdm_op_PartSelect.i8.i81.i32.i32(i81 %mul, i32 44, i32 51)" [stereo_2020/disparity_map.cpp:217]   --->   Operation 2227 'partselect' 'tmp150' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 212 <SV = 211> <Delay = 3.63>
ST_212 : Operation 2228 [1/1] (0.00ns)   --->   "%tmp_250_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str21)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:696->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->stereo_2020/disparity_map.cpp:218]   --->   Operation 2228 'specregionbegin' 'tmp_250_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_212 : Operation 2229 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:700->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->stereo_2020/disparity_map.cpp:218]   --->   Operation 2229 'specprotocol' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_212 : Operation 2230 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dMap_data_stream_0_V, i8 %tmp150)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->stereo_2020/disparity_map.cpp:218]   --->   Operation 2230 'write' <Predicate = (!exitcond_flatten)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_212 : Operation 2231 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str21, i32 %tmp_250_i_i)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:705->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->stereo_2020/disparity_map.cpp:218]   --->   Operation 2231 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_212 : Operation 2232 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str16, i32 %tmp_34_i_i)" [stereo_2020/disparity_map.cpp:219]   --->   Operation 2232 'specregionend' 'empty_107' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_212 : Operation 2233 [1/1] (0.00ns)   --->   "br label %0" [stereo_2020/disparity_map.cpp:128]   --->   Operation 2233 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 213 <SV = 191> <Delay = 0.00>
ST_213 : Operation 2234 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 2234 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.63ns
The critical path consists of the following:
	fifo read on port 'fx1_loc' [114]  (3.63 ns)

 <State 2>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_16_i_i', stereo_2020/disparity_map.cpp:89) [140]  (7.26 ns)

 <State 3>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_16_i_i', stereo_2020/disparity_map.cpp:89) [140]  (7.26 ns)

 <State 4>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_16_i_i', stereo_2020/disparity_map.cpp:89) [140]  (7.26 ns)

 <State 5>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_16_i_i', stereo_2020/disparity_map.cpp:89) [140]  (7.26 ns)

 <State 6>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_16_i_i', stereo_2020/disparity_map.cpp:89) [140]  (7.26 ns)

 <State 7>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('tmp_124_i_i', stereo_2020/disparity_map.cpp:159) [148]  (6.28 ns)

 <State 8>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('tmp_124_i_i', stereo_2020/disparity_map.cpp:159) [148]  (6.28 ns)

 <State 9>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('tmp_124_i_i', stereo_2020/disparity_map.cpp:159) [148]  (6.28 ns)

 <State 10>: 8.51ns
The critical path consists of the following:
	'mul' operation ('bound') [160]  (8.51 ns)

 <State 11>: 6.02ns
The critical path consists of the following:
	'phi' operation ('i_op', stereo_2020/disparity_map.cpp:134) with incoming values : ('tmp_39_i_i_mid2_v_v_s', stereo_2020/disparity_map.cpp:134) [164]  (0 ns)
	'add' operation ('row', stereo_2020/disparity_map.cpp:126) [172]  (2.55 ns)
	'icmp' operation ('tmp_30_i_i_mid1', stereo_2020/disparity_map.cpp:183) [176]  (2.47 ns)
	'select' operation ('tmp_30_i_i_mid2', stereo_2020/disparity_map.cpp:183) [178]  (0.993 ns)

 <State 12>: 7.11ns
The critical path consists of the following:
	'select' operation ('tmp_39_i_i_mid2_v_v_s', stereo_2020/disparity_map.cpp:134) [179]  (0.698 ns)
	'sitofp' operation ('tmp_39_i_i_mid2_v_v_1', stereo_2020/disparity_map.cpp:134) [180]  (6.41 ns)

 <State 13>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_39_i_i_mid2_v_v_1', stereo_2020/disparity_map.cpp:134) [180]  (6.41 ns)

 <State 14>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_39_i_i_mid2_v_v_1', stereo_2020/disparity_map.cpp:134) [180]  (6.41 ns)

 <State 15>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_39_i_i_mid2_v_v_1', stereo_2020/disparity_map.cpp:134) [180]  (6.41 ns)

 <State 16>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_39_i_i_mid2_v_v_1', stereo_2020/disparity_map.cpp:134) [180]  (6.41 ns)

 <State 17>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_39_i_i_mid2_v_v_1', stereo_2020/disparity_map.cpp:134) [180]  (6.41 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_39_i_i_mid2_v_v', stereo_2020/disparity_map.cpp:134) [181]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_39_i_i_mid2_v_v', stereo_2020/disparity_map.cpp:134) [181]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_39_i_i_mid2_v_v', stereo_2020/disparity_map.cpp:134) [181]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_39_i_i_mid2_v_v', stereo_2020/disparity_map.cpp:134) [181]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_39_i_i_mid2_v_v', stereo_2020/disparity_map.cpp:134) [181]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_36_i_i', stereo_2020/disparity_map.cpp:131) [193]  (7.26 ns)

 <State 24>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_39_i_i_mid2_v', stereo_2020/disparity_map.cpp:134) [182]  (6.08 ns)

 <State 25>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_39_i_i_mid2_v', stereo_2020/disparity_map.cpp:134) [182]  (6.08 ns)

 <State 26>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_39_i_i_mid2_v', stereo_2020/disparity_map.cpp:134) [182]  (6.08 ns)

 <State 27>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_39_i_i_mid2_v', stereo_2020/disparity_map.cpp:134) [182]  (6.08 ns)

 <State 28>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_39_i_i_mid2_v', stereo_2020/disparity_map.cpp:134) [182]  (6.08 ns)

 <State 29>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_39_i_i_mid2_v', stereo_2020/disparity_map.cpp:134) [182]  (6.08 ns)

 <State 30>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_39_i_i_mid2_v', stereo_2020/disparity_map.cpp:134) [182]  (6.08 ns)

 <State 31>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_39_i_i_mid2_v', stereo_2020/disparity_map.cpp:134) [182]  (6.08 ns)

 <State 32>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_39_i_i_mid2_v', stereo_2020/disparity_map.cpp:134) [182]  (6.08 ns)

 <State 33>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_39_i_i_mid2_v', stereo_2020/disparity_map.cpp:134) [182]  (6.08 ns)

 <State 34>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_39_i_i_mid2_v', stereo_2020/disparity_map.cpp:134) [182]  (6.08 ns)

 <State 35>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_39_i_i_mid2_v', stereo_2020/disparity_map.cpp:134) [182]  (6.08 ns)

 <State 36>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_39_i_i_mid2_v', stereo_2020/disparity_map.cpp:134) [182]  (6.08 ns)

 <State 37>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_39_i_i_mid2_v', stereo_2020/disparity_map.cpp:134) [182]  (6.08 ns)

 <State 38>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_39_i_i_mid2_v', stereo_2020/disparity_map.cpp:134) [182]  (6.08 ns)

 <State 39>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_37_i_i', stereo_2020/disparity_map.cpp:131) [194]  (6.08 ns)

 <State 40>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_39_i_i_mid2', stereo_2020/disparity_map.cpp:134) [183]  (5.7 ns)

 <State 41>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_39_i_i_mid2', stereo_2020/disparity_map.cpp:134) [183]  (5.7 ns)

 <State 42>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_39_i_i_mid2', stereo_2020/disparity_map.cpp:134) [183]  (5.7 ns)

 <State 43>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_56_i_i_mid2', stereo_2020/disparity_map.cpp:138) [187]  (5.7 ns)

 <State 44>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_40_i_i', stereo_2020/disparity_map.cpp:134) [196]  (7.26 ns)

 <State 45>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_40_i_i', stereo_2020/disparity_map.cpp:134) [196]  (7.26 ns)

 <State 46>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_40_i_i', stereo_2020/disparity_map.cpp:134) [196]  (7.26 ns)

 <State 47>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_40_i_i', stereo_2020/disparity_map.cpp:134) [196]  (7.26 ns)

 <State 48>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_40_i_i', stereo_2020/disparity_map.cpp:134) [196]  (7.26 ns)

 <State 49>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_42_i_i', stereo_2020/disparity_map.cpp:134) [197]  (7.26 ns)

 <State 50>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_42_i_i', stereo_2020/disparity_map.cpp:134) [197]  (7.26 ns)

 <State 51>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_42_i_i', stereo_2020/disparity_map.cpp:134) [197]  (7.26 ns)

 <State 52>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_42_i_i', stereo_2020/disparity_map.cpp:134) [197]  (7.26 ns)

 <State 53>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_42_i_i', stereo_2020/disparity_map.cpp:134) [197]  (7.26 ns)

 <State 54>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_54_i_i', stereo_2020/disparity_map.cpp:137) [211]  (7.26 ns)

 <State 55>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('y1', stereo_2020/disparity_map.cpp:141) [204]  (6.08 ns)

 <State 56>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('y1', stereo_2020/disparity_map.cpp:141) [204]  (6.08 ns)

 <State 57>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('y1', stereo_2020/disparity_map.cpp:141) [204]  (6.08 ns)

 <State 58>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('y1', stereo_2020/disparity_map.cpp:141) [204]  (6.08 ns)

 <State 59>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('y1', stereo_2020/disparity_map.cpp:141) [204]  (6.08 ns)

 <State 60>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('y1', stereo_2020/disparity_map.cpp:141) [204]  (6.08 ns)

 <State 61>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('y1', stereo_2020/disparity_map.cpp:141) [204]  (6.08 ns)

 <State 62>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('y1', stereo_2020/disparity_map.cpp:141) [204]  (6.08 ns)

 <State 63>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('y1', stereo_2020/disparity_map.cpp:141) [204]  (6.08 ns)

 <State 64>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('y1', stereo_2020/disparity_map.cpp:141) [204]  (6.08 ns)

 <State 65>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('y1', stereo_2020/disparity_map.cpp:141) [204]  (6.08 ns)

 <State 66>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('y1', stereo_2020/disparity_map.cpp:141) [204]  (6.08 ns)

 <State 67>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('y1', stereo_2020/disparity_map.cpp:141) [204]  (6.08 ns)

 <State 68>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('y1', stereo_2020/disparity_map.cpp:141) [204]  (6.08 ns)

 <State 69>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('y1', stereo_2020/disparity_map.cpp:141) [204]  (6.08 ns)

 <State 70>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x1', stereo_2020/disparity_map.cpp:140) [206]  (6.08 ns)

 <State 71>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('y2', stereo_2020/disparity_map.cpp:144) [218]  (6.08 ns)

 <State 72>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x2', stereo_2020/disparity_map.cpp:143) [220]  (6.08 ns)

 <State 73>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_64_i_i', stereo_2020/disparity_map.cpp:142) [205]  (5.7 ns)

 <State 74>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_63_i_i', stereo_2020/disparity_map.cpp:142) [207]  (5.7 ns)

 <State 75>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('r1', stereo_2020/disparity_map.cpp:142) [208]  (7.26 ns)

 <State 76>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('r1', stereo_2020/disparity_map.cpp:142) [208]  (7.26 ns)

 <State 77>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('r1', stereo_2020/disparity_map.cpp:142) [208]  (7.26 ns)

 <State 78>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('r1', stereo_2020/disparity_map.cpp:142) [208]  (7.26 ns)

 <State 79>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('r1', stereo_2020/disparity_map.cpp:142) [208]  (7.26 ns)

 <State 80>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('r2', stereo_2020/disparity_map.cpp:145) [222]  (7.26 ns)

 <State 81>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('r2', stereo_2020/disparity_map.cpp:145) [222]  (7.26 ns)

 <State 82>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_82_i_i', stereo_2020/disparity_map.cpp:146) [239]  (7.26 ns)

 <State 83>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_82_i_i', stereo_2020/disparity_map.cpp:146) [239]  (7.26 ns)

 <State 84>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_68_i_i', stereo_2020/disparity_map.cpp:146) [224]  (7.26 ns)

 <State 85>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_68_i_i', stereo_2020/disparity_map.cpp:146) [224]  (7.26 ns)

 <State 86>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_68_i_i', stereo_2020/disparity_map.cpp:146) [224]  (7.26 ns)

 <State 87>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_68_i_i', stereo_2020/disparity_map.cpp:146) [224]  (7.26 ns)

 <State 88>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_68_i_i', stereo_2020/disparity_map.cpp:146) [224]  (7.26 ns)

 <State 89>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_71_i_i', stereo_2020/disparity_map.cpp:146) [227]  (7.26 ns)

 <State 90>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_71_i_i', stereo_2020/disparity_map.cpp:146) [227]  (7.26 ns)

 <State 91>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_71_i_i', stereo_2020/disparity_map.cpp:146) [227]  (7.26 ns)

 <State 92>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_71_i_i', stereo_2020/disparity_map.cpp:146) [227]  (7.26 ns)

 <State 93>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_71_i_i', stereo_2020/disparity_map.cpp:146) [227]  (7.26 ns)

 <State 94>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_75_i_i', stereo_2020/disparity_map.cpp:146) [231]  (7.26 ns)

 <State 95>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_75_i_i', stereo_2020/disparity_map.cpp:146) [231]  (7.26 ns)

 <State 96>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_75_i_i', stereo_2020/disparity_map.cpp:146) [231]  (7.26 ns)

 <State 97>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_75_i_i', stereo_2020/disparity_map.cpp:146) [231]  (7.26 ns)

 <State 98>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_75_i_i', stereo_2020/disparity_map.cpp:146) [231]  (7.26 ns)

 <State 99>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_100_i_i', stereo_2020/disparity_map.cpp:150) [258]  (7.26 ns)

 <State 100>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_100_i_i', stereo_2020/disparity_map.cpp:150) [258]  (7.26 ns)

 <State 101>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_84_i_i', stereo_2020/disparity_map.cpp:147) [232]  (5.7 ns)

 <State 102>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_84_i_i', stereo_2020/disparity_map.cpp:147) [232]  (5.7 ns)

 <State 103>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_79_i_i', stereo_2020/disparity_map.cpp:146) [236]  (7.26 ns)

 <State 104>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_79_i_i', stereo_2020/disparity_map.cpp:146) [236]  (7.26 ns)

 <State 105>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_79_i_i', stereo_2020/disparity_map.cpp:146) [236]  (7.26 ns)

 <State 106>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_79_i_i', stereo_2020/disparity_map.cpp:146) [236]  (7.26 ns)

 <State 107>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_79_i_i', stereo_2020/disparity_map.cpp:146) [236]  (7.26 ns)

 <State 108>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('xx1', stereo_2020/disparity_map.cpp:146) [241]  (7.26 ns)

 <State 109>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('xx1', stereo_2020/disparity_map.cpp:146) [241]  (7.26 ns)

 <State 110>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('xx1', stereo_2020/disparity_map.cpp:146) [241]  (7.26 ns)

 <State 111>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('xx1', stereo_2020/disparity_map.cpp:146) [241]  (7.26 ns)

 <State 112>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('xx1', stereo_2020/disparity_map.cpp:146) [241]  (7.26 ns)

 <State 113>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('yy1', stereo_2020/disparity_map.cpp:147) [249]  (7.26 ns)

 <State 114>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('yy1', stereo_2020/disparity_map.cpp:147) [249]  (7.26 ns)

 <State 115>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_117_i_i', stereo_2020/disparity_map.cpp:153) [277]  (5.7 ns)

 <State 116>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_117_i_i', stereo_2020/disparity_map.cpp:153) [277]  (5.7 ns)

 <State 117>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_117_i_i', stereo_2020/disparity_map.cpp:153) [277]  (5.7 ns)

 <State 118>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_117_i_i', stereo_2020/disparity_map.cpp:153) [277]  (5.7 ns)

 <State 119>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('xxx1', stereo_2020/disparity_map.cpp:153) [278]  (7.26 ns)

 <State 120>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('xxx1', stereo_2020/disparity_map.cpp:153) [278]  (7.26 ns)

 <State 121>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('xxx1', stereo_2020/disparity_map.cpp:153) [278]  (7.26 ns)

 <State 122>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('xxx1', stereo_2020/disparity_map.cpp:153) [278]  (7.26 ns)

 <State 123>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('xxx1', stereo_2020/disparity_map.cpp:153) [278]  (7.26 ns)

 <State 124>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('yyy1', stereo_2020/disparity_map.cpp:154) [280]  (7.26 ns)

 <State 125>: 7.77ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', stereo_2020/disparity_map.cpp:159) [299]  (6.79 ns)
	'and' operation ('tmp_2', stereo_2020/disparity_map.cpp:159) [300]  (0 ns)
	'and' operation ('tmp237_demorgan', stereo_2020/disparity_map.cpp:159) [327]  (0.978 ns)

 <State 126>: 7.8ns
The critical path consists of the following:
	'dcmp' operation ('tmp_22', stereo_2020/disparity_map.cpp:159) [325]  (6.82 ns)
	'and' operation ('tmp_23', stereo_2020/disparity_map.cpp:159) [326]  (0.978 ns)

 <State 127>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('xxx2', stereo_2020/disparity_map.cpp:156) [282]  (7.26 ns)

 <State 128>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('yyy2', stereo_2020/disparity_map.cpp:157) [284]  (7.26 ns)

 <State 129>: 8.75ns
The critical path consists of the following:
	'call' operation ('x', stereo_2020/disparity_map.cpp:163) to 'floor' [332]  (8.75 ns)

 <State 130>: 8.75ns
The critical path consists of the following:
	'call' operation ('x', stereo_2020/disparity_map.cpp:164) to 'floor' [358]  (8.75 ns)

 <State 131>: 7.67ns
The critical path consists of the following:
	'shl' operation ('r.V', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:163) [349]  (0 ns)
	'select' operation ('__Val2__', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:163) [353]  (4.42 ns)
	'sub' operation ('result.V', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:163) [354]  (2.55 ns)
	'select' operation ('__Val2__', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:163) [355]  (0.698 ns)

 <State 132>: 7.3ns
The critical path consists of the following:
	'sub' operation ('tmp_i_i_i1', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:164) [368]  (1.92 ns)
	'select' operation ('sh', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:164) [370]  (0.968 ns)
	'shl' operation ('r.V', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:164) [375]  (0 ns)
	'select' operation ('__Val2__', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:164) [379]  (4.42 ns)

 <State 133>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_138_i_i', stereo_2020/disparity_map.cpp:165) to 'floor' [388]  (8.75 ns)

 <State 134>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_141_i_i', stereo_2020/disparity_map.cpp:165) to 'floor' [391]  (8.75 ns)

 <State 135>: 8.75ns
The critical path consists of the following:
	'call' operation ('x', stereo_2020/disparity_map.cpp:171) to 'floor' [514]  (8.75 ns)

 <State 136>: 8.75ns
The critical path consists of the following:
	'call' operation ('x', stereo_2020/disparity_map.cpp:172) to 'floor' [540]  (8.75 ns)

 <State 137>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_192_i_i', stereo_2020/disparity_map.cpp:173) to 'floor' [569]  (8.75 ns)

 <State 138>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_195_i_i', stereo_2020/disparity_map.cpp:173) to 'floor' [572]  (8.75 ns)

 <State 139>: 8.64ns
The critical path consists of the following:
	'sub' operation ('result.V', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:172) [562]  (2.55 ns)
	'select' operation ('__Val2__', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->stereo_2020/disparity_map.cpp:172) [563]  (0.698 ns)
	'add' operation ('tmp_61', stereo_2020/disparity_map.cpp:173) [565]  (2.14 ns)
	'getelementptr' operation ('rightImage_in_V_addr', stereo_2020/disparity_map.cpp:173) [567]  (0 ns)
	'load' operation ('rightImage_in_V_load', stereo_2020/disparity_map.cpp:173) on array 'rightImage_in_V' [575]  (3.25 ns)

 <State 140>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_142_i_i', stereo_2020/disparity_map.cpp:165) [392]  (7.26 ns)

 <State 141>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_201_i_i', stereo_2020/disparity_map.cpp:173) [579]  (7.26 ns)

 <State 142>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_193_i_i', stereo_2020/disparity_map.cpp:173) [570]  (7.26 ns)

 <State 143>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_193_i_i', stereo_2020/disparity_map.cpp:173) [570]  (7.26 ns)

 <State 144>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_193_i_i', stereo_2020/disparity_map.cpp:173) [570]  (7.26 ns)

 <State 145>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_193_i_i', stereo_2020/disparity_map.cpp:173) [570]  (7.26 ns)

 <State 146>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_193_i_i', stereo_2020/disparity_map.cpp:173) [570]  (7.26 ns)

 <State 147>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp_204_i_i', stereo_2020/disparity_map.cpp:173) [589]  (6.41 ns)

 <State 148>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_146_i_i', stereo_2020/disparity_map.cpp:165) [397]  (5.7 ns)

 <State 149>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_146_i_i', stereo_2020/disparity_map.cpp:165) [397]  (5.7 ns)

 <State 150>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_152_i_i', stereo_2020/disparity_map.cpp:165) [410]  (7.26 ns)

 <State 151>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_152_i_i', stereo_2020/disparity_map.cpp:165) [410]  (7.26 ns)

 <State 152>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_152_i_i', stereo_2020/disparity_map.cpp:165) [410]  (7.26 ns)

 <State 153>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_152_i_i', stereo_2020/disparity_map.cpp:165) [410]  (7.26 ns)

 <State 154>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_152_i_i', stereo_2020/disparity_map.cpp:165) [410]  (7.26 ns)

 <State 155>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_158_i_i', stereo_2020/disparity_map.cpp:165) [426]  (7.26 ns)

 <State 156>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_158_i_i', stereo_2020/disparity_map.cpp:165) [426]  (7.26 ns)

 <State 157>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_158_i_i', stereo_2020/disparity_map.cpp:165) [426]  (7.26 ns)

 <State 158>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_158_i_i', stereo_2020/disparity_map.cpp:165) [426]  (7.26 ns)

 <State 159>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_158_i_i', stereo_2020/disparity_map.cpp:165) [426]  (7.26 ns)

 <State 160>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('val', stereo_2020/disparity_map.cpp:165) [431]  (7.26 ns)

 <State 161>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('val', stereo_2020/disparity_map.cpp:165) [431]  (7.26 ns)

 <State 162>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('val', stereo_2020/disparity_map.cpp:165) [431]  (7.26 ns)

 <State 163>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('val', stereo_2020/disparity_map.cpp:165) [431]  (7.26 ns)

 <State 164>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('val', stereo_2020/disparity_map.cpp:165) [431]  (7.26 ns)

 <State 165>: 7.69ns
The critical path consists of the following:
	'sub' operation ('sh_amt', stereo_2020/disparity_map.cpp:165) [441]  (1.82 ns)
	'icmp' operation ('tmp_169_i_i', stereo_2020/disparity_map.cpp:165) [445]  (1.66 ns)
	'and' operation ('tmp38', stereo_2020/disparity_map.cpp:165) [458]  (0 ns)
	'and' operation ('sel_tmp6', stereo_2020/disparity_map.cpp:165) [459]  (0 ns)
	'select' operation ('sel_tmp7', stereo_2020/disparity_map.cpp:165) [460]  (4.2 ns)

 <State 166>: 6.43ns
The critical path consists of the following:
	'sub' operation ('sh_amt_1_cast_i_i', stereo_2020/disparity_map.cpp:165) [447]  (1.92 ns)
	'icmp' operation ('icmp', stereo_2020/disparity_map.cpp:165) [449]  (1.36 ns)
	'select' operation ('tmp_178_i_i_113', stereo_2020/disparity_map.cpp:165) [451]  (0 ns)
	'select' operation ('this_assign_i_i', stereo_2020/disparity_map.cpp:165) [466]  (3.15 ns)

 <State 167>: 6.42ns
The critical path consists of the following:
	'sub' operation ('tmp_180_i_i', stereo_2020/disparity_map.cpp:165) [467]  (1.92 ns)
	'select' operation ('this_assign_1_i_i', stereo_2020/disparity_map.cpp:165) [468]  (1.25 ns)
	'store' operation (stereo_2020/disparity_map.cpp:165) of variable 'this_assign_1_i_i', stereo_2020/disparity_map.cpp:165 on array 'pixel_values_left.V', stereo_2020/disparity_map.cpp:106 [470]  (3.25 ns)

 <State 168>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_206_i_i', stereo_2020/disparity_map.cpp:173) [591]  (7.26 ns)

 <State 169>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_206_i_i', stereo_2020/disparity_map.cpp:173) [591]  (7.26 ns)

 <State 170>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_206_i_i', stereo_2020/disparity_map.cpp:173) [591]  (7.26 ns)

 <State 171>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_206_i_i', stereo_2020/disparity_map.cpp:173) [591]  (7.26 ns)

 <State 172>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_206_i_i', stereo_2020/disparity_map.cpp:173) [591]  (7.26 ns)

 <State 173>: 3.25ns
The critical path consists of the following:
	'load' operation ('mu_diagonal.V', stereo_2020/disparity_map.cpp:19->stereo_2020/disparity_map.cpp:184) on array 'exponentials_V' [723]  (3.25 ns)

 <State 174>: 2.55ns
The critical path consists of the following:
	'add' operation ('tmp_288_1_i_i', stereo_2020/disparity_map.cpp:197) [787]  (2.55 ns)

 <State 175>: 6.38ns
The critical path consists of the following:
	'load' operation ('mu_right_V_1_load', stereo_2020/disparity_map.cpp:198) on local variable 'mu_right.V' [728]  (0 ns)
	'mul' operation of DSP[791] ('cost_d_right_V_1_i_i', stereo_2020/disparity_map.cpp:198) [791]  (6.38 ns)

 <State 176>: 6.38ns
The critical path consists of the following:
	'load' operation ('cost_d_temp_right_V_19') on static variable 'cost_d_temp_right_V_2' [834]  (0 ns)
	'mul' operation of DSP[836] ('cost_d_right_V_2_i_i', stereo_2020/disparity_map.cpp:198) [836]  (6.38 ns)

 <State 177>: 6.38ns
The critical path consists of the following:
	'load' operation ('mu_diagonal_V_1_load', stereo_2020/disparity_map.cpp:204) on local variable 'mu_diagonal.V' [727]  (0 ns)
	'mul' operation of DSP[763] ('cost_d_diagonal_V_i_s', stereo_2020/disparity_map.cpp:204) [763]  (6.38 ns)

 <State 178>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[800] ('cost_d_diagonal_V_1_s', stereo_2020/disparity_map.cpp:204) [800]  (6.38 ns)

 <State 179>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_212_i_i', stereo_2020/disparity_map.cpp:173) [607]  (7.26 ns)

 <State 180>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_212_i_i', stereo_2020/disparity_map.cpp:173) [607]  (7.26 ns)

 <State 181>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_212_i_i', stereo_2020/disparity_map.cpp:173) [607]  (7.26 ns)

 <State 182>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_212_i_i', stereo_2020/disparity_map.cpp:173) [607]  (7.26 ns)

 <State 183>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_212_i_i', stereo_2020/disparity_map.cpp:173) [607]  (7.26 ns)

 <State 184>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('val', stereo_2020/disparity_map.cpp:173) [612]  (7.26 ns)

 <State 185>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('val', stereo_2020/disparity_map.cpp:173) [612]  (7.26 ns)

 <State 186>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('val', stereo_2020/disparity_map.cpp:173) [612]  (7.26 ns)

 <State 187>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('val', stereo_2020/disparity_map.cpp:173) [612]  (7.26 ns)

 <State 188>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('val', stereo_2020/disparity_map.cpp:173) [612]  (7.26 ns)

 <State 189>: 7.69ns
The critical path consists of the following:
	'sub' operation ('sh_amt', stereo_2020/disparity_map.cpp:173) [622]  (1.82 ns)
	'icmp' operation ('tmp_222_i_i', stereo_2020/disparity_map.cpp:173) [625]  (1.66 ns)
	'and' operation ('sel_tmp3', stereo_2020/disparity_map.cpp:173) [640]  (0 ns)
	'select' operation ('sel_tmp5', stereo_2020/disparity_map.cpp:173) [641]  (4.2 ns)

 <State 190>: 7.56ns
The critical path consists of the following:
	'select' operation ('sel_tmp10', stereo_2020/disparity_map.cpp:173) [642]  (0 ns)
	'select' operation ('sel_tmp13', stereo_2020/disparity_map.cpp:173) [645]  (1.25 ns)
	'select' operation ('this_assign_i_i_117', stereo_2020/disparity_map.cpp:173) [647]  (3.15 ns)
	'sub' operation ('tmp_234_i_i', stereo_2020/disparity_map.cpp:173) [648]  (1.92 ns)
	'select' operation ('right_value.V', stereo_2020/disparity_map.cpp:173) [649]  (1.25 ns)

 <State 191>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[1297] ('cost_d_diagonal_V_1', stereo_2020/disparity_map.cpp:204) [1297]  (6.38 ns)

 <State 192>: 8.23ns
The critical path consists of the following:
	'load' operation ('pixel_values_right_V_29', stereo_2020/disparity_map.cpp:177) on static variable 'pixel_values_right_V' [681]  (0 ns)
	'sub' operation ('tmp_250_i_i4', stereo_2020/disparity_map.cpp:7->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195) [783]  (1.92 ns)
	'select' operation ('agg_result_V_i_i3', stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195) [785]  (0 ns)
	'add' operation ('cost_d_actual_V_1_1_s', stereo_2020/disparity_map.cpp:200) [795]  (1.92 ns)
	'add' operation ('cost_d_actual_V_2_1_s', stereo_2020/disparity_map.cpp:206) [804]  (1.82 ns)
	'icmp' operation ('tmp_294_1_i_i', stereo_2020/disparity_map.cpp:208) [806]  (1.88 ns)
	'select' operation ('cost_d_actual_V_2_1_2', stereo_2020/disparity_map.cpp:208) [807]  (0.692 ns)

 <State 193>: 8.37ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p_0820_4_1_i_i', stereo_2020/disparity_map.cpp:197) with incoming values : ('p_Val2_21_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_1_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_2_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_3_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_4_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_5_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_6_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_7_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_8_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_9_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_i_i_140', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_10_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_11_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_12_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_13_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_14_i_i', stereo_2020/disparity_map.cpp:197) [811]  (1.77 ns)
	'phi' operation ('p_0820_4_1_i_i', stereo_2020/disparity_map.cpp:197) with incoming values : ('p_Val2_21_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_1_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_2_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_3_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_4_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_5_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_6_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_7_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_8_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_9_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_i_i_140', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_10_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_11_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_12_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_13_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_14_i_i', stereo_2020/disparity_map.cpp:197) [811]  (0 ns)
	'select' operation ('p_Val2_21_2_i_i', stereo_2020/disparity_map.cpp:197) [837]  (0.978 ns)
	'add' operation ('cost_d_actual_V_1_2_s', stereo_2020/disparity_map.cpp:200) [840]  (1.92 ns)
	'add' operation ('cost_d_actual_V_2_2_s', stereo_2020/disparity_map.cpp:206) [849]  (1.82 ns)
	'icmp' operation ('tmp_294_2_i_i', stereo_2020/disparity_map.cpp:208) [851]  (1.88 ns)

 <State 194>: 7.27ns
The critical path consists of the following:
	'add' operation ('tmp_288_3_i_i', stereo_2020/disparity_map.cpp:197) [875]  (2.55 ns)
	'xor' operation ('rev2', stereo_2020/disparity_map.cpp:197) [877]  (0 ns)
	'and' operation ('or_cond4_i_i', stereo_2020/disparity_map.cpp:197) [878]  (0 ns)
	'select' operation ('p_Val2_21_3_i_i', stereo_2020/disparity_map.cpp:197) [882]  (0.978 ns)
	'add' operation ('cost_d_actual_V_1_3_s', stereo_2020/disparity_map.cpp:200) [885]  (1.92 ns)
	'add' operation ('cost_d_actual_V_2_3_s', stereo_2020/disparity_map.cpp:206) [894]  (1.82 ns)

 <State 195>: 5.45ns
The critical path consists of the following:
	'add' operation ('tmp_288_4_i_i', stereo_2020/disparity_map.cpp:197) [921]  (2.55 ns)
	'xor' operation ('rev3', stereo_2020/disparity_map.cpp:197) [923]  (0 ns)
	'and' operation ('or_cond5_i_i', stereo_2020/disparity_map.cpp:197) [924]  (0 ns)
	'select' operation ('p_Val2_21_4_i_i', stereo_2020/disparity_map.cpp:197) [928]  (0.978 ns)
	'add' operation ('cost_d_actual_V_1_4_s', stereo_2020/disparity_map.cpp:200) [931]  (1.92 ns)

 <State 196>: 5.66ns
The critical path consists of the following:
	'phi' operation ('p_0914_4_3_i_i', stereo_2020/disparity_map.cpp:203) with incoming values : ('p_Val2_22_i_i', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_1_i_i', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_2_i_i', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_3_i_i', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_4_i_i', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_5_i_i', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_6_i_i', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_7_i_i', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_8_i_i', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_9_i_i', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_i_i_144', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_10_i_i', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_11_i_i', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_12_i_i', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_13_i_i', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_14_i_i', stereo_2020/disparity_map.cpp:203) [901]  (0 ns)
	'select' operation ('p_Val2_22_4_i_i', stereo_2020/disparity_map.cpp:203) [937]  (0.978 ns)
	'add' operation ('cost_d_actual_V_2_4_s', stereo_2020/disparity_map.cpp:206) [940]  (1.82 ns)
	'icmp' operation ('tmp_294_4_i_i', stereo_2020/disparity_map.cpp:208) [942]  (1.88 ns)
	'select' operation ('p_01055_2_3_cast_i_i_127', stereo_2020/disparity_map.cpp:208) [944]  (0.98 ns)

 <State 197>: 6.6ns
The critical path consists of the following:
	'select' operation ('agg_result_V_i_i7', stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195) [964]  (0 ns)
	'add' operation ('cost_d_actual_V_1_5_s', stereo_2020/disparity_map.cpp:200) [976]  (1.92 ns)
	'add' operation ('cost_d_actual_V_2_5_s', stereo_2020/disparity_map.cpp:206) [985]  (1.82 ns)
	'icmp' operation ('tmp_294_5_i_i', stereo_2020/disparity_map.cpp:208) [987]  (1.88 ns)
	'select' operation ('p_01055_2_4_i_i_129', stereo_2020/disparity_map.cpp:208) [989]  (0.98 ns)

 <State 198>: 8.51ns
The critical path consists of the following:
	'load' operation ('pixel_values_right_V_24', stereo_2020/disparity_map.cpp:177) on static variable 'pixel_values_right_V_5' [671]  (0 ns)
	'sub' operation ('tmp_i_i8_130', stereo_2020/disparity_map.cpp:9->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195) [1008]  (1.92 ns)
	'select' operation ('agg_result_V_i_i8', stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195) [1009]  (0 ns)
	'add' operation ('cost_d_actual_V_1_6_s', stereo_2020/disparity_map.cpp:200) [1021]  (1.92 ns)
	'add' operation ('cost_d_actual_V_2_6_s', stereo_2020/disparity_map.cpp:206) [1030]  (1.82 ns)
	'icmp' operation ('tmp_294_6_i_i', stereo_2020/disparity_map.cpp:208) [1032]  (1.88 ns)
	'select' operation ('p_01055_2_5_i_i_131', stereo_2020/disparity_map.cpp:208) [1034]  (0.98 ns)

 <State 199>: 8.37ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p_0820_4_6_i_i', stereo_2020/disparity_map.cpp:197) with incoming values : ('p_Val2_21_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_1_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_2_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_3_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_4_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_5_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_6_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_7_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_8_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_9_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_i_i_140', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_10_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_11_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_12_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_13_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_14_i_i', stereo_2020/disparity_map.cpp:197) [1038]  (1.77 ns)
	'phi' operation ('p_0820_4_6_i_i', stereo_2020/disparity_map.cpp:197) with incoming values : ('p_Val2_21_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_1_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_2_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_3_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_4_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_5_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_6_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_7_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_8_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_9_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_i_i_140', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_10_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_11_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_12_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_13_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_14_i_i', stereo_2020/disparity_map.cpp:197) [1038]  (0 ns)
	'select' operation ('p_Val2_21_7_i_i', stereo_2020/disparity_map.cpp:197) [1063]  (0.978 ns)
	'add' operation ('cost_d_actual_V_1_7_s', stereo_2020/disparity_map.cpp:200) [1066]  (1.92 ns)
	'add' operation ('cost_d_actual_V_2_7_s', stereo_2020/disparity_map.cpp:206) [1075]  (1.82 ns)
	'icmp' operation ('tmp_294_7_i_i', stereo_2020/disparity_map.cpp:208) [1077]  (1.88 ns)

 <State 200>: 7.27ns
The critical path consists of the following:
	'add' operation ('tmp_288_8_i_i', stereo_2020/disparity_map.cpp:197) [1102]  (2.55 ns)
	'xor' operation ('rev7', stereo_2020/disparity_map.cpp:197) [1104]  (0 ns)
	'and' operation ('or_cond9_i_i', stereo_2020/disparity_map.cpp:197) [1105]  (0 ns)
	'select' operation ('p_Val2_21_8_i_i', stereo_2020/disparity_map.cpp:197) [1109]  (0.978 ns)
	'add' operation ('cost_d_actual_V_1_8_s', stereo_2020/disparity_map.cpp:200) [1112]  (1.92 ns)
	'add' operation ('cost_d_actual_V_2_8_s', stereo_2020/disparity_map.cpp:206) [1121]  (1.82 ns)

 <State 201>: 5.45ns
The critical path consists of the following:
	'add' operation ('tmp_288_9_i_i', stereo_2020/disparity_map.cpp:197) [1147]  (2.55 ns)
	'xor' operation ('rev8', stereo_2020/disparity_map.cpp:197) [1149]  (0 ns)
	'and' operation ('or_cond10_i_i', stereo_2020/disparity_map.cpp:197) [1150]  (0 ns)
	'select' operation ('p_Val2_21_9_i_i', stereo_2020/disparity_map.cpp:197) [1154]  (0.978 ns)
	'add' operation ('cost_d_actual_V_1_9_s', stereo_2020/disparity_map.cpp:200) [1157]  (1.92 ns)

 <State 202>: 5.71ns
The critical path consists of the following:
	'phi' operation ('p_0914_4_8_i_i', stereo_2020/disparity_map.cpp:203) with incoming values : ('p_Val2_22_i_i', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_1_i_i', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_2_i_i', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_3_i_i', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_4_i_i', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_5_i_i', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_6_i_i', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_7_i_i', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_8_i_i', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_9_i_i', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_i_i_144', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_10_i_i', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_11_i_i', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_12_i_i', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_13_i_i', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_14_i_i', stereo_2020/disparity_map.cpp:203) [1128]  (0 ns)
	'select' operation ('p_Val2_22_9_i_i', stereo_2020/disparity_map.cpp:203) [1163]  (0.978 ns)
	'add' operation ('cost_d_actual_V_2_9_s', stereo_2020/disparity_map.cpp:206) [1166]  (1.82 ns)
	'icmp' operation ('tmp_294_9_i_i', stereo_2020/disparity_map.cpp:208) [1168]  (1.88 ns)
	'select' operation ('p_01055_2_8_i_i_137', stereo_2020/disparity_map.cpp:208) [1170]  (1.02 ns)

 <State 203>: 6.64ns
The critical path consists of the following:
	'select' operation ('agg_result_V_i_i12', stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195) [1190]  (0 ns)
	'add' operation ('cost_d_actual_V_1_i', stereo_2020/disparity_map.cpp:200) [1202]  (1.92 ns)
	'add' operation ('cost_d_actual_V_2_i', stereo_2020/disparity_map.cpp:206) [1211]  (1.82 ns)
	'icmp' operation ('tmp_294_i_i', stereo_2020/disparity_map.cpp:208) [1213]  (1.88 ns)
	'select' operation ('p_01055_2_9_i_i_147', stereo_2020/disparity_map.cpp:208) [1215]  (1.02 ns)

 <State 204>: 8.56ns
The critical path consists of the following:
	'load' operation ('pixel_values_right_V_19', stereo_2020/disparity_map.cpp:177) on static variable 'pixel_values_right_V_10' [661]  (0 ns)
	'sub' operation ('tmp_i_i13_148', stereo_2020/disparity_map.cpp:9->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195) [1234]  (1.92 ns)
	'select' operation ('agg_result_V_i_i13', stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195) [1235]  (0 ns)
	'add' operation ('cost_d_actual_V_1_s', stereo_2020/disparity_map.cpp:200) [1247]  (1.92 ns)
	'add' operation ('cost_d_actual_V_2_s', stereo_2020/disparity_map.cpp:206) [1256]  (1.82 ns)
	'icmp' operation ('tmp_294_10_i_i', stereo_2020/disparity_map.cpp:208) [1258]  (1.88 ns)
	'select' operation ('p_01055_2_i_i1', stereo_2020/disparity_map.cpp:208) [1260]  (1.02 ns)

 <State 205>: 8.37ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p_0820_4_10_i_i', stereo_2020/disparity_map.cpp:197) with incoming values : ('p_Val2_21_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_1_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_2_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_3_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_4_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_5_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_6_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_7_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_8_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_9_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_i_i_140', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_10_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_11_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_12_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_13_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_14_i_i', stereo_2020/disparity_map.cpp:197) [1264]  (1.77 ns)
	'phi' operation ('p_0820_4_10_i_i', stereo_2020/disparity_map.cpp:197) with incoming values : ('p_Val2_21_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_1_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_2_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_3_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_4_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_5_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_6_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_7_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_8_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_9_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_i_i_140', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_10_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_11_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_12_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_13_i_i', stereo_2020/disparity_map.cpp:197) ('p_Val2_21_14_i_i', stereo_2020/disparity_map.cpp:197) [1264]  (0 ns)
	'select' operation ('p_Val2_21_11_i_i', stereo_2020/disparity_map.cpp:197) [1289]  (0.978 ns)
	'add' operation ('cost_d_actual_V_1_1', stereo_2020/disparity_map.cpp:200) [1292]  (1.92 ns)
	'add' operation ('cost_d_actual_V_2_1', stereo_2020/disparity_map.cpp:206) [1301]  (1.82 ns)
	'icmp' operation ('tmp_294_11_i_i', stereo_2020/disparity_map.cpp:208) [1303]  (1.88 ns)

 <State 206>: 7.27ns
The critical path consists of the following:
	'add' operation ('tmp_288_12_i_i', stereo_2020/disparity_map.cpp:197) [1327]  (2.55 ns)
	'xor' operation ('rev12', stereo_2020/disparity_map.cpp:197) [1329]  (0 ns)
	'and' operation ('or_cond14_i_i', stereo_2020/disparity_map.cpp:197) [1330]  (0 ns)
	'select' operation ('p_Val2_21_12_i_i', stereo_2020/disparity_map.cpp:197) [1334]  (0.978 ns)
	'add' operation ('cost_d_actual_V_1_2', stereo_2020/disparity_map.cpp:200) [1337]  (1.92 ns)
	'add' operation ('cost_d_actual_V_2_2', stereo_2020/disparity_map.cpp:206) [1346]  (1.82 ns)

 <State 207>: 5.45ns
The critical path consists of the following:
	'add' operation ('tmp_288_13_i_i', stereo_2020/disparity_map.cpp:197) [1372]  (2.55 ns)
	'xor' operation ('rev13', stereo_2020/disparity_map.cpp:197) [1374]  (0 ns)
	'and' operation ('or_cond15_i_i', stereo_2020/disparity_map.cpp:197) [1375]  (0 ns)
	'select' operation ('p_Val2_21_13_i_i', stereo_2020/disparity_map.cpp:197) [1379]  (0.978 ns)
	'add' operation ('cost_d_actual_V_1_3', stereo_2020/disparity_map.cpp:200) [1382]  (1.92 ns)

 <State 208>: 5.71ns
The critical path consists of the following:
	'phi' operation ('p_0914_4_12_i_i', stereo_2020/disparity_map.cpp:203) with incoming values : ('p_Val2_22_i_i', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_1_i_i', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_2_i_i', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_3_i_i', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_4_i_i', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_5_i_i', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_6_i_i', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_7_i_i', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_8_i_i', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_9_i_i', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_i_i_144', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_10_i_i', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_11_i_i', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_12_i_i', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_13_i_i', stereo_2020/disparity_map.cpp:203) ('p_Val2_22_14_i_i', stereo_2020/disparity_map.cpp:203) [1353]  (0 ns)
	'select' operation ('p_Val2_22_13_i_i', stereo_2020/disparity_map.cpp:203) [1388]  (0.978 ns)
	'add' operation ('cost_d_actual_V_2_3', stereo_2020/disparity_map.cpp:206) [1391]  (1.82 ns)
	'icmp' operation ('tmp_294_13_i_i', stereo_2020/disparity_map.cpp:208) [1393]  (1.88 ns)
	'select' operation ('p_01055_2_12_i_i_154', stereo_2020/disparity_map.cpp:208) [1395]  (1.02 ns)

 <State 209>: 6.64ns
The critical path consists of the following:
	'select' operation ('agg_result_V_i_i17', stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:14->stereo_2020/disparity_map.cpp:195) [1415]  (0 ns)
	'add' operation ('cost_d_actual_V_1_4', stereo_2020/disparity_map.cpp:200) [1427]  (1.92 ns)
	'add' operation ('cost_d_actual_V_2_4', stereo_2020/disparity_map.cpp:206) [1436]  (1.82 ns)
	'icmp' operation ('tmp_294_14_i_i', stereo_2020/disparity_map.cpp:208) [1438]  (1.88 ns)
	'select' operation ('p_01055_2_i_i_156', stereo_2020/disparity_map.cpp:208) [1439]  (1.02 ns)

 <State 210>: 8.46ns
The critical path consists of the following:
	'phi' operation ('p_01055_2_14_i_i', stereo_2020/disparity_map.cpp:215) with incoming values : ('p_01055_2_7_cast_i_i', stereo_2020/disparity_map.cpp:215) ('p_01055_2_7_cast_i_i_135', stereo_2020/disparity_map.cpp:208) ('p_01055_2_8_i_i_137', stereo_2020/disparity_map.cpp:208) ('p_01055_2_9_i_i_147', stereo_2020/disparity_map.cpp:208) ('p_01055_2_i_i1', stereo_2020/disparity_map.cpp:208) ('p_01055_2_10_i_i_150', stereo_2020/disparity_map.cpp:208) ('p_01055_2_11_i_i_152', stereo_2020/disparity_map.cpp:208) ('p_01055_2_12_i_i_154', stereo_2020/disparity_map.cpp:208) ('p_01055_2_i_i_156', stereo_2020/disparity_map.cpp:208) [1444]  (0 ns)
	'sub' operation ('ret.V', stereo_2020/disparity_map.cpp:217) [1451]  (1.55 ns)
	'mul' operation ('mul', stereo_2020/disparity_map.cpp:217) [1454]  (6.91 ns)

 <State 211>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul', stereo_2020/disparity_map.cpp:217) [1454]  (6.91 ns)

 <State 212>: 3.63ns
The critical path consists of the following:
	fifo write on port 'dMap_data_stream_0_V' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->stereo_2020/disparity_map.cpp:218) [1458]  (3.63 ns)

 <State 213>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
