<!-- Model of FF group in SLICEL and SLICEM -->
<pb_type name="BLK_BB-SLICE_FF" num_pb="1" xmlns:xi="http://www.w3.org/2001/XInclude">
  <!-- CK, CE and SR are slice wide. -->
  <input name="CE" num_pins="1"/>
  <input name="SR" num_pins="1"/>
  <clock name="CK" num_pins="1"/>

  <input name="D" num_pins="4"/>
  <output name="Q" num_pins="4"/>
  <input name="D5" num_pins="4"/>
  <output name="Q5" num_pins="4"/>

  <!-- |      |FFSYNC|LATCH|ZRST | -->
  <!-- |FDSE  |   X  |     |     | -->
  <!-- |FDRE  |   X  |     |  X  | -->
  <!-- |FDPE  |      |     |     | -->
  <!-- |FDCE  |      |     |  X  | -->
  <!-- |LDPE  |      |  X  |     | -->
  <!-- |LDCE  |      |  X  |  X  | -->
  <mode name="NO_FF">
    <pb_type name="BEL_FF-NO_FF" num_pb="4" blif_model=".subckt NO_FF">
      <input  name="D" num_pins="1"/>
    </pb_type>
    <interconnect>
      <direct name="D" input="BLK_BB-SLICE_FF.D" output="BEL_FF-NO_FF.D"/>
    </interconnect>
  </mode>
  <mode name="FDSE_or_FDRE">
    <pb_type name="BEL_FF-FDSE_or_FDRE" num_pb="8">
      <input  name="D" num_pins="1"/>
      <input  name="CE" num_pins="1"/>
      <clock  name="C" num_pins="1"/>
      <input  name="SR" num_pins="1"/>
      <output name="Q" num_pins="1"/>

      <mode name="FDSE">
        <pb_type name="BEL_FF-FDSE" num_pb="1" blif_model=".subckt FDSE_ZINI">
          <input  name="D" num_pins="1"/>
          <input  name="CE" num_pins="1"/>
          <clock  name="C" num_pins="1"/>
          <input  name="S" num_pins="1"/>
          <output name="Q" num_pins="1"/>
          <T_setup    value="10e-12" port="BEL_FF-FDSE.D" clock="C" />
          <T_setup    value="10e-12" port="BEL_FF-FDSE.CE" clock="C" />
          <T_setup    value="10e-12" port="BEL_FF-FDSE.S" clock="C" />
          <T_clock_to_Q max="10e-12" port="BEL_FF-FDSE.Q" clock="C" />

          <metadata>
            <meta name="fasm_params">
              ZINI = ZINI
            </meta>
          </metadata>
        </pb_type>

        <interconnect>
          <direct name="D" input="BEL_FF-FDSE_or_FDRE.D" output="BEL_FF-FDSE.D" />
          <direct name="CE" input="BEL_FF-FDSE_or_FDRE.CE" output="BEL_FF-FDSE.CE" />
          <direct name="C" input="BEL_FF-FDSE_or_FDRE.C" output="BEL_FF-FDSE.C" />
          <direct name="S" input="BEL_FF-FDSE_or_FDRE.SR" output="BEL_FF-FDSE.S" />
          <direct name="Q" input="BEL_FF-FDSE.Q" output="BEL_FF-FDSE_or_FDRE.Q" />
        </interconnect>
      </mode>
      <mode name="FDRE">
        <pb_type name="BEL_FF-FDRE" num_pb="1" blif_model=".subckt FDRE_ZINI">
          <input  name="D" num_pins="1"/>
          <input  name="CE" num_pins="1"/>
          <clock  name="C" num_pins="1"/>
          <input  name="R" num_pins="1"/>
          <output name="Q" num_pins="1"/>
          <T_setup    value="10e-12" port="BEL_FF-FDRE.D" clock="C" />
          <T_setup    value="10e-12" port="BEL_FF-FDRE.CE" clock="C" />
          <T_setup    value="10e-12" port="BEL_FF-FDRE.R" clock="C" />
          <T_clock_to_Q max="10e-12" port="BEL_FF-FDRE.Q" clock="C" />

          <metadata>
            <meta name="fasm_params">
              ZINI = ZINI
            </meta>
            <meta name="fasm_features">ZRST</meta>
          </metadata>
        </pb_type>

        <interconnect>
          <direct name="D" input="BEL_FF-FDSE_or_FDRE.D" output="BEL_FF-FDRE.D" />
          <direct name="CE" input="BEL_FF-FDSE_or_FDRE.CE" output="BEL_FF-FDRE.CE" />
          <direct name="C" input="BEL_FF-FDSE_or_FDRE.C" output="BEL_FF-FDRE.C" />
          <direct name="R" input="BEL_FF-FDSE_or_FDRE.SR" output="BEL_FF-FDRE.R" />
          <direct name="Q" input="BEL_FF-FDRE.Q" output="BEL_FF-FDSE_or_FDRE.Q" />
        </interconnect>
      </mode>
      <metadata>
        <meta name="fasm_prefix">AFF BFF CFF DFF A5FF B5FF C5FF D5FF</meta>
      </metadata>
    </pb_type>

    <interconnect>
      <complete name="CE" input="BLK_BB-SLICE_FF.CE" output="BEL_FF-FDSE_or_FDRE.CE" />
      <complete name="C" input="BLK_BB-SLICE_FF.CK" output="BEL_FF-FDSE_or_FDRE.C" />
      <complete name="SR" input="BLK_BB-SLICE_FF.SR" output="BEL_FF-FDSE_or_FDRE.SR" />

      <direct name="D" input="BLK_BB-SLICE_FF.D[3:0]" output="BEL_FF-FDSE_or_FDRE[3:0].D" />
      <direct name="Q" input="BEL_FF-FDSE_or_FDRE[3:0].Q" output="BLK_BB-SLICE_FF.Q[3:0]" />

      <direct name="D5" input="BLK_BB-SLICE_FF.D5[3:0]" output="BEL_FF-FDSE_or_FDRE[7:4].D" />
      <direct name="Q5" input="BEL_FF-FDSE_or_FDRE[7:4].Q" output="BLK_BB-SLICE_FF.Q5[3:0]" />
    </interconnect>
    <metadata>
      <!-- Because VPR cannot understand muxes that either tied to a  -->
      <!-- constant or a port, VPR always connects CE and SR.  -->
      <!-- Once VPR can understand the CEUSEDMUX and SRUSEDMUX, it can choose -->
      <!-- whether CEUSEDMUX and SRUSEDMUX should be set or not.  -->
      <meta name="fasm_features">FFSYNC CEUSEDMUX SRUSEDMUX</meta>
    </metadata>
  </mode>
  <mode name="FDPE_or_FDCE">
    <pb_type name="BEL_FF-FDPE_or_FDCE" num_pb="8">
      <input  name="D" num_pins="1"/>
      <input  name="CE" num_pins="1"/>
      <clock  name="C" num_pins="1"/>
      <input  name="SR" num_pins="1"/>
      <output name="Q" num_pins="1"/>

      <mode name="FDPE">
        <pb_type name="BEL_FF-FDPE" num_pb="1" blif_model=".subckt FDPE_ZINI">
          <input  name="D" num_pins="1"/>
          <input  name="CE" num_pins="1"/>
          <clock  name="C" num_pins="1"/>
          <input  name="PRE" num_pins="1"/>
          <output name="Q" num_pins="1"/>
          <T_setup    value="10e-12" port="BEL_FF-FDPE.D" clock="C" />
          <T_setup    value="10e-12" port="BEL_FF-FDPE.CE" clock="C" />
          <T_setup    value="10e-12" port="BEL_FF-FDPE.PRE" clock="C" />
          <T_clock_to_Q max="10e-12" port="BEL_FF-FDPE.Q" clock="C" />

          <metadata>
            <meta name="fasm_params">
              ZINI = ZINI
            </meta>
          </metadata>
        </pb_type>

        <interconnect>
          <direct name="D" input="BEL_FF-FDPE_or_FDCE.D" output="BEL_FF-FDPE.D" />
          <direct name="CE" input="BEL_FF-FDPE_or_FDCE.CE" output="BEL_FF-FDPE.CE" />
          <direct name="C" input="BEL_FF-FDPE_or_FDCE.C" output="BEL_FF-FDPE.C" />
          <direct name="PRE" input="BEL_FF-FDPE_or_FDCE.SR" output="BEL_FF-FDPE.PRE" />
          <direct name="Q" input="BEL_FF-FDPE.Q" output="BEL_FF-FDPE_or_FDCE.Q" />
        </interconnect>
      </mode>
      <mode name="FDCE">
        <pb_type name="BEL_FF-FDCE" num_pb="1" blif_model=".subckt FDCE_ZINI">
          <input  name="D" num_pins="1"/>
          <input  name="CE" num_pins="1"/>
          <clock  name="C" num_pins="1"/>
          <input  name="CLR" num_pins="1"/>
          <output name="Q" num_pins="1"/>
          <T_setup    value="10e-12" port="BEL_FF-FDCE.D" clock="C" />
          <T_setup    value="10e-12" port="BEL_FF-FDCE.CE" clock="C" />
          <T_setup    value="10e-12" port="BEL_FF-FDCE.CLR" clock="C" />
          <T_clock_to_Q max="10e-12" port="BEL_FF-FDCE.Q" clock="C" />

          <metadata>
            <meta name="fasm_params">
              ZINI = ZINI
            </meta>
            <meta name="fasm_features">ZRST</meta>
          </metadata>
        </pb_type>

        <interconnect>
          <direct name="D" input="BEL_FF-FDPE_or_FDCE.D" output="BEL_FF-FDCE.D" />
          <direct name="CE" input="BEL_FF-FDPE_or_FDCE.CE" output="BEL_FF-FDCE.CE" />
          <direct name="C" input="BEL_FF-FDPE_or_FDCE.C" output="BEL_FF-FDCE.C" />
          <direct name="CLR" input="BEL_FF-FDPE_or_FDCE.SR" output="BEL_FF-FDCE.CLR" />
          <direct name="Q" input="BEL_FF-FDCE.Q" output="BEL_FF-FDPE_or_FDCE.Q" />
        </interconnect>
      </mode>
      <metadata>
        <meta name="fasm_prefix">AFF BFF CFF DFF A5FF B5FF C5FF D5FF</meta>
      </metadata>
    </pb_type>

    <interconnect>
      <complete name="CE" input="BLK_BB-SLICE_FF.CE" output="BEL_FF-FDPE_or_FDCE.CE" />
      <complete name="C" input="BLK_BB-SLICE_FF.CK" output="BEL_FF-FDPE_or_FDCE.C" />
      <complete name="SR" input="BLK_BB-SLICE_FF.SR" output="BEL_FF-FDPE_or_FDCE.SR" />

      <direct name="D" input="BLK_BB-SLICE_FF.D[3:0]" output="BEL_FF-FDPE_or_FDCE[3:0].D" />
      <direct name="Q" input="BEL_FF-FDPE_or_FDCE[3:0].Q" output="BLK_BB-SLICE_FF.Q[3:0]" />

      <direct name="D5" input="BLK_BB-SLICE_FF.D5[3:0]" output="BEL_FF-FDPE_or_FDCE[7:4].D" />
      <direct name="Q5" input="BEL_FF-FDPE_or_FDCE[7:4].Q" output="BLK_BB-SLICE_FF.Q5[3:0]" />
    </interconnect>
    <metadata>
      <!-- Because VPR cannot understand muxes that either tied to a  -->
      <!-- constant or a port, VPR always connects CE and SR.  -->
      <!-- Once VPR can understand the CEUSEDMUX and SRUSEDMUX, it can choose -->
      <!-- whether CEUSEDMUX and SRUSEDMUX should be set or not.  -->
      <meta name="fasm_features">CEUSEDMUX SRUSEDMUX</meta>
    </metadata>
  </mode>
  <mode name="LDPE_or_LDCE">
    <pb_type name="BEL_FF-LDPE_or_LDCE" num_pb="4">
      <input  name="D" num_pins="1"/>
      <input  name="CE" num_pins="1"/>
      <clock  name="C" num_pins="1"/>
      <input  name="SR" num_pins="1"/>
      <output name="Q" num_pins="1"/>

      <mode name="LDPE">
        <pb_type name="BEL_FF-LDPE" num_pb="1" blif_model=".subckt LDPE_ZINI">
          <input  name="D" num_pins="1"/>
          <input  name="GE" num_pins="1"/>
          <clock  name="G" num_pins="1"/>
          <input  name="PRE" num_pins="1"/>
          <output name="Q" num_pins="1"/>
          <T_setup    value="10e-12" port="BEL_FF-LDPE.D" clock="G" />
          <T_setup    value="10e-12" port="BEL_FF-LDPE.GE" clock="G" />
          <T_setup    value="10e-12" port="BEL_FF-LDPE.PRE" clock="G" />
          <T_clock_to_Q max="10e-12" port="BEL_FF-LDPE.Q" clock="G" />

          <metadata>
            <meta name="fasm_params">
              ZINI = ZINI
            </meta>
          </metadata>
        </pb_type>

        <interconnect>
          <direct name="D" input="BEL_FF-LDPE_or_LDCE.D" output="BEL_FF-LDPE.D" />
          <direct name="CE" input="BEL_FF-LDPE_or_LDCE.CE" output="BEL_FF-LDPE.GE" />
          <direct name="C" input="BEL_FF-LDPE_or_LDCE.C" output="BEL_FF-LDPE.G" />
          <direct name="SR" input="BEL_FF-LDPE_or_LDCE.SR" output="BEL_FF-LDPE.PRE" />
          <direct name="Q" input="BEL_FF-LDPE.Q" output="BEL_FF-LDPE_or_LDCE.Q" />
        </interconnect>
      </mode>
      <mode name="LDCE">
        <pb_type name="BEL_FF-LDCE" num_pb="1" blif_model=".subckt LDCE_ZINI">
          <input  name="D" num_pins="1"/>
          <input  name="GE" num_pins="1"/>
          <clock  name="G" num_pins="1"/>
          <input  name="CLR" num_pins="1"/>
          <output name="Q" num_pins="1"/>
          <T_setup    value="10e-12" port="BEL_FF-LDCE.D" clock="G" />
          <T_setup    value="10e-12" port="BEL_FF-LDCE.GE" clock="G" />
          <T_setup    value="10e-12" port="BEL_FF-LDCE.CLR" clock="G" />
          <T_clock_to_Q max="10e-12" port="BEL_FF-LDCE.Q" clock="G" />

          <metadata>
            <meta name="fasm_params">
              ZINI = ZINI
            </meta>
            <meta name="fasm_features">ZRST</meta>
          </metadata>
        </pb_type>

        <interconnect>
          <direct name="D" input="BEL_FF-LDPE_or_LDCE.D" output="BEL_FF-LDCE.D" />
          <direct name="CE" input="BEL_FF-LDPE_or_LDCE.CE" output="BEL_FF-LDCE.GE" />
          <direct name="C" input="BEL_FF-LDPE_or_LDCE.C" output="BEL_FF-LDCE.G" />
          <direct name="SR" input="BEL_FF-LDPE_or_LDCE.SR" output="BEL_FF-LDCE.CLR" />
          <direct name="Q" input="BEL_FF-LDCE.Q" output="BEL_FF-LDPE_or_LDCE.Q" />
        </interconnect>
      </mode>
      <metadata>
        <meta name="fasm_prefix">AFF BFF CFF DFF</meta>
      </metadata>
    </pb_type>
    <pb_type name="BEL_FF-FDPE_or_FDCE" num_pb="4">
      <input  name="D" num_pins="1"/>
      <input  name="CE" num_pins="1"/>
      <clock  name="C" num_pins="1"/>
      <input  name="SR" num_pins="1"/>
      <output name="Q" num_pins="1"/>

      <mode name="FDPE">
        <pb_type name="BEL_FF-FDPE" num_pb="1" blif_model=".subckt FDPE_ZINI">
          <input  name="D" num_pins="1"/>
          <input  name="CE" num_pins="1"/>
          <clock  name="C" num_pins="1"/>
          <input  name="PRE" num_pins="1"/>
          <output name="Q" num_pins="1"/>
          <T_setup    value="10e-12" port="BEL_FF-FDPE.D" clock="C" />
          <T_setup    value="10e-12" port="BEL_FF-FDPE.CE" clock="C" />
          <T_setup    value="10e-12" port="BEL_FF-FDPE.PRE" clock="C" />
          <T_clock_to_Q max="10e-12" port="BEL_FF-FDPE.Q" clock="C" />

          <metadata>
            <meta name="fasm_params">
              ZINI = ZINI
            </meta>
          </metadata>
        </pb_type>

        <interconnect>
          <direct name="D" input="BEL_FF-FDPE_or_FDCE.D" output="BEL_FF-FDPE.D" />
          <direct name="CE" input="BEL_FF-FDPE_or_FDCE.CE" output="BEL_FF-FDPE.CE" />
          <direct name="C" input="BEL_FF-FDPE_or_FDCE.C" output="BEL_FF-FDPE.C" />
          <direct name="SR" input="BEL_FF-FDPE_or_FDCE.SR" output="BEL_FF-FDPE.PRE" />
          <direct name="Q" input="BEL_FF-FDPE.Q" output="BEL_FF-FDPE_or_FDCE.Q" />
        </interconnect>
      </mode>
      <mode name="FDCE">
        <pb_type name="BEL_FF-FDCE" num_pb="1" blif_model=".subckt FDCE_ZINI">
          <input  name="D" num_pins="1"/>
          <input  name="CE" num_pins="1"/>
          <clock  name="C" num_pins="1"/>
          <input  name="CLR" num_pins="1"/>
          <output name="Q" num_pins="1"/>
          <T_setup    value="10e-12" port="BEL_FF-FDCE.D" clock="C" />
          <T_setup    value="10e-12" port="BEL_FF-FDCE.CE" clock="C" />
          <T_setup    value="10e-12" port="BEL_FF-FDCE.CLR" clock="C" />
          <T_clock_to_Q max="10e-12" port="BEL_FF-FDCE.Q" clock="C" />

          <metadata>
            <meta name="fasm_params">
              ZINI = ZINI
            </meta>
            <meta name="fasm_features">ZRST</meta>
          </metadata>
        </pb_type>

        <interconnect>
          <direct name="D" input="BEL_FF-FDPE_or_FDCE.D" output="BEL_FF-FDCE.D" />
          <direct name="CE" input="BEL_FF-FDPE_or_FDCE.CE" output="BEL_FF-FDCE.CE" />
          <direct name="C" input="BEL_FF-FDPE_or_FDCE.C" output="BEL_FF-FDCE.C" />
          <direct name="SR" input="BEL_FF-FDPE_or_FDCE.SR" output="BEL_FF-FDCE.CLR" />
          <direct name="Q" input="BEL_FF-FDCE.Q" output="BEL_FF-FDPE_or_FDCE.Q" />
        </interconnect>
      </mode>
      <metadata>
        <meta name="fasm_prefix">A5FF B5FF C5FF D5FF</meta>
      </metadata>
    </pb_type>

    <interconnect>
      <complete name="CE_TO_LD" input="BLK_BB-SLICE_FF.CE" output="BEL_FF-LDPE_or_LDCE.CE" />
      <complete name="C_TO_LD"  input="BLK_BB-SLICE_FF.CK" output="BEL_FF-LDPE_or_LDCE.C" />
      <complete name="SR_TO_LD" input="BLK_BB-SLICE_FF.SR" output="BEL_FF-LDPE_or_LDCE.SR" />

      <direct name="D" input="BLK_BB-SLICE_FF.D" output="BEL_FF-LDPE_or_LDCE.D" />
      <direct name="Q" input="BEL_FF-LDPE_or_LDCE.Q" output="BLK_BB-SLICE_FF.Q" />

      <complete name="CE_TO_FD" input="BLK_BB-SLICE_FF.CE" output="BEL_FF-FDPE_or_FDCE.CE" />
      <complete name="C_TO_FD"  input="BLK_BB-SLICE_FF.CK" output="BEL_FF-FDPE_or_FDCE.C" />
      <complete name="SR_TO_FD" input="BLK_BB-SLICE_FF.SR" output="BEL_FF-FDPE_or_FDCE.SR" />

      <direct name="D5" input="BLK_BB-SLICE_FF.D5" output="BEL_FF-FDPE_or_FDCE.D" />
      <direct name="Q5" input="BEL_FF-FDPE_or_FDCE.Q" output="BLK_BB-SLICE_FF.Q5" />
    </interconnect>
    <metadata>
      <!-- Because VPR cannot understand muxes that either tied to a  -->
      <!-- constant or a port, VPR always connects CE and SR.  -->
      <!-- Once VPR can understand the CEUSEDMUX and SRUSEDMUX, it can choose -->
      <!-- whether CEUSEDMUX and SRUSEDMUX should be set or not.  -->
      <meta name="fasm_features">LATCH CEUSEDMUX SRUSEDMUX</meta>
    </metadata>
  </mode>
</pb_type>
