<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_T_D_U_U_9237bc08</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_T_D_U_U_9237bc08'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_T_D_U_U_9237bc08')">rsnoc_z_H_R_T_D_U_U_9237bc08</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.39</td>
<td class="s7 cl rt"><a href="mod162.html#Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod162.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod162.html#Toggle" >  0.56</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod162.html#Branch" > 60.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod162.html#inst_tag_28740"  onclick="showContent('inst_tag_28740')">config_ss_tb.DUT.flexnoc.Switch8_main.Demux_SCU_Multi_APB_T</a></td>
<td class="s4 cl rt"> 46.39</td>
<td class="s7 cl rt"><a href="mod162.html#Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod162.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod162.html#Toggle" >  0.56</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod162.html#Branch" > 60.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_T_D_U_U_9237bc08'>
<hr>
<a name="inst_tag_28740"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_28740" >config_ss_tb.DUT.flexnoc.Switch8_main.Demux_SCU_Multi_APB_T</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.39</td>
<td class="s7 cl rt"><a href="mod162.html#Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod162.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod162.html#Toggle" >  0.56</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod162.html#Branch" > 60.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.83</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.68</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.68</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod235.html#inst_tag_45237" >Switch8_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod900.html#inst_tag_298185" id="tag_urg_inst_298185">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod662.html#inst_tag_215895" id="tag_urg_inst_215895">usl</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod468.html#inst_tag_159677" id="tag_urg_inst_159677">uud7cdb31b</a></td>
<td class="s0 cl rt">  1.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_T_D_U_U_9237bc08'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod162.html" >rsnoc_z_H_R_T_D_U_U_9237bc08</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>36926</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
36925                   	,	.TxVld( Int_6_Vld )
36926      1/1          	);
36927      1/1          	assign Tx_Vld =
36928      1/1          				{ 1 { Sel [0] }  } &amp; Int_0_Vld
36929      <font color = "red">0/1     ==>  		|		{ 1 { Sel [1] }  } &amp; Int_1_Vld</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod162.html" >rsnoc_z_H_R_T_D_U_U_9237bc08</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       36920
 EXPRESSION (Int_Head ? TblSel : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod162.html" >rsnoc_z_H_R_T_D_U_U_9237bc08</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">55</td>
<td class="rt">4</td>
<td class="rt">7.27  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1776</td>
<td class="rt">10</td>
<td class="rt">0.56  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">888</td>
<td class="rt">6</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">888</td>
<td class="rt">4</td>
<td class="rt">0.45  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">25</td>
<td class="rt">4</td>
<td class="rt">16.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">686</td>
<td class="rt">10</td>
<td class="rt">1.46  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">343</td>
<td class="rt">6</td>
<td class="rt">1.75  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">343</td>
<td class="rt">4</td>
<td class="rt">1.17  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">30</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1090</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">545</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">545</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_1740[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6942[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c15[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab1f[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HdrPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HdrPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PortSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TblSel1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod162.html" >rsnoc_z_H_R_T_D_U_U_9237bc08</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">36920</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">36926</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
36920      	,	.Tx_Data( Int_6_Data )
           	 	                      
36921      	,	.Tx_Head( Int_6_Head )
           	 	                      
36922      	,	.Tx_Lock( Int_6_Lock )
           	 	                      
36923      	,	.Tx_Tail( Int_6_Tail )
           	 	                      
36924      	,	.TxRdy( Int_6_Rdy )
           	 	                   
36925      	,	.TxVld( Int_6_Vld )
           	 	                   
36926      	);
           	  
36927      	assign Tx_Vld =
           	               
36928      				{ 1 { Sel [0] }  } & Int_0_Vld
           				                              
36929      		|		{ 1 { Sel [1] }  } & Int_1_Vld
           		 		                              
36930      		|		{ 1 { Sel [2] }  } & Int_2_Vld
           		 		                              
36931      		|		{ 1 { Sel [3] }  } & Int_3_Vld
           		 		                              
36932      		|		{ 1 { Sel [4] }  } & Int_4_Vld
           		 		                              
36933      		|		{ 1 { Sel [5] }  } & Int_5_Vld
           		 		                              
36934      		|		{ 1 { Sel [6] }  } & Int_6_Vld;
           		 		                               
36935      	assign Tx_Tail =
           	                
36936      				{ 1 { Sel [0] }  } & Int_0_Tail
           				                               
36937      		|		{ 1 { Sel [1] }  } & Int_1_Tail
           		 		                               
36938      		|		{ 1 { Sel [2] }  } & Int_2_Tail
           		 		                               
36939      		|		{ 1 { Sel [3] }  } & Int_3_Tail
           		 		                               
36940      		|		{ 1 { Sel [4] }  } & Int_4_Tail
           		 		                               
36941      		|		{ 1 { Sel [5] }  } & Int_5_Tail
           		 		                               
36942      		|		{ 1 { Sel [6] }  } & Int_6_Tail;
           		 		                                
36943      	assign Free = Tx_Vld & Tx_Rdy & Tx_Tail;
           	                                        
36944      	assign Rdy = ~ Keep;
           	                    
36945      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
36946      		if ( ! Sys_Clk_RstN )
           		                     
36947      			GntReg <= #1.0 ( 7'b0 );
           			                        
36948      		else if ( Vld & Rdy )
           		                     
36949      			GntReg <= #1.0 ( Gnt );
           			                       
36950      	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
           	                                      
36951      		.Clk( Sys_Clk )
           		               
36952      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
36953      	,	.Clk_En( Sys_Clk_En )
           	 	                     
36954      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
36955      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
36956      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
36957      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
36958      	,	.O( Keep )
           	 	          
36959      	,	.Reset( Free )
           	 	              
36960      	,	.Set( Vld )
           	 	           
36961      	);
           	  
36962      	assign ReqArbIn = ( IntReq ) & ~ ( GntReg & { 7 { Keep }  } );
           	                                                              
36963      	assign LockSel =
           	                
36964      				{ 1 { Sel [0] }  } & Int_0_Lock
           				                               
36965      		|		{ 1 { Sel [1] }  } & Int_1_Lock
           		 		                               
36966      		|		{ 1 { Sel [2] }  } & Int_2_Lock
           		 		                               
36967      		|		{ 1 { Sel [3] }  } & Int_3_Lock
           		 		                               
36968      		|		{ 1 { Sel [4] }  } & Int_4_Lock
           		 		                               
36969      		|		{ 1 { Sel [5] }  } & Int_5_Lock
           		 		                               
36970      		|		{ 1 { Sel [6] }  } & Int_6_Lock;
           		 		                                
36971      	assign Tx_Head =
           	                
36972      				{ 1 { Sel [0] }  } & Int_0_Head
           				                               
36973      		|		{ 1 { Sel [1] }  } & Int_1_Head
           		 		                               
36974      		|		{ 1 { Sel [2] }  } & Int_2_Head
           		 		                               
36975      		|		{ 1 { Sel [3] }  } & Int_3_Head
           		 		                               
36976      		|		{ 1 { Sel [4] }  } & Int_4_Head
           		 		                               
36977      		|		{ 1 { Sel [5] }  } & Int_5_Head
           		 		                               
36978      		|		{ 1 { Sel [6] }  } & Int_6_Head;
           		 		                                
36979      	assign Req = ReqArbIn & ( ~ { 7 { Lock }  } | GntReg );
           	                                                       
36980      	rsnoc_z_T_C_S_C_L_R_R_7 ur(
           	                           
36981      		.I(			{	Int_0_Vld & Int_0_Head
           		   			 	                      
36982      			,	Int_1_Vld & Int_1_Head
           			 	                      
36983      			,	Int_2_Vld & Int_2_Head
           			 	                      
36984      			,	Int_3_Vld & Int_3_Head
           			 	                      
36985      			,	Int_4_Vld & Int_4_Head
           			 	                      
36986      			,	Int_5_Vld & Int_5_Head
           			 	                      
36987      			,	Int_6_Vld & Int_6_Head
           			 	                      
36988      			}
           			 
36989      		)
           		 
36990      	,	.O( IntReq )
           	 	            
36991      	);
           	  
36992      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
36993      		if ( ! Sys_Clk_RstN )
           		                     
36994      			Lock <= #1.0 ( 1'b0 );
           			                      
36995      		else if ( Tx_Vld & Tx_Head )
           		                            
36996      			Lock <= #1.0 ( LockSel );
           			                         
36997      	assign Sys_Pwr_Idle = PwrPipe_0_Idle & PwrPipe_1_Idle & PwrPipe_2_Idle & PwrPipe_3_Idle & PwrPipe_4_Idle & PwrPipe_5_Idle & PwrPipe_6_Idle;
           	                                                                                                                                           
36998      	assign Sys_Pwr_WakeUp =
           	                       
36999      		PwrPipe_0_WakeUp | PwrPipe_1_WakeUp | PwrPipe_2_WakeUp | PwrPipe_3_WakeUp | PwrPipe_4_WakeUp | PwrPipe_5_WakeUp | PwrPipe_6_WakeUp;
           		                                                                                                                                   
37000      	assign Tx_Data =
           	                
37001      				{ 108 { Sel [0] }  } & Int_0_Data
           				                                 
37002      		|		{ 108 { Sel [1] }  } & Int_1_Data
           		 		                                 
37003      		|		{ 108 { Sel [2] }  } & Int_2_Data
           		 		                                 
37004      		|		{ 108 { Sel [3] }  } & Int_3_Data
           		 		                                 
37005      		|		{ 108 { Sel [4] }  } & Int_4_Data
           		 		                                 
37006      		|		{ 108 { Sel [5] }  } & Int_5_Data
           		 		                                 
37007      		|		{ 108 { Sel [6] }  } & Int_6_Data;
           		 		                                  
37008      endmodule
                    
37009      
           
37010      `timescale 1ps/1ps
                             
37011      module rsnoc_z_H_R_T_M_U_U_74f08b19 (
                                                
37012      	Rx_0_Data
           	         
37013      ,	Rx_0_Head
            	         
37014      ,	Rx_0_Rdy
            	        
37015      ,	Rx_0_Tail
            	         
37016      ,	Rx_0_Vld
            	        
37017      ,	Rx_1_Data
            	         
37018      ,	Rx_1_Head
            	         
37019      ,	Rx_1_Rdy
            	        
37020      ,	Rx_1_Tail
            	         
37021      ,	Rx_1_Vld
            	        
37022      ,	Rx_2_Data
            	         
37023      ,	Rx_2_Head
            	         
37024      ,	Rx_2_Rdy
            	        
37025      ,	Rx_2_Tail
            	         
37026      ,	Rx_2_Vld
            	        
37027      ,	Rx_3_Data
            	         
37028      ,	Rx_3_Head
            	         
37029      ,	Rx_3_Rdy
            	        
37030      ,	Rx_3_Tail
            	         
37031      ,	Rx_3_Vld
            	        
37032      ,	Rx_4_Data
            	         
37033      ,	Rx_4_Head
            	         
37034      ,	Rx_4_Rdy
            	        
37035      ,	Rx_4_Tail
            	         
37036      ,	Rx_4_Vld
            	        
37037      ,	Rx_5_Data
            	         
37038      ,	Rx_5_Head
            	         
37039      ,	Rx_5_Rdy
            	        
37040      ,	Rx_5_Tail
            	         
37041      ,	Rx_5_Vld
            	        
37042      ,	Rx_6_Data
            	         
37043      ,	Rx_6_Head
            	         
37044      ,	Rx_6_Rdy
            	        
37045      ,	Rx_6_Tail
            	         
37046      ,	Rx_6_Vld
            	        
37047      ,	Sys_Clk
            	       
37048      ,	Sys_Clk_ClkS
            	            
37049      ,	Sys_Clk_En
            	          
37050      ,	Sys_Clk_EnS
            	           
37051      ,	Sys_Clk_RetRstN
            	               
37052      ,	Sys_Clk_RstN
            	            
37053      ,	Sys_Clk_Tm
            	          
37054      ,	Sys_Pwr_Idle
            	            
37055      ,	Sys_Pwr_WakeUp
            	              
37056      ,	Tx_Data
            	       
37057      ,	Tx_Head
            	       
37058      ,	Tx_Rdy
            	      
37059      ,	Tx_Tail
            	       
37060      ,	Tx_Vld
            	      
37061      ,	WakeUp_Rx_0
            	           
37062      ,	WakeUp_Rx_1
            	           
37063      ,	WakeUp_Rx_2
            	           
37064      ,	WakeUp_Rx_3
            	           
37065      ,	WakeUp_Rx_4
            	           
37066      ,	WakeUp_Rx_5
            	           
37067      ,	WakeUp_Rx_6
            	           
37068      );
             
37069      	input  [107:0] Rx_0_Data       ;
           	                                
37070      	input          Rx_0_Head       ;
           	                                
37071      	output         Rx_0_Rdy        ;
           	                                
37072      	input          Rx_0_Tail       ;
           	                                
37073      	input          Rx_0_Vld        ;
           	                                
37074      	input  [107:0] Rx_1_Data       ;
           	                                
37075      	input          Rx_1_Head       ;
           	                                
37076      	output         Rx_1_Rdy        ;
           	                                
37077      	input          Rx_1_Tail       ;
           	                                
37078      	input          Rx_1_Vld        ;
           	                                
37079      	input  [107:0] Rx_2_Data       ;
           	                                
37080      	input          Rx_2_Head       ;
           	                                
37081      	output         Rx_2_Rdy        ;
           	                                
37082      	input          Rx_2_Tail       ;
           	                                
37083      	input          Rx_2_Vld        ;
           	                                
37084      	input  [107:0] Rx_3_Data       ;
           	                                
37085      	input          Rx_3_Head       ;
           	                                
37086      	output         Rx_3_Rdy        ;
           	                                
37087      	input          Rx_3_Tail       ;
           	                                
37088      	input          Rx_3_Vld        ;
           	                                
37089      	input  [107:0] Rx_4_Data       ;
           	                                
37090      	input          Rx_4_Head       ;
           	                                
37091      	output         Rx_4_Rdy        ;
           	                                
37092      	input          Rx_4_Tail       ;
           	                                
37093      	input          Rx_4_Vld        ;
           	                                
37094      	input  [107:0] Rx_5_Data       ;
           	                                
37095      	input          Rx_5_Head       ;
           	                                
37096      	output         Rx_5_Rdy        ;
           	                                
37097      	input          Rx_5_Tail       ;
           	                                
37098      	input          Rx_5_Vld        ;
           	                                
37099      	input  [107:0] Rx_6_Data       ;
           	                                
37100      	input          Rx_6_Head       ;
           	                                
37101      	output         Rx_6_Rdy        ;
           	                                
37102      	input          Rx_6_Tail       ;
           	                                
37103      	input          Rx_6_Vld        ;
           	                                
37104      	input          Sys_Clk         ;
           	                                
37105      	input          Sys_Clk_ClkS    ;
           	                                
37106      	input          Sys_Clk_En      ;
           	                                
37107      	input          Sys_Clk_EnS     ;
           	                                
37108      	input          Sys_Clk_RetRstN ;
           	                                
37109      	input          Sys_Clk_RstN    ;
           	                                
37110      	input          Sys_Clk_Tm      ;
           	                                
37111      	output         Sys_Pwr_Idle    ;
           	                                
37112      	output         Sys_Pwr_WakeUp  ;
           	                                
37113      	output [107:0] Tx_Data         ;
           	                                
37114      	output         Tx_Head         ;
           	                                
37115      	input          Tx_Rdy          ;
           	                                
37116      	output         Tx_Tail         ;
           	                                
37117      	output         Tx_Vld          ;
           	                                
37118      	output         WakeUp_Rx_0     ;
           	                                
37119      	output         WakeUp_Rx_1     ;
           	                                
37120      	output         WakeUp_Rx_2     ;
           	                                
37121      	output         WakeUp_Rx_3     ;
           	                                
37122      	output         WakeUp_Rx_4     ;
           	                                
37123      	output         WakeUp_Rx_5     ;
           	                                
37124      	output         WakeUp_Rx_6     ;
           	                                
37125      	wire         CrtPwr_Idle   ;
           	                            
37126      	wire         CrtPwr_WakeUp ;
           	                            
37127      	wire [6:0]   Gnt           ;
           	                            
37128      	wire         LocPwr_WakeUp ;
           	                            
37129      	wire         MuxPwr_Idle   ;
           	                            
37130      	wire         MuxPwr_WakeUp ;
           	                            
37131      	wire         Rdy           ;
           	                            
37132      	wire [6:0]   Req           ;
           	                            
37133      	wire [6:0]   Req1          ;
           	                            
37134      	wire [6:0]   ReqArbIn      ;
           	                            
37135      	wire [107:0] Rx1_0_Data    ;
           	                            
37136      	wire         Rx1_0_Head    ;
           	                            
37137      	wire         Rx1_0_Rdy     ;
           	                            
37138      	wire         Rx1_0_Tail    ;
           	                            
37139      	wire         Rx1_0_Vld     ;
           	                            
37140      	wire [107:0] Rx1_1_Data    ;
           	                            
37141      	wire         Rx1_1_Head    ;
           	                            
37142      	wire         Rx1_1_Rdy     ;
           	                            
37143      	wire         Rx1_1_Tail    ;
           	                            
37144      	wire         Rx1_1_Vld     ;
           	                            
37145      	wire [107:0] Rx1_2_Data    ;
           	                            
37146      	wire         Rx1_2_Head    ;
           	                            
37147      	wire         Rx1_2_Rdy     ;
           	                            
37148      	wire         Rx1_2_Tail    ;
           	                            
37149      	wire         Rx1_2_Vld     ;
           	                            
37150      	wire [107:0] Rx1_3_Data    ;
           	                            
37151      	wire         Rx1_3_Head    ;
           	                            
37152      	wire         Rx1_3_Rdy     ;
           	                            
37153      	wire         Rx1_3_Tail    ;
           	                            
37154      	wire         Rx1_3_Vld     ;
           	                            
37155      	wire [107:0] Rx1_4_Data    ;
           	                            
37156      	wire         Rx1_4_Head    ;
           	                            
37157      	wire         Rx1_4_Rdy     ;
           	                            
37158      	wire         Rx1_4_Tail    ;
           	                            
37159      	wire         Rx1_4_Vld     ;
           	                            
37160      	wire [107:0] Rx1_5_Data    ;
           	                            
37161      	wire         Rx1_5_Head    ;
           	                            
37162      	wire         Rx1_5_Rdy     ;
           	                            
37163      	wire         Rx1_5_Tail    ;
           	                            
37164      	wire         Rx1_5_Vld     ;
           	                            
37165      	wire [107:0] Rx1_6_Data    ;
           	                            
37166      	wire         Rx1_6_Head    ;
           	                            
37167      	wire         Rx1_6_Rdy     ;
           	                            
37168      	wire         Rx1_6_Tail    ;
           	                            
37169      	wire         Rx1_6_Vld     ;
           	                            
37170      	wire [6:0]   RxLock        ;
           	                            
37171      	wire         SelPwr_Idle   ;
           	                            
37172      	wire         SelPwr_WakeUp ;
           	                            
37173      	wire [107:0] Tx1_Data      ;
           	                            
37174      	wire         Tx1_Head      ;
           	                            
37175      	wire         Tx1_Rdy       ;
           	                            
37176      	wire         Tx1_Tail      ;
           	                            
37177      	wire         Tx1_Vld       ;
           	                            
37178      	wire         Vld           ;
           	                            
37179      	rsnoc_z_H_R_U_A_Mc_R7c0 umc(
           	                            
37180      		.ReqIn( Req )
           		             
37181      	,	.ReqOut( Req1 )
           	 	               
37182      	,	.Sys_Clk( Sys_Clk )
           	 	                   
37183      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
37184      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
37185      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
37186      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
37187      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
37188      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
37189      	,	.Sys_Pwr_Idle( CrtPwr_Idle )
           	 	                            
37190      	,	.Sys_Pwr_WakeUp( CrtPwr_WakeUp )
           	 	                                
37191      	);
           	  
37192      	rsnoc_z_H_R_U_A_S_5205c437_R7 us5205c437(
           	                                         
37193      		.Gnt( Gnt )
           		           
37194      	,	.Rdy( Rdy )
           	 	           
37195      	,	.Req( Req1 )
           	 	            
37196      	,	.ReqArbIn( ReqArbIn )
           	 	                     
37197      	,	.Sys_Clk( Sys_Clk )
           	 	                   
37198      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
37199      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
37200      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
37201      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
37202      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
37203      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
37204      	,	.Sys_Pwr_Idle( SelPwr_Idle )
           	 	                            
37205      	,	.Sys_Pwr_WakeUp( SelPwr_WakeUp )
           	 	                                
37206      	,	.Vld( Vld )
           	 	           
37207      	);
           	  
37208      	assign Rx1_0_Data = Rx_0_Data;
           	                              
37209      	assign Rx1_0_Head = Rx_0_Head;
           	                              
37210      	assign Rx1_0_Tail = Rx_0_Tail;
           	                              
37211      	assign Rx1_0_Vld = Rx_0_Vld;
           	                            
37212      	assign Rx1_1_Data = Rx_1_Data;
           	                              
37213      	assign Rx1_1_Head = Rx_1_Head;
           	                              
37214      	assign Rx1_1_Tail = Rx_1_Tail;
           	                              
37215      	assign Rx1_1_Vld = Rx_1_Vld;
           	                            
37216      	assign Rx1_2_Data = Rx_2_Data;
           	                              
37217      	assign Rx1_2_Head = Rx_2_Head;
           	                              
37218      	assign Rx1_2_Tail = Rx_2_Tail;
           	                              
37219      	assign Rx1_2_Vld = Rx_2_Vld;
           	                            
37220      	assign Rx1_3_Data = Rx_3_Data;
           	                              
37221      	assign Rx1_3_Head = Rx_3_Head;
           	                              
37222      	assign Rx1_3_Tail = Rx_3_Tail;
           	                              
37223      	assign Rx1_3_Vld = Rx_3_Vld;
           	                            
37224      	assign Rx1_4_Data = Rx_4_Data;
           	                              
37225      	assign Rx1_4_Head = Rx_4_Head;
           	                              
37226      	assign Rx1_4_Tail = Rx_4_Tail;
           	                              
37227      	assign Rx1_4_Vld = Rx_4_Vld;
           	                            
37228      	assign Rx1_5_Data = Rx_5_Data;
           	                              
37229      	assign Rx1_5_Head = Rx_5_Head;
           	                              
37230      	assign Rx1_5_Tail = Rx_5_Tail;
           	                              
37231      	assign Rx1_5_Vld = Rx_5_Vld;
           	                            
37232      	assign Rx1_6_Data = Rx_6_Data;
           	                              
37233      	assign Rx1_6_Head = Rx_6_Head;
           	                              
37234      	assign Rx1_6_Tail = Rx_6_Tail;
           	                              
37235      	assign Rx1_6_Vld = Rx_6_Vld;
           	                            
37236      	assign RxLock =
           	               
37237      		{	Rx1_6_Head & Rx1_6_Data [107]
           		 	                             
37238      		,	Rx1_5_Head & Rx1_5_Data [107]
           		 	                             
37239      		,	Rx1_4_Head & Rx1_4_Data [107]
           		 	                             
37240      		,	Rx1_3_Head & Rx1_3_Data [107]
           		 	                             
37241      		,	Rx1_2_Head & Rx1_2_Data [107]
           		 	                             
37242      		,	Rx1_1_Head & Rx1_1_Data [107]
           		 	                             
37243      		,	Rx1_0_Head & Rx1_0_Data [107]
           		 	                             
37244      		};
           		  
37245      	assign Tx1_Rdy = Tx_Rdy;
           	                        
37246      	rsnoc_z_H_R_U_A_M_375a155f_D108e0p0 Am(
           	                                       
37247      		.Gnt( Gnt )
           		           
37248      	,	.Rdy( Rdy )
           	 	           
37249      	,	.Req( Req )
           	 	           
37250      	,	.ReqArbIn( ReqArbIn )
           	 	                     
37251      	,	.Rx_0_Data( Rx1_0_Data )
           	 	                        
37252      	,	.Rx_0_Head( Rx1_0_Head )
           	 	                        
37253      	,	.Rx_0_Rdy( Rx1_0_Rdy )
           	 	                      
37254      	,	.Rx_0_Tail( Rx1_0_Tail )
           	 	                        
37255      	,	.Rx_0_Vld( Rx1_0_Vld )
           	 	                      
37256      	,	.Rx_1_Data( Rx1_1_Data )
           	 	                        
37257      	,	.Rx_1_Head( Rx1_1_Head )
           	 	                        
37258      	,	.Rx_1_Rdy( Rx1_1_Rdy )
           	 	                      
37259      	,	.Rx_1_Tail( Rx1_1_Tail )
           	 	                        
37260      	,	.Rx_1_Vld( Rx1_1_Vld )
           	 	                      
37261      	,	.Rx_2_Data( Rx1_2_Data )
           	 	                        
37262      	,	.Rx_2_Head( Rx1_2_Head )
           	 	                        
37263      	,	.Rx_2_Rdy( Rx1_2_Rdy )
           	 	                      
37264      	,	.Rx_2_Tail( Rx1_2_Tail )
           	 	                        
37265      	,	.Rx_2_Vld( Rx1_2_Vld )
           	 	                      
37266      	,	.Rx_3_Data( Rx1_3_Data )
           	 	                        
37267      	,	.Rx_3_Head( Rx1_3_Head )
           	 	                        
37268      	,	.Rx_3_Rdy( Rx1_3_Rdy )
           	 	                      
37269      	,	.Rx_3_Tail( Rx1_3_Tail )
           	 	                        
37270      	,	.Rx_3_Vld( Rx1_3_Vld )
           	 	                      
37271      	,	.Rx_4_Data( Rx1_4_Data )
           	 	                        
37272      	,	.Rx_4_Head( Rx1_4_Head )
           	 	                        
37273      	,	.Rx_4_Rdy( Rx1_4_Rdy )
           	 	                      
37274      	,	.Rx_4_Tail( Rx1_4_Tail )
           	 	                        
37275      	,	.Rx_4_Vld( Rx1_4_Vld )
           	 	                      
37276      	,	.Rx_5_Data( Rx1_5_Data )
           	 	                        
37277      	,	.Rx_5_Head( Rx1_5_Head )
           	 	                        
37278      	,	.Rx_5_Rdy( Rx1_5_Rdy )
           	 	                      
37279      	,	.Rx_5_Tail( Rx1_5_Tail )
           	 	                        
37280      	,	.Rx_5_Vld( Rx1_5_Vld )
           	 	                      
37281      	,	.Rx_6_Data( Rx1_6_Data )
           	 	                        
37282      	,	.Rx_6_Head( Rx1_6_Head )
           	 	                        
37283      	,	.Rx_6_Rdy( Rx1_6_Rdy )
           	 	                      
37284      	,	.Rx_6_Tail( Rx1_6_Tail )
           	 	                        
37285      	,	.Rx_6_Vld( Rx1_6_Vld )
           	 	                      
37286      	,	.RxLock( RxLock )
           	 	                 
37287      	,	.Sys_Clk( Sys_Clk )
           	 	                   
37288      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
37289      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
37290      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
37291      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
37292      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
37293      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
37294      	,	.Sys_Pwr_Idle( MuxPwr_Idle )
           	 	                            
37295      	,	.Sys_Pwr_WakeUp( MuxPwr_WakeUp )
           	 	                                
37296      	,	.Tx_Data( Tx1_Data )
           	 	                    
37297      	,	.Tx_Head( Tx1_Head )
           	 	                    
37298      	,	.Tx_Rdy( Tx1_Rdy )
           	 	                  
37299      	,	.Tx_Tail( Tx1_Tail )
           	 	                    
37300      	,	.Tx_Vld( Tx1_Vld )
           	 	                  
37301      	,	.Vld( Vld )
           	 	           
37302      	);
           	  
37303      	assign Rx_0_Rdy = Rx1_0_Rdy;
           	                            
37304      	assign Rx_1_Rdy = Rx1_1_Rdy;
           	                            
37305      	assign Rx_2_Rdy = Rx1_2_Rdy;
           	                            
37306      	assign Rx_3_Rdy = Rx1_3_Rdy;
           	                            
37307      	assign Rx_4_Rdy = Rx1_4_Rdy;
           	                            
37308      	assign Rx_5_Rdy = Rx1_5_Rdy;
           	                            
37309      	assign Rx_6_Rdy = Rx1_6_Rdy;
           	                            
37310      	assign Sys_Pwr_Idle = MuxPwr_Idle & CrtPwr_Idle & SelPwr_Idle;
           	                                                              
37311      	assign LocPwr_WakeUp = Rx_0_Vld | Rx_1_Vld | Rx_2_Vld | Rx_3_Vld | Rx_4_Vld | Rx_5_Vld | Rx_6_Vld;
           	                                                                                                  
37312      	assign Sys_Pwr_WakeUp = MuxPwr_WakeUp | CrtPwr_WakeUp | SelPwr_WakeUp | LocPwr_WakeUp;
           	                                                                                      
37313      	assign Tx_Data = { Tx1_Data [107:38] , Tx1_Data [37:0] };
           	                                                         
37314      	assign Tx_Head = Tx1_Head;
           	                          
37315      	assign Tx_Tail = Tx1_Tail;
           	                          
37316      	assign Tx_Vld = Tx1_Vld;
           	                        
37317      	assign WakeUp_Rx_0 = Rx_0_Vld;
           	                              
37318      	assign WakeUp_Rx_1 = Rx_1_Vld;
           	                              
37319      	assign WakeUp_Rx_2 = Rx_2_Vld;
           	                              
37320      	assign WakeUp_Rx_3 = Rx_3_Vld;
           	                              
37321      	assign WakeUp_Rx_4 = Rx_4_Vld;
           	                              
37322      	assign WakeUp_Rx_5 = Rx_5_Vld;
           	                              
37323      	assign WakeUp_Rx_6 = Rx_6_Vld;
           	                              
37324      endmodule
                    
37325      
           
37326      
           
37327      
           
37328      // FlexNoC version    : 4.7.0
                                        
37329      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
37330      // Exported Structure : /Specification.Architecture.Structure
                                                                        
37331      // ExportOption       : /verilog
                                           
37332      
           
37333      `timescale 1ps/1ps
                             
37334      module rsnoc_z_T_C_S_C_L_R_S_L_7 ( I , O );
                                                      
37335      	input  [6:0] I ;
           	                
37336      	output [6:0] O ;
           	                
37337      	wire  u_13   ;
           	              
37338      	wire  u_2    ;
           	              
37339      	wire  u_214c ;
           	              
37340      	wire  u_7466 ;
           	              
37341      	wire  u_c140 ;
           	              
37342      	wire  u_d73  ;
           	              
37343      	wire  u_ddb1 ;
           	              
37344      	wire  u_ff71 ;
           	              
37345      	assign u_d73 = I [0];
           	                     
37346      	assign u_214c = u_d73 | I [1];
           	                              
37347      	assign u_ddb1 = I [2];
           	                      
37348      	assign u_ff71 = u_214c | u_ddb1 | I [3];
           	                                        
37349      	assign u_13 = ~ u_ff71;
           	                       
37350      	assign u_c140 = I [4];
           	                      
37351      	assign u_7466 = u_c140 | I [5];
           	                               
37352      	assign u_2 = ~ u_214c;
           	                      
37353      	assign O =
           	          
37354      		{		u_13 & ~ u_7466 & I [6]
           		 		                       
37355      		,		u_13 & ~ u_c140 & I [5]
           		 		                       
37356      		,	u_13 & I [4]
           		 	            
37357      		,		u_2 & ~ u_ddb1 & I [3]
           		 		                      
37358      		,	u_2 & I [2]
           		 	           
37359      		,		~ u_d73 & I [1]
           		 		               
37360      		,	I [0]
           		 	     
37361      		};
           		  
37362      endmodule
                    
37363      
           
37364      `timescale 1ps/1ps
                             
37365      module rsnoc_z_H_R_T_D_U_U_11417e9d (
                                                
37366      	Rx_Data
           	       
37367      ,	Rx_Head
            	       
37368      ,	Rx_Rdy
            	      
37369      ,	Rx_Tail
            	       
37370      ,	Rx_Vld
            	      
37371      ,	Sys_Clk
            	       
37372      ,	Sys_Clk_ClkS
            	            
37373      ,	Sys_Clk_En
            	          
37374      ,	Sys_Clk_EnS
            	           
37375      ,	Sys_Clk_RetRstN
            	               
37376      ,	Sys_Clk_RstN
            	            
37377      ,	Sys_Clk_Tm
            	          
37378      ,	Sys_Pwr_Idle
            	            
37379      ,	Sys_Pwr_WakeUp
            	              
37380      ,	Tx_0_Data
            	         
37381      ,	Tx_0_Head
            	         
37382      ,	Tx_0_Rdy
            	        
37383      ,	Tx_0_Tail
            	         
37384      ,	Tx_0_Vld
            	        
37385      ,	Tx_1_Data
            	         
37386      ,	Tx_1_Head
            	         
37387      ,	Tx_1_Rdy
            	        
37388      ,	Tx_1_Tail
            	         
37389      ,	Tx_1_Vld
            	        
37390      ,	Tx_2_Data
            	         
37391      ,	Tx_2_Head
            	         
37392      ,	Tx_2_Rdy
            	        
37393      ,	Tx_2_Tail
            	         
37394      ,	Tx_2_Vld
            	        
37395      ,	Tx_3_Data
            	         
37396      ,	Tx_3_Head
            	         
37397      ,	Tx_3_Rdy
            	        
37398      ,	Tx_3_Tail
            	         
37399      ,	Tx_3_Vld
            	        
37400      ,	Tx_4_Data
            	         
37401      ,	Tx_4_Head
            	         
37402      ,	Tx_4_Rdy
            	        
37403      ,	Tx_4_Tail
            	         
37404      ,	Tx_4_Vld
            	        
37405      ,	Tx_5_Data
            	         
37406      ,	Tx_5_Head
            	         
37407      ,	Tx_5_Rdy
            	        
37408      ,	Tx_5_Tail
            	         
37409      ,	Tx_5_Vld
            	        
37410      ,	Tx_6_Data
            	         
37411      ,	Tx_6_Head
            	         
37412      ,	Tx_6_Rdy
            	        
37413      ,	Tx_6_Tail
            	         
37414      ,	Tx_6_Vld
            	        
37415      ,	WakeUp_Rx
            	         
37416      );
             
37417      	input  [107:0] Rx_Data         ;
           	                                
37418      	input          Rx_Head         ;
           	                                
37419      	output         Rx_Rdy          ;
           	                                
37420      	input          Rx_Tail         ;
           	                                
37421      	input          Rx_Vld          ;
           	                                
37422      	input          Sys_Clk         ;
           	                                
37423      	input          Sys_Clk_ClkS    ;
           	                                
37424      	input          Sys_Clk_En      ;
           	                                
37425      	input          Sys_Clk_EnS     ;
           	                                
37426      	input          Sys_Clk_RetRstN ;
           	                                
37427      	input          Sys_Clk_RstN    ;
           	                                
37428      	input          Sys_Clk_Tm      ;
           	                                
37429      	output         Sys_Pwr_Idle    ;
           	                                
37430      	output         Sys_Pwr_WakeUp  ;
           	                                
37431      	output [107:0] Tx_0_Data       ;
           	                                
37432      	output         Tx_0_Head       ;
           	                                
37433      	input          Tx_0_Rdy        ;
           	                                
37434      	output         Tx_0_Tail       ;
           	                                
37435      	output         Tx_0_Vld        ;
           	                                
37436      	output [107:0] Tx_1_Data       ;
           	                                
37437      	output         Tx_1_Head       ;
           	                                
37438      	input          Tx_1_Rdy        ;
           	                                
37439      	output         Tx_1_Tail       ;
           	                                
37440      	output         Tx_1_Vld        ;
           	                                
37441      	output [107:0] Tx_2_Data       ;
           	                                
37442      	output         Tx_2_Head       ;
           	                                
37443      	input          Tx_2_Rdy        ;
           	                                
37444      	output         Tx_2_Tail       ;
           	                                
37445      	output         Tx_2_Vld        ;
           	                                
37446      	output [107:0] Tx_3_Data       ;
           	                                
37447      	output         Tx_3_Head       ;
           	                                
37448      	input          Tx_3_Rdy        ;
           	                                
37449      	output         Tx_3_Tail       ;
           	                                
37450      	output         Tx_3_Vld        ;
           	                                
37451      	output [107:0] Tx_4_Data       ;
           	                                
37452      	output         Tx_4_Head       ;
           	                                
37453      	input          Tx_4_Rdy        ;
           	                                
37454      	output         Tx_4_Tail       ;
           	                                
37455      	output         Tx_4_Vld        ;
           	                                
37456      	output [107:0] Tx_5_Data       ;
           	                                
37457      	output         Tx_5_Head       ;
           	                                
37458      	input          Tx_5_Rdy        ;
           	                                
37459      	output         Tx_5_Tail       ;
           	                                
37460      	output         Tx_5_Vld        ;
           	                                
37461      	output [107:0] Tx_6_Data       ;
           	                                
37462      	output         Tx_6_Head       ;
           	                                
37463      	input          Tx_6_Rdy        ;
           	                                
37464      	output         Tx_6_Tail       ;
           	                                
37465      	output         Tx_6_Vld        ;
           	                                
37466      	output         WakeUp_Rx       ;
           	                                
37467      	wire [13:0]  u_2c0b        ;
           	                            
37468      	wire [8:0]   u_34e6        ;
           	                            
37469      	wire [13:0]  u_3545        ;
           	                            
37470      	wire [13:0]  u_39a2        ;
           	                            
37471      	wire [8:0]   u_5c5f        ;
           	                            
37472      	wire [8:0]   u_6599        ;
           	                            
37473      	wire [13:0]  u_67c4        ;
           	                            
37474      	wire [13:0]  u_70fe        ;
           	                            
37475      	reg  [6:0]   u_7c15        ;
           	                            
37476      	wire [13:0]  u_8495        ;
           	                            
37477      	wire [8:0]   u_8e3c        ;
           	                            
37478      	wire [8:0]   u_9776        ;
           	                            
37479      	wire [8:0]   u_a9ea        ;
           	                            
37480      	wire [6:0]   u_ab1f        ;
           	                            
37481      	wire [69:0]  Hdr           ;
           	                            
37482      	wire         HdrPwr_Idle   ;
           	                            
37483      	wire         HdrPwr_WakeUp ;
           	                            
37484      	wire [107:0] Int_Data      ;
           	                            
37485      	wire         Int_Head      ;
           	                            
37486      	wire         Int_Rdy       ;
           	                            
37487      	wire         Int_Tail      ;
           	                            
37488      	wire         Int_Vld       ;
           	                            
37489      	wire [6:0]   PortSel       ;
           	                            
37490      	wire [107:0] Rx1_Data      ;
           	                            
37491      	wire         Rx1_Head      ;
           	                            
37492      	wire         Rx1_Rdy       ;
           	                            
37493      	wire         Rx1_Tail      ;
           	                            
37494      	wire         Rx1_Vld       ;
           	                            
37495      	wire [6:0]   TblSel        ;
           	                            
37496      	wire [5:0]   TblSel1       ;
           	                            
37497      	wire [107:0] Tx1_0_Data    ;
           	                            
37498      	wire         Tx1_0_Head    ;
           	                            
37499      	wire         Tx1_0_Rdy     ;
           	                            
37500      	wire         Tx1_0_Tail    ;
           	                            
37501      	wire         Tx1_0_Vld     ;
           	                            
37502      	wire [107:0] Tx1_1_Data    ;
           	                            
37503      	wire         Tx1_1_Head    ;
           	                            
37504      	wire         Tx1_1_Rdy     ;
           	                            
37505      	wire         Tx1_1_Tail    ;
           	                            
37506      	wire         Tx1_1_Vld     ;
           	                            
37507      	wire [107:0] Tx1_2_Data    ;
           	                            
37508      	wire         Tx1_2_Head    ;
           	                            
37509      	wire         Tx1_2_Rdy     ;
           	                            
37510      	wire         Tx1_2_Tail    ;
           	                            
37511      	wire         Tx1_2_Vld     ;
           	                            
37512      	wire [107:0] Tx1_3_Data    ;
           	                            
37513      	wire         Tx1_3_Head    ;
           	                            
37514      	wire         Tx1_3_Rdy     ;
           	                            
37515      	wire         Tx1_3_Tail    ;
           	                            
37516      	wire         Tx1_3_Vld     ;
           	                            
37517      	wire [107:0] Tx1_4_Data    ;
           	                            
37518      	wire         Tx1_4_Head    ;
           	                            
37519      	wire         Tx1_4_Rdy     ;
           	                            
37520      	wire         Tx1_4_Tail    ;
           	                            
37521      	wire         Tx1_4_Vld     ;
           	                            
37522      	wire [107:0] Tx1_5_Data    ;
           	                            
37523      	wire         Tx1_5_Head    ;
           	                            
37524      	wire         Tx1_5_Rdy     ;
           	                            
37525      	wire         Tx1_5_Tail    ;
           	                            
37526      	wire         Tx1_5_Vld     ;
           	                            
37527      	wire [107:0] Tx1_6_Data    ;
           	                            
37528      	wire         Tx1_6_Head    ;
           	                            
37529      	wire         Tx1_6_Rdy     ;
           	                            
37530      	wire         Tx1_6_Tail    ;
           	                            
37531      	wire         Tx1_6_Vld     ;
           	                            
37532      	assign Rx1_Data = Rx_Data;
           	                          
37533      	assign Rx1_Head = Rx_Head;
           	                          
37534      	assign Rx1_Tail = Rx_Tail;
           	                          
37535      	assign Rx1_Vld = Rx_Vld;
           	                        
37536      	assign Tx1_0_Rdy = Tx_0_Rdy;
           	                            
37537      	assign u_8495 = Hdr [68:55];
           	                            
37538      	assign u_34e6 = u_8495 [13:5];
           	                              
37539      	assign u_70fe = Hdr [68:55];
           	                            
37540      	assign u_9776 = u_70fe [13:5];
           	                              
37541      	assign u_67c4 = Hdr [68:55];
           	                            
37542      	assign u_8e3c = u_67c4 [13:5];
           	                              
37543      	assign u_39a2 = Hdr [68:55];
           	                            
37544      	assign u_a9ea = u_39a2 [13:5];
           	                              
37545      	assign u_3545 = Hdr [68:55];
           	                            
37546      	assign u_6599 = u_3545 [13:5];
           	                              
37547      	assign u_2c0b = Hdr [68:55];
           	                            
37548      	assign u_5c5f = u_2c0b [13:5];
           	                              
37549      	assign TblSel1 =
           	                
37550      		{		( u_34e6 & 9'b000001011 ) == 9'b000001001
           		 		                                         
37551      		,		( u_9776 & 9'b000011011 ) == 9'b000011010
           		 		                                         
37552      		,		( u_8e3c & 9'b000011101 ) == 9'b000010100
           		 		                                         
37553      		,		( u_a9ea & 9'b000011011 ) == 9'b000011011
           		 		                                         
37554      		,		( u_6599 & 9'b000001011 ) == 9'b000001000
           		 		                                         
37555      		,		( u_5c5f & 9'b000011101 ) == 9'b000010001
           		 		                                         
37556      		};
           		  
37557      	assign PortSel = Int_Head ? TblSel : u_7c15;
           	                          <font color = "red">-1-</font>  
           	                          <font color = "red">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
36926      	);
           	<font color = "green">-1-</font>  
36927      	assign Tx_Vld =
           <font color = "green">	==></font>
36928      				{ 1 { Sel [0] }  } & Int_0_Vld
           				<font color = "red">-2-</font>                              
36929      		|		{ 1 { Sel [1] }  } & Int_1_Vld
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_28740">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_T_D_U_U_9237bc08">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
