Analysis & Synthesis report for aht10_top
Tue Aug 02 14:10:08 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |aht10_top|i2c_master:u_i2c_master|state_c
 12. State Machine - |aht10_top|i2c_intf:u_i2c_intf|state_c
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for data_drive:u_data_drive|fifo:tx_fifo_inst|scfifo:scfifo_component|scfifo_mv31:auto_generated|a_dpfifo_t541:dpfifo|altsyncram_tmb1:FIFOram
 20. Source assignments for sld_signaltap:auto_signaltap_0
 21. Parameter Settings for User Entity Instance: i2c_master:u_i2c_master
 22. Parameter Settings for User Entity Instance: data_drive:u_data_drive|fifo:tx_fifo_inst|scfifo:scfifo_component
 23. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 24. Parameter Settings for Inferred Entity Instance: data_drive:u_data_drive|lpm_mult:Mult1
 25. Parameter Settings for Inferred Entity Instance: data_drive:u_data_drive|lpm_mult:Mult0
 26. Parameter Settings for Inferred Entity Instance: data_drive:u_data_drive|lpm_divide:Div3
 27. Parameter Settings for Inferred Entity Instance: data_drive:u_data_drive|lpm_divide:Mod4
 28. Parameter Settings for Inferred Entity Instance: data_drive:u_data_drive|lpm_divide:Mod2
 29. Parameter Settings for Inferred Entity Instance: data_drive:u_data_drive|lpm_divide:Div2
 30. Parameter Settings for Inferred Entity Instance: data_drive:u_data_drive|lpm_divide:Mod3
 31. Parameter Settings for Inferred Entity Instance: data_drive:u_data_drive|lpm_divide:Mod5
 32. Parameter Settings for Inferred Entity Instance: data_drive:u_data_drive|lpm_divide:Div0
 33. Parameter Settings for Inferred Entity Instance: data_drive:u_data_drive|lpm_divide:Mod0
 34. Parameter Settings for Inferred Entity Instance: data_drive:u_data_drive|lpm_divide:Div1
 35. Parameter Settings for Inferred Entity Instance: data_drive:u_data_drive|lpm_divide:Mod1
 36. scfifo Parameter Settings by Entity Instance
 37. lpm_mult Parameter Settings by Entity Instance
 38. Port Connectivity Checks: "data_drive:u_data_drive|fifo:tx_fifo_inst"
 39. Port Connectivity Checks: "data_drive:u_data_drive|uart_tx:u_uart_tx"
 40. Port Connectivity Checks: "i2c_master:u_i2c_master"
 41. Port Connectivity Checks: "i2c_intf:u_i2c_intf"
 42. Signal Tap Logic Analyzer Settings
 43. Post-Synthesis Netlist Statistics for Top Partition
 44. Elapsed Time Per Partition
 45. Connections to In-System Debugging Instance "auto_signaltap_0"
 46. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Aug 02 14:10:08 2022           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; aht10_top                                       ;
; Top-level Entity Name              ; aht10_top                                       ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 3,749                                           ;
;     Total combinational functions  ; 3,069                                           ;
;     Dedicated logic registers      ; 1,181                                           ;
; Total registers                    ; 1181                                            ;
; Total pins                         ; 5                                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 168,192                                         ;
; Embedded Multiplier 9-bit elements ; 8                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                            ; aht10_top          ; aht10_top          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                            ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+
; ../src/data_drive.v                                                ; yes             ; User Verilog HDL File                        ; G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v                                                       ;             ;
; ../src/uart_tx.v                                                   ; yes             ; User Verilog HDL File                        ; G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v                                                          ;             ;
; ../src/param.v                                                     ; yes             ; User Verilog HDL File                        ; G:/FPGAProject/EP4CE6F17C8/AHT10/src/param.v                                                            ;             ;
; ../src/i2c_master.v                                                ; yes             ; User Verilog HDL File                        ; G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v                                                       ;             ;
; ../src/i2c_intf.v                                                  ; yes             ; User Verilog HDL File                        ; G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_intf.v                                                         ;             ;
; ../src/aht10_top.v                                                 ; yes             ; User Verilog HDL File                        ; G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v                                                        ;             ;
; ../ip/fifo.v                                                       ; yes             ; User Wizard-Generated File                   ; G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v                                                              ;             ;
; scfifo.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf                                            ;             ;
; a_regfifo.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                         ;             ;
; a_dpfifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                          ;             ;
; a_i2fifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                          ;             ;
; a_fffifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                          ;             ;
; a_f2fifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                          ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                                        ;             ;
; db/scfifo_mv31.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/scfifo_mv31.tdf                                                 ;             ;
; db/a_dpfifo_t541.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/a_dpfifo_t541.tdf                                               ;             ;
; db/altsyncram_tmb1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/altsyncram_tmb1.tdf                                             ;             ;
; db/cmpr_is8.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cmpr_is8.tdf                                                    ;             ;
; db/cntr_vnb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cntr_vnb.tdf                                                    ;             ;
; db/cntr_co7.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cntr_co7.tdf                                                    ;             ;
; db/cntr_0ob.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cntr_0ob.tdf                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                     ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                   ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                      ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                      ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/dffeea.inc                                            ;             ;
; sld_ela_trigger.tdf                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_ela_trigger.tdf                                   ;             ;
; db/sld_ela_trigger_pao.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/sld_ela_trigger_pao.tdf                                         ;             ;
; db/sld_reserved_aht10_auto_signaltap_0_1_6675.v                    ; yes             ; Encrypted Auto-Generated Megafunction        ; G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/sld_reserved_aht10_auto_signaltap_0_1_6675.v                    ;             ;
; sld_alt_reduction.vhd                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_alt_reduction.vhd                                 ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                         ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                          ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                        ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                 ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                           ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                        ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                         ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                                            ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                                            ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                                          ;             ;
; db/altsyncram_bb24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/altsyncram_bb24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.tdf                                          ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                        ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                           ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                   ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.inc                                        ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                           ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/muxlut.inc                                            ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/bypassff.inc                                          ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altshift.inc                                          ;             ;
; db/mux_tsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/mux_tsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                        ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/declut.inc                                            ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                       ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                       ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                       ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/cmpconst.inc                                          ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                       ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                               ;             ;
; db/cntr_qgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cntr_qgi.tdf                                                    ;             ;
; db/cmpr_sgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cmpr_sgc.tdf                                                    ;             ;
; db/cntr_m9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cntr_m9j.tdf                                                    ;             ;
; db/cntr_ggi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cntr_ggi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                        ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                         ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                     ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                           ; altera_sld  ;
; db/ip/sldeb4ac2bb/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/ip/sldeb4ac2bb/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                      ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                          ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/multcore.inc                                          ;             ;
; db/mult_dgt.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/mult_dgt.tdf                                                    ;             ;
; db/mult_fgt.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/mult_fgt.tdf                                                    ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                                        ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/abs_divider.inc                                       ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                   ;             ;
; db/lpm_divide_tim.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/lpm_divide_tim.tdf                                              ;             ;
; db/sign_div_unsign_llh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/sign_div_unsign_llh.tdf                                         ;             ;
; db/alt_u_div_u6f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf                                               ;             ;
; db/add_sub_7pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/add_sub_7pc.tdf                                                 ;             ;
; db/add_sub_8pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/add_sub_8pc.tdf                                                 ;             ;
; db/lpm_divide_0bm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/lpm_divide_0bm.tdf                                              ;             ;
; db/lpm_divide_0jm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/lpm_divide_0jm.tdf                                              ;             ;
; db/sign_div_unsign_olh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/sign_div_unsign_olh.tdf                                         ;             ;
; db/alt_u_div_47f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_47f.tdf                                               ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 3,749     ;
;                                             ;           ;
; Total combinational functions               ; 3069      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 867       ;
;     -- 3 input functions                    ; 854       ;
;     -- <=2 input functions                  ; 1348      ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2277      ;
;     -- arithmetic mode                      ; 792       ;
;                                             ;           ;
; Total registers                             ; 1181      ;
;     -- Dedicated logic registers            ; 1181      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 5         ;
; Total memory bits                           ; 168192    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 8         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 711       ;
; Total fan-out                               ; 13506     ;
; Average fan-out                             ; 3.12      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                            ; Entity Name                                ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
; |aht10_top                                                                                                                              ; 3069 (1)            ; 1181 (0)                  ; 168192      ; 8            ; 0       ; 4         ; 5    ; 0            ; |aht10_top                                                                                                                                                                                                                                                                                                                                                                                     ; aht10_top                                  ; work         ;
;    |data_drive:u_data_drive|                                                                                                            ; 2147 (110)          ; 97 (45)                   ; 256         ; 8            ; 0       ; 4         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive                                                                                                                                                                                                                                                                                                                                                             ; data_drive                                 ; work         ;
;       |fifo:tx_fifo_inst|                                                                                                               ; 34 (0)              ; 25 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|fifo:tx_fifo_inst                                                                                                                                                                                                                                                                                                                                           ; fifo                                       ; work         ;
;          |scfifo:scfifo_component|                                                                                                      ; 34 (0)              ; 25 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|fifo:tx_fifo_inst|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                   ; scfifo                                     ; work         ;
;             |scfifo_mv31:auto_generated|                                                                                                ; 34 (0)              ; 25 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|fifo:tx_fifo_inst|scfifo:scfifo_component|scfifo_mv31:auto_generated                                                                                                                                                                                                                                                                                        ; scfifo_mv31                                ; work         ;
;                |a_dpfifo_t541:dpfifo|                                                                                                   ; 34 (20)             ; 25 (11)                   ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|fifo:tx_fifo_inst|scfifo:scfifo_component|scfifo_mv31:auto_generated|a_dpfifo_t541:dpfifo                                                                                                                                                                                                                                                                   ; a_dpfifo_t541                              ; work         ;
;                   |altsyncram_tmb1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|fifo:tx_fifo_inst|scfifo:scfifo_component|scfifo_mv31:auto_generated|a_dpfifo_t541:dpfifo|altsyncram_tmb1:FIFOram                                                                                                                                                                                                                                           ; altsyncram_tmb1                            ; work         ;
;                   |cntr_0ob:wr_ptr|                                                                                                     ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|fifo:tx_fifo_inst|scfifo:scfifo_component|scfifo_mv31:auto_generated|a_dpfifo_t541:dpfifo|cntr_0ob:wr_ptr                                                                                                                                                                                                                                                   ; cntr_0ob                                   ; work         ;
;                   |cntr_co7:usedw_counter|                                                                                              ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|fifo:tx_fifo_inst|scfifo:scfifo_component|scfifo_mv31:auto_generated|a_dpfifo_t541:dpfifo|cntr_co7:usedw_counter                                                                                                                                                                                                                                            ; cntr_co7                                   ; work         ;
;                   |cntr_vnb:rd_ptr_msb|                                                                                                 ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|fifo:tx_fifo_inst|scfifo:scfifo_component|scfifo_mv31:auto_generated|a_dpfifo_t541:dpfifo|cntr_vnb:rd_ptr_msb                                                                                                                                                                                                                                               ; cntr_vnb                                   ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 289 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                             ; lpm_divide                                 ; work         ;
;          |lpm_divide_0jm:auto_generated|                                                                                                ; 289 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_divide:Div0|lpm_divide_0jm:auto_generated                                                                                                                                                                                                                                                                                                               ; lpm_divide_0jm                             ; work         ;
;             |sign_div_unsign_olh:divider|                                                                                               ; 289 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                                                                   ; sign_div_unsign_olh                        ; work         ;
;                |alt_u_div_47f:divider|                                                                                                  ; 289 (289)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                                                                                                                                                                                                                                                             ; alt_u_div_47f                              ; work         ;
;       |lpm_divide:Div1|                                                                                                                 ; 212 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_divide:Div1                                                                                                                                                                                                                                                                                                                                             ; lpm_divide                                 ; work         ;
;          |lpm_divide_tim:auto_generated|                                                                                                ; 212 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_divide:Div1|lpm_divide_tim:auto_generated                                                                                                                                                                                                                                                                                                               ; lpm_divide_tim                             ; work         ;
;             |sign_div_unsign_llh:divider|                                                                                               ; 212 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                                                                                   ; sign_div_unsign_llh                        ; work         ;
;                |alt_u_div_u6f:divider|                                                                                                  ; 212 (212)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider                                                                                                                                                                                                                                                             ; alt_u_div_u6f                              ; work         ;
;       |lpm_divide:Div2|                                                                                                                 ; 246 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_divide:Div2                                                                                                                                                                                                                                                                                                                                             ; lpm_divide                                 ; work         ;
;          |lpm_divide_0jm:auto_generated|                                                                                                ; 246 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_divide:Div2|lpm_divide_0jm:auto_generated                                                                                                                                                                                                                                                                                                               ; lpm_divide_0jm                             ; work         ;
;             |sign_div_unsign_olh:divider|                                                                                               ; 246 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_divide:Div2|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                                                                   ; sign_div_unsign_olh                        ; work         ;
;                |alt_u_div_47f:divider|                                                                                                  ; 246 (246)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_divide:Div2|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                                                                                                                                                                                                                                                             ; alt_u_div_47f                              ; work         ;
;       |lpm_divide:Div3|                                                                                                                 ; 187 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_divide:Div3                                                                                                                                                                                                                                                                                                                                             ; lpm_divide                                 ; work         ;
;          |lpm_divide_tim:auto_generated|                                                                                                ; 187 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_divide:Div3|lpm_divide_tim:auto_generated                                                                                                                                                                                                                                                                                                               ; lpm_divide_tim                             ; work         ;
;             |sign_div_unsign_llh:divider|                                                                                               ; 187 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_divide:Div3|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                                                                                   ; sign_div_unsign_llh                        ; work         ;
;                |alt_u_div_u6f:divider|                                                                                                  ; 187 (187)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_divide:Div3|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider                                                                                                                                                                                                                                                             ; alt_u_div_u6f                              ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 146 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                                             ; lpm_divide                                 ; work         ;
;          |lpm_divide_0bm:auto_generated|                                                                                                ; 146 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_divide:Mod0|lpm_divide_0bm:auto_generated                                                                                                                                                                                                                                                                                                               ; lpm_divide_0bm                             ; work         ;
;             |sign_div_unsign_llh:divider|                                                                                               ; 146 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                                                                                   ; sign_div_unsign_llh                        ; work         ;
;                |alt_u_div_u6f:divider|                                                                                                  ; 146 (146)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider                                                                                                                                                                                                                                                             ; alt_u_div_u6f                              ; work         ;
;       |lpm_divide:Mod1|                                                                                                                 ; 188 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                                                             ; lpm_divide                                 ; work         ;
;          |lpm_divide_0bm:auto_generated|                                                                                                ; 188 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_divide:Mod1|lpm_divide_0bm:auto_generated                                                                                                                                                                                                                                                                                                               ; lpm_divide_0bm                             ; work         ;
;             |sign_div_unsign_llh:divider|                                                                                               ; 188 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                                                                                   ; sign_div_unsign_llh                        ; work         ;
;                |alt_u_div_u6f:divider|                                                                                                  ; 188 (188)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider                                                                                                                                                                                                                                                             ; alt_u_div_u6f                              ; work         ;
;       |lpm_divide:Mod2|                                                                                                                 ; 212 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_divide:Mod2                                                                                                                                                                                                                                                                                                                                             ; lpm_divide                                 ; work         ;
;          |lpm_divide_0bm:auto_generated|                                                                                                ; 212 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_divide:Mod2|lpm_divide_0bm:auto_generated                                                                                                                                                                                                                                                                                                               ; lpm_divide_0bm                             ; work         ;
;             |sign_div_unsign_llh:divider|                                                                                               ; 212 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                                                                                   ; sign_div_unsign_llh                        ; work         ;
;                |alt_u_div_u6f:divider|                                                                                                  ; 212 (212)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider                                                                                                                                                                                                                                                             ; alt_u_div_u6f                              ; work         ;
;       |lpm_divide:Mod3|                                                                                                                 ; 122 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_divide:Mod3                                                                                                                                                                                                                                                                                                                                             ; lpm_divide                                 ; work         ;
;          |lpm_divide_0bm:auto_generated|                                                                                                ; 122 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_divide:Mod3|lpm_divide_0bm:auto_generated                                                                                                                                                                                                                                                                                                               ; lpm_divide_0bm                             ; work         ;
;             |sign_div_unsign_llh:divider|                                                                                               ; 122 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                                                                                   ; sign_div_unsign_llh                        ; work         ;
;                |alt_u_div_u6f:divider|                                                                                                  ; 122 (122)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider                                                                                                                                                                                                                                                             ; alt_u_div_u6f                              ; work         ;
;       |lpm_divide:Mod4|                                                                                                                 ; 164 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_divide:Mod4                                                                                                                                                                                                                                                                                                                                             ; lpm_divide                                 ; work         ;
;          |lpm_divide_0bm:auto_generated|                                                                                                ; 164 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_divide:Mod4|lpm_divide_0bm:auto_generated                                                                                                                                                                                                                                                                                                               ; lpm_divide_0bm                             ; work         ;
;             |sign_div_unsign_llh:divider|                                                                                               ; 164 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                                                                                   ; sign_div_unsign_llh                        ; work         ;
;                |alt_u_div_u6f:divider|                                                                                                  ; 164 (164)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider                                                                                                                                                                                                                                                             ; alt_u_div_u6f                              ; work         ;
;       |lpm_divide:Mod5|                                                                                                                 ; 187 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_divide:Mod5                                                                                                                                                                                                                                                                                                                                             ; lpm_divide                                 ; work         ;
;          |lpm_divide_0bm:auto_generated|                                                                                                ; 187 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_divide:Mod5|lpm_divide_0bm:auto_generated                                                                                                                                                                                                                                                                                                               ; lpm_divide_0bm                             ; work         ;
;             |sign_div_unsign_llh:divider|                                                                                               ; 187 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_divide:Mod5|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                                                                                   ; sign_div_unsign_llh                        ; work         ;
;                |alt_u_div_u6f:divider|                                                                                                  ; 187 (187)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_divide:Mod5|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider                                                                                                                                                                                                                                                             ; alt_u_div_u6f                              ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 13 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                              ; lpm_mult                                   ; work         ;
;          |mult_fgt:auto_generated|                                                                                                      ; 13 (13)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_mult:Mult0|mult_fgt:auto_generated                                                                                                                                                                                                                                                                                                                      ; mult_fgt                                   ; work         ;
;       |lpm_mult:Mult1|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                                                              ; lpm_mult                                   ; work         ;
;          |mult_dgt:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|lpm_mult:Mult1|mult_dgt:auto_generated                                                                                                                                                                                                                                                                                                                      ; mult_dgt                                   ; work         ;
;       |uart_tx:u_uart_tx|                                                                                                               ; 37 (37)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|data_drive:u_data_drive|uart_tx:u_uart_tx                                                                                                                                                                                                                                                                                                                                           ; uart_tx                                    ; work         ;
;    |i2c_intf:u_i2c_intf|                                                                                                                ; 88 (88)             ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|i2c_intf:u_i2c_intf                                                                                                                                                                                                                                                                                                                                                                 ; i2c_intf                                   ; work         ;
;    |i2c_master:u_i2c_master|                                                                                                            ; 132 (132)           ; 80 (80)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|i2c_master:u_i2c_master                                                                                                                                                                                                                                                                                                                                                             ; i2c_master                                 ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 127 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                    ; sld_hub                                    ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 126 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                    ; alt_sld_fab_with_jtag_input                ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 126 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                 ; alt_sld_fab                                ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 126 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                             ; alt_sld_fab_alt_sld_fab                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 125 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                 ; alt_sld_fab_alt_sld_fab_sldfabric          ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 125 (86)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                    ; sld_jtag_hub                               ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                            ; sld_rom_sr                                 ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                          ; sld_shadow_jsm                             ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 574 (2)             ; 871 (82)                  ; 167936      ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap                              ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 572 (0)             ; 789 (0)                   ; 167936      ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                ; sld_signaltap_impl                         ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 572 (86)            ; 789 (248)                 ; 167936      ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                         ; sld_signaltap_implb                        ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 27 (0)              ; 76 (76)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                          ; altdpram                                   ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                      ; lpm_decode                                 ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                                                            ; decode_dvf                                 ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                              ; lpm_mux                                    ; work         ;
;                   |mux_tsc:auto_generated|                                                                                              ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                                                                       ; mux_tsc                                    ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 167936      ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                         ; altsyncram                                 ; work         ;
;                |altsyncram_bb24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 167936      ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_bb24:auto_generated                                                                                                                                                                                          ; altsyncram_bb24                            ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                          ; lpm_shiftreg                               ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                            ; lpm_shiftreg                               ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                 ; serial_crc_16                              ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 90 (90)             ; 69 (69)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                              ; sld_buffer_manager                         ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 176 (1)             ; 231 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                             ; sld_ela_control                            ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                     ; lpm_shiftreg                               ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 174 (0)             ; 215 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                  ; sld_ela_trigger                            ; work         ;
;                   |sld_ela_trigger_pao:auto_generated|                                                                                  ; 174 (0)             ; 215 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated                                                                                                                               ; sld_ela_trigger_pao                        ; work         ;
;                      |sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|                                                             ; 174 (123)           ; 215 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1                                                                          ; sld_reserved_AHT10_auto_signaltap_0_1_6675 ; work         ;
;                         |lpm_shiftreg:config_shiftreg_100|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_100                                         ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_102|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_102                                         ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_103|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_103                                         ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_105|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_105                                         ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_106|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_106                                         ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_108|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_108                                         ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_109|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_109                                         ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_10|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_10                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_111|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_111                                         ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_112|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_112                                         ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_114|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_114                                         ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_115|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_115                                         ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_117|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_117                                         ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_118|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_118                                         ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_120|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_120                                         ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_121|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_121                                         ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_123|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_123                                         ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_124|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_124                                         ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_125|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_125                                         ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_127|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_127                                         ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_128|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_128                                         ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_129|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_129                                         ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_13|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_13                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_14|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_16|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_16                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_17|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_19|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_19                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_20|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_22|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_22                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_23|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_25|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_25                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_26|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_26                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_28|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_28                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_29|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_29                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_31|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_31                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_32|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_32                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_34|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_34                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_35|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_35                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_37|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_37                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_38|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_38                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_40|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_40                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_41|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_41                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_43|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_43                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_44|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_44                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_46|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_46                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_47|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_47                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_49|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_49                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_4|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                           ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_50|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_50                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_52|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_52                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_53|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_53                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_55|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_55                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_56|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_56                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_58|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_58                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_59|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_59                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                           ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_61|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_61                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_62|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_62                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_63|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_63                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_66|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_66                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_67|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_67                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_69|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_69                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_70|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_70                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_72|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_72                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_73|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_73                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_75|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_75                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_76|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_76                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_78|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_78                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_79|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_79                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_7|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_7                                           ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_81|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_81                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_82|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_82                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_84|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_84                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_85|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_85                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_87|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_87                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_88|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_88                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                           ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_90|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_90                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_91|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_91                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_93|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_93                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_94|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_94                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_96|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_96                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_97|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_97                                          ; lpm_shiftreg                               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_99|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|lpm_shiftreg:config_shiftreg_99                                          ; lpm_shiftreg                               ; work         ;
;                         |sld_alt_reduction:unary_1|                                                                                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_alt_reduction:unary_1                                                ; sld_alt_reduction                          ; work         ;
;                         |sld_alt_reduction:unary_2|                                                                                     ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_alt_reduction:unary_2                                                ; sld_alt_reduction                          ; work         ;
;                         |sld_alt_reduction:unary_64|                                                                                    ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_alt_reduction:unary_64                                               ; sld_alt_reduction                          ; work         ;
;                         |sld_mbpmg:mbpm_101|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_101                                                       ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_101|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_104|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_104                                                       ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_104|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_107|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_107                                                       ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_107|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_110|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_110                                                       ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_110|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_113|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_113                                                       ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_113|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_116|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_116                                                       ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_116|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_119|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_119                                                       ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_119|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_122|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_122                                                       ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_122|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_126|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_126                                                       ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_126|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_12|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_12                                                        ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_12|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_15|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_15                                                        ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_15|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_18|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_18                                                        ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_18|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_21|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_21                                                        ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_21|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_24|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_24                                                        ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_24|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_27|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_27                                                        ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_27|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_30|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_30                                                        ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_30|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_33|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_33                                                        ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_33|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_36|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_36                                                        ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_36|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_39|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_39                                                        ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_39|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_3|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_3                                                         ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_3|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_42|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_42                                                        ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_42|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_45|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_45                                                        ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_45|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_48|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_48                                                        ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_48|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_51|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_51                                                        ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_51|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_54|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_54                                                        ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_54|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_57|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_57                                                        ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_57|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_60|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_60                                                        ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_60|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_65|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_65                                                        ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_65|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_68|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_68                                                        ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_68|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_6|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_6                                                         ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_6|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_71|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_71                                                        ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_71|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_74|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_74                                                        ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_74|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_77|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_77                                                        ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_77|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_80|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_80                                                        ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_80|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_83|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_83                                                        ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_83|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_86|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_86                                                        ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_86|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_89|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_89                                                        ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_89|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_92|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_92                                                        ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_92|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_95|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_95                                                        ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_95|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_98|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_98                                                        ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_98|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                  ; work         ;
;                         |sld_mbpmg:mbpm_9|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_9                                                         ; sld_mbpmg                                  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1|sld_mbpmg:mbpm_9|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                               ; sld_ela_trigger_flow_mgr                   ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                       ; lpm_shiftreg                               ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 132 (11)            ; 115 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                        ; sld_offload_buffer_mgr                     ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                              ; lpm_counter                                ; work         ;
;                   |cntr_qgi:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qgi:auto_generated                                                                                                      ; cntr_qgi                                   ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                       ; lpm_counter                                ; work         ;
;                   |cntr_m9j:auto_generated|                                                                                             ; 12 (12)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                                                                               ; cntr_m9j                                   ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                             ; lpm_counter                                ; work         ;
;                   |cntr_ggi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated                                                                                                                     ; cntr_ggi                                   ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                ; lpm_counter                                ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                                                        ; cntr_23j                                   ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                       ; lpm_shiftreg                               ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 41 (41)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                        ; lpm_shiftreg                               ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                     ; lpm_shiftreg                               ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                   ; sld_rom_sr                                 ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; data_drive:u_data_drive|fifo:tx_fifo_inst|scfifo:scfifo_component|scfifo_mv31:auto_generated|a_dpfifo_t541:dpfifo|altsyncram_tmb1:FIFOram|ALTSYNCRAM                                                  ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256    ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_bb24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 41           ; 4096         ; 41           ; 167936 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |aht10_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                        ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |aht10_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                    ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |aht10_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                          ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |aht10_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                        ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |aht10_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                          ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |aht10_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_pao:auto_generated|sld_reserved_AHT10_auto_signaltap_0_1_6675:mgl_prim1 ;                 ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |aht10_top|data_drive:u_data_drive|fifo:tx_fifo_inst                                                                                                                                                                                                                                                                  ; ../ip/fifo.v    ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |aht10_top|i2c_master:u_i2c_master|state_c                                                                            ;
+--------------------+--------------+--------------+-----------------+--------------+--------------------+--------------+---------------+
; Name               ; state_c.READ ; state_c.WAIT ; state_c.TRIGGER ; state_c.IDLE ; state_c.CHECK_INIT ; state_c.INIT ; state_c.START ;
+--------------------+--------------+--------------+-----------------+--------------+--------------------+--------------+---------------+
; state_c.START      ; 0            ; 0            ; 0               ; 0            ; 0                  ; 0            ; 0             ;
; state_c.INIT       ; 0            ; 0            ; 0               ; 0            ; 0                  ; 1            ; 1             ;
; state_c.CHECK_INIT ; 0            ; 0            ; 0               ; 0            ; 1                  ; 0            ; 1             ;
; state_c.IDLE       ; 0            ; 0            ; 0               ; 1            ; 0                  ; 0            ; 1             ;
; state_c.TRIGGER    ; 0            ; 0            ; 1               ; 0            ; 0                  ; 0            ; 1             ;
; state_c.WAIT       ; 0            ; 1            ; 0               ; 0            ; 0                  ; 0            ; 1             ;
; state_c.READ       ; 1            ; 0            ; 0               ; 0            ; 0                  ; 0            ; 1             ;
+--------------------+--------------+--------------+-----------------+--------------+--------------------+--------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------+
; State Machine - |aht10_top|i2c_intf:u_i2c_intf|state_c                                                                   ;
+---------------+--------------+--------------+--------------+--------------+---------------+---------------+--------------+
; Name          ; state_c.STOP ; state_c.SACK ; state_c.READ ; state_c.RACK ; state_c.WRITE ; state_c.START ; state_c.IDLE ;
+---------------+--------------+--------------+--------------+--------------+---------------+---------------+--------------+
; state_c.IDLE  ; 0            ; 0            ; 0            ; 0            ; 0             ; 0             ; 0            ;
; state_c.START ; 0            ; 0            ; 0            ; 0            ; 0             ; 1             ; 1            ;
; state_c.WRITE ; 0            ; 0            ; 0            ; 0            ; 1             ; 0             ; 1            ;
; state_c.RACK  ; 0            ; 0            ; 0            ; 1            ; 0             ; 0             ; 1            ;
; state_c.READ  ; 0            ; 0            ; 1            ; 0            ; 0             ; 0             ; 1            ;
; state_c.SACK  ; 0            ; 1            ; 0            ; 0            ; 0             ; 0             ; 1            ;
; state_c.STOP  ; 1            ; 0            ; 0            ; 0            ; 0             ; 0             ; 1            ;
+---------------+--------------+--------------+--------------+--------------+---------------+---------------+--------------+


+-------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                               ;
+-----------------------------------------------------+------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------------------+------------------------+
; i2c_master:u_i2c_master|tx_cmd[0]                   ; i2c_master:u_i2c_master|Selector22 ; yes                    ;
; i2c_master:u_i2c_master|tx_cmd[1]                   ; i2c_master:u_i2c_master|Selector22 ; yes                    ;
; i2c_master:u_i2c_master|tx_cmd[2]                   ; i2c_master:u_i2c_master|Selector22 ; yes                    ;
; i2c_master:u_i2c_master|tx_cmd[3]                   ; i2c_master:u_i2c_master|Selector22 ; yes                    ;
; i2c_master:u_i2c_master|tx_data[5]                  ; i2c_master:u_i2c_master|Selector22 ; yes                    ;
; i2c_master:u_i2c_master|tx_data[6]                  ; i2c_master:u_i2c_master|Selector22 ; yes                    ;
; i2c_master:u_i2c_master|tx_data[7]                  ; i2c_master:u_i2c_master|Selector22 ; yes                    ;
; i2c_master:u_i2c_master|tx_data[4]                  ; i2c_master:u_i2c_master|Selector22 ; yes                    ;
; i2c_master:u_i2c_master|tx_data[1]                  ; i2c_master:u_i2c_master|Selector22 ; yes                    ;
; i2c_master:u_i2c_master|tx_data[2]                  ; i2c_master:u_i2c_master|Selector22 ; yes                    ;
; i2c_master:u_i2c_master|tx_data[3]                  ; i2c_master:u_i2c_master|Selector22 ; yes                    ;
; i2c_master:u_i2c_master|tx_data[0]                  ; i2c_master:u_i2c_master|Selector22 ; yes                    ;
; Number of user-specified and inferred latches = 12  ;                                    ;                        ;
+-----------------------------------------------------+------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                  ;
+-----------------------------------------------------+-----------------------------------------------+
; Register name                                       ; Reason for Removal                            ;
+-----------------------------------------------------+-----------------------------------------------+
; data_drive:u_data_drive|hum_data_r[18,19]           ; Stuck at GND due to stuck port data_in        ;
; data_drive:u_data_drive|uart_tx:u_uart_tx|data_r[0] ; Stuck at GND due to stuck port data_in        ;
; i2c_master:u_i2c_master|delay[6,12..14,22]          ; Merged with i2c_master:u_i2c_master|delay[24] ;
; i2c_master:u_i2c_master|delay[0..5,9]               ; Merged with i2c_master:u_i2c_master|delay[23] ;
; i2c_master:u_i2c_master|delay[11,16]                ; Merged with i2c_master:u_i2c_master|delay[21] ;
; i2c_master:u_i2c_master|delay[18,19]                ; Merged with i2c_master:u_i2c_master|delay[20] ;
; i2c_master:u_i2c_master|delay[7,10,15]              ; Merged with i2c_master:u_i2c_master|delay[17] ;
; i2c_master:u_i2c_master|delay[23]                   ; Stuck at GND due to stuck port data_in        ;
; i2c_master:u_i2c_master|delay[20]                   ; Stuck at VCC due to stuck port data_in        ;
; i2c_master:u_i2c_master|delay[21]                   ; Merged with i2c_master:u_i2c_master|delay[17] ;
; i2c_master:u_i2c_master|state_c~11                  ; Lost fanout                                   ;
; i2c_master:u_i2c_master|state_c.CHECK_INIT          ; Stuck at GND due to stuck port data_in        ;
; i2c_master:u_i2c_master|finish_init                 ; Lost fanout                                   ;
; Total Number of Removed Registers = 28              ;                                               ;
+-----------------------------------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                            ;
+-----------------------------------+---------------------------+----------------------------------------+
; Register name                     ; Reason for Removal        ; Registers Removed due to This Register ;
+-----------------------------------+---------------------------+----------------------------------------+
; i2c_master:u_i2c_master|delay[23] ; Stuck at GND              ; i2c_master:u_i2c_master|finish_init    ;
;                                   ; due to stuck port data_in ;                                        ;
+-----------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1181  ;
; Number of registers using Synchronous Clear  ; 61    ;
; Number of registers using Synchronous Load   ; 70    ;
; Number of registers using Asynchronous Clear ; 607   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 649   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; i2c_intf:u_i2c_intf|scl                                                                                                                                                                                                                                                                                                         ; 2       ;
; i2c_master:u_i2c_master|delay[17]                                                                                                                                                                                                                                                                                               ; 6       ;
; i2c_intf:u_i2c_intf|sda_out                                                                                                                                                                                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 18                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |aht10_top|data_drive:u_data_drive|uart_tx:u_uart_tx|cnt_bps[7] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |aht10_top|i2c_master:u_i2c_master|delay[21]                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |aht10_top|data_drive:u_data_drive|uart_tx:u_uart_tx|cnt_bit[1] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |aht10_top|i2c_master:u_i2c_master|delay[17]                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |aht10_top|i2c_master:u_i2c_master|Selector22                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |aht10_top|i2c_master:u_i2c_master|Selector14                   ;
; 64:1               ; 4 bits    ; 168 LEs       ; 64 LEs               ; 104 LEs                ; No         ; |aht10_top|data_drive:u_data_drive|Mux0                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_drive:u_data_drive|fifo:tx_fifo_inst|scfifo:scfifo_component|scfifo_mv31:auto_generated|a_dpfifo_t541:dpfifo|altsyncram_tmb1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master:u_i2c_master ;
+----------------+----------+------------------------------------------+
; Parameter Name ; Value    ; Type                                     ;
+----------------+----------+------------------------------------------+
; DELAY_40MS     ; 2000000  ; Signed Integer                           ;
; DELAY_80MS     ; 4000000  ; Signed Integer                           ;
; DELAY_500MS    ; 25000000 ; Signed Integer                           ;
+----------------+----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_drive:u_data_drive|fifo:tx_fifo_inst|scfifo:scfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                  ;
+-------------------------+--------------+-----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                        ;
; lpm_width               ; 8            ; Signed Integer                                                        ;
; LPM_NUMWORDS            ; 32           ; Signed Integer                                                        ;
; LPM_WIDTHU              ; 5            ; Signed Integer                                                        ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                               ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                               ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                               ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                               ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                               ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                               ;
; CBXI_PARAMETER          ; scfifo_mv31  ; Untyped                                                               ;
+-------------------------+--------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                ;
+-------------------------------------------------+---------------------------------------------+----------------+
; Parameter Name                                  ; Value                                       ; Type           ;
+-------------------------------------------------+---------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                               ; String         ;
; sld_node_info                                   ; 805334528                                   ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                             ; String         ;
; SLD_IP_VERSION                                  ; 6                                           ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                           ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                           ; Signed Integer ;
; sld_data_bits                                   ; 41                                          ; Untyped        ;
; sld_trigger_bits                                ; 41                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                          ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                       ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                       ; Signed Integer ;
; sld_incremental_routing                         ; 1                                           ; Untyped        ;
; sld_sample_depth                                ; 4096                                        ; Untyped        ;
; sld_segment_size                                ; 4096                                        ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                        ; Untyped        ;
; sld_state_bits                                  ; 11                                          ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                           ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                           ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                           ; Signed Integer ;
; sld_trigger_level                               ; 1                                           ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                           ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                           ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                           ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                           ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                           ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_AHT10_auto_signaltap_0_1_6675, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                           ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                           ; Untyped        ;
; sld_ram_pipeline                                ; 0                                           ; Untyped        ;
; sld_counter_pipeline                            ; 0                                           ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                           ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                        ; String         ;
; sld_inversion_mask_length                       ; 26                                          ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000                  ; Untyped        ;
; sld_power_up_trigger                            ; 0                                           ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                   ; String         ;
; sld_state_flow_use_generated                    ; 0                                           ; Untyped        ;
; sld_current_resource_width                      ; 1                                           ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                         ; Untyped        ;
; sld_storage_qualifier_bits                      ; 95                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                         ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                           ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                       ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                           ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                           ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                           ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_drive:u_data_drive|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 20           ; Untyped                 ;
; LPM_WIDTHB                                     ; 10           ; Untyped                 ;
; LPM_WIDTHP                                     ; 30           ; Untyped                 ;
; LPM_WIDTHR                                     ; 30           ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_dgt     ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_drive:u_data_drive|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 20           ; Untyped                 ;
; LPM_WIDTHB                                     ; 11           ; Untyped                 ;
; LPM_WIDTHP                                     ; 31           ; Untyped                 ;
; LPM_WIDTHR                                     ; 31           ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_fgt     ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_drive:u_data_drive|lpm_divide:Div3 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_tim ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_drive:u_data_drive|lpm_divide:Mod4 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_0bm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_drive:u_data_drive|lpm_divide:Mod2 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_0bm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_drive:u_data_drive|lpm_divide:Div2 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                        ;
; LPM_WIDTHD             ; 7              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_drive:u_data_drive|lpm_divide:Mod3 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_0bm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_drive:u_data_drive|lpm_divide:Mod5 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_0bm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_drive:u_data_drive|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                        ;
; LPM_WIDTHD             ; 7              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_drive:u_data_drive|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_0bm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_drive:u_data_drive|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_tim ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_drive:u_data_drive|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_0bm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                   ;
+----------------------------+-------------------------------------------------------------------+
; Name                       ; Value                                                             ;
+----------------------------+-------------------------------------------------------------------+
; Number of entity instances ; 1                                                                 ;
; Entity Instance            ; data_drive:u_data_drive|fifo:tx_fifo_inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                      ;
;     -- lpm_width           ; 8                                                                 ;
;     -- LPM_NUMWORDS        ; 32                                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                                ;
;     -- USE_EAB             ; ON                                                                ;
+----------------------------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                 ;
+---------------------------------------+----------------------------------------+
; Name                                  ; Value                                  ;
+---------------------------------------+----------------------------------------+
; Number of entity instances            ; 2                                      ;
; Entity Instance                       ; data_drive:u_data_drive|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 20                                     ;
;     -- LPM_WIDTHB                     ; 10                                     ;
;     -- LPM_WIDTHP                     ; 30                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                     ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                    ;
;     -- USE_EAB                        ; OFF                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                     ;
; Entity Instance                       ; data_drive:u_data_drive|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 20                                     ;
;     -- LPM_WIDTHB                     ; 11                                     ;
;     -- LPM_WIDTHP                     ; 31                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                     ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                    ;
;     -- USE_EAB                        ; OFF                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                     ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_drive:u_data_drive|fifo:tx_fifo_inst"                                                                                ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                  ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; usedw ; Output ; Warning  ; Output or bidir port (5 bits) is wider than the port expression (1 bits) it drives; bit(s) "usedw[4..1]" have no fanouts ;
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_drive:u_data_drive|uart_tx:u_uart_tx"                                                                                                                                                   ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tx_bps         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (20 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; tx_bps[16..14] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; tx_bps[19..17] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; tx_bps[13..10] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; tx_bps[8..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; tx_bps[9]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_master:u_i2c_master"                                                                                                                       ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; din_vld ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_intf:u_i2c_intf"                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; slave_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 41                  ; 41               ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 46                          ;
; cycloneiii_ff         ; 219                         ;
;     CLR               ; 63                          ;
;     CLR SCLR          ; 13                          ;
;     ENA CLR           ; 143                         ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 2370                        ;
;     arith             ; 696                         ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 112                         ;
;         3 data inputs ; 577                         ;
;     normal            ; 1674                        ;
;         0 data inputs ; 138                         ;
;         1 data inputs ; 58                          ;
;         2 data inputs ; 861                         ;
;         3 data inputs ; 85                          ;
;         4 data inputs ; 532                         ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 45.70                       ;
; Average LUT depth     ; 31.15                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                               ;
+-----------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------+---------+
; Name                                    ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                       ; Details ;
+-----------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------+---------+
; clk                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                     ; N/A     ;
; data_drive:u_data_drive|din_vld         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_master:u_i2c_master|dout_vld~4      ; N/A     ;
; data_drive:u_data_drive|din_vld         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i2c_master:u_i2c_master|dout_vld~4      ; N/A     ;
; data_drive:u_data_drive|hum_data_r[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|hum_data_r[0]   ; N/A     ;
; data_drive:u_data_drive|hum_data_r[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|hum_data_r[0]   ; N/A     ;
; data_drive:u_data_drive|hum_data_r[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|hum_data_r[10]  ; N/A     ;
; data_drive:u_data_drive|hum_data_r[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|hum_data_r[10]  ; N/A     ;
; data_drive:u_data_drive|hum_data_r[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|hum_data_r[11]  ; N/A     ;
; data_drive:u_data_drive|hum_data_r[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|hum_data_r[11]  ; N/A     ;
; data_drive:u_data_drive|hum_data_r[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|hum_data_r[12]  ; N/A     ;
; data_drive:u_data_drive|hum_data_r[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|hum_data_r[12]  ; N/A     ;
; data_drive:u_data_drive|hum_data_r[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|hum_data_r[13]  ; N/A     ;
; data_drive:u_data_drive|hum_data_r[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|hum_data_r[13]  ; N/A     ;
; data_drive:u_data_drive|hum_data_r[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|hum_data_r[14]  ; N/A     ;
; data_drive:u_data_drive|hum_data_r[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|hum_data_r[14]  ; N/A     ;
; data_drive:u_data_drive|hum_data_r[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|hum_data_r[15]  ; N/A     ;
; data_drive:u_data_drive|hum_data_r[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|hum_data_r[15]  ; N/A     ;
; data_drive:u_data_drive|hum_data_r[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|hum_data_r[16]  ; N/A     ;
; data_drive:u_data_drive|hum_data_r[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|hum_data_r[16]  ; N/A     ;
; data_drive:u_data_drive|hum_data_r[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|hum_data_r[17]  ; N/A     ;
; data_drive:u_data_drive|hum_data_r[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|hum_data_r[17]  ; N/A     ;
; data_drive:u_data_drive|hum_data_r[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                     ; N/A     ;
; data_drive:u_data_drive|hum_data_r[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                     ; N/A     ;
; data_drive:u_data_drive|hum_data_r[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                     ; N/A     ;
; data_drive:u_data_drive|hum_data_r[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                     ; N/A     ;
; data_drive:u_data_drive|hum_data_r[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|hum_data_r[1]   ; N/A     ;
; data_drive:u_data_drive|hum_data_r[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|hum_data_r[1]   ; N/A     ;
; data_drive:u_data_drive|hum_data_r[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|hum_data_r[2]   ; N/A     ;
; data_drive:u_data_drive|hum_data_r[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|hum_data_r[2]   ; N/A     ;
; data_drive:u_data_drive|hum_data_r[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|hum_data_r[3]   ; N/A     ;
; data_drive:u_data_drive|hum_data_r[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|hum_data_r[3]   ; N/A     ;
; data_drive:u_data_drive|hum_data_r[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|hum_data_r[4]   ; N/A     ;
; data_drive:u_data_drive|hum_data_r[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|hum_data_r[4]   ; N/A     ;
; data_drive:u_data_drive|hum_data_r[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|hum_data_r[5]   ; N/A     ;
; data_drive:u_data_drive|hum_data_r[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|hum_data_r[5]   ; N/A     ;
; data_drive:u_data_drive|hum_data_r[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|hum_data_r[6]   ; N/A     ;
; data_drive:u_data_drive|hum_data_r[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|hum_data_r[6]   ; N/A     ;
; data_drive:u_data_drive|hum_data_r[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|hum_data_r[7]   ; N/A     ;
; data_drive:u_data_drive|hum_data_r[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|hum_data_r[7]   ; N/A     ;
; data_drive:u_data_drive|hum_data_r[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|hum_data_r[8]   ; N/A     ;
; data_drive:u_data_drive|hum_data_r[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|hum_data_r[8]   ; N/A     ;
; data_drive:u_data_drive|hum_data_r[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|hum_data_r[9]   ; N/A     ;
; data_drive:u_data_drive|hum_data_r[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|hum_data_r[9]   ; N/A     ;
; data_drive:u_data_drive|temp_data_r[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|temp_data_r[0]  ; N/A     ;
; data_drive:u_data_drive|temp_data_r[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|temp_data_r[0]  ; N/A     ;
; data_drive:u_data_drive|temp_data_r[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|temp_data_r[10] ; N/A     ;
; data_drive:u_data_drive|temp_data_r[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|temp_data_r[10] ; N/A     ;
; data_drive:u_data_drive|temp_data_r[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|temp_data_r[11] ; N/A     ;
; data_drive:u_data_drive|temp_data_r[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|temp_data_r[11] ; N/A     ;
; data_drive:u_data_drive|temp_data_r[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|temp_data_r[12] ; N/A     ;
; data_drive:u_data_drive|temp_data_r[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|temp_data_r[12] ; N/A     ;
; data_drive:u_data_drive|temp_data_r[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|temp_data_r[13] ; N/A     ;
; data_drive:u_data_drive|temp_data_r[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|temp_data_r[13] ; N/A     ;
; data_drive:u_data_drive|temp_data_r[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|temp_data_r[14] ; N/A     ;
; data_drive:u_data_drive|temp_data_r[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|temp_data_r[14] ; N/A     ;
; data_drive:u_data_drive|temp_data_r[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|temp_data_r[15] ; N/A     ;
; data_drive:u_data_drive|temp_data_r[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|temp_data_r[15] ; N/A     ;
; data_drive:u_data_drive|temp_data_r[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|temp_data_r[16] ; N/A     ;
; data_drive:u_data_drive|temp_data_r[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|temp_data_r[16] ; N/A     ;
; data_drive:u_data_drive|temp_data_r[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|temp_data_r[17] ; N/A     ;
; data_drive:u_data_drive|temp_data_r[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|temp_data_r[17] ; N/A     ;
; data_drive:u_data_drive|temp_data_r[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|temp_data_r[18] ; N/A     ;
; data_drive:u_data_drive|temp_data_r[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|temp_data_r[18] ; N/A     ;
; data_drive:u_data_drive|temp_data_r[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|temp_data_r[19] ; N/A     ;
; data_drive:u_data_drive|temp_data_r[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|temp_data_r[19] ; N/A     ;
; data_drive:u_data_drive|temp_data_r[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|temp_data_r[1]  ; N/A     ;
; data_drive:u_data_drive|temp_data_r[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|temp_data_r[1]  ; N/A     ;
; data_drive:u_data_drive|temp_data_r[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|temp_data_r[2]  ; N/A     ;
; data_drive:u_data_drive|temp_data_r[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|temp_data_r[2]  ; N/A     ;
; data_drive:u_data_drive|temp_data_r[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|temp_data_r[3]  ; N/A     ;
; data_drive:u_data_drive|temp_data_r[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|temp_data_r[3]  ; N/A     ;
; data_drive:u_data_drive|temp_data_r[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|temp_data_r[4]  ; N/A     ;
; data_drive:u_data_drive|temp_data_r[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|temp_data_r[4]  ; N/A     ;
; data_drive:u_data_drive|temp_data_r[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|temp_data_r[5]  ; N/A     ;
; data_drive:u_data_drive|temp_data_r[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|temp_data_r[5]  ; N/A     ;
; data_drive:u_data_drive|temp_data_r[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|temp_data_r[6]  ; N/A     ;
; data_drive:u_data_drive|temp_data_r[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|temp_data_r[6]  ; N/A     ;
; data_drive:u_data_drive|temp_data_r[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|temp_data_r[7]  ; N/A     ;
; data_drive:u_data_drive|temp_data_r[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|temp_data_r[7]  ; N/A     ;
; data_drive:u_data_drive|temp_data_r[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|temp_data_r[8]  ; N/A     ;
; data_drive:u_data_drive|temp_data_r[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|temp_data_r[8]  ; N/A     ;
; data_drive:u_data_drive|temp_data_r[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|temp_data_r[9]  ; N/A     ;
; data_drive:u_data_drive|temp_data_r[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_drive:u_data_drive|temp_data_r[9]  ; N/A     ;
; auto_signaltap_0|gnd                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|gnd                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND     ; N/A     ;
; auto_signaltap_0|vcc                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
; auto_signaltap_0|vcc                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC     ; N/A     ;
+-----------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Tue Aug 02 14:09:14 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AHT10 -c aht10_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/aht10/src/data_drive.v
    Info (12023): Found entity 1: data_drive File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/aht10/src/uart_tx.v
    Info (12023): Found entity 1: uart_tx File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file /fpgaproject/ep4ce6f17c8/aht10/src/param.v
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/aht10/src/i2c_master.v
    Info (12023): Found entity 1: i2c_master File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/aht10/src/i2c_intf.v
    Info (12023): Found entity 1: i2c_intf File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_intf.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/aht10/src/aht10_top.v
    Info (12023): Found entity 1: aht10_top File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaproject/ep4ce6f17c8/aht10/ip/fifo.v
    Info (12023): Found entity 1: fifo File: G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at data_drive.v(51): created implicit net for "usedw_sig" File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v Line: 51
Warning (10236): Verilog HDL Implicit Net warning at aht10_top.v(29): created implicit net for "done" File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at aht10_top.v(50): created implicit net for "din_vld" File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v Line: 50
Info (12127): Elaborating entity "aht10_top" for the top level hierarchy
Info (12128): Elaborating entity "i2c_intf" for hierarchy "i2c_intf:u_i2c_intf" File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v Line: 35
Warning (10230): Verilog HDL assignment warning at i2c_intf.v(156): truncated value with size 32 to match size of target (9) File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_intf.v Line: 156
Warning (10230): Verilog HDL assignment warning at i2c_intf.v(170): truncated value with size 32 to match size of target (4) File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_intf.v Line: 170
Info (12128): Elaborating entity "i2c_master" for hierarchy "i2c_master:u_i2c_master" File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v Line: 51
Warning (10230): Verilog HDL assignment warning at i2c_master.v(136): truncated value with size 32 to match size of target (25) File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 136
Warning (10230): Verilog HDL assignment warning at i2c_master.v(139): truncated value with size 32 to match size of target (25) File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 139
Warning (10230): Verilog HDL assignment warning at i2c_master.v(142): truncated value with size 32 to match size of target (25) File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 142
Warning (10230): Verilog HDL assignment warning at i2c_master.v(145): truncated value with size 32 to match size of target (25) File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 145
Warning (10230): Verilog HDL assignment warning at i2c_master.v(159): truncated value with size 32 to match size of target (28) File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 159
Warning (10230): Verilog HDL assignment warning at i2c_master.v(179): truncated value with size 32 to match size of target (3) File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 179
Info (10264): Verilog HDL Case Statement information at i2c_master.v(188): all case item expressions in this case statement are onehot File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 188
Warning (10240): Verilog HDL Always Construct warning at i2c_master.v(187): inferring latch(es) for variable "tx_cmd", which holds its previous value in one or more paths through the always construct File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 187
Warning (10240): Verilog HDL Always Construct warning at i2c_master.v(187): inferring latch(es) for variable "tx_data", which holds its previous value in one or more paths through the always construct File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 187
Info (10041): Inferred latch for "tx_data[0]" at i2c_master.v(187) File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 187
Info (10041): Inferred latch for "tx_data[1]" at i2c_master.v(187) File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 187
Info (10041): Inferred latch for "tx_data[2]" at i2c_master.v(187) File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 187
Info (10041): Inferred latch for "tx_data[3]" at i2c_master.v(187) File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 187
Info (10041): Inferred latch for "tx_data[4]" at i2c_master.v(187) File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 187
Info (10041): Inferred latch for "tx_data[5]" at i2c_master.v(187) File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 187
Info (10041): Inferred latch for "tx_data[6]" at i2c_master.v(187) File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 187
Info (10041): Inferred latch for "tx_data[7]" at i2c_master.v(187) File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 187
Info (10041): Inferred latch for "tx_cmd[0]" at i2c_master.v(187) File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 187
Info (10041): Inferred latch for "tx_cmd[1]" at i2c_master.v(187) File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 187
Info (10041): Inferred latch for "tx_cmd[2]" at i2c_master.v(187) File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 187
Info (10041): Inferred latch for "tx_cmd[3]" at i2c_master.v(187) File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 187
Info (12128): Elaborating entity "data_drive" for hierarchy "data_drive:u_data_drive" File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v Line: 61
Warning (10230): Verilog HDL assignment warning at data_drive.v(61): truncated value with size 32 to match size of target (20) File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v Line: 61
Warning (10230): Verilog HDL assignment warning at data_drive.v(62): truncated value with size 32 to match size of target (20) File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v Line: 62
Warning (10230): Verilog HDL assignment warning at data_drive.v(89): truncated value with size 32 to match size of target (6) File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v Line: 89
Warning (10230): Verilog HDL assignment warning at data_drive.v(104): truncated value with size 32 to match size of target (8) File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v Line: 104
Warning (10230): Verilog HDL assignment warning at data_drive.v(105): truncated value with size 32 to match size of target (8) File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v Line: 105
Warning (10230): Verilog HDL assignment warning at data_drive.v(107): truncated value with size 32 to match size of target (8) File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v Line: 107
Warning (10230): Verilog HDL assignment warning at data_drive.v(116): truncated value with size 32 to match size of target (8) File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v Line: 116
Warning (10230): Verilog HDL assignment warning at data_drive.v(117): truncated value with size 32 to match size of target (8) File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v Line: 117
Warning (10230): Verilog HDL assignment warning at data_drive.v(119): truncated value with size 32 to match size of target (8) File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v Line: 119
Info (12128): Elaborating entity "uart_tx" for hierarchy "data_drive:u_data_drive|uart_tx:u_uart_tx" File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v Line: 39
Warning (10230): Verilog HDL assignment warning at uart_tx.v(43): truncated value with size 32 to match size of target (13) File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v Line: 43
Warning (10230): Verilog HDL assignment warning at uart_tx.v(53): truncated value with size 32 to match size of target (13) File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v Line: 53
Warning (10230): Verilog HDL assignment warning at uart_tx.v(65): truncated value with size 32 to match size of target (4) File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v Line: 65
Warning (10230): Verilog HDL assignment warning at uart_tx.v(96): truncated value with size 32 to match size of target (1) File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v Line: 96
Info (12128): Elaborating entity "fifo" for hierarchy "data_drive:u_data_drive|fifo:tx_fifo_inst" File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v Line: 52
Info (12128): Elaborating entity "scfifo" for hierarchy "data_drive:u_data_drive|fifo:tx_fifo_inst|scfifo:scfifo_component" File: G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v Line: 82
Info (12130): Elaborated megafunction instantiation "data_drive:u_data_drive|fifo:tx_fifo_inst|scfifo:scfifo_component" File: G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v Line: 82
Info (12133): Instantiated megafunction "data_drive:u_data_drive|fifo:tx_fifo_inst|scfifo:scfifo_component" with the following parameter: File: G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v Line: 82
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_mv31.tdf
    Info (12023): Found entity 1: scfifo_mv31 File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/scfifo_mv31.tdf Line: 24
Info (12128): Elaborating entity "scfifo_mv31" for hierarchy "data_drive:u_data_drive|fifo:tx_fifo_inst|scfifo:scfifo_component|scfifo_mv31:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_t541.tdf
    Info (12023): Found entity 1: a_dpfifo_t541 File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/a_dpfifo_t541.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_t541" for hierarchy "data_drive:u_data_drive|fifo:tx_fifo_inst|scfifo:scfifo_component|scfifo_mv31:auto_generated|a_dpfifo_t541:dpfifo" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/scfifo_mv31.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tmb1.tdf
    Info (12023): Found entity 1: altsyncram_tmb1 File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/altsyncram_tmb1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_tmb1" for hierarchy "data_drive:u_data_drive|fifo:tx_fifo_inst|scfifo:scfifo_component|scfifo_mv31:auto_generated|a_dpfifo_t541:dpfifo|altsyncram_tmb1:FIFOram" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/a_dpfifo_t541.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_is8.tdf
    Info (12023): Found entity 1: cmpr_is8 File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cmpr_is8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_is8" for hierarchy "data_drive:u_data_drive|fifo:tx_fifo_inst|scfifo:scfifo_component|scfifo_mv31:auto_generated|a_dpfifo_t541:dpfifo|cmpr_is8:almost_full_comparer" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/a_dpfifo_t541.tdf Line: 55
Info (12128): Elaborating entity "cmpr_is8" for hierarchy "data_drive:u_data_drive|fifo:tx_fifo_inst|scfifo:scfifo_component|scfifo_mv31:auto_generated|a_dpfifo_t541:dpfifo|cmpr_is8:three_comparison" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/a_dpfifo_t541.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf
    Info (12023): Found entity 1: cntr_vnb File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cntr_vnb.tdf Line: 25
Info (12128): Elaborating entity "cntr_vnb" for hierarchy "data_drive:u_data_drive|fifo:tx_fifo_inst|scfifo:scfifo_component|scfifo_mv31:auto_generated|a_dpfifo_t541:dpfifo|cntr_vnb:rd_ptr_msb" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/a_dpfifo_t541.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_co7.tdf
    Info (12023): Found entity 1: cntr_co7 File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cntr_co7.tdf Line: 25
Info (12128): Elaborating entity "cntr_co7" for hierarchy "data_drive:u_data_drive|fifo:tx_fifo_inst|scfifo:scfifo_component|scfifo_mv31:auto_generated|a_dpfifo_t541:dpfifo|cntr_co7:usedw_counter" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/a_dpfifo_t541.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ob.tdf
    Info (12023): Found entity 1: cntr_0ob File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cntr_0ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_0ob" for hierarchy "data_drive:u_data_drive|fifo:tx_fifo_inst|scfifo:scfifo_component|scfifo_mv31:auto_generated|a_dpfifo_t541:dpfifo|cntr_0ob:wr_ptr" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/a_dpfifo_t541.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_pao.tdf
    Info (12023): Found entity 1: sld_ela_trigger_pao File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/sld_ela_trigger_pao.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_aht10_auto_signaltap_0_1_6675.v
    Info (12023): Found entity 1: sld_reserved_AHT10_auto_signaltap_0_1_6675 File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/sld_reserved_aht10_auto_signaltap_0_1_6675.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bb24.tdf
    Info (12023): Found entity 1: altsyncram_bb24 File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/altsyncram_bb24.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info (12023): Found entity 1: mux_tsc File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/mux_tsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qgi.tdf
    Info (12023): Found entity 1: cntr_qgi File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cntr_qgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cmpr_sgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf
    Info (12023): Found entity 1: cntr_m9j File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cntr_m9j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf
    Info (12023): Found entity 1: cntr_ggi File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cntr_ggi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.08.02.14:09:43 Progress: Loading sldeb4ac2bb/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11172): Picked up JAVA_TOOL_OPTIONS: -Dfile.encoding=UTF-8
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldeb4ac2bb/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/ip/sldeb4ac2bb/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/ip/sldeb4ac2bb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 12 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "data_drive:u_data_drive|Mult1" File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v Line: 62
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "data_drive:u_data_drive|Mult0" File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v Line: 61
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "data_drive:u_data_drive|Div3" File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v Line: 117
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "data_drive:u_data_drive|Mod4" File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v Line: 117
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "data_drive:u_data_drive|Mod2" File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v Line: 107
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "data_drive:u_data_drive|Div2" File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v Line: 116
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "data_drive:u_data_drive|Mod3" File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v Line: 116
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "data_drive:u_data_drive|Mod5" File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v Line: 119
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "data_drive:u_data_drive|Div0" File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v Line: 104
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "data_drive:u_data_drive|Mod0" File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v Line: 104
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "data_drive:u_data_drive|Div1" File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v Line: 105
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "data_drive:u_data_drive|Mod1" File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v Line: 105
Info (12130): Elaborated megafunction instantiation "data_drive:u_data_drive|lpm_mult:Mult1" File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v Line: 62
Info (12133): Instantiated megafunction "data_drive:u_data_drive|lpm_mult:Mult1" with the following parameter: File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v Line: 62
    Info (12134): Parameter "LPM_WIDTHA" = "20"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_dgt.tdf
    Info (12023): Found entity 1: mult_dgt File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/mult_dgt.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "data_drive:u_data_drive|lpm_mult:Mult0" File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v Line: 61
Info (12133): Instantiated megafunction "data_drive:u_data_drive|lpm_mult:Mult0" with the following parameter: File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v Line: 61
    Info (12134): Parameter "LPM_WIDTHA" = "20"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_WIDTHR" = "31"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_fgt.tdf
    Info (12023): Found entity 1: mult_fgt File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/mult_fgt.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "data_drive:u_data_drive|lpm_divide:Div3" File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v Line: 117
Info (12133): Instantiated megafunction "data_drive:u_data_drive|lpm_divide:Div3" with the following parameter: File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v Line: 117
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_tim.tdf
    Info (12023): Found entity 1: lpm_divide_tim File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/lpm_divide_tim.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf
    Info (12023): Found entity 1: sign_div_unsign_llh File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/sign_div_unsign_llh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u6f.tdf
    Info (12023): Found entity 1: alt_u_div_u6f File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "data_drive:u_data_drive|lpm_divide:Mod4" File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v Line: 117
Info (12133): Instantiated megafunction "data_drive:u_data_drive|lpm_divide:Mod4" with the following parameter: File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v Line: 117
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0bm.tdf
    Info (12023): Found entity 1: lpm_divide_0bm File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/lpm_divide_0bm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "data_drive:u_data_drive|lpm_divide:Div2" File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v Line: 116
Info (12133): Instantiated megafunction "data_drive:u_data_drive|lpm_divide:Div2" with the following parameter: File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v Line: 116
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf
    Info (12023): Found entity 1: lpm_divide_0jm File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/lpm_divide_0jm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/sign_div_unsign_olh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf
    Info (12023): Found entity 1: alt_u_div_47f File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_47f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "data_drive:u_data_drive|lpm_divide:Mod5" File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v Line: 119
Info (12133): Instantiated megafunction "data_drive:u_data_drive|lpm_divide:Mod5" with the following parameter: File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v Line: 119
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "data_drive:u_data_drive|lpm_divide:Div0" File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v Line: 104
Info (12133): Instantiated megafunction "data_drive:u_data_drive|lpm_divide:Div0" with the following parameter: File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v Line: 104
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "data_drive:u_data_drive|lpm_divide:Div1" File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v Line: 105
Info (12133): Instantiated megafunction "data_drive:u_data_drive|lpm_divide:Div1" with the following parameter: File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v Line: 105
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 59 buffer(s)
    Info (13019): Ignored 59 SOFT buffer(s)
Warning (13012): Latch i2c_master:u_i2c_master|tx_cmd[0] has unsafe behavior File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 187
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i2c_master:u_i2c_master|state_c.READ File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 33
Warning (13012): Latch i2c_master:u_i2c_master|tx_cmd[1] has unsafe behavior File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 187
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i2c_master:u_i2c_master|state_c.READ File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 33
Warning (13012): Latch i2c_master:u_i2c_master|tx_cmd[2] has unsafe behavior File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 187
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i2c_master:u_i2c_master|state_c.READ File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 33
Warning (13012): Latch i2c_master:u_i2c_master|tx_cmd[3] has unsafe behavior File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 187
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i2c_master:u_i2c_master|cnt_byte[2] File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 174
Warning (13012): Latch i2c_master:u_i2c_master|tx_data[5] has unsafe behavior File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 187
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i2c_master:u_i2c_master|state_c.READ File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 33
Warning (13012): Latch i2c_master:u_i2c_master|tx_data[6] has unsafe behavior File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 187
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i2c_master:u_i2c_master|state_c.START File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 33
Warning (13012): Latch i2c_master:u_i2c_master|tx_data[7] has unsafe behavior File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 187
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i2c_master:u_i2c_master|cnt_byte[1] File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 174
Warning (13012): Latch i2c_master:u_i2c_master|tx_data[4] has unsafe behavior File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 187
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i2c_master:u_i2c_master|state_c.START File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 33
Warning (13012): Latch i2c_master:u_i2c_master|tx_data[1] has unsafe behavior File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 187
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i2c_master:u_i2c_master|cnt_byte[1] File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 174
Warning (13012): Latch i2c_master:u_i2c_master|tx_data[2] has unsafe behavior File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 187
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i2c_master:u_i2c_master|cnt_byte[1] File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 174
Warning (13012): Latch i2c_master:u_i2c_master|tx_data[3] has unsafe behavior File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 187
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i2c_master:u_i2c_master|cnt_byte[1] File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 174
Warning (13012): Latch i2c_master:u_i2c_master|tx_data[0] has unsafe behavior File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 187
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i2c_master:u_i2c_master|state_c.READ File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v Line: 33
Info (13000): Registers with preset signals will power-up high File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_intf.v Line: 209
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_8_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 116
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_9_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 121
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_10_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 36
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_11_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 41
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_12_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 46
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_13_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 51
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_14_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 56
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_15_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 61
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_16_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 66
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_17_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 71
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_18_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 76
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Div2|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[1]~14" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_47f.tdf Line: 116
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_11_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 41
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_12_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 46
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_13_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 51
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_14_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 56
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_15_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 61
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_16_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 66
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_17_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 71
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_18_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 76
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_6_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 106
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_7_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 111
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_8_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 116
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_9_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 121
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_10_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 36
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_11_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 41
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_12_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 46
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_13_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 51
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_14_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 56
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_15_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 61
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_16_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 66
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_17_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 71
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_18_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 76
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_9_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 121
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_10_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 36
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_11_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 41
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_12_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 46
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_13_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 51
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_14_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 56
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_15_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 61
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_16_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 66
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_17_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 71
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_18_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 76
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_19_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 81
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_19_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 81
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_19_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 81
    Info (17048): Logic cell "data_drive:u_data_drive|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_19_result_int[0]~10" File: G:/FPGAProject/EP4CE6F17C8/AHT10/prj/db/alt_u_div_u6f.tdf Line: 81
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 115 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3855 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 3 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 3788 logic cells
    Info (21064): Implemented 49 RAM segments
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings
    Info: Peak virtual memory: 4862 megabytes
    Info: Processing ended: Tue Aug 02 14:10:08 2022
    Info: Elapsed time: 00:00:54
    Info: Total CPU time (on all processors): 00:01:10


