<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>PowerPC hole tiles - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../../css/general-2459343d.css">
        <link rel="stylesheet" href="../../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../../toc-7918e1c1.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="powerpc-hole-tiles"><a class="header" href="#powerpc-hole-tiles">PowerPC hole tiles</a></h1>
<p>These tiles are located inside the PowerPC holes, and serve a similar function to the terminator tiles.</p>
<h2 id="ppc_term_w"><a class="header" href="#ppc_term_w"><code>PPC_TERM_W</code></a></h2>
<p>This tile is located on the right of every interconnect row interrupted by the PowerPC hole. It reuses the bitstream tile of the rightmost <code>INT.PPC</code> tile of that row.</p>
<p>The interconnect signals prefixed with <code>0</code> refer to signals in the rightmost <code>INT.PPC</code> tile of the row.  The interconnect signals prefixed with <code>1</code> refer to signals in the leftmost <code>INT.PPC</code> tile of the row.</p>
<h2 id="tile-ppc_term_w"><a class="header" href="#tile-ppc_term_w">Tile PPC_TERM_W</a></h2>
<p>Cells: 2</p>
<h3 id="switchbox-ppc_term_w"><a class="header" href="#switchbox-ppc_term_w">Switchbox PPC_TERM_W</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E1[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E1[0]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][3]">MAIN[0][3]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E1[0]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][2]">MAIN[0][2]</a></td><td>CELL.HEX_E1[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E0[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W0[0]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[7]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[19]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E1[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E1[1]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][11]">MAIN[0][11]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E1[1]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][10]">MAIN[0][10]</a></td><td>CELL.HEX_E1[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E0[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W0[1]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[13]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E1[2]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E1[2]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][19]">MAIN[0][19]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E1[2]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][18]">MAIN[0][18]</a></td><td>CELL.HEX_E1[2]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E0[2]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W0[2]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[7]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[19]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E1[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E1[3]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][27]">MAIN[0][27]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E1[3]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][26]">MAIN[0][26]</a></td><td>CELL.HEX_E1[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E0[3]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W0[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[13]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E1[4]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E1[4]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][35]">MAIN[0][35]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E1[4]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][34]">MAIN[0][34]</a></td><td>CELL.HEX_E1[4]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E0[4]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W0[4]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[7]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[19]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E1[5]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E1[5]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][43]">MAIN[0][43]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E1[5]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][42]">MAIN[0][42]</a></td><td>CELL.HEX_E1[5]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E0[5]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W0[5]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[13]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E1[6]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E1[6]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][51]">MAIN[0][51]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E1[6]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][50]">MAIN[0][50]</a></td><td>CELL.HEX_E1[6]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E0[6]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W0[6]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[7]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[19]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E1[7]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E1[7]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][59]">MAIN[0][59]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E1[7]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][58]">MAIN[0][58]</a></td><td>CELL.HEX_E1[7]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E0[7]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W0[7]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[13]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E1[8]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E1[8]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][67]">MAIN[0][67]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E1[8]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][66]">MAIN[0][66]</a></td><td>CELL.HEX_E1[8]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E0[8]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W0[8]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[7]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[19]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E1[9]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E1[9]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][75]">MAIN[0][75]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E1[9]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][74]">MAIN[0][74]</a></td><td>CELL.HEX_E1[9]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E0[9]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W0[9]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[13]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E2[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E2[0]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][3]">MAIN[3][3]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E2[0]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][2]">MAIN[3][2]</a></td><td>CELL.HEX_E2[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E1[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W1[0]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[8]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[20]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E2[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E2[1]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][11]">MAIN[3][11]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E2[1]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][10]">MAIN[3][10]</a></td><td>CELL.HEX_E2[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E1[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W1[1]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[14]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E2[2]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E2[2]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][19]">MAIN[3][19]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E2[2]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][18]">MAIN[3][18]</a></td><td>CELL.HEX_E2[2]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E1[2]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W1[2]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[8]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[20]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E2[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E2[3]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][27]">MAIN[3][27]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E2[3]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][26]">MAIN[3][26]</a></td><td>CELL.HEX_E2[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E1[3]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W1[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[14]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E2[4]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E2[4]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][35]">MAIN[3][35]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E2[4]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][34]">MAIN[3][34]</a></td><td>CELL.HEX_E2[4]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E1[4]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W1[4]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[8]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[20]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E2[5]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E2[5]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][43]">MAIN[3][43]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E2[5]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][42]">MAIN[3][42]</a></td><td>CELL.HEX_E2[5]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E1[5]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W1[5]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[14]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E2[6]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E2[6]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][51]">MAIN[3][51]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E2[6]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][50]">MAIN[3][50]</a></td><td>CELL.HEX_E2[6]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E1[6]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W1[6]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[8]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[20]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E2[7]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E2[7]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][59]">MAIN[3][59]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E2[7]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][58]">MAIN[3][58]</a></td><td>CELL.HEX_E2[7]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E1[7]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W1[7]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[14]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E2[8]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E2[8]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][67]">MAIN[3][67]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E2[8]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][66]">MAIN[3][66]</a></td><td>CELL.HEX_E2[8]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E1[8]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W1[8]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[8]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[20]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E2[9]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E2[9]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][75]">MAIN[3][75]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E2[9]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][74]">MAIN[3][74]</a></td><td>CELL.HEX_E2[9]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E1[9]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W1[9]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[14]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E3[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E3[0]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][5]">MAIN[0][5]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E3[0]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][4]">MAIN[0][4]</a></td><td>CELL.HEX_E3[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E2[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W2[0]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[9]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[21]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E3[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E3[1]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][13]">MAIN[0][13]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E3[1]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][12]">MAIN[0][12]</a></td><td>CELL.HEX_E3[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E2[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W2[1]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[15]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E3[2]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E3[2]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][21]">MAIN[0][21]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E3[2]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][20]">MAIN[0][20]</a></td><td>CELL.HEX_E3[2]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E2[2]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W2[2]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[9]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[21]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E3[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E3[3]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][29]">MAIN[0][29]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E3[3]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][28]">MAIN[0][28]</a></td><td>CELL.HEX_E3[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E2[3]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W2[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[15]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E3[4]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E3[4]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][37]">MAIN[0][37]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E3[4]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][36]">MAIN[0][36]</a></td><td>CELL.HEX_E3[4]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E2[4]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W2[4]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[9]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[21]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E3[5]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E3[5]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][45]">MAIN[0][45]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E3[5]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][44]">MAIN[0][44]</a></td><td>CELL.HEX_E3[5]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E2[5]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W2[5]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[15]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E3[6]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E3[6]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][53]">MAIN[0][53]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E3[6]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][52]">MAIN[0][52]</a></td><td>CELL.HEX_E3[6]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E2[6]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W2[6]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[9]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[21]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E3[7]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E3[7]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][61]">MAIN[0][61]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E3[7]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][60]">MAIN[0][60]</a></td><td>CELL.HEX_E3[7]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E2[7]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W2[7]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[15]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E3[8]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E3[8]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][69]">MAIN[0][69]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E3[8]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][68]">MAIN[0][68]</a></td><td>CELL.HEX_E3[8]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E2[8]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W2[8]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[9]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[21]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E3[9]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E3[9]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][77]">MAIN[0][77]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E3[9]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][76]">MAIN[0][76]</a></td><td>CELL.HEX_E3[9]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E2[9]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W2[9]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[15]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E4[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E4[0]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][5]">MAIN[3][5]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E4[0]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][4]">MAIN[3][4]</a></td><td>CELL.HEX_E4[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E3[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W3[0]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[10]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[22]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E4[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E4[1]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][13]">MAIN[3][13]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E4[1]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][12]">MAIN[3][12]</a></td><td>CELL.HEX_E4[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E3[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W3[1]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[16]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E4[2]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E4[2]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][21]">MAIN[3][21]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E4[2]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][20]">MAIN[3][20]</a></td><td>CELL.HEX_E4[2]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E3[2]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W3[2]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[10]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[22]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E4[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E4[3]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][29]">MAIN[3][29]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E4[3]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][28]">MAIN[3][28]</a></td><td>CELL.HEX_E4[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E3[3]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W3[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[16]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E4[4]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E4[4]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][37]">MAIN[3][37]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E4[4]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][36]">MAIN[3][36]</a></td><td>CELL.HEX_E4[4]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E3[4]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W3[4]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[10]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[22]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E4[5]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E4[5]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][45]">MAIN[3][45]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E4[5]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][44]">MAIN[3][44]</a></td><td>CELL.HEX_E4[5]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E3[5]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W3[5]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[16]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E4[6]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E4[6]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][53]">MAIN[3][53]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E4[6]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][52]">MAIN[3][52]</a></td><td>CELL.HEX_E4[6]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E3[6]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W3[6]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[10]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[22]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E4[7]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E4[7]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][61]">MAIN[3][61]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E4[7]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][60]">MAIN[3][60]</a></td><td>CELL.HEX_E4[7]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E3[7]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W3[7]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[16]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E4[8]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E4[8]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][69]">MAIN[3][69]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E4[8]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][68]">MAIN[3][68]</a></td><td>CELL.HEX_E4[8]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E3[8]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W3[8]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[10]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[22]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E4[9]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E4[9]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][77]">MAIN[3][77]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E4[9]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][76]">MAIN[3][76]</a></td><td>CELL.HEX_E4[9]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E3[9]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W3[9]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[16]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E5[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E5[0]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][7]">MAIN[0][7]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E5[0]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][6]">MAIN[0][6]</a></td><td>CELL.HEX_E5[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E4[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W4[0]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[11]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[23]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E5[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E5[1]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][15]">MAIN[0][15]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E5[1]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][14]">MAIN[0][14]</a></td><td>CELL.HEX_E5[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E4[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W4[1]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[17]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E5[2]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E5[2]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][23]">MAIN[0][23]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E5[2]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][22]">MAIN[0][22]</a></td><td>CELL.HEX_E5[2]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E4[2]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W4[2]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[11]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[23]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E5[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E5[3]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][31]">MAIN[0][31]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E5[3]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][30]">MAIN[0][30]</a></td><td>CELL.HEX_E5[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E4[3]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W4[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[17]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E5[4]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E5[4]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][39]">MAIN[0][39]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E5[4]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][38]">MAIN[0][38]</a></td><td>CELL.HEX_E5[4]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E4[4]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W4[4]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[11]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[23]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E5[5]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E5[5]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][47]">MAIN[0][47]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E5[5]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][46]">MAIN[0][46]</a></td><td>CELL.HEX_E5[5]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E4[5]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W4[5]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[17]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E5[6]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E5[6]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][55]">MAIN[0][55]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E5[6]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][54]">MAIN[0][54]</a></td><td>CELL.HEX_E5[6]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E4[6]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W4[6]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[11]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[23]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E5[7]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E5[7]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][63]">MAIN[0][63]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E5[7]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][62]">MAIN[0][62]</a></td><td>CELL.HEX_E5[7]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E4[7]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W4[7]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[17]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E5[8]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E5[8]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][71]">MAIN[0][71]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E5[8]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][70]">MAIN[0][70]</a></td><td>CELL.HEX_E5[8]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E4[8]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W4[8]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[11]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[23]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E5[9]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E5[9]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][79]">MAIN[0][79]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E5[9]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[0][78]">MAIN[0][78]</a></td><td>CELL.HEX_E5[9]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E4[9]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W4[9]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[17]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E6[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E6[0]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][7]">MAIN[3][7]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E6[0]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][6]">MAIN[3][6]</a></td><td>CELL.HEX_E6[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E5[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W5[0]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[12]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E6[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E6[1]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][15]">MAIN[3][15]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E6[1]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][14]">MAIN[3][14]</a></td><td>CELL.HEX_E6[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E5[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W5[1]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[18]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E6[2]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E6[2]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][23]">MAIN[3][23]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E6[2]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][22]">MAIN[3][22]</a></td><td>CELL.HEX_E6[2]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E5[2]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W5[2]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[12]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E6[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E6[3]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][31]">MAIN[3][31]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E6[3]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][30]">MAIN[3][30]</a></td><td>CELL.HEX_E6[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E5[3]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W5[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[18]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E6[4]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E6[4]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][39]">MAIN[3][39]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E6[4]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][38]">MAIN[3][38]</a></td><td>CELL.HEX_E6[4]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E5[4]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W5[4]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[12]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E6[5]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E6[5]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][47]">MAIN[3][47]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E6[5]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][46]">MAIN[3][46]</a></td><td>CELL.HEX_E6[5]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E5[5]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W5[5]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[18]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E6[6]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E6[6]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][55]">MAIN[3][55]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E6[6]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][54]">MAIN[3][54]</a></td><td>CELL.HEX_E6[6]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E5[6]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W5[6]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[12]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E6[7]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E6[7]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][63]">MAIN[3][63]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E6[7]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][62]">MAIN[3][62]</a></td><td>CELL.HEX_E6[7]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E5[7]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W5[7]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[18]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E6[8]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E6[8]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][71]">MAIN[3][71]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E6[8]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][70]">MAIN[3][70]</a></td><td>CELL.HEX_E6[8]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E5[8]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W5[8]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[12]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W switchbox PPC_TERM_W muxes HEX_E6[9]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E6[9]-1"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][79]">MAIN[3][79]</a></td><td id="virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E6[9]-0"><a href="#virtex2-PPC_TERM_W-bit-MAIN[3][78]">MAIN[3][78]</a></td><td>CELL.HEX_E6[9]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_E5[9]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_W5[9]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[18]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[6]</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_W rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][79]" title="MAIN[0][79]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E5[9]-1">PPC_TERM_W: mux CELL.HEX_E5[9] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][79]" title="MAIN[3][79]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E6[9]-1">PPC_TERM_W: mux CELL.HEX_E6[9] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][78]" title="MAIN[0][78]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E5[9]-0">PPC_TERM_W: mux CELL.HEX_E5[9] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][78]" title="MAIN[3][78]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E6[9]-0">PPC_TERM_W: mux CELL.HEX_E6[9] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][77]" title="MAIN[0][77]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E3[9]-1">PPC_TERM_W: mux CELL.HEX_E3[9] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][77]" title="MAIN[3][77]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E4[9]-1">PPC_TERM_W: mux CELL.HEX_E4[9] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][76]" title="MAIN[0][76]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E3[9]-0">PPC_TERM_W: mux CELL.HEX_E3[9] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][76]" title="MAIN[3][76]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E4[9]-0">PPC_TERM_W: mux CELL.HEX_E4[9] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][75]" title="MAIN[0][75]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E1[9]-1">PPC_TERM_W: mux CELL.HEX_E1[9] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][75]" title="MAIN[3][75]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E2[9]-1">PPC_TERM_W: mux CELL.HEX_E2[9] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][74]" title="MAIN[0][74]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E1[9]-0">PPC_TERM_W: mux CELL.HEX_E1[9] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][74]" title="MAIN[3][74]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E2[9]-0">PPC_TERM_W: mux CELL.HEX_E2[9] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][71]" title="MAIN[0][71]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E5[8]-1">PPC_TERM_W: mux CELL.HEX_E5[8] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][71]" title="MAIN[3][71]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E6[8]-1">PPC_TERM_W: mux CELL.HEX_E6[8] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][70]" title="MAIN[0][70]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E5[8]-0">PPC_TERM_W: mux CELL.HEX_E5[8] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][70]" title="MAIN[3][70]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E6[8]-0">PPC_TERM_W: mux CELL.HEX_E6[8] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][69]" title="MAIN[0][69]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E3[8]-1">PPC_TERM_W: mux CELL.HEX_E3[8] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][69]" title="MAIN[3][69]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E4[8]-1">PPC_TERM_W: mux CELL.HEX_E4[8] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][68]" title="MAIN[0][68]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E3[8]-0">PPC_TERM_W: mux CELL.HEX_E3[8] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][68]" title="MAIN[3][68]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E4[8]-0">PPC_TERM_W: mux CELL.HEX_E4[8] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][67]" title="MAIN[0][67]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E1[8]-1">PPC_TERM_W: mux CELL.HEX_E1[8] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][67]" title="MAIN[3][67]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E2[8]-1">PPC_TERM_W: mux CELL.HEX_E2[8] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][66]" title="MAIN[0][66]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E1[8]-0">PPC_TERM_W: mux CELL.HEX_E1[8] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][66]" title="MAIN[3][66]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E2[8]-0">PPC_TERM_W: mux CELL.HEX_E2[8] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][63]" title="MAIN[0][63]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E5[7]-1">PPC_TERM_W: mux CELL.HEX_E5[7] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][63]" title="MAIN[3][63]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E6[7]-1">PPC_TERM_W: mux CELL.HEX_E6[7] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][62]" title="MAIN[0][62]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E5[7]-0">PPC_TERM_W: mux CELL.HEX_E5[7] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][62]" title="MAIN[3][62]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E6[7]-0">PPC_TERM_W: mux CELL.HEX_E6[7] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][61]" title="MAIN[0][61]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E3[7]-1">PPC_TERM_W: mux CELL.HEX_E3[7] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][61]" title="MAIN[3][61]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E4[7]-1">PPC_TERM_W: mux CELL.HEX_E4[7] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][60]" title="MAIN[0][60]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E3[7]-0">PPC_TERM_W: mux CELL.HEX_E3[7] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][60]" title="MAIN[3][60]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E4[7]-0">PPC_TERM_W: mux CELL.HEX_E4[7] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][59]" title="MAIN[0][59]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E1[7]-1">PPC_TERM_W: mux CELL.HEX_E1[7] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][59]" title="MAIN[3][59]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E2[7]-1">PPC_TERM_W: mux CELL.HEX_E2[7] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][58]" title="MAIN[0][58]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E1[7]-0">PPC_TERM_W: mux CELL.HEX_E1[7] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][58]" title="MAIN[3][58]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E2[7]-0">PPC_TERM_W: mux CELL.HEX_E2[7] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][55]" title="MAIN[0][55]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E5[6]-1">PPC_TERM_W: mux CELL.HEX_E5[6] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][55]" title="MAIN[3][55]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E6[6]-1">PPC_TERM_W: mux CELL.HEX_E6[6] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][54]" title="MAIN[0][54]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E5[6]-0">PPC_TERM_W: mux CELL.HEX_E5[6] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][54]" title="MAIN[3][54]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E6[6]-0">PPC_TERM_W: mux CELL.HEX_E6[6] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][53]" title="MAIN[0][53]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E3[6]-1">PPC_TERM_W: mux CELL.HEX_E3[6] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][53]" title="MAIN[3][53]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E4[6]-1">PPC_TERM_W: mux CELL.HEX_E4[6] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][52]" title="MAIN[0][52]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E3[6]-0">PPC_TERM_W: mux CELL.HEX_E3[6] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][52]" title="MAIN[3][52]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E4[6]-0">PPC_TERM_W: mux CELL.HEX_E4[6] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][51]" title="MAIN[0][51]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E1[6]-1">PPC_TERM_W: mux CELL.HEX_E1[6] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][51]" title="MAIN[3][51]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E2[6]-1">PPC_TERM_W: mux CELL.HEX_E2[6] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][50]" title="MAIN[0][50]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E1[6]-0">PPC_TERM_W: mux CELL.HEX_E1[6] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][50]" title="MAIN[3][50]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E2[6]-0">PPC_TERM_W: mux CELL.HEX_E2[6] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][47]" title="MAIN[0][47]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E5[5]-1">PPC_TERM_W: mux CELL.HEX_E5[5] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][47]" title="MAIN[3][47]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E6[5]-1">PPC_TERM_W: mux CELL.HEX_E6[5] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][46]" title="MAIN[0][46]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E5[5]-0">PPC_TERM_W: mux CELL.HEX_E5[5] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][46]" title="MAIN[3][46]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E6[5]-0">PPC_TERM_W: mux CELL.HEX_E6[5] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][45]" title="MAIN[0][45]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E3[5]-1">PPC_TERM_W: mux CELL.HEX_E3[5] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][45]" title="MAIN[3][45]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E4[5]-1">PPC_TERM_W: mux CELL.HEX_E4[5] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][44]" title="MAIN[0][44]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E3[5]-0">PPC_TERM_W: mux CELL.HEX_E3[5] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][44]" title="MAIN[3][44]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E4[5]-0">PPC_TERM_W: mux CELL.HEX_E4[5] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][43]" title="MAIN[0][43]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E1[5]-1">PPC_TERM_W: mux CELL.HEX_E1[5] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][43]" title="MAIN[3][43]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E2[5]-1">PPC_TERM_W: mux CELL.HEX_E2[5] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][42]" title="MAIN[0][42]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E1[5]-0">PPC_TERM_W: mux CELL.HEX_E1[5] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][42]" title="MAIN[3][42]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E2[5]-0">PPC_TERM_W: mux CELL.HEX_E2[5] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][39]" title="MAIN[0][39]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E5[4]-1">PPC_TERM_W: mux CELL.HEX_E5[4] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][39]" title="MAIN[3][39]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E6[4]-1">PPC_TERM_W: mux CELL.HEX_E6[4] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][38]" title="MAIN[0][38]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E5[4]-0">PPC_TERM_W: mux CELL.HEX_E5[4] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][38]" title="MAIN[3][38]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E6[4]-0">PPC_TERM_W: mux CELL.HEX_E6[4] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][37]" title="MAIN[0][37]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E3[4]-1">PPC_TERM_W: mux CELL.HEX_E3[4] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][37]" title="MAIN[3][37]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E4[4]-1">PPC_TERM_W: mux CELL.HEX_E4[4] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][36]" title="MAIN[0][36]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E3[4]-0">PPC_TERM_W: mux CELL.HEX_E3[4] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][36]" title="MAIN[3][36]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E4[4]-0">PPC_TERM_W: mux CELL.HEX_E4[4] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][35]" title="MAIN[0][35]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E1[4]-1">PPC_TERM_W: mux CELL.HEX_E1[4] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][35]" title="MAIN[3][35]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E2[4]-1">PPC_TERM_W: mux CELL.HEX_E2[4] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][34]" title="MAIN[0][34]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E1[4]-0">PPC_TERM_W: mux CELL.HEX_E1[4] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][34]" title="MAIN[3][34]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E2[4]-0">PPC_TERM_W: mux CELL.HEX_E2[4] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][31]" title="MAIN[0][31]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E5[3]-1">PPC_TERM_W: mux CELL.HEX_E5[3] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][31]" title="MAIN[3][31]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E6[3]-1">PPC_TERM_W: mux CELL.HEX_E6[3] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][30]" title="MAIN[0][30]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E5[3]-0">PPC_TERM_W: mux CELL.HEX_E5[3] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][30]" title="MAIN[3][30]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E6[3]-0">PPC_TERM_W: mux CELL.HEX_E6[3] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][29]" title="MAIN[0][29]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E3[3]-1">PPC_TERM_W: mux CELL.HEX_E3[3] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][29]" title="MAIN[3][29]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E4[3]-1">PPC_TERM_W: mux CELL.HEX_E4[3] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][28]" title="MAIN[0][28]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E3[3]-0">PPC_TERM_W: mux CELL.HEX_E3[3] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][28]" title="MAIN[3][28]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E4[3]-0">PPC_TERM_W: mux CELL.HEX_E4[3] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][27]" title="MAIN[0][27]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E1[3]-1">PPC_TERM_W: mux CELL.HEX_E1[3] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][27]" title="MAIN[3][27]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E2[3]-1">PPC_TERM_W: mux CELL.HEX_E2[3] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][26]" title="MAIN[0][26]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E1[3]-0">PPC_TERM_W: mux CELL.HEX_E1[3] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][26]" title="MAIN[3][26]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E2[3]-0">PPC_TERM_W: mux CELL.HEX_E2[3] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][23]" title="MAIN[0][23]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E5[2]-1">PPC_TERM_W: mux CELL.HEX_E5[2] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][23]" title="MAIN[3][23]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E6[2]-1">PPC_TERM_W: mux CELL.HEX_E6[2] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][22]" title="MAIN[0][22]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E5[2]-0">PPC_TERM_W: mux CELL.HEX_E5[2] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][22]" title="MAIN[3][22]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E6[2]-0">PPC_TERM_W: mux CELL.HEX_E6[2] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][21]" title="MAIN[0][21]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E3[2]-1">PPC_TERM_W: mux CELL.HEX_E3[2] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][21]" title="MAIN[3][21]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E4[2]-1">PPC_TERM_W: mux CELL.HEX_E4[2] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][20]" title="MAIN[0][20]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E3[2]-0">PPC_TERM_W: mux CELL.HEX_E3[2] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][20]" title="MAIN[3][20]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E4[2]-0">PPC_TERM_W: mux CELL.HEX_E4[2] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][19]" title="MAIN[0][19]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E1[2]-1">PPC_TERM_W: mux CELL.HEX_E1[2] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][19]" title="MAIN[3][19]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E2[2]-1">PPC_TERM_W: mux CELL.HEX_E2[2] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][18]" title="MAIN[0][18]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E1[2]-0">PPC_TERM_W: mux CELL.HEX_E1[2] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][18]" title="MAIN[3][18]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E2[2]-0">PPC_TERM_W: mux CELL.HEX_E2[2] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][15]" title="MAIN[0][15]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E5[1]-1">PPC_TERM_W: mux CELL.HEX_E5[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][15]" title="MAIN[3][15]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E6[1]-1">PPC_TERM_W: mux CELL.HEX_E6[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][14]" title="MAIN[0][14]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E5[1]-0">PPC_TERM_W: mux CELL.HEX_E5[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][14]" title="MAIN[3][14]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E6[1]-0">PPC_TERM_W: mux CELL.HEX_E6[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][13]" title="MAIN[0][13]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E3[1]-1">PPC_TERM_W: mux CELL.HEX_E3[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][13]" title="MAIN[3][13]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E4[1]-1">PPC_TERM_W: mux CELL.HEX_E4[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][12]" title="MAIN[0][12]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E3[1]-0">PPC_TERM_W: mux CELL.HEX_E3[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][12]" title="MAIN[3][12]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E4[1]-0">PPC_TERM_W: mux CELL.HEX_E4[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][11]" title="MAIN[0][11]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E1[1]-1">PPC_TERM_W: mux CELL.HEX_E1[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][11]" title="MAIN[3][11]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E2[1]-1">PPC_TERM_W: mux CELL.HEX_E2[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][10]" title="MAIN[0][10]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E1[1]-0">PPC_TERM_W: mux CELL.HEX_E1[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][10]" title="MAIN[3][10]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E2[1]-0">PPC_TERM_W: mux CELL.HEX_E2[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E5[0]-1">PPC_TERM_W: mux CELL.HEX_E5[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E6[0]-1">PPC_TERM_W: mux CELL.HEX_E6[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E5[0]-0">PPC_TERM_W: mux CELL.HEX_E5[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E6[0]-0">PPC_TERM_W: mux CELL.HEX_E6[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E3[0]-1">PPC_TERM_W: mux CELL.HEX_E3[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E4[0]-1">PPC_TERM_W: mux CELL.HEX_E4[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E3[0]-0">PPC_TERM_W: mux CELL.HEX_E3[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E4[0]-0">PPC_TERM_W: mux CELL.HEX_E4[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E1[0]-1">PPC_TERM_W: mux CELL.HEX_E1[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E2[0]-1">PPC_TERM_W: mux CELL.HEX_E2[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E1[0]-0">PPC_TERM_W: mux CELL.HEX_E1[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_W-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#virtex2-PPC_TERM_W-PPC_TERM_W-mux-CELL.HEX_E2[0]-0">PPC_TERM_W: mux CELL.HEX_E2[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="ppc_term_e"><a class="header" href="#ppc_term_e"><code>PPC_TERM_E</code></a></h2>
<p>This tile is located on the left of every interconnect row interrupted by the PowerPC hole. It reuses the bitstream tile of the leftmost <code>INT.PPC</code> tile of that row.</p>
<p>The interconnect signals prefixed with <code>0</code> refer to signals in the leftmost <code>INT.PPC</code> tile of the row.  The interconnect signals prefixed with <code>1</code> refer to signals in the rightmost <code>INT.PPC</code> tile of the row.</p>
<h2 id="tile-ppc_term_e"><a class="header" href="#tile-ppc_term_e">Tile PPC_TERM_E</a></h2>
<p>Cells: 2</p>
<h3 id="switchbox-ppc_term_e"><a class="header" href="#switchbox-ppc_term_e">Switchbox PPC_TERM_E</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W1[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W1[0]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][3]">MAIN[3][3]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W1[0]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][2]">MAIN[3][2]</a></td><td>CELL.HEX_W1[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W0[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E0[0]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[5]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[17]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W1[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W1[1]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][11]">MAIN[3][11]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W1[1]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][10]">MAIN[3][10]</a></td><td>CELL.HEX_W1[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W0[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E0[1]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[23]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W1[2]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W1[2]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][19]">MAIN[3][19]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W1[2]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][18]">MAIN[3][18]</a></td><td>CELL.HEX_W1[2]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W0[2]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E0[2]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[5]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[17]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W1[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W1[3]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][27]">MAIN[3][27]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W1[3]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][26]">MAIN[3][26]</a></td><td>CELL.HEX_W1[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W0[3]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E0[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[23]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W1[4]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W1[4]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][35]">MAIN[3][35]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W1[4]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][34]">MAIN[3][34]</a></td><td>CELL.HEX_W1[4]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W0[4]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E0[4]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[5]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[17]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W1[5]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W1[5]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][43]">MAIN[3][43]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W1[5]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][42]">MAIN[3][42]</a></td><td>CELL.HEX_W1[5]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W0[5]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E0[5]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[23]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W1[6]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W1[6]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][51]">MAIN[3][51]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W1[6]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][50]">MAIN[3][50]</a></td><td>CELL.HEX_W1[6]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W0[6]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E0[6]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[5]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[17]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W1[7]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W1[7]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][59]">MAIN[3][59]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W1[7]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][58]">MAIN[3][58]</a></td><td>CELL.HEX_W1[7]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W0[7]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E0[7]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[23]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W1[8]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W1[8]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][67]">MAIN[3][67]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W1[8]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][66]">MAIN[3][66]</a></td><td>CELL.HEX_W1[8]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W0[8]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E0[8]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[5]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[17]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W1[9]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W1[9]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][75]">MAIN[3][75]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W1[9]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][74]">MAIN[3][74]</a></td><td>CELL.HEX_W1[9]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W0[9]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E0[9]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[23]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W2[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W2[0]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][3]">MAIN[0][3]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W2[0]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][2]">MAIN[0][2]</a></td><td>CELL.HEX_W2[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W1[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E1[0]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[16]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W2[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W2[1]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][11]">MAIN[0][11]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W2[1]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][10]">MAIN[0][10]</a></td><td>CELL.HEX_W2[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W1[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E1[1]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[22]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[10]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W2[2]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W2[2]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][19]">MAIN[0][19]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W2[2]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][18]">MAIN[0][18]</a></td><td>CELL.HEX_W2[2]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W1[2]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E1[2]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[16]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W2[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W2[3]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][27]">MAIN[0][27]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W2[3]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][26]">MAIN[0][26]</a></td><td>CELL.HEX_W2[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W1[3]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E1[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[22]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[10]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W2[4]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W2[4]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][35]">MAIN[0][35]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W2[4]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][34]">MAIN[0][34]</a></td><td>CELL.HEX_W2[4]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W1[4]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E1[4]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[16]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W2[5]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W2[5]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][43]">MAIN[0][43]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W2[5]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][42]">MAIN[0][42]</a></td><td>CELL.HEX_W2[5]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W1[5]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E1[5]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[22]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[10]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W2[6]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W2[6]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][51]">MAIN[0][51]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W2[6]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][50]">MAIN[0][50]</a></td><td>CELL.HEX_W2[6]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W1[6]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E1[6]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[16]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W2[7]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W2[7]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][59]">MAIN[0][59]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W2[7]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][58]">MAIN[0][58]</a></td><td>CELL.HEX_W2[7]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W1[7]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E1[7]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[22]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[10]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W2[8]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W2[8]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][67]">MAIN[0][67]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W2[8]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][66]">MAIN[0][66]</a></td><td>CELL.HEX_W2[8]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W1[8]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E1[8]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[16]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W2[9]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W2[9]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][75]">MAIN[0][75]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W2[9]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][74]">MAIN[0][74]</a></td><td>CELL.HEX_W2[9]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W1[9]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E1[9]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[22]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[10]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W3[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W3[0]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][5]">MAIN[3][5]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W3[0]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][4]">MAIN[3][4]</a></td><td>CELL.HEX_W3[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W2[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E2[0]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[3]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[15]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W3[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W3[1]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][13]">MAIN[3][13]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W3[1]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][12]">MAIN[3][12]</a></td><td>CELL.HEX_W3[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W2[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E2[1]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[21]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[9]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W3[2]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W3[2]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][21]">MAIN[3][21]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W3[2]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][20]">MAIN[3][20]</a></td><td>CELL.HEX_W3[2]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W2[2]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E2[2]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[3]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[15]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W3[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W3[3]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][29]">MAIN[3][29]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W3[3]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][28]">MAIN[3][28]</a></td><td>CELL.HEX_W3[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W2[3]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E2[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[21]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[9]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W3[4]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W3[4]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][37]">MAIN[3][37]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W3[4]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][36]">MAIN[3][36]</a></td><td>CELL.HEX_W3[4]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W2[4]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E2[4]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[3]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[15]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W3[5]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W3[5]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][45]">MAIN[3][45]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W3[5]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][44]">MAIN[3][44]</a></td><td>CELL.HEX_W3[5]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W2[5]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E2[5]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[21]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[9]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W3[6]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W3[6]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][53]">MAIN[3][53]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W3[6]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][52]">MAIN[3][52]</a></td><td>CELL.HEX_W3[6]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W2[6]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E2[6]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[3]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[15]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W3[7]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W3[7]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][61]">MAIN[3][61]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W3[7]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][60]">MAIN[3][60]</a></td><td>CELL.HEX_W3[7]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W2[7]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E2[7]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[21]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[9]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W3[8]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W3[8]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][69]">MAIN[3][69]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W3[8]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][68]">MAIN[3][68]</a></td><td>CELL.HEX_W3[8]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W2[8]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E2[8]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[3]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[15]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W3[9]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W3[9]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][77]">MAIN[3][77]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W3[9]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][76]">MAIN[3][76]</a></td><td>CELL.HEX_W3[9]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W2[9]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E2[9]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[21]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[9]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W4[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W4[0]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][5]">MAIN[0][5]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W4[0]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][4]">MAIN[0][4]</a></td><td>CELL.HEX_W4[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W3[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E3[0]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[2]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[14]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W4[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W4[1]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][13]">MAIN[0][13]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W4[1]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][12]">MAIN[0][12]</a></td><td>CELL.HEX_W4[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W3[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E3[1]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[20]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[8]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W4[2]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W4[2]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][21]">MAIN[0][21]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W4[2]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][20]">MAIN[0][20]</a></td><td>CELL.HEX_W4[2]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W3[2]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E3[2]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[2]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[14]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W4[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W4[3]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][29]">MAIN[0][29]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W4[3]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][28]">MAIN[0][28]</a></td><td>CELL.HEX_W4[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W3[3]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E3[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[20]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[8]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W4[4]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W4[4]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][37]">MAIN[0][37]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W4[4]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][36]">MAIN[0][36]</a></td><td>CELL.HEX_W4[4]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W3[4]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E3[4]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[2]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[14]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W4[5]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W4[5]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][45]">MAIN[0][45]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W4[5]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][44]">MAIN[0][44]</a></td><td>CELL.HEX_W4[5]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W3[5]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E3[5]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[20]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[8]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W4[6]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W4[6]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][53]">MAIN[0][53]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W4[6]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][52]">MAIN[0][52]</a></td><td>CELL.HEX_W4[6]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W3[6]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E3[6]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[2]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[14]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W4[7]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W4[7]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][61]">MAIN[0][61]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W4[7]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][60]">MAIN[0][60]</a></td><td>CELL.HEX_W4[7]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W3[7]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E3[7]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[20]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[8]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W4[8]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W4[8]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][69]">MAIN[0][69]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W4[8]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][68]">MAIN[0][68]</a></td><td>CELL.HEX_W4[8]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W3[8]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E3[8]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[2]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[14]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W4[9]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W4[9]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][77]">MAIN[0][77]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W4[9]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][76]">MAIN[0][76]</a></td><td>CELL.HEX_W4[9]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W3[9]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E3[9]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[20]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[8]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W5[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W5[0]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][7]">MAIN[3][7]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W5[0]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][6]">MAIN[3][6]</a></td><td>CELL.HEX_W5[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W4[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E4[0]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[1]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[13]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W5[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W5[1]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][15]">MAIN[3][15]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W5[1]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][14]">MAIN[3][14]</a></td><td>CELL.HEX_W5[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W4[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E4[1]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[19]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W5[2]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W5[2]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][23]">MAIN[3][23]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W5[2]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][22]">MAIN[3][22]</a></td><td>CELL.HEX_W5[2]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W4[2]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E4[2]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[1]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[13]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W5[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W5[3]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][31]">MAIN[3][31]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W5[3]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][30]">MAIN[3][30]</a></td><td>CELL.HEX_W5[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W4[3]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E4[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[19]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W5[4]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W5[4]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][39]">MAIN[3][39]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W5[4]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][38]">MAIN[3][38]</a></td><td>CELL.HEX_W5[4]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W4[4]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E4[4]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[1]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[13]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W5[5]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W5[5]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][47]">MAIN[3][47]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W5[5]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][46]">MAIN[3][46]</a></td><td>CELL.HEX_W5[5]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W4[5]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E4[5]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[19]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W5[6]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W5[6]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][55]">MAIN[3][55]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W5[6]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][54]">MAIN[3][54]</a></td><td>CELL.HEX_W5[6]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W4[6]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E4[6]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[1]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[13]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W5[7]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W5[7]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][63]">MAIN[3][63]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W5[7]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][62]">MAIN[3][62]</a></td><td>CELL.HEX_W5[7]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W4[7]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E4[7]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[19]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W5[8]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W5[8]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][71]">MAIN[3][71]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W5[8]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][70]">MAIN[3][70]</a></td><td>CELL.HEX_W5[8]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W4[8]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E4[8]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[1]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[13]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W5[9]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W5[9]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][79]">MAIN[3][79]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W5[9]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[3][78]">MAIN[3][78]</a></td><td>CELL.HEX_W5[9]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W4[9]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E4[9]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[19]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W6[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W6[0]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][7]">MAIN[0][7]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W6[0]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][6]">MAIN[0][6]</a></td><td>CELL.HEX_W6[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W5[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E5[0]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[12]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W6[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W6[1]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][15]">MAIN[0][15]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W6[1]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][14]">MAIN[0][14]</a></td><td>CELL.HEX_W6[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W5[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E5[1]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[18]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W6[2]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W6[2]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][23]">MAIN[0][23]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W6[2]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][22]">MAIN[0][22]</a></td><td>CELL.HEX_W6[2]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W5[2]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E5[2]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[12]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W6[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W6[3]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][31]">MAIN[0][31]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W6[3]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][30]">MAIN[0][30]</a></td><td>CELL.HEX_W6[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W5[3]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E5[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[18]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W6[4]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W6[4]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][39]">MAIN[0][39]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W6[4]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][38]">MAIN[0][38]</a></td><td>CELL.HEX_W6[4]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W5[4]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E5[4]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[12]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W6[5]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W6[5]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][47]">MAIN[0][47]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W6[5]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][46]">MAIN[0][46]</a></td><td>CELL.HEX_W6[5]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W5[5]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E5[5]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[18]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W6[6]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W6[6]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][55]">MAIN[0][55]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W6[6]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][54]">MAIN[0][54]</a></td><td>CELL.HEX_W6[6]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W5[6]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E5[6]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[12]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W6[7]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W6[7]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][63]">MAIN[0][63]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W6[7]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][62]">MAIN[0][62]</a></td><td>CELL.HEX_W6[7]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W5[7]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E5[7]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[18]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W6[8]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W6[8]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][71]">MAIN[0][71]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W6[8]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][70]">MAIN[0][70]</a></td><td>CELL.HEX_W6[8]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W5[8]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E5[8]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[12]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E switchbox PPC_TERM_E muxes HEX_W6[9]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W6[9]-1"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][79]">MAIN[0][79]</a></td><td id="virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W6[9]-0"><a href="#virtex2-PPC_TERM_E-bit-MAIN[0][78]">MAIN[0][78]</a></td><td>CELL.HEX_W6[9]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_W5[9]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_E5[9]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LH[18]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LH[6]</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-1"><a class="header" href="#bitstream-1">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_E rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][79]" title="MAIN[0][79]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W6[9]-1">PPC_TERM_E: mux CELL.HEX_W6[9] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][79]" title="MAIN[3][79]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W5[9]-1">PPC_TERM_E: mux CELL.HEX_W5[9] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][78]" title="MAIN[0][78]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W6[9]-0">PPC_TERM_E: mux CELL.HEX_W6[9] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][78]" title="MAIN[3][78]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W5[9]-0">PPC_TERM_E: mux CELL.HEX_W5[9] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][77]" title="MAIN[0][77]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W4[9]-1">PPC_TERM_E: mux CELL.HEX_W4[9] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][77]" title="MAIN[3][77]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W3[9]-1">PPC_TERM_E: mux CELL.HEX_W3[9] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][76]" title="MAIN[0][76]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W4[9]-0">PPC_TERM_E: mux CELL.HEX_W4[9] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][76]" title="MAIN[3][76]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W3[9]-0">PPC_TERM_E: mux CELL.HEX_W3[9] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][75]" title="MAIN[0][75]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W2[9]-1">PPC_TERM_E: mux CELL.HEX_W2[9] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][75]" title="MAIN[3][75]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W1[9]-1">PPC_TERM_E: mux CELL.HEX_W1[9] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][74]" title="MAIN[0][74]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W2[9]-0">PPC_TERM_E: mux CELL.HEX_W2[9] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][74]" title="MAIN[3][74]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W1[9]-0">PPC_TERM_E: mux CELL.HEX_W1[9] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][71]" title="MAIN[0][71]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W6[8]-1">PPC_TERM_E: mux CELL.HEX_W6[8] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][71]" title="MAIN[3][71]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W5[8]-1">PPC_TERM_E: mux CELL.HEX_W5[8] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][70]" title="MAIN[0][70]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W6[8]-0">PPC_TERM_E: mux CELL.HEX_W6[8] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][70]" title="MAIN[3][70]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W5[8]-0">PPC_TERM_E: mux CELL.HEX_W5[8] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][69]" title="MAIN[0][69]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W4[8]-1">PPC_TERM_E: mux CELL.HEX_W4[8] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][69]" title="MAIN[3][69]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W3[8]-1">PPC_TERM_E: mux CELL.HEX_W3[8] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][68]" title="MAIN[0][68]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W4[8]-0">PPC_TERM_E: mux CELL.HEX_W4[8] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][68]" title="MAIN[3][68]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W3[8]-0">PPC_TERM_E: mux CELL.HEX_W3[8] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][67]" title="MAIN[0][67]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W2[8]-1">PPC_TERM_E: mux CELL.HEX_W2[8] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][67]" title="MAIN[3][67]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W1[8]-1">PPC_TERM_E: mux CELL.HEX_W1[8] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][66]" title="MAIN[0][66]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W2[8]-0">PPC_TERM_E: mux CELL.HEX_W2[8] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][66]" title="MAIN[3][66]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W1[8]-0">PPC_TERM_E: mux CELL.HEX_W1[8] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][63]" title="MAIN[0][63]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W6[7]-1">PPC_TERM_E: mux CELL.HEX_W6[7] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][63]" title="MAIN[3][63]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W5[7]-1">PPC_TERM_E: mux CELL.HEX_W5[7] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][62]" title="MAIN[0][62]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W6[7]-0">PPC_TERM_E: mux CELL.HEX_W6[7] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][62]" title="MAIN[3][62]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W5[7]-0">PPC_TERM_E: mux CELL.HEX_W5[7] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][61]" title="MAIN[0][61]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W4[7]-1">PPC_TERM_E: mux CELL.HEX_W4[7] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][61]" title="MAIN[3][61]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W3[7]-1">PPC_TERM_E: mux CELL.HEX_W3[7] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][60]" title="MAIN[0][60]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W4[7]-0">PPC_TERM_E: mux CELL.HEX_W4[7] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][60]" title="MAIN[3][60]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W3[7]-0">PPC_TERM_E: mux CELL.HEX_W3[7] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][59]" title="MAIN[0][59]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W2[7]-1">PPC_TERM_E: mux CELL.HEX_W2[7] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][59]" title="MAIN[3][59]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W1[7]-1">PPC_TERM_E: mux CELL.HEX_W1[7] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][58]" title="MAIN[0][58]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W2[7]-0">PPC_TERM_E: mux CELL.HEX_W2[7] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][58]" title="MAIN[3][58]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W1[7]-0">PPC_TERM_E: mux CELL.HEX_W1[7] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][55]" title="MAIN[0][55]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W6[6]-1">PPC_TERM_E: mux CELL.HEX_W6[6] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][55]" title="MAIN[3][55]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W5[6]-1">PPC_TERM_E: mux CELL.HEX_W5[6] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][54]" title="MAIN[0][54]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W6[6]-0">PPC_TERM_E: mux CELL.HEX_W6[6] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][54]" title="MAIN[3][54]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W5[6]-0">PPC_TERM_E: mux CELL.HEX_W5[6] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][53]" title="MAIN[0][53]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W4[6]-1">PPC_TERM_E: mux CELL.HEX_W4[6] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][53]" title="MAIN[3][53]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W3[6]-1">PPC_TERM_E: mux CELL.HEX_W3[6] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][52]" title="MAIN[0][52]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W4[6]-0">PPC_TERM_E: mux CELL.HEX_W4[6] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][52]" title="MAIN[3][52]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W3[6]-0">PPC_TERM_E: mux CELL.HEX_W3[6] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][51]" title="MAIN[0][51]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W2[6]-1">PPC_TERM_E: mux CELL.HEX_W2[6] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][51]" title="MAIN[3][51]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W1[6]-1">PPC_TERM_E: mux CELL.HEX_W1[6] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][50]" title="MAIN[0][50]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W2[6]-0">PPC_TERM_E: mux CELL.HEX_W2[6] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][50]" title="MAIN[3][50]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W1[6]-0">PPC_TERM_E: mux CELL.HEX_W1[6] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][47]" title="MAIN[0][47]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W6[5]-1">PPC_TERM_E: mux CELL.HEX_W6[5] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][47]" title="MAIN[3][47]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W5[5]-1">PPC_TERM_E: mux CELL.HEX_W5[5] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][46]" title="MAIN[0][46]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W6[5]-0">PPC_TERM_E: mux CELL.HEX_W6[5] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][46]" title="MAIN[3][46]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W5[5]-0">PPC_TERM_E: mux CELL.HEX_W5[5] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][45]" title="MAIN[0][45]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W4[5]-1">PPC_TERM_E: mux CELL.HEX_W4[5] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][45]" title="MAIN[3][45]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W3[5]-1">PPC_TERM_E: mux CELL.HEX_W3[5] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][44]" title="MAIN[0][44]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W4[5]-0">PPC_TERM_E: mux CELL.HEX_W4[5] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][44]" title="MAIN[3][44]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W3[5]-0">PPC_TERM_E: mux CELL.HEX_W3[5] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][43]" title="MAIN[0][43]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W2[5]-1">PPC_TERM_E: mux CELL.HEX_W2[5] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][43]" title="MAIN[3][43]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W1[5]-1">PPC_TERM_E: mux CELL.HEX_W1[5] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][42]" title="MAIN[0][42]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W2[5]-0">PPC_TERM_E: mux CELL.HEX_W2[5] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][42]" title="MAIN[3][42]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W1[5]-0">PPC_TERM_E: mux CELL.HEX_W1[5] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][39]" title="MAIN[0][39]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W6[4]-1">PPC_TERM_E: mux CELL.HEX_W6[4] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][39]" title="MAIN[3][39]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W5[4]-1">PPC_TERM_E: mux CELL.HEX_W5[4] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][38]" title="MAIN[0][38]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W6[4]-0">PPC_TERM_E: mux CELL.HEX_W6[4] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][38]" title="MAIN[3][38]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W5[4]-0">PPC_TERM_E: mux CELL.HEX_W5[4] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][37]" title="MAIN[0][37]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W4[4]-1">PPC_TERM_E: mux CELL.HEX_W4[4] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][37]" title="MAIN[3][37]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W3[4]-1">PPC_TERM_E: mux CELL.HEX_W3[4] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][36]" title="MAIN[0][36]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W4[4]-0">PPC_TERM_E: mux CELL.HEX_W4[4] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][36]" title="MAIN[3][36]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W3[4]-0">PPC_TERM_E: mux CELL.HEX_W3[4] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][35]" title="MAIN[0][35]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W2[4]-1">PPC_TERM_E: mux CELL.HEX_W2[4] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][35]" title="MAIN[3][35]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W1[4]-1">PPC_TERM_E: mux CELL.HEX_W1[4] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][34]" title="MAIN[0][34]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W2[4]-0">PPC_TERM_E: mux CELL.HEX_W2[4] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][34]" title="MAIN[3][34]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W1[4]-0">PPC_TERM_E: mux CELL.HEX_W1[4] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][31]" title="MAIN[0][31]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W6[3]-1">PPC_TERM_E: mux CELL.HEX_W6[3] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][31]" title="MAIN[3][31]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W5[3]-1">PPC_TERM_E: mux CELL.HEX_W5[3] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][30]" title="MAIN[0][30]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W6[3]-0">PPC_TERM_E: mux CELL.HEX_W6[3] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][30]" title="MAIN[3][30]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W5[3]-0">PPC_TERM_E: mux CELL.HEX_W5[3] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][29]" title="MAIN[0][29]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W4[3]-1">PPC_TERM_E: mux CELL.HEX_W4[3] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][29]" title="MAIN[3][29]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W3[3]-1">PPC_TERM_E: mux CELL.HEX_W3[3] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][28]" title="MAIN[0][28]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W4[3]-0">PPC_TERM_E: mux CELL.HEX_W4[3] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][28]" title="MAIN[3][28]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W3[3]-0">PPC_TERM_E: mux CELL.HEX_W3[3] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][27]" title="MAIN[0][27]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W2[3]-1">PPC_TERM_E: mux CELL.HEX_W2[3] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][27]" title="MAIN[3][27]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W1[3]-1">PPC_TERM_E: mux CELL.HEX_W1[3] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][26]" title="MAIN[0][26]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W2[3]-0">PPC_TERM_E: mux CELL.HEX_W2[3] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][26]" title="MAIN[3][26]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W1[3]-0">PPC_TERM_E: mux CELL.HEX_W1[3] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][23]" title="MAIN[0][23]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W6[2]-1">PPC_TERM_E: mux CELL.HEX_W6[2] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][23]" title="MAIN[3][23]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W5[2]-1">PPC_TERM_E: mux CELL.HEX_W5[2] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][22]" title="MAIN[0][22]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W6[2]-0">PPC_TERM_E: mux CELL.HEX_W6[2] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][22]" title="MAIN[3][22]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W5[2]-0">PPC_TERM_E: mux CELL.HEX_W5[2] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][21]" title="MAIN[0][21]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W4[2]-1">PPC_TERM_E: mux CELL.HEX_W4[2] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][21]" title="MAIN[3][21]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W3[2]-1">PPC_TERM_E: mux CELL.HEX_W3[2] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][20]" title="MAIN[0][20]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W4[2]-0">PPC_TERM_E: mux CELL.HEX_W4[2] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][20]" title="MAIN[3][20]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W3[2]-0">PPC_TERM_E: mux CELL.HEX_W3[2] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][19]" title="MAIN[0][19]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W2[2]-1">PPC_TERM_E: mux CELL.HEX_W2[2] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][19]" title="MAIN[3][19]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W1[2]-1">PPC_TERM_E: mux CELL.HEX_W1[2] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][18]" title="MAIN[0][18]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W2[2]-0">PPC_TERM_E: mux CELL.HEX_W2[2] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][18]" title="MAIN[3][18]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W1[2]-0">PPC_TERM_E: mux CELL.HEX_W1[2] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][15]" title="MAIN[0][15]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W6[1]-1">PPC_TERM_E: mux CELL.HEX_W6[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][15]" title="MAIN[3][15]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W5[1]-1">PPC_TERM_E: mux CELL.HEX_W5[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][14]" title="MAIN[0][14]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W6[1]-0">PPC_TERM_E: mux CELL.HEX_W6[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][14]" title="MAIN[3][14]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W5[1]-0">PPC_TERM_E: mux CELL.HEX_W5[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][13]" title="MAIN[0][13]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W4[1]-1">PPC_TERM_E: mux CELL.HEX_W4[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][13]" title="MAIN[3][13]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W3[1]-1">PPC_TERM_E: mux CELL.HEX_W3[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][12]" title="MAIN[0][12]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W4[1]-0">PPC_TERM_E: mux CELL.HEX_W4[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][12]" title="MAIN[3][12]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W3[1]-0">PPC_TERM_E: mux CELL.HEX_W3[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][11]" title="MAIN[0][11]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W2[1]-1">PPC_TERM_E: mux CELL.HEX_W2[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][11]" title="MAIN[3][11]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W1[1]-1">PPC_TERM_E: mux CELL.HEX_W1[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][10]" title="MAIN[0][10]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W2[1]-0">PPC_TERM_E: mux CELL.HEX_W2[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][10]" title="MAIN[3][10]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W1[1]-0">PPC_TERM_E: mux CELL.HEX_W1[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W6[0]-1">PPC_TERM_E: mux CELL.HEX_W6[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W5[0]-1">PPC_TERM_E: mux CELL.HEX_W5[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W6[0]-0">PPC_TERM_E: mux CELL.HEX_W6[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W5[0]-0">PPC_TERM_E: mux CELL.HEX_W5[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W4[0]-1">PPC_TERM_E: mux CELL.HEX_W4[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W3[0]-1">PPC_TERM_E: mux CELL.HEX_W3[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W4[0]-0">PPC_TERM_E: mux CELL.HEX_W4[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W3[0]-0">PPC_TERM_E: mux CELL.HEX_W3[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W2[0]-1">PPC_TERM_E: mux CELL.HEX_W2[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W1[0]-1">PPC_TERM_E: mux CELL.HEX_W1[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W2[0]-0">PPC_TERM_E: mux CELL.HEX_W2[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_E-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#virtex2-PPC_TERM_E-PPC_TERM_E-mux-CELL.HEX_W1[0]-0">PPC_TERM_E: mux CELL.HEX_W1[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="ppc_term_s"><a class="header" href="#ppc_term_s"><code>PPC_TERM_S</code></a></h2>
<p>This tile is located on the top of every interconnect column interrupted by the PowerPC hole. It uses the bitstream tile corresponding to the interconnect tile below the topmost <code>INT.PPC</code> tile of the column (which is otherwise empty, as it doesn’t contain an <code>INT.*</code> tile).</p>
<p>The interconnect signals prefixed with <code>0</code> refer to signals in the topmost <code>INT.PPC</code> tile of the row.  The interconnect signals prefixed with <code>1</code> refer to signals in the bottommost <code>INT.PPC</code> tile of the row.</p>
<h2 id="tile-ppc_term_s"><a class="header" href="#tile-ppc_term_s">Tile PPC_TERM_S</a></h2>
<p>Cells: 2</p>
<h3 id="switchbox-ppc_term_s"><a class="header" href="#switchbox-ppc_term_s">Switchbox PPC_TERM_S</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N1[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N1[0]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[9][75]">MAIN[9][75]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N1[0]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[9][74]">MAIN[9][74]</a></td><td>CELL.HEX_N1[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N0[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S0[0]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[23]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N1[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N1[1]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[21][75]">MAIN[21][75]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N1[1]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[21][74]">MAIN[21][74]</a></td><td>CELL.HEX_N1[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N0[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S0[1]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[17]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N1[2]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N1[2]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[14][75]">MAIN[14][75]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N1[2]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[14][74]">MAIN[14][74]</a></td><td>CELL.HEX_N1[2]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N0[2]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S0[2]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[23]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N1[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N1[3]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[6][75]">MAIN[6][75]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N1[3]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[6][74]">MAIN[6][74]</a></td><td>CELL.HEX_N1[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N0[3]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S0[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[17]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N1[4]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N1[4]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[18][75]">MAIN[18][75]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N1[4]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[18][74]">MAIN[18][74]</a></td><td>CELL.HEX_N1[4]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N0[4]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S0[4]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[23]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N1[5]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N1[5]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[13][75]">MAIN[13][75]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N1[5]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[13][74]">MAIN[13][74]</a></td><td>CELL.HEX_N1[5]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N0[5]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S0[5]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[17]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N1[6]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N1[6]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[5][75]">MAIN[5][75]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N1[6]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[5][74]">MAIN[5][74]</a></td><td>CELL.HEX_N1[6]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N0[6]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S0[6]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[23]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N1[7]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N1[7]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[17][75]">MAIN[17][75]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N1[7]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[17][74]">MAIN[17][74]</a></td><td>CELL.HEX_N1[7]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N0[7]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S0[7]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[17]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N1[8]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N1[8]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[10][75]">MAIN[10][75]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N1[8]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[10][74]">MAIN[10][74]</a></td><td>CELL.HEX_N1[8]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N0[8]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S0[8]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[23]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N1[9]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N1[9]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[0][75]">MAIN[0][75]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N1[9]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[0][74]">MAIN[0][74]</a></td><td>CELL.HEX_N1[9]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N0[9]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S0[9]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[17]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N2[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N2[0]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[8][75]">MAIN[8][75]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N2[0]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[8][74]">MAIN[8][74]</a></td><td>CELL.HEX_N2[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N1[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S1[0]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[22]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[10]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N2[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N2[1]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[20][75]">MAIN[20][75]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N2[1]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[20][74]">MAIN[20][74]</a></td><td>CELL.HEX_N2[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N1[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S1[1]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[16]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N2[2]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N2[2]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[15][75]">MAIN[15][75]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N2[2]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[15][74]">MAIN[15][74]</a></td><td>CELL.HEX_N2[2]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N1[2]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S1[2]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[22]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[10]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N2[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N2[3]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[7][75]">MAIN[7][75]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N2[3]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[7][74]">MAIN[7][74]</a></td><td>CELL.HEX_N2[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N1[3]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S1[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[16]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N2[4]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N2[4]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[19][75]">MAIN[19][75]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N2[4]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[19][74]">MAIN[19][74]</a></td><td>CELL.HEX_N2[4]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N1[4]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S1[4]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[22]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[10]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N2[5]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N2[5]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[12][75]">MAIN[12][75]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N2[5]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[12][74]">MAIN[12][74]</a></td><td>CELL.HEX_N2[5]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N1[5]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S1[5]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[16]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N2[6]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N2[6]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[4][75]">MAIN[4][75]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N2[6]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[4][74]">MAIN[4][74]</a></td><td>CELL.HEX_N2[6]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N1[6]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S1[6]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[22]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[10]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N2[7]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N2[7]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[16][75]">MAIN[16][75]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N2[7]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[16][74]">MAIN[16][74]</a></td><td>CELL.HEX_N2[7]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N1[7]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S1[7]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[16]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N2[8]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N2[8]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[11][75]">MAIN[11][75]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N2[8]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[11][74]">MAIN[11][74]</a></td><td>CELL.HEX_N2[8]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N1[8]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S1[8]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[22]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[10]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N2[9]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N2[9]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[3][75]">MAIN[3][75]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N2[9]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[3][74]">MAIN[3][74]</a></td><td>CELL.HEX_N2[9]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N1[9]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S1[9]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[16]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N3[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N3[0]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[9][77]">MAIN[9][77]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N3[0]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[9][76]">MAIN[9][76]</a></td><td>CELL.HEX_N3[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N2[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S2[0]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[21]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[9]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N3[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N3[1]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[21][77]">MAIN[21][77]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N3[1]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[21][76]">MAIN[21][76]</a></td><td>CELL.HEX_N3[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N2[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S2[1]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[15]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N3[2]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N3[2]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[14][77]">MAIN[14][77]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N3[2]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[14][76]">MAIN[14][76]</a></td><td>CELL.HEX_N3[2]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N2[2]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S2[2]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[21]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[9]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N3[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N3[3]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[6][77]">MAIN[6][77]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N3[3]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[6][76]">MAIN[6][76]</a></td><td>CELL.HEX_N3[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N2[3]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S2[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[15]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N3[4]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N3[4]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[18][77]">MAIN[18][77]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N3[4]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[18][76]">MAIN[18][76]</a></td><td>CELL.HEX_N3[4]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N2[4]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S2[4]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[21]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[9]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N3[5]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N3[5]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[13][77]">MAIN[13][77]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N3[5]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[13][76]">MAIN[13][76]</a></td><td>CELL.HEX_N3[5]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N2[5]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S2[5]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[15]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N3[6]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N3[6]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[5][77]">MAIN[5][77]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N3[6]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[5][76]">MAIN[5][76]</a></td><td>CELL.HEX_N3[6]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N2[6]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S2[6]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[21]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[9]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N3[7]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N3[7]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[17][77]">MAIN[17][77]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N3[7]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[17][76]">MAIN[17][76]</a></td><td>CELL.HEX_N3[7]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N2[7]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S2[7]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[15]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N3[8]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N3[8]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[10][77]">MAIN[10][77]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N3[8]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[10][76]">MAIN[10][76]</a></td><td>CELL.HEX_N3[8]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N2[8]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S2[8]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[21]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[9]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N3[9]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N3[9]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[0][77]">MAIN[0][77]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N3[9]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[0][76]">MAIN[0][76]</a></td><td>CELL.HEX_N3[9]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N2[9]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S2[9]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[15]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N4[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N4[0]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[8][77]">MAIN[8][77]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N4[0]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[8][76]">MAIN[8][76]</a></td><td>CELL.HEX_N4[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N3[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S3[0]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[20]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[8]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N4[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N4[1]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[20][77]">MAIN[20][77]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N4[1]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[20][76]">MAIN[20][76]</a></td><td>CELL.HEX_N4[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N3[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S3[1]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[14]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N4[2]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N4[2]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[15][77]">MAIN[15][77]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N4[2]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[15][76]">MAIN[15][76]</a></td><td>CELL.HEX_N4[2]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N3[2]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S3[2]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[20]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[8]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N4[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N4[3]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[7][77]">MAIN[7][77]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N4[3]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[7][76]">MAIN[7][76]</a></td><td>CELL.HEX_N4[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N3[3]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S3[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[14]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N4[4]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N4[4]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[19][77]">MAIN[19][77]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N4[4]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[19][76]">MAIN[19][76]</a></td><td>CELL.HEX_N4[4]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N3[4]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S3[4]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[20]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[8]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N4[5]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N4[5]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[12][77]">MAIN[12][77]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N4[5]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[12][76]">MAIN[12][76]</a></td><td>CELL.HEX_N4[5]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N3[5]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S3[5]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[14]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N4[6]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N4[6]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[4][77]">MAIN[4][77]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N4[6]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[4][76]">MAIN[4][76]</a></td><td>CELL.HEX_N4[6]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N3[6]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S3[6]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[20]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[8]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N4[7]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N4[7]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[16][77]">MAIN[16][77]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N4[7]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[16][76]">MAIN[16][76]</a></td><td>CELL.HEX_N4[7]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N3[7]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S3[7]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[14]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N4[8]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N4[8]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[11][77]">MAIN[11][77]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N4[8]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[11][76]">MAIN[11][76]</a></td><td>CELL.HEX_N4[8]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N3[8]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S3[8]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[20]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[8]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N4[9]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N4[9]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[3][77]">MAIN[3][77]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N4[9]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[3][76]">MAIN[3][76]</a></td><td>CELL.HEX_N4[9]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N3[9]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S3[9]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[14]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N5[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N5[0]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[9][79]">MAIN[9][79]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N5[0]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[9][78]">MAIN[9][78]</a></td><td>CELL.HEX_N5[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N4[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S4[0]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[19]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N5[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N5[1]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[21][79]">MAIN[21][79]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N5[1]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[21][78]">MAIN[21][78]</a></td><td>CELL.HEX_N5[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N4[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S4[1]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[13]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N5[2]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N5[2]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[14][79]">MAIN[14][79]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N5[2]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[14][78]">MAIN[14][78]</a></td><td>CELL.HEX_N5[2]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N4[2]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S4[2]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[19]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N5[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N5[3]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[6][79]">MAIN[6][79]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N5[3]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[6][78]">MAIN[6][78]</a></td><td>CELL.HEX_N5[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N4[3]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S4[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[13]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N5[4]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N5[4]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[18][79]">MAIN[18][79]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N5[4]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[18][78]">MAIN[18][78]</a></td><td>CELL.HEX_N5[4]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N4[4]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S4[4]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[19]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N5[5]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N5[5]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[13][79]">MAIN[13][79]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N5[5]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[13][78]">MAIN[13][78]</a></td><td>CELL.HEX_N5[5]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N4[5]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S4[5]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[13]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N5[6]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N5[6]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[5][79]">MAIN[5][79]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N5[6]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[5][78]">MAIN[5][78]</a></td><td>CELL.HEX_N5[6]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N4[6]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S4[6]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[19]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N5[7]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N5[7]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[17][79]">MAIN[17][79]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N5[7]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[17][78]">MAIN[17][78]</a></td><td>CELL.HEX_N5[7]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N4[7]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S4[7]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[13]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N5[8]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N5[8]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[10][79]">MAIN[10][79]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N5[8]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[10][78]">MAIN[10][78]</a></td><td>CELL.HEX_N5[8]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N4[8]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S4[8]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[19]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N5[9]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N5[9]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[0][79]">MAIN[0][79]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N5[9]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[0][78]">MAIN[0][78]</a></td><td>CELL.HEX_N5[9]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N4[9]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S4[9]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[13]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N6[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N6[0]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[8][79]">MAIN[8][79]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N6[0]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[8][78]">MAIN[8][78]</a></td><td>CELL.HEX_N6[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N5[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S5[0]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[18]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N6[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N6[1]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[20][79]">MAIN[20][79]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N6[1]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[20][78]">MAIN[20][78]</a></td><td>CELL.HEX_N6[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N5[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S5[1]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[12]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N6[2]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N6[2]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[15][79]">MAIN[15][79]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N6[2]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[15][78]">MAIN[15][78]</a></td><td>CELL.HEX_N6[2]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N5[2]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S5[2]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[18]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N6[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N6[3]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[7][79]">MAIN[7][79]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N6[3]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[7][78]">MAIN[7][78]</a></td><td>CELL.HEX_N6[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N5[3]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S5[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[12]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N6[4]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N6[4]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[19][79]">MAIN[19][79]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N6[4]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[19][78]">MAIN[19][78]</a></td><td>CELL.HEX_N6[4]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N5[4]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S5[4]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[18]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N6[5]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N6[5]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[12][79]">MAIN[12][79]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N6[5]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[12][78]">MAIN[12][78]</a></td><td>CELL.HEX_N6[5]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N5[5]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S5[5]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[12]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N6[6]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N6[6]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[4][79]">MAIN[4][79]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N6[6]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[4][78]">MAIN[4][78]</a></td><td>CELL.HEX_N6[6]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N5[6]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S5[6]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[18]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N6[7]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N6[7]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[16][79]">MAIN[16][79]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N6[7]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[16][78]">MAIN[16][78]</a></td><td>CELL.HEX_N6[7]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N5[7]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S5[7]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[12]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N6[8]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N6[8]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[11][79]">MAIN[11][79]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N6[8]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[11][78]">MAIN[11][78]</a></td><td>CELL.HEX_N6[8]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N5[8]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S5[8]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[18]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S switchbox PPC_TERM_S muxes HEX_N6[9]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N6[9]-1"><a href="#virtex2-PPC_TERM_S-bit-MAIN[3][79]">MAIN[3][79]</a></td><td id="virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N6[9]-0"><a href="#virtex2-PPC_TERM_S-bit-MAIN[3][78]">MAIN[3][78]</a></td><td>CELL.HEX_N6[9]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_N5[9]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_S5[9]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[12]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-2"><a class="header" href="#bitstream-2">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_S rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[0][79]" title="MAIN[0][79]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N5[9]-1">PPC_TERM_S: mux CELL.HEX_N5[9] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[3][79]" title="MAIN[3][79]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N6[9]-1">PPC_TERM_S: mux CELL.HEX_N6[9] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[4][79]" title="MAIN[4][79]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N6[6]-1">PPC_TERM_S: mux CELL.HEX_N6[6] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[5][79]" title="MAIN[5][79]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N5[6]-1">PPC_TERM_S: mux CELL.HEX_N5[6] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[6][79]" title="MAIN[6][79]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N5[3]-1">PPC_TERM_S: mux CELL.HEX_N5[3] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[7][79]" title="MAIN[7][79]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N6[3]-1">PPC_TERM_S: mux CELL.HEX_N6[3] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[8][79]" title="MAIN[8][79]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N6[0]-1">PPC_TERM_S: mux CELL.HEX_N6[0] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[9][79]" title="MAIN[9][79]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N5[0]-1">PPC_TERM_S: mux CELL.HEX_N5[0] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[10][79]" title="MAIN[10][79]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N5[8]-1">PPC_TERM_S: mux CELL.HEX_N5[8] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[11][79]" title="MAIN[11][79]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N6[8]-1">PPC_TERM_S: mux CELL.HEX_N6[8] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[12][79]" title="MAIN[12][79]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N6[5]-1">PPC_TERM_S: mux CELL.HEX_N6[5] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[13][79]" title="MAIN[13][79]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N5[5]-1">PPC_TERM_S: mux CELL.HEX_N5[5] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[14][79]" title="MAIN[14][79]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N5[2]-1">PPC_TERM_S: mux CELL.HEX_N5[2] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[15][79]" title="MAIN[15][79]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N6[2]-1">PPC_TERM_S: mux CELL.HEX_N6[2] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[16][79]" title="MAIN[16][79]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N6[7]-1">PPC_TERM_S: mux CELL.HEX_N6[7] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[17][79]" title="MAIN[17][79]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N5[7]-1">PPC_TERM_S: mux CELL.HEX_N5[7] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[18][79]" title="MAIN[18][79]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N5[4]-1">PPC_TERM_S: mux CELL.HEX_N5[4] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[19][79]" title="MAIN[19][79]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N6[4]-1">PPC_TERM_S: mux CELL.HEX_N6[4] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[20][79]" title="MAIN[20][79]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N6[1]-1">PPC_TERM_S: mux CELL.HEX_N6[1] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[21][79]" title="MAIN[21][79]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N5[1]-1">PPC_TERM_S: mux CELL.HEX_N5[1] bit 1</a>
</td>
</tr>

<tr><td>B78</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[0][78]" title="MAIN[0][78]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N5[9]-0">PPC_TERM_S: mux CELL.HEX_N5[9] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[3][78]" title="MAIN[3][78]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N6[9]-0">PPC_TERM_S: mux CELL.HEX_N6[9] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[4][78]" title="MAIN[4][78]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N6[6]-0">PPC_TERM_S: mux CELL.HEX_N6[6] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[5][78]" title="MAIN[5][78]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N5[6]-0">PPC_TERM_S: mux CELL.HEX_N5[6] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[6][78]" title="MAIN[6][78]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N5[3]-0">PPC_TERM_S: mux CELL.HEX_N5[3] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[7][78]" title="MAIN[7][78]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N6[3]-0">PPC_TERM_S: mux CELL.HEX_N6[3] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[8][78]" title="MAIN[8][78]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N6[0]-0">PPC_TERM_S: mux CELL.HEX_N6[0] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[9][78]" title="MAIN[9][78]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N5[0]-0">PPC_TERM_S: mux CELL.HEX_N5[0] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[10][78]" title="MAIN[10][78]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N5[8]-0">PPC_TERM_S: mux CELL.HEX_N5[8] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[11][78]" title="MAIN[11][78]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N6[8]-0">PPC_TERM_S: mux CELL.HEX_N6[8] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[12][78]" title="MAIN[12][78]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N6[5]-0">PPC_TERM_S: mux CELL.HEX_N6[5] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[13][78]" title="MAIN[13][78]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N5[5]-0">PPC_TERM_S: mux CELL.HEX_N5[5] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[14][78]" title="MAIN[14][78]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N5[2]-0">PPC_TERM_S: mux CELL.HEX_N5[2] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[15][78]" title="MAIN[15][78]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N6[2]-0">PPC_TERM_S: mux CELL.HEX_N6[2] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[16][78]" title="MAIN[16][78]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N6[7]-0">PPC_TERM_S: mux CELL.HEX_N6[7] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[17][78]" title="MAIN[17][78]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N5[7]-0">PPC_TERM_S: mux CELL.HEX_N5[7] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[18][78]" title="MAIN[18][78]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N5[4]-0">PPC_TERM_S: mux CELL.HEX_N5[4] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[19][78]" title="MAIN[19][78]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N6[4]-0">PPC_TERM_S: mux CELL.HEX_N6[4] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[20][78]" title="MAIN[20][78]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N6[1]-0">PPC_TERM_S: mux CELL.HEX_N6[1] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[21][78]" title="MAIN[21][78]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N5[1]-0">PPC_TERM_S: mux CELL.HEX_N5[1] bit 0</a>
</td>
</tr>

<tr><td>B77</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[0][77]" title="MAIN[0][77]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N3[9]-1">PPC_TERM_S: mux CELL.HEX_N3[9] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[3][77]" title="MAIN[3][77]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N4[9]-1">PPC_TERM_S: mux CELL.HEX_N4[9] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[4][77]" title="MAIN[4][77]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N4[6]-1">PPC_TERM_S: mux CELL.HEX_N4[6] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[5][77]" title="MAIN[5][77]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N3[6]-1">PPC_TERM_S: mux CELL.HEX_N3[6] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[6][77]" title="MAIN[6][77]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N3[3]-1">PPC_TERM_S: mux CELL.HEX_N3[3] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[7][77]" title="MAIN[7][77]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N4[3]-1">PPC_TERM_S: mux CELL.HEX_N4[3] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[8][77]" title="MAIN[8][77]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N4[0]-1">PPC_TERM_S: mux CELL.HEX_N4[0] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[9][77]" title="MAIN[9][77]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N3[0]-1">PPC_TERM_S: mux CELL.HEX_N3[0] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[10][77]" title="MAIN[10][77]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N3[8]-1">PPC_TERM_S: mux CELL.HEX_N3[8] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[11][77]" title="MAIN[11][77]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N4[8]-1">PPC_TERM_S: mux CELL.HEX_N4[8] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[12][77]" title="MAIN[12][77]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N4[5]-1">PPC_TERM_S: mux CELL.HEX_N4[5] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[13][77]" title="MAIN[13][77]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N3[5]-1">PPC_TERM_S: mux CELL.HEX_N3[5] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[14][77]" title="MAIN[14][77]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N3[2]-1">PPC_TERM_S: mux CELL.HEX_N3[2] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[15][77]" title="MAIN[15][77]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N4[2]-1">PPC_TERM_S: mux CELL.HEX_N4[2] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[16][77]" title="MAIN[16][77]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N4[7]-1">PPC_TERM_S: mux CELL.HEX_N4[7] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[17][77]" title="MAIN[17][77]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N3[7]-1">PPC_TERM_S: mux CELL.HEX_N3[7] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[18][77]" title="MAIN[18][77]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N3[4]-1">PPC_TERM_S: mux CELL.HEX_N3[4] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[19][77]" title="MAIN[19][77]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N4[4]-1">PPC_TERM_S: mux CELL.HEX_N4[4] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[20][77]" title="MAIN[20][77]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N4[1]-1">PPC_TERM_S: mux CELL.HEX_N4[1] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[21][77]" title="MAIN[21][77]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N3[1]-1">PPC_TERM_S: mux CELL.HEX_N3[1] bit 1</a>
</td>
</tr>

<tr><td>B76</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[0][76]" title="MAIN[0][76]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N3[9]-0">PPC_TERM_S: mux CELL.HEX_N3[9] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[3][76]" title="MAIN[3][76]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N4[9]-0">PPC_TERM_S: mux CELL.HEX_N4[9] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[4][76]" title="MAIN[4][76]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N4[6]-0">PPC_TERM_S: mux CELL.HEX_N4[6] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[5][76]" title="MAIN[5][76]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N3[6]-0">PPC_TERM_S: mux CELL.HEX_N3[6] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[6][76]" title="MAIN[6][76]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N3[3]-0">PPC_TERM_S: mux CELL.HEX_N3[3] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[7][76]" title="MAIN[7][76]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N4[3]-0">PPC_TERM_S: mux CELL.HEX_N4[3] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[8][76]" title="MAIN[8][76]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N4[0]-0">PPC_TERM_S: mux CELL.HEX_N4[0] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[9][76]" title="MAIN[9][76]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N3[0]-0">PPC_TERM_S: mux CELL.HEX_N3[0] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[10][76]" title="MAIN[10][76]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N3[8]-0">PPC_TERM_S: mux CELL.HEX_N3[8] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[11][76]" title="MAIN[11][76]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N4[8]-0">PPC_TERM_S: mux CELL.HEX_N4[8] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[12][76]" title="MAIN[12][76]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N4[5]-0">PPC_TERM_S: mux CELL.HEX_N4[5] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[13][76]" title="MAIN[13][76]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N3[5]-0">PPC_TERM_S: mux CELL.HEX_N3[5] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[14][76]" title="MAIN[14][76]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N3[2]-0">PPC_TERM_S: mux CELL.HEX_N3[2] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[15][76]" title="MAIN[15][76]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N4[2]-0">PPC_TERM_S: mux CELL.HEX_N4[2] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[16][76]" title="MAIN[16][76]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N4[7]-0">PPC_TERM_S: mux CELL.HEX_N4[7] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[17][76]" title="MAIN[17][76]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N3[7]-0">PPC_TERM_S: mux CELL.HEX_N3[7] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[18][76]" title="MAIN[18][76]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N3[4]-0">PPC_TERM_S: mux CELL.HEX_N3[4] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[19][76]" title="MAIN[19][76]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N4[4]-0">PPC_TERM_S: mux CELL.HEX_N4[4] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[20][76]" title="MAIN[20][76]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N4[1]-0">PPC_TERM_S: mux CELL.HEX_N4[1] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[21][76]" title="MAIN[21][76]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N3[1]-0">PPC_TERM_S: mux CELL.HEX_N3[1] bit 0</a>
</td>
</tr>

<tr><td>B75</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[0][75]" title="MAIN[0][75]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N1[9]-1">PPC_TERM_S: mux CELL.HEX_N1[9] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[3][75]" title="MAIN[3][75]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N2[9]-1">PPC_TERM_S: mux CELL.HEX_N2[9] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[4][75]" title="MAIN[4][75]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N2[6]-1">PPC_TERM_S: mux CELL.HEX_N2[6] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[5][75]" title="MAIN[5][75]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N1[6]-1">PPC_TERM_S: mux CELL.HEX_N1[6] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[6][75]" title="MAIN[6][75]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N1[3]-1">PPC_TERM_S: mux CELL.HEX_N1[3] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[7][75]" title="MAIN[7][75]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N2[3]-1">PPC_TERM_S: mux CELL.HEX_N2[3] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[8][75]" title="MAIN[8][75]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N2[0]-1">PPC_TERM_S: mux CELL.HEX_N2[0] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[9][75]" title="MAIN[9][75]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N1[0]-1">PPC_TERM_S: mux CELL.HEX_N1[0] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[10][75]" title="MAIN[10][75]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N1[8]-1">PPC_TERM_S: mux CELL.HEX_N1[8] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[11][75]" title="MAIN[11][75]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N2[8]-1">PPC_TERM_S: mux CELL.HEX_N2[8] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[12][75]" title="MAIN[12][75]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N2[5]-1">PPC_TERM_S: mux CELL.HEX_N2[5] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[13][75]" title="MAIN[13][75]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N1[5]-1">PPC_TERM_S: mux CELL.HEX_N1[5] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[14][75]" title="MAIN[14][75]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N1[2]-1">PPC_TERM_S: mux CELL.HEX_N1[2] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[15][75]" title="MAIN[15][75]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N2[2]-1">PPC_TERM_S: mux CELL.HEX_N2[2] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[16][75]" title="MAIN[16][75]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N2[7]-1">PPC_TERM_S: mux CELL.HEX_N2[7] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[17][75]" title="MAIN[17][75]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N1[7]-1">PPC_TERM_S: mux CELL.HEX_N1[7] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[18][75]" title="MAIN[18][75]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N1[4]-1">PPC_TERM_S: mux CELL.HEX_N1[4] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[19][75]" title="MAIN[19][75]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N2[4]-1">PPC_TERM_S: mux CELL.HEX_N2[4] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[20][75]" title="MAIN[20][75]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N2[1]-1">PPC_TERM_S: mux CELL.HEX_N2[1] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[21][75]" title="MAIN[21][75]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N1[1]-1">PPC_TERM_S: mux CELL.HEX_N1[1] bit 1</a>
</td>
</tr>

<tr><td>B74</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[0][74]" title="MAIN[0][74]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N1[9]-0">PPC_TERM_S: mux CELL.HEX_N1[9] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[3][74]" title="MAIN[3][74]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N2[9]-0">PPC_TERM_S: mux CELL.HEX_N2[9] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[4][74]" title="MAIN[4][74]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N2[6]-0">PPC_TERM_S: mux CELL.HEX_N2[6] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[5][74]" title="MAIN[5][74]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N1[6]-0">PPC_TERM_S: mux CELL.HEX_N1[6] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[6][74]" title="MAIN[6][74]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N1[3]-0">PPC_TERM_S: mux CELL.HEX_N1[3] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[7][74]" title="MAIN[7][74]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N2[3]-0">PPC_TERM_S: mux CELL.HEX_N2[3] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[8][74]" title="MAIN[8][74]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N2[0]-0">PPC_TERM_S: mux CELL.HEX_N2[0] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[9][74]" title="MAIN[9][74]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N1[0]-0">PPC_TERM_S: mux CELL.HEX_N1[0] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[10][74]" title="MAIN[10][74]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N1[8]-0">PPC_TERM_S: mux CELL.HEX_N1[8] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[11][74]" title="MAIN[11][74]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N2[8]-0">PPC_TERM_S: mux CELL.HEX_N2[8] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[12][74]" title="MAIN[12][74]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N2[5]-0">PPC_TERM_S: mux CELL.HEX_N2[5] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[13][74]" title="MAIN[13][74]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N1[5]-0">PPC_TERM_S: mux CELL.HEX_N1[5] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[14][74]" title="MAIN[14][74]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N1[2]-0">PPC_TERM_S: mux CELL.HEX_N1[2] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[15][74]" title="MAIN[15][74]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N2[2]-0">PPC_TERM_S: mux CELL.HEX_N2[2] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[16][74]" title="MAIN[16][74]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N2[7]-0">PPC_TERM_S: mux CELL.HEX_N2[7] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[17][74]" title="MAIN[17][74]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N1[7]-0">PPC_TERM_S: mux CELL.HEX_N1[7] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[18][74]" title="MAIN[18][74]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N1[4]-0">PPC_TERM_S: mux CELL.HEX_N1[4] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[19][74]" title="MAIN[19][74]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N2[4]-0">PPC_TERM_S: mux CELL.HEX_N2[4] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[20][74]" title="MAIN[20][74]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N2[1]-0">PPC_TERM_S: mux CELL.HEX_N2[1] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_S-bit-MAIN[21][74]" title="MAIN[21][74]">
<a href="#virtex2-PPC_TERM_S-PPC_TERM_S-mux-CELL.HEX_N1[1]-0">PPC_TERM_S: mux CELL.HEX_N1[1] bit 0</a>
</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="ppc_term_n"><a class="header" href="#ppc_term_n"><code>PPC_TERM_N</code></a></h2>
<p>This tile is located on the bottom of every interconnect column interrupted by the PowerPC hole. It uses the bitstream tile corresponding to the interconnect tile above the bottommost <code>INT.PPC</code> tile of the column (which is otherwise empty, as it doesn’t contain an <code>INT.*</code> tile).</p>
<p>The interconnect signals prefixed with <code>0</code> refer to signals in the bottommost <code>INT.PPC</code> tile of the row.  The interconnect signals prefixed with <code>1</code> refer to signals in the topmost <code>INT.PPC</code> tile of the row.</p>
<h2 id="tile-ppc_term_n"><a class="header" href="#tile-ppc_term_n">Tile PPC_TERM_N</a></h2>
<p>Cells: 2</p>
<h3 id="switchbox-ppc_term_n"><a class="header" href="#switchbox-ppc_term_n">Switchbox PPC_TERM_N</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S1[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S1[0]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[9][4]">MAIN[9][4]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S1[0]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[9][5]">MAIN[9][5]</a></td><td>CELL.HEX_S1[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S0[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N0[0]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[1]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[13]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S1[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S1[1]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[21][4]">MAIN[21][4]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S1[1]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[21][5]">MAIN[21][5]</a></td><td>CELL.HEX_S1[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S0[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N0[1]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[7]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[19]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S1[2]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S1[2]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[14][4]">MAIN[14][4]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S1[2]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[14][5]">MAIN[14][5]</a></td><td>CELL.HEX_S1[2]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S0[2]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N0[2]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[1]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[13]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S1[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S1[3]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[6][4]">MAIN[6][4]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S1[3]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[6][5]">MAIN[6][5]</a></td><td>CELL.HEX_S1[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S0[3]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N0[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[7]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[19]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S1[4]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S1[4]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[18][4]">MAIN[18][4]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S1[4]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[18][5]">MAIN[18][5]</a></td><td>CELL.HEX_S1[4]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S0[4]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N0[4]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[1]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[13]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S1[5]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S1[5]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[13][4]">MAIN[13][4]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S1[5]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[13][5]">MAIN[13][5]</a></td><td>CELL.HEX_S1[5]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S0[5]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N0[5]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[7]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[19]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S1[6]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S1[6]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[5][4]">MAIN[5][4]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S1[6]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[5][5]">MAIN[5][5]</a></td><td>CELL.HEX_S1[6]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S0[6]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N0[6]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[1]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[13]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S1[7]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S1[7]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[17][4]">MAIN[17][4]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S1[7]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[17][5]">MAIN[17][5]</a></td><td>CELL.HEX_S1[7]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S0[7]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N0[7]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[7]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[19]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S1[8]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S1[8]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[10][4]">MAIN[10][4]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S1[8]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[10][5]">MAIN[10][5]</a></td><td>CELL.HEX_S1[8]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S0[8]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N0[8]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[1]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[13]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S1[9]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S1[9]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[0][4]">MAIN[0][4]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S1[9]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[0][5]">MAIN[0][5]</a></td><td>CELL.HEX_S1[9]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S0[9]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N0[9]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[7]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[19]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S2[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S2[0]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[8][4]">MAIN[8][4]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S2[0]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[8][5]">MAIN[8][5]</a></td><td>CELL.HEX_S2[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S1[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N1[0]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[2]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[14]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S2[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S2[1]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[20][4]">MAIN[20][4]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S2[1]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[20][5]">MAIN[20][5]</a></td><td>CELL.HEX_S2[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S1[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N1[1]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[8]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[20]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S2[2]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S2[2]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[15][4]">MAIN[15][4]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S2[2]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[15][5]">MAIN[15][5]</a></td><td>CELL.HEX_S2[2]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S1[2]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N1[2]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[2]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[14]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S2[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S2[3]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[7][4]">MAIN[7][4]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S2[3]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[7][5]">MAIN[7][5]</a></td><td>CELL.HEX_S2[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S1[3]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N1[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[8]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[20]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S2[4]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S2[4]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[19][4]">MAIN[19][4]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S2[4]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[19][5]">MAIN[19][5]</a></td><td>CELL.HEX_S2[4]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S1[4]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N1[4]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[2]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[14]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S2[5]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S2[5]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[12][4]">MAIN[12][4]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S2[5]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[12][5]">MAIN[12][5]</a></td><td>CELL.HEX_S2[5]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S1[5]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N1[5]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[8]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[20]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S2[6]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S2[6]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[4][4]">MAIN[4][4]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S2[6]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[4][5]">MAIN[4][5]</a></td><td>CELL.HEX_S2[6]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S1[6]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N1[6]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[2]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[14]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S2[7]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S2[7]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[16][4]">MAIN[16][4]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S2[7]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[16][5]">MAIN[16][5]</a></td><td>CELL.HEX_S2[7]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S1[7]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N1[7]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[8]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[20]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S2[8]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S2[8]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[11][4]">MAIN[11][4]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S2[8]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[11][5]">MAIN[11][5]</a></td><td>CELL.HEX_S2[8]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S1[8]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N1[8]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[2]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[14]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S2[9]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S2[9]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[3][4]">MAIN[3][4]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S2[9]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[3][5]">MAIN[3][5]</a></td><td>CELL.HEX_S2[9]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S1[9]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N1[9]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[8]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[20]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S3[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S3[0]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[9][2]">MAIN[9][2]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S3[0]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[9][3]">MAIN[9][3]</a></td><td>CELL.HEX_S3[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S2[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N2[0]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[3]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[15]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S3[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S3[1]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[21][2]">MAIN[21][2]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S3[1]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[21][3]">MAIN[21][3]</a></td><td>CELL.HEX_S3[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S2[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N2[1]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[9]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[21]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S3[2]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S3[2]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[14][2]">MAIN[14][2]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S3[2]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[14][3]">MAIN[14][3]</a></td><td>CELL.HEX_S3[2]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S2[2]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N2[2]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[3]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[15]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S3[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S3[3]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[6][2]">MAIN[6][2]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S3[3]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[6][3]">MAIN[6][3]</a></td><td>CELL.HEX_S3[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S2[3]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N2[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[9]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[21]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S3[4]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S3[4]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[18][2]">MAIN[18][2]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S3[4]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[18][3]">MAIN[18][3]</a></td><td>CELL.HEX_S3[4]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S2[4]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N2[4]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[3]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[15]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S3[5]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S3[5]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[13][2]">MAIN[13][2]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S3[5]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[13][3]">MAIN[13][3]</a></td><td>CELL.HEX_S3[5]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S2[5]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N2[5]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[9]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[21]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S3[6]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S3[6]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[5][2]">MAIN[5][2]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S3[6]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[5][3]">MAIN[5][3]</a></td><td>CELL.HEX_S3[6]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S2[6]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N2[6]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[3]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[15]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S3[7]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S3[7]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[17][2]">MAIN[17][2]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S3[7]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[17][3]">MAIN[17][3]</a></td><td>CELL.HEX_S3[7]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S2[7]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N2[7]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[9]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[21]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S3[8]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S3[8]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[10][2]">MAIN[10][2]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S3[8]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[10][3]">MAIN[10][3]</a></td><td>CELL.HEX_S3[8]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S2[8]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N2[8]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[3]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[15]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S3[9]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S3[9]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[0][2]">MAIN[0][2]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S3[9]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[0][3]">MAIN[0][3]</a></td><td>CELL.HEX_S3[9]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S2[9]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N2[9]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[9]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[21]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S4[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S4[0]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[8][2]">MAIN[8][2]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S4[0]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[8][3]">MAIN[8][3]</a></td><td>CELL.HEX_S4[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S3[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N3[0]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[16]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S4[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S4[1]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[20][2]">MAIN[20][2]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S4[1]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[20][3]">MAIN[20][3]</a></td><td>CELL.HEX_S4[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S3[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N3[1]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[10]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[22]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S4[2]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S4[2]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[15][2]">MAIN[15][2]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S4[2]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[15][3]">MAIN[15][3]</a></td><td>CELL.HEX_S4[2]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S3[2]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N3[2]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[16]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S4[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S4[3]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[7][2]">MAIN[7][2]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S4[3]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[7][3]">MAIN[7][3]</a></td><td>CELL.HEX_S4[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S3[3]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N3[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[10]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[22]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S4[4]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S4[4]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[19][2]">MAIN[19][2]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S4[4]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[19][3]">MAIN[19][3]</a></td><td>CELL.HEX_S4[4]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S3[4]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N3[4]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[16]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S4[5]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S4[5]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[12][2]">MAIN[12][2]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S4[5]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[12][3]">MAIN[12][3]</a></td><td>CELL.HEX_S4[5]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S3[5]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N3[5]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[10]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[22]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S4[6]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S4[6]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[4][2]">MAIN[4][2]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S4[6]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[4][3]">MAIN[4][3]</a></td><td>CELL.HEX_S4[6]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S3[6]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N3[6]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[16]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S4[7]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S4[7]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[16][2]">MAIN[16][2]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S4[7]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[16][3]">MAIN[16][3]</a></td><td>CELL.HEX_S4[7]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S3[7]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N3[7]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[10]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[22]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S4[8]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S4[8]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[11][2]">MAIN[11][2]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S4[8]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[11][3]">MAIN[11][3]</a></td><td>CELL.HEX_S4[8]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S3[8]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N3[8]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[16]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S4[9]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S4[9]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[3][2]">MAIN[3][2]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S4[9]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[3][3]">MAIN[3][3]</a></td><td>CELL.HEX_S4[9]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S3[9]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N3[9]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[10]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[22]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S5[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S5[0]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[9][0]">MAIN[9][0]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S5[0]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[9][1]">MAIN[9][1]</a></td><td>CELL.HEX_S5[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S4[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N4[0]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[5]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[17]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S5[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S5[1]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[21][0]">MAIN[21][0]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S5[1]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[21][1]">MAIN[21][1]</a></td><td>CELL.HEX_S5[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S4[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N4[1]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[11]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[23]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S5[2]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S5[2]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[14][0]">MAIN[14][0]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S5[2]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[14][1]">MAIN[14][1]</a></td><td>CELL.HEX_S5[2]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S4[2]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N4[2]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[5]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[17]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S5[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S5[3]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[6][0]">MAIN[6][0]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S5[3]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[6][1]">MAIN[6][1]</a></td><td>CELL.HEX_S5[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S4[3]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N4[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[11]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[23]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S5[4]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S5[4]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[18][0]">MAIN[18][0]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S5[4]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[18][1]">MAIN[18][1]</a></td><td>CELL.HEX_S5[4]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S4[4]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N4[4]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[5]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[17]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S5[5]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S5[5]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[13][0]">MAIN[13][0]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S5[5]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[13][1]">MAIN[13][1]</a></td><td>CELL.HEX_S5[5]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S4[5]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N4[5]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[11]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[23]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S5[6]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S5[6]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[5][0]">MAIN[5][0]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S5[6]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[5][1]">MAIN[5][1]</a></td><td>CELL.HEX_S5[6]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S4[6]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N4[6]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[5]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[17]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S5[7]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S5[7]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[17][0]">MAIN[17][0]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S5[7]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[17][1]">MAIN[17][1]</a></td><td>CELL.HEX_S5[7]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S4[7]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N4[7]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[11]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[23]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S5[8]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S5[8]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[10][0]">MAIN[10][0]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S5[8]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[10][1]">MAIN[10][1]</a></td><td>CELL.HEX_S5[8]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S4[8]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N4[8]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[5]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[17]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S5[9]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S5[9]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[0][0]">MAIN[0][0]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S5[9]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[0][1]">MAIN[0][1]</a></td><td>CELL.HEX_S5[9]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S4[9]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N4[9]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[11]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[23]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S6[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S6[0]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[8][0]">MAIN[8][0]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S6[0]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[8][1]">MAIN[8][1]</a></td><td>CELL.HEX_S6[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S5[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N5[0]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[6]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[18]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S6[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S6[1]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[20][0]">MAIN[20][0]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S6[1]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[20][1]">MAIN[20][1]</a></td><td>CELL.HEX_S6[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S5[1]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N5[1]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[12]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S6[2]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S6[2]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[15][0]">MAIN[15][0]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S6[2]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[15][1]">MAIN[15][1]</a></td><td>CELL.HEX_S6[2]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S5[2]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N5[2]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[6]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[18]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S6[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S6[3]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[7][0]">MAIN[7][0]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S6[3]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[7][1]">MAIN[7][1]</a></td><td>CELL.HEX_S6[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S5[3]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N5[3]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[12]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S6[4]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S6[4]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[19][0]">MAIN[19][0]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S6[4]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[19][1]">MAIN[19][1]</a></td><td>CELL.HEX_S6[4]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S5[4]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N5[4]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[6]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[18]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S6[5]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S6[5]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[12][0]">MAIN[12][0]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S6[5]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[12][1]">MAIN[12][1]</a></td><td>CELL.HEX_S6[5]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S5[5]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N5[5]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[12]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S6[6]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S6[6]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[4][0]">MAIN[4][0]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S6[6]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[4][1]">MAIN[4][1]</a></td><td>CELL.HEX_S6[6]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S5[6]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N5[6]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[6]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[18]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S6[7]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S6[7]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[16][0]">MAIN[16][0]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S6[7]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[16][1]">MAIN[16][1]</a></td><td>CELL.HEX_S6[7]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S5[7]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N5[7]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[12]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S6[8]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S6[8]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[11][0]">MAIN[11][0]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S6[8]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[11][1]">MAIN[11][1]</a></td><td>CELL.HEX_S6[8]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S5[8]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N5[8]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[6]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[18]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N switchbox PPC_TERM_N muxes HEX_S6[9]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S6[9]-1"><a href="#virtex2-PPC_TERM_N-bit-MAIN[3][0]">MAIN[3][0]</a></td><td id="virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S6[9]-0"><a href="#virtex2-PPC_TERM_N-bit-MAIN[3][1]">MAIN[3][1]</a></td><td>CELL.HEX_S6[9]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>FAR.HEX_S5[9]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.HEX_N5[9]</td></tr>

<tr><td>1</td><td>0</td><td>CELL.LV[12]</td></tr>

<tr><td>1</td><td>1</td><td>CELL.LV[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-3"><a class="header" href="#bitstream-3">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 PPC_TERM_N rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S1[9]-0">PPC_TERM_N: mux CELL.HEX_S1[9] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S2[9]-0">PPC_TERM_N: mux CELL.HEX_S2[9] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S2[6]-0">PPC_TERM_N: mux CELL.HEX_S2[6] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S1[6]-0">PPC_TERM_N: mux CELL.HEX_S1[6] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S1[3]-0">PPC_TERM_N: mux CELL.HEX_S1[3] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[7][5]" title="MAIN[7][5]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S2[3]-0">PPC_TERM_N: mux CELL.HEX_S2[3] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[8][5]" title="MAIN[8][5]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S2[0]-0">PPC_TERM_N: mux CELL.HEX_S2[0] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S1[0]-0">PPC_TERM_N: mux CELL.HEX_S1[0] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S1[8]-0">PPC_TERM_N: mux CELL.HEX_S1[8] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[11][5]" title="MAIN[11][5]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S2[8]-0">PPC_TERM_N: mux CELL.HEX_S2[8] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S2[5]-0">PPC_TERM_N: mux CELL.HEX_S2[5] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S1[5]-0">PPC_TERM_N: mux CELL.HEX_S1[5] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S1[2]-0">PPC_TERM_N: mux CELL.HEX_S1[2] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S2[2]-0">PPC_TERM_N: mux CELL.HEX_S2[2] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S2[7]-0">PPC_TERM_N: mux CELL.HEX_S2[7] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S1[7]-0">PPC_TERM_N: mux CELL.HEX_S1[7] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[18][5]" title="MAIN[18][5]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S1[4]-0">PPC_TERM_N: mux CELL.HEX_S1[4] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[19][5]" title="MAIN[19][5]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S2[4]-0">PPC_TERM_N: mux CELL.HEX_S2[4] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S2[1]-0">PPC_TERM_N: mux CELL.HEX_S2[1] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S1[1]-0">PPC_TERM_N: mux CELL.HEX_S1[1] bit 0</a>
</td>
</tr>

<tr><td>B4</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S1[9]-1">PPC_TERM_N: mux CELL.HEX_S1[9] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S2[9]-1">PPC_TERM_N: mux CELL.HEX_S2[9] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[4][4]" title="MAIN[4][4]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S2[6]-1">PPC_TERM_N: mux CELL.HEX_S2[6] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S1[6]-1">PPC_TERM_N: mux CELL.HEX_S1[6] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[6][4]" title="MAIN[6][4]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S1[3]-1">PPC_TERM_N: mux CELL.HEX_S1[3] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[7][4]" title="MAIN[7][4]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S2[3]-1">PPC_TERM_N: mux CELL.HEX_S2[3] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[8][4]" title="MAIN[8][4]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S2[0]-1">PPC_TERM_N: mux CELL.HEX_S2[0] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[9][4]" title="MAIN[9][4]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S1[0]-1">PPC_TERM_N: mux CELL.HEX_S1[0] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S1[8]-1">PPC_TERM_N: mux CELL.HEX_S1[8] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S2[8]-1">PPC_TERM_N: mux CELL.HEX_S2[8] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S2[5]-1">PPC_TERM_N: mux CELL.HEX_S2[5] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S1[5]-1">PPC_TERM_N: mux CELL.HEX_S1[5] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S1[2]-1">PPC_TERM_N: mux CELL.HEX_S1[2] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S2[2]-1">PPC_TERM_N: mux CELL.HEX_S2[2] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S2[7]-1">PPC_TERM_N: mux CELL.HEX_S2[7] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[17][4]" title="MAIN[17][4]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S1[7]-1">PPC_TERM_N: mux CELL.HEX_S1[7] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[18][4]" title="MAIN[18][4]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S1[4]-1">PPC_TERM_N: mux CELL.HEX_S1[4] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[19][4]" title="MAIN[19][4]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S2[4]-1">PPC_TERM_N: mux CELL.HEX_S2[4] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[20][4]" title="MAIN[20][4]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S2[1]-1">PPC_TERM_N: mux CELL.HEX_S2[1] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S1[1]-1">PPC_TERM_N: mux CELL.HEX_S1[1] bit 1</a>
</td>
</tr>

<tr><td>B3</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S3[9]-0">PPC_TERM_N: mux CELL.HEX_S3[9] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S4[9]-0">PPC_TERM_N: mux CELL.HEX_S4[9] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S4[6]-0">PPC_TERM_N: mux CELL.HEX_S4[6] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S3[6]-0">PPC_TERM_N: mux CELL.HEX_S3[6] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[6][3]" title="MAIN[6][3]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S3[3]-0">PPC_TERM_N: mux CELL.HEX_S3[3] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[7][3]" title="MAIN[7][3]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S4[3]-0">PPC_TERM_N: mux CELL.HEX_S4[3] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S4[0]-0">PPC_TERM_N: mux CELL.HEX_S4[0] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[9][3]" title="MAIN[9][3]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S3[0]-0">PPC_TERM_N: mux CELL.HEX_S3[0] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S3[8]-0">PPC_TERM_N: mux CELL.HEX_S3[8] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[11][3]" title="MAIN[11][3]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S4[8]-0">PPC_TERM_N: mux CELL.HEX_S4[8] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S4[5]-0">PPC_TERM_N: mux CELL.HEX_S4[5] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S3[5]-0">PPC_TERM_N: mux CELL.HEX_S3[5] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S3[2]-0">PPC_TERM_N: mux CELL.HEX_S3[2] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[15][3]" title="MAIN[15][3]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S4[2]-0">PPC_TERM_N: mux CELL.HEX_S4[2] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S4[7]-0">PPC_TERM_N: mux CELL.HEX_S4[7] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S3[7]-0">PPC_TERM_N: mux CELL.HEX_S3[7] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S3[4]-0">PPC_TERM_N: mux CELL.HEX_S3[4] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[19][3]" title="MAIN[19][3]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S4[4]-0">PPC_TERM_N: mux CELL.HEX_S4[4] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S4[1]-0">PPC_TERM_N: mux CELL.HEX_S4[1] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S3[1]-0">PPC_TERM_N: mux CELL.HEX_S3[1] bit 0</a>
</td>
</tr>

<tr><td>B2</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S3[9]-1">PPC_TERM_N: mux CELL.HEX_S3[9] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S4[9]-1">PPC_TERM_N: mux CELL.HEX_S4[9] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S4[6]-1">PPC_TERM_N: mux CELL.HEX_S4[6] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S3[6]-1">PPC_TERM_N: mux CELL.HEX_S3[6] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S3[3]-1">PPC_TERM_N: mux CELL.HEX_S3[3] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S4[3]-1">PPC_TERM_N: mux CELL.HEX_S4[3] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S4[0]-1">PPC_TERM_N: mux CELL.HEX_S4[0] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[9][2]" title="MAIN[9][2]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S3[0]-1">PPC_TERM_N: mux CELL.HEX_S3[0] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S3[8]-1">PPC_TERM_N: mux CELL.HEX_S3[8] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[11][2]" title="MAIN[11][2]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S4[8]-1">PPC_TERM_N: mux CELL.HEX_S4[8] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S4[5]-1">PPC_TERM_N: mux CELL.HEX_S4[5] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S3[5]-1">PPC_TERM_N: mux CELL.HEX_S3[5] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S3[2]-1">PPC_TERM_N: mux CELL.HEX_S3[2] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S4[2]-1">PPC_TERM_N: mux CELL.HEX_S4[2] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S4[7]-1">PPC_TERM_N: mux CELL.HEX_S4[7] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S3[7]-1">PPC_TERM_N: mux CELL.HEX_S3[7] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S3[4]-1">PPC_TERM_N: mux CELL.HEX_S3[4] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[19][2]" title="MAIN[19][2]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S4[4]-1">PPC_TERM_N: mux CELL.HEX_S4[4] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S4[1]-1">PPC_TERM_N: mux CELL.HEX_S4[1] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S3[1]-1">PPC_TERM_N: mux CELL.HEX_S3[1] bit 1</a>
</td>
</tr>

<tr><td>B1</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S5[9]-0">PPC_TERM_N: mux CELL.HEX_S5[9] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S6[9]-0">PPC_TERM_N: mux CELL.HEX_S6[9] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S6[6]-0">PPC_TERM_N: mux CELL.HEX_S6[6] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S5[6]-0">PPC_TERM_N: mux CELL.HEX_S5[6] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S5[3]-0">PPC_TERM_N: mux CELL.HEX_S5[3] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S6[3]-0">PPC_TERM_N: mux CELL.HEX_S6[3] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S6[0]-0">PPC_TERM_N: mux CELL.HEX_S6[0] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S5[0]-0">PPC_TERM_N: mux CELL.HEX_S5[0] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S5[8]-0">PPC_TERM_N: mux CELL.HEX_S5[8] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S6[8]-0">PPC_TERM_N: mux CELL.HEX_S6[8] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S6[5]-0">PPC_TERM_N: mux CELL.HEX_S6[5] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S5[5]-0">PPC_TERM_N: mux CELL.HEX_S5[5] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S5[2]-0">PPC_TERM_N: mux CELL.HEX_S5[2] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S6[2]-0">PPC_TERM_N: mux CELL.HEX_S6[2] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[16][1]" title="MAIN[16][1]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S6[7]-0">PPC_TERM_N: mux CELL.HEX_S6[7] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S5[7]-0">PPC_TERM_N: mux CELL.HEX_S5[7] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S5[4]-0">PPC_TERM_N: mux CELL.HEX_S5[4] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S6[4]-0">PPC_TERM_N: mux CELL.HEX_S6[4] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S6[1]-0">PPC_TERM_N: mux CELL.HEX_S6[1] bit 0</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S5[1]-0">PPC_TERM_N: mux CELL.HEX_S5[1] bit 0</a>
</td>
</tr>

<tr><td>B0</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S5[9]-1">PPC_TERM_N: mux CELL.HEX_S5[9] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S6[9]-1">PPC_TERM_N: mux CELL.HEX_S6[9] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S6[6]-1">PPC_TERM_N: mux CELL.HEX_S6[6] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S5[6]-1">PPC_TERM_N: mux CELL.HEX_S5[6] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S5[3]-1">PPC_TERM_N: mux CELL.HEX_S5[3] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[7][0]" title="MAIN[7][0]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S6[3]-1">PPC_TERM_N: mux CELL.HEX_S6[3] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[8][0]" title="MAIN[8][0]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S6[0]-1">PPC_TERM_N: mux CELL.HEX_S6[0] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S5[0]-1">PPC_TERM_N: mux CELL.HEX_S5[0] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S5[8]-1">PPC_TERM_N: mux CELL.HEX_S5[8] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[11][0]" title="MAIN[11][0]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S6[8]-1">PPC_TERM_N: mux CELL.HEX_S6[8] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[12][0]" title="MAIN[12][0]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S6[5]-1">PPC_TERM_N: mux CELL.HEX_S6[5] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[13][0]" title="MAIN[13][0]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S5[5]-1">PPC_TERM_N: mux CELL.HEX_S5[5] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S5[2]-1">PPC_TERM_N: mux CELL.HEX_S5[2] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S6[2]-1">PPC_TERM_N: mux CELL.HEX_S6[2] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S6[7]-1">PPC_TERM_N: mux CELL.HEX_S6[7] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[17][0]" title="MAIN[17][0]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S5[7]-1">PPC_TERM_N: mux CELL.HEX_S5[7] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S5[4]-1">PPC_TERM_N: mux CELL.HEX_S5[4] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S6[4]-1">PPC_TERM_N: mux CELL.HEX_S6[4] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S6[1]-1">PPC_TERM_N: mux CELL.HEX_S6[1] bit 1</a>
</td>
<td id="virtex2-PPC_TERM_N-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#virtex2-PPC_TERM_N-PPC_TERM_N-mux-CELL.HEX_S5[1]-1">PPC_TERM_N: mux CELL.HEX_S5[1] bit 1</a>
</td>
</tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../../virtex2/interconnect/tiles-term.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../../virtex2/interconnect/tiles-intf.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../../virtex2/interconnect/tiles-term.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../../virtex2/interconnect/tiles-intf.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../../clipboard-1626706a.min.js"></script>
        <script src="../../highlight-abc7f01d.js"></script>
        <script src="../../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
