// Seed: 3838409187
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wor id_5, id_6;
  assign id_5 = (1);
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input tri0 id_2,
    output tri0 id_3,
    input tri1 id_4,
    input tri0 id_5,
    input uwire id_6,
    output wire id_7,
    input uwire id_8,
    input uwire id_9,
    output tri0 id_10,
    input tri id_11,
    input wire id_12,
    output tri id_13,
    input tri0 void id_14,
    output wand id_15,
    output tri0 id_16,
    input tri1 id_17,
    input uwire id_18,
    output wor id_19,
    input tri0 id_20,
    input wor id_21,
    output uwire id_22,
    input tri1 id_23,
    output wor id_24,
    input supply0 id_25,
    output wand id_26
);
  assign id_16 = id_4;
  assign id_7  = id_25;
  wire id_28;
  module_0 modCall_1 (
      id_28,
      id_28,
      id_28,
      id_28
  );
endmodule
