==20724== Cachegrind, a cache and branch-prediction profiler
==20724== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==20724== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==20724== Command: ./srr-large
==20724== 
--20724-- warning: L3 cache found, using its data for the LL simulation.
--20724-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--20724-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==20724== brk segment overflow in thread #1: can't grow to 0x4a4b000
==20724== (see section Limitations in user manual)
==20724== NOTE: further instances of this message will not be shown
==20724== 
==20724== I   refs:      919,217,731,559
==20724== I1  misses:              1,560
==20724== LLi misses:              1,557
==20724== I1  miss rate:            0.00%
==20724== LLi miss rate:            0.00%
==20724== 
==20724== D   refs:      356,699,040,284  (240,279,389,404 rd   + 116,419,650,880 wr)
==20724== D1  misses:        174,835,848  (    169,364,392 rd   +       5,471,456 wr)
==20724== LLd misses:          8,459,443  (      7,760,645 rd   +         698,798 wr)
==20724== D1  miss rate:             0.0% (            0.1%     +             0.0%  )
==20724== LLd miss rate:             0.0% (            0.0%     +             0.0%  )
==20724== 
==20724== LL refs:           174,837,408  (    169,365,952 rd   +       5,471,456 wr)
==20724== LL misses:           8,461,000  (      7,762,202 rd   +         698,798 wr)
==20724== LL miss rate:              0.0% (            0.0%     +             0.0%  )
