/*
    ChibiOS - Copyright (C) 2006..2018 Giovanni Di Sirio

    Licensed under the Apache License, Version 2.0 (the "License");
    you may not use this file except in compliance with the License.
    You may obtain a copy of the License at

        http://www.apache.org/licenses/LICENSE-2.0

    Unless required by applicable law or agreed to in writing, software
    distributed under the License is distributed on an "AS IS" BASIS,
    WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
    See the License for the specific language governing permissions and
    limitations under the License.
*/

/**
 * @file    SPIv4/hal_spi_v2_ lld.c
 * @brief   STM32 SPI (v2) subsystem low level driver source.
 *
 * @addtogroup SPI
 * @{
 */

#include "hal.h"

#if HAL_USE_SPI || defined(__DOXYGEN__)

/*===========================================================================*/
/* Driver local definitions.                                                 */
/*===========================================================================*/

/* Common GPDMA CR settings.*/
#define SPI_DMA3_CR_COMMON(spip)                                           \
  (STM32_DMA3_CCR_PRIO((uint32_t)(spip)->dprio)    |                       \
   STM32_DMA3_CCR_LAP_MEM                          |                       \
   STM32_DMA3_CCR_TOIE                             |                       \
   STM32_DMA3_CCR_USEIE                            |                       \
   STM32_DMA3_CCR_ULEIE                            |                       \
   STM32_DMA3_CCR_DTEIE)

#if !defined(SPI_SPID1_MEMORY)
#define SPI_SPID1_MEMORY
#endif

#if !defined(SPI_SPID2_MEMORY)
#define SPI_SPID2_MEMORY
#endif

#if !defined(SPI_SPID3_MEMORY)
#define SPI_SPID3_MEMORY
#endif

#if !defined(SPI_SPID4_MEMORY)
#define SPI_SPID4_MEMORY
#endif

#if !defined(SPI_SPID5_MEMORY)
#define SPI_SPID5_MEMORY
#endif

#if !defined(SPI_SPID6_MEMORY)
#define SPI_SPID6_MEMORY
#endif

/*===========================================================================*/
/* Driver exported variables.                                                */
/*===========================================================================*/

/** @brief SPI1 driver identifier.*/
#if STM32_SPI_USE_SPI1 || defined(__DOXYGEN__)
SPI_SPID1_MEMORY SPIDriver SPID1;
#endif

/** @brief SPI2 driver identifier.*/
#if STM32_SPI_USE_SPI2 || defined(__DOXYGEN__)
SPI_SPID2_MEMORY SPIDriver SPID2;
#endif

/** @brief SPI3 driver identifier.*/
#if STM32_SPI_USE_SPI3 || defined(__DOXYGEN__)
SPI_SPID3_MEMORY SPIDriver SPID3;
#endif

/** @brief SPI4 driver identifier.*/
#if STM32_SPI_USE_SPI4 || defined(__DOXYGEN__)
SPI_SPID4_MEMORY SPIDriver SPID4;
#endif

/** @brief SPI5 driver identifier.*/
#if STM32_SPI_USE_SPI5 || defined(__DOXYGEN__)
SPI_SPID5_MEMORY SPIDriver SPID5;
#endif

/** @brief SPI6 driver identifier.*/
#if STM32_SPI_USE_SPI6 || defined(__DOXYGEN__)
SPI_SPID6_MEMORY SPIDriver SPID6;
#endif

/*===========================================================================*/
/* Driver local variables and types.                                         */
/*===========================================================================*/

#if STM32_SPI_USE_SPI1 || defined(__DOXYGEN__)
static spi_dmabuf_t __dma3_spi1;
#endif

#if STM32_SPI_USE_SPI2 || defined(__DOXYGEN__)
static spi_dmabuf_t __dma3_spi2;
#endif

#if STM32_SPI_USE_SPI3 || defined(__DOXYGEN__)
static spi_dmabuf_t __dma3_spi3;
#endif

#if STM32_SPI_USE_SPI4 || defined(__DOXYGEN__)
static spi_dmabuf_t __dma3_spi4;
#endif

#if STM32_SPI_USE_SPI5 || defined(__DOXYGEN__)
static spi_dmabuf_t __dma3_spi5;
#endif

#if STM32_SPI_USE_SPI6 || defined(__DOXYGEN__)
static spi_dmabuf_t __dma3_spi6;
#endif

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static void spi_lld_configure(SPIDriver *spip) {

  /* SPI setup and enable.*/
  spip->spi->CR1  = 0U;
  spip->spi->CR2  = 0U;
  spip->spi->IER  = SPI_IER_OVRIE;
  spip->spi->IFCR = 0xFFFFFFFFU;
  spip->spi->CFG1 = (spip->config->cfg1 & ~SPI_CFG1_FTHLV_Msk) |
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
  if (spip->config->slave) {
    spip->spi->CFG2 = spip->config->cfg2 & ~SPI_CFG2_COMM_Msk;
  }
  else {
    spip->spi->CFG2 = (spip->config->cfg2 | SPI_CFG2_MASTER | SPI_CFG2_SSOE) &
                      ~SPI_CFG2_COMM_Msk;
  }
  spip->spi->CR1  = SPI_CR1_MASRX | SPI_CR1_SPE;
}

static void spi_lld_resume(SPIDriver *spip) {

  if (!spip->config->slave) {
    spip->spi->CR1 |= SPI_CR1_CSTART;
  }
}

static void spi_lld_suspend(SPIDriver *spip) {

  if (!spip->config->slave) {
    spip->spi->CR1 |= SPI_CR1_CSUSP;
    while ((spip->spi->CR1 & SPI_CR1_CSTART) != 0U) {
    }
  }
  spip->spi->IFCR = 0xFFFFFFFF;
}

/**
 * @brief   Stopping the SPI transaction quick and dirty.
 * @return              The number of frames not transferred.
 */
static size_t spi_lld_stop_abort(SPIDriver *spip) {
  size_t n;

  /* Stopping DMAs and waiting for FIFOs to be empty.*/
  (void) dma3ChannelDisable(spip->dmatx);
  n = dma3ChannelDisable(spip->dmarx);

  /* Resetting SPI, this will stop it for sure and leave it
     in a clean state.*/
  if (false) {
  }

#if STM32_SPI_USE_SPI1
  else if (&SPID1 == spip) {
    rccResetSPI1();
  }
#endif

#if STM32_SPI_USE_SPI2
  else if (&SPID2 == spip) {
    rccResetSPI2();
  }
#endif

#if STM32_SPI_USE_SPI3
  else if (&SPID3 == spip) {
    rccResetSPI3();
  }
#endif

#if STM32_SPI_USE_SPI4
  else if (&SPID4 == spip) {
    rccResetSPI4();
  }
#endif

#if STM32_SPI_USE_SPI5
  else if (&SPID5 == spip) {
    rccResetSPI5();
  }
#endif

#if STM32_SPI_USE_SPI6
  else if (&SPID6 == spip) {
    rccResetSPI6();
  }
#endif

  else {
    osalDbgAssert(false, "invalid SPI instance");
  }

  /* Reconfiguring SPI.*/
  spi_lld_configure(spip);

  return n;
}

/**
 * @brief   Stopping the SPI transaction in the nicest possible way.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 * @return              The number of frames not transferred.
 */
static size_t spi_lld_stop_nicely(SPIDriver *spip) {
  size_t n;

  /* No nice way to do this in slave mode.*/
  if (spip->config->slave) {

    n = spi_lld_stop_abort(spip);

    return n;
  }

  /* Waiting for FIFOs to be empty then stopping DMAs.*/
  (void) dma3ChannelDisable(spip->dmatx);
  n = dma3ChannelDisable(spip->dmarx);

  /* Stopping SPI.*/
  spi_lld_suspend(spip);

  return n;
}

/**
 * @brief   Shared GPDMA end-of-rx service routine.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 * @param[in] csr       content of the CSR register
 */
static void spi_lld_serve_dma_rx_interrupt(SPIDriver *spip, uint32_t csr) {

  /* GPDMA errors handling.*/
  if ((csr & STM32_DMA3_CSR_ERRORS) != 0U) {
#if defined(STM32_SPI_DMA_ERROR_HOOK)
    STM32_SPI_DMA_ERROR_HOOK(spip);
#endif

    /* Aborting the transfer.*/
    spi_lld_stop_abort(spip);

    /* Reporting the failure.*/
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
  }

  if (spip->config->circular) {
    if ((csr & STM32_DMA3_CSR_HTF) != 0U) {
      /* Half buffer interrupt.*/
      __spi_isr_half_code(spip);
    }
    if ((csr & STM32_DMA3_CSR_TCF) != 0U) {
      /* End buffer interrupt.*/
      __spi_isr_full_code(spip);
    }
  }
  else {
    /* Stopping the transfer.*/
    (void) spi_lld_stop_nicely(spip);

    /* Operation finished interrupt.*/
    __spi_isr_complete_code(spip);
  }
}

/**
 * @brief   Shared GPDMA end-of-tx service routine.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 * @param[in] csr       content of the CSR register
 */
static void spi_lld_serve_dma_tx_interrupt(SPIDriver *spip, uint32_t csr) {

  /* GPDMA errors handling.*/
  if ((csr & STM32_DMA3_CSR_ERRORS) != 0U) {
#if defined(STM32_SPI_DMA_ERROR_HOOK)
    STM32_SPI_DMA_ERROR_HOOK(spip);
#endif

    /* Aborting the transfer.*/
    spi_lld_stop_abort(spip);

    /* Reporting the failure.*/
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
  }
}

/**
 * @brief   Shared SPI service routine.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 */
static void spi_lld_serve_interrupt(SPIDriver *spip) {
  uint32_t sr;

  sr = spip->spi->SR & spip->spi->IER;
  spip->spi->IFCR = sr;

  if ((sr & SPI_SR_OVR) != 0U) {

    /* Aborting the transfer.*/
    spi_lld_stop_abort(spip);

    /* Reporting the failure.*/
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
  }
}

/**
 * @brief   GPDMA channels allocation.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 * @param[in] rxchn     channel to be allocated for RX
 * @param[in] txchn     channel to be allocated for TX
 * @param[in] priority  channel IRQ priority
 * @return              The operation status.
 */
static msg_t spi_lld_get_dma(SPIDriver *spip, uint32_t rxchn,
                             uint32_t txchn, uint32_t priority) {

  spip->dmarx = dma3ChannelAllocI(rxchn, priority,
                                   (stm32_dma3isr_t)spi_lld_serve_dma_rx_interrupt,
                                   (void *)spip);
  if (spip->dmarx == NULL) {
    return HAL_RET_NO_RESOURCE;
  }

  spip->dmatx = dma3ChannelAllocI(txchn, priority,
                                   (stm32_dma3isr_t)spi_lld_serve_dma_tx_interrupt,
                                   (void *)spip);
  if (spip->dmatx == NULL) {
    dma3ChannelFreeI(spip->dmarx);
    return HAL_RET_NO_RESOURCE;
  }

  return HAL_RET_SUCCESS;
}

/*===========================================================================*/
/* Driver interrupt handlers.                                                */
/*===========================================================================*/

#if STM32_SPI_USE_SPI1 || defined(__DOXYGEN__)
#if !defined(STM32_SPI1_SUPPRESS_ISR)
#if !defined(STM32_SPI1_HANDLER)
#error "STM32_SPI1_HANDLER not defined"
#endif
/**
 * @brief   SPI1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI1_HANDLER) {

  OSAL_IRQ_PROLOGUE();

  spi_lld_serve_interrupt(&SPID1);

  OSAL_IRQ_EPILOGUE();
}
#endif /* !defined(STM32_SPI1_SUPPRESS_ISR) */
#endif /* STM32_SPI_USE_SPI1 */

#if STM32_SPI_USE_SPI2 || defined(__DOXYGEN__)
#if !defined(STM32_SPI2_SUPPRESS_ISR)
#if !defined(STM32_SPI2_HANDLER)
#error "STM32_SPI2_HANDLER not defined"
#endif
/**
 * @brief   SPI2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI2_HANDLER) {

  OSAL_IRQ_PROLOGUE();

  spi_lld_serve_interrupt(&SPID2);

  OSAL_IRQ_EPILOGUE();
}
#endif /* !defined(STM32_SPI2_SUPPRESS_ISR) */
#endif /* STM32_SPI_USE_SPI2 */

#if STM32_SPI_USE_SPI3 || defined(__DOXYGEN__)
#if !defined(STM32_SPI3_SUPPRESS_ISR)
#if !defined(STM32_SPI3_HANDLER)
#error "STM32_SPI3_HANDLER not defined"
#endif
/**
 * @brief   SPI3 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI3_HANDLER) {

  OSAL_IRQ_PROLOGUE();

  spi_lld_serve_interrupt(&SPID3);

  OSAL_IRQ_EPILOGUE();
}
#endif /* !defined(STM32_SPI3_SUPPRESS_ISR) */
#endif /* STM32_SPI_USE_SPI3 */

#if STM32_SPI_USE_SPI4 || defined(__DOXYGEN__)
#if !defined(STM32_SPI4_SUPPRESS_ISR)
#if !defined(STM32_SPI4_HANDLER)
#error "STM32_SPI4_HANDLER not defined"
#endif
/**
 * @brief   SPI4 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI4_HANDLER) {

  OSAL_IRQ_PROLOGUE();

  spi_lld_serve_interrupt(&SPID4);

  OSAL_IRQ_EPILOGUE();
}
#endif /* !defined(STM32_SPI4_SUPPRESS_ISR) */
#endif /* STM32_SPI_USE_SPI4 */

#if STM32_SPI_USE_SPI5 || defined(__DOXYGEN__)
#if !defined(STM32_SPI5_SUPPRESS_ISR)
#if !defined(STM32_SPI5_HANDLER)
#error "STM32_SPI5_HANDLER not defined"
#endif
/**
 * @brief   SPI5 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI5_HANDLER) {

  OSAL_IRQ_PROLOGUE();

  spi_lld_serve_interrupt(&SPID5);

  OSAL_IRQ_EPILOGUE();
}
#endif /* !defined(STM32_SPI5_SUPPRESS_ISR) */
#endif /* STM32_SPI_USE_SPI5 */

#if STM32_SPI_USE_SPI6 || defined(__DOXYGEN__)
#if !defined(STM32_SPI6_SUPPRESS_ISR)
#if !defined(STM32_SPI6_HANDLER)
#error "STM32_SPI6_HANDLER not defined"
#endif
/**
 * @brief   SPI6 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI6_HANDLER) {

  OSAL_IRQ_PROLOGUE();

  spi_lld_serve_interrupt(&SPID6);

  OSAL_IRQ_EPILOGUE();
}
#endif /* !defined(STM32_SPI6_SUPPRESS_ISR) */
#endif /* STM32_SPI_USE_SPI6 */

/*===========================================================================*/
/* Driver exported functions.                                                */
/*===========================================================================*/

/**
 * @brief   Low level SPI driver initialization.
 *
 * @notapi
 */
void spi_lld_init(void) {

#if STM32_SPI_USE_SPI1
  spiObjectInit(&SPID1);
  SPID1.spi    = SPI1;
  SPID1.dmarx  = NULL;
  SPID1.dmatx  = NULL;
  SPID1.dreqrx = STM32_DMA3_REQ_SPI1_RX;
  SPID1.dreqtx = STM32_DMA3_REQ_SPI1_TX;
  SPID1.dprio  = STM32_SPI_SPI1_DMA_PRIORITY;
  SPID1.dbuf   = &__dma3_spi1;
#if !defined(STM32_SPI1_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI1_NUMBER, STM32_SPI_SPI1_IRQ_PRIORITY);
#endif
#endif

#if STM32_SPI_USE_SPI2
  spiObjectInit(&SPID2);
  SPID2.spi    = SPI2;
  SPID2.dmarx  = NULL;
  SPID2.dmatx  = NULL;
  SPID2.dreqrx = STM32_DMA3_REQ_SPI2_RX;
  SPID2.dreqtx = STM32_DMA3_REQ_SPI2_TX;
  SPID2.dprio  = STM32_SPI_SPI2_DMA_PRIORITY;
  SPID2.dbuf   = &__dma3_spi2;
#if !defined(STM32_SPI2_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI2_NUMBER, STM32_SPI_SPI2_IRQ_PRIORITY);
#endif
#endif

#if STM32_SPI_USE_SPI3
  spiObjectInit(&SPID3);
  SPID3.spi    = SPI3;
  SPID3.dmarx  = NULL;
  SPID3.dmatx  = NULL;
  SPID3.dreqrx = STM32_DMA3_REQ_SPI3_RX;
  SPID3.dreqtx = STM32_DMA3_REQ_SPI3_TX;
  SPID3.dprio  = STM32_SPI_SPI3_DMA_PRIORITY;
  SPID3.dbuf   = &__dma3_spi3;
#if !defined(STM32_SPI3_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI3_NUMBER, STM32_SPI_SPI3_IRQ_PRIORITY);
#endif
#endif

#if STM32_SPI_USE_SPI4
  spiObjectInit(&SPID4);
  SPID4.spi    = SPI4;
  SPID4.dmarx  = NULL;
  SPID4.dmatx  = NULL;
  SPID4.dreqrx = STM32_DMA3_REQ_SPI4_RX;
  SPID4.dreqtx = STM32_DMA3_REQ_SPI4_TX;
  SPID4.dprio  = STM32_SPI_SPI4_DMA_PRIORITY;
  SPID4.dbuf   = &__dma3_spi4;
#if !defined(STM32_SPI4_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI4_NUMBER, STM32_SPI_SPI4_IRQ_PRIORITY);
#endif
#endif

#if STM32_SPI_USE_SPI5
  spiObjectInit(&SPID5);
  SPID5.spi    = SPI5;
  SPID5.dmarx  = NULL;
  SPID5.dmatx  = NULL;
  SPID5.dreqrx = STM32_DMA3_REQ_SPI5_RX;
  SPID5.dreqtx = STM32_DMA3_REQ_SPI5_TX;
  SPID5.dprio  = STM32_SPI_SPI5_DMA_PRIORITY;
  SPID5.dbuf   = &__dma3_spi5;
#if !defined(STM32_SPI5_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI5_NUMBER, STM32_SPI_SPI5_IRQ_PRIORITY);
#endif
#endif

#if STM32_SPI_USE_SPI6
  spiObjectInit(&SPID6);
  SPID6.spi    = SPI6;
  SPID6.dmarx  = NULL;
  SPID6.dmatx  = NULL;
  SPID6.dreqrx = STM32_DMA3_REQ_SPI6_RX;
  SPID6.dreqtx = STM32_DMA3_REQ_SPI6_TX;
  SPID6.dprio  = STM32_SPI_SPI6_DMA_PRIORITY;
  SPID6.dbuf   = &__dma3_spi6;
#if !defined(STM32_SPI6_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI6_NUMBER, STM32_SPI_SPI6_IRQ_PRIORITY);
#endif
#endif
}

/**
 * @brief   Configures and activates the SPI peripheral.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 * @return              The operation status.
 *
 * @notapi
 */
msg_t spi_lld_start(SPIDriver *spip) {
  uint32_t dsize;
  msg_t msg;

  /* Resetting TX pattern source, clearing RX sink.*/
  spip->dbuf->rxsink   = 0U;
  spip->dbuf->txsource = (uint32_t)STM32_SPI_FILLER_PATTERN;

  /* Configured frame size.*/
  dsize = (spip->config->cfg1 & SPI_CFG1_DSIZE_MASK) + 1U;

  /* If in stopped state then enables the SPI and GPDMA clocks.*/
  if (spip->state == SPI_STOP) {
    if (false) {
    }

#if STM32_SPI_USE_SPI1
    else if (&SPID1 == spip) {
      msg = spi_lld_get_dma(spip,
                            STM32_SPI_SPI1_RX_DMA3_CHANNEL,
                            STM32_SPI_SPI1_TX_DMA3_CHANNEL,
                            STM32_SPI_SPI1_IRQ_PRIORITY);
      if (msg != HAL_RET_SUCCESS) {
        return msg;
      }

      rccEnableSPI1(true);
      rccResetSPI1();

#if STM32_SPI1_FULL_FEATURE == FALSE
      osalDbgAssert((dsize == 8U) || (dsize ==16U), "invalid frame size");
#endif
    }
#endif

#if STM32_SPI_USE_SPI2
    else if (&SPID2 == spip) {
      msg = spi_lld_get_dma(spip,
                            STM32_SPI_SPI2_RX_DMA3_CHANNEL,
                            STM32_SPI_SPI2_TX_DMA3_CHANNEL,
                            STM32_SPI_SPI2_IRQ_PRIORITY);
      if (msg != HAL_RET_SUCCESS) {
        return msg;
      }

      rccEnableSPI2(true);
      rccResetSPI2();

#if STM32_SPI2_FULL_FEATURE == FALSE
      osalDbgAssert((dsize == 8U) || (dsize ==16U), "invalid frame size");
#endif
}
#endif

#if STM32_SPI_USE_SPI3
    else if (&SPID3 == spip) {
      msg = spi_lld_get_dma(spip,
                            STM32_SPI_SPI3_RX_DMA3_CHANNEL,
                            STM32_SPI_SPI3_TX_DMA3_CHANNEL,
                            STM32_SPI_SPI3_IRQ_PRIORITY);
      if (msg != HAL_RET_SUCCESS) {
        return msg;
      }

      rccEnableSPI3(true);
      rccResetSPI3();

#if STM32_SPI3_FULL_FEATURE == FALSE
      osalDbgAssert((dsize == 8U) || (dsize ==16U), "invalid frame size");
#endif
    }
#endif

#if STM32_SPI_USE_SPI4
    else if (&SPID4 == spip) {
      msg = spi_lld_get_dma(spip,
                            STM32_SPI_SPI4_RX_DMA3_CHANNEL,
                            STM32_SPI_SPI4_TX_DMA3_CHANNEL,
                            STM32_SPI_SPI4_IRQ_PRIORITY);
      if (msg != HAL_RET_SUCCESS) {
        return msg;
      }

      rccEnableSPI4(true);
      rccResetSPI4();

#if STM32_SPI4_FULL_FEATURE == FALSE
      osalDbgAssert((dsize == 8U) || (dsize ==16U), "invalid frame size");
#endif
    }
#endif

#if STM32_SPI_USE_SPI5
    else if (&SPID5 == spip) {
      msg = spi_lld_get_dma(spip,
                            STM32_SPI_SPI5_RX_DMA3_CHANNEL,
                            STM32_SPI_SPI5_TX_DMA3_CHANNEL,
                            STM32_SPI_SPI5_IRQ_PRIORITY);
      if (msg != HAL_RET_SUCCESS) {
        return msg;
      }

      rccEnableSPI5(true);
      rccResetSPI5();

#if STM32_SPI5_FULL_FEATURE == FALSE
      osalDbgAssert((dsize == 8U) || (dsize ==16U), "invalid frame size");
#endif
    }
#endif

#if STM32_SPI_USE_SPI6
    else if (&SPID6 == spip) {
      msg = spi_lld_get_dma(spip,
                            STM32_SPI_SPI6_RX_DMA3_CHANNEL,
                            STM32_SPI_SPI6_TX_DMA3_CHANNEL,
                            STM32_SPI_SPI6_IRQ_PRIORITY);
      if (msg != HAL_RET_SUCCESS) {
        return msg;
      }

      rccEnableSPI6(true);
      rccResetSPI6();

#if STM32_SPI6_FULL_FEATURE == FALSE
      osalDbgAssert((dsize == 8U) || (dsize ==16U), "invalid frame size");
#endif
    }
#endif

    else {
      osalDbgAssert(false, "invalid SPI instance");
    }
  }

  /* GPDMA transfer settings depending on frame size.*/
  spip->dtr1rx = STM32_DMA3_CTR1_DAP_MEM  |
                 STM32_DMA3_CTR1_SAP_PER;
  spip->dtr1tx = STM32_DMA3_CTR1_DAP_PER  |
                 STM32_DMA3_CTR1_SAP_MEM;
  if (dsize <= 8U) {
    /* Frame width is between 4 and 8 bits.*/
    spip->dtr1rx |= STM32_DMA3_CTR1_DDW_BYTE | STM32_DMA3_CTR1_SDW_BYTE;
    spip->dtr1tx |= STM32_DMA3_CTR1_DDW_BYTE | STM32_DMA3_CTR1_SDW_BYTE;
    spip->dnshift = 0U;
  }
  else if (dsize <= 16U) {
    /* Frame width is between 9 and 16 bits.*/
    spip->dtr1rx |= STM32_DMA3_CTR1_DDW_HALF | STM32_DMA3_CTR1_SDW_HALF;
    spip->dtr1tx |= STM32_DMA3_CTR1_DDW_HALF | STM32_DMA3_CTR1_SDW_HALF;
    spip->dnshift = 1U;
  }
  else {
    /* Frame width is between 16 and 32 bits.*/
    spip->dtr1rx |= STM32_DMA3_CTR1_DDW_WORD | STM32_DMA3_CTR1_SDW_WORD;
    spip->dtr1tx |= STM32_DMA3_CTR1_DDW_WORD | STM32_DMA3_CTR1_SDW_WORD;
    spip->dnshift = 2U;
  }

  /* SPI setup and enable.*/
  spi_lld_configure(spip);

  return HAL_RET_SUCCESS;
}

/**
 * @brief   Deactivates the SPI peripheral.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 *
 * @notapi
 */
void spi_lld_stop(SPIDriver *spip) {

  /* If in ready state then disables the SPI clock.*/
  if (spip->state == SPI_READY) {

    /* Just in case this has been called uncleanly.*/
    (void) spi_lld_stop_abort(spip);

    /* Releasing DMA channels.*/
    dma3ChannelFreeI(spip->dmarx);
    dma3ChannelFreeI(spip->dmatx);

    /* Clock shutdown.*/
    if (false) {
    }

#if STM32_SPI_USE_SPI1
    else if (&SPID1 == spip) {
      rccDisableSPI1();
    }
#endif

#if STM32_SPI_USE_SPI2
    else if (&SPID2 == spip) {
      rccDisableSPI2();
    }
#endif

#if STM32_SPI_USE_SPI3
    else if (&SPID3 == spip) {
      rccDisableSPI3();
    }
#endif

#if STM32_SPI_USE_SPI4
    else if (&SPID4 == spip) {
      rccDisableSPI4();
    }
#endif

#if STM32_SPI_USE_SPI5
    else if (&SPID5 == spip) {
      rccDisableSPI5();
    }
#endif

#if STM32_SPI_USE_SPI6
    else if (&SPID6 == spip) {
      rccDisableSPI6();
    }
#endif

    else {
      osalDbgAssert(false, "invalid SPI instance");
    }
  }
}

#if (SPI_SELECT_MODE == SPI_SELECT_MODE_LLD) || defined(__DOXYGEN__)
/**
 * @brief   Asserts the slave select signal and prepares for transfers.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 *
 * @notapi
 */
void spi_lld_select(SPIDriver *spip) {

  /* No implementation on STM32.*/
}

/**
 * @brief   Deasserts the slave select signal.
 * @details The previously selected peripheral is unselected.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 *
 * @notapi
 */
void spi_lld_unselect(SPIDriver *spip) {

  /* No implementation on STM32.*/
}
#endif

/**
 * @brief   Ignores data on the SPI bus.
 * @details This asynchronous function starts the transmission of a series of
 *          idle words on the SPI bus and ignores the received data.
 * @post    At the end of the operation the configured callback is invoked.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 * @param[in] n         number of words to be ignored
 * @return              The operation status.
 *
 * @notapi
 */
msg_t spi_lld_ignore(SPIDriver *spip, size_t n) {
  uint32_t crrx, llrrx, llrtx;

  osalDbgAssert((n << spip->dnshift) <= STM32_DMA3_MAX_TRANSFER,
                "unsupported GPDMA transfer size");
  osalDbgAssert((spip->spi->SR & SPI_SR_RXPLVL_Msk) == 0U, "RX FIFO not empty");

#if SPI_SUPPORTS_CIRCULAR
  if (spip->config->circular) {
    /* GPDMA CR settings in circular mode.*/
    crrx = SPI_DMA3_CR_COMMON(spip)    |
           STM32_DMA3_CCR_HTIE         |
           STM32_DMA3_CCR_TCIE;

    /* It is a circular operation, using the linking mechanism to reload
       source/destination pointers.*/
    llrrx = STM32_DMA3_CLLR_UDA | (((uint32_t)&spip->dbuf->rxdar) & 0xFFFFU);
    spip->dbuf->rxdar = (uint32_t)&spip->dbuf->rxsink;
    llrtx = STM32_DMA3_CLLR_USA | (((uint32_t)&spip->dbuf->txsar) & 0xFFFFU);
    spip->dbuf->txsar = (uint32_t)&spip->dbuf->txsource;
  }
  else
#endif
  {
    /* GPDMA CR settings in linear mode.*/
    crrx = SPI_DMA3_CR_COMMON(spip)    |
           STM32_DMA3_CCR_TCIE;

    /* No linking required.*/
    llrrx = 0U;
    llrtx = 0U;
  }

  /* Setting up RX DMA channel.*/
  dma3ChannelSetSource(spip->dmarx, &spip->spi->RXDR);
  dma3ChannelSetDestination(spip->dmarx, &spip->dbuf->rxsink);
  dma3ChannelSetTransactionSize(spip->dmarx, n << spip->dnshift);
  dma3ChannelSetMode(spip->dmarx,
                      crrx,
                      (spip->config->dtr1rx                         |
                       spip->dtr1rx),
                      (spip->config->dtr2rx                         |
                       STM32_DMA3_CTR2_REQSEL(spip->dreqrx)),
                      llrrx);
  dma3ChannelEnable(spip->dmarx);

  /* Setting up TX DMA channel.*/
  dma3ChannelSetSource(spip->dmatx, &spip->dbuf->txsource);
  dma3ChannelSetDestination(spip->dmatx, &spip->spi->TXDR);
  dma3ChannelSetTransactionSize(spip->dmatx, n << spip->dnshift);
  dma3ChannelSetMode(spip->dmatx,
                      SPI_DMA3_CR_COMMON(spip),
                      (spip->config->dtr1tx |
                       spip->dtr1tx),
                      (spip->config->dtr2tx |
                       STM32_DMA3_CTR2_REQSEL(spip->dreqtx) |
                       STM32_DMA3_CTR2_DREQ),
                      llrtx);
  dma3ChannelEnable(spip->dmatx);

  spi_lld_resume(spip);

  return HAL_RET_SUCCESS;
}

/**
 * @brief   Exchanges data on the SPI bus.
 * @details This asynchronous function starts a simultaneous transmit/receive
 *          operation.
 * @post    At the end of the operation the configured callback is invoked.
 * @note    The buffers are organized as uint8_t arrays for data sizes below or
 *          equal to 8 bits else it is organized as uint16_t arrays.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 * @param[in] n         number of words to be exchanged
 * @param[in] txbuf     the pointer to the transmit buffer
 * @param[out] rxbuf    the pointer to the receive buffer
 * @return              The operation status.
 *
 * @notapi
 */
msg_t spi_lld_exchange(SPIDriver *spip, size_t n,
                       const void *txbuf, void *rxbuf) {
  uint32_t crrx, llrrx, llrtx;

  osalDbgAssert((n << spip->dnshift) <= STM32_DMA3_MAX_TRANSFER,
                "unsupported GPDMA transfer size");
  osalDbgAssert((spip->spi->SR & SPI_SR_RXPLVL_Msk) == 0U, "RX FIFO not empty");

#if SPI_SUPPORTS_CIRCULAR
  if (spip->config->circular) {
    /* GPDMA CR settings in circular mode.*/
    crrx = SPI_DMA3_CR_COMMON(spip)    |
           STM32_DMA3_CCR_HTIE         |
           STM32_DMA3_CCR_TCIE;

    /* It is a circular operation, using the linking mechanism to reload
       source/destination pointers.*/
    llrrx = STM32_DMA3_CLLR_UDA | (((uint32_t)&spip->dbuf->rxdar) & 0xFFFFU);
    spip->dbuf->rxdar = (uint32_t)rxbuf;
    llrtx = STM32_DMA3_CLLR_USA | (((uint32_t)&spip->dbuf->txsar) & 0xFFFFU);
    spip->dbuf->txsar = (uint32_t)txbuf;
  }
  else
#endif
  {
    /* GPDMA CR settings in linear mode.*/
    crrx = SPI_DMA3_CR_COMMON(spip)    |
           STM32_DMA3_CCR_TCIE;

    /* No linking required.*/
    llrrx = 0U;
    llrtx = 0U;
  }

  /* Setting up RX DMA channel.*/
  dma3ChannelSetSource(spip->dmarx, &spip->spi->RXDR);
  dma3ChannelSetDestination(spip->dmarx, rxbuf);
  dma3ChannelSetTransactionSize(spip->dmarx, n << spip->dnshift);
  dma3ChannelSetMode(spip->dmarx,
                      crrx,
                      (spip->config->dtr1rx |
                       spip->dtr1rx |
                       STM32_DMA3_CTR1_DINC),
                      (spip->config->dtr2rx |
                       STM32_DMA3_CTR2_REQSEL(spip->dreqrx)),
                       llrrx);
  dma3ChannelEnable(spip->dmarx);

  /* Setting up TX DMA channel.*/
  dma3ChannelSetSource(spip->dmatx, txbuf);
  dma3ChannelSetDestination(spip->dmatx, &spip->spi->TXDR);
  dma3ChannelSetTransactionSize(spip->dmatx, n << spip->dnshift);
  dma3ChannelSetMode(spip->dmatx,
                      SPI_DMA3_CR_COMMON(spip),
                      (spip->config->dtr1tx |
                       spip->dtr1tx |
                       STM32_DMA3_CTR1_SINC),
                      (spip->config->dtr2tx |
                       STM32_DMA3_CTR2_REQSEL(spip->dreqtx) |
                       STM32_DMA3_CTR2_DREQ),
                       llrtx);
  dma3ChannelEnable(spip->dmatx);

  spi_lld_resume(spip);

  return HAL_RET_SUCCESS;
}

/**
 * @brief   Sends data over the SPI bus.
 * @details This asynchronous function starts a transmit operation.
 * @post    At the end of the operation the configured callback is invoked.
 * @note    The buffers are organized as uint8_t arrays for data sizes below or
 *          equal to 8 bits else it is organized as uint16_t arrays.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 * @param[in] n         number of words to send
 * @param[in] txbuf     the pointer to the transmit buffer
 * @return              The operation status.
 *
 * @notapi
 */
msg_t spi_lld_send(SPIDriver *spip, size_t n, const void *txbuf) {
  uint32_t crrx, llrrx, llrtx;

  osalDbgAssert((n << spip->dnshift) <= STM32_DMA3_MAX_TRANSFER,
                "unsupported GPDMA transfer size");
  osalDbgAssert((spip->spi->SR & SPI_SR_RXPLVL_Msk) == 0U, "RX FIFO not empty");

#if SPI_SUPPORTS_CIRCULAR
  if (spip->config->circular) {
    /* GPDMA CR settings in circular mode.*/
    crrx = SPI_DMA3_CR_COMMON(spip)    |
           STM32_DMA3_CCR_HTIE         |
           STM32_DMA3_CCR_TCIE;

    /* It is a circular operation, using the linking mechanism to reload
       source/destination pointers.*/
    llrrx = STM32_DMA3_CLLR_UDA | (((uint32_t)&spip->dbuf->rxdar) & 0xFFFFU);
    spip->dbuf->rxdar = (uint32_t)&spip->dbuf->rxsink;
    llrtx = STM32_DMA3_CLLR_USA | (((uint32_t)&spip->dbuf->txsar) & 0xFFFFU);
    spip->dbuf->txsar = (uint32_t)txbuf;
  }
  else
#endif
  {
    /* GPDMA CR settings in linear mode.*/
    crrx = SPI_DMA3_CR_COMMON(spip)    |
           STM32_DMA3_CCR_TCIE;

    /* No linking required.*/
    llrrx = 0U;
    llrtx = 0U;
  }

  /* Setting up RX DMA channel.*/
  dma3ChannelSetSource(spip->dmarx, &spip->spi->RXDR);
  dma3ChannelSetDestination(spip->dmarx, &spip->dbuf->rxsink);
  dma3ChannelSetTransactionSize(spip->dmarx, n << spip->dnshift);
  dma3ChannelSetMode(spip->dmarx,
                      crrx,
                      (spip->config->dtr1rx |
                       spip->dtr1rx),
                      (spip->config->dtr2rx |
                       STM32_DMA3_CTR2_REQSEL(spip->dreqrx)),
                       llrrx);
  dma3ChannelEnable(spip->dmarx);

  /* Setting up TX DMA channel.*/
  dma3ChannelSetSource(spip->dmatx, txbuf);
  dma3ChannelSetDestination(spip->dmatx, &spip->spi->TXDR);
  dma3ChannelSetTransactionSize(spip->dmatx, n << spip->dnshift);
  dma3ChannelSetMode(spip->dmatx,
                      SPI_DMA3_CR_COMMON(spip),
                      (spip->config->dtr1tx |
                       spip->dtr1tx |
                       STM32_DMA3_CTR1_SINC),
                      (spip->config->dtr2tx |
                       STM32_DMA3_CTR2_REQSEL(spip->dreqtx) |
                       STM32_DMA3_CTR2_DREQ),
                       llrtx);
  dma3ChannelEnable(spip->dmatx);

  spi_lld_resume(spip);

  return HAL_RET_SUCCESS;
}

/**
 * @brief   Receives data from the SPI bus.
 * @details This asynchronous function starts a receive operation.
 * @post    At the end of the operation the configured callback is invoked.
 * @note    The buffers are organized as uint8_t arrays for data sizes below or
 *          equal to 8 bits else it is organized as uint16_t arrays.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 * @param[in] n         number of words to receive
 * @param[out] rxbuf    the pointer to the receive buffer
 * @return              The operation status.
 *
 * @notapi
 */
msg_t spi_lld_receive(SPIDriver *spip, size_t n, void *rxbuf) {
  uint32_t crrx, llrrx, llrtx;

  osalDbgAssert((n << spip->dnshift) <= STM32_DMA3_MAX_TRANSFER,
                "unsupported GPDMA transfer size");
  osalDbgAssert((spip->spi->SR & SPI_SR_RXPLVL_Msk) == 0U, "RX FIFO not empty");

#if SPI_SUPPORTS_CIRCULAR
  if (spip->config->circular) {
    /* GPDMA CR settings in circular mode.*/
    crrx = SPI_DMA3_CR_COMMON(spip)    |
           STM32_DMA3_CCR_HTIE         |
           STM32_DMA3_CCR_TCIE;

    /* It is a circular operation, using the linking mechanism to reload
       source/destination pointers.*/
    llrrx = STM32_DMA3_CLLR_UDA | (((uint32_t)&spip->dbuf->rxdar) & 0xFFFFU);
    spip->dbuf->rxdar = (uint32_t)rxbuf;
    llrtx = STM32_DMA3_CLLR_USA | (((uint32_t)&spip->dbuf->txsar) & 0xFFFFU);
    spip->dbuf->txsar = (uint32_t)&spip->dbuf->txsource;
  }
  else
#endif
  {
    /* GPDMA CR settings in linear mode.*/
    crrx = SPI_DMA3_CR_COMMON(spip)    |
           STM32_DMA3_CCR_TCIE;

    /* No linking required.*/
    llrrx = 0U;
    llrtx = 0U;
  }

  /* Setting up RX DMA channel.*/
  dma3ChannelSetSource(spip->dmarx, &spip->spi->RXDR);
  dma3ChannelSetDestination(spip->dmarx, rxbuf);
  dma3ChannelSetTransactionSize(spip->dmarx, n << spip->dnshift);
  dma3ChannelSetMode(spip->dmarx,
                      crrx,
                      (spip->config->dtr1rx |
                       spip->dtr1rx |
                       STM32_DMA3_CTR1_DINC),
                      (spip->config->dtr2rx |
                       STM32_DMA3_CTR2_REQSEL(spip->dreqrx)),
                       llrrx);
  dma3ChannelEnable(spip->dmarx);

  /* Setting up TX DMA channel.*/
  dma3ChannelSetSource(spip->dmatx, &spip->dbuf->txsource);
  dma3ChannelSetDestination(spip->dmatx, &spip->spi->TXDR);
  dma3ChannelSetTransactionSize(spip->dmatx, n << spip->dnshift);
  dma3ChannelSetMode(spip->dmatx,
                      SPI_DMA3_CR_COMMON(spip),
                      (spip->config->dtr1tx |
                       spip->dtr1tx),
                      (spip->config->dtr2tx |
                       STM32_DMA3_CTR2_REQSEL(spip->dreqtx) |
                       STM32_DMA3_CTR2_DREQ),
                       llrtx);
  dma3ChannelEnable(spip->dmatx);

  spi_lld_resume(spip);

  return HAL_RET_SUCCESS;
}

/**
 * @brief   Aborts the ongoing SPI operation, if any.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 * @param[out] sizep    pointer to the counter of frames not yet transferred
 *                      or @p NULL
 * @return              The operation status.
 *
 * @notapi
 */
msg_t spi_lld_stop_transfer(SPIDriver *spip, size_t *sizep) {
  size_t n;

  /* Stopping everything.*/
  n = spi_lld_stop_nicely(spip);

  if (sizep != NULL) {
    *sizep = n;
  }

  return HAL_RET_SUCCESS;
}

/**
 * @brief   Exchanges one frame using a polled wait.
 * @details This synchronous function exchanges one frame using a polled
 *          synchronization method. This function is useful when exchanging
 *          small amount of data on high speed channels, usually in this
 *          situation is much more efficient just wait for completion using
 *          polling than suspending the thread waiting for an interrupt.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 * @param[in] frame     the data frame to send over the SPI bus
 * @return              The received data frame from the SPI bus.
 *
 * @notapi
 */
uint32_t spi_lld_polled_exchange(SPIDriver *spip, uint32_t frame) {
  uint32_t dsize = (spip->spi->CFG1 & SPI_CFG1_DSIZE_Msk) + 1U;
  uint32_t rxframe, cr1, cfg1;

  osalDbgAssert((spip->spi->SR & SPI_SR_RXPLVL_Msk) == 0U, "RX FIFO not empty");

  /* Workaround for apparent "buffering" of DMA requests even while the DMA
     channels are disabled.
     Without this subsequent SPI+DMA operation would fail.*/
  cr1  = spip->spi->CR1;
  cfg1 = spip->spi->CFG1;
  spip->spi->CR1  = cr1 & ~SPI_CR1_SPE;
  spip->spi->CFG1 = cfg1 & ~(SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN);
  spip->spi->CR1  = cr1;

  spi_lld_resume(spip);

  /* Data register must be accessed with the appropriate data size.
     Byte size access (uint8_t *) for transactions that are <= 8-bit etc.*/
  if (dsize <= 8U) {
    /* Frame width is between 4 and 8 bits.*/
    volatile uint8_t *txdrp8 = (volatile uint8_t *)&spip->spi->TXDR;
    volatile uint8_t *rxdrp8 = (volatile uint8_t *)&spip->spi->RXDR;
    *txdrp8 = (uint8_t)frame;
    while ((spip->spi->SR & SPI_SR_RXP) == 0U)
      ;
    rxframe = (uint32_t)*rxdrp8;
  }
  else if (dsize <= 16U) {
    /* Frame width is between 9 and 16 bits.*/
    volatile uint16_t *txdrp16 = (volatile uint16_t *)&spip->spi->TXDR;
    volatile uint16_t *rxdrp16 = (volatile uint16_t *)&spip->spi->RXDR;
    *txdrp16 = (uint16_t)frame;
    while ((spip->spi->SR & SPI_SR_RXP) == 0U)
      ;
    rxframe = (uint32_t)*rxdrp16;
  }
  else {
    /* Frame width is between 16 and 32 bits.*/
    spip->spi->TXDR = frame;
    while ((spip->spi->SR & SPI_SR_RXP) == 0U)
      ;
    rxframe = spip->spi->RXDR;
  }

  spi_lld_suspend(spip);

  spip->spi->CR1  = cr1 & ~SPI_CR1_SPE;
  spip->spi->CFG1 = cfg1;
  spip->spi->CR1  = cr1;
//  spip->spi->CFG1 |= SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
//  spip->spi->CR1 |= SPI_CR1_SPE;

  return rxframe;
}

#endif /* HAL_USE_SPI */

/** @} */
