
<!DOCTYPE html>

<html lang="en">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="generator" content="Docutils 0.19: https://docutils.sourceforge.io/" />

    <title>1. Interdata 16b/32b simulator usage &#8212; Python  documentation</title>
    <link rel="stylesheet" type="text/css" href="_static/pygments.css" />
    <link rel="stylesheet" type="text/css" href="_static/alabaster.css" />
    <script data-url_root="./" id="documentation_options" src="_static/documentation_options.js"></script>
    <script src="_static/jquery.js"></script>
    <script src="_static/underscore.js"></script>
    <script src="_static/_sphinx_javascript_frameworks_compat.js"></script>
    <script src="_static/doctools.js"></script>
    <script src="_static/sphinx_highlight.js"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="next" title="1. H316 simulator usage" href="h316_doc.html" />
    <link rel="prev" title="1. IBM 7090/7094 simulator usage" href="i7094_doc.html" />
   
  <link rel="stylesheet" href="_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <section id="interdata-16b-32b-simulator-usage">
<h1><span class="sectnum">1. </span>Interdata 16b/32b simulator usage<a class="headerlink" href="#interdata-16b-32b-simulator-usage" title="Permalink to this heading">¶</a></h1>
<dl class="field-list simple">
<dt class="field-odd">Date<span class="colon">:</span></dt>
<dd class="field-odd"><p>2022-07-12</p>
</dd>
<dt class="field-even">Revision<span class="colon">:</span></dt>
<dd class="field-even"><p>$Format:%H$</p>
</dd>
<dt class="field-odd">Copyright<span class="colon">:</span></dt>
<dd class="field-odd"><p>See <a class="reference external" href="../LICENSE.txt">LICENSE.txt</a> for terms of use.</p>
</dd>
</dl>
<aside class="topic">
<p class="topic-title"><strong>Copyright notice</strong></p>
<p>The following copyright notice applies to the SIMH source, binary, and documentation:</p>
<p>Permission is hereby granted, free of charge, to any person obtaining a
copy of this software and associated documentation files (the “Software”),
to deal in the Software without restriction, including without limitation
the rights to use, copy, modify, merge, publish, distribute, sublicense,
and/or sell copies of the Software, and to permit persons to whom the
Software is furnished to do so, subject to the following conditions:</p>
<p>The above copyright notice and this permission notice shall be included in
all copies or substantial portions of the Software.</p>
<p>THE SOFTWARE IS PROVIDED “AS IS”, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
THE AUTHORS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.</p>
<p>Except as contained in this notice, the names of The Authors shall not be
used in advertising or otherwise to promote the sale, use or other dealings
in this Software without prior written authorization from the Authors.</p>
</aside>
<nav class="contents local" id="contents">
<ul class="auto-toc simple">
<li><p><a class="reference internal" href="#simulator-files" id="id2"><span class="sectnum">1.1. </span>Simulator files</a></p></li>
<li><p><a class="reference internal" href="#interdata-features" id="id3"><span class="sectnum">1.2. </span>Interdata features</a></p>
<ul class="auto-toc">
<li><p><a class="reference internal" href="#cpu-16b" id="id4"><span class="sectnum">1.2.1. </span>CPU (16b)</a></p></li>
<li><p><a class="reference internal" href="#cpu-32b" id="id5"><span class="sectnum">1.2.2. </span>CPU (32b)</a></p></li>
<li><p><a class="reference internal" href="#selector-channel-selch0-selch1-selch2-selch3" id="id6"><span class="sectnum">1.2.3. </span>Selector channel (<code class="docutils literal notranslate"><span class="pre">SELCH0</span></code>, <code class="docutils literal notranslate"><span class="pre">SELCH1</span></code>, <code class="docutils literal notranslate"><span class="pre">SELCH2</span></code>, <code class="docutils literal notranslate"><span class="pre">SELCH3</span></code>)</a></p></li>
<li><p><a class="reference internal" href="#programmed-i-o-devices" id="id7"><span class="sectnum">1.2.4. </span>Programmed I/O devices</a></p>
<ul class="auto-toc">
<li><p><a class="reference internal" href="#paper-tape-reader-punch-pt" id="id8"><span class="sectnum">1.2.4.1. </span>Paper Tape Reader/Punch (<code class="docutils literal notranslate"><span class="pre">PT</span></code>)</a></p></li>
<li><p><a class="reference internal" href="#console-teletype-interface-tt" id="id9"><span class="sectnum">1.2.4.2. </span>Console, Teletype Interface (<code class="docutils literal notranslate"><span class="pre">TT</span></code>)</a></p></li>
<li><p><a class="reference internal" href="#console-pasla-interface-ttp" id="id10"><span class="sectnum">1.2.4.3. </span>Console, PASLA Interface (<code class="docutils literal notranslate"><span class="pre">TTP</span></code>)</a></p></li>
<li><p><a class="reference internal" href="#line-printer-lpt" id="id11"><span class="sectnum">1.2.4.4. </span>Line Printer (<code class="docutils literal notranslate"><span class="pre">LPT</span></code>)</a></p></li>
<li><p><a class="reference internal" href="#line-frequency-clock-lfc" id="id12"><span class="sectnum">1.2.4.5. </span>Line Frequency Clock (<code class="docutils literal notranslate"><span class="pre">LFC</span></code>)</a></p></li>
<li><p><a class="reference internal" href="#programmable-interval-clock-pic" id="id13"><span class="sectnum">1.2.4.6. </span>Programmable Interval Clock (<code class="docutils literal notranslate"><span class="pre">PIC</span></code>)</a></p></li>
<li><p><a class="reference internal" href="#floppy-disk-controller-fd" id="id14"><span class="sectnum">1.2.4.7. </span>Floppy Disk Controller (<code class="docutils literal notranslate"><span class="pre">FD</span></code>)</a></p></li>
<li><p><a class="reference internal" href="#programmable-asynchronous-line-adapters-pas-pasl" id="id15"><span class="sectnum">1.2.4.8. </span>Programmable Asynchronous Line Adapters (<code class="docutils literal notranslate"><span class="pre">PAS</span></code>, <code class="docutils literal notranslate"><span class="pre">PASL</span></code>)</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#cartridge-disk-controller-dp" id="id16"><span class="sectnum">1.2.5. </span>Cartridge Disk Controller (<code class="docutils literal notranslate"><span class="pre">DP</span></code>)</a></p></li>
<li><p><a class="reference internal" href="#mass-storage-module-intelligent-disk-controller-dm" id="id17"><span class="sectnum">1.2.6. </span>Mass Storage Module/Intelligent Disk Controller (<code class="docutils literal notranslate"><span class="pre">DM</span></code>)</a></p></li>
<li><p><a class="reference internal" href="#magnetic-tape-controller-mt" id="id18"><span class="sectnum">1.2.7. </span>Magnetic Tape Controller (<code class="docutils literal notranslate"><span class="pre">MT</span></code>)</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#symbolic-display-and-input" id="id19"><span class="sectnum">1.3. </span>Symbolic display and input</a></p>
<ul class="auto-toc">
<li><p><a class="reference internal" href="#b-instruction-input" id="id20"><span class="sectnum">1.3.1. </span>16b Instruction Input</a></p></li>
<li><p><a class="reference internal" href="#id1" id="id21"><span class="sectnum">1.3.2. </span>32b Instruction Input</a></p></li>
</ul>
</li>
</ul>
</nav>
<p>This memorandum documents the Interdata 16b and 32b simulators.</p>
<section id="simulator-files">
<h2><span class="sectnum">1.1. </span>Simulator files<a class="headerlink" href="#simulator-files" title="Permalink to this heading">¶</a></h2>
<dl>
<dt><code class="docutils literal notranslate"><span class="pre">sim/</span></code></dt><dd><div class="line-block">
<div class="line"><code class="docutils literal notranslate"><span class="pre">scp.h</span></code></div>
<div class="line"><code class="docutils literal notranslate"><span class="pre">sim_console.h</span></code></div>
<div class="line"><code class="docutils literal notranslate"><span class="pre">sim_defs.h</span></code></div>
<div class="line"><code class="docutils literal notranslate"><span class="pre">sim_fio.h</span></code></div>
<div class="line"><code class="docutils literal notranslate"><span class="pre">sim_rev.h</span></code></div>
<div class="line"><code class="docutils literal notranslate"><span class="pre">sim_sock.h</span></code></div>
<div class="line"><code class="docutils literal notranslate"><span class="pre">sim_tape.h</span></code></div>
<div class="line"><code class="docutils literal notranslate"><span class="pre">sim_timer.h</span></code></div>
<div class="line"><code class="docutils literal notranslate"><span class="pre">sim_tmxr.h</span></code></div>
<div class="line"><code class="docutils literal notranslate"><span class="pre">scp.c</span></code></div>
<div class="line"><code class="docutils literal notranslate"><span class="pre">sim_console.c</span></code></div>
<div class="line"><code class="docutils literal notranslate"><span class="pre">sim_fio.c</span></code></div>
<div class="line"><code class="docutils literal notranslate"><span class="pre">sim_sock.c</span></code></div>
<div class="line"><code class="docutils literal notranslate"><span class="pre">sim_tape.c</span></code></div>
<div class="line"><code class="docutils literal notranslate"><span class="pre">sim_timer.c</span></code></div>
<div class="line"><code class="docutils literal notranslate"><span class="pre">sim_tmxr.c</span></code></div>
</div>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">sim/interdata/</span></code></dt><dd><div class="line-block">
<div class="line"><code class="docutils literal notranslate"><span class="pre">id_defs.h</span></code></div>
<div class="line"><code class="docutils literal notranslate"><span class="pre">id16_cpu.c</span></code>    [<code class="docutils literal notranslate"><span class="pre">id32_cpu.c</span></code>]</div>
<div class="line"><code class="docutils literal notranslate"><span class="pre">id16_dboot.c</span></code>  [<code class="docutils literal notranslate"><span class="pre">id32_dboot.c</span></code>]</div>
<div class="line"><code class="docutils literal notranslate"><span class="pre">id_dp.c</span></code></div>
<div class="line"><code class="docutils literal notranslate"><span class="pre">id_fd.c</span></code></div>
<div class="line"><code class="docutils literal notranslate"><span class="pre">id_fp.c</span></code></div>
<div class="line"><code class="docutils literal notranslate"><span class="pre">id_idc.c</span></code></div>
<div class="line"><code class="docutils literal notranslate"><span class="pre">id_io.c</span></code></div>
<div class="line"><code class="docutils literal notranslate"><span class="pre">id_lp.c</span></code></div>
<div class="line"><code class="docutils literal notranslate"><span class="pre">id_mt.c</span></code></div>
<div class="line"><code class="docutils literal notranslate"><span class="pre">id_pas.c</span></code></div>
<div class="line"><code class="docutils literal notranslate"><span class="pre">id_pt.c</span></code></div>
<div class="line"><code class="docutils literal notranslate"><span class="pre">id_tt.c</span></code></div>
<div class="line"><code class="docutils literal notranslate"><span class="pre">id_ttp.c</span></code></div>
<div class="line"><code class="docutils literal notranslate"><span class="pre">id_uvc.c</span></code></div>
<div class="line"><code class="docutils literal notranslate"><span class="pre">id16_sys.c</span></code> [<code class="docutils literal notranslate"><span class="pre">id32_sys.c</span></code>]</div>
</div>
</dd>
</dl>
</section>
<section id="interdata-features">
<h2><span class="sectnum">1.2. </span>Interdata features<a class="headerlink" href="#interdata-features" title="Permalink to this heading">¶</a></h2>
<p>The Interdata simulator includes simulators for a variety of
16b (I3, I4, I5, 70, 80, 7/16, 8/16, 8/16E) and
32b (7/32, 8/32) models.
This is by no means a complete sampling of all the variations in the Interdata/Perkin-Elmer family.
The 32b family included options for special communications instructions (7/32C, 8/32C),
as well as a later extension for virtual memory (3200 series).</p>
<p>The Interdata simulator is configured as follows:</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Device names</p></th>
<th class="head"><p>Simulates</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">CPU</span> <span class="pre">-</span> <span class="pre">16b</span></code></p></td>
<td><div class="line-block">
<div class="line">Interdata 3, 4, 5, 70, 80, 7/16, or 8/16 CPU with 64KB memory</div>
<div class="line">Interdata 8/16E CPU with 256KB memory</div>
</div>
</td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">CPU</span> <span class="pre">-</span> <span class="pre">32b</span></code></p></td>
<td><div class="line-block">
<div class="line">Interdata 7/32 or 8/32 CPU with 1MB memory;</div>
<div class="line">8/32 supports 2 or 8 register banks</div>
</div>
</td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#selch"><code class="docutils literal notranslate"><span class="pre">SELCH</span></code></a></p></td>
<td><p>Selector channel (1-4)</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#pt"><code class="docutils literal notranslate"><span class="pre">PT</span></code></a></p></td>
<td><p>Paper tape reader/punch</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#tt"><code class="docutils literal notranslate"><span class="pre">TT</span></code></a></p></td>
<td><p>Console terminal, Teletype interface</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#ttp"><code class="docutils literal notranslate"><span class="pre">TTP</span></code></a></p></td>
<td><p>Console terminal, PASLA interface</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#lfc"><code class="docutils literal notranslate"><span class="pre">LFC</span></code></a></p></td>
<td><p>Line frequency clock</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#pic"><code class="docutils literal notranslate"><span class="pre">PIC</span></code></a></p></td>
<td><p>Programmable interval clock</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#lpt"><code class="docutils literal notranslate"><span class="pre">LPT</span></code></a></p></td>
<td><p>Line printer</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#fd"><code class="docutils literal notranslate"><span class="pre">FD</span></code></a></p></td>
<td><p>Floppy disk</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#dp"><code class="docutils literal notranslate"><span class="pre">DP</span></code></a></p></td>
<td><p>2.5MB/10MB cartridge disk with four disk drives</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#dm"><code class="docutils literal notranslate"><span class="pre">DM</span></code></a></p></td>
<td><p>Mass storage module (<code class="docutils literal notranslate"><span class="pre">MSM</span></code>)/intelligent (<code class="docutils literal notranslate"><span class="pre">IDC</span></code>)
disk controller with four disk drives</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">MT</span></code></p></td>
<td><p>Magnetic tape</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">PAS</span></code></p></td>
<td><p>Programmable asynchronous line controller</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">PASL</span></code></p></td>
<td><p>Programmable asynchronous lines, up to 32</p></td>
</tr>
</tbody>
</table>
<p>The Interdata simulator implements two unique stop conditions:</p>
<ul class="simple">
<li><p>Decode of an undefined instruction, and <code class="docutils literal notranslate"><span class="pre">STOP_INST</span></code> is set</p></li>
<li><p>Runaway carriage control tape in the line printer</p></li>
</ul>
<p id="load"><span id="dump"></span>The <code class="docutils literal notranslate"><span class="pre">LOAD</span></code> command is used to load a carriage control tape for the line printer.
The <code class="docutils literal notranslate"><span class="pre">DUMP</span></code> command is used to dump a contiguous portion of memory as a self-loading bootstrap paper tape.
The syntax for the <code class="docutils literal notranslate"><span class="pre">DUMP</span></code> command is:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">DUMP</span> <span class="o">&lt;</span><span class="n">filename</span><span class="o">&gt;</span> <span class="n">lowaddr</span><span class="o">-</span><span class="n">highaddr</span>
</pre></div>
</div>
<p>The low address must be greater than or equal to X’D0’.</p>
<p>Devices are assigned their default device numbers,
as documented in the Interdata literature.
Device numbers can be changed by the command:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">SET</span> <span class="o">&lt;</span><span class="n">device</span><span class="o">&gt;</span> <span class="n">DEVNO</span><span class="o">=</span><span class="n">num</span>
</pre></div>
</div>
<p>Device number conflicts are not checked until simulation starts.
If there is a device number conflict,
simulation stops immediately with an error message.</p>
<p>Selector channel devices are assigned by default to selector channel 0.
Selector channel assignments can be changed by the command:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">SET</span> <span class="o">&lt;</span><span class="n">dev</span><span class="o">&gt;</span> <span class="n">SELCH</span><span class="o">=</span><span class="n">num</span>
</pre></div>
</div>
<p>Selector channel assignments cannot introduce conflicts.</p>
<p>Most devices can be disabled and enabled,
with the commands:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">SET</span> <span class="o">&lt;</span><span class="n">dev</span><span class="o">&gt;</span> <span class="n">DISABLED</span>
<span class="n">SET</span> <span class="o">&lt;</span><span class="n">dev</span><span class="o">&gt;</span> <span class="n">ENABLED</span>
</pre></div>
</div>
<p>All devices are enabled by default.</p>
<section id="cpu-16b">
<h3><span class="sectnum">1.2.1. </span>CPU (16b)<a class="headerlink" href="#cpu-16b" title="Permalink to this heading">¶</a></h3>
<p>The CPU options include memory size and CPU type:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">SET</span> <span class="n">CPU</span> <span class="n">I3</span>          <span class="n">Interdata</span> <span class="mi">3</span>
                    <span class="p">(</span><span class="n">base</span> <span class="n">instruction</span> <span class="nb">set</span><span class="p">)</span>
<span class="n">SET</span> <span class="n">CPU</span> <span class="n">I4</span>          <span class="n">Interdata</span> <span class="mi">4</span>
                    <span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">single</span><span class="o">-</span><span class="n">precision</span> <span class="n">floating</span><span class="o">-</span><span class="n">point</span><span class="p">)</span>
<span class="n">SET</span> <span class="n">CPU</span> <span class="mi">716</span>         <span class="n">Interdata</span> <span class="mi">7</span><span class="o">/</span><span class="mi">16</span>
                    <span class="p">(</span><span class="n">extended</span> <span class="n">instruction</span> <span class="nb">set</span><span class="p">)</span>
                    <span class="p">(</span><span class="n">equivalent</span> <span class="n">to</span> <span class="n">Models</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">70</span><span class="p">,</span> <span class="ow">and</span> <span class="mi">80</span><span class="p">)</span>
<span class="n">SET</span> <span class="n">CPU</span> <span class="mi">816</span>         <span class="n">Interdata</span> <span class="mi">8</span><span class="o">/</span><span class="mi">16</span>
                    <span class="p">(</span><span class="n">extended</span> <span class="o">+</span> <span class="n">double</span><span class="o">-</span><span class="n">precision</span> <span class="n">floating</span><span class="o">-</span><span class="n">point</span><span class="p">)</span>
<span class="n">SET</span> <span class="n">CPU</span> <span class="mi">816</span><span class="n">E</span>        <span class="n">Interdata</span> <span class="mi">8</span><span class="o">/</span><span class="mi">16</span><span class="n">E</span>
                    <span class="p">(</span><span class="n">extended</span> <span class="o">+</span> <span class="n">double</span><span class="o">-</span><span class="n">precision</span> <span class="o">+</span> <span class="n">expanded</span> <span class="n">memory</span><span class="p">)</span>
<span class="n">SET</span> <span class="n">CPU</span> <span class="mi">8</span><span class="n">K</span>          <span class="n">Set</span> <span class="n">memory</span> <span class="n">size</span> <span class="o">=</span> <span class="mi">8</span><span class="n">KB</span>
<span class="n">SET</span> <span class="n">CPU</span> <span class="mi">16</span><span class="n">K</span>         <span class="n">Set</span> <span class="n">memory</span> <span class="n">size</span> <span class="o">=</span> <span class="mi">16</span><span class="n">KB</span>
<span class="n">SET</span> <span class="n">CPU</span> <span class="mi">24</span><span class="n">K</span>         <span class="n">Set</span> <span class="n">memory</span> <span class="n">size</span> <span class="o">=</span> <span class="mi">24</span><span class="n">KB</span>
<span class="n">SET</span> <span class="n">CPU</span> <span class="mi">32</span><span class="n">K</span>         <span class="n">Set</span> <span class="n">memory</span> <span class="n">size</span> <span class="o">=</span> <span class="mi">32</span><span class="n">KB</span>
<span class="n">SET</span> <span class="n">CPU</span> <span class="mi">48</span><span class="n">K</span>         <span class="n">Set</span> <span class="n">memory</span> <span class="n">size</span> <span class="o">=</span> <span class="mi">48</span><span class="n">KB</span>
<span class="n">SET</span> <span class="n">CPU</span> <span class="mi">64</span><span class="n">K</span>         <span class="n">Set</span> <span class="n">memory</span> <span class="n">size</span> <span class="o">=</span> <span class="mi">64</span><span class="n">KB</span>
<span class="n">SET</span> <span class="n">CPU</span> <span class="mi">128</span><span class="n">K</span>        <span class="n">Set</span> <span class="n">memory</span> <span class="n">size</span> <span class="o">=</span> <span class="mi">128</span><span class="n">KB</span> <span class="p">(</span><span class="mi">8</span><span class="o">/</span><span class="mi">16</span><span class="n">E</span> <span class="n">only</span><span class="p">)</span>
<span class="n">SET</span> <span class="n">CPU</span> <span class="mi">256</span><span class="n">K</span>        <span class="n">Set</span> <span class="n">memory</span> <span class="n">size</span> <span class="o">=</span> <span class="mi">256</span><span class="n">KB</span> <span class="p">(</span><span class="mi">8</span><span class="o">/</span><span class="mi">16</span><span class="n">E</span> <span class="n">only</span><span class="p">)</span>
<span class="n">SET</span> <span class="n">CPU</span> <span class="n">CONSINT</span>     <span class="n">Assert</span> <span class="n">console</span> <span class="n">interrupt</span> <span class="p">(</span><span class="mi">7</span><span class="o">/</span><span class="mi">16</span><span class="p">,</span> <span class="mi">8</span><span class="o">/</span><span class="mi">16</span><span class="p">,</span> <span class="ow">and</span> <span class="mi">8</span><span class="o">/</span><span class="mi">16</span><span class="n">E</span> <span class="n">only</span><span class="p">)</span>
</pre></div>
</div>
<p>If memory size is being reduced,
and the memory being truncated contains non-zero data,
the simulator asks for confirmation.
Data in the truncated portion of memory is lost.
Initial memory size is 64KB.</p>
<p>These switches are recognized when examining or depositing in CPU memory:</p>
<table class="docutils align-default">
<tbody>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">-a</span></code></p></td>
<td><p>Examine/deposit ASCII characters</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">-b</span></code></p></td>
<td><p>Examine/deposit bytes</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">-c</span></code></p></td>
<td><p>Examine/deposit packed ASCII characters</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">-f</span></code></p></td>
<td><p>Examine/deposit fullwords</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">-d</span></code></p></td>
<td><p>Data radix is decimal</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">-o</span></code></p></td>
<td><p>Data radix is octal</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">-h</span></code></p></td>
<td><p>Data radix is hexadecimal</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">-m</span></code></p></td>
<td><p>Examine as instruction mnemonics</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">-v</span></code></p></td>
<td><p>Interpret address as virtual</p></td>
</tr>
</tbody>
</table>
<p>Packed characters, halfwords, fullwords, and instructions must be aligned on a halfword (16b) boundary.
If an odd address is specified,
the low-order bit is ignored.</p>
<p>CPU registers include the visible state of the processor as well as the control registers for the interrupt system.</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Size</p></th>
<th class="head"><p>Comments</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">PC</span></code></p></td>
<td><p>16</p></td>
<td><p>Program counter</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">R0</span></code>..<code class="docutils literal notranslate"><span class="pre">R15</span></code></p></td>
<td><p>16</p></td>
<td><p>General registers</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">FR0</span></code>..<code class="docutils literal notranslate"><span class="pre">F14</span></code></p></td>
<td><p>32</p></td>
<td><p>Single-precision floating-point registers</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">D0H</span></code>..<code class="docutils literal notranslate"><span class="pre">D14H</span></code></p></td>
<td><p>32</p></td>
<td><p>Double-precision floating-point registers, high order</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">D0L</span></code>..<code class="docutils literal notranslate"><span class="pre">D14L</span></code></p></td>
<td><p>32</p></td>
<td><p>Double-precision floating-point registers, low order</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">PSW</span></code></p></td>
<td><p>16</p></td>
<td><p>Processor status word</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">CC</span></code></p></td>
<td><p>4</p></td>
<td><p>Condition codes, PSW&lt;12:15&gt;</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SR</span></code></p></td>
<td><p>16</p></td>
<td><p>Switch register</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">DR</span></code></p></td>
<td><p>32</p></td>
<td><p>Display register low 16 bits</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">DRX</span></code></p></td>
<td><p>8</p></td>
<td><p>Display register extension</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">DRMOD</span></code></p></td>
<td><p>1</p></td>
<td><p>Display mode</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">DRPOS</span></code></p></td>
<td><p>2</p></td>
<td><p>Display pointer position</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SRPOS</span></code></p></td>
<td><p>1</p></td>
<td><p>Switch pointer position</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">IRQ[0:3]</span></code></p></td>
<td><p>32</p></td>
<td><p>Interrupt requests</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">IEN[0:3]</span></code></p></td>
<td><p>32</p></td>
<td><p>Interrupt enables</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">STOP_INST</span></code></p></td>
<td><p>1</p></td>
<td><p>Stop on undefined instruction</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">STOP_WAIT</span></code></p></td>
<td><p>1</p></td>
<td><p>Stop if wait state and no I/O events pending</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">PCQ[0:63]</span></code></p></td>
<td><p>16</p></td>
<td><p>PC prior to last branch or interrupt; most recent PC change first</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">WRU</span></code></p></td>
<td><p>8</p></td>
<td><p>Interrupt character</p></td>
</tr>
</tbody>
</table>
<p>The CPU detects when the simulator is idle.
When idle,
the simulator does not use any resources on the host system.
Idle detection is controlled by the <code class="docutils literal notranslate"><span class="pre">SET</span> <span class="pre">IDLE</span></code> and <code class="docutils literal notranslate"><span class="pre">SET</span> <span class="pre">NOIDLE</span></code> commands:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">SET</span> <span class="n">CPU</span> <span class="n">IDLE</span>          <span class="n">Enable</span> <span class="n">idle</span> <span class="n">detection</span>
<span class="n">SET</span> <span class="n">CPU</span> <span class="n">NOIDLE</span>        <span class="n">Disable</span> <span class="n">idle</span> <span class="n">detection</span>
</pre></div>
</div>
<p>Idle detection is disabled by default.
The CPU is considered idle if the <code class="docutils literal notranslate"><span class="pre">WAIT</span> <span class="pre">STATE</span></code> flag is set in the PSW.</p>
<p>The CPU can maintain a history of the most recently executed instructions.
This is controlled by the <code class="docutils literal notranslate"><span class="pre">SET</span> <span class="pre">CPU</span> <span class="pre">HISTORY</span></code> and <code class="docutils literal notranslate"><span class="pre">SHOW</span> <span class="pre">CPU</span> <span class="pre">HISTORY</span></code> commands:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">SET</span> <span class="n">CPU</span> <span class="n">HISTORY</span>       <span class="n">Clear</span> <span class="n">history</span> <span class="n">buffer</span>
<span class="n">SET</span> <span class="n">CPU</span> <span class="n">HISTORY</span><span class="o">=</span><span class="mi">0</span>     <span class="n">Disable</span> <span class="n">history</span>
<span class="n">SET</span> <span class="n">CPU</span> <span class="n">HISTORY</span><span class="o">=</span><span class="n">n</span>     <span class="n">Enable</span> <span class="n">history</span><span class="p">,</span> <span class="n">length</span> <span class="o">=</span> <span class="n">n</span>
<span class="n">SHOW</span> <span class="n">CPU</span> <span class="n">HISTORY</span>      <span class="n">Print</span> <span class="n">CPU</span> <span class="n">history</span>
<span class="n">SHOW</span> <span class="n">CPU</span> <span class="n">HISTORY</span><span class="o">=</span><span class="n">n</span>    <span class="n">Print</span> <span class="n">first</span> <span class="n">n</span> <span class="n">entries</span> <span class="n">of</span> <span class="n">CPU</span> <span class="n">history</span>
</pre></div>
</div>
<p>The maximum length for the history is 65536 entries.</p>
</section>
<section id="cpu-32b">
<h3><span class="sectnum">1.2.2. </span>CPU (32b)<a class="headerlink" href="#cpu-32b" title="Permalink to this heading">¶</a></h3>
<p>The CPU options include memory size and CPU type:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">SET</span> <span class="n">CPU</span> <span class="mi">732</span>           <span class="n">Interdata</span> <span class="mi">7</span><span class="o">/</span><span class="mi">32</span><span class="p">,</span>
                      <span class="n">single</span><span class="o">-</span><span class="n">precision</span> <span class="n">floating</span><span class="o">-</span><span class="n">point</span>
<span class="n">SET</span> <span class="n">CPU</span> <span class="n">DPFP</span>          <span class="n">Interdata</span> <span class="mi">7</span><span class="o">/</span><span class="mi">32</span><span class="p">,</span>
                      <span class="n">double</span><span class="o">-</span><span class="n">precision</span> <span class="n">floating</span><span class="o">-</span><span class="n">point</span>
<span class="n">SET</span> <span class="n">CPU</span> <span class="mi">832</span>           <span class="n">Interdata</span> <span class="mi">8</span><span class="o">/</span><span class="mi">32</span>
                      <span class="p">(</span><span class="n">double</span><span class="o">-</span><span class="n">precision</span> <span class="n">floating</span><span class="o">-</span><span class="n">point</span><span class="p">,</span>
                      <span class="mi">8</span> <span class="n">general</span> <span class="n">register</span> <span class="n">sets</span><span class="p">)</span>
<span class="n">SET</span> <span class="n">CPU</span> <span class="mi">2</span><span class="n">RS</span>           <span class="n">Interdata</span> <span class="mi">8</span><span class="o">/</span><span class="mi">32</span>
                      <span class="p">(</span><span class="n">double</span><span class="o">-</span><span class="n">precision</span> <span class="n">floating</span><span class="o">-</span><span class="n">point</span><span class="p">,</span>
                      <span class="mi">2</span> <span class="n">general</span> <span class="n">register</span> <span class="n">sets</span><span class="p">)</span>
<span class="n">SET</span> <span class="n">CPU</span> <span class="mi">64</span><span class="n">K</span>           <span class="n">Set</span> <span class="n">memory</span> <span class="n">size</span> <span class="o">=</span> <span class="mi">64</span><span class="n">KB</span>
<span class="n">SET</span> <span class="n">CPU</span> <span class="mi">128</span><span class="n">K</span>          <span class="n">Set</span> <span class="n">memory</span> <span class="n">size</span> <span class="o">=</span> <span class="mi">128</span><span class="n">KB</span>
<span class="n">SET</span> <span class="n">CPU</span> <span class="mi">256</span><span class="n">K</span>          <span class="n">Set</span> <span class="n">memory</span> <span class="n">size</span> <span class="o">=</span> <span class="mi">256</span><span class="n">KB</span>
<span class="n">SET</span> <span class="n">CPU</span> <span class="mi">512</span><span class="n">K</span>          <span class="n">Set</span> <span class="n">memory</span> <span class="n">size</span> <span class="o">=</span> <span class="mi">512</span><span class="n">KB</span>
<span class="n">SET</span> <span class="n">CPU</span> <span class="mi">1</span><span class="n">M</span>            <span class="n">Set</span> <span class="n">memory</span> <span class="n">size</span> <span class="o">=</span> <span class="mi">1024</span><span class="n">KB</span>
<span class="n">SET</span> <span class="n">CPU</span> <span class="n">CONSINT</span>       <span class="n">Assert</span> <span class="n">console</span> <span class="n">interrupt</span>
</pre></div>
</div>
<p>If memory size is being reduced,
and the memory being truncated contains non-zero data,
the simulator asks for confirmation.
Data in the truncated portion of memory is lost.
Initial memory size is 1024KB.</p>
<p>These switches are recognized when examining or depositing in CPU memory:</p>
<table class="docutils align-default">
<tbody>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">-a</span></code></p></td>
<td><p>Examine/deposit ASCII characters</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">-b</span></code></p></td>
<td><p>Examine/deposit bytes</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">-c</span></code></p></td>
<td><p>Examine/deposit packed ASCII characters</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">-w</span></code></p></td>
<td><p>Examine/deposit halfwords</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">-d</span></code></p></td>
<td><p>Data radix is decimal</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">-o</span></code></p></td>
<td><p>Data radix is octal</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">-h</span></code></p></td>
<td><p>Data radix is hexadecimal</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">-m</span></code></p></td>
<td><p>Examine as instruction mnemonics</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">-v</span></code></p></td>
<td><p>Interpret address as virtual</p></td>
</tr>
</tbody>
</table>
<p>Packed characters, halfwords, fullwords, and instructions must be aligned on a halfword (16b) boundary.
If an odd address is specified,
the low-order bit is ignored.</p>
<p>CPU registers include the visible state of the processor as well as the control registers for the interrupt system.</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Size</p></th>
<th class="head"><p>Comments</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">PC</span></code></p></td>
<td><p>20</p></td>
<td><p>Program counter</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">R0</span></code>..<code class="docutils literal notranslate"><span class="pre">R15</span></code></p></td>
<td><p>32</p></td>
<td><p>Active general register set</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">GREG[32]</span></code></p></td>
<td><p>32</p></td>
<td><p>General register sets, 16 × 2</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">FR0</span></code>..<code class="docutils literal notranslate"><span class="pre">FR14</span></code></p></td>
<td><p>32</p></td>
<td><p>Single-precision floating-point registers</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">D0H</span></code>..<code class="docutils literal notranslate"><span class="pre">D14H</span></code></p></td>
<td><p>32</p></td>
<td><p>Double-precision floating-point registers, high order</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">D0L</span></code>..<code class="docutils literal notranslate"><span class="pre">D14L</span></code></p></td>
<td><p>32</p></td>
<td><p>Double-precision floating-point registers, low order</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">PSW</span></code></p></td>
<td><p>16</p></td>
<td><p>Processor status word</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">CC</span></code></p></td>
<td><p>4</p></td>
<td><p>Condition codes, <code class="docutils literal notranslate"><span class="pre">PSW&lt;12:15&gt;</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SR</span></code></p></td>
<td><p>16</p></td>
<td><p>Switch register</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">DR</span></code></p></td>
<td><p>32</p></td>
<td><p>Display register low 16 bits</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">DRX</span></code></p></td>
<td><p>8</p></td>
<td><p>Display register extension (x/16 only)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">DRMOD</span></code></p></td>
<td><p>1</p></td>
<td><p>Display mode</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">DRPOS</span></code></p></td>
<td><p>2</p></td>
<td><p>Display pointer position</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SRPOS</span></code></p></td>
<td><p>1</p></td>
<td><p>Switch pointer position</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">MACREG[0:15]</span></code></p></td>
<td><p>32</p></td>
<td><p>Memory access controller segment registers</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">MACSTA</span></code></p></td>
<td><p>5</p></td>
<td><p>Memory access controller interrupt status</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">IRQ[0:3]</span></code></p></td>
<td><p>32</p></td>
<td><p>Interrupt requests</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">IEN[0:3]</span></code></p></td>
<td><p>32</p></td>
<td><p>Interrupt enables</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">STOP_INST</span></code></p></td>
<td><p>1</p></td>
<td><p>Stop on undefined instruction</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">STOP_WAIT</span></code></p></td>
<td><p>1</p></td>
<td><p>Stop if wait state and no I/O events pending</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">PCQ[0:63]</span></code></p></td>
<td><p>20</p></td>
<td><p>PC prior to last branch or interrupt; most recent PC change first</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">WRU</span></code></p></td>
<td><p>8</p></td>
<td><p>Interrupt character</p></td>
</tr>
</tbody>
</table>
<p>The CPU detects when the simulator is idle.
When idle,
the simulator does not use any resources on the host system.
Idle detection is controlled by the <code class="docutils literal notranslate"><span class="pre">SET</span> <span class="pre">IDLE</span></code> and <code class="docutils literal notranslate"><span class="pre">SET</span> <span class="pre">NOIDLE</span></code> commands:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">SET</span> <span class="n">CPU</span> <span class="n">IDLE</span>          <span class="n">Enable</span> <span class="n">idle</span> <span class="n">detection</span>
<span class="n">SET</span> <span class="n">CPU</span> <span class="n">NOIDLE</span>        <span class="n">Disable</span> <span class="n">idle</span> <span class="n">detection</span>
</pre></div>
</div>
<p>Idle detection is disabled by default.
The CPU is considered idle if the <code class="docutils literal notranslate"><span class="pre">WAIT</span> <span class="pre">STATE</span></code> flag is set in the <code class="docutils literal notranslate"><span class="pre">PSW</span></code>.</p>
<p>The CPU can maintain a history of the most recently executed instructions.
This is controlled by the <code class="docutils literal notranslate"><span class="pre">SET</span> <span class="pre">CPU</span> <span class="pre">HISTORY</span></code> and <code class="docutils literal notranslate"><span class="pre">SHOW</span> <span class="pre">CPU</span> <span class="pre">HISTORY</span></code> commands:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">SET</span> <span class="n">CPU</span> <span class="n">HISTORY</span>       <span class="n">Clear</span> <span class="n">history</span> <span class="n">buffer</span>
<span class="n">SET</span> <span class="n">CPU</span> <span class="n">HISTORY</span><span class="o">=</span><span class="mi">0</span>     <span class="n">Disable</span> <span class="n">history</span>
<span class="n">SET</span> <span class="n">CPU</span> <span class="n">HISTORY</span><span class="o">=</span><span class="n">n</span>     <span class="n">Enable</span> <span class="n">history</span><span class="p">,</span> <span class="n">length</span> <span class="o">=</span> <span class="n">n</span>
<span class="n">SHOW</span> <span class="n">CPU</span> <span class="n">HISTORY</span>      <span class="n">Print</span> <span class="n">CPU</span> <span class="n">history</span>
<span class="n">SHOW</span> <span class="n">CPU</span> <span class="n">HISTORY</span><span class="o">=</span><span class="n">n</span>    <span class="n">Print</span> <span class="n">first</span> <span class="n">n</span> <span class="n">entries</span> <span class="n">of</span> <span class="n">CPU</span> <span class="n">history</span>
</pre></div>
</div>
<p>The maximum length for the history is 65536 entries.</p>
<span class="target" id="selector-channel"></span></section>
<section id="selector-channel-selch0-selch1-selch2-selch3">
<span id="selch3"></span><span id="selch2"></span><span id="selch1"></span><span id="selch0"></span><span id="selch"></span><h3><span class="sectnum">1.2.3. </span>Selector channel (<code class="docutils literal notranslate"><span class="pre">SELCH0</span></code>, <code class="docutils literal notranslate"><span class="pre">SELCH1</span></code>, <code class="docutils literal notranslate"><span class="pre">SELCH2</span></code>, <code class="docutils literal notranslate"><span class="pre">SELCH3</span></code>)<a class="headerlink" href="#selector-channel-selch0-selch1-selch2-selch3" title="Permalink to this heading">¶</a></h3>
<p>An Interdata system can have 1 to 4 selector channels
(<code class="docutils literal notranslate"><span class="pre">SELCH0</span></code>, <code class="docutils literal notranslate"><span class="pre">SELCH1</span></code>, <code class="docutils literal notranslate"><span class="pre">SELCH2</span></code>, <code class="docutils literal notranslate"><span class="pre">SELCH3</span></code>).
The default number of channels is 2.
The number of channels can be changed with the command:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">SET</span> <span class="n">SELCH</span> <span class="n">CHANNELS</span><span class="o">=</span><span class="n">num</span>
</pre></div>
</div>
<p>All the state for a selector channel can be displayed with the command:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">SHOW</span> <span class="n">SELCH</span> <span class="n">num</span>
</pre></div>
</div>
<p>The selector channels implement these registers:</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Size</p></th>
<th class="head"><p>Comments</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SA[0:3]</span></code></p></td>
<td><p>20</p></td>
<td><p>Start address, channels 0 to 3</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">EA[0:3]</span></code></p></td>
<td><p>20</p></td>
<td><p>End address, channels 0 to 3</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">CMD[0:3]</span></code></p></td>
<td><p>8</p></td>
<td><p>Command, channels 0 to 3</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">DEV[0:3]</span></code></p></td>
<td><p>8</p></td>
<td><p>Active device, channels 0 to 3</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">RDP[0:3]</span></code></p></td>
<td><p>2</p></td>
<td><p>Read byte pointer, channels 0 to 3</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">WDC[0:3]</span></code></p></td>
<td><p>3</p></td>
<td><p>Write data counter, channels 0 to 3</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">IREQ</span></code></p></td>
<td><p>4</p></td>
<td><p>Interrupt requests; right-to-left, channels 0 to 3</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">IENB</span></code></p></td>
<td><p>4</p></td>
<td><p>Interrupt enables; right-to-left, channels 0 to 3</p></td>
</tr>
</tbody>
</table>
</section>
<section id="programmed-i-o-devices">
<h3><span class="sectnum">1.2.4. </span>Programmed I/O devices<a class="headerlink" href="#programmed-i-o-devices" title="Permalink to this heading">¶</a></h3>
<span class="target" id="paper-tape-reader-punch"></span><section id="paper-tape-reader-punch-pt">
<span id="pt"></span><h4><span class="sectnum">1.2.4.1. </span>Paper Tape Reader/Punch (<code class="docutils literal notranslate"><span class="pre">PT</span></code>)<a class="headerlink" href="#paper-tape-reader-punch-pt" title="Permalink to this heading">¶</a></h4>
<p>The paper tape reader and punch (<code class="docutils literal notranslate"><span class="pre">PT</span></code> units 0 and 1) read data from or write data to disk files.
The <code class="docutils literal notranslate"><span class="pre">RPOS</span></code> and <code class="docutils literal notranslate"><span class="pre">PPOS</span></code> registers specify the number of the next data item to be read and written,
respectively.
Thus, by changing <code class="docutils literal notranslate"><span class="pre">RPOS</span></code> or <code class="docutils literal notranslate"><span class="pre">PPOS</span></code>,
the user can backspace or advance these devices.</p>
<p>The paper tape reader supports the <code class="docutils literal notranslate"><span class="pre">BOOT</span></code> command.
<code class="docutils literal notranslate"><span class="pre">BOOT</span> <span class="pre">PTR</span></code> copies the so-called ‘50 loader’ into memory and starts it running.</p>
<p>The paper tape controller implements these registers:</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Size</p></th>
<th class="head"><p>Comments</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">RBUF</span></code></p></td>
<td><p>8</p></td>
<td><p>Reader buffer</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">RPOS</span></code></p></td>
<td><p>32</p></td>
<td><p>Reader position in the input file</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">RTIME</span></code></p></td>
<td><p>24</p></td>
<td><p>Time from reader start to interrupt</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">RSTOP_IOE</span></code></p></td>
<td><p>1</p></td>
<td><p>Reader stop on I/O error</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">PBUF</span></code></p></td>
<td><p>8</p></td>
<td><p>Punch buffer</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">PPOS</span></code></p></td>
<td><p>32</p></td>
<td><p>Punch position in the output file</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">PTIME</span></code></p></td>
<td><p>24</p></td>
<td><p>Time from punch start to interrupt</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">PSTOP_IOE</span></code></p></td>
<td><p>1</p></td>
<td><p>Punch stop on I/O error</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">IREQ</span></code></p></td>
<td><p>1</p></td>
<td><p>Paper tape interrupt request</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">IENB</span></code></p></td>
<td><p>1</p></td>
<td><p>Paper tape interrupt enable</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">IARM</span></code></p></td>
<td><p>1</p></td>
<td><p>Paper tape interrupt armed</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">RD</span></code></p></td>
<td><p>1</p></td>
<td><p>Paper tape read/write mode</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">RUN</span></code></p></td>
<td><p>1</p></td>
<td><p>Paper tape running</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SLEW</span></code></p></td>
<td><p>1</p></td>
<td><p>Paper tape reader slew mode</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">EOF</span></code></p></td>
<td><p>1</p></td>
<td><p>Paper tape reader end-of-file</p></td>
</tr>
</tbody>
</table>
<p>Error handling is as follows:</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Type</p></th>
<th class="head"><p>Error</p></th>
<th class="head"><p><code class="docutils literal notranslate"><span class="pre">STOP_IOE</span></code></p></th>
<th class="head"><p>Processed as</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="2"><p><code class="docutils literal notranslate"><span class="pre">in</span></code>,<code class="docutils literal notranslate"><span class="pre">out</span></code></p></td>
<td rowspan="2"><p>Not attached</p></td>
<td><p>1</p></td>
<td><p>Report error and stop</p></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>Out-of-tape</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p><code class="docutils literal notranslate"><span class="pre">in</span></code></p></td>
<td rowspan="2"><p>End-of-file</p></td>
<td><p>1</p></td>
<td><p>Report error and stop</p></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>Out-of-tape</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">in</span></code>,<code class="docutils literal notranslate"><span class="pre">out</span></code></p></td>
<td><p>OS I/O error</p></td>
<td><p>x</p></td>
<td><p>Report error and stop</p></td>
</tr>
</tbody>
</table>
<span class="target" id="console-teletype-interface"></span></section>
<section id="console-teletype-interface-tt">
<span id="tt1"></span><span id="tt0"></span><span id="tt"></span><h4><span class="sectnum">1.2.4.2. </span>Console, Teletype Interface (<code class="docutils literal notranslate"><span class="pre">TT</span></code>)<a class="headerlink" href="#console-teletype-interface-tt" title="Permalink to this heading">¶</a></h4>
<p>The Teletype keyboard (<code class="docutils literal notranslate"><span class="pre">TT0</span></code>) reads from the console keyboard;
the Teletype printer (<code class="docutils literal notranslate"><span class="pre">TT1</span></code>) writes to the simulator console window.
The Teletype units (<code class="docutils literal notranslate"><span class="pre">TT0</span></code>, <code class="docutils literal notranslate"><span class="pre">TT1</span></code>) can be set to one of four modes,
<code class="docutils literal notranslate"><span class="pre">KSR</span></code>, <code class="docutils literal notranslate"><span class="pre">7P</span></code>, <code class="docutils literal notranslate"><span class="pre">7B</span></code>, or <code class="docutils literal notranslate"><span class="pre">8B</span></code>:</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Mode</p></th>
<th class="head"><p>Input characters</p></th>
<th class="head"><p>Output characters</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">KSR</span></code></p></td>
<td><p>Lowercase converted
to uppercase,
high-order bit set</p></td>
<td><p>Lowercase converted to uppercase,
high-order bit cleared,
non-printing characters suppressed</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">7P</span></code></p></td>
<td><p>High-order bit cleared</p></td>
<td><p>High-order bit cleared,
non-printing characters suppressed</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">7B</span></code></p></td>
<td><p>High-order bit cleared</p></td>
<td><p>High-order bit cleared</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">8B</span></code></p></td>
<td><p>No changes</p></td>
<td><p>No changes</p></td>
</tr>
</tbody>
</table>
<p>Changing the mode of either unit changes both.
The default mode is <code class="docutils literal notranslate"><span class="pre">KSR</span></code>.</p>
<p>The Teletype has a <span class="html"><samp class="guilabel"><b>BREAK</b></samp></span> key,
which is not present on today’s keyboards.
To simulate pressing the break key,
stop the simulator and use the command:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">SET</span> <span class="n">TT</span> <span class="n">BREAK</span>
</pre></div>
</div>
<p>Break status will be asserted,
and will remain asserted for the interval specified by <code class="docutils literal notranslate"><span class="pre">KTIME</span></code>.</p>
<p>The Teletype interface implements these registers:</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Size</p></th>
<th class="head"><p>Comments</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">KBUF</span></code></p></td>
<td><p>8</p></td>
<td><p>Input buffer</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">KPOS</span></code></p></td>
<td><p>32</p></td>
<td><p>Number of characters input</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">KTIME</span></code></p></td>
<td><p>24</p></td>
<td><p>Input polling interval (if 0, the keyboard
is polled synchronously with the line clock)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TBUF</span></code></p></td>
<td><p>8</p></td>
<td><p>Output buffer</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TPOS</span></code></p></td>
<td><p>32</p></td>
<td><p>Number of characters output</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TTIME</span></code></p></td>
<td><p>24</p></td>
<td><p>Time from output start to interrupt</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">IREQ</span></code></p></td>
<td><p>1</p></td>
<td><p>Interrupt request</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">IENB</span></code></p></td>
<td><p>1</p></td>
<td><p>Interrupt enable</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">IARM</span></code></p></td>
<td><p>1</p></td>
<td><p>Interrupt armed</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">RD</span></code></p></td>
<td><p>1</p></td>
<td><p>Read/write mode</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">FDPX</span></code></p></td>
<td><p>1</p></td>
<td><p>Half-duplex</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">CHP</span></code></p></td>
<td><p>1</p></td>
<td><p>Input character pending</p></td>
</tr>
</tbody>
</table>
<span class="target" id="console-pasla-interface"></span></section>
<section id="console-pasla-interface-ttp">
<span id="ttp"></span><h4><span class="sectnum">1.2.4.3. </span>Console, PASLA Interface (<code class="docutils literal notranslate"><span class="pre">TTP</span></code>)<a class="headerlink" href="#console-pasla-interface-ttp" title="Permalink to this heading">¶</a></h4>
<p>Later Interdata system connect the system console via the first PASLA interface rather than the Teletype interface.
The PASLA console can be simulated with a Telnet session on the first PAS line.
Alternately,
the PASLA console can be attached to the simulator console window,
using the <code class="docutils literal notranslate"><span class="pre">TTP</span></code> device in place of <code class="docutils literal notranslate"><span class="pre">TT</span></code>.</p>
<p>To switch the simulator console window to <code class="docutils literal notranslate"><span class="pre">TTP</span></code>,
use the command:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">SET</span> <span class="n">TTP</span> <span class="n">ENABLED</span> <span class="ow">or</span>
<span class="n">SET</span> <span class="n">TT</span> <span class="n">DISABLED</span>
</pre></div>
</div>
<p>Device <code class="docutils literal notranslate"><span class="pre">TT</span></code> is automatically disabled and device <code class="docutils literal notranslate"><span class="pre">TTP</span></code> is enabled.
To switch the simulator console window back to <code class="docutils literal notranslate"><span class="pre">TT</span></code>,
use the command:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">SET</span> <span class="n">TT</span> <span class="n">ENABLED</span> <span class="ow">or</span>
<span class="n">SET</span> <span class="n">TTP</span> <span class="n">DISABLED</span>
</pre></div>
</div>
<p>Device <code class="docutils literal notranslate"><span class="pre">TTP</span></code> is automatically disabled and device <code class="docutils literal notranslate"><span class="pre">TT</span></code> is enabled.
If <code class="docutils literal notranslate"><span class="pre">TTP</span></code> is enabled at its default device settings,
the base address for the <code class="docutils literal notranslate"><span class="pre">PAS</span></code> multiplexer must be changed:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">SET</span> <span class="n">PAS</span> <span class="n">DEVNO</span><span class="o">=</span><span class="mi">12</span>
</pre></div>
</div>
<p>Otherwise,
a device number conflict occurs.</p>
<p id="ttp1"><span id="ttp0"></span>The PASLA keyboard (<code class="docutils literal notranslate"><span class="pre">TTP0</span></code>) reads from the console keyboard;
the PALSA printer (<code class="docutils literal notranslate"><span class="pre">TTP1</span></code>) writes to the simulator console window.
The PASLA units (<code class="docutils literal notranslate"><span class="pre">TTP0</span></code>, <code class="docutils literal notranslate"><span class="pre">TTP1</span></code>) can be set to one of four modes,
<code class="docutils literal notranslate"><span class="pre">UC</span></code>, <code class="docutils literal notranslate"><span class="pre">7P</span></code>, <code class="docutils literal notranslate"><span class="pre">7B</span></code>, or <code class="docutils literal notranslate"><span class="pre">8B</span></code>:</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Mode</p></th>
<th class="head"><p>Input characters</p></th>
<th class="head"><p>Output characters</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">UC</span></code></p></td>
<td><p>Lowercase converted
to uppercase,
high-order bit cleared</p></td>
<td><p>Lowercase converted to upper case,
high-order bit cleared,
non-printing characters suppressed</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">7P</span></code></p></td>
<td><p>High-order bit cleared</p></td>
<td><p>High-order bit cleared,
non-printing characters suppressed</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">7B</span></code></p></td>
<td><p>High-order bit cleared</p></td>
<td><p>High-order bit cleared</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">8B</span></code></p></td>
<td><p>No changes</p></td>
<td><p>No changes</p></td>
</tr>
</tbody>
</table>
<p>Changing the mode of either unit changes both.
The default mode is <code class="docutils literal notranslate"><span class="pre">7B</span></code>.</p>
<p>To simulate pressing the break key,
stop the simulator and use the command:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">SET</span> <span class="n">TTP</span> <span class="n">BREAK</span>
</pre></div>
</div>
<p>Break status will be asserted,
and will remain asserted for the interval specified by <code class="docutils literal notranslate"><span class="pre">KTIME</span></code>.</p>
<p>The PASLA console interface implements these registers:</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Size</p></th>
<th class="head"><p>Comments</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">CMD</span></code></p></td>
<td><p>16</p></td>
<td><p>Command register</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">STA</span></code></p></td>
<td><p>8</p></td>
<td><p>Status register</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">KBUF</span></code></p></td>
<td><p>8</p></td>
<td><p>Input buffer</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">KPOS</span></code></p></td>
<td><p>32</p></td>
<td><p>Number of characters input</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">KTIME</span></code></p></td>
<td><p>24</p></td>
<td><p>Input polling interval (if 0, the keyboard
is polled synchronously with the line clock)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">KIREQ</span></code></p></td>
<td><p>1</p></td>
<td><p>Input interrupt request</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">KIENB</span></code></p></td>
<td><p>1</p></td>
<td><p>Input interrupt enabled</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">KARM</span></code></p></td>
<td><p>1</p></td>
<td><p>Input interrupt armed</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">CHP</span></code></p></td>
<td><p>1</p></td>
<td><p>Input character pending</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TBUF</span></code></p></td>
<td><p>8</p></td>
<td><p>Output buffer</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TPOS</span></code></p></td>
<td><p>32</p></td>
<td><p>Number of characters output</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TTIME</span></code></p></td>
<td><p>24</p></td>
<td><p>Time from output start to interrupt</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TIREQ</span></code></p></td>
<td><p>1</p></td>
<td><p>Output interrupt request</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TIENB</span></code></p></td>
<td><p>1</p></td>
<td><p>Output interrupt enable</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TIARM</span></code></p></td>
<td><p>1</p></td>
<td><p>Output interrupt armed</p></td>
</tr>
</tbody>
</table>
<span class="target" id="line-printer"></span></section>
<section id="line-printer-lpt">
<span id="lpt"></span><h4><span class="sectnum">1.2.4.4. </span>Line Printer (<code class="docutils literal notranslate"><span class="pre">LPT</span></code>)<a class="headerlink" href="#line-printer-lpt" title="Permalink to this heading">¶</a></h4>
<p>The line printer (<code class="docutils literal notranslate"><span class="pre">LPT</span></code>) writes data to a disk file.
The <code class="docutils literal notranslate"><span class="pre">POS</span></code> register specifies the number of the next data item to be written.
Thus, by changing <code class="docutils literal notranslate"><span class="pre">POS</span></code>,
the user can backspace or advance the printer.
The default position after <code class="docutils literal notranslate"><span class="pre">ATTACH</span></code> is to position at the end of an existing file.
A new file can be created if you attach with the <code class="docutils literal notranslate"><span class="pre">-N</span></code> switch.</p>
<p>In addition,
the line printer can be programmed with a carriage control tape.
The <code class="docutils literal notranslate"><span class="pre">LOAD</span></code> command loads a new carriage control tape:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">LOAD</span> <span class="o">&lt;</span><span class="n">file</span><span class="o">&gt;</span>              <span class="n">Load</span> <span class="n">carriage</span> <span class="n">control</span> <span class="n">tape</span> <span class="n">file</span>
</pre></div>
</div>
<p>The format of a carriage control tape consists of multiple lines.
Each line contains an optional repeat count,
enclosed in parentheses,
optionally followed by a series of column numbers separated by commas.
Column numbers must be between 0 and 7;
column seven is by convention top of form.
The following are all legal carriage control specifications:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">&lt;</span><span class="n">blank</span> <span class="n">line</span><span class="o">&gt;</span>        <span class="n">No</span> <span class="n">punch</span>
<span class="p">(</span><span class="mi">5</span><span class="p">)</span>                 <span class="mi">5</span> <span class="n">lines</span> <span class="k">with</span> <span class="n">no</span> <span class="n">punches</span>
<span class="mi">1</span><span class="p">,</span><span class="mi">5</span><span class="p">,</span><span class="mi">7</span>               <span class="n">Columns</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">7</span> <span class="n">punched</span>
<span class="p">(</span><span class="mi">10</span><span class="p">)</span><span class="mi">2</span>               <span class="mi">10</span> <span class="n">lines</span> <span class="k">with</span> <span class="n">column</span> <span class="mi">2</span> <span class="n">punched</span>
<span class="mi">0</span>                   <span class="n">Column</span> <span class="mi">0</span> <span class="n">punched</span>
</pre></div>
</div>
<p>The default form is 1 line long,
with all columns punched.</p>
<p>The line printer implements these registers:</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Size</p></th>
<th class="head"><p>Comments</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">BUF</span></code></p></td>
<td><p>7</p></td>
<td><p>Last data item processed</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">BPTR</span></code></p></td>
<td><p>8</p></td>
<td><p>Line buffer pointer</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">LBUF[0:131]</span></code></p></td>
<td><p>7</p></td>
<td><p>Line buffer</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">VFUP</span></code></p></td>
<td><p>8</p></td>
<td><p>Vertical forms unit pointer</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">VFUL</span></code></p></td>
<td><p>8</p></td>
<td><p>Vertical forms unit length</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">VFUT[0:131]</span></code></p></td>
<td><p>8</p></td>
<td><p>Vertical forms unit table</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">IREQ</span></code></p></td>
<td><p>1</p></td>
<td><p>Line printer interrupt request</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">IENB</span></code></p></td>
<td><p>1</p></td>
<td><p>Line printer interrupt enable</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">IARM</span></code></p></td>
<td><p>1</p></td>
<td><p>Line printer interrupt armed</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">POS</span></code></p></td>
<td><p>32</p></td>
<td><p>Position in the output file</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">CTIME</span></code></p></td>
<td><p>24</p></td>
<td><p>Character processing time</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">STIME</span></code></p></td>
<td><p>24</p></td>
<td><p>Spacing operation time</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">STOP_IOE</span></code></p></td>
<td><p>1</p></td>
<td><p>Stop on I/O error</p></td>
</tr>
</tbody>
</table>
<p>Error handling is as follows:</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Error</p></th>
<th class="head"><p><code class="docutils literal notranslate"><span class="pre">STOP_IOE</span></code></p></th>
<th class="head"><p>Processed as</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="2"><p>Not attached</p></td>
<td><p>1</p></td>
<td><p>Report error and stop</p></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>Out-of-paper</p></td>
</tr>
<tr class="row-even"><td><p>OS I/O error</p></td>
<td><p>x</p></td>
<td><p>Report error and stop</p></td>
</tr>
</tbody>
</table>
<span class="target" id="line-frequency-clock"></span></section>
<section id="line-frequency-clock-lfc">
<span id="lfc"></span><h4><span class="sectnum">1.2.4.5. </span>Line Frequency Clock (<code class="docutils literal notranslate"><span class="pre">LFC</span></code>)<a class="headerlink" href="#line-frequency-clock-lfc" title="Permalink to this heading">¶</a></h4>
<p>The line frequency clock (<code class="docutils literal notranslate"><span class="pre">LFC</span></code>) frequency can be adjusted as follows:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">SET</span> <span class="n">LFC</span> <span class="mi">60</span><span class="n">HZ</span>             <span class="n">Set</span> <span class="n">frequency</span> <span class="n">to</span> <span class="mi">60</span><span class="n">Hz</span>
<span class="n">SET</span> <span class="n">LFC</span> <span class="mi">50</span><span class="n">HZ</span>             <span class="n">Set</span> <span class="n">frequency</span> <span class="n">to</span> <span class="mi">50</span><span class="n">Hz</span>
</pre></div>
</div>
<p>The default is 60Hz.</p>
<p>The line frequency clock implements these registers:</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Size</p></th>
<th class="head"><p>Comments</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">IREQ</span></code></p></td>
<td><p>1</p></td>
<td><p>Clock interrupt request</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">IENB</span></code></p></td>
<td><p>1</p></td>
<td><p>Clock interrupt enable</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">IARM</span></code></p></td>
<td><p>1</p></td>
<td><p>Clock interrupt armed</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TIME</span></code></p></td>
<td><p>24</p></td>
<td><p>Clock frequency</p></td>
</tr>
</tbody>
</table>
<p>The line frequency clock autocalibrates;
the clock interval is adjusted up or down so that the clock tracks actual elapsed time.</p>
<span class="target" id="programmable-interval-clock"></span></section>
<section id="programmable-interval-clock-pic">
<span id="pic"></span><h4><span class="sectnum">1.2.4.6. </span>Programmable Interval Clock (<code class="docutils literal notranslate"><span class="pre">PIC</span></code>)<a class="headerlink" href="#programmable-interval-clock-pic" title="Permalink to this heading">¶</a></h4>
<p>The programmable interval clock (<code class="docutils literal notranslate"><span class="pre">PIC</span></code>) implements these registers:</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Size</p></th>
<th class="head"><p>Comments</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">BUF</span></code></p></td>
<td><p>16</p></td>
<td><p>Output buffer</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">RIC</span></code></p></td>
<td><p>16</p></td>
<td><p>Reset interval and rate</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">CIC</span></code></p></td>
<td><p>12</p></td>
<td><p>Current interval</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">DECR</span></code></p></td>
<td><p>10</p></td>
<td><p>Current decrement value</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">RDP</span></code></p></td>
<td><p>1</p></td>
<td><p>Read byte select</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">OVF</span></code></p></td>
<td><p>1</p></td>
<td><p>Interval overflow flag</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">IREQ</span></code></p></td>
<td><p>1</p></td>
<td><p>Clock interrupt request</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">IENB</span></code></p></td>
<td><p>1</p></td>
<td><p>Clock interrupt enable</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">IARM</span></code></p></td>
<td><p>1</p></td>
<td><p>Clock interrupt armed</p></td>
</tr>
</tbody>
</table>
<p>If the interval requested is an exact multiple of 1 millisecond,
the programmable clock auto-calibrates;
if not,
it counts instructions.</p>
<span class="target" id="floppy-disk-controller"></span></section>
<section id="floppy-disk-controller-fd">
<span id="fd"></span><h4><span class="sectnum">1.2.4.7. </span>Floppy Disk Controller (<code class="docutils literal notranslate"><span class="pre">FD</span></code>)<a class="headerlink" href="#floppy-disk-controller-fd" title="Permalink to this heading">¶</a></h4>
<p>Floppy disk options include the ability to make units write-enabled or write-locked.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">SET</span> <span class="n">FDn</span> <span class="n">LOCKED</span>            <span class="n">Set</span> <span class="n">unit</span> <span class="n">n</span> <span class="n">write</span> <span class="n">locked</span>
<span class="n">SET</span> <span class="n">FDn</span> <span class="n">WRITEENABLED</span>      <span class="n">Set</span> <span class="n">unit</span> <span class="n">n</span> <span class="n">write</span> <span class="n">enabled</span>
</pre></div>
</div>
<p>Units can also be set <code class="docutils literal notranslate"><span class="pre">ENABLED</span></code> or <code class="docutils literal notranslate"><span class="pre">DISABLED</span></code>.</p>
<p>The floppy disk supports the <code class="docutils literal notranslate"><span class="pre">BOOT</span></code> command.
<code class="docutils literal notranslate"><span class="pre">BOOT</span> <span class="pre">FDn</span></code> copies an autoload sequence into memory and starts it running.</p>
<p>The floppy disk controller implements these registers:</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Size</p></th>
<th class="head"><p>Comments</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">CMD</span></code></p></td>
<td><p>8</p></td>
<td><p>Command</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">STA</span></code></p></td>
<td><p>8</p></td>
<td><p>Status</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">BUF</span></code></p></td>
<td><p>8</p></td>
<td><p>Buffer</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">LRN</span></code></p></td>
<td><p>16</p></td>
<td><p>Logical record number</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">ESTA[0:5]</span></code></p></td>
<td><p>8</p></td>
<td><p>Extended status bytes</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">DBUF[0:127]</span></code></p></td>
<td><p>8</p></td>
<td><p>Transfer buffer</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">DBPTR</span></code></p></td>
<td><p>8</p></td>
<td><p>Transfer buffer pointer</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">IREQ</span></code></p></td>
<td><p>1</p></td>
<td><p>Interrupt request</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">IENB</span></code></p></td>
<td><p>1</p></td>
<td><p>Interrupt enabled</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">IARM</span></code></p></td>
<td><p>1</p></td>
<td><p>Interrupt armed</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">CTIME</span></code></p></td>
<td><p>24</p></td>
<td><p>Command response time</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">STIME</span></code></p></td>
<td><p>24</p></td>
<td><p>Seek time, per cylinder</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">XTIME</span></code></p></td>
<td><p>24</p></td>
<td><p>Transfer time, per byte</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">STOP_IOE</span></code></p></td>
<td><p>1</p></td>
<td><p>Stop on I/O error</p></td>
</tr>
</tbody>
</table>
<p>Error handling is as follows:</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Error</p></th>
<th class="head"><p><code class="docutils literal notranslate"><span class="pre">STOP_IOE</span></code></p></th>
<th class="head"><p>Processed as</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="2"><p>Not attached</p></td>
<td><p>1</p></td>
<td><p>Report error and stop</p></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>Disk not ready</p></td>
</tr>
</tbody>
</table>
<p>Floppy disk data is buffered in memory;
therefore,
end-of-file and OS I/O errors cannot occur.</p>
<span class="target" id="programmable-asynchronous-line-adapters"></span></section>
<section id="programmable-asynchronous-line-adapters-pas-pasl">
<span id="pasl"></span><span id="pas"></span><h4><span class="sectnum">1.2.4.8. </span>Programmable Asynchronous Line Adapters (<code class="docutils literal notranslate"><span class="pre">PAS</span></code>, <code class="docutils literal notranslate"><span class="pre">PASL</span></code>)<a class="headerlink" href="#programmable-asynchronous-line-adapters-pas-pasl" title="Permalink to this heading">¶</a></h4>
<p>The Programmable Asynchronous Line Adapters (<code class="docutils literal notranslate"><span class="pre">PAS</span></code> and <code class="docutils literal notranslate"><span class="pre">PASL</span></code>) represent,
indistinguishably,
individual PASLA interfaces,
2-line asynchronous multiplexers,
and 8-line asynchronous multiplexers,
with a maximum of 32 lines.
All the lines are modelled as a terminal multiplexer,
with <code class="docutils literal notranslate"><span class="pre">PAS</span></code> as the multiplexer controller,
and <code class="docutils literal notranslate"><span class="pre">PASL</span></code> as the individual lines.
The PASLAs perform input and output through Telnet sessions connected to a user-specified port.
The <code class="docutils literal notranslate"><span class="pre">ATTACH</span></code> command specifies the port to be used:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">ATTACH</span> <span class="n">PAS</span> <span class="o">&lt;</span><span class="n">port</span><span class="o">&gt;</span>          <span class="n">Set</span> <span class="n">up</span> <span class="n">listening</span> <span class="n">port</span>
</pre></div>
</div>
<p>where port is a decimal number between 1 and 65535 that is not being used for other TCP/IP activities.</p>
<p>Each line (each unit of <code class="docutils literal notranslate"><span class="pre">PASL</span></code>) can be set to one of four modes,
<code class="docutils literal notranslate"><span class="pre">UC</span></code>, <code class="docutils literal notranslate"><span class="pre">7P</span></code>, <code class="docutils literal notranslate"><span class="pre">7B</span></code>, or <code class="docutils literal notranslate"><span class="pre">8B</span></code>:</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Mode</p></th>
<th class="head"><p>Input characters</p></th>
<th class="head"><p>Output characters</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">UC</span></code></p></td>
<td><p>Lowercase converted
to uppercase,
high-order bit cleared</p></td>
<td><p>Lowercase converted to uppercase,
high-order bit cleared,
non-printing characters suppressed</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">7P</span></code></p></td>
<td><p>High-order bit cleared</p></td>
<td><p>High-order bit cleared,
non-printing characters suppressed</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">7B</span></code></p></td>
<td><p>High-order bit cleared</p></td>
<td><p>High-order bit cleared</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">8B</span></code></p></td>
<td><p>No changes</p></td>
<td><p>No changes</p></td>
</tr>
</tbody>
</table>
<p>Each line (each unit of <code class="docutils literal notranslate"><span class="pre">PASL</span></code>) can also be set for modem control with the command <code class="docutils literal notranslate"><span class="pre">SET</span> <span class="pre">PASLn</span> <span class="pre">DATASET</span></code>.
The defaults are <code class="docutils literal notranslate"><span class="pre">7B</span></code> mode and <code class="docutils literal notranslate"><span class="pre">DATASET</span></code> disabled.
Finally,
each line supports output logging.
The <code class="docutils literal notranslate"><span class="pre">SET</span> <span class="pre">PASLn</span> <span class="pre">LOG</span></code> command enables logging on a line:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">SET</span> <span class="n">PASLn</span> <span class="n">LOG</span><span class="o">=</span><span class="n">filename</span>      <span class="n">Log</span> <span class="n">output</span> <span class="n">of</span> <span class="n">line</span> <span class="n">n</span> <span class="n">to</span> <span class="n">filename</span>
</pre></div>
</div>
<p>The <code class="docutils literal notranslate"><span class="pre">SET</span> <span class="pre">PASLn</span> <span class="pre">NOLOG</span></code> command disables logging and closes the open log file,
if any.</p>
<p>Once <code class="docutils literal notranslate"><span class="pre">PAS</span></code> is attached and the simulator is running,
the terminals listen for connections on the specified port.
They assume that the incoming connections are Telnet connections.
The connections remain open until disconnected either by the Telnet client,
a <code class="docutils literal notranslate"><span class="pre">SET</span> <span class="pre">PAS</span> <span class="pre">DISCONNECT</span></code> command,
or a <code class="docutils literal notranslate"><span class="pre">DETACH</span> <span class="pre">PAS</span></code> command.</p>
<p>Other special PASLA commands:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">SHOW</span> <span class="n">PAS</span> <span class="n">CONNECTIONS</span>            <span class="n">Show</span> <span class="n">current</span> <span class="n">connections</span>
<span class="n">SHOW</span> <span class="n">PAS</span> <span class="n">STATISTICS</span>             <span class="n">Show</span> <span class="n">statistics</span> <span class="k">for</span> <span class="n">active</span> <span class="n">connections</span>
<span class="n">SET</span> <span class="n">PASLn</span> <span class="n">DISCONNECT</span>            <span class="n">Disconnects</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">line</span><span class="o">.</span>
</pre></div>
</div>
<p>The controller (<code class="docutils literal notranslate"><span class="pre">PAS</span></code>) implements these registers:</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Size</p></th>
<th class="head"><p>Comments</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">STA[0:31]</span></code></p></td>
<td><p>8</p></td>
<td><p>Status, lines 0 to 31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">CMD[0:31]</span></code></p></td>
<td><p>16</p></td>
<td><p>Command, lines 0 to 31</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">RBUF[0:31]</span></code></p></td>
<td><p>8</p></td>
<td><p>Receive buffer, lines 0 to 31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">XBUF[0:31]</span></code></p></td>
<td><p>8</p></td>
<td><p>Transmit buffer, lines 0 to 31</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">RIREQ</span></code></p></td>
<td><p>32</p></td>
<td><p>Receive interrupt requests;
right-to-left, lines 0 to 31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">RIENB</span></code></p></td>
<td><p>32</p></td>
<td><p>Receive interrupt enables</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">RARM[0:31]</span></code></p></td>
<td><p>1</p></td>
<td><p>Receive interrupt armed</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">XIREQ</span></code></p></td>
<td><p>32</p></td>
<td><p>Transmit interrupt requests;
right-to-left, lines 0 to 31</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">XIENB</span></code></p></td>
<td><p>32</p></td>
<td><p>Transmit interrupt enables</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">XARM[0:31]</span></code></p></td>
<td><p>1</p></td>
<td><p>Transmit interrupt armed</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">RCHP[0:31]</span></code></p></td>
<td><p>1</p></td>
<td><p>Receiver character present, lines 0 to 31</p></td>
</tr>
</tbody>
</table>
<p>The lines (<code class="docutils literal notranslate"><span class="pre">PASL</span></code>) implements these registers:</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Size</p></th>
<th class="head"><p>Comments</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TIME[0:31]</span></code></p></td>
<td><p>24</p></td>
<td><p>Transmit time, lines 0 to 31</p></td>
</tr>
</tbody>
</table>
<p>The additional terminals do not support save and restore.
All open connections are lost when the simulator shuts down or <code class="docutils literal notranslate"><span class="pre">PAS</span></code> is detached.</p>
<span class="target" id="cartridge-disk-controller"></span></section>
</section>
<section id="cartridge-disk-controller-dp">
<span id="dp"></span><h3><span class="sectnum">1.2.5. </span>Cartridge Disk Controller (<code class="docutils literal notranslate"><span class="pre">DP</span></code>)<a class="headerlink" href="#cartridge-disk-controller-dp" title="Permalink to this heading">¶</a></h3>
<p>Cartridge disk options include the ability to make units write-enabled or write-locked,
and to select the type of drive:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">SET</span> <span class="n">DPn</span> <span class="n">LOCKED</span>           <span class="n">Set</span> <span class="n">unit</span> <span class="n">n</span> <span class="n">write</span> <span class="n">locked</span>
<span class="n">SET</span> <span class="n">DPn</span> <span class="n">WRITEENABLED</span>     <span class="n">Set</span> <span class="n">unit</span> <span class="n">n</span> <span class="n">write</span> <span class="n">enabled</span>
<span class="n">SET</span> <span class="n">DPn</span> <span class="mi">2315</span>             <span class="n">Set</span> <span class="n">unit</span> <span class="n">n</span> <span class="n">to</span> <span class="mi">2315</span> <span class="p">(</span><span class="mf">2.5</span><span class="n">MB</span><span class="p">)</span>
<span class="n">SET</span> <span class="n">DPn</span> <span class="mi">5440</span>             <span class="n">Set</span> <span class="n">unit</span> <span class="n">n</span> <span class="n">to</span> <span class="mi">5440</span> <span class="p">(</span><span class="mi">10</span><span class="n">MB</span><span class="p">)</span>
</pre></div>
</div>
<p>Units can also be set <code class="docutils literal notranslate"><span class="pre">ENABLED</span></code> or <code class="docutils literal notranslate"><span class="pre">DISABLED</span></code>.</p>
<p>The cartridge disk supports the <code class="docutils literal notranslate"><span class="pre">BOOT</span></code> command.
To boot OS16/32,
the hex form of the operating system file’s extension must be placed in locations <code class="docutils literal notranslate"><span class="pre">7E:7F</span></code>.
The disk bootstrap looks for a valid OS16/32 volume descriptor in block 0,
and uses that to locate the volume directory.
It then searches the directory for a filename of the form <code class="docutils literal notranslate"><span class="pre">OS16xxxx.hhh</span></code> or <code class="docutils literal notranslate"><span class="pre">OS32xxxx.hhh</span></code>,
where the <code class="docutils literal notranslate"><span class="pre">xxxx</span></code> is ignored and <code class="docutils literal notranslate"><span class="pre">hhh</span></code> is the ASCII form of the extension from locations <code class="docutils literal notranslate"><span class="pre">7E:7F</span></code>.
The 32b bootstrap can also boot Wollongong UNIX;
locations <code class="docutils literal notranslate"><span class="pre">7E:7F</span></code> must be 0.
The bootstrap normally boots from the first (removable) platter in a 5440;
to boot from the second (fixed) platter,
use <code class="docutils literal notranslate"><span class="pre">BOOT</span> <span class="pre">-F</span></code>.</p>
<p>All drives have 256 8b bytes per sector.
The other disk parameters are:</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Drive</p></th>
<th class="head"><p>Cylinders</p></th>
<th class="head"><p>Surfaces</p></th>
<th class="head"><p>Sectors</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>2315</p></td>
<td><p>203</p></td>
<td><p>2</p></td>
<td><p>24</p></td>
</tr>
<tr class="row-odd"><td><p>5440</p></td>
<td><p>408</p></td>
<td><p>4</p></td>
<td><p>12</p></td>
</tr>
</tbody>
</table>
<p>The cartridge disk controller implements these registers:</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Size</p></th>
<th class="head"><p>Comments</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">CMD</span></code></p></td>
<td><p>3</p></td>
<td><p>Current command</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">STA</span></code></p></td>
<td><p>8</p></td>
<td><p>Controller status</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">BUF</span></code></p></td>
<td><p>8</p></td>
<td><p>Controller buffer</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">HDSC</span></code></p></td>
<td><p>8</p></td>
<td><p>Current head/sector select</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">CYL</span></code></p></td>
<td><p>8</p></td>
<td><p>Current cylinder select</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">DBUF[0:255]</span></code></p></td>
<td><p>8</p></td>
<td><p>Transfer buffer</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">DBPTR</span></code></p></td>
<td><p>16</p></td>
<td><p>Transfer buffer point</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">DBLNT</span></code></p></td>
<td><p>16</p></td>
<td><p>Transfer buffer length</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">FIRST</span></code></p></td>
<td><p>1</p></td>
<td><p>First DMA service flag</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">IREQ</span></code></p></td>
<td><p>5</p></td>
<td><p>Interrupt requests; right-to-left,
controller, drives 0 to 3</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">IENB</span></code></p></td>
<td><p>5</p></td>
<td><p>Interrupt enables</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">IARM[0:3]</span></code></p></td>
<td><p>1</p></td>
<td><p>Interrupts armed, drives 0 to 3</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">STIME</span></code></p></td>
<td><p>24</p></td>
<td><p>Seek latency, per cylinder</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">RTIME</span></code></p></td>
<td><p>24</p></td>
<td><p>Rotational latency, per sector</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">WTIME</span></code></p></td>
<td><p>24</p></td>
<td><p>Inter-word latency</p></td>
</tr>
</tbody>
</table>
<p>Error handling is as follows:</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Error</p></th>
<th class="head"><p>Processed as</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>Not attached</p></td>
<td><p>Disk not ready</p></td>
</tr>
<tr class="row-odd"><td><p>End-of-file</p></td>
<td><p>Assume rest of disk is zero</p></td>
</tr>
<tr class="row-even"><td><p>OS I/O error</p></td>
<td><p>Report error and stop</p></td>
</tr>
</tbody>
</table>
<span class="target" id="mass-storage-module-intelligent-disk-controller"></span></section>
<section id="mass-storage-module-intelligent-disk-controller-dm">
<span id="dm"></span><h3><span class="sectnum">1.2.6. </span>Mass Storage Module/Intelligent Disk Controller (<code class="docutils literal notranslate"><span class="pre">DM</span></code>)<a class="headerlink" href="#mass-storage-module-intelligent-disk-controller-dm" title="Permalink to this heading">¶</a></h3>
<p>MSM/IDC disk controller options include the ability to make units write-enabled or write-locked,
and to select the type of drive:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">SET</span> <span class="n">DMn</span> <span class="n">LOCKED</span>          <span class="n">Set</span> <span class="n">unit</span> <span class="n">n</span> <span class="n">write</span> <span class="n">locked</span>
<span class="n">SET</span> <span class="n">DMn</span> <span class="n">WRITEENABLED</span>    <span class="n">Set</span> <span class="n">unit</span> <span class="n">n</span> <span class="n">write</span> <span class="n">enabled</span>
<span class="n">SET</span> <span class="n">DMn</span> <span class="n">MSM80</span>           <span class="n">Set</span> <span class="n">unit</span> <span class="n">n</span> <span class="n">to</span> <span class="n">storage</span> <span class="n">module</span><span class="p">,</span> <span class="mi">80</span><span class="n">MB</span>
                        <span class="p">(</span><span class="mi">67</span><span class="n">MB</span> <span class="n">formatted</span><span class="p">)</span>
<span class="n">SET</span> <span class="n">DMn</span> <span class="n">MSM300</span>          <span class="n">Set</span> <span class="n">unit</span> <span class="n">n</span> <span class="n">to</span> <span class="n">storage</span> <span class="n">module</span><span class="p">,</span> <span class="mi">300</span><span class="n">MB</span>
                        <span class="p">(</span><span class="mi">262</span><span class="n">MB</span> <span class="n">formatted</span><span class="p">)</span>
<span class="n">SET</span> <span class="n">DMn</span> <span class="n">MCCD16</span>          <span class="n">Set</span> <span class="n">unit</span> <span class="n">n</span> <span class="n">to</span> <span class="n">medium</span> <span class="n">capacity</span><span class="p">,</span> <span class="mi">16</span><span class="n">MB</span>
                        <span class="p">(</span><span class="mf">13.5</span><span class="n">MB</span> <span class="n">formatted</span><span class="p">)</span>
<span class="n">SET</span> <span class="n">DMn</span> <span class="n">MCCD48</span>          <span class="n">Set</span> <span class="n">unit</span> <span class="n">n</span> <span class="n">to</span> <span class="n">medium</span> <span class="n">capacity</span><span class="p">,</span> <span class="mi">48</span><span class="n">MB</span>
                        <span class="p">(</span><span class="mf">40.5</span><span class="n">MB</span> <span class="n">formatted</span><span class="p">)</span>
<span class="n">SET</span> <span class="n">DMn</span> <span class="n">MCCD80</span>          <span class="n">Set</span> <span class="n">unit</span> <span class="n">n</span> <span class="n">to</span> <span class="n">medium</span> <span class="n">capacity</span><span class="p">,</span> <span class="mi">80</span><span class="n">MB</span>
                        <span class="p">(</span><span class="mi">67</span><span class="n">MB</span> <span class="n">formatted</span><span class="p">)</span>
<span class="n">SET</span> <span class="n">DMn</span> <span class="n">MSM330F</span>         <span class="n">Set</span> <span class="n">unit</span> <span class="n">n</span> <span class="n">to</span> <span class="n">storage</span> <span class="n">module</span><span class="p">,</span> <span class="mi">330</span><span class="n">MB</span>
                        <span class="p">(</span><span class="mi">300</span><span class="n">MB</span> <span class="n">formatted</span><span class="p">)</span>
</pre></div>
</div>
<p>Units can also be set <code class="docutils literal notranslate"><span class="pre">ENABLED</span></code> or <code class="docutils literal notranslate"><span class="pre">DISABLED</span></code>.</p>
<p>The MSM/IDC controller supports the <code class="docutils literal notranslate"><span class="pre">BOOT</span></code> command.
To boot OS16/32,
the hex form of the operating system file’s extension must be placed in locations <code class="docutils literal notranslate"><span class="pre">7E:7F</span></code>.
The disk bootstrap looks for a valid OS16/32 volume descriptor in block 0,
and uses that to locate the volume directory.
It then searches the directory for a filename of the form <code class="docutils literal notranslate"><span class="pre">OS16xxxx.hhh</span></code> or <code class="docutils literal notranslate"><span class="pre">OS32xxxx.hhh</span></code>,
where the <code class="docutils literal notranslate"><span class="pre">xxxx</span></code> is ignored and <code class="docutils literal notranslate"><span class="pre">hhh</span></code> is the ASCII form of the extension from locations <code class="docutils literal notranslate"><span class="pre">7E:7F</span></code>.
The 32b bootstrap can also boot Wollongong UNIX;
locations <code class="docutils literal notranslate"><span class="pre">7E:7F</span></code> must be 0.
Note that only the MSM80 and MSM300 drives can be bootstrapped;
the boot code does not recognize the other drives.</p>
<p>All drives have 256 8b bytes per sector.
The other disk parameters are:</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Drive</p></th>
<th class="head"><p>Cylinders</p></th>
<th class="head"><p>Surfaces</p></th>
<th class="head"><p>Sectors</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>MSM80</p></td>
<td><p>823</p></td>
<td><p>5</p></td>
<td><p>64</p></td>
</tr>
<tr class="row-odd"><td><p>MSM300</p></td>
<td><p>823</p></td>
<td><p>19</p></td>
<td><p>64</p></td>
</tr>
<tr class="row-even"><td><p>MCCD16</p></td>
<td><p>823</p></td>
<td><p>1</p></td>
<td><p>64</p></td>
</tr>
<tr class="row-odd"><td><p>MCCD48</p></td>
<td><p>823</p></td>
<td><p>3</p></td>
<td><p>64</p></td>
</tr>
<tr class="row-even"><td><p>MCCD80</p></td>
<td><p>823</p></td>
<td><p>5</p></td>
<td><p>64</p></td>
</tr>
<tr class="row-odd"><td><p>MSM300F</p></td>
<td><p>1024</p></td>
<td><p>16</p></td>
<td><p>64</p></td>
</tr>
</tbody>
</table>
<p>The MSM/IDC disk controller implements these registers:</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Size</p></th>
<th class="head"><p>Comments</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">STA</span></code></p></td>
<td><p>8</p></td>
<td><p>Controller status</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">BUFC</span></code></p></td>
<td><p>8</p></td>
<td><p>Controller buffer</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SEC</span></code></p></td>
<td><p>8</p></td>
<td><p>Current sector select</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">BUFD</span></code></p></td>
<td><p>8</p></td>
<td><p>Drive buffer</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">DBUF[0:767]</span></code></p></td>
<td><p>8</p></td>
<td><p>Transfer buffer</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">DBPTR</span></code></p></td>
<td><p>16</p></td>
<td><p>Transfer buffer point</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">DBLNT</span></code></p></td>
<td><p>16</p></td>
<td><p>Transfer buffer length</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">FIRST</span></code></p></td>
<td><p>1</p></td>
<td><p>First DMA service flag</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">CWDPTR</span></code></p></td>
<td><p>2</p></td>
<td><p>Controller write data byte pointer</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">DWDPTR</span></code></p></td>
<td><p>1</p></td>
<td><p>Drive write data byte pointer</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">IREQ</span></code></p></td>
<td><p>5</p></td>
<td><p>Interrupt requests; right-to-left, controller, drives 0 to 3</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">IENB</span></code></p></td>
<td><p>5</p></td>
<td><p>Interrupt enables</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SIREQ</span></code></p></td>
<td><p>5</p></td>
<td><p>Saved interrupt requests</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">ICARM</span></code></p></td>
<td><p>1</p></td>
<td><p>Controller interrupt armed</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">IDARM[0:3]</span></code></p></td>
<td><p>1</p></td>
<td><p>Drive interrupts armed, drives 0 to 3</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">STIME</span></code></p></td>
<td><p>24</p></td>
<td><p>Seek latency, per cylinder</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">RTIME</span></code></p></td>
<td><p>24</p></td>
<td><p>Rotational latency, per sector</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">WTIME</span></code></p></td>
<td><p>24</p></td>
<td><p>Inter-word latency</p></td>
</tr>
</tbody>
</table>
<p>Error handling is as follows:</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Error</p></th>
<th class="head"><p>Processed as</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>Not attached</p></td>
<td><p>Disk not ready</p></td>
</tr>
<tr class="row-odd"><td><p>End-of-file</p></td>
<td><p>Assume rest of disk is zero</p></td>
</tr>
<tr class="row-even"><td><p>OS I/O error</p></td>
<td><p>Report error and stop</p></td>
</tr>
</tbody>
</table>
<span class="target" id="magnetic-tape-controller"></span></section>
<section id="magnetic-tape-controller-mt">
<span id="mt"></span><h3><span class="sectnum">1.2.7. </span>Magnetic Tape Controller (<code class="docutils literal notranslate"><span class="pre">MT</span></code>)<a class="headerlink" href="#magnetic-tape-controller-mt" title="Permalink to this heading">¶</a></h3>
<p>Magnetic tape options include the ability to make units write-enabled or write-locked.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">SET</span> <span class="n">MTn</span> <span class="n">LOCKED</span>          <span class="n">Set</span> <span class="n">unit</span> <span class="n">n</span> <span class="n">write</span> <span class="n">locked</span>
<span class="n">SET</span> <span class="n">MTn</span> <span class="n">WRITEENABLED</span>    <span class="n">Set</span> <span class="n">unit</span> <span class="n">n</span> <span class="n">write</span> <span class="n">enabled</span>
</pre></div>
</div>
<p>Magnetic tape units can be set to a specific reel capacity in MB,
or to unlimited capacity:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">SET</span> <span class="n">MTn</span> <span class="n">CAPAC</span><span class="o">=</span><span class="n">m</span>         <span class="n">Set</span> <span class="n">unit</span> <span class="n">n</span> <span class="n">capacity</span> <span class="n">to</span> <span class="n">m</span> <span class="n">MB</span> <span class="p">(</span><span class="mi">0</span> <span class="o">=</span> <span class="n">unlimited</span><span class="p">)</span>
<span class="n">SHOW</span> <span class="n">MTn</span> <span class="n">CAPAC</span>          <span class="n">Show</span> <span class="n">unit</span> <span class="n">n</span> <span class="n">capacity</span> <span class="ow">in</span> <span class="n">MB</span>
</pre></div>
</div>
<p>Units can also be set <code class="docutils literal notranslate"><span class="pre">ENABLED</span></code> or <code class="docutils literal notranslate"><span class="pre">DISABLED</span></code>.</p>
<p>The magnetic tape supports the <code class="docutils literal notranslate"><span class="pre">BOOT</span></code> command.
<code class="docutils literal notranslate"><span class="pre">BOOT</span> <span class="pre">MTn</span></code> copies an autoload sequence into memory and starts it running.</p>
<p>The magnetic tape controller implements these registers:</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Size</p></th>
<th class="head"><p>Comments</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">CMD</span></code></p></td>
<td><p>8</p></td>
<td><p>Command</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">STA</span></code></p></td>
<td><p>8</p></td>
<td><p>Status</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">BUF</span></code></p></td>
<td><p>8</p></td>
<td><p>Buffer</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">DBUF[0:65535]</span></code></p></td>
<td><p>8</p></td>
<td><p>Transfer buffer</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">DBPTR</span></code></p></td>
<td><p>16</p></td>
<td><p>Transfer buffer pointer</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">DBLNT</span></code></p></td>
<td><p>16</p></td>
<td><p>Transfer buffer length</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">XFR</span></code></p></td>
<td><p>1</p></td>
<td><p>Transfer in progress flag</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">FIRST</span></code></p></td>
<td><p>1</p></td>
<td><p>First DMA service flag</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">IREQ</span></code></p></td>
<td><p>4</p></td>
<td><p>Interrupt requests; right-to-left, drives 0 to 3</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">IENB</span></code></p></td>
<td><p>4</p></td>
<td><p>Interrupt enables</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">IARM[0:3]</span></code></p></td>
<td><p>1</p></td>
<td><p>Interrupts armed, drives 0 to 3</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">STOP_IOE</span></code></p></td>
<td><p>1</p></td>
<td><p>Stop on I/O error</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">WTIME</span></code></p></td>
<td><p>1</p></td>
<td><p>Word transfer time</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">RTIME</span></code></p></td>
<td><p>1</p></td>
<td><p>Interrecord latency</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">UST[0:3]</span></code></p></td>
<td><p>8</p></td>
<td><p>Unit status, drives 0 to 3</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">POS[0:3]</span></code></p></td>
<td><p>32</p></td>
<td><p>Tape position, drives 0 to 3</p></td>
</tr>
</tbody>
</table>
<p>Error handling is as follows:</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Error</p></th>
<th class="head"><p>Processed as</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>Not attached</p></td>
<td><p>Tape not ready; if <code class="docutils literal notranslate"><span class="pre">STOP_IOE</span></code>, stop</p></td>
</tr>
<tr class="row-odd"><td><p>End-of-file</p></td>
<td><p>Set error flag</p></td>
</tr>
<tr class="row-even"><td><p>OS I/O error</p></td>
<td><p>Set error flag; if <code class="docutils literal notranslate"><span class="pre">STOP_IOE</span></code>, stop</p></td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="symbolic-display-and-input">
<h2><span class="sectnum">1.3. </span>Symbolic display and input<a class="headerlink" href="#symbolic-display-and-input" title="Permalink to this heading">¶</a></h2>
<p>The Interdata simulator implements symbolic display and input.
Display is controlled by command-line switches:</p>
<table class="docutils align-default">
<tbody>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">-a</span></code></p></td>
<td><p>Display byte as ASCII character</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">-c</span></code></p></td>
<td><p>Display halfword as two packed ASCII characters</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">-m</span></code></p></td>
<td><p>Display instruction mnemonics</p></td>
</tr>
</tbody>
</table>
<p>Input parsing is controlled by the first character typed in or by command-line switches:</p>
<table class="docutils align-default">
<tbody>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">'</span></code> or <code class="docutils literal notranslate"><span class="pre">-a</span></code></p></td>
<td><p>ASCII character</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">&quot;</span></code> or <code class="docutils literal notranslate"><span class="pre">-c</span></code></p></td>
<td><p>Two packed ASCII characters</p></td>
</tr>
<tr class="row-odd"><td><p>Alphabetic</p></td>
<td><p>Instruction mnemonic</p></td>
</tr>
<tr class="row-even"><td><p>Numeric</p></td>
<td><p>Hexadecimal number</p></td>
</tr>
</tbody>
</table>
<section id="b-instruction-input">
<h3><span class="sectnum">1.3.1. </span>16b Instruction Input<a class="headerlink" href="#b-instruction-input" title="Permalink to this heading">¶</a></h3>
<p>Instruction input uses standard Interdata assembler syntax.
There are seven instruction classes:
short branch,
extended short branch,
short immediate,
register,
register-register,
memory,
and register-memory.</p>
<p>Short branch instructions have the format</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">sbop</span> <span class="n">mask</span><span class="p">,</span><span class="n">address</span>
</pre></div>
</div>
<p>where the <code class="docutils literal notranslate"><span class="pre">mask</span></code> is a hex (decimal) number between 0 and F (15),
and the address is within +32 (forward branch) or -32 (backward branch) of the current location.</p>
<p>Extended short branch instructions have the format</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">sbxop</span> <span class="n">address</span>
</pre></div>
</div>
<p>where the <code class="docutils literal notranslate"><span class="pre">address</span></code> is within +32 or -32 of the current location.
For extended short branches,
the simulator chooses the forward or backward direction automatically.</p>
<p>Short immediate instructions have the format</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">siop</span> <span class="n">regnum</span><span class="p">,</span><span class="n">immed</span>
</pre></div>
</div>
<p>where the register number is a hex (decimal) number,
optionally preceded by <code class="docutils literal notranslate"><span class="pre">R</span></code>,
between 0 and F (15),
and the immediate is a hex digit between 0 and F.</p>
<p>Register instructions have the format</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">rop</span> <span class="n">regnum</span>
</pre></div>
</div>
<p>where the register number is a hex (decimal) number,
optionally preceded by <code class="docutils literal notranslate"><span class="pre">R</span></code>,
between 0 and F (15).</p>
<p>Register-register instructions have the format</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">rrop</span> <span class="n">regnum</span><span class="p">,</span><span class="n">regnum</span>
</pre></div>
</div>
<p>where the register numbers are hex (decimal) numbers,
optionally preceded by <code class="docutils literal notranslate"><span class="pre">R</span></code>,
between 0 and F (15).</p>
<p>Memory instructions have the format</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">mop</span> <span class="n">address</span><span class="p">{(</span><span class="n">index</span><span class="p">)}</span>
</pre></div>
</div>
<p>where <code class="docutils literal notranslate"><span class="pre">address</span></code> is a hex number between 0 and 0xFFFF,
and the <code class="docutils literal notranslate"><span class="pre">index</span></code> register is a hex (decimal) number,
optionally preceded by <code class="docutils literal notranslate"><span class="pre">R</span></code>,
between 1 and F (15).</p>
<p>Register-memory instructions have the format</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">rmop</span> <span class="n">regnum</span><span class="p">,</span><span class="n">address</span><span class="p">{(</span><span class="n">index</span><span class="p">)}</span>
</pre></div>
</div>
<p>where the register number is a hex (decimal) number,
optionally preceded by <code class="docutils literal notranslate"><span class="pre">R</span></code>,
between 0 and F (15),
the <code class="docutils literal notranslate"><span class="pre">address</span></code> is a hex number between 0 and 0xFFFF,
and the <code class="docutils literal notranslate"><span class="pre">index</span></code> register is a hex (decimal) number,
optionally preceded by <code class="docutils literal notranslate"><span class="pre">R</span></code>,
between 1 and F (15).</p>
</section>
<section id="id1">
<h3><span class="sectnum">1.3.2. </span>32b Instruction Input<a class="headerlink" href="#id1" title="Permalink to this heading">¶</a></h3>
<p>Instruction input uses standard Interdata assembler syntax.
There are nine instruction classes:
short branch,
extended short branch,
short immediate,
16b immediate,
32b immediate,
register,
register-register,
memory,
and register-memory.
Addresses,
where required,
can be specified as either absolute numbers or relative to the current location
(<code class="docutils literal notranslate"><span class="pre">.+n</span></code> or <code class="docutils literal notranslate"><span class="pre">.-n</span></code>).</p>
<p>Short branch instructions have the format</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">sbop</span> <span class="n">mask</span><span class="p">,</span><span class="n">address</span>
</pre></div>
</div>
<p>where the <code class="docutils literal notranslate"><span class="pre">mask</span></code> is a hex (decimal) number between 0 and F (15),
and the address is within +32 (forward branch) or -32 (backward branch) of the current location.</p>
<p>Extended short branch instructions have the format</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">sbxop</span> <span class="n">address</span>
</pre></div>
</div>
<p>where the address is within +32 or -32 of the current location.
For extended short branches,
the simulator chooses the forward or backward direction automatically.</p>
<p>Short immediate instructions have the format</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">siop</span> <span class="n">regnum</span><span class="p">,</span><span class="n">immed</span>
</pre></div>
</div>
<p>where the register number is a hex (decimal) number,
optionally preceded by <code class="docutils literal notranslate"><span class="pre">R</span></code>,
between 0 and F (15),
and the immediate is a hex digit between 0 and F.</p>
<p>16b immediate instructions have the format</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">i16op</span> <span class="n">regnum</span><span class="p">,</span><span class="n">immed16</span><span class="p">{(</span><span class="n">index</span><span class="p">)}</span>
</pre></div>
</div>
<p>where the register number is a hex (decimal) number,
optionally preceded by <code class="docutils literal notranslate"><span class="pre">R</span></code>,
between 0 and F (15),
the immediate is a hex number between 0 and 0xFFFF,
and the index register is a hex (decimal) number,
optionally preceded by <code class="docutils literal notranslate"><span class="pre">R</span></code>,
between 1 and F (15).</p>
<p>32b immediate instructions have the format</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">i32op</span> <span class="n">regnum</span><span class="p">,</span><span class="n">immed32</span><span class="p">{(</span><span class="n">index</span><span class="p">)}</span>
</pre></div>
</div>
<p>where the register number is a hex (decimal) number,
optionally preceded by <code class="docutils literal notranslate"><span class="pre">R</span></code>,
between 0 and F (15),
the immediate is a hex number between 0 and 0xFFFFFFFF,
and the index register is a hex (decimal) number,
optionally preceded by <code class="docutils literal notranslate"><span class="pre">R</span></code>,
between 1 and F (15).</p>
<p>Register instructions have the format</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">rop</span> <span class="n">regnum</span>
</pre></div>
</div>
<p>where the register number is a hex (decimal) number,
optionally preceded by <code class="docutils literal notranslate"><span class="pre">R</span></code>,
between 0 and F (15).</p>
<p>Register-register instructions have the format</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">rrop</span> <span class="n">regnum</span><span class="p">,</span><span class="n">regnum</span>
</pre></div>
</div>
<p>where the register numbers are hex (decimal) numbers,
optionally preceded by <code class="docutils literal notranslate"><span class="pre">R</span></code>,
between 0 and F (15).</p>
<p>Memory instructions have the format</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">mop</span> <span class="n">address</span><span class="p">{(</span><span class="n">index</span><span class="p">)}</span> <span class="ow">or</span>
<span class="n">mop</span> <span class="n">address</span><span class="p">{(</span><span class="n">index1</span><span class="p">,</span><span class="n">index2</span><span class="p">)}</span>
</pre></div>
</div>
<p>where <code class="docutils literal notranslate"><span class="pre">address</span></code> is a hex number between 0 and 0xFFFF,
and the index registers are hex (decimal) numbers,
optionally preceded by <code class="docutils literal notranslate"><span class="pre">R</span></code>,
between 1 and F (15).</p>
<p>Register-memory instructions have the format</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">rmop</span> <span class="n">regnum</span><span class="p">,</span><span class="n">address</span><span class="p">{(</span><span class="n">index</span><span class="p">)}</span> <span class="ow">or</span>
<span class="n">rmop</span> <span class="n">regnum</span><span class="p">,</span><span class="n">address</span><span class="p">{(</span><span class="n">index1</span><span class="p">,</span><span class="n">index2</span><span class="p">)}</span>
</pre></div>
</div>
<p>where the register number is a hex (decimal) number,
optionally preceded by <code class="docutils literal notranslate"><span class="pre">R</span></code>,
between 0 and F (15),
the address is a hex number between 0 and 0xFFFF,
and the index registers are hex (decimal) numbers,
optionally preceded by <code class="docutils literal notranslate"><span class="pre">R</span></code>,
between 1 and F (15).</p>
<p>For memory operands,
the simulator automatically chooses the format
(<code class="docutils literal notranslate"><span class="pre">RX1</span></code>, <code class="docutils literal notranslate"><span class="pre">RX2</span></code>, <code class="docutils literal notranslate"><span class="pre">RX3</span></code>) that consumes the fewest bytes.
If both <code class="docutils literal notranslate"><span class="pre">RX1</span></code> and <code class="docutils literal notranslate"><span class="pre">RX2</span></code> are feasible,
the simulator chooses <code class="docutils literal notranslate"><span class="pre">RX1</span></code>.</p>
</section>
</section>
</section>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="index.html">Python</a></h1>








<h3>Navigation</h3>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="simh_doc.html">SimH Users' Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="simh_swre.html">SimH Sample Software Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="simh_faq.html">SimH FAQ</a></li>
<li class="toctree-l1"><a class="reference internal" href="nova_doc.html">Data General Nova</a></li>
<li class="toctree-l1"><a class="reference internal" href="pdp1_doc.html">Digital Equipment Corporation PDP-1</a></li>
<li class="toctree-l1"><a class="reference internal" href="pdp18b_doc.html">Digital Equipment Corporation PDP-4, PDP-7, PDP-9, PDP-15</a></li>
<li class="toctree-l1"><a class="reference internal" href="pdp8_doc.html">Digital Equipment Corporation PDP-8</a></li>
<li class="toctree-l1"><a class="reference internal" href="pdp10_doc.html">Digital Equipment Corporation PDP-10</a></li>
<li class="toctree-l1"><a class="reference internal" href="pdp11_doc.html">Digital Equipment Corporation PDP-11</a></li>
<li class="toctree-l1"><a class="reference internal" href="vax780_doc.html">Digital Equipment Corporation VAX-11/780</a></li>
<li class="toctree-l1"><a class="reference internal" href="vax_doc.html">Digital Equipment Corporation MicroVAX 3900</a></li>
<li class="toctree-l1"><a class="reference internal" href="gri_doc.html">GRI Computer Corporation GRI-909</a></li>
<li class="toctree-l1"><a class="reference internal" href="i1401_doc.html">IBM 1401</a></li>
<li class="toctree-l1"><a class="reference internal" href="i1620_doc.html">IBM 1620</a></li>
<li class="toctree-l1"><a class="reference internal" href="i7094_doc.html">IBM 7094</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">Interdata (Perkin Elmer) 16b and 32b systems</a></li>
<li class="toctree-l1"><a class="reference internal" href="h316_doc.html">Honeywell H316/H516</a></li>
<li class="toctree-l1"><a class="reference internal" href="lgp_doc.html">Royal-Mcbee LGP-30 (and LGP-21)</a></li>
<li class="toctree-l1"><a class="reference internal" href="sds_doc.html">Scientific Data Systems SDS-940</a></li>
<li class="toctree-l1"><a class="reference internal" href="sigma_doc.html">Xerox Data Systems Sigma 32b systems</a></li>
<li class="toctree-l1"><a class="reference internal" href="tx0_doc.html">TX-0 simulator usage</a></li>
<li class="toctree-l1"><a class="reference internal" href="simh_breakpoints.html">The SIMH breakpoint subsystem</a></li>
<li class="toctree-l1"><a class="reference internal" href="simh_magtape.html">SIMH magtape representation and handling</a></li>
<li class="toctree-l1"><a class="reference internal" href="simh_vmio.html">Adding an I/O device to a SIMH virtual machine</a></li>
<li class="toctree-l1"><a class="reference internal" href="simulators_acm_queue_2004.html">Simulators: virtual machines of the past and future</a></li>
<li class="toctree-l1"><a class="reference internal" href="Summary%20of%20IMP%20IO%20Device%20Codes.html">Summary of I/O commands for the Arpanet IMP</a></li>
<li class="toctree-l1"><a class="reference internal" href="ssem_doc.html">SSEM simulator usage</a></li>
<li class="toctree-l1"><a class="reference internal" href="swtp6800_doc.html">SWTP 6800 simulator usage</a></li>
<li class="toctree-l1"><a class="reference internal" href="simh.html">Writing a simulator for the SIMH system</a></li>
</ul>

<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="index.html">Documentation overview</a><ul>
      <li>Previous: <a href="i7094_doc.html" title="previous chapter"><span class="sectnum">1. </span>IBM 7090/7094 simulator usage</a></li>
      <li>Next: <a href="h316_doc.html" title="next chapter"><span class="sectnum">1. </span>H316 simulator usage</a></li>
  </ul></li>
</ul>
</div>
<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>document.getElementById('searchbox').style.display = "block"</script>








        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 5.3.0</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="_sources/id_doc.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>