// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See VFPU_32bit.h for the primary calling header

#include "VFPU_32bit__pch.h"
#include "VFPU_32bit___024root.h"

VL_ATTR_COLD void VFPU_32bit___024root___eval_static(VFPU_32bit___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    VFPU_32bit__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VFPU_32bit___024root___eval_static\n"); );
}

VL_ATTR_COLD void VFPU_32bit___024root___eval_initial(VFPU_32bit___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    VFPU_32bit__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VFPU_32bit___024root___eval_initial\n"); );
    // Body
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__MANTISSA_UNTI__DOT__ALU_UNIT__DOT__ALU_COMM_UNIT__DOT__SUM_UNIT_CLA__DOT__w_c__0 
        = vlSelf->FPU_32bit__DOT__MANTISSA_UNTI__DOT__ALU_UNIT__DOT__ALU_COMM_UNIT__DOT__SUM_UNIT_CLA__DOT__w_c;
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__SHF_UNIT__DOT__stage_data__0 
        = vlSelf->FPU_32bit__DOT__FPU_NOR_UNIT__DOT__SHF_UNIT__DOT__stage_data;
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_0__DOT__w_pos_one_0__0 
        = vlSelf->FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_0__DOT__w_pos_one_0;
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_1__DOT__LOPD_8bit_unit_0__DOT__w_pos_one_0__0 
        = vlSelf->FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_1__DOT__LOPD_8bit_unit_0__DOT__w_pos_one_0;
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_1__DOT__w_pos_one_0__0 
        = vlSelf->FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_1__DOT__w_pos_one_0;
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_1__DOT__LOPD_8bit_unit_1__DOT__w_pos_one_0__0 
        = vlSelf->FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_1__DOT__LOPD_8bit_unit_1__DOT__w_pos_one_0;
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_0__DOT__w_pos_one_1__0 
        = vlSelf->FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_0__DOT__w_pos_one_1;
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_1__DOT__w_pos_one_1__0 
        = vlSelf->FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_1__DOT__w_pos_one_1;
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_1__DOT__LOPD_8bit_unit_0__DOT__w_pos_one_1__0 
        = vlSelf->FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_1__DOT__LOPD_8bit_unit_0__DOT__w_pos_one_1;
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__MANTISSA_UNTI__DOT__MANTISSA_UNIT__DOT__SHF_shift_right_unit__DOT__GEN_SHIFT_RIGHT__DOT__SHF_SHIFT_RIGHT__DOT__stage_data__0 
        = vlSelf->FPU_32bit__DOT__MANTISSA_UNTI__DOT__MANTISSA_UNIT__DOT__SHF_shift_right_unit__DOT__GEN_SHIFT_RIGHT__DOT__SHF_SHIFT_RIGHT__DOT__stage_data;
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__MANTISSA_UNTI__DOT__ALU_UNIT__DOT__ALU_COMM_UNIT__DOT__SUM_UNIT_CLA__DOT__w_c__1 
        = vlSelf->FPU_32bit__DOT__MANTISSA_UNTI__DOT__ALU_UNIT__DOT__ALU_COMM_UNIT__DOT__SUM_UNIT_CLA__DOT__w_c;
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__SHF_UNIT__DOT__stage_data__1 
        = vlSelf->FPU_32bit__DOT__FPU_NOR_UNIT__DOT__SHF_UNIT__DOT__stage_data;
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_0__DOT__w_pos_one_0__1 
        = vlSelf->FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_0__DOT__w_pos_one_0;
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_1__DOT__LOPD_8bit_unit_0__DOT__w_pos_one_0__1 
        = vlSelf->FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_1__DOT__LOPD_8bit_unit_0__DOT__w_pos_one_0;
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_1__DOT__w_pos_one_0__1 
        = vlSelf->FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_1__DOT__w_pos_one_0;
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_1__DOT__LOPD_8bit_unit_1__DOT__w_pos_one_0__1 
        = vlSelf->FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_1__DOT__LOPD_8bit_unit_1__DOT__w_pos_one_0;
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_0__DOT__w_pos_one_1__1 
        = vlSelf->FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_0__DOT__w_pos_one_1;
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_1__DOT__w_pos_one_1__1 
        = vlSelf->FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_1__DOT__w_pos_one_1;
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_1__DOT__LOPD_8bit_unit_0__DOT__w_pos_one_1__1 
        = vlSelf->FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_1__DOT__LOPD_8bit_unit_0__DOT__w_pos_one_1;
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__MANTISSA_UNTI__DOT__MANTISSA_UNIT__DOT__SHF_shift_right_unit__DOT__GEN_SHIFT_RIGHT__DOT__SHF_SHIFT_RIGHT__DOT__stage_data__1 
        = vlSelf->FPU_32bit__DOT__MANTISSA_UNTI__DOT__MANTISSA_UNIT__DOT__SHF_shift_right_unit__DOT__GEN_SHIFT_RIGHT__DOT__SHF_SHIFT_RIGHT__DOT__stage_data;
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__MANTISSA_UNTI__DOT__ALU_UNIT__DOT__ALU_COMM_UNIT__DOT__SUM_UNIT_CLA__DOT__w_c__2 
        = vlSelf->FPU_32bit__DOT__MANTISSA_UNTI__DOT__ALU_UNIT__DOT__ALU_COMM_UNIT__DOT__SUM_UNIT_CLA__DOT__w_c;
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__SHF_UNIT__DOT__stage_data__2 
        = vlSelf->FPU_32bit__DOT__FPU_NOR_UNIT__DOT__SHF_UNIT__DOT__stage_data;
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_0__DOT__w_pos_one_0__2 
        = vlSelf->FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_0__DOT__w_pos_one_0;
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_1__DOT__LOPD_8bit_unit_0__DOT__w_pos_one_0__2 
        = vlSelf->FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_1__DOT__LOPD_8bit_unit_0__DOT__w_pos_one_0;
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_1__DOT__w_pos_one_0__2 
        = vlSelf->FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_1__DOT__w_pos_one_0;
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_1__DOT__LOPD_8bit_unit_1__DOT__w_pos_one_0__2 
        = vlSelf->FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_1__DOT__LOPD_8bit_unit_1__DOT__w_pos_one_0;
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_0__DOT__w_pos_one_1__2 
        = vlSelf->FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_0__DOT__w_pos_one_1;
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_1__DOT__w_pos_one_1__2 
        = vlSelf->FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_1__DOT__w_pos_one_1;
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_1__DOT__LOPD_8bit_unit_0__DOT__w_pos_one_1__2 
        = vlSelf->FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_1__DOT__LOPD_8bit_unit_0__DOT__w_pos_one_1;
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__MANTISSA_UNTI__DOT__MANTISSA_UNIT__DOT__SHF_shift_right_unit__DOT__GEN_SHIFT_RIGHT__DOT__SHF_SHIFT_RIGHT__DOT__stage_data__2 
        = vlSelf->FPU_32bit__DOT__MANTISSA_UNTI__DOT__MANTISSA_UNIT__DOT__SHF_shift_right_unit__DOT__GEN_SHIFT_RIGHT__DOT__SHF_SHIFT_RIGHT__DOT__stage_data;
}

VL_ATTR_COLD void VFPU_32bit___024root___eval_final(VFPU_32bit___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    VFPU_32bit__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VFPU_32bit___024root___eval_final\n"); );
}

#ifdef VL_DEBUG
VL_ATTR_COLD void VFPU_32bit___024root___dump_triggers__stl(VFPU_32bit___024root* vlSelf);
#endif  // VL_DEBUG
VL_ATTR_COLD bool VFPU_32bit___024root___eval_phase__stl(VFPU_32bit___024root* vlSelf);

VL_ATTR_COLD void VFPU_32bit___024root___eval_settle(VFPU_32bit___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    VFPU_32bit__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VFPU_32bit___024root___eval_settle\n"); );
    // Init
    IData/*31:0*/ __VstlIterCount;
    CData/*0:0*/ __VstlContinue;
    // Body
    __VstlIterCount = 0U;
    vlSelf->__VstlFirstIteration = 1U;
    __VstlContinue = 1U;
    while (__VstlContinue) {
        if (VL_UNLIKELY((0x64U < __VstlIterCount))) {
#ifdef VL_DEBUG
            VFPU_32bit___024root___dump_triggers__stl(vlSelf);
#endif
            VL_FATAL_MT("/home/noname/Documents/project_tiny/Floating_point/02_rtl/FPU_32bit.sv", 1, "", "Settle region did not converge.");
        }
        __VstlIterCount = ((IData)(1U) + __VstlIterCount);
        __VstlContinue = 0U;
        if (VFPU_32bit___024root___eval_phase__stl(vlSelf)) {
            __VstlContinue = 1U;
        }
        vlSelf->__VstlFirstIteration = 0U;
    }
}

#ifdef VL_DEBUG
VL_ATTR_COLD void VFPU_32bit___024root___dump_triggers__stl(VFPU_32bit___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    VFPU_32bit__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VFPU_32bit___024root___dump_triggers__stl\n"); );
    // Body
    if ((1U & (~ vlSelf->__VstlTriggered.any()))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if ((1ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 0 is active: Internal 'stl' trigger - first iteration\n");
    }
    if ((2ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 1 is active: @([hybrid] FPU_32bit.MANTISSA_UNTI.ALU_UNIT.ALU_COMM_UNIT.SUM_UNIT_CLA.w_c)\n");
    }
    if ((4ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 2 is active: @([hybrid] FPU_32bit.FPU_NOR_UNIT.SHF_UNIT.stage_data)\n");
    }
    if ((8ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 3 is active: @([hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_0.LOPD_8bit_unit_0.w_pos_one_0 or [hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_1.LOPD_8bit_unit_0.w_pos_one_0 or [hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_0.LOPD_8bit_unit_1.w_pos_one_0 or [hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_1.LOPD_8bit_unit_1.w_pos_one_0 or [hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_0.LOPD_8bit_unit_0.w_pos_one_1 or [hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_0.LOPD_8bit_unit_1.w_pos_one_1 or [hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_1.LOPD_8bit_unit_0.w_pos_one_1)\n");
    }
    if ((0x10ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 4 is active: @([hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_0.LOPD_8bit_unit_0.w_pos_one_0)\n");
    }
    if ((0x20ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 5 is active: @([hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_1.LOPD_8bit_unit_0.w_pos_one_0)\n");
    }
    if ((0x40ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 6 is active: @([hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_0.LOPD_8bit_unit_1.w_pos_one_0)\n");
    }
    if ((0x80ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 7 is active: @([hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_1.LOPD_8bit_unit_1.w_pos_one_0)\n");
    }
    if ((0x100ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 8 is active: @([hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_0.LOPD_8bit_unit_0.w_pos_one_1)\n");
    }
    if ((0x200ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 9 is active: @([hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_0.LOPD_8bit_unit_1.w_pos_one_1)\n");
    }
    if ((0x400ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 10 is active: @([hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_1.LOPD_8bit_unit_0.w_pos_one_1)\n");
    }
    if ((0x800ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 11 is active: @([hybrid] FPU_32bit.MANTISSA_UNTI.MANTISSA_UNIT.SHF_shift_right_unit.GEN_SHIFT_RIGHT.SHF_SHIFT_RIGHT.stage_data)\n");
    }
}
#endif  // VL_DEBUG

void VFPU_32bit___024root___ico_sequent__TOP__0(VFPU_32bit___024root* vlSelf);
void VFPU_32bit___024root___ico_comb__TOP__0(VFPU_32bit___024root* vlSelf);
void VFPU_32bit___024root___ico_comb__TOP__1(VFPU_32bit___024root* vlSelf);
void VFPU_32bit___024root___ico_comb__TOP__2(VFPU_32bit___024root* vlSelf);
void VFPU_32bit___024root___ico_comb__TOP__3(VFPU_32bit___024root* vlSelf);
void VFPU_32bit___024root___ico_comb__TOP__4(VFPU_32bit___024root* vlSelf);
void VFPU_32bit___024root___ico_comb__TOP__5(VFPU_32bit___024root* vlSelf);
void VFPU_32bit___024root___ico_comb__TOP__6(VFPU_32bit___024root* vlSelf);
void VFPU_32bit___024root___ico_comb__TOP__7(VFPU_32bit___024root* vlSelf);
void VFPU_32bit___024root___ico_comb__TOP__8(VFPU_32bit___024root* vlSelf);
void VFPU_32bit___024root___ico_comb__TOP__9(VFPU_32bit___024root* vlSelf);
void VFPU_32bit___024root___ico_comb__TOP__10(VFPU_32bit___024root* vlSelf);
void VFPU_32bit___024root___ico_comb__TOP__11(VFPU_32bit___024root* vlSelf);
void VFPU_32bit___024root___ico_comb__TOP__12(VFPU_32bit___024root* vlSelf);
void VFPU_32bit___024root___ico_comb__TOP__13(VFPU_32bit___024root* vlSelf);
void VFPU_32bit___024root___ico_comb__TOP__14(VFPU_32bit___024root* vlSelf);

VL_ATTR_COLD void VFPU_32bit___024root___eval_stl(VFPU_32bit___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    VFPU_32bit__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VFPU_32bit___024root___eval_stl\n"); );
    // Body
    if ((1ULL & vlSelf->__VstlTriggered.word(0U))) {
        VFPU_32bit___024root___ico_sequent__TOP__0(vlSelf);
        vlSelf->__Vm_traceActivity[9U] = 1U;
        vlSelf->__Vm_traceActivity[8U] = 1U;
        vlSelf->__Vm_traceActivity[7U] = 1U;
        vlSelf->__Vm_traceActivity[6U] = 1U;
        vlSelf->__Vm_traceActivity[5U] = 1U;
        vlSelf->__Vm_traceActivity[4U] = 1U;
        vlSelf->__Vm_traceActivity[3U] = 1U;
        vlSelf->__Vm_traceActivity[2U] = 1U;
        vlSelf->__Vm_traceActivity[1U] = 1U;
        vlSelf->__Vm_traceActivity[0U] = 1U;
    }
    if ((0x801ULL & vlSelf->__VstlTriggered.word(0U))) {
        VFPU_32bit___024root___ico_comb__TOP__0(vlSelf);
        vlSelf->__Vm_traceActivity[9U] = 1U;
        vlSelf->__Vm_traceActivity[8U] = 1U;
        vlSelf->__Vm_traceActivity[7U] = 1U;
        vlSelf->__Vm_traceActivity[6U] = 1U;
        vlSelf->__Vm_traceActivity[5U] = 1U;
        vlSelf->__Vm_traceActivity[4U] = 1U;
        vlSelf->__Vm_traceActivity[3U] = 1U;
        vlSelf->__Vm_traceActivity[2U] = 1U;
        vlSelf->__Vm_traceActivity[1U] = 1U;
        vlSelf->__Vm_traceActivity[0U] = 1U;
    }
    if ((3ULL & vlSelf->__VstlTriggered.word(0U))) {
        VFPU_32bit___024root___ico_comb__TOP__1(vlSelf);
        vlSelf->__Vm_traceActivity[9U] = 1U;
        vlSelf->__Vm_traceActivity[8U] = 1U;
        vlSelf->__Vm_traceActivity[7U] = 1U;
        vlSelf->__Vm_traceActivity[6U] = 1U;
        vlSelf->__Vm_traceActivity[5U] = 1U;
        vlSelf->__Vm_traceActivity[4U] = 1U;
        vlSelf->__Vm_traceActivity[3U] = 1U;
        vlSelf->__Vm_traceActivity[2U] = 1U;
        vlSelf->__Vm_traceActivity[1U] = 1U;
        vlSelf->__Vm_traceActivity[0U] = 1U;
    }
    if ((0x13ULL & vlSelf->__VstlTriggered.word(0U))) {
        VFPU_32bit___024root___ico_comb__TOP__2(vlSelf);
    }
    if ((0x103ULL & vlSelf->__VstlTriggered.word(0U))) {
        VFPU_32bit___024root___ico_comb__TOP__3(vlSelf);
    }
    if ((0x43ULL & vlSelf->__VstlTriggered.word(0U))) {
        VFPU_32bit___024root___ico_comb__TOP__4(vlSelf);
    }
    if ((0x23ULL & vlSelf->__VstlTriggered.word(0U))) {
        VFPU_32bit___024root___ico_comb__TOP__5(vlSelf);
    }
    if ((0x203ULL & vlSelf->__VstlTriggered.word(0U))) {
        VFPU_32bit___024root___ico_comb__TOP__6(vlSelf);
    }
    if ((0x403ULL & vlSelf->__VstlTriggered.word(0U))) {
        VFPU_32bit___024root___ico_comb__TOP__7(vlSelf);
    }
    if ((0x83ULL & vlSelf->__VstlTriggered.word(0U))) {
        VFPU_32bit___024root___ico_comb__TOP__8(vlSelf);
    }
    if ((0x243ULL & vlSelf->__VstlTriggered.word(0U))) {
        VFPU_32bit___024root___ico_comb__TOP__9(vlSelf);
    }
    if ((0x4a3ULL & vlSelf->__VstlTriggered.word(0U))) {
        VFPU_32bit___024root___ico_comb__TOP__10(vlSelf);
        vlSelf->__Vm_traceActivity[9U] = 1U;
        vlSelf->__Vm_traceActivity[8U] = 1U;
        vlSelf->__Vm_traceActivity[7U] = 1U;
        vlSelf->__Vm_traceActivity[6U] = 1U;
        vlSelf->__Vm_traceActivity[5U] = 1U;
        vlSelf->__Vm_traceActivity[4U] = 1U;
        vlSelf->__Vm_traceActivity[3U] = 1U;
        vlSelf->__Vm_traceActivity[2U] = 1U;
        vlSelf->__Vm_traceActivity[1U] = 1U;
        vlSelf->__Vm_traceActivity[0U] = 1U;
    }
    if ((0x7f3ULL & vlSelf->__VstlTriggered.word(0U))) {
        VFPU_32bit___024root___ico_comb__TOP__11(vlSelf);
    }
    if ((0x7ebULL & vlSelf->__VstlTriggered.word(0U))) {
        VFPU_32bit___024root___ico_comb__TOP__12(vlSelf);
        vlSelf->__Vm_traceActivity[9U] = 1U;
        vlSelf->__Vm_traceActivity[8U] = 1U;
        vlSelf->__Vm_traceActivity[7U] = 1U;
        vlSelf->__Vm_traceActivity[6U] = 1U;
        vlSelf->__Vm_traceActivity[5U] = 1U;
        vlSelf->__Vm_traceActivity[4U] = 1U;
        vlSelf->__Vm_traceActivity[3U] = 1U;
        vlSelf->__Vm_traceActivity[2U] = 1U;
        vlSelf->__Vm_traceActivity[1U] = 1U;
        vlSelf->__Vm_traceActivity[0U] = 1U;
    }
    if ((0x7efULL & vlSelf->__VstlTriggered.word(0U))) {
        VFPU_32bit___024root___ico_comb__TOP__13(vlSelf);
    }
    if ((0x7ffULL & vlSelf->__VstlTriggered.word(0U))) {
        VFPU_32bit___024root___ico_comb__TOP__14(vlSelf);
    }
}

VL_ATTR_COLD void VFPU_32bit___024root___eval_triggers__stl(VFPU_32bit___024root* vlSelf);

VL_ATTR_COLD bool VFPU_32bit___024root___eval_phase__stl(VFPU_32bit___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    VFPU_32bit__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VFPU_32bit___024root___eval_phase__stl\n"); );
    // Init
    CData/*0:0*/ __VstlExecute;
    // Body
    VFPU_32bit___024root___eval_triggers__stl(vlSelf);
    __VstlExecute = vlSelf->__VstlTriggered.any();
    if (__VstlExecute) {
        VFPU_32bit___024root___eval_stl(vlSelf);
    }
    return (__VstlExecute);
}

#ifdef VL_DEBUG
VL_ATTR_COLD void VFPU_32bit___024root___dump_triggers__ico(VFPU_32bit___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    VFPU_32bit__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VFPU_32bit___024root___dump_triggers__ico\n"); );
    // Body
    if ((1U & (~ vlSelf->__VicoTriggered.any()))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if ((1ULL & vlSelf->__VicoTriggered.word(0U))) {
        VL_DBG_MSGF("         'ico' region trigger index 0 is active: Internal 'ico' trigger - first iteration\n");
    }
    if ((2ULL & vlSelf->__VicoTriggered.word(0U))) {
        VL_DBG_MSGF("         'ico' region trigger index 1 is active: @([hybrid] FPU_32bit.MANTISSA_UNTI.ALU_UNIT.ALU_COMM_UNIT.SUM_UNIT_CLA.w_c)\n");
    }
    if ((4ULL & vlSelf->__VicoTriggered.word(0U))) {
        VL_DBG_MSGF("         'ico' region trigger index 2 is active: @([hybrid] FPU_32bit.FPU_NOR_UNIT.SHF_UNIT.stage_data)\n");
    }
    if ((8ULL & vlSelf->__VicoTriggered.word(0U))) {
        VL_DBG_MSGF("         'ico' region trigger index 3 is active: @([hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_0.LOPD_8bit_unit_0.w_pos_one_0 or [hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_1.LOPD_8bit_unit_0.w_pos_one_0 or [hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_0.LOPD_8bit_unit_1.w_pos_one_0 or [hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_1.LOPD_8bit_unit_1.w_pos_one_0 or [hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_0.LOPD_8bit_unit_0.w_pos_one_1 or [hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_0.LOPD_8bit_unit_1.w_pos_one_1 or [hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_1.LOPD_8bit_unit_0.w_pos_one_1)\n");
    }
    if ((0x10ULL & vlSelf->__VicoTriggered.word(0U))) {
        VL_DBG_MSGF("         'ico' region trigger index 4 is active: @([hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_0.LOPD_8bit_unit_0.w_pos_one_0)\n");
    }
    if ((0x20ULL & vlSelf->__VicoTriggered.word(0U))) {
        VL_DBG_MSGF("         'ico' region trigger index 5 is active: @([hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_1.LOPD_8bit_unit_0.w_pos_one_0)\n");
    }
    if ((0x40ULL & vlSelf->__VicoTriggered.word(0U))) {
        VL_DBG_MSGF("         'ico' region trigger index 6 is active: @([hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_0.LOPD_8bit_unit_1.w_pos_one_0)\n");
    }
    if ((0x80ULL & vlSelf->__VicoTriggered.word(0U))) {
        VL_DBG_MSGF("         'ico' region trigger index 7 is active: @([hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_1.LOPD_8bit_unit_1.w_pos_one_0)\n");
    }
    if ((0x100ULL & vlSelf->__VicoTriggered.word(0U))) {
        VL_DBG_MSGF("         'ico' region trigger index 8 is active: @([hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_0.LOPD_8bit_unit_0.w_pos_one_1)\n");
    }
    if ((0x200ULL & vlSelf->__VicoTriggered.word(0U))) {
        VL_DBG_MSGF("         'ico' region trigger index 9 is active: @([hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_0.LOPD_8bit_unit_1.w_pos_one_1)\n");
    }
    if ((0x400ULL & vlSelf->__VicoTriggered.word(0U))) {
        VL_DBG_MSGF("         'ico' region trigger index 10 is active: @([hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_1.LOPD_8bit_unit_0.w_pos_one_1)\n");
    }
    if ((0x800ULL & vlSelf->__VicoTriggered.word(0U))) {
        VL_DBG_MSGF("         'ico' region trigger index 11 is active: @([hybrid] FPU_32bit.MANTISSA_UNTI.MANTISSA_UNIT.SHF_shift_right_unit.GEN_SHIFT_RIGHT.SHF_SHIFT_RIGHT.stage_data)\n");
    }
}
#endif  // VL_DEBUG

#ifdef VL_DEBUG
VL_ATTR_COLD void VFPU_32bit___024root___dump_triggers__act(VFPU_32bit___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    VFPU_32bit__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VFPU_32bit___024root___dump_triggers__act\n"); );
    // Body
    if ((1U & (~ vlSelf->__VactTriggered.any()))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if ((1ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 0 is active: @([hybrid] FPU_32bit.MANTISSA_UNTI.ALU_UNIT.ALU_COMM_UNIT.SUM_UNIT_CLA.w_c)\n");
    }
    if ((2ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 1 is active: @([hybrid] FPU_32bit.FPU_NOR_UNIT.SHF_UNIT.stage_data)\n");
    }
    if ((4ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 2 is active: @([hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_0.LOPD_8bit_unit_0.w_pos_one_0 or [hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_1.LOPD_8bit_unit_0.w_pos_one_0 or [hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_0.LOPD_8bit_unit_1.w_pos_one_0 or [hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_1.LOPD_8bit_unit_1.w_pos_one_0 or [hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_0.LOPD_8bit_unit_0.w_pos_one_1 or [hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_0.LOPD_8bit_unit_1.w_pos_one_1 or [hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_1.LOPD_8bit_unit_0.w_pos_one_1)\n");
    }
    if ((8ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 3 is active: @([hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_0.LOPD_8bit_unit_0.w_pos_one_0)\n");
    }
    if ((0x10ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 4 is active: @([hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_1.LOPD_8bit_unit_0.w_pos_one_0)\n");
    }
    if ((0x20ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 5 is active: @([hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_0.LOPD_8bit_unit_1.w_pos_one_0)\n");
    }
    if ((0x40ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 6 is active: @([hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_1.LOPD_8bit_unit_1.w_pos_one_0)\n");
    }
    if ((0x80ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 7 is active: @([hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_0.LOPD_8bit_unit_0.w_pos_one_1)\n");
    }
    if ((0x100ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 8 is active: @([hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_0.LOPD_8bit_unit_1.w_pos_one_1)\n");
    }
    if ((0x200ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 9 is active: @([hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_1.LOPD_8bit_unit_0.w_pos_one_1)\n");
    }
    if ((0x400ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 10 is active: @([hybrid] FPU_32bit.MANTISSA_UNTI.MANTISSA_UNIT.SHF_shift_right_unit.GEN_SHIFT_RIGHT.SHF_SHIFT_RIGHT.stage_data)\n");
    }
}
#endif  // VL_DEBUG

#ifdef VL_DEBUG
VL_ATTR_COLD void VFPU_32bit___024root___dump_triggers__nba(VFPU_32bit___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    VFPU_32bit__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VFPU_32bit___024root___dump_triggers__nba\n"); );
    // Body
    if ((1U & (~ vlSelf->__VnbaTriggered.any()))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if ((1ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 0 is active: @([hybrid] FPU_32bit.MANTISSA_UNTI.ALU_UNIT.ALU_COMM_UNIT.SUM_UNIT_CLA.w_c)\n");
    }
    if ((2ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 1 is active: @([hybrid] FPU_32bit.FPU_NOR_UNIT.SHF_UNIT.stage_data)\n");
    }
    if ((4ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 2 is active: @([hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_0.LOPD_8bit_unit_0.w_pos_one_0 or [hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_1.LOPD_8bit_unit_0.w_pos_one_0 or [hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_0.LOPD_8bit_unit_1.w_pos_one_0 or [hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_1.LOPD_8bit_unit_1.w_pos_one_0 or [hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_0.LOPD_8bit_unit_0.w_pos_one_1 or [hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_0.LOPD_8bit_unit_1.w_pos_one_1 or [hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_1.LOPD_8bit_unit_0.w_pos_one_1)\n");
    }
    if ((8ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 3 is active: @([hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_0.LOPD_8bit_unit_0.w_pos_one_0)\n");
    }
    if ((0x10ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 4 is active: @([hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_1.LOPD_8bit_unit_0.w_pos_one_0)\n");
    }
    if ((0x20ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 5 is active: @([hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_0.LOPD_8bit_unit_1.w_pos_one_0)\n");
    }
    if ((0x40ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 6 is active: @([hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_1.LOPD_8bit_unit_1.w_pos_one_0)\n");
    }
    if ((0x80ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 7 is active: @([hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_0.LOPD_8bit_unit_0.w_pos_one_1)\n");
    }
    if ((0x100ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 8 is active: @([hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_0.LOPD_8bit_unit_1.w_pos_one_1)\n");
    }
    if ((0x200ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 9 is active: @([hybrid] FPU_32bit.FPU_NOR_UNIT.LOPD_unit.LOPD_16bit_unit_1.LOPD_8bit_unit_0.w_pos_one_1)\n");
    }
    if ((0x400ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 10 is active: @([hybrid] FPU_32bit.MANTISSA_UNTI.MANTISSA_UNIT.SHF_shift_right_unit.GEN_SHIFT_RIGHT.SHF_SHIFT_RIGHT.stage_data)\n");
    }
}
#endif  // VL_DEBUG

VL_ATTR_COLD void VFPU_32bit___024root___ctor_var_reset(VFPU_32bit___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    VFPU_32bit__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VFPU_32bit___024root___ctor_var_reset\n"); );
    // Body
    vlSelf->i_alu_op = VL_RAND_RESET_I(1);
    vlSelf->i_data_a = VL_RAND_RESET_I(32);
    vlSelf->i_data_b = VL_RAND_RESET_I(32);
    vlSelf->o_result = VL_RAND_RESET_I(32);
    vlSelf->FPU_32bit__DOT__EXP_o_exp_diff_signal = VL_RAND_RESET_I(1);
    vlSelf->FPU_32bit__DOT__NOR_o_lopd = VL_RAND_RESET_I(5);
    vlSelf->FPU_32bit__DOT__NOR_o_zero_flag = VL_RAND_RESET_I(1);
    vlSelf->FPU_32bit__DOT__ROU_o_mantissa_result = VL_RAND_RESET_I(23);
    vlSelf->FPU_32bit__DOT__EXP_UNIT__DOT__EXP_DIFF_EXPONENT_UNIT__DOT__w_less_exp = VL_RAND_RESET_I(8);
    vlSelf->FPU_32bit__DOT__EXP_UNIT__DOT__EXP_DIFF_EXPONENT_UNIT__DOT__w_greater_exp = VL_RAND_RESET_I(8);
    vlSelf->FPU_32bit__DOT__EXP_UNIT__DOT__EXP_DIFF_EXPONENT_UNIT__DOT__EXP_SUB_UNIT__DOT__CLA_8BIT_UNIT__DOT__w_C = VL_RAND_RESET_I(1);
    vlSelf->FPU_32bit__DOT__EXP_UNIT__DOT__EXP_DIFF_EXPONENT_UNIT__DOT__EXP_SUB_UNIT__DOT__CLA_8BIT_UNIT__DOT____Vcellout__CLA_4BIT_UNIT_0__o_g = VL_RAND_RESET_I(1);
    vlSelf->FPU_32bit__DOT__EXP_UNIT__DOT__EXP_DIFF_EXPONENT_UNIT__DOT__EXP_SUB_UNIT__DOT__CLA_8BIT_UNIT__DOT____Vcellout__CLA_4BIT_UNIT_1__o_g = VL_RAND_RESET_I(1);
    vlSelf->FPU_32bit__DOT__EXP_UNIT__DOT__EXP_DIFF_EXPONENT_UNIT__DOT__EXP_SUB_UNIT__DOT__CLA_8BIT_UNIT__DOT__CLA_4BIT_UNIT_0__DOT__w_g = VL_RAND_RESET_I(4);
    vlSelf->FPU_32bit__DOT__EXP_UNIT__DOT__EXP_DIFF_EXPONENT_UNIT__DOT__EXP_SUB_UNIT__DOT__CLA_8BIT_UNIT__DOT__CLA_4BIT_UNIT_0__DOT__w_p = VL_RAND_RESET_I(4);
    vlSelf->FPU_32bit__DOT__EXP_UNIT__DOT__EXP_DIFF_EXPONENT_UNIT__DOT__EXP_SUB_UNIT__DOT__CLA_8BIT_UNIT__DOT__CLA_4BIT_UNIT_0__DOT__w_c = VL_RAND_RESET_I(4);
    vlSelf->FPU_32bit__DOT__EXP_UNIT__DOT__EXP_DIFF_EXPONENT_UNIT__DOT__EXP_SUB_UNIT__DOT__CLA_8BIT_UNIT__DOT__CLA_4BIT_UNIT_1__DOT__w_g = VL_RAND_RESET_I(4);
    vlSelf->FPU_32bit__DOT__EXP_UNIT__DOT__EXP_DIFF_EXPONENT_UNIT__DOT__EXP_SUB_UNIT__DOT__CLA_8BIT_UNIT__DOT__CLA_4BIT_UNIT_1__DOT__w_p = VL_RAND_RESET_I(4);
    vlSelf->FPU_32bit__DOT__EXP_UNIT__DOT__EXP_DIFF_EXPONENT_UNIT__DOT__EXP_SUB_UNIT__DOT__CLA_8BIT_UNIT__DOT__CLA_4BIT_UNIT_1__DOT__w_c = VL_RAND_RESET_I(4);
    vlSelf->FPU_32bit__DOT__EXP_UNIT__DOT__EXP_ADJUST_UNIT__DOT__CLA_8BIT_UNIT__DOT__w_C = VL_RAND_RESET_I(1);
    vlSelf->FPU_32bit__DOT__EXP_UNIT__DOT__EXP_ADJUST_UNIT__DOT__CLA_8BIT_UNIT__DOT____Vcellout__CLA_4BIT_UNIT_0__o_g = VL_RAND_RESET_I(1);
    vlSelf->FPU_32bit__DOT__EXP_UNIT__DOT__EXP_ADJUST_UNIT__DOT__CLA_8BIT_UNIT__DOT____Vcellinp__CLA_4BIT_UNIT_0__b = VL_RAND_RESET_I(4);
    vlSelf->FPU_32bit__DOT__EXP_UNIT__DOT__EXP_ADJUST_UNIT__DOT__CLA_8BIT_UNIT__DOT____Vcellout__CLA_4BIT_UNIT_1__o_g = VL_RAND_RESET_I(1);
    vlSelf->FPU_32bit__DOT__EXP_UNIT__DOT__EXP_ADJUST_UNIT__DOT__CLA_8BIT_UNIT__DOT____Vcellinp__CLA_4BIT_UNIT_1__b = VL_RAND_RESET_I(4);
    vlSelf->FPU_32bit__DOT__EXP_UNIT__DOT__EXP_ADJUST_UNIT__DOT__CLA_8BIT_UNIT__DOT__CLA_4BIT_UNIT_0__DOT__w_g = VL_RAND_RESET_I(4);
    vlSelf->FPU_32bit__DOT__EXP_UNIT__DOT__EXP_ADJUST_UNIT__DOT__CLA_8BIT_UNIT__DOT__CLA_4BIT_UNIT_0__DOT__w_p = VL_RAND_RESET_I(4);
    vlSelf->FPU_32bit__DOT__EXP_UNIT__DOT__EXP_ADJUST_UNIT__DOT__CLA_8BIT_UNIT__DOT__CLA_4BIT_UNIT_0__DOT__w_c = VL_RAND_RESET_I(4);
    vlSelf->FPU_32bit__DOT__EXP_UNIT__DOT__EXP_ADJUST_UNIT__DOT__CLA_8BIT_UNIT__DOT__CLA_4BIT_UNIT_1__DOT__w_g = VL_RAND_RESET_I(4);
    vlSelf->FPU_32bit__DOT__EXP_UNIT__DOT__EXP_ADJUST_UNIT__DOT__CLA_8BIT_UNIT__DOT__CLA_4BIT_UNIT_1__DOT__w_p = VL_RAND_RESET_I(4);
    vlSelf->FPU_32bit__DOT__EXP_UNIT__DOT__EXP_ADJUST_UNIT__DOT__CLA_8BIT_UNIT__DOT__CLA_4BIT_UNIT_1__DOT__w_c = VL_RAND_RESET_I(4);
    vlSelf->FPU_32bit__DOT__MANTISSA_UNTI__DOT__w_mantiss_less_0 = VL_RAND_RESET_I(29);
    vlSelf->FPU_32bit__DOT__MANTISSA_UNTI__DOT__w_mantiss_less_1 = VL_RAND_RESET_I(29);
    vlSelf->FPU_32bit__DOT__MANTISSA_UNTI__DOT____Vcellinp__MANTISSA_UNIT__i_diff_value = VL_RAND_RESET_I(5);
    for (int __Vi0 = 0; __Vi0 < 6; ++__Vi0) {
        vlSelf->FPU_32bit__DOT__MANTISSA_UNTI__DOT__MANTISSA_UNIT__DOT__SHF_shift_right_unit__DOT__GEN_SHIFT_RIGHT__DOT__SHF_SHIFT_RIGHT__DOT__stage_data[__Vi0] = VL_RAND_RESET_I(28);
    }
    vlSelf->FPU_32bit__DOT__MANTISSA_UNTI__DOT__MANTISSA_swap_UNIT__DOT__w_compare = VL_RAND_RESET_I(1);
    vlSelf->FPU_32bit__DOT__MANTISSA_UNTI__DOT__MANTISSA_swap_UNIT__DOT__w_mantissa_a = VL_RAND_RESET_I(29);
    vlSelf->FPU_32bit__DOT__MANTISSA_UNTI__DOT__MANTISSA_swap_UNIT__DOT____VdfgExtracted_he874b486__0 = VL_RAND_RESET_I(29);
    vlSelf->FPU_32bit__DOT__MANTISSA_UNTI__DOT__MANTISSA_swap_UNIT__DOT____VdfgExtracted_hc027727c__0 = VL_RAND_RESET_I(29);
    vlSelf->FPU_32bit__DOT__MANTISSA_UNTI__DOT__ALU_UNIT__DOT__w_carry_in = VL_RAND_RESET_I(1);
    vlSelf->FPU_32bit__DOT__MANTISSA_UNTI__DOT__ALU_UNIT__DOT__w_i_mantissa_b = VL_RAND_RESET_I(28);
    vlSelf->FPU_32bit__DOT__MANTISSA_UNTI__DOT__ALU_UNIT__DOT__ALU_COMM_UNIT__DOT__SUM_UNIT_CLA__DOT__w_c = VL_RAND_RESET_I(8);
    vlSelf->FPU_32bit__DOT__MANTISSA_UNTI__DOT__ALU_UNIT__DOT__ALU_COMM_UNIT__DOT__SUM_UNIT_CLA__DOT__w_p = VL_RAND_RESET_I(7);
    vlSelf->FPU_32bit__DOT__MANTISSA_UNTI__DOT__ALU_UNIT__DOT__ALU_COMM_UNIT__DOT__SUM_UNIT_CLA__DOT__w_g = VL_RAND_RESET_I(7);
    vlSelf->FPU_32bit__DOT__MANTISSA_UNTI__DOT__ALU_UNIT__DOT__ALU_COMM_UNIT__DOT__SUM_UNIT_CLA__DOT__CLA_4BIT_UNIT_0__DOT__w_g = VL_RAND_RESET_I(4);
    vlSelf->FPU_32bit__DOT__MANTISSA_UNTI__DOT__ALU_UNIT__DOT__ALU_COMM_UNIT__DOT__SUM_UNIT_CLA__DOT__CLA_4BIT_UNIT_0__DOT__w_p = VL_RAND_RESET_I(4);
    vlSelf->FPU_32bit__DOT__MANTISSA_UNTI__DOT__ALU_UNIT__DOT__ALU_COMM_UNIT__DOT__SUM_UNIT_CLA__DOT__CLA_4BIT_UNIT_0__DOT__w_c = VL_RAND_RESET_I(4);
    vlSelf->FPU_32bit__DOT__MANTISSA_UNTI__DOT__ALU_UNIT__DOT__ALU_COMM_UNIT__DOT__SUM_UNIT_CLA__DOT__CLA_BLOCK_GEN__BRA__1__KET____DOT__CLA_4BIT_UNIT_1__DOT__w_g = VL_RAND_RESET_I(4);
    vlSelf->FPU_32bit__DOT__MANTISSA_UNTI__DOT__ALU_UNIT__DOT__ALU_COMM_UNIT__DOT__SUM_UNIT_CLA__DOT__CLA_BLOCK_GEN__BRA__1__KET____DOT__CLA_4BIT_UNIT_1__DOT__w_p = VL_RAND_RESET_I(4);
    vlSelf->FPU_32bit__DOT__MANTISSA_UNTI__DOT__ALU_UNIT__DOT__ALU_COMM_UNIT__DOT__SUM_UNIT_CLA__DOT__CLA_BLOCK_GEN__BRA__1__KET____DOT__CLA_4BIT_UNIT_1__DOT__w_c = VL_RAND_RESET_I(4);
    vlSelf->FPU_32bit__DOT__MANTISSA_UNTI__DOT__ALU_UNIT__DOT__ALU_COMM_UNIT__DOT__SUM_UNIT_CLA__DOT__CLA_BLOCK_GEN__BRA__2__KET____DOT__CLA_4BIT_UNIT_1__DOT__w_g = VL_RAND_RESET_I(4);
    vlSelf->FPU_32bit__DOT__MANTISSA_UNTI__DOT__ALU_UNIT__DOT__ALU_COMM_UNIT__DOT__SUM_UNIT_CLA__DOT__CLA_BLOCK_GEN__BRA__2__KET____DOT__CLA_4BIT_UNIT_1__DOT__w_p = VL_RAND_RESET_I(4);
    vlSelf->FPU_32bit__DOT__MANTISSA_UNTI__DOT__ALU_UNIT__DOT__ALU_COMM_UNIT__DOT__SUM_UNIT_CLA__DOT__CLA_BLOCK_GEN__BRA__2__KET____DOT__CLA_4BIT_UNIT_1__DOT__w_c = VL_RAND_RESET_I(4);
    vlSelf->FPU_32bit__DOT__MANTISSA_UNTI__DOT__ALU_UNIT__DOT__ALU_COMM_UNIT__DOT__SUM_UNIT_CLA__DOT__CLA_BLOCK_GEN__BRA__3__KET____DOT__CLA_4BIT_UNIT_1__DOT__w_g = VL_RAND_RESET_I(4);
    vlSelf->FPU_32bit__DOT__MANTISSA_UNTI__DOT__ALU_UNIT__DOT__ALU_COMM_UNIT__DOT__SUM_UNIT_CLA__DOT__CLA_BLOCK_GEN__BRA__3__KET____DOT__CLA_4BIT_UNIT_1__DOT__w_p = VL_RAND_RESET_I(4);
    vlSelf->FPU_32bit__DOT__MANTISSA_UNTI__DOT__ALU_UNIT__DOT__ALU_COMM_UNIT__DOT__SUM_UNIT_CLA__DOT__CLA_BLOCK_GEN__BRA__3__KET____DOT__CLA_4BIT_UNIT_1__DOT__w_c = VL_RAND_RESET_I(4);
    vlSelf->FPU_32bit__DOT__MANTISSA_UNTI__DOT__ALU_UNIT__DOT__ALU_COMM_UNIT__DOT__SUM_UNIT_CLA__DOT__CLA_BLOCK_GEN__BRA__4__KET____DOT__CLA_4BIT_UNIT_1__DOT__w_g = VL_RAND_RESET_I(4);
    vlSelf->FPU_32bit__DOT__MANTISSA_UNTI__DOT__ALU_UNIT__DOT__ALU_COMM_UNIT__DOT__SUM_UNIT_CLA__DOT__CLA_BLOCK_GEN__BRA__4__KET____DOT__CLA_4BIT_UNIT_1__DOT__w_p = VL_RAND_RESET_I(4);
    vlSelf->FPU_32bit__DOT__MANTISSA_UNTI__DOT__ALU_UNIT__DOT__ALU_COMM_UNIT__DOT__SUM_UNIT_CLA__DOT__CLA_BLOCK_GEN__BRA__4__KET____DOT__CLA_4BIT_UNIT_1__DOT__w_c = VL_RAND_RESET_I(4);
    vlSelf->FPU_32bit__DOT__MANTISSA_UNTI__DOT__ALU_UNIT__DOT__ALU_COMM_UNIT__DOT__SUM_UNIT_CLA__DOT__CLA_BLOCK_GEN__BRA__5__KET____DOT__CLA_4BIT_UNIT_1__DOT__w_g = VL_RAND_RESET_I(4);
    vlSelf->FPU_32bit__DOT__MANTISSA_UNTI__DOT__ALU_UNIT__DOT__ALU_COMM_UNIT__DOT__SUM_UNIT_CLA__DOT__CLA_BLOCK_GEN__BRA__5__KET____DOT__CLA_4BIT_UNIT_1__DOT__w_p = VL_RAND_RESET_I(4);
    vlSelf->FPU_32bit__DOT__MANTISSA_UNTI__DOT__ALU_UNIT__DOT__ALU_COMM_UNIT__DOT__SUM_UNIT_CLA__DOT__CLA_BLOCK_GEN__BRA__5__KET____DOT__CLA_4BIT_UNIT_1__DOT__w_c = VL_RAND_RESET_I(4);
    vlSelf->FPU_32bit__DOT__MANTISSA_UNTI__DOT__ALU_UNIT__DOT__ALU_COMM_UNIT__DOT__SUM_UNIT_CLA__DOT__CLA_BLOCK_GEN__BRA__6__KET____DOT__CLA_4BIT_UNIT_1__DOT__w_g = VL_RAND_RESET_I(4);
    vlSelf->FPU_32bit__DOT__MANTISSA_UNTI__DOT__ALU_UNIT__DOT__ALU_COMM_UNIT__DOT__SUM_UNIT_CLA__DOT__CLA_BLOCK_GEN__BRA__6__KET____DOT__CLA_4BIT_UNIT_1__DOT__w_p = VL_RAND_RESET_I(4);
    vlSelf->FPU_32bit__DOT__MANTISSA_UNTI__DOT__ALU_UNIT__DOT__ALU_COMM_UNIT__DOT__SUM_UNIT_CLA__DOT__CLA_BLOCK_GEN__BRA__6__KET____DOT__CLA_4BIT_UNIT_1__DOT__w_c = VL_RAND_RESET_I(4);
    vlSelf->FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__w_zero_flag_1 = VL_RAND_RESET_I(1);
    vlSelf->FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__w_zero_flag_1 = VL_RAND_RESET_I(1);
    vlSelf->FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_0__DOT__w_pos_one_0 = VL_RAND_RESET_I(2);
    vlSelf->FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_0__DOT____Vcellinp__LOPD_4bit_unit_0__i_data = VL_RAND_RESET_I(4);
    vlSelf->FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_0__DOT__w_pos_one_1 = VL_RAND_RESET_I(2);
    vlSelf->FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_0__DOT____Vcellinp__LOPD_4bit_unit_1__i_data = VL_RAND_RESET_I(4);
    vlSelf->FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_1__DOT__w_pos_one_0 = VL_RAND_RESET_I(2);
    vlSelf->FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_1__DOT____Vcellinp__LOPD_4bit_unit_0__i_data = VL_RAND_RESET_I(4);
    vlSelf->FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_1__DOT__w_pos_one_1 = VL_RAND_RESET_I(2);
    vlSelf->FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_1__DOT____Vcellinp__LOPD_4bit_unit_1__i_data = VL_RAND_RESET_I(4);
    vlSelf->FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_1__DOT__LOPD_8bit_unit_0__DOT__w_pos_one_0 = VL_RAND_RESET_I(2);
    vlSelf->FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_1__DOT__LOPD_8bit_unit_0__DOT____Vcellinp__LOPD_4bit_unit_0__i_data = VL_RAND_RESET_I(4);
    vlSelf->FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_1__DOT__LOPD_8bit_unit_0__DOT__w_pos_one_1 = VL_RAND_RESET_I(2);
    vlSelf->FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_1__DOT__LOPD_8bit_unit_0__DOT____Vcellinp__LOPD_4bit_unit_1__i_data = VL_RAND_RESET_I(4);
    vlSelf->FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_1__DOT__LOPD_8bit_unit_1__DOT__w_zero_flag_0 = VL_RAND_RESET_I(1);
    vlSelf->FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_1__DOT__LOPD_8bit_unit_1__DOT__w_pos_one_0 = VL_RAND_RESET_I(2);
    vlSelf->FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_1__DOT__LOPD_8bit_unit_1__DOT____Vcellinp__LOPD_4bit_unit_0__i_data = VL_RAND_RESET_I(4);
    for (int __Vi0 = 0; __Vi0 < 6; ++__Vi0) {
        vlSelf->FPU_32bit__DOT__FPU_NOR_UNIT__DOT__SHF_UNIT__DOT__stage_data[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__VdfgRegularize_hd87f99a1_0_8 = VL_RAND_RESET_I(1);
    vlSelf->__VdfgRegularize_hd87f99a1_0_11 = VL_RAND_RESET_I(1);
    vlSelf->__VdfgRegularize_hd87f99a1_0_18 = VL_RAND_RESET_I(1);
    vlSelf->__VdfgRegularize_hd87f99a1_0_23 = VL_RAND_RESET_I(24);
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__MANTISSA_UNTI__DOT__ALU_UNIT__DOT__ALU_COMM_UNIT__DOT__SUM_UNIT_CLA__DOT__w_c__0 = VL_RAND_RESET_I(8);
    for (int __Vi0 = 0; __Vi0 < 6; ++__Vi0) {
        vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__SHF_UNIT__DOT__stage_data__0[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_0__DOT__w_pos_one_0__0 = VL_RAND_RESET_I(2);
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_1__DOT__LOPD_8bit_unit_0__DOT__w_pos_one_0__0 = VL_RAND_RESET_I(2);
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_1__DOT__w_pos_one_0__0 = VL_RAND_RESET_I(2);
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_1__DOT__LOPD_8bit_unit_1__DOT__w_pos_one_0__0 = VL_RAND_RESET_I(2);
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_0__DOT__w_pos_one_1__0 = VL_RAND_RESET_I(2);
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_1__DOT__w_pos_one_1__0 = VL_RAND_RESET_I(2);
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_1__DOT__LOPD_8bit_unit_0__DOT__w_pos_one_1__0 = VL_RAND_RESET_I(2);
    for (int __Vi0 = 0; __Vi0 < 6; ++__Vi0) {
        vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__MANTISSA_UNTI__DOT__MANTISSA_UNIT__DOT__SHF_shift_right_unit__DOT__GEN_SHIFT_RIGHT__DOT__SHF_SHIFT_RIGHT__DOT__stage_data__0[__Vi0] = VL_RAND_RESET_I(28);
    }
    vlSelf->__VstlDidInit = 0;
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__MANTISSA_UNTI__DOT__ALU_UNIT__DOT__ALU_COMM_UNIT__DOT__SUM_UNIT_CLA__DOT__w_c__1 = VL_RAND_RESET_I(8);
    for (int __Vi0 = 0; __Vi0 < 6; ++__Vi0) {
        vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__SHF_UNIT__DOT__stage_data__1[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_0__DOT__w_pos_one_0__1 = VL_RAND_RESET_I(2);
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_1__DOT__LOPD_8bit_unit_0__DOT__w_pos_one_0__1 = VL_RAND_RESET_I(2);
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_1__DOT__w_pos_one_0__1 = VL_RAND_RESET_I(2);
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_1__DOT__LOPD_8bit_unit_1__DOT__w_pos_one_0__1 = VL_RAND_RESET_I(2);
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_0__DOT__w_pos_one_1__1 = VL_RAND_RESET_I(2);
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_1__DOT__w_pos_one_1__1 = VL_RAND_RESET_I(2);
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_1__DOT__LOPD_8bit_unit_0__DOT__w_pos_one_1__1 = VL_RAND_RESET_I(2);
    for (int __Vi0 = 0; __Vi0 < 6; ++__Vi0) {
        vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__MANTISSA_UNTI__DOT__MANTISSA_UNIT__DOT__SHF_shift_right_unit__DOT__GEN_SHIFT_RIGHT__DOT__SHF_SHIFT_RIGHT__DOT__stage_data__1[__Vi0] = VL_RAND_RESET_I(28);
    }
    vlSelf->__VicoDidInit = 0;
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__MANTISSA_UNTI__DOT__ALU_UNIT__DOT__ALU_COMM_UNIT__DOT__SUM_UNIT_CLA__DOT__w_c__2 = VL_RAND_RESET_I(8);
    for (int __Vi0 = 0; __Vi0 < 6; ++__Vi0) {
        vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__SHF_UNIT__DOT__stage_data__2[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_0__DOT__w_pos_one_0__2 = VL_RAND_RESET_I(2);
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_1__DOT__LOPD_8bit_unit_0__DOT__w_pos_one_0__2 = VL_RAND_RESET_I(2);
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_1__DOT__w_pos_one_0__2 = VL_RAND_RESET_I(2);
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_1__DOT__LOPD_8bit_unit_1__DOT__w_pos_one_0__2 = VL_RAND_RESET_I(2);
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_0__DOT__w_pos_one_1__2 = VL_RAND_RESET_I(2);
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_0__DOT__LOPD_8bit_unit_1__DOT__w_pos_one_1__2 = VL_RAND_RESET_I(2);
    vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__FPU_NOR_UNIT__DOT__LOPD_unit__DOT__LOPD_16bit_unit_1__DOT__LOPD_8bit_unit_0__DOT__w_pos_one_1__2 = VL_RAND_RESET_I(2);
    for (int __Vi0 = 0; __Vi0 < 6; ++__Vi0) {
        vlSelf->__Vtrigprevexpr___TOP__FPU_32bit__DOT__MANTISSA_UNTI__DOT__MANTISSA_UNIT__DOT__SHF_shift_right_unit__DOT__GEN_SHIFT_RIGHT__DOT__SHF_SHIFT_RIGHT__DOT__stage_data__2[__Vi0] = VL_RAND_RESET_I(28);
    }
    vlSelf->__VactDidInit = 0;
    for (int __Vi0 = 0; __Vi0 < 10; ++__Vi0) {
        vlSelf->__Vm_traceActivity[__Vi0] = 0;
    }
}
