

================================================================
== Vitis HLS Report for 'accelerator_controller_Pipeline_VITIS_LOOP_26_1'
================================================================
* Date:           Thu Mar  6 16:55:24 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        xor_distributed_hyw
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.699 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min | max |                      Type                     |
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |        4|        4|  40.000 ns|  40.000 ns|    3|    3|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1  |        2|        2|         2|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    126|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     90|    -|
|Register         |        -|    -|     102|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     102|    216|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln26_fu_206_p2       |         +|   0|  0|   9|           2|           1|
    |icmp_ln26_fu_200_p2      |      icmp|   0|  0|  10|           2|           3|
    |icmp_ln27_fu_245_p2      |      icmp|   0|  0|   9|           2|           1|
    |select_ln27_1_fu_281_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln27_2_fu_288_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln27_3_fu_295_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln27_4_fu_302_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln27_5_fu_309_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln27_fu_274_p3    |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 126|          13|         103|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_sig_allocacmp_n_1             |   9|          2|    2|          4|
    |array_back1_bias_change_1_fu_62  |   9|          2|   16|         32|
    |array_back1_bias_change_fu_58    |   9|          2|   16|         32|
    |n_fu_54                          |   9|          2|    2|          4|
    |w1_local_4_fu_78                 |   9|          2|   16|         32|
    |w1_local_5_fu_66                 |   9|          2|   16|         32|
    |w1_local_6_fu_70                 |   9|          2|   16|         32|
    |w1_local_fu_74                   |   9|          2|   16|         32|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  90|         20|  102|        204|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   1|   0|    1|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |array_back1_bias_change_1_fu_62  |  16|   0|   16|          0|
    |array_back1_bias_change_fu_58    |  16|   0|   16|          0|
    |icmp_ln27_reg_443                |   1|   0|    1|          0|
    |n_fu_54                          |   2|   0|    2|          0|
    |w1_local_4_fu_78                 |  16|   0|   16|          0|
    |w1_local_5_fu_66                 |  16|   0|   16|          0|
    |w1_local_6_fu_70                 |  16|   0|   16|          0|
    |w1_local_fu_74                   |  16|   0|   16|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 102|   0|  102|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+--------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|  accelerator_controller_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|  accelerator_controller_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|  accelerator_controller_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|  accelerator_controller_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|  accelerator_controller_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|  accelerator_controller_Pipeline_VITIS_LOOP_26_1|  return value|
|w1_address0                           |  out|    2|   ap_memory|                                               w1|         array|
|w1_ce0                                |  out|    1|   ap_memory|                                               w1|         array|
|w1_q0                                 |   in|   16|   ap_memory|                                               w1|         array|
|w1_address1                           |  out|    2|   ap_memory|                                               w1|         array|
|w1_ce1                                |  out|    1|   ap_memory|                                               w1|         array|
|w1_q1                                 |   in|   16|   ap_memory|                                               w1|         array|
|bias_1_address0                       |  out|    1|   ap_memory|                                           bias_1|         array|
|bias_1_ce0                            |  out|    1|   ap_memory|                                           bias_1|         array|
|bias_1_q0                             |   in|   16|   ap_memory|                                           bias_1|         array|
|w1_local_4_out                        |  out|   16|      ap_vld|                                   w1_local_4_out|       pointer|
|w1_local_4_out_ap_vld                 |  out|    1|      ap_vld|                                   w1_local_4_out|       pointer|
|w1_local_out                          |  out|   16|      ap_vld|                                     w1_local_out|       pointer|
|w1_local_out_ap_vld                   |  out|    1|      ap_vld|                                     w1_local_out|       pointer|
|w1_local_6_out                        |  out|   16|      ap_vld|                                   w1_local_6_out|       pointer|
|w1_local_6_out_ap_vld                 |  out|    1|      ap_vld|                                   w1_local_6_out|       pointer|
|w1_local_5_out                        |  out|   16|      ap_vld|                                   w1_local_5_out|       pointer|
|w1_local_5_out_ap_vld                 |  out|    1|      ap_vld|                                   w1_local_5_out|       pointer|
|array_back1_bias_change_1_out         |  out|   16|      ap_vld|                    array_back1_bias_change_1_out|       pointer|
|array_back1_bias_change_1_out_ap_vld  |  out|    1|      ap_vld|                    array_back1_bias_change_1_out|       pointer|
|array_back1_bias_change_out           |  out|   16|      ap_vld|                      array_back1_bias_change_out|       pointer|
|array_back1_bias_change_out_ap_vld    |  out|    1|      ap_vld|                      array_back1_bias_change_out|       pointer|
+--------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.60>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [../accelerator_controller.cpp:26]   --->   Operation 5 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%array_back1_bias_change = alloca i32 1"   --->   Operation 6 'alloca' 'array_back1_bias_change' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%array_back1_bias_change_1 = alloca i32 1"   --->   Operation 7 'alloca' 'array_back1_bias_change_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%w1_local_5 = alloca i32 1"   --->   Operation 8 'alloca' 'w1_local_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%w1_local_6 = alloca i32 1"   --->   Operation 9 'alloca' 'w1_local_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%w1_local = alloca i32 1"   --->   Operation 10 'alloca' 'w1_local' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%w1_local_4 = alloca i32 1"   --->   Operation 11 'alloca' 'w1_local_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 0, i16 %w1_local_4"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 0, i16 %w1_local"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 16 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 0, i16 %w1_local_6"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 17 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 0, i16 %w1_local_5"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 18 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 0, i16 %array_back1_bias_change_1"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 19 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 0, i16 %array_back1_bias_change"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 20 [1/1] (0.48ns)   --->   "%store_ln26 = store i2 0, i2 %n" [../accelerator_controller.cpp:26]   --->   Operation 20 'store' 'store_ln26' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_28_2"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%n_1 = load i2 %n" [../accelerator_controller.cpp:29]   --->   Operation 22 'load' 'n_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.62ns)   --->   "%icmp_ln26 = icmp_eq  i2 %n_1, i2 2" [../accelerator_controller.cpp:26]   --->   Operation 23 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.62ns)   --->   "%add_ln26 = add i2 %n_1, i2 1" [../accelerator_controller.cpp:26]   --->   Operation 24 'add' 'add_ln26' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %VITIS_LOOP_28_2.split, void %for.end42.exitStub" [../accelerator_controller.cpp:26]   --->   Operation 25 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i2 %n_1" [../accelerator_controller.cpp:26]   --->   Operation 26 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i2 %n_1" [../accelerator_controller.cpp:26]   --->   Operation 27 'zext' 'zext_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln29 = shl i2 %n_1, i2 1" [../accelerator_controller.cpp:29]   --->   Operation 28 'shl' 'shl_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i2 %shl_ln29" [../accelerator_controller.cpp:29]   --->   Operation 29 'zext' 'zext_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%w1_addr = getelementptr i16 %w1, i64 0, i64 %zext_ln29" [../accelerator_controller.cpp:29]   --->   Operation 30 'getelementptr' 'w1_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln26, i1 1" [../accelerator_controller.cpp:29]   --->   Operation 31 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i2 %tmp_1" [../accelerator_controller.cpp:29]   --->   Operation 32 'zext' 'zext_ln29_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%w1_addr_1 = getelementptr i16 %w1, i64 0, i64 %zext_ln29_1" [../accelerator_controller.cpp:29]   --->   Operation 33 'getelementptr' 'w1_addr_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%bias_1_addr = getelementptr i16 %bias_1, i64 0, i64 %zext_ln26" [../accelerator_controller.cpp:27]   --->   Operation 34 'getelementptr' 'bias_1_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (0.79ns)   --->   "%bias_1_local = load i1 %bias_1_addr" [../accelerator_controller.cpp:27]   --->   Operation 35 'load' 'bias_1_local' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 36 [1/1] (0.62ns)   --->   "%icmp_ln27 = icmp_eq  i2 %n_1, i2 0" [../accelerator_controller.cpp:27]   --->   Operation 36 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [2/2] (0.79ns)   --->   "%w1_load = load i2 %w1_addr" [../accelerator_controller.cpp:29]   --->   Operation 37 'load' 'w1_load' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 38 [2/2] (0.79ns)   --->   "%w1_load_1 = load i2 %w1_addr_1" [../accelerator_controller.cpp:29]   --->   Operation 38 'load' 'w1_load_1' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 39 [1/1] (0.48ns)   --->   "%store_ln26 = store i2 %add_ln26, i2 %n" [../accelerator_controller.cpp:26]   --->   Operation 39 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.48>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%array_back1_bias_change_load = load i16 %array_back1_bias_change"   --->   Operation 65 'load' 'array_back1_bias_change_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%array_back1_bias_change_1_load = load i16 %array_back1_bias_change_1"   --->   Operation 66 'load' 'array_back1_bias_change_1_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%w1_local_5_load = load i16 %w1_local_5"   --->   Operation 67 'load' 'w1_local_5_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%w1_local_6_load = load i16 %w1_local_6"   --->   Operation 68 'load' 'w1_local_6_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%w1_local_load = load i16 %w1_local"   --->   Operation 69 'load' 'w1_local_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%w1_local_4_load = load i16 %w1_local_4"   --->   Operation 70 'load' 'w1_local_4_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_4_out, i16 %w1_local_4_load"   --->   Operation 71 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_out, i16 %w1_local_load"   --->   Operation 72 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_6_out, i16 %w1_local_6_load"   --->   Operation 73 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_5_out, i16 %w1_local_5_load"   --->   Operation 74 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back1_bias_change_1_out, i16 %array_back1_bias_change_1_load"   --->   Operation 75 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back1_bias_change_out, i16 %array_back1_bias_change_load"   --->   Operation 76 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 77 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.69>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%array_back1_bias_change_load_1 = load i16 %array_back1_bias_change" [../accelerator_controller.cpp:27]   --->   Operation 40 'load' 'array_back1_bias_change_load_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%array_back1_bias_change_1_load_1 = load i16 %array_back1_bias_change_1" [../accelerator_controller.cpp:27]   --->   Operation 41 'load' 'array_back1_bias_change_1_load_1' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%w1_local_5_load_1 = load i16 %w1_local_5" [../accelerator_controller.cpp:27]   --->   Operation 42 'load' 'w1_local_5_load_1' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%w1_local_6_load_1 = load i16 %w1_local_6" [../accelerator_controller.cpp:27]   --->   Operation 43 'load' 'w1_local_6_load_1' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%w1_local_load_1 = load i16 %w1_local" [../accelerator_controller.cpp:27]   --->   Operation 44 'load' 'w1_local_load_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%w1_local_4_load_1 = load i16 %w1_local_4" [../accelerator_controller.cpp:27]   --->   Operation 45 'load' 'w1_local_4_load_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../accelerator_controller.cpp:26]   --->   Operation 46 'specpipeline' 'specpipeline_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%speclooptripcount_ln26 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [../accelerator_controller.cpp:26]   --->   Operation 47 'speclooptripcount' 'speclooptripcount_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../accelerator_controller.cpp:26]   --->   Operation 48 'specloopname' 'specloopname_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/2] (0.79ns)   --->   "%bias_1_local = load i1 %bias_1_addr" [../accelerator_controller.cpp:27]   --->   Operation 49 'load' 'bias_1_local' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 50 [1/2] (0.79ns)   --->   "%w1_load = load i2 %w1_addr" [../accelerator_controller.cpp:29]   --->   Operation 50 'load' 'w1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 51 [1/2] (0.79ns)   --->   "%w1_load_1 = load i2 %w1_addr_1" [../accelerator_controller.cpp:29]   --->   Operation 51 'load' 'w1_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 52 [1/1] (0.42ns)   --->   "%select_ln27 = select i1 %icmp_ln27, i16 %w1_load_1, i16 %w1_local_4_load_1" [../accelerator_controller.cpp:27]   --->   Operation 52 'select' 'select_ln27' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.42ns)   --->   "%select_ln27_1 = select i1 %icmp_ln27, i16 %w1_load, i16 %w1_local_load_1" [../accelerator_controller.cpp:27]   --->   Operation 53 'select' 'select_ln27_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.42ns)   --->   "%select_ln27_2 = select i1 %icmp_ln27, i16 %w1_local_6_load_1, i16 %w1_load_1" [../accelerator_controller.cpp:27]   --->   Operation 54 'select' 'select_ln27_2' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.42ns)   --->   "%select_ln27_3 = select i1 %icmp_ln27, i16 %w1_local_5_load_1, i16 %w1_load" [../accelerator_controller.cpp:27]   --->   Operation 55 'select' 'select_ln27_3' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.42ns)   --->   "%select_ln27_4 = select i1 %icmp_ln27, i16 %array_back1_bias_change_1_load_1, i16 %bias_1_local" [../accelerator_controller.cpp:27]   --->   Operation 56 'select' 'select_ln27_4' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.42ns)   --->   "%select_ln27_5 = select i1 %icmp_ln27, i16 %bias_1_local, i16 %array_back1_bias_change_load_1" [../accelerator_controller.cpp:27]   --->   Operation 57 'select' 'select_ln27_5' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.48ns)   --->   "%store_ln27 = store i16 %select_ln27, i16 %w1_local_4" [../accelerator_controller.cpp:27]   --->   Operation 58 'store' 'store_ln27' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 59 [1/1] (0.48ns)   --->   "%store_ln27 = store i16 %select_ln27_1, i16 %w1_local" [../accelerator_controller.cpp:27]   --->   Operation 59 'store' 'store_ln27' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 60 [1/1] (0.48ns)   --->   "%store_ln27 = store i16 %select_ln27_2, i16 %w1_local_6" [../accelerator_controller.cpp:27]   --->   Operation 60 'store' 'store_ln27' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 61 [1/1] (0.48ns)   --->   "%store_ln27 = store i16 %select_ln27_3, i16 %w1_local_5" [../accelerator_controller.cpp:27]   --->   Operation 61 'store' 'store_ln27' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 62 [1/1] (0.48ns)   --->   "%store_ln27 = store i16 %select_ln27_4, i16 %array_back1_bias_change_1" [../accelerator_controller.cpp:27]   --->   Operation 62 'store' 'store_ln27' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 63 [1/1] (0.48ns)   --->   "%store_ln27 = store i16 %select_ln27_5, i16 %array_back1_bias_change" [../accelerator_controller.cpp:27]   --->   Operation 63 'store' 'store_ln27' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln26 = br void %VITIS_LOOP_28_2" [../accelerator_controller.cpp:26]   --->   Operation 64 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ w1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ bias_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w1_local_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ w1_local_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ w1_local_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ w1_local_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ array_back1_bias_change_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ array_back1_bias_change_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n                                (alloca           ) [ 010]
array_back1_bias_change          (alloca           ) [ 011]
array_back1_bias_change_1        (alloca           ) [ 011]
w1_local_5                       (alloca           ) [ 011]
w1_local_6                       (alloca           ) [ 011]
w1_local                         (alloca           ) [ 011]
w1_local_4                       (alloca           ) [ 011]
specinterface_ln0                (specinterface    ) [ 000]
specinterface_ln0                (specinterface    ) [ 000]
store_ln0                        (store            ) [ 000]
store_ln0                        (store            ) [ 000]
store_ln0                        (store            ) [ 000]
store_ln0                        (store            ) [ 000]
store_ln0                        (store            ) [ 000]
store_ln0                        (store            ) [ 000]
store_ln26                       (store            ) [ 000]
br_ln0                           (br               ) [ 000]
n_1                              (load             ) [ 000]
icmp_ln26                        (icmp             ) [ 010]
add_ln26                         (add              ) [ 000]
br_ln26                          (br               ) [ 000]
trunc_ln26                       (trunc            ) [ 000]
zext_ln26                        (zext             ) [ 000]
shl_ln29                         (shl              ) [ 000]
zext_ln29                        (zext             ) [ 000]
w1_addr                          (getelementptr    ) [ 011]
tmp_1                            (bitconcatenate   ) [ 000]
zext_ln29_1                      (zext             ) [ 000]
w1_addr_1                        (getelementptr    ) [ 011]
bias_1_addr                      (getelementptr    ) [ 011]
icmp_ln27                        (icmp             ) [ 011]
store_ln26                       (store            ) [ 000]
array_back1_bias_change_load_1   (load             ) [ 000]
array_back1_bias_change_1_load_1 (load             ) [ 000]
w1_local_5_load_1                (load             ) [ 000]
w1_local_6_load_1                (load             ) [ 000]
w1_local_load_1                  (load             ) [ 000]
w1_local_4_load_1                (load             ) [ 000]
specpipeline_ln26                (specpipeline     ) [ 000]
speclooptripcount_ln26           (speclooptripcount) [ 000]
specloopname_ln26                (specloopname     ) [ 000]
bias_1_local                     (load             ) [ 000]
w1_load                          (load             ) [ 000]
w1_load_1                        (load             ) [ 000]
select_ln27                      (select           ) [ 000]
select_ln27_1                    (select           ) [ 000]
select_ln27_2                    (select           ) [ 000]
select_ln27_3                    (select           ) [ 000]
select_ln27_4                    (select           ) [ 000]
select_ln27_5                    (select           ) [ 000]
store_ln27                       (store            ) [ 000]
store_ln27                       (store            ) [ 000]
store_ln27                       (store            ) [ 000]
store_ln27                       (store            ) [ 000]
store_ln27                       (store            ) [ 000]
store_ln27                       (store            ) [ 000]
br_ln26                          (br               ) [ 000]
array_back1_bias_change_load     (load             ) [ 000]
array_back1_bias_change_1_load   (load             ) [ 000]
w1_local_5_load                  (load             ) [ 000]
w1_local_6_load                  (load             ) [ 000]
w1_local_load                    (load             ) [ 000]
w1_local_4_load                  (load             ) [ 000]
write_ln0                        (write            ) [ 000]
write_ln0                        (write            ) [ 000]
write_ln0                        (write            ) [ 000]
write_ln0                        (write            ) [ 000]
write_ln0                        (write            ) [ 000]
write_ln0                        (write            ) [ 000]
ret_ln0                          (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="w1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bias_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w1_local_4_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_local_4_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w1_local_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_local_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w1_local_6_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_local_6_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="w1_local_5_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_local_5_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="array_back1_bias_change_1_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_back1_bias_change_1_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="array_back1_bias_change_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_back1_bias_change_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="n_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="array_back1_bias_change_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="array_back1_bias_change/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="array_back1_bias_change_1_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="array_back1_bias_change_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="w1_local_5_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w1_local_5/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="w1_local_6_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w1_local_6/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="w1_local_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w1_local/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="w1_local_4_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w1_local_4/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln0_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="0" index="2" bw="16" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="write_ln0_write_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="0" slack="0"/>
<pin id="91" dir="0" index="1" bw="16" slack="0"/>
<pin id="92" dir="0" index="2" bw="16" slack="0"/>
<pin id="93" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln0_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="0" index="2" bw="16" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="write_ln0_write_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="16" slack="0"/>
<pin id="106" dir="0" index="2" bw="16" slack="0"/>
<pin id="107" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln0_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="0" index="2" bw="16" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="write_ln0_write_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="0" slack="0"/>
<pin id="119" dir="0" index="1" bw="16" slack="0"/>
<pin id="120" dir="0" index="2" bw="16" slack="0"/>
<pin id="121" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="w1_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="2" slack="0"/>
<pin id="128" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w1_addr/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="w1_addr_1_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="16" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="2" slack="0"/>
<pin id="135" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w1_addr_1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="bias_1_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="2" slack="0"/>
<pin id="142" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_1_addr/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_1_local/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="2" slack="0"/>
<pin id="153" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="0" slack="0"/>
<pin id="156" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="157" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="158" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="16" slack="0"/>
<pin id="159" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_load/1 w1_load_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln0_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln0_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="16" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln0_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln0_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="16" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln0_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln0_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="16" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln26_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="2" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="n_1_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="2" slack="0"/>
<pin id="199" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_1/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln26_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="2" slack="0"/>
<pin id="202" dir="0" index="1" bw="2" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln26_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="2" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="trunc_ln26_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="2" slack="0"/>
<pin id="214" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln26_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="2" slack="0"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="shl_ln29_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="2" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln29/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln29_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="2" slack="0"/>
<pin id="229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="2" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln29_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="2" slack="0"/>
<pin id="242" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_1/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="icmp_ln27_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="2" slack="0"/>
<pin id="247" dir="0" index="1" bw="2" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln26_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="2" slack="0"/>
<pin id="253" dir="0" index="1" bw="2" slack="0"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="array_back1_bias_change_load_1_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="1"/>
<pin id="258" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="array_back1_bias_change_load_1/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="array_back1_bias_change_1_load_1_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="1"/>
<pin id="261" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="array_back1_bias_change_1_load_1/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="w1_local_5_load_1_load_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="1"/>
<pin id="264" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_local_5_load_1/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="w1_local_6_load_1_load_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16" slack="1"/>
<pin id="267" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_local_6_load_1/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="w1_local_load_1_load_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="1"/>
<pin id="270" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_local_load_1/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="w1_local_4_load_1_load_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="1"/>
<pin id="273" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_local_4_load_1/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="select_ln27_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="0" index="1" bw="16" slack="0"/>
<pin id="277" dir="0" index="2" bw="16" slack="0"/>
<pin id="278" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="select_ln27_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="0" index="1" bw="16" slack="0"/>
<pin id="284" dir="0" index="2" bw="16" slack="0"/>
<pin id="285" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_1/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="select_ln27_2_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="0" index="1" bw="16" slack="0"/>
<pin id="291" dir="0" index="2" bw="16" slack="0"/>
<pin id="292" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_2/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="select_ln27_3_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="0" index="1" bw="16" slack="0"/>
<pin id="298" dir="0" index="2" bw="16" slack="0"/>
<pin id="299" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_3/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="select_ln27_4_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="0" index="1" bw="16" slack="0"/>
<pin id="305" dir="0" index="2" bw="16" slack="0"/>
<pin id="306" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_4/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="select_ln27_5_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="1"/>
<pin id="311" dir="0" index="1" bw="16" slack="0"/>
<pin id="312" dir="0" index="2" bw="16" slack="0"/>
<pin id="313" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_5/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln27_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="0"/>
<pin id="318" dir="0" index="1" bw="16" slack="1"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="store_ln27_store_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="16" slack="0"/>
<pin id="323" dir="0" index="1" bw="16" slack="1"/>
<pin id="324" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln27_store_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="0"/>
<pin id="328" dir="0" index="1" bw="16" slack="1"/>
<pin id="329" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln27_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="16" slack="0"/>
<pin id="333" dir="0" index="1" bw="16" slack="1"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln27_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="16" slack="0"/>
<pin id="338" dir="0" index="1" bw="16" slack="1"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln27_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="16" slack="0"/>
<pin id="343" dir="0" index="1" bw="16" slack="1"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="array_back1_bias_change_load_load_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="16" slack="0"/>
<pin id="348" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="array_back1_bias_change_load/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="array_back1_bias_change_1_load_load_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="16" slack="0"/>
<pin id="352" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="array_back1_bias_change_1_load/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="w1_local_5_load_load_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="0"/>
<pin id="356" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_local_5_load/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="w1_local_6_load_load_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="16" slack="0"/>
<pin id="360" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_local_6_load/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="w1_local_load_load_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="0"/>
<pin id="364" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_local_load/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="w1_local_4_load_load_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="0"/>
<pin id="368" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_local_4_load/1 "/>
</bind>
</comp>

<comp id="370" class="1005" name="n_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="2" slack="0"/>
<pin id="372" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="377" class="1005" name="array_back1_bias_change_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="0"/>
<pin id="379" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="array_back1_bias_change "/>
</bind>
</comp>

<comp id="385" class="1005" name="array_back1_bias_change_1_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="16" slack="0"/>
<pin id="387" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="array_back1_bias_change_1 "/>
</bind>
</comp>

<comp id="393" class="1005" name="w1_local_5_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="0"/>
<pin id="395" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="w1_local_5 "/>
</bind>
</comp>

<comp id="401" class="1005" name="w1_local_6_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="16" slack="0"/>
<pin id="403" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="w1_local_6 "/>
</bind>
</comp>

<comp id="409" class="1005" name="w1_local_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="16" slack="0"/>
<pin id="411" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="w1_local "/>
</bind>
</comp>

<comp id="417" class="1005" name="w1_local_4_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="16" slack="0"/>
<pin id="419" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="w1_local_4 "/>
</bind>
</comp>

<comp id="428" class="1005" name="w1_addr_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="2" slack="1"/>
<pin id="430" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="w1_addr "/>
</bind>
</comp>

<comp id="433" class="1005" name="w1_addr_1_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="2" slack="1"/>
<pin id="435" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="w1_addr_1 "/>
</bind>
</comp>

<comp id="438" class="1005" name="bias_1_addr_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="1"/>
<pin id="440" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="bias_1_addr "/>
</bind>
</comp>

<comp id="443" class="1005" name="icmp_ln27_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="1"/>
<pin id="445" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="16" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="16" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="52" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="52" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="52" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="52" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="52" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="52" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="36" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="138" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="160"><net_src comp="124" pin="3"/><net_sink comp="151" pin=2"/></net>

<net id="161"><net_src comp="131" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="166"><net_src comp="28" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="28" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="28" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="28" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="28" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="28" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="30" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="204"><net_src comp="197" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="32" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="197" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="34" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="197" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="197" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="225"><net_src comp="197" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="34" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="221" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="237"><net_src comp="38" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="212" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="40" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="243"><net_src comp="232" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="249"><net_src comp="197" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="30" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="206" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="279"><net_src comp="151" pin="3"/><net_sink comp="274" pin=1"/></net>

<net id="280"><net_src comp="271" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="286"><net_src comp="151" pin="7"/><net_sink comp="281" pin=1"/></net>

<net id="287"><net_src comp="268" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="293"><net_src comp="265" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="294"><net_src comp="151" pin="3"/><net_sink comp="288" pin=2"/></net>

<net id="300"><net_src comp="262" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="301"><net_src comp="151" pin="7"/><net_sink comp="295" pin=2"/></net>

<net id="307"><net_src comp="259" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="308"><net_src comp="145" pin="3"/><net_sink comp="302" pin=2"/></net>

<net id="314"><net_src comp="145" pin="3"/><net_sink comp="309" pin=1"/></net>

<net id="315"><net_src comp="256" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="320"><net_src comp="274" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="281" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="288" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="295" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="302" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="309" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="346" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="353"><net_src comp="350" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="357"><net_src comp="354" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="361"><net_src comp="358" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="365"><net_src comp="362" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="369"><net_src comp="366" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="373"><net_src comp="54" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="375"><net_src comp="370" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="376"><net_src comp="370" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="380"><net_src comp="58" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="383"><net_src comp="377" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="384"><net_src comp="377" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="388"><net_src comp="62" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="390"><net_src comp="385" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="391"><net_src comp="385" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="392"><net_src comp="385" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="396"><net_src comp="66" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="399"><net_src comp="393" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="400"><net_src comp="393" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="404"><net_src comp="70" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="407"><net_src comp="401" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="408"><net_src comp="401" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="412"><net_src comp="74" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="415"><net_src comp="409" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="416"><net_src comp="409" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="420"><net_src comp="78" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="423"><net_src comp="417" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="424"><net_src comp="417" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="431"><net_src comp="124" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="436"><net_src comp="131" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="441"><net_src comp="138" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="446"><net_src comp="245" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="448"><net_src comp="443" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="449"><net_src comp="443" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="450"><net_src comp="443" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="451"><net_src comp="443" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="452"><net_src comp="443" pin="1"/><net_sink comp="309" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: w1 | {}
	Port: bias_1 | {}
	Port: w1_local_4_out | {1 }
	Port: w1_local_out | {1 }
	Port: w1_local_6_out | {1 }
	Port: w1_local_5_out | {1 }
	Port: array_back1_bias_change_1_out | {1 }
	Port: array_back1_bias_change_out | {1 }
 - Input state : 
	Port: accelerator_controller_Pipeline_VITIS_LOOP_26_1 : w1 | {1 2 }
	Port: accelerator_controller_Pipeline_VITIS_LOOP_26_1 : bias_1 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln26 : 1
		n_1 : 1
		icmp_ln26 : 2
		add_ln26 : 2
		br_ln26 : 3
		trunc_ln26 : 2
		zext_ln26 : 2
		shl_ln29 : 2
		zext_ln29 : 2
		w1_addr : 3
		tmp_1 : 3
		zext_ln29_1 : 4
		w1_addr_1 : 5
		bias_1_addr : 3
		bias_1_local : 4
		icmp_ln27 : 2
		w1_load : 4
		w1_load_1 : 6
		store_ln26 : 3
		array_back1_bias_change_load : 1
		array_back1_bias_change_1_load : 1
		w1_local_5_load : 1
		w1_local_6_load : 1
		w1_local_load : 1
		w1_local_4_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
	State 2
		select_ln27 : 1
		select_ln27_1 : 1
		select_ln27_2 : 1
		select_ln27_3 : 1
		select_ln27_4 : 1
		select_ln27_5 : 1
		store_ln27 : 2
		store_ln27 : 2
		store_ln27 : 2
		store_ln27 : 2
		store_ln27 : 2
		store_ln27 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |   select_ln27_fu_274   |    0    |    16   |
|          |  select_ln27_1_fu_281  |    0    |    16   |
|  select  |  select_ln27_2_fu_288  |    0    |    16   |
|          |  select_ln27_3_fu_295  |    0    |    16   |
|          |  select_ln27_4_fu_302  |    0    |    16   |
|          |  select_ln27_5_fu_309  |    0    |    16   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln26_fu_200    |    0    |    9    |
|          |    icmp_ln27_fu_245    |    0    |    9    |
|----------|------------------------|---------|---------|
|    add   |     add_ln26_fu_206    |    0    |    9    |
|----------|------------------------|---------|---------|
|          |  write_ln0_write_fu_82 |    0    |    0    |
|          |  write_ln0_write_fu_89 |    0    |    0    |
|   write  |  write_ln0_write_fu_96 |    0    |    0    |
|          | write_ln0_write_fu_103 |    0    |    0    |
|          | write_ln0_write_fu_110 |    0    |    0    |
|          | write_ln0_write_fu_117 |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |    trunc_ln26_fu_212   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    zext_ln26_fu_216    |    0    |    0    |
|   zext   |    zext_ln29_fu_227    |    0    |    0    |
|          |   zext_ln29_1_fu_240   |    0    |    0    |
|----------|------------------------|---------|---------|
|    shl   |     shl_ln29_fu_221    |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|      tmp_1_fu_232      |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   123   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|array_back1_bias_change_1_reg_385|   16   |
| array_back1_bias_change_reg_377 |   16   |
|       bias_1_addr_reg_438       |    1   |
|        icmp_ln27_reg_443        |    1   |
|            n_reg_370            |    2   |
|        w1_addr_1_reg_433        |    2   |
|         w1_addr_reg_428         |    2   |
|        w1_local_4_reg_417       |   16   |
|        w1_local_5_reg_393       |   16   |
|        w1_local_6_reg_401       |   16   |
|         w1_local_reg_409        |   16   |
+---------------------------------+--------+
|              Total              |   104  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_145 |  p0  |   2  |   1  |    2   ||    0    ||    9    |
| grp_access_fu_151 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_151 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |    6   ||  1.467  ||    0    ||    27   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   123  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |   27   |
|  Register |    -   |   104  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   104  |   150  |
+-----------+--------+--------+--------+
