

================================================================
== Vitis HLS Report for 'krnl_vadd_Pipeline_vadd1'
================================================================
* Date:           Mon Jan 24 15:56:36 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        krnl_vadd
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      260|      260|  1.040 us|  1.040 us|  260|  260|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- vadd1   |      258|      258|         4|          1|          1|   256|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     2137|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       63|    -|
|Register             |        -|     -|     1672|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1672|     2200|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln52_fu_392_p2                |         +|   0|  0|  71|          64|           5|
    |add_ln55_10_fu_768_p2             |         +|   0|  0|  39|          32|          32|
    |add_ln55_11_fu_772_p2             |         +|   0|  0|  39|          32|          32|
    |add_ln55_12_fu_776_p2             |         +|   0|  0|  39|          32|          32|
    |add_ln55_13_fu_780_p2             |         +|   0|  0|  39|          32|          32|
    |add_ln55_14_fu_784_p2             |         +|   0|  0|  39|          32|          32|
    |add_ln55_15_fu_788_p2             |         +|   0|  0|  39|          32|          32|
    |add_ln55_1_fu_732_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln55_2_fu_736_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln55_3_fu_740_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln55_4_fu_744_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln55_5_fu_748_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln55_6_fu_752_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln55_7_fu_756_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln55_8_fu_760_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln55_9_fu_764_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln55_fu_728_p2                |         +|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_condition_1057                 |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_cur_n             |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n                 |       and|   0|  0|   2|           1|           2|
    |ap_int_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |ap_str_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |icmp_ln52_10_fu_332_p2            |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln52_11_fu_343_p2            |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln52_12_fu_354_p2            |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln52_13_fu_365_p2            |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln52_14_fu_376_p2            |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln52_15_fu_387_p2            |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln52_1_fu_233_p2             |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln52_2_fu_244_p2             |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln52_3_fu_255_p2             |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln52_4_fu_266_p2             |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln52_5_fu_277_p2             |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln52_6_fu_288_p2             |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln52_7_fu_299_p2             |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln52_8_fu_310_p2             |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln52_9_fu_321_p2             |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln52_fu_222_p2               |      icmp|   0|  0|  29|          64|          64|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |or_ln52_10_fu_337_p2              |        or|   0|  0|  64|          64|           4|
    |or_ln52_11_fu_348_p2              |        or|   0|  0|  64|          64|           4|
    |or_ln52_12_fu_359_p2              |        or|   0|  0|  64|          64|           4|
    |or_ln52_13_fu_370_p2              |        or|   0|  0|  64|          64|           4|
    |or_ln52_14_fu_381_p2              |        or|   0|  0|  64|          64|           4|
    |or_ln52_1_fu_238_p2               |        or|   0|  0|  64|          64|           2|
    |or_ln52_2_fu_249_p2               |        or|   0|  0|  64|          64|           2|
    |or_ln52_3_fu_260_p2               |        or|   0|  0|  64|          64|           3|
    |or_ln52_4_fu_271_p2               |        or|   0|  0|  64|          64|           3|
    |or_ln52_5_fu_282_p2               |        or|   0|  0|  64|          64|           3|
    |or_ln52_6_fu_293_p2               |        or|   0|  0|  64|          64|           3|
    |or_ln52_7_fu_304_p2               |        or|   0|  0|  64|          64|           4|
    |or_ln52_8_fu_315_p2               |        or|   0|  0|  64|          64|           4|
    |or_ln52_9_fu_326_p2               |        or|   0|  0|  64|          64|           4|
    |or_ln52_fu_227_p2                 |        or|   0|  0|  64|          64|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|2137|        2571|        1603|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |gmem0_blk_n_R            |   9|          2|    1|          2|
    |gmem0_blk_n_W            |   9|          2|    1|          2|
    |gmem1_blk_n_R            |   9|          2|    1|          2|
    |i_0_fu_152               |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   70|        140|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln55_10_reg_1134                |  32|   0|   32|          0|
    |add_ln55_11_reg_1139                |  32|   0|   32|          0|
    |add_ln55_12_reg_1144                |  32|   0|   32|          0|
    |add_ln55_13_reg_1149                |  32|   0|   32|          0|
    |add_ln55_14_reg_1154                |  32|   0|   32|          0|
    |add_ln55_15_reg_1159                |  32|   0|   32|          0|
    |add_ln55_1_reg_1089                 |  32|   0|   32|          0|
    |add_ln55_2_reg_1094                 |  32|   0|   32|          0|
    |add_ln55_3_reg_1099                 |  32|   0|   32|          0|
    |add_ln55_4_reg_1104                 |  32|   0|   32|          0|
    |add_ln55_5_reg_1109                 |  32|   0|   32|          0|
    |add_ln55_6_reg_1114                 |  32|   0|   32|          0|
    |add_ln55_7_reg_1119                 |  32|   0|   32|          0|
    |add_ln55_8_reg_1124                 |  32|   0|   32|          0|
    |add_ln55_9_reg_1129                 |  32|   0|   32|          0|
    |add_ln55_reg_1084                   |  32|   0|   32|          0|
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |i_0_fu_152                          |  64|   0|   64|          0|
    |icmp_ln52_10_reg_895                |   1|   0|    1|          0|
    |icmp_ln52_10_reg_895_pp0_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln52_11_reg_899                |   1|   0|    1|          0|
    |icmp_ln52_11_reg_899_pp0_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln52_12_reg_903                |   1|   0|    1|          0|
    |icmp_ln52_12_reg_903_pp0_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln52_13_reg_907                |   1|   0|    1|          0|
    |icmp_ln52_13_reg_907_pp0_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln52_14_reg_911                |   1|   0|    1|          0|
    |icmp_ln52_14_reg_911_pp0_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln52_15_reg_915                |   1|   0|    1|          0|
    |icmp_ln52_15_reg_915_pp0_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln52_1_reg_859                 |   1|   0|    1|          0|
    |icmp_ln52_1_reg_859_pp0_iter2_reg   |   1|   0|    1|          0|
    |icmp_ln52_2_reg_863                 |   1|   0|    1|          0|
    |icmp_ln52_2_reg_863_pp0_iter2_reg   |   1|   0|    1|          0|
    |icmp_ln52_3_reg_867                 |   1|   0|    1|          0|
    |icmp_ln52_3_reg_867_pp0_iter2_reg   |   1|   0|    1|          0|
    |icmp_ln52_4_reg_871                 |   1|   0|    1|          0|
    |icmp_ln52_4_reg_871_pp0_iter2_reg   |   1|   0|    1|          0|
    |icmp_ln52_5_reg_875                 |   1|   0|    1|          0|
    |icmp_ln52_5_reg_875_pp0_iter2_reg   |   1|   0|    1|          0|
    |icmp_ln52_6_reg_879                 |   1|   0|    1|          0|
    |icmp_ln52_6_reg_879_pp0_iter2_reg   |   1|   0|    1|          0|
    |icmp_ln52_7_reg_883                 |   1|   0|    1|          0|
    |icmp_ln52_7_reg_883_pp0_iter2_reg   |   1|   0|    1|          0|
    |icmp_ln52_8_reg_887                 |   1|   0|    1|          0|
    |icmp_ln52_8_reg_887_pp0_iter2_reg   |   1|   0|    1|          0|
    |icmp_ln52_9_reg_891                 |   1|   0|    1|          0|
    |icmp_ln52_9_reg_891_pp0_iter2_reg   |   1|   0|    1|          0|
    |icmp_ln52_reg_855                   |   1|   0|    1|          0|
    |icmp_ln52_reg_855_pp0_iter2_reg     |   1|   0|    1|          0|
    |lshr_ln55_10_reg_1029               |  32|   0|   32|          0|
    |lshr_ln55_11_reg_1039               |  32|   0|   32|          0|
    |lshr_ln55_12_reg_944                |  32|   0|   32|          0|
    |lshr_ln55_13_reg_1059               |  32|   0|   32|          0|
    |lshr_ln55_14_reg_1069               |  32|   0|   32|          0|
    |lshr_ln55_15_reg_954                |  32|   0|   32|          0|
    |lshr_ln55_16_reg_964                |  32|   0|   32|          0|
    |lshr_ln55_17_reg_974                |  32|   0|   32|          0|
    |lshr_ln55_18_reg_984                |  32|   0|   32|          0|
    |lshr_ln55_19_reg_994                |  32|   0|   32|          0|
    |lshr_ln55_1_reg_934                 |  32|   0|   32|          0|
    |lshr_ln55_20_reg_1004               |  32|   0|   32|          0|
    |lshr_ln55_21_reg_1014               |  32|   0|   32|          0|
    |lshr_ln55_22_reg_1024               |  32|   0|   32|          0|
    |lshr_ln55_23_reg_1034               |  32|   0|   32|          0|
    |lshr_ln55_24_reg_1044               |  32|   0|   32|          0|
    |lshr_ln55_25_reg_1049               |  32|   0|   32|          0|
    |lshr_ln55_26_reg_1054               |  32|   0|   32|          0|
    |lshr_ln55_27_reg_1064               |  32|   0|   32|          0|
    |lshr_ln55_28_reg_1074               |  32|   0|   32|          0|
    |lshr_ln55_2_reg_949                 |  32|   0|   32|          0|
    |lshr_ln55_3_reg_959                 |  32|   0|   32|          0|
    |lshr_ln55_4_reg_969                 |  32|   0|   32|          0|
    |lshr_ln55_5_reg_979                 |  32|   0|   32|          0|
    |lshr_ln55_6_reg_989                 |  32|   0|   32|          0|
    |lshr_ln55_7_reg_999                 |  32|   0|   32|          0|
    |lshr_ln55_8_reg_1009                |  32|   0|   32|          0|
    |lshr_ln55_9_reg_1019                |  32|   0|   32|          0|
    |lshr_ln55_s_reg_939                 |  32|   0|   32|          0|
    |lshr_ln_reg_924                     |  32|   0|   32|          0|
    |trunc_ln55_1_reg_929                |  32|   0|   32|          0|
    |trunc_ln55_reg_919                  |  32|   0|   32|          0|
    |zext_ln52_cast_reg_820              |  32|   0|   64|         32|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |1672|   0| 1704|         32|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+----------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  krnl_vadd_Pipeline_vadd1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  krnl_vadd_Pipeline_vadd1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  krnl_vadd_Pipeline_vadd1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  krnl_vadd_Pipeline_vadd1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  krnl_vadd_Pipeline_vadd1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  krnl_vadd_Pipeline_vadd1|  return value|
|ap_ext_blocking_n     |  out|    1|  ap_ctrl_hs|  krnl_vadd_Pipeline_vadd1|  return value|
|ap_str_blocking_n     |  out|    1|  ap_ctrl_hs|  krnl_vadd_Pipeline_vadd1|  return value|
|ap_int_blocking_n     |  out|    1|  ap_ctrl_hs|  krnl_vadd_Pipeline_vadd1|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|  512|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|   64|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|  512|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|  512|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|   64|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|  512|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|                     gmem1|       pointer|
|sext_ln52_1           |   in|   58|     ap_none|               sext_ln52_1|        scalar|
|sext_ln52             |   in|   58|     ap_none|                 sext_ln52|        scalar|
|sext_ln52_2           |   in|   58|     ap_none|               sext_ln52_2|        scalar|
|zext_ln52             |   in|   32|     ap_none|                 zext_ln52|        scalar|
+----------------------+-----+-----+------------+--------------------------+--------------+

