0.6
2019.2
Nov  6 2019
21:57:16
C:/Projects/RISC-V/Processor/Processor.sim/sim_1/behav/xsim/glbl.v,1588830863,verilog,,,,glbl,,,,,,,,
C:/Projects/RISC-V/Processor/Processor.srcs/sim_1/new/tb_ALUController.v,1588835301,verilog,,,,tb_ALUController,,,,,,,,
C:/Projects/RISC-V/Processor/Processor.srcs/sources_1/new/ALUController.v,1588835861,verilog,,C:/Projects/RISC-V/Processor/Processor.srcs/sim_1/new/tb_ALUController.v,,ALUController,,,,,,,,
