Fitter report for page_rd
Thu Aug 18 16:00:48 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Other Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Fitter Summary                                                                        ;
+------------------------------------+--------------------------------------------------+
; Fitter Status                      ; Successful - Thu Aug 18 16:00:48 2022            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; page_rd                                          ;
; Top-level Entity Name              ; page_rd_top                                      ;
; Family                             ; Cyclone IV E                                     ;
; Device                             ; EP4CE10F17C8                                     ;
; Timing Models                      ; Final                                            ;
; Total logic elements               ; 325 / 10,320 ( 3 % )                             ;
;     Total combinational functions  ; 294 / 10,320 ( 3 % )                             ;
;     Dedicated logic registers      ; 186 / 10,320 ( 2 % )                             ;
; Total registers                    ; 186                                              ;
; Total pins                         ; 12 / 180 ( 7 % )                                 ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 65,536 / 423,936 ( 15 % )                        ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                                   ;
; Total PLLs                         ; 1 / 2 ( 50 % )                                   ;
+------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10F17C8                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; scl      ; Missing drive strength and slew rate ;
; q[0]     ; Missing drive strength and slew rate ;
; q[1]     ; Missing drive strength and slew rate ;
; q[2]     ; Missing drive strength and slew rate ;
; q[3]     ; Missing drive strength and slew rate ;
; q[4]     ; Missing drive strength and slew rate ;
; q[5]     ; Missing drive strength and slew rate ;
; q[6]     ; Missing drive strength and slew rate ;
; q[7]     ; Missing drive strength and slew rate ;
; sda      ; Missing drive strength and slew rate ;
+----------+--------------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 537 ( 0.00 % )     ;
;     -- Achieved     ; 0 / 537 ( 0.00 % )     ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 333     ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub               ; 192     ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 12      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/86188/Desktop/FPGA/0816/page_rd/prj/output_files/page_rd.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 325 / 10,320 ( 3 % )      ;
;     -- Combinational with no register       ; 139                       ;
;     -- Register only                        ; 31                        ;
;     -- Combinational with a register        ; 155                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 145                       ;
;     -- 3 input functions                    ; 59                        ;
;     -- <=2 input functions                  ; 90                        ;
;     -- Register only                        ; 31                        ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 250                       ;
;     -- arithmetic mode                      ; 44                        ;
;                                             ;                           ;
; Total registers*                            ; 186 / 11,172 ( 2 % )      ;
;     -- Dedicated logic registers            ; 186 / 10,320 ( 2 % )      ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 27 / 645 ( 4 % )          ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 12 / 180 ( 7 % )          ;
;     -- Clock pins                           ; 1 / 3 ( 33 % )            ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )            ;
;                                             ;                           ;
; Global signals                              ; 4                         ;
; M9Ks                                        ; 8 / 46 ( 17 % )           ;
; Total block memory bits                     ; 65,536 / 423,936 ( 15 % ) ;
; Total block memory implementation bits      ; 73,728 / 423,936 ( 17 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )            ;
; PLLs                                        ; 1 / 2 ( 50 % )            ;
; Global clocks                               ; 4 / 10 ( 40 % )           ;
; JTAGs                                       ; 1 / 1 ( 100 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 1% / 1% / 1%              ;
; Peak interconnect usage (total/H/V)         ; 4% / 4% / 3%              ;
; Maximum fan-out                             ; 126                       ;
; Highest non-global fan-out                  ; 33                        ;
; Total fan-out                               ; 1900                      ;
; Average fan-out                             ; 3.39                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                               ;
+---------------------------------------------+---------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                 ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                  ; Low                            ;
;                                             ;                     ;                      ;                                ;
; Total logic elements                        ; 194 / 10320 ( 2 % ) ; 131 / 10320 ( 1 % )  ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 88                  ; 51                   ; 0                              ;
;     -- Register only                        ; 12                  ; 19                   ; 0                              ;
;     -- Combinational with a register        ; 94                  ; 61                   ; 0                              ;
;                                             ;                     ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                      ;                                ;
;     -- 4 input functions                    ; 98                  ; 47                   ; 0                              ;
;     -- 3 input functions                    ; 31                  ; 28                   ; 0                              ;
;     -- <=2 input functions                  ; 53                  ; 37                   ; 0                              ;
;     -- Register only                        ; 12                  ; 19                   ; 0                              ;
;                                             ;                     ;                      ;                                ;
; Logic elements by mode                      ;                     ;                      ;                                ;
;     -- normal mode                          ; 146                 ; 104                  ; 0                              ;
;     -- arithmetic mode                      ; 36                  ; 8                    ; 0                              ;
;                                             ;                     ;                      ;                                ;
; Total registers                             ; 106                 ; 80                   ; 0                              ;
;     -- Dedicated logic registers            ; 106 / 10320 ( 1 % ) ; 80 / 10320 ( < 1 % ) ; 0 / 10320 ( 0 % )              ;
;                                             ;                     ;                      ;                                ;
; Total LABs:  partially or completely used   ; 17 / 645 ( 3 % )    ; 13 / 645 ( 2 % )     ; 0 / 645 ( 0 % )                ;
;                                             ;                     ;                      ;                                ;
; Virtual pins                                ; 0                   ; 0                    ; 0                              ;
; I/O pins                                    ; 12                  ; 0                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )      ; 0 / 46 ( 0 % )       ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 65536               ; 0                    ; 0                              ;
; Total RAM block bits                        ; 73728               ; 0                    ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )     ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 2 ( 0 % )       ; 0 / 2 ( 0 % )        ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 8 / 46 ( 17 % )     ; 0 / 46 ( 0 % )       ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 3 / 12 ( 25 % )     ; 0 / 12 ( 0 % )       ; 1 / 12 ( 8 % )                 ;
;                                             ;                     ;                      ;                                ;
; Connections                                 ;                     ;                      ;                                ;
;     -- Input Connections                    ; 189                 ; 118                  ; 2                              ;
;     -- Registered Input Connections         ; 113                 ; 91                   ; 0                              ;
;     -- Output Connections                   ; 171                 ; 82                   ; 56                             ;
;     -- Registered Output Connections        ; 5                   ; 81                   ; 0                              ;
;                                             ;                     ;                      ;                                ;
; Internal Connections                        ;                     ;                      ;                                ;
;     -- Total Connections                    ; 1389                ; 705                  ; 65                             ;
;     -- Registered Connections               ; 635                 ; 481                  ; 0                              ;
;                                             ;                     ;                      ;                                ;
; External Connections                        ;                     ;                      ;                                ;
;     -- Top                                  ; 102                 ; 200                  ; 58                             ;
;     -- sld_hub:auto_hub                     ; 200                 ; 0                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 58                  ; 0                    ; 0                              ;
;                                             ;                     ;                      ;                                ;
; Partition Interface                         ;                     ;                      ;                                ;
;     -- Input Ports                          ; 20                  ; 16                   ; 2                              ;
;     -- Output Ports                         ; 16                  ; 34                   ; 2                              ;
;     -- Bidir Ports                          ; 1                   ; 0                    ; 0                              ;
;                                             ;                     ;                      ;                                ;
; Registered Ports                            ;                     ;                      ;                                ;
;     -- Registered Input Ports               ; 0                   ; 4                    ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 23                   ; 0                              ;
;                                             ;                     ;                      ;                                ;
; Port Connectivity                           ;                     ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 1                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 1                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 1                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 2                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 19                   ; 0                              ;
+---------------------------------------------+---------------------+----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                 ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; clk   ; E1    ; 1        ; 0            ; 11           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; rst_n ; N1    ; 2        ; 0            ; 7            ; 21           ; 15                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; q[0] ; G16   ; 6        ; 34           ; 17           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; q[1] ; A12   ; 7        ; 25           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; q[2] ; B12   ; 7        ; 25           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; q[3] ; C8    ; 8        ; 13           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; q[4] ; F15   ; 6        ; 34           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; q[5] ; D8    ; 8        ; 13           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; q[6] ; E8    ; 8        ; 13           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; q[7] ; B9    ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; scl  ; L2    ; 2        ; 0            ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+------------------------+---------------------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source   ; Output Enable Group ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+------------------------+---------------------+
; sda  ; L4    ; 2        ; 0            ; 6            ; 21           ; 9                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; page_rd:page_rd_dut|en ; -                   ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H4       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; H3       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; J5       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; J4       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R4n, INIT_DONE       ; Use as regular IO        ; q[0]                    ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R3p, CLKUSR          ; Use as regular IO        ; q[4]                    ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T10n, DATA2          ; Use as regular IO        ; q[6]                    ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 5 / 17 ( 29 % ) ; 2.5V          ; --           ;
; 2        ; 3 / 19 ( 16 % ) ; 2.5V          ; --           ;
; 3        ; 0 / 26 ( 0 % )  ; 2.5V          ; --           ;
; 4        ; 0 / 27 ( 0 % )  ; 2.5V          ; --           ;
; 5        ; 0 / 25 ( 0 % )  ; 2.5V          ; --           ;
; 6        ; 3 / 14 ( 21 % ) ; 2.5V          ; --           ;
; 7        ; 3 / 26 ( 12 % ) ; 2.5V          ; --           ;
; 8        ; 3 / 26 ( 12 % ) ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 168        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 161        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 159        ; 7        ; q[1]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 167        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; q[7]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 169        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 162        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 160        ; 7        ; q[2]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; q[3]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; q[5]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; q[6]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; q[4]                                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 136        ; 6        ; q[0]                                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 18         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 20         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; scl                                                       ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; sda                                                       ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 115        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; rst_n                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 112        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 111        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 108        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 91         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                 ;
+-------------------------------+-----------------------------------------------------------------------------+
; Name                          ; my_pll:my_pll_dut|altpll:altpll_component|my_pll_altpll:auto_generated|pll1 ;
+-------------------------------+-----------------------------------------------------------------------------+
; SDC pin name                  ; my_pll_dut|altpll_component|auto_generated|pll1                             ;
; PLL mode                      ; Normal                                                                      ;
; Compensate clock              ; clock0                                                                      ;
; Compensated input/output pins ; --                                                                          ;
; Switchover type               ; --                                                                          ;
; Input frequency 0             ; 50.0 MHz                                                                    ;
; Input frequency 1             ; --                                                                          ;
; Nominal PFD frequency         ; 50.0 MHz                                                                    ;
; Nominal VCO frequency         ; 599.9 MHz                                                                   ;
; VCO post scale K counter      ; 2                                                                           ;
; VCO frequency control         ; Auto                                                                        ;
; VCO phase shift step          ; 208 ps                                                                      ;
; VCO multiply                  ; --                                                                          ;
; VCO divide                    ; --                                                                          ;
; Freq min lock                 ; 25.0 MHz                                                                    ;
; Freq max lock                 ; 54.18 MHz                                                                   ;
; M VCO Tap                     ; 0                                                                           ;
; M Initial                     ; 1                                                                           ;
; M value                       ; 12                                                                          ;
; N value                       ; 1                                                                           ;
; Charge pump current           ; setting 1                                                                   ;
; Loop filter resistance        ; setting 27                                                                  ;
; Loop filter capacitance       ; setting 0                                                                   ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                          ;
; Bandwidth type                ; Medium                                                                      ;
; Real time reconfigurable      ; Off                                                                         ;
; Scan chain MIF file           ; --                                                                          ;
; Preserve PLL counter order    ; Off                                                                         ;
; PLL location                  ; PLL_1                                                                       ;
; Inclk0 signal                 ; clk                                                                         ;
; Inclk1 signal                 ; --                                                                          ;
; Inclk0 signal type            ; Dedicated Pin                                                               ;
; Inclk1 signal type            ; --                                                                          ;
+-------------------------------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+--------------------------------------------------------+
; Name                                                                                               ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low   ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                           ;
+----------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+--------------------------------------------------------+
; my_pll:my_pll_dut|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_clk[0]            ; clock0       ; 1    ; 125 ; 0.4 MHz          ; 0 (0 ps)    ; 0.09 (208 ps)    ; 50/50      ; C1      ; 500           ; 250/250 Even ; C0            ; 1       ; 0       ; my_pll_dut|altpll_component|auto_generated|pll1|clk[0] ;
; my_pll:my_pll_dut|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_clk[0]~cascade_in ; --           ; --   ; --  ; --               ; --          ; --               ; --         ; C0      ; 3             ; 1/2 Odd      ; --            ; 1       ; 0       ;                                                        ;
+----------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                             ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                           ; Library Name ;
+------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |page_rd_top                                                           ; 325 (14)    ; 186 (13)                  ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 12   ; 0            ; 139 (1)      ; 31 (0)            ; 155 (13)         ; |page_rd_top                                                                                                                                                                  ; work         ;
;    |my_pll:my_pll_dut|                                                 ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |page_rd_top|my_pll:my_pll_dut                                                                                                                                                ; work         ;
;       |altpll:altpll_component|                                        ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |page_rd_top|my_pll:my_pll_dut|altpll:altpll_component                                                                                                                        ; work         ;
;          |my_pll_altpll:auto_generated|                                ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |page_rd_top|my_pll:my_pll_dut|altpll:altpll_component|my_pll_altpll:auto_generated                                                                                           ; work         ;
;    |my_ram:my_ram_dut|                                                 ; 60 (0)      ; 38 (0)                    ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 4 (0)             ; 34 (0)           ; |page_rd_top|my_ram:my_ram_dut                                                                                                                                                ; work         ;
;       |altsyncram:altsyncram_component|                                ; 60 (0)      ; 38 (0)                    ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 4 (0)             ; 34 (0)           ; |page_rd_top|my_ram:my_ram_dut|altsyncram:altsyncram_component                                                                                                                ; work         ;
;          |altsyncram_49i1:auto_generated|                              ; 60 (0)      ; 38 (0)                    ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 4 (0)             ; 34 (0)           ; |page_rd_top|my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated                                                                                 ; work         ;
;             |altsyncram_lh82:altsyncram1|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |page_rd_top|my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|altsyncram_lh82:altsyncram1                                                     ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                ; 60 (42)     ; 38 (30)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (12)      ; 4 (4)             ; 34 (27)          ; |page_rd_top|my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                       ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr| ; 18 (18)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 8 (8)            ; |page_rd_top|my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr ; work         ;
;    |page_rd:page_rd_dut|                                               ; 118 (118)   ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 64 (64)      ; 8 (8)             ; 46 (46)          ; |page_rd_top|page_rd:page_rd_dut                                                                                                                                              ; work         ;
;    |sld_hub:auto_hub|                                                  ; 131 (1)     ; 80 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (1)       ; 19 (0)            ; 61 (0)           ; |page_rd_top|sld_hub:auto_hub                                                                                                                                                 ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                   ; 130 (90)    ; 80 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (38)      ; 19 (19)           ; 61 (36)          ; |page_rd_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                    ; work         ;
;          |sld_rom_sr:hub_info_reg|                                     ; 20 (20)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 9 (9)            ; |page_rd_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                            ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                   ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |page_rd_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                          ; work         ;
+------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                   ;
+-------+----------+---------------+---------------+-----------------------+-----+------+
; Name  ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------+----------+---------------+---------------+-----------------------+-----+------+
; scl   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; q[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; q[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; q[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; q[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; q[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; q[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; q[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; q[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sda   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; rst_n ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; clk   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
+-------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                            ;
+---------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                         ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------+-------------------+---------+
; sda                                                                                         ;                   ;         ;
;      - page_rd:page_rd_dut|rd_en~1                                                          ; 0                 ; 6       ;
;      - page_rd:page_rd_dut|Selector21~1                                                     ; 0                 ; 6       ;
;      - page_rd:page_rd_dut|Selector9~1                                                      ; 0                 ; 6       ;
;      - page_rd:page_rd_dut|Selector9~5                                                      ; 0                 ; 6       ;
;      - page_rd:page_rd_dut|data[1]~2                                                        ; 0                 ; 6       ;
;      - page_rd:page_rd_dut|Selector10~1                                                     ; 0                 ; 6       ;
;      - page_rd:page_rd_dut|Selector17~0                                                     ; 0                 ; 6       ;
;      - page_rd:page_rd_dut|Selector23~1                                                     ; 0                 ; 6       ;
;      - page_rd:page_rd_dut|Selector24~0                                                     ; 0                 ; 6       ;
; rst_n                                                                                       ;                   ;         ;
;      - address[0]                                                                           ; 0                 ; 6       ;
;      - my_pll:my_pll_dut|altpll:altpll_component|my_pll_altpll:auto_generated|pll_lock_sync ; 0                 ; 6       ;
;      - address[1]                                                                           ; 0                 ; 6       ;
;      - address[2]                                                                           ; 0                 ; 6       ;
;      - address[3]                                                                           ; 0                 ; 6       ;
;      - address[4]                                                                           ; 0                 ; 6       ;
;      - address[5]                                                                           ; 0                 ; 6       ;
;      - address[6]                                                                           ; 0                 ; 6       ;
;      - address[7]                                                                           ; 0                 ; 6       ;
;      - address[8]                                                                           ; 0                 ; 6       ;
;      - address[9]                                                                           ; 0                 ; 6       ;
;      - address[10]                                                                          ; 0                 ; 6       ;
;      - address[11]                                                                          ; 0                 ; 6       ;
;      - address[12]                                                                          ; 0                 ; 6       ;
;      - my_pll:my_pll_dut|altpll:altpll_component|my_pll_altpll:auto_generated|pll1          ; 0                 ; 6       ;
; clk                                                                                         ;                   ;         ;
+---------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                               ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                       ; JTAG_X1_Y12_N0     ; 126     ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                       ; JTAG_X1_Y12_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                                ; PIN_E1             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; my_pll:my_pll_dut|altpll:altpll_component|my_pll_altpll:auto_generated|locked                                                                                                      ; LCCOMB_X16_Y19_N26 ; 54      ; Async. clear               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; my_pll:my_pll_dut|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                            ; PLL_1              ; 54      ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; my_pll:my_pll_dut|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_locked                                                                                            ; PLL_1              ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                          ; LCCOMB_X22_Y17_N12 ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                             ; LCCOMB_X22_Y18_N10 ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                             ; LCCOMB_X22_Y17_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                             ; LCCOMB_X22_Y17_N2  ; 14      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~15                                                  ; LCCOMB_X22_Y17_N30 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]~1                                                   ; LCCOMB_X23_Y17_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~1      ; LCCOMB_X18_Y17_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~7 ; LCCOMB_X18_Y17_N0  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; page_rd:page_rd_dut|cnt[1]~2                                                                                                                                                       ; LCCOMB_X19_Y15_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; page_rd:page_rd_dut|data[1]~4                                                                                                                                                      ; LCCOMB_X19_Y15_N4  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; page_rd:page_rd_dut|en                                                                                                                                                             ; FF_X21_Y15_N19     ; 5       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; page_rd:page_rd_dut|rd_cnt[13]~2                                                                                                                                                   ; LCCOMB_X19_Y15_N12 ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; page_rd:page_rd_dut|rd_en                                                                                                                                                          ; FF_X19_Y15_N9      ; 21      ; Clock                      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; page_rd:page_rd_dut|scl                                                                                                                                                            ; FF_X23_Y15_N17     ; 33      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; rst_n                                                                                                                                                                              ; PIN_N1             ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                              ; FF_X21_Y18_N1      ; 17      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                   ; LCCOMB_X22_Y20_N14 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                     ; LCCOMB_X22_Y20_N0  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                   ; LCCOMB_X18_Y18_N8  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                      ; LCCOMB_X19_Y18_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                     ; LCCOMB_X19_Y18_N10 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                        ; FF_X22_Y17_N25     ; 16      ; Async. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                      ; LCCOMB_X19_Y18_N2  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                        ; FF_X22_Y17_N15     ; 14      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4                                                                                                        ; LCCOMB_X19_Y19_N28 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17                                                                                                 ; LCCOMB_X21_Y20_N16 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18                                                                                                 ; LCCOMB_X21_Y20_N28 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~15                                                                                ; LCCOMB_X19_Y19_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~22                                                                           ; LCCOMB_X18_Y19_N0  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~23                                                                           ; LCCOMB_X19_Y19_N6  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                   ; FF_X18_Y20_N19     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                  ; FF_X18_Y20_N29     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; FF_X18_Y20_N13     ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                   ; FF_X18_Y20_N1      ; 17      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                            ; LCCOMB_X18_Y20_N26 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                  ; FF_X18_Y20_N9      ; 24      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                    ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                            ; JTAG_X1_Y12_N0     ; 126     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; my_pll:my_pll_dut|altpll:altpll_component|my_pll_altpll:auto_generated|locked           ; LCCOMB_X16_Y19_N26 ; 54      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; my_pll:my_pll_dut|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1              ; 54      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; page_rd:page_rd_dut|rd_en                                                               ; FF_X19_Y15_N9      ; 21      ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
+-----------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                               ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; page_rd:page_rd_dut|scl                                                                                                                                                            ; 33      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; 30      ;
; page_rd:page_rd_dut|Equal0~0                                                                                                                                                       ; 28      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                  ; 24      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                       ; 23      ;
; page_rd:page_rd_dut|rd_cnt[13]~2                                                                                                                                                   ; 22      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; 21      ;
; page_rd:page_rd_dut|rd_cnt[13]                                                                                                                                                     ; 18      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                   ; 17      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                              ; 17      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                        ; 16      ;
; rst_n~input                                                                                                                                                                        ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                   ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                        ; 14      ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                             ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                          ; 13      ;
; page_rd:page_rd_dut|state.S0                                                                                                                                                       ; 13      ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~15                                                  ; 13      ;
; page_rd:page_rd_dut|state.RD_DATA                                                                                                                                                  ; 13      ;
; page_rd:page_rd_dut|state.RD_START                                                                                                                                                 ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                  ; 12      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                       ; 12      ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                     ; 11      ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                     ; 11      ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                     ; 11      ;
; address[0]                                                                                                                                                                         ; 10      ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                    ; 10      ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                    ; 10      ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                    ; 10      ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                     ; 10      ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                     ; 10      ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                     ; 10      ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                     ; 10      ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                     ; 10      ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                     ; 10      ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                     ; 10      ;
; sda~input                                                                                                                                                                          ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                    ; 9       ;
; page_rd:page_rd_dut|data[0]                                                                                                                                                        ; 9       ;
; page_rd:page_rd_dut|always1~1                                                                                                                                                      ; 9       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                             ; 9       ;
; address[12]                                                                                                                                                                        ; 9       ;
; address[11]                                                                                                                                                                        ; 9       ;
; address[10]                                                                                                                                                                        ; 9       ;
; address[9]                                                                                                                                                                         ; 9       ;
; address[8]                                                                                                                                                                         ; 9       ;
; address[7]                                                                                                                                                                         ; 9       ;
; address[6]                                                                                                                                                                         ; 9       ;
; address[5]                                                                                                                                                                         ; 9       ;
; address[4]                                                                                                                                                                         ; 9       ;
; address[3]                                                                                                                                                                         ; 9       ;
; address[2]                                                                                                                                                                         ; 9       ;
; address[1]                                                                                                                                                                         ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                          ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                    ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                    ; 8       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]~1                                                   ; 8       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                          ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                 ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                  ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                          ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                          ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                     ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                    ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                    ; 7       ;
; page_rd:page_rd_dut|data[1]~4                                                                                                                                                      ; 7       ;
; page_rd:page_rd_dut|Selector4~0                                                                                                                                                    ; 7       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]   ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                              ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                              ; 6       ;
; page_rd:page_rd_dut|state.ACK2                                                                                                                                                     ; 6       ;
; page_rd:page_rd_dut|state.ACK1                                                                                                                                                     ; 6       ;
; page_rd:page_rd_dut|state.START_READY                                                                                                                                              ; 6       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]   ; 6       ;
; page_rd:page_rd_dut|state.RD_ACK                                                                                                                                                   ; 6       ;
; page_rd:page_rd_dut|always1~0                                                                                                                                                      ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~23                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~22                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18                                                                                                 ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17                                                                                                 ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                      ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                   ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                   ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                          ; 5       ;
; page_rd:page_rd_dut|state.STOP_READY                                                                                                                                               ; 5       ;
; page_rd:page_rd_dut|state.CONTROL_BYTE                                                                                                                                             ; 5       ;
; page_rd:page_rd_dut|state.ADDR_HIGH                                                                                                                                                ; 5       ;
; page_rd:page_rd_dut|state.ADDR_LOW                                                                                                                                                 ; 5       ;
; page_rd:page_rd_dut|state.RD_CTRL                                                                                                                                                  ; 5       ;
; page_rd:page_rd_dut|en                                                                                                                                                             ; 5       ;
; page_rd:page_rd_dut|sda_buff                                                                                                                                                       ; 5       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]   ; 5       ;
; page_rd:page_rd_dut|cnt[0]                                                                                                                                                         ; 5       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                          ; 5       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                          ; 5       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                          ; 5       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal      ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~15                                                                                ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4                                                                                                        ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8                                                                                                 ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                                 ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                        ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                        ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                              ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                              ; 4       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~7 ; 4       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6 ; 4       ;
; page_rd:page_rd_dut|state.NO_ACK                                                                                                                                                   ; 4       ;
; page_rd:page_rd_dut|state.ACK3                                                                                                                                                     ; 4       ;
; page_rd:page_rd_dut|state.STOP                                                                                                                                                     ; 4       ;
; page_rd:page_rd_dut|state.ACK4                                                                                                                                                     ; 4       ;
; page_rd:page_rd_dut|cnt[1]~2                                                                                                                                                       ; 4       ;
; page_rd:page_rd_dut|rd_cnt[1]                                                                                                                                                      ; 4       ;
; page_rd:page_rd_dut|rd_cnt[2]                                                                                                                                                      ; 4       ;
; page_rd:page_rd_dut|rd_en~1                                                                                                                                                        ; 4       ;
; page_rd:page_rd_dut|cnt[1]                                                                                                                                                         ; 4       ;
; page_rd:page_rd_dut|cnt[3]                                                                                                                                                         ; 4       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                             ; 4       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~1      ; 4       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                             ; 4       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                             ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                 ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                            ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                  ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                   ; 3       ;
; page_rd:page_rd_dut|en~0                                                                                                                                                           ; 3       ;
; page_rd:page_rd_dut|Selector9~8                                                                                                                                                    ; 3       ;
; page_rd:page_rd_dut|Selector26~0                                                                                                                                                   ; 3       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]   ; 3       ;
; page_rd:page_rd_dut|data[7]                                                                                                                                                        ; 3       ;
; page_rd:page_rd_dut|Selector21~0                                                                                                                                                   ; 3       ;
; page_rd:page_rd_dut|always1~5                                                                                                                                                      ; 3       ;
; page_rd:page_rd_dut|cnt[2]                                                                                                                                                         ; 3       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~0                                                     ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1                                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0                                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~1                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~0                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                   ; 2       ;
; page_rd:page_rd_dut|Selector23~0                                                                                                                                                   ; 2       ;
; page_rd:page_rd_dut|WideOr1~0                                                                                                                                                      ; 2       ;
; page_rd:page_rd_dut|Selector10~0                                                                                                                                                   ; 2       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2         ; 2       ;
; page_rd:page_rd_dut|data[6]                                                                                                                                                        ; 2       ;
; page_rd:page_rd_dut|data[5]                                                                                                                                                        ; 2       ;
; page_rd:page_rd_dut|data[4]                                                                                                                                                        ; 2       ;
; page_rd:page_rd_dut|data[3]                                                                                                                                                        ; 2       ;
; page_rd:page_rd_dut|data[2]                                                                                                                                                        ; 2       ;
; page_rd:page_rd_dut|data[1]                                                                                                                                                        ; 2       ;
; page_rd:page_rd_dut|rd_cnt[3]                                                                                                                                                      ; 2       ;
; page_rd:page_rd_dut|rd_cnt[4]                                                                                                                                                      ; 2       ;
; page_rd:page_rd_dut|rd_cnt[5]                                                                                                                                                      ; 2       ;
; page_rd:page_rd_dut|rd_cnt[6]                                                                                                                                                      ; 2       ;
; page_rd:page_rd_dut|rd_cnt[7]                                                                                                                                                      ; 2       ;
; page_rd:page_rd_dut|rd_cnt[8]                                                                                                                                                      ; 2       ;
; page_rd:page_rd_dut|rd_cnt[9]                                                                                                                                                      ; 2       ;
; page_rd:page_rd_dut|rd_cnt[10]                                                                                                                                                     ; 2       ;
; page_rd:page_rd_dut|rd_cnt[11]                                                                                                                                                     ; 2       ;
; page_rd:page_rd_dut|rd_cnt[12]                                                                                                                                                     ; 2       ;
; page_rd:page_rd_dut|rd_cnt[0]                                                                                                                                                      ; 2       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                     ; 2       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                     ; 2       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                     ; 2       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                     ; 2       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                     ; 2       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                     ; 2       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                     ; 2       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                          ; 2       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                     ; 2       ;
; my_pll:my_pll_dut|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_locked                                                                                            ; 2       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                           ; 2       ;
; my_pll:my_pll_dut|altpll:altpll_component|my_pll_altpll:auto_generated|pll_lock_sync~feeder                                                                                        ; 1       ;
; ~QIC_CREATED_GND~I                                                                                                                                                                 ; 1       ;
; altera_reserved_tdi~input                                                                                                                                                          ; 1       ;
; altera_reserved_tck~input                                                                                                                                                          ; 1       ;
; altera_reserved_tms~input                                                                                                                                                          ; 1       ;
; clk~input                                                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~16                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~14                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~13                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~12                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~11                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~10                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~2                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~1                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~9                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~17                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~0                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~8                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~7                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~6                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~12                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~11                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~10                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~9                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~8                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~7                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~6                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~5                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~4                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~3                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~2                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~5                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~4                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~3                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~2                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~20                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~19                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~18                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~16                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~15                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~14                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~13                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~12                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~11                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                   ; 1       ;
; altera_internal_jtag~TDO                                                                                                                                                           ; 1       ;
; address[0]~36                                                                                                                                                                      ; 1       ;
; page_rd:page_rd_dut|scl~0                                                                                                                                                          ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11   ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10   ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9    ; 1       ;
; page_rd:page_rd_dut|Add1~46                                                                                                                                                        ; 1       ;
; page_rd:page_rd_dut|Add1~45                                                                                                                                                        ; 1       ;
; page_rd:page_rd_dut|Add1~44                                                                                                                                                        ; 1       ;
; page_rd:page_rd_dut|rd_cnt[13]~3                                                                                                                                                   ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7         ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6         ; 1       ;
; page_rd:page_rd_dut|Selector14~0                                                                                                                                                   ; 1       ;
; page_rd:page_rd_dut|Selector12~0                                                                                                                                                   ; 1       ;
; page_rd:page_rd_dut|Selector24~0                                                                                                                                                   ; 1       ;
; page_rd:page_rd_dut|Selector23~1                                                                                                                                                   ; 1       ;
; page_rd:page_rd_dut|Selector17~0                                                                                                                                                   ; 1       ;
; page_rd:page_rd_dut|Selector16~0                                                                                                                                                   ; 1       ;
; page_rd:page_rd_dut|Selector10~1                                                                                                                                                   ; 1       ;
; page_rd:page_rd_dut|Selector18~0                                                                                                                                                   ; 1       ;
; page_rd:page_rd_dut|state.STOP~0                                                                                                                                                   ; 1       ;
; page_rd:page_rd_dut|Selector20~0                                                                                                                                                   ; 1       ;
; page_rd:page_rd_dut|Selector11~0                                                                                                                                                   ; 1       ;
; page_rd:page_rd_dut|Selector13~0                                                                                                                                                   ; 1       ;
; page_rd:page_rd_dut|Selector15~0                                                                                                                                                   ; 1       ;
; page_rd:page_rd_dut|Selector19~0                                                                                                                                                   ; 1       ;
; page_rd:page_rd_dut|Selector1~6                                                                                                                                                    ; 1       ;
; page_rd:page_rd_dut|Selector1~5                                                                                                                                                    ; 1       ;
; page_rd:page_rd_dut|Selector1~4                                                                                                                                                    ; 1       ;
; page_rd:page_rd_dut|Selector1~3                                                                                                                                                    ; 1       ;
; page_rd:page_rd_dut|Selector1~2                                                                                                                                                    ; 1       ;
; page_rd:page_rd_dut|Selector1~1                                                                                                                                                    ; 1       ;
; page_rd:page_rd_dut|Selector1~0                                                                                                                                                    ; 1       ;
; page_rd:page_rd_dut|Selector0~7                                                                                                                                                    ; 1       ;
; page_rd:page_rd_dut|Selector0~6                                                                                                                                                    ; 1       ;
; page_rd:page_rd_dut|Selector0~5                                                                                                                                                    ; 1       ;
; page_rd:page_rd_dut|Selector0~4                                                                                                                                                    ; 1       ;
; page_rd:page_rd_dut|Selector0~3                                                                                                                                                    ; 1       ;
; page_rd:page_rd_dut|Selector0~2                                                                                                                                                    ; 1       ;
; page_rd:page_rd_dut|Selector0~1                                                                                                                                                    ; 1       ;
; page_rd:page_rd_dut|Selector0~0                                                                                                                                                    ; 1       ;
; page_rd:page_rd_dut|always1~6                                                                                                                                                      ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5         ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]        ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1            ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8    ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0            ; 1       ;
; page_rd:page_rd_dut|Selector2~0                                                                                                                                                    ; 1       ;
; page_rd:page_rd_dut|Selector3~0                                                                                                                                                    ; 1       ;
; page_rd:page_rd_dut|Selector4~1                                                                                                                                                    ; 1       ;
; page_rd:page_rd_dut|Selector5~0                                                                                                                                                    ; 1       ;
; page_rd:page_rd_dut|Selector6~0                                                                                                                                                    ; 1       ;
; page_rd:page_rd_dut|Selector7~0                                                                                                                                                    ; 1       ;
; page_rd:page_rd_dut|data[1]~3                                                                                                                                                      ; 1       ;
; page_rd:page_rd_dut|data[1]~2                                                                                                                                                      ; 1       ;
; page_rd:page_rd_dut|data[1]~1                                                                                                                                                      ; 1       ;
; page_rd:page_rd_dut|Selector8~0                                                                                                                                                    ; 1       ;
; page_rd:page_rd_dut|Add1~43                                                                                                                                                        ; 1       ;
; page_rd:page_rd_dut|Add1~42                                                                                                                                                        ; 1       ;
; page_rd:page_rd_dut|Add1~41                                                                                                                                                        ; 1       ;
; page_rd:page_rd_dut|Add1~40                                                                                                                                                        ; 1       ;
; page_rd:page_rd_dut|Add1~39                                                                                                                                                        ; 1       ;
; page_rd:page_rd_dut|Add1~38                                                                                                                                                        ; 1       ;
; page_rd:page_rd_dut|Add1~37                                                                                                                                                        ; 1       ;
; page_rd:page_rd_dut|Add1~36                                                                                                                                                        ; 1       ;
; page_rd:page_rd_dut|Add1~35                                                                                                                                                        ; 1       ;
; page_rd:page_rd_dut|Add1~34                                                                                                                                                        ; 1       ;
; page_rd:page_rd_dut|Selector9~9                                                                                                                                                    ; 1       ;
; page_rd:page_rd_dut|data~0                                                                                                                                                         ; 1       ;
; page_rd:page_rd_dut|Selector9~7                                                                                                                                                    ; 1       ;
; page_rd:page_rd_dut|Selector9~6                                                                                                                                                    ; 1       ;
; page_rd:page_rd_dut|Selector9~5                                                                                                                                                    ; 1       ;
; page_rd:page_rd_dut|Selector9~4                                                                                                                                                    ; 1       ;
; page_rd:page_rd_dut|Selector9~3                                                                                                                                                    ; 1       ;
; page_rd:page_rd_dut|Selector9~2                                                                                                                                                    ; 1       ;
; page_rd:page_rd_dut|Selector9~1                                                                                                                                                    ; 1       ;
; page_rd:page_rd_dut|Selector9~0                                                                                                                                                    ; 1       ;
; page_rd:page_rd_dut|Selector22~0                                                                                                                                                   ; 1       ;
; page_rd:page_rd_dut|Selector21~2                                                                                                                                                   ; 1       ;
; page_rd:page_rd_dut|Selector21~1                                                                                                                                                   ; 1       ;
; page_rd:page_rd_dut|Selector29~0                                                                                                                                                   ; 1       ;
; page_rd:page_rd_dut|Selector28~0                                                                                                                                                   ; 1       ;
; page_rd:page_rd_dut|Selector27~0                                                                                                                                                   ; 1       ;
; page_rd:page_rd_dut|cnt[3]~3                                                                                                                                                       ; 1       ;
; page_rd:page_rd_dut|cnt[1]~1                                                                                                                                                       ; 1       ;
; page_rd:page_rd_dut|cnt[1]~0                                                                                                                                                       ; 1       ;
; page_rd:page_rd_dut|Add0~0                                                                                                                                                         ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2                                        ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1                                        ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0                                        ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4         ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]        ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3         ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~8                                                      ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~7                                                      ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~6                                                      ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~5                                                      ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~4                                                      ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~3                                                      ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~2                                                      ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2                                                     ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~1                                                     ; 1       ;
; page_rd:page_rd_dut|always1~4                                                                                                                                                      ; 1       ;
; page_rd:page_rd_dut|always1~3                                                                                                                                                      ; 1       ;
; page_rd:page_rd_dut|always1~2                                                                                                                                                      ; 1       ;
; page_rd:page_rd_dut|rd_en~2                                                                                                                                                        ; 1       ;
; page_rd:page_rd_dut|rd_en~0                                                                                                                                                        ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0                                                        ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~0                                                      ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0         ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]        ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0                                                         ; 1       ;
; page_rd:page_rd_dut|rd_data[7]                                                                                                                                                     ; 1       ;
; page_rd:page_rd_dut|rd_data[6]                                                                                                                                                     ; 1       ;
; page_rd:page_rd_dut|rd_data[5]                                                                                                                                                     ; 1       ;
; page_rd:page_rd_dut|rd_data[4]                                                                                                                                                     ; 1       ;
; page_rd:page_rd_dut|rd_data[3]                                                                                                                                                     ; 1       ;
; page_rd:page_rd_dut|rd_data[2]                                                                                                                                                     ; 1       ;
; page_rd:page_rd_dut|rd_data[1]                                                                                                                                                     ; 1       ;
; page_rd:page_rd_dut|rd_data[0]                                                                                                                                                     ; 1       ;
; page_rd:page_rd_dut|rd_en                                                                                                                                                          ; 1       ;
; my_pll:my_pll_dut|altpll:altpll_component|my_pll_altpll:auto_generated|pll_lock_sync                                                                                               ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1                                                                   ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~0                                                                   ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]        ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                ; 1       ;
; page_rd:page_rd_dut|Add1~32                                                                                                                                                        ; 1       ;
; page_rd:page_rd_dut|Add1~31                                                                                                                                                        ; 1       ;
; page_rd:page_rd_dut|Add1~30                                                                                                                                                        ; 1       ;
; page_rd:page_rd_dut|Add1~29                                                                                                                                                        ; 1       ;
; page_rd:page_rd_dut|Add1~28                                                                                                                                                        ; 1       ;
; page_rd:page_rd_dut|Add1~27                                                                                                                                                        ; 1       ;
; page_rd:page_rd_dut|Add1~26                                                                                                                                                        ; 1       ;
; page_rd:page_rd_dut|Add1~25                                                                                                                                                        ; 1       ;
; page_rd:page_rd_dut|Add1~24                                                                                                                                                        ; 1       ;
; page_rd:page_rd_dut|Add1~23                                                                                                                                                        ; 1       ;
; page_rd:page_rd_dut|Add1~22                                                                                                                                                        ; 1       ;
; page_rd:page_rd_dut|Add1~21                                                                                                                                                        ; 1       ;
; page_rd:page_rd_dut|Add1~20                                                                                                                                                        ; 1       ;
; page_rd:page_rd_dut|Add1~19                                                                                                                                                        ; 1       ;
; page_rd:page_rd_dut|Add1~18                                                                                                                                                        ; 1       ;
; page_rd:page_rd_dut|Add1~17                                                                                                                                                        ; 1       ;
; page_rd:page_rd_dut|Add1~16                                                                                                                                                        ; 1       ;
; page_rd:page_rd_dut|Add1~15                                                                                                                                                        ; 1       ;
; page_rd:page_rd_dut|Add1~14                                                                                                                                                        ; 1       ;
; page_rd:page_rd_dut|Add1~13                                                                                                                                                        ; 1       ;
; page_rd:page_rd_dut|Add1~12                                                                                                                                                        ; 1       ;
; page_rd:page_rd_dut|Add1~11                                                                                                                                                        ; 1       ;
; page_rd:page_rd_dut|Add1~10                                                                                                                                                        ; 1       ;
; page_rd:page_rd_dut|Add1~9                                                                                                                                                         ; 1       ;
; page_rd:page_rd_dut|Add1~8                                                                                                                                                         ; 1       ;
; page_rd:page_rd_dut|Add1~7                                                                                                                                                         ; 1       ;
; page_rd:page_rd_dut|Add1~6                                                                                                                                                         ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]~38                                                 ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]~37                                                 ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]~36                                                 ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]~35                                                 ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]~34                                                 ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]~33                                                  ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]~32                                                  ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]~31                                                  ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]~30                                                  ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]~29                                                  ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]~28                                                  ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~27                                                  ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~26                                                  ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~25                                                  ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~24                                                  ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~23                                                  ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~22                                                  ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~21                                                  ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~20                                                  ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~19                                                  ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~18                                                  ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~17                                                  ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~16                                                  ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~14                                                  ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~13                                                  ; 1       ;
; address[12]~34                                                                                                                                                                     ; 1       ;
; address[11]~33                                                                                                                                                                     ; 1       ;
; address[11]~32                                                                                                                                                                     ; 1       ;
; address[10]~31                                                                                                                                                                     ; 1       ;
; address[10]~30                                                                                                                                                                     ; 1       ;
; address[9]~29                                                                                                                                                                      ; 1       ;
; address[9]~28                                                                                                                                                                      ; 1       ;
; address[8]~27                                                                                                                                                                      ; 1       ;
; address[8]~26                                                                                                                                                                      ; 1       ;
; address[7]~25                                                                                                                                                                      ; 1       ;
; address[7]~24                                                                                                                                                                      ; 1       ;
; address[6]~23                                                                                                                                                                      ; 1       ;
; address[6]~22                                                                                                                                                                      ; 1       ;
; address[5]~21                                                                                                                                                                      ; 1       ;
; address[5]~20                                                                                                                                                                      ; 1       ;
; address[4]~19                                                                                                                                                                      ; 1       ;
; address[4]~18                                                                                                                                                                      ; 1       ;
; address[3]~17                                                                                                                                                                      ; 1       ;
; address[3]~16                                                                                                                                                                      ; 1       ;
; address[2]~15                                                                                                                                                                      ; 1       ;
; address[2]~14                                                                                                                                                                      ; 1       ;
; address[1]~13                                                                                                                                                                      ; 1       ;
; address[1]~12                                                                                                                                                                      ; 1       ;
; my_pll:my_pll_dut|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_fbout                                                                                             ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|altsyncram_lh82:altsyncram1|q_b[7]                                                                ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|altsyncram_lh82:altsyncram1|q_a[7]                                                                ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|altsyncram_lh82:altsyncram1|q_b[6]                                                                ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|altsyncram_lh82:altsyncram1|q_a[6]                                                                ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|altsyncram_lh82:altsyncram1|q_b[5]                                                                ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|altsyncram_lh82:altsyncram1|q_a[5]                                                                ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|altsyncram_lh82:altsyncram1|q_b[4]                                                                ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|altsyncram_lh82:altsyncram1|q_a[4]                                                                ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|altsyncram_lh82:altsyncram1|q_b[3]                                                                ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|altsyncram_lh82:altsyncram1|q_a[3]                                                                ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|altsyncram_lh82:altsyncram1|q_b[2]                                                                ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|altsyncram_lh82:altsyncram1|q_a[2]                                                                ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|altsyncram_lh82:altsyncram1|q_b[1]                                                                ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|altsyncram_lh82:altsyncram1|q_a[1]                                                                ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|altsyncram_lh82:altsyncram1|q_b[0]                                                                ; 1       ;
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|altsyncram_lh82:altsyncram1|q_a[0]                                                                ; 1       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                                    ; Type ; Mode           ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+-------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; my_ram:my_ram_dut|altsyncram:altsyncram_component|altsyncram_49i1:auto_generated|altsyncram_lh82:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 8192         ; 8            ; 8192         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 8192                        ; 8                           ; 8192                        ; 8                           ; 65536               ; 8    ; None ; M9K_X27_Y17_N0, M9K_X27_Y20_N0, M9K_X27_Y19_N0, M9K_X15_Y18_N0, M9K_X27_Y18_N0, M9K_X15_Y17_N0, M9K_X15_Y19_N0, M9K_X15_Y20_N0 ; Don't care           ; Old data        ; Old data        ;
+-------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 545 / 32,401 ( 2 % )   ;
; C16 interconnects           ; 2 / 1,326 ( < 1 % )    ;
; C4 interconnects            ; 223 / 21,816 ( 1 % )   ;
; Direct links                ; 109 / 32,401 ( < 1 % ) ;
; Global clocks               ; 4 / 10 ( 40 % )        ;
; Local interconnects         ; 201 / 10,320 ( 2 % )   ;
; R24 interconnects           ; 10 / 1,289 ( < 1 % )   ;
; R4 interconnects            ; 367 / 28,186 ( 1 % )   ;
+-----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 12.04) ; Number of LABs  (Total = 27) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 2                            ;
; 2                                           ; 0                            ;
; 3                                           ; 1                            ;
; 4                                           ; 0                            ;
; 5                                           ; 0                            ;
; 6                                           ; 2                            ;
; 7                                           ; 1                            ;
; 8                                           ; 1                            ;
; 9                                           ; 1                            ;
; 10                                          ; 1                            ;
; 11                                          ; 0                            ;
; 12                                          ; 0                            ;
; 13                                          ; 3                            ;
; 14                                          ; 1                            ;
; 15                                          ; 3                            ;
; 16                                          ; 11                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.11) ; Number of LABs  (Total = 27) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 15                           ;
; 1 Clock                            ; 25                           ;
; 1 Clock enable                     ; 8                            ;
; 1 Sync. clear                      ; 2                            ;
; 1 Sync. load                       ; 3                            ;
; 2 Async. clears                    ; 1                            ;
; 2 Clock enables                    ; 3                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 18.56) ; Number of LABs  (Total = 27) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 1                            ;
; 1                                            ; 0                            ;
; 2                                            ; 1                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 1                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 1                            ;
; 10                                           ; 1                            ;
; 11                                           ; 2                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 1                            ;
; 15                                           ; 2                            ;
; 16                                           ; 0                            ;
; 17                                           ; 0                            ;
; 18                                           ; 2                            ;
; 19                                           ; 0                            ;
; 20                                           ; 2                            ;
; 21                                           ; 1                            ;
; 22                                           ; 0                            ;
; 23                                           ; 3                            ;
; 24                                           ; 2                            ;
; 25                                           ; 1                            ;
; 26                                           ; 2                            ;
; 27                                           ; 0                            ;
; 28                                           ; 2                            ;
; 29                                           ; 1                            ;
; 30                                           ; 0                            ;
; 31                                           ; 0                            ;
; 32                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 7.04) ; Number of LABs  (Total = 27) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 1                            ;
; 1                                               ; 3                            ;
; 2                                               ; 2                            ;
; 3                                               ; 0                            ;
; 4                                               ; 2                            ;
; 5                                               ; 4                            ;
; 6                                               ; 1                            ;
; 7                                               ; 2                            ;
; 8                                               ; 2                            ;
; 9                                               ; 1                            ;
; 10                                              ; 1                            ;
; 11                                              ; 2                            ;
; 12                                              ; 2                            ;
; 13                                              ; 2                            ;
; 14                                              ; 2                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 10.44) ; Number of LABs  (Total = 27) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 1                            ;
; 3                                            ; 1                            ;
; 4                                            ; 1                            ;
; 5                                            ; 4                            ;
; 6                                            ; 0                            ;
; 7                                            ; 1                            ;
; 8                                            ; 1                            ;
; 9                                            ; 3                            ;
; 10                                           ; 1                            ;
; 11                                           ; 1                            ;
; 12                                           ; 2                            ;
; 13                                           ; 0                            ;
; 14                                           ; 2                            ;
; 15                                           ; 1                            ;
; 16                                           ; 3                            ;
; 17                                           ; 1                            ;
; 18                                           ; 1                            ;
; 19                                           ; 0                            ;
; 20                                           ; 2                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 4            ; 0            ; 4            ; 0            ; 0            ; 16        ; 4            ; 0            ; 16        ; 16        ; 0            ; 10           ; 0            ; 0            ; 3            ; 0            ; 10           ; 3            ; 0            ; 0            ; 0            ; 10           ; 0            ; 0            ; 0            ; 0            ; 0            ; 16        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 12           ; 16           ; 12           ; 16           ; 16           ; 0         ; 12           ; 16           ; 0         ; 0         ; 16           ; 6            ; 16           ; 16           ; 13           ; 16           ; 6            ; 13           ; 16           ; 16           ; 16           ; 6            ; 16           ; 16           ; 16           ; 16           ; 16           ; 0         ; 16           ; 16           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; scl                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; q[0]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; q[1]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; q[2]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; q[3]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; q[4]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; q[5]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; q[6]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; q[7]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sda                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_n               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device EP4CE10F17C8 for design "page_rd"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "my_pll:my_pll_dut|altpll:altpll_component|my_pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 125, and phase shift of 0 degrees (0 ps) for my_pll:my_pll_dut|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_clk[0] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 8 pins of 12 total pins
    Info (169086): Pin q[0] not assigned to an exact location on the device
    Info (169086): Pin q[1] not assigned to an exact location on the device
    Info (169086): Pin q[2] not assigned to an exact location on the device
    Info (169086): Pin q[3] not assigned to an exact location on the device
    Info (169086): Pin q[4] not assigned to an exact location on the device
    Info (169086): Pin q[5] not assigned to an exact location on the device
    Info (169086): Pin q[6] not assigned to an exact location on the device
    Info (169086): Pin q[7] not assigned to an exact location on the device
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'page_rd.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: page_rd:page_rd_dut|rd_en was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: my_pll_dut|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node my_pll:my_pll_dut|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node page_rd:page_rd_dut|rd_en 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node page_rd:page_rd_dut|rd_en~2
Info (176353): Automatically promoted node my_pll:my_pll_dut|altpll:altpll_component|my_pll_altpll:auto_generated|locked 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 8 (unused VREF, 2.5V VCCIO, 0 input, 8 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  16 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.25 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:00
Info (144001): Generated suppressed messages file C:/Users/86188/Desktop/FPGA/0816/page_rd/prj/output_files/page_rd.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 5302 megabytes
    Info: Processing ended: Thu Aug 18 16:00:48 2022
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/86188/Desktop/FPGA/0816/page_rd/prj/output_files/page_rd.fit.smsg.


