set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {Comp3Bits.vho Comp3Bits_vhd.sdo}}
	{{"Fast Model"} {Comp3Bits_fast.vho Comp3Bits_vhd_fast.sdo}}
}
