# MemCompose

A tool for automatically replacing 2-D register array declarations defined in Verilog to synchronous memories generated by the OpenRAM compiler  

# Run
The `examples/` folder has the verilog file and the metadata json file required by the tool to generate the verilog. You can do the following to run the built-in examples:
```bash
python3 memcompose.py -t <module_name> -j examples/<memory_type>/metadata.json examples/<memory_type>/<memory_type>.v
```

For example:

```bash
python3 memcompose.py -t singleport_1rw -j examples/singleport_1rw/metadata.json examples/singleport_1rw/singleport_1rw.v
```
# Citation

This project uses PyVerilog (https://github.com/PyHDI/Pyverilog)

This project generates configuration files for OpenRAM (https://github.com/VLSIDA/OpenRAM)
