/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [38:0] _00_;
  reg [8:0] _01_;
  reg [2:0] _02_;
  reg [7:0] _03_;
  wire [11:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [17:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [44:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [7:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire [4:0] celloutsig_1_16z;
  wire [12:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [16:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = celloutsig_0_4z ^ celloutsig_0_1z[3];
  assign celloutsig_1_2z = in_data[188] ^ in_data[167];
  assign celloutsig_1_8z = celloutsig_1_1z ^ celloutsig_1_5z[4];
  assign celloutsig_0_2z = in_data[19] ^ celloutsig_0_1z[3];
  assign celloutsig_1_4z = ~(in_data[122] ^ celloutsig_1_1z);
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[96])
    if (clkin_data[96]) _01_ <= 9'h000;
    else _01_ <= in_data[18:10];
  reg [38:0] _10_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _10_ <= 39'h0000000000;
    else _10_ <= { celloutsig_1_7z, celloutsig_1_15z[4:2], celloutsig_1_15z[2], celloutsig_1_15z[0], celloutsig_1_9z, celloutsig_1_16z, celloutsig_1_15z[4:2], celloutsig_1_15z[2], celloutsig_1_15z[0], celloutsig_1_15z[4:2], celloutsig_1_15z[2], celloutsig_1_15z[0], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_15z[4:2], celloutsig_1_15z[2], celloutsig_1_15z[0] };
  assign { _00_[38:35], out_data[159:128], _00_[2:0] } = _10_;
  reg [4:0] _11_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _11_ <= 5'h00;
    else _11_ <= { in_data[8:5], celloutsig_0_11z };
  assign out_data[4:0] = _11_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[160])
    if (clkin_data[160]) _02_ <= 3'h0;
    else _02_ <= in_data[170:168];
  always_ff @(posedge clkin_data[0], posedge clkin_data[128])
    if (clkin_data[128]) _03_ <= 8'h00;
    else _03_ <= { in_data[113:108], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_19z = { _03_[6:1], celloutsig_1_10z, celloutsig_1_7z } / { 1'h1, _03_, celloutsig_1_11z, celloutsig_1_1z };
  assign celloutsig_0_1z = _01_[7:4] / { 1'h1, _01_[4:2] };
  assign celloutsig_1_11z = { celloutsig_1_7z[1:0], celloutsig_1_10z } / { 1'h1, celloutsig_1_7z[4], celloutsig_1_2z };
  assign celloutsig_0_3z = { in_data[62:61], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z } == { in_data[71:68], celloutsig_0_1z };
  assign celloutsig_0_11z = { celloutsig_0_10z[11:9], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z } == { celloutsig_0_10z[6:3], celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_0_4z = { in_data[26:17], celloutsig_0_1z } >= { in_data[42:32], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_9z = in_data[154:117] >= { celloutsig_1_7z[3:0], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_5z, _03_, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_1_12z = celloutsig_1_7z >= { celloutsig_1_6z[9:7], _02_ };
  assign celloutsig_0_8z = ~ { in_data[46:3], celloutsig_0_5z };
  assign celloutsig_0_10z = ~ { in_data[28:27], celloutsig_0_2z, _01_ };
  assign celloutsig_0_14z = ~ celloutsig_0_8z[39:22];
  assign celloutsig_1_13z = ~ { _02_[1:0], celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_9z };
  assign celloutsig_1_16z = ~ { celloutsig_1_11z[1:0], celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_1z = & { _02_, in_data[142:137] };
  assign celloutsig_0_5z = celloutsig_0_1z[1] & in_data[31];
  assign celloutsig_1_10z = celloutsig_1_9z & celloutsig_1_1z;
  assign celloutsig_1_14z = celloutsig_1_4z & _03_[7];
  assign celloutsig_1_5z = _03_[5:1] ~^ _03_[6:2];
  assign celloutsig_1_6z = { _02_[0], _03_, _03_ } ~^ { celloutsig_1_5z[3:1], celloutsig_1_1z, _03_, celloutsig_1_1z, celloutsig_1_4z, _02_ };
  assign celloutsig_1_7z = { celloutsig_1_6z[4:1], celloutsig_1_4z, celloutsig_1_4z } ~^ _03_[7:2];
  assign { celloutsig_1_15z[0], celloutsig_1_15z[4:2] } = ~ { celloutsig_1_14z, celloutsig_1_13z[6:5], celloutsig_1_12z };
  assign _00_[34:3] = out_data[159:128];
  assign celloutsig_1_15z[1] = celloutsig_1_15z[2];
  assign { out_data[108:96], out_data[49:32] } = { celloutsig_1_19z, celloutsig_0_14z };
endmodule
