library ieee;
use ieee.std_logic_1164;

entity mux_vhdl is
	port
	(
		a:in std_logic_vector(3 downto 0);
		s:in std_logic_vector(1 downto 0);
		q:out std_logic
	);
end mux_vhdl;
architecture op of mux_vhdl is
begin
	with s select
	q<=a(0) when "00",
	q<=a(1) when "01",
	q<=a(2) when "10",
	q<=a(3) when "11";
end op;