// Seed: 4080071416
module module_0 (
    input wand id_0,
    input wand id_1,
    input tri id_2,
    input wire id_3,
    input wor id_4,
    output supply1 id_5,
    input tri0 id_6,
    output tri0 id_7,
    input wand id_8,
    output wand id_9,
    input tri0 id_10,
    input wire id_11,
    input wor id_12
);
  reg id_14;
  function reg id_15;
    input id_16;
    begin
      id_16 <= 1 == id_2;
    end
  endfunction
  wire id_17;
  wire id_18;
  assign id_16 = id_14;
  wire id_19;
  wire id_20;
  wire id_21;
endmodule
module module_1 (
    input  wand id_0,
    input  wand id_1,
    input  wor  id_2,
    input  wire id_3,
    output wor  id_4
);
  assign id_4 = 1;
  logic [7:0] id_6;
  wor id_7;
  assign id_7 = 1;
  wire id_8;
  always @(id_0);
  wire id_9;
  wire id_10;
  module_0(
      id_1, id_0, id_1, id_1, id_1, id_4, id_1, id_4, id_1, id_4, id_1, id_2, id_2
  );
  wire id_11, id_12;
  assign id_6[1 : 1'b0] = id_1;
endmodule
