{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1770727059331 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770727059332 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 10 13:37:39 2026 " "Processing started: Tue Feb 10 13:37:39 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770727059332 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727059332 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Replica1 -c DE10_Replica1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Replica1 -c DE10_Replica1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727059332 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1770727060271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/mx65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/mx65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mx65-rtl " "Found design unit 1: mx65-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/mx65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/mx65.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065163 ""} { "Info" "ISGN_ENTITY_NAME" "1 mx65 " "Found entity 1: mx65" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/mx65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/mx65.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/t65_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/t65_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_Pack " "Found design unit 1: T65_Pack" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65_Pack.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65_Pack.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065176 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 T65_Pack-body " "Found design unit 2: T65_Pack-body" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65_Pack.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65_Pack.vhd" 154 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/t65_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/t65_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_MCode-rtl " "Found design unit 1: T65_MCode-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65_MCode.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65_MCode.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065194 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_MCode " "Found entity 1: T65_MCode" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65_MCode.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65_MCode.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/t65_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/t65_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_ALU-rtl " "Found design unit 1: T65_ALU-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65_ALU.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65_ALU.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065208 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_ALU " "Found entity 1: T65_ALU" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65_ALU.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65_ALU.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/t65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/t65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65-rtl " "Found design unit 1: T65-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65.vhd" 166 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065222 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65 " "Found entity 1: T65" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65.vhd" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_t65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_t65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_T65-T65_impl " "Found design unit 1: CPU_T65-T65_impl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_T65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_T65.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065237 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_T65 " "Found entity 1: CPU_T65" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_T65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_T65.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu65xx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu65xx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu65xx-fast " "Found design unit 1: cpu65xx-fast" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu65xx.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu65xx.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065255 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu65xx " "Found entity 1: cpu65xx" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu65xx.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu65xx.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_65xx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_65xx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_65XX-CPU65XX_impl " "Found design unit 1: CPU_65XX-CPU65XX_impl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_65XX.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_65XX.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065269 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_65XX " "Found entity 1: CPU_65XX" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_65XX.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_65XX.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_mx65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_mx65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_MX65-MX65_impl " "Found design unit 1: CPU_MX65-MX65_impl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_MX65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_MX65.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065283 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_MX65 " "Found entity 1: CPU_MX65" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_MX65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_MX65.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexto7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexto7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexto7seg-rtl " "Found design unit 1: hexto7seg-rtl" {  } { { "hexto7seg.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/hexto7seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065297 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexto7seg " "Found entity 1: hexto7seg" {  } { { "hexto7seg.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/hexto7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu68.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu68.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu68-CPU_ARCH " "Found design unit 1: cpu68-CPU_ARCH" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu68.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu68.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065319 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu68 " "Found entity 1: cpu68" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu68.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu68.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/pia/pia_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/pia/pia_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pia_uart-rtl " "Found design unit 1: pia_uart-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/pia_uart.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/pia_uart.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065330 ""} { "Info" "ISGN_ENTITY_NAME" "1 pia_uart " "Found entity 1: pia_uart" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/pia_uart.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/pia_uart.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/aci/aci.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/aci/aci.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aci-rtl " "Found design unit 1: aci-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/aci/aci.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/aci/aci.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065342 ""} { "Info" "ISGN_ENTITY_NAME" "1 aci " "Found entity 1: aci" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/aci/aci.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/aci/aci.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_8k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_8k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_8k-SYN " "Found design unit 1: ram_8k-SYN" {  } { { "ram_8k.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/ram_8k.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065354 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_8k " "Found entity 1: ram_8k" {  } { { "ram_8k.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/ram_8k.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_6800.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_6800.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_6800-MC6800_impl " "Found design unit 1: CPU_6800-MC6800_impl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_6800.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_6800.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065368 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_6800 " "Found entity 1: CPU_6800" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_6800.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_6800.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_de10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_de10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_DE10-rtl " "Found design unit 1: RAM_DE10-rtl" {  } { { "RAM_DE10.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/RAM_DE10.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065381 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_DE10 " "Found entity 1: RAM_DE10" {  } { { "RAM_DE10.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/RAM_DE10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/wozmon68.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/wozmon68.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WOZMON68-rtl " "Found design unit 1: WOZMON68-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON68.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON68.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065393 ""} { "Info" "ISGN_ENTITY_NAME" "1 WOZMON68 " "Found entity 1: WOZMON68" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON68.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON68.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/wozmon65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/wozmon65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WOZMON65-rtl " "Found design unit 1: WOZMON65-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON65.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065407 ""} { "Info" "ISGN_ENTITY_NAME" "1 WOZMON65 " "Found entity 1: WOZMON65" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON65.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/wozaci.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/wozaci.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WOZACI-rtl " "Found design unit 1: WOZACI-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZACI.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZACI.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065420 ""} { "Info" "ISGN_ENTITY_NAME" "1 WOZACI " "Found entity 1: WOZACI" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZACI.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZACI.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/basic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/basic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BASIC-rtl " "Found design unit 1: BASIC-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/BASIC.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/BASIC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065437 ""} { "Info" "ISGN_ENTITY_NAME" "1 BASIC " "Found entity 1: BASIC" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/BASIC.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/BASIC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/core/replica1_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/core/replica1_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Replica1_CORE-rtl " "Found design unit 1: Replica1_CORE-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065453 ""} { "Info" "ISGN_ENTITY_NAME" "1 Replica1_CORE " "Found entity 1: Replica1_CORE" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/fractional_clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/fractional_clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fractional_clock_divider-rtl " "Found design unit 1: fractional_clock_divider-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/fractional_clock_divider.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/fractional_clock_divider.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065466 ""} { "Info" "ISGN_ENTITY_NAME" "1 fractional_clock_divider " "Found entity 1: fractional_clock_divider" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/fractional_clock_divider.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/fractional_clock_divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-rtl " "Found design unit 1: clock_divider-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/clock_divider.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/clock_divider.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065481 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/clock_divider.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/clock_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/prog_clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/prog_clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_clock_divider-Behavioral " "Found design unit 1: prog_clock_divider-Behavioral" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/prog_clock_divider.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/prog_clock_divider.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065496 ""} { "Info" "ISGN_ENTITY_NAME" "1 prog_clock_divider " "Found entity 1: prog_clock_divider" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/prog_clock_divider.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/prog_clock_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/nor_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/nor_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nor_gate-Behavioral " "Found design unit 1: nor_gate-Behavioral" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/nor_gate.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/nor_gate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065510 ""} { "Info" "ISGN_ENTITY_NAME" "1 nor_gate " "Found entity 1: nor_gate" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/nor_gate.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/nor_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/spi-master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/spi-master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-behavioral " "Found design unit 1: spi_master-behavioral" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/spi-master.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/spi-master.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065525 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/spi-master.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/spi-master.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/debug_clock_button.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/debug_clock_button.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debug_clock_button-Behavioral " "Found design unit 1: debug_clock_button-Behavioral" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/debug_clock_button.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/debug_clock_button.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065538 ""} { "Info" "ISGN_ENTITY_NAME" "1 debug_clock_button " "Found entity 1: debug_clock_button" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/debug_clock_button.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/debug_clock_button.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/simple_clock_switch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/simple_clock_switch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_clock_switch-Behavioral " "Found design unit 1: simple_clock_switch-Behavioral" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/simple_clock_switch.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/simple_clock_switch.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065552 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_clock_switch " "Found entity 1: simple_clock_switch" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/simple_clock_switch.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/simple_clock_switch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/mspi/mspi-iface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/mspi/mspi-iface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mspi_iface-rtl " "Found design unit 1: mspi_iface-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/mspi/mspi-iface.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/mspi/mspi-iface.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065564 ""} { "Info" "ISGN_ENTITY_NAME" "1 mspi_iface " "Found entity 1: mspi_iface" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/mspi/mspi-iface.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/mspi/mspi-iface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/timer/simple_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/timer/simple_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_timer-rtl " "Found design unit 1: simple_timer-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/timer/simple_timer.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/timer/simple_timer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065577 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_timer " "Found entity 1: simple_timer" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/timer/simple_timer.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/timer/simple_timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/pia/uart_send.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/pia/uart_send.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_send-rtl " "Found design unit 1: uart_send-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/uart_send.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/uart_send.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065592 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_send " "Found entity 1: uart_send" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/uart_send.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/uart_send.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/pia/uart_receive.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/pia/uart_receive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_receive-rtl " "Found design unit 1: uart_receive-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/uart_receive.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/uart_receive.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065606 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_receive " "Found entity 1: uart_receive" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/uart_receive.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/uart_receive.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_replica1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de10_replica1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10_Replica1-top " "Found design unit 1: DE10_Replica1-top" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065623 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE10_Replica1 " "Found entity 1: DE10_Replica1" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_clock-SYN " "Found design unit 1: main_clock-SYN" {  } { { "main_clock.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/main_clock.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065638 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_clock " "Found entity 1: main_clock" {  } { { "main_clock.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/main_clock.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/wozmon69.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/wozmon69.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WOZMON69-rtl " "Found design unit 1: WOZMON69-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON69.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON69.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065652 ""} { "Info" "ISGN_ENTITY_NAME" "1 WOZMON69 " "Found entity 1: WOZMON69" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON69.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON69.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu09.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu09.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu09-rtl " "Found design unit 1: cpu09-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu09.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu09.vhd" 213 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065676 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu09 " "Found entity 1: cpu09" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu09.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu09.vhd" 196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_6809.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_6809.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_6809-MC6809_impl " "Found design unit 1: CPU_6809-MC6809_impl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_6809.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_6809.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065689 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_6809 " "Found entity 1: CPU_6809" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_6809.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_6809.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram-implementation " "Found design unit 1: sdram-implementation" {  } { { "sdram.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/sdram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065705 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "sdram.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/sdram.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdramctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdramctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_sdram_wrapper-implementation " "Found design unit 1: cpu_sdram_wrapper-implementation" {  } { { "sdramctrl.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/sdramctrl.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065720 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_sdram_wrapper " "Found entity 1: cpu_sdram_wrapper" {  } { { "sdramctrl.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/sdramctrl.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/mon6809.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/mon6809.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MON6809-rtl " "Found design unit 1: MON6809-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/MON6809.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/MON6809.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065734 ""} { "Info" "ISGN_ENTITY_NAME" "1 MON6809 " "Found entity 1: MON6809" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/MON6809.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/MON6809.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/sdram/sram_sdram_bridge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/sdram/sram_sdram_bridge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram_sdram_bridge-rtl " "Found design unit 1: sram_sdram_bridge-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sram_sdram_bridge.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sram_sdram_bridge.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065748 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram_sdram_bridge " "Found entity 1: sram_sdram_bridge" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sram_sdram_bridge.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sram_sdram_bridge.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/clock6809e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/clock6809e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock6809e-rtl " "Found design unit 1: clock6809e-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/clock6809e.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/clock6809e.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065761 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock6809e " "Found entity 1: clock6809e" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/clock6809e.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/clock6809e.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065761 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sram_sdram_bridge.vhd //wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sram_sdram_bridge.vhd " "File \"//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sram_sdram_bridge.vhd\" is a duplicate of already analyzed file \"//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sram_sdram_bridge.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1770727065771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/sdram/sram_sdram_bridge.vhd 0 0 " "Found 0 design units, including 0 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/sdram/sram_sdram_bridge.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/m6809_clock_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/m6809_clock_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M6809_Clock_Gen-Behavioral " "Found design unit 1: M6809_Clock_Gen-Behavioral" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/M6809_Clock_Gen.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/M6809_Clock_Gen.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065786 ""} { "Info" "ISGN_ENTITY_NAME" "1 M6809_Clock_Gen " "Found entity 1: M6809_Clock_Gen" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/M6809_Clock_Gen.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/M6809_Clock_Gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/r65c02.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/r65c02.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R65C02-Behavioral " "Found design unit 1: R65C02-Behavioral" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/R65C02.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/R65C02.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065804 ""} { "Info" "ISGN_ENTITY_NAME" "1 R65C02 " "Found entity 1: R65C02" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/R65C02.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/R65C02.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_r65c02.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_r65c02.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_R65C02-CPU_R65C02_impl " "Found design unit 1: CPU_R65C02-CPU_R65C02_impl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_R65C02.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_R65C02.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065818 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_R65C02 " "Found entity 1: CPU_R65C02" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_R65C02.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_R65C02.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_clock_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_clock_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_clock_gen-Behavioral " "Found design unit 1: cpu_clock_gen-Behavioral" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu_clock_gen.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu_clock_gen.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065832 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_clock_gen " "Found entity 1: cpu_clock_gen" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu_clock_gen.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu_clock_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zz-SYN " "Found design unit 1: zz-SYN" {  } { { "zz.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/zz.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065846 ""} { "Info" "ISGN_ENTITY_NAME" "1 zz " "Found entity 1: zz" {  } { { "zz.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/zz.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/sdram/sdram_controller_20260209-1239.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/sdram/sdram_controller_20260209-1239.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_controller-rtl " "Found design unit 1: sdram_controller-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller_20260209-1239.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller_20260209-1239.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065861 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller_20260209-1239.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller_20260209-1239.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770727065861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065861 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "sdram_controller work sdram_controller.vhd(9) " "VHDL Primary Unit Declaration error at sdram_controller.vhd(9): primary unit \"sdram_controller\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 9 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1770727065873 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "sdram_controller sdram_controller_20260209-1239.vhd(9) " "HDL error at sdram_controller_20260209-1239.vhd(9): see declaration for object \"sdram_controller\"" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller_20260209-1239.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller_20260209-1239.vhd" 9 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770727065873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/sdram/sdram_controller.vhd 0 0 " "Found 0 design units, including 0 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065877 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "sdram_controller work sdram_controller-20260210-1300.vhd(9) " "VHDL Primary Unit Declaration error at sdram_controller-20260210-1300.vhd(9): primary unit \"sdram_controller\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller-20260210-1300.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller-20260210-1300.vhd" 9 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1770727065887 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "sdram_controller sdram_controller_20260209-1239.vhd(9) " "HDL error at sdram_controller_20260209-1239.vhd(9): see declaration for object \"sdram_controller\"" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller_20260209-1239.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller_20260209-1239.vhd" 9 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770727065888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/sdram/sdram_controller-20260210-1300.vhd 0 0 " "Found 0 design units, including 0 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/sdram/sdram_controller-20260210-1300.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727065891 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770727066078 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 10 13:37:46 2026 " "Processing ended: Tue Feb 10 13:37:46 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770727066078 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770727066078 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770727066078 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727066078 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1770727066702 ""}
