
---

# ğŸŒŸ Week 6 â€“ Hardware Meets Open Source

## ğŸ Welcome to Week 6!
This week, we explore how **hardware and software come together**, starting from Arduino microcontrollers to open-source chip design using **OpenLANE** and **Sky130 PDK**.  
Weâ€™ll uncover everything â€” from the structure of a chip to how code becomes hardware logic!

---

## âš™ï¸ Day 1 â€“ Inception of Open-Source EDA, OpenLANE, and Sky130 PDK

### ğŸ§© RTL â†’ GDSII Flow (Simplified)
This flow converts a hardware design (RTL) into a physical layout (GDSII) ready for fabrication.

1. **Synthesis** â€“ RTL (Verilog/VHDL) â†’ Gate-level netlist using standard cells.  
2. **Floorplanning & Power Planning** â€“ Define block placement and power networks.  
3. **Placement** â€“ Global + Detailed placement of cells.  
4. **Clock Tree Synthesis (CTS)** â€“ Build balanced clock distribution.  
5. **Routing** â€“ Global and detailed routing for all nets.  
6. **Sign-Off** â€“ DRC, LVS, and STA before fabrication.

### ğŸ§  OpenLANE ASIC Flow
OpenLANE automates the full ASIC flow using open-source tools:
- **Yosys** + **ABC** â†’ Synthesis  
- **OpenSTA** â†’ Timing Analysis  
- **OpenROAD** â†’ Placement, CTS, Routing  
- **Magic** â†’ DRC & GDSII Export  
- **Netgen** â†’ LVS Check  

### âš™ï¸ Key Commands
```bash
cd ~/Desktop/work/tools/openlane_working_dir/openlane
alias docker='docker run -it -v $(pwd):/openLANE_flow -v $PDK_ROOT:$PDK_ROOT \
-e PDK_ROOT=$PDK_ROOT -u $(id -u $USER):$(id -g $USER) efabless/openlane:v0.21'
docker
./flow.tcl -interactive
package require openlane 0.9
prep -design picorv32a
run_synthesis
````

---

## ğŸ§  Day 2 â€“ The Birth of Open-Source Chip Design

Discover how open-source initiatives revolutionized semiconductor design.

* Introduction to **Open-Source EDA Tools**
* Role of **SkyWater 130 nm PDK** in democratizing chip fabrication
* Overview of **Google & Efabless** Open MPW Programs
* Benefits of community-driven design and collaborative development

---

## ğŸ§± Day 3 â€“ The Art of Floorplanning and Library Cells

Learn how physical design takes shape:

* Understanding **Core Area**, **IO Area**, and **Die Layout**
* Placement of **Standard Cells**, **Macros**, and **Power Grids**
* Concept of **Library Cells (LEF/DEF)** and their importance in synthesis
* Practical insights using **Magic Layout Editor** and **OpenROAD Tools**

---

## ğŸ§© Day 4 â€“ IO Pin Configurations, 16-Mask CMOS Process & Layout Extraction

### ğŸ”Œ IO Pin Configurations

* Learn how IO pins are defined and connected to the core.
* Understand pin constraints, metal layers, and power routing.

### ğŸ§ª 16-Mask CMOS Fabrication Process

Each mask defines a step in chip manufacturing:

1. Active Area Definition
2. Well Formation
3. Gate Oxidation
4. Poly Deposition
5. Source/Drain Implantation
6. Metal Layer Formation
7. Via Contacts
8. Passivation Layer
   â€¦and more up to 16 masks for a full CMOS process.

### ğŸ§° Layout Extraction Using Magic

* Use **Magic EDA** to extract parasitics (R & C) from layouts.
* Perform **DRC** & **LVS** verification before tape-out.
* Generate **GDSII** for fabrication.

---

## ğŸ“š Summary

By completing Week 6, youâ€™ve explored:

* How software translates into hardware logic
* The structure of processors, chips, and packages
* The end-to-end ASIC flow using open-source tools
* Real-world chip fabrication concepts from floorplan to layout

---
