// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module interleave_manual_rnd_interleave_manual_rnd_Pipeline_LOAD (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        tmpx_V_address0,
        tmpx_V_ce0,
        tmpx_V_q0,
        x_x0_V_address0,
        x_x0_V_ce0,
        x_x0_V_we0,
        x_x0_V_d0,
        x_x1_V_address0,
        x_x1_V_ce0,
        x_x1_V_we0,
        x_x1_V_d0,
        x_x2_V_address0,
        x_x2_V_ce0,
        x_x2_V_we0,
        x_x2_V_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [20:0] tmpx_V_address0;
output   tmpx_V_ce0;
input  [7:0] tmpx_V_q0;
output  [18:0] x_x0_V_address0;
output   x_x0_V_ce0;
output   x_x0_V_we0;
output  [7:0] x_x0_V_d0;
output  [18:0] x_x1_V_address0;
output   x_x1_V_ce0;
output   x_x1_V_we0;
output  [7:0] x_x1_V_d0;
output  [18:0] x_x2_V_address0;
output   x_x2_V_ce0;
output   x_x2_V_we0;
output  [7:0] x_x2_V_d0;

reg ap_idle;
reg tmpx_V_ce0;
reg x_x0_V_ce0;
reg x_x0_V_we0;
reg x_x1_V_ce0;
reg x_x1_V_we0;
reg x_x2_V_ce0;
reg x_x2_V_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln32_fu_159_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [1:0] trunc_ln1559_fu_179_p1;
reg   [1:0] trunc_ln1559_reg_347;
wire   [63:0] zext_ln587_fu_174_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln587_3_fu_253_p1;
wire   [63:0] zext_ln587_2_fu_268_p1;
wire   [63:0] zext_ln587_1_fu_283_p1;
reg   [20:0] ret_fu_56;
wire   [20:0] select_ln32_fu_198_p3;
wire    ap_loop_init;
reg   [41:0] phi_mul23_fu_60;
wire   [41:0] add_ln13_2_fu_237_p2;
reg   [41:0] phi_mul21_fu_64;
wire   [41:0] add_ln13_1_fu_231_p2;
reg   [41:0] phi_mul_fu_68;
wire   [41:0] add_ln13_fu_225_p2;
reg   [20:0] i_V_fu_72;
wire   [20:0] i_fu_165_p2;
wire   [20:0] add_ln32_3_fu_186_p2;
wire   [0:0] icmp_ln32_1_fu_192_p2;
wire   [18:0] tmp_3_fu_243_p4;
wire   [18:0] tmp_2_fu_258_p4;
wire   [18:0] tmp_fu_273_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

interleave_manual_rnd_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_V_fu_72 <= 21'd0;
        end else if (((icmp_ln32_fu_159_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            i_V_fu_72 <= i_fu_165_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            phi_mul21_fu_64 <= 42'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            phi_mul21_fu_64 <= add_ln13_1_fu_231_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            phi_mul23_fu_60 <= 42'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            phi_mul23_fu_60 <= add_ln13_2_fu_237_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            phi_mul_fu_68 <= 42'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            phi_mul_fu_68 <= add_ln13_fu_225_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ret_fu_56 <= 21'd0;
        end else if (((icmp_ln32_fu_159_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            ret_fu_56 <= select_ln32_fu_198_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln32_fu_159_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln1559_reg_347 <= trunc_ln1559_fu_179_p1;
    end
end

always @ (*) begin
    if (((icmp_ln32_fu_159_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmpx_V_ce0 = 1'b1;
    end else begin
        tmpx_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        x_x0_V_ce0 = 1'b1;
    end else begin
        x_x0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln1559_reg_347 == 2'd2) & ~(trunc_ln1559_reg_347 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        x_x0_V_we0 = 1'b1;
    end else begin
        x_x0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        x_x1_V_ce0 = 1'b1;
    end else begin
        x_x1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1559_reg_347 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        x_x1_V_we0 = 1'b1;
    end else begin
        x_x1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        x_x2_V_ce0 = 1'b1;
    end else begin
        x_x2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln1559_reg_347 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        x_x2_V_we0 = 1'b1;
    end else begin
        x_x2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln13_1_fu_231_p2 = (phi_mul21_fu_64 + 42'd2796203);

assign add_ln13_2_fu_237_p2 = (phi_mul23_fu_60 + 42'd2796203);

assign add_ln13_fu_225_p2 = (phi_mul_fu_68 + 42'd2796203);

assign add_ln32_3_fu_186_p2 = (ret_fu_56 + 21'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign i_fu_165_p2 = (i_V_fu_72 + 21'd1);

assign icmp_ln32_1_fu_192_p2 = ((add_ln32_3_fu_186_p2 < 21'd3) ? 1'b1 : 1'b0);

assign icmp_ln32_fu_159_p2 = ((i_V_fu_72 == 21'd1228800) ? 1'b1 : 1'b0);

assign select_ln32_fu_198_p3 = ((icmp_ln32_1_fu_192_p2[0:0] == 1'b1) ? add_ln32_3_fu_186_p2 : 21'd0);

assign tmp_2_fu_258_p4 = {{phi_mul23_fu_60[41:23]}};

assign tmp_3_fu_243_p4 = {{phi_mul21_fu_64[41:23]}};

assign tmp_fu_273_p4 = {{phi_mul_fu_68[41:23]}};

assign tmpx_V_address0 = zext_ln587_fu_174_p1;

assign trunc_ln1559_fu_179_p1 = ret_fu_56[1:0];

assign x_x0_V_address0 = zext_ln587_1_fu_283_p1;

assign x_x0_V_d0 = tmpx_V_q0;

assign x_x1_V_address0 = zext_ln587_3_fu_253_p1;

assign x_x1_V_d0 = tmpx_V_q0;

assign x_x2_V_address0 = zext_ln587_2_fu_268_p1;

assign x_x2_V_d0 = tmpx_V_q0;

assign zext_ln587_1_fu_283_p1 = tmp_fu_273_p4;

assign zext_ln587_2_fu_268_p1 = tmp_2_fu_258_p4;

assign zext_ln587_3_fu_253_p1 = tmp_3_fu_243_p4;

assign zext_ln587_fu_174_p1 = i_V_fu_72;

endmodule //interleave_manual_rnd_interleave_manual_rnd_Pipeline_LOAD
