Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/lab/zad3/sche3_sche3_sch_tb_isim_beh.exe -prj C:/Users/lab/zad3/sche3_sche3_sch_tb_beh.prj work.sche3_sche3_sch_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/lab/zad3/sche3.vhf" into library work
Parsing VHDL file "C:/Users/lab/zad3/test3.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture and2b1_v of entity AND2B1 [and2b1_default]
Compiling architecture and2_v of entity AND2 [and2_default]
Compiling architecture and4b3_v of entity AND4B3 [and4b3_default]
Compiling architecture and3b2_v of entity AND3B2 [and3b2_default]
Compiling architecture and3_v of entity AND3 [and3_default]
Compiling architecture or2_v of entity OR2 [or2_default]
Compiling architecture or3_v of entity OR3 [or3_default]
Compiling architecture or5_v of entity OR5 [or5_default]
Compiling architecture behavioral of entity sche3 [sche3_default]
Compiling architecture behavioral of entity sche3_sche3_sch_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 23 VHDL Units
Built simulation executable C:/Users/lab/zad3/sche3_sche3_sch_tb_isim_beh.exe
Fuse Memory Usage: 50580 KB
Fuse CPU Usage: 452 ms
