Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Dec 31 00:28:28 2018
| Host         : Serhat-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.305     -454.337                     42                 3304        0.041        0.000                      0                 3304        0.538        0.000                       0                  1632  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
clk_fpga_0                          {0.000 5.000}        10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1   {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0     {0.000 25.000}       50.000          20.000          
  pixelclock_design_1_clk_wiz_0_0   {0.000 6.734}        13.468          74.250          
  serialclock_design_1_clk_wiz_0_0  {0.000 1.347}        2.694           371.250         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                0.452        0.000                      0                 3073        0.041        0.000                      0                 3073        4.020        0.000                       0                  1496  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      47.845        0.000                       0                     3  
  pixelclock_design_1_clk_wiz_0_0         1.577        0.000                      0                  231        0.131        0.000                      0                  231        5.754        0.000                       0                   122  
  serialclock_design_1_clk_wiz_0_0                                                                                                                                                    0.538        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                       pixelclock_design_1_clk_wiz_0_0      -11.305     -454.337                     42                   42        0.398        0.000                      0                   42  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_afull_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.387ns  (logic 3.018ns (32.151%)  route 6.369ns (67.849%))
  Logic Levels:           9  (LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[24])
                                                      1.438     4.469 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[24]
                         net (fo=1, routed)           1.013     5.482    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[12]
    SLICE_X26Y96         LUT4 (Prop_lut4_I0_O)        0.124     5.606 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[72]_INST_0_i_4/O
                         net (fo=2, routed)           0.790     6.396    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/S00_AXI_araddr[27]
    SLICE_X27Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.520 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_3/O
                         net (fo=8, routed)           0.781     7.301    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X28Y89         LUT5 (Prop_lut5_I1_O)        0.150     7.451 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=5, routed)           0.689     8.140    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X29Y89         LUT2 (Prop_lut2_I0_O)        0.354     8.494 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.433     8.927    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X29Y88         LUT2 (Prop_lut2_I0_O)        0.332     9.259 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=8, routed)           1.073    10.332    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X29Y74         LUT3 (Prop_lut3_I2_O)        0.124    10.456 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/fifoaddr[0]_i_2__2/O
                         net (fo=15, routed)          0.685    11.141    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/r_push__0
    SLICE_X27Y75         LUT5 (Prop_lut5_I0_O)        0.124    11.265 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[4]_i_5__0/O
                         net (fo=5, routed)           0.449    11.714    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr1__0
    SLICE_X26Y75         LUT6 (Prop_lut6_I0_O)        0.124    11.838 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_afull_i_3/O
                         net (fo=1, routed)           0.456    12.294    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_afull0__3
    SLICE_X26Y75         LUT3 (Prop_lut3_I1_O)        0.124    12.418 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_afull_i_1__1/O
                         net (fo=1, routed)           0.000    12.418    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_afull_i_1__1_n_0
    SLICE_X26Y75         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_afull_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.504    12.683    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/aclk
    SLICE_X26Y75         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_afull_reg/C
                         clock pessimism              0.264    12.947    
                         clock uncertainty           -0.154    12.793    
    SLICE_X26Y75         FDRE (Setup_fdre_C_D)        0.077    12.870    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_afull_reg
  -------------------------------------------------------------------
                         required time                         12.870    
                         arrival time                         -12.418    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.791ns  (logic 2.765ns (31.453%)  route 6.026ns (68.547%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[24])
                                                      1.438     4.469 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[24]
                         net (fo=1, routed)           1.013     5.482    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[12]
    SLICE_X26Y96         LUT4 (Prop_lut4_I0_O)        0.124     5.606 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[72]_INST_0_i_4/O
                         net (fo=2, routed)           0.790     6.396    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/S00_AXI_araddr[27]
    SLICE_X27Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.520 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_3/O
                         net (fo=8, routed)           0.781     7.301    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X28Y89         LUT5 (Prop_lut5_I1_O)        0.150     7.451 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=5, routed)           0.689     8.140    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X29Y89         LUT2 (Prop_lut2_I0_O)        0.354     8.494 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.433     8.927    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X29Y88         LUT2 (Prop_lut2_I0_O)        0.332     9.259 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=8, routed)           1.073    10.332    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X29Y74         LUT3 (Prop_lut3_I2_O)        0.124    10.456 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/fifoaddr[0]_i_2__2/O
                         net (fo=15, routed)          0.685    11.141    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/r_push__0
    SLICE_X27Y75         LUT5 (Prop_lut5_I2_O)        0.119    11.260 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state[1]_i_1__0/O
                         net (fo=1, routed)           0.562    11.822    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state[1]_i_1__0_n_0
    SLICE_X27Y75         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.504    12.683    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/aclk
    SLICE_X27Y75         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state_reg[1]/C
                         clock pessimism              0.264    12.947    
                         clock uncertainty           -0.154    12.793    
    SLICE_X27Y75         FDRE (Setup_fdre_C_D)       -0.255    12.538    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.538    
                         arrival time                         -11.822    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.992ns  (logic 2.894ns (32.182%)  route 6.098ns (67.818%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[24])
                                                      1.438     4.469 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[24]
                         net (fo=1, routed)           1.013     5.482    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[12]
    SLICE_X26Y96         LUT4 (Prop_lut4_I0_O)        0.124     5.606 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[72]_INST_0_i_4/O
                         net (fo=2, routed)           0.790     6.396    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/S00_AXI_araddr[27]
    SLICE_X27Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.520 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_3/O
                         net (fo=8, routed)           0.781     7.301    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X28Y89         LUT5 (Prop_lut5_I1_O)        0.150     7.451 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=5, routed)           0.689     8.140    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X29Y89         LUT2 (Prop_lut2_I0_O)        0.354     8.494 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.433     8.927    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X29Y88         LUT2 (Prop_lut2_I0_O)        0.332     9.259 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=8, routed)           1.073    10.332    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X29Y74         LUT3 (Prop_lut3_I2_O)        0.124    10.456 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/fifoaddr[0]_i_2__2/O
                         net (fo=15, routed)          0.697    11.153    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/r_push__0
    SLICE_X27Y75         LUT4 (Prop_lut4_I0_O)        0.124    11.277 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[4]_i_3__4/O
                         net (fo=5, routed)           0.622    11.899    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr16_out
    SLICE_X28Y75         LUT4 (Prop_lut4_I0_O)        0.124    12.023 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[1]_i_1__2/O
                         net (fo=1, routed)           0.000    12.023    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[1]_i_1__2_n_0
    SLICE_X28Y75         FDSE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.508    12.687    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/aclk
    SLICE_X28Y75         FDSE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[1]/C
                         clock pessimism              0.229    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X28Y75         FDSE (Setup_fdse_C_D)        0.029    12.791    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.791    
                         arrival time                         -12.023    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.018ns  (logic 2.920ns (32.378%)  route 6.098ns (67.622%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[24])
                                                      1.438     4.469 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[24]
                         net (fo=1, routed)           1.013     5.482    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[12]
    SLICE_X26Y96         LUT4 (Prop_lut4_I0_O)        0.124     5.606 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[72]_INST_0_i_4/O
                         net (fo=2, routed)           0.790     6.396    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/S00_AXI_araddr[27]
    SLICE_X27Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.520 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_3/O
                         net (fo=8, routed)           0.781     7.301    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X28Y89         LUT5 (Prop_lut5_I1_O)        0.150     7.451 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=5, routed)           0.689     8.140    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X29Y89         LUT2 (Prop_lut2_I0_O)        0.354     8.494 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.433     8.927    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X29Y88         LUT2 (Prop_lut2_I0_O)        0.332     9.259 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=8, routed)           1.073    10.332    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X29Y74         LUT3 (Prop_lut3_I2_O)        0.124    10.456 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/fifoaddr[0]_i_2__2/O
                         net (fo=15, routed)          0.697    11.153    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/r_push__0
    SLICE_X27Y75         LUT4 (Prop_lut4_I0_O)        0.124    11.277 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[4]_i_3__4/O
                         net (fo=5, routed)           0.622    11.899    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr16_out
    SLICE_X28Y75         LUT5 (Prop_lut5_I0_O)        0.150    12.049 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[2]_i_1__2/O
                         net (fo=1, routed)           0.000    12.049    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[2]_i_1__2_n_0
    SLICE_X28Y75         FDSE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.508    12.687    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/aclk
    SLICE_X28Y75         FDSE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[2]/C
                         clock pessimism              0.229    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X28Y75         FDSE (Setup_fdse_C_D)        0.075    12.837    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.837    
                         arrival time                         -12.049    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.841ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.919ns  (logic 2.894ns (32.447%)  route 6.025ns (67.553%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[24])
                                                      1.438     4.469 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[24]
                         net (fo=1, routed)           1.013     5.482    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[12]
    SLICE_X26Y96         LUT4 (Prop_lut4_I0_O)        0.124     5.606 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[72]_INST_0_i_4/O
                         net (fo=2, routed)           0.790     6.396    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/S00_AXI_araddr[27]
    SLICE_X27Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.520 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_3/O
                         net (fo=8, routed)           0.781     7.301    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X28Y89         LUT5 (Prop_lut5_I1_O)        0.150     7.451 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=5, routed)           0.689     8.140    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X29Y89         LUT2 (Prop_lut2_I0_O)        0.354     8.494 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.433     8.927    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X29Y88         LUT2 (Prop_lut2_I0_O)        0.332     9.259 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=8, routed)           1.073    10.332    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X29Y74         LUT3 (Prop_lut3_I2_O)        0.124    10.456 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/fifoaddr[0]_i_2__2/O
                         net (fo=15, routed)          0.562    11.018    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/r_push__0
    SLICE_X28Y74         LUT5 (Prop_lut5_I4_O)        0.124    11.142 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[4]_i_2__4/O
                         net (fo=4, routed)           0.684    11.826    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[4]_i_2__4_n_0
    SLICE_X29Y75         LUT4 (Prop_lut4_I3_O)        0.124    11.950 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[2]_i_1__3/O
                         net (fo=1, routed)           0.000    11.950    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[2]_i_1__3_n_0
    SLICE_X29Y75         FDSE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.508    12.687    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/aclk
    SLICE_X29Y75         FDSE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[2]/C
                         clock pessimism              0.229    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X29Y75         FDSE (Setup_fdse_C_D)        0.029    12.791    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.791    
                         arrival time                         -11.950    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_afull_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.904ns  (logic 3.122ns (35.062%)  route 5.782ns (64.938%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[24])
                                                      1.438     4.469 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[24]
                         net (fo=1, routed)           1.013     5.482    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[12]
    SLICE_X26Y96         LUT4 (Prop_lut4_I0_O)        0.124     5.606 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[72]_INST_0_i_4/O
                         net (fo=2, routed)           0.790     6.396    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/S00_AXI_araddr[27]
    SLICE_X27Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.520 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_3/O
                         net (fo=8, routed)           0.781     7.301    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X28Y89         LUT5 (Prop_lut5_I1_O)        0.150     7.451 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=5, routed)           0.689     8.140    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X29Y89         LUT2 (Prop_lut2_I0_O)        0.354     8.494 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.433     8.927    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X29Y88         LUT2 (Prop_lut2_I0_O)        0.332     9.259 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=8, routed)           1.073    10.332    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X29Y74         LUT3 (Prop_lut3_I2_O)        0.124    10.456 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/fifoaddr[0]_i_2__2/O
                         net (fo=15, routed)          0.562    11.018    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/r_push__0
    SLICE_X28Y74         LUT4 (Prop_lut4_I0_O)        0.150    11.168 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_afull_i_3__2/O
                         net (fo=1, routed)           0.441    11.609    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr16_out
    SLICE_X28Y74         LUT5 (Prop_lut5_I1_O)        0.326    11.935 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_afull_i_1__2/O
                         net (fo=1, routed)           0.000    11.935    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_afull_i_1__2_n_0
    SLICE_X28Y74         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_afull_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.508    12.687    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/aclk
    SLICE_X28Y74         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_afull_reg/C
                         clock pessimism              0.229    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X28Y74         FDRE (Setup_fdre_C_D)        0.031    12.793    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_afull_reg
  -------------------------------------------------------------------
                         required time                         12.793    
                         arrival time                         -11.935    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.945ns  (logic 2.920ns (32.643%)  route 6.025ns (67.357%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[24])
                                                      1.438     4.469 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[24]
                         net (fo=1, routed)           1.013     5.482    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[12]
    SLICE_X26Y96         LUT4 (Prop_lut4_I0_O)        0.124     5.606 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[72]_INST_0_i_4/O
                         net (fo=2, routed)           0.790     6.396    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/S00_AXI_araddr[27]
    SLICE_X27Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.520 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_3/O
                         net (fo=8, routed)           0.781     7.301    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X28Y89         LUT5 (Prop_lut5_I1_O)        0.150     7.451 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=5, routed)           0.689     8.140    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X29Y89         LUT2 (Prop_lut2_I0_O)        0.354     8.494 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.433     8.927    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X29Y88         LUT2 (Prop_lut2_I0_O)        0.332     9.259 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=8, routed)           1.073    10.332    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X29Y74         LUT3 (Prop_lut3_I2_O)        0.124    10.456 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/fifoaddr[0]_i_2__2/O
                         net (fo=15, routed)          0.562    11.018    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/r_push__0
    SLICE_X28Y74         LUT5 (Prop_lut5_I4_O)        0.124    11.142 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[4]_i_2__4/O
                         net (fo=4, routed)           0.684    11.826    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[4]_i_2__4_n_0
    SLICE_X29Y75         LUT5 (Prop_lut5_I2_O)        0.150    11.976 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__3/O
                         net (fo=1, routed)           0.000    11.976    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__3_n_0
    SLICE_X29Y75         FDSE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.508    12.687    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/aclk
    SLICE_X29Y75         FDSE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[3]/C
                         clock pessimism              0.229    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X29Y75         FDSE (Setup_fdse_C_D)        0.075    12.837    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.837    
                         arrival time                         -11.976    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.896ns  (logic 2.894ns (32.530%)  route 6.002ns (67.470%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[24])
                                                      1.438     4.469 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[24]
                         net (fo=1, routed)           1.013     5.482    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[12]
    SLICE_X26Y96         LUT4 (Prop_lut4_I0_O)        0.124     5.606 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[72]_INST_0_i_4/O
                         net (fo=2, routed)           0.790     6.396    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/S00_AXI_araddr[27]
    SLICE_X27Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.520 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_3/O
                         net (fo=8, routed)           0.781     7.301    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X28Y89         LUT5 (Prop_lut5_I1_O)        0.150     7.451 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=5, routed)           0.689     8.140    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X29Y89         LUT2 (Prop_lut2_I0_O)        0.354     8.494 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.433     8.927    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X29Y88         LUT2 (Prop_lut2_I0_O)        0.332     9.259 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=8, routed)           1.073    10.332    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X29Y74         LUT3 (Prop_lut3_I2_O)        0.124    10.456 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/fifoaddr[0]_i_2__2/O
                         net (fo=15, routed)          0.697    11.153    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/r_push__0
    SLICE_X27Y75         LUT4 (Prop_lut4_I0_O)        0.124    11.277 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[4]_i_3__4/O
                         net (fo=5, routed)           0.526    11.803    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr16_out
    SLICE_X28Y75         LUT6 (Prop_lut6_I0_O)        0.124    11.927 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__2/O
                         net (fo=1, routed)           0.000    11.927    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__2_n_0
    SLICE_X28Y75         FDSE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.508    12.687    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/aclk
    SLICE_X28Y75         FDSE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[3]/C
                         clock pessimism              0.229    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X28Y75         FDSE (Setup_fdse_C_D)        0.031    12.793    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.793    
                         arrival time                         -11.927    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.856ns  (logic 2.894ns (32.677%)  route 5.962ns (67.323%))
  Logic Levels:           8  (LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[24])
                                                      1.438     4.469 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[24]
                         net (fo=1, routed)           1.013     5.482    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[12]
    SLICE_X26Y96         LUT4 (Prop_lut4_I0_O)        0.124     5.606 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[72]_INST_0_i_4/O
                         net (fo=2, routed)           0.790     6.396    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/S00_AXI_araddr[27]
    SLICE_X27Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.520 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_3/O
                         net (fo=8, routed)           0.781     7.301    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X28Y89         LUT5 (Prop_lut5_I1_O)        0.150     7.451 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=5, routed)           0.689     8.140    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X29Y89         LUT2 (Prop_lut2_I0_O)        0.354     8.494 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.433     8.927    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X29Y88         LUT2 (Prop_lut2_I0_O)        0.332     9.259 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=8, routed)           1.073    10.332    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X29Y74         LUT3 (Prop_lut3_I2_O)        0.124    10.456 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/fifoaddr[0]_i_2__2/O
                         net (fo=15, routed)          0.562    11.018    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/r_push__0
    SLICE_X28Y74         LUT5 (Prop_lut5_I4_O)        0.124    11.142 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[4]_i_2__4/O
                         net (fo=4, routed)           0.621    11.763    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[4]_i_2__4_n_0
    SLICE_X31Y76         LUT3 (Prop_lut3_I2_O)        0.124    11.887 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[1]_i_1__3/O
                         net (fo=1, routed)           0.000    11.887    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[1]_i_1__3_n_0
    SLICE_X31Y76         FDSE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.510    12.689    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/aclk
    SLICE_X31Y76         FDSE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[1]/C
                         clock pessimism              0.229    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X31Y76         FDSE (Setup_fdse_C_D)        0.031    12.795    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                         -11.887    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.830ns  (logic 2.894ns (32.773%)  route 5.936ns (67.227%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[24])
                                                      1.438     4.469 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[24]
                         net (fo=1, routed)           1.013     5.482    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[12]
    SLICE_X26Y96         LUT4 (Prop_lut4_I0_O)        0.124     5.606 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[72]_INST_0_i_4/O
                         net (fo=2, routed)           0.790     6.396    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/S00_AXI_araddr[27]
    SLICE_X27Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.520 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_3/O
                         net (fo=8, routed)           0.781     7.301    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X28Y89         LUT5 (Prop_lut5_I1_O)        0.150     7.451 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=5, routed)           0.689     8.140    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X29Y89         LUT2 (Prop_lut2_I0_O)        0.354     8.494 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.433     8.927    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X29Y88         LUT2 (Prop_lut2_I0_O)        0.332     9.259 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=8, routed)           1.073    10.332    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X29Y74         LUT3 (Prop_lut3_I2_O)        0.124    10.456 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/fifoaddr[0]_i_2__2/O
                         net (fo=15, routed)          0.562    11.018    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/r_push__0
    SLICE_X28Y74         LUT5 (Prop_lut5_I4_O)        0.124    11.142 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[4]_i_2__4/O
                         net (fo=4, routed)           0.595    11.737    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[4]_i_2__4_n_0
    SLICE_X31Y76         LUT6 (Prop_lut6_I0_O)        0.124    11.861 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[4]_i_1__3/O
                         net (fo=1, routed)           0.000    11.861    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[4]_i_1__3_n_0
    SLICE_X31Y76         FDSE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.510    12.689    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/aclk
    SLICE_X31Y76         FDSE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[4]/C
                         clock pessimism              0.229    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X31Y76         FDSE (Setup_fdse_C_D)        0.029    12.793    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.793    
                         arrival time                         -11.861    
  -------------------------------------------------------------------
                         slack                                  0.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.552     0.888    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y84         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/Q
                         net (fo=1, routed)           0.115     1.144    design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X38Y84         SRLC32E                                      r  design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.818     1.184    design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y84         SRLC32E                                      r  design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.264     0.920    
    SLICE_X38Y84         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.103    design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.553     0.889    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y87         FDRE                                         r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/axi_rdata_reg[2]/Q
                         net (fo=1, routed)           0.115     1.145    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[2]
    SLICE_X42Y86         SRLC32E                                      r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.819     1.185    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X42Y86         SRLC32E                                      r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.264     0.921    
    SLICE_X42Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.104    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.554     0.890    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y89         FDRE                                         r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/axi_rdata_reg[8]/Q
                         net (fo=1, routed)           0.101     1.132    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X42Y88         SRLC32E                                      r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.822     1.188    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X42Y88         SRLC32E                                      r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.282     0.906    
    SLICE_X42Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.089    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[91].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.990%)  route 0.125ns (47.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.558     0.894    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X33Y95         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][19]/Q
                         net (fo=2, routed)           0.125     1.160    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[91].srl_nx1/w_accum_mesg[0]
    SLICE_X34Y94         SRLC32E                                      r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[91].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.825     1.191    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[91].srl_nx1/aclk
    SLICE_X34Y94         SRLC32E                                      r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[91].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[91].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.552     0.888    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y84         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/Q
                         net (fo=1, routed)           0.056     1.084    design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[2]
    SLICE_X42Y84         SRLC32E                                      r  design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.818     1.184    design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X42Y84         SRLC32E                                      r  design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.283     0.901    
    SLICE_X42Y84         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.018    design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.555     0.891    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y91         FDRE                                         r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/axi_rdata_reg[10]/Q
                         net (fo=1, routed)           0.056     1.087    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X46Y91         SRLC32E                                      r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.823     1.189    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X46Y91         SRLC32E                                      r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X46Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.021    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.103%)  route 0.256ns (57.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.552     0.888    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y95         FDRE                                         r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q
                         net (fo=2, routed)           0.256     1.284    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0[4]
    SLICE_X48Y89         LUT6 (Prop_lut6_I1_O)        0.045     1.329 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     1.329    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X48Y89         FDRE                                         r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.822     1.188    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y89         FDRE                                         r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X48Y89         FDRE (Hold_fdre_C_D)         0.091     1.244    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[8].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.506%)  route 0.162ns (53.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.553     0.889    design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X40Y87         FDRE                                         r  design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[25]/Q
                         net (fo=1, routed)           0.162     1.192    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[8].srl_nx1/m_axi_rdata[0]
    SLICE_X36Y87         SRLC32E                                      r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[8].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.820     1.186    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[8].srl_nx1/aclk
    SLICE_X36Y87         SRLC32E                                      r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[8].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism             -0.264     0.922    
    SLICE_X36Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[8].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.290%)  route 0.264ns (58.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.551     0.887    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y90         FDRE                                         r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg3_reg[10]/Q
                         net (fo=3, routed)           0.264     1.292    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg3_reg_n_0_[10]
    SLICE_X47Y91         LUT6 (Prop_lut6_I2_O)        0.045     1.337 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     1.337    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X47Y91         FDRE                                         r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.823     1.189    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y91         FDRE                                         r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X47Y91         FDRE (Hold_fdre_C_D)         0.091     1.245    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.145%)  route 0.266ns (58.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.550     0.886    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y88         FDRE                                         r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg3_reg[3]/Q
                         net (fo=4, routed)           0.266     1.293    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg3_reg_n_0_[3]
    SLICE_X49Y89         LUT6 (Prop_lut6_I2_O)        0.045     1.338 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     1.338    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X49Y89         FDRE                                         r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.822     1.188    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y89         FDRE                                         r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X49Y89         FDRE (Hold_fdre_C_D)         0.092     1.245    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X42Y77    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y78    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y78    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y78    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y79    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y79    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y79    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y79    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X51Y91    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[79].srl_nx1/shift_reg_reg[0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y94    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[80].srl_nx1/shift_reg_reg[0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y92    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[81].srl_nx1/shift_reg_reg[0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y94    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[82].srl_nx1/shift_reg_reg[0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[83].srl_nx1/shift_reg_reg[0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[83].srl_nx1/shift_reg_reg[0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y94    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[84].srl_nx1/shift_reg_reg[0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[85].srl_nx1/shift_reg_reg[0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y94    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[86].srl_nx1/shift_reg_reg[0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y95    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[87].srl_nx1/shift_reg_reg[0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[79].srl_nx1/shift_reg_reg[0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y94    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[80].srl_nx1/shift_reg_reg[0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y94    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[82].srl_nx1/shift_reg_reg[0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y94    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[84].srl_nx1/shift_reg_reg[0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[85].srl_nx1/shift_reg_reg[0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y94    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[86].srl_nx1/shift_reg_reg[0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y95    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[87].srl_nx1/shift_reg_reg[0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y96    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[88].srl_nx1/shift_reg_reg[0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y94    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[89].srl_nx1/shift_reg_reg[0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y94    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[90].srl_nx1/shift_reg_reg[0]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pixelclock_design_1_clk_wiz_0_0
  To Clock:  pixelclock_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.754ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.577ns  (required time - arrival time)
  Source:                 design_1_i/vtg_0/U0/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/rgb2tmds_0/U0/tg/disparity_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pixelclock_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixelclock_design_1_clk_wiz_0_0 rise@13.468ns - pixelclock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.728ns  (logic 2.568ns (21.896%)  route 9.160ns (78.104%))
  Logic Levels:           13  (CARRY4=2 LUT2=3 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 14.938 - 13.468 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.637     1.640    design_1_i/vtg_0/U0/clk
    SLICE_X53Y86         FDRE                                         r  design_1_i/vtg_0/U0/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.456     2.096 f  design_1_i/vtg_0/U0/vcount_reg[5]/Q
                         net (fo=5, routed)           1.159     3.255    design_1_i/vtg_0/U0/vcount_reg[5]
    SLICE_X52Y86         LUT5 (Prop_lut5_I0_O)        0.124     3.379 f  design_1_i/vtg_0/U0/video_active_INST_0_i_3/O
                         net (fo=1, routed)           0.643     4.022    design_1_i/vtg_0/U0/video_active_INST_0_i_3_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.146 f  design_1_i/vtg_0/U0/video_active_INST_0_i_2/O
                         net (fo=11, routed)          1.000     5.146    design_1_i/vtg_0/U0/video_active_INST_0_i_2_n_0
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.154     5.300 r  design_1_i/vtg_0/U0/pixel_y[6]_INST_0/O
                         net (fo=12, routed)          2.090     7.390    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/pixel_y[6]
    SLICE_X47Y87         LUT4 (Prop_lut4_I1_O)        0.327     7.717 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     7.717    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry_i_5__1_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.118 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/rgb3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.118    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/rgb3_inferred__0/i__carry_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.232 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/rgb3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.912     9.144    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb325_in
    SLICE_X50Y90         LUT5 (Prop_lut5_I4_O)        0.124     9.268 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_5/O
                         net (fo=3, routed)           0.925    10.194    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_5_n_0
    SLICE_X53Y96         LUT4 (Prop_lut4_I2_O)        0.124    10.318 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.295    10.613    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[8]_INST_0_i_2_n_0
    SLICE_X53Y95         LUT6 (Prop_lut6_I2_O)        0.124    10.737 f  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[8]_INST_0/O
                         net (fo=23, routed)          0.703    11.440    design_1_i/rgb2tmds_0/U0/tg/video_data[1]
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    11.564 r  design_1_i/rgb2tmds_0/U0/tg/disparity[3]_i_8__1/O
                         net (fo=7, routed)           0.536    12.100    design_1_i/rgb2tmds_0/U0/tg/disparity[3]_i_8__1_n_0
    SLICE_X51Y91         LUT2 (Prop_lut2_I1_O)        0.124    12.224 r  design_1_i/rgb2tmds_0/U0/tg/disparity[2]_i_5__1/O
                         net (fo=3, routed)           0.176    12.400    design_1_i/rgb2tmds_0/U0/tg/disparity[2]_i_5__1_n_0
    SLICE_X51Y91         LUT5 (Prop_lut5_I1_O)        0.124    12.524 f  design_1_i/rgb2tmds_0/U0/tg/disparity[2]_i_2__1/O
                         net (fo=1, routed)           0.720    13.244    design_1_i/rgb2tmds_0/U0/tg/disparity[2]_i_2__1_n_0
    SLICE_X53Y89         LUT5 (Prop_lut5_I0_O)        0.124    13.368 r  design_1_i/rgb2tmds_0/U0/tg/disparity[2]_i_1__1/O
                         net (fo=1, routed)           0.000    13.368    design_1_i/rgb2tmds_0/U0/tg/disparity[2]_i_1__1_n_0
    SLICE_X53Y89         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tg/disparity_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.612    15.080    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.467    14.938    design_1_i/rgb2tmds_0/U0/tg/pixelclock
    SLICE_X53Y89         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tg/disparity_reg[2]/C
                         clock pessimism              0.148    15.086    
                         clock uncertainty           -0.172    14.914    
    SLICE_X53Y89         FDRE (Setup_fdre_C_D)        0.031    14.945    design_1_i/rgb2tmds_0/U0/tg/disparity_reg[2]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                         -13.368    
  -------------------------------------------------------------------
                         slack                                  1.577    

Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 design_1_i/vtg_0/U0/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/rgb2tmds_0/U0/tg/disparity_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pixelclock_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixelclock_design_1_clk_wiz_0_0 rise@13.468ns - pixelclock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.726ns  (logic 2.568ns (21.901%)  route 9.158ns (78.099%))
  Logic Levels:           13  (CARRY4=2 LUT2=3 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 14.941 - 13.468 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.637     1.640    design_1_i/vtg_0/U0/clk
    SLICE_X53Y86         FDRE                                         r  design_1_i/vtg_0/U0/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.456     2.096 f  design_1_i/vtg_0/U0/vcount_reg[5]/Q
                         net (fo=5, routed)           1.159     3.255    design_1_i/vtg_0/U0/vcount_reg[5]
    SLICE_X52Y86         LUT5 (Prop_lut5_I0_O)        0.124     3.379 f  design_1_i/vtg_0/U0/video_active_INST_0_i_3/O
                         net (fo=1, routed)           0.643     4.022    design_1_i/vtg_0/U0/video_active_INST_0_i_3_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.146 f  design_1_i/vtg_0/U0/video_active_INST_0_i_2/O
                         net (fo=11, routed)          1.000     5.146    design_1_i/vtg_0/U0/video_active_INST_0_i_2_n_0
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.154     5.300 r  design_1_i/vtg_0/U0/pixel_y[6]_INST_0/O
                         net (fo=12, routed)          2.090     7.390    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/pixel_y[6]
    SLICE_X47Y87         LUT4 (Prop_lut4_I1_O)        0.327     7.717 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     7.717    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry_i_5__1_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.118 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/rgb3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.118    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/rgb3_inferred__0/i__carry_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.232 f  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/rgb3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.912     9.144    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb325_in
    SLICE_X50Y90         LUT5 (Prop_lut5_I4_O)        0.124     9.268 f  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_5/O
                         net (fo=3, routed)           0.925    10.194    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_5_n_0
    SLICE_X53Y96         LUT4 (Prop_lut4_I2_O)        0.124    10.318 f  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.295    10.613    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[8]_INST_0_i_2_n_0
    SLICE_X53Y95         LUT6 (Prop_lut6_I2_O)        0.124    10.737 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[8]_INST_0/O
                         net (fo=23, routed)          0.582    11.319    design_1_i/rgb2tmds_0/U0/tg/video_data[0]
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.124    11.443 f  design_1_i/rgb2tmds_0/U0/tg/disparity[2]_i_6__1/O
                         net (fo=9, routed)           0.505    11.948    design_1_i/rgb2tmds_0/U0/tg/disparity[2]_i_6__1_n_0
    SLICE_X53Y98         LUT2 (Prop_lut2_I1_O)        0.124    12.072 r  design_1_i/rgb2tmds_0/U0/tg/disparity[3]_i_9__1/O
                         net (fo=2, routed)           0.594    12.666    design_1_i/rgb2tmds_0/U0/tg/disparity[3]_i_9__1_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I5_O)        0.124    12.790 r  design_1_i/rgb2tmds_0/U0/tg/disparity[3]_i_2__1/O
                         net (fo=1, routed)           0.452    13.242    design_1_i/rgb2tmds_0/U0/tg/disparity[3]_i_2__1_n_0
    SLICE_X50Y98         LUT5 (Prop_lut5_I0_O)        0.124    13.366 r  design_1_i/rgb2tmds_0/U0/tg/disparity[3]_i_1__1/O
                         net (fo=1, routed)           0.000    13.366    design_1_i/rgb2tmds_0/U0/tg/disparity[3]_i_1__1_n_0
    SLICE_X50Y98         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tg/disparity_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.612    15.080    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.470    14.941    design_1_i/rgb2tmds_0/U0/tg/pixelclock
    SLICE_X50Y98         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tg/disparity_reg[3]/C
                         clock pessimism              0.148    15.089    
                         clock uncertainty           -0.172    14.917    
    SLICE_X50Y98         FDRE (Setup_fdre_C_D)        0.077    14.994    design_1_i/rgb2tmds_0/U0/tg/disparity_reg[3]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                         -13.366    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.660ns  (required time - arrival time)
  Source:                 design_1_i/vtg_0/U0/hcount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/rgb2tmds_0/U0/tb/disparity_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pixelclock_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixelclock_design_1_clk_wiz_0_0 rise@13.468ns - pixelclock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.588ns  (logic 2.360ns (20.366%)  route 9.228ns (79.634%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=3 LUT5=5)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 14.938 - 13.468 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.710     1.713    design_1_i/vtg_0/U0/clk
    SLICE_X59Y85         FDRE                                         r  design_1_i/vtg_0/U0/hcount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDRE (Prop_fdre_C_Q)         0.456     2.169 f  design_1_i/vtg_0/U0/hcount_reg[12]/Q
                         net (fo=3, routed)           0.833     3.002    design_1_i/vtg_0/U0/hcount_reg[12]
    SLICE_X58Y84         LUT5 (Prop_lut5_I3_O)        0.124     3.126 f  design_1_i/vtg_0/U0/video_active_INST_0_i_1/O
                         net (fo=13, routed)          0.872     3.999    design_1_i/vtg_0/U0/video_active_INST_0_i_1_n_0
    SLICE_X58Y85         LUT5 (Prop_lut5_I3_O)        0.124     4.123 r  design_1_i/vtg_0/U0/pixel_x[2]_INST_0/O
                         net (fo=43, routed)          2.915     7.038    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/pixel_x[2]
    SLICE_X61Y89         LUT4 (Prop_lut4_I1_O)        0.124     7.162 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry_i_7__19/O
                         net (fo=1, routed)           0.000     7.162    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry_i_7__19_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.712 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/rgb5_inferred__15/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.712    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/rgb5_inferred__15/i__carry_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.826 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/rgb5_inferred__15/i__carry__0/CO[3]
                         net (fo=1, routed)           1.013     8.839    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb518_in
    SLICE_X53Y92         LUT5 (Prop_lut5_I2_O)        0.124     8.963 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_8/O
                         net (fo=2, routed)           0.786     9.749    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/gen_1[7].stone_on_reg
    SLICE_X53Y96         LUT4 (Prop_lut4_I2_O)        0.124     9.873 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_2/O
                         net (fo=2, routed)           0.622    10.495    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_2_n_0
    SLICE_X50Y95         LUT5 (Prop_lut5_I2_O)        0.124    10.619 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[0]_INST_0/O
                         net (fo=19, routed)          0.489    11.108    design_1_i/rgb2tmds_0/U0/tb/video_data[4]
    SLICE_X50Y94         LUT2 (Prop_lut2_I0_O)        0.124    11.232 r  design_1_i/rgb2tmds_0/U0/tb/disparity[3]_i_9/O
                         net (fo=7, routed)           0.456    11.687    design_1_i/rgb2tmds_0/U0/tb/disparity[3]_i_9_n_0
    SLICE_X51Y92         LUT2 (Prop_lut2_I1_O)        0.124    11.811 r  design_1_i/rgb2tmds_0/U0/tb/disparity[2]_i_6/O
                         net (fo=3, routed)           0.447    12.259    design_1_i/rgb2tmds_0/U0/tb/disparity[2]_i_6_n_0
    SLICE_X50Y91         LUT4 (Prop_lut4_I1_O)        0.124    12.383 r  design_1_i/rgb2tmds_0/U0/tb/disparity[2]_i_2/O
                         net (fo=1, routed)           0.794    13.177    design_1_i/rgb2tmds_0/U0/tb/disparity[2]_i_2_n_0
    SLICE_X50Y90         LUT5 (Prop_lut5_I0_O)        0.124    13.301 r  design_1_i/rgb2tmds_0/U0/tb/disparity[2]_i_1/O
                         net (fo=1, routed)           0.000    13.301    design_1_i/rgb2tmds_0/U0/tb/disparity[2]_i_1_n_0
    SLICE_X50Y90         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tb/disparity_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.612    15.080    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.467    14.938    design_1_i/rgb2tmds_0/U0/tb/pixelclock
    SLICE_X50Y90         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tb/disparity_reg[2]/C
                         clock pessimism              0.114    15.052    
                         clock uncertainty           -0.172    14.880    
    SLICE_X50Y90         FDRE (Setup_fdre_C_D)        0.081    14.961    design_1_i/rgb2tmds_0/U0/tb/disparity_reg[2]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -13.301    
  -------------------------------------------------------------------
                         slack                                  1.660    

Slack (MET) :             1.718ns  (required time - arrival time)
  Source:                 design_1_i/vtg_0/U0/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/rgb2tmds_0/U0/tr/disparity_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pixelclock_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixelclock_design_1_clk_wiz_0_0 rise@13.468ns - pixelclock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.627ns  (logic 2.568ns (22.087%)  route 9.059ns (77.913%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 15.012 - 13.468 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.637     1.640    design_1_i/vtg_0/U0/clk
    SLICE_X53Y86         FDRE                                         r  design_1_i/vtg_0/U0/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.456     2.096 f  design_1_i/vtg_0/U0/vcount_reg[5]/Q
                         net (fo=5, routed)           1.159     3.255    design_1_i/vtg_0/U0/vcount_reg[5]
    SLICE_X52Y86         LUT5 (Prop_lut5_I0_O)        0.124     3.379 f  design_1_i/vtg_0/U0/video_active_INST_0_i_3/O
                         net (fo=1, routed)           0.643     4.022    design_1_i/vtg_0/U0/video_active_INST_0_i_3_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.146 f  design_1_i/vtg_0/U0/video_active_INST_0_i_2/O
                         net (fo=11, routed)          1.000     5.146    design_1_i/vtg_0/U0/video_active_INST_0_i_2_n_0
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.154     5.300 r  design_1_i/vtg_0/U0/pixel_y[6]_INST_0/O
                         net (fo=12, routed)          1.386     6.686    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/pixel_y[6]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.327     7.013 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry_i_5__4/O
                         net (fo=1, routed)           0.000     7.013    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry_i_5__4_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.414 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/rgb4_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.414    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/rgb4_inferred__2/i__carry_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.528 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/rgb4_inferred__2/i__carry__0/CO[3]
                         net (fo=8, routed)           1.499     9.027    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb4
    SLICE_X50Y95         LUT5 (Prop_lut5_I1_O)        0.124     9.151 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_7/O
                         net (fo=2, routed)           0.579     9.730    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/gen_1[4].stone_on_reg
    SLICE_X53Y96         LUT4 (Prop_lut4_I1_O)        0.124     9.854 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_2/O
                         net (fo=2, routed)           0.597    10.451    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_2_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I2_O)        0.124    10.575 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0/O
                         net (fo=23, routed)          0.520    11.094    design_1_i/rgb2tmds_0/U0/tr/video_data[1]
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    11.218 f  design_1_i/rgb2tmds_0/U0/tr/disparity[2]_i_6__0/O
                         net (fo=9, routed)           0.708    11.926    design_1_i/rgb2tmds_0/U0/tr/disparity[2]_i_6__0_n_0
    SLICE_X57Y97         LUT5 (Prop_lut5_I1_O)        0.124    12.050 r  design_1_i/rgb2tmds_0/U0/tr/disparity[3]_i_7__0/O
                         net (fo=1, routed)           0.405    12.455    design_1_i/rgb2tmds_0/U0/tr/disparity[3]_i_7__0_n_0
    SLICE_X59Y98         LUT6 (Prop_lut6_I0_O)        0.124    12.579 r  design_1_i/rgb2tmds_0/U0/tr/disparity[3]_i_2__0/O
                         net (fo=1, routed)           0.564    13.143    design_1_i/rgb2tmds_0/U0/tr/disparity[3]_i_2__0_n_0
    SLICE_X57Y98         LUT5 (Prop_lut5_I0_O)        0.124    13.267 r  design_1_i/rgb2tmds_0/U0/tr/disparity[3]_i_1__0/O
                         net (fo=1, routed)           0.000    13.267    design_1_i/rgb2tmds_0/U0/tr/disparity[3]_i_1__0_n_0
    SLICE_X57Y98         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tr/disparity_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.612    15.080    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.541    15.012    design_1_i/rgb2tmds_0/U0/tr/pixelclock
    SLICE_X57Y98         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tr/disparity_reg[3]/C
                         clock pessimism              0.114    15.126    
                         clock uncertainty           -0.172    14.954    
    SLICE_X57Y98         FDRE (Setup_fdre_C_D)        0.031    14.985    design_1_i/rgb2tmds_0/U0/tr/disparity_reg[3]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -13.267    
  -------------------------------------------------------------------
                         slack                                  1.718    

Slack (MET) :             1.719ns  (required time - arrival time)
  Source:                 design_1_i/vtg_0/U0/hcount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/rgb2tmds_0/U0/tb/disparity_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pixelclock_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixelclock_design_1_clk_wiz_0_0 rise@13.468ns - pixelclock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.480ns  (logic 2.360ns (20.557%)  route 9.120ns (79.443%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=2 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 14.939 - 13.468 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.710     1.713    design_1_i/vtg_0/U0/clk
    SLICE_X59Y85         FDRE                                         r  design_1_i/vtg_0/U0/hcount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDRE (Prop_fdre_C_Q)         0.456     2.169 f  design_1_i/vtg_0/U0/hcount_reg[12]/Q
                         net (fo=3, routed)           0.833     3.002    design_1_i/vtg_0/U0/hcount_reg[12]
    SLICE_X58Y84         LUT5 (Prop_lut5_I3_O)        0.124     3.126 f  design_1_i/vtg_0/U0/video_active_INST_0_i_1/O
                         net (fo=13, routed)          0.872     3.999    design_1_i/vtg_0/U0/video_active_INST_0_i_1_n_0
    SLICE_X58Y85         LUT5 (Prop_lut5_I3_O)        0.124     4.123 r  design_1_i/vtg_0/U0/pixel_x[2]_INST_0/O
                         net (fo=43, routed)          2.915     7.038    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/pixel_x[2]
    SLICE_X61Y89         LUT4 (Prop_lut4_I1_O)        0.124     7.162 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry_i_7__19/O
                         net (fo=1, routed)           0.000     7.162    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry_i_7__19_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.712 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/rgb5_inferred__15/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.712    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/rgb5_inferred__15/i__carry_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.826 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/rgb5_inferred__15/i__carry__0/CO[3]
                         net (fo=1, routed)           1.013     8.839    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb518_in
    SLICE_X53Y92         LUT5 (Prop_lut5_I2_O)        0.124     8.963 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_8/O
                         net (fo=2, routed)           0.786     9.749    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/gen_1[7].stone_on_reg
    SLICE_X53Y96         LUT4 (Prop_lut4_I2_O)        0.124     9.873 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_2/O
                         net (fo=2, routed)           0.622    10.495    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_2_n_0
    SLICE_X50Y95         LUT5 (Prop_lut5_I2_O)        0.124    10.619 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[0]_INST_0/O
                         net (fo=19, routed)          0.521    11.140    design_1_i/rgb2tmds_0/U0/tb/video_data[0]
    SLICE_X50Y93         LUT2 (Prop_lut2_I0_O)        0.124    11.264 r  design_1_i/rgb2tmds_0/U0/tb/disparity[3]_i_10/O
                         net (fo=11, routed)          0.715    11.979    design_1_i/rgb2tmds_0/U0/tb/disparity[3]_i_10_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.103 r  design_1_i/rgb2tmds_0/U0/tb/disparity[3]_i_11/O
                         net (fo=1, routed)           0.263    12.366    design_1_i/rgb2tmds_0/U0/tb/disparity[3]_i_11_n_0
    SLICE_X51Y93         LUT5 (Prop_lut5_I3_O)        0.124    12.490 r  design_1_i/rgb2tmds_0/U0/tb/disparity[3]_i_3__1/O
                         net (fo=1, routed)           0.579    13.069    design_1_i/rgb2tmds_0/U0/tb/disparity[3]_i_3__1_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I0_O)        0.124    13.193 r  design_1_i/rgb2tmds_0/U0/tb/disparity[3]_i_2/O
                         net (fo=1, routed)           0.000    13.193    design_1_i/rgb2tmds_0/U0/tb/disparity[3]_i_2_n_0
    SLICE_X53Y92         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tb/disparity_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.612    15.080    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.468    14.939    design_1_i/rgb2tmds_0/U0/tb/pixelclock
    SLICE_X53Y92         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tb/disparity_reg[3]/C
                         clock pessimism              0.114    15.053    
                         clock uncertainty           -0.172    14.881    
    SLICE_X53Y92         FDRE (Setup_fdre_C_D)        0.031    14.912    design_1_i/rgb2tmds_0/U0/tb/disparity_reg[3]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                         -13.193    
  -------------------------------------------------------------------
                         slack                                  1.719    

Slack (MET) :             1.804ns  (required time - arrival time)
  Source:                 design_1_i/vtg_0/U0/hcount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/rgb2tmds_0/U0/tb/dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pixelclock_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixelclock_design_1_clk_wiz_0_0 rise@13.468ns - pixelclock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.394ns  (logic 2.360ns (20.712%)  route 9.034ns (79.288%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=2 LUT4=3 LUT5=4)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 14.939 - 13.468 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.710     1.713    design_1_i/vtg_0/U0/clk
    SLICE_X59Y85         FDRE                                         r  design_1_i/vtg_0/U0/hcount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDRE (Prop_fdre_C_Q)         0.456     2.169 f  design_1_i/vtg_0/U0/hcount_reg[12]/Q
                         net (fo=3, routed)           0.833     3.002    design_1_i/vtg_0/U0/hcount_reg[12]
    SLICE_X58Y84         LUT5 (Prop_lut5_I3_O)        0.124     3.126 f  design_1_i/vtg_0/U0/video_active_INST_0_i_1/O
                         net (fo=13, routed)          0.872     3.999    design_1_i/vtg_0/U0/video_active_INST_0_i_1_n_0
    SLICE_X58Y85         LUT5 (Prop_lut5_I3_O)        0.124     4.123 r  design_1_i/vtg_0/U0/pixel_x[2]_INST_0/O
                         net (fo=43, routed)          2.915     7.038    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/pixel_x[2]
    SLICE_X61Y89         LUT4 (Prop_lut4_I1_O)        0.124     7.162 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry_i_7__19/O
                         net (fo=1, routed)           0.000     7.162    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry_i_7__19_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.712 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/rgb5_inferred__15/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.712    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/rgb5_inferred__15/i__carry_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.826 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/rgb5_inferred__15/i__carry__0/CO[3]
                         net (fo=1, routed)           1.013     8.839    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb518_in
    SLICE_X53Y92         LUT5 (Prop_lut5_I2_O)        0.124     8.963 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_8/O
                         net (fo=2, routed)           0.786     9.749    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/gen_1[7].stone_on_reg
    SLICE_X53Y96         LUT4 (Prop_lut4_I2_O)        0.124     9.873 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_2/O
                         net (fo=2, routed)           0.622    10.495    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_2_n_0
    SLICE_X50Y95         LUT5 (Prop_lut5_I2_O)        0.124    10.619 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[0]_INST_0/O
                         net (fo=19, routed)          0.521    11.140    design_1_i/rgb2tmds_0/U0/tb/video_data[0]
    SLICE_X50Y93         LUT2 (Prop_lut2_I0_O)        0.124    11.264 f  design_1_i/rgb2tmds_0/U0/tb/disparity[3]_i_10/O
                         net (fo=11, routed)          0.522    11.786    design_1_i/rgb2tmds_0/U0/tb/disparity[3]_i_10_n_0
    SLICE_X50Y93         LUT3 (Prop_lut3_I0_O)        0.124    11.910 r  design_1_i/rgb2tmds_0/U0/tb/disparity[2]_i_3/O
                         net (fo=6, routed)           0.501    12.411    design_1_i/rgb2tmds_0/U0/tb/disparity[2]_i_3_n_0
    SLICE_X51Y91         LUT3 (Prop_lut3_I1_O)        0.124    12.535 r  design_1_i/rgb2tmds_0/U0/tb/dout[9]_i_2/O
                         net (fo=5, routed)           0.448    12.983    design_1_i/rgb2tmds_0/U0/tb/dout[9]_i_2_n_0
    SLICE_X51Y92         LUT4 (Prop_lut4_I1_O)        0.124    13.107 r  design_1_i/rgb2tmds_0/U0/tb/dout[6]_i_1/O
                         net (fo=1, routed)           0.000    13.107    design_1_i/rgb2tmds_0/U0/tb/dout[6]
    SLICE_X51Y92         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tb/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.612    15.080    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.468    14.939    design_1_i/rgb2tmds_0/U0/tb/pixelclock
    SLICE_X51Y92         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tb/dout_reg[6]/C
                         clock pessimism              0.114    15.053    
                         clock uncertainty           -0.172    14.881    
    SLICE_X51Y92         FDRE (Setup_fdre_C_D)        0.031    14.912    design_1_i/rgb2tmds_0/U0/tb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                         -13.107    
  -------------------------------------------------------------------
                         slack                                  1.804    

Slack (MET) :             1.824ns  (required time - arrival time)
  Source:                 design_1_i/vtg_0/U0/hcount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/rgb2tmds_0/U0/tb/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pixelclock_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixelclock_design_1_clk_wiz_0_0 rise@13.468ns - pixelclock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.374ns  (logic 2.360ns (20.749%)  route 9.014ns (79.251%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=2 LUT4=3 LUT5=4)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 14.939 - 13.468 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.710     1.713    design_1_i/vtg_0/U0/clk
    SLICE_X59Y85         FDRE                                         r  design_1_i/vtg_0/U0/hcount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDRE (Prop_fdre_C_Q)         0.456     2.169 f  design_1_i/vtg_0/U0/hcount_reg[12]/Q
                         net (fo=3, routed)           0.833     3.002    design_1_i/vtg_0/U0/hcount_reg[12]
    SLICE_X58Y84         LUT5 (Prop_lut5_I3_O)        0.124     3.126 f  design_1_i/vtg_0/U0/video_active_INST_0_i_1/O
                         net (fo=13, routed)          0.872     3.999    design_1_i/vtg_0/U0/video_active_INST_0_i_1_n_0
    SLICE_X58Y85         LUT5 (Prop_lut5_I3_O)        0.124     4.123 r  design_1_i/vtg_0/U0/pixel_x[2]_INST_0/O
                         net (fo=43, routed)          2.915     7.038    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/pixel_x[2]
    SLICE_X61Y89         LUT4 (Prop_lut4_I1_O)        0.124     7.162 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry_i_7__19/O
                         net (fo=1, routed)           0.000     7.162    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry_i_7__19_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.712 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/rgb5_inferred__15/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.712    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/rgb5_inferred__15/i__carry_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.826 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/rgb5_inferred__15/i__carry__0/CO[3]
                         net (fo=1, routed)           1.013     8.839    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb518_in
    SLICE_X53Y92         LUT5 (Prop_lut5_I2_O)        0.124     8.963 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_8/O
                         net (fo=2, routed)           0.786     9.749    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/gen_1[7].stone_on_reg
    SLICE_X53Y96         LUT4 (Prop_lut4_I2_O)        0.124     9.873 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_2/O
                         net (fo=2, routed)           0.622    10.495    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_2_n_0
    SLICE_X50Y95         LUT5 (Prop_lut5_I2_O)        0.124    10.619 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[0]_INST_0/O
                         net (fo=19, routed)          0.521    11.140    design_1_i/rgb2tmds_0/U0/tb/video_data[0]
    SLICE_X50Y93         LUT2 (Prop_lut2_I0_O)        0.124    11.264 f  design_1_i/rgb2tmds_0/U0/tb/disparity[3]_i_10/O
                         net (fo=11, routed)          0.522    11.786    design_1_i/rgb2tmds_0/U0/tb/disparity[3]_i_10_n_0
    SLICE_X50Y93         LUT3 (Prop_lut3_I0_O)        0.124    11.910 r  design_1_i/rgb2tmds_0/U0/tb/disparity[2]_i_3/O
                         net (fo=6, routed)           0.501    12.411    design_1_i/rgb2tmds_0/U0/tb/disparity[2]_i_3_n_0
    SLICE_X51Y91         LUT3 (Prop_lut3_I1_O)        0.124    12.535 r  design_1_i/rgb2tmds_0/U0/tb/dout[9]_i_2/O
                         net (fo=5, routed)           0.428    12.963    design_1_i/rgb2tmds_0/U0/tb/dout[9]_i_2_n_0
    SLICE_X51Y92         LUT4 (Prop_lut4_I1_O)        0.124    13.087 r  design_1_i/rgb2tmds_0/U0/tb/dout[0]_i_1/O
                         net (fo=1, routed)           0.000    13.087    design_1_i/rgb2tmds_0/U0/tb/dout[0]
    SLICE_X51Y92         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tb/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.612    15.080    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.468    14.939    design_1_i/rgb2tmds_0/U0/tb/pixelclock
    SLICE_X51Y92         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tb/dout_reg[0]/C
                         clock pessimism              0.114    15.053    
                         clock uncertainty           -0.172    14.881    
    SLICE_X51Y92         FDRE (Setup_fdre_C_D)        0.031    14.912    design_1_i/rgb2tmds_0/U0/tb/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                         -13.087    
  -------------------------------------------------------------------
                         slack                                  1.824    

Slack (MET) :             1.873ns  (required time - arrival time)
  Source:                 design_1_i/vtg_0/U0/hcount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/rgb2tmds_0/U0/tb/dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pixelclock_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixelclock_design_1_clk_wiz_0_0 rise@13.468ns - pixelclock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.369ns  (logic 2.355ns (20.714%)  route 9.014ns (79.286%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=2 LUT4=3 LUT5=4)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 14.939 - 13.468 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.710     1.713    design_1_i/vtg_0/U0/clk
    SLICE_X59Y85         FDRE                                         r  design_1_i/vtg_0/U0/hcount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDRE (Prop_fdre_C_Q)         0.456     2.169 f  design_1_i/vtg_0/U0/hcount_reg[12]/Q
                         net (fo=3, routed)           0.833     3.002    design_1_i/vtg_0/U0/hcount_reg[12]
    SLICE_X58Y84         LUT5 (Prop_lut5_I3_O)        0.124     3.126 f  design_1_i/vtg_0/U0/video_active_INST_0_i_1/O
                         net (fo=13, routed)          0.872     3.999    design_1_i/vtg_0/U0/video_active_INST_0_i_1_n_0
    SLICE_X58Y85         LUT5 (Prop_lut5_I3_O)        0.124     4.123 r  design_1_i/vtg_0/U0/pixel_x[2]_INST_0/O
                         net (fo=43, routed)          2.915     7.038    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/pixel_x[2]
    SLICE_X61Y89         LUT4 (Prop_lut4_I1_O)        0.124     7.162 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry_i_7__19/O
                         net (fo=1, routed)           0.000     7.162    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry_i_7__19_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.712 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/rgb5_inferred__15/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.712    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/rgb5_inferred__15/i__carry_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.826 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/rgb5_inferred__15/i__carry__0/CO[3]
                         net (fo=1, routed)           1.013     8.839    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb518_in
    SLICE_X53Y92         LUT5 (Prop_lut5_I2_O)        0.124     8.963 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_8/O
                         net (fo=2, routed)           0.786     9.749    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/gen_1[7].stone_on_reg
    SLICE_X53Y96         LUT4 (Prop_lut4_I2_O)        0.124     9.873 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_2/O
                         net (fo=2, routed)           0.622    10.495    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_2_n_0
    SLICE_X50Y95         LUT5 (Prop_lut5_I2_O)        0.124    10.619 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[0]_INST_0/O
                         net (fo=19, routed)          0.521    11.140    design_1_i/rgb2tmds_0/U0/tb/video_data[0]
    SLICE_X50Y93         LUT2 (Prop_lut2_I0_O)        0.124    11.264 f  design_1_i/rgb2tmds_0/U0/tb/disparity[3]_i_10/O
                         net (fo=11, routed)          0.522    11.786    design_1_i/rgb2tmds_0/U0/tb/disparity[3]_i_10_n_0
    SLICE_X50Y93         LUT3 (Prop_lut3_I0_O)        0.124    11.910 r  design_1_i/rgb2tmds_0/U0/tb/disparity[2]_i_3/O
                         net (fo=6, routed)           0.501    12.411    design_1_i/rgb2tmds_0/U0/tb/disparity[2]_i_3_n_0
    SLICE_X51Y91         LUT3 (Prop_lut3_I1_O)        0.124    12.535 r  design_1_i/rgb2tmds_0/U0/tb/dout[9]_i_2/O
                         net (fo=5, routed)           0.428    12.963    design_1_i/rgb2tmds_0/U0/tb/dout[9]_i_2_n_0
    SLICE_X51Y92         LUT4 (Prop_lut4_I0_O)        0.119    13.082 r  design_1_i/rgb2tmds_0/U0/tb/dout[9]_i_1/O
                         net (fo=1, routed)           0.000    13.082    design_1_i/rgb2tmds_0/U0/tb/dout[9]
    SLICE_X51Y92         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tb/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.612    15.080    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.468    14.939    design_1_i/rgb2tmds_0/U0/tb/pixelclock
    SLICE_X51Y92         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tb/dout_reg[9]/C
                         clock pessimism              0.114    15.053    
                         clock uncertainty           -0.172    14.881    
    SLICE_X51Y92         FDRE (Setup_fdre_C_D)        0.075    14.956    design_1_i/rgb2tmds_0/U0/tb/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -13.082    
  -------------------------------------------------------------------
                         slack                                  1.873    

Slack (MET) :             1.899ns  (required time - arrival time)
  Source:                 design_1_i/vtg_0/U0/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/rgb2tmds_0/U0/tr/disparity_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pixelclock_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixelclock_design_1_clk_wiz_0_0 rise@13.468ns - pixelclock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.445ns  (logic 2.444ns (21.354%)  route 9.001ns (78.646%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 15.012 - 13.468 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.637     1.640    design_1_i/vtg_0/U0/clk
    SLICE_X53Y86         FDRE                                         r  design_1_i/vtg_0/U0/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.456     2.096 f  design_1_i/vtg_0/U0/vcount_reg[5]/Q
                         net (fo=5, routed)           1.159     3.255    design_1_i/vtg_0/U0/vcount_reg[5]
    SLICE_X52Y86         LUT5 (Prop_lut5_I0_O)        0.124     3.379 f  design_1_i/vtg_0/U0/video_active_INST_0_i_3/O
                         net (fo=1, routed)           0.643     4.022    design_1_i/vtg_0/U0/video_active_INST_0_i_3_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.146 f  design_1_i/vtg_0/U0/video_active_INST_0_i_2/O
                         net (fo=11, routed)          1.000     5.146    design_1_i/vtg_0/U0/video_active_INST_0_i_2_n_0
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.154     5.300 r  design_1_i/vtg_0/U0/pixel_y[6]_INST_0/O
                         net (fo=12, routed)          1.386     6.686    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/pixel_y[6]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.327     7.013 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry_i_5__4/O
                         net (fo=1, routed)           0.000     7.013    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry_i_5__4_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.414 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/rgb4_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.414    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/rgb4_inferred__2/i__carry_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.528 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/rgb4_inferred__2/i__carry__0/CO[3]
                         net (fo=8, routed)           1.499     9.027    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb4
    SLICE_X50Y95         LUT5 (Prop_lut5_I1_O)        0.124     9.151 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_7/O
                         net (fo=2, routed)           0.579     9.730    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/gen_1[4].stone_on_reg
    SLICE_X53Y96         LUT4 (Prop_lut4_I1_O)        0.124     9.854 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_2/O
                         net (fo=2, routed)           0.597    10.451    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_2_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I2_O)        0.124    10.575 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0/O
                         net (fo=23, routed)          0.520    11.094    design_1_i/rgb2tmds_0/U0/tr/video_data[1]
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    11.218 r  design_1_i/rgb2tmds_0/U0/tr/disparity[2]_i_6__0/O
                         net (fo=9, routed)           0.784    12.002    design_1_i/rgb2tmds_0/U0/tr/disparity[2]_i_6__0_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.126 r  design_1_i/rgb2tmds_0/U0/tr/disparity[3]_i_5__0/O
                         net (fo=13, routed)          0.835    12.961    design_1_i/rgb2tmds_0/U0/tr/disparity[3]_i_5__0_n_0
    SLICE_X57Y97         LUT5 (Prop_lut5_I4_O)        0.124    13.085 r  design_1_i/rgb2tmds_0/U0/tr/disparity[2]_i_1__0/O
                         net (fo=1, routed)           0.000    13.085    design_1_i/rgb2tmds_0/U0/tr/disparity[2]_i_1__0_n_0
    SLICE_X57Y97         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tr/disparity_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.612    15.080    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.541    15.012    design_1_i/rgb2tmds_0/U0/tr/pixelclock
    SLICE_X57Y97         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tr/disparity_reg[2]/C
                         clock pessimism              0.114    15.126    
                         clock uncertainty           -0.172    14.954    
    SLICE_X57Y97         FDRE (Setup_fdre_C_D)        0.031    14.985    design_1_i/rgb2tmds_0/U0/tr/disparity_reg[2]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -13.085    
  -------------------------------------------------------------------
                         slack                                  1.899    

Slack (MET) :             1.906ns  (required time - arrival time)
  Source:                 design_1_i/vtg_0/U0/hcount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/rgb2tmds_0/U0/tb/dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pixelclock_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixelclock_design_1_clk_wiz_0_0 rise@13.468ns - pixelclock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.340ns  (logic 2.360ns (20.811%)  route 8.980ns (79.189%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=2 LUT4=3 LUT5=4)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 14.939 - 13.468 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.710     1.713    design_1_i/vtg_0/U0/clk
    SLICE_X59Y85         FDRE                                         r  design_1_i/vtg_0/U0/hcount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDRE (Prop_fdre_C_Q)         0.456     2.169 f  design_1_i/vtg_0/U0/hcount_reg[12]/Q
                         net (fo=3, routed)           0.833     3.002    design_1_i/vtg_0/U0/hcount_reg[12]
    SLICE_X58Y84         LUT5 (Prop_lut5_I3_O)        0.124     3.126 f  design_1_i/vtg_0/U0/video_active_INST_0_i_1/O
                         net (fo=13, routed)          0.872     3.999    design_1_i/vtg_0/U0/video_active_INST_0_i_1_n_0
    SLICE_X58Y85         LUT5 (Prop_lut5_I3_O)        0.124     4.123 r  design_1_i/vtg_0/U0/pixel_x[2]_INST_0/O
                         net (fo=43, routed)          2.915     7.038    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/pixel_x[2]
    SLICE_X61Y89         LUT4 (Prop_lut4_I1_O)        0.124     7.162 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry_i_7__19/O
                         net (fo=1, routed)           0.000     7.162    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry_i_7__19_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.712 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/rgb5_inferred__15/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.712    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/rgb5_inferred__15/i__carry_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.826 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/rgb5_inferred__15/i__carry__0/CO[3]
                         net (fo=1, routed)           1.013     8.839    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb518_in
    SLICE_X53Y92         LUT5 (Prop_lut5_I2_O)        0.124     8.963 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_8/O
                         net (fo=2, routed)           0.786     9.749    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/gen_1[7].stone_on_reg
    SLICE_X53Y96         LUT4 (Prop_lut4_I2_O)        0.124     9.873 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_2/O
                         net (fo=2, routed)           0.622    10.495    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_2_n_0
    SLICE_X50Y95         LUT5 (Prop_lut5_I2_O)        0.124    10.619 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[0]_INST_0/O
                         net (fo=19, routed)          0.521    11.140    design_1_i/rgb2tmds_0/U0/tb/video_data[0]
    SLICE_X50Y93         LUT2 (Prop_lut2_I0_O)        0.124    11.264 f  design_1_i/rgb2tmds_0/U0/tb/disparity[3]_i_10/O
                         net (fo=11, routed)          0.522    11.786    design_1_i/rgb2tmds_0/U0/tb/disparity[3]_i_10_n_0
    SLICE_X50Y93         LUT3 (Prop_lut3_I0_O)        0.124    11.910 r  design_1_i/rgb2tmds_0/U0/tb/disparity[2]_i_3/O
                         net (fo=6, routed)           0.501    12.411    design_1_i/rgb2tmds_0/U0/tb/disparity[2]_i_3_n_0
    SLICE_X51Y91         LUT3 (Prop_lut3_I1_O)        0.124    12.535 r  design_1_i/rgb2tmds_0/U0/tb/dout[9]_i_2/O
                         net (fo=5, routed)           0.394    12.929    design_1_i/rgb2tmds_0/U0/tb/dout[9]_i_2_n_0
    SLICE_X50Y91         LUT4 (Prop_lut4_I1_O)        0.124    13.053 r  design_1_i/rgb2tmds_0/U0/tb/dout[4]_i_1/O
                         net (fo=1, routed)           0.000    13.053    design_1_i/rgb2tmds_0/U0/tb/dout[4]
    SLICE_X50Y91         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tb/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.612    15.080    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.468    14.939    design_1_i/rgb2tmds_0/U0/tb/pixelclock
    SLICE_X50Y91         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tb/dout_reg[4]/C
                         clock pessimism              0.114    15.053    
                         clock uncertainty           -0.172    14.881    
    SLICE_X50Y91         FDRE (Setup_fdre_C_D)        0.079    14.960    design_1_i/rgb2tmds_0/U0/tb/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                         -13.053    
  -------------------------------------------------------------------
                         slack                                  1.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pixelclock_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclock_design_1_clk_wiz_0_0 rise@0.000ns - pixelclock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.571     0.573    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X59Y80         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.141     0.714 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.068     0.782    design_1_i/proc_sys_reset_0/U0/EXT_LPF/p_3_out[1]
    SLICE_X59Y80         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.839     0.841    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X59Y80         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism             -0.268     0.573    
    SLICE_X59Y80         FDRE (Hold_fdre_C_D)         0.078     0.651    design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pixelclock_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclock_design_1_clk_wiz_0_0 rise@0.000ns - pixelclock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.573     0.575    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X60Y80         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.141     0.716 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     0.781    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X60Y80         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.840     0.842    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X60Y80         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.267     0.575    
    SLICE_X60Y80         FDRE (Hold_fdre_C_D)         0.075     0.650    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pixelclock_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclock_design_1_clk_wiz_0_0 rise@0.000ns - pixelclock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.572     0.574    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X58Y81         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDRE (Prop_fdre_C_Q)         0.164     0.738 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.794    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X58Y81         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.840     0.842    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X58Y81         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.268     0.574    
    SLICE_X58Y81         FDRE (Hold_fdre_C_D)         0.060     0.634    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pixelclock_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclock_design_1_clk_wiz_0_0 rise@0.000ns - pixelclock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.005%)  route 0.130ns (47.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.573     0.575    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X60Y80         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.141     0.716 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.130     0.846    design_1_i/proc_sys_reset_0/U0/EXT_LPF/p_3_in1_in
    SLICE_X61Y80         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.840     0.842    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X61Y80         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism             -0.254     0.588    
    SLICE_X61Y80         FDRE (Hold_fdre_C_D)         0.070     0.658    design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pixelclock_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclock_design_1_clk_wiz_0_0 rise@0.000ns - pixelclock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.920%)  route 0.130ns (41.080%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.569     0.571    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X55Y79         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/Q
                         net (fo=3, routed)           0.130     0.841    design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg_n_0_[1]
    SLICE_X56Y79         LUT2 (Prop_lut2_I0_O)        0.045     0.886 r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     0.886    design_1_i/proc_sys_reset_0/U0/SEQ/p_3_out[2]
    SLICE_X56Y79         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.838     0.840    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X56Y79         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/C
                         clock pessimism             -0.234     0.606    
    SLICE_X56Y79         FDRE (Hold_fdre_C_D)         0.091     0.697    design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/SEQ/bsr_reg/C
                            (rising edge-triggered cell FDSE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/D
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pixelclock_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclock_design_1_clk_wiz_0_0 rise@0.000ns - pixelclock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.568     0.570    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X55Y78         FDSE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/bsr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDSE (Prop_fdse_C_Q)         0.141     0.711 f  design_1_i/proc_sys_reset_0/U0/SEQ/bsr_reg/Q
                         net (fo=2, routed)           0.140     0.851    design_1_i/proc_sys_reset_0/U0/SEQ/Bsr_out
    SLICE_X54Y78         LUT1 (Prop_lut1_I0_O)        0.045     0.896 r  design_1_i/proc_sys_reset_0/U0/SEQ/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_i_1/O
                         net (fo=1, routed)           0.000     0.896    design_1_i/proc_sys_reset_0/U0/SEQ_n_3
    SLICE_X54Y78         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.835     0.837    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X54Y78         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                         clock pessimism             -0.254     0.583    
    SLICE_X54Y78         FDRE (Hold_fdre_C_D)         0.120     0.703    design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pixelclock_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclock_design_1_clk_wiz_0_0 rise@0.000ns - pixelclock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.215ns (67.332%)  route 0.104ns (32.668%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.569     0.571    design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X54Y79         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDRE (Prop_fdre_C_Q)         0.164     0.735 r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=4, routed)           0.104     0.839    design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt[5]
    SLICE_X55Y79         LUT4 (Prop_lut4_I2_O)        0.051     0.890 r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     0.890    design_1_i/proc_sys_reset_0/U0/SEQ/p_3_out[0]
    SLICE_X55Y79         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.836     0.838    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X55Y79         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism             -0.254     0.584    
    SLICE_X55Y79         FDRE (Hold_fdre_C_D)         0.107     0.691    design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pixelclock_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclock_design_1_clk_wiz_0_0 rise@0.000ns - pixelclock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.571     0.573    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X59Y80         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.128     0.701 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.068     0.768    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X59Y80         LUT5 (Prop_lut5_I1_O)        0.099     0.867 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     0.867    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X59Y80         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.839     0.841    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X59Y80         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.268     0.573    
    SLICE_X59Y80         FDRE (Hold_fdre_C_D)         0.092     0.665    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pixelclock_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclock_design_1_clk_wiz_0_0 rise@0.000ns - pixelclock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.707%)  route 0.104ns (33.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.569     0.571    design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X54Y79         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDRE (Prop_fdre_C_Q)         0.164     0.735 r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=4, routed)           0.104     0.839    design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt[5]
    SLICE_X55Y79         LUT4 (Prop_lut4_I3_O)        0.045     0.884 r  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     0.884    design_1_i/proc_sys_reset_0/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X55Y79         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.836     0.838    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X55Y79         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism             -0.254     0.584    
    SLICE_X55Y79         FDRE (Hold_fdre_C_D)         0.092     0.676    design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pixelclock_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclock_design_1_clk_wiz_0_0 rise@0.000ns - pixelclock_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.037%)  route 0.187ns (56.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.573     0.575    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X61Y80         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.141     0.716 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.187     0.902    design_1_i/proc_sys_reset_0/U0/EXT_LPF/p_2_in
    SLICE_X59Y80         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.839     0.841    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X59Y80         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                         clock pessimism             -0.234     0.607    
    SLICE_X59Y80         FDRE (Hold_fdre_C_D)         0.075     0.682    design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixelclock_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y126    design_1_i/rgb2tmds_0/U0/ser_b/master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y125    design_1_i/rgb2tmds_0/U0/ser_b/slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y128    design_1_i/rgb2tmds_0/U0/ser_c/master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y127    design_1_i/rgb2tmds_0/U0/ser_c/slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y130    design_1_i/rgb2tmds_0/U0/ser_g/master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y129    design_1_i/rgb2tmds_0/U0/ser_g/slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y122    design_1_i/rgb2tmds_0/U0/ser_r/master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y121    design_1_i/rgb2tmds_0/U0/ser_r/slave/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X58Y80     design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X58Y80     design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X49Y93     design_1_i/rgb2tmds_0/U0/tb/dout_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X49Y93     design_1_i/rgb2tmds_0/U0/tb/dout_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X54Y96     design_1_i/rgb2tmds_0/U0/tg/disparity_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X54Y96     design_1_i/rgb2tmds_0/U0/tr/disparity_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X47Y93     design_1_i/rgb2tmds_0/U0/tb/dout_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X47Y93     design_1_i/rgb2tmds_0/U0/tb/dout_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X54Y78     design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X59Y80     design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X58Y80     design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X58Y80     design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X60Y80     design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X60Y80     design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X60Y80     design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X60Y80     design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X58Y81     design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X58Y81     design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X58Y81     design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X58Y81     design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C



---------------------------------------------------------------------------------------------------
From Clock:  serialclock_design_1_clk_wiz_0_0
  To Clock:  serialclock_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         serialclock_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y126    design_1_i/rgb2tmds_0/U0/ser_b/master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y125    design_1_i/rgb2tmds_0/U0/ser_b/slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y128    design_1_i/rgb2tmds_0/U0/ser_c/master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y127    design_1_i/rgb2tmds_0/U0/ser_c/slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y130    design_1_i/rgb2tmds_0/U0/ser_g/master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y129    design_1_i/rgb2tmds_0/U0/ser_g/slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y122    design_1_i/rgb2tmds_0/U0/ser_r/master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y121    design_1_i/rgb2tmds_0/U0/ser_r/slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.694       1.445      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  pixelclock_design_1_clk_wiz_0_0

Setup :           42  Failing Endpoints,  Worst Slack      -11.305ns,  Total Violation     -454.337ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.398ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.305ns  (required time - arrival time)
  Source:                 design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg3_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rgb2tmds_0/U0/tb/disparity_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pixelclock_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (pixelclock_design_1_clk_wiz_0_0 rise@1670.034ns - clk_fpga_0 rise@1670.000ns)
  Data Path Delay:        9.332ns  (logic 3.185ns (34.130%)  route 6.147ns (65.870%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT3=1 LUT4=2 LUT5=3)
  Clock Path Skew:        -1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 1671.503 - 1670.034 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 1673.006 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1670.000  1670.000 r  
    PS7_X0Y0             PS7                          0.000  1670.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1671.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1671.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.712  1673.006    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y89         FDRE                                         r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg3_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456  1673.462 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg3_reg[16]/Q
                         net (fo=43, routed)          0.699  1674.161    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/plusOp[0]
    SLICE_X55Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1674.817 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry_i_10__15/CO[3]
                         net (fo=1, routed)           0.000  1674.817    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry_i_10__15_n_0
    SLICE_X55Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1674.931 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry_i_9__15/CO[3]
                         net (fo=1, routed)           0.000  1674.931    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry_i_9__15_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  1675.170 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry__0_i_10__15/O[2]
                         net (fo=2, routed)           0.926  1676.096    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/slv_reg3_reg[25]_2[2]
    SLICE_X55Y92         LUT3 (Prop_lut3_I1_O)        0.302  1676.398 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry__0_i_7__20/O
                         net (fo=1, routed)           0.000  1676.398    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry__0_i_7__20_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1676.948 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/rgb5_inferred__16/i__carry__0/CO[3]
                         net (fo=1, routed)           0.929  1677.876    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb519_in
    SLICE_X53Y92         LUT5 (Prop_lut5_I0_O)        0.124  1678.000 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_8/O
                         net (fo=2, routed)           0.786  1678.786    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/gen_1[7].stone_on_reg
    SLICE_X53Y96         LUT4 (Prop_lut4_I2_O)        0.124  1678.910 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_2/O
                         net (fo=2, routed)           0.622  1679.532    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_2_n_0
    SLICE_X50Y95         LUT5 (Prop_lut5_I2_O)        0.124  1679.656 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[0]_INST_0/O
                         net (fo=19, routed)          0.489  1680.145    design_1_i/rgb2tmds_0/U0/tb/video_data[4]
    SLICE_X50Y94         LUT2 (Prop_lut2_I0_O)        0.124  1680.269 r  design_1_i/rgb2tmds_0/U0/tb/disparity[3]_i_9/O
                         net (fo=7, routed)           0.456  1680.724    design_1_i/rgb2tmds_0/U0/tb/disparity[3]_i_9_n_0
    SLICE_X51Y92         LUT2 (Prop_lut2_I1_O)        0.124  1680.849 r  design_1_i/rgb2tmds_0/U0/tb/disparity[2]_i_6/O
                         net (fo=3, routed)           0.447  1681.296    design_1_i/rgb2tmds_0/U0/tb/disparity[2]_i_6_n_0
    SLICE_X50Y91         LUT4 (Prop_lut4_I1_O)        0.124  1681.420 r  design_1_i/rgb2tmds_0/U0/tb/disparity[2]_i_2/O
                         net (fo=1, routed)           0.794  1682.214    design_1_i/rgb2tmds_0/U0/tb/disparity[2]_i_2_n_0
    SLICE_X50Y90         LUT5 (Prop_lut5_I0_O)        0.124  1682.338 r  design_1_i/rgb2tmds_0/U0/tb/disparity[2]_i_1/O
                         net (fo=1, routed)           0.000  1682.338    design_1_i/rgb2tmds_0/U0/tb/disparity[2]_i_1_n_0
    SLICE_X50Y90         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tb/disparity_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1670.034 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.612  1671.646    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1668.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1669.946    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1670.036 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.467  1671.503    design_1_i/rgb2tmds_0/U0/tb/pixelclock
    SLICE_X50Y90         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tb/disparity_reg[2]/C
                         clock pessimism              0.000  1671.503    
                         clock uncertainty           -0.552  1670.952    
    SLICE_X50Y90         FDRE (Setup_fdre_C_D)        0.081  1671.033    design_1_i/rgb2tmds_0/U0/tb/disparity_reg[2]
  -------------------------------------------------------------------
                         required time                       1671.033    
                         arrival time                       -1682.338    
  -------------------------------------------------------------------
                         slack                                -11.305    

Slack (VIOLATED) :        -11.278ns  (required time - arrival time)
  Source:                 design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rgb2tmds_0/U0/tr/disparity_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pixelclock_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (pixelclock_design_1_clk_wiz_0_0 rise@1670.034ns - clk_fpga_0 rise@1670.000ns)
  Data Path Delay:        9.405ns  (logic 3.299ns (35.077%)  route 6.106ns (64.923%))
  Logic Levels:           13  (CARRY4=4 LUT1=1 LUT2=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -1.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 1671.577 - 1670.034 ) 
    Source Clock Delay      (SCD):    2.930ns = ( 1672.930 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1670.000  1670.000 r  
    PS7_X0Y0             PS7                          0.000  1670.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1671.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1671.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.636  1672.930    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y88         FDRE                                         r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.456  1673.386 f  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg3_reg[2]/Q
                         net (fo=5, routed)           0.438  1673.824    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg3_reg_n_0_[2]
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124  1673.948 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry_i_12__0/O
                         net (fo=1, routed)           0.000  1673.948    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry_i_12__0_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1674.498 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry_i_10__1/CO[3]
                         net (fo=1, routed)           0.000  1674.498    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry_i_10__1_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1674.612 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry_i_9__1/CO[3]
                         net (fo=1, routed)           0.000  1674.612    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry_i_9__1_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1674.946 f  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry__0_i_10__1/O[1]
                         net (fo=2, routed)           0.816  1675.763    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/slv_reg3_reg[12][1]
    SLICE_X53Y91         LUT2 (Prop_lut2_I0_O)        0.303  1676.066 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry__0_i_7__5/O
                         net (fo=1, routed)           0.000  1676.066    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry__0_i_7__5_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1676.616 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/rgb3_inferred__1/i__carry__0/CO[3]
                         net (fo=8, routed)           1.475  1678.091    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb3
    SLICE_X57Y96         LUT5 (Prop_lut5_I4_O)        0.124  1678.215 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_11/O
                         net (fo=2, routed)           0.863  1679.078    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/gen_1[3].stone_on_reg
    SLICE_X50Y95         LUT4 (Prop_lut4_I2_O)        0.124  1679.202 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_3/O
                         net (fo=2, routed)           0.317  1679.519    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_3_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I3_O)        0.124  1679.643 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0/O
                         net (fo=23, routed)          0.520  1680.162    design_1_i/rgb2tmds_0/U0/tr/video_data[1]
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124  1680.286 f  design_1_i/rgb2tmds_0/U0/tr/disparity[2]_i_6__0/O
                         net (fo=9, routed)           0.708  1680.995    design_1_i/rgb2tmds_0/U0/tr/disparity[2]_i_6__0_n_0
    SLICE_X57Y97         LUT5 (Prop_lut5_I1_O)        0.124  1681.119 r  design_1_i/rgb2tmds_0/U0/tr/disparity[3]_i_7__0/O
                         net (fo=1, routed)           0.405  1681.523    design_1_i/rgb2tmds_0/U0/tr/disparity[3]_i_7__0_n_0
    SLICE_X59Y98         LUT6 (Prop_lut6_I0_O)        0.124  1681.647 r  design_1_i/rgb2tmds_0/U0/tr/disparity[3]_i_2__0/O
                         net (fo=1, routed)           0.564  1682.211    design_1_i/rgb2tmds_0/U0/tr/disparity[3]_i_2__0_n_0
    SLICE_X57Y98         LUT5 (Prop_lut5_I0_O)        0.124  1682.335 r  design_1_i/rgb2tmds_0/U0/tr/disparity[3]_i_1__0/O
                         net (fo=1, routed)           0.000  1682.335    design_1_i/rgb2tmds_0/U0/tr/disparity[3]_i_1__0_n_0
    SLICE_X57Y98         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tr/disparity_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1670.034 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.612  1671.646    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1668.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1669.946    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1670.036 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.541  1671.577    design_1_i/rgb2tmds_0/U0/tr/pixelclock
    SLICE_X57Y98         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tr/disparity_reg[3]/C
                         clock pessimism              0.000  1671.577    
                         clock uncertainty           -0.552  1671.026    
    SLICE_X57Y98         FDRE (Setup_fdre_C_D)        0.031  1671.057    design_1_i/rgb2tmds_0/U0/tr/disparity_reg[3]
  -------------------------------------------------------------------
                         required time                       1671.057    
                         arrival time                       -1682.335    
  -------------------------------------------------------------------
                         slack                                -11.278    

Slack (VIOLATED) :        -11.246ns  (required time - arrival time)
  Source:                 design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg3_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rgb2tmds_0/U0/tb/disparity_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pixelclock_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (pixelclock_design_1_clk_wiz_0_0 rise@1670.034ns - clk_fpga_0 rise@1670.000ns)
  Data Path Delay:        9.224ns  (logic 3.185ns (34.529%)  route 6.039ns (65.471%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 1671.504 - 1670.034 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 1673.006 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1670.000  1670.000 r  
    PS7_X0Y0             PS7                          0.000  1670.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1671.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1671.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.712  1673.006    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y89         FDRE                                         r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg3_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456  1673.462 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg3_reg[16]/Q
                         net (fo=43, routed)          0.699  1674.161    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/plusOp[0]
    SLICE_X55Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1674.817 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry_i_10__15/CO[3]
                         net (fo=1, routed)           0.000  1674.817    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry_i_10__15_n_0
    SLICE_X55Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1674.931 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry_i_9__15/CO[3]
                         net (fo=1, routed)           0.000  1674.931    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry_i_9__15_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  1675.170 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry__0_i_10__15/O[2]
                         net (fo=2, routed)           0.926  1676.096    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/slv_reg3_reg[25]_2[2]
    SLICE_X55Y92         LUT3 (Prop_lut3_I1_O)        0.302  1676.398 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry__0_i_7__20/O
                         net (fo=1, routed)           0.000  1676.398    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry__0_i_7__20_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1676.948 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/rgb5_inferred__16/i__carry__0/CO[3]
                         net (fo=1, routed)           0.929  1677.876    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb519_in
    SLICE_X53Y92         LUT5 (Prop_lut5_I0_O)        0.124  1678.000 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_8/O
                         net (fo=2, routed)           0.786  1678.786    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/gen_1[7].stone_on_reg
    SLICE_X53Y96         LUT4 (Prop_lut4_I2_O)        0.124  1678.910 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_2/O
                         net (fo=2, routed)           0.622  1679.532    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_2_n_0
    SLICE_X50Y95         LUT5 (Prop_lut5_I2_O)        0.124  1679.656 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[0]_INST_0/O
                         net (fo=19, routed)          0.521  1680.178    design_1_i/rgb2tmds_0/U0/tb/video_data[0]
    SLICE_X50Y93         LUT2 (Prop_lut2_I0_O)        0.124  1680.302 r  design_1_i/rgb2tmds_0/U0/tb/disparity[3]_i_10/O
                         net (fo=11, routed)          0.715  1681.017    design_1_i/rgb2tmds_0/U0/tb/disparity[3]_i_10_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I1_O)        0.124  1681.141 r  design_1_i/rgb2tmds_0/U0/tb/disparity[3]_i_11/O
                         net (fo=1, routed)           0.263  1681.404    design_1_i/rgb2tmds_0/U0/tb/disparity[3]_i_11_n_0
    SLICE_X51Y93         LUT5 (Prop_lut5_I3_O)        0.124  1681.528 r  design_1_i/rgb2tmds_0/U0/tb/disparity[3]_i_3__1/O
                         net (fo=1, routed)           0.579  1682.106    design_1_i/rgb2tmds_0/U0/tb/disparity[3]_i_3__1_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I0_O)        0.124  1682.230 r  design_1_i/rgb2tmds_0/U0/tb/disparity[3]_i_2/O
                         net (fo=1, routed)           0.000  1682.230    design_1_i/rgb2tmds_0/U0/tb/disparity[3]_i_2_n_0
    SLICE_X53Y92         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tb/disparity_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1670.034 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.612  1671.646    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1668.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1669.946    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1670.036 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.468  1671.504    design_1_i/rgb2tmds_0/U0/tb/pixelclock
    SLICE_X53Y92         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tb/disparity_reg[3]/C
                         clock pessimism              0.000  1671.504    
                         clock uncertainty           -0.552  1670.953    
    SLICE_X53Y92         FDRE (Setup_fdre_C_D)        0.031  1670.984    design_1_i/rgb2tmds_0/U0/tb/disparity_reg[3]
  -------------------------------------------------------------------
                         required time                       1670.984    
                         arrival time                       -1682.230    
  -------------------------------------------------------------------
                         slack                                -11.246    

Slack (VIOLATED) :        -11.171ns  (required time - arrival time)
  Source:                 design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg3_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rgb2tmds_0/U0/tg/disparity_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pixelclock_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (pixelclock_design_1_clk_wiz_0_0 rise@1670.034ns - clk_fpga_0 rise@1670.000ns)
  Data Path Delay:        9.150ns  (logic 3.281ns (35.860%)  route 5.869ns (64.140%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -1.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 1671.503 - 1670.034 ) 
    Source Clock Delay      (SCD):    3.004ns = ( 1673.004 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1670.000  1670.000 r  
    PS7_X0Y0             PS7                          0.000  1670.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1671.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1671.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.710  1673.004    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y89         FDRE                                         r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg3_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE (Prop_fdre_C_Q)         0.456  1673.460 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg3_reg[17]/Q
                         net (fo=41, routed)          0.875  1674.335    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/slv_reg3_reg[31][17]
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1674.991 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry_i_10__4/CO[3]
                         net (fo=1, routed)           0.000  1674.991    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry_i_10__4_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1675.105 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry_i_9__4/CO[3]
                         net (fo=1, routed)           0.000  1675.105    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry_i_9__4_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1675.439 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry__0_i_10__4/O[1]
                         net (fo=2, routed)           0.792  1676.230    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry__0_i_10__4_n_6
    SLICE_X60Y93         LUT3 (Prop_lut3_I0_O)        0.303  1676.533 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry__0_i_7__9/O
                         net (fo=1, routed)           0.000  1676.533    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry__0_i_7__9_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1677.083 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/rgb5_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           1.016  1678.099    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb53_in
    SLICE_X53Y95         LUT5 (Prop_lut5_I2_O)        0.124  1678.223 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_12/O
                         net (fo=2, routed)           0.648  1678.871    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/gen_1[2].stone_on_reg
    SLICE_X53Y96         LUT4 (Prop_lut4_I0_O)        0.124  1678.995 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.403  1679.398    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[8]_INST_0_i_1_n_0
    SLICE_X53Y95         LUT6 (Prop_lut6_I1_O)        0.124  1679.522 f  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[8]_INST_0/O
                         net (fo=23, routed)          0.703  1680.225    design_1_i/rgb2tmds_0/U0/tg/video_data[1]
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124  1680.349 r  design_1_i/rgb2tmds_0/U0/tg/disparity[3]_i_8__1/O
                         net (fo=7, routed)           0.536  1680.885    design_1_i/rgb2tmds_0/U0/tg/disparity[3]_i_8__1_n_0
    SLICE_X51Y91         LUT2 (Prop_lut2_I1_O)        0.124  1681.009 r  design_1_i/rgb2tmds_0/U0/tg/disparity[2]_i_5__1/O
                         net (fo=3, routed)           0.176  1681.185    design_1_i/rgb2tmds_0/U0/tg/disparity[2]_i_5__1_n_0
    SLICE_X51Y91         LUT5 (Prop_lut5_I1_O)        0.124  1681.309 f  design_1_i/rgb2tmds_0/U0/tg/disparity[2]_i_2__1/O
                         net (fo=1, routed)           0.720  1682.030    design_1_i/rgb2tmds_0/U0/tg/disparity[2]_i_2__1_n_0
    SLICE_X53Y89         LUT5 (Prop_lut5_I0_O)        0.124  1682.154 r  design_1_i/rgb2tmds_0/U0/tg/disparity[2]_i_1__1/O
                         net (fo=1, routed)           0.000  1682.154    design_1_i/rgb2tmds_0/U0/tg/disparity[2]_i_1__1_n_0
    SLICE_X53Y89         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tg/disparity_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1670.034 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.612  1671.646    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1668.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1669.946    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1670.036 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.467  1671.503    design_1_i/rgb2tmds_0/U0/tg/pixelclock
    SLICE_X53Y89         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tg/disparity_reg[2]/C
                         clock pessimism              0.000  1671.503    
                         clock uncertainty           -0.552  1670.952    
    SLICE_X53Y89         FDRE (Setup_fdre_C_D)        0.031  1670.983    design_1_i/rgb2tmds_0/U0/tg/disparity_reg[2]
  -------------------------------------------------------------------
                         required time                       1670.983    
                         arrival time                       -1682.154    
  -------------------------------------------------------------------
                         slack                                -11.171    

Slack (VIOLATED) :        -11.161ns  (required time - arrival time)
  Source:                 design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg3_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rgb2tmds_0/U0/tb/dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pixelclock_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (pixelclock_design_1_clk_wiz_0_0 rise@1670.034ns - clk_fpga_0 rise@1670.000ns)
  Data Path Delay:        9.138ns  (logic 3.185ns (34.853%)  route 5.953ns (65.147%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=3 LUT4=2 LUT5=2)
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 1671.504 - 1670.034 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 1673.006 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1670.000  1670.000 r  
    PS7_X0Y0             PS7                          0.000  1670.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1671.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1671.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.712  1673.006    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y89         FDRE                                         r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg3_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456  1673.462 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg3_reg[16]/Q
                         net (fo=43, routed)          0.699  1674.161    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/plusOp[0]
    SLICE_X55Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1674.817 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry_i_10__15/CO[3]
                         net (fo=1, routed)           0.000  1674.817    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry_i_10__15_n_0
    SLICE_X55Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1674.931 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry_i_9__15/CO[3]
                         net (fo=1, routed)           0.000  1674.931    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry_i_9__15_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  1675.170 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry__0_i_10__15/O[2]
                         net (fo=2, routed)           0.926  1676.096    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/slv_reg3_reg[25]_2[2]
    SLICE_X55Y92         LUT3 (Prop_lut3_I1_O)        0.302  1676.398 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry__0_i_7__20/O
                         net (fo=1, routed)           0.000  1676.398    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry__0_i_7__20_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1676.948 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/rgb5_inferred__16/i__carry__0/CO[3]
                         net (fo=1, routed)           0.929  1677.876    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb519_in
    SLICE_X53Y92         LUT5 (Prop_lut5_I0_O)        0.124  1678.000 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_8/O
                         net (fo=2, routed)           0.786  1678.786    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/gen_1[7].stone_on_reg
    SLICE_X53Y96         LUT4 (Prop_lut4_I2_O)        0.124  1678.910 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_2/O
                         net (fo=2, routed)           0.622  1679.532    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_2_n_0
    SLICE_X50Y95         LUT5 (Prop_lut5_I2_O)        0.124  1679.656 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[0]_INST_0/O
                         net (fo=19, routed)          0.521  1680.178    design_1_i/rgb2tmds_0/U0/tb/video_data[0]
    SLICE_X50Y93         LUT2 (Prop_lut2_I0_O)        0.124  1680.302 f  design_1_i/rgb2tmds_0/U0/tb/disparity[3]_i_10/O
                         net (fo=11, routed)          0.522  1680.823    design_1_i/rgb2tmds_0/U0/tb/disparity[3]_i_10_n_0
    SLICE_X50Y93         LUT3 (Prop_lut3_I0_O)        0.124  1680.947 r  design_1_i/rgb2tmds_0/U0/tb/disparity[2]_i_3/O
                         net (fo=6, routed)           0.501  1681.449    design_1_i/rgb2tmds_0/U0/tb/disparity[2]_i_3_n_0
    SLICE_X51Y91         LUT3 (Prop_lut3_I1_O)        0.124  1681.573 r  design_1_i/rgb2tmds_0/U0/tb/dout[9]_i_2/O
                         net (fo=5, routed)           0.448  1682.021    design_1_i/rgb2tmds_0/U0/tb/dout[9]_i_2_n_0
    SLICE_X51Y92         LUT4 (Prop_lut4_I1_O)        0.124  1682.145 r  design_1_i/rgb2tmds_0/U0/tb/dout[6]_i_1/O
                         net (fo=1, routed)           0.000  1682.145    design_1_i/rgb2tmds_0/U0/tb/dout[6]
    SLICE_X51Y92         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tb/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1670.034 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.612  1671.646    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1668.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1669.946    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1670.036 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.468  1671.504    design_1_i/rgb2tmds_0/U0/tb/pixelclock
    SLICE_X51Y92         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tb/dout_reg[6]/C
                         clock pessimism              0.000  1671.504    
                         clock uncertainty           -0.552  1670.953    
    SLICE_X51Y92         FDRE (Setup_fdre_C_D)        0.031  1670.984    design_1_i/rgb2tmds_0/U0/tb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                       1670.984    
                         arrival time                       -1682.144    
  -------------------------------------------------------------------
                         slack                                -11.161    

Slack (VIOLATED) :        -11.140ns  (required time - arrival time)
  Source:                 design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg3_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rgb2tmds_0/U0/tb/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pixelclock_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (pixelclock_design_1_clk_wiz_0_0 rise@1670.034ns - clk_fpga_0 rise@1670.000ns)
  Data Path Delay:        9.118ns  (logic 3.185ns (34.930%)  route 5.933ns (65.070%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=3 LUT4=2 LUT5=2)
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 1671.504 - 1670.034 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 1673.006 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1670.000  1670.000 r  
    PS7_X0Y0             PS7                          0.000  1670.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1671.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1671.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.712  1673.006    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y89         FDRE                                         r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg3_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456  1673.462 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg3_reg[16]/Q
                         net (fo=43, routed)          0.699  1674.161    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/plusOp[0]
    SLICE_X55Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1674.817 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry_i_10__15/CO[3]
                         net (fo=1, routed)           0.000  1674.817    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry_i_10__15_n_0
    SLICE_X55Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1674.931 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry_i_9__15/CO[3]
                         net (fo=1, routed)           0.000  1674.931    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry_i_9__15_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  1675.170 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry__0_i_10__15/O[2]
                         net (fo=2, routed)           0.926  1676.096    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/slv_reg3_reg[25]_2[2]
    SLICE_X55Y92         LUT3 (Prop_lut3_I1_O)        0.302  1676.398 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry__0_i_7__20/O
                         net (fo=1, routed)           0.000  1676.398    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry__0_i_7__20_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1676.948 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/rgb5_inferred__16/i__carry__0/CO[3]
                         net (fo=1, routed)           0.929  1677.876    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb519_in
    SLICE_X53Y92         LUT5 (Prop_lut5_I0_O)        0.124  1678.000 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_8/O
                         net (fo=2, routed)           0.786  1678.786    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/gen_1[7].stone_on_reg
    SLICE_X53Y96         LUT4 (Prop_lut4_I2_O)        0.124  1678.910 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_2/O
                         net (fo=2, routed)           0.622  1679.532    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_2_n_0
    SLICE_X50Y95         LUT5 (Prop_lut5_I2_O)        0.124  1679.656 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[0]_INST_0/O
                         net (fo=19, routed)          0.521  1680.178    design_1_i/rgb2tmds_0/U0/tb/video_data[0]
    SLICE_X50Y93         LUT2 (Prop_lut2_I0_O)        0.124  1680.302 f  design_1_i/rgb2tmds_0/U0/tb/disparity[3]_i_10/O
                         net (fo=11, routed)          0.522  1680.823    design_1_i/rgb2tmds_0/U0/tb/disparity[3]_i_10_n_0
    SLICE_X50Y93         LUT3 (Prop_lut3_I0_O)        0.124  1680.947 r  design_1_i/rgb2tmds_0/U0/tb/disparity[2]_i_3/O
                         net (fo=6, routed)           0.501  1681.449    design_1_i/rgb2tmds_0/U0/tb/disparity[2]_i_3_n_0
    SLICE_X51Y91         LUT3 (Prop_lut3_I1_O)        0.124  1681.573 r  design_1_i/rgb2tmds_0/U0/tb/dout[9]_i_2/O
                         net (fo=5, routed)           0.428  1682.000    design_1_i/rgb2tmds_0/U0/tb/dout[9]_i_2_n_0
    SLICE_X51Y92         LUT4 (Prop_lut4_I1_O)        0.124  1682.125 r  design_1_i/rgb2tmds_0/U0/tb/dout[0]_i_1/O
                         net (fo=1, routed)           0.000  1682.125    design_1_i/rgb2tmds_0/U0/tb/dout[0]
    SLICE_X51Y92         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tb/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1670.034 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.612  1671.646    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1668.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1669.946    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1670.036 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.468  1671.504    design_1_i/rgb2tmds_0/U0/tb/pixelclock
    SLICE_X51Y92         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tb/dout_reg[0]/C
                         clock pessimism              0.000  1671.504    
                         clock uncertainty           -0.552  1670.953    
    SLICE_X51Y92         FDRE (Setup_fdre_C_D)        0.031  1670.984    design_1_i/rgb2tmds_0/U0/tb/dout_reg[0]
  -------------------------------------------------------------------
                         required time                       1670.984    
                         arrival time                       -1682.124    
  -------------------------------------------------------------------
                         slack                                -11.140    

Slack (VIOLATED) :        -11.119ns  (required time - arrival time)
  Source:                 design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg3_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rgb2tmds_0/U0/tg/disparity_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pixelclock_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (pixelclock_design_1_clk_wiz_0_0 rise@1670.034ns - clk_fpga_0 rise@1670.000ns)
  Data Path Delay:        9.147ns  (logic 3.281ns (35.869%)  route 5.866ns (64.131%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -1.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 1671.506 - 1670.034 ) 
    Source Clock Delay      (SCD):    3.004ns = ( 1673.004 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1670.000  1670.000 r  
    PS7_X0Y0             PS7                          0.000  1670.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1671.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1671.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.710  1673.004    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y89         FDRE                                         r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg3_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE (Prop_fdre_C_Q)         0.456  1673.460 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg3_reg[17]/Q
                         net (fo=41, routed)          0.875  1674.335    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/slv_reg3_reg[31][17]
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1674.991 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry_i_10__4/CO[3]
                         net (fo=1, routed)           0.000  1674.991    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry_i_10__4_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1675.105 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry_i_9__4/CO[3]
                         net (fo=1, routed)           0.000  1675.105    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry_i_9__4_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1675.439 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry__0_i_10__4/O[1]
                         net (fo=2, routed)           0.792  1676.230    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry__0_i_10__4_n_6
    SLICE_X60Y93         LUT3 (Prop_lut3_I0_O)        0.303  1676.533 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry__0_i_7__9/O
                         net (fo=1, routed)           0.000  1676.533    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry__0_i_7__9_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1677.083 f  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/rgb5_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           1.016  1678.099    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb53_in
    SLICE_X53Y95         LUT5 (Prop_lut5_I2_O)        0.124  1678.223 f  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_12/O
                         net (fo=2, routed)           0.648  1678.871    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/gen_1[2].stone_on_reg
    SLICE_X53Y96         LUT4 (Prop_lut4_I0_O)        0.124  1678.995 f  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.403  1679.398    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[8]_INST_0_i_1_n_0
    SLICE_X53Y95         LUT6 (Prop_lut6_I1_O)        0.124  1679.522 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[8]_INST_0/O
                         net (fo=23, routed)          0.582  1680.105    design_1_i/rgb2tmds_0/U0/tg/video_data[0]
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.124  1680.229 f  design_1_i/rgb2tmds_0/U0/tg/disparity[2]_i_6__1/O
                         net (fo=9, routed)           0.505  1680.733    design_1_i/rgb2tmds_0/U0/tg/disparity[2]_i_6__1_n_0
    SLICE_X53Y98         LUT2 (Prop_lut2_I1_O)        0.124  1680.857 r  design_1_i/rgb2tmds_0/U0/tg/disparity[3]_i_9__1/O
                         net (fo=2, routed)           0.594  1681.451    design_1_i/rgb2tmds_0/U0/tg/disparity[3]_i_9__1_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I5_O)        0.124  1681.575 r  design_1_i/rgb2tmds_0/U0/tg/disparity[3]_i_2__1/O
                         net (fo=1, routed)           0.452  1682.027    design_1_i/rgb2tmds_0/U0/tg/disparity[3]_i_2__1_n_0
    SLICE_X50Y98         LUT5 (Prop_lut5_I0_O)        0.124  1682.151 r  design_1_i/rgb2tmds_0/U0/tg/disparity[3]_i_1__1/O
                         net (fo=1, routed)           0.000  1682.151    design_1_i/rgb2tmds_0/U0/tg/disparity[3]_i_1__1_n_0
    SLICE_X50Y98         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tg/disparity_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1670.034 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.612  1671.646    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1668.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1669.946    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1670.036 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.470  1671.506    design_1_i/rgb2tmds_0/U0/tg/pixelclock
    SLICE_X50Y98         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tg/disparity_reg[3]/C
                         clock pessimism              0.000  1671.506    
                         clock uncertainty           -0.552  1670.955    
    SLICE_X50Y98         FDRE (Setup_fdre_C_D)        0.077  1671.032    design_1_i/rgb2tmds_0/U0/tg/disparity_reg[3]
  -------------------------------------------------------------------
                         required time                       1671.032    
                         arrival time                       -1682.151    
  -------------------------------------------------------------------
                         slack                                -11.119    

Slack (VIOLATED) :        -11.096ns  (required time - arrival time)
  Source:                 design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rgb2tmds_0/U0/tr/disparity_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pixelclock_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (pixelclock_design_1_clk_wiz_0_0 rise@1670.034ns - clk_fpga_0 rise@1670.000ns)
  Data Path Delay:        9.223ns  (logic 3.175ns (34.424%)  route 6.048ns (65.576%))
  Logic Levels:           12  (CARRY4=4 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -1.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 1671.577 - 1670.034 ) 
    Source Clock Delay      (SCD):    2.930ns = ( 1672.930 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1670.000  1670.000 r  
    PS7_X0Y0             PS7                          0.000  1670.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1671.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1671.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.636  1672.930    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y88         FDRE                                         r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.456  1673.386 f  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg3_reg[2]/Q
                         net (fo=5, routed)           0.438  1673.824    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg3_reg_n_0_[2]
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124  1673.948 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry_i_12__0/O
                         net (fo=1, routed)           0.000  1673.948    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry_i_12__0_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1674.498 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry_i_10__1/CO[3]
                         net (fo=1, routed)           0.000  1674.498    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry_i_10__1_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1674.612 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry_i_9__1/CO[3]
                         net (fo=1, routed)           0.000  1674.612    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry_i_9__1_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1674.946 f  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry__0_i_10__1/O[1]
                         net (fo=2, routed)           0.816  1675.763    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/slv_reg3_reg[12][1]
    SLICE_X53Y91         LUT2 (Prop_lut2_I0_O)        0.303  1676.066 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry__0_i_7__5/O
                         net (fo=1, routed)           0.000  1676.066    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry__0_i_7__5_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1676.616 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/rgb3_inferred__1/i__carry__0/CO[3]
                         net (fo=8, routed)           1.475  1678.091    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb3
    SLICE_X57Y96         LUT5 (Prop_lut5_I4_O)        0.124  1678.215 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_11/O
                         net (fo=2, routed)           0.863  1679.078    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/gen_1[3].stone_on_reg
    SLICE_X50Y95         LUT4 (Prop_lut4_I2_O)        0.124  1679.202 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_3/O
                         net (fo=2, routed)           0.317  1679.519    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_3_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I3_O)        0.124  1679.643 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0/O
                         net (fo=23, routed)          0.520  1680.162    design_1_i/rgb2tmds_0/U0/tr/video_data[1]
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124  1680.286 r  design_1_i/rgb2tmds_0/U0/tr/disparity[2]_i_6__0/O
                         net (fo=9, routed)           0.784  1681.070    design_1_i/rgb2tmds_0/U0/tr/disparity[2]_i_6__0_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.124  1681.194 r  design_1_i/rgb2tmds_0/U0/tr/disparity[3]_i_5__0/O
                         net (fo=13, routed)          0.835  1682.029    design_1_i/rgb2tmds_0/U0/tr/disparity[3]_i_5__0_n_0
    SLICE_X57Y97         LUT5 (Prop_lut5_I4_O)        0.124  1682.153 r  design_1_i/rgb2tmds_0/U0/tr/disparity[2]_i_1__0/O
                         net (fo=1, routed)           0.000  1682.153    design_1_i/rgb2tmds_0/U0/tr/disparity[2]_i_1__0_n_0
    SLICE_X57Y97         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tr/disparity_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1670.034 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.612  1671.646    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1668.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1669.946    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1670.036 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.541  1671.577    design_1_i/rgb2tmds_0/U0/tr/pixelclock
    SLICE_X57Y97         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tr/disparity_reg[2]/C
                         clock pessimism              0.000  1671.577    
                         clock uncertainty           -0.552  1671.026    
    SLICE_X57Y97         FDRE (Setup_fdre_C_D)        0.031  1671.057    design_1_i/rgb2tmds_0/U0/tr/disparity_reg[2]
  -------------------------------------------------------------------
                         required time                       1671.057    
                         arrival time                       -1682.153    
  -------------------------------------------------------------------
                         slack                                -11.096    

Slack (VIOLATED) :        -11.091ns  (required time - arrival time)
  Source:                 design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg3_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rgb2tmds_0/U0/tb/dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pixelclock_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (pixelclock_design_1_clk_wiz_0_0 rise@1670.034ns - clk_fpga_0 rise@1670.000ns)
  Data Path Delay:        9.113ns  (logic 3.180ns (34.894%)  route 5.933ns (65.106%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=3 LUT4=2 LUT5=2)
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 1671.504 - 1670.034 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 1673.006 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1670.000  1670.000 r  
    PS7_X0Y0             PS7                          0.000  1670.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1671.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1671.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.712  1673.006    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y89         FDRE                                         r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg3_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456  1673.462 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg3_reg[16]/Q
                         net (fo=43, routed)          0.699  1674.161    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/plusOp[0]
    SLICE_X55Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  1674.817 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry_i_10__15/CO[3]
                         net (fo=1, routed)           0.000  1674.817    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry_i_10__15_n_0
    SLICE_X55Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1674.931 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry_i_9__15/CO[3]
                         net (fo=1, routed)           0.000  1674.931    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry_i_9__15_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  1675.170 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry__0_i_10__15/O[2]
                         net (fo=2, routed)           0.926  1676.096    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/slv_reg3_reg[25]_2[2]
    SLICE_X55Y92         LUT3 (Prop_lut3_I1_O)        0.302  1676.398 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry__0_i_7__20/O
                         net (fo=1, routed)           0.000  1676.398    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry__0_i_7__20_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1676.948 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/rgb5_inferred__16/i__carry__0/CO[3]
                         net (fo=1, routed)           0.929  1677.876    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb519_in
    SLICE_X53Y92         LUT5 (Prop_lut5_I0_O)        0.124  1678.000 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_8/O
                         net (fo=2, routed)           0.786  1678.786    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/gen_1[7].stone_on_reg
    SLICE_X53Y96         LUT4 (Prop_lut4_I2_O)        0.124  1678.910 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_2/O
                         net (fo=2, routed)           0.622  1679.532    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_2_n_0
    SLICE_X50Y95         LUT5 (Prop_lut5_I2_O)        0.124  1679.656 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[0]_INST_0/O
                         net (fo=19, routed)          0.521  1680.178    design_1_i/rgb2tmds_0/U0/tb/video_data[0]
    SLICE_X50Y93         LUT2 (Prop_lut2_I0_O)        0.124  1680.302 f  design_1_i/rgb2tmds_0/U0/tb/disparity[3]_i_10/O
                         net (fo=11, routed)          0.522  1680.823    design_1_i/rgb2tmds_0/U0/tb/disparity[3]_i_10_n_0
    SLICE_X50Y93         LUT3 (Prop_lut3_I0_O)        0.124  1680.947 r  design_1_i/rgb2tmds_0/U0/tb/disparity[2]_i_3/O
                         net (fo=6, routed)           0.501  1681.449    design_1_i/rgb2tmds_0/U0/tb/disparity[2]_i_3_n_0
    SLICE_X51Y91         LUT3 (Prop_lut3_I1_O)        0.124  1681.573 r  design_1_i/rgb2tmds_0/U0/tb/dout[9]_i_2/O
                         net (fo=5, routed)           0.428  1682.000    design_1_i/rgb2tmds_0/U0/tb/dout[9]_i_2_n_0
    SLICE_X51Y92         LUT4 (Prop_lut4_I0_O)        0.119  1682.120 r  design_1_i/rgb2tmds_0/U0/tb/dout[9]_i_1/O
                         net (fo=1, routed)           0.000  1682.120    design_1_i/rgb2tmds_0/U0/tb/dout[9]
    SLICE_X51Y92         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tb/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1670.034 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.612  1671.646    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1668.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1669.946    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1670.036 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.468  1671.504    design_1_i/rgb2tmds_0/U0/tb/pixelclock
    SLICE_X51Y92         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tb/dout_reg[9]/C
                         clock pessimism              0.000  1671.504    
                         clock uncertainty           -0.552  1670.953    
    SLICE_X51Y92         FDRE (Setup_fdre_C_D)        0.075  1671.028    design_1_i/rgb2tmds_0/U0/tb/dout_reg[9]
  -------------------------------------------------------------------
                         required time                       1671.028    
                         arrival time                       -1682.119    
  -------------------------------------------------------------------
                         slack                                -11.091    

Slack (VIOLATED) :        -11.065ns  (required time - arrival time)
  Source:                 design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rgb2tmds_0/U0/tr/dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pixelclock_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (pixelclock_design_1_clk_wiz_0_0 rise@1670.034ns - clk_fpga_0 rise@1670.000ns)
  Data Path Delay:        9.121ns  (logic 3.175ns (34.811%)  route 5.946ns (65.189%))
  Logic Levels:           12  (CARRY4=4 LUT1=1 LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 1671.506 - 1670.034 ) 
    Source Clock Delay      (SCD):    2.930ns = ( 1672.930 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1670.000  1670.000 r  
    PS7_X0Y0             PS7                          0.000  1670.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1671.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1671.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.636  1672.930    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y88         FDRE                                         r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.456  1673.386 f  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg3_reg[2]/Q
                         net (fo=5, routed)           0.438  1673.824    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg3_reg_n_0_[2]
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124  1673.948 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry_i_12__0/O
                         net (fo=1, routed)           0.000  1673.948    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry_i_12__0_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1674.498 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry_i_10__1/CO[3]
                         net (fo=1, routed)           0.000  1674.498    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry_i_10__1_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1674.612 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry_i_9__1/CO[3]
                         net (fo=1, routed)           0.000  1674.612    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry_i_9__1_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1674.946 f  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/i__carry__0_i_10__1/O[1]
                         net (fo=2, routed)           0.816  1675.763    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/slv_reg3_reg[12][1]
    SLICE_X53Y91         LUT2 (Prop_lut2_I0_O)        0.303  1676.066 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry__0_i_7__5/O
                         net (fo=1, routed)           0.000  1676.066    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/i__carry__0_i_7__5_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1676.616 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/dbuf0/rgb3_inferred__1/i__carry__0/CO[3]
                         net (fo=8, routed)           1.475  1678.091    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb3
    SLICE_X57Y96         LUT5 (Prop_lut5_I4_O)        0.124  1678.215 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_11/O
                         net (fo=2, routed)           0.863  1679.078    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/gen_1[3].stone_on_reg
    SLICE_X50Y95         LUT4 (Prop_lut4_I2_O)        0.124  1679.202 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_3/O
                         net (fo=2, routed)           0.317  1679.519    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_3_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I3_O)        0.124  1679.643 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0/O
                         net (fo=23, routed)          0.520  1680.162    design_1_i/rgb2tmds_0/U0/tr/video_data[1]
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124  1680.286 r  design_1_i/rgb2tmds_0/U0/tr/disparity[2]_i_6__0/O
                         net (fo=9, routed)           0.784  1681.070    design_1_i/rgb2tmds_0/U0/tr/disparity[2]_i_6__0_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.124  1681.194 r  design_1_i/rgb2tmds_0/U0/tr/disparity[3]_i_5__0/O
                         net (fo=13, routed)          0.732  1681.927    design_1_i/rgb2tmds_0/U0/tr/disparity[3]_i_5__0_n_0
    SLICE_X51Y97         LUT4 (Prop_lut4_I1_O)        0.124  1682.051 r  design_1_i/rgb2tmds_0/U0/tr/dout[5]_i_1__0/O
                         net (fo=1, routed)           0.000  1682.051    design_1_i/rgb2tmds_0/U0/tr/dout[5]_i_1__0_n_0
    SLICE_X51Y97         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tr/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1670.034 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        1.612  1671.646    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1668.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1669.946    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1670.036 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.470  1671.506    design_1_i/rgb2tmds_0/U0/tr/pixelclock
    SLICE_X51Y97         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tr/dout_reg[5]/C
                         clock pessimism              0.000  1671.506    
                         clock uncertainty           -0.552  1670.955    
    SLICE_X51Y97         FDRE (Setup_fdre_C_D)        0.031  1670.986    design_1_i/rgb2tmds_0/U0/tr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                       1670.986    
                         arrival time                       -1682.051    
  -------------------------------------------------------------------
                         slack                                -11.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rgb2tmds_0/U0/tg/dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pixelclock_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclock_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.276ns (28.227%)  route 0.702ns (71.773%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.552     0.888    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y96         FDRE                                         r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=2, routed)           0.294     1.323    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0[0]
    SLICE_X53Y95         LUT5 (Prop_lut5_I3_O)        0.045     1.368 f  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[8]_INST_0_i_4/O
                         net (fo=2, routed)           0.150     1.517    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/gen_1[0].stone_on_reg
    SLICE_X53Y95         LUT6 (Prop_lut6_I4_O)        0.045     1.562 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[8]_INST_0/O
                         net (fo=23, routed)          0.258     1.820    design_1_i/rgb2tmds_0/U0/tg/dout[8]_i_1__1_n_0
    SLICE_X53Y96         LUT4 (Prop_lut4_I3_O)        0.045     1.865 r  design_1_i/rgb2tmds_0/U0/tg/dout[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.865    design_1_i/rgb2tmds_0/U0/tg/dout[1]_i_1__1_n_0
    SLICE_X53Y96         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tg/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.822     0.824    design_1_i/rgb2tmds_0/U0/tg/pixelclock
    SLICE_X53Y96         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tg/dout_reg[1]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.552     1.376    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.092     1.468    design_1_i/rgb2tmds_0/U0/tg/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rgb2tmds_0/U0/tg/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pixelclock_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclock_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.276ns (26.774%)  route 0.755ns (73.226%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.552     0.888    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y96         FDRE                                         r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=2, routed)           0.294     1.323    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0[0]
    SLICE_X53Y95         LUT5 (Prop_lut5_I3_O)        0.045     1.368 f  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[8]_INST_0_i_4/O
                         net (fo=2, routed)           0.150     1.517    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/gen_1[0].stone_on_reg
    SLICE_X53Y95         LUT6 (Prop_lut6_I4_O)        0.045     1.562 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[8]_INST_0/O
                         net (fo=23, routed)          0.311     1.873    design_1_i/rgb2tmds_0/U0/tg/dout[8]_i_1__1_n_0
    SLICE_X53Y95         LUT4 (Prop_lut4_I1_O)        0.045     1.918 r  design_1_i/rgb2tmds_0/U0/tg/dout[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.918    design_1_i/rgb2tmds_0/U0/tg/dout[0]_i_1__1_n_0
    SLICE_X53Y95         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tg/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.822     0.824    design_1_i/rgb2tmds_0/U0/tg/pixelclock
    SLICE_X53Y95         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tg/dout_reg[0]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.552     1.376    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.092     1.468    design_1_i/rgb2tmds_0/U0/tg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rgb2tmds_0/U0/tb/dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pixelclock_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclock_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.120ns  (logic 0.321ns (28.673%)  route 0.799ns (71.327%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.552     0.888    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y95         FDRE                                         r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=2, routed)           0.279     1.307    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0[2]
    SLICE_X53Y95         LUT5 (Prop_lut5_I3_O)        0.045     1.352 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_12/O
                         net (fo=2, routed)           0.143     1.495    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/gen_1[2].stone_on_reg
    SLICE_X50Y95         LUT4 (Prop_lut4_I3_O)        0.045     1.540 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_3/O
                         net (fo=2, routed)           0.068     1.608    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_3_n_0
    SLICE_X50Y95         LUT5 (Prop_lut5_I3_O)        0.045     1.653 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[0]_INST_0/O
                         net (fo=19, routed)          0.309     1.962    design_1_i/rgb2tmds_0/U0/tb/video_data[4]
    SLICE_X50Y91         LUT4 (Prop_lut4_I0_O)        0.045     2.007 r  design_1_i/rgb2tmds_0/U0/tb/dout[4]_i_1/O
                         net (fo=1, routed)           0.000     2.007    design_1_i/rgb2tmds_0/U0/tb/dout[4]
    SLICE_X50Y91         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tb/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.821     0.823    design_1_i/rgb2tmds_0/U0/tb/pixelclock
    SLICE_X50Y91         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tb/dout_reg[4]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.552     1.375    
    SLICE_X50Y91         FDRE (Hold_fdre_C_D)         0.121     1.496    design_1_i/rgb2tmds_0/U0/tb/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rgb2tmds_0/U0/tg/dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pixelclock_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclock_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.276ns (25.187%)  route 0.820ns (74.813%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.552     0.888    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y96         FDRE                                         r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=2, routed)           0.294     1.323    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0[0]
    SLICE_X53Y95         LUT5 (Prop_lut5_I3_O)        0.045     1.368 f  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[8]_INST_0_i_4/O
                         net (fo=2, routed)           0.150     1.517    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/gen_1[0].stone_on_reg
    SLICE_X53Y95         LUT6 (Prop_lut6_I4_O)        0.045     1.562 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[8]_INST_0/O
                         net (fo=23, routed)          0.376     1.938    design_1_i/rgb2tmds_0/U0/tg/dout[8]_i_1__1_n_0
    SLICE_X51Y97         LUT4 (Prop_lut4_I2_O)        0.045     1.983 r  design_1_i/rgb2tmds_0/U0/tg/dout[7]_i_1__1/O
                         net (fo=1, routed)           0.000     1.983    design_1_i/rgb2tmds_0/U0/tg/dout[7]_i_1__1_n_0
    SLICE_X51Y97         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tg/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.823     0.825    design_1_i/rgb2tmds_0/U0/tg/pixelclock
    SLICE_X51Y97         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tg/dout_reg[7]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.552     1.377    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.091     1.468    design_1_i/rgb2tmds_0/U0/tg/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rgb2tmds_0/U0/tb/dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pixelclock_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclock_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.321ns (28.445%)  route 0.808ns (71.555%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.552     0.888    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y95         FDRE                                         r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=2, routed)           0.279     1.307    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0[2]
    SLICE_X53Y95         LUT5 (Prop_lut5_I3_O)        0.045     1.352 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_12/O
                         net (fo=2, routed)           0.143     1.495    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/gen_1[2].stone_on_reg
    SLICE_X50Y95         LUT4 (Prop_lut4_I3_O)        0.045     1.540 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_3/O
                         net (fo=2, routed)           0.068     1.608    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_3_n_0
    SLICE_X50Y95         LUT5 (Prop_lut5_I3_O)        0.045     1.653 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[0]_INST_0/O
                         net (fo=19, routed)          0.318     1.971    design_1_i/rgb2tmds_0/U0/tb/video_data[1]
    SLICE_X50Y91         LUT4 (Prop_lut4_I0_O)        0.045     2.016 r  design_1_i/rgb2tmds_0/U0/tb/dout[2]_i_1/O
                         net (fo=1, routed)           0.000     2.016    design_1_i/rgb2tmds_0/U0/tb/dout[2]
    SLICE_X50Y91         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tb/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.821     0.823    design_1_i/rgb2tmds_0/U0/tb/pixelclock
    SLICE_X50Y91         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tb/dout_reg[2]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.552     1.375    
    SLICE_X50Y91         FDRE (Hold_fdre_C_D)         0.121     1.496    design_1_i/rgb2tmds_0/U0/tb/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rgb2tmds_0/U0/tg/dout_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pixelclock_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclock_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.231ns (20.831%)  route 0.878ns (79.169%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.552     0.888    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y96         FDRE                                         r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=2, routed)           0.294     1.323    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0[0]
    SLICE_X53Y95         LUT5 (Prop_lut5_I3_O)        0.045     1.368 f  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[8]_INST_0_i_4/O
                         net (fo=2, routed)           0.150     1.517    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/gen_1[0].stone_on_reg
    SLICE_X53Y95         LUT6 (Prop_lut6_I4_O)        0.045     1.562 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[8]_INST_0/O
                         net (fo=23, routed)          0.434     1.997    design_1_i/rgb2tmds_0/U0/tg/dout[8]_i_1__1_n_0
    SLICE_X57Y98         FDSE                                         r  design_1_i/rgb2tmds_0/U0/tg/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.850     0.852    design_1_i/rgb2tmds_0/U0/tg/pixelclock
    SLICE_X57Y98         FDSE                                         r  design_1_i/rgb2tmds_0/U0/tg/dout_reg[8]/C
                         clock pessimism              0.000     0.852    
                         clock uncertainty            0.552     1.404    
    SLICE_X57Y98         FDSE (Hold_fdse_C_D)         0.070     1.474    design_1_i/rgb2tmds_0/U0/tg/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rgb2tmds_0/U0/tb/dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pixelclock_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclock_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.321ns (29.070%)  route 0.783ns (70.930%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.552     0.888    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y95         FDRE                                         r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=2, routed)           0.279     1.307    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0[2]
    SLICE_X53Y95         LUT5 (Prop_lut5_I3_O)        0.045     1.352 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_12/O
                         net (fo=2, routed)           0.143     1.495    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/gen_1[2].stone_on_reg
    SLICE_X50Y95         LUT4 (Prop_lut4_I3_O)        0.045     1.540 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_3/O
                         net (fo=2, routed)           0.068     1.608    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_3_n_0
    SLICE_X50Y95         LUT5 (Prop_lut5_I3_O)        0.045     1.653 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[0]_INST_0/O
                         net (fo=19, routed)          0.294     1.947    design_1_i/rgb2tmds_0/U0/tb/video_data[4]
    SLICE_X51Y92         LUT4 (Prop_lut4_I0_O)        0.045     1.992 r  design_1_i/rgb2tmds_0/U0/tb/dout[6]_i_1/O
                         net (fo=1, routed)           0.000     1.992    design_1_i/rgb2tmds_0/U0/tb/dout[6]
    SLICE_X51Y92         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tb/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.821     0.823    design_1_i/rgb2tmds_0/U0/tb/pixelclock
    SLICE_X51Y92         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tb/dout_reg[6]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.552     1.375    
    SLICE_X51Y92         FDRE (Hold_fdre_C_D)         0.092     1.467    design_1_i/rgb2tmds_0/U0/tb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rgb2tmds_0/U0/tr/dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pixelclock_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclock_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.321ns (28.711%)  route 0.797ns (71.289%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.552     0.888    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y95         FDRE                                         r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=2, routed)           0.279     1.307    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0[2]
    SLICE_X53Y95         LUT5 (Prop_lut5_I3_O)        0.045     1.352 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_12/O
                         net (fo=2, routed)           0.143     1.495    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/gen_1[2].stone_on_reg
    SLICE_X50Y95         LUT4 (Prop_lut4_I3_O)        0.045     1.540 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_3/O
                         net (fo=2, routed)           0.123     1.663    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0_i_3_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I3_O)        0.045     1.708 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[16]_INST_0/O
                         net (fo=23, routed)          0.253     1.961    design_1_i/rgb2tmds_0/U0/tr/dout[8]_i_1__0_n_0
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.045     2.006 r  design_1_i/rgb2tmds_0/U0/tr/dout[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.006    design_1_i/rgb2tmds_0/U0/tr/dout[2]_i_1__0_n_0
    SLICE_X51Y96         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tr/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.822     0.824    design_1_i/rgb2tmds_0/U0/tr/pixelclock
    SLICE_X51Y96         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tr/dout_reg[2]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.552     1.376    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.092     1.468    design_1_i/rgb2tmds_0/U0/tr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rgb2tmds_0/U0/tg/dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pixelclock_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclock_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.276ns (24.536%)  route 0.849ns (75.464%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.552     0.888    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y96         FDRE                                         r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=2, routed)           0.294     1.323    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0[0]
    SLICE_X53Y95         LUT5 (Prop_lut5_I3_O)        0.045     1.368 f  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[8]_INST_0_i_4/O
                         net (fo=2, routed)           0.150     1.517    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/gen_1[0].stone_on_reg
    SLICE_X53Y95         LUT6 (Prop_lut6_I4_O)        0.045     1.562 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[8]_INST_0/O
                         net (fo=23, routed)          0.405     1.967    design_1_i/rgb2tmds_0/U0/tg/dout[8]_i_1__1_n_0
    SLICE_X53Y98         LUT4 (Prop_lut4_I1_O)        0.045     2.012 r  design_1_i/rgb2tmds_0/U0/tg/dout[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.012    design_1_i/rgb2tmds_0/U0/tg/dout[2]_i_1__1_n_0
    SLICE_X53Y98         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tg/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.823     0.825    design_1_i/rgb2tmds_0/U0/tg/pixelclock
    SLICE_X53Y98         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tg/dout_reg[2]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.552     1.377    
    SLICE_X53Y98         FDRE (Hold_fdre_C_D)         0.091     1.468    design_1_i/rgb2tmds_0/U0/tg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rgb2tmds_0/U0/tg/disparity_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pixelclock_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pixelclock_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclock_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.276ns (23.376%)  route 0.905ns (76.624%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.552     0.888    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y96         FDRE                                         r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=2, routed)           0.294     1.323    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/slv_reg0[0]
    SLICE_X53Y95         LUT5 (Prop_lut5_I3_O)        0.045     1.368 f  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[8]_INST_0_i_4/O
                         net (fo=2, routed)           0.150     1.517    design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/gen_1[0].stone_on_reg
    SLICE_X53Y95         LUT6 (Prop_lut6_I4_O)        0.045     1.562 r  design_1_i/objectbuffer_0/U0/objectbuffer_v1_0_S00_AXI_inst/rgb[8]_INST_0/O
                         net (fo=23, routed)          0.461     2.023    design_1_i/rgb2tmds_0/U0/tg/dout[8]_i_1__1_n_0
    SLICE_X54Y96         LUT4 (Prop_lut4_I3_O)        0.045     2.068 r  design_1_i/rgb2tmds_0/U0/tg/disparity[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.068    design_1_i/rgb2tmds_0/U0/tg/disparity[0]_i_1__1_n_0
    SLICE_X54Y96         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tg/disparity_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclock_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1497, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/pixelclock_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.847     0.849    design_1_i/rgb2tmds_0/U0/tg/pixelclock
    SLICE_X54Y96         FDRE                                         r  design_1_i/rgb2tmds_0/U0/tg/disparity_reg[0]/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.552     1.401    
    SLICE_X54Y96         FDRE (Hold_fdre_C_D)         0.120     1.521    design_1_i/rgb2tmds_0/U0/tg/disparity_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.548    





