//===- Arm32Loader.h --------------------------------------------*- C++ -*-===//
//
//  Copyright (C) 2020 GrammaTech, Inc.
//
//  This code is licensed under the GNU Affero General Public License
//  as published by the Free Software Foundation, either version 3 of
//  the License, or (at your option) any later version. See the
//  LICENSE.txt file in the project root for license terms or visit
//  https://www.gnu.org/licenses/agpl.txt.
//
//  This program is distributed in the hope that it will be useful,
//  but WITHOUT ANY WARRANTY; without even the implied warranty of
//  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
//  GNU Affero General Public License for more details.
//
//  This project is sponsored by the Office of Naval Research, One Liberty
//  Center, 875 N. Randolph Street, Arlington, VA 22203 under contract #
//  N68335-17-C-0700.  The content of the information does not necessarily
//  reflect the position or policy of the Government and no official
//  endorsement should be inferred.
//
//===----------------------------------------------------------------------===//
#include "Arm32Loader.h"

#include <algorithm>
#include <string>
#include <vector>

void Arm32Loader::load(const gtirb::Module& Module, const gtirb::ByteInterval& ByteInterval,
                       BinaryFacts& Facts)
{
    // For Thumb, check if the arch type is available.
    // For Cortex-M, add CS_MODE_MCLASS to the cs option.
    auto* ArchInfo = Module.getAuxData<gtirb::schema::ArchInfo>();
    if(ArchInfo)
    {
        ArchInfoExists = !ArchInfo->empty();
        if(std::find(ArchInfo->begin(), ArchInfo->end(), "Microcontroller") != ArchInfo->end())
        {
            Mclass = true;
        }
    }

    // In case of MCLASS (Microcontroller), no need to decode in ARM state.
    if(!Mclass)
    {
        CsModes.clear();
        CsModes.push_back(CS_MODE_ARM | CS_MODE_V8);

        // NOTE: AArch32 (ARMv8-A) is backward compatible to ARMv7-A.
        cs_option(*CsHandle, CS_OPT_MODE, CS_MODE_ARM | CS_MODE_V8);
        InstructionSize = 4;
        load(ByteInterval, Facts, false);
    }

    CsModes.clear();
    if(ArchInfoExists)
    {
        if(Mclass)
        {
            CsModes.push_back(CS_MODE_THUMB | CS_MODE_V8 | CS_MODE_MCLASS);
        }
        else
        {
            CsModes.push_back(CS_MODE_THUMB | CS_MODE_V8);
        }
    }
    else
    {
        if(Mclass)
        {
            CsModes.push_back(CS_MODE_THUMB | CS_MODE_V8 | CS_MODE_MCLASS);
            CsModes.push_back(CS_MODE_THUMB | CS_MODE_V8);
        }
        else
        {
            CsModes.push_back(CS_MODE_THUMB | CS_MODE_V8);
            CsModes.push_back(CS_MODE_THUMB | CS_MODE_V8 | CS_MODE_MCLASS);
        }
    }
    InstructionSize = 2;
    load(ByteInterval, Facts, true);
}

void Arm32Loader::load(const gtirb::ByteInterval& ByteInterval, BinaryFacts& Facts, bool Thumb)
{
    assert(ByteInterval.getAddress() && "ByteInterval is non-addressable.");

    uint64_t Addr = static_cast<uint64_t>(*ByteInterval.getAddress());
    uint64_t Size = ByteInterval.getInitializedSize();
    auto Data = ByteInterval.rawBytes<const uint8_t>();

    // Thumb instruction candidates are distinguished by the least significant bit (1).
    if(Thumb)
    {
        Addr++;
    }

    while(Size >= InstructionSize)
    {
        decode(Facts, Data, Size, Addr);
        Addr += InstructionSize;
        Data += InstructionSize;
        Size -= InstructionSize;
    }
}

void Arm32Loader::decode(BinaryFacts& Facts, const uint8_t* Bytes, uint64_t Size, uint64_t Addr)
{
    std::unique_ptr<cs_insn, std::function<void(cs_insn*)>> InsnPtr;
    size_t InsnCount = 0;

    // NOTE: If the ARM CPU profile is not known, we may have to switch modes
    // to successfully decode all instructions.
    // Thumb2 MRS and MSR instructions support a larger set of `<spec_reg>` on
    // M-profile devices, so they do not decode without CS_MODE_MCLASS.
    // The Thumb 'blx label' instruction does not decode with CS_MODE_MCLASS,
    // because it is not a supported instruction on M-profile devices.
    //
    // This loop is to try out multiple CS modes to see if decoding succeeds.
    // Currently, this is done only when the arch type info is not available.
    bool Success = false;
    OpndFactsT OpndFacts;
    for(auto It = CsModes.begin(); It != CsModes.end(); It++)
    {
        size_t CsMode = *It;
        // Decode instruction with Capstone.
        cs_insn* Insn;
        cs_option(*CsHandle, CS_OPT_MODE, CsMode);
        size_t TmpCount = cs_disasm(*CsHandle, Bytes, Size, Addr, 1, &Insn);

        // Exception-safe cleanup of instructions
        std::unique_ptr<cs_insn, std::function<void(cs_insn*)>> TmpInsnPtr(
            Insn, [TmpCount](cs_insn* Instr) { cs_free(Instr, TmpCount); });

        if(TmpCount > 0)
        {
            OpndFacts.clear();
            Success = collectOpndFacts(OpndFacts, Insn[0]);
        }

        if(Success)
        {
            InsnPtr = std::move(TmpInsnPtr);
            InsnCount = TmpCount;
            if((CsMode & CS_MODE_MCLASS) != 0)
            {
                Mclass = true;
            }
            break;
        }
    }

    if(Success)
    {
        // Build datalog instruction facts from Capstone instruction.
        build(Facts, (&(*InsnPtr))[InsnCount - 1], OpndFacts);
        loadRegisterAccesses(Facts, Addr, (&(*InsnPtr))[InsnCount - 1]);
    }
    else
    {
        // Add address to list of invalid instruction locations.
        Facts.Instructions.invalid(gtirb::Addr(Addr));
    }
}

static std::string armCc2String(arm_cc CC)
{
    std::string OpCC = "";
    switch(CC)
    {
        case ARM_CC_INVALID:
            assert(!"Unexpected condition code for IT instruction");
        case ARM_CC_EQ:
            OpCC = "EQ";
            break;
        case ARM_CC_NE:
            OpCC = "NE";
            break;
        case ARM_CC_HS:
            OpCC = "HS";
            break;
        case ARM_CC_LO:
            OpCC = "LO";
            break;
        case ARM_CC_MI:
            OpCC = "MI";
            break;
        case ARM_CC_PL:
            OpCC = "PL";
            break;
        case ARM_CC_VS:
            OpCC = "VS";
            break;
        case ARM_CC_VC:
            OpCC = "VC";
            break;
        case ARM_CC_HI:
            OpCC = "HI";
            break;
        case ARM_CC_LS:
            OpCC = "LS";
            break;
        case ARM_CC_GE:
            OpCC = "GE";
            break;
        case ARM_CC_LT:
            OpCC = "LT";
            break;
        case ARM_CC_GT:
            OpCC = "GT";
            break;
        case ARM_CC_LE:
            OpCC = "LE";
            break;
        case ARM_CC_AL:
            OpCC = "AL";
            break;
    }
    assert(OpCC != "");
    return OpCC;
}

bool Arm32Loader::collectOpndFacts(OpndFactsT& OpndFacts, const cs_insn& CsInstruction)
{
    const cs_arm& Details = CsInstruction.detail->arm;
    std::string Name = uppercase(CsInstruction.mnemonic);
    gtirb::Addr Addr(CsInstruction.address);
    if(auto index = Name.rfind(".W"); index != std::string::npos)
        Name = Name.substr(0, index);

    auto registerName = [this](uint64_t Reg) {
        return (Reg == ARM_REG_INVALID) ? "NONE" : uppercase(cs_reg_name(*CsHandle, Reg));
    };

    auto regBitFieldInitialIndex = [](const std::string& Str) {
        std::string OpCode = Str.substr(0, 3);
        if(OpCode == "LDM" or OpCode == "STM")
            return 1;
        if(OpCode == "POP")
            return 0;

        OpCode = Str.substr(0, 4);
        if(OpCode == "PUSH")
            return 0;
        if(OpCode == "VSTM" or OpCode == "VLDM")
            return 1;

        return -1;
    };

    int OpCount = Details.op_count;
    if(regBitFieldInitialIndex(Name) != -1)
    {
        std::vector<std::string> RegBitFields;
        for(int i = 0; i < OpCount; i++)
        {
            // Load capstone operand.
            const cs_arm_op& CsOp = Details.operands[i];

            if(i < regBitFieldInitialIndex(Name))
            {
                std::optional<relations::Operand> Op = build(CsInstruction, CsOp);
                // Build operand for datalog fact.
                if(!Op)
                {
                    return false;
                }
                OpndFacts.Operands.push_back(*Op);
            }
            else
            {
                RegBitFields.push_back(registerName(CsOp.reg));
            }
        }
        OpndFacts.Operands.push_back(RegBitFields);
    }
    else if(CsInstruction.id == ARM_INS_IT)
    {
        // Capstone doesn't currently populate any operands for IT instructions.
        // Generate it based on the condition code.
        std::string OpCC = armCc2String(Details.cc);
        OpndFacts.Operands.push_back(relations::SpecialOp{"it", OpCC});
    }
    else if(Name != "NOP")
    {
        for(int i = 0; i < OpCount; i++)
        {
            // Load capstone operand.
            const cs_arm_op& CsOp = Details.operands[i];

            // Build operand for datalog fact.
            std::optional<relations::Operand> Op = build(CsInstruction, CsOp);
            if(!Op)
            {
                return false;
            }

            OpndFacts.Operands.push_back(*Op);

            // Populate shift metadata if present.
            if(CsOp.type == ARM_OP_REG && CsOp.shift.value != 0)
            {
                std::string ShiftType;
                switch(CsOp.shift.type)
                {
                    case ARM_SFT_ASR:
                    case ARM_SFT_ASR_REG:
                        ShiftType = "ASR";
                        break;
                    case ARM_SFT_LSL:
                    case ARM_SFT_LSL_REG:
                        ShiftType = "LSL";
                        break;
                    case ARM_SFT_LSR:
                    case ARM_SFT_LSR_REG:
                        ShiftType = "LSR";
                        break;
                    case ARM_SFT_ROR:
                    case ARM_SFT_ROR_REG:
                        ShiftType = "ROR";
                        break;
                    case ARM_SFT_RRX:
                    case ARM_SFT_RRX_REG:
                        ShiftType = "RRX";
                        break;
                    case ARM_SFT_INVALID:
                        std::cerr << "WARNING: instruction has a non-zero invalid shift at " << Addr
                                  << "\n";
                        return false;
                }
                if(CsOp.shift.value > 32)
                {
                    OpndFacts.ShiftedWithRegOp =
                        relations::ShiftedWithRegOp{Addr, static_cast<uint8_t>(i + 1),
                                                    registerName(CsOp.shift.value), ShiftType};
                }
                else
                {
                    OpndFacts.ShiftedOp =
                        relations::ShiftedOp{Addr, static_cast<uint8_t>(i + 1),
                                             static_cast<uint8_t>(CsOp.shift.value), ShiftType};
                }
            }
        }
    }
    return true;
}

void Arm32Loader::build(BinaryFacts& Facts, const cs_insn& CsInstruction,
                        const OpndFactsT& OpndFacts)
{
    const cs_arm& Details = CsInstruction.detail->arm;
    std::string Name = uppercase(CsInstruction.mnemonic);
    gtirb::Addr Addr(CsInstruction.address);
    if(auto index = Name.rfind(".W"); index != std::string::npos)
        Name = Name.substr(0, index);

    std::vector<uint64_t> OpCodes;

    for(const auto& Operand : OpndFacts.Operands)
    {
        // Add operand to the operands table.
        uint64_t OpIndex = Facts.Operands.add(Operand);
        OpCodes.push_back(OpIndex);
    }

    // Put the destination operand at the end of the operand list.
    if(!OpCodes.empty())
    {
        std::rotate(OpCodes.begin(), OpCodes.begin() + 1, OpCodes.end());
    }

    uint64_t Size(CsInstruction.size);

    Facts.Instructions.add(relations::Instruction{Addr, Size, "", Name, OpCodes, 0, 0});

    if(Details.cc != ARM_CC_AL)
    {
        Facts.Instructions.conditionCode(
            relations::InstructionCondCode{Addr, armCc2String(Details.cc)});
    }
    if(Details.writeback)
    {
        Facts.Instructions.writeback(relations::InstructionWriteback{Addr});
    }

    if(OpndFacts.ShiftedWithRegOp)
    {
        Facts.Instructions.shiftedWithRegOp(*OpndFacts.ShiftedWithRegOp);
    }
    if(OpndFacts.ShiftedOp)
    {
        Facts.Instructions.shiftedOp(*OpndFacts.ShiftedOp);
    }
}

std::optional<relations::Operand> Arm32Loader::build(const cs_insn& CsInsn, const cs_arm_op& CsOp)
{
    using namespace relations;

    auto registerName = [this](uint64_t Reg) {
        return (Reg == ARM_REG_INVALID) ? "NONE" : uppercase(cs_reg_name(*CsHandle, Reg));
    };

    switch(CsOp.type)
    {
        case ARM_OP_REG:
            return RegOp{registerName(CsOp.reg)};
        case ARM_OP_IMM:
            return ImmOp{CsOp.imm};
        case ARM_OP_MEM:
        {
            // CsOp.mem.lshift seems to be incorrect for some instructions,
            // see: https://github.com/capstone-engine/capstone/issues/1848
            // TODO: LDR instructions support ASR, LSL, LSR, ROR, and RRX shifts.
            // Only LSL can be represented as a multiplier.
            if(CsOp.shift.value && CsOp.shift.type != ARM_SFT_LSL)
                std::cerr << "WARNING: Unhandled shift type in mem operand ("
                          << "address=0x" << std::hex << CsInsn.address << std::dec << ", "
                          << "value=0x" << std::hex << CsOp.shift.value << std::dec << ", "
                          << "type=" << CsOp.shift.type << ")\n";

            // Capstone does not provide a way of accessing the size of
            // the memory reference.
            // Size should be 64 instead of 32 for double-word memory
            // reference: e.g., VLDR D0, [...]
            // TODO: (1) We could request capstone to be fixed, or (2) make
            // this function take the previous operand if any to infer the
            // reference size.
            // For now, datalog code needs to determine the size in other way:
            // e.g., look at the dest/src register for load/store instructions.
            IndirectOp I = {registerName(ARM_REG_INVALID),
                            registerName(CsOp.mem.base),
                            registerName(CsOp.mem.index),
                            CsOp.mem.scale * (1 << CsOp.shift.value),
                            CsOp.mem.disp,
                            32};
            return I;
        }
        case ARM_OP_CIMM: ///< C-Immediate (coprocessor registers)
        case ARM_OP_PIMM: ///< P-Immediate (coprocessor registers)
            return ImmOp{CsOp.imm};
        case ARM_OP_SYSREG: ///< MSR/MRS special register operand
            return RegOp{"MSR"};
        case ARM_OP_FP:
            return FPImmOp{CsOp.fp};
        case ARM_OP_SETEND: ///< operand for SETEND instruction
            switch(CsOp.setend)
            {
                case ARM_SETEND_BE:
                    return SpecialOp{"setend", "be"};
                case ARM_SETEND_LE:
                    return SpecialOp{"setend", "le"};
                default:
                    break;
            }
            break;
        case ARM_OP_INVALID:
        default:
            break;
    }

    return std::nullopt;
}
