	intel_rtile_cxl_top u0 (
		.refclk4                           (_connected_to_refclk4_),                           //   input,    width = 1,             refclk.clk
		.refclk0                           (_connected_to_refclk0_),                           //   input,    width = 1,            refclk0.clk
		.refclk1                           (_connected_to_refclk1_),                           //   input,    width = 1,            refclk1.clk
		.resetn                            (_connected_to_resetn_),                            //   input,    width = 1,             resetn.reset_n
		.nInit_done                        (_connected_to_nInit_done_),                        //   input,    width = 1,         ninit_done.ninit_done
		.sip_warm_rstn_o                   (_connected_to_sip_warm_rstn_o_),                   //  output,    width = 1,      sip_warm_rstn.reset_n
		.cxl_warm_rst_n                    (_connected_to_cxl_warm_rst_n_),                    //  output,    width = 1,          warm_rstn.reset_n
		.cxl_cold_rst_n                    (_connected_to_cxl_cold_rst_n_),                    //  output,    width = 1,          cold_rstn.reset_n
		.pll_lock_o                        (_connected_to_pll_lock_o_),                        //  output,    width = 1,                pll.pll_lock_o
		.u2ip_0_qos_devload                (_connected_to_u2ip_0_qos_devload_),                //   input,    width = 2,        qos_devload.u2ip_0_qos_devload
		.u2ip_1_qos_devload                (_connected_to_u2ip_1_qos_devload_),                //   input,    width = 2,                   .u2ip_1_qos_devload
		.cxl_rx_n                          (_connected_to_cxl_rx_n_),                          //   input,   width = 16,                cxl.rx_n
		.cxl_rx_p                          (_connected_to_cxl_rx_p_),                          //   input,   width = 16,                   .rx_p
		.cxl_tx_n                          (_connected_to_cxl_tx_n_),                          //  output,   width = 16,                   .tx_n
		.cxl_tx_p                          (_connected_to_cxl_tx_p_),                          //  output,   width = 16,                   .tx_p
		.mc2ip_memsize                     (_connected_to_mc2ip_memsize_),                     //   input,   width = 64,            memsize.mem_size
		.ip2hdm_clk                        (_connected_to_ip2hdm_clk_),                        //  output,    width = 1,         ip2hdm_clk.clk
		.ip2hdm_reset_n                    (_connected_to_ip2hdm_reset_n_),                    //  output,    width = 1,     ip2hdm_reset_n.reset
		.mc2ip_0_sr_status                 (_connected_to_mc2ip_0_sr_status_),                 //   input,    width = 5,            mc2ip_0.sr_status
		.mc2ip_1_sr_status                 (_connected_to_mc2ip_1_sr_status_),                 //   input,    width = 5,            mc2ip_1.sr_status
		.ip2cafu_avmm_clk                  (_connected_to_ip2cafu_avmm_clk_),                  //  output,    width = 1,           cafu_csr.clk
		.ip2cafu_avmm_rstn                 (_connected_to_ip2cafu_avmm_rstn_),                 //  output,    width = 1,                   .rstn
		.cafu2ip_avmm_waitrequest          (_connected_to_cafu2ip_avmm_waitrequest_),          //   input,    width = 1,                   .waitrequest
		.cafu2ip_avmm_readdata             (_connected_to_cafu2ip_avmm_readdata_),             //   input,   width = 64,                   .readdata
		.cafu2ip_avmm_readdatavalid        (_connected_to_cafu2ip_avmm_readdatavalid_),        //   input,    width = 1,                   .readdatavalid
		.ip2cafu_avmm_burstcount           (_connected_to_ip2cafu_avmm_burstcount_),           //  output,    width = 1,                   .burstcount
		.ip2cafu_avmm_writedata            (_connected_to_ip2cafu_avmm_writedata_),            //  output,   width = 64,                   .writedata
		.ip2csr_avmm_poison                (_connected_to_ip2csr_avmm_poison_),                //  output,    width = 1,                   .poison
		.ip2cafu_avmm_address              (_connected_to_ip2cafu_avmm_address_),              //  output,   width = 22,                   .address
		.ip2cafu_avmm_write                (_connected_to_ip2cafu_avmm_write_),                //  output,    width = 1,                   .write
		.ip2cafu_avmm_read                 (_connected_to_ip2cafu_avmm_read_),                 //  output,    width = 1,                   .read
		.ip2cafu_avmm_byteenable           (_connected_to_ip2cafu_avmm_byteenable_),           //  output,    width = 8,                   .byteenable
		.ccv_afu_conf_base_addr_high       (_connected_to_ccv_afu_conf_base_addr_high_),       //  output,   width = 32,            ccv_afu.base_addr_high
		.ccv_afu_conf_base_addr_high_valid (_connected_to_ccv_afu_conf_base_addr_high_valid_), //  output,    width = 1,                   .base_addr_high_valid
		.ccv_afu_conf_base_addr_low        (_connected_to_ccv_afu_conf_base_addr_low_),        //  output,   width = 28,                   .base_addr_low
		.ccv_afu_conf_base_addr_low_valid  (_connected_to_ccv_afu_conf_base_addr_low_valid_),  //  output,    width = 1,                   .base_addr_low_valid
		.ip2csr_avmm_clk                   (_connected_to_ip2csr_avmm_clk_),                   //  output,    width = 1,             ip2csr.clock
		.ip2csr_avmm_rstn                  (_connected_to_ip2csr_avmm_rstn_),                  //  output,    width = 1,                   .reset_n
		.csr2ip_avmm_waitrequest           (_connected_to_csr2ip_avmm_waitrequest_),           //   input,    width = 1,                   .waitrequest
		.csr2ip_avmm_readdata              (_connected_to_csr2ip_avmm_readdata_),              //   input,   width = 64,                   .readdata
		.csr2ip_avmm_readdatavalid         (_connected_to_csr2ip_avmm_readdatavalid_),         //   input,    width = 1,                   .readdatavalid
		.ip2csr_avmm_writedata             (_connected_to_ip2csr_avmm_writedata_),             //  output,   width = 64,                   .writedata
		.ip2cafu_avmm_poison               (_connected_to_ip2cafu_avmm_poison_),               //  output,    width = 1,                   .poison
		.ip2csr_avmm_address               (_connected_to_ip2csr_avmm_address_),               //  output,   width = 22,                   .address
		.ip2csr_avmm_write                 (_connected_to_ip2csr_avmm_write_),                 //  output,    width = 1,                   .write
		.ip2csr_avmm_read                  (_connected_to_ip2csr_avmm_read_),                  //  output,    width = 1,                   .read
		.ip2csr_avmm_byteenable            (_connected_to_ip2csr_avmm_byteenable_),            //  output,    width = 8,                   .byteenable
		.ip2uio_tx_ready                   (_connected_to_ip2uio_tx_ready_),                   //  output,    width = 1,         usr_tx_st0.ready
		.uio2ip_tx_st0_dvalid              (_connected_to_uio2ip_tx_st0_dvalid_),              //   input,    width = 1,                   .dvalid
		.uio2ip_tx_st0_sop                 (_connected_to_uio2ip_tx_st0_sop_),                 //   input,    width = 1,                   .sop
		.uio2ip_tx_st0_eop                 (_connected_to_uio2ip_tx_st0_eop_),                 //   input,    width = 1,                   .eop
		.uio2ip_tx_st0_data                (_connected_to_uio2ip_tx_st0_data_),                //   input,  width = 256,                   .data
		.uio2ip_tx_st0_data_parity         (_connected_to_uio2ip_tx_st0_data_parity_),         //   input,    width = 8,                   .data_parity
		.uio2ip_tx_st0_hdr                 (_connected_to_uio2ip_tx_st0_hdr_),                 //   input,  width = 128,                   .hdr
		.uio2ip_tx_st0_hdr_parity          (_connected_to_uio2ip_tx_st0_hdr_parity_),          //   input,    width = 4,                   .hdr_parity
		.uio2ip_tx_st0_hvalid              (_connected_to_uio2ip_tx_st0_hvalid_),              //   input,    width = 1,                   .hvalid
		.uio2ip_tx_st0_prefix              (_connected_to_uio2ip_tx_st0_prefix_),              //   input,   width = 32,                   .prefix
		.uio2ip_tx_st0_prefix_parity       (_connected_to_uio2ip_tx_st0_prefix_parity_),       //   input,    width = 1,                   .prefix_parity
		.uio2ip_tx_st0_pvalid              (_connected_to_uio2ip_tx_st0_pvalid_),              //   input,    width = 1,                   .pvalid
		.uio2ip_tx_st0_empty               (_connected_to_uio2ip_tx_st0_empty_),               //   input,    width = 3,                   .empty
		.uio2ip_tx_st0_misc_parity         (_connected_to_uio2ip_tx_st0_misc_parity_),         //   input,    width = 1,                   .misc_parity
		.uio2ip_tx_st1_dvalid              (_connected_to_uio2ip_tx_st1_dvalid_),              //   input,    width = 1,         usr_tx_st1.dvalid
		.uio2ip_tx_st1_sop                 (_connected_to_uio2ip_tx_st1_sop_),                 //   input,    width = 1,                   .sop
		.uio2ip_tx_st1_eop                 (_connected_to_uio2ip_tx_st1_eop_),                 //   input,    width = 1,                   .eop
		.uio2ip_tx_st1_data                (_connected_to_uio2ip_tx_st1_data_),                //   input,  width = 256,                   .data
		.uio2ip_tx_st1_data_parity         (_connected_to_uio2ip_tx_st1_data_parity_),         //   input,    width = 8,                   .data_parity
		.uio2ip_tx_st1_hdr                 (_connected_to_uio2ip_tx_st1_hdr_),                 //   input,  width = 128,                   .hdr
		.uio2ip_tx_st1_hdr_parity          (_connected_to_uio2ip_tx_st1_hdr_parity_),          //   input,    width = 4,                   .hdr_parity
		.uio2ip_tx_st1_hvalid              (_connected_to_uio2ip_tx_st1_hvalid_),              //   input,    width = 1,                   .hvalid
		.uio2ip_tx_st1_prefix              (_connected_to_uio2ip_tx_st1_prefix_),              //   input,   width = 32,                   .prefix
		.uio2ip_tx_st1_prefix_parity       (_connected_to_uio2ip_tx_st1_prefix_parity_),       //   input,    width = 1,                   .prefix_parity
		.uio2ip_tx_st1_pvalid              (_connected_to_uio2ip_tx_st1_pvalid_),              //   input,    width = 1,                   .pvalid
		.uio2ip_tx_st1_empty               (_connected_to_uio2ip_tx_st1_empty_),               //   input,    width = 3,                   .empty
		.uio2ip_tx_st1_misc_parity         (_connected_to_uio2ip_tx_st1_misc_parity_),         //   input,    width = 1,                   .misc_parity
		.uio2ip_tx_st2_dvalid              (_connected_to_uio2ip_tx_st2_dvalid_),              //   input,    width = 1,         usr_tx_st2.dvalid
		.uio2ip_tx_st2_sop                 (_connected_to_uio2ip_tx_st2_sop_),                 //   input,    width = 1,                   .sop
		.uio2ip_tx_st2_eop                 (_connected_to_uio2ip_tx_st2_eop_),                 //   input,    width = 1,                   .eop
		.uio2ip_tx_st2_data                (_connected_to_uio2ip_tx_st2_data_),                //   input,  width = 256,                   .data
		.uio2ip_tx_st2_data_parity         (_connected_to_uio2ip_tx_st2_data_parity_),         //   input,    width = 8,                   .data_parity
		.uio2ip_tx_st2_hdr                 (_connected_to_uio2ip_tx_st2_hdr_),                 //   input,  width = 128,                   .hdr
		.uio2ip_tx_st2_hdr_parity          (_connected_to_uio2ip_tx_st2_hdr_parity_),          //   input,    width = 4,                   .hdr_parity
		.uio2ip_tx_st2_hvalid              (_connected_to_uio2ip_tx_st2_hvalid_),              //   input,    width = 1,                   .hvalid
		.uio2ip_tx_st2_prefix              (_connected_to_uio2ip_tx_st2_prefix_),              //   input,   width = 32,                   .prefix
		.uio2ip_tx_st2_prefix_parity       (_connected_to_uio2ip_tx_st2_prefix_parity_),       //   input,    width = 1,                   .prefix_parity
		.uio2ip_tx_st2_pvalid              (_connected_to_uio2ip_tx_st2_pvalid_),              //   input,    width = 1,                   .pvalid
		.uio2ip_tx_st2_empty               (_connected_to_uio2ip_tx_st2_empty_),               //   input,    width = 3,                   .empty
		.uio2ip_tx_st2_misc_parity         (_connected_to_uio2ip_tx_st2_misc_parity_),         //   input,    width = 1,                   .misc_parity
		.uio2ip_tx_st3_dvalid              (_connected_to_uio2ip_tx_st3_dvalid_),              //   input,    width = 1,         usr_tx_st3.dvalid
		.uio2ip_tx_st3_sop                 (_connected_to_uio2ip_tx_st3_sop_),                 //   input,    width = 1,                   .sop
		.uio2ip_tx_st3_eop                 (_connected_to_uio2ip_tx_st3_eop_),                 //   input,    width = 1,                   .eop
		.uio2ip_tx_st3_data                (_connected_to_uio2ip_tx_st3_data_),                //   input,  width = 256,                   .data
		.uio2ip_tx_st3_data_parity         (_connected_to_uio2ip_tx_st3_data_parity_),         //   input,    width = 8,                   .data_parity
		.uio2ip_tx_st3_hdr                 (_connected_to_uio2ip_tx_st3_hdr_),                 //   input,  width = 128,                   .hdr
		.uio2ip_tx_st3_hdr_parity          (_connected_to_uio2ip_tx_st3_hdr_parity_),          //   input,    width = 4,                   .hdr_parity
		.uio2ip_tx_st3_hvalid              (_connected_to_uio2ip_tx_st3_hvalid_),              //   input,    width = 1,                   .hvalid
		.uio2ip_tx_st3_prefix              (_connected_to_uio2ip_tx_st3_prefix_),              //   input,   width = 32,                   .prefix
		.uio2ip_tx_st3_prefix_parity       (_connected_to_uio2ip_tx_st3_prefix_parity_),       //   input,    width = 1,                   .prefix_parity
		.uio2ip_tx_st3_pvalid              (_connected_to_uio2ip_tx_st3_pvalid_),              //   input,    width = 1,                   .pvalid
		.uio2ip_tx_st3_empty               (_connected_to_uio2ip_tx_st3_empty_),               //   input,    width = 3,                   .empty
		.uio2ip_tx_st3_misc_parity         (_connected_to_uio2ip_tx_st3_misc_parity_),         //   input,    width = 1,                   .misc_parity
		.ip2uio_tx_st_Hcrdt_update         (_connected_to_ip2uio_tx_st_Hcrdt_update_),         //  output,    width = 3,          usr_tx_st.Hcrdt_update
		.ip2uio_tx_st_Hcrdt_update_cnt     (_connected_to_ip2uio_tx_st_Hcrdt_update_cnt_),     //  output,    width = 6,                   .Hcrdt_update_cnt
		.ip2uio_tx_st_Hcrdt_init           (_connected_to_ip2uio_tx_st_Hcrdt_init_),           //  output,    width = 3,                   .Hcrdt_init
		.uio2ip_tx_st_Hcrdt_init_ack       (_connected_to_uio2ip_tx_st_Hcrdt_init_ack_),       //   input,    width = 3,                   .Hcrdt_init_ack
		.ip2uio_tx_st_Dcrdt_update         (_connected_to_ip2uio_tx_st_Dcrdt_update_),         //  output,    width = 3,                   .Dcrdt_update
		.ip2uio_tx_st_Dcrdt_update_cnt     (_connected_to_ip2uio_tx_st_Dcrdt_update_cnt_),     //  output,   width = 12,                   .Dcrdt_update_cnt
		.ip2uio_tx_st_Dcrdt_init           (_connected_to_ip2uio_tx_st_Dcrdt_init_),           //  output,    width = 3,                   .Dcrdt_init
		.uio2ip_tx_st_Dcrdt_init_ack       (_connected_to_uio2ip_tx_st_Dcrdt_init_ack_),       //   input,    width = 3,                   .Dcrdt_init_ack
		.ip2uio_rx_st0_dvalid              (_connected_to_ip2uio_rx_st0_dvalid_),              //  output,    width = 1,        usr_rx_st_0.dvalid
		.ip2uio_rx_st0_sop                 (_connected_to_ip2uio_rx_st0_sop_),                 //  output,    width = 1,                   .sop
		.ip2uio_rx_st0_eop                 (_connected_to_ip2uio_rx_st0_eop_),                 //  output,    width = 1,                   .eop
		.ip2uio_rx_st0_passthrough         (_connected_to_ip2uio_rx_st0_passthrough_),         //  output,    width = 1,                   .passthrough
		.ip2uio_rx_st0_data                (_connected_to_ip2uio_rx_st0_data_),                //  output,  width = 256,                   .data
		.ip2uio_rx_st0_data_parity         (_connected_to_ip2uio_rx_st0_data_parity_),         //  output,    width = 8,                   .data_parity
		.ip2uio_rx_st0_hdr                 (_connected_to_ip2uio_rx_st0_hdr_),                 //  output,  width = 128,                   .hdr
		.ip2uio_rx_st0_hdr_parity          (_connected_to_ip2uio_rx_st0_hdr_parity_),          //  output,    width = 4,                   .hdr_parity
		.ip2uio_rx_st0_hvalid              (_connected_to_ip2uio_rx_st0_hvalid_),              //  output,    width = 1,                   .hvalid
		.ip2uio_rx_st0_prefix              (_connected_to_ip2uio_rx_st0_prefix_),              //  output,   width = 32,                   .prefix
		.ip2uio_rx_st0_prefix_parity       (_connected_to_ip2uio_rx_st0_prefix_parity_),       //  output,    width = 1,                   .prefix_parity
		.ip2uio_rx_st0_pvalid              (_connected_to_ip2uio_rx_st0_pvalid_),              //  output,    width = 1,                   .pvalid
		.ip2uio_rx_st0_bar                 (_connected_to_ip2uio_rx_st0_bar_),                 //  output,    width = 3,                   .bar
		.ip2uio_rx_st0_pfnum               (_connected_to_ip2uio_rx_st0_pfnum_),               //  output,    width = 3,                   .pfnum
		.ip2uio_rx_st0_misc_parity         (_connected_to_ip2uio_rx_st0_misc_parity_),         //  output,    width = 1,                   .misc_parity
		.ip2uio_rx_st0_empty               (_connected_to_ip2uio_rx_st0_empty_),               //  output,    width = 3,                   .empty
		.ip2uio_rx_st1_dvalid              (_connected_to_ip2uio_rx_st1_dvalid_),              //  output,    width = 1,        usr_rx_st_1.dvalid
		.ip2uio_rx_st1_sop                 (_connected_to_ip2uio_rx_st1_sop_),                 //  output,    width = 1,                   .sop
		.ip2uio_rx_st1_eop                 (_connected_to_ip2uio_rx_st1_eop_),                 //  output,    width = 1,                   .eop
		.ip2uio_rx_st1_passthrough         (_connected_to_ip2uio_rx_st1_passthrough_),         //  output,    width = 1,                   .passthrough
		.ip2uio_rx_st1_data                (_connected_to_ip2uio_rx_st1_data_),                //  output,  width = 256,                   .data
		.ip2uio_rx_st1_data_parity         (_connected_to_ip2uio_rx_st1_data_parity_),         //  output,    width = 8,                   .data_parity
		.ip2uio_rx_st1_hdr                 (_connected_to_ip2uio_rx_st1_hdr_),                 //  output,  width = 128,                   .hdr
		.ip2uio_rx_st1_hdr_parity          (_connected_to_ip2uio_rx_st1_hdr_parity_),          //  output,    width = 4,                   .hdr_parity
		.ip2uio_rx_st1_hvalid              (_connected_to_ip2uio_rx_st1_hvalid_),              //  output,    width = 1,                   .hvalid
		.ip2uio_rx_st1_prefix              (_connected_to_ip2uio_rx_st1_prefix_),              //  output,   width = 32,                   .prefix
		.ip2uio_rx_st1_prefix_parity       (_connected_to_ip2uio_rx_st1_prefix_parity_),       //  output,    width = 1,                   .prefix_parity
		.ip2uio_rx_st1_pvalid              (_connected_to_ip2uio_rx_st1_pvalid_),              //  output,    width = 1,                   .pvalid
		.ip2uio_rx_st1_bar                 (_connected_to_ip2uio_rx_st1_bar_),                 //  output,    width = 3,                   .bar
		.ip2uio_rx_st1_pfnum               (_connected_to_ip2uio_rx_st1_pfnum_),               //  output,    width = 3,                   .pfnum
		.ip2uio_rx_st1_misc_parity         (_connected_to_ip2uio_rx_st1_misc_parity_),         //  output,    width = 1,                   .misc_parity
		.ip2uio_rx_st1_empty               (_connected_to_ip2uio_rx_st1_empty_),               //  output,    width = 3,                   .empty
		.ip2uio_rx_st2_dvalid              (_connected_to_ip2uio_rx_st2_dvalid_),              //  output,    width = 1,        usr_rx_st_2.dvalid
		.ip2uio_rx_st2_sop                 (_connected_to_ip2uio_rx_st2_sop_),                 //  output,    width = 1,                   .sop
		.ip2uio_rx_st2_eop                 (_connected_to_ip2uio_rx_st2_eop_),                 //  output,    width = 1,                   .eop
		.ip2uio_rx_st2_passthrough         (_connected_to_ip2uio_rx_st2_passthrough_),         //  output,    width = 1,                   .passthrough
		.ip2uio_rx_st2_data                (_connected_to_ip2uio_rx_st2_data_),                //  output,  width = 256,                   .data
		.ip2uio_rx_st2_data_parity         (_connected_to_ip2uio_rx_st2_data_parity_),         //  output,    width = 8,                   .data_parity
		.ip2uio_rx_st2_hdr                 (_connected_to_ip2uio_rx_st2_hdr_),                 //  output,  width = 128,                   .hdr
		.ip2uio_rx_st2_hdr_parity          (_connected_to_ip2uio_rx_st2_hdr_parity_),          //  output,    width = 4,                   .hdr_parity
		.ip2uio_rx_st2_hvalid              (_connected_to_ip2uio_rx_st2_hvalid_),              //  output,    width = 1,                   .hvalid
		.ip2uio_rx_st2_prefix              (_connected_to_ip2uio_rx_st2_prefix_),              //  output,   width = 32,                   .prefix
		.ip2uio_rx_st2_prefix_parity       (_connected_to_ip2uio_rx_st2_prefix_parity_),       //  output,    width = 1,                   .prefix_parity
		.ip2uio_rx_st2_pvalid              (_connected_to_ip2uio_rx_st2_pvalid_),              //  output,    width = 1,                   .pvalid
		.ip2uio_rx_st2_bar                 (_connected_to_ip2uio_rx_st2_bar_),                 //  output,    width = 3,                   .bar
		.ip2uio_rx_st2_pfnum               (_connected_to_ip2uio_rx_st2_pfnum_),               //  output,    width = 3,                   .pfnum
		.ip2uio_rx_st2_misc_parity         (_connected_to_ip2uio_rx_st2_misc_parity_),         //  output,    width = 1,                   .misc_parity
		.ip2uio_rx_st2_empty               (_connected_to_ip2uio_rx_st2_empty_),               //  output,    width = 3,                   .empty
		.ip2uio_rx_st3_dvalid              (_connected_to_ip2uio_rx_st3_dvalid_),              //  output,    width = 1,        usr_rx_st_3.dvalid
		.ip2uio_rx_st3_sop                 (_connected_to_ip2uio_rx_st3_sop_),                 //  output,    width = 1,                   .sop
		.ip2uio_rx_st3_eop                 (_connected_to_ip2uio_rx_st3_eop_),                 //  output,    width = 1,                   .eop
		.ip2uio_rx_st3_passthrough         (_connected_to_ip2uio_rx_st3_passthrough_),         //  output,    width = 1,                   .passthrough
		.ip2uio_rx_st3_data                (_connected_to_ip2uio_rx_st3_data_),                //  output,  width = 256,                   .data
		.ip2uio_rx_st3_data_parity         (_connected_to_ip2uio_rx_st3_data_parity_),         //  output,    width = 8,                   .data_parity
		.ip2uio_rx_st3_hdr                 (_connected_to_ip2uio_rx_st3_hdr_),                 //  output,  width = 128,                   .hdr
		.ip2uio_rx_st3_hdr_parity          (_connected_to_ip2uio_rx_st3_hdr_parity_),          //  output,    width = 4,                   .hdr_parity
		.ip2uio_rx_st3_hvalid              (_connected_to_ip2uio_rx_st3_hvalid_),              //  output,    width = 1,                   .hvalid
		.ip2uio_rx_st3_prefix              (_connected_to_ip2uio_rx_st3_prefix_),              //  output,   width = 32,                   .prefix
		.ip2uio_rx_st3_prefix_parity       (_connected_to_ip2uio_rx_st3_prefix_parity_),       //  output,    width = 1,                   .prefix_parity
		.ip2uio_rx_st3_pvalid              (_connected_to_ip2uio_rx_st3_pvalid_),              //  output,    width = 1,                   .pvalid
		.ip2uio_rx_st3_bar                 (_connected_to_ip2uio_rx_st3_bar_),                 //  output,    width = 3,                   .bar
		.ip2uio_rx_st3_pfnum               (_connected_to_ip2uio_rx_st3_pfnum_),               //  output,    width = 3,                   .pfnum
		.ip2uio_rx_st3_misc_parity         (_connected_to_ip2uio_rx_st3_misc_parity_),         //  output,    width = 1,                   .misc_parity
		.ip2uio_rx_st3_empty               (_connected_to_ip2uio_rx_st3_empty_),               //  output,    width = 3,                   .empty
		.uio2ip_rx_st_Hcrdt_update         (_connected_to_uio2ip_rx_st_Hcrdt_update_),         //   input,    width = 3,          usr_rx_st.Hcrdt_update
		.uio2ip_rx_st_Hcrdt_update_cnt     (_connected_to_uio2ip_rx_st_Hcrdt_update_cnt_),     //   input,    width = 6,                   .Hcrdt_update_cnt
		.uio2ip_rx_st_Hcrdt_init           (_connected_to_uio2ip_rx_st_Hcrdt_init_),           //   input,    width = 3,                   .Hcrdt_init
		.ip2uio_rx_st_Hcrdt_init_ack       (_connected_to_ip2uio_rx_st_Hcrdt_init_ack_),       //  output,    width = 3,                   .Hcrdt_init_ack
		.uio2ip_rx_st_Dcrdt_update         (_connected_to_uio2ip_rx_st_Dcrdt_update_),         //   input,    width = 3,                   .Dcrdt_update
		.uio2ip_rx_st_Dcrdt_update_cnt     (_connected_to_uio2ip_rx_st_Dcrdt_update_cnt_),     //   input,   width = 12,                   .Dcrdt_update_cnt
		.uio2ip_rx_st_Dcrdt_init           (_connected_to_uio2ip_rx_st_Dcrdt_init_),           //   input,    width = 3,                   .Dcrdt_init
		.ip2uio_rx_st_Dcrdt_init_ack       (_connected_to_ip2uio_rx_st_Dcrdt_init_ack_),       //  output,    width = 3,                   .Dcrdt_init_ack
		.ip2uio_bus_number                 (_connected_to_ip2uio_bus_number_),                 //  output,    width = 8,                uio.usr_bus_number
		.ip2uio_device_number              (_connected_to_ip2uio_device_number_),              //  output,    width = 5,                   .usr_device_number
		.pf0_max_payload_size              (_connected_to_pf0_max_payload_size_),              //  output,    width = 3,           ext_comp.pfo_mpss
		.pf0_max_read_request_size         (_connected_to_pf0_max_read_request_size_),         //  output,    width = 3,                   .pf0_mrrs
		.pf0_bus_master_en                 (_connected_to_pf0_bus_master_en_),                 //  output,    width = 1,                   .pfo_bus_master_en
		.pf0_memory_access_en              (_connected_to_pf0_memory_access_en_),              //  output,    width = 1,                   .pfo_mem_access_en
		.pf1_max_payload_size              (_connected_to_pf1_max_payload_size_),              //  output,    width = 3,                   .pf1_mpss
		.pf1_max_read_request_size         (_connected_to_pf1_max_read_request_size_),         //  output,    width = 3,                   .pf1_mrrs
		.pf1_bus_master_en                 (_connected_to_pf1_bus_master_en_),                 //  output,    width = 1,                   .pf1_bus_master_en
		.pf1_memory_access_en              (_connected_to_pf1_memory_access_en_),              //  output,    width = 1,                   .pf1_mem_access_en
		.pf0_msix_enable                   (_connected_to_pf0_msix_enable_),                   //  output,    width = 1, pf0_msix_interface.msix_enable
		.pf0_msix_fn_mask                  (_connected_to_pf0_msix_fn_mask_),                  //  output,    width = 1,                   .msix_fn_mask
		.pf1_msix_enable                   (_connected_to_pf1_msix_enable_),                   //  output,    width = 1, pf1_msix_interface.msix_enable
		.pf1_msix_fn_mask                  (_connected_to_pf1_msix_fn_mask_),                  //  output,    width = 1,                   .msix_fn_mask
		.dev_serial_num                    (_connected_to_dev_serial_num_),                    //   input,   width = 64,                   .dev_serial_num
		.dev_serial_num_valid              (_connected_to_dev_serial_num_valid_),              //   input,    width = 1,                   .dev_serial_num_valid
		.cafu2ip_csr0_cfg_if               (_connected_to_cafu2ip_csr0_cfg_if_),               //   input,   width = 96,      cafu_csr0_cfg.cafu2ip_cfg_if
		.ip2cafu_csr0_cfg_if               (_connected_to_ip2cafu_csr0_cfg_if_),               //  output,    width = 7,                   .ip2cafu_cfg_if
		.ip2cafu_quiesce_req               (_connected_to_ip2cafu_quiesce_req_),               //  output,    width = 1,            quiesce.quiesce_req
		.cafu2ip_quiesce_ack               (_connected_to_cafu2ip_quiesce_ack_),               //   input,    width = 1,                   .quiesce_ack
		.ip2usr_gpf_ph2_req                (_connected_to_ip2usr_gpf_ph2_req_),                //  output,    width = 1,                   .quiesce_gpf_req
		.usr2ip_gpf_ph2_ack                (_connected_to_usr2ip_gpf_ph2_ack_),                //   input,    width = 1,                   .quiesce_gpf_ack
		.usr2ip_cxlreset_initiate          (_connected_to_usr2ip_cxlreset_initiate_),          //   input,    width = 1,      cxl_reset_inf.cxlreset_initiate
		.ip2usr_cxlreset_req               (_connected_to_ip2usr_cxlreset_req_),               //  output,    width = 1,                   .cxlreset_req
		.usr2ip_cxlreset_ack               (_connected_to_usr2ip_cxlreset_ack_),               //   input,    width = 1,                   .cxlreset_ack
		.ip2usr_cxlreset_error             (_connected_to_ip2usr_cxlreset_error_),             //  output,    width = 1,                   .cxlreset_error
		.ip2usr_cxlreset_complete          (_connected_to_ip2usr_cxlreset_complete_),          //  output,    width = 1,                   .cxlreset_complete
		.usr2ip_app_err_valid              (_connected_to_usr2ip_app_err_valid_),              //   input,    width = 1,        usr_err_inf.err_valid
		.usr2ip_app_err_hdr                (_connected_to_usr2ip_app_err_hdr_),                //   input,   width = 32,                   .err_hdr
		.usr2ip_app_err_info               (_connected_to_usr2ip_app_err_info_),               //   input,   width = 14,                   .err_info
		.usr2ip_app_err_func_num           (_connected_to_usr2ip_app_err_func_num_),           //   input,    width = 3,                   .err_fn_num
		.ip2usr_app_err_ready              (_connected_to_ip2usr_app_err_ready_),              //  output,    width = 1,                   .err_rdy
		.ip2usr_aermsg_correctable_valid   (_connected_to_ip2usr_aermsg_correctable_valid_),   //  output,    width = 1,                   .aermsg_correctable_valid
		.ip2usr_aermsg_uncorrectable_valid (_connected_to_ip2usr_aermsg_uncorrectable_valid_), //  output,    width = 1,                   .aermsg_uncorrectable_valid
		.ip2usr_aermsg_res                 (_connected_to_ip2usr_aermsg_res_),                 //  output,    width = 1,                   .aermsg_res
		.ip2usr_aermsg_bts                 (_connected_to_ip2usr_aermsg_bts_),                 //  output,    width = 1,                   .aermsg_bts
		.ip2usr_aermsg_bds                 (_connected_to_ip2usr_aermsg_bds_),                 //  output,    width = 1,                   .aermsg_bds
		.ip2usr_aermsg_rrs                 (_connected_to_ip2usr_aermsg_rrs_),                 //  output,    width = 1,                   .aermsg_rrs
		.ip2usr_aermsg_rtts                (_connected_to_ip2usr_aermsg_rtts_),                //  output,    width = 1,                   .aermsg_rtts
		.ip2usr_aermsg_anes                (_connected_to_ip2usr_aermsg_anes_),                //  output,    width = 1,                   .aermsg_anes
		.ip2usr_aermsg_cies                (_connected_to_ip2usr_aermsg_cies_),                //  output,    width = 1,                   .aermsg_cies
		.ip2usr_aermsg_hlos                (_connected_to_ip2usr_aermsg_hlos_),                //  output,    width = 1,                   .aermsg_hlos
		.ip2usr_aermsg_fmt                 (_connected_to_ip2usr_aermsg_fmt_),                 //  output,    width = 2,                   .aermsg_fmt
		.ip2usr_aermsg_type                (_connected_to_ip2usr_aermsg_type_),                //  output,    width = 5,                   .aermsg_type
		.ip2usr_aermsg_tc                  (_connected_to_ip2usr_aermsg_tc_),                  //  output,    width = 3,                   .aermsg_tc
		.ip2usr_aermsg_ido                 (_connected_to_ip2usr_aermsg_ido_),                 //  output,    width = 1,                   .aermsg_ido
		.ip2usr_aermsg_th                  (_connected_to_ip2usr_aermsg_th_),                  //  output,    width = 1,                   .aermsg_th
		.ip2usr_aermsg_td                  (_connected_to_ip2usr_aermsg_td_),                  //  output,    width = 1,                   .aermsg_td
		.ip2usr_aermsg_ep                  (_connected_to_ip2usr_aermsg_ep_),                  //  output,    width = 1,                   .aermsg_ep
		.ip2usr_aermsg_ro                  (_connected_to_ip2usr_aermsg_ro_),                  //  output,    width = 1,                   .aermsg_ro
		.ip2usr_aermsg_ns                  (_connected_to_ip2usr_aermsg_ns_),                  //  output,    width = 1,                   .aermsg_ns
		.ip2usr_aermsg_at                  (_connected_to_ip2usr_aermsg_at_),                  //  output,    width = 2,                   .aermsg_at
		.ip2usr_aermsg_length              (_connected_to_ip2usr_aermsg_length_),              //  output,   width = 10,                   .aermsg_length
		.ip2usr_aermsg_header              (_connected_to_ip2usr_aermsg_header_),              //  output,   width = 96,                   .aermsg_header
		.ip2usr_aermsg_und                 (_connected_to_ip2usr_aermsg_und_),                 //  output,    width = 1,                   .aermsg_und
		.ip2usr_aermsg_anf                 (_connected_to_ip2usr_aermsg_anf_),                 //  output,    width = 1,                   .aermsg_anf
		.ip2usr_aermsg_dlpes               (_connected_to_ip2usr_aermsg_dlpes_),               //  output,    width = 1,                   .aermsg_dlpes
		.ip2usr_aermsg_sdes                (_connected_to_ip2usr_aermsg_sdes_),                //  output,    width = 1,                   .aermsg_sdes
		.ip2usr_aermsg_fep                 (_connected_to_ip2usr_aermsg_fep_),                 //  output,    width = 5,                   .aermsg_fep
		.ip2usr_aermsg_pts                 (_connected_to_ip2usr_aermsg_pts_),                 //  output,    width = 1,                   .aermsg_pts
		.ip2usr_aermsg_fcpes               (_connected_to_ip2usr_aermsg_fcpes_),               //  output,    width = 1,                   .aermsg_fcpes
		.ip2usr_aermsg_cts                 (_connected_to_ip2usr_aermsg_cts_),                 //  output,    width = 1,                   .aermsg_cts
		.ip2usr_aermsg_cas                 (_connected_to_ip2usr_aermsg_cas_),                 //  output,    width = 1,                   .aermsg_cas
		.ip2usr_aermsg_ucs                 (_connected_to_ip2usr_aermsg_ucs_),                 //  output,    width = 1,                   .aermsg_ucs
		.ip2usr_aermsg_ros                 (_connected_to_ip2usr_aermsg_ros_),                 //  output,    width = 1,                   .aermsg_ros
		.ip2usr_aermsg_mts                 (_connected_to_ip2usr_aermsg_mts_),                 //  output,    width = 1,                   .aermsg_mts
		.ip2usr_aermsg_uies                (_connected_to_ip2usr_aermsg_uies_),                //  output,    width = 1,                   .aermsg_uies
		.ip2usr_aermsg_mbts                (_connected_to_ip2usr_aermsg_mbts_),                //  output,    width = 1,                   .aermsg_mbts
		.ip2usr_aermsg_aebs                (_connected_to_ip2usr_aermsg_aebs_),                //  output,    width = 1,                   .aermsg_aebs
		.ip2usr_aermsg_tpbes               (_connected_to_ip2usr_aermsg_tpbes_),               //  output,    width = 1,                   .aermsg_tpbes
		.ip2usr_aermsg_ees                 (_connected_to_ip2usr_aermsg_ees_),                 //  output,    width = 1,                   .aermsg_ees
		.ip2usr_aermsg_ures                (_connected_to_ip2usr_aermsg_ures_),                //  output,    width = 1,                   .aermsg_ures
		.ip2usr_aermsg_avs                 (_connected_to_ip2usr_aermsg_avs_),                 //  output,    width = 1,                   .aermsg_avs
		.ip2usr_serr_out                   (_connected_to_ip2usr_serr_out_),                   //  output,    width = 1,                   .serr_out
		.ip2usr_debug_waitrequest          (_connected_to_ip2usr_debug_waitrequest_),          //  output,    width = 1,                   .dbg_waitreq
		.ip2usr_debug_readdata             (_connected_to_ip2usr_debug_readdata_),             //  output,   width = 32,                   .dbg_rddata
		.ip2usr_debug_readdatavalid        (_connected_to_ip2usr_debug_readdatavalid_),        //  output,    width = 1,                   .dbg_drvalid
		.usr2ip_debug_writedata            (_connected_to_usr2ip_debug_writedata_),            //   input,   width = 32,                   .dbg_wrad
		.usr2ip_debug_address              (_connected_to_usr2ip_debug_address_),              //   input,   width = 32,                   .dbg_add
		.usr2ip_debug_write                (_connected_to_usr2ip_debug_write_),                //   input,    width = 1,                   .dbg_wrt
		.usr2ip_debug_read                 (_connected_to_usr2ip_debug_read_),                 //   input,    width = 1,                   .dbg_read
		.usr2ip_debug_byteenable           (_connected_to_usr2ip_debug_byteenable_),           //   input,    width = 4,                   .dbg_byten
		.ip2hdm_aximm0_awvalid             (_connected_to_ip2hdm_aximm0_awvalid_),             //  output,    width = 1,      ip2hdm_aximm0.awvalid
		.ip2hdm_aximm0_awid                (_connected_to_ip2hdm_aximm0_awid_),                //  output,    width = 8,                   .awid
		.ip2hdm_aximm0_awaddr              (_connected_to_ip2hdm_aximm0_awaddr_),              //  output,   width = 52,                   .awaddr
		.ip2hdm_aximm0_awlen               (_connected_to_ip2hdm_aximm0_awlen_),               //  output,   width = 10,                   .awlen
		.ip2hdm_aximm0_awregion            (_connected_to_ip2hdm_aximm0_awregion_),            //  output,    width = 4,                   .awregion
		.ip2hdm_aximm0_awuser              (_connected_to_ip2hdm_aximm0_awuser_),              //  output,    width = 1,                   .awuser
		.ip2hdm_aximm0_awsize              (_connected_to_ip2hdm_aximm0_awsize_),              //  output,    width = 3,                   .awsize
		.ip2hdm_aximm0_awburst             (_connected_to_ip2hdm_aximm0_awburst_),             //  output,    width = 2,                   .awburst
		.ip2hdm_aximm0_awprot              (_connected_to_ip2hdm_aximm0_awprot_),              //  output,    width = 3,                   .awport
		.ip2hdm_aximm0_awqos               (_connected_to_ip2hdm_aximm0_awqos_),               //  output,    width = 4,                   .awqos
		.ip2hdm_aximm0_awcache             (_connected_to_ip2hdm_aximm0_awcache_),             //  output,    width = 4,                   .awcache
		.ip2hdm_aximm0_awlock              (_connected_to_ip2hdm_aximm0_awlock_),              //  output,    width = 2,                   .awlock
		.hdm2ip_aximm0_awready             (_connected_to_hdm2ip_aximm0_awready_),             //   input,    width = 1,                   .awready
		.ip2hdm_aximm0_wvalid              (_connected_to_ip2hdm_aximm0_wvalid_),              //  output,    width = 1,                   .wvalid
		.ip2hdm_aximm0_wdata               (_connected_to_ip2hdm_aximm0_wdata_),               //  output,  width = 512,                   .wdata
		.ip2hdm_aximm0_wstrb               (_connected_to_ip2hdm_aximm0_wstrb_),               //  output,   width = 64,                   .wstrb
		.ip2hdm_aximm0_wlast               (_connected_to_ip2hdm_aximm0_wlast_),               //  output,    width = 1,                   .wlast
		.ip2hdm_aximm0_wuser               (_connected_to_ip2hdm_aximm0_wuser_),               //  output,    width = 1,                   .wuser
		.hdm2ip_aximm0_wready              (_connected_to_hdm2ip_aximm0_wready_),              //   input,    width = 1,                   .wready
		.hdm2ip_aximm0_bvalid              (_connected_to_hdm2ip_aximm0_bvalid_),              //   input,    width = 1,                   .bvlaid
		.hdm2ip_aximm0_bid                 (_connected_to_hdm2ip_aximm0_bid_),                 //   input,    width = 8,                   .bid
		.hdm2ip_aximm0_buser               (_connected_to_hdm2ip_aximm0_buser_),               //   input,    width = 1,                   .buser
		.hdm2ip_aximm0_bresp               (_connected_to_hdm2ip_aximm0_bresp_),               //   input,    width = 2,                   .brsp
		.ip2hdm_aximm0_bready              (_connected_to_ip2hdm_aximm0_bready_),              //  output,    width = 1,                   .bready
		.ip2hdm_aximm0_arvalid             (_connected_to_ip2hdm_aximm0_arvalid_),             //  output,    width = 1,                   .arvalid
		.ip2hdm_aximm0_arid                (_connected_to_ip2hdm_aximm0_arid_),                //  output,    width = 8,                   .arid
		.ip2hdm_aximm0_araddr              (_connected_to_ip2hdm_aximm0_araddr_),              //  output,   width = 52,                   .araddr
		.ip2hdm_aximm0_arlen               (_connected_to_ip2hdm_aximm0_arlen_),               //  output,   width = 10,                   .arlen
		.ip2hdm_aximm0_arregion            (_connected_to_ip2hdm_aximm0_arregion_),            //  output,    width = 4,                   .arregion
		.ip2hdm_aximm0_aruser              (_connected_to_ip2hdm_aximm0_aruser_),              //  output,    width = 1,                   .aruser
		.ip2hdm_aximm0_arsize              (_connected_to_ip2hdm_aximm0_arsize_),              //  output,    width = 3,                   .arsize
		.ip2hdm_aximm0_arburst             (_connected_to_ip2hdm_aximm0_arburst_),             //  output,    width = 2,                   .arburst
		.ip2hdm_aximm0_arprot              (_connected_to_ip2hdm_aximm0_arprot_),              //  output,    width = 3,                   .arport
		.ip2hdm_aximm0_arqos               (_connected_to_ip2hdm_aximm0_arqos_),               //  output,    width = 4,                   .arqos
		.ip2hdm_aximm0_arcache             (_connected_to_ip2hdm_aximm0_arcache_),             //  output,    width = 4,                   .arcache
		.ip2hdm_aximm0_arlock              (_connected_to_ip2hdm_aximm0_arlock_),              //  output,    width = 2,                   .arlock
		.hdm2ip_aximm0_arready             (_connected_to_hdm2ip_aximm0_arready_),             //   input,    width = 1,                   .arready
		.hdm2ip_aximm0_rvalid              (_connected_to_hdm2ip_aximm0_rvalid_),              //   input,    width = 1,                   .rvalid
		.hdm2ip_aximm0_rlast               (_connected_to_hdm2ip_aximm0_rlast_),               //   input,    width = 1,                   .rlast
		.hdm2ip_aximm0_rid                 (_connected_to_hdm2ip_aximm0_rid_),                 //   input,    width = 8,                   .rid
		.hdm2ip_aximm0_rdata               (_connected_to_hdm2ip_aximm0_rdata_),               //   input,  width = 512,                   .rdata
		.hdm2ip_aximm0_ruser               (_connected_to_hdm2ip_aximm0_ruser_),               //   input,    width = 1,                   .ruser
		.hdm2ip_aximm0_rresp               (_connected_to_hdm2ip_aximm0_rresp_),               //   input,    width = 2,                   .rresp
		.ip2hdm_aximm0_rready              (_connected_to_ip2hdm_aximm0_rready_),              //  output,    width = 1,                   .rready
		.ip2hdm_aximm1_awvalid             (_connected_to_ip2hdm_aximm1_awvalid_),             //  output,    width = 1,      ip2hdm_aximm1.awvalid
		.ip2hdm_aximm1_awid                (_connected_to_ip2hdm_aximm1_awid_),                //  output,    width = 8,                   .awid
		.ip2hdm_aximm1_awaddr              (_connected_to_ip2hdm_aximm1_awaddr_),              //  output,   width = 52,                   .awaddr
		.ip2hdm_aximm1_awlen               (_connected_to_ip2hdm_aximm1_awlen_),               //  output,   width = 10,                   .awlen
		.ip2hdm_aximm1_awregion            (_connected_to_ip2hdm_aximm1_awregion_),            //  output,    width = 4,                   .awregion
		.ip2hdm_aximm1_awuser              (_connected_to_ip2hdm_aximm1_awuser_),              //  output,    width = 1,                   .awuser
		.ip2hdm_aximm1_awsize              (_connected_to_ip2hdm_aximm1_awsize_),              //  output,    width = 3,                   .awsize
		.ip2hdm_aximm1_awburst             (_connected_to_ip2hdm_aximm1_awburst_),             //  output,    width = 2,                   .awburst
		.ip2hdm_aximm1_awprot              (_connected_to_ip2hdm_aximm1_awprot_),              //  output,    width = 3,                   .awport
		.ip2hdm_aximm1_awqos               (_connected_to_ip2hdm_aximm1_awqos_),               //  output,    width = 4,                   .awqos
		.ip2hdm_aximm1_awcache             (_connected_to_ip2hdm_aximm1_awcache_),             //  output,    width = 4,                   .awcache
		.ip2hdm_aximm1_awlock              (_connected_to_ip2hdm_aximm1_awlock_),              //  output,    width = 2,                   .awlock
		.hdm2ip_aximm1_awready             (_connected_to_hdm2ip_aximm1_awready_),             //   input,    width = 1,                   .awready
		.ip2hdm_aximm1_wvalid              (_connected_to_ip2hdm_aximm1_wvalid_),              //  output,    width = 1,                   .wvalid
		.ip2hdm_aximm1_wdata               (_connected_to_ip2hdm_aximm1_wdata_),               //  output,  width = 512,                   .wdata
		.ip2hdm_aximm1_wstrb               (_connected_to_ip2hdm_aximm1_wstrb_),               //  output,   width = 64,                   .wstrb
		.ip2hdm_aximm1_wlast               (_connected_to_ip2hdm_aximm1_wlast_),               //  output,    width = 1,                   .wlast
		.ip2hdm_aximm1_wuser               (_connected_to_ip2hdm_aximm1_wuser_),               //  output,    width = 1,                   .wuser
		.hdm2ip_aximm1_wready              (_connected_to_hdm2ip_aximm1_wready_),              //   input,    width = 1,                   .wready
		.hdm2ip_aximm1_bvalid              (_connected_to_hdm2ip_aximm1_bvalid_),              //   input,    width = 1,                   .bvlaid
		.hdm2ip_aximm1_bid                 (_connected_to_hdm2ip_aximm1_bid_),                 //   input,    width = 8,                   .bid
		.hdm2ip_aximm1_buser               (_connected_to_hdm2ip_aximm1_buser_),               //   input,    width = 1,                   .buser
		.hdm2ip_aximm1_bresp               (_connected_to_hdm2ip_aximm1_bresp_),               //   input,    width = 2,                   .brsp
		.ip2hdm_aximm1_bready              (_connected_to_ip2hdm_aximm1_bready_),              //  output,    width = 1,                   .bready
		.ip2hdm_aximm1_arvalid             (_connected_to_ip2hdm_aximm1_arvalid_),             //  output,    width = 1,                   .arvalid
		.ip2hdm_aximm1_arid                (_connected_to_ip2hdm_aximm1_arid_),                //  output,    width = 8,                   .arid
		.ip2hdm_aximm1_araddr              (_connected_to_ip2hdm_aximm1_araddr_),              //  output,   width = 52,                   .araddr
		.ip2hdm_aximm1_arlen               (_connected_to_ip2hdm_aximm1_arlen_),               //  output,   width = 10,                   .arlen
		.ip2hdm_aximm1_arregion            (_connected_to_ip2hdm_aximm1_arregion_),            //  output,    width = 4,                   .arregion
		.ip2hdm_aximm1_aruser              (_connected_to_ip2hdm_aximm1_aruser_),              //  output,    width = 1,                   .aruser
		.ip2hdm_aximm1_arsize              (_connected_to_ip2hdm_aximm1_arsize_),              //  output,    width = 3,                   .arsize
		.ip2hdm_aximm1_arburst             (_connected_to_ip2hdm_aximm1_arburst_),             //  output,    width = 2,                   .arburst
		.ip2hdm_aximm1_arprot              (_connected_to_ip2hdm_aximm1_arprot_),              //  output,    width = 3,                   .arport
		.ip2hdm_aximm1_arqos               (_connected_to_ip2hdm_aximm1_arqos_),               //  output,    width = 4,                   .arqos
		.ip2hdm_aximm1_arcache             (_connected_to_ip2hdm_aximm1_arcache_),             //  output,    width = 4,                   .arcache
		.ip2hdm_aximm1_arlock              (_connected_to_ip2hdm_aximm1_arlock_),              //  output,    width = 2,                   .arlock
		.hdm2ip_aximm1_arready             (_connected_to_hdm2ip_aximm1_arready_),             //   input,    width = 1,                   .arready
		.hdm2ip_aximm1_rvalid              (_connected_to_hdm2ip_aximm1_rvalid_),              //   input,    width = 1,                   .rvalid
		.hdm2ip_aximm1_rlast               (_connected_to_hdm2ip_aximm1_rlast_),               //   input,    width = 1,                   .rlast
		.hdm2ip_aximm1_rid                 (_connected_to_hdm2ip_aximm1_rid_),                 //   input,    width = 8,                   .rid
		.hdm2ip_aximm1_rdata               (_connected_to_hdm2ip_aximm1_rdata_),               //   input,  width = 512,                   .rdata
		.hdm2ip_aximm1_ruser               (_connected_to_hdm2ip_aximm1_ruser_),               //   input,    width = 1,                   .ruser
		.hdm2ip_aximm1_rresp               (_connected_to_hdm2ip_aximm1_rresp_),               //   input,    width = 2,                   .rresp
		.ip2hdm_aximm1_rready              (_connected_to_ip2hdm_aximm1_rready_),              //  output,    width = 1,                   .rready
		.phy_sys_ial_0__pipe_Reset_l       (_connected_to_phy_sys_ial_0__pipe_Reset_l_),       //  output,    width = 1,    pipe_mode_rtile.if_phy_sys_ial_0__pipe_Reset_l
		.phy_sys_ial_1__pipe_Reset_l       (_connected_to_phy_sys_ial_1__pipe_Reset_l_),       //  output,    width = 1,                   .if_phy_sys_ial_1__pipe_Reset_l
		.phy_sys_ial_2__pipe_Reset_l       (_connected_to_phy_sys_ial_2__pipe_Reset_l_),       //  output,    width = 1,                   .if_phy_sys_ial_2__pipe_Reset_l
		.phy_sys_ial_3__pipe_Reset_l       (_connected_to_phy_sys_ial_3__pipe_Reset_l_),       //  output,    width = 1,                   .if_phy_sys_ial_3__pipe_Reset_l
		.phy_sys_ial_4__pipe_Reset_l       (_connected_to_phy_sys_ial_4__pipe_Reset_l_),       //  output,    width = 1,                   .if_phy_sys_ial_4__pipe_Reset_l
		.phy_sys_ial_5__pipe_Reset_l       (_connected_to_phy_sys_ial_5__pipe_Reset_l_),       //  output,    width = 1,                   .if_phy_sys_ial_5__pipe_Reset_l
		.phy_sys_ial_6__pipe_Reset_l       (_connected_to_phy_sys_ial_6__pipe_Reset_l_),       //  output,    width = 1,                   .if_phy_sys_ial_6__pipe_Reset_l
		.phy_sys_ial_7__pipe_Reset_l       (_connected_to_phy_sys_ial_7__pipe_Reset_l_),       //  output,    width = 1,                   .if_phy_sys_ial_7__pipe_Reset_l
		.phy_sys_ial_8__pipe_Reset_l       (_connected_to_phy_sys_ial_8__pipe_Reset_l_),       //  output,    width = 1,                   .if_phy_sys_ial_8__pipe_Reset_l
		.phy_sys_ial_9__pipe_Reset_l       (_connected_to_phy_sys_ial_9__pipe_Reset_l_),       //  output,    width = 1,                   .if_phy_sys_ial_9__pipe_Reset_l
		.phy_sys_ial_10__pipe_Reset_l      (_connected_to_phy_sys_ial_10__pipe_Reset_l_),      //  output,    width = 1,                   .if_phy_sys_ial_10__pipe_Reset_l
		.phy_sys_ial_11__pipe_Reset_l      (_connected_to_phy_sys_ial_11__pipe_Reset_l_),      //  output,    width = 1,                   .if_phy_sys_ial_11__pipe_Reset_l
		.phy_sys_ial_12__pipe_Reset_l      (_connected_to_phy_sys_ial_12__pipe_Reset_l_),      //  output,    width = 1,                   .if_phy_sys_ial_12__pipe_Reset_l
		.phy_sys_ial_13__pipe_Reset_l      (_connected_to_phy_sys_ial_13__pipe_Reset_l_),      //  output,    width = 1,                   .if_phy_sys_ial_13__pipe_Reset_l
		.phy_sys_ial_14__pipe_Reset_l      (_connected_to_phy_sys_ial_14__pipe_Reset_l_),      //  output,    width = 1,                   .if_phy_sys_ial_14__pipe_Reset_l
		.phy_sys_ial_15__pipe_Reset_l      (_connected_to_phy_sys_ial_15__pipe_Reset_l_),      //  output,    width = 1,                   .if_phy_sys_ial_15__pipe_Reset_l
		.o_phy_0_pipe_TxDataValid          (_connected_to_o_phy_0_pipe_TxDataValid_),          //  output,    width = 1,                   .if_o_phy_0_pipe_TxDataValid
		.o_phy_0_pipe_TxData               (_connected_to_o_phy_0_pipe_TxData_),               //  output,   width = 40,                   .if_o_phy_0_pipe_TxData
		.o_phy_0_pipe_TxDetRxLpbk          (_connected_to_o_phy_0_pipe_TxDetRxLpbk_),          //  output,    width = 1,                   .if_o_phy_0_pipe_TxDetRxLpbk
		.o_phy_0_pipe_TxElecIdle           (_connected_to_o_phy_0_pipe_TxElecIdle_),           //  output,    width = 4,                   .if_o_phy_0_pipe_TxElecIdle
		.o_phy_0_pipe_PowerDown            (_connected_to_o_phy_0_pipe_PowerDown_),            //  output,    width = 4,                   .if_o_phy_0_pipe_PowerDown
		.o_phy_0_pipe_Rate                 (_connected_to_o_phy_0_pipe_Rate_),                 //  output,    width = 3,                   .if_o_phy_0_pipe_Rate
		.o_phy_0_pipe_PclkChangeAck        (_connected_to_o_phy_0_pipe_PclkChangeAck_),        //  output,    width = 1,                   .if_o_phy_0_pipe_PclkChangeAck
		.o_phy_0_pipe_PCLKRate             (_connected_to_o_phy_0_pipe_PCLKRate_),             //  output,    width = 3,                   .if_o_phy_0_pipe_PCLKRate
		.o_phy_0_pipe_Width                (_connected_to_o_phy_0_pipe_Width_),                //  output,    width = 2,                   .if_o_phy_0_pipe_Width
		.o_phy_0_pipe_PCLK                 (_connected_to_o_phy_0_pipe_PCLK_),                 //  output,    width = 1,                   .if_o_phy_0_pipe_PCLK
		.o_phy_0_pipe_rxelecidle_disable   (_connected_to_o_phy_0_pipe_rxelecidle_disable_),   //  output,    width = 1,                   .if_o_phy_0_pipe_rxelecidle_disable
		.o_phy_0_pipe_txcmnmode_disable    (_connected_to_o_phy_0_pipe_txcmnmode_disable_),    //  output,    width = 1,                   .if_o_phy_0_pipe_txcmnmode_disable
		.o_phy_0_pipe_srisenable           (_connected_to_o_phy_0_pipe_srisenable_),           //  output,    width = 1,                   .if_o_phy_0_pipe_srisenable
		.i_phy_0_pipe_RxClk                (_connected_to_i_phy_0_pipe_RxClk_),                //   input,    width = 1,                   .if_i_phy_0_pipe_RxClk
		.i_phy_0_pipe_RxValid              (_connected_to_i_phy_0_pipe_RxValid_),              //   input,    width = 1,                   .if_i_phy_0_pipe_RxValid
		.i_phy_0_pipe_RxData               (_connected_to_i_phy_0_pipe_RxData_),               //   input,   width = 40,                   .if_i_phy_0_pipe_RxData
		.i_phy_0_pipe_RxElecIdle           (_connected_to_i_phy_0_pipe_RxElecIdle_),           //   input,    width = 1,                   .if_i_phy_0_pipe_RxElecIdle
		.i_phy_0_pipe_RxStatus             (_connected_to_i_phy_0_pipe_RxStatus_),             //   input,    width = 3,                   .if_i_phy_0_pipe_RxStatus
		.i_phy_0_pipe_RxStandbyStatus      (_connected_to_i_phy_0_pipe_RxStandbyStatus_),      //   input,    width = 1,                   .if_i_phy_0_pipe_RxStandbyStatus
		.o_phy_0_pipe_RxStandby            (_connected_to_o_phy_0_pipe_RxStandby_),            //  output,    width = 1,                   .if_o_phy_0_pipe_RxStandby
		.o_phy_0_pipe_RxTermination        (_connected_to_o_phy_0_pipe_RxTermination_),        //  output,    width = 1,                   .if_o_phy_0_pipe_RxTermination
		.o_phy_0_pipe_RxWidth              (_connected_to_o_phy_0_pipe_RxWidth_),              //  output,    width = 2,                   .if_o_phy_0_pipe_RxWidth
		.i_phy_0_pipe_PhyStatus            (_connected_to_i_phy_0_pipe_PhyStatus_),            //   input,    width = 1,                   .if_i_phy_0_pipe_PhyStatus
		.i_phy_0_pipe_PclkChangeOk         (_connected_to_i_phy_0_pipe_PclkChangeOk_),         //   input,    width = 1,                   .if_i_phy_0_pipe_PclkChangeOk
		.o_phy_0_pipe_M2P_MessageBus       (_connected_to_o_phy_0_pipe_M2P_MessageBus_),       //  output,    width = 8,                   .if_o_phy_0_pipe_M2P_MessageBus
		.i_phy_0_pipe_P2M_MessageBus       (_connected_to_i_phy_0_pipe_P2M_MessageBus_),       //   input,    width = 8,                   .if_i_phy_0_pipe_P2M_MessageBus
		.o_phy_1_pipe_TxDataValid          (_connected_to_o_phy_1_pipe_TxDataValid_),          //  output,    width = 1,                   .if_o_phy_1_pipe_TxDataValid
		.o_phy_1_pipe_TxData               (_connected_to_o_phy_1_pipe_TxData_),               //  output,   width = 40,                   .if_o_phy_1_pipe_TxData
		.o_phy_1_pipe_TxDetRxLpbk          (_connected_to_o_phy_1_pipe_TxDetRxLpbk_),          //  output,    width = 1,                   .if_o_phy_1_pipe_TxDetRxLpbk
		.o_phy_1_pipe_TxElecIdle           (_connected_to_o_phy_1_pipe_TxElecIdle_),           //  output,    width = 4,                   .if_o_phy_1_pipe_TxElecIdle
		.o_phy_1_pipe_PowerDown            (_connected_to_o_phy_1_pipe_PowerDown_),            //  output,    width = 4,                   .if_o_phy_1_pipe_PowerDown
		.o_phy_1_pipe_Rate                 (_connected_to_o_phy_1_pipe_Rate_),                 //  output,    width = 3,                   .if_o_phy_1_pipe_Rate
		.o_phy_1_pipe_PclkChangeAck        (_connected_to_o_phy_1_pipe_PclkChangeAck_),        //  output,    width = 1,                   .if_o_phy_1_pipe_PclkChangeAck
		.o_phy_1_pipe_PCLKRate             (_connected_to_o_phy_1_pipe_PCLKRate_),             //  output,    width = 3,                   .if_o_phy_1_pipe_PCLKRate
		.o_phy_1_pipe_Width                (_connected_to_o_phy_1_pipe_Width_),                //  output,    width = 2,                   .if_o_phy_1_pipe_Width
		.o_phy_1_pipe_PCLK                 (_connected_to_o_phy_1_pipe_PCLK_),                 //  output,    width = 1,                   .if_o_phy_1_pipe_PCLK
		.o_phy_1_pipe_rxelecidle_disable   (_connected_to_o_phy_1_pipe_rxelecidle_disable_),   //  output,    width = 1,                   .if_o_phy_1_pipe_rxelecidle_disable
		.o_phy_1_pipe_txcmnmode_disable    (_connected_to_o_phy_1_pipe_txcmnmode_disable_),    //  output,    width = 1,                   .if_o_phy_1_pipe_txcmnmode_disable
		.o_phy_1_pipe_srisenable           (_connected_to_o_phy_1_pipe_srisenable_),           //  output,    width = 1,                   .if_o_phy_1_pipe_srisenable
		.i_phy_1_pipe_RxClk                (_connected_to_i_phy_1_pipe_RxClk_),                //   input,    width = 1,                   .if_i_phy_1_pipe_RxClk
		.i_phy_1_pipe_RxValid              (_connected_to_i_phy_1_pipe_RxValid_),              //   input,    width = 1,                   .if_i_phy_1_pipe_RxValid
		.i_phy_1_pipe_RxData               (_connected_to_i_phy_1_pipe_RxData_),               //   input,   width = 40,                   .if_i_phy_1_pipe_RxData
		.i_phy_1_pipe_RxElecIdle           (_connected_to_i_phy_1_pipe_RxElecIdle_),           //   input,    width = 1,                   .if_i_phy_1_pipe_RxElecIdle
		.i_phy_1_pipe_RxStatus             (_connected_to_i_phy_1_pipe_RxStatus_),             //   input,    width = 3,                   .if_i_phy_1_pipe_RxStatus
		.i_phy_1_pipe_RxStandbyStatus      (_connected_to_i_phy_1_pipe_RxStandbyStatus_),      //   input,    width = 1,                   .if_i_phy_1_pipe_RxStandbyStatus
		.o_phy_1_pipe_RxStandby            (_connected_to_o_phy_1_pipe_RxStandby_),            //  output,    width = 1,                   .if_o_phy_1_pipe_RxStandby
		.o_phy_1_pipe_RxTermination        (_connected_to_o_phy_1_pipe_RxTermination_),        //  output,    width = 1,                   .if_o_phy_1_pipe_RxTermination
		.o_phy_1_pipe_RxWidth              (_connected_to_o_phy_1_pipe_RxWidth_),              //  output,    width = 2,                   .if_o_phy_1_pipe_RxWidth
		.i_phy_1_pipe_PhyStatus            (_connected_to_i_phy_1_pipe_PhyStatus_),            //   input,    width = 1,                   .if_i_phy_1_pipe_PhyStatus
		.i_phy_1_pipe_PclkChangeOk         (_connected_to_i_phy_1_pipe_PclkChangeOk_),         //   input,    width = 1,                   .if_i_phy_1_pipe_PclkChangeOk
		.o_phy_1_pipe_M2P_MessageBus       (_connected_to_o_phy_1_pipe_M2P_MessageBus_),       //  output,    width = 8,                   .if_o_phy_1_pipe_M2P_MessageBus
		.i_phy_1_pipe_P2M_MessageBus       (_connected_to_i_phy_1_pipe_P2M_MessageBus_),       //   input,    width = 8,                   .if_i_phy_1_pipe_P2M_MessageBus
		.o_phy_2_pipe_TxDataValid          (_connected_to_o_phy_2_pipe_TxDataValid_),          //  output,    width = 1,                   .if_o_phy_2_pipe_TxDataValid
		.o_phy_2_pipe_TxData               (_connected_to_o_phy_2_pipe_TxData_),               //  output,   width = 40,                   .if_o_phy_2_pipe_TxData
		.o_phy_2_pipe_TxDetRxLpbk          (_connected_to_o_phy_2_pipe_TxDetRxLpbk_),          //  output,    width = 1,                   .if_o_phy_2_pipe_TxDetRxLpbk
		.o_phy_2_pipe_TxElecIdle           (_connected_to_o_phy_2_pipe_TxElecIdle_),           //  output,    width = 4,                   .if_o_phy_2_pipe_TxElecIdle
		.o_phy_2_pipe_PowerDown            (_connected_to_o_phy_2_pipe_PowerDown_),            //  output,    width = 4,                   .if_o_phy_2_pipe_PowerDown
		.o_phy_2_pipe_Rate                 (_connected_to_o_phy_2_pipe_Rate_),                 //  output,    width = 3,                   .if_o_phy_2_pipe_Rate
		.o_phy_2_pipe_PclkChangeAck        (_connected_to_o_phy_2_pipe_PclkChangeAck_),        //  output,    width = 1,                   .if_o_phy_2_pipe_PclkChangeAck
		.o_phy_2_pipe_PCLKRate             (_connected_to_o_phy_2_pipe_PCLKRate_),             //  output,    width = 3,                   .if_o_phy_2_pipe_PCLKRate
		.o_phy_2_pipe_Width                (_connected_to_o_phy_2_pipe_Width_),                //  output,    width = 2,                   .if_o_phy_2_pipe_Width
		.o_phy_2_pipe_PCLK                 (_connected_to_o_phy_2_pipe_PCLK_),                 //  output,    width = 1,                   .if_o_phy_2_pipe_PCLK
		.o_phy_2_pipe_rxelecidle_disable   (_connected_to_o_phy_2_pipe_rxelecidle_disable_),   //  output,    width = 1,                   .if_o_phy_2_pipe_rxelecidle_disable
		.o_phy_2_pipe_txcmnmode_disable    (_connected_to_o_phy_2_pipe_txcmnmode_disable_),    //  output,    width = 1,                   .if_o_phy_2_pipe_txcmnmode_disable
		.o_phy_2_pipe_srisenable           (_connected_to_o_phy_2_pipe_srisenable_),           //  output,    width = 1,                   .if_o_phy_2_pipe_srisenable
		.i_phy_2_pipe_RxClk                (_connected_to_i_phy_2_pipe_RxClk_),                //   input,    width = 1,                   .if_i_phy_2_pipe_RxClk
		.i_phy_2_pipe_RxValid              (_connected_to_i_phy_2_pipe_RxValid_),              //   input,    width = 1,                   .if_i_phy_2_pipe_RxValid
		.i_phy_2_pipe_RxData               (_connected_to_i_phy_2_pipe_RxData_),               //   input,   width = 40,                   .if_i_phy_2_pipe_RxData
		.i_phy_2_pipe_RxElecIdle           (_connected_to_i_phy_2_pipe_RxElecIdle_),           //   input,    width = 1,                   .if_i_phy_2_pipe_RxElecIdle
		.i_phy_2_pipe_RxStatus             (_connected_to_i_phy_2_pipe_RxStatus_),             //   input,    width = 3,                   .if_i_phy_2_pipe_RxStatus
		.i_phy_2_pipe_RxStandbyStatus      (_connected_to_i_phy_2_pipe_RxStandbyStatus_),      //   input,    width = 1,                   .if_i_phy_2_pipe_RxStandbyStatus
		.o_phy_2_pipe_RxStandby            (_connected_to_o_phy_2_pipe_RxStandby_),            //  output,    width = 1,                   .if_o_phy_2_pipe_RxStandby
		.o_phy_2_pipe_RxTermination        (_connected_to_o_phy_2_pipe_RxTermination_),        //  output,    width = 1,                   .if_o_phy_2_pipe_RxTermination
		.o_phy_2_pipe_RxWidth              (_connected_to_o_phy_2_pipe_RxWidth_),              //  output,    width = 2,                   .if_o_phy_2_pipe_RxWidth
		.i_phy_2_pipe_PhyStatus            (_connected_to_i_phy_2_pipe_PhyStatus_),            //   input,    width = 1,                   .if_i_phy_2_pipe_PhyStatus
		.i_phy_2_pipe_PclkChangeOk         (_connected_to_i_phy_2_pipe_PclkChangeOk_),         //   input,    width = 1,                   .if_i_phy_2_pipe_PclkChangeOk
		.o_phy_2_pipe_M2P_MessageBus       (_connected_to_o_phy_2_pipe_M2P_MessageBus_),       //  output,    width = 8,                   .if_o_phy_2_pipe_M2P_MessageBus
		.i_phy_2_pipe_P2M_MessageBus       (_connected_to_i_phy_2_pipe_P2M_MessageBus_),       //   input,    width = 8,                   .if_i_phy_2_pipe_P2M_MessageBus
		.o_phy_3_pipe_TxDataValid          (_connected_to_o_phy_3_pipe_TxDataValid_),          //  output,    width = 1,                   .if_o_phy_3_pipe_TxDataValid
		.o_phy_3_pipe_TxData               (_connected_to_o_phy_3_pipe_TxData_),               //  output,   width = 40,                   .if_o_phy_3_pipe_TxData
		.o_phy_3_pipe_TxDetRxLpbk          (_connected_to_o_phy_3_pipe_TxDetRxLpbk_),          //  output,    width = 1,                   .if_o_phy_3_pipe_TxDetRxLpbk
		.o_phy_3_pipe_TxElecIdle           (_connected_to_o_phy_3_pipe_TxElecIdle_),           //  output,    width = 4,                   .if_o_phy_3_pipe_TxElecIdle
		.o_phy_3_pipe_PowerDown            (_connected_to_o_phy_3_pipe_PowerDown_),            //  output,    width = 4,                   .if_o_phy_3_pipe_PowerDown
		.o_phy_3_pipe_Rate                 (_connected_to_o_phy_3_pipe_Rate_),                 //  output,    width = 3,                   .if_o_phy_3_pipe_Rate
		.o_phy_3_pipe_PclkChangeAck        (_connected_to_o_phy_3_pipe_PclkChangeAck_),        //  output,    width = 1,                   .if_o_phy_3_pipe_PclkChangeAck
		.o_phy_3_pipe_PCLKRate             (_connected_to_o_phy_3_pipe_PCLKRate_),             //  output,    width = 3,                   .if_o_phy_3_pipe_PCLKRate
		.o_phy_3_pipe_Width                (_connected_to_o_phy_3_pipe_Width_),                //  output,    width = 2,                   .if_o_phy_3_pipe_Width
		.o_phy_3_pipe_PCLK                 (_connected_to_o_phy_3_pipe_PCLK_),                 //  output,    width = 1,                   .if_o_phy_3_pipe_PCLK
		.o_phy_3_pipe_rxelecidle_disable   (_connected_to_o_phy_3_pipe_rxelecidle_disable_),   //  output,    width = 1,                   .if_o_phy_3_pipe_rxelecidle_disable
		.o_phy_3_pipe_txcmnmode_disable    (_connected_to_o_phy_3_pipe_txcmnmode_disable_),    //  output,    width = 1,                   .if_o_phy_3_pipe_txcmnmode_disable
		.o_phy_3_pipe_srisenable           (_connected_to_o_phy_3_pipe_srisenable_),           //  output,    width = 1,                   .if_o_phy_3_pipe_srisenable
		.i_phy_3_pipe_RxClk                (_connected_to_i_phy_3_pipe_RxClk_),                //   input,    width = 1,                   .if_i_phy_3_pipe_RxClk
		.i_phy_3_pipe_RxValid              (_connected_to_i_phy_3_pipe_RxValid_),              //   input,    width = 1,                   .if_i_phy_3_pipe_RxValid
		.i_phy_3_pipe_RxData               (_connected_to_i_phy_3_pipe_RxData_),               //   input,   width = 40,                   .if_i_phy_3_pipe_RxData
		.i_phy_3_pipe_RxElecIdle           (_connected_to_i_phy_3_pipe_RxElecIdle_),           //   input,    width = 1,                   .if_i_phy_3_pipe_RxElecIdle
		.i_phy_3_pipe_RxStatus             (_connected_to_i_phy_3_pipe_RxStatus_),             //   input,    width = 3,                   .if_i_phy_3_pipe_RxStatus
		.i_phy_3_pipe_RxStandbyStatus      (_connected_to_i_phy_3_pipe_RxStandbyStatus_),      //   input,    width = 1,                   .if_i_phy_3_pipe_RxStandbyStatus
		.o_phy_3_pipe_RxStandby            (_connected_to_o_phy_3_pipe_RxStandby_),            //  output,    width = 1,                   .if_o_phy_3_pipe_RxStandby
		.o_phy_3_pipe_RxTermination        (_connected_to_o_phy_3_pipe_RxTermination_),        //  output,    width = 1,                   .if_o_phy_3_pipe_RxTermination
		.o_phy_3_pipe_RxWidth              (_connected_to_o_phy_3_pipe_RxWidth_),              //  output,    width = 2,                   .if_o_phy_3_pipe_RxWidth
		.i_phy_3_pipe_PhyStatus            (_connected_to_i_phy_3_pipe_PhyStatus_),            //   input,    width = 1,                   .if_i_phy_3_pipe_PhyStatus
		.i_phy_3_pipe_PclkChangeOk         (_connected_to_i_phy_3_pipe_PclkChangeOk_),         //   input,    width = 1,                   .if_i_phy_3_pipe_PclkChangeOk
		.o_phy_3_pipe_M2P_MessageBus       (_connected_to_o_phy_3_pipe_M2P_MessageBus_),       //  output,    width = 8,                   .if_o_phy_3_pipe_M2P_MessageBus
		.i_phy_3_pipe_P2M_MessageBus       (_connected_to_i_phy_3_pipe_P2M_MessageBus_),       //   input,    width = 8,                   .if_i_phy_3_pipe_P2M_MessageBus
		.o_phy_4_pipe_TxDataValid          (_connected_to_o_phy_4_pipe_TxDataValid_),          //  output,    width = 1,                   .if_o_phy_4_pipe_TxDataValid
		.o_phy_4_pipe_TxData               (_connected_to_o_phy_4_pipe_TxData_),               //  output,   width = 40,                   .if_o_phy_4_pipe_TxData
		.o_phy_4_pipe_TxDetRxLpbk          (_connected_to_o_phy_4_pipe_TxDetRxLpbk_),          //  output,    width = 1,                   .if_o_phy_4_pipe_TxDetRxLpbk
		.o_phy_4_pipe_TxElecIdle           (_connected_to_o_phy_4_pipe_TxElecIdle_),           //  output,    width = 4,                   .if_o_phy_4_pipe_TxElecIdle
		.o_phy_4_pipe_PowerDown            (_connected_to_o_phy_4_pipe_PowerDown_),            //  output,    width = 4,                   .if_o_phy_4_pipe_PowerDown
		.o_phy_4_pipe_Rate                 (_connected_to_o_phy_4_pipe_Rate_),                 //  output,    width = 3,                   .if_o_phy_4_pipe_Rate
		.o_phy_4_pipe_PclkChangeAck        (_connected_to_o_phy_4_pipe_PclkChangeAck_),        //  output,    width = 1,                   .if_o_phy_4_pipe_PclkChangeAck
		.o_phy_4_pipe_PCLKRate             (_connected_to_o_phy_4_pipe_PCLKRate_),             //  output,    width = 3,                   .if_o_phy_4_pipe_PCLKRate
		.o_phy_4_pipe_Width                (_connected_to_o_phy_4_pipe_Width_),                //  output,    width = 2,                   .if_o_phy_4_pipe_Width
		.o_phy_4_pipe_PCLK                 (_connected_to_o_phy_4_pipe_PCLK_),                 //  output,    width = 1,                   .if_o_phy_4_pipe_PCLK
		.o_phy_4_pipe_rxelecidle_disable   (_connected_to_o_phy_4_pipe_rxelecidle_disable_),   //  output,    width = 1,                   .if_o_phy_4_pipe_rxelecidle_disable
		.o_phy_4_pipe_txcmnmode_disable    (_connected_to_o_phy_4_pipe_txcmnmode_disable_),    //  output,    width = 1,                   .if_o_phy_4_pipe_txcmnmode_disable
		.o_phy_4_pipe_srisenable           (_connected_to_o_phy_4_pipe_srisenable_),           //  output,    width = 1,                   .if_o_phy_4_pipe_srisenable
		.i_phy_4_pipe_RxClk                (_connected_to_i_phy_4_pipe_RxClk_),                //   input,    width = 1,                   .if_i_phy_4_pipe_RxClk
		.i_phy_4_pipe_RxValid              (_connected_to_i_phy_4_pipe_RxValid_),              //   input,    width = 1,                   .if_i_phy_4_pipe_RxValid
		.i_phy_4_pipe_RxData               (_connected_to_i_phy_4_pipe_RxData_),               //   input,   width = 40,                   .if_i_phy_4_pipe_RxData
		.i_phy_4_pipe_RxElecIdle           (_connected_to_i_phy_4_pipe_RxElecIdle_),           //   input,    width = 1,                   .if_i_phy_4_pipe_RxElecIdle
		.i_phy_4_pipe_RxStatus             (_connected_to_i_phy_4_pipe_RxStatus_),             //   input,    width = 3,                   .if_i_phy_4_pipe_RxStatus
		.i_phy_4_pipe_RxStandbyStatus      (_connected_to_i_phy_4_pipe_RxStandbyStatus_),      //   input,    width = 1,                   .if_i_phy_4_pipe_RxStandbyStatus
		.o_phy_4_pipe_RxStandby            (_connected_to_o_phy_4_pipe_RxStandby_),            //  output,    width = 1,                   .if_o_phy_4_pipe_RxStandby
		.o_phy_4_pipe_RxTermination        (_connected_to_o_phy_4_pipe_RxTermination_),        //  output,    width = 1,                   .if_o_phy_4_pipe_RxTermination
		.o_phy_4_pipe_RxWidth              (_connected_to_o_phy_4_pipe_RxWidth_),              //  output,    width = 2,                   .if_o_phy_4_pipe_RxWidth
		.i_phy_4_pipe_PhyStatus            (_connected_to_i_phy_4_pipe_PhyStatus_),            //   input,    width = 1,                   .if_i_phy_4_pipe_PhyStatus
		.i_phy_4_pipe_PclkChangeOk         (_connected_to_i_phy_4_pipe_PclkChangeOk_),         //   input,    width = 1,                   .if_i_phy_4_pipe_PclkChangeOk
		.o_phy_4_pipe_M2P_MessageBus       (_connected_to_o_phy_4_pipe_M2P_MessageBus_),       //  output,    width = 8,                   .if_o_phy_4_pipe_M2P_MessageBus
		.i_phy_4_pipe_P2M_MessageBus       (_connected_to_i_phy_4_pipe_P2M_MessageBus_),       //   input,    width = 8,                   .if_i_phy_4_pipe_P2M_MessageBus
		.o_phy_5_pipe_TxDataValid          (_connected_to_o_phy_5_pipe_TxDataValid_),          //  output,    width = 1,                   .if_o_phy_5_pipe_TxDataValid
		.o_phy_5_pipe_TxData               (_connected_to_o_phy_5_pipe_TxData_),               //  output,   width = 40,                   .if_o_phy_5_pipe_TxData
		.o_phy_5_pipe_TxDetRxLpbk          (_connected_to_o_phy_5_pipe_TxDetRxLpbk_),          //  output,    width = 1,                   .if_o_phy_5_pipe_TxDetRxLpbk
		.o_phy_5_pipe_TxElecIdle           (_connected_to_o_phy_5_pipe_TxElecIdle_),           //  output,    width = 4,                   .if_o_phy_5_pipe_TxElecIdle
		.o_phy_5_pipe_PowerDown            (_connected_to_o_phy_5_pipe_PowerDown_),            //  output,    width = 4,                   .if_o_phy_5_pipe_PowerDown
		.o_phy_5_pipe_Rate                 (_connected_to_o_phy_5_pipe_Rate_),                 //  output,    width = 3,                   .if_o_phy_5_pipe_Rate
		.o_phy_5_pipe_PclkChangeAck        (_connected_to_o_phy_5_pipe_PclkChangeAck_),        //  output,    width = 1,                   .if_o_phy_5_pipe_PclkChangeAck
		.o_phy_5_pipe_PCLKRate             (_connected_to_o_phy_5_pipe_PCLKRate_),             //  output,    width = 3,                   .if_o_phy_5_pipe_PCLKRate
		.o_phy_5_pipe_Width                (_connected_to_o_phy_5_pipe_Width_),                //  output,    width = 2,                   .if_o_phy_5_pipe_Width
		.o_phy_5_pipe_PCLK                 (_connected_to_o_phy_5_pipe_PCLK_),                 //  output,    width = 1,                   .if_o_phy_5_pipe_PCLK
		.o_phy_5_pipe_rxelecidle_disable   (_connected_to_o_phy_5_pipe_rxelecidle_disable_),   //  output,    width = 1,                   .if_o_phy_5_pipe_rxelecidle_disable
		.o_phy_5_pipe_txcmnmode_disable    (_connected_to_o_phy_5_pipe_txcmnmode_disable_),    //  output,    width = 1,                   .if_o_phy_5_pipe_txcmnmode_disable
		.o_phy_5_pipe_srisenable           (_connected_to_o_phy_5_pipe_srisenable_),           //  output,    width = 1,                   .if_o_phy_5_pipe_srisenable
		.i_phy_5_pipe_RxClk                (_connected_to_i_phy_5_pipe_RxClk_),                //   input,    width = 1,                   .if_i_phy_5_pipe_RxClk
		.i_phy_5_pipe_RxValid              (_connected_to_i_phy_5_pipe_RxValid_),              //   input,    width = 1,                   .if_i_phy_5_pipe_RxValid
		.i_phy_5_pipe_RxData               (_connected_to_i_phy_5_pipe_RxData_),               //   input,   width = 40,                   .if_i_phy_5_pipe_RxData
		.i_phy_5_pipe_RxElecIdle           (_connected_to_i_phy_5_pipe_RxElecIdle_),           //   input,    width = 1,                   .if_i_phy_5_pipe_RxElecIdle
		.i_phy_5_pipe_RxStatus             (_connected_to_i_phy_5_pipe_RxStatus_),             //   input,    width = 3,                   .if_i_phy_5_pipe_RxStatus
		.i_phy_5_pipe_RxStandbyStatus      (_connected_to_i_phy_5_pipe_RxStandbyStatus_),      //   input,    width = 1,                   .if_i_phy_5_pipe_RxStandbyStatus
		.o_phy_5_pipe_RxStandby            (_connected_to_o_phy_5_pipe_RxStandby_),            //  output,    width = 1,                   .if_o_phy_5_pipe_RxStandby
		.o_phy_5_pipe_RxTermination        (_connected_to_o_phy_5_pipe_RxTermination_),        //  output,    width = 1,                   .if_o_phy_5_pipe_RxTermination
		.o_phy_5_pipe_RxWidth              (_connected_to_o_phy_5_pipe_RxWidth_),              //  output,    width = 2,                   .if_o_phy_5_pipe_RxWidth
		.i_phy_5_pipe_PhyStatus            (_connected_to_i_phy_5_pipe_PhyStatus_),            //   input,    width = 1,                   .if_i_phy_5_pipe_PhyStatus
		.i_phy_5_pipe_PclkChangeOk         (_connected_to_i_phy_5_pipe_PclkChangeOk_),         //   input,    width = 1,                   .if_i_phy_5_pipe_PclkChangeOk
		.o_phy_5_pipe_M2P_MessageBus       (_connected_to_o_phy_5_pipe_M2P_MessageBus_),       //  output,    width = 8,                   .if_o_phy_5_pipe_M2P_MessageBus
		.i_phy_5_pipe_P2M_MessageBus       (_connected_to_i_phy_5_pipe_P2M_MessageBus_),       //   input,    width = 8,                   .if_i_phy_5_pipe_P2M_MessageBus
		.o_phy_6_pipe_TxDataValid          (_connected_to_o_phy_6_pipe_TxDataValid_),          //  output,    width = 1,                   .if_o_phy_6_pipe_TxDataValid
		.o_phy_6_pipe_TxData               (_connected_to_o_phy_6_pipe_TxData_),               //  output,   width = 40,                   .if_o_phy_6_pipe_TxData
		.o_phy_6_pipe_TxDetRxLpbk          (_connected_to_o_phy_6_pipe_TxDetRxLpbk_),          //  output,    width = 1,                   .if_o_phy_6_pipe_TxDetRxLpbk
		.o_phy_6_pipe_TxElecIdle           (_connected_to_o_phy_6_pipe_TxElecIdle_),           //  output,    width = 4,                   .if_o_phy_6_pipe_TxElecIdle
		.o_phy_6_pipe_PowerDown            (_connected_to_o_phy_6_pipe_PowerDown_),            //  output,    width = 4,                   .if_o_phy_6_pipe_PowerDown
		.o_phy_6_pipe_Rate                 (_connected_to_o_phy_6_pipe_Rate_),                 //  output,    width = 3,                   .if_o_phy_6_pipe_Rate
		.o_phy_6_pipe_PclkChangeAck        (_connected_to_o_phy_6_pipe_PclkChangeAck_),        //  output,    width = 1,                   .if_o_phy_6_pipe_PclkChangeAck
		.o_phy_6_pipe_PCLKRate             (_connected_to_o_phy_6_pipe_PCLKRate_),             //  output,    width = 3,                   .if_o_phy_6_pipe_PCLKRate
		.o_phy_6_pipe_Width                (_connected_to_o_phy_6_pipe_Width_),                //  output,    width = 2,                   .if_o_phy_6_pipe_Width
		.o_phy_6_pipe_PCLK                 (_connected_to_o_phy_6_pipe_PCLK_),                 //  output,    width = 1,                   .if_o_phy_6_pipe_PCLK
		.o_phy_6_pipe_rxelecidle_disable   (_connected_to_o_phy_6_pipe_rxelecidle_disable_),   //  output,    width = 1,                   .if_o_phy_6_pipe_rxelecidle_disable
		.o_phy_6_pipe_txcmnmode_disable    (_connected_to_o_phy_6_pipe_txcmnmode_disable_),    //  output,    width = 1,                   .if_o_phy_6_pipe_txcmnmode_disable
		.o_phy_6_pipe_srisenable           (_connected_to_o_phy_6_pipe_srisenable_),           //  output,    width = 1,                   .if_o_phy_6_pipe_srisenable
		.i_phy_6_pipe_RxClk                (_connected_to_i_phy_6_pipe_RxClk_),                //   input,    width = 1,                   .if_i_phy_6_pipe_RxClk
		.i_phy_6_pipe_RxValid              (_connected_to_i_phy_6_pipe_RxValid_),              //   input,    width = 1,                   .if_i_phy_6_pipe_RxValid
		.i_phy_6_pipe_RxData               (_connected_to_i_phy_6_pipe_RxData_),               //   input,   width = 40,                   .if_i_phy_6_pipe_RxData
		.i_phy_6_pipe_RxElecIdle           (_connected_to_i_phy_6_pipe_RxElecIdle_),           //   input,    width = 1,                   .if_i_phy_6_pipe_RxElecIdle
		.i_phy_6_pipe_RxStatus             (_connected_to_i_phy_6_pipe_RxStatus_),             //   input,    width = 3,                   .if_i_phy_6_pipe_RxStatus
		.i_phy_6_pipe_RxStandbyStatus      (_connected_to_i_phy_6_pipe_RxStandbyStatus_),      //   input,    width = 1,                   .if_i_phy_6_pipe_RxStandbyStatus
		.o_phy_6_pipe_RxStandby            (_connected_to_o_phy_6_pipe_RxStandby_),            //  output,    width = 1,                   .if_o_phy_6_pipe_RxStandby
		.o_phy_6_pipe_RxTermination        (_connected_to_o_phy_6_pipe_RxTermination_),        //  output,    width = 1,                   .if_o_phy_6_pipe_RxTermination
		.o_phy_6_pipe_RxWidth              (_connected_to_o_phy_6_pipe_RxWidth_),              //  output,    width = 2,                   .if_o_phy_6_pipe_RxWidth
		.i_phy_6_pipe_PhyStatus            (_connected_to_i_phy_6_pipe_PhyStatus_),            //   input,    width = 1,                   .if_i_phy_6_pipe_PhyStatus
		.i_phy_6_pipe_PclkChangeOk         (_connected_to_i_phy_6_pipe_PclkChangeOk_),         //   input,    width = 1,                   .if_i_phy_6_pipe_PclkChangeOk
		.o_phy_6_pipe_M2P_MessageBus       (_connected_to_o_phy_6_pipe_M2P_MessageBus_),       //  output,    width = 8,                   .if_o_phy_6_pipe_M2P_MessageBus
		.i_phy_6_pipe_P2M_MessageBus       (_connected_to_i_phy_6_pipe_P2M_MessageBus_),       //   input,    width = 8,                   .if_i_phy_6_pipe_P2M_MessageBus
		.o_phy_7_pipe_TxDataValid          (_connected_to_o_phy_7_pipe_TxDataValid_),          //  output,    width = 1,                   .if_o_phy_7_pipe_TxDataValid
		.o_phy_7_pipe_TxData               (_connected_to_o_phy_7_pipe_TxData_),               //  output,   width = 40,                   .if_o_phy_7_pipe_TxData
		.o_phy_7_pipe_TxDetRxLpbk          (_connected_to_o_phy_7_pipe_TxDetRxLpbk_),          //  output,    width = 1,                   .if_o_phy_7_pipe_TxDetRxLpbk
		.o_phy_7_pipe_TxElecIdle           (_connected_to_o_phy_7_pipe_TxElecIdle_),           //  output,    width = 4,                   .if_o_phy_7_pipe_TxElecIdle
		.o_phy_7_pipe_PowerDown            (_connected_to_o_phy_7_pipe_PowerDown_),            //  output,    width = 4,                   .if_o_phy_7_pipe_PowerDown
		.o_phy_7_pipe_Rate                 (_connected_to_o_phy_7_pipe_Rate_),                 //  output,    width = 3,                   .if_o_phy_7_pipe_Rate
		.o_phy_7_pipe_PclkChangeAck        (_connected_to_o_phy_7_pipe_PclkChangeAck_),        //  output,    width = 1,                   .if_o_phy_7_pipe_PclkChangeAck
		.o_phy_7_pipe_PCLKRate             (_connected_to_o_phy_7_pipe_PCLKRate_),             //  output,    width = 3,                   .if_o_phy_7_pipe_PCLKRate
		.o_phy_7_pipe_Width                (_connected_to_o_phy_7_pipe_Width_),                //  output,    width = 2,                   .if_o_phy_7_pipe_Width
		.o_phy_7_pipe_PCLK                 (_connected_to_o_phy_7_pipe_PCLK_),                 //  output,    width = 1,                   .if_o_phy_7_pipe_PCLK
		.o_phy_7_pipe_rxelecidle_disable   (_connected_to_o_phy_7_pipe_rxelecidle_disable_),   //  output,    width = 1,                   .if_o_phy_7_pipe_rxelecidle_disable
		.o_phy_7_pipe_txcmnmode_disable    (_connected_to_o_phy_7_pipe_txcmnmode_disable_),    //  output,    width = 1,                   .if_o_phy_7_pipe_txcmnmode_disable
		.o_phy_7_pipe_srisenable           (_connected_to_o_phy_7_pipe_srisenable_),           //  output,    width = 1,                   .if_o_phy_7_pipe_srisenable
		.i_phy_7_pipe_RxClk                (_connected_to_i_phy_7_pipe_RxClk_),                //   input,    width = 1,                   .if_i_phy_7_pipe_RxClk
		.i_phy_7_pipe_RxValid              (_connected_to_i_phy_7_pipe_RxValid_),              //   input,    width = 1,                   .if_i_phy_7_pipe_RxValid
		.i_phy_7_pipe_RxData               (_connected_to_i_phy_7_pipe_RxData_),               //   input,   width = 40,                   .if_i_phy_7_pipe_RxData
		.i_phy_7_pipe_RxElecIdle           (_connected_to_i_phy_7_pipe_RxElecIdle_),           //   input,    width = 1,                   .if_i_phy_7_pipe_RxElecIdle
		.i_phy_7_pipe_RxStatus             (_connected_to_i_phy_7_pipe_RxStatus_),             //   input,    width = 3,                   .if_i_phy_7_pipe_RxStatus
		.i_phy_7_pipe_RxStandbyStatus      (_connected_to_i_phy_7_pipe_RxStandbyStatus_),      //   input,    width = 1,                   .if_i_phy_7_pipe_RxStandbyStatus
		.o_phy_7_pipe_RxStandby            (_connected_to_o_phy_7_pipe_RxStandby_),            //  output,    width = 1,                   .if_o_phy_7_pipe_RxStandby
		.o_phy_7_pipe_RxTermination        (_connected_to_o_phy_7_pipe_RxTermination_),        //  output,    width = 1,                   .if_o_phy_7_pipe_RxTermination
		.o_phy_7_pipe_RxWidth              (_connected_to_o_phy_7_pipe_RxWidth_),              //  output,    width = 2,                   .if_o_phy_7_pipe_RxWidth
		.i_phy_7_pipe_PhyStatus            (_connected_to_i_phy_7_pipe_PhyStatus_),            //   input,    width = 1,                   .if_i_phy_7_pipe_PhyStatus
		.i_phy_7_pipe_PclkChangeOk         (_connected_to_i_phy_7_pipe_PclkChangeOk_),         //   input,    width = 1,                   .if_i_phy_7_pipe_PclkChangeOk
		.o_phy_7_pipe_M2P_MessageBus       (_connected_to_o_phy_7_pipe_M2P_MessageBus_),       //  output,    width = 8,                   .if_o_phy_7_pipe_M2P_MessageBus
		.i_phy_7_pipe_P2M_MessageBus       (_connected_to_i_phy_7_pipe_P2M_MessageBus_),       //   input,    width = 8,                   .if_i_phy_7_pipe_P2M_MessageBus
		.o_phy_8_pipe_TxDataValid          (_connected_to_o_phy_8_pipe_TxDataValid_),          //  output,    width = 1,                   .if_o_phy_8_pipe_TxDataValid
		.o_phy_8_pipe_TxData               (_connected_to_o_phy_8_pipe_TxData_),               //  output,   width = 40,                   .if_o_phy_8_pipe_TxData
		.o_phy_8_pipe_TxDetRxLpbk          (_connected_to_o_phy_8_pipe_TxDetRxLpbk_),          //  output,    width = 1,                   .if_o_phy_8_pipe_TxDetRxLpbk
		.o_phy_8_pipe_TxElecIdle           (_connected_to_o_phy_8_pipe_TxElecIdle_),           //  output,    width = 4,                   .if_o_phy_8_pipe_TxElecIdle
		.o_phy_8_pipe_PowerDown            (_connected_to_o_phy_8_pipe_PowerDown_),            //  output,    width = 4,                   .if_o_phy_8_pipe_PowerDown
		.o_phy_8_pipe_Rate                 (_connected_to_o_phy_8_pipe_Rate_),                 //  output,    width = 3,                   .if_o_phy_8_pipe_Rate
		.o_phy_8_pipe_PclkChangeAck        (_connected_to_o_phy_8_pipe_PclkChangeAck_),        //  output,    width = 1,                   .if_o_phy_8_pipe_PclkChangeAck
		.o_phy_8_pipe_PCLKRate             (_connected_to_o_phy_8_pipe_PCLKRate_),             //  output,    width = 3,                   .if_o_phy_8_pipe_PCLKRate
		.o_phy_8_pipe_Width                (_connected_to_o_phy_8_pipe_Width_),                //  output,    width = 2,                   .if_o_phy_8_pipe_Width
		.o_phy_8_pipe_PCLK                 (_connected_to_o_phy_8_pipe_PCLK_),                 //  output,    width = 1,                   .if_o_phy_8_pipe_PCLK
		.o_phy_8_pipe_rxelecidle_disable   (_connected_to_o_phy_8_pipe_rxelecidle_disable_),   //  output,    width = 1,                   .if_o_phy_8_pipe_rxelecidle_disable
		.o_phy_8_pipe_txcmnmode_disable    (_connected_to_o_phy_8_pipe_txcmnmode_disable_),    //  output,    width = 1,                   .if_o_phy_8_pipe_txcmnmode_disable
		.o_phy_8_pipe_srisenable           (_connected_to_o_phy_8_pipe_srisenable_),           //  output,    width = 1,                   .if_o_phy_8_pipe_srisenable
		.i_phy_8_pipe_RxClk                (_connected_to_i_phy_8_pipe_RxClk_),                //   input,    width = 1,                   .if_i_phy_8_pipe_RxClk
		.i_phy_8_pipe_RxValid              (_connected_to_i_phy_8_pipe_RxValid_),              //   input,    width = 1,                   .if_i_phy_8_pipe_RxValid
		.i_phy_8_pipe_RxData               (_connected_to_i_phy_8_pipe_RxData_),               //   input,   width = 40,                   .if_i_phy_8_pipe_RxData
		.i_phy_8_pipe_RxElecIdle           (_connected_to_i_phy_8_pipe_RxElecIdle_),           //   input,    width = 1,                   .if_i_phy_8_pipe_RxElecIdle
		.i_phy_8_pipe_RxStatus             (_connected_to_i_phy_8_pipe_RxStatus_),             //   input,    width = 3,                   .if_i_phy_8_pipe_RxStatus
		.i_phy_8_pipe_RxStandbyStatus      (_connected_to_i_phy_8_pipe_RxStandbyStatus_),      //   input,    width = 1,                   .if_i_phy_8_pipe_RxStandbyStatus
		.o_phy_8_pipe_RxStandby            (_connected_to_o_phy_8_pipe_RxStandby_),            //  output,    width = 1,                   .if_o_phy_8_pipe_RxStandby
		.o_phy_8_pipe_RxTermination        (_connected_to_o_phy_8_pipe_RxTermination_),        //  output,    width = 1,                   .if_o_phy_8_pipe_RxTermination
		.o_phy_8_pipe_RxWidth              (_connected_to_o_phy_8_pipe_RxWidth_),              //  output,    width = 2,                   .if_o_phy_8_pipe_RxWidth
		.i_phy_8_pipe_PhyStatus            (_connected_to_i_phy_8_pipe_PhyStatus_),            //   input,    width = 1,                   .if_i_phy_8_pipe_PhyStatus
		.i_phy_8_pipe_PclkChangeOk         (_connected_to_i_phy_8_pipe_PclkChangeOk_),         //   input,    width = 1,                   .if_i_phy_8_pipe_PclkChangeOk
		.o_phy_8_pipe_M2P_MessageBus       (_connected_to_o_phy_8_pipe_M2P_MessageBus_),       //  output,    width = 8,                   .if_o_phy_8_pipe_M2P_MessageBus
		.i_phy_8_pipe_P2M_MessageBus       (_connected_to_i_phy_8_pipe_P2M_MessageBus_),       //   input,    width = 8,                   .if_i_phy_8_pipe_P2M_MessageBus
		.o_phy_9_pipe_TxDataValid          (_connected_to_o_phy_9_pipe_TxDataValid_),          //  output,    width = 1,                   .if_o_phy_9_pipe_TxDataValid
		.o_phy_9_pipe_TxData               (_connected_to_o_phy_9_pipe_TxData_),               //  output,   width = 40,                   .if_o_phy_9_pipe_TxData
		.o_phy_9_pipe_TxDetRxLpbk          (_connected_to_o_phy_9_pipe_TxDetRxLpbk_),          //  output,    width = 1,                   .if_o_phy_9_pipe_TxDetRxLpbk
		.o_phy_9_pipe_TxElecIdle           (_connected_to_o_phy_9_pipe_TxElecIdle_),           //  output,    width = 4,                   .if_o_phy_9_pipe_TxElecIdle
		.o_phy_9_pipe_PowerDown            (_connected_to_o_phy_9_pipe_PowerDown_),            //  output,    width = 4,                   .if_o_phy_9_pipe_PowerDown
		.o_phy_9_pipe_Rate                 (_connected_to_o_phy_9_pipe_Rate_),                 //  output,    width = 3,                   .if_o_phy_9_pipe_Rate
		.o_phy_9_pipe_PclkChangeAck        (_connected_to_o_phy_9_pipe_PclkChangeAck_),        //  output,    width = 1,                   .if_o_phy_9_pipe_PclkChangeAck
		.o_phy_9_pipe_PCLKRate             (_connected_to_o_phy_9_pipe_PCLKRate_),             //  output,    width = 3,                   .if_o_phy_9_pipe_PCLKRate
		.o_phy_9_pipe_Width                (_connected_to_o_phy_9_pipe_Width_),                //  output,    width = 2,                   .if_o_phy_9_pipe_Width
		.o_phy_9_pipe_PCLK                 (_connected_to_o_phy_9_pipe_PCLK_),                 //  output,    width = 1,                   .if_o_phy_9_pipe_PCLK
		.o_phy_9_pipe_rxelecidle_disable   (_connected_to_o_phy_9_pipe_rxelecidle_disable_),   //  output,    width = 1,                   .if_o_phy_9_pipe_rxelecidle_disable
		.o_phy_9_pipe_txcmnmode_disable    (_connected_to_o_phy_9_pipe_txcmnmode_disable_),    //  output,    width = 1,                   .if_o_phy_9_pipe_txcmnmode_disable
		.o_phy_9_pipe_srisenable           (_connected_to_o_phy_9_pipe_srisenable_),           //  output,    width = 1,                   .if_o_phy_9_pipe_srisenable
		.i_phy_9_pipe_RxClk                (_connected_to_i_phy_9_pipe_RxClk_),                //   input,    width = 1,                   .if_i_phy_9_pipe_RxClk
		.i_phy_9_pipe_RxValid              (_connected_to_i_phy_9_pipe_RxValid_),              //   input,    width = 1,                   .if_i_phy_9_pipe_RxValid
		.i_phy_9_pipe_RxData               (_connected_to_i_phy_9_pipe_RxData_),               //   input,   width = 40,                   .if_i_phy_9_pipe_RxData
		.i_phy_9_pipe_RxElecIdle           (_connected_to_i_phy_9_pipe_RxElecIdle_),           //   input,    width = 1,                   .if_i_phy_9_pipe_RxElecIdle
		.i_phy_9_pipe_RxStatus             (_connected_to_i_phy_9_pipe_RxStatus_),             //   input,    width = 3,                   .if_i_phy_9_pipe_RxStatus
		.i_phy_9_pipe_RxStandbyStatus      (_connected_to_i_phy_9_pipe_RxStandbyStatus_),      //   input,    width = 1,                   .if_i_phy_9_pipe_RxStandbyStatus
		.o_phy_9_pipe_RxStandby            (_connected_to_o_phy_9_pipe_RxStandby_),            //  output,    width = 1,                   .if_o_phy_9_pipe_RxStandby
		.o_phy_9_pipe_RxTermination        (_connected_to_o_phy_9_pipe_RxTermination_),        //  output,    width = 1,                   .if_o_phy_9_pipe_RxTermination
		.o_phy_9_pipe_RxWidth              (_connected_to_o_phy_9_pipe_RxWidth_),              //  output,    width = 2,                   .if_o_phy_9_pipe_RxWidth
		.i_phy_9_pipe_PhyStatus            (_connected_to_i_phy_9_pipe_PhyStatus_),            //   input,    width = 1,                   .if_i_phy_9_pipe_PhyStatus
		.i_phy_9_pipe_PclkChangeOk         (_connected_to_i_phy_9_pipe_PclkChangeOk_),         //   input,    width = 1,                   .if_i_phy_9_pipe_PclkChangeOk
		.o_phy_9_pipe_M2P_MessageBus       (_connected_to_o_phy_9_pipe_M2P_MessageBus_),       //  output,    width = 8,                   .if_o_phy_9_pipe_M2P_MessageBus
		.i_phy_9_pipe_P2M_MessageBus       (_connected_to_i_phy_9_pipe_P2M_MessageBus_),       //   input,    width = 8,                   .if_i_phy_9_pipe_P2M_MessageBus
		.o_phy_10_pipe_TxDataValid         (_connected_to_o_phy_10_pipe_TxDataValid_),         //  output,    width = 1,                   .if_o_phy_10_pipe_TxDataValid
		.o_phy_10_pipe_TxData              (_connected_to_o_phy_10_pipe_TxData_),              //  output,   width = 40,                   .if_o_phy_10_pipe_TxData
		.o_phy_10_pipe_TxDetRxLpbk         (_connected_to_o_phy_10_pipe_TxDetRxLpbk_),         //  output,    width = 1,                   .if_o_phy_10_pipe_TxDetRxLpbk
		.o_phy_10_pipe_TxElecIdle          (_connected_to_o_phy_10_pipe_TxElecIdle_),          //  output,    width = 4,                   .if_o_phy_10_pipe_TxElecIdle
		.o_phy_10_pipe_PowerDown           (_connected_to_o_phy_10_pipe_PowerDown_),           //  output,    width = 4,                   .if_o_phy_10_pipe_PowerDown
		.o_phy_10_pipe_Rate                (_connected_to_o_phy_10_pipe_Rate_),                //  output,    width = 3,                   .if_o_phy_10_pipe_Rate
		.o_phy_10_pipe_PclkChangeAck       (_connected_to_o_phy_10_pipe_PclkChangeAck_),       //  output,    width = 1,                   .if_o_phy_10_pipe_PclkChangeAck
		.o_phy_10_pipe_PCLKRate            (_connected_to_o_phy_10_pipe_PCLKRate_),            //  output,    width = 3,                   .if_o_phy_10_pipe_PCLKRate
		.o_phy_10_pipe_Width               (_connected_to_o_phy_10_pipe_Width_),               //  output,    width = 2,                   .if_o_phy_10_pipe_Width
		.o_phy_10_pipe_PCLK                (_connected_to_o_phy_10_pipe_PCLK_),                //  output,    width = 1,                   .if_o_phy_10_pipe_PCLK
		.o_phy_10_pipe_rxelecidle_disable  (_connected_to_o_phy_10_pipe_rxelecidle_disable_),  //  output,    width = 1,                   .if_o_phy_10_pipe_rxelecidle_disable
		.o_phy_10_pipe_txcmnmode_disable   (_connected_to_o_phy_10_pipe_txcmnmode_disable_),   //  output,    width = 1,                   .if_o_phy_10_pipe_txcmnmode_disable
		.o_phy_10_pipe_srisenable          (_connected_to_o_phy_10_pipe_srisenable_),          //  output,    width = 1,                   .if_o_phy_10_pipe_srisenable
		.i_phy_10_pipe_RxClk               (_connected_to_i_phy_10_pipe_RxClk_),               //   input,    width = 1,                   .if_i_phy_10_pipe_RxClk
		.i_phy_10_pipe_RxValid             (_connected_to_i_phy_10_pipe_RxValid_),             //   input,    width = 1,                   .if_i_phy_10_pipe_RxValid
		.i_phy_10_pipe_RxData              (_connected_to_i_phy_10_pipe_RxData_),              //   input,   width = 40,                   .if_i_phy_10_pipe_RxData
		.i_phy_10_pipe_RxElecIdle          (_connected_to_i_phy_10_pipe_RxElecIdle_),          //   input,    width = 1,                   .if_i_phy_10_pipe_RxElecIdle
		.i_phy_10_pipe_RxStatus            (_connected_to_i_phy_10_pipe_RxStatus_),            //   input,    width = 3,                   .if_i_phy_10_pipe_RxStatus
		.i_phy_10_pipe_RxStandbyStatus     (_connected_to_i_phy_10_pipe_RxStandbyStatus_),     //   input,    width = 1,                   .if_i_phy_10_pipe_RxStandbyStatus
		.o_phy_10_pipe_RxStandby           (_connected_to_o_phy_10_pipe_RxStandby_),           //  output,    width = 1,                   .if_o_phy_10_pipe_RxStandby
		.o_phy_10_pipe_RxTermination       (_connected_to_o_phy_10_pipe_RxTermination_),       //  output,    width = 1,                   .if_o_phy_10_pipe_RxTermination
		.o_phy_10_pipe_RxWidth             (_connected_to_o_phy_10_pipe_RxWidth_),             //  output,    width = 2,                   .if_o_phy_10_pipe_RxWidth
		.i_phy_10_pipe_PhyStatus           (_connected_to_i_phy_10_pipe_PhyStatus_),           //   input,    width = 1,                   .if_i_phy_10_pipe_PhyStatus
		.i_phy_10_pipe_PclkChangeOk        (_connected_to_i_phy_10_pipe_PclkChangeOk_),        //   input,    width = 1,                   .if_i_phy_10_pipe_PclkChangeOk
		.o_phy_10_pipe_M2P_MessageBus      (_connected_to_o_phy_10_pipe_M2P_MessageBus_),      //  output,    width = 8,                   .if_o_phy_10_pipe_M2P_MessageBus
		.i_phy_10_pipe_P2M_MessageBus      (_connected_to_i_phy_10_pipe_P2M_MessageBus_),      //   input,    width = 8,                   .if_i_phy_10_pipe_P2M_MessageBus
		.o_phy_11_pipe_TxDataValid         (_connected_to_o_phy_11_pipe_TxDataValid_),         //  output,    width = 1,                   .if_o_phy_11_pipe_TxDataValid
		.o_phy_11_pipe_TxData              (_connected_to_o_phy_11_pipe_TxData_),              //  output,   width = 40,                   .if_o_phy_11_pipe_TxData
		.o_phy_11_pipe_TxDetRxLpbk         (_connected_to_o_phy_11_pipe_TxDetRxLpbk_),         //  output,    width = 1,                   .if_o_phy_11_pipe_TxDetRxLpbk
		.o_phy_11_pipe_TxElecIdle          (_connected_to_o_phy_11_pipe_TxElecIdle_),          //  output,    width = 4,                   .if_o_phy_11_pipe_TxElecIdle
		.o_phy_11_pipe_PowerDown           (_connected_to_o_phy_11_pipe_PowerDown_),           //  output,    width = 4,                   .if_o_phy_11_pipe_PowerDown
		.o_phy_11_pipe_Rate                (_connected_to_o_phy_11_pipe_Rate_),                //  output,    width = 3,                   .if_o_phy_11_pipe_Rate
		.o_phy_11_pipe_PclkChangeAck       (_connected_to_o_phy_11_pipe_PclkChangeAck_),       //  output,    width = 1,                   .if_o_phy_11_pipe_PclkChangeAck
		.o_phy_11_pipe_PCLKRate            (_connected_to_o_phy_11_pipe_PCLKRate_),            //  output,    width = 3,                   .if_o_phy_11_pipe_PCLKRate
		.o_phy_11_pipe_Width               (_connected_to_o_phy_11_pipe_Width_),               //  output,    width = 2,                   .if_o_phy_11_pipe_Width
		.o_phy_11_pipe_PCLK                (_connected_to_o_phy_11_pipe_PCLK_),                //  output,    width = 1,                   .if_o_phy_11_pipe_PCLK
		.o_phy_11_pipe_rxelecidle_disable  (_connected_to_o_phy_11_pipe_rxelecidle_disable_),  //  output,    width = 1,                   .if_o_phy_11_pipe_rxelecidle_disable
		.o_phy_11_pipe_txcmnmode_disable   (_connected_to_o_phy_11_pipe_txcmnmode_disable_),   //  output,    width = 1,                   .if_o_phy_11_pipe_txcmnmode_disable
		.o_phy_11_pipe_srisenable          (_connected_to_o_phy_11_pipe_srisenable_),          //  output,    width = 1,                   .if_o_phy_11_pipe_srisenable
		.i_phy_11_pipe_RxClk               (_connected_to_i_phy_11_pipe_RxClk_),               //   input,    width = 1,                   .if_i_phy_11_pipe_RxClk
		.i_phy_11_pipe_RxValid             (_connected_to_i_phy_11_pipe_RxValid_),             //   input,    width = 1,                   .if_i_phy_11_pipe_RxValid
		.i_phy_11_pipe_RxData              (_connected_to_i_phy_11_pipe_RxData_),              //   input,   width = 40,                   .if_i_phy_11_pipe_RxData
		.i_phy_11_pipe_RxElecIdle          (_connected_to_i_phy_11_pipe_RxElecIdle_),          //   input,    width = 1,                   .if_i_phy_11_pipe_RxElecIdle
		.i_phy_11_pipe_RxStatus            (_connected_to_i_phy_11_pipe_RxStatus_),            //   input,    width = 3,                   .if_i_phy_11_pipe_RxStatus
		.i_phy_11_pipe_RxStandbyStatus     (_connected_to_i_phy_11_pipe_RxStandbyStatus_),     //   input,    width = 1,                   .if_i_phy_11_pipe_RxStandbyStatus
		.o_phy_11_pipe_RxStandby           (_connected_to_o_phy_11_pipe_RxStandby_),           //  output,    width = 1,                   .if_o_phy_11_pipe_RxStandby
		.o_phy_11_pipe_RxTermination       (_connected_to_o_phy_11_pipe_RxTermination_),       //  output,    width = 1,                   .if_o_phy_11_pipe_RxTermination
		.o_phy_11_pipe_RxWidth             (_connected_to_o_phy_11_pipe_RxWidth_),             //  output,    width = 2,                   .if_o_phy_11_pipe_RxWidth
		.i_phy_11_pipe_PhyStatus           (_connected_to_i_phy_11_pipe_PhyStatus_),           //   input,    width = 1,                   .if_i_phy_11_pipe_PhyStatus
		.i_phy_11_pipe_PclkChangeOk        (_connected_to_i_phy_11_pipe_PclkChangeOk_),        //   input,    width = 1,                   .if_i_phy_11_pipe_PclkChangeOk
		.o_phy_11_pipe_M2P_MessageBus      (_connected_to_o_phy_11_pipe_M2P_MessageBus_),      //  output,    width = 8,                   .if_o_phy_11_pipe_M2P_MessageBus
		.i_phy_11_pipe_P2M_MessageBus      (_connected_to_i_phy_11_pipe_P2M_MessageBus_),      //   input,    width = 8,                   .if_i_phy_11_pipe_P2M_MessageBus
		.o_phy_12_pipe_TxDataValid         (_connected_to_o_phy_12_pipe_TxDataValid_),         //  output,    width = 1,                   .if_o_phy_12_pipe_TxDataValid
		.o_phy_12_pipe_TxData              (_connected_to_o_phy_12_pipe_TxData_),              //  output,   width = 40,                   .if_o_phy_12_pipe_TxData
		.o_phy_12_pipe_TxDetRxLpbk         (_connected_to_o_phy_12_pipe_TxDetRxLpbk_),         //  output,    width = 1,                   .if_o_phy_12_pipe_TxDetRxLpbk
		.o_phy_12_pipe_TxElecIdle          (_connected_to_o_phy_12_pipe_TxElecIdle_),          //  output,    width = 4,                   .if_o_phy_12_pipe_TxElecIdle
		.o_phy_12_pipe_PowerDown           (_connected_to_o_phy_12_pipe_PowerDown_),           //  output,    width = 4,                   .if_o_phy_12_pipe_PowerDown
		.o_phy_12_pipe_Rate                (_connected_to_o_phy_12_pipe_Rate_),                //  output,    width = 3,                   .if_o_phy_12_pipe_Rate
		.o_phy_12_pipe_PclkChangeAck       (_connected_to_o_phy_12_pipe_PclkChangeAck_),       //  output,    width = 1,                   .if_o_phy_12_pipe_PclkChangeAck
		.o_phy_12_pipe_PCLKRate            (_connected_to_o_phy_12_pipe_PCLKRate_),            //  output,    width = 3,                   .if_o_phy_12_pipe_PCLKRate
		.o_phy_12_pipe_Width               (_connected_to_o_phy_12_pipe_Width_),               //  output,    width = 2,                   .if_o_phy_12_pipe_Width
		.o_phy_12_pipe_PCLK                (_connected_to_o_phy_12_pipe_PCLK_),                //  output,    width = 1,                   .if_o_phy_12_pipe_PCLK
		.o_phy_12_pipe_rxelecidle_disable  (_connected_to_o_phy_12_pipe_rxelecidle_disable_),  //  output,    width = 1,                   .if_o_phy_12_pipe_rxelecidle_disable
		.o_phy_12_pipe_txcmnmode_disable   (_connected_to_o_phy_12_pipe_txcmnmode_disable_),   //  output,    width = 1,                   .if_o_phy_12_pipe_txcmnmode_disable
		.o_phy_12_pipe_srisenable          (_connected_to_o_phy_12_pipe_srisenable_),          //  output,    width = 1,                   .if_o_phy_12_pipe_srisenable
		.i_phy_12_pipe_RxClk               (_connected_to_i_phy_12_pipe_RxClk_),               //   input,    width = 1,                   .if_i_phy_12_pipe_RxClk
		.i_phy_12_pipe_RxValid             (_connected_to_i_phy_12_pipe_RxValid_),             //   input,    width = 1,                   .if_i_phy_12_pipe_RxValid
		.i_phy_12_pipe_RxData              (_connected_to_i_phy_12_pipe_RxData_),              //   input,   width = 40,                   .if_i_phy_12_pipe_RxData
		.i_phy_12_pipe_RxElecIdle          (_connected_to_i_phy_12_pipe_RxElecIdle_),          //   input,    width = 1,                   .if_i_phy_12_pipe_RxElecIdle
		.i_phy_12_pipe_RxStatus            (_connected_to_i_phy_12_pipe_RxStatus_),            //   input,    width = 3,                   .if_i_phy_12_pipe_RxStatus
		.i_phy_12_pipe_RxStandbyStatus     (_connected_to_i_phy_12_pipe_RxStandbyStatus_),     //   input,    width = 1,                   .if_i_phy_12_pipe_RxStandbyStatus
		.o_phy_12_pipe_RxStandby           (_connected_to_o_phy_12_pipe_RxStandby_),           //  output,    width = 1,                   .if_o_phy_12_pipe_RxStandby
		.o_phy_12_pipe_RxTermination       (_connected_to_o_phy_12_pipe_RxTermination_),       //  output,    width = 1,                   .if_o_phy_12_pipe_RxTermination
		.o_phy_12_pipe_RxWidth             (_connected_to_o_phy_12_pipe_RxWidth_),             //  output,    width = 2,                   .if_o_phy_12_pipe_RxWidth
		.i_phy_12_pipe_PhyStatus           (_connected_to_i_phy_12_pipe_PhyStatus_),           //   input,    width = 1,                   .if_i_phy_12_pipe_PhyStatus
		.i_phy_12_pipe_PclkChangeOk        (_connected_to_i_phy_12_pipe_PclkChangeOk_),        //   input,    width = 1,                   .if_i_phy_12_pipe_PclkChangeOk
		.o_phy_12_pipe_M2P_MessageBus      (_connected_to_o_phy_12_pipe_M2P_MessageBus_),      //  output,    width = 8,                   .if_o_phy_12_pipe_M2P_MessageBus
		.i_phy_12_pipe_P2M_MessageBus      (_connected_to_i_phy_12_pipe_P2M_MessageBus_),      //   input,    width = 8,                   .if_i_phy_12_pipe_P2M_MessageBus
		.o_phy_13_pipe_TxDataValid         (_connected_to_o_phy_13_pipe_TxDataValid_),         //  output,    width = 1,                   .if_o_phy_13_pipe_TxDataValid
		.o_phy_13_pipe_TxData              (_connected_to_o_phy_13_pipe_TxData_),              //  output,   width = 40,                   .if_o_phy_13_pipe_TxData
		.o_phy_13_pipe_TxDetRxLpbk         (_connected_to_o_phy_13_pipe_TxDetRxLpbk_),         //  output,    width = 1,                   .if_o_phy_13_pipe_TxDetRxLpbk
		.o_phy_13_pipe_TxElecIdle          (_connected_to_o_phy_13_pipe_TxElecIdle_),          //  output,    width = 4,                   .if_o_phy_13_pipe_TxElecIdle
		.o_phy_13_pipe_PowerDown           (_connected_to_o_phy_13_pipe_PowerDown_),           //  output,    width = 4,                   .if_o_phy_13_pipe_PowerDown
		.o_phy_13_pipe_Rate                (_connected_to_o_phy_13_pipe_Rate_),                //  output,    width = 3,                   .if_o_phy_13_pipe_Rate
		.o_phy_13_pipe_PclkChangeAck       (_connected_to_o_phy_13_pipe_PclkChangeAck_),       //  output,    width = 1,                   .if_o_phy_13_pipe_PclkChangeAck
		.o_phy_13_pipe_PCLKRate            (_connected_to_o_phy_13_pipe_PCLKRate_),            //  output,    width = 3,                   .if_o_phy_13_pipe_PCLKRate
		.o_phy_13_pipe_Width               (_connected_to_o_phy_13_pipe_Width_),               //  output,    width = 2,                   .if_o_phy_13_pipe_Width
		.o_phy_13_pipe_PCLK                (_connected_to_o_phy_13_pipe_PCLK_),                //  output,    width = 1,                   .if_o_phy_13_pipe_PCLK
		.o_phy_13_pipe_rxelecidle_disable  (_connected_to_o_phy_13_pipe_rxelecidle_disable_),  //  output,    width = 1,                   .if_o_phy_13_pipe_rxelecidle_disable
		.o_phy_13_pipe_txcmnmode_disable   (_connected_to_o_phy_13_pipe_txcmnmode_disable_),   //  output,    width = 1,                   .if_o_phy_13_pipe_txcmnmode_disable
		.o_phy_13_pipe_srisenable          (_connected_to_o_phy_13_pipe_srisenable_),          //  output,    width = 1,                   .if_o_phy_13_pipe_srisenable
		.i_phy_13_pipe_RxClk               (_connected_to_i_phy_13_pipe_RxClk_),               //   input,    width = 1,                   .if_i_phy_13_pipe_RxClk
		.i_phy_13_pipe_RxValid             (_connected_to_i_phy_13_pipe_RxValid_),             //   input,    width = 1,                   .if_i_phy_13_pipe_RxValid
		.i_phy_13_pipe_RxData              (_connected_to_i_phy_13_pipe_RxData_),              //   input,   width = 40,                   .if_i_phy_13_pipe_RxData
		.i_phy_13_pipe_RxElecIdle          (_connected_to_i_phy_13_pipe_RxElecIdle_),          //   input,    width = 1,                   .if_i_phy_13_pipe_RxElecIdle
		.i_phy_13_pipe_RxStatus            (_connected_to_i_phy_13_pipe_RxStatus_),            //   input,    width = 3,                   .if_i_phy_13_pipe_RxStatus
		.i_phy_13_pipe_RxStandbyStatus     (_connected_to_i_phy_13_pipe_RxStandbyStatus_),     //   input,    width = 1,                   .if_i_phy_13_pipe_RxStandbyStatus
		.o_phy_13_pipe_RxStandby           (_connected_to_o_phy_13_pipe_RxStandby_),           //  output,    width = 1,                   .if_o_phy_13_pipe_RxStandby
		.o_phy_13_pipe_RxTermination       (_connected_to_o_phy_13_pipe_RxTermination_),       //  output,    width = 1,                   .if_o_phy_13_pipe_RxTermination
		.o_phy_13_pipe_RxWidth             (_connected_to_o_phy_13_pipe_RxWidth_),             //  output,    width = 2,                   .if_o_phy_13_pipe_RxWidth
		.i_phy_13_pipe_PhyStatus           (_connected_to_i_phy_13_pipe_PhyStatus_),           //   input,    width = 1,                   .if_i_phy_13_pipe_PhyStatus
		.i_phy_13_pipe_PclkChangeOk        (_connected_to_i_phy_13_pipe_PclkChangeOk_),        //   input,    width = 1,                   .if_i_phy_13_pipe_PclkChangeOk
		.o_phy_13_pipe_M2P_MessageBus      (_connected_to_o_phy_13_pipe_M2P_MessageBus_),      //  output,    width = 8,                   .if_o_phy_13_pipe_M2P_MessageBus
		.i_phy_13_pipe_P2M_MessageBus      (_connected_to_i_phy_13_pipe_P2M_MessageBus_),      //   input,    width = 8,                   .if_i_phy_13_pipe_P2M_MessageBus
		.o_phy_14_pipe_TxDataValid         (_connected_to_o_phy_14_pipe_TxDataValid_),         //  output,    width = 1,                   .if_o_phy_14_pipe_TxDataValid
		.o_phy_14_pipe_TxData              (_connected_to_o_phy_14_pipe_TxData_),              //  output,   width = 40,                   .if_o_phy_14_pipe_TxData
		.o_phy_14_pipe_TxDetRxLpbk         (_connected_to_o_phy_14_pipe_TxDetRxLpbk_),         //  output,    width = 1,                   .if_o_phy_14_pipe_TxDetRxLpbk
		.o_phy_14_pipe_TxElecIdle          (_connected_to_o_phy_14_pipe_TxElecIdle_),          //  output,    width = 4,                   .if_o_phy_14_pipe_TxElecIdle
		.o_phy_14_pipe_PowerDown           (_connected_to_o_phy_14_pipe_PowerDown_),           //  output,    width = 4,                   .if_o_phy_14_pipe_PowerDown
		.o_phy_14_pipe_Rate                (_connected_to_o_phy_14_pipe_Rate_),                //  output,    width = 3,                   .if_o_phy_14_pipe_Rate
		.o_phy_14_pipe_PclkChangeAck       (_connected_to_o_phy_14_pipe_PclkChangeAck_),       //  output,    width = 1,                   .if_o_phy_14_pipe_PclkChangeAck
		.o_phy_14_pipe_PCLKRate            (_connected_to_o_phy_14_pipe_PCLKRate_),            //  output,    width = 3,                   .if_o_phy_14_pipe_PCLKRate
		.o_phy_14_pipe_Width               (_connected_to_o_phy_14_pipe_Width_),               //  output,    width = 2,                   .if_o_phy_14_pipe_Width
		.o_phy_14_pipe_PCLK                (_connected_to_o_phy_14_pipe_PCLK_),                //  output,    width = 1,                   .if_o_phy_14_pipe_PCLK
		.o_phy_14_pipe_rxelecidle_disable  (_connected_to_o_phy_14_pipe_rxelecidle_disable_),  //  output,    width = 1,                   .if_o_phy_14_pipe_rxelecidle_disable
		.o_phy_14_pipe_txcmnmode_disable   (_connected_to_o_phy_14_pipe_txcmnmode_disable_),   //  output,    width = 1,                   .if_o_phy_14_pipe_txcmnmode_disable
		.o_phy_14_pipe_srisenable          (_connected_to_o_phy_14_pipe_srisenable_),          //  output,    width = 1,                   .if_o_phy_14_pipe_srisenable
		.i_phy_14_pipe_RxClk               (_connected_to_i_phy_14_pipe_RxClk_),               //   input,    width = 1,                   .if_i_phy_14_pipe_RxClk
		.i_phy_14_pipe_RxValid             (_connected_to_i_phy_14_pipe_RxValid_),             //   input,    width = 1,                   .if_i_phy_14_pipe_RxValid
		.i_phy_14_pipe_RxData              (_connected_to_i_phy_14_pipe_RxData_),              //   input,   width = 40,                   .if_i_phy_14_pipe_RxData
		.i_phy_14_pipe_RxElecIdle          (_connected_to_i_phy_14_pipe_RxElecIdle_),          //   input,    width = 1,                   .if_i_phy_14_pipe_RxElecIdle
		.i_phy_14_pipe_RxStatus            (_connected_to_i_phy_14_pipe_RxStatus_),            //   input,    width = 3,                   .if_i_phy_14_pipe_RxStatus
		.i_phy_14_pipe_RxStandbyStatus     (_connected_to_i_phy_14_pipe_RxStandbyStatus_),     //   input,    width = 1,                   .if_i_phy_14_pipe_RxStandbyStatus
		.o_phy_14_pipe_RxStandby           (_connected_to_o_phy_14_pipe_RxStandby_),           //  output,    width = 1,                   .if_o_phy_14_pipe_RxStandby
		.o_phy_14_pipe_RxTermination       (_connected_to_o_phy_14_pipe_RxTermination_),       //  output,    width = 1,                   .if_o_phy_14_pipe_RxTermination
		.o_phy_14_pipe_RxWidth             (_connected_to_o_phy_14_pipe_RxWidth_),             //  output,    width = 2,                   .if_o_phy_14_pipe_RxWidth
		.i_phy_14_pipe_PhyStatus           (_connected_to_i_phy_14_pipe_PhyStatus_),           //   input,    width = 1,                   .if_i_phy_14_pipe_PhyStatus
		.i_phy_14_pipe_PclkChangeOk        (_connected_to_i_phy_14_pipe_PclkChangeOk_),        //   input,    width = 1,                   .if_i_phy_14_pipe_PclkChangeOk
		.o_phy_14_pipe_M2P_MessageBus      (_connected_to_o_phy_14_pipe_M2P_MessageBus_),      //  output,    width = 8,                   .if_o_phy_14_pipe_M2P_MessageBus
		.i_phy_14_pipe_P2M_MessageBus      (_connected_to_i_phy_14_pipe_P2M_MessageBus_),      //   input,    width = 8,                   .if_i_phy_14_pipe_P2M_MessageBus
		.o_phy_15_pipe_TxDataValid         (_connected_to_o_phy_15_pipe_TxDataValid_),         //  output,    width = 1,                   .if_o_phy_15_pipe_TxDataValid
		.o_phy_15_pipe_TxData              (_connected_to_o_phy_15_pipe_TxData_),              //  output,   width = 40,                   .if_o_phy_15_pipe_TxData
		.o_phy_15_pipe_TxDetRxLpbk         (_connected_to_o_phy_15_pipe_TxDetRxLpbk_),         //  output,    width = 1,                   .if_o_phy_15_pipe_TxDetRxLpbk
		.o_phy_15_pipe_TxElecIdle          (_connected_to_o_phy_15_pipe_TxElecIdle_),          //  output,    width = 4,                   .if_o_phy_15_pipe_TxElecIdle
		.o_phy_15_pipe_PowerDown           (_connected_to_o_phy_15_pipe_PowerDown_),           //  output,    width = 4,                   .if_o_phy_15_pipe_PowerDown
		.o_phy_15_pipe_Rate                (_connected_to_o_phy_15_pipe_Rate_),                //  output,    width = 3,                   .if_o_phy_15_pipe_Rate
		.o_phy_15_pipe_PclkChangeAck       (_connected_to_o_phy_15_pipe_PclkChangeAck_),       //  output,    width = 1,                   .if_o_phy_15_pipe_PclkChangeAck
		.o_phy_15_pipe_PCLKRate            (_connected_to_o_phy_15_pipe_PCLKRate_),            //  output,    width = 3,                   .if_o_phy_15_pipe_PCLKRate
		.o_phy_15_pipe_Width               (_connected_to_o_phy_15_pipe_Width_),               //  output,    width = 2,                   .if_o_phy_15_pipe_Width
		.o_phy_15_pipe_PCLK                (_connected_to_o_phy_15_pipe_PCLK_),                //  output,    width = 1,                   .if_o_phy_15_pipe_PCLK
		.o_phy_15_pipe_rxelecidle_disable  (_connected_to_o_phy_15_pipe_rxelecidle_disable_),  //  output,    width = 1,                   .if_o_phy_15_pipe_rxelecidle_disable
		.o_phy_15_pipe_txcmnmode_disable   (_connected_to_o_phy_15_pipe_txcmnmode_disable_),   //  output,    width = 1,                   .if_o_phy_15_pipe_txcmnmode_disable
		.o_phy_15_pipe_srisenable          (_connected_to_o_phy_15_pipe_srisenable_),          //  output,    width = 1,                   .if_o_phy_15_pipe_srisenable
		.i_phy_15_pipe_RxClk               (_connected_to_i_phy_15_pipe_RxClk_),               //   input,    width = 1,                   .if_i_phy_15_pipe_RxClk
		.i_phy_15_pipe_RxValid             (_connected_to_i_phy_15_pipe_RxValid_),             //   input,    width = 1,                   .if_i_phy_15_pipe_RxValid
		.i_phy_15_pipe_RxData              (_connected_to_i_phy_15_pipe_RxData_),              //   input,   width = 40,                   .if_i_phy_15_pipe_RxData
		.i_phy_15_pipe_RxElecIdle          (_connected_to_i_phy_15_pipe_RxElecIdle_),          //   input,    width = 1,                   .if_i_phy_15_pipe_RxElecIdle
		.i_phy_15_pipe_RxStatus            (_connected_to_i_phy_15_pipe_RxStatus_),            //   input,    width = 3,                   .if_i_phy_15_pipe_RxStatus
		.i_phy_15_pipe_RxStandbyStatus     (_connected_to_i_phy_15_pipe_RxStandbyStatus_),     //   input,    width = 1,                   .if_i_phy_15_pipe_RxStandbyStatus
		.o_phy_15_pipe_RxStandby           (_connected_to_o_phy_15_pipe_RxStandby_),           //  output,    width = 1,                   .if_o_phy_15_pipe_RxStandby
		.o_phy_15_pipe_RxTermination       (_connected_to_o_phy_15_pipe_RxTermination_),       //  output,    width = 1,                   .if_o_phy_15_pipe_RxTermination
		.o_phy_15_pipe_RxWidth             (_connected_to_o_phy_15_pipe_RxWidth_),             //  output,    width = 2,                   .if_o_phy_15_pipe_RxWidth
		.i_phy_15_pipe_PhyStatus           (_connected_to_i_phy_15_pipe_PhyStatus_),           //   input,    width = 1,                   .if_i_phy_15_pipe_PhyStatus
		.i_phy_15_pipe_PclkChangeOk        (_connected_to_i_phy_15_pipe_PclkChangeOk_),        //   input,    width = 1,                   .if_i_phy_15_pipe_PclkChangeOk
		.o_phy_15_pipe_M2P_MessageBus      (_connected_to_o_phy_15_pipe_M2P_MessageBus_),      //  output,    width = 8,                   .if_o_phy_15_pipe_M2P_MessageBus
		.i_phy_15_pipe_P2M_MessageBus      (_connected_to_i_phy_15_pipe_P2M_MessageBus_),      //   input,    width = 8,                   .if_i_phy_15_pipe_P2M_MessageBus
		.o_phy_0_pipe_rxbitslip_req        (_connected_to_o_phy_0_pipe_rxbitslip_req_),        //  output,    width = 1,                   .if_o_phy_0_pipe_rxbitslip_req
		.o_phy_0_pipe_rxbitslip_va         (_connected_to_o_phy_0_pipe_rxbitslip_va_),         //  output,    width = 5,                   .if_o_phy_0_pipe_rxbitslip_va
		.i_phy_0_pipe_RxBitSlip_Ack        (_connected_to_i_phy_0_pipe_RxBitSlip_Ack_),        //   input,    width = 1,                   .if_i_phy_0_pipe_RxBitSlip_Ack
		.o_phy_1_pipe_rxbitslip_req        (_connected_to_o_phy_1_pipe_rxbitslip_req_),        //  output,    width = 1,                   .if_o_phy_1_pipe_rxbitslip_req
		.o_phy_1_pipe_rxbitslip_va         (_connected_to_o_phy_1_pipe_rxbitslip_va_),         //  output,    width = 5,                   .if_o_phy_1_pipe_rxbitslip_va
		.i_phy_1_pipe_RxBitSlip_Ack        (_connected_to_i_phy_1_pipe_RxBitSlip_Ack_),        //   input,    width = 1,                   .if_i_phy_1_pipe_RxBitSlip_Ack
		.o_phy_2_pipe_rxbitslip_req        (_connected_to_o_phy_2_pipe_rxbitslip_req_),        //  output,    width = 1,                   .if_o_phy_2_pipe_rxbitslip_req
		.o_phy_2_pipe_rxbitslip_va         (_connected_to_o_phy_2_pipe_rxbitslip_va_),         //  output,    width = 5,                   .if_o_phy_2_pipe_rxbitslip_va
		.i_phy_2_pipe_RxBitSlip_Ack        (_connected_to_i_phy_2_pipe_RxBitSlip_Ack_),        //   input,    width = 1,                   .if_i_phy_2_pipe_RxBitSlip_Ack
		.o_phy_3_pipe_rxbitslip_req        (_connected_to_o_phy_3_pipe_rxbitslip_req_),        //  output,    width = 1,                   .if_o_phy_3_pipe_rxbitslip_req
		.o_phy_3_pipe_rxbitslip_va         (_connected_to_o_phy_3_pipe_rxbitslip_va_),         //  output,    width = 5,                   .if_o_phy_3_pipe_rxbitslip_va
		.i_phy_3_pipe_RxBitSlip_Ack        (_connected_to_i_phy_3_pipe_RxBitSlip_Ack_),        //   input,    width = 1,                   .if_i_phy_3_pipe_RxBitSlip_Ack
		.o_phy_4_pipe_rxbitslip_req        (_connected_to_o_phy_4_pipe_rxbitslip_req_),        //  output,    width = 1,                   .if_o_phy_4_pipe_rxbitslip_req
		.o_phy_4_pipe_rxbitslip_va         (_connected_to_o_phy_4_pipe_rxbitslip_va_),         //  output,    width = 5,                   .if_o_phy_4_pipe_rxbitslip_va
		.i_phy_4_pipe_RxBitSlip_Ack        (_connected_to_i_phy_4_pipe_RxBitSlip_Ack_),        //   input,    width = 1,                   .if_i_phy_4_pipe_RxBitSlip_Ack
		.o_phy_5_pipe_rxbitslip_req        (_connected_to_o_phy_5_pipe_rxbitslip_req_),        //  output,    width = 1,                   .if_o_phy_5_pipe_rxbitslip_req
		.o_phy_5_pipe_rxbitslip_va         (_connected_to_o_phy_5_pipe_rxbitslip_va_),         //  output,    width = 5,                   .if_o_phy_5_pipe_rxbitslip_va
		.i_phy_5_pipe_RxBitSlip_Ack        (_connected_to_i_phy_5_pipe_RxBitSlip_Ack_),        //   input,    width = 1,                   .if_i_phy_5_pipe_RxBitSlip_Ack
		.o_phy_6_pipe_rxbitslip_req        (_connected_to_o_phy_6_pipe_rxbitslip_req_),        //  output,    width = 1,                   .if_o_phy_6_pipe_rxbitslip_req
		.o_phy_6_pipe_rxbitslip_va         (_connected_to_o_phy_6_pipe_rxbitslip_va_),         //  output,    width = 5,                   .if_o_phy_6_pipe_rxbitslip_va
		.i_phy_6_pipe_RxBitSlip_Ack        (_connected_to_i_phy_6_pipe_RxBitSlip_Ack_),        //   input,    width = 1,                   .if_i_phy_6_pipe_RxBitSlip_Ack
		.o_phy_7_pipe_rxbitslip_req        (_connected_to_o_phy_7_pipe_rxbitslip_req_),        //  output,    width = 1,                   .if_o_phy_7_pipe_rxbitslip_req
		.o_phy_7_pipe_rxbitslip_va         (_connected_to_o_phy_7_pipe_rxbitslip_va_),         //  output,    width = 5,                   .if_o_phy_7_pipe_rxbitslip_va
		.i_phy_7_pipe_RxBitSlip_Ack        (_connected_to_i_phy_7_pipe_RxBitSlip_Ack_),        //   input,    width = 1,                   .if_i_phy_7_pipe_RxBitSlip_Ack
		.o_phy_8_pipe_rxbitslip_req        (_connected_to_o_phy_8_pipe_rxbitslip_req_),        //  output,    width = 1,                   .if_o_phy_8_pipe_rxbitslip_req
		.o_phy_8_pipe_rxbitslip_va         (_connected_to_o_phy_8_pipe_rxbitslip_va_),         //  output,    width = 5,                   .if_o_phy_8_pipe_rxbitslip_va
		.i_phy_8_pipe_RxBitSlip_Ack        (_connected_to_i_phy_8_pipe_RxBitSlip_Ack_),        //   input,    width = 1,                   .if_i_phy_8_pipe_RxBitSlip_Ack
		.o_phy_9_pipe_rxbitslip_req        (_connected_to_o_phy_9_pipe_rxbitslip_req_),        //  output,    width = 1,                   .if_o_phy_9_pipe_rxbitslip_req
		.o_phy_9_pipe_rxbitslip_va         (_connected_to_o_phy_9_pipe_rxbitslip_va_),         //  output,    width = 5,                   .if_o_phy_9_pipe_rxbitslip_va
		.i_phy_9_pipe_RxBitSlip_Ack        (_connected_to_i_phy_9_pipe_RxBitSlip_Ack_),        //   input,    width = 1,                   .if_i_phy_9_pipe_RxBitSlip_Ack
		.o_phy_10_pipe_rxbitslip_req       (_connected_to_o_phy_10_pipe_rxbitslip_req_),       //  output,    width = 1,                   .if_o_phy_10_pipe_rxbitslip_req
		.o_phy_10_pipe_rxbitslip_va        (_connected_to_o_phy_10_pipe_rxbitslip_va_),        //  output,    width = 5,                   .if_o_phy_10_pipe_rxbitslip_va
		.i_phy_10_pipe_RxBitSlip_Ack       (_connected_to_i_phy_10_pipe_RxBitSlip_Ack_),       //   input,    width = 1,                   .if_i_phy_10_pipe_RxBitSlip_Ack
		.o_phy_11_pipe_rxbitslip_req       (_connected_to_o_phy_11_pipe_rxbitslip_req_),       //  output,    width = 1,                   .if_o_phy_11_pipe_rxbitslip_req
		.o_phy_11_pipe_rxbitslip_va        (_connected_to_o_phy_11_pipe_rxbitslip_va_),        //  output,    width = 5,                   .if_o_phy_11_pipe_rxbitslip_va
		.i_phy_11_pipe_RxBitSlip_Ack       (_connected_to_i_phy_11_pipe_RxBitSlip_Ack_),       //   input,    width = 1,                   .if_i_phy_11_pipe_RxBitSlip_Ack
		.o_phy_12_pipe_rxbitslip_req       (_connected_to_o_phy_12_pipe_rxbitslip_req_),       //  output,    width = 1,                   .if_o_phy_12_pipe_rxbitslip_req
		.o_phy_12_pipe_rxbitslip_va        (_connected_to_o_phy_12_pipe_rxbitslip_va_),        //  output,    width = 5,                   .if_o_phy_12_pipe_rxbitslip_va
		.i_phy_12_pipe_RxBitSlip_Ack       (_connected_to_i_phy_12_pipe_RxBitSlip_Ack_),       //   input,    width = 1,                   .if_i_phy_12_pipe_RxBitSlip_Ack
		.o_phy_13_pipe_rxbitslip_req       (_connected_to_o_phy_13_pipe_rxbitslip_req_),       //  output,    width = 1,                   .if_o_phy_13_pipe_rxbitslip_req
		.o_phy_13_pipe_rxbitslip_va        (_connected_to_o_phy_13_pipe_rxbitslip_va_),        //  output,    width = 5,                   .if_o_phy_13_pipe_rxbitslip_va
		.i_phy_13_pipe_RxBitSlip_Ack       (_connected_to_i_phy_13_pipe_RxBitSlip_Ack_),       //   input,    width = 1,                   .if_i_phy_13_pipe_RxBitSlip_Ack
		.o_phy_14_pipe_rxbitslip_req       (_connected_to_o_phy_14_pipe_rxbitslip_req_),       //  output,    width = 1,                   .if_o_phy_14_pipe_rxbitslip_req
		.o_phy_14_pipe_rxbitslip_va        (_connected_to_o_phy_14_pipe_rxbitslip_va_),        //  output,    width = 5,                   .if_o_phy_14_pipe_rxbitslip_va
		.i_phy_14_pipe_RxBitSlip_Ack       (_connected_to_i_phy_14_pipe_RxBitSlip_Ack_),       //   input,    width = 1,                   .if_i_phy_14_pipe_RxBitSlip_Ack
		.o_phy_15_pipe_rxbitslip_req       (_connected_to_o_phy_15_pipe_rxbitslip_req_),       //  output,    width = 1,                   .if_o_phy_15_pipe_rxbitslip_req
		.o_phy_15_pipe_rxbitslip_va        (_connected_to_o_phy_15_pipe_rxbitslip_va_),        //  output,    width = 5,                   .if_o_phy_15_pipe_rxbitslip_va
		.i_phy_15_pipe_RxBitSlip_Ack       (_connected_to_i_phy_15_pipe_RxBitSlip_Ack_)        //   input,    width = 1,                   .if_i_phy_15_pipe_RxBitSlip_Ack
	);

