###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Thu May 20 17:18:24 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T0[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.277
  Slack Time                    0.287
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +----------------------------------------------------------------------------------------------------+ 
     |  Instance  |        Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |            |                    |                            |       |        |  Time   |   Time   | 
     |------------+--------------------+----------------------------+-------+--------+---------+----------| 
     |            | in_BUS1_S0_T0[0] v |                            | 0.015 |        |   0.137 |   -0.150 | 
     | sb_1b/U145 |                    | AOI22D0BWP40               | 0.015 | -0.001 |   0.136 |   -0.151 | 
     | sb_1b/U145 | B1 v -> ZN ^       | AOI22D0BWP40               | 0.030 |  0.029 |   0.165 |   -0.122 | 
     | sb_1b/U147 |                    | AOI22D1BWP40               | 0.030 |  0.000 |   0.165 |   -0.122 | 
     | sb_1b/U147 | B1 ^ -> ZN v       | AOI22D1BWP40               | 0.031 |  0.031 |   0.196 |   -0.091 | 
     | sb_1b/U247 |                    | CKMUX2D2BWP40              | 0.031 |  0.000 |   0.196 |   -0.091 | 
     | sb_1b/U247 | I0 v -> Z v        | CKMUX2D2BWP40              | 0.069 |  0.076 |   0.272 |   -0.015 | 
     | sb_1b      | out_1_0[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |        |   0.277 |   -0.010 | 
     |            |                    | pe_tile_new_unq1           | 0.070 |  0.005 |   0.277 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 2: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T2[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S1_T2[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.279
  Slack Time                    0.289
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------------+ 
     |  Instance  |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |            |                    |                            |       |       |  Time   |   Time   | 
     |------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |            | in_BUS1_S1_T2[0] v |                            | 0.024 |       |   0.141 |   -0.148 | 
     | sb_1b/U40  |                    | AOI22D1BWP40               | 0.024 | 0.001 |   0.142 |   -0.147 | 
     | sb_1b/U40  | B1 v -> ZN ^       | AOI22D1BWP40               | 0.024 | 0.028 |   0.170 |   -0.119 | 
     | sb_1b/U144 |                    | AOI22D1BWP40               | 0.024 | 0.000 |   0.170 |   -0.119 | 
     | sb_1b/U144 | A2 ^ -> ZN v       | AOI22D1BWP40               | 0.028 | 0.025 |   0.195 |   -0.094 | 
     | sb_1b/U240 |                    | CKMUX2D2BWP40              | 0.028 | 0.000 |   0.195 |   -0.094 | 
     | sb_1b/U240 | I0 v -> Z v        | CKMUX2D2BWP40              | 0.083 | 0.076 |   0.271 |   -0.018 | 
     | sb_1b      | out_2_2[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.279 |   -0.010 | 
     |            |                    | pe_tile_new_unq1           | 0.084 | 0.008 |   0.279 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 3: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T1[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T1[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.279
  Slack Time                    0.289
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +---------------------------------------------------------------------------------------------------+ 
     |  Instance  |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |            |                    |                            |       |       |  Time   |   Time   | 
     |------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |            | in_BUS1_S0_T1[0] v |                            | 0.016 |       |   0.137 |   -0.152 | 
     | sb_1b/U160 |                    | AOI22D0BWP40               | 0.016 | 0.000 |   0.137 |   -0.152 | 
     | sb_1b/U160 | B1 v -> ZN ^       | AOI22D0BWP40               | 0.035 | 0.032 |   0.170 |   -0.119 | 
     | sb_1b/U162 |                    | AOI22D1BWP40               | 0.035 | 0.000 |   0.170 |   -0.119 | 
     | sb_1b/U162 | B1 ^ -> ZN v       | AOI22D1BWP40               | 0.031 | 0.031 |   0.201 |   -0.088 | 
     | sb_1b/U246 |                    | CKMUX2D2BWP40              | 0.031 | 0.000 |   0.201 |   -0.088 | 
     | sb_1b/U246 | I0 v -> Z v        | CKMUX2D2BWP40              | 0.067 | 0.073 |   0.274 |   -0.015 | 
     | sb_1b      | out_1_1[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.279 |   -0.010 | 
     |            |                    | pe_tile_new_unq1           | 0.068 | 0.005 |   0.279 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 4: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T3[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T3[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.282
  Slack Time                    0.292
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +---------------------------------------------------------------------------------------------------------+ 
     |     Instance     |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                  |                    |                            |       |       |  Time   |   Time   | 
     |------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                  | in_BUS1_S0_T3[0] v |                            | 0.015 |       |   0.137 |   -0.156 | 
     | sb_1b/U93        |                    | AOI22D0BWP40               | 0.015 | 0.001 |   0.137 |   -0.155 | 
     | sb_1b/U93        | B1 v -> ZN ^       | AOI22D0BWP40               | 0.037 | 0.032 |   0.169 |   -0.123 | 
     | sb_1b/U95        |                    | AOI22D1BWP40               | 0.037 | 0.000 |   0.169 |   -0.123 | 
     | sb_1b/U95        | B1 ^ -> ZN v       | AOI22D1BWP40               | 0.032 | 0.032 |   0.201 |   -0.091 | 
     | sb_1b/FE_RC_39_0 |                    | AO22D2BWP40                | 0.032 | 0.000 |   0.201 |   -0.091 | 
     | sb_1b/FE_RC_39_0 | A2 v -> Z v        | AO22D2BWP40                | 0.079 | 0.072 |   0.273 |   -0.019 | 
     | sb_1b            | out_3_3[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.282 |   -0.010 | 
     |                  |                    | pe_tile_new_unq1           | 0.080 | 0.009 |   0.282 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 5: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T0[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.283
  Slack Time                    0.293
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +----------------------------------------------------------------------------------------------------+ 
     |  Instance  |        Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |            |                    |                            |       |        |  Time   |   Time   | 
     |------------+--------------------+----------------------------+-------+--------+---------+----------| 
     |            | in_BUS1_S0_T0[0] v |                            | 0.015 |        |   0.137 |   -0.156 | 
     | sb_1b/U157 |                    | AOI22D0BWP40               | 0.015 | -0.001 |   0.136 |   -0.157 | 
     | sb_1b/U157 | B1 v -> ZN ^       | AOI22D0BWP40               | 0.032 |  0.030 |   0.166 |   -0.127 | 
     | sb_1b/U159 |                    | AOI22D1BWP40               | 0.032 |  0.000 |   0.166 |   -0.127 | 
     | sb_1b/U159 | B1 ^ -> ZN v       | AOI22D1BWP40               | 0.031 |  0.031 |   0.197 |   -0.096 | 
     | sb_1b/U242 |                    | CKMUX2D2BWP40              | 0.031 |  0.000 |   0.197 |   -0.096 | 
     | sb_1b/U242 | I0 v -> Z v        | CKMUX2D2BWP40              | 0.083 |  0.077 |   0.274 |   -0.019 | 
     | sb_1b      | out_2_0[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |        |   0.283 |   -0.010 | 
     |            |                    | pe_tile_new_unq1           | 0.084 |  0.009 |   0.283 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 6: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.283
  Slack Time                    0.293
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.136
     +--------------------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |               |                      |                            |       |       |  Time   |   Time   | 
     |---------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S3_T4[15] v |                            | 0.014 |       |   0.136 |   -0.157 | 
     | sb_wide/U596  |                      | AOI22D1BWP40               | 0.014 | 0.001 |   0.137 |   -0.156 | 
     | sb_wide/U596  | B1 v -> ZN ^         | AOI22D1BWP40               | 0.025 | 0.026 |   0.163 |   -0.130 | 
     | sb_wide/U993  |                      | ND2D1BWP40                 | 0.025 | 0.000 |   0.163 |   -0.130 | 
     | sb_wide/U993  | A1 ^ -> ZN v         | ND2D1BWP40                 | 0.035 | 0.027 |   0.190 |   -0.103 | 
     | sb_wide/U1726 |                      | AO22D4BWP40                | 0.035 | 0.000 |   0.190 |   -0.103 | 
     | sb_wide/U1726 | B2 v -> Z v          | AO22D4BWP40                | 0.082 | 0.077 |   0.267 |   -0.026 | 
     | sb_wide       | out_1_4[15] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.283 |   -0.010 | 
     |               |                      | pe_tile_new_unq1           | 0.088 | 0.016 |   0.283 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 7: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T4[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S2_T4[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.286
  Slack Time                    0.296
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.144
     +--------------------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |           |                    |                            |       |       |  Time   |   Time   | 
     |-----------+--------------------+----------------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S2_T4[0] v |                            | 0.032 |       |   0.144 |   -0.152 | 
     | sb_1b/U58 |                    | AOI22D1BWP40               | 0.033 | 0.002 |   0.147 |   -0.149 | 
     | sb_1b/U58 | B1 v -> ZN ^       | AOI22D1BWP40               | 0.027 | 0.032 |   0.179 |   -0.117 | 
     | sb_1b/U62 |                    | AOI22D1BWP40               | 0.027 | 0.000 |   0.179 |   -0.117 | 
     | sb_1b/U62 | A2 ^ -> ZN v       | AOI22D1BWP40               | 0.025 | 0.024 |   0.203 |   -0.093 | 
     | sb_1b/U63 |                    | CKMUX2D2BWP40              | 0.025 | 0.000 |   0.203 |   -0.093 | 
     | sb_1b/U63 | I0 v -> Z v        | CKMUX2D2BWP40              | 0.079 | 0.074 |   0.277 |   -0.019 | 
     | sb_1b     | out_3_4[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.286 |   -0.010 | 
     |           |                    | pe_tile_new_unq1           | 0.080 | 0.009 |   0.286 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 8: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T2[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T2[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.286
  Slack Time                    0.296
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.136
     +--------------------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |           |                    |                            |       |       |  Time   |   Time   | 
     |-----------+--------------------+----------------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S0_T2[0] v |                            | 0.014 |       |   0.136 |   -0.161 | 
     | sb_1b/U67 |                    | AOI22D0BWP40               | 0.014 | 0.000 |   0.136 |   -0.160 | 
     | sb_1b/U67 | B1 v -> ZN ^       | AOI22D0BWP40               | 0.040 | 0.031 |   0.167 |   -0.129 | 
     | sb_1b/U69 |                    | AOI22D1BWP40               | 0.040 | 0.000 |   0.167 |   -0.129 | 
     | sb_1b/U69 | B1 ^ -> ZN v       | AOI22D1BWP40               | 0.033 | 0.036 |   0.203 |   -0.094 | 
     | sb_1b/U71 |                    | CKMUX2D2BWP40              | 0.033 | 0.000 |   0.203 |   -0.094 | 
     | sb_1b/U71 | I0 v -> Z v        | CKMUX2D2BWP40              | 0.076 | 0.077 |   0.279 |   -0.017 | 
     | sb_1b     | out_3_2[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.286 |   -0.010 | 
     |           |                    | pe_tile_new_unq1           | 0.077 | 0.007 |   0.286 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 9: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T1[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T1[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.286
  Slack Time                    0.296
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +----------------------------------------------------------------------------------------------------------+ 
     |     Instance     |        Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                  |                    |                            |       |        |  Time   |   Time   | 
     |------------------+--------------------+----------------------------+-------+--------+---------+----------| 
     |                  | in_BUS1_S0_T1[0] v |                            | 0.016 |        |   0.137 |   -0.159 | 
     | sb_1b/U23        |                    | AOI22D0BWP40               | 0.016 | -0.000 |   0.137 |   -0.159 | 
     | sb_1b/U23        | B1 v -> ZN ^       | AOI22D0BWP40               | 0.036 |  0.032 |   0.170 |   -0.127 | 
     | sb_1b/U25        |                    | AOI22D1BWP40               | 0.036 |  0.000 |   0.170 |   -0.127 | 
     | sb_1b/U25        | B1 ^ -> ZN v       | AOI22D1BWP40               | 0.036 |  0.035 |   0.204 |   -0.092 | 
     | sb_1b/FE_RC_37_0 |                    | AO22D2BWP40                | 0.036 |  0.000 |   0.204 |   -0.092 | 
     | sb_1b/FE_RC_37_0 | A2 v -> Z v        | AO22D2BWP40                | 0.076 |  0.076 |   0.280 |   -0.017 | 
     | sb_1b            | out_3_1[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |        |   0.286 |   -0.010 | 
     |                  |                    | pe_tile_new_unq1           | 0.076 |  0.007 |   0.286 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 10: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T3[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T3[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.287
  Slack Time                    0.297
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +---------------------------------------------------------------------------------------------------+ 
     |  Instance  |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |            |                    |                            |       |       |  Time   |   Time   | 
     |------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |            | in_BUS1_S0_T3[0] v |                            | 0.015 |       |   0.137 |   -0.161 | 
     | sb_1b/U133 |                    | AOI22D0BWP40               | 0.015 | 0.001 |   0.138 |   -0.160 | 
     | sb_1b/U133 | B1 v -> ZN ^       | AOI22D0BWP40               | 0.034 | 0.031 |   0.169 |   -0.129 | 
     | sb_1b/U135 |                    | AOI22D1BWP40               | 0.034 | 0.000 |   0.169 |   -0.129 | 
     | sb_1b/U135 | B1 ^ -> ZN v       | AOI22D1BWP40               | 0.049 | 0.039 |   0.207 |   -0.090 | 
     | sb_1b/U244 |                    | CKMUX2D2BWP40              | 0.049 | 0.000 |   0.207 |   -0.090 | 
     | sb_1b/U244 | I0 v -> Z v        | CKMUX2D2BWP40              | 0.061 | 0.075 |   0.283 |   -0.014 | 
     | sb_1b      | out_1_3[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.287 |   -0.010 | 
     |            |                    | pe_tile_new_unq1           | 0.062 | 0.005 |   0.287 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 11: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T4[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S1_T4[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.288
  Slack Time                    0.298
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------------+ 
     |  Instance  |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |            |                    |                            |       |       |  Time   |   Time   | 
     |------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |            | in_BUS1_S1_T4[0] v |                            | 0.025 |       |   0.141 |   -0.157 | 
     | sb_1b/U30  |                    | AOI22D1BWP40               | 0.025 | 0.002 |   0.143 |   -0.155 | 
     | sb_1b/U30  | B1 v -> ZN ^       | AOI22D1BWP40               | 0.023 | 0.028 |   0.171 |   -0.127 | 
     | sb_1b/U153 |                    | AOI22D1BWP40               | 0.023 | 0.000 |   0.171 |   -0.127 | 
     | sb_1b/U153 | A2 ^ -> ZN v       | AOI22D1BWP40               | 0.032 | 0.027 |   0.198 |   -0.101 | 
     | sb_1b/U238 |                    | CKMUX2D2BWP40              | 0.032 | 0.000 |   0.198 |   -0.101 | 
     | sb_1b/U238 | I0 v -> Z v        | CKMUX2D2BWP40              | 0.083 | 0.082 |   0.279 |   -0.019 | 
     | sb_1b      | out_2_4[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.288 |   -0.010 | 
     |            |                    | pe_tile_new_unq1           | 0.085 | 0.009 |   0.288 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 12: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[14] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[14]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.290
  Slack Time                    0.300
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.138
     +--------------------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |               |                      |                            |       |       |  Time   |   Time   | 
     |---------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S3_T4[14] v |                            | 0.017 |       |   0.138 |   -0.162 | 
     | sb_wide/U1390 |                      | AOI22D1BWP40               | 0.017 | 0.000 |   0.138 |   -0.161 | 
     | sb_wide/U1390 | B2 v -> ZN ^         | AOI22D1BWP40               | 0.026 | 0.029 |   0.168 |   -0.132 | 
     | sb_wide/U1392 |                      | ND2D1BWP40                 | 0.026 | 0.000 |   0.168 |   -0.132 | 
     | sb_wide/U1392 | A1 ^ -> ZN v         | ND2D1BWP40                 | 0.037 | 0.030 |   0.198 |   -0.102 | 
     | sb_wide/U1725 |                      | AO22D4BWP40                | 0.037 | 0.000 |   0.198 |   -0.102 | 
     | sb_wide/U1725 | B2 v -> Z v          | AO22D4BWP40                | 0.081 | 0.075 |   0.273 |   -0.027 | 
     | sb_wide       | out_1_4[14] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.290 |   -0.010 | 
     |               |                      | pe_tile_new_unq1           | 0.089 | 0.017 |   0.290 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 13: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T2[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T2[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.290
  Slack Time                    0.300
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.136
     +---------------------------------------------------------------------------------------------------+ 
     |  Instance  |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |            |                    |                            |       |       |  Time   |   Time   | 
     |------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |            | in_BUS1_S0_T2[0] v |                            | 0.014 |       |   0.136 |   -0.164 | 
     | sb_1b/U139 |                    | AOI22D0BWP40               | 0.014 | 0.000 |   0.136 |   -0.164 | 
     | sb_1b/U139 | B1 v -> ZN ^       | AOI22D0BWP40               | 0.043 | 0.034 |   0.170 |   -0.130 | 
     | sb_1b/U141 |                    | AOI22D1BWP40               | 0.043 | 0.000 |   0.170 |   -0.130 | 
     | sb_1b/U141 | B1 ^ -> ZN v       | AOI22D1BWP40               | 0.036 | 0.037 |   0.207 |   -0.093 | 
     | sb_1b/U245 |                    | CKMUX2D2BWP40              | 0.036 | 0.000 |   0.207 |   -0.093 | 
     | sb_1b/U245 | I0 v -> Z v        | CKMUX2D2BWP40              | 0.070 | 0.076 |   0.283 |   -0.017 | 
     | sb_1b      | out_1_2[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.290 |   -0.010 | 
     |            |                    | pe_tile_new_unq1           | 0.072 | 0.007 |   0.290 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 14: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T2[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T2[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.291
  Slack Time                    0.301
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.015
     = Beginpoint Arrival Time            0.142
     +--------------------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |           |                    |                            |       |       |  Time   |   Time   | 
     |-----------+--------------------+----------------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S3_T2[0] v |                            | 0.029 |       |   0.142 |   -0.159 | 
     | sb_1b/U80 |                    | AOI22D0BWP40               | 0.031 | 0.002 |   0.144 |   -0.157 | 
     | sb_1b/U80 | B1 v -> ZN ^       | AOI22D0BWP40               | 0.034 | 0.035 |   0.179 |   -0.122 | 
     | sb_1b/U83 |                    | AOI22D1BWP40               | 0.034 | 0.000 |   0.179 |   -0.122 | 
     | sb_1b/U83 | A2 ^ -> ZN v       | AOI22D1BWP40               | 0.028 | 0.028 |   0.207 |   -0.094 | 
     | sb_1b/U84 |                    | CKMUX2D1BWP40              | 0.028 | 0.000 |   0.207 |   -0.094 | 
     | sb_1b/U84 | I0 v -> Z v        | CKMUX2D1BWP40              | 0.076 | 0.083 |   0.290 |   -0.011 | 
     | sb_1b     | out_0_2[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.291 |   -0.010 | 
     |           |                    | pe_tile_new_unq1           | 0.076 | 0.001 |   0.291 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 15: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T1[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S1_T1[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.291
  Slack Time                    0.301
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.015
     = Beginpoint Arrival Time            0.142
     +--------------------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |           |                    |                            |       |       |  Time   |   Time   | 
     |-----------+--------------------+----------------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S1_T1[0] v |                            | 0.026 |       |   0.142 |   -0.160 | 
     | sb_1b/U87 |                    | AOI22D0BWP40               | 0.026 | 0.002 |   0.144 |   -0.158 | 
     | sb_1b/U87 | B1 v -> ZN ^       | AOI22D0BWP40               | 0.039 | 0.036 |   0.180 |   -0.122 | 
     | sb_1b/U89 |                    | AOI22D1BWP40               | 0.039 | 0.000 |   0.180 |   -0.122 | 
     | sb_1b/U89 | B1 ^ -> ZN v       | AOI22D1BWP40               | 0.028 | 0.030 |   0.210 |   -0.091 | 
     | sb_1b/U90 |                    | CKMUX2D1BWP40              | 0.028 | 0.000 |   0.210 |   -0.091 | 
     | sb_1b/U90 | I0 v -> Z v        | CKMUX2D1BWP40              | 0.072 | 0.081 |   0.291 |   -0.010 | 
     | sb_1b     | out_0_1[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.291 |   -0.010 | 
     |           |                    | pe_tile_new_unq1           | 0.072 | 0.000 |   0.291 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 16: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T0[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.295
  Slack Time                    0.305
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.144
     +--------------------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |           |                    |                            |       |       |  Time   |   Time   | 
     |-----------+--------------------+----------------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S3_T0[0] v |                            | 0.034 |       |   0.144 |   -0.160 | 
     | sb_1b/U16 |                    | AOI22D1BWP40               | 0.036 | 0.002 |   0.147 |   -0.158 | 
     | sb_1b/U16 | B1 v -> ZN ^       | AOI22D1BWP40               | 0.033 | 0.036 |   0.183 |   -0.122 | 
     | sb_1b/U19 |                    | AOI22D2BWP40               | 0.033 | 0.000 |   0.183 |   -0.122 | 
     | sb_1b/U19 | A2 ^ -> ZN v       | AOI22D2BWP40               | 0.037 | 0.028 |   0.212 |   -0.093 | 
     | sb_1b/U20 |                    | CKMUX2D1BWP40              | 0.037 | 0.000 |   0.212 |   -0.093 | 
     | sb_1b/U20 | I0 v -> Z v        | CKMUX2D1BWP40              | 0.071 | 0.083 |   0.294 |   -0.010 | 
     | sb_1b     | out_0_0[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.295 |   -0.010 | 
     |           |                    | pe_tile_new_unq1           | 0.071 | 0.000 |   0.295 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 17: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[14] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[14]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.295
  Slack Time                    0.305
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +--------------------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |               |                      |                            |       |       |  Time   |   Time   | 
     |---------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S3_T1[14] v |                            | 0.016 |       |   0.137 |   -0.168 | 
     | sb_wide/U485  |                      | AOI22D1BWP40               | 0.016 | 0.001 |   0.138 |   -0.167 | 
     | sb_wide/U485  | B1 v -> ZN ^         | AOI22D1BWP40               | 0.024 | 0.026 |   0.164 |   -0.141 | 
     | sb_wide/U1037 |                      | ND2D1BWP40                 | 0.024 | 0.000 |   0.164 |   -0.141 | 
     | sb_wide/U1037 | A1 ^ -> ZN v         | ND2D1BWP40                 | 0.029 | 0.025 |   0.189 |   -0.116 | 
     | sb_wide/U1693 |                      | AO22D2BWP40                | 0.029 | 0.000 |   0.189 |   -0.116 | 
     | sb_wide/U1693 | B2 v -> Z v          | AO22D2BWP40                | 0.102 | 0.103 |   0.291 |   -0.014 | 
     | sb_wide       | out_2_1[14] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.295 |   -0.010 | 
     |               |                      | pe_tile_new_unq1           | 0.102 | 0.004 |   0.295 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 18: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T1[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S1_T1[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.295
  Slack Time                    0.305
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.015
     = Beginpoint Arrival Time            0.142
     +---------------------------------------------------------------------------------------------------+ 
     |  Instance  |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |            |                    |                            |       |       |  Time   |   Time   | 
     |------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |            | in_BUS1_S1_T1[0] v |                            | 0.026 |       |   0.142 |   -0.163 | 
     | sb_1b/U45  |                    | AOI22D1BWP40               | 0.026 | 0.001 |   0.143 |   -0.162 | 
     | sb_1b/U45  | B1 v -> ZN ^       | AOI22D1BWP40               | 0.035 | 0.034 |   0.177 |   -0.128 | 
     | sb_1b/U156 |                    | AOI22D2BWP40               | 0.035 | 0.000 |   0.177 |   -0.128 | 
     | sb_1b/U156 | A2 ^ -> ZN v       | AOI22D2BWP40               | 0.032 | 0.029 |   0.206 |   -0.099 | 
     | sb_1b/U241 |                    | CKMUX2D2BWP40              | 0.032 | 0.000 |   0.207 |   -0.099 | 
     | sb_1b/U241 | I0 v -> Z v        | CKMUX2D2BWP40              | 0.083 | 0.080 |   0.287 |   -0.019 | 
     | sb_1b      | out_2_1[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.295 |   -0.010 | 
     |            |                    | pe_tile_new_unq1           | 0.084 | 0.009 |   0.295 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 19: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T2[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.296
  Slack Time                    0.306
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.141
     +--------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |              |                      |                            |       |        |  Time   |   Time   | 
     |--------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |              | in_BUS16_S2_T2[15] v |                            | 0.023 |        |   0.141 |   -0.165 | 
     | sb_wide/U384 |                      | AOI22D0BWP40               | 0.024 | -0.002 |   0.139 |   -0.167 | 
     | sb_wide/U384 | A1 v -> ZN ^         | AOI22D0BWP40               | 0.032 |  0.026 |   0.165 |   -0.141 | 
     | sb_wide/U386 |                      | ND2D1BWP40                 | 0.032 |  0.000 |   0.165 |   -0.141 | 
     | sb_wide/U386 | A1 ^ -> ZN v         | ND2D1BWP40                 | 0.023 |  0.022 |   0.187 |   -0.119 | 
     | sb_wide/U387 |                      | AO22D2BWP40                | 0.023 |  0.000 |   0.187 |   -0.119 | 
     | sb_wide/U387 | B2 v -> Z v          | AO22D2BWP40                | 0.110 |  0.102 |   0.289 |   -0.017 | 
     | sb_wide      | out_0_2[15] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.296 |   -0.010 | 
     |              |                      | pe_tile_new_unq1           | 0.111 |  0.007 |   0.296 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 20: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T3[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S1_T3[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.296
  Slack Time                    0.306
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.141
     +---------------------------------------------------------------------------------------------------+ 
     |  Instance  |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |            |                    |                            |       |       |  Time   |   Time   | 
     |------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |            | in_BUS1_S1_T3[0] v |                            | 0.024 |       |   0.141 |   -0.165 | 
     | sb_1b/U35  |                    | AOI22D1BWP40               | 0.024 | 0.002 |   0.143 |   -0.163 | 
     | sb_1b/U35  | B1 v -> ZN ^       | AOI22D1BWP40               | 0.027 | 0.030 |   0.173 |   -0.133 | 
     | sb_1b/U138 |                    | AOI22D1BWP40               | 0.027 | 0.000 |   0.173 |   -0.133 | 
     | sb_1b/U138 | A2 ^ -> ZN v       | AOI22D1BWP40               | 0.039 | 0.032 |   0.205 |   -0.101 | 
     | sb_1b/U239 |                    | CKMUX2D2BWP40              | 0.039 | 0.000 |   0.205 |   -0.101 | 
     | sb_1b/U239 | I0 v -> Z v        | CKMUX2D2BWP40              | 0.081 | 0.083 |   0.288 |   -0.018 | 
     | sb_1b      | out_2_3[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.296 |   -0.010 | 
     |            |                    | pe_tile_new_unq1           | 0.082 | 0.008 |   0.296 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 21: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[13] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T2[13]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.297
  Slack Time                    0.307
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.141
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                      |                            |       |       |  Time   |   Time   | 
     |--------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S2_T2[13] v |                            | 0.023 |       |   0.141 |   -0.166 | 
     | sb_wide/U375 |                      | AOI22D0BWP40               | 0.023 | 0.001 |   0.142 |   -0.165 | 
     | sb_wide/U375 | A1 v -> ZN ^         | AOI22D0BWP40               | 0.033 | 0.026 |   0.168 |   -0.139 | 
     | sb_wide/U378 |                      | ND2D1BWP40                 | 0.033 | 0.000 |   0.168 |   -0.139 | 
     | sb_wide/U378 | A1 ^ -> ZN v         | ND2D1BWP40                 | 0.022 | 0.022 |   0.190 |   -0.117 | 
     | sb_wide/U379 |                      | AO22D2BWP40                | 0.022 | 0.000 |   0.190 |   -0.117 | 
     | sb_wide/U379 | B2 v -> Z v          | AO22D2BWP40                | 0.111 | 0.100 |   0.290 |   -0.017 | 
     | sb_wide      | out_0_2[13] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.297 |   -0.010 | 
     |              |                      | pe_tile_new_unq1           | 0.112 | 0.007 |   0.297 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 22: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T4[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T4[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.297
  Slack Time                    0.307
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.144
     +--------------------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |           |                    |                            |       |       |  Time   |   Time   | 
     |-----------+--------------------+----------------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S3_T4[0] v |                            | 0.032 |       |   0.144 |   -0.163 | 
     | sb_1b/U10 |                    | AOI22D1BWP40               | 0.034 | 0.003 |   0.147 |   -0.160 | 
     | sb_1b/U10 | B1 v -> ZN ^       | AOI22D1BWP40               | 0.032 | 0.036 |   0.183 |   -0.125 | 
     | sb_1b/U13 |                    | AOI22D1BWP40               | 0.032 | 0.000 |   0.183 |   -0.125 | 
     | sb_1b/U13 | A2 ^ -> ZN v       | AOI22D1BWP40               | 0.034 | 0.031 |   0.214 |   -0.094 | 
     | sb_1b/U14 |                    | CKMUX2D1BWP40              | 0.034 | 0.000 |   0.214 |   -0.094 | 
     | sb_1b/U14 | I0 v -> Z v        | CKMUX2D1BWP40              | 0.073 | 0.083 |   0.297 |   -0.010 | 
     | sb_1b     | out_0_4[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.297 |   -0.010 | 
     |           |                    | pe_tile_new_unq1           | 0.073 | 0.000 |   0.297 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 23: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[14] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T2[14]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.298
  Slack Time                    0.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.139
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                      |                            |       |       |  Time   |   Time   | 
     |--------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S3_T2[14] v |                            | 0.020 |       |   0.139 |   -0.169 | 
     | sb_wide/U381 |                      | AOI22D2BWP40               | 0.020 | 0.002 |   0.141 |   -0.167 | 
     | sb_wide/U381 | B1 v -> ZN ^         | AOI22D2BWP40               | 0.031 | 0.030 |   0.170 |   -0.137 | 
     | sb_wide/U382 |                      | CKND2D2BWP40               | 0.031 | 0.000 |   0.170 |   -0.137 | 
     | sb_wide/U382 | A2 ^ -> ZN v         | CKND2D2BWP40               | 0.020 | 0.022 |   0.193 |   -0.115 | 
     | sb_wide/U383 |                      | AO22D2BWP40                | 0.020 | 0.000 |   0.193 |   -0.115 | 
     | sb_wide/U383 | B2 v -> Z v          | AO22D2BWP40                | 0.110 | 0.098 |   0.291 |   -0.016 | 
     | sb_wide      | out_0_2[14] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.298 |   -0.010 | 
     |              |                      | pe_tile_new_unq1           | 0.110 | 0.007 |   0.298 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 24: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T3[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T3[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.298
  Slack Time                    0.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.144
     +--------------------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |           |                    |                            |       |       |  Time   |   Time   | 
     |-----------+--------------------+----------------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S3_T3[0] v |                            | 0.031 |       |   0.144 |   -0.164 | 
     | sb_1b/U73 |                    | AOI22D0BWP40               | 0.033 | 0.002 |   0.145 |   -0.163 | 
     | sb_1b/U73 | B1 v -> ZN ^       | AOI22D0BWP40               | 0.043 | 0.041 |   0.187 |   -0.121 | 
     | sb_1b/U77 |                    | AOI22D2BWP40               | 0.043 | 0.000 |   0.187 |   -0.121 | 
     | sb_1b/U77 | A2 ^ -> ZN v       | AOI22D2BWP40               | 0.030 | 0.029 |   0.216 |   -0.092 | 
     | sb_1b/U78 |                    | CKMUX2D1BWP40              | 0.030 | 0.000 |   0.216 |   -0.092 | 
     | sb_1b/U78 | I0 v -> Z v        | CKMUX2D1BWP40              | 0.073 | 0.082 |   0.298 |   -0.010 | 
     | sb_1b     | out_0_3[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.298 |   -0.010 | 
     |           |                    | pe_tile_new_unq1           | 0.073 | 0.000 |   0.298 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 25: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[14] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T3[14]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.298
  Slack Time                    0.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.140
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                      |                            |       |       |  Time   |   Time   | 
     |--------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S3_T3[14] v |                            | 0.022 |       |   0.140 |   -0.168 | 
     | sb_wide/U441 |                      | AOI22D2BWP40               | 0.022 | 0.002 |   0.142 |   -0.167 | 
     | sb_wide/U441 | B1 v -> ZN ^         | AOI22D2BWP40               | 0.025 | 0.028 |   0.169 |   -0.139 | 
     | sb_wide/U442 |                      | ND2D1BWP40                 | 0.025 | 0.000 |   0.170 |   -0.139 | 
     | sb_wide/U442 | A2 ^ -> ZN v         | ND2D1BWP40                 | 0.026 | 0.024 |   0.194 |   -0.114 | 
     | sb_wide/U444 |                      | AO22D2BWP40                | 0.026 | 0.000 |   0.194 |   -0.114 | 
     | sb_wide/U444 | B2 v -> Z v          | AO22D2BWP40                | 0.110 | 0.098 |   0.292 |   -0.016 | 
     | sb_wide      | out_0_3[14] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.298 |   -0.010 | 
     |              |                      | pe_tile_new_unq1           | 0.110 | 0.006 |   0.298 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 26: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T0[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.300
  Slack Time                    0.310
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +--------------------------------------------------------------------------------------------------+ 
     | Instance |        Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |          |                    |                            |       |        |  Time   |   Time   | 
     |----------+--------------------+----------------------------+-------+--------+---------+----------| 
     |          | in_BUS1_S0_T0[0] v |                            | 0.015 |        |   0.137 |   -0.173 | 
     | sb_1b/U5 |                    | AOI22D0BWP40               | 0.015 | -0.001 |   0.136 |   -0.174 | 
     | sb_1b/U5 | B1 v -> ZN ^       | AOI22D0BWP40               | 0.041 |  0.035 |   0.172 |   -0.138 | 
     | sb_1b/U7 |                    | AOI22D1BWP40               | 0.041 |  0.000 |   0.172 |   -0.138 | 
     | sb_1b/U7 | B1 ^ -> ZN v       | AOI22D1BWP40               | 0.042 |  0.038 |   0.210 |   -0.100 | 
     | sb_1b/U8 |                    | MUX2D2BWP40                | 0.042 |  0.000 |   0.210 |   -0.100 | 
     | sb_1b/U8 | I0 v -> Z v        | MUX2D2BWP40                | 0.083 |  0.081 |   0.290 |   -0.020 | 
     | sb_1b    | out_3_0[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |        |   0.300 |   -0.010 | 
     |          |                    | pe_tile_new_unq1           | 0.085 |  0.010 |   0.300 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 27: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[14] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T1[14]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.300
  Slack Time                    0.310
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.139
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                      |                            |       |       |  Time   |   Time   | 
     |--------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S2_T1[14] v |                            | 0.019 |       |   0.139 |   -0.171 | 
     | sb_wide/U693 |                      | AOI22D2BWP40               | 0.019 | 0.001 |   0.141 |   -0.169 | 
     | sb_wide/U693 | B2 v -> ZN ^         | AOI22D2BWP40               | 0.024 | 0.028 |   0.169 |   -0.141 | 
     | sb_wide/U694 |                      | ND2D1BWP40                 | 0.024 | 0.000 |   0.169 |   -0.141 | 
     | sb_wide/U694 | A2 ^ -> ZN v         | ND2D1BWP40                 | 0.031 | 0.024 |   0.194 |   -0.117 | 
     | sb_wide/U696 |                      | AO22D2BWP40                | 0.031 | 0.000 |   0.194 |   -0.117 | 
     | sb_wide/U696 | B2 v -> Z v          | AO22D2BWP40                | 0.102 | 0.102 |   0.296 |   -0.014 | 
     | sb_wide      | out_3_1[14] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.300 |   -0.010 | 
     |              |                      | pe_tile_new_unq1           | 0.102 | 0.004 |   0.300 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[14] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T4[14]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.301
  Slack Time                    0.311
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.015
     = Beginpoint Arrival Time            0.142
     +--------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |              |                      |                            |       |        |  Time   |   Time   | 
     |--------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |              | in_BUS16_S0_T4[14] v |                            | 0.026 |        |   0.142 |   -0.169 | 
     | sb_wide/U202 |                      | AOI22D0BWP40               | 0.026 | -0.003 |   0.139 |   -0.172 | 
     | sb_wide/U202 | A2 v -> ZN ^         | AOI22D0BWP40               | 0.047 |  0.036 |   0.176 |   -0.136 | 
     | sb_wide/U204 |                      | CKND2D2BWP40               | 0.047 |  0.000 |   0.176 |   -0.136 | 
     | sb_wide/U204 | A1 ^ -> ZN v         | CKND2D2BWP40               | 0.022 |  0.022 |   0.198 |   -0.113 | 
     | sb_wide/U205 |                      | AO22D2BWP40                | 0.022 |  0.000 |   0.198 |   -0.113 | 
     | sb_wide/U205 | B2 v -> Z v          | AO22D2BWP40                | 0.101 |  0.099 |   0.298 |   -0.014 | 
     | sb_wide      | out_3_4[14] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.301 |   -0.010 | 
     |              |                      | pe_tile_new_unq1           | 0.101 |  0.004 |   0.301 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T3[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.302
  Slack Time                    0.312
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.139
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                      |                            |       |       |  Time   |   Time   | 
     |--------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S3_T3[15] v |                            | 0.020 |       |   0.139 |   -0.174 | 
     | sb_wide/U436 |                      | AOI22D1BWP40               | 0.020 | 0.000 |   0.139 |   -0.174 | 
     | sb_wide/U436 | B1 v -> ZN ^         | AOI22D1BWP40               | 0.030 | 0.030 |   0.169 |   -0.143 | 
     | sb_wide/U437 |                      | ND2D1BWP40                 | 0.030 | 0.000 |   0.169 |   -0.143 | 
     | sb_wide/U437 | A2 ^ -> ZN v         | ND2D1BWP40                 | 0.030 | 0.027 |   0.196 |   -0.116 | 
     | sb_wide/U439 |                      | AO22D2BWP40                | 0.030 | 0.000 |   0.196 |   -0.116 | 
     | sb_wide/U439 | B2 v -> Z v          | AO22D2BWP40                | 0.109 | 0.100 |   0.296 |   -0.016 | 
     | sb_wide      | out_0_3[15] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.302 |   -0.010 | 
     |              |                      | pe_tile_new_unq1           | 0.110 | 0.006 |   0.302 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.304
  Slack Time                    0.314
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +--------------------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |               |                      |                            |       |       |  Time   |   Time   | 
     |---------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S3_T1[15] v |                            | 0.015 |       |   0.137 |   -0.177 | 
     | sb_wide/U1615 |                      | AOI22D0BWP40               | 0.015 | 0.001 |   0.137 |   -0.176 | 
     | sb_wide/U1615 | B2 v -> ZN ^         | AOI22D0BWP40               | 0.035 | 0.032 |   0.170 |   -0.144 | 
     | sb_wide/U1617 |                      | ND2D1BWP40                 | 0.035 | 0.000 |   0.170 |   -0.144 | 
     | sb_wide/U1617 | A1 ^ -> ZN v         | ND2D1BWP40                 | 0.031 | 0.028 |   0.197 |   -0.116 | 
     | sb_wide/U1694 |                      | AO22D2BWP40                | 0.031 | 0.000 |   0.197 |   -0.116 | 
     | sb_wide/U1694 | B2 v -> Z v          | AO22D2BWP40                | 0.101 | 0.103 |   0.300 |   -0.013 | 
     | sb_wide       | out_2_1[15] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.304 |   -0.010 | 
     |               |                      | pe_tile_new_unq1           | 0.101 | 0.003 |   0.304 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[14] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[14]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.304
  Slack Time                    0.314
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.138
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                      |                            |       |       |  Time   |   Time   | 
     |--------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S3_T4[14] v |                            | 0.017 |       |   0.138 |   -0.176 | 
     | sb_wide/U117 |                      | AOI22D1BWP40               | 0.017 | 0.000 |   0.138 |   -0.176 | 
     | sb_wide/U117 | B1 v -> ZN ^         | AOI22D1BWP40               | 0.024 | 0.026 |   0.164 |   -0.150 | 
     | sb_wide/U118 |                      | ND2D1BWP40                 | 0.024 | 0.000 |   0.164 |   -0.150 | 
     | sb_wide/U118 | A2 ^ -> ZN v         | ND2D1BWP40                 | 0.038 | 0.029 |   0.194 |   -0.121 | 
     | sb_wide/U119 |                      | AO22D2BWP40                | 0.038 | 0.000 |   0.194 |   -0.120 | 
     | sb_wide/U119 | B2 v -> Z v          | AO22D2BWP40                | 0.119 | 0.101 |   0.295 |   -0.019 | 
     | sb_wide      | out_0_4[14] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.304 |   -0.010 | 
     |              |                      | pe_tile_new_unq1           | 0.121 | 0.009 |   0.304 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.305
  Slack Time                    0.315
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.136
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                      |                            |       |       |  Time   |   Time   | 
     |--------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S3_T4[15] v |                            | 0.014 |       |   0.136 |   -0.178 | 
     | sb_wide/U121 |                      | AOI22D1BWP40               | 0.014 | 0.001 |   0.137 |   -0.178 | 
     | sb_wide/U121 | B1 v -> ZN ^         | AOI22D1BWP40               | 0.032 | 0.029 |   0.166 |   -0.148 | 
     | sb_wide/U122 |                      | ND2D1BWP40                 | 0.032 | 0.000 |   0.166 |   -0.148 | 
     | sb_wide/U122 | A2 ^ -> ZN v         | ND2D1BWP40                 | 0.029 | 0.028 |   0.194 |   -0.121 | 
     | sb_wide/U123 |                      | AO22D2BWP40                | 0.029 | 0.000 |   0.194 |   -0.121 | 
     | sb_wide/U123 | B2 v -> Z v          | AO22D2BWP40                | 0.118 | 0.100 |   0.294 |   -0.021 | 
     | sb_wide      | out_0_4[15] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.305 |   -0.010 | 
     |              |                      | pe_tile_new_unq1           | 0.120 | 0.011 |   0.305 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[14] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[14]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.305
  Slack Time                    0.315
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                      |                            |       |       |  Time   |   Time   | 
     |--------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S3_T1[14] v |                            | 0.016 |       |   0.137 |   -0.177 | 
     | sb_wide/U545 |                      | AOI22D1BWP40               | 0.016 | 0.001 |   0.138 |   -0.177 | 
     | sb_wide/U545 | B1 v -> ZN ^         | AOI22D1BWP40               | 0.030 | 0.030 |   0.168 |   -0.147 | 
     | sb_wide/U546 |                      | CKND2D2BWP40               | 0.030 | 0.000 |   0.168 |   -0.147 | 
     | sb_wide/U546 | A2 ^ -> ZN v         | CKND2D2BWP40               | 0.029 | 0.028 |   0.196 |   -0.119 | 
     | sb_wide/U547 |                      | AO22D2BWP40                | 0.029 | 0.000 |   0.196 |   -0.118 | 
     | sb_wide/U547 | B2 v -> Z v          | AO22D2BWP40                | 0.115 | 0.100 |   0.296 |   -0.018 | 
     | sb_wide      | out_0_1[14] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.305 |   -0.010 | 
     |              |                      | pe_tile_new_unq1           | 0.117 | 0.008 |   0.305 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T2[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T2[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.305
  Slack Time                    0.315
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.139
     +--------------------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |               |                      |                            |       |       |  Time   |   Time   | 
     |---------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S3_T2[15] v |                            | 0.020 |       |   0.139 |   -0.176 | 
     | sb_wide/U704  |                      | AOI22D1BWP40               | 0.020 | 0.002 |   0.141 |   -0.174 | 
     | sb_wide/U704  | B1 v -> ZN ^         | AOI22D1BWP40               | 0.023 | 0.027 |   0.167 |   -0.148 | 
     | sb_wide/U957  |                      | ND2D1BWP40                 | 0.023 | 0.000 |   0.167 |   -0.148 | 
     | sb_wide/U957  | A1 ^ -> ZN v         | ND2D1BWP40                 | 0.027 | 0.023 |   0.191 |   -0.124 | 
     | sb_wide/U1759 |                      | AO22D2BWP40                | 0.027 | 0.000 |   0.191 |   -0.124 | 
     | sb_wide/U1759 | B2 v -> Z v          | AO22D2BWP40                | 0.122 | 0.105 |   0.296 |   -0.019 | 
     | sb_wide       | out_1_2[15] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.305 |   -0.010 | 
     |               |                      | pe_tile_new_unq1           | 0.124 | 0.009 |   0.305 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T4[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T4[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.306
  Slack Time                    0.316
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +----------------------------------------------------------------------------------------------------+ 
     |  Instance  |        Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |            |                    |                            |       |        |  Time   |   Time   | 
     |------------+--------------------+----------------------------+-------+--------+---------+----------| 
     |            | in_BUS1_S0_T4[0] v |                            | 0.016 |        |   0.137 |   -0.179 | 
     | sb_1b/U148 |                    | AOI22D0BWP40               | 0.016 | -0.001 |   0.136 |   -0.180 | 
     | sb_1b/U148 | B1 v -> ZN ^       | AOI22D0BWP40               | 0.056 |  0.044 |   0.180 |   -0.136 | 
     | sb_1b/U150 |                    | AOI22D3BWP40               | 0.056 |  0.000 |   0.180 |   -0.135 | 
     | sb_1b/U150 | B1 ^ -> ZN v       | AOI22D3BWP40               | 0.019 |  0.027 |   0.208 |   -0.108 | 
     | sb_1b/U243 |                    | MUX2D1BWP40                | 0.019 |  0.000 |   0.208 |   -0.108 | 
     | sb_1b/U243 | I0 v -> Z v        | MUX2D1BWP40                | 0.108 |  0.094 |   0.302 |   -0.014 | 
     | sb_1b      | out_1_4[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |        |   0.306 |   -0.010 | 
     |            |                    | pe_tile_new_unq1           | 0.108 |  0.004 |   0.306 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[10] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T4[10]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.306
  Slack Time                    0.316
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.015
     = Beginpoint Arrival Time            0.142
     +---------------------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |               |                      |                            |       |        |  Time   |   Time   | 
     |---------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |               | in_BUS16_S0_T4[10] v |                            | 0.027 |        |   0.142 |   -0.174 | 
     | sb_wide/U972  |                      | AOI22D0BWP40               | 0.028 | -0.004 |   0.138 |   -0.178 | 
     | sb_wide/U972  | B1 v -> ZN ^         | AOI22D0BWP40               | 0.026 |  0.029 |   0.168 |   -0.148 | 
     | sb_wide/U973  |                      | ND2D0BWP40                 | 0.026 |  0.000 |   0.168 |   -0.148 | 
     | sb_wide/U973  | A2 ^ -> ZN v         | ND2D0BWP40                 | 0.054 |  0.039 |   0.206 |   -0.110 | 
     | sb_wide/U1721 |                      | AO22D4BWP40                | 0.054 |  0.000 |   0.206 |   -0.110 | 
     | sb_wide/U1721 | B2 v -> Z v          | AO22D4BWP40                | 0.082 |  0.084 |   0.290 |   -0.026 | 
     | sb_wide       | out_1_4[10] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.306 |   -0.010 | 
     |               |                      | pe_tile_new_unq1           | 0.088 |  0.016 |   0.306 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[14] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T0[14]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.307
  Slack Time                    0.317
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.015
     = Beginpoint Arrival Time            0.142
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                      |                            |       |       |  Time   |   Time   | 
     |--------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S2_T0[14] v |                            | 0.023 |       |   0.142 |   -0.176 | 
     | sb_wide/U588 |                      | AOI22D1BWP40               | 0.023 | 0.000 |   0.142 |   -0.175 | 
     | sb_wide/U588 | B2 v -> ZN ^         | AOI22D1BWP40               | 0.028 | 0.034 |   0.175 |   -0.142 | 
     | sb_wide/U589 |                      | ND2D1BWP40                 | 0.028 | 0.000 |   0.176 |   -0.142 | 
     | sb_wide/U589 | A2 ^ -> ZN v         | ND2D1BWP40                 | 0.031 | 0.027 |   0.203 |   -0.115 | 
     | sb_wide/U591 |                      | AO22D2BWP40                | 0.031 | 0.000 |   0.203 |   -0.115 | 
     | sb_wide/U591 | B2 v -> Z v          | AO22D2BWP40                | 0.099 | 0.101 |   0.304 |   -0.013 | 
     | sb_wide      | out_3_0[14] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.307 |   -0.010 | 
     |              |                      | pe_tile_new_unq1           | 0.099 | 0.003 |   0.307 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.308
  Slack Time                    0.318
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.137
     +--------------------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |               |                      |                            |       |       |  Time   |   Time   | 
     |---------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S3_T0[15] v |                            | 0.015 |       |   0.137 |   -0.182 | 
     | sb_wide/U1624 |                      | AOI22D0BWP40               | 0.015 | 0.000 |   0.137 |   -0.181 | 
     | sb_wide/U1624 | B2 v -> ZN ^         | AOI22D0BWP40               | 0.036 | 0.034 |   0.171 |   -0.147 | 
     | sb_wide/U1626 |                      | ND2D1BWP40                 | 0.036 | 0.000 |   0.171 |   -0.147 | 
     | sb_wide/U1626 | A1 ^ -> ZN v         | ND2D1BWP40                 | 0.027 | 0.026 |   0.198 |   -0.121 | 
     | sb_wide/U1710 |                      | AO22D2BWP40                | 0.027 | 0.000 |   0.198 |   -0.121 | 
     | sb_wide/U1710 | B2 v -> Z v          | AO22D2BWP40                | 0.110 | 0.106 |   0.303 |   -0.015 | 
     | sb_wide       | out_2_0[15] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.308 |   -0.010 | 
     |               |                      | pe_tile_new_unq1           | 0.111 | 0.005 |   0.308 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T2[12] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T2[12]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.309
  Slack Time                    0.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.140
     +---------------------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |               |                      |                            |       |        |  Time   |   Time   | 
     |---------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |               | in_BUS16_S3_T2[12] v |                            | 0.021 |        |   0.140 |   -0.179 | 
     | sb_wide/U695  |                      | AOI22D0BWP40               | 0.021 | -0.001 |   0.139 |   -0.180 | 
     | sb_wide/U695  | B1 v -> ZN ^         | AOI22D0BWP40               | 0.033 |  0.032 |   0.171 |   -0.148 | 
     | sb_wide/U939  |                      | ND2D1BWP40                 | 0.033 |  0.000 |   0.171 |   -0.148 | 
     | sb_wide/U939  | A1 ^ -> ZN v         | ND2D1BWP40                 | 0.031 |  0.026 |   0.197 |   -0.122 | 
     | sb_wide/U1756 |                      | AO22D2BWP40                | 0.031 |  0.000 |   0.197 |   -0.122 | 
     | sb_wide/U1756 | B2 v -> Z v          | AO22D2BWP40                | 0.122 |  0.102 |   0.299 |   -0.020 | 
     | sb_wide       | out_1_2[12] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.309 |   -0.010 | 
     |               |                      | pe_tile_new_unq1           | 0.124 |  0.010 |   0.309 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T2[13] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T2[13]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.309
  Slack Time                    0.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.139
     +--------------------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |               |                      |                            |       |       |  Time   |   Time   | 
     |---------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S3_T2[13] v |                            | 0.021 |       |   0.139 |   -0.180 | 
     | sb_wide/U698  |                      | AOI22D0BWP40               | 0.021 | 0.001 |   0.140 |   -0.179 | 
     | sb_wide/U698  | B1 v -> ZN ^         | AOI22D0BWP40               | 0.033 | 0.032 |   0.173 |   -0.146 | 
     | sb_wide/U987  |                      | ND2D1BWP40                 | 0.033 | 0.000 |   0.173 |   -0.146 | 
     | sb_wide/U987  | A1 ^ -> ZN v         | ND2D1BWP40                 | 0.024 | 0.023 |   0.195 |   -0.124 | 
     | sb_wide/U1757 |                      | AO22D2BWP40                | 0.024 | 0.000 |   0.195 |   -0.124 | 
     | sb_wide/U1757 | B2 v -> Z v          | AO22D2BWP40                | 0.124 | 0.103 |   0.298 |   -0.021 | 
     | sb_wide       | out_1_2[13] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.309 |   -0.010 | 
     |               |                      | pe_tile_new_unq1           | 0.126 | 0.011 |   0.309 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[13] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T1[13]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.309
  Slack Time                    0.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.139
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                      |                            |       |       |  Time   |   Time   | 
     |--------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S2_T1[13] v |                            | 0.021 |       |   0.139 |   -0.180 | 
     | sb_wide/U699 |                      | AOI22D0BWP40               | 0.021 | 0.000 |   0.140 |   -0.180 | 
     | sb_wide/U699 | B2 v -> ZN ^         | AOI22D0BWP40               | 0.031 | 0.032 |   0.172 |   -0.147 | 
     | sb_wide/U700 |                      | ND2D1BWP40                 | 0.031 | 0.000 |   0.172 |   -0.147 | 
     | sb_wide/U700 | A2 ^ -> ZN v         | ND2D1BWP40                 | 0.035 | 0.031 |   0.203 |   -0.117 | 
     | sb_wide/U701 |                      | AO22D2BWP40                | 0.035 | 0.000 |   0.203 |   -0.117 | 
     | sb_wide/U701 | B2 v -> Z v          | AO22D2BWP40                | 0.100 | 0.104 |   0.306 |   -0.013 | 
     | sb_wide      | out_3_1[13] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.309 |   -0.010 | 
     |              |                      | pe_tile_new_unq1           | 0.100 | 0.003 |   0.309 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[14] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T2[14]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.310
  Slack Time                    0.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.141
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                      |                            |       |       |  Time   |   Time   | 
     |--------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S2_T2[14] v |                            | 0.024 |       |   0.141 |   -0.178 | 
     | sb_wide/U679 |                      | AOI22D2BWP40               | 0.024 | 0.000 |   0.141 |   -0.178 | 
     | sb_wide/U679 | B2 v -> ZN ^         | AOI22D2BWP40               | 0.028 | 0.032 |   0.173 |   -0.146 | 
     | sb_wide/U681 |                      | CKND2D2BWP40               | 0.028 | 0.000 |   0.173 |   -0.146 | 
     | sb_wide/U681 | A2 ^ -> ZN v         | CKND2D2BWP40               | 0.033 | 0.030 |   0.203 |   -0.116 | 
     | sb_wide/U684 |                      | AO22D2BWP40                | 0.033 | 0.000 |   0.203 |   -0.116 | 
     | sb_wide/U684 | B2 v -> Z v          | AO22D2BWP40                | 0.096 | 0.103 |   0.307 |   -0.013 | 
     | sb_wide      | out_3_2[14] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.310 |   -0.010 | 
     |              |                      | pe_tile_new_unq1           | 0.096 | 0.003 |   0.310 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[13] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[13]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.310
  Slack Time                    0.320
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.139
     +--------------------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |               |                      |                            |       |       |  Time   |   Time   | 
     |---------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S3_T0[13] v |                            | 0.018 |       |   0.139 |   -0.181 | 
     | sb_wide/U1582 |                      | AOI22D0BWP40               | 0.018 | 0.000 |   0.139 |   -0.181 | 
     | sb_wide/U1582 | B2 v -> ZN ^         | AOI22D0BWP40               | 0.039 | 0.037 |   0.176 |   -0.144 | 
     | sb_wide/U1584 |                      | ND2D1BWP40                 | 0.039 | 0.000 |   0.176 |   -0.144 | 
     | sb_wide/U1584 | A1 ^ -> ZN v         | ND2D1BWP40                 | 0.026 | 0.024 |   0.200 |   -0.120 | 
     | sb_wide/U1708 |                      | AO22D2BWP40                | 0.026 | 0.000 |   0.200 |   -0.120 | 
     | sb_wide/U1708 | B2 v -> Z v          | AO22D2BWP40                | 0.110 | 0.105 |   0.305 |   -0.015 | 
     | sb_wide       | out_2_0[13] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.310 |   -0.010 | 
     |               |                      | pe_tile_new_unq1           | 0.110 | 0.005 |   0.310 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T2[14] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T2[14]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.311
  Slack Time                    0.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.139
     +--------------------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |               |                      |                            |       |       |  Time   |   Time   | 
     |---------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S3_T2[14] v |                            | 0.020 |       |   0.139 |   -0.182 | 
     | sb_wide/U431  |                      | AOI22D1BWP40               | 0.020 | 0.002 |   0.141 |   -0.180 | 
     | sb_wide/U431  | B1 v -> ZN ^         | AOI22D1BWP40               | 0.027 | 0.029 |   0.169 |   -0.151 | 
     | sb_wide/U1051 |                      | ND2D1BWP40                 | 0.027 | 0.000 |   0.169 |   -0.151 | 
     | sb_wide/U1051 | A1 ^ -> ZN v         | ND2D1BWP40                 | 0.033 | 0.026 |   0.195 |   -0.126 | 
     | sb_wide/U1677 |                      | AO22D2BWP40                | 0.033 | 0.000 |   0.195 |   -0.126 | 
     | sb_wide/U1677 | B2 v -> Z v          | AO22D2BWP40                | 0.129 | 0.101 |   0.296 |   -0.024 | 
     | sb_wide       | out_2_2[14] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.311 |   -0.010 | 
     |               |                      | pe_tile_new_unq1           | 0.132 | 0.014 |   0.311 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[14] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[14]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.311
  Slack Time                    0.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.141
     +--------------------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |               |                      |                            |       |       |  Time   |   Time   | 
     |---------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S0_T0[14] v |                            | 0.024 |       |   0.141 |   -0.180 | 
     | sb_wide/U1004 |                      | AOI22D0BWP40               | 0.024 | 0.000 |   0.141 |   -0.180 | 
     | sb_wide/U1004 | A1 v -> ZN ^         | AOI22D0BWP40               | 0.030 | 0.025 |   0.166 |   -0.155 | 
     | sb_wide/U1005 |                      | ND2D1BWP40                 | 0.030 | 0.000 |   0.166 |   -0.155 | 
     | sb_wide/U1005 | A2 ^ -> ZN v         | ND2D1BWP40                 | 0.034 | 0.030 |   0.196 |   -0.125 | 
     | sb_wide/U1709 |                      | AO22D2BWP40                | 0.034 | 0.000 |   0.196 |   -0.125 | 
     | sb_wide/U1709 | B2 v -> Z v          | AO22D2BWP40                | 0.113 | 0.109 |   0.305 |   -0.015 | 
     | sb_wide       | out_2_0[14] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.311 |   -0.010 | 
     |               |                      | pe_tile_new_unq1           | 0.113 | 0.005 |   0.311 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.311
  Slack Time                    0.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.141
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                      |                            |       |       |  Time   |   Time   | 
     |--------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S0_T0[15] v |                            | 0.024 |       |   0.141 |   -0.180 | 
     | sb_wide/U574 |                      | AOI22D0BWP40               | 0.024 | 0.002 |   0.142 |   -0.178 | 
     | sb_wide/U574 | A2 v -> ZN ^         | AOI22D0BWP40               | 0.036 | 0.029 |   0.172 |   -0.149 | 
     | sb_wide/U582 |                      | ND2D1BWP40                 | 0.036 | 0.000 |   0.172 |   -0.149 | 
     | sb_wide/U582 | A1 ^ -> ZN v         | ND2D1BWP40                 | 0.037 | 0.032 |   0.203 |   -0.118 | 
     | sb_wide/U585 |                      | AO22D2BWP40                | 0.037 | 0.000 |   0.203 |   -0.118 | 
     | sb_wide/U585 | B2 v -> Z v          | AO22D2BWP40                | 0.097 | 0.105 |   0.308 |   -0.013 | 
     | sb_wide      | out_3_0[15] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.311 |   -0.010 | 
     |              |                      | pe_tile_new_unq1           | 0.097 | 0.003 |   0.311 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T2[14] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T2[14]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.311
  Slack Time                    0.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.139
     +--------------------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |               |                      |                            |       |       |  Time   |   Time   | 
     |---------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S3_T2[14] v |                            | 0.020 |       |   0.139 |   -0.182 | 
     | sb_wide/U1399 |                      | AOI22D1BWP40               | 0.020 | 0.002 |   0.141 |   -0.180 | 
     | sb_wide/U1399 | B2 v -> ZN ^         | AOI22D1BWP40               | 0.025 | 0.030 |   0.171 |   -0.150 | 
     | sb_wide/U1401 |                      | ND2D1BWP40                 | 0.025 | 0.000 |   0.171 |   -0.150 | 
     | sb_wide/U1401 | A1 ^ -> ZN v         | ND2D1BWP40                 | 0.028 | 0.023 |   0.194 |   -0.127 | 
     | sb_wide/U1758 |                      | AO22D2BWP40                | 0.028 | 0.000 |   0.194 |   -0.127 | 
     | sb_wide/U1758 | B2 v -> Z v          | AO22D2BWP40                | 0.120 | 0.107 |   0.301 |   -0.020 | 
     | sb_wide       | out_1_2[14] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.311 |   -0.010 | 
     |               |                      | pe_tile_new_unq1           | 0.122 | 0.010 |   0.311 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[2] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[2]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.312
  Slack Time                    0.322
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.136
     +--------------------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |               |                     |                            |       |        |  Time   |   Time   | 
     |---------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |               | in_BUS16_S3_T4[2] v |                            | 0.014 |        |   0.136 |   -0.186 | 
     | sb_wide/U1492 |                     | AOI22D0BWP40               | 0.014 | -0.000 |   0.135 |   -0.186 | 
     | sb_wide/U1492 | B2 v -> ZN ^        | AOI22D0BWP40               | 0.035 |  0.032 |   0.167 |   -0.154 | 
     | sb_wide/U1494 |                     | ND2D0BWP40                 | 0.035 |  0.000 |   0.167 |   -0.154 | 
     | sb_wide/U1494 | A1 ^ -> ZN v        | ND2D0BWP40                 | 0.047 |  0.040 |   0.207 |   -0.114 | 
     | sb_wide/U1713 |                     | AO22D4BWP40                | 0.047 |  0.000 |   0.207 |   -0.114 | 
     | sb_wide/U1713 | B2 v -> Z v         | AO22D4BWP40                | 0.086 |  0.082 |   0.289 |   -0.032 | 
     | sb_wide       | out_1_4[2] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.312 |   -0.010 | 
     |               |                     | pe_tile_new_unq1           | 0.098 |  0.022 |   0.312 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[13] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T3[13]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.312
  Slack Time                    0.322
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.146
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                      |                            |       |       |  Time   |   Time   | 
     |--------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S2_T3[13] v |                            | 0.039 |       |   0.146 |   -0.175 | 
     | sb_wide/U445 |                      | AOI22D0BWP40               | 0.041 | 0.001 |   0.147 |   -0.175 | 
     | sb_wide/U445 | A1 v -> ZN ^         | AOI22D0BWP40               | 0.038 | 0.033 |   0.181 |   -0.141 | 
     | sb_wide/U448 |                      | ND2D1BWP40                 | 0.038 | 0.000 |   0.181 |   -0.141 | 
     | sb_wide/U448 | A1 ^ -> ZN v         | ND2D1BWP40                 | 0.029 | 0.027 |   0.207 |   -0.115 | 
     | sb_wide/U450 |                      | AO22D2BWP40                | 0.029 | 0.000 |   0.207 |   -0.115 | 
     | sb_wide/U450 | B2 v -> Z v          | AO22D2BWP40                | 0.110 | 0.098 |   0.306 |   -0.016 | 
     | sb_wide      | out_0_3[13] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.312 |   -0.010 | 
     |              |                      | pe_tile_new_unq1           | 0.110 | 0.006 |   0.312 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 50: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.312
  Slack Time                    0.322
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.135
     +--------------------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |               |                     |                            |       |        |  Time   |   Time   | 
     |---------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |               | in_BUS16_S3_T4[1] v |                            | 0.013 |        |   0.135 |   -0.187 | 
     | sb_wide/U1444 |                     | AOI22D0BWP40               | 0.013 | -0.000 |   0.135 |   -0.188 | 
     | sb_wide/U1444 | B2 v -> ZN ^        | AOI22D0BWP40               | 0.031 |  0.029 |   0.164 |   -0.158 | 
     | sb_wide/U1446 |                     | ND2D0BWP40                 | 0.031 |  0.000 |   0.164 |   -0.158 | 
     | sb_wide/U1446 | A1 ^ -> ZN v        | ND2D0BWP40                 | 0.061 |  0.044 |   0.208 |   -0.114 | 
     | sb_wide/U1712 |                     | AO22D4BWP40                | 0.061 |  0.000 |   0.208 |   -0.114 | 
     | sb_wide/U1712 | B2 v -> Z v         | AO22D4BWP40                | 0.080 |  0.087 |   0.295 |   -0.027 | 
     | sb_wide       | out_1_4[1] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.312 |   -0.010 | 
     |               |                     | pe_tile_new_unq1           | 0.087 |  0.017 |   0.312 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------+ 

