# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do FDM_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/User/Desktop/univali/Comunicacao_digital/FDM/FDM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:02:42 on Nov 08,2020
# vcom -reportprogress 300 -93 -work work C:/Users/User/Desktop/univali/Comunicacao_digital/FDM/FDM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity fdm
# -- Compiling architecture arch_1 of fdm
# End time: 15:02:42 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim rtl_work.fdm
# vsim rtl_work.fdm 
# Start time: 15:05:16 on Nov 08,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading rtl_work.fdm(arch_1)
vsim work.fdm
# End time: 15:06:50 on Nov 08,2020, Elapsed time: 0:01:34
# Errors: 0, Warnings: 0
# vsim work.fdm 
# Start time: 15:06:50 on Nov 08,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fdm(arch_1)
# End time: 15:10:04 on Nov 08,2020, Elapsed time: 0:03:14
# Errors: 0, Warnings: 0
