// Seed: 2875458853
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_11;
  assign id_5#(.id_4(1)) = id_3 ? 1 == 1 : id_8 ? 1 : id_1;
  assign module_1.id_6   = 0;
  wor id_12 = 1'b0;
  supply0 id_13 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_1,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3
  );
  wire id_4;
  wor  id_6, id_7 = 1 ? "" == 1'h0 : id_3;
  assign id_7 = 1;
  wor  id_8;
  wire id_9;
  id_10 :
  assert property (@(posedge 1 != 1) 1)
  else $display(1, id_8);
endmodule
