@misc{motorola,
    author = "Motorola Inc.",
    year = 1992,
    title = "MOTOROLA M68000 FAMILY Programmer’s Reference Manual",
    howpublished = "\url{https://www.nxp.com/docs/en/reference-manual/M68000PRM.pdf}",
    note = "[Last accessed on: 2018/03/19]"
}

@book{intel198780387,
  title={80387 Programmer's Reference Manual},
  author={Intel Corporation},
  isbn={9781555120573},
  year={1987},
  publisher={Intel Corporation}
}

@misc{x87,
    author = "Intel Corporation",
    title = "Intel® 64 and IA-32 Architectures Developer's Manual: Vol.
        1, Order no 253667",
    howpublished =
        "\url{https://www.intel.de/content/www/de/de/architecture-and-technology/64-ia-32-architectures-software-developer-vol-1-manual.html}",
    note = "[Last accessed on: 2018/03/20]"
}

@misc{aesni,
    author =  "Shay Gueron, Intel Architecture Group",
    title = "Intel® Advanced Encryption Standard (AES) New Instructions Set",
    howpublished =
        "\url{https://software.intel.com/sites/default/files/article/165683/aes-wp-2012-09-22-v01.pdf}",
    note = "[Last accessed on: 2018/03/19]"}

@manual{riscv,
      shorthand     = "RV17",
      author        = "Andrew Waterman and Yunsup Lee and David
          Patterson and
          Krste Asanovic",
      title         = "{The RISC-V Instruction Set Manual Volume I}",
      address       = "University of Berkeley, California",
      organization  = "CS Division, EECS Department",
      edition       = "v. 2.2",
      year          = "2017",
      url           = "https://riscv.org/",
}

@manual{riscv_priv,
        author = "Andrew Waterman, Krste Asanovic, SiFive Inc.",
        title = "The RISC-V Instruction Set Manual Volume II: Privileged Architecture",
        address = "University of Berkeley, California",
        organization = "CS Division, EECS Department", 
        edition = "v 1.10",
        year = "2017",
        url = "https://content.riscv.org/wp-content/uploads/2017/05/riscv-privileged-v1.10.pdf"}



@book{computer_architecture,
    author = {Patterson, David A. and Hennessy, John L.},
    title = {Computer Architecture: A Quantitative Approach},
    year = {1990},
    isbn = {1-55880-069-8},
    publisher = {Morgan Kaufmann Publishers Inc.},
    address = {San Francisco, CA, USA},
} 

@misc{spinal_doc1,
    author = "SpinalHDL",
    title = "SpinalHDL user guide",
    howpublished = "\url{https://spinalhdl.github.io/SpinalDoc/}",
    note = "[Last accessed on: 2018/03/19]"
}

@misc{spinal_doc2,
    author = "SpinalHDL",
    title = "SpinalHDL user guide - Types introduction",
    howpublished = "\url{https://spinalhdl.github.io/SpinalDoc/spinal/core/types/TypeIntroduction}",
    note = "[Last accessed on: 2018/03/20]"
}

@misc{spinal_doc3,
    author = "SpinalHDL",
    title = "SpinalHDL user guide - Stream bus",
    howpublished = "\url{https://spinalhdl.github.io/SpinalDoc/spinal/lib/stream/}",
    note = "[Last accessed on: 2018/03/20]"
}

@misc{ready_valid,
    author = "UC Berkeley College of Engineering, Department of
    Electrical Engineering and Computer Science",
    title = "Interfaces: “FIFO” (a.k.a. Ready/Valid)",
    howpublished =
        "\url{https://inst.eecs.berkeley.edu/~cs150/Documents/Interfaces.pdf}",
    note = "[Last accessed on: 2018/03/20]"
}

@misc{vexriscv_readme,
    author = "SpinalHDL/VexRiscv",
    title = "VexRiscv - README.md",
    howpublished =
        "\url{https://github.com/SpinalHDL/VexRiscv/blob/master/README.md}",
    note = "[Last accessed on: 2018/03/20]"
}

@misc{rocket-chip_rocc,
    author = "Github: freechipsproject/rocket-chip",
    title = "rocket-chip/src/main/scala/tile/LazyRoCC.scala",
    howpublished =
        "\url{https://github.com/freechipsproject/rocket-chip/blob/98b4e6223ed28b6896463395ec56ca6e19b0d6e8/src/main/scala/tile/LazyRoCC.scala#L185-L196}", 
note = "[Last accessed on: 2018/03/26]"
