<dec f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='325' type='unsigned int'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='369' u='r' c='_ZNK4llvm20CodeGenRegisterClass11hasSubClassEPKS0_'/>
<offset>1984</offset>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='736' u='w' c='_ZN4llvm20CodeGenRegisterClassC1ERNS_14CodeGenRegBankEPNS_6RecordE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='814' u='w' c='_ZN4llvm20CodeGenRegisterClassC1ERNS_14CodeGenRegBankENS_9StringRefENS0_3KeyE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='938' u='r' c='_ZN4llvm20CodeGenRegisterClass17computeSubClassesERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='945' u='r' c='_ZN4llvm20CodeGenRegisterClass17computeSubClassesERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='956' u='r' c='_ZN4llvm20CodeGenRegisterClass17computeSubClassesERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='999' u='r' c='_ZNK4llvm20CodeGenRegisterClass30getMatchingSubClassWithSubRegsERNS_14CodeGenRegBankEPKNS_18CodeGenSubRegIndexE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1032' u='r' c='_ZNK4llvm20CodeGenRegisterClass30getMatchingSubClassWithSubRegsERNS_14CodeGenRegBankEPKNS_18CodeGenSubRegIndexE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1065' u='r' c='_ZNK4llvm20CodeGenRegisterClass18getSuperRegClassesEPKNS_18CodeGenSubRegIndexERNS_9BitVectorE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1197' u='w' c='_ZN4llvm14CodeGenRegBankC1ERNS_12RecordKeeperERKNS_14CodeGenHwModesE'/>
<use f='llvm/llvm/utils/TableGen/GlobalISelEmitter.cpp' l='2677' u='r' c='_ZNK12_GLOBAL__N_132ConstrainOperandToRegClassAction17emitActionOpcodesERNS_10MatchTableERNS_11RuleMatcherE'/>
<use f='llvm/llvm/utils/TableGen/RegisterBankEmitter.cpp' l='202' u='r' c='_ZL24visitRegisterBankClassesRN4llvm14CodeGenRegBankEPKNS_20CodeGenRegisterClassENS_5TwineESt8functionIFvS4_NS_9StringRefEEERNS_15SmallPtrSetImplIS4_EE'/>
<use f='llvm/llvm/utils/TableGen/RegisterBankEmitter.cpp' l='223' u='r' c='_ZN12_GLOBAL__N_119RegisterBankEmitter27emitBaseClassImplementationERN4llvm11raw_ostreamENS1_9StringRefERSt6vectorINS_12RegisterBankESaIS6_EE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='148' u='r' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter8runEnumsERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1279' u='r' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter13runTargetDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1328' u='r' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter13runTargetDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1404' u='r' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter13runTargetDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1476' u='r' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter13runTargetDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1645' u='r' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter9debugDumpERN4llvm11raw_ostreamE'/>
