--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

F:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml TopModule.twx TopModule.ncd -o TopModule.twr TopModule.pcf

Design file:              TopModule.ncd
Physical constraint file: TopModule.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_in = PERIOD TIMEGRP "clk_in" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1600 paths analyzed, 339 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.430ns.
--------------------------------------------------------------------------------

Paths for end point renderer/c/color1_0 (SLICE_X15Y58.A5), 55 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_5 (FF)
  Destination:          renderer/c/color1_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.382ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.288 - 0.301)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_5 to renderer/c/color1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y56.BQ      Tcko                  0.430   renderer/CounterX<7>
                                                       renderer/CounterX_5
    SLICE_X12Y58.D2      net (fanout=14)       1.558   renderer/CounterX<5>
    SLICE_X12Y58.D       Tilo                  0.254   N22
                                                       renderer/c/x[10]_GND_3_o_LessThan_6_o13_SW0
    SLICE_X12Y58.C6      net (fanout=1)        0.143   N22
    SLICE_X12Y58.C       Tilo                  0.255   N22
                                                       renderer/c/x[10]_GND_3_o_LessThan_6_o13
    SLICE_X15Y58.B2      net (fanout=3)        0.880   renderer/c/x[10]_GND_3_o_LessThan_6_o
    SLICE_X15Y58.B       Tilo                  0.259   renderer/c/color1<1>
                                                       renderer/c/Mmux_PWR_3_o_GND_3_o_mux_14_OUT11
    SLICE_X15Y58.A5      net (fanout=1)        0.230   renderer/c/PWR_3_o_GND_3_o_mux_14_OUT<0>
    SLICE_X15Y58.CLK     Tas                   0.373   renderer/c/color1<1>
                                                       renderer/c/color1_0_glue_set
                                                       renderer/c/color1_0
    -------------------------------------------------  ---------------------------
    Total                                      4.382ns (1.571ns logic, 2.811ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_2 (FF)
  Destination:          renderer/c/color1_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.245ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.288 - 0.301)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_2 to renderer/c/color1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y55.CQ      Tcko                  0.430   renderer/CounterX<3>
                                                       renderer/CounterX_2
    SLICE_X12Y58.D3      net (fanout=15)       1.421   renderer/CounterX<2>
    SLICE_X12Y58.D       Tilo                  0.254   N22
                                                       renderer/c/x[10]_GND_3_o_LessThan_6_o13_SW0
    SLICE_X12Y58.C6      net (fanout=1)        0.143   N22
    SLICE_X12Y58.C       Tilo                  0.255   N22
                                                       renderer/c/x[10]_GND_3_o_LessThan_6_o13
    SLICE_X15Y58.B2      net (fanout=3)        0.880   renderer/c/x[10]_GND_3_o_LessThan_6_o
    SLICE_X15Y58.B       Tilo                  0.259   renderer/c/color1<1>
                                                       renderer/c/Mmux_PWR_3_o_GND_3_o_mux_14_OUT11
    SLICE_X15Y58.A5      net (fanout=1)        0.230   renderer/c/PWR_3_o_GND_3_o_mux_14_OUT<0>
    SLICE_X15Y58.CLK     Tas                   0.373   renderer/c/color1<1>
                                                       renderer/c/color1_0_glue_set
                                                       renderer/c/color1_0
    -------------------------------------------------  ---------------------------
    Total                                      4.245ns (1.571ns logic, 2.674ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_4 (FF)
  Destination:          renderer/c/color1_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.174ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.288 - 0.301)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_4 to renderer/c/color1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y56.AQ      Tcko                  0.430   renderer/CounterX<7>
                                                       renderer/CounterX_4
    SLICE_X12Y58.D1      net (fanout=12)       1.350   renderer/CounterX<4>
    SLICE_X12Y58.D       Tilo                  0.254   N22
                                                       renderer/c/x[10]_GND_3_o_LessThan_6_o13_SW0
    SLICE_X12Y58.C6      net (fanout=1)        0.143   N22
    SLICE_X12Y58.C       Tilo                  0.255   N22
                                                       renderer/c/x[10]_GND_3_o_LessThan_6_o13
    SLICE_X15Y58.B2      net (fanout=3)        0.880   renderer/c/x[10]_GND_3_o_LessThan_6_o
    SLICE_X15Y58.B       Tilo                  0.259   renderer/c/color1<1>
                                                       renderer/c/Mmux_PWR_3_o_GND_3_o_mux_14_OUT11
    SLICE_X15Y58.A5      net (fanout=1)        0.230   renderer/c/PWR_3_o_GND_3_o_mux_14_OUT<0>
    SLICE_X15Y58.CLK     Tas                   0.373   renderer/c/color1<1>
                                                       renderer/c/color1_0_glue_set
                                                       renderer/c/color1_0
    -------------------------------------------------  ---------------------------
    Total                                      4.174ns (1.571ns logic, 2.603ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Paths for end point renderer/Vsync (SLICE_X11Y59.A3), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_4 (FF)
  Destination:          renderer/Vsync (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.097ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (0.685 - 0.675)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_4 to renderer/Vsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y56.AQ      Tcko                  0.430   renderer/CounterX<7>
                                                       renderer/CounterX_4
    SLICE_X11Y59.D1      net (fanout=12)       1.669   renderer/CounterX<4>
    SLICE_X11Y59.D       Tilo                  0.259   renderer/Vsync
                                                       renderer/CounterXmaxed<10>_SW1
    SLICE_X11Y59.B2      net (fanout=1)        0.543   N20
    SLICE_X11Y59.B       Tilo                  0.259   renderer/Vsync
                                                       renderer/GND_2_o_GND_2_o_AND_2_o
    SLICE_X11Y59.A3      net (fanout=1)        0.564   renderer/GND_2_o_GND_2_o_AND_2_o
    SLICE_X11Y59.CLK     Tas                   0.373   renderer/Vsync
                                                       renderer/Vsync_rstpot
                                                       renderer/Vsync
    -------------------------------------------------  ---------------------------
    Total                                      4.097ns (1.321ns logic, 2.776ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_1 (FF)
  Destination:          renderer/Vsync (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.047ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (0.685 - 0.675)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_1 to renderer/Vsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y55.BQ      Tcko                  0.430   renderer/CounterX<3>
                                                       renderer/CounterX_1
    SLICE_X11Y59.D4      net (fanout=14)       1.619   renderer/CounterX<1>
    SLICE_X11Y59.D       Tilo                  0.259   renderer/Vsync
                                                       renderer/CounterXmaxed<10>_SW1
    SLICE_X11Y59.B2      net (fanout=1)        0.543   N20
    SLICE_X11Y59.B       Tilo                  0.259   renderer/Vsync
                                                       renderer/GND_2_o_GND_2_o_AND_2_o
    SLICE_X11Y59.A3      net (fanout=1)        0.564   renderer/GND_2_o_GND_2_o_AND_2_o
    SLICE_X11Y59.CLK     Tas                   0.373   renderer/Vsync
                                                       renderer/Vsync_rstpot
                                                       renderer/Vsync
    -------------------------------------------------  ---------------------------
    Total                                      4.047ns (1.321ns logic, 2.726ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_3 (FF)
  Destination:          renderer/Vsync (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.876ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (0.685 - 0.675)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_3 to renderer/Vsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y55.DQ      Tcko                  0.430   renderer/CounterX<3>
                                                       renderer/CounterX_3
    SLICE_X13Y59.B1      net (fanout=14)       1.330   renderer/CounterX<3>
    SLICE_X13Y59.B       Tilo                  0.259   N6
                                                       renderer/CounterXmaxed<10>_SW0
    SLICE_X11Y59.B5      net (fanout=2)        0.661   N6
    SLICE_X11Y59.B       Tilo                  0.259   renderer/Vsync
                                                       renderer/GND_2_o_GND_2_o_AND_2_o
    SLICE_X11Y59.A3      net (fanout=1)        0.564   renderer/GND_2_o_GND_2_o_AND_2_o
    SLICE_X11Y59.CLK     Tas                   0.373   renderer/Vsync
                                                       renderer/Vsync_rstpot
                                                       renderer/Vsync
    -------------------------------------------------  ---------------------------
    Total                                      3.876ns (1.321ns logic, 2.555ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Paths for end point renderer/CounterX_3 (SLICE_X19Y55.D3), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_3 (FF)
  Destination:          renderer/CounterX_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.083ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_3 to renderer/CounterX_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y55.DQ      Tcko                  0.430   renderer/CounterX<3>
                                                       renderer/CounterX_3
    SLICE_X13Y59.B1      net (fanout=14)       1.330   renderer/CounterX<3>
    SLICE_X13Y59.B       Tilo                  0.259   N6
                                                       renderer/CounterXmaxed<10>_SW0
    SLICE_X13Y59.A5      net (fanout=2)        0.237   N6
    SLICE_X13Y59.A       Tilo                  0.259   N6
                                                       renderer/CounterXmaxed<10>
    SLICE_X19Y55.D3      net (fanout=15)       1.195   renderer/CounterXmaxed
    SLICE_X19Y55.CLK     Tas                   0.373   renderer/CounterX<3>
                                                       renderer/CounterX_3_rstpot
                                                       renderer/CounterX_3
    -------------------------------------------------  ---------------------------
    Total                                      4.083ns (1.321ns logic, 2.762ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_10 (FF)
  Destination:          renderer/CounterX_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.804ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.284 - 0.303)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_10 to renderer/CounterX_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y57.CQ      Tcko                  0.430   renderer/CounterX<10>
                                                       renderer/CounterX_10
    SLICE_X13Y59.B2      net (fanout=12)       1.051   renderer/CounterX<10>
    SLICE_X13Y59.B       Tilo                  0.259   N6
                                                       renderer/CounterXmaxed<10>_SW0
    SLICE_X13Y59.A5      net (fanout=2)        0.237   N6
    SLICE_X13Y59.A       Tilo                  0.259   N6
                                                       renderer/CounterXmaxed<10>
    SLICE_X19Y55.D3      net (fanout=15)       1.195   renderer/CounterXmaxed
    SLICE_X19Y55.CLK     Tas                   0.373   renderer/CounterX<3>
                                                       renderer/CounterX_3_rstpot
                                                       renderer/CounterX_3
    -------------------------------------------------  ---------------------------
    Total                                      3.804ns (1.321ns logic, 2.483ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               renderer/CounterX_5 (FF)
  Destination:          renderer/CounterX_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.790ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: renderer/CounterX_5 to renderer/CounterX_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y56.BQ      Tcko                  0.430   renderer/CounterX<7>
                                                       renderer/CounterX_5
    SLICE_X13Y59.A2      net (fanout=14)       1.533   renderer/CounterX<5>
    SLICE_X13Y59.A       Tilo                  0.259   N6
                                                       renderer/CounterXmaxed<10>
    SLICE_X19Y55.D3      net (fanout=15)       1.195   renderer/CounterXmaxed
    SLICE_X19Y55.CLK     Tas                   0.373   renderer/CounterX<3>
                                                       renderer/CounterX_3_rstpot
                                                       renderer/CounterX_3
    -------------------------------------------------  ---------------------------
    Total                                      3.790ns (1.062ns logic, 2.728ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_in = PERIOD TIMEGRP "clk_in" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point renderer/Vsync (SLICE_X11Y59.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               renderer/Vsync (FF)
  Destination:          renderer/Vsync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 20.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: renderer/Vsync to renderer/Vsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y59.AQ      Tcko                  0.198   renderer/Vsync
                                                       renderer/Vsync
    SLICE_X11Y59.A6      net (fanout=2)        0.027   renderer/Vsync
    SLICE_X11Y59.CLK     Tah         (-Th)    -0.215   renderer/Vsync
                                                       renderer/Vsync_rstpot
                                                       renderer/Vsync
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point renderer/Hsync (SLICE_X17Y58.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               renderer/Hsync (FF)
  Destination:          renderer/Hsync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 20.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: renderer/Hsync to renderer/Hsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y58.AQ      Tcko                  0.198   renderer/Hsync
                                                       renderer/Hsync
    SLICE_X17Y58.A6      net (fanout=2)        0.027   renderer/Hsync
    SLICE_X17Y58.CLK     Tah         (-Th)    -0.215   renderer/Hsync
                                                       renderer/Hsync_rstpot
                                                       renderer/Hsync
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point _i000001/cntr_15 (SLICE_X18Y45.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _i000001/cntr_15 (FF)
  Destination:          _i000001/cntr_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 20.000ns
  Destination Clock:    clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _i000001/cntr_15 to _i000001/cntr_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y45.DQ      Tcko                  0.200   _i000001/cntr<15>
                                                       _i000001/cntr_15
    SLICE_X18Y45.D6      net (fanout=10)       0.033   _i000001/cntr<15>
    SLICE_X18Y45.CLK     Tah         (-Th)    -0.237   _i000001/cntr<15>
                                                       _i000001/cntr<15>_rt
                                                       _i000001/Mcount_cntr_xor<15>
                                                       _i000001/cntr_15
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.437ns logic, 0.033ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_in = PERIOD TIMEGRP "clk_in" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_in_BUFGP/BUFG/I0
  Logical resource: clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: renderer/c/color2<2>/CLK
  Logical resource: renderer/c/color2_0/CK
  Location pin: SLICE_X4Y60.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: renderer/c/color2<2>/CLK
  Logical resource: renderer/c/color2_1/CK
  Location pin: SLICE_X4Y60.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    4.430|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1600 paths, 0 nets, and 572 connections

Design statistics:
   Minimum period:   4.430ns{1}   (Maximum frequency: 225.734MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Nov 08 22:33:48 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 213 MB



