// Seed: 26911141
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_13 = ~id_6, id_14;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    output wor id_2,
    input supply1 id_3,
    output tri1 id_4,
    input wire id_5,
    input wor id_6,
    output tri1 id_7
);
  parameter id_9 = 1;
  logic id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_9,
      id_9,
      id_9,
      id_10,
      id_10,
      id_10,
      id_9,
      id_10,
      id_9
  );
  assign id_10 = id_3;
  assign id_10 = id_3;
endmodule
