#-----------------------------------------------------------
# Vivado v2014.3.1 (64-bit)
# SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
# IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
# Start of session at: Wed Jul 13 11:02:21 2016
# Process ID: 4229
# Log file: /home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.runs/impl_1/LEDPLAY.vdi
# Journal file: /home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source LEDPLAY.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' for cell 'proc_clk'
INFO: [Netlist 29-17] Analyzing 30855 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3.1
Loading clock regions from /home/gerstein/Xlinix/Vivado/2014.3.1/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xml
Loading clock buffers from /home/gerstein/Xlinix/Vivado/2014.3.1/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xml
Loading clock placement rules from /home/gerstein/Xlinix/Vivado/2014.3.1/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /home/gerstein/Xlinix/Vivado/2014.3.1/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /home/gerstein/Xlinix/Vivado/2014.3.1/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1761/Package.xml
Loading io standards from /home/gerstein/Xlinix/Vivado/2014.3.1/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /home/gerstein/Xlinix/Vivado/2014.3.1/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, proc_clk/inst/clkin1_ibufg, from the path connected to top-level port: clk_p 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'proc_clk/sysclk' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.runs/impl_1/.Xil/Vivado-4229-localhost/dcp_2/clk_wiz_0.edf:312]
Parsing XDC File [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'proc_clk/inst'
Finished Parsing XDC File [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'proc_clk/inst'
Parsing XDC File [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'proc_clk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 2933.609 ; gain = 991.348 ; free physical = 6707 ; free virtual = 7975
Finished Parsing XDC File [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'proc_clk/inst'
Parsing XDC File [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.srcs/constrs_1/imports/new/LEDPLAY_try1.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.srcs/constrs_1/imports/new/LEDPLAY_try1.xdc:9]
Finished Parsing XDC File [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.srcs/constrs_1/imports/new/LEDPLAY_try1.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

link_design: Time (s): cpu = 00:01:45 ; elapsed = 00:02:01 . Memory (MB): peak = 2933.609 ; gain = 2104.789 ; free physical = 7063 ; free virtual = 7979
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2016.04' and will expire in -74 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2933.625 ; gain = 0.000 ; free physical = 7062 ; free virtual = 7979

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2207ab4f1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2946.609 ; gain = 0.000 ; free physical = 7049 ; free virtual = 7966

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 3 cells.
Phase 2 Constant Propagation | Checksum: 1abcd54dd

Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 2946.609 ; gain = 0.000 ; free physical = 7042 ; free virtual = 7960

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_10_BRAM_reg_192_255_31_31.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_2_BRAM_reg_192_255_31_31.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_3_BRAM_reg_192_255_30_30.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_3_BRAM_reg_192_255_31_31.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_5_BRAM_reg_192_255_0_2.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_5_BRAM_reg_192_255_12_14.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_5_BRAM_reg_192_255_15_17.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_5_BRAM_reg_192_255_18_20.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_5_BRAM_reg_192_255_21_23.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_5_BRAM_reg_192_255_24_26.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_5_BRAM_reg_192_255_27_29.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_5_BRAM_reg_192_255_31_31.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_5_BRAM_reg_192_255_3_5.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_5_BRAM_reg_192_255_6_8.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_5_BRAM_reg_192_255_9_11.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_6_BRAM_reg_192_255_0_2.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_6_BRAM_reg_192_255_12_14.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_6_BRAM_reg_192_255_15_17.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_6_BRAM_reg_192_255_18_20.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_6_BRAM_reg_192_255_21_23.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_6_BRAM_reg_192_255_24_26.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_6_BRAM_reg_192_255_27_29.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_6_BRAM_reg_192_255_31_31.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_6_BRAM_reg_192_255_3_5.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_6_BRAM_reg_192_255_6_8.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_6_BRAM_reg_192_255_9_11.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_7_BRAM_reg_192_255_0_2.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_7_BRAM_reg_192_255_12_14.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_7_BRAM_reg_192_255_15_17.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_7_BRAM_reg_192_255_18_20.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_7_BRAM_reg_192_255_21_23.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_7_BRAM_reg_192_255_24_26.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_7_BRAM_reg_192_255_27_29.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_7_BRAM_reg_192_255_31_31.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_7_BRAM_reg_192_255_3_5.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_7_BRAM_reg_192_255_6_8.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_7_BRAM_reg_192_255_9_11.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_8_BRAM_reg_192_255_31_31.
WARNING: [Opt 31-6] Deleting driverless net: input_clusters/n_9_BRAM_reg_192_255_31_31.
INFO: [Opt 31-12] Eliminated 90697 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 270683afd

Time (s): cpu = 00:01:07 ; elapsed = 00:01:21 . Memory (MB): peak = 2946.609 ; gain = 0.000 ; free physical = 7040 ; free virtual = 7958
Ending Logic Optimization Task | Checksum: 270683afd

Time (s): cpu = 00:01:08 ; elapsed = 00:01:23 . Memory (MB): peak = 2946.609 ; gain = 0.000 ; free physical = 7040 ; free virtual = 7958
Implement Debug Cores | Checksum: 2249a3743
Logic Optimization | Checksum: 2249a3743

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 64 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 128 Total Ports: 128
Number of Flops added for Enable Generation: 15

Ending PowerOpt Patch Enables Task | Checksum: 20b437cb8

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.99 . Memory (MB): peak = 3249.707 ; gain = 0.000 ; free physical = 6690 ; free virtual = 7611
Ending Power Optimization Task | Checksum: 20b437cb8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 3249.707 ; gain = 303.098 ; free physical = 6690 ; free virtual = 7611
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:43 ; elapsed = 00:02:06 . Memory (MB): peak = 3249.707 ; gain = 316.098 ; free physical = 6690 ; free virtual = 7611
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3249.711 ; gain = 0.000 ; free physical = 6342 ; free virtual = 7605
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 3249.711 ; gain = 0.004 ; free physical = 6606 ; free virtual = 7553
INFO: [Coretcl 2-168] The results of DRC are in file /home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.runs/impl_1/LEDPLAY_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 3249.711 ; gain = 0.000 ; free physical = 6658 ; free virtual = 7607
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2016.04' and will expire in -74 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
WARNING: [Drc 23-20] Rule violation (PORTPROP-2) selectio_diff_term - The port clk_n has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL15 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [Drc 23-20] Rule violation (PORTPROP-2) selectio_diff_term - The port clk_p has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL15 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 1a81405ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3249.723 ; gain = 0.000 ; free physical = 6657 ; free virtual = 7607

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3249.723 ; gain = 0.000 ; free physical = 6657 ; free virtual = 7607
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3249.723 ; gain = 0.000 ; free physical = 6657 ; free virtual = 7607

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: d6ec2fcd

Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 3249.723 ; gain = 0.000 ; free physical = 6657 ; free virtual = 7607
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.srcs/constrs_1/imports/new/LEDPLAY_try1.xdc:9]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: d6ec2fcd

Time (s): cpu = 00:01:54 ; elapsed = 00:02:07 . Memory (MB): peak = 3249.723 ; gain = 0.000 ; free physical = 6650 ; free virtual = 7605

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: d6ec2fcd

Time (s): cpu = 00:01:54 ; elapsed = 00:02:08 . Memory (MB): peak = 3249.723 ; gain = 0.000 ; free physical = 6650 ; free virtual = 7605

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 467766c5

Time (s): cpu = 00:01:54 ; elapsed = 00:02:08 . Memory (MB): peak = 3249.723 ; gain = 0.000 ; free physical = 6650 ; free virtual = 7605
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7172dac1

Time (s): cpu = 00:01:54 ; elapsed = 00:02:08 . Memory (MB): peak = 3249.723 ; gain = 0.000 ; free physical = 6650 ; free virtual = 7605

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 15129dccf

Time (s): cpu = 00:02:12 ; elapsed = 00:02:29 . Memory (MB): peak = 3707.582 ; gain = 457.859 ; free physical = 6188 ; free virtual = 7144
