// Seed: 3039176814
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  localparam id_3 = 1;
  wire  id_4;
  wire  id_5;
  logic id_6;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1
    , id_10,
    output wire id_2,
    input uwire id_3,
    output tri0 id_4,
    input wand id_5,
    output supply0 id_6,
    output tri0 id_7,
    input wire id_8
);
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11
  );
endmodule
module module_2 #(
    parameter id_10 = 32'd37
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50
);
  inout wire id_50;
  output wire id_49;
  input wire id_48;
  input wire id_47;
  output wire id_46;
  inout wire id_45;
  input wire id_44;
  inout wire id_43;
  input wire id_42;
  input wire id_41;
  input wire id_40;
  inout wire id_39;
  inout wire id_38;
  inout wire id_37;
  input wire id_36;
  input wire id_35;
  input wire id_34;
  inout wire id_33;
  input wire id_32;
  input wire id_31;
  input wire id_30;
  output wire id_29;
  input wire id_28;
  input wire id_27;
  input wire id_26;
  output wire id_25;
  output wire id_24;
  input wire id_23;
  input wire id_22;
  inout wire id_21;
  output wire id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire _id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire [id_10 : 1] id_51;
  wire id_52;
  wire \id_53 ;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_7;
  wire \id_8 ;
  wire id_9;
  ;
  wire id_10;
  ;
  assign id_9 = id_9;
  assign #id_11{id_7, 1'b0} = 1 && \id_8 ;
  module_2 modCall_1 (
      \id_8 ,
      id_5,
      \id_8 ,
      id_9,
      id_9,
      id_5,
      id_10,
      id_7,
      \id_8 ,
      id_11,
      id_10,
      id_7,
      id_5,
      \id_8 ,
      id_7,
      id_9,
      id_10,
      id_6,
      id_3,
      id_1,
      id_10,
      id_9,
      id_9,
      id_7,
      id_5,
      id_5,
      \id_8 ,
      id_9,
      id_6,
      id_10,
      id_2,
      \id_8 ,
      id_5,
      id_10,
      id_2,
      id_5,
      id_5,
      id_10,
      id_5,
      id_10,
      id_10,
      id_9,
      id_5,
      id_3,
      id_10,
      id_7,
      id_7,
      id_9,
      id_6,
      id_9
  );
endmodule
