<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3687" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3687{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3687{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3687{left:244px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3687{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-1.11px;}
#t5_3687{left:70px;bottom:1071px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t6_3687{left:70px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t7_3687{left:70px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t8_3687{left:70px;bottom:1020px;letter-spacing:-0.15px;word-spacing:-1.18px;}
#t9_3687{left:70px;bottom:1004px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_3687{left:70px;bottom:987px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tb_3687{left:70px;bottom:962px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tc_3687{left:70px;bottom:946px;letter-spacing:-0.24px;word-spacing:-0.37px;}
#td_3687{left:70px;bottom:929px;letter-spacing:-0.15px;word-spacing:-1.06px;}
#te_3687{left:70px;bottom:912px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tf_3687{left:70px;bottom:853px;letter-spacing:0.14px;}
#tg_3687{left:152px;bottom:853px;letter-spacing:0.15px;word-spacing:-0.01px;}
#th_3687{left:70px;bottom:830px;letter-spacing:-0.18px;word-spacing:-0.95px;}
#ti_3687{left:70px;bottom:813px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tj_3687{left:70px;bottom:796px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tk_3687{left:70px;bottom:779px;letter-spacing:-0.17px;word-spacing:-1.2px;}
#tl_3687{left:70px;bottom:762px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tm_3687{left:70px;bottom:745px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tn_3687{left:70px;bottom:729px;letter-spacing:-0.16px;word-spacing:-0.88px;}
#to_3687{left:70px;bottom:712px;letter-spacing:-0.21px;word-spacing:-0.45px;}
#tp_3687{left:70px;bottom:687px;letter-spacing:-0.14px;word-spacing:-0.72px;}
#tq_3687{left:70px;bottom:671px;letter-spacing:-0.2px;word-spacing:-0.39px;}
#tr_3687{left:70px;bottom:646px;letter-spacing:-0.2px;word-spacing:-0.39px;}
#ts_3687{left:70px;bottom:629px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#tt_3687{left:70px;bottom:603px;}
#tu_3687{left:96px;bottom:606px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tv_3687{left:96px;bottom:590px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tw_3687{left:70px;bottom:563px;}
#tx_3687{left:96px;bottom:567px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#ty_3687{left:70px;bottom:542px;letter-spacing:-0.13px;word-spacing:-0.64px;}
#tz_3687{left:70px;bottom:525px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t10_3687{left:70px;bottom:501px;letter-spacing:-0.15px;word-spacing:-1.25px;}
#t11_3687{left:70px;bottom:484px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t12_3687{left:70px;bottom:467px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t13_3687{left:70px;bottom:443px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t14_3687{left:70px;bottom:426px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t15_3687{left:70px;bottom:409px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t16_3687{left:70px;bottom:393px;letter-spacing:-0.14px;word-spacing:-0.77px;}
#t17_3687{left:70px;bottom:376px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t18_3687{left:70px;bottom:359px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t19_3687{left:465px;bottom:597px;}

.s1_3687{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3687{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3687{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3687{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3687{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3687{font-size:11px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3687" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3687Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3687" style="-webkit-user-select: none;"><object width="935" height="1210" data="3687/3687.svg" type="image/svg+xml" id="pdf3687" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3687" class="t s1_3687">Vol. 3B </span><span id="t2_3687" class="t s1_3687">18-55 </span>
<span id="t3_3687" class="t s2_3687">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_3687" class="t s3_3687">the application thread is associated with a specific COS (i.e., the corresponding COS in the PQR) and all requests to </span>
<span id="t5_3687" class="t s3_3687">the CAT-capable resource from that logical processor are tagged with that COS (in other words, the application </span>
<span id="t6_3687" class="t s3_3687">thread is configured to belong to a specific COS). The cache subsystem uses this tagged request information to </span>
<span id="t7_3687" class="t s3_3687">enforce QoS. The capacity bitmask may be mapped into a way bitmask (or a similar enforcement entity based on </span>
<span id="t8_3687" class="t s3_3687">the implementation) at the cache before it is applied to the allocation policy. For example, the capacity bitmask can </span>
<span id="t9_3687" class="t s3_3687">be an 8-bit mask and the enforcement may be accomplished using a 16-way bitmask for a cache enforcement </span>
<span id="ta_3687" class="t s3_3687">implementation based on way partitioning. </span>
<span id="tb_3687" class="t s3_3687">The following sections describe extensions of CAT such as Code and Data Prioritization (CDP), followed by details </span>
<span id="tc_3687" class="t s3_3687">on specific features such as L3 CAT, L3 CDP, L2 CAT, and L2 CDP. Depending on the specific processor a mix of </span>
<span id="td_3687" class="t s3_3687">features may be supported, and CPUID provides enumeration capabilities to enable software to dynamically detect </span>
<span id="te_3687" class="t s3_3687">the set of supported features. </span>
<span id="tf_3687" class="t s4_3687">18.19.3 </span><span id="tg_3687" class="t s4_3687">Code and Data Prioritization (CDP) Technology </span>
<span id="th_3687" class="t s3_3687">Code and Data Prioritization Technology is an extension of CAT. CDP enables isolation and separate prioritization of </span>
<span id="ti_3687" class="t s3_3687">code and data fetches to the L2 or L3 cache in a software configurable manner, depending on hardware support, </span>
<span id="tj_3687" class="t s3_3687">which can enable workload prioritization and tuning of cache capacity to the characteristics of the workload. CDP </span>
<span id="tk_3687" class="t s3_3687">extends Cache Allocation Technology (CAT) by providing separate code and data masks per Class of Service (COS). </span>
<span id="tl_3687" class="t s3_3687">Support for the L2 CDP feature and the L3 CDP features are separately enumerated (via CPUID) and separately </span>
<span id="tm_3687" class="t s3_3687">controlled (via remapping the L2 CAT MSRs or L3 CAT MSRs respectively). Section 18.19.6.3 and Section 18.19.7 </span>
<span id="tn_3687" class="t s3_3687">provide details on enumerating, controlling, and enabling L3 and L2 CDP respectively, while this section provides a </span>
<span id="to_3687" class="t s3_3687">general overview. </span>
<span id="tp_3687" class="t s3_3687">The L3 CDP feature was first introduced on the Intel Xeon E5 v4 family of server processors, as an extension to L3 </span>
<span id="tq_3687" class="t s3_3687">CAT. The L2 CDP feature is first introduced on future Intel Atom family processors, as an extension to L2 CAT. </span>
<span id="tr_3687" class="t s3_3687">By default, CDP is disabled on the processor. If the CAT MSRs are used without enabling CDP, the processor oper- </span>
<span id="ts_3687" class="t s3_3687">ates in a traditional CAT-only mode. When CDP is enabled, </span>
<span id="tt_3687" class="t s5_3687">• </span><span id="tu_3687" class="t s3_3687">the CAT mask MSRs are re-mapped into interleaved pairs of mask MSRs for data or code fetches (see </span>
<span id="tv_3687" class="t s3_3687">Figure 18-29), </span>
<span id="tw_3687" class="t s5_3687">• </span><span id="tx_3687" class="t s3_3687">the range of COS for CAT is re-indexed, with the lower-half of the COS range available for CDP. </span>
<span id="ty_3687" class="t s3_3687">Using the CDP feature, virtual isolation between code and data can be configured on the L2 or L3 cache if desired, </span>
<span id="tz_3687" class="t s3_3687">similar to how some processor cache levels provide separate L1 data and L1 instruction caches. </span>
<span id="t10_3687" class="t s3_3687">Like the CAT feature, CDP may be dynamically configured by privileged software at any point during normal system </span>
<span id="t11_3687" class="t s3_3687">operation, including dynamically enabling or disabling the feature provided that certain software configuration </span>
<span id="t12_3687" class="t s3_3687">requirements are met (see Section 18.19.5). </span>
<span id="t13_3687" class="t s3_3687">An example of the operating mode of CDP is shown in Figure 18-29. Shown at the top are traditional CAT usage </span>
<span id="t14_3687" class="t s3_3687">models where capacity masks map 1:1 with a COS number to enable control over the cache space which a given </span>
<span id="t15_3687" class="t s3_3687">COS (and thus applications, threads or VMs) may occupy. Shown at the bottom are example mask configurations </span>
<span id="t16_3687" class="t s3_3687">where CDP is enabled, and each COS number maps 1:2 to two masks, one for code and one for data. This enables </span>
<span id="t17_3687" class="t s3_3687">code and data to be either overlapped or isolated to varying degrees either globally or on a per-COS basis, </span>
<span id="t18_3687" class="t s3_3687">depending on application and system needs. </span>
<span id="t19_3687" class="t s6_3687">2 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
