Simulator report for Lab4
Wed Oct 14 14:48:17 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |main|RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ALTSYNCRAM
  6. |main|ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 453 nodes    ;
; Simulation Coverage         ;      26.44 % ;
; Total Number of Transitions ; 1136         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; main.vwf   ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+-------------------------------------------------------------------------------------------------------------+
; |main|RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ALTSYNCRAM ;
+-------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+----------------------------------------------------------------------------------------------------------+
; |main|ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ALTSYNCRAM ;
+----------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      26.44 % ;
; Total nodes checked                                 ; 453          ;
; Total output ports checked                          ; 469          ;
; Total output ports with complete 1/0-value coverage ; 124          ;
; Total output ports with no 1/0-value coverage       ; 229          ;
; Total output ports with no 1-value coverage         ; 329          ;
; Total output ports with no 0-value coverage         ; 245          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                           ; Output Port Name                                                                                                      ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+
; |main|address[3]                                                                                                    ; |main|address[3]                                                                                                      ; pin_out          ;
; |main|address[2]                                                                                                    ; |main|address[2]                                                                                                      ; pin_out          ;
; |main|address[1]                                                                                                    ; |main|address[1]                                                                                                      ; pin_out          ;
; |main|address[0]                                                                                                    ; |main|address[0]                                                                                                      ; pin_out          ;
; |main|control[3]                                                                                                    ; |main|control[3]                                                                                                      ; pin_out          ;
; |main|control[2]                                                                                                    ; |main|control[2]                                                                                                      ; pin_out          ;
; |main|control[1]                                                                                                    ; |main|control[1]                                                                                                      ; pin_out          ;
; |main|control[0]                                                                                                    ; |main|control[0]                                                                                                      ; pin_out          ;
; |main|inst18                                                                                                        ; |main|inst18                                                                                                          ; regout           ;
; |main|inst18~0                                                                                                      ; |main|inst18~0                                                                                                        ; out0             ;
; |main|start                                                                                                         ; |main|start                                                                                                           ; out              ;
; |main|CLK                                                                                                           ; |main|CLK                                                                                                             ; out              ;
; |main|inst9                                                                                                         ; |main|inst9                                                                                                           ; out0             ;
; |main|inst57                                                                                                        ; |main|inst57                                                                                                          ; regout           ;
; |main|inst57~0                                                                                                      ; |main|inst57~0                                                                                                        ; out0             ;
; |main|inst10                                                                                                        ; |main|inst10                                                                                                          ; out0             ;
; |main|data[8]                                                                                                       ; |main|data[8]                                                                                                         ; pin_out          ;
; |main|data[3]                                                                                                       ; |main|data[3]                                                                                                         ; pin_out          ;
; |main|data[2]                                                                                                       ; |main|data[2]                                                                                                         ; pin_out          ;
; |main|data[1]                                                                                                       ; |main|data[1]                                                                                                         ; pin_out          ;
; |main|data[0]                                                                                                       ; |main|data[0]                                                                                                         ; pin_out          ;
; |main|data~0                                                                                                        ; |main|data~0                                                                                                          ; out0             ;
; |main|data~5                                                                                                        ; |main|data~5                                                                                                          ; out0             ;
; |main|data~6                                                                                                        ; |main|data~6                                                                                                          ; out0             ;
; |main|data~7                                                                                                        ; |main|data~7                                                                                                          ; out0             ;
; |main|data~8                                                                                                        ; |main|data~8                                                                                                          ; out0             ;
; |main|inst49                                                                                                        ; |main|inst49                                                                                                          ; out0             ;
; |main|inst12                                                                                                        ; |main|inst12                                                                                                          ; out0             ;
; |main|counter[2]                                                                                                    ; |main|counter[2]                                                                                                      ; pin_out          ;
; |main|counter[1]                                                                                                    ; |main|counter[1]                                                                                                      ; pin_out          ;
; |main|counter[0]                                                                                                    ; |main|counter[0]                                                                                                      ; pin_out          ;
; |main|reg2[8]                                                                                                       ; |main|reg2[8]                                                                                                         ; pin_out          ;
; |main|reg2[3]                                                                                                       ; |main|reg2[3]                                                                                                         ; pin_out          ;
; |main|reg2[2]                                                                                                       ; |main|reg2[2]                                                                                                         ; pin_out          ;
; |main|reg2[0]                                                                                                       ; |main|reg2[0]                                                                                                         ; pin_out          ;
; |main|REGS:inst61|inst[5]                                                                                           ; |main|REGS:inst61|inst[5]                                                                                             ; out              ;
; |main|REGS:inst61|inst[2]                                                                                           ; |main|REGS:inst61|inst[2]                                                                                             ; out              ;
; |main|REGS:inst61|inst[1]                                                                                           ; |main|REGS:inst61|inst[1]                                                                                             ; out              ;
; |main|REGS:inst61|inst[0]                                                                                           ; |main|REGS:inst61|inst[0]                                                                                             ; out              ;
; |main|REGS:inst61|inst35[3]                                                                                         ; |main|REGS:inst61|inst35[3]                                                                                           ; out              ;
; |main|REGS:inst61|inst35[1]                                                                                         ; |main|REGS:inst61|inst35[1]                                                                                           ; out              ;
; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]         ; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]           ; out0             ;
; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[2]         ; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[2]           ; out0             ;
; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]          ; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]            ; out0             ;
; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[2]          ; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[2]            ; out0             ;
; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]         ; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]           ; out0             ;
; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[2]         ; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[2]           ; out0             ;
; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[2]         ; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[2]           ; out0             ;
; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[3]         ; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[3]           ; out0             ;
; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[2]         ; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[2]           ; out0             ;
; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[2]         ; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[2]           ; out0             ;
; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita0              ; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita0                ; sumout           ;
; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita0              ; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita0~COUT           ; cout             ;
; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita1              ; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita1                ; sumout           ;
; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita1              ; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita1~COUT           ; cout             ;
; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita2              ; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita2                ; sumout           ;
; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[1]            ; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1]                         ; regout           ;
; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[0]            ; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0]                         ; regout           ;
; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~0                       ; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~0                         ; out0             ;
; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~1                       ; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~1                         ; out0             ;
; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout                         ; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout                           ; out0             ;
; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~1                       ; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~1                         ; out0             ;
; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout                         ; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout                           ; out0             ;
; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~1                       ; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~1                         ; out0             ;
; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout                         ; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout                           ; out0             ;
; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~1                       ; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~1                         ; out0             ;
; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout                         ; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout                           ; out0             ;
; |main|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[8]                                                                ; |main|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[8]                                                                  ; regout           ;
; |main|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3]                                                                ; |main|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3]                                                                  ; regout           ;
; |main|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2]                                                                ; |main|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2]                                                                  ; regout           ;
; |main|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                                ; |main|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                                  ; regout           ;
; |main|RAM:inst52|inst4[3]                                                                                           ; |main|RAM:inst52|inst4[3]                                                                                             ; out              ;
; |main|RAM:inst52|inst4[1]                                                                                           ; |main|RAM:inst52|inst4[1]                                                                                             ; out              ;
; |main|RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a1       ; |main|RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|q_a[1]               ; portadataout0    ;
; |main|RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a3       ; |main|RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|q_a[3]               ; portadataout0    ;
; |main|ROM:inst25|inst7[8]                                                                                           ; |main|ROM:inst25|inst7[8]                                                                                             ; out              ;
; |main|ROM:inst25|inst7[3]                                                                                           ; |main|ROM:inst25|inst7[3]                                                                                             ; out              ;
; |main|ROM:inst25|inst7[2]                                                                                           ; |main|ROM:inst25|inst7[2]                                                                                             ; out              ;
; |main|ROM:inst25|inst7[0]                                                                                           ; |main|ROM:inst25|inst7[0]                                                                                             ; out              ;
; |main|ROM:inst25|inst2                                                                                              ; |main|ROM:inst25|inst2                                                                                                ; regout           ;
; |main|ROM:inst25|inst2~0                                                                                            ; |main|ROM:inst25|inst2~0                                                                                              ; out0             ;
; |main|ROM:inst25|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|_~0                   ; |main|ROM:inst25|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|_~0                     ; out0             ;
; |main|ROM:inst25|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|aneb_result_wire[0]~0 ; |main|ROM:inst25|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|aneb_result_wire[0]~0   ; out0             ;
; |main|ROM:inst25|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|aneb_result_wire[0]   ; |main|ROM:inst25|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|aneb_result_wire[0]     ; out0             ;
; |main|ROM:inst25|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[0]          ; |main|ROM:inst25|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[0]            ; out0             ;
; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita0    ; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita0      ; sumout           ;
; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita0    ; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita1    ; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita1      ; sumout           ;
; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita1    ; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita2    ; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita2      ; sumout           ;
; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_reg_bit1a[1]  ; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|safe_q[1]               ; regout           ;
; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_reg_bit1a[0]  ; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|safe_q[0]               ; regout           ;
; |main|ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a0          ; |main|ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|q_a[0]                  ; portadataout0    ;
; |main|ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a2          ; |main|ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|q_a[2]                  ; portadataout0    ;
; |main|ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a3          ; |main|ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|q_a[3]                  ; portadataout0    ;
; |main|ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a8          ; |main|ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|q_a[8]                  ; portadataout0    ;
; |main|lpm_counter3:inst66|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|counter_comb_bita0              ; |main|lpm_counter3:inst66|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|counter_comb_bita0~COMBOUT        ; combout          ;
; |main|lpm_counter3:inst66|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|counter_reg_bit1a[0]            ; |main|lpm_counter3:inst66|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]                         ; regout           ;
; |main|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|counter_comb_bita0               ; |main|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|counter_comb_bita0                 ; sumout           ;
; |main|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|counter_comb_bita0               ; |main|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|counter_comb_bita0~COUT            ; cout             ;
; |main|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|counter_comb_bita1               ; |main|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|counter_comb_bita1                 ; sumout           ;
; |main|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|counter_comb_bita1               ; |main|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|counter_comb_bita1~COUT            ; cout             ;
; |main|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|counter_comb_bita2               ; |main|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|counter_comb_bita2                 ; sumout           ;
; |main|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|counter_reg_bit1a[2]             ; |main|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[2]                          ; regout           ;
; |main|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|counter_reg_bit1a[1]             ; |main|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1]                          ; regout           ;
; |main|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|counter_reg_bit1a[0]             ; |main|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0]                          ; regout           ;
; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~0                       ; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~0                         ; out0             ;
; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout                         ; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout                           ; out0             ;
; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~0                       ; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~0                         ; out0             ;
; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout                         ; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout                           ; out0             ;
; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0                       ; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0                         ; out0             ;
; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout                         ; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout                           ; out0             ;
; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~0                       ; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~0                         ; out0             ;
; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~1                       ; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~1                         ; out0             ;
; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout                         ; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout                           ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~0             ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~0               ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~1             ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~1               ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~2             ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~2               ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~3             ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~3               ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~6             ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~6               ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~7             ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~7               ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~8             ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~8               ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~9             ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~9               ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~12            ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~12              ; out0             ;
+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                          ; Output Port Name                                                                                                      ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+
; |main|address[7]                                                                                                   ; |main|address[7]                                                                                                      ; pin_out          ;
; |main|address[6]                                                                                                   ; |main|address[6]                                                                                                      ; pin_out          ;
; |main|address[5]                                                                                                   ; |main|address[5]                                                                                                      ; pin_out          ;
; |main|address[4]                                                                                                   ; |main|address[4]                                                                                                      ; pin_out          ;
; |main|control[7]                                                                                                   ; |main|control[7]                                                                                                      ; pin_out          ;
; |main|control[6]                                                                                                   ; |main|control[6]                                                                                                      ; pin_out          ;
; |main|control[5]                                                                                                   ; |main|control[5]                                                                                                      ; pin_out          ;
; |main|control[4]                                                                                                   ; |main|control[4]                                                                                                      ; pin_out          ;
; |main|data[7]                                                                                                      ; |main|data[7]                                                                                                         ; pin_out          ;
; |main|data[6]                                                                                                      ; |main|data[6]                                                                                                         ; pin_out          ;
; |main|data[5]                                                                                                      ; |main|data[5]                                                                                                         ; pin_out          ;
; |main|data[4]                                                                                                      ; |main|data[4]                                                                                                         ; pin_out          ;
; |main|data~1                                                                                                       ; |main|data~1                                                                                                          ; out0             ;
; |main|data~2                                                                                                       ; |main|data~2                                                                                                          ; out0             ;
; |main|data~3                                                                                                       ; |main|data~3                                                                                                          ; out0             ;
; |main|data~4                                                                                                       ; |main|data~4                                                                                                          ; out0             ;
; |main|inst65[8]                                                                                                    ; |main|inst65[8]                                                                                                       ; out              ;
; |main|inst65[7]                                                                                                    ; |main|inst65[7]                                                                                                       ; out              ;
; |main|inst65[6]                                                                                                    ; |main|inst65[6]                                                                                                       ; out              ;
; |main|inst65[5]                                                                                                    ; |main|inst65[5]                                                                                                       ; out              ;
; |main|inst65[4]                                                                                                    ; |main|inst65[4]                                                                                                       ; out              ;
; |main|inst65[2]                                                                                                    ; |main|inst65[2]                                                                                                       ; out              ;
; |main|inst65[0]                                                                                                    ; |main|inst65[0]                                                                                                       ; out              ;
; |main|reg1[7]                                                                                                      ; |main|reg1[7]                                                                                                         ; pin_out          ;
; |main|reg1[6]                                                                                                      ; |main|reg1[6]                                                                                                         ; pin_out          ;
; |main|reg1[5]                                                                                                      ; |main|reg1[5]                                                                                                         ; pin_out          ;
; |main|reg1[4]                                                                                                      ; |main|reg1[4]                                                                                                         ; pin_out          ;
; |main|reg1[2]                                                                                                      ; |main|reg1[2]                                                                                                         ; pin_out          ;
; |main|reg1[1]                                                                                                      ; |main|reg1[1]                                                                                                         ; pin_out          ;
; |main|reg1[0]                                                                                                      ; |main|reg1[0]                                                                                                         ; pin_out          ;
; |main|reg2[7]                                                                                                      ; |main|reg2[7]                                                                                                         ; pin_out          ;
; |main|reg2[6]                                                                                                      ; |main|reg2[6]                                                                                                         ; pin_out          ;
; |main|reg2[5]                                                                                                      ; |main|reg2[5]                                                                                                         ; pin_out          ;
; |main|reg2[4]                                                                                                      ; |main|reg2[4]                                                                                                         ; pin_out          ;
; |main|regs_out[8]                                                                                                  ; |main|regs_out[8]                                                                                                     ; pin_out          ;
; |main|regs_out[7]                                                                                                  ; |main|regs_out[7]                                                                                                     ; pin_out          ;
; |main|regs_out[6]                                                                                                  ; |main|regs_out[6]                                                                                                     ; pin_out          ;
; |main|regs_out[5]                                                                                                  ; |main|regs_out[5]                                                                                                     ; pin_out          ;
; |main|regs_out[4]                                                                                                  ; |main|regs_out[4]                                                                                                     ; pin_out          ;
; |main|regs_out[2]                                                                                                  ; |main|regs_out[2]                                                                                                     ; pin_out          ;
; |main|regs_out[0]                                                                                                  ; |main|regs_out[0]                                                                                                     ; pin_out          ;
; |main|REGS:inst61|outData[8]                                                                                       ; |main|REGS:inst61|outData[8]                                                                                          ; out0             ;
; |main|REGS:inst61|outData[7]                                                                                       ; |main|REGS:inst61|outData[7]                                                                                          ; out0             ;
; |main|REGS:inst61|outData[6]                                                                                       ; |main|REGS:inst61|outData[6]                                                                                          ; out0             ;
; |main|REGS:inst61|outData[5]                                                                                       ; |main|REGS:inst61|outData[5]                                                                                          ; out0             ;
; |main|REGS:inst61|outData[4]                                                                                       ; |main|REGS:inst61|outData[4]                                                                                          ; out0             ;
; |main|REGS:inst61|outData[2]                                                                                       ; |main|REGS:inst61|outData[2]                                                                                          ; out0             ;
; |main|REGS:inst61|outData[0]                                                                                       ; |main|REGS:inst61|outData[0]                                                                                          ; out0             ;
; |main|REGS:inst61|inst31[8]                                                                                        ; |main|REGS:inst61|inst31[8]                                                                                           ; out              ;
; |main|REGS:inst61|inst31[7]                                                                                        ; |main|REGS:inst61|inst31[7]                                                                                           ; out              ;
; |main|REGS:inst61|inst31[6]                                                                                        ; |main|REGS:inst61|inst31[6]                                                                                           ; out              ;
; |main|REGS:inst61|inst31[5]                                                                                        ; |main|REGS:inst61|inst31[5]                                                                                           ; out              ;
; |main|REGS:inst61|inst31[4]                                                                                        ; |main|REGS:inst61|inst31[4]                                                                                           ; out              ;
; |main|REGS:inst61|inst31[3]                                                                                        ; |main|REGS:inst61|inst31[3]                                                                                           ; out              ;
; |main|REGS:inst61|inst31[2]                                                                                        ; |main|REGS:inst61|inst31[2]                                                                                           ; out              ;
; |main|REGS:inst61|inst31[1]                                                                                        ; |main|REGS:inst61|inst31[1]                                                                                           ; out              ;
; |main|REGS:inst61|inst31[0]                                                                                        ; |main|REGS:inst61|inst31[0]                                                                                           ; out              ;
; |main|REGS:inst61|inst28[7]                                                                                        ; |main|REGS:inst61|inst28[7]                                                                                           ; out              ;
; |main|REGS:inst61|inst28[6]                                                                                        ; |main|REGS:inst61|inst28[6]                                                                                           ; out              ;
; |main|REGS:inst61|inst28[5]                                                                                        ; |main|REGS:inst61|inst28[5]                                                                                           ; out              ;
; |main|REGS:inst61|inst28[4]                                                                                        ; |main|REGS:inst61|inst28[4]                                                                                           ; out              ;
; |main|REGS:inst61|inst28[3]                                                                                        ; |main|REGS:inst61|inst28[3]                                                                                           ; out              ;
; |main|REGS:inst61|inst28[2]                                                                                        ; |main|REGS:inst61|inst28[2]                                                                                           ; out              ;
; |main|REGS:inst61|inst28[1]                                                                                        ; |main|REGS:inst61|inst28[1]                                                                                           ; out              ;
; |main|REGS:inst61|inst[7]                                                                                          ; |main|REGS:inst61|inst[7]                                                                                             ; out              ;
; |main|REGS:inst61|inst[6]                                                                                          ; |main|REGS:inst61|inst[6]                                                                                             ; out              ;
; |main|REGS:inst61|inst[4]                                                                                          ; |main|REGS:inst61|inst[4]                                                                                             ; out              ;
; |main|REGS:inst61|inst[3]                                                                                          ; |main|REGS:inst61|inst[3]                                                                                             ; out              ;
; |main|REGS:inst61|inst32[8]                                                                                        ; |main|REGS:inst61|inst32[8]                                                                                           ; out              ;
; |main|REGS:inst61|inst32[7]                                                                                        ; |main|REGS:inst61|inst32[7]                                                                                           ; out              ;
; |main|REGS:inst61|inst32[6]                                                                                        ; |main|REGS:inst61|inst32[6]                                                                                           ; out              ;
; |main|REGS:inst61|inst32[5]                                                                                        ; |main|REGS:inst61|inst32[5]                                                                                           ; out              ;
; |main|REGS:inst61|inst32[4]                                                                                        ; |main|REGS:inst61|inst32[4]                                                                                           ; out              ;
; |main|REGS:inst61|inst32[3]                                                                                        ; |main|REGS:inst61|inst32[3]                                                                                           ; out              ;
; |main|REGS:inst61|inst32[2]                                                                                        ; |main|REGS:inst61|inst32[2]                                                                                           ; out              ;
; |main|REGS:inst61|inst32[1]                                                                                        ; |main|REGS:inst61|inst32[1]                                                                                           ; out              ;
; |main|REGS:inst61|inst32[0]                                                                                        ; |main|REGS:inst61|inst32[0]                                                                                           ; out              ;
; |main|REGS:inst61|inst33[8]                                                                                        ; |main|REGS:inst61|inst33[8]                                                                                           ; out              ;
; |main|REGS:inst61|inst33[7]                                                                                        ; |main|REGS:inst61|inst33[7]                                                                                           ; out              ;
; |main|REGS:inst61|inst33[6]                                                                                        ; |main|REGS:inst61|inst33[6]                                                                                           ; out              ;
; |main|REGS:inst61|inst33[5]                                                                                        ; |main|REGS:inst61|inst33[5]                                                                                           ; out              ;
; |main|REGS:inst61|inst33[4]                                                                                        ; |main|REGS:inst61|inst33[4]                                                                                           ; out              ;
; |main|REGS:inst61|inst33[3]                                                                                        ; |main|REGS:inst61|inst33[3]                                                                                           ; out              ;
; |main|REGS:inst61|inst33[2]                                                                                        ; |main|REGS:inst61|inst33[2]                                                                                           ; out              ;
; |main|REGS:inst61|inst33[1]                                                                                        ; |main|REGS:inst61|inst33[1]                                                                                           ; out              ;
; |main|REGS:inst61|inst33[0]                                                                                        ; |main|REGS:inst61|inst33[0]                                                                                           ; out              ;
; |main|REGS:inst61|inst34[8]                                                                                        ; |main|REGS:inst61|inst34[8]                                                                                           ; out              ;
; |main|REGS:inst61|inst34[7]                                                                                        ; |main|REGS:inst61|inst34[7]                                                                                           ; out              ;
; |main|REGS:inst61|inst34[6]                                                                                        ; |main|REGS:inst61|inst34[6]                                                                                           ; out              ;
; |main|REGS:inst61|inst34[5]                                                                                        ; |main|REGS:inst61|inst34[5]                                                                                           ; out              ;
; |main|REGS:inst61|inst34[4]                                                                                        ; |main|REGS:inst61|inst34[4]                                                                                           ; out              ;
; |main|REGS:inst61|inst34[3]                                                                                        ; |main|REGS:inst61|inst34[3]                                                                                           ; out              ;
; |main|REGS:inst61|inst34[2]                                                                                        ; |main|REGS:inst61|inst34[2]                                                                                           ; out              ;
; |main|REGS:inst61|inst34[1]                                                                                        ; |main|REGS:inst61|inst34[1]                                                                                           ; out              ;
; |main|REGS:inst61|inst34[0]                                                                                        ; |main|REGS:inst61|inst34[0]                                                                                           ; out              ;
; |main|REGS:inst61|inst37[8]                                                                                        ; |main|REGS:inst61|inst37[8]                                                                                           ; out              ;
; |main|REGS:inst61|inst37[7]                                                                                        ; |main|REGS:inst61|inst37[7]                                                                                           ; out              ;
; |main|REGS:inst61|inst37[6]                                                                                        ; |main|REGS:inst61|inst37[6]                                                                                           ; out              ;
; |main|REGS:inst61|inst37[5]                                                                                        ; |main|REGS:inst61|inst37[5]                                                                                           ; out              ;
; |main|REGS:inst61|inst37[4]                                                                                        ; |main|REGS:inst61|inst37[4]                                                                                           ; out              ;
; |main|REGS:inst61|inst37[3]                                                                                        ; |main|REGS:inst61|inst37[3]                                                                                           ; out              ;
; |main|REGS:inst61|inst37[2]                                                                                        ; |main|REGS:inst61|inst37[2]                                                                                           ; out              ;
; |main|REGS:inst61|inst37[1]                                                                                        ; |main|REGS:inst61|inst37[1]                                                                                           ; out              ;
; |main|REGS:inst61|inst37[0]                                                                                        ; |main|REGS:inst61|inst37[0]                                                                                           ; out              ;
; |main|REGS:inst61|inst36[8]                                                                                        ; |main|REGS:inst61|inst36[8]                                                                                           ; out              ;
; |main|REGS:inst61|inst36[7]                                                                                        ; |main|REGS:inst61|inst36[7]                                                                                           ; out              ;
; |main|REGS:inst61|inst36[6]                                                                                        ; |main|REGS:inst61|inst36[6]                                                                                           ; out              ;
; |main|REGS:inst61|inst36[5]                                                                                        ; |main|REGS:inst61|inst36[5]                                                                                           ; out              ;
; |main|REGS:inst61|inst36[4]                                                                                        ; |main|REGS:inst61|inst36[4]                                                                                           ; out              ;
; |main|REGS:inst61|inst36[3]                                                                                        ; |main|REGS:inst61|inst36[3]                                                                                           ; out              ;
; |main|REGS:inst61|inst36[2]                                                                                        ; |main|REGS:inst61|inst36[2]                                                                                           ; out              ;
; |main|REGS:inst61|inst36[1]                                                                                        ; |main|REGS:inst61|inst36[1]                                                                                           ; out              ;
; |main|REGS:inst61|inst36[0]                                                                                        ; |main|REGS:inst61|inst36[0]                                                                                           ; out              ;
; |main|REGS:inst61|inst35[8]                                                                                        ; |main|REGS:inst61|inst35[8]                                                                                           ; out              ;
; |main|REGS:inst61|inst35[7]                                                                                        ; |main|REGS:inst61|inst35[7]                                                                                           ; out              ;
; |main|REGS:inst61|inst35[6]                                                                                        ; |main|REGS:inst61|inst35[6]                                                                                           ; out              ;
; |main|REGS:inst61|inst35[5]                                                                                        ; |main|REGS:inst61|inst35[5]                                                                                           ; out              ;
; |main|REGS:inst61|inst35[4]                                                                                        ; |main|REGS:inst61|inst35[4]                                                                                           ; out              ;
; |main|REGS:inst61|inst35[2]                                                                                        ; |main|REGS:inst61|inst35[2]                                                                                           ; out              ;
; |main|REGS:inst61|inst35[0]                                                                                        ; |main|REGS:inst61|inst35[0]                                                                                           ; out              ;
; |main|REGS:inst61|inst29[8]                                                                                        ; |main|REGS:inst61|inst29[8]                                                                                           ; out              ;
; |main|REGS:inst61|inst29[7]                                                                                        ; |main|REGS:inst61|inst29[7]                                                                                           ; out              ;
; |main|REGS:inst61|inst29[6]                                                                                        ; |main|REGS:inst61|inst29[6]                                                                                           ; out              ;
; |main|REGS:inst61|inst29[5]                                                                                        ; |main|REGS:inst61|inst29[5]                                                                                           ; out              ;
; |main|REGS:inst61|inst29[4]                                                                                        ; |main|REGS:inst61|inst29[4]                                                                                           ; out              ;
; |main|REGS:inst61|inst29[3]                                                                                        ; |main|REGS:inst61|inst29[3]                                                                                           ; out              ;
; |main|REGS:inst61|inst29[2]                                                                                        ; |main|REGS:inst61|inst29[2]                                                                                           ; out              ;
; |main|REGS:inst61|inst29[1]                                                                                        ; |main|REGS:inst61|inst29[1]                                                                                           ; out              ;
; |main|REGS:inst61|inst29[0]                                                                                        ; |main|REGS:inst61|inst29[0]                                                                                           ; out              ;
; |main|REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[8]                                                  ; |main|REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[8]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[7]                                                  ; |main|REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[7]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[6]                                                  ; |main|REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[6]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[5]                                                  ; |main|REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[5]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[4]                                                  ; |main|REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[4]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[3]                                                  ; |main|REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[3]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[2]                                                  ; |main|REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[2]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[1]                                                  ; |main|REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[1]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[0]                                                  ; |main|REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[0]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[8]                                                  ; |main|REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[8]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[7]                                                  ; |main|REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[7]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[6]                                                  ; |main|REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[6]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[5]                                                  ; |main|REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[5]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[4]                                                  ; |main|REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[4]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[2]                                                  ; |main|REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[2]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[0]                                                  ; |main|REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[0]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[8]                                                  ; |main|REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[8]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[7]                                                  ; |main|REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[7]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[6]                                                  ; |main|REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[6]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[5]                                                  ; |main|REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[5]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[4]                                                  ; |main|REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[4]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[3]                                                  ; |main|REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[3]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[2]                                                  ; |main|REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[2]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[1]                                                  ; |main|REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[1]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[0]                                                  ; |main|REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[0]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[8]                                                  ; |main|REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[8]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[7]                                                  ; |main|REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[7]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[6]                                                  ; |main|REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[6]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[5]                                                  ; |main|REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[5]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[4]                                                  ; |main|REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[4]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[3]                                                  ; |main|REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[3]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[2]                                                  ; |main|REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[2]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[1]                                                  ; |main|REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[1]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[0]                                                  ; |main|REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[0]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[8]                                                  ; |main|REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[8]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[7]                                                  ; |main|REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[7]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[6]                                                  ; |main|REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[6]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[5]                                                  ; |main|REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[5]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[4]                                                  ; |main|REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[4]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[3]                                                  ; |main|REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[3]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[2]                                                  ; |main|REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[2]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[1]                                                  ; |main|REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[1]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[0]                                                  ; |main|REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[0]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[8]                                                  ; |main|REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[8]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[7]                                                  ; |main|REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[7]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[6]                                                  ; |main|REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[6]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[5]                                                  ; |main|REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[5]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[4]                                                  ; |main|REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[4]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[3]                                                  ; |main|REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[3]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[2]                                                  ; |main|REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[2]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[1]                                                  ; |main|REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[1]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[0]                                                  ; |main|REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[0]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[8]                                                  ; |main|REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[8]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[7]                                                  ; |main|REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[7]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[6]                                                  ; |main|REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[6]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[5]                                                  ; |main|REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[5]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[4]                                                  ; |main|REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[4]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[3]                                                  ; |main|REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[3]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[2]                                                  ; |main|REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[2]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[1]                                                  ; |main|REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[1]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[0]                                                  ; |main|REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[0]                                                     ; regout           ;
; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]        ; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]           ; out0             ;
; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[2]        ; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[2]           ; out0             ;
; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]        ; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]           ; out0             ;
; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[3]        ; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[3]           ; out0             ;
; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[3]        ; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[3]           ; out0             ;
; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[2]        ; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[2]           ; out0             ;
; |main|REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[8]                                                  ; |main|REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[8]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[7]                                                  ; |main|REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[7]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[6]                                                  ; |main|REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[6]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[5]                                                  ; |main|REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[5]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[4]                                                  ; |main|REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[4]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[3]                                                  ; |main|REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[3]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[2]                                                  ; |main|REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[2]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[1]                                                  ; |main|REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[1]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[0]                                                  ; |main|REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[0]                                                     ; regout           ;
; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita2             ; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita2~COUT           ; cout             ;
; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita3             ; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita3                ; sumout           ;
; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita3             ; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita3~COUT           ; cout             ;
; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4             ; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4                ; sumout           ;
; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4             ; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4~COUT           ; cout             ;
; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5             ; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5                ; sumout           ;
; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5             ; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5~COUT           ; cout             ;
; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6             ; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6                ; sumout           ;
; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6             ; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6~COUT           ; cout             ;
; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita7             ; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita7                ; sumout           ;
; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[7]           ; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7]                         ; regout           ;
; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[6]           ; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[6]                         ; regout           ;
; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[5]           ; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5]                         ; regout           ;
; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[4]           ; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4]                         ; regout           ;
; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[3]           ; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3]                         ; regout           ;
; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[2]           ; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2]                         ; regout           ;
; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~0                      ; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~0                         ; out0             ;
; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0                      ; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0                         ; out0             ;
; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~0                      ; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~0                         ; out0             ;
; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0                      ; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0                         ; out0             ;
; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~1                      ; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~1                         ; out0             ;
; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout                        ; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout                           ; out0             ;
; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~0                      ; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~0                         ; out0             ;
; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~1                      ; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~1                         ; out0             ;
; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout                        ; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout                           ; out0             ;
; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~0                      ; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~0                         ; out0             ;
; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~1                      ; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~1                         ; out0             ;
; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout                        ; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout                           ; out0             ;
; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~0                      ; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~0                         ; out0             ;
; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~1                      ; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~1                         ; out0             ;
; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout                        ; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout                           ; out0             ;
; |main|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[7]                                                               ; |main|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[7]                                                                  ; regout           ;
; |main|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6]                                                               ; |main|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6]                                                                  ; regout           ;
; |main|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[5]                                                               ; |main|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[5]                                                                  ; regout           ;
; |main|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4]                                                               ; |main|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4]                                                                  ; regout           ;
; |main|RAM:inst52|inst4[8]                                                                                          ; |main|RAM:inst52|inst4[8]                                                                                             ; out              ;
; |main|RAM:inst52|inst4[7]                                                                                          ; |main|RAM:inst52|inst4[7]                                                                                             ; out              ;
; |main|RAM:inst52|inst4[6]                                                                                          ; |main|RAM:inst52|inst4[6]                                                                                             ; out              ;
; |main|RAM:inst52|inst4[5]                                                                                          ; |main|RAM:inst52|inst4[5]                                                                                             ; out              ;
; |main|RAM:inst52|inst4[4]                                                                                          ; |main|RAM:inst52|inst4[4]                                                                                             ; out              ;
; |main|RAM:inst52|inst4[2]                                                                                          ; |main|RAM:inst52|inst4[2]                                                                                             ; out              ;
; |main|RAM:inst52|inst4[0]                                                                                          ; |main|RAM:inst52|inst4[0]                                                                                             ; out              ;
; |main|RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0      ; |main|RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|q_a[0]               ; portadataout0    ;
; |main|RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a2      ; |main|RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|q_a[2]               ; portadataout0    ;
; |main|RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a4      ; |main|RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|q_a[4]               ; portadataout0    ;
; |main|RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a5      ; |main|RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|q_a[5]               ; portadataout0    ;
; |main|RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a6      ; |main|RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|q_a[6]               ; portadataout0    ;
; |main|RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a7      ; |main|RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|q_a[7]               ; portadataout0    ;
; |main|RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a8      ; |main|RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|q_a[8]               ; portadataout0    ;
; |main|ROM:inst25|inst7[7]                                                                                          ; |main|ROM:inst25|inst7[7]                                                                                             ; out              ;
; |main|ROM:inst25|inst7[6]                                                                                          ; |main|ROM:inst25|inst7[6]                                                                                             ; out              ;
; |main|ROM:inst25|inst7[5]                                                                                          ; |main|ROM:inst25|inst7[5]                                                                                             ; out              ;
; |main|ROM:inst25|inst7[4]                                                                                          ; |main|ROM:inst25|inst7[4]                                                                                             ; out              ;
; |main|ROM:inst25|inst7[1]                                                                                          ; |main|ROM:inst25|inst7[1]                                                                                             ; out              ;
; |main|ROM:inst25|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[3]         ; |main|ROM:inst25|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[3]            ; out0             ;
; |main|ROM:inst25|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[2]         ; |main|ROM:inst25|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[2]            ; out0             ;
; |main|ROM:inst25|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[1]         ; |main|ROM:inst25|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[1]            ; out0             ;
; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita2   ; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita3   ; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita3      ; sumout           ;
; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita3   ; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita4   ; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita4      ; sumout           ;
; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita4   ; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita5   ; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita5      ; sumout           ;
; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita5   ; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita6   ; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita6      ; sumout           ;
; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita6   ; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita7   ; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita7      ; sumout           ;
; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_reg_bit1a[7] ; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|safe_q[7]               ; regout           ;
; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_reg_bit1a[6] ; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|safe_q[6]               ; regout           ;
; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_reg_bit1a[5] ; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|safe_q[5]               ; regout           ;
; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_reg_bit1a[4] ; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|safe_q[4]               ; regout           ;
; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_reg_bit1a[3] ; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|safe_q[3]               ; regout           ;
; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_reg_bit1a[2] ; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|safe_q[2]               ; regout           ;
; |main|ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a1         ; |main|ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|q_a[1]                  ; portadataout0    ;
; |main|ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a4         ; |main|ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|q_a[4]                  ; portadataout0    ;
; |main|ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a5         ; |main|ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|q_a[5]                  ; portadataout0    ;
; |main|ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a6         ; |main|ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|q_a[6]                  ; portadataout0    ;
; |main|ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a7         ; |main|ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|q_a[7]                  ; portadataout0    ;
; |main|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                               ; |main|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                                  ; regout           ;
; |main|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6]                                                               ; |main|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6]                                                                  ; regout           ;
; |main|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                               ; |main|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                                  ; regout           ;
; |main|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4]                                                               ; |main|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4]                                                                  ; regout           ;
; |main|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                               ; |main|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                                  ; regout           ;
; |main|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                               ; |main|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                                  ; regout           ;
; |main|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                               ; |main|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                                  ; regout           ;
; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~1                      ; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~1                         ; out0             ;
; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~1                      ; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~1                         ; out0             ;
; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~1                      ; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~1                         ; out0             ;
; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0                      ; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0                         ; out0             ;
; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~1                      ; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~1                         ; out0             ;
; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout                        ; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout                           ; out0             ;
; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~0                      ; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~0                         ; out0             ;
; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~1                      ; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~1                         ; out0             ;
; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout                        ; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout                           ; out0             ;
; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~0                      ; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~0                         ; out0             ;
; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~1                      ; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~1                         ; out0             ;
; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout                        ; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout                           ; out0             ;
; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~0                      ; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~0                         ; out0             ;
; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~1                      ; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~1                         ; out0             ;
; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout                        ; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout                           ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~4            ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~4               ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~5            ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~5               ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~10           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~10              ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~11           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~11              ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~13           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~13              ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~14           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~14              ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~15           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~15              ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~16           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~16              ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~17           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~17              ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~18           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~18              ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~19           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~19              ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~20           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~20              ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~21           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~21              ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~22           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~22              ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~23           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~23              ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~24           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~24              ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~25           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~25              ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~26           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~26              ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~27           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~27              ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~28           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~28              ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~29           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~29              ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~30           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~30              ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~31           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~31              ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~32           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~32              ; out0             ;
+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                          ; Output Port Name                                                                                                      ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+
; |main|address[7]                                                                                                   ; |main|address[7]                                                                                                      ; pin_out          ;
; |main|address[6]                                                                                                   ; |main|address[6]                                                                                                      ; pin_out          ;
; |main|address[5]                                                                                                   ; |main|address[5]                                                                                                      ; pin_out          ;
; |main|address[4]                                                                                                   ; |main|address[4]                                                                                                      ; pin_out          ;
; |main|control[7]                                                                                                   ; |main|control[7]                                                                                                      ; pin_out          ;
; |main|control[6]                                                                                                   ; |main|control[6]                                                                                                      ; pin_out          ;
; |main|control[5]                                                                                                   ; |main|control[5]                                                                                                      ; pin_out          ;
; |main|control[4]                                                                                                   ; |main|control[4]                                                                                                      ; pin_out          ;
; |main|inst59                                                                                                       ; |main|inst59                                                                                                          ; out0             ;
; |main|inst65[3]                                                                                                    ; |main|inst65[3]                                                                                                       ; out              ;
; |main|inst65[1]                                                                                                    ; |main|inst65[1]                                                                                                       ; out              ;
; |main|reg1[8]                                                                                                      ; |main|reg1[8]                                                                                                         ; pin_out          ;
; |main|reg1[3]                                                                                                      ; |main|reg1[3]                                                                                                         ; pin_out          ;
; |main|reg2[7]                                                                                                      ; |main|reg2[7]                                                                                                         ; pin_out          ;
; |main|reg2[6]                                                                                                      ; |main|reg2[6]                                                                                                         ; pin_out          ;
; |main|reg2[5]                                                                                                      ; |main|reg2[5]                                                                                                         ; pin_out          ;
; |main|reg2[4]                                                                                                      ; |main|reg2[4]                                                                                                         ; pin_out          ;
; |main|reg2[1]                                                                                                      ; |main|reg2[1]                                                                                                         ; pin_out          ;
; |main|regs_out[3]                                                                                                  ; |main|regs_out[3]                                                                                                     ; pin_out          ;
; |main|regs_out[1]                                                                                                  ; |main|regs_out[1]                                                                                                     ; pin_out          ;
; |main|REGS:inst61|outData[3]                                                                                       ; |main|REGS:inst61|outData[3]                                                                                          ; out0             ;
; |main|REGS:inst61|outData[1]                                                                                       ; |main|REGS:inst61|outData[1]                                                                                          ; out0             ;
; |main|REGS:inst61|inst31[8]                                                                                        ; |main|REGS:inst61|inst31[8]                                                                                           ; out              ;
; |main|REGS:inst61|inst31[7]                                                                                        ; |main|REGS:inst61|inst31[7]                                                                                           ; out              ;
; |main|REGS:inst61|inst31[6]                                                                                        ; |main|REGS:inst61|inst31[6]                                                                                           ; out              ;
; |main|REGS:inst61|inst31[5]                                                                                        ; |main|REGS:inst61|inst31[5]                                                                                           ; out              ;
; |main|REGS:inst61|inst31[4]                                                                                        ; |main|REGS:inst61|inst31[4]                                                                                           ; out              ;
; |main|REGS:inst61|inst31[3]                                                                                        ; |main|REGS:inst61|inst31[3]                                                                                           ; out              ;
; |main|REGS:inst61|inst31[2]                                                                                        ; |main|REGS:inst61|inst31[2]                                                                                           ; out              ;
; |main|REGS:inst61|inst31[1]                                                                                        ; |main|REGS:inst61|inst31[1]                                                                                           ; out              ;
; |main|REGS:inst61|inst31[0]                                                                                        ; |main|REGS:inst61|inst31[0]                                                                                           ; out              ;
; |main|REGS:inst61|inst28[0]                                                                                        ; |main|REGS:inst61|inst28[0]                                                                                           ; out              ;
; |main|REGS:inst61|inst33[8]                                                                                        ; |main|REGS:inst61|inst33[8]                                                                                           ; out              ;
; |main|REGS:inst61|inst33[7]                                                                                        ; |main|REGS:inst61|inst33[7]                                                                                           ; out              ;
; |main|REGS:inst61|inst33[6]                                                                                        ; |main|REGS:inst61|inst33[6]                                                                                           ; out              ;
; |main|REGS:inst61|inst33[5]                                                                                        ; |main|REGS:inst61|inst33[5]                                                                                           ; out              ;
; |main|REGS:inst61|inst33[4]                                                                                        ; |main|REGS:inst61|inst33[4]                                                                                           ; out              ;
; |main|REGS:inst61|inst33[3]                                                                                        ; |main|REGS:inst61|inst33[3]                                                                                           ; out              ;
; |main|REGS:inst61|inst33[2]                                                                                        ; |main|REGS:inst61|inst33[2]                                                                                           ; out              ;
; |main|REGS:inst61|inst33[1]                                                                                        ; |main|REGS:inst61|inst33[1]                                                                                           ; out              ;
; |main|REGS:inst61|inst33[0]                                                                                        ; |main|REGS:inst61|inst33[0]                                                                                           ; out              ;
; |main|REGS:inst61|inst34[8]                                                                                        ; |main|REGS:inst61|inst34[8]                                                                                           ; out              ;
; |main|REGS:inst61|inst34[7]                                                                                        ; |main|REGS:inst61|inst34[7]                                                                                           ; out              ;
; |main|REGS:inst61|inst34[6]                                                                                        ; |main|REGS:inst61|inst34[6]                                                                                           ; out              ;
; |main|REGS:inst61|inst34[5]                                                                                        ; |main|REGS:inst61|inst34[5]                                                                                           ; out              ;
; |main|REGS:inst61|inst34[4]                                                                                        ; |main|REGS:inst61|inst34[4]                                                                                           ; out              ;
; |main|REGS:inst61|inst34[3]                                                                                        ; |main|REGS:inst61|inst34[3]                                                                                           ; out              ;
; |main|REGS:inst61|inst34[2]                                                                                        ; |main|REGS:inst61|inst34[2]                                                                                           ; out              ;
; |main|REGS:inst61|inst34[1]                                                                                        ; |main|REGS:inst61|inst34[1]                                                                                           ; out              ;
; |main|REGS:inst61|inst34[0]                                                                                        ; |main|REGS:inst61|inst34[0]                                                                                           ; out              ;
; |main|REGS:inst61|inst29[8]                                                                                        ; |main|REGS:inst61|inst29[8]                                                                                           ; out              ;
; |main|REGS:inst61|inst29[7]                                                                                        ; |main|REGS:inst61|inst29[7]                                                                                           ; out              ;
; |main|REGS:inst61|inst29[6]                                                                                        ; |main|REGS:inst61|inst29[6]                                                                                           ; out              ;
; |main|REGS:inst61|inst29[5]                                                                                        ; |main|REGS:inst61|inst29[5]                                                                                           ; out              ;
; |main|REGS:inst61|inst29[4]                                                                                        ; |main|REGS:inst61|inst29[4]                                                                                           ; out              ;
; |main|REGS:inst61|inst29[3]                                                                                        ; |main|REGS:inst61|inst29[3]                                                                                           ; out              ;
; |main|REGS:inst61|inst29[2]                                                                                        ; |main|REGS:inst61|inst29[2]                                                                                           ; out              ;
; |main|REGS:inst61|inst29[1]                                                                                        ; |main|REGS:inst61|inst29[1]                                                                                           ; out              ;
; |main|REGS:inst61|inst29[0]                                                                                        ; |main|REGS:inst61|inst29[0]                                                                                           ; out              ;
; |main|REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[8]                                                  ; |main|REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[8]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[7]                                                  ; |main|REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[7]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[6]                                                  ; |main|REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[6]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[5]                                                  ; |main|REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[5]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[4]                                                  ; |main|REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[4]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[3]                                                  ; |main|REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[3]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[2]                                                  ; |main|REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[2]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[1]                                                  ; |main|REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[1]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[0]                                                  ; |main|REGS:inst61|lpm_dff1:inst27|lpm_ff:lpm_ff_component|dffs[0]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[8]                                                  ; |main|REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[8]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[7]                                                  ; |main|REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[7]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[6]                                                  ; |main|REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[6]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[5]                                                  ; |main|REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[5]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[4]                                                  ; |main|REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[4]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[3]                                                  ; |main|REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[3]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[2]                                                  ; |main|REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[2]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[1]                                                  ; |main|REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[1]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[0]                                                  ; |main|REGS:inst61|lpm_dff1:inst19|lpm_ff:lpm_ff_component|dffs[0]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[8]                                                  ; |main|REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[8]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[7]                                                  ; |main|REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[7]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[6]                                                  ; |main|REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[6]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[5]                                                  ; |main|REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[5]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[4]                                                  ; |main|REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[4]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[3]                                                  ; |main|REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[3]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[2]                                                  ; |main|REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[2]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[1]                                                  ; |main|REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[1]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[0]                                                  ; |main|REGS:inst61|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[0]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[8]                                                  ; |main|REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[8]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[7]                                                  ; |main|REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[7]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[6]                                                  ; |main|REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[6]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[5]                                                  ; |main|REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[5]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[4]                                                  ; |main|REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[4]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[3]                                                  ; |main|REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[3]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[2]                                                  ; |main|REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[2]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[1]                                                  ; |main|REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[1]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[0]                                                  ; |main|REGS:inst61|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[0]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[8]                                                  ; |main|REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[8]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[7]                                                  ; |main|REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[7]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[6]                                                  ; |main|REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[6]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[5]                                                  ; |main|REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[5]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[4]                                                  ; |main|REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[4]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[3]                                                  ; |main|REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[3]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[2]                                                  ; |main|REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[2]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[1]                                                  ; |main|REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[1]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[0]                                                  ; |main|REGS:inst61|lpm_dff1:inst23|lpm_ff:lpm_ff_component|dffs[0]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[8]                                                  ; |main|REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[8]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[7]                                                  ; |main|REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[7]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[6]                                                  ; |main|REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[6]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[5]                                                  ; |main|REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[5]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[4]                                                  ; |main|REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[4]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[3]                                                  ; |main|REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[3]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[2]                                                  ; |main|REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[2]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[1]                                                  ; |main|REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[1]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[0]                                                  ; |main|REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[0]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[8]                                                  ; |main|REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[8]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[7]                                                  ; |main|REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[7]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[6]                                                  ; |main|REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[6]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[5]                                                  ; |main|REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[5]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[4]                                                  ; |main|REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[4]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[3]                                                  ; |main|REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[3]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[2]                                                  ; |main|REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[2]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[1]                                                  ; |main|REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[1]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[0]                                                  ; |main|REGS:inst61|lpm_dff1:inst25|lpm_ff:lpm_ff_component|dffs[0]                                                     ; regout           ;
; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]        ; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]           ; out0             ;
; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[2]        ; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[2]           ; out0             ;
; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]        ; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]           ; out0             ;
; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[3]        ; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[3]           ; out0             ;
; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[3]        ; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[3]           ; out0             ;
; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[2]        ; |main|REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[2]           ; out0             ;
; |main|REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[8]                                                  ; |main|REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[8]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[7]                                                  ; |main|REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[7]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[6]                                                  ; |main|REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[6]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[5]                                                  ; |main|REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[5]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[4]                                                  ; |main|REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[4]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[3]                                                  ; |main|REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[3]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[2]                                                  ; |main|REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[2]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[1]                                                  ; |main|REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[1]                                                     ; regout           ;
; |main|REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[0]                                                  ; |main|REGS:inst61|lpm_dff1:inst26|lpm_ff:lpm_ff_component|dffs[0]                                                     ; regout           ;
; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita2             ; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita2~COUT           ; cout             ;
; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita3             ; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita3                ; sumout           ;
; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita3             ; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita3~COUT           ; cout             ;
; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4             ; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4                ; sumout           ;
; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4             ; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4~COUT           ; cout             ;
; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5             ; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5                ; sumout           ;
; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5             ; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5~COUT           ; cout             ;
; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6             ; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6                ; sumout           ;
; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6             ; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6~COUT           ; cout             ;
; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita7             ; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita7                ; sumout           ;
; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[7]           ; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7]                         ; regout           ;
; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[6]           ; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[6]                         ; regout           ;
; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[5]           ; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5]                         ; regout           ;
; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[4]           ; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4]                         ; regout           ;
; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[3]           ; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3]                         ; regout           ;
; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[2]           ; |main|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2]                         ; regout           ;
; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~0                      ; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~0                         ; out0             ;
; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0                      ; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0                         ; out0             ;
; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~0                      ; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~0                         ; out0             ;
; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0                      ; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0                         ; out0             ;
; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~1                      ; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~1                         ; out0             ;
; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout                        ; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout                           ; out0             ;
; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~0                      ; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~0                         ; out0             ;
; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~1                      ; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~1                         ; out0             ;
; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout                        ; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout                           ; out0             ;
; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~0                      ; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~0                         ; out0             ;
; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~1                      ; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~1                         ; out0             ;
; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout                        ; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout                           ; out0             ;
; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~0                      ; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~0                         ; out0             ;
; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~1                      ; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~1                         ; out0             ;
; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout                        ; |main|lpm_mux2:inst47|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout                           ; out0             ;
; |main|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[7]                                                               ; |main|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[7]                                                                  ; regout           ;
; |main|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6]                                                               ; |main|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6]                                                                  ; regout           ;
; |main|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[5]                                                               ; |main|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[5]                                                                  ; regout           ;
; |main|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4]                                                               ; |main|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4]                                                                  ; regout           ;
; |main|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                               ; |main|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                                  ; regout           ;
; |main|RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a0      ; |main|RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|q_a[0]               ; portadataout0    ;
; |main|RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a2      ; |main|RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|q_a[2]               ; portadataout0    ;
; |main|RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a4      ; |main|RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|q_a[4]               ; portadataout0    ;
; |main|RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a5      ; |main|RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|q_a[5]               ; portadataout0    ;
; |main|RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a6      ; |main|RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|q_a[6]               ; portadataout0    ;
; |main|RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a7      ; |main|RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|q_a[7]               ; portadataout0    ;
; |main|RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ram_block1a8      ; |main|RAM:inst52|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|q_a[8]               ; portadataout0    ;
; |main|ROM:inst25|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[3]         ; |main|ROM:inst25|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[3]            ; out0             ;
; |main|ROM:inst25|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[2]         ; |main|ROM:inst25|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[2]            ; out0             ;
; |main|ROM:inst25|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[1]         ; |main|ROM:inst25|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|data_wire[1]            ; out0             ;
; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita2   ; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita3   ; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita3      ; sumout           ;
; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita3   ; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita4   ; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita4      ; sumout           ;
; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita4   ; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita5   ; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita5      ; sumout           ;
; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita5   ; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita6   ; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita6      ; sumout           ;
; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita6   ; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita7   ; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_comb_bita7      ; sumout           ;
; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_reg_bit1a[7] ; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|safe_q[7]               ; regout           ;
; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_reg_bit1a[6] ; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|safe_q[6]               ; regout           ;
; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_reg_bit1a[5] ; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|safe_q[5]               ; regout           ;
; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_reg_bit1a[4] ; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|safe_q[4]               ; regout           ;
; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_reg_bit1a[3] ; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|safe_q[3]               ; regout           ;
; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|counter_reg_bit1a[2] ; |main|ROM:inst25|lpm_counter2:inst6|lpm_counter:lpm_counter_component|cntr_1oj:auto_generated|safe_q[2]               ; regout           ;
; |main|ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a1         ; |main|ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|q_a[1]                  ; portadataout0    ;
; |main|ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a4         ; |main|ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|q_a[4]                  ; portadataout0    ;
; |main|ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a5         ; |main|ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|q_a[5]                  ; portadataout0    ;
; |main|ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a6         ; |main|ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|q_a[6]                  ; portadataout0    ;
; |main|ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|ram_block1a7         ; |main|ROM:inst25|lpm_rom1:inst|altsyncram:altsyncram_component|altsyncram_4981:auto_generated|q_a[7]                  ; portadataout0    ;
; |main|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8]                                                               ; |main|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8]                                                                  ; regout           ;
; |main|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3]                                                               ; |main|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3]                                                                  ; regout           ;
; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~1                      ; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~1                         ; out0             ;
; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~1                      ; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~1                         ; out0             ;
; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~1                      ; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~1                         ; out0             ;
; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0                      ; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0                         ; out0             ;
; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~1                      ; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~1                         ; out0             ;
; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout                        ; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout                           ; out0             ;
; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~0                      ; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~0                         ; out0             ;
; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~1                      ; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~1                         ; out0             ;
; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout                        ; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout                           ; out0             ;
; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~0                      ; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~0                         ; out0             ;
; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~1                      ; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~1                         ; out0             ;
; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout                        ; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout                           ; out0             ;
; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~0                      ; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~0                         ; out0             ;
; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~1                      ; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~1                         ; out0             ;
; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout                        ; |main|lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout                           ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~4            ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~4               ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~5            ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~5               ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~10           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~10              ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~11           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~11              ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~13           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~13              ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~14           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~14              ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~15           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~15              ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~16           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~16              ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~17           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~17              ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~18           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~18              ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~19           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~19              ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~20           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~20              ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~21           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~21              ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~22           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~22              ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~23           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~23              ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~24           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~24              ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~25           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~25              ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~26           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~26              ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~27           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~27              ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~28           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~28              ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~29           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~29              ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~30           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~30              ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~31           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~31              ; out0             ;
; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~32           ; |main|ROM:inst25|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~32              ; out0             ;
+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Oct 14 14:48:16 2020
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Lab4 -c Lab4
Info: Using vector source file "D:/5 sem/SiFO/Laba4/main.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of main.vwf called Lab4.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found clock-sensitive change during active clock edge at time 25.0 ns on register "|main|inst18"
Warning: Found clock-sensitive change during active clock edge at time 25.0 ns on register "|main|ROM:inst25|inst2"
Warning: Found clock-sensitive change during active clock edge at time 55.0 ns on register "|main|inst57"
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      26.44 %
Info: Number of transitions in simulation is 1136
Info: Vector file main.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 153 megabytes
    Info: Processing ended: Wed Oct 14 14:48:17 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


