-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
-- Date        : Sat Jun  3 17:03:45 2023
-- Host        : LAPTOP-IN15QMSA running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/azmin/Desktop/ESN_MIMO/ESN_MIMO_e3/ESN_MIMO_e3.srcs/sources_1/ip/eth_sgmii/eth_sgmii_sim_netlist.vhdl
-- Design      : eth_sgmii
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010iclg225-1L
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_GTWIZARD_GT is
  port (
    cplllock : out STD_LOGIC;
    gt0_cpllrefclklost_i : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    gtxe2_i_0 : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    gtxe2_i_1 : out STD_LOGIC;
    TXBUFSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    independent_clock_bufg : in STD_LOGIC;
    gt0_cpllpd_i : in STD_LOGIC;
    gt0_cpllreset_i_0 : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gtrefclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_gttxreset_gt : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    wtd_rxpcsreset_in : in STD_LOGIC;
    gt0_rxuserrdy_i : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    TXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_txuserrdy_i : in STD_LOGIC;
    userclk : in STD_LOGIC;
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtxe2_i_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_4 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end eth_sgmii_GTWIZARD_GT;

architecture STRUCTURE of eth_sgmii_GTWIZARD_GT is
  signal gtxe2_i_n_0 : STD_LOGIC;
  signal gtxe2_i_n_10 : STD_LOGIC;
  signal gtxe2_i_n_16 : STD_LOGIC;
  signal gtxe2_i_n_170 : STD_LOGIC;
  signal gtxe2_i_n_171 : STD_LOGIC;
  signal gtxe2_i_n_172 : STD_LOGIC;
  signal gtxe2_i_n_173 : STD_LOGIC;
  signal gtxe2_i_n_174 : STD_LOGIC;
  signal gtxe2_i_n_175 : STD_LOGIC;
  signal gtxe2_i_n_176 : STD_LOGIC;
  signal gtxe2_i_n_177 : STD_LOGIC;
  signal gtxe2_i_n_178 : STD_LOGIC;
  signal gtxe2_i_n_179 : STD_LOGIC;
  signal gtxe2_i_n_180 : STD_LOGIC;
  signal gtxe2_i_n_181 : STD_LOGIC;
  signal gtxe2_i_n_182 : STD_LOGIC;
  signal gtxe2_i_n_183 : STD_LOGIC;
  signal gtxe2_i_n_184 : STD_LOGIC;
  signal gtxe2_i_n_27 : STD_LOGIC;
  signal gtxe2_i_n_3 : STD_LOGIC;
  signal gtxe2_i_n_38 : STD_LOGIC;
  signal gtxe2_i_n_39 : STD_LOGIC;
  signal gtxe2_i_n_4 : STD_LOGIC;
  signal gtxe2_i_n_46 : STD_LOGIC;
  signal gtxe2_i_n_47 : STD_LOGIC;
  signal gtxe2_i_n_48 : STD_LOGIC;
  signal gtxe2_i_n_49 : STD_LOGIC;
  signal gtxe2_i_n_50 : STD_LOGIC;
  signal gtxe2_i_n_51 : STD_LOGIC;
  signal gtxe2_i_n_52 : STD_LOGIC;
  signal gtxe2_i_n_53 : STD_LOGIC;
  signal gtxe2_i_n_54 : STD_LOGIC;
  signal gtxe2_i_n_55 : STD_LOGIC;
  signal gtxe2_i_n_56 : STD_LOGIC;
  signal gtxe2_i_n_57 : STD_LOGIC;
  signal gtxe2_i_n_58 : STD_LOGIC;
  signal gtxe2_i_n_59 : STD_LOGIC;
  signal gtxe2_i_n_60 : STD_LOGIC;
  signal gtxe2_i_n_61 : STD_LOGIC;
  signal gtxe2_i_n_81 : STD_LOGIC;
  signal gtxe2_i_n_82 : STD_LOGIC;
  signal gtxe2_i_n_83 : STD_LOGIC;
  signal gtxe2_i_n_84 : STD_LOGIC;
  signal gtxe2_i_n_9 : STD_LOGIC;
  signal NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKFABRIC_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_gtxe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_gtxe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtxe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal NLW_gtxe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_gtxe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_TSTOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gtxe2_i : label is "PRIMITIVE";
begin
gtxe2_i: unisim.vcomponents.GTXE2_CHANNEL
    generic map(
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"0001111111",
      ALIGN_COMMA_WORD => 2,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 36,
      CLK_COR_MIN_LAT => 32,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG => X"BC07DC",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"000",
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => X"00018480",
      PMA_RSV2 => X"2050",
      PMA_RSV3 => B"00",
      PMA_RSV4 => X"00000000",
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 8,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"03000023FF10100020",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00000011110000",
      RXLPM_LF_CFG => B"00000011110000",
      RXOOB_CFG => B"0000110",
      RXOUT_DIV => 4,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"000000",
      RXPH_MONITOR_SEL => B"00000",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RX_BIAS_CFG => B"000000000100",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 5,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"010",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFE_GAIN_CFG => X"020FEA",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011110000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_KL_CFG => B"0000011111110",
      RX_DFE_KL_CFG2 => X"301148AC",
      RX_DFE_LPM_CFG => X"0904",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_UT_CFG => B"10001111000000000",
      RX_DFE_VP_CFG => B"00011111100000011",
      RX_DFE_XYD_CFG => B"0000000000000",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_INT_DATAWIDTH => 0,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"0101",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_CPLLREFCLK_SEL => B"001",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "4.0",
      TERM_RCAL_CFG => B"10000",
      TERM_RCAL_OVRD => '0',
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 4,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPMARESET_TIME => B"00001",
      TX_CLK25_DIV => 5,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 20,
      TX_DEEMPH0 => B"00000",
      TX_DEEMPH1 => B"00000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 0,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0'
    )
        port map (
      CFGRESET => '0',
      CLKRSVD(3 downto 0) => B"0000",
      CPLLFBCLKLOST => gtxe2_i_n_0,
      CPLLLOCK => cplllock,
      CPLLLOCKDETCLK => independent_clock_bufg,
      CPLLLOCKEN => '1',
      CPLLPD => gt0_cpllpd_i,
      CPLLREFCLKLOST => gt0_cpllrefclklost_i,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => gt0_cpllreset_i_0,
      DMONITOROUT(7) => gtxe2_i_n_177,
      DMONITOROUT(6) => gtxe2_i_n_178,
      DMONITOROUT(5) => gtxe2_i_n_179,
      DMONITOROUT(4) => gtxe2_i_n_180,
      DMONITOROUT(3) => gtxe2_i_n_181,
      DMONITOROUT(2) => gtxe2_i_n_182,
      DMONITOROUT(1) => gtxe2_i_n_183,
      DMONITOROUT(0) => gtxe2_i_n_184,
      DRPADDR(8 downto 0) => B"000000000",
      DRPCLK => gtrefclk_bufg,
      DRPDI(15 downto 0) => B"0000000000000000",
      DRPDO(15) => gtxe2_i_n_46,
      DRPDO(14) => gtxe2_i_n_47,
      DRPDO(13) => gtxe2_i_n_48,
      DRPDO(12) => gtxe2_i_n_49,
      DRPDO(11) => gtxe2_i_n_50,
      DRPDO(10) => gtxe2_i_n_51,
      DRPDO(9) => gtxe2_i_n_52,
      DRPDO(8) => gtxe2_i_n_53,
      DRPDO(7) => gtxe2_i_n_54,
      DRPDO(6) => gtxe2_i_n_55,
      DRPDO(5) => gtxe2_i_n_56,
      DRPDO(4) => gtxe2_i_n_57,
      DRPDO(3) => gtxe2_i_n_58,
      DRPDO(2) => gtxe2_i_n_59,
      DRPDO(1) => gtxe2_i_n_60,
      DRPDO(0) => gtxe2_i_n_61,
      DRPEN => '0',
      DRPRDY => gtxe2_i_n_3,
      DRPWE => '0',
      EYESCANDATAERROR => gtxe2_i_n_4,
      EYESCANMODE => '0',
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => gtrefclk,
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => '0',
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => SR(0),
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => gt0_gttxreset_gt,
      GTXRXN => rxn,
      GTXRXP => rxp,
      GTXTXN => txn,
      GTXTXP => txp,
      LOOPBACK(2 downto 0) => B"000",
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDIN2(4 downto 0) => B"00000",
      PCSRSVDOUT(15 downto 0) => NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtxe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4 downto 0) => B"00000",
      PMARSVDIN2(4 downto 0) => B"00000",
      QPLLCLK => gt0_qplloutclk_in,
      QPLLREFCLK => gt0_qplloutrefclk_in,
      RESETOVRD => '0',
      RX8B10BEN => '1',
      RXBUFRESET => '0',
      RXBUFSTATUS(2) => gtxe2_i_n_82,
      RXBUFSTATUS(1) => gtxe2_i_n_83,
      RXBUFSTATUS(0) => gtxe2_i_n_84,
      RXBYTEISALIGNED => gtxe2_i_n_9,
      RXBYTEREALIGN => gtxe2_i_n_10,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(7 downto 2) => NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 2),
      RXCHARISCOMMA(1) => D(11),
      RXCHARISCOMMA(0) => D(23),
      RXCHARISK(7 downto 2) => NLW_gtxe2_i_RXCHARISK_UNCONNECTED(7 downto 2),
      RXCHARISK(1) => D(10),
      RXCHARISK(0) => D(22),
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4 downto 0) => NLW_gtxe2_i_RXCHBONDO_UNCONNECTED(4 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED(1 downto 0),
      RXCOMINITDET => NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => gtxe2_i_n_16,
      RXCOMMADETEN => '1',
      RXCOMSASDET => NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 16) => NLW_gtxe2_i_RXDATA_UNCONNECTED(63 downto 16),
      RXDATA(15 downto 8) => D(7 downto 0),
      RXDATA(7 downto 0) => D(19 downto 12),
      RXDATAVALID => NLW_gtxe2_i_RXDATAVALID_UNCONNECTED,
      RXDDIEN => '0',
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFECM1EN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => '0',
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDFEXYDHOLD => '0',
      RXDFEXYDOVRDEN => '0',
      RXDISPERR(7 downto 2) => NLW_gtxe2_i_RXDISPERR_UNCONNECTED(7 downto 2),
      RXDISPERR(1) => D(9),
      RXDISPERR(0) => D(21),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gtxe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXGEARBOXSLIP => '0',
      RXHEADER(2 downto 0) => NLW_gtxe2_i_RXHEADER_UNCONNECTED(2 downto 0),
      RXHEADERVALID => NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED,
      RXLPMEN => '1',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXMCOMMAALIGNEN => reset_out,
      RXMONITOROUT(6) => gtxe2_i_n_170,
      RXMONITOROUT(5) => gtxe2_i_n_171,
      RXMONITOROUT(4) => gtxe2_i_n_172,
      RXMONITOROUT(3) => gtxe2_i_n_173,
      RXMONITOROUT(2) => gtxe2_i_n_174,
      RXMONITOROUT(1) => gtxe2_i_n_175,
      RXMONITOROUT(0) => gtxe2_i_n_176,
      RXMONITORSEL(1 downto 0) => B"00",
      RXNOTINTABLE(7 downto 2) => NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 2),
      RXNOTINTABLE(1) => D(8),
      RXNOTINTABLE(0) => D(20),
      RXOOBRESET => '0',
      RXOSHOLD => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => rxoutclk,
      RXOUTCLKFABRIC => NLW_gtxe2_i_RXOUTCLKFABRIC_UNCONNECTED,
      RXOUTCLKPCS => NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => reset_out,
      RXPCSRESET => wtd_rxpcsreset_in,
      RXPD(1) => RXPD(0),
      RXPD(0) => RXPD(0),
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => '0',
      RXPOLARITY => '0',
      RXPRBSCNTRESET => '0',
      RXPRBSERR => gtxe2_i_n_27,
      RXPRBSSEL(2 downto 0) => B"000",
      RXQPIEN => '0',
      RXQPISENN => NLW_gtxe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gtxe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2 downto 0) => B"000",
      RXRATEDONE => NLW_gtxe2_i_RXRATEDONE_UNCONNECTED,
      RXRESETDONE => gtxe2_i_0,
      RXSLIDE => '0',
      RXSTARTOFSEQ => NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED,
      RXSTATUS(2 downto 0) => NLW_gtxe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXUSERRDY => gt0_rxuserrdy_i,
      RXUSRCLK => rxuserclk,
      RXUSRCLK2 => rxuserclk,
      RXVALID => NLW_gtxe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      TSTIN(19 downto 0) => B"11111111111111111111",
      TSTOUT(9 downto 0) => NLW_gtxe2_i_TSTOUT_UNCONNECTED(9 downto 0),
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '1',
      TXBUFDIFFCTRL(2 downto 0) => B"100",
      TXBUFSTATUS(1) => TXBUFSTATUS(0),
      TXBUFSTATUS(0) => gtxe2_i_n_81,
      TXCHARDISPMODE(7 downto 2) => B"000000",
      TXCHARDISPMODE(1 downto 0) => gtxe2_i_2(1 downto 0),
      TXCHARDISPVAL(7 downto 2) => B"000000",
      TXCHARDISPVAL(1 downto 0) => gtxe2_i_3(1 downto 0),
      TXCHARISK(7 downto 2) => B"000000",
      TXCHARISK(1 downto 0) => gtxe2_i_4(1 downto 0),
      TXCOMFINISH => NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63 downto 16) => B"000000000000000000000000000000000000000000000000",
      TXDATA(15 downto 0) => Q(15 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3 downto 0) => B"1000",
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => TXPD(0),
      TXGEARBOXREADY => NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2 downto 0) => B"000",
      TXINHIBIT => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXOUTCLK => txoutclk,
      TXOUTCLKFABRIC => gtxe2_i_n_38,
      TXOUTCLKPCS => gtxe2_i_n_39,
      TXOUTCLKSEL(2 downto 0) => B"100",
      TXPCSRESET => '0',
      TXPD(1) => TXPD(0),
      TXPD(0) => TXPD(0),
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPISOPD => '0',
      TXPMARESET => '0',
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(2 downto 0) => B"000",
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => NLW_gtxe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gtxe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => NLW_gtxe2_i_TXRATEDONE_UNCONNECTED,
      TXRESETDONE => gtxe2_i_1,
      TXSEQUENCE(6 downto 0) => B"0000000",
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => gt0_txuserrdy_i,
      TXUSRCLK => userclk,
      TXUSRCLK2 => userclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_cpll_railing is
  port (
    gt0_cpllpd_i : out STD_LOGIC;
    gt0_cpllreset_i_0 : out STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gt0_cpllreset_i : in STD_LOGIC
  );
end eth_sgmii_cpll_railing;

architecture STRUCTURE of eth_sgmii_cpll_railing is
  signal cpll_reset0_i : STD_LOGIC;
  signal \cpllpd_wait_reg[31]_srl32_n_1\ : STD_LOGIC;
  signal \cpllpd_wait_reg[63]_srl32_n_1\ : STD_LOGIC;
  signal \cpllpd_wait_reg[94]_srl31_n_0\ : STD_LOGIC;
  signal \cpllreset_wait_reg[126]_srl31_n_0\ : STD_LOGIC;
  signal \cpllreset_wait_reg[31]_srl32_n_1\ : STD_LOGIC;
  signal \cpllreset_wait_reg[63]_srl32_n_1\ : STD_LOGIC;
  signal \cpllreset_wait_reg[95]_srl32_n_1\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \cpllpd_wait_reg[31]_srl32\ : label is "inst/\transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg ";
  attribute srl_name : string;
  attribute srl_name of \cpllpd_wait_reg[31]_srl32\ : label is "inst/\transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32 ";
  attribute srl_bus_name of \cpllpd_wait_reg[63]_srl32\ : label is "inst/\transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg ";
  attribute srl_name of \cpllpd_wait_reg[63]_srl32\ : label is "inst/\transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32 ";
  attribute srl_bus_name of \cpllpd_wait_reg[94]_srl31\ : label is "inst/\transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg ";
  attribute srl_name of \cpllpd_wait_reg[94]_srl31\ : label is "inst/\transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31 ";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \cpllpd_wait_reg[95]\ : label is "no";
  attribute srl_bus_name of \cpllreset_wait_reg[126]_srl31\ : label is "inst/\transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[126]_srl31\ : label is "inst/\transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31 ";
  attribute equivalent_register_removal of \cpllreset_wait_reg[127]\ : label is "no";
  attribute srl_bus_name of \cpllreset_wait_reg[31]_srl32\ : label is "inst/\transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[31]_srl32\ : label is "inst/\transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32 ";
  attribute srl_bus_name of \cpllreset_wait_reg[63]_srl32\ : label is "inst/\transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[63]_srl32\ : label is "inst/\transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32 ";
  attribute srl_bus_name of \cpllreset_wait_reg[95]_srl32\ : label is "inst/\transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[95]_srl32\ : label is "inst/\transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32 ";
begin
\cpllpd_wait_reg[31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"FFFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => '0',
      Q => \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllpd_wait_reg[31]_srl32_n_1\
    );
\cpllpd_wait_reg[63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"FFFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => \cpllpd_wait_reg[31]_srl32_n_1\,
      Q => \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllpd_wait_reg[63]_srl32_n_1\
    );
\cpllpd_wait_reg[94]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => \cpllpd_wait_reg[63]_srl32_n_1\,
      Q => \cpllpd_wait_reg[94]_srl31_n_0\,
      Q31 => \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED\
    );
\cpllpd_wait_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtrefclk_bufg,
      CE => '1',
      D => \cpllpd_wait_reg[94]_srl31_n_0\,
      Q => gt0_cpllpd_i,
      R => '0'
    );
\cpllreset_wait_reg[126]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => \cpllreset_wait_reg[95]_srl32_n_1\,
      Q => \cpllreset_wait_reg[126]_srl31_n_0\,
      Q31 => \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED\
    );
\cpllreset_wait_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtrefclk_bufg,
      CE => '1',
      D => \cpllreset_wait_reg[126]_srl31_n_0\,
      Q => cpll_reset0_i,
      R => '0'
    );
\cpllreset_wait_reg[31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"000000FF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => '0',
      Q => \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[31]_srl32_n_1\
    );
\cpllreset_wait_reg[63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => \cpllreset_wait_reg[31]_srl32_n_1\,
      Q => \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[63]_srl32_n_1\
    );
\cpllreset_wait_reg[95]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => \cpllreset_wait_reg[63]_srl32_n_1\,
      Q => \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[95]_srl32_n_1\
    );
gtxe2_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cpll_reset0_i,
      I1 => gt0_cpllreset_i,
      O => gt0_cpllreset_i_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_johnson_cntr is
  port (
    clk12_5 : out STD_LOGIC;
    clk_en_12_5_fall0 : out STD_LOGIC;
    clk_en_12_5_rise0 : out STD_LOGIC;
    speed_is_10_100_fall_reg : out STD_LOGIC;
    userclk2 : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    clk12_5_reg : in STD_LOGIC;
    speed_is_10_100_fall : in STD_LOGIC;
    speed_is_100_fall : in STD_LOGIC;
    clk1_25 : in STD_LOGIC;
    reset_fall : in STD_LOGIC
  );
end eth_sgmii_johnson_cntr;

architecture STRUCTURE of eth_sgmii_johnson_cntr is
  signal \^clk12_5\ : STD_LOGIC;
  signal reg1 : STD_LOGIC;
  signal reg1_i_1_n_0 : STD_LOGIC;
  signal reg2 : STD_LOGIC;
  signal reg4 : STD_LOGIC;
  signal reg5 : STD_LOGIC;
  signal reg5_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of clk_en_12_5_fall_i_1 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of clk_en_12_5_rise_i_1 : label is "soft_lutpair85";
begin
  clk12_5 <= \^clk12_5\;
clk_en_12_5_fall_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk12_5_reg,
      I1 => \^clk12_5\,
      O => clk_en_12_5_fall0
    );
clk_en_12_5_rise_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^clk12_5\,
      I1 => clk12_5_reg,
      O => clk_en_12_5_rise0
    );
reg1_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg5_reg_n_0,
      O => reg1_i_1_n_0
    );
reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => reg1_i_1_n_0,
      Q => reg1,
      R => reg5
    );
reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => reg1,
      Q => reg2,
      R => reg5
    );
reg3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => reg2,
      Q => \^clk12_5\,
      R => reg5
    );
reg4_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \^clk12_5\,
      Q => reg4,
      R => reg5
    );
reg5_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => reg4,
      I1 => reg5_reg_n_0,
      I2 => reset_out,
      O => reg5
    );
reg5_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => reg4,
      Q => reg5_reg_n_0,
      R => reg5
    );
sgmii_clk_f_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFD5"
    )
        port map (
      I0 => speed_is_10_100_fall,
      I1 => \^clk12_5\,
      I2 => speed_is_100_fall,
      I3 => clk1_25,
      I4 => reset_fall,
      O => speed_is_10_100_fall_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_johnson_cntr_34 is
  port (
    clk1_25 : out STD_LOGIC;
    sgmii_clk_r0_out : out STD_LOGIC;
    clk_en_1_25_fall0 : out STD_LOGIC;
    clk_en_12_5_rise : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    sgmii_clk_r_reg : in STD_LOGIC;
    data_out : in STD_LOGIC;
    clk12_5 : in STD_LOGIC;
    clk1_25_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_sgmii_johnson_cntr_34 : entity is "eth_sgmii_johnson_cntr";
end eth_sgmii_johnson_cntr_34;

architecture STRUCTURE of eth_sgmii_johnson_cntr_34 is
  signal \^clk1_25\ : STD_LOGIC;
  signal \reg1_i_1__0_n_0\ : STD_LOGIC;
  signal reg1_reg_n_0 : STD_LOGIC;
  signal reg2_reg_n_0 : STD_LOGIC;
  signal reg4 : STD_LOGIC;
  signal reg5 : STD_LOGIC;
  signal reg5_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of clk_en_1_25_fall_i_1 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of sgmii_clk_r_i_1 : label is "soft_lutpair86";
begin
  clk1_25 <= \^clk1_25\;
clk_en_1_25_fall_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk1_25_reg,
      I1 => \^clk1_25\,
      O => clk_en_1_25_fall0
    );
\reg1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg5_reg_n_0,
      O => \reg1_i_1__0_n_0\
    );
reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_en_12_5_rise,
      D => \reg1_i_1__0_n_0\,
      Q => reg1_reg_n_0,
      R => reg5
    );
reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_en_12_5_rise,
      D => reg1_reg_n_0,
      Q => reg2_reg_n_0,
      R => reg5
    );
reg3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_en_12_5_rise,
      D => reg2_reg_n_0,
      Q => \^clk1_25\,
      R => reg5
    );
reg4_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_en_12_5_rise,
      D => \^clk1_25\,
      Q => reg4,
      R => reg5
    );
\reg5_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => reg4,
      I1 => clk_en_12_5_rise,
      I2 => reg5_reg_n_0,
      I3 => reset_out,
      O => reg5
    );
reg5_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_en_12_5_rise,
      D => reg4,
      Q => reg5_reg_n_0,
      R => reg5
    );
sgmii_clk_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => sgmii_clk_r_reg,
      I1 => \^clk1_25\,
      I2 => data_out,
      I3 => clk12_5,
      O => sgmii_clk_r0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_reset_sync is
  port (
    reset_out : out STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    enablealign : in STD_LOGIC
  );
end eth_sgmii_reset_sync;

architecture STRUCTURE of eth_sgmii_reset_sync is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => '0',
      PRE => enablealign,
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage1,
      PRE => enablealign,
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage2,
      PRE => enablealign,
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage3,
      PRE => enablealign,
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage4,
      PRE => enablealign,
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_reset_sync_1 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_out : out STD_LOGIC;
    reset_sync6_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_sync6_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    start : in STD_LOGIC;
    initialize_ram_complete : in STD_LOGIC;
    initialize_ram_complete_pulse : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    mgt_rx_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_sgmii_reset_sync_1 : entity is "eth_sgmii_reset_sync";
end eth_sgmii_reset_sync_1;

architecture STRUCTURE of eth_sgmii_reset_sync_1 is
  signal \^reset_out\ : STD_LOGIC;
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of initialize_ram_complete_i_1 : label is "soft_lutpair119";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
  attribute SOFT_HLUTNM of \wr_data_reg[28]_i_1\ : label is "soft_lutpair119";
begin
  reset_out <= \^reset_out\;
initialize_ram_complete_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^reset_out\,
      I1 => start,
      O => SR(0)
    );
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => '0',
      PRE => mgt_rx_reset,
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage1,
      PRE => mgt_rx_reset,
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage2,
      PRE => mgt_rx_reset,
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage3,
      PRE => mgt_rx_reset,
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage4,
      PRE => mgt_rx_reset,
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => \^reset_out\
    );
\wr_addr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^reset_out\,
      I1 => initialize_ram_complete_pulse,
      O => reset_sync6_1(0)
    );
\wr_data_reg[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^reset_out\,
      I1 => initialize_ram_complete,
      O => reset_sync6_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_reset_sync_2 is
  port (
    reset_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    mgt_rx_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_sgmii_reset_sync_2 : entity is "eth_sgmii_reset_sync";
end eth_sgmii_reset_sync_2;

architecture STRUCTURE of eth_sgmii_reset_sync_2 is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => '0',
      PRE => mgt_rx_reset,
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage1,
      PRE => mgt_rx_reset,
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage2,
      PRE => mgt_rx_reset,
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage3,
      PRE => mgt_rx_reset,
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage4,
      PRE => mgt_rx_reset,
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_reset_sync_3 is
  port (
    reset_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_sgmii_reset_sync_3 : entity is "eth_sgmii_reset_sync";
end eth_sgmii_reset_sync_3;

architecture STRUCTURE of eth_sgmii_reset_sync_3 is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => '0',
      PRE => SR(0),
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage1,
      PRE => SR(0),
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage2,
      PRE => SR(0),
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage3,
      PRE => SR(0),
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage4,
      PRE => SR(0),
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_reset_sync_31 is
  port (
    reset_out : out STD_LOGIC;
    userclk2 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_sgmii_reset_sync_31 : entity is "eth_sgmii_reset_sync";
end eth_sgmii_reset_sync_31;

architecture STRUCTURE of eth_sgmii_reset_sync_31 is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => '0',
      PRE => SR(0),
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage1,
      PRE => SR(0),
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage2,
      PRE => SR(0),
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage3,
      PRE => SR(0),
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage4,
      PRE => SR(0),
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_reset_wtd_timer is
  port (
    wtd_rxpcsreset_in : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    data_out : in STD_LOGIC
  );
end eth_sgmii_reset_wtd_timer;

architecture STRUCTURE of eth_sgmii_reset_wtd_timer is
  signal \counter_stg1[5]_i_1_n_0\ : STD_LOGIC;
  signal counter_stg1_reg : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \counter_stg1_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal counter_stg1_roll : STD_LOGIC;
  signal \counter_stg2[0]_i_3_n_0\ : STD_LOGIC;
  signal counter_stg2_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \counter_stg2_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal counter_stg30 : STD_LOGIC;
  signal \counter_stg3[0]_i_3_n_0\ : STD_LOGIC;
  signal \counter_stg3[0]_i_4_n_0\ : STD_LOGIC;
  signal \counter_stg3[0]_i_5_n_0\ : STD_LOGIC;
  signal counter_stg3_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \counter_stg3_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal reset0 : STD_LOGIC;
  signal reset_i_2_n_0 : STD_LOGIC;
  signal reset_i_3_n_0 : STD_LOGIC;
  signal reset_i_4_n_0 : STD_LOGIC;
  signal reset_i_5_n_0 : STD_LOGIC;
  signal reset_i_6_n_0 : STD_LOGIC;
  signal reset_i_7_n_0 : STD_LOGIC;
  signal reset_i_8_n_0 : STD_LOGIC;
  signal \NLW_counter_stg2_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_stg3_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_stg1[1]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \counter_stg1[2]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \counter_stg1[3]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \counter_stg1[4]_i_1\ : label is "soft_lutpair120";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter_stg2_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_stg2_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_stg2_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_stg3_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_stg3_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_stg3_reg[8]_i_1\ : label is 11;
begin
\counter_stg1[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_stg1_reg__0\(0),
      O => p_0_in(0)
    );
\counter_stg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter_stg1_reg__0\(0),
      I1 => \counter_stg1_reg__0\(1),
      O => p_0_in(1)
    );
\counter_stg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \counter_stg1_reg__0\(2),
      I1 => \counter_stg1_reg__0\(0),
      I2 => \counter_stg1_reg__0\(1),
      O => p_0_in(2)
    );
\counter_stg1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \counter_stg1_reg__0\(3),
      I1 => \counter_stg1_reg__0\(1),
      I2 => \counter_stg1_reg__0\(0),
      I3 => \counter_stg1_reg__0\(2),
      O => p_0_in(3)
    );
\counter_stg1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \counter_stg1_reg__0\(4),
      I1 => \counter_stg1_reg__0\(2),
      I2 => \counter_stg1_reg__0\(0),
      I3 => \counter_stg1_reg__0\(1),
      I4 => \counter_stg1_reg__0\(3),
      O => p_0_in(4)
    );
\counter_stg1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => data_out,
      I1 => reset_i_2_n_0,
      I2 => counter_stg1_roll,
      O => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \counter_stg1_reg__0\(3),
      I1 => \counter_stg1_reg__0\(1),
      I2 => \counter_stg1_reg__0\(0),
      I3 => \counter_stg1_reg__0\(2),
      I4 => \counter_stg1_reg__0\(4),
      I5 => counter_stg1_reg(5),
      O => p_0_in(5)
    );
\counter_stg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => p_0_in(0),
      Q => \counter_stg1_reg__0\(0),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => p_0_in(1),
      Q => \counter_stg1_reg__0\(1),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => p_0_in(2),
      Q => \counter_stg1_reg__0\(2),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => p_0_in(3),
      Q => \counter_stg1_reg__0\(3),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => p_0_in(4),
      Q => \counter_stg1_reg__0\(4),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => p_0_in(5),
      Q => counter_stg1_reg(5),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => counter_stg1_reg(5),
      I1 => \counter_stg1_reg__0\(4),
      I2 => \counter_stg1_reg__0\(2),
      I3 => \counter_stg1_reg__0\(0),
      I4 => \counter_stg1_reg__0\(1),
      I5 => \counter_stg1_reg__0\(3),
      O => counter_stg1_roll
    );
\counter_stg2[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_stg2_reg(0),
      O => \counter_stg2[0]_i_3_n_0\
    );
\counter_stg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[0]_i_2_n_7\,
      Q => counter_stg2_reg(0),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_stg2_reg[0]_i_2_n_0\,
      CO(2) => \counter_stg2_reg[0]_i_2_n_1\,
      CO(1) => \counter_stg2_reg[0]_i_2_n_2\,
      CO(0) => \counter_stg2_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_stg2_reg[0]_i_2_n_4\,
      O(2) => \counter_stg2_reg[0]_i_2_n_5\,
      O(1) => \counter_stg2_reg[0]_i_2_n_6\,
      O(0) => \counter_stg2_reg[0]_i_2_n_7\,
      S(3 downto 1) => counter_stg2_reg(3 downto 1),
      S(0) => \counter_stg2[0]_i_3_n_0\
    );
\counter_stg2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[8]_i_1_n_5\,
      Q => counter_stg2_reg(10),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[8]_i_1_n_4\,
      Q => counter_stg2_reg(11),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[0]_i_2_n_6\,
      Q => counter_stg2_reg(1),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[0]_i_2_n_5\,
      Q => counter_stg2_reg(2),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[0]_i_2_n_4\,
      Q => counter_stg2_reg(3),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[4]_i_1_n_7\,
      Q => counter_stg2_reg(4),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_stg2_reg[0]_i_2_n_0\,
      CO(3) => \counter_stg2_reg[4]_i_1_n_0\,
      CO(2) => \counter_stg2_reg[4]_i_1_n_1\,
      CO(1) => \counter_stg2_reg[4]_i_1_n_2\,
      CO(0) => \counter_stg2_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_stg2_reg[4]_i_1_n_4\,
      O(2) => \counter_stg2_reg[4]_i_1_n_5\,
      O(1) => \counter_stg2_reg[4]_i_1_n_6\,
      O(0) => \counter_stg2_reg[4]_i_1_n_7\,
      S(3 downto 0) => counter_stg2_reg(7 downto 4)
    );
\counter_stg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[4]_i_1_n_6\,
      Q => counter_stg2_reg(5),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[4]_i_1_n_5\,
      Q => counter_stg2_reg(6),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[4]_i_1_n_4\,
      Q => counter_stg2_reg(7),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[8]_i_1_n_7\,
      Q => counter_stg2_reg(8),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_stg2_reg[4]_i_1_n_0\,
      CO(3) => \NLW_counter_stg2_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter_stg2_reg[8]_i_1_n_1\,
      CO(1) => \counter_stg2_reg[8]_i_1_n_2\,
      CO(0) => \counter_stg2_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_stg2_reg[8]_i_1_n_4\,
      O(2) => \counter_stg2_reg[8]_i_1_n_5\,
      O(1) => \counter_stg2_reg[8]_i_1_n_6\,
      O(0) => \counter_stg2_reg[8]_i_1_n_7\,
      S(3 downto 0) => counter_stg2_reg(11 downto 8)
    );
\counter_stg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[8]_i_1_n_6\,
      Q => counter_stg2_reg(9),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => counter_stg1_roll,
      I1 => \counter_stg3[0]_i_3_n_0\,
      I2 => counter_stg2_reg(11),
      I3 => counter_stg2_reg(3),
      I4 => counter_stg2_reg(8),
      I5 => counter_stg2_reg(4),
      O => counter_stg30
    );
\counter_stg3[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => counter_stg2_reg(5),
      I1 => counter_stg2_reg(9),
      I2 => counter_stg2_reg(0),
      I3 => counter_stg2_reg(2),
      I4 => \counter_stg3[0]_i_5_n_0\,
      O => \counter_stg3[0]_i_3_n_0\
    );
\counter_stg3[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_stg3_reg(0),
      O => \counter_stg3[0]_i_4_n_0\
    );
\counter_stg3[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => counter_stg2_reg(10),
      I1 => counter_stg2_reg(6),
      I2 => counter_stg2_reg(7),
      I3 => counter_stg2_reg(1),
      O => \counter_stg3[0]_i_5_n_0\
    );
\counter_stg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[0]_i_2_n_7\,
      Q => counter_stg3_reg(0),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_stg3_reg[0]_i_2_n_0\,
      CO(2) => \counter_stg3_reg[0]_i_2_n_1\,
      CO(1) => \counter_stg3_reg[0]_i_2_n_2\,
      CO(0) => \counter_stg3_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_stg3_reg[0]_i_2_n_4\,
      O(2) => \counter_stg3_reg[0]_i_2_n_5\,
      O(1) => \counter_stg3_reg[0]_i_2_n_6\,
      O(0) => \counter_stg3_reg[0]_i_2_n_7\,
      S(3 downto 1) => counter_stg3_reg(3 downto 1),
      S(0) => \counter_stg3[0]_i_4_n_0\
    );
\counter_stg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[8]_i_1_n_5\,
      Q => counter_stg3_reg(10),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[8]_i_1_n_4\,
      Q => counter_stg3_reg(11),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[0]_i_2_n_6\,
      Q => counter_stg3_reg(1),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[0]_i_2_n_5\,
      Q => counter_stg3_reg(2),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[0]_i_2_n_4\,
      Q => counter_stg3_reg(3),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[4]_i_1_n_7\,
      Q => counter_stg3_reg(4),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_stg3_reg[0]_i_2_n_0\,
      CO(3) => \counter_stg3_reg[4]_i_1_n_0\,
      CO(2) => \counter_stg3_reg[4]_i_1_n_1\,
      CO(1) => \counter_stg3_reg[4]_i_1_n_2\,
      CO(0) => \counter_stg3_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_stg3_reg[4]_i_1_n_4\,
      O(2) => \counter_stg3_reg[4]_i_1_n_5\,
      O(1) => \counter_stg3_reg[4]_i_1_n_6\,
      O(0) => \counter_stg3_reg[4]_i_1_n_7\,
      S(3 downto 0) => counter_stg3_reg(7 downto 4)
    );
\counter_stg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[4]_i_1_n_6\,
      Q => counter_stg3_reg(5),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[4]_i_1_n_5\,
      Q => counter_stg3_reg(6),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[4]_i_1_n_4\,
      Q => counter_stg3_reg(7),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[8]_i_1_n_7\,
      Q => counter_stg3_reg(8),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_stg3_reg[4]_i_1_n_0\,
      CO(3) => \NLW_counter_stg3_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter_stg3_reg[8]_i_1_n_1\,
      CO(1) => \counter_stg3_reg[8]_i_1_n_2\,
      CO(0) => \counter_stg3_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_stg3_reg[8]_i_1_n_4\,
      O(2) => \counter_stg3_reg[8]_i_1_n_5\,
      O(1) => \counter_stg3_reg[8]_i_1_n_6\,
      O(0) => \counter_stg3_reg[8]_i_1_n_7\,
      S(3 downto 0) => counter_stg3_reg(11 downto 8)
    );
\counter_stg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[8]_i_1_n_6\,
      Q => counter_stg3_reg(9),
      R => \counter_stg1[5]_i_1_n_0\
    );
reset_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => counter_stg1_reg(5),
      I1 => reset_i_2_n_0,
      O => reset0
    );
reset_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => reset_i_3_n_0,
      I1 => reset_i_4_n_0,
      I2 => reset_i_5_n_0,
      I3 => reset_i_6_n_0,
      I4 => reset_i_7_n_0,
      I5 => reset_i_8_n_0,
      O => reset_i_2_n_0
    );
reset_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_stg3_reg(8),
      I1 => counter_stg2_reg(9),
      I2 => counter_stg2_reg(5),
      I3 => counter_stg2_reg(1),
      O => reset_i_3_n_0
    );
reset_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => counter_stg3_reg(2),
      I1 => counter_stg3_reg(9),
      I2 => counter_stg3_reg(6),
      I3 => counter_stg3_reg(1),
      O => reset_i_4_n_0
    );
reset_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => counter_stg2_reg(11),
      I1 => counter_stg2_reg(3),
      I2 => counter_stg2_reg(8),
      I3 => counter_stg2_reg(4),
      O => reset_i_5_n_0
    );
reset_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_stg3_reg(3),
      I1 => counter_stg2_reg(2),
      I2 => counter_stg3_reg(10),
      I3 => counter_stg2_reg(7),
      O => reset_i_6_n_0
    );
reset_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => counter_stg3_reg(0),
      I1 => counter_stg2_reg(0),
      I2 => counter_stg3_reg(11),
      I3 => counter_stg2_reg(6),
      O => reset_i_7_n_0
    );
reset_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => counter_stg3_reg(4),
      I1 => counter_stg3_reg(5),
      I2 => counter_stg3_reg(7),
      I3 => counter_stg2_reg(10),
      O => reset_i_8_n_0
    );
reset_reg: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset0,
      Q => wtd_rxpcsreset_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_rx_rate_adapt is
  port (
    gmii_rx_dv_out_reg_0 : out STD_LOGIC;
    gmii_rx_er_out_reg_0 : out STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    rx_er_aligned_reg_0 : in STD_LOGIC;
    gmii_rx_dv : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_rx_er : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end eth_sgmii_rx_rate_adapt;

architecture STRUCTURE of eth_sgmii_rx_rate_adapt is
  signal muxsel : STD_LOGIC;
  signal muxsel_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rx_dv_aligned : STD_LOGIC;
  signal rx_dv_aligned_i_1_n_0 : STD_LOGIC;
  signal rx_dv_reg1 : STD_LOGIC;
  signal rx_dv_reg2 : STD_LOGIC;
  signal rx_er_aligned : STD_LOGIC;
  signal rx_er_aligned_0 : STD_LOGIC;
  signal rx_er_reg1 : STD_LOGIC;
  signal rx_er_reg2 : STD_LOGIC;
  signal rxd_aligned : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rxd_aligned[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[1]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[3]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[4]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[5]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[6]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[7]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[3]\ : STD_LOGIC;
  signal rxd_reg2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sfd_enable : STD_LOGIC;
  signal sfd_enable0 : STD_LOGIC;
  signal sfd_enable_i_1_n_0 : STD_LOGIC;
  signal sfd_enable_i_2_n_0 : STD_LOGIC;
  signal sfd_enable_i_4_n_0 : STD_LOGIC;
  signal sfd_enable_i_5_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of rx_dv_aligned_i_1 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of rx_er_aligned_i_1 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \rxd_aligned[0]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \rxd_aligned[1]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \rxd_aligned[2]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \rxd_aligned[4]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \rxd_aligned[5]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \rxd_aligned[6]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \rxd_aligned[7]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of sfd_enable_i_3 : label is "soft_lutpair87";
begin
gmii_rx_dv_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_dv_aligned,
      Q => gmii_rx_dv_out_reg_0,
      R => reset_out
    );
gmii_rx_er_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_er_aligned,
      Q => gmii_rx_er_out_reg_0,
      R => reset_out
    );
\gmii_rxd_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(0),
      Q => gmii_rxd(0),
      R => reset_out
    );
\gmii_rxd_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(1),
      Q => gmii_rxd(1),
      R => reset_out
    );
\gmii_rxd_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(2),
      Q => gmii_rxd(2),
      R => reset_out
    );
\gmii_rxd_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(3),
      Q => gmii_rxd(3),
      R => reset_out
    );
\gmii_rxd_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(4),
      Q => gmii_rxd(4),
      R => reset_out
    );
\gmii_rxd_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(5),
      Q => gmii_rxd(5),
      R => reset_out
    );
\gmii_rxd_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(6),
      Q => gmii_rxd(6),
      R => reset_out
    );
\gmii_rxd_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(7),
      Q => gmii_rxd(7),
      R => reset_out
    );
muxsel_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCCA8CC"
    )
        port map (
      I0 => sfd_enable_i_5_n_0,
      I1 => muxsel,
      I2 => sfd_enable_i_2_n_0,
      I3 => sfd_enable,
      I4 => sfd_enable_i_4_n_0,
      I5 => reset_out,
      O => muxsel_i_1_n_0
    );
muxsel_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => muxsel_i_1_n_0,
      Q => muxsel,
      R => '0'
    );
rx_dv_aligned_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => rx_dv_reg1,
      I1 => muxsel,
      I2 => rx_dv_reg2,
      O => rx_dv_aligned_i_1_n_0
    );
rx_dv_aligned_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_dv_aligned_i_1_n_0,
      Q => rx_dv_aligned,
      R => reset_out
    );
rx_dv_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => gmii_rx_dv,
      Q => rx_dv_reg1,
      R => reset_out
    );
rx_dv_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_dv_reg1,
      Q => rx_dv_reg2,
      R => reset_out
    );
rx_er_aligned_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => muxsel,
      I1 => rx_er_reg1,
      I2 => rx_er_reg2,
      O => rx_er_aligned_0
    );
rx_er_aligned_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_er_aligned_0,
      Q => rx_er_aligned,
      R => reset_out
    );
rx_er_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => gmii_rx_er,
      Q => rx_er_reg1,
      R => reset_out
    );
rx_er_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_er_reg1,
      Q => rx_er_reg2,
      R => reset_out
    );
\rxd_aligned[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxd_reg2(4),
      I1 => muxsel,
      I2 => rxd_reg2(0),
      O => \rxd_aligned[0]_i_1_n_0\
    );
\rxd_aligned[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxd_reg2(5),
      I1 => muxsel,
      I2 => rxd_reg2(1),
      O => \rxd_aligned[1]_i_1_n_0\
    );
\rxd_aligned[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxd_reg2(6),
      I1 => muxsel,
      I2 => rxd_reg2(2),
      O => \rxd_aligned[2]_i_1_n_0\
    );
\rxd_aligned[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxd_reg2(7),
      I1 => muxsel,
      I2 => rxd_reg2(3),
      O => \rxd_aligned[3]_i_1_n_0\
    );
\rxd_aligned[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[0]\,
      I1 => muxsel,
      I2 => rxd_reg2(4),
      O => \rxd_aligned[4]_i_1_n_0\
    );
\rxd_aligned[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[1]\,
      I1 => muxsel,
      I2 => rxd_reg2(5),
      O => \rxd_aligned[5]_i_1_n_0\
    );
\rxd_aligned[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[2]\,
      I1 => muxsel,
      I2 => rxd_reg2(6),
      O => \rxd_aligned[6]_i_1_n_0\
    );
\rxd_aligned[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[3]\,
      I1 => muxsel,
      I2 => rxd_reg2(7),
      O => \rxd_aligned[7]_i_1_n_0\
    );
\rxd_aligned_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[0]_i_1_n_0\,
      Q => rxd_aligned(0),
      R => reset_out
    );
\rxd_aligned_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[1]_i_1_n_0\,
      Q => rxd_aligned(1),
      R => reset_out
    );
\rxd_aligned_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[2]_i_1_n_0\,
      Q => rxd_aligned(2),
      R => reset_out
    );
\rxd_aligned_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[3]_i_1_n_0\,
      Q => rxd_aligned(3),
      R => reset_out
    );
\rxd_aligned_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[4]_i_1_n_0\,
      Q => rxd_aligned(4),
      R => reset_out
    );
\rxd_aligned_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[5]_i_1_n_0\,
      Q => rxd_aligned(5),
      R => reset_out
    );
\rxd_aligned_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[6]_i_1_n_0\,
      Q => rxd_aligned(6),
      R => reset_out
    );
\rxd_aligned_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[7]_i_1_n_0\,
      Q => rxd_aligned(7),
      R => reset_out
    );
\rxd_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(0),
      Q => \rxd_reg1_reg_n_0_[0]\,
      R => reset_out
    );
\rxd_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(1),
      Q => \rxd_reg1_reg_n_0_[1]\,
      R => reset_out
    );
\rxd_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(2),
      Q => \rxd_reg1_reg_n_0_[2]\,
      R => reset_out
    );
\rxd_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(3),
      Q => \rxd_reg1_reg_n_0_[3]\,
      R => reset_out
    );
\rxd_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(4),
      Q => p_0_in(0),
      R => reset_out
    );
\rxd_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(5),
      Q => p_0_in(1),
      R => reset_out
    );
\rxd_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(6),
      Q => p_0_in(2),
      R => reset_out
    );
\rxd_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(7),
      Q => p_0_in(3),
      R => reset_out
    );
\rxd_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg_n_0_[0]\,
      Q => rxd_reg2(0),
      R => reset_out
    );
\rxd_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg_n_0_[1]\,
      Q => rxd_reg2(1),
      R => reset_out
    );
\rxd_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg_n_0_[2]\,
      Q => rxd_reg2(2),
      R => reset_out
    );
\rxd_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg_n_0_[3]\,
      Q => rxd_reg2(3),
      R => reset_out
    );
\rxd_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => p_0_in(0),
      Q => rxd_reg2(4),
      R => reset_out
    );
\rxd_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => p_0_in(1),
      Q => rxd_reg2(5),
      R => reset_out
    );
\rxd_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => p_0_in(2),
      Q => rxd_reg2(6),
      R => reset_out
    );
\rxd_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => p_0_in(3),
      Q => rxd_reg2(7),
      R => reset_out
    );
sfd_enable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFFCCC0C8C0CC"
    )
        port map (
      I0 => sfd_enable_i_2_n_0,
      I1 => sfd_enable0,
      I2 => rx_er_aligned_reg_0,
      I3 => sfd_enable_i_4_n_0,
      I4 => sfd_enable_i_5_n_0,
      I5 => sfd_enable,
      O => sfd_enable_i_1_n_0
    );
sfd_enable_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => D(0),
      I2 => D(1),
      I3 => D(3),
      I4 => D(2),
      O => sfd_enable_i_2_n_0
    );
sfd_enable_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gmii_rx_dv,
      I1 => rx_dv_reg1,
      O => sfd_enable0
    );
sfd_enable_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => rx_er_aligned_reg_0,
      I3 => p_0_in(2),
      O => sfd_enable_i_4_n_0
    );
sfd_enable_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[0]\,
      I1 => \rxd_reg1_reg_n_0_[3]\,
      I2 => p_0_in(3),
      I3 => \rxd_reg1_reg_n_0_[2]\,
      I4 => \rxd_reg1_reg_n_0_[1]\,
      O => sfd_enable_i_5_n_0
    );
sfd_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => sfd_enable_i_1_n_0,
      Q => sfd_enable,
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_sync_block is
  port (
    resetdone : out STD_LOGIC;
    data_out : in STD_LOGIC;
    data_in : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
end eth_sgmii_sync_block;

architecture STRUCTURE of eth_sgmii_sync_block is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal rx_reset_done_i : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => rx_reset_done_i,
      R => '0'
    );
resetdone_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rx_reset_done_i,
      I1 => data_out,
      O => resetdone
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_sync_block_0 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_sgmii_sync_block_0 : entity is "eth_sgmii_sync_block";
end eth_sgmii_sync_block_0;

architecture STRUCTURE of eth_sgmii_sync_block_0 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_sync_block_10 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out : out STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \wr_occupancy_reg[5]\ : in STD_LOGIC;
    data_in : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_sgmii_sync_block_10 : entity is "eth_sgmii_sync_block";
end eth_sgmii_sync_block_10;

architecture STRUCTURE of eth_sgmii_sync_block_10 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
\wr_occupancy0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ADDRD(1),
      I1 => \^data_out\,
      O => S(1)
    );
\wr_occupancy0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => ADDRD(0),
      I1 => \^data_out\,
      I2 => \wr_occupancy_reg[5]\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_sync_block_11 is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_sgmii_sync_block_11 : entity is "eth_sgmii_sync_block";
end eth_sgmii_sync_block_11;

architecture STRUCTURE of eth_sgmii_sync_block_11 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_sync_block_12 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg6_0 : out STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_sgmii_sync_block_12 : entity is "eth_sgmii_sync_block";
end eth_sgmii_sync_block_12;

architecture STRUCTURE of eth_sgmii_sync_block_12 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_sync_reg6_0,
      R => '0'
    );
rd_occupancy0_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => DI(0),
      I1 => data_out,
      I2 => Q(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_sync_block_13 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    \rd_occupancy_reg[3]\ : in STD_LOGIC;
    \rd_occupancy_reg[3]_0\ : in STD_LOGIC;
    \rd_occupancy_reg[3]_1\ : in STD_LOGIC;
    \rd_occupancy_reg[3]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_sgmii_sync_block_13 : entity is "eth_sgmii_sync_block";
end eth_sgmii_sync_block_13;

architecture STRUCTURE of eth_sgmii_sync_block_13 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
rd_occupancy0_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^data_out\,
      I1 => \rd_occupancy_reg[3]\,
      I2 => \rd_occupancy_reg[3]_0\,
      I3 => \rd_occupancy_reg[3]_1\,
      I4 => \rd_occupancy_reg[3]_2\,
      I5 => Q(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_sync_block_14 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    \rd_occupancy_reg[3]\ : in STD_LOGIC;
    \rd_occupancy_reg[3]_0\ : in STD_LOGIC;
    \rd_occupancy_reg[3]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_sgmii_sync_block_14 : entity is "eth_sgmii_sync_block";
end eth_sgmii_sync_block_14;

architecture STRUCTURE of eth_sgmii_sync_block_14 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
rd_occupancy0_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \^data_out\,
      I1 => \rd_occupancy_reg[3]\,
      I2 => \rd_occupancy_reg[3]_0\,
      I3 => \rd_occupancy_reg[3]_1\,
      I4 => Q(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_sync_block_15 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    \rd_occupancy_reg[3]\ : in STD_LOGIC;
    \rd_occupancy_reg[3]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_sgmii_sync_block_15 : entity is "eth_sgmii_sync_block";
end eth_sgmii_sync_block_15;

architecture STRUCTURE of eth_sgmii_sync_block_15 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
rd_occupancy0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^data_out\,
      I1 => \rd_occupancy_reg[3]\,
      I2 => \rd_occupancy_reg[3]_0\,
      I3 => Q(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_sync_block_16 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out : out STD_LOGIC;
    \rd_occupancy_reg[5]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_sgmii_sync_block_16 : entity is "eth_sgmii_sync_block";
end eth_sgmii_sync_block_16;

architecture STRUCTURE of eth_sgmii_sync_block_16 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
\rd_occupancy0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^data_out\,
      I1 => Q(1),
      O => S(1)
    );
\rd_occupancy0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^data_out\,
      I1 => \rd_occupancy_reg[5]\,
      I2 => Q(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_sync_block_17 is
  port (
    initialize_ram_complete_sync_ris_edg0 : out STD_LOGIC;
    data_out : out STD_LOGIC;
    initialize_ram_complete_sync_reg1 : in STD_LOGIC;
    data_in : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_sgmii_sync_block_17 : entity is "eth_sgmii_sync_block";
end eth_sgmii_sync_block_17;

architecture STRUCTURE of eth_sgmii_sync_block_17 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
initialize_ram_complete_sync_ris_edg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_out\,
      I1 => initialize_ram_complete_sync_reg1,
      O => initialize_ram_complete_sync_ris_edg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_sync_block_18 is
  port (
    data_out : out STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_sgmii_sync_block_18 : entity is "eth_sgmii_sync_block";
end eth_sgmii_sync_block_18;

architecture STRUCTURE of eth_sgmii_sync_block_18 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync_reg1_0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_sync_block_19 is
  port (
    \FSM_sequential_tx_state_reg[3]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    reset_time_out : in STD_LOGIC;
    reset_time_out_reg : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_2\ : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    \FSM_sequential_tx_state[3]_i_3_0\ : in STD_LOGIC;
    \FSM_sequential_tx_state[3]_i_3_1\ : in STD_LOGIC;
    \FSM_sequential_tx_state[3]_i_3_2\ : in STD_LOGIC;
    txresetdone_s3 : in STD_LOGIC;
    \FSM_sequential_tx_state[3]_i_3_3\ : in STD_LOGIC;
    cplllock : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_sgmii_sync_block_19 : entity is "eth_sgmii_sync_block";
end eth_sgmii_sync_block_19;

architecture STRUCTURE of eth_sgmii_sync_block_19 is
  signal \FSM_sequential_tx_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_9_n_0\ : STD_LOGIC;
  signal cplllock_sync : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal reset_time_out_0 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
\FSM_sequential_tx_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300330074777444"
    )
        port map (
      I0 => \FSM_sequential_tx_state[3]_i_3_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_tx_state_reg[0]\,
      I3 => \FSM_sequential_tx_state_reg[0]_0\,
      I4 => \FSM_sequential_tx_state_reg[0]_1\,
      I5 => Q(3),
      O => E(0)
    );
\FSM_sequential_tx_state[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \FSM_sequential_tx_state[3]_i_7_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_tx_state_reg[0]_2\,
      I3 => mmcm_lock_reclocked,
      I4 => Q(2),
      I5 => \FSM_sequential_tx_state[3]_i_9_n_0\,
      O => \FSM_sequential_tx_state[3]_i_3_n_0\
    );
\FSM_sequential_tx_state[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D000D000DFF"
    )
        port map (
      I0 => \FSM_sequential_tx_state[3]_i_3_2\,
      I1 => reset_time_out,
      I2 => txresetdone_s3,
      I3 => Q(2),
      I4 => cplllock_sync,
      I5 => \FSM_sequential_tx_state[3]_i_3_3\,
      O => \FSM_sequential_tx_state[3]_i_7_n_0\
    );
\FSM_sequential_tx_state[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \FSM_sequential_tx_state[3]_i_3_0\,
      I1 => cplllock_sync,
      I2 => \FSM_sequential_tx_state[3]_i_3_1\,
      O => \FSM_sequential_tx_state[3]_i_9_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => cplllock,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => cplllock_sync,
      R => '0'
    );
reset_time_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFAA202020AA"
    )
        port map (
      I0 => reset_time_out_0,
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => reset_time_out,
      O => \FSM_sequential_tx_state_reg[3]\
    );
reset_time_out_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B8F0B8B"
    )
        port map (
      I0 => reset_time_out_reg,
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => cplllock_sync,
      O => reset_time_out_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_sync_block_20 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_sgmii_sync_block_20 : entity is "eth_sgmii_sync_block";
end eth_sgmii_sync_block_20;

architecture STRUCTURE of eth_sgmii_sync_block_20 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => mmcm_locked,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
\mmcm_lock_count[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_sync_block_21 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_sgmii_sync_block_21 : entity is "eth_sgmii_sync_block";
end eth_sgmii_sync_block_21;

architecture STRUCTURE of eth_sgmii_sync_block_21 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_sync_block_22 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_sgmii_sync_block_22 : entity is "eth_sgmii_sync_block";
end eth_sgmii_sync_block_22;

architecture STRUCTURE of eth_sgmii_sync_block_22 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_sync_block_23 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_sgmii_sync_block_23 : entity is "eth_sgmii_sync_block";
end eth_sgmii_sync_block_23;

architecture STRUCTURE of eth_sgmii_sync_block_23 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_sync_block_24 is
  port (
    data_out : out STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_sgmii_sync_block_24 : entity is "eth_sgmii_sync_block";
end eth_sgmii_sync_block_24;

architecture STRUCTURE of eth_sgmii_sync_block_24 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync_reg1_0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_sync_block_25 is
  port (
    \FSM_sequential_rx_state_reg[0]\ : out STD_LOGIC;
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_rx_state_reg[0]_0\ : in STD_LOGIC;
    cplllock : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_sgmii_sync_block_25 : entity is "eth_sgmii_sync_block";
end eth_sgmii_sync_block_25;

architecture STRUCTURE of eth_sgmii_sync_block_25 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
\FSM_sequential_rx_state[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5050505050505070"
    )
        port map (
      I0 => Q(0),
      I1 => \FSM_sequential_rx_state_reg[0]_0\,
      I2 => Q(1),
      I3 => \^data_out\,
      I4 => Q(3),
      I5 => Q(2),
      O => \FSM_sequential_rx_state_reg[0]\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => cplllock,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_sync_block_26 is
  port (
    reset_time_out_reg : out STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_time_out_reg_0 : in STD_LOGIC;
    check_tlock_max : in STD_LOGIC;
    reset_time_out_reg_1 : in STD_LOGIC;
    reset_time_out_reg_2 : in STD_LOGIC;
    reset_time_out_reg_3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    data_in : in STD_LOGIC;
    rx_fsm_reset_done_int_reg : in STD_LOGIC;
    rx_fsm_reset_done_int_reg_0 : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[1]\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]\ : in STD_LOGIC;
    data_out : in STD_LOGIC;
    time_out_wait_bypass_s3 : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]_0\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]_1\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_3\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_sgmii_sync_block_26 : entity is "eth_sgmii_sync_block";
end eth_sgmii_sync_block_26;

architecture STRUCTURE of eth_sgmii_sync_block_26 is
  signal \FSM_sequential_rx_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_7_n_0\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_valid_sync : STD_LOGIC;
  signal reset_time_out_i_5_n_0 : STD_LOGIC;
  signal rx_fsm_reset_done_int : STD_LOGIC;
  signal rx_fsm_reset_done_int_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[1]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_7\ : label is "soft_lutpair92";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
\FSM_sequential_rx_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \FSM_sequential_rx_state[1]_i_2_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_rx_state_reg[0]\,
      I3 => \FSM_sequential_rx_state_reg[1]\,
      O => D(0)
    );
\FSM_sequential_rx_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B88BBBB"
    )
        port map (
      I0 => \FSM_sequential_rx_state[1]_i_2_n_0\,
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \FSM_sequential_rx_state_reg[1]\,
      O => D(1)
    );
\FSM_sequential_rx_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888088"
    )
        port map (
      I0 => \FSM_sequential_rx_state_reg[3]_0\,
      I1 => Q(0),
      I2 => reset_time_out_reg_3,
      I3 => rx_fsm_reset_done_int_reg,
      I4 => data_valid_sync,
      O => \FSM_sequential_rx_state[1]_i_2_n_0\
    );
\FSM_sequential_rx_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBBBAAABAAAB"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_3_n_0\,
      I1 => \FSM_sequential_rx_state_reg[0]_0\,
      I2 => \FSM_sequential_rx_state_reg[0]_1\,
      I3 => Q(0),
      I4 => \FSM_sequential_rx_state_reg[0]_2\,
      I5 => \FSM_sequential_rx_state_reg[0]_3\,
      O => E(0)
    );
\FSM_sequential_rx_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57FFFFFF57FF0000"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_7_n_0\,
      I1 => time_out_wait_bypass_s3,
      I2 => Q(0),
      I3 => \FSM_sequential_rx_state_reg[3]_0\,
      I4 => Q(3),
      I5 => \FSM_sequential_rx_state_reg[3]_1\,
      O => D(2)
    );
\FSM_sequential_rx_state[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CC8"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_7_n_0\,
      I1 => Q(3),
      I2 => Q(1),
      I3 => data_valid_sync,
      O => \FSM_sequential_rx_state[3]_i_3_n_0\
    );
\FSM_sequential_rx_state[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => data_valid_sync,
      I1 => rx_fsm_reset_done_int_reg,
      I2 => reset_time_out_reg_3,
      I3 => Q(0),
      O => \FSM_sequential_rx_state[3]_i_7_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync_reg1_0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_valid_sync,
      R => '0'
    );
\reset_time_out_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40FFFFFF400000"
    )
        port map (
      I0 => reset_time_out_reg_0,
      I1 => check_tlock_max,
      I2 => reset_time_out_reg_1,
      I3 => reset_time_out_i_5_n_0,
      I4 => reset_time_out_reg_2,
      I5 => reset_time_out_reg_3,
      O => reset_time_out_reg
    );
reset_time_out_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3D003DFF3D003D0F"
    )
        port map (
      I0 => Q(0),
      I1 => data_valid_sync,
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(2),
      I5 => data_out,
      O => reset_time_out_i_5_n_0
    );
rx_fsm_reset_done_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => rx_fsm_reset_done_int,
      I1 => rx_fsm_reset_done_int_i_3_n_0,
      I2 => Q(3),
      I3 => Q(2),
      I4 => data_in,
      O => \FSM_sequential_rx_state_reg[3]\
    );
rx_fsm_reset_done_int_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => rx_fsm_reset_done_int_reg_0,
      I3 => reset_time_out_reg_3,
      I4 => data_valid_sync,
      O => rx_fsm_reset_done_int
    );
rx_fsm_reset_done_int_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C302C3C0C302C30"
    )
        port map (
      I0 => rx_fsm_reset_done_int_reg_0,
      I1 => Q(0),
      I2 => Q(1),
      I3 => data_valid_sync,
      I4 => reset_time_out_reg_3,
      I5 => rx_fsm_reset_done_int_reg,
      O => rx_fsm_reset_done_int_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_sync_block_27 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_sgmii_sync_block_27 : entity is "eth_sgmii_sync_block";
end eth_sgmii_sync_block_27;

architecture STRUCTURE of eth_sgmii_sync_block_27 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => mmcm_locked,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
\mmcm_lock_count[7]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_sync_block_28 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    rxuserclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_sgmii_sync_block_28 : entity is "eth_sgmii_sync_block";
end eth_sgmii_sync_block_28;

architecture STRUCTURE of eth_sgmii_sync_block_28 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_sync_block_29 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    rxuserclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_sgmii_sync_block_29 : entity is "eth_sgmii_sync_block";
end eth_sgmii_sync_block_29;

architecture STRUCTURE of eth_sgmii_sync_block_29 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_sync_block_30 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_sgmii_sync_block_30 : entity is "eth_sgmii_sync_block";
end eth_sgmii_sync_block_30;

architecture STRUCTURE of eth_sgmii_sync_block_30 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_sync_block_32 is
  port (
    data_out : out STD_LOGIC;
    speed_is_100 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_sgmii_sync_block_32 : entity is "eth_sgmii_sync_block";
end eth_sgmii_sync_block_32;

architecture STRUCTURE of eth_sgmii_sync_block_32 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_100,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_sync_block_33 is
  port (
    data_out : out STD_LOGIC;
    speed_is_10_100 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_sgmii_sync_block_33 : entity is "eth_sgmii_sync_block";
end eth_sgmii_sync_block_33;

architecture STRUCTURE of eth_sgmii_sync_block_33 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_10_100,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_sync_block_4 is
  port (
    data_out : out STD_LOGIC;
    status_vector : in STD_LOGIC_VECTOR ( 0 to 0 );
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_sgmii_sync_block_4 : entity is "eth_sgmii_sync_block";
end eth_sgmii_sync_block_4;

architecture STRUCTURE of eth_sgmii_sync_block_4 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => status_vector(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_sync_block_5 is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_sgmii_sync_block_5 : entity is "eth_sgmii_sync_block";
end eth_sgmii_sync_block_5;

architecture STRUCTURE of eth_sgmii_sync_block_5 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_sync_block_6 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg6_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_6_in : in STD_LOGIC;
    data_out : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_sgmii_sync_block_6 : entity is "eth_sgmii_sync_block";
end eth_sgmii_sync_block_6;

architecture STRUCTURE of eth_sgmii_sync_block_6 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => data_sync_reg6_0,
      R => '0'
    );
wr_occupancy0_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(0),
      I1 => p_6_in,
      I2 => data_out,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_sync_block_7 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_occupancy_reg[3]\ : in STD_LOGIC;
    \wr_occupancy_reg[3]_0\ : in STD_LOGIC;
    \wr_occupancy_reg[3]_1\ : in STD_LOGIC;
    \wr_occupancy_reg[3]_2\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_sgmii_sync_block_7 : entity is "eth_sgmii_sync_block";
end eth_sgmii_sync_block_7;

architecture STRUCTURE of eth_sgmii_sync_block_7 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
wr_occupancy0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => \wr_occupancy_reg[3]\,
      I3 => \wr_occupancy_reg[3]_0\,
      I4 => \wr_occupancy_reg[3]_1\,
      I5 => \wr_occupancy_reg[3]_2\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_sync_block_8 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_occupancy_reg[3]\ : in STD_LOGIC;
    \wr_occupancy_reg[3]_0\ : in STD_LOGIC;
    \wr_occupancy_reg[3]_1\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_sgmii_sync_block_8 : entity is "eth_sgmii_sync_block";
end eth_sgmii_sync_block_8;

architecture STRUCTURE of eth_sgmii_sync_block_8 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
wr_occupancy0_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => \wr_occupancy_reg[3]\,
      I3 => \wr_occupancy_reg[3]_0\,
      I4 => \wr_occupancy_reg[3]_1\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_sync_block_9 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_occupancy_reg[3]\ : in STD_LOGIC;
    \wr_occupancy_reg[3]_0\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_sgmii_sync_block_9 : entity is "eth_sgmii_sync_block";
end eth_sgmii_sync_block_9;

architecture STRUCTURE of eth_sgmii_sync_block_9 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
wr_occupancy0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => \wr_occupancy_reg[3]\,
      I3 => \wr_occupancy_reg[3]_0\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_tx_rate_adapt is
  port (
    gmii_tx_en : out STD_LOGIC;
    gmii_tx_er : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    gmii_tx_en_out_reg_0 : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_tx_er_out_reg_0 : in STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end eth_sgmii_tx_rate_adapt;

architecture STRUCTURE of eth_sgmii_tx_rate_adapt is
begin
gmii_tx_en_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_tx_en_out_reg_0,
      Q => gmii_tx_en,
      R => reset_out
    );
gmii_tx_er_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_tx_er_out_reg_0,
      Q => gmii_tx_er,
      R => reset_out
    );
\gmii_txd_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_txd(0),
      Q => Q(0),
      R => reset_out
    );
\gmii_txd_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_txd(1),
      Q => Q(1),
      R => reset_out
    );
\gmii_txd_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_txd(2),
      Q => Q(2),
      R => reset_out
    );
\gmii_txd_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_txd(3),
      Q => Q(3),
      R => reset_out
    );
\gmii_txd_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_txd(4),
      Q => Q(4),
      R => reset_out
    );
\gmii_txd_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_txd(5),
      Q => Q(5),
      R => reset_out
    );
\gmii_txd_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_txd(6),
      Q => Q(6),
      R => reset_out
    );
\gmii_txd_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_txd(7),
      Q => Q(7),
      R => reset_out
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2019.1"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
Wm3a4jvkyGrJZbUauuLXJ9hSETgdMDgCPFsCuPnH2H4u3XzFQeiouXymgo7r3DTsWxLBdNXB1kBw
aIPO2flcMw==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
m5PjR78F7a42BnSusGfvvWj/QhWwotzIhwBCJW0i0LrfPwNwGPqKpNAQM1dzEiOzB1pzZo3VRp3U
bwm8WAGWUI9ypgFzNjSKj63wvhc4c7u6YY85oI882gCZwZqR2iNYrwb0g8/9XKNzS4hQFvelhE59
h/mmXPxRu+d22JXoy88=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
W9Bu3QEBmjMzC7jBBiTWRWOO/jWYVOYWtIj1Z9UAZu7J0a/Me4XW1r3L9KMXGN6kDZ6shbQl7Dhn
PItoK4ZO+tg4Z+op88cmEPKEOCC2v9Xp4NG3eDSQxBLPPLMjtZQF7MO4jbNd2Frxv8c/f6Ex/aLk
GLNFcGgC3ADMDK7VvitRgxzLlLNUV1wLBFAxuJl6GpU7wViTS9XDtI6GWDJP/sY4WIm65+FIogrC
HXcimmf+7r3VcayRH4ieg3cDDc6/fFbNyW6JXAgnr7M/f1Yna07GwBK/tU60OaJLhaH8xcm0vspO
05Sa1ZyNSwEebSyvPA8TXsgDy+ZfPOdMfSEFDQ==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
FanA6tLNPpCDSFm/4TsARI534TDtWiBwDvFTbPWyGqs0WIBrTbxISmUysC2n8daBbyCS6brSraIT
130pvrFo54Qx+Pt1lQnArh+xRSI2csNCrWlipa3OkbvTyZRj/b+l4So+zoypyhTUjL/EZhClcOEG
5UqNJwdApGOFG/voKFwEb1ACfjkPF1V0m+TBLy7E4mSphCL0PODRvqRZbgzB95QFUUYJ+ckkvcHg
PUIzewpRNYiJv5Hc27B9d53qLQ87V97LArTAVq8LeysK5nQ5Oz1JbChAN3lmld0SFjGyOlZGRiXx
zrB9gmxg6/Juz914queERuduj6PzqsgVJ2yalA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2019_02", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
a/oDlJwLfw0mogzk94c3BOQGW7A1C/4/v3vkQo2GbvdvVEefPnuL2CoELnU/tl6MDTyJY/rmbkyo
tP0U5dYendR/A2WAQ29p2XNTAMWH5vFDSBsKI1c9KXUnqlRPD37invxjcT3d3MUJqlkzextzmEpn
0zjQmDNGyL4P780kw7GeSrJFAi8eWAH1gZPq5gmsr10C1Qhurf5KO4cEm2O7ej+KB44WERIxGK16
jI6DI6qY0Mvg/XrXwYqv9oKWO5y8j4HYukcwq2EPRx0t7lBJm19eEWE+h0Fyup6Ltd8I/jOXumdA
4N7s0eQyqb7kMCeIny8ZvCPYPIyoZlENCDCMTw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
CI115QVslbgGhSQ/+tptFY3YHAfLsU34XRxxw8MwYJpvrR6wGuEhGoBhpEJHklnCbuo2qIzSNa20
8d+itlURFKzEzM0ZYHAbZE0dPlnoj1OYi+qYyY+zl2ckxIu2n6HASWwLwP/iP5RdY/bVvox+rTAz
4KNf+GF+zFnlSK5ouDc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
KyiBtaeIzS3dXkv/i+e1WgTlP6ac5uvuOelr3D06gWpZiWb7GComJaWBVS9SQMJttgynDaUHTsTx
IO/feN0kMifH5PWr/W0/Da45W1d/ikmvBk+vitywM5uPrzP9+9yHsKCxDrF5QLfFb/iVB5j6ifsR
Kk6k9hScI7s1CghuXS4PT5YlX9XyJP2XHUYYaFTrPo+TmNrvMFMYJM4uV1wPz9D2J5kQy3warHOi
pg4heEOV4Cjqn2I7K2SIvT4tIouf6ArjSho43Rngsa0oZ4fmw5OErsOGXLQl7sSRDhTVzaJTtkjZ
64tEHp4tz9UMmrT852zZk5dOt3El8NleWtwlig==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 265616)
`protect data_block
wSoewZSIdp+Oq+iI9igwNYp+QaIC4hmPhyHMKpIoogjeFz5RXxHULEcmhSC6I4DUvhQkjlmsonUl
1jxp/fDtnqU9FgMVAA/Adyw+2OHq26s3nSNRxAmVNYkbI1nU9b3Fk4erJfpPFxxSgQTsm4zj+OYW
efDuym8PqhQ6UaGpR+Baus2RRYgD0F6sgEsy/ksrUjUpB3lubKd704b/UW9hAo7fB8ohvj4tRX0a
Hlj0kUEWf8ALwFsdX0jIakbMADFlZ5/Sj5ZknqCNhUzkIdsHFowIUyHkNrAq/gB/ycsSSKfD9S3X
P0VG4+c/hQuz1TqTOa7U889OwOJGpKTmNGMijWd524LupTzd1nim5ZG7hPMgW3tIt9NY78FkyWA8
+rwt8XXX5nXMJF2kfrDMdb7zQnsPPqJ9G8S859xz+mGdQNO+IIGnNR4T8ujqFh0c5Y2fI9ARpGBw
pjIkl/RiCYMYyhA5zJUzmdNrNDQXjHRFl2Uv23rSrlVmTr1R1qmWAnpsdknjNFgDFYqQieMMYp+9
gAjCx+8/oddfzCLPJKZmwMQdGIx61V+o7qNNfjfirFjUlTNWzg/YlbEbTYStZYchxwNhTfV09gDl
HXQ0YXX7aYX2xNMBFl4SvhJSOHS/3Qpkm3xZpZJSsS6+6VD/zAKELFw//thz3nNbE2/QZxvpOZyF
Jpc9liL0zNRpkmZ+ueFjVClCTGh3ijDfggXYwS4n/wjm7QHFZyQ99I9yqvOXimmCyNnsgrRVRx6K
tOE4CHay/Y3g2wSHcNggF1Y1aEplelwKvUqCRc61oBxxfXR8KB5c4fXrSWyWgrxobPPVt2xM5c9t
hBtKQ8CvjnP3cVwm+EMTceMeDIRyS+qcKdYF5ODpdsPEk8rznujK9duLX42GOk2oas9ECm/YyFH0
ZSTPZ8m7SqRS0aj7G4tvvc+vwCo9a9L0SLFmwTiHygC0GpZc9ySxCWGzO0C8f9Ab5NK7YKn6VVXM
/e2yBCLK9qnlJVmZy5B/yTpibB06MrSGfc4IPNrN67TRmeGYavmQut0mIJHz/J4jtUvJvr6OTdq5
kQCiWP3inlw7eby0/0ZmYSLqufxlQ9PB+mnlQK7xRYt7rwaPUBWsZsi9/xDXLjaBBMv6iU6Tt8w7
jDFQVSzdYZKrnQA7yo2Ead2RFebuNbeMuO7Zm1Fh88lJFJ8fnZMdxbFNPOYkiIgajZ5u17V1+0kB
uhiwLtiLM/xGTSNNZRs/3I+6onnKDcJsfbO0b0QtMGH8EOzg1DOKKrpszsKk5vXNCP2yBmiEadpQ
ingytkLE8C89YjKhRdyTd2g+Vs43VknuFsVyeXeJOTL2XCNblNB6R086v4d5sBdEpGZA/QFjLZLL
3Bdrlr1s31vx5xcXcE7tmIBZv+S8ajq5+yA4BZ7xpnyZuOn6y8BxPbzWU/Mldb98U7kv3Ylif7eO
l9398CIlTfLzyLnocnLkXasc1FlPWXqMQ1fFpoLwQJHI71K4cSsge+ZY94MhFoB/jSUORBX5E6KA
4xSBKLGTF7JKe7srqmY90y/9lEQyr6JpqPlBkF2LkRlj+AhXXF13P4IKWdyBm2MgpgkTg5aUFDMl
BqeoWtWUVcsz6tOwQH+pa/fdvvc4YJDv+hLWWJeJr/b6/a0H7Z3AZSuWV6Fj7S2TNIckVHLb4zhj
8NjB+wyV1aOaTtIqiAPny/QHnMQBz/fIjAt4/ZPPjqnRf0b3uizyTH5D9u3B2bLKJoi9oqujYVSu
fvy2YyxwIukvK3PCUSIuECrSsCLdEVn5Q6prPAXT6L3vt5Aep5VFbGcjq482CCOkBCVQfN45iNpB
DhVkQ2iq8vWdNwX29lzLpo437gRMvsYHqyNsvntmIVzCFlODPNnJFjOv3mTPtXm5XD31ofvjhDFr
Ka7aHO4MjHHQ18lNlqj7L+V75bWaIrKFq/kAvRJOBEx7bhQntYthwZzygiHMlT9hDzA9uHa/3bdU
kHKriZGJ0tq1gLlXWJs7SQ7hruKrKaCvogbxRxl9yeD5Lc7a4lmmKXXq5YSbW/AUOhmGsl9lP8eh
uaAG9qdklPA9KgfhkmPOfNjeFBFf+lKSZJVUunHhShI81zm/B5Fcuw6f++Or82xlOcd9w+WzU0Pe
Dus/uliaBp/sHyxE/dkWnjJdBERpcIXkGcivZLmG3FUWzM/pTYSjlNA+enGaSW3Ro6SHywvVc3Mz
qWCiHt9muOu/AFiRoSfbPbJfum7E2dJeapm6vnA2a/sgPbu2f2B2pE1968wmwuo7o2CEDc/0XOMT
N9Bt+rWtnMwoYvFPBtXwEZHtRB1ro7QG27G0CBIphlnnOEaHE+kUa1Zi/lps2BZSlrlFfLrEiOjx
iIlPd3dXdqCQ+0FSkWOWqv9TkBD0T1UgUJhRtFMMOUvJgmfyErowKQcEH0tGsb3BFbLOUGw7XMzA
6l3UVacIH1/snAvHl+/ANnGBzZ4K2bhg+vFDD7BdFWe5Cp36EujKefORgDPbIYt55WDHcuhKbiBE
prDUk5bzzCHGBX2kLvmLO29dzPoToDQxW8m1mHozb2Tq5J0HQMIe1yI2t6Ex3xIzWffTZsAqM+EM
BhuCBw0ptmupzZl4B0NpBSDoVdhJ8TyJ6mJ/ii+WEKkYKzZOWtoOcAG8uPbXPE8ewAQZhHD3Qcc6
Bi1wHx8HsODdGNLI6bIzwgIRFRXv6S6HHZdOqMncj9hC+KFv1Q4KMqWxHBHXK121T+SLb91YY48M
gq9gjQkSJFY1xK1Qi/z2gU22pMASecNJedZ2NMH+vCCz7mzKNfnT/X+grrnI7tfLwVV7tU3OiFW+
rOT5F5cOyCJTN6OPSJkwAF+AmK2molgqcJflBSYUIjORkf8KtxQkvJJnZ0EgUYvi2fOr+QIZGvyi
awGlgwW8qVp9BqF6mNv5kIE5Zxl0d7tbz7YXxUL2MlBw4aupxbSq95J7KtxAlW5AAimU1UII2BhG
3HBHopg8VrsDmZmTr0jOjO0nEKcIOlB2ntRmCG1/NE95svZXBRPw1Zcw932orNx3rDuJQhp2T5eY
8K7+CiT6xKCMlnzNWPliBmMEB8OwWfEWcgIuPr+cc30a01KNzCeIrMAKwZ77W4XXioU/Qjj2FG+p
UEZxZL8LWalXIO4xyVl0Ql7AIjwPhY0ZkTiyY8i1m7Q2x7/rVsA26t3Pd7kAVPg+W1Y8yVYo6b6w
K37Sf8mxZamCu5YaaaeoBneM5syu211kXLs51hpgKTotFPCOaDrit9JsCgkQ8sQaeGa9vuV130uJ
+SJhWxAskLZvmWrqMsADqS9bh9KWMnuy7Iqah780cKuYZYKe2EnV0dlDxVkzZ1IfaBtJfPVpYzMF
SQQ7N/RLROTs5Pm7b3kglNq/tURO68ZmaQXhMwINUL1rRW+KMcTDzU58DqctNgp2Inj9b9h3n5sg
9MIZoiydz2AB4pv359sa1igDH6KrUiqqi2toeG0ziQ7Pec4NwkVO9lbE7fSfG/ROXb5m3q1uxSTT
xvIzFwonKxie8Uj8kOvE+sfrvDkx1JlzNRqM3+7jAplZDwR0t4G1Pmzwf4/Yay/2EuTRja1F11AO
pFLmLn+0dgsZBwROo/zTcDEjB4LpOyu6BAEkmSbIT39grCbzDn2gUm4A2tOF4Vo/IMw3VBVifirC
wGcKVFZfb1qmV6RiD/guLQimUaPMvY1dca8Pm3UNBhbbqEc64QxkY/AYo4KxYGtfXhW5Rs/wbnLh
1qtAiT9u2dw06nvVKJRAadVOfuHVXx6y960qpKgHQuWuq2XuGPmgzYveQQSBkbqwGi5WhrA5CoN2
KEVNVnLyk2iIjp/0Ei+k3j0uw7Q8pg5FFNdkP5fMViHYtBOsE98G9xvYxGkU+eNB3vMo+t6Wfl18
T32r6SOxIosmKu4kmlurJRq3ZGHfY0ILjcRi+tnEcJOITmiuKoEhYricz/TtmMnflcz8digVqDtF
yAsCm0jDsvgyUraz9TgIfvF6Mc19hFIVfvGWNWUrRc0pEBuvuGEZFKKVOS7BF/+EpY4TuSqkhzdU
bQ3BVaZ91b8VMQu/qOkiexpccmGIGJRx+Xn2LRMeMwQhCZ8pyQ6wfJusC7TpjSXRnoGCpiv1eqAI
vHKAOVGA1ZHOsX8Fazv2vXEGOll+SWZzn1APl9yrSrj4NzqJgnLU8+jHPiVADnbDl+IrmorgXbn8
tpTKc/o2Zk5WZx+Yh45/IpYHZGAjqVuMD2BPZeBTVgpKZgvn0D6u8QK8T+9P2swTiw2FBzx+115G
QdlFJaqSxDZmGz/LtvSFo92apmS6+iLioma0mskX+RWAXe6QXqU6hT9LHGcb0AEE2Hn4J4CecZ2a
NOIbuJtrYggYj0WpDSJt/poARChqV2QXYXfKIghhqCNXrXiZnVd2KV0qNFYijGRHigUPbJftG147
Si+Mg0AdAZixBPKGVhbFkHD57WZdiDXtEty4Db86PnYngQJO2J22qsIo5Kvq3R30u2ne5onbTINC
IQKNeT1bdcWYbTvFJ7htOl5aW6dEG3wGRi8W4Z044g2/Djsjsmx1I1NS59gS2eJULwuNc4W6eXBV
BDa/cXlokmtMi7KqZXIr/VV8nKlLJnCtnjoKowlavPl0gT5IH/hnNeXSC0CnNJpmDiJZXPonEohL
zEGy2Qn75NQBHmMVlHrT5fA/AUR0mYdpgh9TAQVQXPbn6GgH1/Apk/LYP2e3NeMqTl9PLKYzsSuT
NV0DxFDxnpeMuFdA3eoZWZLvbwL1xCyylbIFyuRyPlXtSOjDscCLkZp8E0HvcnCUNWZ8Tl5cJvru
GsFPijAiSRJ1lvsRd68l+dLhhs7xxiFB48j3mHOoOIaTl3SfWYbGtSRMRKCa+Bngiz4fgOHzYgtv
HX1C4S3oQbRKJaJkul3oYmqAxM41aQTl1OVt6g1XCrqYSTVLUWR66k9vj9m7kaE6QYFby02lgO8X
X7Uh/Cqisd16aAVMoS6l9jqrLlWG26uZq8JYEaNm+9QAemeTK0MqqOSeFOzkClTYd8Hg8IyRc9yC
aYKeTeB+3DWA6meHvP2H80ykVEx1V7DrWO78LOVO7ULaRjScHdeel2lOgOdEYN9upPlZ3JXVVed4
mmkf01jRKfnP7NXx0HU+NSx4NKLpqx9rYT7kNjU+vYF7JOQzdu86SSCRxeD5+kzNOkUqAdT7Zq9j
t2tRnZaOR0WafmhvzEoM/ToEV4TYr0yCRNcuhGNVOZyVAKNVTj6H1FsMX+I4sKlgW0FraApKmyru
7qM2jNwI4Dhe5xDeNwfMPPU6VY1Z0DSAAGASqMjmdthRJ7pEN2+2zRj/VFFv3zbkcc3C0yFR3105
531vbmbweEixge+5dx6V8grDXWF1IQHIX+p4oPuhbVLExWb4xPwRP36czQHjuRQlwPPY0DtTj9Os
0GuP/W/AKhUq7J1IxaGx/aMyk4Cb+UxxJZNbtCuADd9Gb2d5AhGDYKWVzmWE9vixFCb48rhT9Tcq
9thyWNDMAy4mXFrdlv0aIpvEi57zrOmSeWgHFNYZFZF1H28ipTXYUpS9ySjVI0SZIS02v5PYH8kn
9gMvGhMZNl4H/ocDlvvB2x48R2QmtCty5gozqXjDNxc2SxAD30dkl5K2WIi2sPJT6nzVmyol0136
tw2doRdLc3U9iMJKBiS77Uo8Xy1IMx5+XjeXj4G7wARDmLWof7oGdU+/ZG7YLWHyAxea4xzEtrmB
/1Q+rdxve2n3zAlBDiJtze0X/aW7bXrmP3sJ9I6r+ka6Z7l4WYntF8A1+haqSj+JvO3MIleJUpJU
WI5x+nP5sE1Xrt9dNcOkDQ96aLMSfERwGrYZGkZcTTh2TR1QjEFxaHgsKs9l7n9+UKgg8Koj9j36
ywQADHtvmgS7V/yZGYqxNSxVI+YzS2Ik5uQ/eLNpPHCrADIvyQeiUwnQaH2olmt+/kjjCQTMRuTS
g8kDjCMtyjDpd+WVlOu859J5yZ6rhoGfPi2pJpa5o7fwxhfSg0dsRP3tfff2PbphFCmkWDdZzqaf
N8aKyjt/qURD9keq+VkSJzfxQJ8v5VsOONTYDJk8abF9eDhzCHmLCIFDDfwBtZkJEqF4LVmEwz30
N1M/v9GMSU8YxkT3sVf3XgGN4XCi/83K21fw0p5V4LwyWB6/6mKY5j9YgTf7LUX0MMoSsyOTat5l
7yGUHPd7EnaoxNxQArjaTRJsV8isnHYMzANQ7Bsqthz2y8f4rJm8tskUSsppd0YvE0aKYkX8PjgX
b6WJUbWfJc8JihI1BjLcRKHsLLg/LrTLkNxKr/FaLO6IQ5/GsHRb7APdlsctZVUMYmcgFAfreQL7
5hYsZ1Jq+5rPwDAeJhQxnwqrozrZ5lWJhyXlUSgZ3AvKn6SLEg9E85aa09dw393zFeZBeX1plDxF
4TINEBcJ3yMYq+7RYgiRGO3aJs9lvlw/Bi9XtYfjZ+WzBVdoLTmVluAHorF1uXEq7tpS931bv66c
sy3e10V43/vObRuX88MO56xOlcbeN9bZMe7iWquNPNqLyhDp8bmta2+XF2GunGtAY8tFumJ5Cy2Y
oZXIyC2wx1nU0Eex98DMIOYC5CKpJ1KVWxYo6NLOlkuL/HdaBqZmbQlXZsBZhCUXZVRiR606fDhl
kjGPPiJp0Sx6PPkHBcORvwZEHFFWh7uAPMXTYcE9Fwm4ZKKVuhqRPrNf1EhO8Bp9MFnhnOsvSKJk
CX4jcTtFChybFcn4+tJkvOS8c/PpvfT61y91D52SK59iUkBoauG1z1IijoSq81VGUzpUlFSJQ3wG
xtNANkApGLMe9D8Q5m9Z3MUW04X2VxXBzV7GqkkjYBLBV46SwT/1QF20a8m8X0BrSPwWglNggQqM
aCUb3fguYKqIiDe4GWPb/6aNB1cXWSl+YdUDuOGRFG3LhXXHRc06afLAIdid+wo1FfXXF1MDsAjW
F9ilARPrpnz5H7Dn0Ea8a7U8AYuE4NSHVp1PrQ9DkJ9iIbosyNgncM/rV3v/W04eYzu5jYGAS8zz
Frl7EojgiWirS/74Ie7LI858qhKO2rafBsrxdcnoJ/POz87Fzp6UpJ2kcQy1PPP8CdPQRTU3t9f7
77W5l3OQqKy4M8yKrR5sQZzCJRSa8+BFLqtd7wzOjsnn/ZyB29a1nkg+bQM51mDAJeop6hM0yIzj
gWmMDpHxgwYo6voxDQfRk4lf93xS/BmKWTmkg7pqcP/8MBC3hdeVZ6nRFwqfe0cT4uWWDwH/CA62
2bF1wRzqEsqINu203G7A89Eh2YJUb6ync9x5P6l7Q/ki6AAZ0Z9BdpKfYazfptDXnjUE3nouq7h2
mhRZoydzJAd68bLJ9Rudm8C1tMwwL5V7rRaSQKpjvv8iHk8OFo+lK7a6d8STLFTX45/5K2huqSsi
lpLYjs8lmuK1kiAYY3EzEhSWGSorq0SywL3mWYOH0u8dca3jAEOeSDpvQtEpaiZJZGSYZoMFunMY
lESVYtFxvX5EM1TqqNmti3cS1rEjYk/oL2eqoN51IuBLYaciyOyrayURUROiow3Oam9UjXRWty+x
VSynrgqId86o+GBXL/dtCnt3vuPbByNNdPcQrEQJhwy87PTBulW1kky8UCsLWyxLGJyHGQlzbW6J
ywAvolIB49LahzkasA1y2Msc5wbPD4YopsxAWsTPGneW+cDmIXUaeSdxtnQjI16+AtVreboK1F6F
jj+by51LnSzZzW54f6qlD8i0tOTpFMlm+miFbG4aKNFjIx96qZwjoDO1lT4JeCrk7aY8opwDTBZg
NBYgbx8q9+++r0/DlnnZOGMwxLf8P8ELtFsyarn2qZZFXLnyMnJH3ie/K9R+z8tLlTrlZstQ0tJw
ufZoYBwURdZwvNcU8VCKStlufvB0LakfxebEKqdRWpNklB2amNtVzWYvofwgslP7gm7JoEQ0Y8zC
BcDWS1mfOSRQ5EdQ7O6acik0rGwl2XMEZ+3hT6Tjj/8PdBq/C78eNfr7xhaoNNy07NlrbiCMZQtc
5NMMvh7bMUXgOb+u2+I6tIEUIAzeixZBo3Fs/DArKF4Sedg9j3ywmGIQNPPKkJijMGBAtsBbC03i
pjwLT0T8Rjl7B9KGMO/MLsX/U6P7JQNKKLdoAo8uZz7f6HKRumWltsWbp3YwowwNkBaoHedeDJCT
KScQItwZ0ra5rhYgQtQrb/3fc8tlXXb87Eswabe7CIjGUv2K0i52NF3Zx0rdQKNg9EDN8ec5erbF
yfhvI3dYvMxas7AkoOtFxQqOS2++57ILxHrmHvWopnwDvEeERLYhnDiH5HOhw3o8Ydiz48ZfFeEx
+FIhEa2PpsW0ynmxz92042EZgIliYrSDOXYm9R75EAU26O0Bt8pZcCtD9xpej8ulliMwxsXVx21g
oh+elqbcqNL3XmF+btdJMOcZPZiP10Ghml1WIQDhYfslvtQxW1HZ7zHyThxITYgnqA6bj/Mj2lZO
gJFrSpHUHh+tCtYmg6hGLdwP6YFaJw5F1cEsXp3hyXcirRRyma/T8ufHTGMhOdodGwLTpWFMyEcK
d2BtaMYcmA12Jyd/ia9LElpn6mKEE33vyB8b41Xonjm8PD4MraZm79DhCal3BjaOUpWBwHvzom3j
gXNwn8VCaJcwwkxob6W3fUwC66ZdVVy3xCaQZVBS4x+oooSBKbrsO17yAVMczezmYniki39cqU4E
/8wzcbVctJONfC5dv5NXX2FjpcvDuTc4PZf3hYK8/Imx5BrpuknIOL40tDuQR7cEvijioKIX2sbV
LHQJHTf2AgOJS9LNWlyQDIx279d4MRtkPDlFIB5CRhKFHSKUPOvSLQ+PCxEn2qUlTUTtTgCfwaUl
yyz9TbP2j3FCaHdXcLizwo6Tb6IhuaAJyNlcFq3jLi7ZcuCCzgmMkMpdEAbJum4XDOf5bL3aXXCq
7jLIATUDrsnoKjY6+fsGXXkjFndCapSeeSK6Mq7yOOJxqCGZbPb4D6jzkgedHwiFmS4kSs6Prv6P
4VJnm8vxtTHZWFyyE0fEPn6Eu+Lm+acR4NoupB1ySCT70MqiaJOvtWmtySHuwQZyKN5EoUO5p4mM
i6RP6ozikpAPmTdDr7g5Uto94pJvlBAXVB7KqIkXE0Z0P1u6d3o2yjNUMU28OjZA0E19pKGiNOaF
IEGkEBMecFI3nbny4wJTf3NgIIMA0ELw1tI7ho7GRuTK160jVrqACE9xUtNVseUG305LwlJm37Tk
o5nNwADDy7nSSuIfP9WlMO224bFsK34onWR9QI+UJ7w8sq+1sP7GnUso7HQDXzoR+GGdU79no0X2
tWnrTpOTlwLPMwDIkYKbWB9DBeePTVOCGJb7iJGB4bYvGCoVNfx5P+a60rI7zxHy5IpAsUvYKC/p
e8lu+HZ1ALDMpxNJKUrNf4ppGJCz7k5pI/OEyI0JRnA/A1euOb5HyjEw8yXthc8hwqqWVTakY6xu
ArNMZJ7W1LcqorRAokq3HnTqVPT1zXQhm/cHh3Fn3kZqbjU08+RpSP0yGBXUGwVxQaNls+oYi14h
6yva5Pq4TwSSRg7zt0AnQBLsglc/0JGQTC4nyihv27VHmeSHUdNQ9s4BSij+NMasXef6mFosEDrV
IuPlVDdyrZM3E8b7qs/ys5iH5Y1Yb/ILyJSwb1KJejPPineMAZF6WAgy3oSzDW7y5TEHvenboEWF
aPWBB5d5w+Bqb3kqBtakAo66g8VEPyu6EjqaYNj8tQwWgxn7er2nlFXSKyhgGDuqVi4NM6tkYynL
UKIs54jnbWR4gCIv+Gllz5kh0WlPAhrLoyWqgjCyvH1V26dh95gboowlceENKVH06hKb43elNku7
rwpLXpQjsvd6LZVwyDODN5IsMwMSyhhUc16coX/MTb+yfcUV8OozUNd/HmAnUkqVlieGNF0PJSPO
zRDOFMvNJPWNEn5HB/nX+8FAp34a0L9EUSmukal5z85palac+kp6feztidVoPJHDP+jZJt+mFAo8
EsUGjqo9xrBoBr7tIJZgoTJX2faksnQk1OTogOrFVUKKJ8KoluVO7EVTFCI+Cud25FrmZN6wAfrz
BfKrev/OiW8TGIuovksoEVw0sJhyEqidVyqQe29j9O5oRunJmGqgozqVR2dY0/qzd1azN5qnik9Y
MKNdNMUGyARDQnMRypBLqXb/gOO4v56I6svusho9+e+/o7A1oELF00SpNWp/NnpZLAuZFwfaBGti
3L527yP3b575Dy7XfsO9iE8uQZP7dkiybH3AoXeCU/EkLQRyZymkej0gJg0TlswBWRmuAq82k0W6
aiIkHEHFSXBBIP/Wr6g//MIviurS9NblQ50cRPs/fwzLfT4HL8O8g1s8/knQDY+0vc2JaSNwThq7
FFQEln/F+HmKYJbx/kaLASLnGtQP+qtnnSAXZLFbV19kVtcOfJOHzE8p2kPNsMy4gU468LUf+xEE
wPSeSqSxHvlxseSGZuuXFS5aya07zXFyX5G6Uf/OezYhExjCOKCRmJw3hh6edxzNvivrwd/trgJS
bmIkc8l5n+T10tLdLOxCq89UZaeamuOzadrDPBVaWyTGmJ6nnBZSN5x4XbA8Wm8pJ4lGFmQaDKv7
kUp3DfPnUQAaurg3WuX/5kR6oCQ7GTwrNPYvz46DMdwKkJORT/OpFch3HujKoa34KS3KTa7ixuE0
qeVvwE7Bxxdw2gict7OhYrxY/3fhlsoA3LOciVHlMlznS/RztynJ4Gg5D2NFUUSBjiChrSnQaGLS
LK9JpidVE6jFh1GmXIM5ZhbcqKNvOF8A4c5SD53zpcanWVLIyGjVWpImpqn4ArwB47Q8UYPQR9ES
PMGbIU4ClohPRjEGGA5i6tnWvbCLx8Lw453ktsrBK+caZxfceykdbw8uLlI+ccVTsujJ0w5yhNF2
XKaUk4yfgZlmA0bWbHPpyjusski/fYWGnLek8h7yXf2zBsem2k+5mRVuMvFg3psL3pcDoZRm69Tp
31GhavH4tveLZfpeLPE6HJoOt1EYw/GPit2A123Yh19+rsgh22hqgjt+oshygBVo1G0wSnUUBYQy
9A6tPOCdwAe4gpNUH+mzc0iiT/EgNrilIZptbtqmY71Eb5s/E9vl9ky9nI5NDAOzSjVi0sETY4PB
MML6IqwGGWOQC4mcwb2oRj7I5/n8O5G1NMiz5fD63ASDjjlYums6Uh8ZljoVxhY640n0AB/qmKtF
XmKYN3xM7eeGj8DlLbEQQ8Pr04RIV6R57CcuoZuFxpA+5cQhciyKL7jyASJ9gYMyUQM2OgfmrmbL
0AYm7ug5qLXJFqxpQFsQPI/xGI0MYb4vzpzJ78batU9Q0qN0J5HhuzO8ABsj22grXJV8hjm+LO22
CbYN9od1eajtvB1d0Av2UjpGF3sL8zjL9lkZyCIVX+hbHyZSiNR4+VYC6ihY7g4XadXECHsiDpy9
Q4vaxy5ZTF1QIgpqy0rIUNMmK3Ry3RHFYvR4KIC/obu55aj5oK44jYtf67dFrw54BxPdQgZZR7XF
XWbOlWniPSp5ncle1VRZWQP9MHuifowkZnSN9dQMSJEbIurfzByRuezSZ3fZohrG/+pDCg9opBqk
yYMbGILih0eG4GM/H0RJSndrqn/+BfW5ec+NzsNs7oCznp/Cp4TS9Gk4r9v4pl9XO9UMlSTsfX8n
ueqQIH/427FIysvX7Dp/iUmmTXXGyNSyH0eOieR9WUkr8kXGh+pFXTmgOT0brEfw4j7b6Nwrm3q9
Z4KAgqzvnKcVyLPtyiO8hxr+EdJXrVq9opGI4f0mWq8VN5ZRJw9ZOcDgDXu1IcvYsOQ5a6V3g/UV
Uhx8aRLDM9HlA/CSTbf7Xq0pty90MpJ4Pac5esxh9Ta7b1bO+OHT+8qAz754mJoCiVOdGbBFhxKD
jZrydRXaRIFNmQbsj9+MAqMPHgpU2IdVmZW3BQzvbP+ESvUfvQnZLJrR7Swj5SteS8Fmxc/HYNzU
sDni+XZCIP+KsZpOyB1ohwwyubFJptkGOKPfOX2XVHAmnpGmkHRYcBTztAOz5p7Dpfqwbm9lLdZX
2anxqf4TOrXJs5gZaEA1tIU2zwzqMlQUzBN3QNg0fNP/83om/lmA57jG+/Sm8EqXfq4+dPbmwU4X
Ve7a0TfBBLPbPJY8QInn1VT2k+2z6p9NLeAr//yDyepkxMtjYr9FWQWKb2q+rK7+mTAIGoAMnT/t
3FOVy6N/UikLk7/8jpPuMJzz1Ueywcmgdx/HlBjdEVsgE/ATxHdMldik9EiO1wfSkPMwVuicwISD
kmgGhEK3Wh+7AvaJaWXUexUU5Ci6o3DvK4ClvWLGJWOoEu1WkMeZ5VGUKzPWIppMKcckmC0lzWu9
/yg7mi/jqITWZxBFJ3+BECYw7WpSIkDAzoDEAens9t58NC92ENefQa+5f2ImGIHgCWG67prhDADC
JZ3FgdrS7EL5MCb+TDgufuBUMaOEldiPf8ho09V4CUKUPQkYPDmX9nqiTXC9v+N271AQDXUwRTA2
WPGQWDnFHazipf5bNh8i/ApVaCdbgHqJneyUqYUxvd7FzIoB/KC0NcLrpuYA+OKHawmIe/O4oB1Z
fQBphk2kszmcyWVkE3mKsUK6UJHvngWkyb1jhzrnBFMfBLAtj1e7ta9cXMGD9zgatChOnJHBsEX7
TO4G7nKDqGPL3RZytAdzcJLu8nMIwztGG1MNciwHOo2gNR1AolAtJNPzv/ZkXfaxW07OYc6IOwPa
WoDY459mKji4ZTPNA4vJYEeYzVHHUlcPyw84MpcbTOrFABmvE4C3Jabii5U5Sz1TZKDS7aVRcilZ
LmQgtND2HUrG4budGG13cAnTvpz8aQvNiUDPfmwgddiK/Mo1eXP70HhwphefTyQqOUQfbrtL6o7L
yAgsyrl+FdFAw7DZEX1C88e3Kz8t/fjvTrGFmJA6DD9a1UEi+z5SC4fUJctzv11oXNCHmhExfBog
4clEV+VpG9ZFzcSpy5QRwP7XCEz1+XPX5PBxpNHlB/xIEhcJDsZsN7ZajIYG8Muzcnv9W3i3GsYG
WEuOt35UxN3mWmwe4BfpPbkHLpLPBJN+w1BklZwF0CueAbOjJ/4VKtuBZ3irYL7Vt8YatJLdJ8ql
P0kpd/E50fMGB0uDdW43r7EM6CCaN4UoWITPmGvh5mCOm8DET+NbdwJqZATi09T/D+N5ki2fWG46
ClHyYUXqF51PJyTIvSI7egk68fzfWytRIfIsDaSBAgkTopgnQBNtlZA0IvISiYiwfagYx2oND1N8
YL/23sqnKLqOYZfvjbWndbUr94Z1st2TyZuUyOhfH30cCr33OnWN1EoOizjJrPV393tiNs7euQD1
RJKEFyJzCkCaTl+9N6C6Xhd9dSqwVc4oqL89l4Ckpnnkggt+sclXf536VI/q261lIT2HEGWJga07
7Ij8yhnmdumcVN2wT1huOsmzg07Aptjs2UWVFwX+Q3DBisbecbm+OfyEVNCqTN5EkJ/Down7egx6
8i4gHxq31Ll7U41qpcCAEOYbxiKCvqbECSshIOX++FmYdj5rWgPrjOtRMbepzYo3HurEga2tsKlJ
C6xeUmS7BPb2z60hFkZ5XjMeoQVY5JqP9kGUL71vjQM8qqP5I8fmNrPke9NPF9En0kFhyA5jelDC
FwtRY7zwcAVGJfTi84aS6wPQvDxcsdodIiKmUZpEDixzeJzVgrCVhRuZhXj6QyFeBg6i44o94ANI
b2JAS0/ap7aYywG4+mcG6iV0djLyoMFY9KV3GyJ4Gfq+ADtVCeEPRcIZwRXr46ea4AqYyBpmL51j
KRwYtEnPPgoF2klezlvq3XQUwGsADfpZUIgh778AfE5m0Acunb3EyjgTmLrYEvo4GaAvKFhWifDL
OIbH/jOgXtoYBTpkC8fu0cz9908rBR/GzNLQuhsLeVXeL3NXcJ20O5NEYQBwsYBTweMBcyJP5SPg
iWnQAijLq7YaeIqGDrSUs8XSmrPzEe8cjeIz5NhlF6OveHjUfaylonP4DEXORMez90KylBqZR1DL
f/DzGeSzH9HjHUPvZsFV8Wd7QYAgS3GsoJ/tse5e+dsNud9qVWdXvKbKbJKQ0LZVm9CpBpI/Kylr
t01WbonVyYfAL+B5dGMytCtmbzjezTx1xTmF09yU3s3QNoBWTNLdwsb2pWWKZ6UG2YLkQ50nkJru
AksZgunXcIkWPtoPgUn2V0B2XpD3vaF/hUaMvuTJW1/wbfd78vMmZpWyd88kWxM4C9k2m/yWWSRh
ZJMgtdWHFqCZpojn5MPt7R2zfWMpc3Z6x1/S+TBv1wWkIPyd4tO4mreOl/VBC2K3zeu5HdyJ3T06
Qn1NGZyjeAbkZ0o8peBBn1a9RwlSQstSLuIajxSKs4P39PzonOQ3XrCfvYEDaj8V1bQUDsZpgVme
HjsGctkuHeV+qCy82eeL6NgAwscpDrhAtjtRhn2uG3fGg3kUS1psxs+7zafBN2xMxwyvfTKBN3aC
1nEEtgUopFcR2mBqWAIlybsSdmCEWHNPx+sqGMgMk0G6LSh+WWNAV59/r7SH7IiSXISU0xCEz8kb
qGCxSblsyRKs2CCTC0mzNYEdo9qr4Omp8dUqT9a/UTCc/6nVXgtk8RwtJNP/eYW/GHgroiOLup6B
ceuB4TvHd3rCf/t1dNdX67ZUUmxcmpWEoOHso9+jHGGbsw8KycB7wJR2AyCw/M42aAGICMEBg4Bj
T3fjuz5m4FN2CFU2+m5yCdu3qKNk2meD0AAk+4C9Y4pnC2nKizA+QDJ9mx+RtPSrE76cHK4ormlO
A2ilgDfI6scBcWTO83EGY1gV+PsV5L1oW02+1rpn2NuLVeS5iMKPJHhNQGPOpS66VeDbDpPVcZMU
FXckh1Mak6KwtqTWzaq3GVIICvQ5m1IxjTvzCz/WUw2Vq8ZLsC2JfJDcCXjPgJR4HC1zbby9+3TE
DmNW2StYx4BwfMQQ42cjNaintRuAUhHH/3XelICpnrqA3B56/YZK++H61S7Xz9S91Qm4Zwj5+5cx
COHrsHieHcLKnSCm03bBCR6+SwZDtfC/P+HRY3/lcWuqm1kEk4DS0hnzCdylrWjWoC6tC1DqJX6o
8TQKDz69XfBigTJJCqwsb0/3M3LuPlBzByyU6Y30DI56QLmqYtbwv+ErirADNpZo0R8F/YWmhjCN
DewfQvMuqWredbinVw8rHSkoyLgXLgcAUya+u6dU2dtCgA2dPnh8KQRsJRrXodRHNsisGlHqgCbD
l/0yvb+nYPM4RiKl/Yj9YDH8Onf3wtCOmVB6ZMzBEvip05D4I0YopnUS3A0rApSlYVW0Qp6eSAAB
uXNRI+SU9pnuno8RfpS1Zaiq5+Dxg71sKBuVh9PqpIt3Fr6I3VqX+VxaVyN1EBJVtNOKKLP1Ah1k
E4zfwbmXsPnphTdLFoKMVkcwD08ZrlDyM0GHQIGkiUzxvbiOuB/LlzkBHpQpb6czKQvhxl6kHqNQ
snBSuw891Su8ik1bL6pck/DMzkTUocLTDsRUXWebzXjZwIAbG0A6i9JI8wUduN3E3x2mQMAUAw12
pT6pjzkVLU/3XUfkYvRyPq9AJIaY2Lez5uohCSOufhx84NHEAn4ScwWc/rZ5i3Y9mkzoIlwT0enh
j736CYiPq87XhpKzh7goL/kW0QBZZfvDXE18qrs3gkGqpUyjayoxJTJesD3U1Ogv7pbFaimgAkxB
sIRMfid5zn6tXUnSZO2pxvKqfWvPfzz02NeBRpV0ubeBtNtUe1oHSo8AF97gm1jdpzZSFdWjw1vg
V7n130RLBv/NHpKVtOCirrEb+5bVGOx84QCawhUmV/benB96R6xp++36/M3lXWUIqBPjcsktR30q
gs0FYDFUrj3lyfk6htaq18935oFDuW1wcGxzEJdbcpyJDeXhKCpATVVHpdWhdptBmy2Qy1jkkzmS
PTjc4USHnxZlse3+sIddzLfNFlofeuCKd9HPF49HANaPHZ/7seSvbynmQ3eZD6zOHBKbp5QcYjM8
arubR1gpPfFrqmvc2WNT+9jYSh0EojXEtMgajXme++/DFkWTZazGZ/XbC/Gx93JspkmTuvogNye2
YSOazrKPukEYU3KXdl5eF4pO6IYmiaDh/sUnIcQyD7NUCBWfqUYFO90dm41NRKA2sNdpes7aqO9U
qSE9LDUsLqY+6u9UyuccWlmQwmamzYkz21IcaI5B8ijgznhogOkaEIk30Fp2O610WbV+AvTGYrHM
zDJzhEcbFT/99irbJLPI7YeeV2Q5Qz8lXI64RVk7VJetNLme2xBRAVjAHEtsg3jO/ll8yorQ6H9H
km4cR02sJOGCES32nNzBzvGsd3ODB4EGkMtvrBy68Pnyq7dOSCHYm64juXXwwnK9XE9qlGausVRk
ikemvXI78dGoLdKpIMdrg2gUAAH7bWDE1uKG2CONi7CGg2pwvcirskPnAe5g9TwCAg5D/g3R9UtS
yqXobLAUhQB8AXqKKE3z+5fHMNtP8hPiIraAXQyttZPT09VSUh/IdVyOjiWNnkQ+5B6zNZy9DQ11
6dr0oUf6P1Fdo4inl8i8NouQ9kLB1KLsGerIr6JNPmVbe5XqZFkok/VNXVT2qnr4jod/P45NRlpm
rNqlDjurG1RKg4Y9GBXaIerc8VKk6BdwT36KSg7eOdoOkshdrXx5DxC+4JgeokiO74kwo8U3WKz6
k7Ws7qH6T+lwsMtHg+f4dlo9peopDH1BazJeVOBm3eSE0ceMHgclZImgCBBs/RwjH17GgNxdmQw4
v+FXMbgLo1tLzONb3/Qs7QSNR7TVDnJI+8JcRXkrtX5+H0IjEsQ7p0LvbhAiSaBz4bzIzxYhvRgC
PjVaaI2uqc/nLtyDx1Owp5y+Lo4X9bY9odNgL4RnKnn3SfIPCIP9sQej8wRS+6dA6zfHKTbYs3dB
GxlmoFjuRJRB/aU+Z+h68dzUgtMPHMjVMi9JGz/nYicV9Gp0yz/AZK97T4FfOvA1pPlTsE7XKhPK
6ReylGAv8tRxYS1jnsMymERopbNVgeX+MWKmton1JCSSZJnCEc/Ev+EjSA7qWXvuw4Uz+MONnIUD
zgAfSxf06rTzT3kpXRD7yY2UiIX0u4FkVlncJ1sDeX6LPCbJ+t400FvOD5Q21nxt1tmz/ZlFQSUN
74V9hxgHtWjdfCZUe0eXEr/jaMYyd06J7+hVthylTGaJjiCsboMfqOxZMs7fkfm/tTl6yuQ7RaIC
4eJWbMxmIXjuDHNhDdd891M4nGw7ytu1g5OuxawJ54W/qwMFEo06gIbUYZh+wj6dy0WNtqfCtUBG
vBU2WiDtQFnPm+wIK6La86wEmg4qhC1e9OaijrwxS0mUNSfsDrJ/JNil83KtwCmovmmoP5f7VVfb
0ThN0Qi9Xd9WBFAygpMnhet2aS4Vfo9vc13A5ZJsAt+IVBqFN2kSH2W+Fb5cTvn+7aB81+hm7vDJ
BhYgaABD7gkXF8Yc5kQMGS1MUPxt++fBg9xHRJ/JhL62eW9zGirxVUyMAfdJHqtSt7FSlPhBtN7L
adTugz99dKuZAwT7i7t2PAyGBPRMUr737F0/GUIOAxdb2f0GZeDPkdI+ipOqDD6mP8WIQRrG0ePM
88WHTqeR8cO2Yeq0Jn2P7az7HNoZNl3mahsyptE4m7/DwwTx6SlZSal5IPR/ujq+JQUwdPRphnuL
LwZVhWCQBA7fGpp2jSevnYiPnwN1OYkwYkwRPAiHy9GgEBVPIPpUFp1jlWVA1JhvlyDyRqMv41kU
pUc9bvMWMr2Ri+63PjgNLAmRIX2IAVK+Y94yP/a0QDyVDGsMHKDAzRCZYAi2kLtlx0FfPLaEwJaB
TaAAPx9/Y5AYELb2WdJEcBkNxtzlg9WZ3/h2FDAy3xzD3oWYFbPaw5j7Rg6VLhhHCuQtO89K0Bni
i5uaXX3r0+SC71yWP/0QuvEIuSSmJZfDkdBTC7rHiJai0JNtoAL2T/VSmtnlHhakNGEAP4EATH+0
x4idcM23s8rP5kJaARIhL9T4uEQPT9ylg8cTLksjAiAIFWSlo2f8BsWaJQZavSbWeKkNtMo0xfTN
s+ayfc7P2YzehKQcjHk0NH3gcwr6TOESEEBeVXPFPvQ/qo1wWMergavR0RzNOM5fUFY6vRNzvJre
o1waWdYLiOlWGj2zv6//Dt/gYcOWxSZ6KTr6ruR2dEjR4TCvqghliI/nSEO0tntGoYmhJ+lPYP07
P5Z379IBBnGdjhyqw/0HUWf0LnjdPBnRRGoIj0EcQgcaD/cm82FFQdCh3qlEkaeeoEG3wOJHjyAT
zmmrwVI0TwdWxNCONi2F8ri20zib1CQFkoikZzuDvRUDNn2IXzsRDEZADl+wA5dQHdWgGssl86Od
XiMfQ6YcBQFSxqEGxFFWerzALWrSCIP9CYhbPdK3iBrdapiwl+DDLwVftKvfzK6T7C+FCeBkz7Kv
I/jZZ0MYSnxFjYyAc4XjRxo8GwmQAQryh/vjOGMtDWKHlJgaWMQ66jzRHCcGjkcRXp1g0nYClEix
zVDOsL39KMRuyweFRYmipJ74imRsy86MBZ/LVnvsxNa7AsO53kY3kXTegPclpg6LrOV0K8BxTu7M
Cm2E7pzYggeYt7BChZ8hLvTB1g8BGVXpn/PTxGMkeAps7/8+dqOs8/7HzMhLNUrZs/Yr/IERec1d
qNUuW1Pm6fj8SCiSX4BmfUcGi0KtH3E2ajQh8DpMHytDbMGKb9BlClw+Rp0GbOwbrpt+tXwrS0Eu
0zZCb92tWha0S90gWrAPv5iufaDHvRhRscgg6EPmMw3DYDjvbAUvnbncwy0yx09zfkTd6f9r825h
Ot+RXJtLdKaSpZzmsWVzRB9+hkWLUkQumik71S9uRlWcdTZZtjg8rdhgjk3UGgndMUUvHqLu1mng
PYUG9mmkrd9YKvjgqQuCXCaX3dlB11RxzYoeE0ArVPlmyfUU61h20PwNttQw+Mu6kBqARjzFP61j
ZddfRInHhbanpt63liZHGS/mPj9F1GjIFKzrVsvciUlkgk6Hakgpkmip+OxQM/a98azsW+GY/ddM
UcejIAtp+/HtMJ6QUrasfIXrHeBojxveBVGuklmGvSeJtohLbKSOYtKj5U1gXj/qgWzWXaVzfpY2
/KmipdR+CXSxUAuU7g7yKLM5Bw2tyoyEFHDMdoPV9jCe8n7WVVxxPgT8BmZJ+AquSkMai2FwZDR+
Wa0WJeXXRmH/9+thToOU3C4IHVKWUCS0dCX9OQq1Q6AiGxnF74yS12zT9B0s4qdiI9o16SyQHsJw
aYTRMEJscZwYFAy9vOg+kQsYY8qGQz/QCRmN5kLs2K0d9QhVfqjsv+1qSaCMn1FYdoY2OV6Mfub0
NqDElblAm5oyW1DVT+1AP6eOyLaQtB8Y6RKaOd47Pi5YEBV1VunM14w141noJpNLX6x29NUJqs+t
+pQchnnkQD8lzajZHZvrC4yZldpy5rY7rc72y19ThIF0SLY87oLwC/OX3G2KyZL9vgOB3d8qaSyL
RKNIHWo036V1I77HyBGpyKrt9596LGdlgCjay65PD8FX8tmBsE/qn8xzHIeqKmGymXcHDI7J3fNa
eGtp1DjE6A3FkxUuBRgAxOy15VIJOfMCkeLedhK7QZUDH75Prjkxe6ZLW3s8tpr/pentXVm/ztqU
fSq+w1DRPorQEJikfVzk/68SQRJuxV3kATJsdw+VRoipD2sC2Lh2mZMHTFTXhd+lKAwdQIluht1K
yxsiNHYYbFdFHV9f2N6/nY+s+GvxyhJg6E8QZFEOgXZvc7qtU4jcAZ/HxsFr/Y0wR2rAvpqyLAmU
VIChaZrp7ogDuh3tHvykYMFumZPJvB8UxT0sPuUdRiM/wyfBmWLWp1bEMRkORwQ3vZSy6x8eTynv
sg0LE/Jz6Kz56qnOMQKr68eUYe2WiuLkOET5c26g+Le2UGAda9S8dFV2RNDN6/AcGbM+CvolsIZ+
P3ONxJtoAoP/AbDcsHNzd6ABgB7vblbyDwqUIPCe8QQHX0zN6yq+x9mK8mbBQffMBURNfimwU8m1
/xGy1h8HFP8uMGpf6EU23p/8x29+XXaK5FVu823k9bvQUKKnyimaNexlxuwj6qbRSxMGLMWCDgFh
ynOumK20bTd4J1KStHPESJi0Nl0sGr7ykIyASMdRDSBCikxBfaDdmztS1mXLAnCVFv06N1QSmIbx
b0d6ZfyaMf7oDZyiBW8Xr9zQ5LY8c69gWJ2mhcjbiMEqoU/quc0SCwWmN8CjS2Jpdaghz+/DYr03
4NrrckTLhi6E2kjVL6sJUpUqB7Eh6tBAfC0+TXocYl5eNbVtgRTSInLFZCvqwCvKDytZbvMVV6PT
DLKWg9Pjqxj1FtXFoA2m6i8BlGQuaaBQFfczjLheccQqFg/vlsrEf2bqAQ37cM+2RYxROCp2Z85M
ZbZY0qTd2MfvnEz8k/s0U8hwGfgLavxx/LDrlLMKKvxSXliVAtXGacV2Zh0J2nqqTaeswHB8FbmT
LmWVSX+lfrIlaPfGKueC63UUcNZhWnlRMRvmkzVe7Ta3CLkWpN5hymM3X6am+kn+HfS6rdzYGWML
rkCSQ6IMSCDVfZv79OQEqFeKF82QM76wVWRA5Gay4oRZZFmHYaLB5hgru+Zs0V9VjvCS815NwbHW
IFJcRiuczmp4HbPHD3mEYHPJLPCWfln1/lWey6CCLTXNubN+BHwxEd0akEMO989xWlfAlEArezFV
O8atZpkjrtqj5NsNslDQinuFQBR06ycH2PVcxEw6cjTXkRDGxWK7/rGPpyGT8A2bkXFUrx3dMZTE
7islijYNIBPpe5NBy3ijV8RA9+3xwQqsh/FocYtMCNo/bDBwsyH2xi9Ndm1+llBIbrwImVsDJieh
xrihCrw8/fGCXCVJ7wPmwSPvtfYodM9O9CoRrnUPWOBVmNK79Uv6FzXDaQ8rcJvjYSXXpv6NuFMj
iuVPUIjyENdJrPYghrlUAXgdEoui9W320sU3Sn/ReFaqgirGj7I/DB3i9N6SMBAr0tJU080nZntJ
IC897gz2B+5EeMPdueIvfgfxAWVDwM2ZR9MIOv2HA0QUR8EOmFKzUQ1Bzk6vkPk+tn/jUp+x4FpM
yL9mw2tDeK1X5Iz2Rz+VLGLcgRitvA0PgkGmBBtUTsdPAKdBK/dvsUQtjelAa3PupaWBeeBKLvLZ
Zdl4hUoBwG+eVDN1ybmA8qC83ytKPMT9OHThZyAQEcFWnE/M0ZJUqNhiJgUwFFgib91ZUI7lg9aP
CVez+3dUlWiBb/qCjiTq7ywkz8sa067xIfIjzzXHiVvFGcd7YwPzzKQ7b31wskpsLk/wgQ27lELF
t2fJMaIBBnE8mVQw08xeiTDDCim1JBOg/Owqrvd+e84vNqKSPZu1fBBc+2kmz0BASbjHNf8QUBHV
rIOKF8/GS1Sgr8pGLvlerTXj3viQ+GsNBtmAMFfHSZ+HX1TgZt+eluxoUVpR2sAsqxb9xniDj3Qb
BnBjNNF3WdaYKAPdjsRTj+VWA1+xU1dEGPHa0JdwwsOwvkIJMEF4BwWyCnXrNjdMZ/l1saNvn8er
sibo40UOXxSCAhI0cGCKdfv/oTuKrJR6d8z2Oiaod5aSv9dAdHsAF4S/EDXZCAOB6VrqcZl83eKK
QUbhUU/O7NWQvnD/b1yPORu9XbqIaO4c09gT4BtT/kE5OqeTGRYBFA+3/6doMnsTdmZ6YjOj27Ss
uFhX1J/8p9ceWFd7MsqC0/cDaU+qLkmrHlBCeP/XJW+UB51BGJ1IMQKYb05U0XfGbkhNJ/e6XuSs
tu8nqX7trqWPvzD/GQQfyttMDnhvphYTcnUY2TYmKLdhnXNVCy4vWxmbMkH3+GEcl/ugR0VhLEDr
HJ0603fBBGByi5adlEqLUTr/l9B5kveR/COoIQIAeUYeKuMcLs9XDj35cD8aKO8YT4kCkuvOjAlA
WYS0461i88xlcXTDGRkn8dhgmPLPpfntfhbYUJLRfGe3Q5xtwlCUAnrx76jLnKDVIsYaqAxNSImC
+xC3e6ztOBTE9gUMu2u8G3678Yz0mtP1VZSj/VgMRfdi/rBC+8IBNeesPdz632214bsWgkhpECei
aVRJhuXs4CfZcO98zwn1Rk8uw+G323NNzuOIMVJm246W5UvJcqfinE2ASdWhCteISEg9c69yWaAG
ebIJduNQfZdAoQT/KR3dElxtu20tLk20PCpIU9S5NZNH6BFzIbVCqsW3nZRJ+V1YAkm9RFMOlIUK
wFVpq6WMkQBeerNB1TNgY5WfuZWmMiK6NtoAIHDTh7oemn+AVnJ57Oady5o3e8K4CSkDJLEUi8Ke
PDre/H2RS7BOFKtpho90NnYYxRP1xEwojZK9xL/ZV0x53SFVEPbfIFoH52NZh4Xo3nXrwAv2XYtW
e1xjHbz8OHqhVcCI5qLHkgINABM44kcTxsH8NSvimBF2NwApy5NP23FRaM6RWeYzhFmAUHHGnpNp
w/71DgiwvAoX5/799c4Eh51oakBNXdmevY4b+80tRxKsQQ/qyNFVzF52FN3MndBbMieeNFOZ47eB
HUitu9kYHzC7owUGpdBAGO3tEj01OnZH7VYRUP1hMiY+9wFzBBbjOGXgujWvqT8zjqO88fQOU1GO
tsg/7MUhKIW8Di3W/s4Ez6TT52mek4/KHKC5dkWwk4lhCpMhVdsNGF0mj41B7jCMKId3VNRr5P54
gKAPzzG+q0w6mpc6TWdh3jQWzlfqwDwksN8ZXv05hdK7S3KC/lSJsWDfbU7RrS+l7cZWVfpHNH5O
Cq4gcLBebNcj0K9h1aXtl7SGnc1eybEpWNWNNu+gnW+E2avpHJbo5fHnqSdc7xKcUw70cVSUc4Fa
wwb01MaM8q3p/d4221F0InrLHsGGpS7ei1m+ngtsvRhdbUBNJPHL8RyjwH/8ON+sj2wtlL6i+81y
5hVy6DPHk0GbU9MbFhDEZBOhUvX+25N556CnLaVEPtj0LUAjE71vNkvKumQ7aTfWmGUK31YvGSjt
P23XehT9foVNn0Uo8oAwQZp56Uw4i7+9lJcnewyiywGfnZm8xQYCTPrscAS+Sf134d58Xv6PjssF
eBH1cccszYjhRSV/lkazvaF+cI2q1LPv2nRtqFnTop3qsOmnkek7mT0h/iVeRAfh2yJ7pj8BLhip
v2nBg6Cyx4vaP8PYsSaE+0nt8dPSi7VVspn/bhXx1mUO84p0A2gLNMVQroOv+5qB/Z5gA5S/3tQi
CQb9KkNIQrelDQhXDwNX8qaDEkZ5xvsUFFNgcfkNjl1QFWnQi5kzdnagw+m/VvmG/HrweWDxbbnD
/RE/joa9GkR3IXN3CABFH+p4bcOYB6Cn0M09NOwBAwxW8ol5ip55FHFDvX5vdwRgOAtD3gK6D9Li
zQAHn4ed9LwDwo7WwodJu76ZZOlDuQ5o2FAr/POafaJtjwLMrVD9Qopy8FGZtZ5sK1FhjH2h2NcH
n0ZEl9EVxeZL6aUls/V39o33ls3Z6btygCmt+EStK6ZR3BQh/uVyqHraplaq0ZvkkN6yRGBSxxBo
74LWs3k1jOdwLjev3YiSx9vc1dEOHn7VwEpPykQIhxz7bmjW1eV7M+JQUd9CMnsRdON2gUjShiby
NgMP7u37mN4bgGKUu0Ku4WHP56i/ZKzkPCMRNqEFjf03HWCkI/wic9sKdcALX7ZY1RLnxj0oZLAm
YjJZTVAuGwIZNO6LGP0G6JpY80ACqQvqe/mRUPz+50oZ488mqImBeDAR4mq4niMScO0aCPc2/nXs
7D1JXIvyCpZtZvbEiYK5apR7Dkz39/2WELFsYskh5mRmcBdqcS7Ltv0pdlk2qnn3fzMtJMqGopee
fn4EouTeAeeEoNTsttdeKZcwZr2KRhAXxp1NQjJ3sMKSLBBKGmsw4I4WznOhkeVh+LSBpR01dXPf
DisaWQXfwtDpaj8zCx+/wDR1l0+ysMdtKj+l4FzCcWwPSu4olmwHw4JlOcRMcmIRmFYdFrJa5Lhl
d2t0sv3E69w4TtW/jtJn827nfrN8Wxbj+58YXp9BAfHcilN3j3owa9EYNotdXJ+lh8R4cF0idGDr
4YIKlYusZVyw0u852OpiaG+4Kt2rLnSY04VEM+9Xs3jWt+NK5vovQdyrBSrp9ZRjVBvsu60kLVS4
eVm/RH+AAWkZhMGNzZIjUWH+nCiZlnbAvuOOMOaTcsz98EBgS9v8yhi5Iy4FmYjeKtClaIiSY4UG
VbbsX4pptQn7ev0CnHSI7NE1Fchx0IEOOfQH8clJwqA6+PZs514NtUqEuXor+CgXNJrlIXH+ifYX
9AAmaiVmcdSyx4P+4SAwfJDS77jIrZHL/ODhiWk4VMH/tFoCL1wIBS4eJZfAZ7uRkG25ESxL2Fnx
FDAlQPwSjCrCeUXELweV3mP97eiRUUjz9+HDPUnkeElBLRn8PTz2Zmxe6j2Uv89gLpyI0iwN9CL5
rbcl4Q9cXK11ln3qXStYmcQh32uaOkW6P2vImoMJTFwMBLy+FKPy4kofkNMNb3oGzSRPbHEbMJfX
30Uc9PpcrbdPtoannrf/kj0mZAdrRVlg4yzFaiSCBmPqHsEo3GlNBS3nZ6CfRhkqdvz7C7RoDyVn
9tkaT1uwwR5sOG6gE+qkEPf8QQw6DD6aPsQtOiEki7X8k2bGUE2n7SA0LUcywFiRovwQyNwawq83
w0z2DrR1VOXW/i6xdM3Uh69m/J4eusfxIO/35D0VmSd8sHsFVcquhpE5/922uMGx6ieiXiOOQYEz
by4IbDuD8Z5DYtIA8HUO9bKGA+WnDgXO5fih2l06RCKzlmSpRsorHuTYaWhdCnVR+SSHW7XnQkkn
mMGxK358SLPyR6iHcmdVVQwiCaullbW6EO1ky4+qaZBfbIykTW+amNLjbU9P0AbQbFqw7xJC/juG
ISSt0i/R2x2FwSpOrnrT+AV3SfHqk67YRCABqGVrD2W7lu3mK8SQ00ofVx3ZPP4BaE7Db++y6BbD
4leJX0wijYeXu35zMGiP0HVEu3c3CQKlBU38hwwjec8bgi/bb6b4V/ISbzX7oQ7u8y6sadZYzAFC
44Owu13am6WLxYnsc/g5HQ1l4A2r5T1SSPJL6rxJl8BM3QfgDG1jWfCqLjHXCzmOgV1EsxEb5i2s
Ay/fbTVirooMuvOQCRCAPVwS4f35qIE/WswRR/wS5yVaNe2GDZpRrcX8hZ4Q+Yb6LzGK17OG+i26
+MJRrKb0SmUSApf7EPaT0pInnCJgRqU+/gw/IemPoHlh5UosJMwMgGvAFIjvlErwLCDm8Z+InEUm
BmLFkC7GGdKbH76FSOC9vG2kAOVnmt/lrqfUUsTRh+pYFOhmxWFnvK3wJde3aJA+OuZjCDjncUEQ
svu4EuSqyu/okNPrMbl4BDSd7MdJT09iKZ1rauEQym9+/pfLPaY0wqi4IasVi0VtLp5bNKZvcMmD
awOp8/erNmN6EiYJWx5HJN0WeaSysZtL818xgnbzVZ5PfdeCM6hL71VdPIpqp/ESfSnTVN1dQNve
AvlT+BGRpbkJRQ58Vk+DyPGq1NpUY5DiHvTT8sJ9qsTs8Ivf4azDpt8wGvT0gkozCKqkPeWQwgs0
Z0i8030c/oXLObj3bYmlqfIwLiG6cqNgsKvkvYCamX0WphFcj55c78wuJ9RHcEUcaGCUBf453IYN
ZgbODYMyEB3XOAvd+uaCEprO+m4Vp6DP+daMKEm9WB27TOXgAqf/KyIL4NYZ/KRMZenpM9BIzl7b
9bz4OUx6WmAk3bmfPZ5d+bdpwm9KE7Z2cXL2NTeUJhFYaEXfeNGrcdktKC1/2vUIzpsi1wdO1yee
iJ2QgRHxsdn83BjyfwwjncMJP9wMapJ4QS/Z0QIsD3droEvGoVbFq/q5tv/i9kTJQ1dAMnMnLKR9
CabetvakPZ9zvv2Wix9fExHjy9OrmZ2ljcme+rFF6VxC8H6QGR6aUX8EHoul1eMYgdr9w/FbcsSg
jB2lfeaXyNaLLcGHFFbcAsZAs0eyxAbCI32ey5QdTdRXYj0BhKWYEhpTw1IxRYT0/1truZ3gVPLP
sODikXjC9XgzL8OAlxU4li8/4TvkbKCfd7Eex1ASgqAuiYDVrlXHm7gWoZ7ay9wrb4RugaRAL1tP
0sb0zCMxmA6zGw2+Fh9Z00t2bxCAR3+969JzyiqYjGZR+coFRt1Sm5Rts70qIfnB6Fo2PJ7l9AsF
IHhiJvyzDgrFYfudfegPf5szx+IiTxck8rVmLmI5shjqs6ln2hFd/6Tg7fo/6MbVD91rcVRqBBn5
ql0hLqBNVb6XjBKkPNf4r9H/qqm2MRy7GWxnuHBhH5iodByAoV5iHk9zANmP2oBrIZaQ4WM3zH2I
LjbZKtpRgtLEnJ8JFDBbnlaxK4BeTsq+8XnyntPPSwGNZ0k+OTZQog5P20KQ7lJ3+CKaQGaACdBy
yJxJZuJjmlgoR3zSX9RSmmvmCnlb7hxTiKI5cacskjhlSky6dJdEEH0db8vsacbfPRL802Hj1jOC
2LNpw61rciGdxQOjf770qOQVuksS2G9WsNOnduTqQDg4GpFwgJWj2ESly4i4rwAng28wnxr1TWYS
MbK4iA3yLY1+q4mcET8YLajrmIAy84XUZjTZv+LEB6UdJTxOqrMbLXO3Fv/N8PeVyZx754Zsozc9
Zim2FJD0IGP1bjOSwYWMNpxainmpJx4Y2ibqLwCk+5lXaxsRvbBlE4HK287ZPXipBLabsauzJoB0
y328hJr7XGp+5a4FFFAxYIQNIk2bJ6mPRmSoJuGB+J8II2L5GprJ9qZrYcB0EUIMAug7EBBgBOdr
0NTeJVzn9s3tB16mu3JDRP8DTBfbYiLioIuf6jOJluo5Tiya1yCwCHfe4pEntxMxGxoO69D1LIG+
J4tFjeMg02AwgnLymP2Zi+yEJcXYDCYtEBWXiG11pI4Gka6WyPgYUfMExI4kmA8vVAApq4dcgx0/
7esyKofSdGHZhOatbod6ZU/Y0nY1Q4hCtewvaMNOrTlW229HmfZmhkTg9c6QA9h3obw4xGim3zRh
GaqvDHMDHGfMwXcujhmgXlZajOTFcsGLhHvh+1/zO4xd2LrMWrWyE9gmZVvrpWZ4YTfvlMCflFPR
s5ae4jsQgg1u55t3Dq5szCpEti5Q/BsogLqtppWSaBpY82du12ovvKSUuQC/HVi1YNyeLRp4W0Z6
29UT+Q3R8AlnH2BKKPz5DL/swkWWsffvNCCtyFG0UbfDKEPqjCxqXGwQr1M9iZtr9EkvenAZZVxg
byVxZ1N3c+QiTmfQGE0JlA7IHtW6qJ60X4dOfOxelVSAN+W/Q4Dlgns0WRW7cWSSMs4gE6aEhBMF
Uco9plodMLs4omrzrq3rmfIe9mQkhTcqubjs5y5D7rnhnp2yBXpQbSR3lmurFpVJ2Es1ssss7Nx1
GQdGeR8XE8iiGyjJGQGx3fwBOL0ak9nxUKu6WARMG2e+3HLzMIrY+JxWtBPepAJAkPhRx3qlScng
mk5hcG7E+PRUMyTPkq2Y5qA7eQVPRbIchSMBAKGGQZHqtvQgg93GVV2h2SJapbRU3h0muhxHNAd0
4gVe4Hc9+6BXcUxaTUkniucFlAEkskV3fLgNrZCGvfAphdmta0FBy2yq7j9bVdwkc5QnsM49x7Nb
CXJs2++X0d7wDyVcpuiK6MPEWCwDag+/GZ4eymTndtSfvgnWS1s1eeZ9lI4eE6dxWqjpQmfYIytw
L+ID7sBoAcQpm0SFaEdQLAvsPj6gB6Q2d5a16l4Uj9RLW+pHxn7YQKZHuikmBRbYDNpqjmH9zG77
Vs6iFMrte585C5S/VkEoBq6/G/n/wRFIpceLjP3tC/qjHco6YofI+LSucHmmxG5ph4ao9RaEtxHC
0WTyOX2Z0Mwb2AKgSBQuZkdULlq05E30eggCcXesV+Oux5b3mVLbkt4A12Qqdr9XUPrNL7QXm//D
mQzJA3VCgkSO60idKartnbczrjBkeK7WsiNRVjscDjMYq55Gvb2t7LlGoON+7lka94Uu10R0fw1s
0lCcdHy9IRyeUcPgTcG1TwSQFIx2OfQ0otXwqC8FatGOw1rJ/ur7rJaBzZSBhsoqLnMTWQj+18Xx
wuzev5dq/90oaKtr3FfmWUdJwEn/m7rds6LWbi46U5YMVQ6X6hdj/ot9c9P1cRRI6ILu6VsbJSYe
N64/pzgoiN9qSYWIOLEyrFAVgIefULT01eoPo/+eqfRQ/m0A4p50bW7mD9dTyfLgPlX6DRj8rwgQ
5m9Y94cu9iyviD7EENdBWRucxLrrYyss7OJdqzNohASxomEG6j4MJnNx8wlFI4W/VKkpFjpb4Oxz
r8L74tukWtA4jW9ldAKE2Hu57H9SeTics5GnY+w5aGnJ/UhcaY2aHqLglfbSIYLrjIXZN65r93i6
JBGts1LsH28OMxs9vzUc/jiTFyofTLmY+OoEVHgtWw1RGj1ask9xjXqWG/ApHM585qU9wCdf8tOw
N3U9ad6L7DfLWNXONTIyM0ZdZ0+sie8TC0ACGKuBOHhkjdgX09K8XR6L7VwJkMHklw26rR7sOZu8
BfadlMVW3mPPdOY36cHE3BcP8/PoTX3lMqp7/6VlKyXTVq99OahwmC6S54bLdCfwhMJc0KU/hOlD
3kEOM1tF8Skzbfq7ALvoq+ygVgPlEbfwYHkyb+6nS5HbIbRPBmw3YXBverQaiiIVT6jQRCnss8ee
lfujijKTj/4Q8jCfkbPCzYk06quv3R1y/iVhGmYRrZ/ew1hMa+M1xy/7n3UnZczEdFxVcHn1VNaM
1aXvBsb/0WSCS6IwfDeQoXqweEozlfSoxPOJ9yovB5U1HMMZ8uGwFnuymJXH/4jJbQRn4U9wythz
tQlez5dLdIZQVxg51Pqy4XAGDLFVwkRx1rkdKKi2Jywbw+yH9GE6507x5TJ9wAIek0vOjam/jUzT
FAOrC0hikiHn6xf0hQIcuPR7uE7UfU9egTdC9WBIsITCeVk4qUU/MeQPeIJRlkFFhVkfi9axT4RV
K7DJZSet53WGoNjLyOHBaiLWx9SzcbK6OSLCdLa5m3ROHscepfu9nFfvh9/XJEzj79ccDU/WVWLz
MPlaQ9poIdhCY4H9j8RWGpjr0b+T4vqAbWIOJhW5Nx6IYMEdjtU/rJcHgtPSXGN0AatIyZqcf7mX
2P+ZdDjE6qtpoPswEKt/2FvhbdbYnY4Uq0CGLy3gW9cPfh7Zp2V8t/dBL1uTBbT70Z07LPAV5ao2
gr5lSEFdlrnO652OLJgX8QUCBtIXIP55wlUyw+J73wlqRrcNt22/R0xM83d0no6KmQj3Kyl4rQ5K
Po4MA69FxjyX3qHPLtY3M9zlH3JSYls4nnt5D7Yxwj/KJ7bx4XyKD7e+R1m3fo6hYM8EreyS2KAh
CI74Wl9Kaax7erxWYzWHcG/Qo516DgjTcOQuCA/lG+3j9BufaiJAtlLnjuh7H6VnWHd5P/ni1MWx
itHzCacN7IHeCYnSx7wP1SpnoC4EEEXsVhq/T8LZXNALBFge191RElty76WNl8j6QB7s6tSd/dp2
NnSgrbpS7CM51WbW5IzQe5JdXfwbwIMl9fcqaonn03kU0ri9mXCCYgRWMGyvHhfD8eKfyHRNhae+
W7K69m+mOXpSgztaZr/G/Y56bPVajNlfeJgh3l1vGvdKYEM766MpUH0LcT8YtU9VgzB17RZvMP9T
QZPftgP2K6mrhF77C5DgzeXn2cXVGs1OksNaGA5dWvfv9jvKt0aWjbENfpTOe17a4V7aP0HfAa9L
rEsirNtirhOsha16cIxoISAOP5uTimnzKDMW/g3B8LSm5cyu/SUt5ps2hey6RCDG4F2Ionnf41+6
HaSno82meqOVbFhgQxlvtNyn6gbdGtfxVjlgJGjZN1r7FCWB+rz+1dBql3yFn7EQgmtV5wDkAJAh
3bic4/NSi9iiN4pM0hZ0mOuz3ptUo9QG0u3nmkFvpAvlY9nb70PbGpuenkXuZ5Tt/OnAojNou4iM
SU44A8u03BQN/XDnQQ2OLX5NG5E43rypCa7Gf9aJ+ZwAATuh1r6gNX5Os9tbgpx7u9rHQWf+eWRP
47WDZmFQP1ODWcibOrB37iY1rHG635pxw7JlqLxgQaOYhC8WD90/XZmHn3rLWEMN1qOdA7dpOxNR
DwnQcVtB7ZKa3rx02KRBXNgoEdzRxqntWmA8Y/Ar3W06LW6CNIqjj+FvuxcPL5mxykTmqvONkKIX
MzGOUDgp6M6S/fOHnW26cL+QdAJZs+WjbdOc4m3wJqMLcPbEL9SWQMYquUK2AeAWLIzA8B8sgKsG
UUakFSvgxPGCVMevY2+P0n5/Ffv8V6XivKqLY/TOU4riQXUWhlEjpk5oPgrPgLTxBozo68M/IUb8
sOiFyzCvUDX/LBT91S2498CH86sLDZvb2opWSNlzzteztFJQkYyQUUMfSkB0lynzE5x1u8NQKmY1
Kxh/G4s7NpaNFqGvhTkBJzaUTBf6tP8wPYipWBzjsChCoIa0o1a1xwhxe5/GQfnONbY4oKOewoSi
D3E1j1vwT5cQXiM8Zha2Db0+kXwNz2YTWzGElYfY+BBQ8YpZivfDgM/hHggbeqPDzzSjIhFj/5jq
zTcEQrvU+Ovmk6IdMif0rVnXsWXEH8oomSi6tCli1BoicevCDm0bUoVw8/zSLVup7rpAaSGyVNKu
yvYYP4z5u4MBy4J2m11gPP5q2Iiy0VJbkBMzvBLwHO6GAL8OQnt/BEBzFaFxzZIZf6bx7p2zGBHD
qigWuaFPRmznpwmk522xzWTpbegZow6VdLekE60n+EsU8FdJXC2OBhoMW8CONLdK2PIIEzY/abkX
bB42tXTLnDJC4rqihOp8oAZYrRX2ExTuxV0g45gOk8sPDUElJRs/jUS6gs9o8lqOHD77z76xVMlv
eEMMjQFMNweu/yeTDHE80nU3519mYxuXcB0Iji/8kOXW42s7siYjYpyheIh4RHwd2BCoM2Rx3oIp
oPNzf2NOlbTK21G04eb8DCn/P+/qDOK9r9riYWuR6juhTW4PDiDAylToWU8RFLM0COXjJb2QFJth
L/xKQuobxwWT0GtmFBkT/rxVaJ54d0YKMR57KII3YAEFU0J74HOsKekJxxOu+bAA164TS4whIeMT
VuKFbh7WfSvJUbK9YqTzgZjd/l8sdQGmzNVwjZ9GwDX83rlPQTAGZ+VPUW5I8l+wS8AjuIhOh2Ob
dH3yTlNpo3wIjgUlsbD52nsqe0xZphtT25akbV3Jy4Rxwx2UKFdLHZWg2eO1mN1J1AzBaJLgRZ34
rpZCCQIx6EkBp+AmT5sv6LuZ/oKm4+5j2zB9CItQuqWPAPZJzT2rLtYqGkUkApBK5inYZv4lsL/q
fX3kgf2WiqXVGeOjaRvVgjphk9S+xdUKN40YVIcP8ER5T9poW5uUX7p/rb9BsfkgnjhhJnAwHGYM
AHKEG9+LhPzJp6+hrVgrYIng3TBRULMuOpdMpq+wbpU2Yy/6htTxhIc5uFvMBq4gx2gQdFWrn6gB
LLp9CHkPxBrP98DpCBQEyhiNrAk1yeTIhKtA4a09XGYfw4iWPCLk3dFLcxN8p0qX/4ektuN3DLK0
6jbPWsoU2LjUNcW6ugkW4fk1gch/WC2slaOFIEjxsLEJR9ahWV2TzeGnI6nrRrQW6TRY01I51Hyz
RDk4KuN5PF4PIJOjQa2beLzCdi+3XDVhv9rMTqhy/4nIoW/JdCMFfitoWvl3Tr2YyJNKAbTjQ6hJ
JynDgYcJuF4fhnmaE8sfLNKA41UEfGWVBqyZOF7BUvmtmkIZsjcHQGlRq4y4boX6VWPafKSI5eYp
ANI9wOeXQVKfWs88hK5zbG6o62coXX7FkUk5t3nXLF5+nUeql9z4CEgxEJGa73uyfZfTafBhcJt7
0iJbNZP59OcCvtWJjP9mzKtZWYjNCMt8AwdJIouoJw8+CmpIq6aBUfyaJEaAt/SmHqUCIHbfesoL
qPPB+cRj+YybF0n3m+yU6clue0Qfny9IHwWrDQvewPY5osncB0druyjSWpehMNfdq+cNUwPjmtxo
GwXNjatqeXDY7X6omwRyJnKPc4QcVMx02k2+dRdADC1BlhIPfrJ1jdu9yJbXZ0aChZUD9oVzyPwC
VJJUsSJ4DZwuys+49akAL7GNhyTGf56PH/soVLtHpbZRE3mX0i2K9prUAapl1T9Vn5i9tmj3H6Av
1hCt1HDEKvMjPRjJFkouutjyi2rGp8eykxzYkOqFLRG/ZL4Wqt546K1lWDWVWRHnrX6hhIs5NILK
KqesGhrrc7ZGjKGM7ZwAMyHTEiHoYb73yQzz9eyaJu7NvcN9d2kfPfwAJ4AlbVAhbIp/aGAXUQji
JlwzRHS3wa779YsrhvHdUreiqWxJyKv73JiPTBSrc5G8uwbq+uApusH7P+/FA0PqULJX6kxwRRyE
aNdtKYNxY6DZ53id6ZS6Fkn/BBn9hflzOPbV6uM/yLI+AAdNWS7hmwGLf+rCDwQQtq49clLt7MAk
k8iXkDIp/TI9FWrluH8hDFRFzFJ1eJcgEly04Eow1JPTKw4Z8LC1FLhwClsts46MbSpoaeLR7jBH
0HogdFKscz4xwjWyrdhiEN8yGH+ZwphjIaILEViGFP4jg6OS6PPwo+xMmzBcJ8T5clQWLgas7apr
0sXQT1Ov+sBJpKSuSH/EeE8k633LizHFQD3JLc9+6nqWQ1UgmvakE7TUMgrmXkJHxTDszE9+LBw0
Oj4sj9Q8pv3ToYa7g9AJ1J6eyRXP80tsL5A4gz8b76QoJ9NOLzZvsvaKYc73jodqCJI+ujtIUq+q
xBQuF6hX+62/M9iOoLhQXIe1HnLEv8p7PDqw04zhUh7lB/Lg3JmCov/OsH8ZS5vMJecI020P8AOb
gMIObxuPBlIeii90ynVbtuLnA679XPQR042L02PXSAFiUkBioLCBmB2aslzO7VrDPwK+RWf6jFLB
TVEQotpdu/elg6zdOSn/ZDDexxDndUj1y+Fwk+5fimlwjoJJEfwObR8et7QCCA8+flesq7xqsbjP
RL81PwkinVl8V8ucoYM4c21fqALg6jrM6kYbSAMGQ+gSeuHA6EgQfo7GTrdvEMGM3y6Hv6SKf5wl
Vmzwmlv5IoMNmqnU+qVY/mEwZzpqP79/zqczthumhYfgKiuuMe4r8Kh8pe0Ujj23xL7FTyoEtvqt
KI6b7aMMEsoHnhRg/wMvRa/O7v87SUqisfSyBDi+WdHd6bv3JtxUyZ15fQtc2BZTof7uKAQBHQ8M
b5/I8TZHn4kiAU6BtoaG8DV2KVvrJiF7u63XjvEcozbIPzdVs22ngqsuq+JDN7Ab7kQKafDFgz1/
B49N+aXtcCKuzbzSiZgb3FhX+qLCzzp9HFgyPLnOiR+Z6O/4lLflEgO8MfGvzt5PIVQsfrO2G2Xo
NnIfeHSsO8hlEjKkk+7uSvJk0/2VyjjcYGBbImkQuUnZSJzjPmekEfSqon1WL13FDRiQa0lRH4+r
nVOCPd7RhiGs5RLeuuAV3YnXO5XlBcIwrullZX82GnHseUGtFx4RTvpOc4q2qx70eeAM/0wz6djy
Hj1Rj5+wcEGrVcvJZ/2UKVZTXNXBbduBSj/K5o0wKMuAgJc6zvNwsqLLpSVh3jbrkPF7v5Yiwwkh
9jdp/6A1PE9OScUmTW+Kl9A57yWM7Eld5gTMiyD93KtNK8rUAoToTdwroTHq/FkqTAIOjeuGfefU
+yHvaNPJWecxDByaENaZlux/4OsJE+gz3U/hevTSYaAi3poZ50GxUi6TwwDPkl47bBLKdZaKsnRl
9ZXZ1+Bggag/7n3+dVYQoHsg2QN2J3sAWUGdLahUKqsTmlatyv7eu9r9e9qcmNddVn5lBS9gjHhe
pmXGMkbN4xg0EohtHbCZLZWPiDA9oq6HoUH4JUAUJRSdGcJ7TvfEB2J7UMXX7yamSa6oB/PsE8nn
C6VyHwgugrXg7uG8cnHksOhizBpjHg64pwYAcVsu3bPr2RuSRRazlGPlsflH18/m5XDcjZS9G0yd
hJFg+iJ3ug8I2kBAL67rbKCiS0jx3jz6vSPAK3ZW3gWIOBT0ak+LI7pgyDoQBFnwhTSxzpzwmV3W
APIBMmSXazy3pPqjLy4HrPfdSWbd8pUAPxV+i2PfGQS7Plwnm1F2v30yJBgI8NwASKdRdbelyKW7
Io/WCekvpLqLm87bFH//drccxcsb1mZK7ls/4wll+fUIv7GC9IG+4LOJE7o0VF0Nutl+Nwn2V8Uy
caEKnDTU+DHAvEUOd/wzIOeWvwfqLAuvqWj/4tsT9TsYZuz1rGpkLJJEYAtbm8qN+z5V0DwbiEqN
954ngvqMLcYfdfcUR1zx7+RCRq1WuzYsC4Q7qEfQh5F4BRjl8J+/m4IxPPFOOUybP85qoajDFpLI
cf9OalqHTb9rge3K6AE7XSsPbn2PdVf7zxFaMPY9Paofrp3pCniPC4felnKujrqJDWYGFHRCzGsr
kXYLYlet3fK8QMyNwoOK6S7XgZVIljwDHS07fPgJPQdDacgQvDEqERmJwpTjmQsyFrNPe8jlp9i0
mgV/qFx0JeVi6xStZ14Iu2mSpceCu0rlAVL/t12QiZx2eu+ujUkxwg3YlgTFr/bzjR69BAtEiRRM
MlazpZ/poaIBaCE7uImAhHCUdEelR5dzMpIbwJsla6offmiNZgncr7PwTtnLlunqg2xbzKd01lVS
0XBHHHUJW/SrJTmLxTv3mCnNmVEfext9Bok4ks21/4fIB1CfRsrRJognXRaS22CtLJ6Q6ZWop+CW
QRmZXIny6Q5ytluUCXXQEzesxe6HJchmsJSVNfvjHFm7MySvUbvQ92PW6o51KenbTWJoc+7F7w3u
0rvlwkP4g0Lb9uIlEIVPcnjEnZ7IHz8Kwrh9cSgJDt38nDBgrS5IdEJZIrKVN1xgJqQaf04GtN1v
G76/LHql34gNfV8unVZqaj/brGsDWIP03l/k5AkF4qjUCDbBLpQ3y7Z5/1eMj/SuP1GgOR/86xDS
uV34bUOmawrNHgRVZyyciCvlrQIUAksFBiMgpwgTFa26g5bSlWYrGp3J86nFoeG1Y3aSgRonP8ea
hij9oZuq78xGKBpBEmiNtuyYlLLeEMwZ1wI+n2ygmNKoUbBD9PKsrYYCBvbe5r/GPovh4eFrxfgz
q7o4B++nn71EV5j8E6zrum/vnkC7FYwuDYKebVimp99Ndgfg6Xg6ZqfqcFKBXEDQHRuuWVPAx8Cl
5ZIGVn4NeNigrNtj7agUQlNpwn+pwgtnvi3OQQhmMLI+Du+ytl3f+qKFuTqBWRq4QZL1J+8AaElD
XsmVBVWANx0BAswHvWGyKgC7YXH2sJyl8vqz9WfVH4LaCKhLD6fln67zkj2yFezRqTHvLbeaWGC1
0jqexQbyQJFn18ptZ6LTP37nc0pyvUg3wLAXXSzvfmlY345z6UHW7ycmjOk+LFQPzSxSmPLso7L3
gsfzRb1m4Tf4RO0E6HmwSOCoc2P3COuyqjma0Hbd3yUmWfJK7FxWpZBHJvSesz0M5Oa56ajMXFa5
z1W4I1n4UGG+r6EdoUdCY8zxRwY+VcncVnPvimADPu5kHf83u7KP5xye+2+2jNx8uaDxp0rsjk1t
HqAgFPTfHfvCLTmhwHOSjByJi4zdPqQ8F9n3PS9CMUTdMNmpamDnOW4GdRFeWFWKxjP1Eg4kG6Uv
nGb8jeRzVJKW/NzJkq3VyVCtePmdPfy9TbuYvpP/MdWw4D+CBK28Y3IjyJ4vAngOVwHiQl9WTdRi
tkbXXaU9StBwGZ03pipTqVfGmEPHwTs/RBJmfiOwRLlcaph0U6GyR7HU5x12hahq113R07MeOanc
xBJ/aU+OHdpYZ+0RgQuCytM5NubddDu7YmSIWwf0kdn14p06e0twECmpPXc2H/W3+h2i/kjU3QaP
IAAbojlyG+nPuIRRxZeVBW/tWglihyUsQ61XDbmIbuflqDqxM3u28LNPvCrOrLoKXW3tZVquKCyq
vI4UfVSXSPBFJeZkK/kIazwU+TUbRl3FoTQHzMkQCtdMDbNv6VmOmEjYrBArXwOGjvukATpC6GgW
LjtrlVwQL7/ixp4kAT3meriv4nfijohcaNWEtPkoGtFzETe83YjDqcLhW89zktt8k5DDGHu0mGqW
wRJrWIu5+xihHvHQeuhWIbm5As+igl9FGjE5ydUj836GHT94kMPDwg2EXbIaZ9XKdn1vpp/9Ryry
hx2VLF/G9KdcyfkyjuZBnKC6kxcZ9JKqkIZucEtA5t/e2s9P1XlRjAgGuprJWUiOsuPmZvSkxHHy
ZGqf0w9XLKLZfmEpNjDverdK2nALKpj+xGgDNhGwk3Yziyto7rU8OmDQbXRCJLPMSCuIkMRdwoXc
Adhtb1eNgx2P7XZTKzj2B1QQeCKwAAuHqdieqMbeW77h2TQ8Oz99as+QN+qMqSwzFMcupnIQOmjw
+/fWm6ZYoR48ohol4Zp3KULH27E/eDvy44bIg2PZHjeJqmC/mzNVyAp6YY8Dr4E8ACt7mZRJaB8t
8Umpu31OmNrvpOttC791Z3yUSQqjCrTFC/Mf9jA4uWCW3CDDXTzY2dqu2ITSGijyEEZT1CLuakHd
HTa8+j8vsSM/j+lgmHuoA4shnM2T7hf5eQOCR96j9dNIour38o5F7/NFBdaY5v72JBF99w+FMAu2
U96lVzN7k5xtFtVJLo2VfHQLN7lIFThF+mZVSFQpiKrnOZyG/oMFmys+LLnHgtXK+ipYOCxnBkub
Od6/bjOWpfEx1BS4JO7e/wg4/dC0FZigCH5lzu6lzBDg1r2o+ol7Hl1NqLTlEfPcfEd0qxuPF7WY
TD0j9mqjS2Yss9QEDSvXOFP4wzFLXZiFaKxe7Lv2US2M9df3+8SofgxE6ODY3QERXPb4Vnm8uBca
qkBmv9kVAlMR0Kyimudt45PLkEzjabF5d6NRQazqL7qFw9Ax82OcE0RcIHP45l2kpcIvpDl4hnBA
iGP4yv6HCp1Cw40a/KK/2RwhCNxBpq/SQakS3d1+uXNLMbjtpCmOK4naVPmzvDdauEEQQBGBPyFY
cPXbk64ks0k1EBLkIvsUG6aa8cWpLH61oQ/y22+I44gto2OE9FW4SbAHrxdw/l3eQPa01Y2mxWNB
NYq7NIeQcZ8EzazoDh1oeHJfv1I0KXqwZxNKL0Dl1C8SRqqh540Uw096OATPTDbYg/RciTRNC3An
zKMoyWPRs1fwdnSHkNb40Fjuae7MFvqVU4CgG1jPGdKvFxaBoY9440vluhJkpGODwQW31ZUSWIxq
SIWfGr/eAUQ/7WOnvVadzRj8ga3DfouUlSHABc9EOfMGcbO8Y/uc24uL5SZ2ArW3pwD7PISpWitP
Ec339N0jI3JQBwfSvF3jj/htOAXIsUStGElHi+Pf0ga5Ow92hlsRp6V0cTHjhDOle0ZqXIEbkuuh
Pmut9gfZgOW8FZgjvDnGJWhXiCOVNNtULaWHNodpDj027D3HuUnrRnGr8YvcNjk2dN30GytZQ9Lf
fbgwpVa2yzMm18+1DaTi8Uwa4Cb6YwwauiH8zrEnl9BG5PUCkPDQM+H/Gi3i0hWMJEXq7XzqbmYe
LD+vRBvKZM17Z4AW+PR5bKGKIMepVc0Y8jQd5Pl6mUaHUb3sx1ynRRIF39IZ8SorhzlwDo08B+vJ
X8Adl9WY/g9QYXHsFDiULt/EDkb9iYlfLmwWdQ4qtGFy5+bVYk4Gc7NOS25u4071a6Z0b85d4c1g
j01/9Ik8uQwbR8F+ib8uTv7vN9zIBYL1Tq7+o17nlR57cuHjKcIhgj62X8qHayy4MRuledXyk47S
F0uOmPXTrcTbMoVYkpvPlGyWNzQrB3kLg2JmhpZQ62CBw18YfGXFhkE6v99An7sz58QvwhKJAfew
kTqw76Uy8rskaVutQo2pEdD87ABTT3lY7QvMzbAoLhjF2U4dtLe/swnDcD+t54K3sxM7kIxB/ca7
guUkbHp8+WI1hQ/NmEVSU+03BQXQrJrR0GChOAzSgbo/JQFfukChThA5AA8+Kw7lKLWh74WSkc1c
cPnS0TBbRsEFuWqpFZsO9LH+7mbXhrF/SAvbSO4Go1BwRJv1IMMVlqxMGTOjpZO6ufKbCHScMvgX
12q/C4QZQ4YPeex++LWifddjR8zUjGjOQ77TM5cZjbJj0l5+pGkub8Po0A++HtWcvXH9Yixu1/X7
bQKw0Nb9behYRwcmpw+DFLFKEpNqWWNAUgfH7ubZo8TepRa5t2HHUcLIEfsCrp5znvTi9CyJsVzg
+IkijO5VI3t4s2nXEKxPFCDwzNjbxLhEB5OT9dO/RiF58/EwJm0lBKnP9smETSzI0EMJ+rR1LFr5
BsOYDUupH8MKnppAX4cJiU/OlfVCrS7WvqkV/SpcjcfpxKuvjD7Ztpx7OC6K9S1BnIywbsh1zyaM
YC92io56HuJETioOnFhL482GqnAkoTVLGUiE4hMF0bU1oV/U1+Wd6LUh7c8wSrGBYno1vISfbLdL
NlYWCkiE3yTJMFYOT+F2E+RrBP74FdXRcdCBH7gdLDGdvLiWcqbPvb8c79vuOd7bKZP/Qd2oJwnm
Wo0rtjXOE94JOCI2wEaqVVDBvHWQkdfg+uyviT9O8S8C2XiaxnUbb6sAamityZoIK3DU3vKAWqVn
OeAYRN8Wdqe+yxu/nKTaoK3GRgrmDYrsyQQV/veE71+P1PRXWVgboLig5Day76n07hz++ODjrjjn
rChXlMT1EITyf7d1aD8Z79s6E0AH+fmSHpGQ6IZ/sKUZUSV9bZ6NOTG2BiJg1ToYQWCJUIRkvlq0
P2RxkiJ1YXuCPF9NcJTuLFZZND4DLe2tou/ts4xPhi9kpVTy2wpVSWjo63hXpVBpmNXY7oy+n8XP
K48PG1HmeyxykKXiZQ1tfST1CJBslhI/PkaqQpxw6gphzOFo8mTkd9sXCYJbd/2qiTx6CzbrzFKA
5omFAz9swv/qElb8o8U6y9ejM760+oG0ONoqPgvBhac5QJsz+h64A5rZDEf8jsESbL1Xsypj3RPp
yMA7eiEJD+SQFgqTH0N9fmovTn0jgNaRyDGDOOowWJslzpg80EhIW8vn+EWSdFcqw2WANdc1Zi5s
7FUoKL9XivliR2NmL3Uo2bdCzOWhY+0i967yU7gl0ogAOwIFjZx1rAd1jtziOg+QUg8N7GrHeC6m
y/cQC1u/LEI6EosoHAZb4Z/6TDv7OxSimb+sB3OD17r9f5qwgz5GcWfgmSy6dvGhLdnmPLkurcuc
1NK591TeZHM7WjJiVQlvxZ2w74smYAX/sk0+ChGIjPJtdMILYY6oCGCnCJbCr9gMskaP6MezqCxw
Rxhl73RUCP8h7JFDl78FXTV4Fr0TnNYRV+C56HdjYApMvSWss78C6i3nEKvN8hwGwtNk6ZkbeFNi
B1oG0IW/CD8HAH9nyWSQ+vbVp3WvAkXcuX+Yt77LWTU398kk4lAVTHqp9zT0WPECVM8IVAXDUkZj
8TtwaeH8m5sFMeMRGZw2aCSFjIYES57lHqzH5hdQ1+u0rcLetWxqb4BpM0i13MCiW6SFRJLgtwH6
EHqGa0BUYTOFHfTQnXIvEkd6xV/WD61QMcuO+5Wvayn1ZwkPpVu3a7P0Carb7MGirgmuTrEplNFv
cjcF1BW9Capu+5rqIBRE+6Vnr7JJ07N3ZyJ/y0O2UncEbaCnpBn+QeVylRvIAuq5FLG4kqIjp1Qz
lqlEtlHaJB64NBRubB6/jlTHQfNyVYg9fdNj9lRZ6ZJcpQPfAqJqjuPWRG8zHASSR3fACuwElOI4
GqUbdePHQJqbBKgk9a5t5YkRfrgOiNvKQx4rD1/5qY+MoeWWADzDgjAlL2CyHRckT7Lb40ExtxZO
EewYSHv0OL/LMHvgDpaGu2wK8zB2icyKdZeVeM4GTM+pBdAf+wzZaTMTikG0Zx55lJIlUBkTa0O4
LMDK9RqFmx8vJuiLQ3G2XVP7HyGXnfOVw0+/mkBjvvE6rLwlBhW1gfmt5Av746z/NXKfGjPSb2sy
2E16ddXW4YNb38o2dGu/IoHtn8FSs9o/7Wbs29FnGkhWJl7GPziNu7aI7D0ywoW141E4WZwRWOfD
v28LjD4zsof/GfgAEonhjkuQhsw5KYZjwA3mxsR2sGlocyaf7xmQnym1LB0hRHoVljaLYFyGcvqs
sKP/0X73sxeEIzsZuCNYiUj/+PWbk6hsikR8ZFtzAiH1maMZN52UjakKYfHvUNVZwAh4Fv0/0b07
umAXtbZMPt9ykzXtMg2I29pHVTTY6wemK6H9kbkw3L6FqnnXyF3wOacQzKkS0tFOJzJfFa6ub8Gz
uEK5TYYrCX216+sjMgH1emdPdwUKYPF2UxpceTCa0m6cJg2vaxur46zQBoHXgOZ2sRohC3EXWnPG
1hslcEtim3gpC09RLM+TUZu0ZTyMruUgL5DzUyKs0GsX8E0XZrvAPLRlyl6y+mtGSasd9dGaXP7N
o92jo29Sh1L9Eyftwg91+BClw5pUUxkPOeWfxyZDfWT9DA+671lSNPaUhphwrmgdqgY2mmEeFxo9
w4kFOS5OwqyCpdD1TILDgCwTDB7QiHwNjb1CzqeajF+ppGSjxqWo8v/Fcwy79OiA3AKzzVcSdML8
NRsNVolYkMNzjfHd5R0pDoVEhkxvui1c/RD0VdojcEhX6kx+tMv1mHb/mHsqwAke9XKuVtru/Nkd
ziT9eceeB3pyCg+9PXYthZyCqpCNMuQ1NRBSn0QFJHFG5F/yQZ4jBW50wPoUXfmqWW5Vh19MYi6D
7WV/v9SAFTbK9LbpmxhHt0O4uib45MSrb0ukAuCquZvn7NV1lqxVRE1Fmnddnt7OyHSSzDJZLOei
uB0DJfp9eE1Jem8CITEVyDUOoxKus0x720ZyGPACAELoXwY4h5xmMYJ4kvB+BruBwCbn4Y/yaRsY
Jl1wzPbPR1CwpUSPFOvnjWFTf0u75SVVrDACJGVZYGhVQeJwj7FCj2nAXN+DuwzmZgLMwjge9Wc9
i2EKf3Jn2ur/5shrMGt587IoCmaATcGRqRB3X9TX87E7OhTA45w2p6RAe8jnMzgXT65dNcGNjLr7
3ajZkPt7ITE+aj2gvFpn8O+k2LAI92sGpsN8uwTEWVuFh3AOWCgUjfkDYHKQlZr+8/niqyTgwKf0
qwOFFYMr8+GwCEswsNGaXCl2KG0KR53plmT/IJM0IE6sCO/PKUoRIZC7t/GkFHO3OFcjKeHhtfD1
+2OIboAtqLK4dR1AZcUKdfztZ/HFQg7Hw4v5hfd3SkgT//Uh16ySDvYHzPfL4+VGo1tOaqLnATeu
tpGj3K78dKGPgU5GT7UhsdWJbOwjhw+uf2U+ufYBUm5rxdbSqxTohTL2phXKxs4BgNa6ybrk9liF
l5kNBRzHwMFG7lyfl5YFSy1x4ygNbFX3g7pJAwRCLr0JM3EaY6Inei6B+3KqnNzzy0/ivYU2MuWn
nQwczW9/SNf2l+y9YervPJZ0BWt+NQsLKjNuX6usXxF4zlchzsrUBzWbBQJhsO6VfuhXfDLnw7F+
U2yPgmZeQFxONovhdpEZ3QvITBRlL1J/AfyOemj4Af0NqlC/kKqKVNI0k+zicEBhU97MNX0k+fSz
0kU0lAzYpYdxCJfB2SxakhVfCZUr+i1maXdcqwcIiCexebtyt4R6W+UStpurXABuUWewCIGXaped
WNkAPGaLvgrX1T455B8C+AvH5PZxp1dcZqOjVXOPbceMfCZy8/a+mTHHvWe1SOi4IVeCjN7bfMs4
gerz6AQfUj8n5YI7FdJB0H+kk/iF8JxwO97KVo4RTl5W20Ackde4U/Mnogq3EnBqVSGO2qKniill
Ku4IeDjVD0hEyQJKRY35OcScPmVAlrc9zpyLBUQwA9oU2t1m+WYStVir2gBAdZzHviNjGO4jjW/a
BmolFwzk36pchfu18w+NWZ7YJXpL0zRGXN1AyuPYVtcasuwTysGnoCGrZmLw7QAxnzP0C2laU0p3
AdZKfSS9AB6KoV/suoXxen6t8XuzZy3fxeoM2vogOlZ8I011xCC+TLeqIXRiJj3A11jtZZyWUEEZ
PDDaT/HbSalVSt4qpJIV7oNaVCDe0iXsXFLFXuI6e/pzP/kYt4rrWNevQPEuCPjjAW+nStHTJwSB
oZizrvme5896zGVy/LqXUdl29yVF58kJEyAas8kYcuyMwjp9yg7eyX5SIOCdVKcv40eMoBp84CJd
wJiJ/8BBDHoIMF6TzRjFhuzSObPMLhs0E5R+MtJejkfGcDoYyb4zEMSB3TDRK4V4kwHK8wa+AFKw
19MqCpFA4urG9LmAtcGZAB2KdO1xnqOSGCDKmrVM+IjzB58QL1yDdqYZtSfN+tFw0sq1bL6OJwCo
rvWsXh8ggGeYWwx7W38HpcXhkbUcXkp4lyjXlLOfSOXzxsqgblJNBUHjSP18dN7zuPdzdfV6FMMt
6gshGvAMRPA72iOL92ZkJl1CpOvtc0G0VszF8B8HINm5ob773wLuo1z0fpRNwnlZrDkM2tA8/QT9
7WJLVOg8pm+jD/gi/1sK8LswKAiZ7RRkVizNb55974/0uyx10v1QpcF5Mg/bCgy7a5aJN4dmzOE6
hX0Fvjmpv2bLyHUNtTJbY3tssBhFddmd6cENEDJIxAfoa/O2/SK8qf29M5o4IqEwk1+LOu+7Hswp
qtXKvJ4in8WHjfQwTftyxP+0cElHCzDi/mdCwcydtORWzDWjCTskAwCac//9XV9q9DWhSq/yPbon
Eu8E014RbMEQTYHe2ASFBQWy2XHl5zI21ceJiDHqAxkCd4YF2Lq/WkRo7zbqRjwT8I88+I9pRLZY
T+NmsTfTtKKRHMztqdlqmdXP2GpOZA69o7V2fVvkzT23OvBP97AXMtqo4/M5las4EvloVe6eKW8y
5Ueo/s5eTTK58qutHfn4FwLosGcGV/J4khRL9tQXhhRhvdliJwSZV/l56oa/ifFI5DsR5y1pBiz+
WCqLs5NtxKGFZgQQh/WjAQvnVhHEepRCr7Dxl4CsCZrJpTnEWjFcERguB7ga/s6uJWHuPZ7ACd/B
x/EbLIGrp+m9y0IGME5R6U4CBRUXb0uxyFZQW93PwtCnz09D5v57anhKf5Kj4b7mrqiN6QOf0Qc6
3YzWRFmlDSKZ8aL6MLbtApCg4C9uKb8pj6FOVxtFFNh4OCbaTkkBuW2HyF2cWG94FLKExqWMG+v8
27V0WV6KWycEs93pxIRg25BgsvHNEgpr4EfePtVcbeANJfQLB0KzOnbAkGDimxC590+Zy6OAv6a9
i6O64B/uPVJr9ymQxuKp2Ioh6UDvCqGVcRDLPNLPkPxz2rVcin9povHJdahB/89CCq92Di9gjnLN
uFXngWB0zZCauyrwHVnZOS4NS1peqfpP4ZW36gQUAnqmlRIeXy7lqZD+MFPU6U4KK0vsfytj/OJc
Y0qiQixkULlbtkkkW/iu6XAIb09REghYy6Hy4u4DrQv8TJHKnfKpCBUi9bL/GbTrOKBgsDWws4k+
4YeJrFhHZnfosl/isk9Cu+jOqT7rguCpLSnKJUfRD4Cw3eSpR8jedaDcXLJrhJMBpk0JyVS7+DOp
I+2cAoMTRXN0HMpopqiYkDkKSyGo9Z5/bqzp+AnxPOtjnBVBx+gufADiDXNOAqfEAEtGIYTIkTfC
N3N32Id9xHHFkHk592JsAdea7vxJBe5+9XbQVWqzk57X4bxdgQ6FkrrsQiBbmgv7VBP4Bkm+sAbb
1RWx1723XLH71ajfzIbEUOhQqEAp/UxZUVlyONkqUhEu+jK7P61fttigSKNdrwm1CATAxVKNH4JY
ee1B05UR2a4SG177s/ejTp1DSxkrjh5Dy+wWrE6cKQcAN0QKHkWV3+lXrA6ivq5q2Jep9uowrXbA
YYAKKrPSBvlyR9e7fhtOrrHTVfViWro356q61e72Tr6mG85IcqIycZ9t/i2ZdSay+eeVZ/y2HA5N
f0i19Di5n5zjlOLVzlKc0X0NpmggpkPswnxFGxqeBc26O4hdzsyLNZtL/jNdqugRH+hBhIhI9iMW
nc95QrMt9vHV/lHs9HbPwCIJZehxaS0Qpoh5n4KWzxiVqU4o47Q2C+EoSBdg0xFJqXMq8kCOdCOL
a/4aSGNGj4yc/wFGdtTQR15tlaQSaHDUIMSi3FMET5ML7s2KPdMJ48pH3YkjMQTFnEwhgEOCRuWa
lXjB5tc/NA6Cw/Oy6Y4PFHMJ6Pu/5fgBWzq71oROMy2wAw2KJ0yDgWCpUL7Bn4DvnUdkUYdTPevC
5cWR0PQazhuiBL9DdNesHYVTz0VI9ZPZiAmv03ZiUV0w2SpnY18auDwxegRlR9UGKbv+ieIVpmxK
9E0qFtLd6T+DLd73Pq1/lASgrPMVZW6LQYDOQ825ZKAXaFjYVUq8Codjo4/aDbgwJJ2UNTTGDvxr
vzHklCFLME+YR/dh0PJGnnHikQKXQjDn9hQK7ZSrwSdfX9ScraM31Q7maaE5E+Wf5kIt7LksQ98T
SefmkBpOh7M1OUW9OyKVQ+auhkv3iOHuuJP2BW9plXWrPBQPCTDSuyfaKU5cpGaselxmZusgSMMR
WQA4ejRfQHhSu2lGJNa4XUlsVNm6K6+iIPDaNksGJFkN2LYVkZSfl1rgIqRStZUPmk1VobnykFQu
nH4N/PBQB07IYeyae2XFuFza7Q85WnJKeDeo19T3Y77mLWCts92PvC+b85XhDld0IsehGxqzvVJd
uYNe073WSF8deRaXYwFhE2cz0bwTT2kt6QUqB87Gg7nsBEW7diszt/3M3G2G7l/uBe3n37PAVzK0
KtWtetFKsuzwsrFKA14E4lHQBnoLgpjyQwZAq17pLabp8I0o1Gutp4mp94bjo7ApTFdZ/+1W8gzC
d1FXX0AIpHJ+5B4j2t0QHqQwaL0GdZKOjepi7+cbhezY1yTzEVKkrEA2/tUWoGCdYmRNEWvDEHHF
HoCuN+93LHj1g4a/r2A9UVNERSlQGLu6R+QnOnPmmpaEiZgaWMUgS0mUu2M8Ln8ecSRsA9oxaDNC
BtbzxtndlKLv3BlcBgB68lZ2NFvpYkp8rOb/Rm3QS4pgVtbuYuTc0+xEp8Nr2QWTjkhL31wYdyBp
23MI6f6gMXJkYYzay1TUgFdFzo++lmT3jcTx4FnB20ylI/a8a38Tyf8vAt5g9w0yojUAG/tXr2Sw
LpY5w/OH4BO28SfWScdpCpwUaNNBm0o4Snp6yxYk2WgHtN8x8MhRcqIfp5VPB1oN8GXBK5bX7pEj
CI/T5XAt23+m6bd0KugzT4DOr9VYh468EEwvY1XfzNL3CGWogWM04kybY0DngHBPw3aXpoTSHJNo
zrYh99pSFl0hNf27bpWBycbRKusoMUWkqdyggBMr6QMm8xbp1z5sQ6et2h4nFD/C/czlgpXR7r3b
eWqiMMh16h4geTCsfuKik3l6idTh/f8oXezl3ssifkLmPtrsnkuaX3ZQIzcoFaVRzi7a5SxwB400
ouBykl6HnB/qcmwerPIz1AhGjDYmq5i9KMrYLMaMcbueM2i9/AGL6gjc0zaoa2nA8GxGHJgjTWXn
n3Y95ExNiMZYv92MncqDcPV94e18GJyTFptclz8l62+SzEB8dODwZA/OI48GghOpE0PaXcZwwdKD
bX03MZJDxDWSqk8S2sp0dVthxlZ1OxurMWjJOnGRSFAV7ZZ392B+wv3jTHR6MazQU6mtR8ojVKXb
1Xn1HMczHgvsT/hrcltxocTdItTx+7mQ0r/VN2fTK8aK9iqKe0wJxbV1WB8ImgA3x3pgYZHNyaFz
9RYvQayCvSYiS5+WI1Cq4rlqUwrPiBJ93aogqo5AnFpsoC+JO3lJuwCNru8gH8IhL6cmJ9HkH5uB
05bH5YFSSYoJ1ZnFbOmtJFnkSmqN2cSD44oNNDC08SPLbmi7SUo3A1mAnsQ0WlcePmyWQ9yFROho
euI4N7QjdTe/JQPwivF9oGz/QSj+tiVcsy5uTf+fJV2UMp9PHVgEgLh00rxGbXR0wmuYw8Pklt5g
5sc2SmHja/dwDjrvtnhbiEuh/lGEk8wcBoK/geTgjR+KPVWX8y8qI1UZuA69v8uty4Ir8muw0ugM
/BDKvuEWjXTyPXIAs5UdScHhHzSOVJk29kB9J1lMA7H6qAUikxRBh/h9VmErpYeETWGh6odaUUHa
q8bc5XII4kHLktfLNe/WSQAJwsv/PAUIvT422/hgKWIvqDlhcl86ft2uZ8yFF67vx2TtqOTxgYyk
PjJAPD0m9GB/uJtz8GYn3y3PACFmIXF/NZwE1TNLMKh0QOLX9P2x/bh4iTYH0yXII1HvStwMtsDY
xI/aE0CZV5okffSJXJUS3CNeGUlp+4BhuZMlAqS2m7Io7JC89V7/WSjMOeWcTUG2IqjkC3wbrE7o
WIUc38+a0uXgjwMSC3F5rzUzCnFjTVN75wQAnC3VUFUxdZL/li/MQvbDxfmsfI8rFsagEW74ZqSI
G4v4Lhy7IUkPf6+452CdQ6rxxzRW+MRWyOl9F+V3eJiQTLCS10TlHbVr/0gsTF8m6W54KXLwpD5D
AKMVEaMfarkasVmkoc4oOeVUc0JsFytbaJGnNMD5yot+4zdZNAonYX6tqdQpmSP0vGwlYRNYYnml
q70hIDclthG5gISyYEr3WuHi2/plH/EJI77nMsvOoC0ySuePJhPD3CA8eAy0ztLD54hy3uv0/Zst
ndwUmVaD5hS2l1XlzdHwsay1AgtSL8CPL69ZFCjuMhqGiyeD+Zo+VIeebVxIvQUmQSKdHIXnYsRQ
ki8MqNQAHD/9N2BCfPFuVJXMMnrU+0xXO6JWjnABqq3tDvPke+y12F4ZsRD1Az0xVoWom92c+pNy
KJ4BF5biQJBN6Piz+sXkSF8YuwkELqlkefzEEVFnhiy61aQI/cnYIbsltPtOVYGrZ9Wsy8tCTMkB
/RuhMcXXky8vTpUpmTqR20vmz2Ob3mbKAGf5WTLzG7+6ZbWBi93T0RLO05+/BQTlFl9PNuOVX8Td
s3D5liTu/oVnUPMQQyz39dj/q04BkRfPaxj9z7bVZ3tlrhATSluHpLTED24gFOpddpcZoHe6hPoR
tgW+7vAEY12+l6bo5eh2AMVyV2itne8MpwAPiYJAj4WjLoQi1TYhJ/RjDQhFL5RDk8tcrvJ4CTiH
/pBX05py9F4iSg/yt3lN9tVDKegIlEIyh7I8lEv9Hgm4RoPZbdjxKLmKwQz/yyH/wG5b7cJ/UIi8
sjf68bkH7MC/LeCvbkRBM7ggpz2cWpuJL0YhduPIz54AjpBJ77J2K8nrNU1img8zCSHd9+Yt4ho4
wDxzttqXb+3xgy3yoAPHmdi6T7xi2NuKRueZkvcrFGgdTevAXaszMoPoYCjWwqSx/ZT6msJwxnjX
6A3cTcWoBgc9qdg6MyUEEo8wtpOryxR6OUz9g5Q7SMnGaBH9s1TkRGLu4DchLEJdc4CqXFKzq+17
I14+htKkZRPWJRFdOS2TkLU1IOLjcVTQ10VI9bCzaIheQav0ejJcRNtEMSMoaTqPW+Z8LpPfiL08
W8sKbf3jkybs0y0/+7fyvep67etz/w0s2VogIfYAWpVvfUh5ee7f0ZHx4twSQbB69p9zpXMxQJQE
y4eOgX1+t2Ls60cKsQMIVtQZRcng/T2/2thmAZAIpAWQs0Y87IzHfvb2elPP617IZQAga7SH+RhR
LiLKKVD+NAQ0XtZijjdjUr6PqX1vw/Pvp57JL0MdUJNK4V9hAzIzxZIq+MrxgQ6rFhM00nQYmlR4
pmaU5oJruj9chvNQ2+rPnVGMXCnNmn/4T09ABaQjRU8iSjqrB+GRPKYIXlP60bq8g4wiVYB7zi1V
CSb8c0HEzRPpo4aRDHPncXgMQmsEs5Y6Rf7fBMhPHdDdWjrnK6ZaCX7pFJfeEy67Brpub2b3H69V
G0m3MoVajO/JYFS0CWGT/JMOi+p9ggXzhDS1wHjmZ2PnAk3HmXEAs+XYqNjHRMBcnHIbd179Sl4g
7o0NhaV8otLFaU2z7UQYzwFES4o8nbkkjZzTfe2Wxd8EtpZVJX/cxVPgak154vCYv27bzhzJJmpv
JyPs6D/VHN736n8UbamiQHPcG8E+fa+N/FCbW1/4BtDQiEr/wsFPff7qpx1zmtKld+X0kr19gThn
JiQeTKAOPjXPgD8mM/kSJoPhvUeWwchO89LAoRxcic3cShEJZFSu5i/8OSvTWxt8Xscfi6eHATPM
1L8tj5jhzBj0+KMWOGF1ugsTlUWMUzR8OA6xXa0JD5Ag4FCKUetzhjRJKZShidROsnmNE1rgxij0
8fxuYo7ZMDszIDd7y/6VhHKSGrYiWEKEnsZy4FuTLhUI0eWNGczU9TNIOhIr2+qPijWtGL75vt7Z
3EbYxj894ggBvewnbj/M0vcwqoJ9CYRrWlNgOYbc8eQdTGPfICGMF0rnG1TDFA9UwHtppdyo3TbP
00CxtE3/8blvzM3HePVv225uYcaNO+bvApvetRdjCigpDOj0V8D9NrRCTMtmIBO+THfrVP6hTvVr
KDo0EjbmXBQdOjLnkshBk2DG+W2qw6PNyH0A6D5EZMMJRxLBCCa6JIUiLKBnGfoT5evnM9rbZV9y
ASmC+xV/GW/G02unm5CiD7PrXRerBP0mSefT0ebyZpEJ7Ggumh211+anWgD/9vD2f2a3O4LFbIyG
WO0KDiTZwA31dvuct8bMi7Q78y/asKi0Ya1unNK47DvYU7hVYBtpgiRJxhNs1ujE7cMhJwUSfZfI
DtcfHhEswHnxMB+vDuN9xyDca41unNRd2lj8jc3kckGpLz1nRnslS+NFYQpedkMf1IX5HxN33JzI
DkSzaWJROVtIQVeI1QjEJzFJjY9W5uhEGhDBlzBEql0Ps49YX1EYfG2WnaP9THmO4Jx0v/aInDz6
j4Y9Hh4YbUZg64I5FfoxZM0vEVm2tyvHXRpldDEYvO1Ukl784DZ8kVEMsLxaDKq/jiAkGh1MrGMl
/5bh6XGx0MoGyV1lOOQTvdK6xsBhFna6nx8vMqgF2lNpfdio8jGcQHTAj1GGO68tryGKqCkfND3y
CK0FModCfaJuhD51qUT9NBNlA9t0bGyy401Nb6+zE5YLlY1eGw40RVmUJxJPALyMKBHMbiul2NBc
lw1SL/bKbfbWHgXBko35GuhvmiIo1b9ygql6FUjf2zt1+Zw9wOV+fyO+LuW1BXi8gENXtggGA9O9
fkQKd8ogzeS6wtHHLNxNb5szQegegX4FifRcfxhn6BbmDkz+rnbNFru8wPLDbrGrITrbKZCzjCv5
L8Zex+g6kiK5U/ejGz215w3cm2Ky+0rQYaanWurHUxT9Msafd7jo5mUNjY1xXrPeggLGVpokxhAu
Ks5EYMscnkpmuzt3PDlYsfq+301+Y4Lz/Q78AgZI3AdV2wCSKIiKV93Q/mAo90Ubi6JtZATNdYgb
ky8Ws8tCBqDKPbjaXv/cNT03Pm7HoWjDtTTyi0F72VzbAC0k9Won3YBPJ3hWuNKAfR5Cn72Jim6s
OO3OZV0SUkLpo6VVfaSr69LddqlScw5Tm2P0CjZRGfEPwx29IZgIweaCku7pIU367yPrNhtB4Sf4
Ipwv7mLH7nR3yCMJ1Jlp/AqcJ/R9PyXayj3dEHFh90Ai4LGrClAfndwhsCRtuCAfh8Dx8YLcSn2D
Cqd4kxF09GgnkzmY3iJvmWeQxV7ecFYaKXHAjD1f4nNMrhBBK7xDwaO7E5y8d1aJkA5bNdyuGgFS
xP0ltEYarpRfAQWLyWm7bVszbX52y2S4Fi9vNez2zNKa6NH3dSJVTXfq1aoCvJRipKdN99RdL02B
q0cCIGtQeCuLxmWOB1SXRpopM00koHAiT0trNn9LkGTJ6NuT2uaYUBZGxVk2fyF5e36lD9eYHWVL
3sAEa4AXwjWgzj0nez0joWX4N7xAzNGYzOzI2WL9X5aR4EYNapXyKBCO+VtH55sl2cgRD7Qqq/7y
RG57AyQ6QTFV54cPdY0163u9RpO3AJqiNcljphp0TVlFFmiGfD3DpYPljRrjpfez/FjXMfazqzQG
TxSbxvx7IuBkNgMwFl+95OXRs8H0GxWvaiczJow7IjrpIvGlMt22VETwlm2X5ffASM11uCEkquO7
npw2203BX7y4GE2Fch27bRjIU5TElHO+IdxF55NeXHuLmxk81vD8BGcaafyexd7vV/kLATraNdE7
hdgw0RAbCaUxC+VyUvWSO/UnHYVOsjvNtcBQEcks245QZPaWIxiD13ugqSSE3raSGninZTQGhZtJ
UD5XLmnkn0TEDGyopOcnIBn7GKJQCBK90GZPqbXhzFjt1GeF0+OEV0sQPDv328uHX/rugVP7lgoP
kWXVFVqqAE2aqyr/6zdz+KPVZ2qVbutRYWU0zH91J8uxWdGhBnhosPdFUdzy7mY+qStL/8/TCLLx
K+5kN9yAAJWo5ZQNdNibJsfFWnd0GFP7y+A3zyweop03x1XYllmo2LbbIChPZ/MhST1rg8N9WUuL
tUXxohvXUkUVogivjDPsGvzNoYatR6US+Q/SiYp7dnLq7GgaeRe1P43x9l40Kcfyg4uQP1Md/1BN
i40SZ18Ez/yOqwKAX0prOs6Idt8xd/h6TlTw4N+Wg0aTQx4QssN4eOzeV5NCETUfWHh/6jIhqNtk
ysRsgKe1PsNhbCkkZvptHOjcAhDaVAKZXiUVZC0NxMXVOWmG9trkVsVHfyu630VHjQGUMuqRHLP/
LTxJw6MWlYu0pMPPsMDpX+a7cjMqol7CBjqmoO6D4/NpJ6Dmxv7qABOaCE4V7NZOB6pQhdP7Dw33
jF41rHeFUkqOOIM4Pxnq+CgYv/tbfLOVluP/Slv5si4XJKe8DNgpHdg7gnZvWRwAmST9hkU8IPhZ
G8LKB9bgQdskqLZq/KWZi3LKh5jSX8ASPj98C79cwBUbd0VrURo92YW/Z7R1yKPFadpa8IkW1r8A
Uzg3kQFh8vFZroYap+937hrOUCt+Faw7U6dJwbkdk9/i2nJfQjm+AOp9SX7Dt7G9nfmbyzkiFdpm
5Ffhz0wb0R7x8EGlM4poYj7Y8vJtUbObkRadUwWusJip7+IrLJJ7qZ8gvMX+/JjIIwmLMFMnnAsq
+JRVHhkztfp7vtBKP1oLPTfDmKDhBITRXptQyW6wC2yXnmZoZ5Wv9nAdzvhHBEBOtbRjdkrP1lcf
5PiCHVFWzVUO+wVsb0pzz5W/NlHaWzl0mqN5kklNV2HJzlBHP11tX0+fJAFsmkl9k9tqB7Vqzv/J
q7UhH3V+dvqp+UYQ4ogHatYa1Ha7ZjNcE0IS+hj1OEw2vw7+I64BKUXwetQMh/hrp/f6/3s6jvlM
lklKvMMjFleq92AYJq2JGe/d3IhWgelXhyEWDon31vwytvTepa5EGzkOor93SSZTEEZw6P1p/E5P
0WH+z4u5gTIPYdFmxQ6SaG2b2Q0Zsr9eB7q+ezv/IzDWUTohahctTuS0tDAOT0nOCcGyj55Bxn/c
a7QM2mogtTCH669Z5Qd+kz6SvvCVSDNauBio0GCz49lbyqDEPPsXExFU4WjRJ+x8UQEBK7iUbOxa
uXBtzVks8xgJzfEg0+uG+V0uK8rIT2j0kqoVTeoY2BUOiUnJtgHbgkhvIeyJDQx1vxKzUUjcykrP
2uTg8D1OBbMleARr68UrE7/raIUOLa+PAv8PaKdVt1WVywPycnwXSZi8vHufpJZnaedrU7ws5no/
z7ihR3YspCmZzwMpKIKqgkcXUhKpqfIMdJSaEUhKQ5SR3JG5+A8wZakFgKFZZKZ+COEIDIbwL253
pVLesgGSJFcX+Ugpi4zhDLY+w3MdyGK0xybnzuUqpyv2dshnldU4mUS6CQLoI67unkZSeLqBGWZC
n27/NUbHM5HRQyFjX9B4b3DLZFwlsRKBCyhKce8B5Tni/6Sy0GMVQ+OcV5oYNXlmjwe6q5CAv9ps
v2HuJfVPMzhDjzjmx90LRS7e7iKUpEMiiJLMDbVTlTO/AojzkKt+t6MYpIGTynYPXIPHOy01I9ct
5i9thuBJfOk65BY5pl3NB99fMhP9U97Q2HFQgMbRxeg0/UR2gu1mDybr3bloUI78urQqIfB+kKk1
GsaQgT1fJ1pDnMIRlIAtO363z4o0fxA1cLBSjtiaCfcPqnUeAUpar5L9O5j800X+FrWO54uNrcWY
oYIH6KGvuD2QxwKcrNnLLFKBiMa5IUR606MRn4XHaExkS43i9v9yPRxtMUbcDll3ZSaZEcLy+rEq
O4w2gpiWE6TFDwdIMQtMopfeuE+bwS+0S0a2H/SVas0HRfRDYkl10D1bL35N2i4IvdPqJXdA1/C/
DacRclEkkR6biTX4lyLLO3FNoqFsjkah7rnnfwcV+mQOIo6P2WvbXuUEqs11p9thsjEqt+Tm1V6S
NQ6+z4heRknn1HBRKgqT0ykIFv6sxdmkg9xnR2XlCTp0tIFtTbaOYCFyFHH8M8N+U3FeaNOEew9D
V+IX47oUYuvgTpy44lLoKO38lNlL0dXbIE613oadmKf/yqrV/Ku5/aYB50vBYbt0LoxxTXQTaVv1
IysWPbupR7MyRr8ZXZvkvHrJCotMaYJRj1/9NM/T47FDJQiN0/2UA8XHiUk7kTGeT9Ou44V0rB++
+B1iOegQk0S1jqy2wuIu5ZFhR3zHEHeWXkj07Ob5UycG7tVu34/QsnZ79iPDINnBPbExiTpuuth5
AJfyTrLM7vAGMxZop/GhHjOVDncWAJRgGQPJEKo9FtCo/ebAibchlJYE9kg8+O4YEVA/pVNEDYyo
zPgeJHDU0b92ft33BO+aBzTOSPeu7wBzoH5JLDRFXeGNkq/O91p6CyUCrful9HQghQy83IM5c97G
0hRDjlN/UowPEcny2SJWjP2OiDAmqBplxoAnFGbISgLb90n65B+yqoU8tOyRDyar9s3hFSX5R52T
OKAd9Ov8zqC3fAm/TmTd+lB3QisyCef/LuD3jim46PostA7DUGPq/uKSpwx2ENEQNTMtdxcp5/h8
M3VZPSrKbXRzfU3wU4KDser642Win81rBTx/G5ZWYsguWbW8Q8p0nrhi3VOWJRXEZfqLND9ZWMwb
JWLQ/AP5cx3kUUGyAoG2rgI9P++ZzJK/9PO+9GHfs8klTlMVit3DYCcE6a6ffuoFlvZywxhkPoci
lFp8e0xcod5Ql5xXjDVcndpEQwox9d6LlFc/VnHC1AXvvKckpEB0tyy0LW1VNDP7S6I6lv+Fy+vV
7lKZvzehaoZGeQHfVZcvwLudDXSOYtomooGUygJLqGMAiKlkqP9ch+4be1qMbpAK8HAiMTHLSHlv
F6v5rbKWYpbyAVzbVEaMMg60uAx5mtQTXmmVA5WINjoy0McSPUNAWCoYaylwvtJLeNVjB/actNnH
yz3VoBSf3dcuH5uoAEF8JPEEYagdeQpEKgZWdyYeCx5B9qOHeS9LtxoGhAHT3v9ZP3CiyP46XpJf
nP4G1qFx+fs3ciw3CUEIdfgZZ9RVfbmnQN+j8RG/ufLN56kluWva4qmgoXEcR8/au7FkFTxcJbz4
kGwKkZOTOl8nH0kd+mRblB42DqkH0ofrIHKelzM8VrI/OIYYyYWfXMYggMS9s95EsU/MvCXGAFMn
aUeY2UMTxJP3iZJQ6FgHXT25vEtZRAEhmFidFtL1zufUd5BUVnXPYWbQDnWq178TxY6O46Vx5+dX
1+jukP7lmpnET9KB6It/AY+aQC2Q9OdQhdXozXZAq3gAbyczimdXA7eUy3jRZMzlzZvHdMWh+U/Z
FKPHXpxx1tuupNDgCBQvMtgU6XlIqXGlYZdtGUxeGWlrkBlq+Pti/6XpM8TdO7KU9d+ts72n1Zf1
qGA5KdZ1oohIZi3Wh7DgP33nZwi9yJeVO1jFPLOtmjUfUdhC81WA5h/Rh+OzY3QP32kcN8C2Ea5Y
BIc0Gd0eOFKudQQK3anzLS/ygU1th5loWOo4Xm2T8/JTllfItmddRzXPs1EZ7JFsWTavh1uV2gki
T/h+2Q14QDo5mJMoUV/4b8cLfRgkZfoTGBFff0iLYTwYaNaLKJvggd0P8+3Pmro6N3vD0WJCkjht
pBhPUbGina7NoAkyRnTsU6kmlgvonff4NAHGjIdvMm8n5z+rsuJ/Me9CDniyBwqaxJiYzahfqd84
ATNxQaodt3yg+/ft4HAQP6b1+JVzuuoXNvzwlnwxW7UDBmJwIb2ht8ek5+KA5BK2dvwUO554/zYg
pJ5xGAGty1kZg+4/gFEeHJ+fUfNhK+ujhIzu2pancw61LbONa4cxa+iLTDRvUPWNWbd2zJJN1KTA
eBuc3cWqkb70vvRB4mT9+7mhmb5ee4U5CJD63qVwJS2IITQwzCJKZe3bKuYHOyLxw0H/IwcWKCxJ
YnCe7cQMF6g61EsUVHzAxNxAtRF0/XwcAMLSDzBHOV3ZAgNVPmqoRkGDp189sM3wkKV+fz2pT+pd
sxSe/cFLhPY1gvdh0p/AoYxQcInHafcIwEIouBXAKOZXFShJtcgqAdQUvzA6X1gMEcZPB5ka/RdM
986Ok0ulQ2I10PJ+B3Wgy9wjG9olSc9D9Uqals1GoNY54tKpKm7LaAf92hblLBQdNDUdJ+/zmQRd
uvZccxNxdvTKHGy939aA8EjRJvmVp1q+Vh3oS+u6fQTE6u2EXVuGuPl5w354juJGq4BvybYQD77V
K7M3hoy85eJu/xo2pQNvyYYi3/38gY/hAFudzdKpw3wN2v4NkDNkCWpVDKvIg0qRSRIgqJ9FhNJw
VFsf7Jbav0TmhQfyqhu2eBc1/+rYN5BMse271EXxbDsqdFjmQ/KUnChw1RoelCOXb4gNs682L5pN
gJPhfbFPxHV0WNwfSMcJVDUSUKi6Txmz43q4hPjZhevqQl4jDm3JgPkTryYk64LD9fZegVRxUKJd
QH0pJhOjh18Ai3jjpj5PXALgNIF1hVUfXeN2OyIMVbCGOb1VZccM8dm2JtdcASig/LmgRPFFPt0U
b5EgYLwq66dVzRk/+iHW7Qc/R0xLHLeq8z6dWa5EJjq5RfsB9fmHeNJXP8XrtT41wH6bFDp9tMLz
QHlwjTpGT2MQFv1nxbzhIU2Se+zWwiaJmZbmJwfx+iRIconKGTGr86KA0xqxoMVPXpuky8BlXd7Z
VjEwEQ2OcbNiWJSH37OYTXjT39IBfamYghp50UBWrve0eeyEJJ5TfHVh9043gyftXA8GcUaYZ3Uf
L625JDMxc0mqwqQgAhISb5dNjlU3cqdSLmeZj/3yQ/UvMpbX7u/FCIRSpHWoSYVPy/AM16LScyOt
yom7DamwU5Al9amuIjVvmFBBlkTKkDuE8FLFaWezd+aesOlTZFCF/BEJpsRKpKiopTp29Hq5my1h
yNNiv1QA8jybgfHRKzb+qcSoZW9GbaZr0RsCzT+L/5r/rgbyMCeeATLxXuIlQYICS/swiCigSTR8
aGbw4CrShwwpo8BC8XxYAQ2ryCZMAAEFwE/sswXnFbM5zMa5KfhHGgm1I1RujDyIn95y6JjBGt6G
YVKb/cGXAJqDMAWTpvT9KYhEyg7Om7YykBoVBAZU6D2mORjJc51d+/x0dE5jRkeUqHehNP5xsYik
8thseOpKZZyD3eE9/uQ3nafzwQmx0Ktf/TsSnBD8oYQ0bsSYgubUgtu5Rr0FVGywWgVnl2X81lhc
oKYoMr//iagDs67bqSAh/hYYLuGUVPQloW/sDlc3GdTNYJjAHAB1brltDszQtlZzTjSl1yG/Cz3f
Ug+oFWe+hI7qqPLoYeepMlZbfgG6vhAutwidtPXPjrztIc1LzBv9IoKb/giV3l3773ayxAAzMyIN
kAxYaBYeoRfcoOKtvZCvadSWMI97oPhsYNhp+FtLI6l5V5pbGVtDcDzBLhrZ1WTheQzcu/9aussI
2qCC6TOICFEsoxkmyL83EzI8AYCHlGRgiZUBkzSHioGLRenBxRX23zPTSBlf+fuXdhLJEXiy+ode
M4jfO27bUDtxtark1qpk8EGw3H2EtsCB7BoBucowaelQnJ0663YA8xXqiqg0lJUm6Vdv6p9Qi+/N
NRGZXbQLYYcqwBOctrp+4hkWRUT5/ypt0B9fUCg8FD3kfcpplzXIvdDLRsCOMQB+KtO0J9GoBAQu
WpqNOrn9eyxhVzZ9nPpU607tcVZaZBM924SqoXTOj2brqBrsrwu5lohFa/64AKVIhMn4p0qkapsy
095Tuwpd5TQcMI9ApTw9HAWsbN31MQo33GsbJ1qg+oHYF9gWpzqosXfVypEcGiKsgo6lzhuFy8ED
b+7LtJWbGMd6FlhLTxC54cUcbhXCdzWVkEeRPTY24HaP+44QTfQ4ric3cT6SfDvAEBsPIWhsF6IZ
oD4xjeDsG72t6wVLkUgLbSVZ+BNz3JQynyt2M4EeYBFRoGzs9RmwLxiFGFP1BDtYts3hiO4VXnNU
mYtsMzPomtGvGY5IuvRvf0P9KJUgGQyJRxeSPu3IXuva+8D9QKG+do4uC29Xg1cvifHQ4XZ93sry
18YEb5rmQT2I3Sq8blKy7WsZzKDJSz7WX1ZPVBX0PlhY0wOXDvvCXjHGF/wqu8y6CDiS72AtB7uY
MDSLmzOjQtwVJvTEf8I6e1oUQgEkE7YA7tMnnxdRaMx0+/XwDvUgRvMDbxxYCozcZY7rBvuSNW5n
FhpLmlbGBuUPXohRQQ29oD78cORF/R8ofEybGBD4hZzfvK2igHpDe80fw3r+h/PDcEniNLhN/b21
Oa5rjRyiKg+XiiJOFKkqH2On0qTebZOXBh3Dd31VVlXfPXzcSGQmHacI0s6tn4PApVWsheK+ryeE
EWqFX4VngHOT1CfiaJAZWjvxfPTA7eWXF18OFpujpINsIpTxxQwCYdurXInPok7m9OsOVZpuJxqS
pduZzX+BFfkW6FWfOiLlrV90h+3PdjTMevPUUkL6doK0wdkd1erpSKrlzy/zs3io3GzzD96wIPIB
NXsOmSwVuoMOWjtk3CTDGbzkcLYJGK+J1cOtXOQ5w3+jTTRV3kNTS5KgjCbX/BW/nqPgZuLQsDXX
VXJaDSwsm0Y/HB6EPwjWjpqMx3AR388NMY2LZ24czac+NmLrA7Jm2x9umfmvgGtikj6OoEbYCGnj
iR73/1BvsP6Y3iROhyc60iw+GAvjaP/ZmrOceQmiDW13VjtfrVjKAit8PXBHcrbxzGxkCa1rTsX8
lRmntUnYN/LI1/yqEyqDxEFxvyy6oBTpZu3d7QC3aw+U90VZIdroWAfH7ZkB7c9opDJKVUB02RQ6
1u8ADjrduPwSx2Br2L54hooQOFC+2DPqokPllkSfnvBNf2Y+d+GxBVhU6FC6RLWbqOpoXJUUzdgy
wcThqErSYuA2KcVs209m+78iMI3mH9d5RyAUE4f8bEiH2wPALJG2eQ3mj1aHPCg+FnZ6gQJYTJg0
5Q6HA0qmcl+6NRTid9THTvLLPeH4iGFff/0zNQCrs9v28rx/1kqXsC01VNJhRl6epfFNzEc4y3hy
LbqTeyksBWSAf9Q84HXpbUXElm5gTb7K/cI73wl5mljNpK5fH/S1Q0lHx46rV1zgQ1mWt4kEywoh
2AWUZa6PMOY+85GaEiJl7JefI5Iz8f+i+gIvUkXmjtYLKJAdq+q8FT/Ynv/rtVi34JThFFBkP7Lf
0gfkAyQgDOOlr5I4Epg4Sis3mpl+xjYzc2h20zr+XG85aoytIkyMt+t8BOJ4mi8O353TmJ84mw8S
EF6bo/hwm3C2E3HH59ihLpuP4ST//pYEm7OUXNVTc7+0a3OzEe7h4zQRbsU7V8TezaT9Ps4BQRJh
5dTwgRx98Zt/FKY5fBeFgOCbRPLoHSGPnbE5uQLkLwpTZT4OJcifjIlg98s8Fiaj2eBz5qtwrHU2
mD9Vy/Dv4EoTFQK+NNtslTHmxLFb9spOrdlJ247J4zuwG4dCEiWiJHzIpa01kEoF4HT2+WH4fD9x
D0Ew3twxdyQN89bzqfn80iz3YrpWS++01PTw41MjbWzlGKzn/n3i/8TXKHmH2zVYmYOxea6Cwuag
6wFhpx3rr53Q3QRwqjY/gUuCvqgURcTqzr3OklbFjrVvPCZA5Hw5RXG11P4DyLvL7aQylEZ9zJBJ
kWzfo3/1Yv+ViSkPLlxzC4isBZqxiOX5WuHUWZ3y4eqA1lJ2RZtBHIBvqeDhjwjWEbeVZRZ+yfJJ
iDu1fnntwUt469OBqQW00MCHN0f4zhuQrlufTL5Ki4NS8LO/3Ju93TDG344PcUZ9cz3qjRTcsQMe
Ry6HWtcRFNGh0NKzciDhJynKAZ0zC5XLvcQkftHvPLuSuaqEh7U/SQcE+X6Dw225mhuVUdB9Htlb
ErAFp0eF9yf2tw4/Bm0HeH0dd5nCMcs58hiKLSmHK0JXyOfAtZ8xFyxAV6Uo9E/LGioXPOxUwu08
GM5+kKR8/XD+CgrAM8IrhjgZ7Z30ky5xboXxceOhg7v6zRIpD6VzcWS9g12hl2f49tc0RfeXrfa4
m7fbg+7TY2S4cwKz+110A6PeyPKg+mwxjf4ffM4/sX6YPk5r9kdppLrxM4wCu75o7pnnNMef6cyk
b/IGtB6HC/wyT8T/iJv9tA3XJ0TC8PqcPEbEmfZPhXmj6vy6VMPsxJPEkwUncnCofA3IkBx6/ibb
W/bi2s86m06u+3lbIQYvQ0pQKMmNTEHIAvUyu+rgeDwMuQ4rpIW2Jdd7IAp9hv8qTDOguGZhq+k0
sb8/9rISM8IeCWpg8bQVfAGSHhEkVFF0xKGMUE4edKCD5SAFk05o984PYEtTYVWy7XhoxnDR04zr
X6e3HL4xZ5UsHcmqEuOqdg3JlOGLWCEgtUf4yZe2OC3hiOkKtAmEFi5w4o2BRdwZkrXMki1FylFv
vKdTcigpVBrGqocwoNepppNRO+ka7v20+IJfpfWJnpw21HohEtEWxdwKCiw4o2hKwXLsUmkVvquS
6gX9cv7kNDmchBOkQikfV3rBjPwtMBFbEUO0+5Yq8xbq64Wfrgm324jadAPaX0sVIjDvqalRb3Y8
xYdJ/y6HVgXhGPT1o+qzcBt0T9la3hErOPeLoc3Aw3iVNpUMXNPnAXZvBk1JRvoL5PMJG0/dbxAo
Gb+tQLPwqnHAOVxVLLEuycaKUJ0eel20cR4NeY1L+g8QJlhv4y6QyYnBO+GdewT1AmDXbMJu/3y5
8faItUQYfhPqMCYLqiU9GTyrWuJ7v0bYlN0JoGDZzgz2RTh9RU0tz92kdlllL9k/Oj6ErNvM4i3F
NlnXsZbBneGS8DRgOmtZUAyCdSWXYnkz02k8xn3zF4ENbLiYS7li6O/+XUYIyS54mbDB4JtICToq
HlbmsHD8QRdn19wVJ8LG35B4hZMnGHvtWsTM11h0eES53IxXZckF7Xccm+TWm5IXwpTPNtZ8Thgc
TNSoOMhlD9rvRQxPgSFDLHFZTwdjyZCCp/BKDlTxnZyvHIa7ofK9/H5PHnQG1Klu8JIsXp38Q9Bd
3Pk7IsV78VdpDAY0y248e1OqY/Mc5cGIezRnGp8+XaKBrDeooEde0QSlkF4Rg4gZPRHNqYnojW/P
FmIIa2OLE1NVyi+r49HPhVVfqrUTiWc/t44BCZ8cIakNV5xgRY2vx1ehWqfnF6/QgEvpQ24fcTB4
R40lH1tHphan0R/xmhzXgnfdwnegzvKVBkVdwDpIZn8A/bA+2AXSPMNPx7I6mDYqeqAGGyV9EvfC
vW9kS96rZ9QHGp1s5+g4RcZUnsNQx6PR2mD5Tt4UnSHMEPFNnO2p+ibdTMJEW8OA4tooaTB7JtLZ
tzQXxtNvh9FpnfgT0WXySY54PySIXK1Vu1YMKfcUZxCRmjzIdmaGNzZu0KFUiwPkq2zU27J+vEVV
NFeXjvHtLlJsdeK4fruJOOmKjmuNRFX9MycH/Oip3aJz8NS6UIUoWh4wpLZRPj1HEknZo+Z8PA9Q
na14Qw+Rly3c1bElyCVoyOvNBU/MLGY2ajOk4bltP6UijFf8ebjN4iboMbloLQBlsrD47QAcBwZW
8hzdid62v4GraqWzWXTo0BVuB61beCfufgl48UogrENWsRuQjaU698bihEypYl081/lSGhcPAntB
o6ayMmgCQ9vlS9LUL4Udk9OzugoAkiHSLD+XJjpY5LWxWLgWzWNaubbPCOmDe8t5YS+df7XSpyIg
C4weIbfs67c8SnyblkJX2WoVqYLIA68JLhwMRbn98VkdsoWRIBBgcEAGUgYRKJgfyX7M/bu9+k94
RLtaOfeU6kyEJx2fLSK7LfHtr3R4uskUS6TCTgtmQ4WhkctpNJzLh+ePnV64R7Ne1U6Uixv5nn0h
4lQVms3fcxPD7m3lwvCeFRbQDqHRrnQ9a9KufWl99XbUvugCjb4Lvw9cML2P6kIvwV7PpiYix8I0
c4z6FOBOC/wqISxzpPb/zGGaZR4efrPq49OJfU73ig1EH6/sD6nLNo5ZNBmXumsQSOZkLrsuxRH5
1NUn4PAuCcD9wbZIzYYdurold0E3ub/D2uhS2hwrbaHnKy/SW2gYEqpaMbHH5alJDvRAkQUjW3Eh
LSWklzW7TOfd6lqV1ACkRCU2sOSEHjW7cXiNd+yPbptXHrSdIDtmRZtqcPXCxOXhxKGXEd6LYefO
YV1s5oxuCnHYf43ANc3/ea4ZGW81IPf/vc5DFB2ekS14s5MlzoqZd2UN913LtFWjPRo6dIu5d04u
MoV5ElXqqI4MoOyl7QrijO01WSL2v4Tup5R1w+fd71/ZOTxm34pPNhyodXaqgCmgEyO2JhNgGSsJ
H3kygHUSxBsGVevn+0JLW1Ac59JKrWuHz+cV2KHxWwJRAAiYGsBSx6y/hbyvPXTNiJoYv9M3garK
aD6fqr6LYHoMwFU/LRLzU9c+TvMf1Csu6NpiPM78b3EkD0UHaZf51qE6yEMJVT8epAtNSZE8aktz
cPhko+G6Imm0DqGptiN8PcdHjgfol0weN6llyxHl/rR1uSXVG1Fk5gRcooooGTeNuqIs90w+7dQV
s587PQM0k4+Vb2RbYx1mN+f983orn3sUg/2ZGNSz532x+e0KKjJhP8J1ctTDsDIzrNMvTNt3tofT
CyZcYtmTUmnstX3G8nwDYbVk6vxkUjPFEu33bZTJxTRO+QeSQI5dCJCvt00rW71W+GJC9k+7fFT2
YYn49lSese/YMmR53gqvY3xqJsjLzIG0wB1+3lGB3Q8Pg5R0qxG2wWgwW2jCK5M3EhxSyVtkUluR
zqkzrPSnpUBy6ew0QeEaRChMdiYN3DDfkASDwZL+kkHO6kybn/cfXF24fxUvVTDPIXmHeLD+PlrL
Ut1bR2Ytw1/QsnFRteKEZBSdIKn0dtvtbvZsCp/4hCA3FkP41wGZo/nSfSeJBsUg+ic67YRhgjrx
S/eqpu5rzG3Zetnc1QOSkLK2ZQ7LWG2K6dI/uFakq6Pt21JP3Mtt2CDsY5930hJYXPn7msrrLL+8
3cCF7kgDuKXdk8LKCT73rzkGSkTzH9FRGrer39dYu2X3kSVwUaXlAn5BjG0YKUFHPz4oK5zb5bcy
P/7zPItSlbxZ3B5/mG8ExB8PAaL7RKQ0gNSgeVL6V/bFvGHbTOAb6+QiENyYlBvc+Pf/INGkk5El
aYcPhCUn+GG+Z1AFoqSCCA7U3fTOTPsWIRsDTzs2stBtSDUSs9DQYCEOyhDBr8jsAPACDR3L+Iay
XuNfWC1MtmxTeOfADJl0gA7vkMKxgKKVEon07fb/t4L5Szry9OTSzRGAMwjCYTaVpKgEmMbeGy3c
DyMtp42MF7f+h+O91+JXjuso1s3EtUL4bU7Dfl+A2pRd8CCMV2GLWjfyH9mnbOJEKIsBzsfBhVbx
fPzof6rmWuOaOH76ylinRcz8PSFNWNMxx06sHiMKFTXOcW3t5qOJifeXNx6PT9CMyk26M3etnCFf
qkdDUHRQxNxHdED04Mwi6xA9Cq6pDgqZfBNfAOKqJwEEwFCSYbmDVnaN6ps2IKsEu1Gyr357FdDX
/7LYT4xXJ/BSRCgReWX+YaarDd7XLVlbAfm67H2shuyGEqriFPZy+x43kfkt5YkggDpJyczMq/Qq
J2Gwy2cMxzeWbKQJ7H2kCoptss0ROZBNkStjnFuqIvYmnmmUA0tZlg+JT8YatFdtHhuMsmDMXpB+
w+yqdFd6dv86Ik+YKeKDlw4aecFhOiy5Ulj2jOd2PpPh+4YeTkTrRVhIOXYuzE3QaidebxSntl4p
Byh0wSdqECHfwTS7ySTZeen4HUlhtKPqVelBGuhDiAUy3rPwBlIsl+nqFqNNLwMqiFqj8c3owHWK
ybzgUgzNeCMAQGgUppsURPE08Ru0KhTR7soNmX63m4Y3hX08Pm1CXe3tKc00GsBYsH743QAkmdOa
QeCMM7T3qghsnHRNF2R4Zc/YJOcwrkTIcDRYqo3Rk0JJcF4MOq57vWgyDBihV3cYRlDybygCr67A
R6FH/5GyetrJ4eG5VfIjm+Y2bF0Se2uuLjpyj21cpDnY+xceXKRjYqR/3V2DU3B87wWrIDAP9bGg
Jc+VOMJBZFm6iyIrawllIwI6iLWdP4eytoP+iFh1qheLp2SsTitBVs/7Fn7wm5ef4BC772IbwyL7
vNymDj85SmDs8djZ8OFSw53Xf++QU4PLanpMZD4VnjYJ0svjEmCM2+CYPHPpXfJKt7wT/V7zYOCn
pDw+d9BQdUSnlrfWpnFfjyQMPc3JJYmHiibqWuvxHf5zFOjMRsnOu7kf24yCYecrS0jy8CJZaWaW
icZHO8eSmg8GTE9MpjxodzQYE0b+anqTfPLmhYChlHA1sXeXl7o4NtSpnGADK18DAYX8xL0p3WUq
TWbRGByaJ5EZkyD+sfLbCjFmOL399TIGPJtuXtuQt7M2rlmxniiF4Qum5y5+kvEfT7Uc1WNw3JDR
RTYcaKfka67EJDvDNN3jgVOQllBSmYphF2QPoxC0BJ04MyOwiIUN173cBXMx8qr55cv1NfFYHKpv
Si8tKBQh+uw5YzWWCOL6wdCW6gdWLOdxTnLQR33R4pIVX3drI9ssZUxmgPfvujFij3CaJoFP91bg
BURtGgiHfuz+T7ekh+OVEyiqzvGwUyNiQG4Stlm5bWaYB0sW/9+PjBLgQqjR+emFZX+JwCaxgWIw
zOS6gYvF0ASeLem4kwsuplr2Ajxq7umFAh/uBHyxTqW2Gss4p4vw+9MDP8Id92SA5BqIPg+2AH0A
s0Jwqt214fzLcPlhG5rLqq0FTB5JvUAHjQnAagcyvlU++MXrzNqxLYCrv2x1hKsCpN/h/qIO7hnF
O/Z/SY8MePbOTxK7NVV9mWevd4zX/Fv61BclwRdYO6PFhe3qtZ/WpPi168g22mX9XhIhbG+DC53D
fP/DrpDwWOuvyC547/pNt5p2D5Q5e253F6ro+SrTH/1q6Knz50STeVFzvihhPBErhOkgoTVcc5qH
fUwaRFy+uoAZjmFaw7kErofkZU84h1pDZyphBsSc824sQcR7IlcxrpN/HwnjHtSzVxNtH8B6blNk
Enz9ZAE5srbXN8ra4jKnDl2/zr2r1UP7LWXUO6ZWHMlINWumT7ZOvrWV2sjAt2221KR8Pp4Gy6Qs
Z5buIYMg9gkron3yqaUlo3MEfIppuhF/M4whIe6VGUITU84LCjI0q30g6GvLUMgd6wWrdtOdmv6F
rmGjyw1q2ToTdsMhcInCkQotmrTFHxMpAXLo0x8obB9XQrGKRwUw6SjikBfA5OnrD/+0zDx4Ppwb
VobtfP27zIjx/Mb1Vw37HCB016kRT1FDNli8kgzfN9SAmPJvnPptjHGhS5L1m1mJ2j6PluH7LjsS
ZOP74sSPOfcL43Mmm2hBYYr7eNHAwGpZwgC7Lwn6AnFuzWdrfLSduYKpFTVhIbVy/yENd5BvIuaI
rcOw5gmM4+O+HP/V7L5HRfeNy+Iy88luLiIxEPXY2rG+Nig5TU8aQ9gvwukC+jqSHCq2HrPpMU6e
JKU1v2sRYSxy5C+y+RoqMlabetd7TlCA+Njo7F5+qZvZPyzORm+t0Zm46j/M5h7K52lI7lG9MX3V
JY6/szFI9dTE8tsRe7aqqW7rdoRyvqRMvfL4nmBE96l7Te9G5clMNyDwoq+36j0igehezCCO/BuE
gt294HyRZYxAeJLcbXEWwEbtlHpJ9dA/z+fuqd5U2AqotxWIQYW1xNvO71AAQ6DQcuW1LVMQ7yZ3
Sblj/HXg8dGxjDnvNj68EV8ciLz8ej5xMx4viWDr2V/6Wz1g3Jao7DlesE+Bqg2yUSadZ2a1ef/Q
qsqBsJyve2+dgFjCbFEwmNmttEKftqgdmB+fCYso0pe4HTkZt/nP89WO8j/8wdWnzlqwWJnHx75C
kusl98q+ej88eMBTELZmfgrR4/hUuSoCOJr+0QDIU2y1l5Ho/uWFr6uSwKPxl62r2llFo5yN1f/G
PB9ygv7qT7KMZdxhUgsA13HmAneeY3T6D2Q6L9uHbGWm9/a33/OgUygOzAzaRMlz7QJtobCgM2Oe
zg0lic3JVThQQOiQBlBaJ5y0BkaVafajWFn9gEZMKy1MlLXCjDOrNnKonL2GXoIj3F6L5QtINvTW
jVc6yv/n96UtDwssQim5gcaKl5pzyVTq68WwzirHzhL0oHODs2SE79kTmVHtoxN+y++C3CfJdCeT
OKP0bWTq3/1fy59Y0LCopONcAHJDJToLr8C+soxSCZrgqqrUW01qEOZrWG/OSJ62HOcNMvkPpSYU
smP1H5lmEQhYEl6huPfqfiSEsaEdhbTC+o864z4KJrgbNm0tKOSvJBt0FvOEwaMiPnWwp97GUaz9
7IzJUVlEvUPpv9fdUKZsrX1he1ixr7ibviTa1RqmnsBHs+9Ozj9e9fktYL7MY3bwuLzX6GMblhFO
dhlaPy6fLXTPqlrjbPXHSOccc6dmlcbi1g3RwGaN22Hy1P1y6aETJRqJJhzywTV3ptazKSOQpyrY
3nuSJHJ2Nm6NOzcsWfOAHXZkY+d/XgUPmV3Q3O3pvc7SzssbPFAk3jjOouI2mR9PHLgJHvntfEGk
qGHZQUpe8sAaGZu39nHX3ywvRkpQbP5cUg3Ik7zlMnHMalkoANNBL0JKpFKfDMpIRkqCGCQgWy77
SPaon9FqfoC/vIx2NEMCgW7bEftCXM4iNxUWZ4/sIuBM+cquWAjxOchAKzRzu/bGM/nDN4FpAo26
FmlKubbRy73R5jBETfXymlnX7K5pQi8Xv/WwS2YEvh7BSYUVXJ76JfNyh/lJ9oUulcP0opxeeBOr
aBrgrOI4U3wZl8EGLrKT0TledbtCV52GUdosnx5Sst593OFHYsR9hfeybXjM7HumMW3ilCK76PHy
IdpS/yrUshBvDI7EyjQX8Usul/RPRwW9fI8oeFxPSvvopY0tlfUd4voUYtXYIzOjj/W6BW+NobwT
XEh2ffrnGuRN5MqgJoi+DdFsQ+3miCCva+21EKQOytRF1v7upJOvs1x+UCM6+F4gn8GXGL3bFxmF
uu1iQo3ZkBhrCX8TQANt4lmAyCGy2bBQjBwqcuoi7yd+d+EkQ9MzkbbXoLi9hEiiTQ3Dk4yrB3SD
GUloT+rA9W3URmkULJS3pmzIJHgcjVUOpsT7lzq18pWh+fISG6nbatZcaFTYirhOUPFSa2QNNKEU
gS+H2xDIoGeTPAtCPupSmCH8ahzbcMRFUUmBSZrsU1ya8S8d1/X2Gdk8vY6ahUqKrUlVl9HObu1e
3VbuI9TBcSsPrCPIOV3/mhANkKFHbgXn6aL+5VnEIwPyPM2j43WZY29IVvJGJZqjUyQNRaXnjOko
Gd8jjXdODk9skxwBX2MZEz3lLYuTIuKisIIiPgyW8mqj30ENyRF8bGXclXHQQb98uqG59GfbUbfY
WjfgtFWrcixSTNZBON9lRKx9nPO5NEiSOq5hjMzuEDBQKcM8MWE1K8+Ls+yH/n8AZia6vP5s5AQL
vnprg6/YhkcL0mCpUYo1GAWEbNQbi1SD0vTsK9TSf9NuZ3uXh01ycz0UBEogJvmDWUIj9Cbuph1x
8dUIy5aOdSLExGIBEGSNbREFGfXRdfAp9tk0jjQAlN1lzW2B5pHH/HWJ43j8nQiycqbmEooKWoUd
BfJQhbKMTx65/WyF6iD+ddE3kWyRpQZPBwn+RZeb/sfcXIz+4DN2nR0ZN1qWd9D86PRZUpGWhuXt
yfTf3ibP8gXqLD2nHBv+L5Gs0vVF6KQxLF+YHUP70IR0WQ/YjUcUYWglJEpw56IiUX0Ur74uj5ws
reh7UG644LRJ4/g+xeVH/9cu+ly9aWWOsf5T0uysr1DXS8ZzM3pz9oLoyz4eizETvNEhNAaTgbLs
jKX5fAwAgkHTFnhPE2JQ3ULTNfOlcAvi1/HyoebVQhV9E+/jL2U9TFiNIhMBZ1jEPKzKWE7tV9B/
BpbOeVxHkff+cZBh/OtRYNdTnw4oFVS1E7MDwzpyIVqugAyuxmgb3BK4FoSzFNNLzSzVXNuXXQH1
lr4SRoeI9rFk21x4p+kfg1/tLphKhplJ5g15reNaBTT6dsc8U+8kmolkC0e7KvIzsdjTpdnv1MCs
rhWUCcENSIqwZ/qkBgIB44vWaoXuTikz8Ztwr92IyHS9x0isgCTEel2FS95xABVqicwzwUwsSTAa
VO3zfG/Ru/J2ZhKcIP+aSasTetn3e3xF0DVvDiaPgH5OWXfQZB9P7qn4vyikQl+4rR0KqN+RlUnO
Ao7tkZkukTNBFABl265EiEEbutGWvzOGt2bJmh9I1RPUJYazdFCBnTQmiyQpP1uQEqY2LvXnKHz4
9twOfIEEWhr5KUqG4mRLEl4AnzBcYb/WNmXyYuR3GDjJ9IQpEUIE7k9T2PASKNxfRSSrTUu5PbqZ
gj0ftSrjyoyfRJDy7btpm+kWsr2IsUlGqGIqT5EJ0lzM1+YTRz6hs4DknZK2/9ZY/stR/UzBpq5h
iGJh9tbNNAtE+gEly/bGOwGcz+rGkVl1Ct9+KUE5A0hazVALXkQM5xcSx/FmMtnuXBeDvQ+WFQc/
STH0fIGNlGDgWQEB8FBzFc4lb6wIxQhUwLENyywAYefpUZHctizLBLR04J++RWdD0WhWzG4k/ma5
9MwJnGn/ky1Ot9LqEHmhEyPfhQ2nYXRp9xk24JGR6m4G+ICtxMC1yhL38cNVWHevmuTS0Avf5tys
KAO/5IMcv1JzR+N6zfOUbdL4FUTaWOHxuMiKDRkAqeoOp+F/V8wSj7nl0LEEkh6+OOyPkq3pZb2P
4BZsWWsx9HoFdUJLV5zY/g2B5xlfhaZ3BJ/rzJF2b4QaU5P7Bne+Hfles+F/46Cjbea4xhQ4N6LC
Qq9GTF75p96K3ZjDv92VHpvmIlogum1nITQTg1RDSIlhhCSTYlNw1KweQ1lZHnHQD1Ed8W5G+t5J
IlOQECSu/+9OXUI/cNmXPeZBqALlbZU83OnARwGjnRCuz/zD6qFnqKCHLrfCZjchF3DLHleJPP2g
V5zSf1fbSPkAXv/HpNR8g3rSFJ/ONrxeL2lcquD/ixl+J7dfvSanuauuxk3KHLaK+wZrknqxV5V2
nSzOtczPwuTYQkENAgu7eomIvBf0ylrkacTXB1381TLO/ZrPIMdqHRbfMC/jR96PtTWgGfSEEzzV
+QZEKxlcqJyHQImNr/PiBDV++E4+7PkaNLkrNiVDkrUS80yD7eRU4gXfulKzMSBH2iyr1FZbS/5t
ZA+UbuMG37nkbEckEiz7ZT5m0Gxvf/rUZtxzVwVjr/GXJXX4OOcEq218PGIHZtqUxEOz5O8RAYc4
LCsqgmR1kRqnzQGVr6iLpImu1D7W2jQCbrXCBbkmrd8+OfGsYuQFIKPbqtHNRJkSaP94FproXu3k
zot2PMNRr+13lWs/P58vcAuavswM8t+mRVwsX/1H7i9YPTmQtAddu9eOftBC5VsgpT+Q+Qkvt7wO
BiqH8iAJN6UL6G2lhVmhrH8NEq/h9abC0XnfZXqn0llmOt3I7a3zkTvlbHxBZ1UvEPmbHlFFfhP+
H54yUA7raRypT2yj5t51shwCjlWugbZw1Fj3wYEIgSXde3vDS1aWN4F9eoZGcJOuRQR6u0m6UATr
7J7tpykAOvoXR58jsMI2gvvt7cs8GdexpiNI0uhRdkETKpDhZJMIcD8F2O5STLqptk9ssrAzAPEm
Cm7hgU4CHUsWdHCd/wd4rZVYPDR3qr+jsDzrVkeBzBnKIil4cBJQ9PrcIG9M+OEj4C33dpAC9N+k
2Oq/JN9KIzg8eALk2ERpn6P+6QILMGmr30d/u+WQhxQv2j6xBvCmYmaBPZjF2YWmCdDdpm6l5hgM
vR1Bxt8GMhDwtCzVXrBIvDHd3XvfOHO1q6bDQwOdLK+h3TwKPdfqFldM/uHL003YNECDl2y9m93N
ID8+wh7Jjm0FkMtYiKSufOwqj4X6bQiGo8pA2fkVe2XlqUMrBGFQUbbuP3/UltdOKnapba2QwMvS
dkt4adEBQYODvBz6wN0bLhlF7C6EpwYn8I9KIU5Zzo5SPoMSyJoHzqfjhAIZ9uWGXWCEYlOYaBJm
JCXF6wQA4lpmeq6xMy+vHcfdmTU0Y5xOatizBy0FR59tPpsdXA2zdhz5Epsis+5H38mAbwUMhV7l
Y4KUSzAbc9Tu/vSlis1xohYyXH/HJG32HzUz+hPLi19a7IeILAz2NAyl2O4ZXl6qd+QsvMsVoLrH
7/KBoRLveisKe3kgPHHt93chf7qNOE4+CNhNeZ6rsvF43uXd8yAsInpwfItoU/bhvmzN5+HnmCYX
LR/b3HaqlArj/pa+yqSwpi1cbsWVWnMYSDTbastzLiwrYjQTjdhl99g0bZ0tqs/0udQVFcnbMxvv
0LpRZHUmygTCVNeKynZFE6sIneJCnYT7gGOisi1DjqzBwRwCEWJSs84KyCIZORj9e6rOYe6Ns380
qnrZd5kF2BlwPoXGrdp9cAtYjoFxkkamEB7bjKvs2bx1A9Qg9ho7zAb7OEzq0StvQyPqoTZGZbfI
1+kP4V4Uzn3Kc1ox0EKr1994nw1JjRjKKk3ASz/3ME3HVbq7DrjvrJB2PWxzji2/EZhE4vGqupaj
RBWgSCRW25F1TmEvZvTkteqABmmNWXjvaYWkKdrcCKhfrHSsWCTs52fZ3T9oDisXMinrKeGMUvcQ
L2IwqTKpULHjAnhZXepaeUflKRarfLJyfDciggfd3Y1w/OSUlgZkIRn2lFfs3Wey3UbYDm4cxWOX
yEmyfEMv4wMCkkerzxUJR7kJ5MqoYerAiCJ6ji534SxdG/QvZbyCv0QTOhkA9F25ZPz1MJO0LYdu
b0FFtHQ1gTwwiv/voDmBdKtw6c9mVKz71GPwDp/qiijrs1hPRd0qZW53tAS6UYPfEomdApYUuU+x
n0fiDJpk37WVrLWldF7MgjVpOSPDgIWDwoWYw/ESdGoJ+lI8an/PQmOk9svfoeKT3pUYTw2hrNu+
C4nR+HO+2TAG9HKZxXmMmF2xdZPdE01TdEHXCQYszZ1r4hCpz9Cwo12ICjwcAhKnJt7ZGv+kFN2M
AEsNw3Uazj+h6RTralo4JiXg5QkPnOcLgeZMg3EkNYSQkCl0QIYh1FR1sK3ZOy9ofxGrbHh6PGPH
4L3shji3L4M8cckBa1fFvNqC6pVDJXXQszJ7/IXxXeeiD5pWO9He0F29APW61nrCjvC/4gJ/3JM7
YSvN2gvt57HWAC8oMijr5H3r1qYQoPxegpJml4tA0SZgMN4lKswdTVcSulZ8yIZS3rHB5eAkpz+b
B1u7XSFZEuy9Rjqg68Gpbm78anZZZDsIWSqNxlzK8q5GAK+UIAu6+2e8WUwHmkSUDHcXUxNkfHa2
Bj8D/rJGbQnJRf8RHgUBFTL32E1VzHEL6Ct9SiZ4rBkwHPMKkOEiy5vw8IdAOEYY13C5oCgokKpF
rgPJYVaR7hHBsZnxz/gsNH3Ax+gu95R8PA5XTQV2lI1lQVN3D34SseusebrezkaBDvkOl5jgx1KI
PuAs6q9huitfSJuf4f6ZRU2RiqRdaRLfF/Ckc9lbS7sml7krkh2y9t8pff8fNQTH/li2QfSOhr+q
qfoLFb7xW/v91CPm6bWHv4zj5VhvYSQ7+4uqjijlA/YLlZ8C5+0CJygri6jJUkilCJCoTXqz7Ulf
ROogqwDniNF3RJyIsMpQTuAFw1Uv3aeYEeXfJO0NKdd1VwHX951+qpHR43GXoO1LdNDw8LcJc7lc
ysS2nxGCyKm7a0YNgOP2jZGdxgGdzjjfz1aZbodLCH4T5QbcE9fA5F1UpsRnPzfgiKXI9me9f5dU
swp8FcHZsY59tjL5gxSX5ndNAWFgfXHdQQuLq6d0ziQ7v9m0NTEXW6YiLnYf3es5i7GLEXlu7Ujj
O0PJnWRfvHv6+tZHQVnKMQSMua8+LFZ8jxE6i1xOGiRw4ysn9JWrhVphBuZ6zFziozS61BJMSwyn
cyzifjYiXWKqk3CWLKJZUT2lJIDc1tFa0861fgXV2Z6wC3bTNVQlOf7P0bYlvhf6h2NvfguzkNtq
XRNy4SGogAOXJZZNiz/4Z6Fz/D0iILatP9nR53VCgI7sL9jJFwhNf4IYLA/I3wa1QEZml4JvlWfB
VGrcdAQFjqL4sxri5BDfTkBmgFrfEXFmc+KCT6ODO6Aq1qAjfDRNcFVtCQtTPvzZudD8bSYCpqjV
FMTgsGUHs0dZcSfNn8Z1qDCLdjKIObHGsjr4r1UGoYRAuV9AQbu1a05o9RpNms1Dpr01Ks+z+TI3
97Vp4TCMQ787k0K+LESvUyJ5yD2vmGiA8obTPnWJATMuFVJ5ThUkyIe0BWFHFpcsHbMMcTO9IfvR
gLJVMBMmLHdOXW5rW3i+Xyia+Nz/97tNUGSsSr6XhnTAN71HMWaUKkwU95za3MYs78qN7pzezCuy
4viM2p7iiPSllx4Dj6JIi5VQd+cZkL8VlvHtRQJiGOb1YBWgiLyhh5Pt+zXbj8bYyalV+DVDiLvE
JsW5kDOhFE/K0f4hjKlg0Kxx7bFXBCtMabfFMqxyvhx6d8rymmy1PHiNWa+kj1WejkMeYFEgLsUo
8VMFUjTd4ftWweHw0EnxaJp3epXH2MGeB33yNdLVnVIXJRUXj/iNGIqg2NAkfg4aLiDeBbHZWIxP
Hkq94Hyqhoa1/+g4SURHEDDLzS1r5H/URMw3Riyq5mkFotLuFyn5jbRkWxrHKr6drk7v73Z8PO+Z
j6/Y3wvfTg8eBHSkMZ9n8W2trrOreGajcim1iiJk5xLQbrGWDW0sGl9SLqMmkXE+j3wN87DQyF3k
XwcKmb/O2itWfitWst6w62LbklEkINBqG5uriBeVHbe3hERbdpjtv3gLstkcXJp7mM/TXpiQ9rr6
mKM1h9Ga0bhG8oSm3LyIrodpJlF2l4rGikntYeAJtPmq/uL8qmVHa0/rbM2JGRHryp9UN7oc/7CS
ZKTjnFirwC5+FZmckawr3w5a1iU+N53pVVr1JLHpTa8QQAeTEAnySNEia0LAjbVEOe8toxo81/Nr
AT3z8aE/OZcQM4R9Jq+g5iRN7T5PUIq2Yl28u0bszd/sf+hpQXS9zL68Nw281KREJOdOL1pTd4Kq
RwDou9DtgEKhDpKuaLwSM5XOsYI8efv71rW0lgBP7yPkW83bAjkNoZCJpQTG9sob4/KrXKD4+M5V
p3jiaS6ebLkm1oWqjHfCIypRaxTjvmnCaS/h79cegW59SRU0QXoM5JhpxjTJsXi/pyPM4gqEwSgY
FiA5KPQcwyRiqkx7bzBUxgkjPEszXumSVvh6A7B0Wwtuw4Ghy+t5DTOXz8+w/u/BLEW6+Ka2cdQb
zWrFh1hCg7L9CEWcOw06UXo/ZfQPp3IouC3hqO8GlYRWAiRZHPdJlSjTKYyUuqq51YTfVf6IdmPI
5aAeH95Dj4xPvjDyRMcvm4uLvAitfJkAbakrBjqtcLmM2Yjq0uHeQgqQCDc5GWv3kj5u28ITbTLV
5d4hWJK89Hy3j42vSq2EnjEWHQPzr5o2+XI1zw+8WhEgM/FfNWSXoaOYJjppExrj31kIy1h8b9FH
qyMM62AH7f+b9Cg40nPCi9/9l337AueYDY75yrEz0BywFtpCnRh4aYmva78Ls3HHDyzXlYI8gli/
lQ/LZTCCBfUlSnEhFxJzUoJ7jkurCHn8AOfpiDb4MuXyc7Za6F/9DzwcNF4WEPdC3+6VwKAz2TWb
0WK1Zt81EP9vB/RrmsGKoxcElZFA8xkazqbrtDidw3rfwMDottdNyvxAhpyL5W3OWwt3C1vP9AGj
2jW20MwSdbCU+wKwCdaX7l53edKkmYZ2wCOU1rdTPjtL4n8uLAJjqkundFnMkRb+toTiFxUVrMxS
iskWKEzLTf875RN5DPBcyUvsx7iorBAvcTPJ6/FcBsdl3RtK8bkIER/w2/Hi0FuwaD3VOhaoW3Tx
HvpH4IXiz/W7ishLo/UKRZ468gU7MwAvzA13DZfOppCayF7In7Cxc36il4XFixjDNXvmb4+P7wFV
XvhoS5oWZiHBaNzXSxNrIdu4bSlS66twuLS9rk/ARTCOWgULKhtBihKdhLeH7/cVjoVsfSnNiEle
X1SO4wO2G6LewTXLMgMTPK3G27ypV/QaKiduZEsPD9yc9aBnpiG14snY7bP0UwMecs9+lgE82dLX
IZjsO7qrSRXAXeFHSmlK3RzEEmT/wQHYHKq9TpHh4E618IpAD2pZj2KPtD2WOgpxsDrg4YUdMxZE
nZoog0EM4SClxzRQcMPSSx7SxDPhBKH0bW8ibRewNoc7t+4vao+K+odI149AqlGTRf2xn8uoBdWE
hv4Qw0n5z7pFzXcUFLKbvuPH6ybuJzfAXQ1arLihcbB2XoIHm120hyinW+92n/UyceQJyA4crm4w
oR2usumAmAptAnTUzZqYHNMODowusIEH1y1tzkr0oiyBKfvGKKM+dFwgQaW+Lk6/rkQbiF+lXKHK
MG+c8cz168vlY4dKuQT5tnZJ9VKR1bBGmhPysyi+lnB0B8It+lDM97g7sMz9YFB6q7v/QcvqmczX
PWQKsdWb8jSqOBSDFdss+8Hn5hYHIHubJvCAJBwev/eU9g8y17jj0Gh4sE0FfmA3xHsKQ5QL9vjX
KuJSdQSsqwWtn7JbQb0c8oUQ4QEtYsnC/a6nyZCcIZ6GBa6opD7Mm6Gf6J/lCjWghapM4CnPOhgW
joNng06tq2tgG/N0PKztUMlSbiv8DWhRKNMeokv0/eErEC+dV11azjWGZlc2Z6tt2srGvZEcX/+g
Ldk4oUc1v/jifRMAp6HiUMaOTuujOoiK5OBI3FLM83tUDc4eP9QvXTeKFUeyYGoayUsWybSiXqTk
mBq0OgH7mnxKATmGRc/ZnSL1kgXl7ifEwPS2UKLdL20kkuTFx1vYnOHHh9H8yCLDDxGYB4jdTGsI
G017ldo3O0HmqzxTTAlsFtNnNjQHACRlSMPsqTkUyIeDaCfncXjgtaSHjXGIMGFCexKGoLpoTtWB
PwASsu4e9L8smU2yg8xoBQE9GU5WvS6izJzEQCcHqBlyUAOQvyqCLAd/SVB8xsqPD2IrTfTvoAdx
33gtxfMpYNsZrGsOhaamLuwlmlotcybExS4WWJAi/I01wFE5Ga+T8cn+opfkla1/PosH+IXA/+9z
MQlSgSq8tlwkLgZCuZzBS6+kgka+KgdUsl6z0J9FN6S+0jf5h1/HIR13gzXWdivmfp0cLgZ0Mmoh
qDN52d4BvqLqtCeVVVJQe43dfhea8i4iQW4wzCSTQFgqvVRxDWNdPsXsmosRtYifhzToLx4ISCuc
ScsxOhaEEfyc/LjcR5eNRWSz/s9p9ayaicxh0tEr5G+3sCtM1w73u7HlUSIgZNx6mHUpUGuTka5a
iEyn4a+6AaQXSKB23jWJKs0NfGPyNNFdC1UGPOz4InaOe7mk8UlAZfbleVuW4IHhvh/xZGP/UPfJ
euymfWrBI98dNkCT2Bg9ABlR0oXW+I1yX/2DHziOg4bjwIzckqrtelLtZ+ZybhiFXZOypOeqOUjs
XSwlsGXwAf3kbTroiWYk/c07C/yPI/9GurqFLW/Y+sbo/VjIC78xsbFj+4OM7nsK0WcmGwWELnBC
Xfuz6BB1q0VPNhra3p2no6PgOhdxjAVvR5hrsOQifQxOCmaIn0M5ehhNOxns2QEgIPcJJgq4eJd6
XZOQ1OOi5cjRPYA1zvkUvj3clfbY2WfSCQxeO7WxJK16nv1vcyE7a+g6nPyrVWKWDmCAPUi48pAj
J9HkWoLb56VL8Qv4VmUS7yhVyIMBSKP7q9Ape4/73UPEVmFvWYweFdt+pFJJqUl1bYABlcJj6ynn
IWWL/Zelr6xSMxtb3cA4TJNIL4trUR2tWMVaS5NFNaC7J418BYp4Nd3WpBmkWnnehltxnnD+Qzcf
ni6AxVbJ6i1KcYyl3FiLDgmgIFz5h8kobXa6d9uy7FskCW24XVC/jpTrnvq8tcsMfBWFQr5/G/uF
LZdleiJEzFl3KpVIWfZ23XfIBjk+rckv2y7APzOfe+9lna57TrEEfWbvVjEfjNyi2Ou8jwIouTZa
vE2Z6QwqMmijtNTZ6zYIlI1oUuJoAHGFztfyhVTC7gwQoejNz5vR2GAG0uWksI2unEO82Pl5j0aJ
g/sxCJABQ978PhyRpAYIcxQeGTJkIBCAvbJVyU1J44F2Xvu9L8iyn8uNxHswoiTC2pG/8LTThUEU
7BstcpBU6ttWn2Fa/6GQKviobakvZ+yFVQuI7JZPUEZNeNV7A6mdwMIzAVJFrmfdyb7ReHR3DXX4
lDlm1tGeHDjfy5N2lXN2RYriQwnFuysUrcSVYwuyrd6zFFOTkSQtoykd0bhMyKvQyLZrlVc6NXWM
kgF4QcVGqJayHpS961KHsRxmSU+cRID0cqZ2xNtDbxnX+cSH3ZqPZyQeh7bGCqW8Gf087BcryyKc
zsUxHQrTzSFg+Fz1b+FDt7YcPmTKV71dC0LJQvX8nzKPSMmInCZHARx/RbZRAB6eh85pBN0n+LrQ
88u7w4ADElFUHfNH88YuxelSZrWkW+Rv0h9i66j0YozPlcRnFMf8PMITYaPXCkg401EB6Zoh7ZRv
rfYa6zIJI/Ak5/UhdW9Xadk+YhbihzqvXgqg2e7VTdi7yfbHdVckt4/jIDQIbZutISit8vm9Znqy
yhz+cGSmLizn9qxPfwJAAkhII8nx5qeusJ0Aal91LR6bsSCKgdgj6YXrMnC8bRWMmpOG5zm2Xyte
A1z6O1nTdX0ru/HAqPjo6rbbArqmaLNt0W3K0YGwT+UB3wzRKq+f8HrRC0c6Bs2TArvJKLBu8SYd
IpluIB24gMy15w5kMGpCnVedMWFMVIau658yvWhYe+pCl/aXeSqtQ7oE3DmCEIoRx82kkZnEbbh0
4s/I9fwxeFNW/YqbAoWL826YU84SQr0DgN7Senwv7Z+zrO8ySVHkWDjNMEmQsiMF0PiVtrNciwsZ
6CX8yfAJA5VhZx9Xe+4f1RZDZhHTUGPlAjwPRjvWiGWLA8riT5T7Bs4FAuRv1pT+Q8RzB/pJsfO/
DfXIsPIkW4BLxolkbL2BnDOpaAtaSGJBNDPRS6gceEL7pfu9VcbfEyMKHX4dzICK1fABtswrPCjZ
2ixNLrikaqwhI/7hXbNJSlAbl+jSMh+mbiEdf0Dy1hHFlCFXecXuOKtMfujcxR+sC5P8vlCJGPpN
3b81E57z067PBWfnehXwdrcFwnNVIt1++6W3W3+Gqj6t4/GHVfUA6XdejoIofEhttq9t8pL6gkl6
0pyXoieQlsif73n2XyQZoFhahGsAWhx/l5yTaC6QmB7phQqz7mVaMViHszsp4kuou++oe4mqPg3L
DZHYkKcDT50zPZSKE398tw24t+GYmShQKTf0bxmFVi4pHH4PEmEVDPMiyZtJLGCrlrl9zKFcj6kY
byZcYI0v6TEhMnkpON55WorvMOMLXz8WuZsKv5rkk72W7d3wf1P1KLNhQlF1G/ECP3AjkT/Au2D+
mbzSItD4E4vJ4LgmZ31Y78ySIn/Np8BHxn2Ql5WxSfcRluSpQe5j+8dDmVuFYwj47Hgz/6Y2ahRf
69tGtD0W87CAjZcvd4fVLA/K0OiFg7kfkHhKEUJ+qyB6fHCSoCbfck7aQEAKyvWvpueO8jeJwerV
skEsUBWs/IkrAN0ubiOTWr398n3ZZ9MgbzA1pR432fLJEnpz0JTzifyzsAnZN3v4h+AdB3uT4aTo
eOlZhkO86FjXHJEefxVf1DzPj/bE8bQQa//vZiKBe43tWEsAnthvOR/VTBqv1CdgD5k+WazEA+Gh
Vatr+MXt6ZpC2BHWglfHEj3AfK2Q5sqVMRkR+pY/diEb47CnYTxz0aOffKJkjCBz3ddav5N1r94I
VIXF5WH7Hz3/97GzEOMtbaP82sQP9ibk0xf+dxwe0QaINAvZpCFKkELbSY2DJCbxR45JPYYqXHxW
h1XbAy2ZD1ZW0bul7ED+3miDQ5ECDSHL4jefTWwvUdjLyyx7Q6lCzBtNDGFpVbgEcCOfW3cJbuTb
rAW0bSEbqGb5CQgRzGCVUkNUcGy0dPcnZINtDm/JU7nSRlioQnbhc7QLLBeGTSJ9QV8Mv4iyTF+T
jJKykZ25QiVsesYWjSqBy5DPZj1XqE9sEs/lenNXLBxb+IdoyXv7ajtY2czXW372c/ceOWLVdqDN
US7JifMPk6pwjJJwYSrOTti9Iy6IUPTp2VxTgOM1vKo8JWQ5AeM926I7v54A/n1qynzUWg576bGE
kSrabwNtj9V3Lb3iIzrM9iJfEXzAMGBFi0Un1Mc4bljCXVwTQZTxbwzI5x6DnugLpVK4kqfqBRMw
LvHBYRNA8AX7RgsjyoARItXgHjykPPhcwv5WG2txuei5xnWMVw3a38TuAbLkBoUgLwLZKQXCeIue
UJcufUn5vUdGGkI9CkAfl7icf8ymKfgM7syM5AQkKlXl9vRbmlEGJb9K0AQ8plltJvgnEm2/kR/8
8x8IBpXVWxhZIGwxMkcBZMaB1pAJVaRQCl8sGRkHJl9iFvZPr0cLMFYM/BTp8SzikHEVw39SUFcf
ak3yS5rM3q3ZgQSwUoxb4KRKhzOtj+BQxTFEmCdRmR40xgvb29orTjCc5mduLJONHI6k8gSkh+3D
9aNsUdIBoj18hHyxVgsrIwWAZqAPpqFKvZlV0rPE7F67KZdc7k6dCBmKyakOe6ZTGTg8p0pkMBHo
c+speC4QJToIlPPlyNqFFj8Q91N2DWaXCu5uj+fXvH7UelRjgSanwG8bzM3Xn/1AEpyedtYZNuWX
w0rhyd1btvbzDUuN314Yu/mvbV7udpDx8YE/SlEPUhDpXaUZOXvVFOHcDcNfV6U9eZ1crXFTpZls
aFibY1i+V9lv42CvyZzE/w6G4Ndw7GNutVI/y7o31+BJa16Q6YwoMS6DMwoY/OovMfMfK+Ks36ku
PXj7a0W5GnPMOZGXArA4Ahj/0zXfpMpW9wujkP+b9RZp+VymAmkWs1J7ji2Ysm/Xe/CUVB64J69q
Je1yH8e1L0F4+AdN6bsSjm6qT7kqc2wQ0/IcismxqQHEWpfPLpfLPeM1/M+FMRjM40pNNrgH0gCf
8HR1X10W9K6VDif59qrJ//yBqnYKLmSWs8L5rlwJGQ5GTlT/gITzAdpQ0HJNVZ8lFTyHw9MikhDs
21bl8nRSeU8vjXXSEabEv3b34aD3tEFDwgtrPuTobP9dx10DxLGqYt4+xAeFFe7qqOmrPepm8Q2B
B7GIRm15qF0rmCySJvfB1Blt77xyomrtggsik20ynh+CgPDpHq+ZIZsWRkoSk3hjGN00UzAD260n
hI9FXXBw3D4+PYgmjEJPlCDPRITwKBxPSQvJ05eigY3vjGGGR0BwTeWRdYjbJJrlFyKGh08Qz6FB
5z0McmAlK1vuXwRBjl86sDkmpoDo/QS0ZMpvzMNWyD1/oL8dULp+IKiiajn52i12VjCWfHqGDKsV
vWfQsFp6XrelK2jfBVRl/+xkiFSVqtuAC+F4U2+eOGURFEJofcLhJGg3b8ZRwwMxjgbrmV6+62IU
SztZ4Aus2Qn4q/LPcQ8VqNLPvqTJhw8NIVcEUt+8+XKb4kuvSsRKCpZtBAumDcfw/F+ixHubgnrJ
ULflx5re3kowTzZFIfaToarU1pJoHg925S49iPCEAuPrtESZJrCXfEM4uz0JRs4hBwQ58vk+gu8a
w/SU/58YneRaYfIWkLOO6e0zJ11atYLm6yAhYiVTgearCQGrlhE2+5lF9CXxB6IKiw/dtY4Ve2HZ
UfmVpj2052UdPee1J6stCwE2VmYiTwBx3kYAuaPFzRZne+A9VuwJ5sUvM0KOgFpok4CdmM+fzbJl
0/kyg2bdALXnfNEsyKxilxUN6MULqADa8vE1Qy/3ztwPUBq8Xh9UDod41P2+zBVCZZx9gt6HjANx
ohPkRMo+AFx63YnjZ1Z7oUvppb9toqpRDGqdJGr0EHu5q9MZyfQJMXJBXA/Vf7aBxTMCiHXTx1kL
bQ4zkG9J1YFLlXIwr5u4HZTcVY0LPVRlNkw8vPTMpDE1ZYBgwgxzwGexeTz7tTmL5l1m4r1Zt4G/
tMddHH5qPzBkkmH96VNLv6VSsX1fTIejyuRNvDYe0F2ifK7yIJ56u9m93cWX+y8DtzNu7EebkYII
eXbZirCITSTRQNuaCigyArUxfQ2uv92J8z6C8ovw6xRGSv88Chv4s6I8imy0AvqsY2e9ybYq/71X
dJuPOdac2ZOi4+1COuMvXp7QZFHHx26I5GBj6ROD7OWehUCxZD6nw0Onv1yRmfhQYh5YRJuPZxaa
3HUvrVBuBdZgBWQiYovS+egvVQKGL48lJ8wn5ajQ7nH+j1g60E54+/Kg9wxCOWW3QzH6OxJok9BY
+5kGdrHAqQocrkzgvTHd1he02SdV95kIdVnMm27TffGWItqZbj2UnxLup4QClKKxgONdcyYGjFDp
LfKVhjkuNN1bqjWadbmxEC7Yc/nzGm1Tfcu/DoG126VA9rw2C9vIr1ijsbz4mSy2yE1Wjq88Dzqd
M5UiCxE6AB1v5vbLhIhPNRwnDwVTk7Jv7E47KEu92N3Xiqu4e9Tg5zygsxMKt2N+na93IbykWJ+Z
RIaFtSJxKEkwmB1lJFd6/eOCdGsgVsOG+OVRsXd19g0Bf4rG+BO/LNtWR80/LQBhcl+scsfI3FKH
8oLR3jtOokg6yyEpjpYn2yFc8ddlhLhfYcA+zYG7wkXME1q3CJjqpZx/bHBU9ZjGRq84edqO7cBG
pzJ4b8YeG8chjBhvCd5KcCW3rSCfMY2aGx47w+c6CkyyOiDdHguh+D2T2yFzxSrWJH3G0ci8Xaio
N5YzDWzsWNHwFOlpCWiO2Iv9H7GbuXnROAKy+ryWTwlh4V/SLL6zRqbipCTxp2f3tqfrS+OC2PGL
Bv7RcACLwrgyrRdFP3bMHLJZSNGmsBbGWo6WomPKRyPaVQeZig3SirQ/ne3I5qM4y9pIK7dbU8fV
s9+YaVOdFKSfwc7RzJ2xUwxYOgM5A4FnJB9+tl2+AJgc/HHlxzM3jcSpabsm7YUe8kUHknlPqJ3p
+1pjZ1D/V4G21HOy37xp2vNPL+PyIrBx15zACbdSZC5ZaPx90RSxC+gK1V//2/a+uXlGN6+/icVQ
/rbQpVdqlskqS3yhck5iUpcBpQhtnoMBu9u6RcosTczixk693Gg/NZmy+REJRbshHyI4ndn4GKnx
Av2auNMtjVx/fYpvMQ9IBtcl4JNRkO0e2lw0nf6C8gxxNpPj9neDGPEP1HLYViJcPGsTzO6C3Yy9
AFVP4mOQDw6bnl8y49V58FGOY9aSML14YX68Kee/QxxXaLtiKAfm6xAHO2/TP3U3hnkgpcZqGYDz
6ksAzXOvnaUKjfEZMxNhdJbMKiddQuMAiBcPFOnkUoFIjDCgwRe6I8Uu1slmj9iJ26Z1DxhQso2E
DXGC9M4rgyb4O9pXgL4UJUN8Wx05t8LTtOSze6jWE7Chos01nry5XhXjFROA4PjU1bNyra9koCyD
LYUfh/DmLqg6RaMtx0/Q6UhLUE111/v9+mlLtJ74A0baQEMFS+Xxmh8peu0kpC5kLYtaGZfdBo0T
coYaj2LpdbwNfxRMkbA/AZDHGTnXALO3emHpm4SdqqVu7B9uTHu9WvV8R1LGaEGN4gCEOUwbsdrv
HlOFdJTLpz6XmvkcwJtchDO7S+Oy4IFaN+bBe3KiTFLBqJ/v8J8BHZUBlhm/+4/McOiffIGTLyF5
RNXBLzr/2pivr+6/p+Tn4tx3b+4nwi3BCybRkx8rwzu71CgLu79juZ/kHIzdk8+xC069d7SVKgVU
A3dFUx10PlzIP1uh3AISqxXaX8MqInZTqF0Mbk1agqW3gO3q5ZE9T1lQm0tvpxJt5lPJ6iU8uQaK
S5c7D6+511yatZR5+LZIHBEvQAh6OOrUsx/YuRfJburMsqSYlbXuYYSb//X59RJlJ0I06iMSxqoY
KzlGstkuA49npg8vCLm7L1zoYW83G3gzGgTNOQ2kgD6COb9R7Ohu5CmmGDG8224SLbY+NEsyagkt
WaShbq2x9oYKlEIL5M4bYWxJHM6HPU7g0bjDvnAtsFjZQSuXnslo2HpAdWedby4IF5koHMIFMohQ
/tloB86fFJVY6nHPEktVoGxbCnXRTEjwgEohB8yfjyqVgj76dQ7eJPDRVumh1xcfYc93x7/OaQip
NzAoki1qlW4n1qh2f5A9WxpmmXPEHTHsqzBhCN2/4/4Ps7MpQBGwG6f1U430/WxrHVmxq8l175+3
7Uv73vRTRw4Scm3Ml+43LC1wRsObQQrSmu0HrU5zcfVGpKp/IM9j22fmWjEtUU+4TX3MUiDd6aVV
0KFKX6GEcMB4wNjFMnKTg738Y0QKK3dy0utxvsScir4t300FpjOrAmpdWBcmgt+cuikfIK7dS9IG
P7ZvJoaL+/QkjAqB3A2N0Nx+vgozvadY7LNQoGRhfGAGQ5pTrWr+sm5Do64GZMhYfZmSkBGwnjWX
ztUhDPOYZR7Ucj3PnnrQIL89VvLl/4zHMY69MV43pdixYl5tk1+7wvGexnkcDbUm8jR/JLHxoiqe
Bq5PxFduQpbfC1GDmjO5egoYjiFnohV5ByRDKs+3BM7GhXwTluFpCzi/DDXUU62MC8g0mIAvA0Oc
/TMZsG3rAtdbpYrp388ajIWgh2RXWOeoQe0EvGWX7mXgnrkCcjNdboPUqjt0TFLjCRN2RaR5qgD9
9RDVeAu3cFiZoui+GM8ipNpOL1bWrUcHRQ9SyDe8WPibiuHlvbKMbmY0Jlvx0UjT6/aa3NTJp/+T
L520SK1R6FkesVT2ReS2hrYflXJXRXT4LFnbtT4RufeRByGa1aXi1O+UEvFOUXkGrd3Fj17TNEo9
9RYokd613fZp7/nT1YjGN4sBmA8X5VL9shVREwxvaxlu8lQ60+6xHVi5WOtC8BrB+zg6a5UwxB+5
G2gnkDrNBbF+8UeqK3nUFM8CTV9GzbiZOW+8d7YZ12cXMpj4b2CKZ92t9397OhUnS6Dv1Xg0mlI/
2u6b92OC0rZ1MmNVJX7ZLcYQ1661/jBrouCW90cctgS0pdIlBwhg8/hbP/w2mjwuEwrNs8ygAT7+
FEMEC+P8g14iiL8RPX2v8l/vF6IAYoG1V6w0Ye9Xt8rfCovnt5giUpPIYFf3v7Qp19yUJBxgCnjM
sBE5V6qsp3dF2G/1rpPqy96Kd0FRPVlalHlbfOTcsq34XbaDo5DvdkqPAyZLM9n63L3/rMOrPA1A
1rqIf3QPZ9gsjgFugewL1THCtBH0qWk+EP2iQc1jod0eawFs6ELuBfI3Lbf8Xk61Y5BlbBujJEUd
Yy9tHhW+N1hj7UnaH1FT3ndvivBC+4xYY97F+vhgO5t+qujy7qmxDCvl3ijkVSoehgCg86Zx7Wwl
5Oh+8bsTZ3KMtQbrp4gy8vlkIrSUTn7friDm3mTdFOrBkgSk6MpYgUA+fZpjjiNLBBbzbS0J13Ix
OvOKV8xB1ZrgMOi2AfD4avxhZ2Bht2EhrsFjpOldsRZuhbRMKQS1hKq9uyRI2Donz9bQMdnH9krN
hlT+/8ggfsmgj08yMctQgVsh1pybdKESEf/TyO6PfBnjG2Chg3ghRLtvurVV93YJT3Eeb2yfvZOZ
Xp4/OcoCGxeoc8xXMPSMaVp496sY98j8YqnxBxAFObTYp+GwioemOy9Dx7CHpPKoFiS57MdRB3ea
uotPoJPTxFpoVWnOtx1jfT/yAgKmIF7QVGwhmOgv8zSQmRzoWliZoXjPRujuK3I+7+el+O8gS9/L
ahEV+CzL8B/MlhkSyOGahKOVWXF4rvSxgKNtZbBeunxo1ev5Ruh+qBSZuJpAZIcLtHo6D8lj80D/
xQKuv+Ckds40hiZfrTfk0LvkZ+96VU+NvS+llOV9+fZU1MMRDNLoxBowsOdOunOghLhWqiuGO6Ie
i6Tmj18PAlRnUDUlTeEy4cPnr81+Uhi12rkGN+cCBxrU2n2nzhtxxHyzzW47Ply7kK3RS6OhmA1e
dUlE5Xz8M/lIvs+s6ZFH5QSOwjG1TvKHgXuGnOiQlR13bGU6n4BTcgrlXJJcew2jiCVu3stizMMZ
u+M0NVv/77jKb+EDyDTUD9E2naoVKTDDpsL1PAdrS0D+pWdwzltJX8S1RBM40Gy/jfryjFWITX9b
rnibUSd1C+o5RUADW1KSkYPfZNs25jlxELZkdS2meqKo6V8aGltCq/SGOiSCw5p8a6q1rFHOjK3b
DcwMjRn9GvkFr2PxyjEe3pc55t2Nyi9xNl3pDXHrlo+RZlj4BcfMZ6fOUhFdYMYL1MemPfGqjN59
fFsQG2JVegYDHAcnMGqaxkQxNDfTVlzWuDu821iiHtDsALoePJNnImMYSudxutK1hxu/JZ/AH/4V
u/0GIQj02bVomXeK67ueRsEnAu3kxTJRQ63MEF2lqejB7vWCAVrxPR7nMN8mYUzryMpCOFEky0pH
uAoLClUU6q9zWhncS4rwyNjtZPuwBfrvHg4ABKE+GoQlSYU3/3FALzakOAwTW/b08z9w+N5NnQXh
aCpysZzZQg+blnI4bkWN28Ss2PCcDb8UkGq4pcxwpUgGqQPZ8Y9x57ru5cbntQSGoQm0+yOzk1Rt
niPCXJSChBiIhk9mQAM8UuGkk+g4s8zhUZffxaFz9evwl5cPdEP1HDFU3VGZMdDf6DZDyQHPwe3+
LQ6mwRCxlSl/qGFc2SQ2s5vVGNsaNwWsDhMU9LEteVw0r7m/KCTt+8YJhKvxeTzgdTlNkUXZEK+B
pZxi0ITC7oPM3CCoRW4Ighe2e5ie7wa5Fz8NrAitYPvGeZnOSbqenjgA3irh26jJpJ/fAowHaPI/
W5WS0mRFRv6R905W4FIFsiKWrbBXBlkQa2k3BrRX6be12iB3uaazl3fNqfOvh/St14z5Zcyr0iUG
Xf0RHg9ezmsxDqXRm6vmalUOZ3aHaNQNoVcsOFNhzow6AVnzxOaN1kKBFhLExyMAGutePOIHz0Tz
zgsOEGxNXhsDa7iD/0O8I6b0LcLfaYp6u/H+w2KR1NUmhRuc3ycmzieGzwdZLZjypZKFzDQLnVhh
y3fXrfNN3mEQaaS0sodH00Q7u1ywbKSckmjzD6qZQqWBLZYdNb1ov8312GTxQLg+jWsMnW65hU4l
oYsYfMHjYa4S7oXK+ikQHumaCeORzqRnGCXKtL8Xk6rt2JSckg6y0JifDY33ZTkk6+PO+dCcMWpp
uejH6VIvtV9NeoVoNPhBEFU+n60FmzqHK9MMf7RhPuAFFtwMown1so5qSgFUjOaKFB6+FeWwYbFU
Q+vNuD1dtqG0Q8wk5KVGpaHWlvwVIGrifvSDeW67Cy4DJgQ5yQY9voM8BAH36HAsRGDPbw13rWsV
W6htDwwABPSruroYt6VLw3Gnxg9CFRYT1vLOBIT4dUjufJbmYtHA02/oMhdqFtPRbrb50xJJmQty
nGcxsaDBNtMR4Nh7cgxaUxlijKGG25zBS9pcCnAZXlAcX779AWRiNZ2jic6P24kbkAH+sleoFDzY
pqwa0VhWqLcMIw3e8kOmIZSGTwTcR8jk9Z01yqAifA+5qdLakwWOv9zfeVG8Qigr/F8w6jJrEVEX
F4W0322jVo9baOe8Hfpe5src44YOOhnM2RqRzFD8O7Ty9+0dLUiFsGAVEJgpl8S1F1oSOzjUVFXt
w+Nwqq1vjcgr3gfy+wGxpwwGDtISI6v7zC0YxDO91kf49CXJHHgryCQLK9TPMysBm2A7jM9DPUn6
94tjjOhNNHr1odFKZ3u7bevjh76OOpOYUZIFMS+D9TztfUo2ubM5wcH1XdzcG0WzAuAw3F3xfHbo
xBE5CGD3WmIJtnS2hTQzWBPULvvXG+qWDiWfFWfxFKMyVoObWYhCHvXcIcPFjDYz7Ny7My2brlp9
r+/x3e7ZbG8m+2SSgKhJ0cjX3hFPAecZQO10HLg7Hdcjns39PucnTzknIsV/gJTwNsJMZAtLhOP4
L9MTJoMgUDuKr5UM5LXtbXfYPDbSlwBO2smZqPrBmg7JniMVLCqK66sTGlCUUtP9DeFi/PlmEAxJ
BW1DHtPLKyf5Yp4rySUZ7aMrira+U7KPcPsDI57JMDnZ4bfg6H2zfzJHleR0A+G0gythyYjxbDg6
9Kshdur63rJNRoW00SF/lG+TEYcdPyzMsmfjD9VLyyIhaJpR3YUXrYPRi26VpMjY6wcSf9CNiayK
e0fF4kdtZOo2fn0I4Xo3+MV8cWM+qAd551Poo0MIury5Hib05o3rI6Jr/89yUdufgyJCUUkY6ITt
YCC0KOkh4lcCVAnDEzypw43Uv9QNNv1eRfxuKHQOlDwyDDIwN4O54hKsV7QUR8QvG5uO+IrV6ucR
39VzHh1tc7Lh+28HfzMMgmpm3YvNWU/cqr6LlZCdODW/HXju0VU+diRG3P1jjh9iVn34gujqINyr
/KrSxtHgoTKmLn+radgJgL6x2GhEsD9sVvXVw0KrbXy4ah7GHLm+3FDl6PYA2dL+Q5xQdGamR4BG
77orP61dLz118iFwFJpb+5xFO9S+YAdaGlsO8ZzJV85gaqUqt3RNl/aP46ZzZREha/cW6gLmHBEM
wY3Z+Jfd3t6hN1God91MuaRaXu8k5/pI95qjRZxs26ZpWv2A4iAojzkKp9gwJe5oeHDpZWoVQzXA
BzbjYeR4WVpDmZcd3C3TEvuKbsupvZAYXP9EFh0W1nrOaXnZeY9qit20GX76GyVcVFggSHeo18Hc
AP3T4f2808l2UPwBfDV8SAijcAni+5+zufcOJ6Q639UqDrMa+J7OXo0HwIZUkfPBRCL0QleHhSba
e/5TnrNW+DBHeeFQQqIR81ssbrwnwPvilrPSF5McWKk+UcAMbZaWuGm6/Yra5djX0+OlKONCn9DR
48FY7jR2yOvlegds/hxZmb9auytVyf65gLlZJnqIsiKqH9+TPwKnDJvsOKq/kPIX6NY6c8hvs4Ze
a9LoQICf766WKSxr06JdkuADOQ9Gl33Sceg4S+FD1+MIrgJe+1ccg6FAKGgMDU3jilglEllNxsH+
vX4W6c22U4vcZ4RD2bf7zS7BBI9ioTRklekeOn5pv7Gc+A28OX0N89MU6sxXhdG7F1D/oi8WH+WM
Y9WkpxnY9Evl7cEfwuliWn4tQRTMLIzONyqHTe56wtRzLhPtFwa3otMzKozpY75ru0f+Ns0weQcy
B4jeRpw8S9DswvqgCKaK/jkWLCZsddkw7GCP2ZSJgLZ0WGyscs2VusRUuGBeegJMvXIJcDa/EGOQ
GVQ1Vt7wrF2xSNwSC+qqoCS0a2vK8ujDXRH9bdKlfmFjPf5y/qsaOZ5t1G1qQ1GASCH7LnzSRBaH
isL9e7VOSjGzURMEDUzxML/6eXnsLxASaeugaWKmb2BBXSHC/Ae+vBRQBOXMkUo5E8N/jG+4MVlm
xgLrzWc/a1HsBJBF0UrPV8lq0b9nZUcwOub5EqnLiHwm4HcDo0LPH+BNcm5MsSP2leSJpy/JXnC+
Kp+PXjcisbAiHXeC3+VvANbbSNOxOduu7pLYb7gpATOadUYOyXy9whqxqlaeIfVOQ7qWb5hnNlUS
1n5VdSX5bn1l6Psjt2pW3K6GmuHfmBgaqytns924dZQOzgqsDkSJ/JsanKPtDUD8tAVhLyMVToEA
aWQJK9iH0UO/cMMJnq8Uco1Nf1n4PtF6antvdciLZOeKyZHZSyCljZ2PSvFh+Oul8SK/jbUz5rWO
gevyjjcPlInJguLTsmU3NvrybChNAQTwJsYHaeksr2We9t0X6M0SliHsi8ycTl1gb+zklUTpHwbp
oc4PHu2wkz3ymp0sAGmLD37XIgG16ujggvwuJEXoBMjANIkoUxpyXE9hVEvXxFEHT0hmZ1SODbXE
VTKEQ3FPYdsysQMgFK/9hKE+jZirGtGLS7h1B4OL2wPBSC/ZlhJJHqijUOC+JIs8ifQaALFKhYXt
3S41mlgXvCwoDLROomkQN/GHCnUYCpMgYu3BJOu1EDaNN1WtcCBEYHidXkWRRvpQCLm+0PBB0yf2
vA5QXeSk95GibenlfMLREHTpZd3qrJbtlrvRFIqZ1QLlFn2ll9uST27tyw1Pm9gB77vo11btBm5A
7pUWSRXDJGPzl+1y+ZuvuQ0aduJbczOAZTotWMajq7OHAgcJnF07FD+/z0jk7DmpQ/ni0m8iPc3H
gLuJM+EL/CrCsrw49xYNe4szcgdYqJWwzQ0ktCUZEhBpOluSCRs0lQhQI81SfKySlNQUaxV2RaYb
gskQGAKdBccQu5wCltwAxELALlyluyDsZQcK7VG+QInkp8p8lJxh1/2qn4FbSPsX5pWAhhShZRYW
pVofR9JmIrCtTw9jLjHF5ZXCIJRAwDlgEnfJnh6X7s8VwZ/K376wS3PxZjP4nNI4fJQlQQzicGx4
ZDanm3hZvOS0sKJAYqm5gePt7gbmnIU1fOva69+WzMITmH6gzsvbcdJkW4NdeuVf1AVGE+K4i4UQ
4P578t4owSedSpuEZqPgaqahE50IIi8IvVxaFvSCkAr3Zdvn3WMYoPYtQ4/T0VWuSiFUG2iol5mx
CBmQt11G4YTg6TvLM/NaBK9Crzkbp8BFQPiIEStOMwG/BSl8+XlT/cUXsRilc0NoE8+tUSfpttrw
1DjgZd5yGhguMBPmPihCSUJ2FRl4VAOmEPjJ3QUUXDRVzlOrm4elIvbsoj+uacY24HbV/jBP/1rX
5w6UFWUHdudtLGMX6pigTHmDpPvFoR6mmO2rupi/l+N4nt0AEXHSUwz69BirQCasA6eQu3ewLGHW
QVUNryjbSU77U4PFFZhxzXT1Eu4ykISUGp09knrqZby/nPvciZHz1E7uyZj8PZ+ErAKVTXrUdAo2
w+pg+tf54mvKO3Sqmb/wDShmCwYRCgVXieG+30wvSBi+PuIUkGAssIZ9btcmUp7rOpo5RIQZ+nNK
KmtotC7MBWn7yupyTZCZXY4znpdC+X5+uN9ufKsujQw/gSAka5vvSsu68A9EU1XG4WAk4Kxd9QKA
4z8GUoBmbao30DUmTxJ0g5/mOiqIfORY7qjT120chKqBSnzJRua0AqbS6Ap/A7uc4GUEq4hEiEPw
zZuwqJZlTYPmJ7lBY+oYSaAA1kZNhVBQJL8tVA7Y55C90XbFDeRSeRonMcXyzF1ivZmqdLvc2d29
L5YGpb5buWLeX2Ip96cvxwd4fzp21rkOtjPr+kRsmCokdX16Mx8irrHLAbpR/KUijqJYXLIryzVN
NHtBepFrd3xcYO0Las2lGG3ndJ3hRbiM0DBvlWZOvdOUKMpaZiiwLG6gfnNPw3jMrl5fII8Qvt4x
M+eqyeK6J8E1FsDHTXrHQWI6/GRmAUPamuRSMM9MU2ILjMdPegGzsSoi6ChWRzYoD9XrORshlKDR
eBldksj/WNCXZ00KQqJjyRqo7M3UtND8nc0gbDDl/31RbLVvVkjmDrKoyuD8oqetx5NG8lv2gOiK
rM40uWu+XCPOoALtur7Q0d9/fTjIjChr330MVLdJiBM1AqGBO+bbIggC7p8OPBmrNjLAaYOxuGoS
BY5IyrocSbdgRQBiO4L45NzngyS47y89srr0LHYMrX88HfDM+wexsn3uear9txr9bwUoqrf7SeoL
YV45MwefEGnaPZKdQA+zapGZE+9SM0B3rIn9orB3g8WVqG3GfGXOJcu1e26vxfASUbVbLqNtnlWx
aCK3U2zRLaJm5gTULPB2LoHy1lqpfa0+Voanx1EgTmGDxwQwaIx9I7vax1fRdp9Jq0mcB2bjrJl0
vzaOyN3dZCoro1hTZTDgKUj4r5Oa0YbjMxHLBxgx45EoY5MsvAiO8/n4lunJNrj715oSpGlPJhSb
N58M1PK/4r78v659uE4OEBsBWY8q6z6jjePzb/FYKBLDLEEApk2V+w6+Y5N8c3Vs53pmXlAHYOuF
G0uS4XvEDBvjj8L1aZTbuhEHBE9iRGGY69CJxVNDZgFIEsQ7a/EMIIKdwX5r/w2rXpAGVuMU089r
tL+w/wqR8Q/OyQECVVsbLd2kEdpBOuzyLjHag58r4jFIOuBw/1bgWjxvmZmdHiV9rT901gQAf04f
T3eKvLkqBECwhhXUKobDNDzbyXb7rS68o/tkZc01gltz8Gx4UBUaxcQF6RuwrGclxhAmBOB85rvt
ncE5TDlGt78Ov9RL8O7skMfvJ9OIGXq4Nq/wiGH20VpKApzHiPpexTpVEzV9AGYyl95MWJheYP7S
qss7e8NSJQcBfNGRfF2fUOZ+aYiFkOgQJdtMauHo6md8zp6hdPu0eCy0dlRQXXWshX+apuT9mV2i
TXIL+KptN3bmKx06z3ic3xUSdDVnJiOs3UBK/1rWaNpycQZ3MHicjFOfEZc3x7meMFgzQcOSB3b0
bGjH5oG0hC5Lyiac/zcwFTtCVY49jUhlgwnH5hBLDfzJJ31Mas//ziMkJmkIZVYOp84UUGbEBWr7
uz296XXeoqmr749+NAQF/z2biXf/F68ATSjkY+eRoMLByUuhAO9LsixVePp/f3vP5wEAx5YVKTsF
lsbdURUj/ZxdGOJNf3SlXIjUmL2I63JF+IHt8Wrk/4X4igPj9BKqM7KN2scdl1GC0zAEFwbvhMED
C/veLokcPqxjS/p/RN2RClRfbazz3PYXeqgU4qJytXeuUWlG0ESLm8L42dwzPd+agd7QtmrdKdj1
jZj1BMkXZSN1nHPW24KIGBx7pC6T1kNy8VphM55R4Z9YFIzkBaWDbrLfLzrfUzAcSJp/C+W7ts3q
xPVxqk2ptaqHvwBwlKvy5uF8AkPhlp9aCQ4YHf3EoMX67/EHcNbkB1lK8Qv8klQEfGJNiGHMe1ip
CaBKWlKDAVURAWbopb9GmX4CQ6ASk7LevdnG8wTxnNbu1AZWW2ImpkZ4byQATZl0a+iydUcRvj+0
OpokMJltE0vpq8mj04haOrEbqjBq2FP1MzuzkbkACCUpha2e6Gp2ZEl8LCPsvu1G7pAz3C7/BdtF
i2qN4uevL1Zxxsq5np+bmq02g2sd8tBemOmNg53K5QWTwLMkFeECcX9XryQ5gXrRB6wn8ZYZPn9B
0E7cmFN9W/mYygaeJ83qvmyflQKZ0P1laLiTZICa4cHiBoTimk6Se6cuF9hu+/nQWCdgNuzspXLD
LQ+2IMKy4LYF6TIgHmh5nZb0POqBXogop7TiUvo22UFsLVwKLYFgLrW6X+NGYgXDmtMsR4+304Vu
IFvKsMQTzJKIPeb/E04H4dzZzr5iG43pWuoSZYhFpEYSis/r9jSvwfSigRURtpckHAtDjnUmlPrH
RT4+bOfPtGKF3SunauFgE+i0Fc0eqJegKjP3oEbc2a+PnK3OJNE+obLFxMfTvQIPAKUw7ZtHcfUw
cB+Uvg4+nLhyjbLCCVClWBbp5jtj5R0UiqQbIlNbiSB1WNEL88CiVmkRkzllfZcGizJ3ocWIM2Xo
Lgexlc/3tY+lNF/jj/FveC66c98sj4t4+mvc+DVWLXYPp93br4bL+HZeAKxBqQ580hppnIhHfLLb
KleafzDJtt7XcO9nmbBjzJki/D8NPS/t1Eelciq/7L1qiut9jZtk5VQEVk0oA71iYoKbek7uxnD0
pv8xwoJx3LUbYEfS0nCVvZtMz8tDae/VCJPHRlTjboXWu9SZfrnKVia1Ik8jFAZXG9BD6SLbDkzb
p/CYv6DFn4OtAiDCQDUvqmxYukkx56+wnpd2xgWzhJxxgGNdHg7aZMnqA0gwkkpXQEbu5R6KzGol
tJ5YYdQyxYHj/WXJ7Ze1Qw+PrCrgZi2SntpMeMbFuPdSnSJCknQxnIAzw9PifqkoJsgi/it0+F3h
t/pOPnBpSyLIojIJc4ASRc6oP0rvyuRvgwsqvCMO7yQNMRMJocOlin5a8wU3A2Y9JUXLYVRKDaWH
rBNH4zjLAIbb08ryRqbAplBlytsAVMLfNeFHtZYd0KKJEowasRXoV74Jvhlc6NxcdOTqdg9IaZpn
iLJZyICThRVuaOBqIt1e7kQl/4s8kGYZPUCtGU+ROI3AWAdBSaCWWVEeoS6+wDXa+uAhKBEzlYYi
8IFri0clcNF+5Tnox0ldWgQzE94bMSnEMwdyoBaPZ3re8gcrYn4Nl4KvWxffYbAp7YqZWcIdbRzf
xkuwhuHt443AQhK5b+TKiF1+DUg5VfG2YH2syct+Zd5JUfpRZKVBIkgR2pkV+yqxpbJVf5spgn4I
9JjvY8uXuWz2naFeXmARSSRf33j6zroAGn+NDB8I3d8XuOdXuCdzRmCNEbfr+qaSs8b/rDjprNVY
EWKPTaPgWLzyUt1vQ1zz3tuMoOvpI+Evp47HZtLAYFxsgqDiZSBvVX44xICC3rMEM8zxXwa2sFyk
RC+pOXTe/SBnCA7vKjnU4rweV9KiM3r9lJ3MUb8RmAyKRXIqnIz8DwjpQBem37tMnhdiZrFiVJZY
NVxRqRVe+5Gt4rPym+nu4wG7ZsOw0AsfJWzNNuAeXkawsGAzYSm3cV/Pz8nv8DpNE1GpUzpjsaaw
VCaqGY5dmXvt6DLmUBalIHTeQVJhkcsFzBuxL5PS5SbAsKVVw9U9LSK4U5Ccp9EyBpg93GLcN2yu
DgpuGbrLolypRbnENR1v+1P06Xx/Eihz2j5jgs3s+VGQJmpyXt+S0lyCh42woWuwvZ3KV6Sor7NY
3uf8poeTaRK2fq161TNW3g85xz6Nmw/jJ6pilm4o5ZUh5aiiqvIA2jqRpsr3DJTDfC/i/4CFUkiN
VlomEjZFHQp1d1DSfFn4vY4xbgO84FPKcadFZlWzTdSBUxKejYZ1gIJRZRE3joNGljVGXgFtyP0I
2yslZ/QB52VvH2zUwdKAQd5XBFGNWWztybYnpa9QfY2IAZ2thYyXyWKDzXV3x07RDIjuaKffB+jR
FM8ESnn04HKo7Ti9aKouo8vZ6VAQLimRrdx7swrpqupGbXzsPfDXUZHn7GgYsmfymDK4IeBPiR8V
uWdzYLWulSZt+NwkbClX+BVMqkBkDeXKLupDPr4eF/IGEFYSCk9rVi14rJzYCcN1fB1hJefWyQX3
y0V10SAvAhHmaD90UyXSHQzLZNytuPom/V9GsumZGi4hoGrjo2Uj7HPmVQXSZDTuilyDqnawLXa7
pmocprKAlDQ+2HwF5PQ8f4piUn9Ll8qtLW1A0Ws5Nay1qTLAfcWLP0PiaCuGkW0gEalySpilBVNj
HR3OJoEgW5iiSPAqEMKe8RSAYNSs04kSCHKGouM+qwPGHUQ6kDlxESCfuS6fA1r6xqVxYRGPVYfO
mJT6QyQjIJAoFImyBt2vvnln30Pq5yWQmCXfsbSGbDE9fXlG57HaVySyFW7SDQ5zljq/vHnCCpOu
BQoLDynt0Li+AjTn7Sve7Ypr/pB6KgldWHRLCFpYmlPWEzcZGT6nz9GgYHMg+0y+1CEFdLuppAbl
n9qLFj6PPfXvuTswFxIVBNtjviCCm879/vicL+BQdrLx+Jp7gBBtSmNb8nzyUUIOU/l//WO9/brX
M1X0/Q2H6FuOV6sDrxq54jvujBxe7IpMg6QNu7MDiS2UtlB8OQN4vBfgd51huW/mSmdQSY9Mh6aC
kEix4HIomzfMT4Hn/5K5ngtybBsATreW1MkiEU8SCiTNP7NF+zqdwD8+fMdn8g1A9bNqQ8MMpQfT
MrB8ZNXey+VEfaSR/6mrAGUjTPimzmk7cI74ZvP+YcGl+94uNxBITRSnXWcXoDu/jzAURn02B8/k
bqY2Qfwe82X7FxAqhYZ/FsRKalbEJU5r7tAlmP5NnbyIanBnhEo+WIqZ5ggBgTNsGRe6ceW+helU
6sJThq4yiRS47UTCUs8FRWuVS7VgILJy9usigSqxa/QMgBjHFpwoBcoo6wuuX4UvIhFWGySFF0Oz
39gVKTTwtau0cHXx0Xeoqa4nrvL+iHJpkfM2FbUgwBxTXBIPUMtxLEaDBp0gPkuGq8CrxWK6Md4/
PQPyFWa2ZpynwBeGPvkY0293TvzoqxMsDpASpHY/nptaesguJkRXmRmd045DPGFJMrfcjXdNoSI+
21t98W1tKeyxHapU4+35HOYyZNz33e1kngiOO3reANtw5OCeGNEiUy4PxPfKQtc4e/cP0mDpMz/t
l0tQY4TLii4UDmw1A1AVPsmGaqVp0srquiQRuzoIpcr7iEzrwN8y1/RT7YPBxxl1W2go3e/jYK+H
XS52mB4xjWMaa5nVSdbV+xdl/FzAvsbSZX9GBrhjsdp0SqpprvUkOUE0R5BVbIPztGY//mCsAIXq
QMwcMJ87X2mjjBZpXL3GPLvQi+PNK+nevJ2zZUo8AtDWl7dTcao5UhOZERdCGhKkuH2CpNBdJiuJ
IFPw+piQtmaKVaIdB1vHz12t3PgmYilGies7KYCCAHxJ1h/MPgOtkuWxod25lPPir9Y8i3FMZfNd
PMMRUD4e2NWoU+UJ2oFj1miOxFHEJ/54p/NC4sgzJJW6Y3TWjNWtWvIp1aa+4tTjLBOhfG2XU6tw
56N/UXJCSyO5GoJUDK0mp2DC9sTBW/Monytn0FaNXvnAMUZmpqiTa8PJayvn1KqParB6jN8FGpHE
L/x2z4WLCGnZM8YCor4uufg5QRra+kK1q+Y2FFzgfQqSJB9TBgiFuGxbKd0UXxKqaCWJZSjZHmPm
RUdKg3GUx6dpv+UjsuImB7pFodkppuE49LdqFvslZ4lSqFzXFwjslhLigs8U2Nvg2bv3L5cbbBxJ
E9EQCBJe+DnBsHcwgLgN2qzbg1htcM9jwnjxPM4eP448MvDeTIntabJc++v3T+hYy5OSz1rEM1l4
sfged6nyUSmpng10RQpTd1vjY9hNi5spKqEKxQb0gDiQ2As/j8ENmXCtSFi+aSFdfEf6LWWU5DUf
yZxx5krNiLrTdpCpOL8Piebi1UXy6EDRv9Co0A0mmxkzfgURe/dVUj/482OdE5nScAi0lQX3+tr9
UjNQIt9xAoDfKp2/3qcx3g9uqIEn5DWZNcDQLo5AvNoayXz1zaQieb8qEOWhTr1ndeDenlZ+Ek5c
mGCKc9KxHvq9YWOlzW/JOAFavnAC3UxgyGmTmb0V6PVzPKdfOj1tbW5BGnKUVLvbunbrejvslTKh
ow+Iuq7J2eQ23q+2a3q3T4PIhUgfsuuB8SJdWCRiDQAMbzS4KeEFIVGfF7DUZmOK2pw4250+vXKR
J9fP5L51V9PxvJmQImIngx4jawdPv13w90Mtu6ruWBxDhid3cjpJhU68ntnxaxceG8K1Pkht6wwR
l7bFdFRGMZgtJ/FlzHdVmIdNiJfDMmuc6X0eoKWIPMe6inK9TACYcM9CkbGf9ZPvbRf60D1HttXO
yvWg/GwhlcX4JJX19XD9sUaT4dBlvDFdHXfSh+D6Lo6h7BZ7bnMy6G1fQphnSHki3q8zY0V/CUXe
swdKGKu0ofXRz3rHbP4MULBuZAgeWIvu+x0RLtDN159upuG3C612PSf027ZML4XpxXox7pm4Cbwb
IU0mgqMmytUoefH00ycsTEm7jTITcvj6V/YPqCghGCqLtrcGVvZlzfVyucCeQS14J/zH4k0bhwp1
pJTC+cazQUCnIXmjYRXISY88WgG/m5q/Ho73nzlnqkhIEsL0ofdgsb2P+te+7YjAEY/bEtqTTlLT
Zssx3E5/EMyoDjWP/u8wFhVGE9cNiWE9ITyrT90Eg6QPaEV+YGWe1v25moQyCrLllNLdO9lB5u6t
NGemPKw1wRcHuKm24vIxtUZrGXx8sy4Dkpq49kfaYBiIgwhjHFc/XcFe4oQrZdgpspbuzjXVIea2
T2WgQfj7Bi6Sk52tWlDjwdp+Os2V4o2yx/+RCocwgrnsAKsBUbT8yaLJ9MT7cuAUOFjp6HOr4Hb5
8QQ//6oUZ0vJvQ/jc1WFMIftMVcLG62B/5xF+7A5uRtYAPEtO9wd2QjsvBRHxavgWm7Z/ICpE2/T
PKW1kH5/eMsVLj6PoCfBiGq4Y+0IdcOcs0U3nEvcd4XcQ2Z43NrUY41grVEdhuOlttEv+40jaCCu
WGwHTyCmKd9szkjWzhi8SjStvbhmahHXWyDfX9uKEBTrlf/lUi5CSGbHPBML6VdOdMyf7IRSACSu
GlSEKYU85viPq71a8JYi2HpYR389Nu+MB+cBtoSF1uoKCggeZkDgLV6i2M+KV6g5BjytiJYPOc9Z
ClpeQ6A3A6s0pX3XmpwC8AfqOqXGTZ7OdUi6y9n8bojF5uAehIZhUEoCpr8f/zElW51/IpfTbUQT
EKO3TedpasgDS6DCFSLmq9JGUsfl1tV7hHE912TCvX+da0qTLwRwoHmtcad5cVu9JpfC3IjLCxKv
ju/15/L6uUVL4P1t9JVxmOG9bOjZ8DFMkaUUix6dQWlCZMc1gANF2QnD1lnYgy7yCjeKikwk1NUN
KUoRyEjqmVj8cuA4c1DHFYkpksBy3Pq8m9GeYVGJvUmVrqqUTjIAcvZTT+/BI1STqGHYm4hYzKMe
zYp8h9M+8KzyB4qwR/NRpX6+wbFA1QH/g7wk1n4BCg/db4J2IF2rkkB4Hba7VBavb6eqfqOzTUEe
UQNxdSyUCDO1q9CpXQN0Aeb4cxj7QsUaZXXmE1lN8ntc+9U4TjoQRy8UIaB6d74p1Rz/X1im8f8J
9j4FQDtiUCIiZYHR6VEc6TNn/u6emAeG1aBs9WfGCIHPYQz/SGYOafwUpRvGXWduAtEBIvyBjcNp
y+d/DjqH8yMUL5WfAOl8Mk7CcijvhANR7/4xLtT1kzT/N1gS6MJAPV3ctewxvwQBRA1/wC2FVL61
O/raAOSMjpYJXM1gqFJDjwArbWGFrz0CYsBC+90sHa0dePCCaS///cd0bJM7YRkgNXYZJTGV/ac/
vj3nEQ/IyNIIVfPyva68X2Q/4ZNMfbPH9+sdJsyeSSi9DTjOAprFUpVAA71POGtuVGgXPLxGUtex
sBATMgc2kFV26VQDCFkRxcPYQNBSkoGA8pACKj3ipc35FCqag6Sc4aT14SG2749Nck73L7fb28Q3
EUKpgS01qNxrWZ39I4aOj2F+TUgpB7Uk1Wds6h+iIqJuky/zbEw++9sm0SFTyDDTblOLsDWbBImD
nayW+j8uFHWXwOedF4uoSR3WC5iWMHAZ5zafLgGVSN7aZmiW/yTpCX/BCgM6EAHQyIZLmpf+9vj+
cMP3T8Gd0jpL2TU9ss8fUWx88iQqpl8Q4T4/0UkVsetqmnXZUUS422NAoF5R16iLFRQAWEfiRfLw
D8VKllLZCBaAx0mwVnbBevfQPaFjdneaDPfHidRfGR1Ptw7/Kh5yDEz9cXVdcx7eMRXO496KvuOP
qnbTvp1HVYX9Rk7aBPAu/fFtkG/2pi0kVugy9Mzuw1Cp93NJyM83QSf7UUiPrMdRk5lJZdwc2e4/
Uvkgk5llWlalOIM4xSb0oFahBhYhwBHz6HQ29k8qT2PsMHqBumDyi9mV7t0x4SDMkKRhXFbjV7Kh
pnR2g9U4Gt+qGVor/2wBftNXr6YX/MFhBp59ekvfw6UWrmB3SY3rUpPVzd4eBDWmrJCnb3BA+A4A
1uZMHAU3oKo5NFBKJZz9j49ivCP55mIPp/DYDGhJFxv4W6oysee65VER9xQAFUyJ/zRvlkxkUYFk
REXd3XsVWcevG7UZ3hM2Y8clF6Y64lMVkjPm1IFuPSUWMDXMCmpKCdv7M6mQIrRPn2fS+VeqUGAS
luk9E6ocfBYVLoN9dSeDCXRtf/OeN1cgpDqwKyYDwTi4CKIWlfGvypiJLvpBfVu4o8VjlAdvUSQ3
GxDM4Bd3k06HiXV7vEe48gMfXGZeUfyQEsn1CtZ+Cj79WmvIGpS++mgllB6WVTKuSbEYYNwIeR0j
DddZM4UEbJEl04GD1LfWDh66UuJKR3AyhX8B6l3uv72hPycgkSfCwsdKMSBqVNca1Po1i7SnseM9
su0DOe6jZ1GVO7PcynE82bkCKUamWJu8xZAfmyLv9VAJ3iWtRgztS0hxHSSJismSMk3ntEiA0Kps
tXj2BgY+RlL3uzbP9di61LLNw09vcQ6OgHCpzvffjAB6wlZpxadMRs4sIzdbKlSCaUZHmQWXu/8M
3gZhyPBtjvSxGmmBxnQaa27SBUHLKYI6eAce/yt5qSMinzvgu9eOxtfWm5ZwbKPutkaI49rgZB8+
t7z0TXyEO9zTgzC/+XXX7fHrSEOAoFjShj2kHyJxqIXqUd2nfJz9EDwhE45VrjXPjJQXm6yS/OFb
Z7cp86W8UuTt7c1H/DUbapdg2h3xHWCYgM5SFSFdoTd9LB+cVjKziNLjhCPPVUsLLgLUcz7h8OV+
uMDUgIFYl4Nth+nC5aXMiQFAdvpAjwqWWSJadeRmGHa+nhj8PekyixcsICQQvO8CWmcv4pe2oTvn
Nkv9/CwoatRw0XOd0I3UReXYeeCK7iSLa9uOxqNmBHtuXDmDeoOmLDzZFrnhIQQTWpmSWahb7Ngp
ih/CbofDDIrED3eCfDiGKrfUfNtGla6x+/rUwmSzk1aJoNZ0DbbyVL6jlr1+nuzfn5O3Wc//a0+2
gVCTTCsbVA09tI96L9MPqvgZ8QiIf0SV7rvs6JvMacVO79krVYheOOTteadVcfj/n3h5MOKzy9em
BXOJZ434OffKvPI7vZqIEm1IMHPufycYtWr6mmTk4W4LpY9/Z8Ms7NaVreA0RrmugeWHPoNysWjF
T0AJGskFwEzUBDYdjhbsySQzff1ou1GMhkpA+Je3UXVteiBjYzY7m8hvLkviy0PcD+NF5CJAOCHe
NQBzYxiEcqcROKQ1PEl3r3HxkOPFuy5eyfDXs2cotPHvsYqMFswmPLLA6FzUz+Dy3KPjNndVar8L
FFccvwByH+9SyECbF/gt2cRkr7VYHIZzQkntrNk15H4VIlXz3GBz3MvHO8YPbvZ0Poxm5gpbxddL
P6aUvRJF+w5Lg5143njENBRI4QQJ/P9ybdS2CF3FS+7jbPGfR8/5KekT2uc2HdF7bgnDnFNSYTMb
CQ9h08b7k18M5CoaGo8KIDj6EKpuwWASFY9H9t0YgejBrMx+gJ1fnVR44F7hicn4pGSZWXt9K3aZ
CqRrjmPCQfu+u04f14/Ov00PG67rdfRXR3ewQvsTymHItpLwJfaZ+aOtcYZr/cgrScCUwo+3TBQ1
4e2zvjQvfA0fOuIsel52Y9Le0GKWBn9nO1bl24akjiw30XlrFhc8FEhnel9VsqXBk1yiwReB7H59
a1WoctLdNmLo2L5rrrRJf296nJah4CsGncF8Oa67MubOAJupxIqOqdtVW1wUi3wrRZWZHeftjjZR
clkVjrEnU8OCMhZWNja3gf5lhpl4Qw4mxlonhXL828eEzgc5EUMdEvxUiV4jKyiuumfRGjoVGdku
pTsTJve4zOknQUcn/zcvso5vePm2v58HSEeBjiqvWy+BOwTkZqtB9tM+iZH1qPVvmUIyrV2EQVn4
xSq4v1wP9COG1PZVjqyXf1q2wiElSDEjYl/JzbM7nsnRcF/qG91KxGs6LRkr/2JowLujKzywabvh
ZDbeo7b2uX7bcBhdxoOk6PO+MHFqrTZjwtcWGLJ3Tzbi/zsI3XV7PeQxHv5VdirZH03vuIwxXoea
BLDX4RkNYSyVaO1gfdRuL8tEC/tTUBM4XWS6s7p+8t/H9yad1j3/kzEffsjOh+fPAIZt0KLsjh22
313cXitmXOAALzrczXAD2a2F/mPFm50PwigQdyKBy3QYAIAq7Ef2tENUBVTFuMb8YaI7kHuhbOJs
O/A/5ir7ga/WtNr/vrma8u1QZl7IRB8t9ooESEcJ0WMCbM3zR12cgRuVnDi/4JXVXUgHB8VHej5q
xamaCHCvHGMg3Iv1OJduTmq4WwW5mAl4eiGAyHLA0haKBuXT70QsRPdW8EWrasuUzPgrx4cFTzh/
B5unk1CzJ6XMJAGd3+INTyXjcQYo2TzyjySTCf5JfjFRSAhvGy31VeY9RTcxUxUiCtYqpTFNmb5H
Hm8+92hX9hyQlwOcMVcBpR8XWwxGyCNq6HLKAL5NYbKnjwyY43EkgvBCSg6CNSTT7pCYl0Rz0KQQ
Qf6HNKtf869nfegiUSyNsZVXsIfBxqjzpFkYIaGKoJaCWwcyfGH9xYWl42hAzrSGh34GbPrLFzxK
PPnVOMhOvMjmOnMTFxZM7im2gHeyNqEGrodpJihOxSxNwl619DaOCjwcug9CpbPqRaOAVCI0AlPJ
DnqP4hiuOfHCu+3Oa6Jc/OzOW3whUrte3yy+2wTj6M6q30k4e1LdRLS1lStvpNgTLCP/fV+YCGYY
upb5MS3xai4M6yPG1O7pVJEy1wYNJTbHR4AryYASY2O94mPhOxkqEVTm0JPEtLXTetWa6s9FKLiO
Tbx7GGIAPVzlaDKRcC1ZoK+bnFTutH7fskUR8vY4jwbyFMn98BK0BLjvrK1CHoETWsemLErDotDN
ZlqW4x7W5+o+xPvZkhzGGml3uX3jNe53EPmFqzi0oGrw0IFFqxxnPPg3ObaldrFJ74iEpDTLyHZp
zHNvg1imNC3uIDMhUaSfHOBS0Cd93/vOuDtYVytASNl9Yy1EqrUKS6CkhwxD6j2r7VVgXmVEZ1z6
m8qLIVLgFhxLXO3a1yD2rGiZcMmsn8XR8HcreMhnQqBJn8YaQDUiQUril7zUPkfzuiyzwXhznn2n
0ALeF63/0ELOVHYDQ2+tdi02waGQ3juc9OwkyhbTMi9uv19CmAZSqmKpbT2jh2H0JGwQ4sBDTHf3
Atn89VWUiEILoMh2klzSy8sylVYX8XIbG45yOq3Gekrn14RKB9bFNHYH0Bct6ttdAaovlQJ+tbaT
luc0Yn3qIR7Usx4C0hq/9tDxdAy7OPK1v9fKkznqEf3D2mDL184512Sf7IqtVI6xanQOus0cq417
MelhgdK+QA/9DchHfz8GsNjh6ikmg/IaTrYUX/gKmNZ5oF5g/yo9NEv+ijlZqRmhZp743cJCnBcX
2Q2pynZj/CvPDGtWWrHzugTzP2Rh8F0Cj1h4igEOQ8IClnHikOFdK/Jy3uveFdVSuqy+PaXpepQU
txOp4B1jpU6TkUni+LWk1cvpvzkG66D3EwCnTF9L6KawqVx8d2UYKotPeGpFFWmE1CxCoYmjk/Pz
J4cuzTrqMFVWwD4rk254Muib7xUv638SjPD0XdsDiq0l73bPH5w9RustGFziidMmKoVw5pHxCD1Q
bFFH1liQDCMlpaLJM3Ic01rKDEt2ZB6/a8Zleya8ksHCywx4LuoWz8XKSwozjuWRE6t9lspYK1kd
m8grGWslxosDzXf5ZWZINIJISOJuk4AWhHssW1SmDm5ZuJQqTkjXeUjgJSt8a93P0+dZWHKDbNG1
ji9faR7EXUXq4fPJj90b3ubenuQOzs2x0GNSnibKAFK2xCg7DxILF4Lzbl2jOTz4XFFwQviCMcYU
bFsqUcca4jpFtVaKGJEqHpyQ5yR8JfkrOUK+Xrm3soCEh6MJW0TRlqySsvCcJZThxKoPxieV6U/M
hTRdUzYW6ZyV1+W6dAE/plUITPCBRHDKo0itwOjJYYyuTNmUjyzxTfbXGoxztUyUXTvTfy0MOPVE
weOSNfTfsITS22tNaP5j1p/yykFZdUxOx3GRnQ5p+ucR/rJgNf/YW38x8umrWluWxgQqBqr1UurZ
G39jvx2jX3kqM6U3DTLUG0a6GRelm3UxaemRD/o5QEsnO3Kx4WDc8wQsF6aXis1AQYBQ9SNFpSNq
Gi9AO9qu4OZQqdHDBHSRpMovVPdc+2U4K+qLRSSv7SATb73UtxlElxiSInl63NwTkm80Sg91PF9W
zrym2rXlHxLdmSoxaALfvm3ijN7UmJgbQui1ihKivAXyq8xgFtGES2TG5wqIMqVb8z5e8Dl7y/Rj
fy/P+vMAgejUziw6Tzhbn7uieUdd/2sxdwAmiMDgG2K4oOBarqvET6pqw/+50vbWrsVJkygfDASC
Pxj2Pp9phzvHj090jYxfJ87d3LZk2dSZ+y6Jk/r9Sw/V9Rl5RKy9dczbU9z8TPSFnAEs7hP65nbF
rfCVikcpShKYgc2/mBEyis8uyFIvyDW99GZzNPVTANzq7YWxZ1tzrH9fPPWlJs6dJ248Fx+0eZLy
8yf69fYxoyGS+AVSmc7wvqGXtJ5tRPsDhl69x6DjzQDZ/ngTmC3FCAwxtbRPgaTDbyp3IJE/vsRC
PdmMcspdsXQwxZUMt8nS35AcxgexXeaG4gbdx+1+3ZidcuLSgG3wR+8fCtNL6fcrTdbLo/sFb0lP
AIfk2PVd75liymHtBaTWIshaghjB89l0KWKv84mMSgsVdGuyXd/+QMZWCaUyXzZvguTcNb2tWZzS
vwD97lJbhzODMUrn6AsIoOhcZiCymYaRhyiZNEZPKqPIvRQMIGjDt8ED7Uezeq+Vc4o3GbLXR+nk
9LsDnviCEoYc9OzWrIh/YoIbmzE6Y831OvcWK50PITjJQEXYqkcBnexOPb0CPSKKe8JwwbcEPzOU
F5RCWIUHj6Mk1c0q2BzlR/rIDTackgwmIjt64aCOobveRQHUrP1ZPXa5xacySWuqjf2Jyq4vm7GS
q9TQDmUUXg/wsTUIG6PzXuE/UmYblnaKjiGbXxamDgTZO8cXCdBV+3OoLOZ+REmTUk9+K1XxPyRh
Yi3Ry+AC1upb/HlpKSC6725UwzEmBd0rozZ6ONnLPFKIME7hX7BKB+qEKFGC3egBcwOK5UOS9RRG
N3nY9AKwZ9ZzaRVa4i8lkw+5QXZ4JqX4a/Rn7ermTfMpfwUL1eSZlP2J6JybFTHDRzdxGWzEAlbU
LxnuqPwJRU/ntFHFiL4vITW4wQBWTBPIhsFbAs5X5ZwZmHkIL++qcn5U6Y0tDObHD2QhVxNBMc7z
0r+FHtO8idxnqfrDccfuXYFtWS2CuLv/eOb+7UYMrLo3TKBVNcR5bbP4q+nA+jKKCRqhaDFUZ1Zh
iQL3VhXLSFkkog24QbyeuBSmmbWCNNP6AU7QcKhQEA+gQcHvfttWiUsjmszuN+JfRFUCsuG9Ir/X
Lux0D7CCpfLpAVmv6O2b/vFGvsEoqxKXkz1IP5EI5fCAhMVkM6bOozs+hT0/1sJQylGq2qVxTnMp
Y/XqfZPhkMry2AZblLzSdW8+bcMqMtPPaofEQ5U4PqAKHjKi74kDIM2UqkVEhA1PgLv7tknjkrmN
q4w3kiKvHQa8dIvIdxUET2xqFo9NlN947FC0RTmIgzUYjTREyHihtmHdIzO8XZ9OTeLdyFew2/p1
L9eXwCSg+hkAE1cPVJMAcSG1hM/GiR45gof4zlGnLDJJ7z36LPVN68wjh9ua2vLyf0NBNr5hlI86
/JwhoT+Iv14n6I+RqEC+HgG2kb9TFZg3BjUE+8H40Sy7qYf+zQV+SKQgeOTVHpwpqFBzrrE47YuR
zq4LtmmaxD94TrBhmcALq67hoixK0NvTOtH7Zl5sJrKaHxjpyodwdU0uCzdhL0wWvXXxKpx9wKrG
DIK2tdheOOO8ujxDUnkYxK+GSQyocMvixiizunYL5O1kCgjNPJqMj0QLrKZLD1CDLZMIArvlSzEn
VheemBktYwj4IadMdKydrbBs55x8829akzJYJqajWFjyJbfKCMHo3RBHu1ATIAVXy5W5VoxROdMI
q9dtQJ24au2bqHbC53GbF2693cNE+yYwFHBU7n/PZezbwr4c9IUMMSvoliBU+tFVrRw6cgvg+Ex1
KtCjHdEhhhXXUqQATyWfAdlRqGXHksWg7OetJAZHJZaKLEnUICaeEjT3H25oaVqA7dLb23h1OFLr
LMF8Fc0SGXVdcqUZUGRPJGIgiPRrYm5K4GHyjOg9h49N7/Om7yrks8rBc8YnGOXnxg0rHqrMQl7U
GIiQldZltLz5G/vApBHUKgsWT14SKbriFpH6Vy2PPbVk2xr+M9Mw6p2RXrL2gIh1H4C1V/0TH3Fh
hz1YrwAswcwqb8+bU7KRn3g0bp2bB1z4LFcVI0uE+PR51y2HirfCQR6ca0sxS/4464xCdPzontNk
GxPyHG+1Ob59Pu2Nmn1FQ5nDyKdyDVWV1birYoag5yWnYiHNiY9CIln6ZDDRDNnw44jmslPpQBZs
a/ta1X45nMzcsHcsb95hxNH+m11IlOeC1XKYlcjzj4RDrXWoCr/De3QTbiSPFRd7VfEAky0Rz9HI
i6/20ndJkHnW1zOpTOJdz3zNpvrB3f2wG10RYoA+urqsD47eGNgkq/tTB9pvG+Cj9npF6fnQA57u
RZtCqjxxbk4YIzAH0L7Sy0B4rU7on85RftqNKOxQGPQ4KqPrUmIpA83k0ImBLaMBB2Tzo+fRIpLj
dm1U3XtNx5xyrUPbAWSZvweHO1Sri/tpHVu0kG/pdmyee+aJOSA8xWYQmuoeNt4sihSUj//+42Vm
1mvkj8gQ6941fsMAF629/6LbMh6hYTdh96M+8CIrh9QR3BjUMoTXslpzqZKPtPtuz65MV6KMXl3d
ygEsyyuqXJe5PCRsgU5gRw4yQ1qynwDGv+bwjl78iIffv9woQZk4ZsrFn66UTnFeJ25G9osrnjgV
IdmJxt2VlIkKkUD6khvLG4y91Rw/7TDnOe5zqtWB+lp/uMAR6i1wFfdT3CG8Ge4R4I8SodXzqxFf
LD6gfrHc8F21RxaKwywWiwLOsTvYHVkaOqC6Ucn2hZd4rm+dxz0oCYnnUY/h8A/48fs2Ir5TIEeB
oNrRf+PZW42cGoqrZRomJnZfx6nSp0rG8b5Jp0GXA7f/1JG+fioBB5gEf/56Q2TPzm7TIpwpG5zm
7W1ux/PpTGdHU/MUrgESFLs3+78DI8AK9VsdN4sCwga+B+/DsYCs15vlhENV63MrsQ7jyH28Utz2
leBM2eakbPGjj68oXmcSZCiVtUNzRz7Q4Spb+ULm+XJaZ9YqDAqj+fxnno3JWK3maPwMG/mR7CC4
w2O16hFXPuHcpIQGVwoSdBiO6H0JQ4gpMyhwf4rmOuDdLmkh6hCPQCQZoQ4sDiqvv8g89+2sJxU3
G2Po0/e7AH5/D2HVT8c271061pOW4zhC14nxMN6TkCioDCEtVmaJ6t4W/R2ISnBtJXdmB24pZZy+
xWs1McCdPjZUubrljSpyDaF6QEomtWHfGV65Cx3f0xb/6T8Njua185udVJpCO8sPbqMRdL06h14L
JOovFlDoEMGIto4iLijpgEkEcxAI9W4RVhm9LCGSm1FpAoQ1d10i48E09amP9QmQQBpcQHX7Fdd3
kx6E316WH79ksiE6uW50pJqhMZ/7OYuCat1EuPsQEXmA9oHFXWt4XoENTQA/3byZg/CmYapgTkzB
o5z4rgMzaWVAPh98TD3+QxmvMKwzcLx6o8DySM9VdsIwkMKrzKXlI7Mu81OkSC+KmIUaRyVSzs9j
kgQTHKjdt9oFYeOFmDIMnWJJurjvdyHf3/uyk2/cmtl9AoF/V1DtrQuVUVUFCMlMsM4FK+UgR73Q
ACkOyVqrfMsZDErWOG4sv8YQ8lcWjrIXoCw54lvly22W7jx/8qmu9b5StH1c5plGcHNC/pjLACOh
xUSDyFkiU7qKc4e5Lf4oWMIuwwYxkalfXsXqvi+seuj9uo9lUTbIGlJfj6EBZmeyrKvZMr0aTFBl
eEZJcOH5F0rOLS9aHLu6waovKAI+qszYmUuaZR4slmw8DuAKcLFAWLou6THIjNsS7tiL28YmmpUg
t+3j1WMt8FbpVGBhapmNt+uFbaDeZMhkSKuyFvlf4WZpBKoET224h30KuAahx42sSvIjLZ/XRC0Z
uYzErfr4k6yAosQ5V9Ye9v32xvu0slo6NDRSoG6lhUBcktht5tOhDd0fwairdxB1KbvFEHUTruLn
O8z4yCP2x9WrWK122Ei5VZ0NHcPi3FQhl2TsvMD+P6k7c6V6lQoEgzgVpEANs4BRienmH0gAEzR3
3A+dgqFtpjjWpzfAC6ie41K4swhlQIMfecUN7Pn5sXEnnpz3znRnufZe/YvW+tguOYQcWrN5kcCm
J5Q1xvdkZnym2WU+wnljQtynGb0efY+w0SL6H5oHDFgSdHgA/rNtj0XbwXbSsIIiJYCYQ/eA6gA0
0fdoS838eFDJn41c+LUvWy45+AjIMW+Y3qXYvKvFRrHUqb1BFTt4+GBeoGbuiT3LwMBh9O10/ToW
Kv2f/K1HnmYz/pbam3P0PFjMYWu0/TEOO5UomGtsUEp9EXqedfwBTRmHIyzMUW4mu7ZY8+XQHjHH
eJYAb0nerPo/hTqpp86Mjv2ZGaVHQmSAwIQs3TPdY8TbmcFVlVPIMu+5EKSVD1v6zBkeUGFVmWE7
XaDxpi/Kb2zlYfHIdJOKcOuSzG9V5u7ow8/Y0/Nz1toZg0sBtijC1Bw8ElxAbJOFHwYNLMaBOghv
LsuVep0xxWLxTliEFepwx1lSuN85TbyFe9j3vsikjJzwhsrsWz0b1vrZA+N6Gv1985s5+4p5kYwT
ZwLn7SdUR7vBGNao/S4HAJNG5+Zr7PaLhUjj0UC/G0XcVExzLxAvmljKqNCNyj/iMFBvjF2RLqes
hRkVZpek/0cK1JugBYfO0gbFFnCSQUueVmPukTfMn/EyPJ26J5akzbDpYkdgnPD/+T+Di2opB0Cz
mTs+zYKa95ToElvQ6uPWNgZG0IDC2aYFDidckQA0H35MzULJVpgLMM667v/svsyTeOBbLFoDuo/h
esiQFjVUZ8XjGpMJJvImLEF1++ptubJQ3Ovl9O+9Q3QrKPGVQnoW0HYJs23XoIX2deEbTpk84RRD
9D1zNNhuRyehOjX1kHgkrwyQyNs5ADdJv+gXn7RrK72+/2GH5wu9W38TGlfUcop+JCCySHWt6pAX
HpV3+GAPco1bY8CqEcu936BuabH3SSOd4zYMDxQr9HMbvitdyz1hjoYUi/F05EwKCGiElkV7qS1b
xuWdmIcPyWPM3z2h2vCTulH//qp+NH5mbOWoUAA9mOzspBrYFc7F2/79xh523OfHUVH+y2cD7JTr
uBiurAl4JO7YQD52lq80MwBKFlJ1niJEYNWhRiMaWxL6OjPIXHohedJYk0/rAA7otXAGtBA60nC3
MsoWjpHPWN1c9ZCiDr1sRGhGIjDQ7K2LoA0RglPWqTvOXgqBfhbYFA7eVSjOG4Gjc7jQWyA7+EAG
28T+Lilo64sq5MR6QMrxQhZBI9oy5kjLx4EfJKk3BASmfwHvVSbSmEYtn9/cdLnh/YJpnBOQU7fT
Z7TbNhHbiYssODS2wAA0vv12539LJzhyzzwqT/mOgw6U24w0h47iNXun78lRNEgdwxn37USerVlO
y2RL6GExybAcBbK/qBr8RebKes/oRsosMjTfPz0z5rZWhymhoCYXxpMngluqnGnb/MtgbMkScq5w
eukaDxN/m9Pid4K5qsSUX9+v8AWHEOmVVToglrEwNwAA/qZa80wPkO4jFjV6uHvDaQUxoEFqyAn2
13mzlNKjBgCIHlQnChlvImSyJcsyeR2ZctfKGO7t5BOllk/o02SQGC3MLx6vnHGnhdmvWy0wNC3U
B5tll6yAKBp3OyHk0DWVAXF13qrwle+mGgFr4je5TmHs6zhrbtNM8uQHfM4OYmjRfS8E9aPUw56+
ZvCbkRqWm4fkGwUZ8oYKaDdXNlOL/sn59rXISCvjAc+ouAT472/EyNIjM0a/M0Ts3iJgwljSFDhl
nlQ/eZ3ANdy89yl7w8LmEavIhjvZ2qvFfnXu57Vh7x+BpcSQKpyF+A7SooDJy0RRX9J0hIFjeiuK
cm0EnKK3PQ2moDHR5kyd/0EAZRu9PK0MzP/JHbLneNSVhK0dugo6AIwGokPJQA/+z5d6mIMRsKMC
3Y9y38YN700aYHigjdrWPdsXAKk485zz1g+9294pK45mE51f1QmH+vy7tA7Rvc47S2iDDSZwMP0y
aFNPjtfqgZZHD+/RLm7ak7u2Ze1esgM7o9Jc1+4wnzdfSbRdSPG4BQD8vU778nwn3KtIsKzG/lE3
gdiki8lAenblzTiLBsbcjCzosqUdxsTyVL4uJ7iwB9tp3q03bNJKcOx6+0lS9kKNmwiOy8y8VHuo
hd9WnPEN20gHVz/xKym4cktRvHSKdH/1nhMZ7NOZDZ4FTk+trVMkcrDzkhM2vJHCJXfxYKgaGdJh
AbOTE828Sh5UhbjtmaMVNuYP11QfCkMlIUlnkNRkTWYmHvmP8OsT1qWg858zRwHizyQYNB8XwrHI
1aD/Ls28Q0AEpbZd8mfkhtKDBOfV6AefM9GZjuh42UNkQiBur/hULxbWT01+/jZ96MGzcRsa3f+C
MT2SbsFcaBJK/T0NsHGUGvi8U4777KYwE8WXgb1+L8h5cJJSeVshFwA4aFBU2/3c0mUCIttH9FVO
4W4EFMOcqSjrygsfMdfJ3O4qxeW2WhdB28oPyGPwK8f2TsT//elkBRu2/RcDBInrnhfRHxOC2epr
ZUBe8YY0yK+Bx4HG9dc2GMlrGGYm82dhZIGs+Yx16RUWzocAkXKJSidkP5ZHshmZyVuaWrH8g2np
bGZD1C3IKXPh5H+kL6j8W/XPPT+2hoarz2Y2hkTwrTBYQqgI0P0vLQ103HCFb6q291REjnN92oxV
OFmBn+dBVTFXP7toJYvnR5BDQ6Q6l3t19mErubZpvGlwVi+n98wPXo81MmxFYMsiPrxvJDWIRuct
nSqIimGQ4bOsSXK18VTcSjWkdWfQRnNMJt4Jfjy92VR02aaegAN5ZwEy9dJhMKpf70Rcqf28IOi8
3rP62f2d0tkfd/gVC42sHPmyJH2lzoAT6H4wsjs+W6JOmfPfcMPNrcZDmpG7jcIEy2sRYrc1R1D7
8WD6XeEuSs35hYOusS7/uMyww1Xuh2j1D6o/sxdVltHVpJpNA8Gf5ZyvZFQxL/V8H6XmupM7nEMX
J4lbrHdNP/RK3bQcPSrLXPMtBZIJ6/HWc4AbduJ3q8kIy4tQFl1XqRfV3t0eBzk4nhE7S+rkViOb
TeuOmErHKHv3JpxiRqoazGPSAAGjcu/0y/2o4ZByWwOHnPyjdb3kghz1FYh13oLOALn/JcW0v03n
clc5cAJ6gbr4VjJrGdeiDUyKKKXqNeYRpa8mncS0GVbyKrseH/MMMLbs376/R6OBI0rD+ZBNAstD
tvYVXbVma/6thWqLKS1seD48oFAaKTucLM+X4Mnjk3r5SCbprV6v4FKTUqosEyNzNQKPnzVzwOG/
jqLBfACZyImlIzSS1R+0bnMNAZ1kEqNwiTsmxvH7nXJ6ZiGqHuLyhm6bJk8bnlX/mgb5wtB1XN+I
g3f+SiUWMwTDS5dOSgvOlRLxr/T3FH3nIg7sek4VGzVh1P3KujiIAd+JH7dDyvtTFM7IxnXhhcBe
DmdZlue8SYhoJFg+tTCpt6LYEJGM9vgX6jykTrx8LFEXrvtbxHOSyPahzmQJRbgIGSPdVQR05Pq4
FomSOvQlWVn4fVt+wBoU3KWfXLy4Cw8CSFukGtuY8rC1ydzp09nlA8NwyEN1ZCODkyh8jYwedfaq
oFvPqS4TDqJxdMtY9IhVQ8ztR3y+W6FlWpe2zmi5ehOETUjtB8hUPJw8Sk5HkPH6GkwHfkaowtSQ
dfsxiKEtlpgJTCCTRn1iQaSbmktoLYEj460pwOucZWi678eRLcOAHyHqNDMK7oXCZ2MYuPIIsQ33
UYvijhuACXMm8Djgd8LDFiQV+q0CaDlTSN8vwKqMI/E4njclk8lrVPU2XyHtrsY4H5OaDDlXigMw
jJvioVkLmu7HvC8EOlldLQik2wA0TPa0r4I9r6oVRArSrqRoxKMlyGQt0jFdrKP3OroNEniFw+zL
xdJy614YYIGmYIyug1bP13kg97t7c+ydtYzPBeAW0rmGwK8UpR1KsvzZNbnXsKPIkuYnY6uJLo4q
Cd220fKLX3SI6uQDHUQs/Od9CkNsKk9rRAPHShbW+CGoLf1OYzmQSpR4lgiRXSmgrT6uvK7Bs23I
JxCOwl8+DIXleUNh2Z6E2N+qjGY187/AI6oPKzQkcZgERFxMyOsOprEtOYpajcAfetkfLkWrfpVJ
Sjnf+TXVBfnLOw0+VhdmxQRwUDeTtyv7EApecoFRxa95Sq3TzHgijr2gkPu8Xe576xfm+VHVCvPg
VawnxILyhfYgKiXR4aMTguJaMWC5enGUexlJyjK86qgVhHnhZddxrYA4CzJ9CA6LlPZobULGNs1V
20OBRTLEiag3iSUS7m2Mgv2lb2hmVA+DrHwqmVAOqgDfroBHnVEHhCuoJz+tGz2taay1g/e2Pk7c
gaamjKrI6HhoFAhyW04OExRZGqib6XWxO1OGMjoBOU30gY8kMwkFrZkpeZbYJBooIIHco2FoOgr7
ykNqGYJwyRa59OtvbXTcg5UyoEW+1iqMh9Haae/p1B9/YUOXxbCnyEHhVgwa2W5VutaB8swDP9PI
7f+fYTsbCI67wHg7obc7gD7iU8Sb/3sPGKuovS2Kb6YkFQzoLO805rwCeLMDmsi4UZt22RtLLArl
Cy81ZPOZKsWG9FCvxJcicEM6zDP1l8gAg8gfxAUR7a+6SbVXEcXXA///mytStT3sCq7/A19KWSWG
40qmIsvmJK0oqrf0U6KzZn3Ctx2wlGMhk1eYJKEOnW7aI6HZvzbriHbPSF4bquPxzZQFRNjpVAaB
askt9w3ZCokqh9pB6YPVwP0OMG0FGRdlfStrnwRuCfvg/G1/KfXamKeTL9r/n42lzB7eKmgZRIwK
P9vCtcrGim/fWW+CQ5ao/9Mu97pTLa4zCMfaW7ZqT4uevpt2oXiBJiWLPxEv3D0H0BLeOQKoH8sx
IYSqaBfvo72eFUwGg8mjvbqMN468BEj9VQAV5H6rMrNdNLxY0PcFFOHNMU/hLAAsh1RWmI6y7vqO
Go6itkfu8/eF/C0eRgVkbzlp94ZrymdXQF6/jHcwoP23J5BDBfFuIhktyUH31hXDwkD0H+OEDT4x
oIX1xM9aCz9eLbDCM+u43Rx+sJWLtIPbbOCeBEJI+wyuAT3jT4cfwoycZBmdpIL5F94mNENeZ0qI
lb7fjisOZjVzoxEjtTGQH53ZMANqx8wgldGZDLiln88Lo4JDEijFHcXZKlsUP2lF9OGowz/L72jL
BqGP9evM61iTw1Niz0awswZrjcrk6UtWMEskBVz2xcnvdjdoDi/wGYpuGqdnySGgITMNiWvJb0W2
lIFLZw/fnh3AP9uTBHsqIu6Q5sJ2r5nar/+KTRZkJNj0pGnSnh7reFfcm8SmKFzP3lpFNgiiNIbp
kmhwN244LzsPkeBB6gGT6m3E2+jgvGk6rdiCccPN2/X39VJ+2oHkoX+UzvL9p1tnXWSvtpWOwxi/
pOZDiPH0GjaPO8wvUdxk7jsV0ADGk/Rt3i0IThU6r7sTJyylhaQEmqNuY8X/3ZGJeopJd8Zl00x6
YQ4l1MFNLhPuj78jeZRQG9BwjTvdgT/xKH2/GasK75LFw6UUsZQKcThn/yIAozspazguiKqkBoil
WQfB63YNAnKHDQ1jfKaBnGEK5U0DpxWd/WFXdmDeIlRZ66M96u2chWHGSolqFDkaqGXGmiQXtCJJ
1Mu0mmEyXyHR31wWxgE4R2vhWCiZTWZwjrR9OJOIshxIqiqPeT4FEvQX/xbj7QSc2V1QNarQw2Vl
Fz9AkVOEpEDMfQCpwr7nAhn1bF2rr7+zaZWGX3iGU+LAzQ2yNH103NH7q/YBu3OZomqwDapxXNuQ
UN0UWFelure2XRtZ5vooThTOlNTc4qXgyfnksr2/LpgJy0DcMRn4TMy0AGLawIM1Kva7/qtHdyNh
6lox+RCK53QF0w/zsn4aKfq4uHx5St5i9ViJFZDCGm0zeOFCN9UxoJxAoTByxXzP+DztT5WCrseu
SAzLbOZXCLrtwdE3YxYHfM+BLCM2nCRhIFBl/gWWryqpbsXwxI7z/HSrnhb9ZyGI2OItUmr9RL+O
tW0g7aLXhARIoDifZdy0LVbLqcd0wTFw1KrQLDQnZL4jNDo4K5lyNczvixHvG7tF5dHJWJMZDxz4
syIKxhCDLSrux5us5ZMbAYDjEMQ9GOz8BSs5rRB2soZGV0oXZxnLIhV60AMd28Jia/ug4V7iljPC
ZVoUHAQIKCgSgxC7epLQ6NIfB8cR0pGyJ2KMa3WRmFlmo1GPzXSzbn90R1/vzWD4Nxi2LoOUDoSV
aZrJgB4Ee9MDadDZRbqxDnQYORlfJdjWPYl2vxL8yu6TRtKO31suUm4Sj53xBQdb5qN4pmH+evJc
sHVGkkZnIkWx1/ds97juNLARnSKzt7yDuG/QqRWJdCfQj7YPxjeqxH3343qgXO5N0bQMkQFJTJiy
dcuCzXhPIkGc85xkHCWOdG+FHQYIlb7Crtkh/WfuR+NLnTNEpk7WgC7b4BFcGdUw3RHdmPP5Nk96
PvbZM5ZwIF65qZ01DJ94zMMqvlBxsnfd9hfInRYbgbXDkpcF6/GZGz1J4IAiWjlQHbxk7mp2y5R4
gqDR0G2e2RzRO91OjRovoQidiLIG8cpZ9dGZHK+FF/rU3RzpAh/m/gr6pDAEx8Ea46vyeqqCQcXR
Bua4yPXLryOQeh53UYffMYmYzr5zuRnBFcE4Pevn+hBmtSwP6C06EQiE3a6bJzPMAssQUKN1uIva
AJdtfxMfZBCXRWRJbM1m+scG75BmU2nzTUQr5Av8dl3VPZJnTOxlaetC4Pb+4dY/wThXxddIKa2Y
EIpJGhr8ypS7opluLyOf0fRWsSELtar+Q1Eg0x2CAL2pCJkzHvTAG7YDsLkVu49BYNTNw4GyC1WJ
GJB7tYI7/yim7zCBn5YNHkDq8AFEbrzFZy7tbWp1Ij4okhTX+IxVvDGNt7l4GEY/nNunxAR2pvfB
Lm5vAz1+rBvlmHayYmcTEIHzOmI73jTAIzxqoXlzYPhBeyoowsICp9G95KSn2BByhP6xIiZ1zNb6
UAQ001ADZYOSkBFhJ30+2CmIrv39jPArzRY+9KFhiDHQi6DJ7iF2/vYDTpbI7lWkgl5inllqJDnN
5j2LFt3bBEQ00/0gsNvujT7SOvLw+T58iN552J/+738LGhTEKVSuDlMLHXNptdwY2IEr7WtASd1p
2Lesj8HAT8gpAzQ7WFRYSy1JvPKRqD/xmrZoxJEJu3B6DkJMn8MybkxoQTRkerh4VgX6oYhMO5Vl
xZUfKnY44gS2i7kCThvcI07uJPMQ7uJkleR8Sp8F9zmAF7MDqCZk8BIx6as72eDgF2QoRPfd7qvo
KvOVJZJeFou5CvmMC5od2FmGUs/Sv++TSSVkRebuHwvf4YhWukLT4wKLhx+/b/AR4yD8q7aHctEd
MvxAWvbQI6gmB6epkTfKexNjeBkY/6C6umGESFFTHiPIuKD5KvT+SPwrSet0+aNBRlSKG3zqtLPt
r/WvLfGko23e3WR5NlhxOsynkzVG7oXAMC7fYD73jJRL6YhjoaYNmMiXXc5vltErXQJIlhKV4kzy
6SyLhKvBFGRL9wbRXnRXW9GErD1YMjr/O9bvqhtP52tK2xeTUHlgu6LKUc202HB7W7djoABRjhhQ
37SN0cg/lLlLw2XfIoplGq9q4g4052jeEekoH4p9eNnXUnhJgnqKZrb3jjVsArQyoU8aqPZO2UUW
T/12AIz7QVueIYMopJ5i3OFUuORTUKjHyp6MSxBGrOMpANkUnh6LC1vc/bG7FJGQUw//q6Ss8Cl4
b1UnQ/ocHRemkD97O/Umvws5SQUpkMFDzY9s7y0K4J0S8cZmDqoSh+q4fCGu/7PwJ25rkUFY3PUz
T0NJmpcLl6PdvQjmNOqvEd97WjEZ2tR+Jjh3uHRfm2MKwuiebRAu6LpTv+bzi7zcXlnxiAehVJjy
v9FPT917XOJDpGaZGprqGkSJquP9/vFJO4NX9kasiGf6g3YgC2dwRhyP5IDKe92sAeRlGoJTiUJ7
nPKh3sLsb3PoIizqzQGRbTG6VSfV3xlcwEPCGCIbnhF4+E+y7LKTcoPJs4djMJrOtr0j9jkK24Z/
EIcCQktg45mHRGBOKg0g8rkHq4HyLWlG1YrvdiWxhuvlmKEm3WvDAl8X+vkOEAtCBw8pyvanHCZ/
GelyXMVxbBTAYAn1PZwAYk/Ll5blxq6ppl6LR4PNZBqDOsytMFhoG9gtdLEonAzYyLOJx/kcW/Y6
quwarx0autWHaHNkMrGl0Lqo32rUSU/m9noI2kEompyXks23iQSSdva+F+Z4PxwHJzeFnWR/rIIm
nezIKhKhLwX/58ZYF4egQK5+gNg4+a8oMzexpykAcUWoSVpencYZnJsZ0j/6eWl9EE7t4eYQKitv
yVqQkr5nZmY3JiN+W2kH+43p4eRqBMlcnbd0zrY6mk8FwJcYtP7VgNtCIE4XcrEbbjJrBHleqCZH
dGBHj33+LJZ3ovR6xTFXMK/J+oLVtGzPsgjDDI1/h+rcW7JaIZcX+DT5fnoITsJNpolfL6zQ1KcA
5YSkGoKIxoSdlGcWy+O5aWcQxolwQI7vpB9DeIxb0/LzK2labSKA5lPx1wmFuJpMIYr/BO60q4R5
50LnZotwuSN+He+SvDovg9MnA6FbIJTPyv7upN9mtGZiPVZiE0MCn6Lrvil+ufnGNuSTEvxkLww0
ITCtO7JsiH4QQkuE6J4lEoiJ2+YrECOcG1VT1Y1GeqDKYoNw63XaLiA8dXOhgY9RWLYjldATPu6w
4L3CgXl+RrNkA/VMm4wJf0uNaDKfN+CMc2SCLJa1+l+vRfCetPPLkCn/oYnuVwIvh20lyJEOPVe3
63RF5Uhm9rfsRNJxvl8i+FZKE49W5faByLh0uqq5lVN9RKriT6Bzf3IC/jWAcccHXh8Pm9fPqaPF
BLr1rtZbSN3VGv2YA/NFkCXjFniRKrMdNErF0ZoCNP/HyJEyseoLDZIGzjSLpO4XWSYxpV1e6eeq
dVBIndG+IiMN70Xqh8WQEm6yrtAGN05u3gtWedOIakryZbdzVcuXhb7hvMYFCwAsni9zJNc5kNvK
gEUk/EvZh42Y4wCNfDsees88k8Dy9l0dynCMzAYfOGsX4pS+0L45G6BVNmsMgTTD1zQAoVSFgNVp
UsBMSfO5vU4AXqzwH41mhXt/aZ9I4tt526E3mQXAWXPbph5gnPFj+Aih+5EFMSAUUd/BZbnLFzWb
78MygWu/fYRjVM2anxT1Qd3+qFuwkq64JCjGOgddemZ6AOyAVw96tTGl8DmIzQoxPei7wddGnNIu
itIDgKIO9E19mnudPZQTOdJPdO2YyojaN4EP7v3WxxzXAIik78lkPgglIMSlJa/bEwnUGsqISC3w
1DXXr6DI1pe77OcHQuPN8pAhwy6izyFQlLnEWpBPvkUAZ5tfVGffp6XBwRVaddMqmR8mE1/Sy65s
N0Yy6oAGOOWonEoEh5vI06Ntxs7uvQogVw7n/G1SnQLCW4ZFHpN/a+wjknCha9yjrgeFDftheBO5
bvHXl1AgEIyMS3La5DsKzwDiE1WrnE8d2EUj0X8oPv8h2GTUarfZOWstPqRH2/bhdCGAEqW2cNtJ
BKN7N7woWoW05JLpca3JrSF5iJxeuU9KvxP2W7lzW9DzAYZmW3zy7hzmCe+M1iGQGGDn9y73PCeG
dCVme63g5HnuSVFiNEqmcClrrb0dgPdGoohgqFsY2ulJMT7YMfnZfu9I4b3uRxcJpmA+KRGem9LP
V/UPpJ7H3xnSiqJKqR+ibRDIIG5DscUmYjBbK1YHqh7Ey5PoIShKYMQIQRtVEYS0lSo7I3ZUaUvY
LqnkHJp5cG+fROyKAXj4bvFQf3AXjVS1fGRXOZHHzmbxTyaq2Zf8T1MS3Uq/C2ETlZtxQ7ewhcbA
Pwpo/0U2JXUgWDlkKFlyDtmgZ0TntbFJ1p5lIVClSIgN7L2PmCegUB5enHeWMc/Lamn2CqI4Mu35
PaYTOzhVJQATR8Bgz6Idnpasr5eBpXzvHgiym9JFWe9JkhxgeCpUrvsRAE/4aikaF66FxGOKz4Vn
ZBN77naOPLOs+sIRNzpE5ijdOCNrmR4nxn7EzSOIfUpvFr6eXarBaD2nDt2B2R4iGyaYdKqhn9sJ
eFCMkdpCin9V17pYRjAyho8cPqiGId/UiV7UhlIXCKtTPDxaTpHDRLH/UiShL8MJ2uDIwtDTUqen
c7BYKY1Xj9xwC11zqw200cSvoRPMWzY+LnSYMd/it5nlXVtJqyUcLMXc+GMBGQjlyiYL/wcGFcW/
I6tNyZgEjXldcbjWz8fTG1NrZh74R2C7LUoBdk93+3E8tVaKV8WtwfcZXRiSIC4OqSIic4A+L38H
s4K8grTewDuH2sJsw6LuMXZoVmBsh6HeAQT51LUbG/jy/kwVxbIr3nhcZB2L5+lcgFA04aXOy1Y3
pBAXFU2Yhm58cgGC3wA5O0gXAcn3QviXJ14+W1q8dUo9jxnXF5jIBnzpEDflT1NaO5Cf0NU7F/y/
H5bUHwN+7Ou5nMYjunQPa6EP1IgEmzhyE0DFNdjjUgW5nhuZnbcfbM8NEjukjzsqzjA9u9uOWkPI
pQPlhTUPtFUsVqwaI7Ariw9wiuKPaBON0MFwD9Af7kfSzDPn39TWnu77ce+3B3jknUwWhFYqqy91
Rt7lMaPvuJ2dj4aYgyx7wxW0ygRdCUZv4GoeRNnRV8m6eIiIOomiTDpGon3lScMASljx/QDC055J
R6TcZWW3IrZCQM/yJbFoCSM2Ssib3oXDsyY6LWAMJ54UQoZsN+zeryZYswP2o7syUYGRNXJ9NK1B
sHQYtc1WnpFL68DbIfVzuDgFtyqii1mRiPDpfB9pILCZuZv/Cvry4PVBwga/H0Jp990IpVbgBjWs
e7vh7nPxMHf6gtYTwIlQuWuzdetMXBQ/LIR/bsr6xRgB0iHKObVh02Ea9b4XkBgjGDs5BuPOsFEA
F9NJZoMzNQsnmkiFFEY+HV37xkPEKwMN6WnD4WlB/TmYwlN1hlxNs48kHEaLrtDssd6/Z8vVebOT
edaYdOcJJVhGt3Flrxjfxx2yNQHEcTyhCvIOCrfVYhuakysykfBuFjbghtpuFiwNmPbgy/PVrOOG
mc164ktr8iqmL15WHWxrB4Gljb/vJ8jGu0y1BUMU7DI6yLQ7g4wnP9GhLwY6p7gM8hfivJdSDgVt
uF4gQOORB3ic9kF0h4NZ6mN7f2jzMGY405pRc4CKL/z5vcquxYNjOqvyisO5AXcy5dqvVGb7kap/
78XJN3v4JjFYF06zKiveCQ/HyocL9tF8uKaT+SvTasFZdyUoCHHlTFzPoOBhIPxaLpfItiZOhQyu
o0YtSFWEDrb0J1Um9IfIAlsLgqjNeBogDKUZOLt5e8M6YflM0MblBT2pnfnKHyUsrzKZo6WrcLlJ
bw5Qspz3i1o0FBuQQlNkFIVvmaWx1PqBlWSTkHC8XSJkVVMKnpGcdp56O8cMjpBvW9Gk9E4bn9B4
DOaFFtnVTxJgFmz1v20xqN2ozZz7S/NiD31n4Xi4sqdXIo3+xEMwpP0bb1JtFfDMFRLqPF+OcLL6
Sl+guizmUhTV91z69PqA/A5wLeVt3rEBBugvGMpDQmqFEsWuz01YViXyItsiTVA6Egd/BM9eg3eY
8fRyS9hK/01cIKMSG8oHBDJhYwxtscZfoVeMFskj11xV8QnCPd7Uj37JknKbxzcrGjxZeXZYbrWI
bAfdULBFl+NMro4lBy3hADZ6bsIrd3aGa1W1TiufwjfWckksM8cgY6NC47VuXJZhdKP091lw5Z6A
ZIOGDSYpr23C5zAFdfqf6nxZC8ywRYzMMn8Vrhc9sOhgAZ1gm5EdB/X3wRrFM5lK4wxTlZRrYHgH
lSfevnJazb4bIHQKeFwzRjZr4IVV5CDoqRVrBYSSXjkD+g9S0fng4CsTrql4m+OgG96+QHXdQDpM
6RFR7YV3aFxsTah0kPOcRSlZmW7e1L4fTr4yv/ThBoVHFdJ3Y+BX7J6T1RRCkhCJdjx2Rg8ox2TW
orkKpoz/n/kMKNm/m3zy/d/yadFx5W/VSH3HfF5X/2SSiCpbXQNpXUTutX+ifQQ30h0SlO4Bfx2n
ib3BiANOLI2DQjv1T4yw6EWBydsaGg5bb7h92nCXbmQv7/OAOoTaILyERpxOcdoQI78AXrPvIkIs
e3EraL4Y5yIOzEz4jhjsgyQZypziFQDsVtoZhOFWKCurPKwk0JGGotnFZvTYqpNJtP1FYRNpkCcs
GL9M2ulV3BUBCLkRP1VZJtuvZv/jLkdpzwh0buU/bj/VIsm3hJs6o36HydyUs66ErVz0VfcBPQde
DrqwAxHiddY6jMfJxrMaprlj36vnT6AkvsGKX3thZeSM9YQiFYeG9ha9757O94kO80OGTI/p4iip
jUubms9HoxKF6EG5WtcH2OekHow2bv9xlgDIBCRo1yk+AULC8yQqmHL7PiOkaqRU7k/n0DmGKNJW
kEwoa1b7zcUZ75+UkF7bCN8XY8DfWMRV61igxpHzmhR6h1XIKg8fXaXhfoL/otL7JoM+fWeeXXJl
uLVy8HIl9BKhPCDJ9ckKQvPabopZ5FKZ9mGx7uXoB60hXwGU96lnrBDuY7Jocys4PJxnyQ/3l3xG
/4jTK8PyIcwAX+OXb81UWul0cBvZeM5T81bj6lE91xtN5Z9g9c/Smqe7UPidwIp8v3sdTPhKvaLt
MzWKf6HW9FkPq0wGEsKMUCqV2X92Evn1bU2jR40GobF95fcwS0L3X7NQn9uhpIZ0hTU8O1hZ3shD
PUr+mTUbGa4597ri03eccJ6Goa+tsevDiAdFrDx0NJeMuDB+C6rOr2L6uIEEmWYZJPiGeWEsGKw/
4icjZyZJb5nLXddJ6k6lZry1PR+v7uAsGi3TWcvIKh6tU6dRtyYxc9PTsVUd9vd7fpXLldlEoBz9
ysSLvEapxXsqDhv1JI840c1Laf0On3HAZW1prvFh1XtPles6rIpnQfNJI37wexvRfAGwnORbpl/V
WswI8mISKbRBCv6Fv7HlXWYA7O5hNx5/ROB6rDaXHCCp4Rn8JzkWK1QAyxDE7FtcNnfkbfIKdu4b
MsHPpXTIx/hXJGm7LDZVwjXuDNLlxHZixLWV5qTnMrDW4RmemJwFVTHnEb0EUcgELsJgewUuTQWy
Ec59k0x2HX63jKIiEVPAdoVlbIJYN1aH6SniBlmhDisa6NWcdpPhP7bwPYBZVVBA9XrjX2ZiB/Tg
PJ2hAmiXLLSyRgGyu8+LPRnHp2R/E5liK1n4RwKpLQj9M40OKZnqnTn5ea2A1KmWDzEztqESVxae
QRumMuG7Q+dc952j6ywRu1QBVy3WSTfOQZ+ifWTvAGA1gOSEjCeSbZrC+YsBswq61O86/sEFCicj
qzHgt0qAH7YIbbk6MKosxWtPpmSnCVeP3yzTfglgkGxTzpldS4mNsnEBi9ZtKY4Ae6VguCneftKR
efrfvHSvfGD9YsJHYsy7sphBY2517D3hrr3TdrwdfVu8vown8lZqVaz5jC3fg9KcpFS5rbpQIKEM
pqLDnJ5/YZW4PIHvfj8Gou6iAqWyUBdEA/Q5rAdcCblx3BLkY77sfSHL6C9Hl4FdF/j+M12Kebsj
jFnsPFkexwZjr0WevaJo6VMZYQN0E8K7JJkiC1Aupa+zw4w8cLoHghM8rP3sSw0pvOFMtNhx1PSZ
1kfCgu4vXq2jWq0QkTWHp/qxvXW/bgEbN93J65Z5N2JyEVA1OAEWqjE/xq+kCrOiIGTSyXxWRdw6
qPuLDJfkAg4Fs7jvW4lffcIIbcWH3tfE4kb1O6ilZGwJvKC67DWXn6qw1KYYuu51oNemR8tv+G6a
jiO1l5aXl8KLPHhcFxYONsfQ9H0RsKYLPscFAjxNifAOp8hxe4ifYsLf98P3nh2mjn+8qmQ/bKYF
N6vT/TuBv99VGVsZwxp2qnPk6Wo8MwyN5eKA5p1QEQr+QSg6socL1XO++9m4GdAjnr6vI2uuOn42
h9VwzD/aaKJhD5aZWOICdthYN25SmNBZT2D/urZNTjSazL0MlK7NsLPrXGZgJOEHNlbJd/6WSJ8n
51/rthyOJ1wmvbw3DGz54frqMVykV5LQD9PvSqJ3HooVsZew3RAtz2VoyivAe57KzxVaz0T9dhXn
JhpwmYkGddOt/96+BX0GXuqT/Sa/BIMRMpxvFD1CWrbVfEWBq+ywa5AQ37t+x4td27W27PEWMoIP
/h8lOFHcYxmVLr+Y9b5IXjFUe1NFOfhAsd1JvGikbQmp1EawtXr9KzCW6eTi8kGOGqK2RhuuDbOe
KbMvArjY7r5Vc9/vIebFFR4OunI1ED5+uFAECG/regCEY6EO/m0/50wlBcHQxd79yQr5SRp0OLPJ
4f+piljPpneFlFJMGu8ZfPPR2OIdCPTFmhQ4LpbCKPIdf+76SrrlmgbifiCkPkvHWiJdaVzRqvGs
l3wAXbHVbFkR503mnR7qSUqk2TwEgs1+D/4qsQHZytQkFTCWAEKo/aMliGv4QaNQuB784hQeH9QN
Ac0o2nhgbBUzyHRQx0vQby6tm73oJWYcJEQh8kvt5lwirBiFN3gk2kdspJ2w15sEIsJ5SzgLxzzM
XTCqy75OIbh0VTTecCPTRWBNCGxMZ2StDnudHRLczNocNVSHKR5rkotf5lpPV0lrxFpQuCA1aNxV
qn9LnTEYfZAZ1JrH+joM6o2mSmBmm3yIU5McamWx9BWOhJBra7Lcas9WHW89A1HlXSDf8riE0d40
nOoR3erObUgew0Wn9hdWC02Azrg5BmfQ+AMrjNgye8W9e5243Gp768FmVDHalPJ4OeqhWUyAVtQo
Fu+n9ZLv02eLAGJU2FCb9R28cA4TLns9CjOnRfsdtwquKJaFbba2iN5Qn0HKyv8RUl9QmSyIRGaa
G1HY9Evps4hbJB/Jy4YiXfjaNzfcpVdSHWliiTHleD0Ao+JXR0j8XEtTFIIKSYJ31BHNfCOZoJr1
tr6IdLwA8x5zfgKxQaW+1hFabPK8v4gvmdbhFtmTqoptSR/LWKQoDG9yI/mqZok/+2C1Dab8FTpM
ejuzj++YWz7/Xx7NiDMRc431rarbL+++ANw1SVgfLsI9MJAap452nkmkodqUEq3eYnjFgDl7FgEu
WPGd3GQ0xyaMoVcDt/LOIxeNDVpVJtWl9kul5I9GoJvrBSy2xKliCs2CsaH5pNMUDq/Q59CvohFj
cTUjTSTabqTF4qPGyAO/hZGc7wvqQwZDAy7tRn2dwiynIK/0ZTHTuUlarhvdYuIIui/JamAD/Y8b
WC7dMwHpnWA1g5s4Q8hZdw2C0jsZEbP559vyAo/QgZB+AcgtiXwGKBxAmF8vRujTe+jiLdSRRvYE
UTkAbuuIEwfCGH3bysGd3PA3JrGjTOTLHr1l2nbHEbdAG2dpt9LjjOXPMI2FpmQCRNUThuo+ANer
JyH0YNU5NSONHr7iiBgdHax/AEmj3WrYw9vqyxKp/YebNIyuq4NpfBthbtdc01qcTIIRshORYux+
CF7whVdDia56vy4c7sfFbOz04SuzbTeFNcQgEx+44mGo1RCVu+5ofC+tyx0Sa/yeIWwIYze7JC6A
iw4UznQEIksvc638DbR6dMtviTlk1vMojTciB92cZrp4mEMQsJM1chfCldEmoamMTw3Vu7Z3gM80
Njf8nBWYA3Wf8tnTnVbOJlFNZ+DmM0jzYDb1sJlXHYFbEVL+/mzL4jukhMNNVr/B7IgF7uiDco7+
rtdpEf3RdgBVv8TgnnOeWwBIjA5cdWPRJNW8UKzBJn7yc2Rv1oJTXzhqJ80KuUrH8siuxIrLB0Hk
iArAfYiwQK4b4F4L+SiBVEtGEq4YfggfFMsMyim+TQwa73gfDEFqEgxZ2ybfVjHUaUzJ+JsS259C
HMPccoYZ5MS9A32vXRe40YMJE3KO1MMATFiYjX8GssgDCyR2vY8ioMjc/pWdumaOK16PBHtsrmUt
EtvIvP4k9b8i+MV58GrXWjQs9n1Vx62jtJ7NkL2DdC92l3K11nx1oLKjW0c0uflABX5avPcc2w75
wt0qL7K6pi+/UQS7f/jmUnwAlfWaPRuZL8ay2AkzASws/dV8mXO89dcDM1zguL7YqBfuCRAX64PL
K6sEM+y+HlcSvsy1k2lj9rBq2LNOcesCgWBkoDGTAwvvzqN8WRtyLkHPH8Ug53xRYGjK667BPdqC
ESOLYiqoVuhflPI1AGhcZFVWwlpeErgH54M4ZM79xH06yydFr3xZyiqtOMFec1tmYJV1D5gi0PEa
GGrugFPrun5hfNpD5YlMkCVwXJ+2PQ484wuF8yGAG7TveIUq2Db4k8fLxgu290UcTsJoC0VCb9s2
pA/KabB3iHU4gD14xIl+2ud1a6pIKM9lYq2DC3OCOjHq+RUfmrOPR9kPtqjkq7+sZR7+tMGA6c2A
SbnjPucCm59Kj5ASyRrgOK8iahOdkjEFKAj4/oxN+YIbP0DefGWpCT3tyTMKC9K148zQVQoodrRi
xyXBNXgyH+CgW3unbeZkCqw2b1wqvrG5BR7Smy9+RZqFUmdInCJcxvtwK/BgwgAi9bFZiabIXurN
wEcxMHoXmXKlbY/ZNqTFoos6Q7nJOoWUoOnf+IDSVpzAyODHpK/UHUp6JVOofPHrOLqKXseAKWFd
bR7gR3hlhv3dM8lSJfZHytb57BrGWgaWW3LnqZraq9RkkC7ZVRj0qS+k7Y8HCTokLYSY2Aehe5tw
2wG3+FyBs3Q8Gi1ZcBHXZtXZ33RoILkh4rVk9PJEszTWRGRK7KrCdr7apaNRhBFSBLX1S4dt2962
+G/yVdECT0xZTOxQmkt7p9P1hpuuzSWWSe1GGjK8UU1pWxcTu9kTNnsE2JL1nFMQ5K6+eO0l1I0a
JsB6kHFFIe5IHz02txyFT7RAXLHNx2n5/bTCKvNWbP14npuvqy+IngOnZINEr5iWEFZElKaj5JHU
+UQt5glNhh6coYf1Ei3rVAejYzH+MDEfxi15GYVKkb8qQTmOgNFKEJ+I0+y3aJ+buB3us8LZHejI
kc+qCIckn5hRsTdGuRc1jqGH+18eY7qcKFs3W1Ps3Rb/Cj39d1RT9h4qm9TGMGTHVT78XI++VBLW
go5PjaosZJCi6KbYFaS3mztRKIXw9pNNuZFjLUG0vhpGELD5RpFi6Lm3C5NpZZCB9lRNgUnhqUt2
B3gC/f67f0rH2s5c7zOs2aFjA+cRZk7TFNuOoTXslB8NxfRP41R61LQyeqyCAOJE21LyFmmozNm9
SHgiKvPYZIbb8qheY97LvXe8693jQr2USyebSik515TE2Cub2hX3seXI1UYyvwTorOyxExHSMRYk
/fKpDHh4bpy7WkLDXBxyFkmA501fyXn1AM0fmp7kw7tlnFByokRPkY4Jzl2WQEp1Dagf2Lc5U1Ts
hqtCIqpPJpGxsPcBNEUCNO7d71aeGEXQ4HaIx8EXSoibT1thw958V16Wp0mbU48jANrQjwvgFc8z
JMy9hxrgpEGDXKQQbylgklumHb//9VFSLy1duNbnVENDwjjX4KsO5Owab2ukDd41yLmG1imiEf7b
R2ZAfTc7hJjEUl4O6urdTyil/qdQ5DdeevXbgBusSWpyT4SdBPXF+A19QlV2YJXbBkEkmUNnl8G6
/FQ2puMID5BcFVVhBr4US4MTkL6R5uz4yGu2dKJvEyw6B8YYezSrgKbOONnqv7aBSIPEMJuR0mpJ
R1RrOw6maTDZKYqiEuSOv+fLPCPHodTIsZbH+7YH9zZ7Em0927xEMuhE0uKp0oYUVXsAvxd5t/1L
w3261qAm7+tEQwufrt5XcdjdZPBLoYdMrTaLdT26y00gcAqg/93P3h0hs7GbgPRGda0TR7s9NG0p
peNST7KYtTIpYXd9EKg0cCXguMnevxKreWrKS/zIzuwRnUyFUq5X9BfFV9fqKuM+F+a96+aic9fW
poeAoXk2EhDgz8vQrydd3OTcKGrkfzfHbM4yJegedpZad05gpj6vgX34am4qP6vyK2zmJyDCK1fr
gsxkdh4oo79i/zD9MKH/QzfbIP6bmJ9BcR/13yaXPjmuLUACT4Vr4P5PYY/m62fbxHIUQjZvo1Qs
aBXgy8N6MtOG43sLswWbJHGVFxNgj/pOEG9ldnjdCNKBxhZ+DnVh1j70huHzL44UMGk7QUJvCbBb
ScQACD7Sa68FuEGiB0EWxMLgS9zlpQZ6kKapH1nPaK1F6NShH+pBR9fUmzA2+wWmaQThooh0ASP4
TjOxQzn73UTA989o3X9QAZ3RD1CPPoyqm+mn0lNPonCk77Y0YpQELQKGfD0Qx+ae+tBLuNMFj6Cu
pOtg1d5rLF3xkgj+A/j23FAzl81fdxWYdp3Z0+kCt1Bkru+dZ6qHoAEN5MsRX6kjmU7ss/7fMX8W
eTmCNQqZ7pUW8dkMUtDVg+WpZWoF3SvgJNNX9YPLpNR+MZ/CQgj6alc8L/P9L9j9uh8PYGX0P2FO
NoJlniU6O1uby6tseiGJk+YLndPB9XbKBDyWcPWl6tYnfQef2ztvZgoI1HUuItDUI0zOFFMB219a
oMEo9OarBpVQblaRlGawQDzAtodnyEzDzSMnhhbVaOM+NL4CljpEun1g/N2bZulMwJAYhG2UhKvB
CTRn5hDqgrDIJ9nO9H3OuoSMK8wff3bJ6DoWPBe+uwfk3EBBR6jGrGRzwvFe2y4ExzyhFynuwehm
3zbG52jYFaAgRLC1yss7wiTHDcu7tEtlKuSWbxmijvL1ZD13ujiqcnOXH5Gdy0QOPQpfaQEbfNpC
BeOzMZJRDJ2oSdVSnATZ5slk7Fvo/BUp/nB0FbVpf+HLtBAscs74454CBEwwjg02tHt2xGSifu3y
jjzmrc71FBiM22Nx3WDKcN7C8uT8jd4gq3Kjl5knFKlcheq47HMGwgDP+2va4cwN9a/jEn2HJnPQ
yNVlBPWZz7kwzJowPw+TIQBVgN3sR489449vBCKLJt7WzDaKPubKZAYFBTe243QNYmXbSNO4JWvN
ztmKLNDpOmgEjXDzVhvJQ0u66tUB21Ck3a2ir4zQHiou2RRO47/ndT2axEE6kolzORmuX8kvt74R
QjTjGMyypZpxkwLgksKiGgU71/WGN6rPHovknVpLCTEh2JxgugoFEBpWEfEtsw1X0HUAKzQ31pr0
u6jGwDKM9vRrMeomTxxeRWGGy5GYIhzFPuTpqoR1wcfNZJ5OVrn0Z/oRg3wjfK6t7IwRQVPFnxPj
Yy9suFCS+uoZm+b2QQ2+YXDwLIITzNgGBw1ilHvwfZhS5Q7+lG5ca/VQgqwTUCBExnXgdJ85Jhl2
LdS1KsNEAECv+pJfms/0GcZpEI2n1DudEwXGonWXTQQ+v9q1JrhJXx9OLVgZhpWeAOdaXBa2MLlQ
axqYnaihudfiI65+lWdzMjC+bY/Ppvgd9Y4ZibzDIpajc/yHvR5mr1bt4Enma53Mkysa8BIJYQPm
CymkkiFCQUOR2V434xCu5sMxaA9rv5v13PY9edUttCwXLqz/+D+mMqqX60pygJvrW9hNtqOaOb52
vV8hWxyYVjh2lv6zhbkEGfo3nk0TJEn+Q6YoUKLVHLkBU3sYt920pJcBbnK3x6oJSvdmkP39FcTL
0EsinpZxblk9Vpq28kc9U1QLsR/4N6MPOCoS5t1GPjZHk33xCYo75RbIS+sDA4s6vlVciB2LvCv/
+4eIbXQd2WWIHZ5AkVoOiBHPIXI/O5MfgCw/msjyQSNSYnZAEX9RUYsgPBo2t+Kq0ciwCMzwvQ+Y
fYMirCu6Jt8w7WXuiodC4TEFU7/H1bo0QqOazFOhqzUMZ2wQNF7nPO83Ex84FRqHejzBURu2hdeL
ibGIGQcApbGHFLAM4yKYQHwPfEVmd0YYReSj1I3XxAFb0L0fcCO2G+4iqeqoh2qbfenao749Ms0i
gqNtA8I3A1Pe1wGRMFk5U4f1U2mex44GxaVO13V6fJpzcZmV+bIQsygC0z0wFFPFMG7YKBZangfr
uRPiKUrfPobgYVio8ojVJdF2rZ0UANT9z/XuL0/gSVjnEVVzzvCfnY3W4qDh3KBmN8dLc6RyxTcv
e+bf5rOguYAopXnPfsKZ2xrN/2f7YO1GSe64jBkdpClSZAoMblVksFa3+bGgRcoCBGr90+iEtCQ9
iO2L1N4XBpP7tpomly9GOH/y67ZBJLdBRR2f9SyH1F8WG3m1tqNXUf9DE5E+rAyP/w7Z124g/wqA
9DQY6I48dLZItdOdH0Sp94Fhxg4zaKY/H9Fx7IT/nspheevzoVxg37YmVU39mfFaCUMVjzYHeIRR
WnvKAn02iQx0JgoHNikyIo1C8IMZqDY5GlrNqJCdk4I04ia9B8rtonABIPqkB1m8b3ZJ/GRqq6p/
bZ9mNICY9B6xPzRyYc5GQBx7cEOd0dSfnIouFBfsHD1N5xXnMPpQnr5SZLVY6ijvRxw3+Lsx4cPa
7Op4I1qosVy1t6lktw2+l8mMZDlnhT7DLtJ9IiQ7zNatpiuxqe3GMRJQ7mgiz4fCyQGOmvWBBz5C
wttNUP5VhHgSwAUAYFSpK8j6I4KhtPY8GNmNIR/pzyX6Ol2RoCk7vRJNbeeZ+/Rl9Z1YqfFEcsMQ
93iIROTn2kfyTnM1EuoeGVwrjbKj1qlQUO5MqzTlHne9eXXgIoUXvzh4YNO14cc6XsSA/zKva5Wv
r0XVhTfC3sAsWE0JCir60uxfaHMW1AwQKs2coUcA2GhFzx4XZ9/wJZpB3vmVuE/SWEOwsqQDv37g
9lbK9PEU/dLO9GOUG6vg9p/o3dOP4dAbf9LLcRwg78Fyv7v7pjHNV1FLWle/ifx62fb5+sEiZ+E3
jDWgBY+ZvJ2e1Jl/UuisUKVFc3Qyn5l9GW8AtL5oqMeYELiBy2mnS90eRvnSdf/BzxR8Lb9F9jeg
9ufW4RzCSsSaANZ4+gERN6N0Rgor92tc4WTqIfuO4xT39WKk4IIV1UJ/HAgFyKuPUhmxa0esWaUV
A9XNS55elEMFNhzBcQRXcB7YBwI+N8ewxd25YPWjHChqR1OrVVEjS9o9m46AYyXGcZr77Cm+xe2I
iEtm9AXwaIW9byLeVLAi+trBqEYTiyo4IF1qywD7AvqOBEtOCx8+QaPwnaam61rXdnAbkwzneLxr
1vppM/VmwYJ90j7nzpc0xNEPnG1WtBdosYFnrsMaLJebJTYZtn4q+k6wn77FomUvXSwtCuUCgbXd
eI/Plvz1eUIndq+PQFUra8dCB9at6AAgtRMq2Cu6ZiJqk34eULgJZupqy0h8G9vzRp7Qf6hPs1H+
5krRVnTGIGlbs1uXENeZD9HjAL8+zTSu7PEPlFgy4/KRc9Al62jNyfrHj45M01v7PfJVo4oJ8SHW
7J91VLFdpCVrnLlfRquSlPWZ584Z1o0FRWATIRxwU9ZOKkOTgBuqYJodvB+cpkP4VlIdVSL4B4tU
6WuZEmWc7FjzEFijby+nCecOu+mnQvBmp5VtNA5PJ/gaoUuCsab8Vs0gm7LV0Ga+V9aTB6Ls8Ozt
jLrfJ09NLpPp6TO556egZrsbKXQHaMo8J8+VZ2WMXd0Qun2/lAN+XcDFs+d8tmWoidyUSVXslMn3
zFgD+fgqB94zpMi9zw5LUmTUPlegbOd1X1DOOq+b10VCnjeiyjpw4BewdlT9bnD2NDuXAULs8Twf
fKw81XhQhIn0bC3kfIRHswSCmQUXynLY/jCjhDp1hOSLLgF5gRFtmbb9KuH4G/Rv3TushZtm429W
dFKbSi634d88ZZzFsVge7qNc4AVFaP9lNdwY2pwbTPqO6YPOizbFNiklDZMcLAM55ZqZVXjH2ZKK
tGlS+Sn9XboKx98l3U1OTVoFpHtNEKJVTmmLVZz1BpUZGGvPX6LuZHG5I0Qp8EjpwpyPsF6zVWi7
WJyvOJ6y0ItKzdRzWAiiFY3dJUi9AN6mxe3Ifdq7MAU40A+VRAnDPVAZfm8tCN/jC30NKjjjIrYD
mmVvFS7PyXw+HSejQPmqN/++An+Hs8gPvAR0kGam+WMPYhxYWMimZBLnmfjELe32TLnl+n2tN8lM
xQ3dn663IXxfr6wpfb7txLkj8i7HE1qLBBG+LMDezd8d8DWzFmnM5a5BA/c2is4ZgQoteuuVwnVd
NbOnSZFVr1/2PiaI5DFQ/2GNc5iZ8926nEvSPDkh3z0vNe9YC9taxpof47zB2DiEfhac0ybKAtJf
ijZi9ZSX+dLH6Z0UIo6aQwxdFpnkGeW9eh+nwrb/JxLmybq4MD2ggMHN09JHxf0dqfgCEZWysE/h
tNhuvs4OjIVTTOUSotZFQrlWskxPl8MSaSR46n6LPjG81bEfBXIicPnhzAftBnn041qKJI4lv1JB
XfPXQsGrsAB5EZ24Q69GOd42Y3di1lZoYxtqfPD9R4jFr6drAqX+jGREwKsSq8eyFNuAuRcJv5oH
xqbNuYl9S3ndx37LCDNBCxCUQ++pEbk3KEz+Zdncti5tfJzoku9lBMLmgBsHjmspn3IW/XD9qcYY
7Qres7etwJody1FZuY36vw8RwvTxULeLR1nIi5BFF0Ijh5ABVroeBQo3h3IMBCN8chL0W9Jc0PyO
rNE++IwSg9u2GybTLmoYsMExn4wVRzIGxPsBHAnzpXTqACbHCwQ1Smsw8PZFQQbNVNB4VKtH7968
QEQZ2W5MpO5knt/s8mM2xfHyapNfGfcuZi2m2gHWpvR9Bt8n8pV46GHNQxG/Uj0FxBmF1Ch+/JUY
guaIA+r9M1M9wo5gEhm5K8xzA2RnBV6ZZeYaBEauLbI4ZOQFDnU2XN2NSMdd7yxag7yCsH/X66iC
XRl7Co5kV143dX61NDnrH1juSwqcsbTrWdLlR6nE5YKKN1vdWAxYwL7oSnl3yoMRM4xlPaTzMXrj
T6ycKd6tjDIcEP6ElQ6p7hwTaEr5ALC6pAWS9Sb9coK3pNU2bCxqoiDbA7EWl1ILtcKTqSWv5WWz
IHd3qUzPASvoX9FIFW/ZKCpNP5DD1ZuS3HpM6MoszJQ0N57ZR4m2JdaHomq7wzu+tmvF2bGJo+9b
cjvN712nX14Oonw4/wTM/WVFEn2UVk87pVz/JyQ3S3Gscshe2K7DC4EqNs2P8CHMKreqUwlBz6Ol
rlATx7OgOTqXbmp6/wMLoJAtX6tKD068EiQ5mUYZLw6RjF8qnx4Q5IUMIDyo3DYl9dB7cq1A9NU+
dgX/wcERqIbu16ZL43WNZv7TYNvPPLOHK0xjHAhWiMDD2Q9/q1ij7cEo7CDF/xpb++Ou1sN8h9OJ
Skjh9pRL6loBwZuXOanP7OVo3LP9H5k/KYE5LEdDIcR4SkDiOMGf7jrWedPXz+cFocOtZcScstKY
ztN/JvYwK/JvFRzOUSk79pI4j1vt7EauOQs+VxM23tLBQpn282fzpAh6090ohSQCYyDlmgR1i5V7
LvB2yicp8Rdo9IaSK511NGEjz/8g6OfLKCgLrG5XAzl1PxzESo76iWD0AWgaItsBOgNBdm+rcgvl
VLwONXEcilRBwsJxbED39NIg0b0BTsEpOci63jPAMrvtTfAASglaeyQsrTPbrOSY3dr+VKTpOFsh
uij7YqKXqZW8e+UES7TZnQvJF6bR04zxnuZm1fFHqUk0PY7IKgSRmBolOAtrdSjX00OWmQ14m4jQ
QhPLWdZUD2Coa4mb9oiut1SDLEnx5qEw+a05k0QpPpi+UQodEmBkCqNHOkH5UP7E2C6WHDjBUztT
Dt0CZG2xZXPKAf7e02qqyPZOGCbtvNe72Ua5AG5IVx6tb83UI3Y9S5n9NqG9tZzL+fvR2LjuzWHE
oN8jXQO2aegieaxgpmxa+GfYB1RqJma+I6kz+YS5blum/SuNDptGJZmiVQZTx5SM6GOTkL1h8Ig6
exAlQcZxU/XzeWpzKlEd+BQLnUeqDEcWzgPgrLf84MRl1LB6ukH1DiaXB5k3rfDvhlWT8S0ZIjG1
kaepa3LnkirtYpn6moHyGb7Ta+XX57vaOqyyYgDZD8aLAEfcoktjNds9Kad2NB74VNqYh+UX/tXl
qsih9It2Fk8NOhlYMFS6oEEZM4iYpvSvDgRQ/4mXoiHrgei+ru4hBRd0iueLJGBQ+PoVxDnkTnNY
qmvqoAM39gaNytsaCugN5JLuMuDKG158Y/Xrkve29dfzMIlnehGuKZL0T6uExc5Ft+zP1KFRH8GO
ppWZoYLTJP5eCh+3uiCM2Fjag1cew85u5PeHYwW+ntvhITGyuDPnL9lV2TUk/2l2Xum416dhnhBE
UUoiUxSgyVrNYKvRQKBVOVdqPzpD3WsIfsqheOnxBDhplTGdPH/i01REPUKCeSHUpAwy8whyjrPK
Gsf9UCIudW9ff9M40q7PrrgZYVxKvUhu0PRY7ago8QzyftH9wBBn8w5QbtbzF0ahZEUg9MXctIbI
VXmC8pIQ4AcMBsXeD01Qdm2+V1TB6zRbs6tuAoD9zymYi+vS4GfpdkQagC+GSQvT/Deo/FXBZ6ls
KB1fX0ki6zrC1V3I2PAo84v7KKHbm4/hvzyNcwvN+BGNKZ+Jje1uoamDXp5oVj10D/rPdiHHJ7Wy
plZWf5iI1YmphRT/IGJx+J154sXgD2gN1HRMwzuKjZ6f/7TB8y8djF/5xKf2n2GmkVTyNk1y+E9i
ZxPOFEdVJJuj+dCet1MyEVU6Up0ZXqVgTSjeyOT0nXCUgR2wzhnmr/luFr4SHwlmRllVLCZZGTgj
7cnDY4eg2vwatPvpVTfmDZSTO50CmKoBBaEYJ7QUZZ/5NEi7ET1Nynn1WyxtSEj2IY+2098P5elz
/BJZzVAn/leK4bcJFWV202y5Cv6wMO+w6urZO+pR8LgM+hklZD+MpfK62EC6xOHx4+Em+Rz8oe8H
PEARVR+HcHGfJ+g7ncrU2c+uZKAjLIX2tv0ltRSxIUPcHoWT9GtQ2RIe2xs5yBLsZo7ek0c4IVLE
2L8g/n1P0jVtHmMencn7Tpbutk+DvrPNjUcK3R0YxZ5MV7xelavgk6x3JWz8G4iPL33sJmDLcQA4
n+QA4XUruYZQX0itQrYzE6prnWbpKvWCEQbWwTGifJLjkJiKUZT1CYbr9lhtyY+NFznI8jrUOfFk
lrL4aTvP5l1/lgCtBx4Xp2LxwT1ynOmRs0w3W/lESmi9IivGs3+avp98dBZqnK07/FjGTiY/ZlRP
hOvfxYJ9YHha2ktmIpjaBbr7pGzgeW1PEuF64YUY/lFip9ZdRujnmkYPCUm+RrHlH5A+8cn6E0wh
8uIbCRmr/ZYQoiHehQGTT/RdZAfU8PZ97DcyBHb4hM5yWFMtQCWXhYcmiYBIA5gKyhf2RkzwHl+M
Ah+mrjmBU4ZLvwstU9skkyMPeL1bxzMnnbP5g1jeyYu0oELfB6zlhVZByp6sBoZO0q+TCjHrn72m
0z6EeMPzeT8Q6HTOMo4EmNV4IxlTsMhOIrLCW8p3Hm/C1HWpdFxW34dH1sEaPzV8H1rx26/lDkXJ
Bh744jpQ6vnNMqBlGi0oTPRcFkOt89zYa8LaDEMtcffqmZGhlk4FeqivVxcS4jO854wv5netneku
RhvmGwUxm/8DNLtaY8GDVo07UkE92j0vcjCXjnWyz4g8IsPuHL7C073mk0uGu2vSuQz4SPEdOoab
Arxpzp+Zir8A3D6Wm/gHAPmeL+I0ZLqQdVZIhOsqEzuUhEvDdeFMwEobWRE9tjOF5d6kFySvw37y
jZcKpg12EI4ZBsXly0e9PRUW7KYTqkbVY0Qsa8OsLSGzZml8hn0WnnKmnQokripheSOI5GFxQPY1
N5KJoBD0SSXGRgmcKrSCE+rgbXrFpIzQFmeMXrN9Lt6BHnsDetUP7UsB2tbiFpz29FHYiCOviPt8
d02/6/Mj7T+GbTS/cWz5KLpgX2Dw+xa2PBmw4zVCNuVNXE5kR79lW2PVW4pOylijzsp3JPYe2BUS
K7lY+86qOJ7YCmWhAnbw4x1TRc3crU7nSCEg/AjKdVCvygeVnQAniQgcTrJU6pdgCyrAbqL+/6mL
N/neScBHsweDwrTDEQXHtQ2R7Sv5RxIn+5jT41FBKdUKnhQnmxwRQz1rMkabf3M/BUIVZWWdugnx
dWmrJsRz2uOm1k/6TyFETFgo10lCbQNY0lcPpyxfltbx2hj+FZWLFIlTGvBBFU9iPVzZe7CBDGoC
QmwWNJe8huNd/SHI3mbZVUVT+DDlGafdnG0W45pq35MDals9cyyp/rl5la67OJjxb9Ho8udMcN7o
9x4XeBtYqqGThDshHUNJfjLZ4kPgVmjrQmtmfmMvykHLJvsqAdhLadXSEIfJhohBqVF+VPmiv2tL
Yn3c4CmHY1L4DNOleq4OM4QC2+cCUE1sbMYSdQsWfJ7TjdS0+YN0FPHF5ZLIMCBG+N69DoLiq9mk
saYwV9G01+2wPbHGIfS/MTbpf0n6yZNoNgCcCxu1lR0uyrCjOOlk92RsE1iKwXKS2HpBAYVK1AR8
4Zd6pdMg4IjNxF5Fv7f4AxUtF5qqUjYbZsTMlRkuzps9QBC7Y6hMKwYrHU5FS+86anIW1DZ7F4Va
Kd3MtZ1uB6/WpffTHuXB3Vq7jUakpeubOxqhSlltjYDvSeVhd3Y6g7jfD2BcOmjGWAADis3LReI6
VLLt1XSjcQD6+5UG1Oi7GB5pKucS0qIikAhPGm0deN7iPJHpyB9lOHNTm0VfK/Kwx9qXuhlqRURX
6Oi9ulpM5LSoKonKLUXwemmn8tLNWbA9TnQM+Aqd9hHyIVyk7pngKS2g/rlkjm81kk0W35B8tXkY
qRdcQjCWiXj3gCrKzWv8HDbKn6NZCl14qgddM2tuD/jMiiRuT95+PGU5KStlzHYMddabqmukaHgp
HrOAla1ngfvoMqcus+nTf+h0xdj9ZfHRAH/TYrdia4U4eh7XAhJ/Ykq742qhJP3DncrHxGchOTpL
hSeHztxqWT80emMXzpeGnKF5GzafJb6/jg2K9fjBXsJp5BLmLhDBpD5sESJfC10YtcSi2rJgiKRT
RVudcXGt2CbeULCka/ziiHhOIHWQFOVLCusqqWNahMWlwixXimAPgnjMbulw/o/Ca2ONmh5Hz5tr
ZjZZApQPUekgGmE45K1+580CVSHRraVkEaLf2VgGmqZ2k4SAZtY+9FQ6Gs1aIk//J6idp6E1PI+y
9r5x9xBe3yi2lC2TKz3OWoGL9D5gmxFpWYb8h5DUgGoW6VEUmDv9LqrDR4/iPT+si75cfcybpzpY
x1DtwnUcvjNQ0WUmctv9u8GMPtw2M2pAcf/nAEbjbBoMmZkNAi4KAujSSs3JDHBG2UuhsbjuHNL7
ffLAcyQeWeBVCz62oHFsDFaXHxOHFFM3ZrsLpZDSTMTc8DEp3KWhs0fVDwT1whaCkW4zpEpU2L55
7h4UblRIYheKvOHNiQKWnzQb/q0mGcfya2vzoIXaiy6QtrZFBaaEa4gSJXaNslT10A5xCE45x62d
i7a87G+PggvIny8i2uQij8F/U5TESyvmXn/ziuB3D5EViI2UJXTVn/sjhNJ6ebEbhfDsQMHnxy3T
QqGyxWmUDWU798VDlYhgsYijPiVUokzYNjhB+7jfJg8/RQ/ZmRW1QXrYDqpN+5ZMusDyPH9S+Qtl
YslpJRFtKIZaiqndTtffZA2fmQA2jcCEU3s54E9BAoGqJqfkpmYWxMZeCvGut6Zr/JPG9/zQG5b3
QlFxtEcW0at/qrlEP3jVEuq4H1izq8iZ5aLdRan6JsNZX8h/PMFCj5Y1hpxSaohsDuLbZGUl1CHE
sMZ8X+Ej+Y81rJSo67OQ1E+tzykST02T8R8hsJWn5ktnvzSfLyxMb621wWQV27Yl4+TyQxobdX19
auC/sbgxLIP9MdU8JpA22y4wWUYI/Rl+cJ90tx12ZAJIMGswKjuKtsJ64p+S+r+GWMt2zVIbUHoU
niqoj91CXwKwdhVA/sRL1Htt3h7lzt1KntaSA02dXSzotOQi1jCgFEs51XGDoiZLcOqoAJe8RFwL
D/P9Hy0HdZ52o9BW6+DFR/UdiMLK/ZF11AkOkeZ/3MHD8TuOWZnDmOldi4Ur4A6jYTjb6Jr2sq7M
f3kKQ4MtoK2l3CqtV9unSBmBImaHUWTX2Jy8WihM1WDNwXj5El7b4tDbIbNa4NNQiZzmKLls5fk1
lf2npvaTJwifzj5eNbqPK9TRTvP1AEM0IkvSnh8oMS6EOnUsbAD+qZ5VWX4OXFsfbx6eba3xyFA2
EjfYnUt8/Ci7LVELW4J9pQQRK1tvE86Ov1zI0wvhoMbKa/XaZpxiTPthYuDw48laEUhhQwmYr8TY
p23bxy+xhSF37VT0wOJwFPAwnPXFCYm/iInRblGoC+EZSRKQ/0FHkPuPHLgUjLYFACnSAkTgm/Ni
PIjq6Mg48CElOrYHY3VIELzhg8Wckb9mWEWv0qOZNe7qBZjQwUqhfpo+acorupYyiuUqQxtK3EuU
ieIgmMU/Lml8s/CxmKaArDOmZD25TCQegttKZFKKdpuZLGypiKzz72rv3T1jGgIWjDhO74sunx1m
/UMl5kQM3Xgxy7Hyv0JOJ2+GMpt3L7E1N1lHa1WJgTnSyStdTzJi2j2h/5x6BKeoscNZdFos9BCC
SM/zzYwI1VTCrt5o6V3t2Z5F34V5NY+u5+lWhhJEOEbbevFYAzuyPmra2yv9L5ebUSZJ8tyXfvPE
Zqga//vGTU5ILd238Qqs+SsKq4rjZPtwqXRv2AZwkZyi7A6FCPrK2dlJBIsn8uAFuDU86yzwQxuX
XDs2MxfU5jWD1yxxa0nBBafopZdF6KCkKr7BjMa1jOPZSnihMshPDzDdcLRvVSOSiMHDB1KRZWZT
wLvJdfdBZPaQAkCD/+WDY69sGhXvziL4N+0t5Cx4WvVxZW9xE9Jxv04rH1conSvIgiiei21qjRXA
F5WDTmRz/1brMGzS8pa9UaXxyZk9C6UpaCrSuTD06XErqtnKKz0IIg7NsgQLoX2VpqrOTzUv/r25
vijcv5gkX3GLKwaVCQArz+xg8wzsrdvigjIf21OO7TuI0cyBn78aTzr94yJW/UmcVIsrG7O0YlG/
Vwi6sTWYoRO8BaJIUvKPVpqiNjo+Nui4O6j7dXT7zgTskgghx9n+9DWEa9I4cV7tZ5XHgrfn1wsm
Xg7fVnWV3m18V2oRbNjiTO6sxs/iu9bIGKqXNi5yI6h+e8JANKxsGHPqiGzfHBE7K7PR/R19MgzR
2tRfeF70FPZjwVanlO1CQeVDb2lBx1z580+vtztmZ5Vck508eX7IzlLJekFwLY+Pmu04cJhoiy0w
gpvH4s49HYEIrJlgAVS0aG3snXYHQjCVrBirsP5w2EFWdQE+1Pyr9UTA5mumd+KIVlpvlEEbfg7H
Y0mA4nKhN39utJoZvuZolhERoZdgd8ztrnz21K/7Oq0FJJiMbGESjS9m8CSJWEZfIAlrL9NXBPAw
i4DxNax85FX0KoFxU48AX65erbWvPXifwniz3KVEEsPAcSKiR2+oJMmC79Dxe+u8nk9xygnATdwr
rGwzmpvzb1MXGYMIDmjYurJ/0J5+GTQHLZ2UyL72NNrclctUkt2DtHKqV3l+NTe1Gpb5Kk4439Ox
Ik3SqBMLw46KFjLO+mg5wgh1jzfiIuk0rMM6RO7QPa4O6zs6Z/PCc77RcnOmxRsjMVlhQNwMppVh
EVBWrVNRtrdSc3QCc9ju3o5wHQ+4OIaoiWk/a1mBBtR4zNdJrDpZjnOiJXAzfBWy6Iuueoc67f9R
grJ+GJLOwqnglQew9X0EJKIXhlAovMWsU0B2QwuZfECeF4gGRU5L3wnvyPgLnsBKT/zHGbmDQty6
NeLzGjj1kJL/OkOrKkLQbbdMWE6hwORiDwD+JjfqcdtFOsXoplWQyA75sNvcIvr1J6D/bd/ePlVy
kEmnkG1fHUvVwyhIq1Ybvqj7ZD6ntngHqtJ1wexfa0d2FZu55h/gh+Gv5Yu8A8HCscSUfjFRiN7V
OyQzFkULQgQQkbEBwakuNVkBaNR/8ryFQS2o/T8kIgtVqSCo41LislHAq2g/CdyBJDPnK5lr38A0
31rz0HA3NhHc+tWu/d7ft2E0PpIUO7eNfooMRHckJnU7lkU51cy+ZKz5if3j2AE/mi2RzbpUQhn1
UhKXBPcON7oycO4R/JMwKr8EqdsEDaMLH0iX4yIEa4K4Q74vKGicXIo3zXUDR9z3Om7xvmAfAVQd
pgHb1S1WJ/Qj68aR45LqJKz9mS2SADJ8YcbMwpvf/qQMNpKwkoYU5QqY1gR7OxJx5nzyI81hUx9O
ic1wXA6Oa/qzv2I/EpdTSj3k7XDmG4lwM1UZhycmiec9INrUAty496fKBDqb7mpOE7eQFNYlLk5A
Ahoo0JNIWx3RBDfDKsO18zUJsNWZK/Cch2Pe/m0kh9Qbj2BJAoAA+81/nTL5yAAjfUtfoKbsqWIW
aUbHj8tVpx5k7f7j4LISKw+mjRdJ+LeTYCgrw0KKmJ8F6WEgiIwTbmq31H5e/ifYW0SOULygpUFh
TcToiUgzuy9F6Ci4E/Q+VqeCP2bn+Y/48j2UcvFNLqqYSUz/p1j/8d47VLgOeyRL+Q9eg3Pav/rO
BjuaJvkEFX0CpkrfoUxS8hdrpwpXkOgaHojHxtLErnaFC2cVamE2wTFUtVT3lsyoiY2qrqWZlOFP
8O2dmek/rvrIKtMuAW6O95+WoFgqTEL+OGYDp/KtmIAUfRWPRE1IqDnjewxjTp6IS0e3nHZAHpVF
wpAtxL11OUPGaDD2uuR5gNowYJQML9rbbg04PypMhCXwTt1wd+TsPrSFj2DmxtCEEiD+z+hcoMk9
QKf8D8h+E2Njavh0P6EUzvQKzVU7Y67U76Gjnc+aNWUAzbWNVV/sgujfgDaSg5p3ftqEsNoDSvay
jU4A6OaNLdsDqDAoWGhHrTqyrJDe0MQ943u2GVEYN/NDdZmqekzcCD7OW4HNE3aJRa8OjYPW0/Wm
yXOq+c4xFhUksOuQs1CwQ6+mCODyCwIp18LB7KHHSuDSWXIjAhbxEZxEah2Hw/4PtEFLYQsaRSCO
g+4j2DmmRivGxbJRXgd1bhjBdWk8RnRi7R7o6wnPhc1FDExzUoibHzoWcnZIQLQvRNUd/w/aKDQv
TtrjLLbaPyZl3mj6zWp3AgpiIInCTiYuVxiRVWMtvZDdbl9rIimPpF99hjueveXEHVy338lcxBwY
5cfqACj/nQuNV2dyChv0g+kFzODMOC0UHrMOjJrYBQgyqPR9p+Y2F0X1DOMNb8sivrM4uO5xwk8e
w2Yv+PWEpLyJmB63KyD+a4gvqOxvAZRkoZeLs51un5QZvBgvSJkDFmDiyBpqyVdXqhPRm/HcO8ws
91BzvT2aPP0/E1Tga/vSopBom2Vrb+T1/mLxNz550jbCl8MXq0Gk/mZh/VFU9kLo4VuzoxUibSHS
cNxL5vZO/8akkXwb7Z60WZNIfnX6JX8HsvJxiFgXYroDmkyVXyzPCXczVyDejzkGyf3iA4b5zL/x
wGD6KW+tsaF8B/Z/aHmNYYTON81yTy34ShxAxOST/XuUrEOrdpsMiZIJqDJTichDqTRxHs9j/i7O
RdGqF6RM7LmxR2DhTsm66DIRN0B73zCiUWZ7kZruTI3ujir1Eim26gQl7XbOg6SRo4Rl35LTu5Nx
Up5icWxEMF69nwRa53OtviPBdW5LSRhsjFa11frNcJrIAYbaS0yQ9uRV3W2R6bmawLw4g/QfknkX
fI8rpAAnPrR9P+f3Mo86nEfxngv6jndeRQv6ADgXZ6F+shBbUiUlxqN+ssTYhJoAMva6ve1x2CxK
ZR5Yak4w04mJNQARtz8kINggR/D3KY5iEkN4xy0T7RoxvqFSoa3679n11ATEhCpFBhUqv/HCg7/4
iYFMYybV+xa4VL+sulGn0CoNVV5HvebAnLJ7SrOfMnBSLVpDt3fe3Z4SCB7WI+yS6xWKBprpbTu+
1K51vHeCtATpNjjeWtwbbXG9sKblz0MSWEau0SgmKunmttuRWAU89AGTbgy0p8P6ET5rkvod/UoH
IRIki6YpbJibHjyKlnGBzRbQIa1bqip/OgrpXCBJMmUpGmmQcuLiv3BEthbflD08D7dflZuEdKxg
vAUtuHzagRmZ6h9/J8HamM1aUtkAzy3pMxBCG4r+n4jbgGirKwy9I9e5Xp4dJrS/xbneK9ilLd6E
Zno7z2IMD1SCkjnI2xunZX3Tfsfyq6eiwmdi6htRm5qpNf/ukI59VxwmRN4uZEOfHhRfWuugRGNj
eLm6WxpIt7ntdF/8ktviQt+rOIbMa8a4bUngood/v+7bL2gAL+YNxjaYzcBmXXX9PMrcirn+0zR8
6bNgMiRAIsVihTav6f+aNcciRgFWEhJYlopnAS3QBNoQxQr52d156nKM8Qw9AHiNzJNjWFBApTYe
MG1ClN1lZihacjbZqWn77+S9pIey7WygWtitwFcRrFRLxkd/K+f99ROeieO6v+Gr0+7YE3yquq2n
iIvUJtE+NQscoHXXqjsSq2NYwJ+HLDsRZJ5KOapa6hSVeYy/AaM0cgvrv8XA8+p659+9/YK5u8A8
m08LG9PAoIN1OneOZoYXdF9/JbQG/0DpEOhvLEi2wiQU1w8OXlFdt1HT+W2EsbUbb2dfugGNDZOd
w/3NrKtC30dvVGERRezYgI2Jx6+rT5twrFE/K6gAbTn5yKShR4O5mA9rfKjmXzkTRA4iEaAO8XH+
RaGLf1XspwpyYA0zqzYOZQqaGH1eCfFXb3OPY6MUQtHwMKnPksXExs+9pQ+v7udDd6dIj6Q+uhBt
OoZfCoyqKhA/P1s7JgUoqyVOuSmU31VC70GgsZSsQRfo3lzZWAvZpGlYpQqWP/bBhT/3ARjGgAp3
XvKPF9HsCNZapv2gPIYJ04OU17DcLjZ/ioSBj8zOMyaDeHGO0WXsYHjpBRCh7o3AKj1F+hjZLoSQ
5xuZZQIPYFTfgubiwyk5t5NyxlI6dxpwuRRBw+MF7mCcX4uGCCTDKB643gGrTSQ5Bqfd/7w0gul8
orDZYUcH3pEELNZBIPh6LFV0qlEV9GlQRbCc40iR8/9zSLDuMnPsRMniZAx9MnwxqPLARdT5yB+4
HQAZRBa0bObGPAqBUZDnokY2DzhAJpfOs6w+k+MeZy4DU787eVPDeJGFq3Up9UD5hE9evvRFuKz6
QU8HADHFDE1CfoUbJt0RHAJYxwpPLzUV2g40faA99moDcc5V201r4RUxLkzqeBCzH/cRS0BQrZND
TYqoMh3PSlrf4xuO7brBsBD+ZRFzmutmh7ZDeRyquS6ALJkLrxeS2xGt/wAvC83qaDbsRtaxlTM/
KS2agvcCzSaqAVstywoXPubRD/3Q1ZX2ZNh5w3aIEumrbDwc2SY+h1i9mtp1FGrui00xNT9rBUuy
XvSRLcLJxqEMNhbT2XRLBd1g2JQxDr3IDRki92lke1N6HLVnNHY7FxBwhLmuEKdCS41E9kescS8H
dD1NO1hqPSkh7+XaJ02lV13FtT08byi8wbBmJf4aUFXG/sSeFHjanrPQoDepb2tbJO/U1QWILPEd
IO7lUB+UzMBGhcqWBBVQECA4URbr8jIT2+lUCwy5XtYgVaKelmQvFT0OnjBEe+ZU6AeNeSsHsiLd
RUdNDj6GX9gPHVAfgeUFslyfOnm/f/JzKh0+jwEe8sXaRhOBuXNcvn47ucBdlnZKeD9MCGb3N64J
VtCfm7wEvWq7VcfWzk6R+T4CzH+J5gTQf7mU+nxuVOu54nBY4+oUcMO7HJrDMq0De0onKVjvKAsU
05BuCLAGhqW2K4Q244ABlecjg3mqNBll5FKId0qFvh0TTIy/X51bECkThklVK0fMLMyHJ1/F0UN+
VANP1SQoSOnLeU4Yjsphz7OE7eaT/eM98dq+UVZ4qSLaxpXzBuxmgLE9/3BU+kUgb2A9ib6cj5qY
Frp5r0Byh1ewVbhX5NIGyz5H+IIwjqzG5TZcIsfxS7bpDWjqW7x6MUyzQqFyfoAd/+d1efZIShdq
oT0t8ltdnjahZpZ2kOu0jNkVlf8SmfPW5BT1IJaT8gW9Dh8X9J6x7Lc7wHR6TosO94nht0g1iGvv
4PhRdRiXA99HpjhDPyhBpNf2MTDxh+aaztOMlwZWLgimfmtDwC8mNCMcosji7rmODKGFMi3HPfV2
OcXo0xGOAgd9LQ4K5AkKwuRnz8AuiL8FHSTCbNLEoBc1cx31QLNif8P4Vz1ov+imNqrClkD+SQN0
ZBfOpmBqonwusdk3x8AH4BQyk/ZNs6lbBAuztGfdpEkJiQ5lfqsREj5RRDEzBIqc9R8s9cNFNJCV
BH2Ep3glco69+kcB91xOT8wYBWilKHj99ZOSYU6lOVBLAxYCxCFqu9yEb0I/a8Mqrni6cV8bD5Q7
01IGCpR8ZwtlpRdOEvSUtrSfZ7xmYMHg4ZCHLgU37N15jpjsASZ+3Q3JCVVLrhWr6x0CxC1iyxov
Er60KhYMhk1hCUH3RQ9P5nNbsp4skU7WGG9zuuUZQeKvnvE02tGCvm4HrqDQA2gV3j41e8wded55
UEPOjaUzDEfw++CWZTBNcO06BELerM71vtSKulfTsxGBglrrYIAylE7MySH9awZ3JrTZMG2PQFmk
amqH8kzqumcbhK9IaEvlIZq3WAE1mAo51jdRYkmt0V/sZwf+m+VyJVySEem+9t01aDcKoRlQzfCo
mKcz/LWhL8RTyiJSkm+cGU9695UjCPLCqH/6VNrrdAaQ0+/9XvRvk0KU2gmJwQ7Z9dvXyNgLIrPx
kpZDqmlMEEgDDY//nZySnZpJHcdrDGt23uLp02VR4POBw1GSJxdRAZiFWudnU0nk6KLdcuiUlAbr
TZeBa362f5On0kriGM+UtySf5t9Rb6GMFEKibZICk1z/DIwd/xRIYkix3dOXsWHI0eMX/EObxqGK
kAvNodMzWeyDvFSo+jEmr9NYlIPXJzPufQFrgCRRmK5pw84PaGu+AA6AI581/ElgjvD1Wmiiebnv
BmFi1mbKQB8w0b9yKXL58wxrPN/Q4XO+jjcdd4zfYnrxzVmpnBnkF3w1aJtU1uUM9lw/aIx+Ny17
Zj+e3bQXv5fGMQDwknvOBoadydmvqTmL2Fs7VV/YXTMtfMo3PcEpFru+v/U9q/cV1lWPDwnfIjs5
kc+YHtA9W+ojXme9ckqLqqeL+h62u76EAWCEtGjidqcrUJ1KD49pJKpYJM/FEN+OBBEUQnWtP0mL
yTZeCIKyN4CocdXBfqfZ6yQP/oANh69dQss2nZ6etneIRRIyn8rpUOJTQFU1T59ypkXiHpSlgFV5
lsOt+DCjCqYKB0inMhnFBX0Go9nx0Q6AlZ0v1ppmPucPG2KDXoTR6K0zKmQ/VZ2JhoZxe/j8xkAK
dedsjgiLWqdj0Ey1QaJc6R4Y8O4JqBs9xgaKgP/7aafF5drDk11RrKzkeK/UpUk8RgZrh85/DrnZ
BrIig9Yb2DyEdDmYP+EEIUeeJ/P0qFCJPym7NkLB0uLEPMt+UbmHZVEeAqtBnywRoPCoZo/IEl1B
7cJHuHW/PE0wvQbJTWqwwU6V1bf43c6/ytUrRO0hNeztm9Wk6DHyJjKN/ViypU2l4dpdaxorUymz
fJXd69tFIutfiPgG1gAkbik5dYSh3a23RMYqmRtg0kLcK+ivDKNUxCzjmke8sieUdPx38D629mZB
nIh/FUAeHXIVDI3KoyyBtqlGovMTiQLcwSKpUhTySFFyhMjcjKjamuFjsV/McqoEJJLwe1dOKRKG
hQ7TyjWMo6ZvgLFNkNSkVeumY2Wh5UfNuVVJsPbd/OowUiuFmD3XhelyKodURu6tVEIGPULJdUm4
m/BQf9Pnh27FLfL1jeYujLw9EVBVrkF9nXVFskZRu6RjC+wSm+2wvj+WTMvyAoDgWyOJ52wMxB4R
+oKQwW6axI7x5ijCprInwK03P+dI8D3VZrtKU64UBPNuR8B3YjHz31bhCNQJmORSxnLVxuGmz+Mf
My4eEuZ+PVeujH2A2G7aPpuwgDxLJKWsh/ujJXJLMzjVNcRlsl3v9D7txtGJBavIHn718FM0i9sV
cbwr1/+HmRAXNMVqxVDWj15SdxCsSD9ZrO62Vik/dBJyLigDqok7QNn0GuXAza5CV7j9Clt3gyZs
7B0Nk3FD07SYnTLRADJSgoiaxTzTt2cfHtSSJ28C4a7XHzbxgshXUL1rFL1ZUVmb8BvY4r7psoMn
HWOgRcKkI198ADXxfmz4ech/3atwujKZvteT42i+eRQsPDhCo5FSDmaFaOXR1msBdQw0Amhjf5H7
WwmRUbZww/GhZF0l/IVlmRchp7DI2dxOtcvj0y1AyMfkbH7cgRfqpcq/weUd7csoPin04lU1LcwI
H+4Rh8/Bk1hfGGS3W9MrQF6A8QZoaZ1JhksJpmqR9r0/sxaKZutanCrHDeKT/W0QojiMB/DFgYev
BnRBhmfeXdWTIRkP8PQ1RlL78xNNozb7s373ipmcTRZ6f+Q6PZp3kP3fT9yPTM2naTZeCJNG8dYG
jdJdLo85RWvxcyr8VP21uDKtQQ+mAeBnwi8jSr9HZeJHW2PDvc//eIGxGaEVNtbB0ch3BU+qyAFP
jzuSrHwSqMpVCJovdSg/XmcQ5MyRXwsiSOlkicSnWZ5tWzWT3hYWbV78CtIHXrB4tljysTthSeaw
PK58Z7HdxI7tFppnLklOZlqERup8VrvysfvxA6zwiKQ8HEVPAs89g/Cs5kyXWIo4oH0Uqv7c2h7M
hLa3skf2hcnZa5DytElxOE6Nk9X0mgvdjx7wrhqz1aMGWlmVUKT3iQ1MnZI9y8G549y5NMGf9XOW
UY1J7KeBKO2cXGJ1VeoLhXS9hP+jxDPRvl3P+JtAd79hjyPIt+64MMxT2ItrOFc9raeYct7mYBZQ
teQl/26GZymmcQqmNzWE5486TUJAKukjJmOQ7LVdBqq4Fm7qrRs1HOhSMeGKUn7GVPJ91GUp6XqM
SzKVw+rTPpSiJIfjSWTMb+TvJTSpzWwUh0eCbsJVH0vM+sTiU6hfk2uv8MYNpLLMxKwwR5THyus4
pPW7quxa3mLOzaT4gqgnuwa2g+W1ZUXoXtlsLYEkVcX+b1gTkincjtp8/UpC74UeWZC77TBH+O4X
nlOH54LDamOo8CWjv/vbwJZ1jqq9lqxSkIAX5XvtLJ9Ml0+mESSgN+F1ZBdqjvpzXUCGbTOYNiyp
BPOCb6ISYrmS/EwwTGNvOnBsJfDE/3QUxAGzki3m7gWLw50HMUeA3EshLVXXh0qUVhRW8sq0CiHm
Lm0YyswMkJsGw8x1jpQwJ7n3zSf5yThL1M6A5oyKxMwKvyEzdY62he4qGKlY2vFkjIYEkNZfu2W/
RLTBBH+MHHsUWOCRWyoRD2yqPEC8K++XrlELMsYQHkNlgbooScU6U1ggrU7u0SJc8f97tkcHfc9+
dIpEZrYRrhM3bt+rCR3E2NilTyTDH+T/RctUP4TQWsw+DYwSX9xq3soeegg9wXjd9mt9HlGmveyP
gK9S+YrZqPsuVO4Hftm6/x7G3mOQq4gGLX1WCMygwMrWhkRl6FBJQAWUBawQ2gmuQ0ZP3hL512ae
QhQQ9oyK3WoL5JrRrBaTW8MLyitNV0nsaePX7tn1FFX/378v0wTl82MGwNm0tALuWZ0+/b8Ffltn
5xxVbUP9rVDLqO8cjEFyqbAn0P0ftMALQPLGs558RUypp3SE1+aLEGgHVxXgJelZMzkJTFNStnBn
C5W44MwWD3SrSCnpazKcBvy+8iWYV3XPAM+UeiC0Wk32eUr7Z96/oVzU9OlQV9m+TsP3baSrm3Ih
9GX4plk25vhRWXlL0A918TChT5PuDKmUMSE6oDTVcvpAvsMpws/g74gzOcz8DTRKhXtplh8QWc3R
sAEtbf/xGBJnu1pMFmfAYccoYwpsvOuURuUcXqL1C21whA8ufWetCmMzd+zB+Z2rD0WWTumLy4+V
JR27m2r2LpfTw5xLuzx1KA8Ow4nKSYUshPQ/Hwl/SF6hg0/X/eNP+Z5pteWaNslyWhkk0C0IjWUu
eGIWBrhvP/ND7VGmd5YYlxiy1cKOH0fjpz8QEZR2KJrCPEU58iL9PlxT51KcZdjZf1xHj4cazjNR
EdqbG3AmkCBu5LqlW7glD0AGyDz+xcWFKOUvkF6bHzrM7YQKWLJ+VWmRSafoFPsKKNwhlD6VE267
DWNoKdIHB+J3qyWr0+QkQY0v8IF7YbmznToqvTyGacqWux2fTlsQW6uGM6G24OyVvgfbWklLL4Z0
Ha7fCkpTVr7DRLV6ffXPoXk/YGjR3wk8UYno83dzR0CNPGY1TzfIPjBMj90Ms7YpCKC10fEiYw9Q
xNEEyUUn7cyVB0NMUSqJfEUPymKMPSsFItuwcyxcGd0XGEnvOzBpiFXLgd8gebobfRX3ul0JwGGo
H5fsbIMxIKH4ckACn0RUnCsgmBWTPagAeciKmOwFqKSZafnCuCAIlAdMlR2oednoBR5rcm8aibqn
CRYZ6WWjUMlYEjonzWlHSUWvkBI8FKt6a/xSsyqE1W4o9wJ2XS2P3PI47FFPaQ2eKluX8hzkfWtf
HdQFTjue8gvCkxP1kfMj3u4jiDFR2ZUp2xbxil0fqxF0ccsXClDZLv1SvE9rf5Zpce4TbEqsJcTs
KfgkRzWTLyAZfi9E+ROSFA4cWbOUQnT2tnFY9EpeGoSmMYAb2Y0dZfFAgfAHvhsu99sGEhUfnMS4
I7x1ge3KP5xlCcdCu6aIlA2X4nvY9o0koER2UtzbtiM5lYeBUTB2F4q7roMxlsvHii1XhwfWmQtb
ioIsquQWxkEiUo1BurK4J57lTEGAhgFe4XDow4MZ4QGUEsOajRGk2nCtEavkQJl/gB7Xd51CkzR7
MwhW+5jRtO4l7tKn1ASNig1BG5bBke+B48hEN+YN76bmNy6ib2dlFl6KfUWSlb5ZmOY0L4I7KQux
vZk8b7SbjQMPrMn+Cp97zobn4iQnnotx/FT89s8vwpj9865DbKdBNWzitL1P7vsAAEkrSO7TXxpK
VvNsmFNdVXb8hWMLUagCL3l9nnP73Mcao9ICCI4yFesmFMwSlRxYokOnlIYh5ltlGxYX3CTX8/Mb
K65Pz7H3Or/C+Wboarh+MELw5LWuV32geyGgGIpgQiJWgNigTnYt821HCevKtemvESbgZ0P3OuOE
GjLN3ZHQIM7cjJt5MWvxtWx5MpGFNN8cXMLa3DQISxwA5P3DYcSA54ix6XSKGdh4Sv0QQNk7NXUu
10hEycBUsVIUhIpgx1csFdjPgsgVfXqTHL050JxXUeXxqYzD+KS8bsuIE9iW0xUHOGgEMikzQr7c
yOxQhPDY5NbTfPTmiquVWVgMsyPcvPobzMOTp5TB2t4w13MgVOtfjirx5LIVRe8fPtBRXhwO+KJV
zdlbMZ1aGYg2wa0hV6id/g9m4DFpP100lRykg21meLVYo1I63qZj0IBMbZUO4D7xXCk5EtLPV0Jh
a/IfitxdszVeWgqYys10pHI60Y3wPbcB623ugkZnutWv0ynB0CqCWT9C6rG1KF5Vil8cWdizEVuL
dS2Va4MJfF7irgICoCwuTXxm2b3wzr1moHCJpsKxa+/0BNTtn2FFRBQZr/ThAmYjQGAD+dRYKc6b
1mddP82Jx+O9+XLy1shC21LUNLehTWLaKxAS6CDxn787egyYfehCggUn9wl/tX8A1b/eCSMDOrkX
oI1o93pBkPNcfIhDNJe/pd/G+uJLTejCzs2KC4S0dpqZ9Cb0vCJBUTmu+9nKMZUlsDLm+Apo5P3h
r2HbS19h9w0wZkxJghyVK+zsOsd9Eg1OPfmYletHkIqwQk6a9WlIBeJVDSn0PHcMHydf1BSYJis5
z1IN9kF37XRDLCfUwBMDqoNHw69GPLEWoWal+vXJ/bgl33yM8v8omkknDTf7ruW+R4yq9ys6fZZJ
2ikvkzLoDIHaCfRObO8Bw100l8McgBChKPTVXb6flEePp/VV971Bt5ycQLGxlHbxfxSYxKAZZtFE
Lv/x9nhUbDrTUbi482ExbhEtHtZkG19eAGIMS5xHh0LoiguQGGNNTyt0Tzg7ZhJA0GJiDJ5WOD9K
8WoQUhAB7GsyIQcbOEhfflxuDcI/xdZu204bNZG6EcnT8BRWYm/joxiQ/t/tpMeApJjKBZrGKzhW
osiL1MiP0pE8vNI0Y3wlMIBUs+DsDcMmGiDXXjCzK3bTqqQoS5EDoQBTcicS1wvBZFTnJgqzGYWW
1Rvn9Qp6d7Siqok/wF6+9gqIyQJB8guVJdQqMOqjvbyJ4oeP3uE1cCHilOV6mAvd9eaB3EamDe3B
BZmSa8U//IsG9zEVDPF61BVnyqwTviluvbJ7cQVXgO5luU5tl6LmiLQVCB+WzwaGpxTZ/H0XxI4Q
ctgioaK7QGiNRc7oBZ584exW0a5nGs0VucVnvUpf3MMvXRoH76XtuSBCU5BCJyJpnIY7PDsd/7LX
EQ7fygMyGXo1d63kPiZJC/t/nOzQpD8diw/zud2kWUpQiF0zquaa/7u1EH1Vp288DN8u6CcqALvK
mAyoumnpHPlh5iJt45nVd1Ae2Vt9Uw9fdHh4egyhLaUIPNu9XtSgwbVKIJ5k1xUFJx1CrSLR/Zm+
emMlIYeVQw6HI0U6Mg59ryiwwCIpwRGb5UWKlIKs0qiAaRrIn8awPN0veM27BqpB8eEYV/e+a5U7
GNxuUsH5S4VomQzV1idY0oHudiqfGGe5bhwm2JK4PH5B9yPDx9Mr+41XpeOoknf1g4lpNYW6eh49
rFUy18PugSd2fa3fVqcyOd5knVdHesI3EplJ34q9DbyiDKCs12oCMCjnFLDAM0jqaJ98BraKBMf/
7RbTIr8tq0btd5yJ+BA7cfiwokBI7fvfxL3/BvNtFK9QKTX9gcrBE9AswBeSGaxaVrSKIr5YjHwt
uwXHA8pjK3bpZ2tzAVOSXBgdTuTWe3Mjvy4oit8uGyVsP0Uw7UUbGGjdpOt0BhvN2FqF0y7F7SUM
BZMjOEbWnNSVAAgXQb4Vp3TPWdLOj35rEF+tEdX3Fr3tVO01tgfkdvT52+wSx6Yq26eCUa+ZVWzd
w+uxJSg9G6NdeXuVm4z7kX6r6IC/bV3prS3UKr2oZXV5ezsUkDyGQFvCUYgQC26DIN6j2Pc6ZwQr
xHQ0izInpxOvqPqgE2Ni2sPpVW4q70GPhV1S8ho/lRCNrNt8MAx2qeD0PJl8aVsPW2AguWAEhBc2
/iGXoH5jQ5I8akMSBN4KFhZKsjSapO2CW4oynFoV8W0uXkKXft6QBHIjT9s/AyHwDIv1odDEWImi
lAqdK0MtM9eHjqhoq9Kg6qRA/nCfV/i31D20VZ7hsQtMDVTZBvpmsqJwQVd0sk0Ngb0bOEcrklH0
dPkT0f8Jf4Y4PziNvVl3/Adv6m1WNj411+MYa9U9D/9WTrpQcUogsw62hNBPMnkKpBCQgKIwsSGH
xyE1myZtluaI/Ciy5tXN233I7or+L0F0r2A1Dw25QbW72Nd9MyPXfSo/6h54sJhr/CU4YNvvv0WR
JaCapCI76Frq4MATvqH13j9qojfdiVkjQCmQ+YQ7Sp+z7ARCeuqoh+uxlPygBRbkmllR2XqQ9jqd
zviahrcw/qEJwWyOMYjpaFADyqF5Mm/G6aGBN+KVzJrMtbt7VzqFMl4QgDOKDyt1gTA4MP6jyTBo
e8/cyZWRxN3AoDmkFegI58jb4RKH+aJP/UOundpYg2rqH2PI011/Ifha9gtILMS+F05pff1uxTf+
o6hD5/Bp2P+U9o8O8iDrfoR9Dr8JkNOoQ3AKmT/UXvCWyHiewr+Cgo3rfR7AiIXTcPXpbxSk4irb
bjUJZkLrh9QKqo+SXSCOJZVZvufsWLbiJ8kvp9immvIaq4g+X/Pqwr1KILUaL9WYVVdf0yU8t0mT
wRs4rjFGG6v04Sy8Cg433QjGtJANOiguYzU+pJECJ3pqLknw25ijuwaco4QWMi+IaMCN4y0Ij2I6
LGQ5INOChqxmvsCnGOH5BLbhYZSPwS/+udsHI+rlM2xaQYod3Qu8RiAAZfvLJio3bKwXBj0A1J6C
2nWPviKIqrNwLXRfv03upDnV6QqANjF66OFnsLrOt+SBuEAYLugnPQJP9z8Xz3/XueqHhEmg56bB
r1QivuJSDNZ0wbRIt0Hmnqavi4Wxxutl3APVdCDYh9oH/zd31bAzj9WiIGGHIpTJ68DaenD2DM/3
qSFqHPnd1okKlikGS4CQiP9sLnkhvce7BEDRUuJdXLyPJHLuDOH0HhJxhMH8f2x7ppAXkXty/9wU
1TvlcLeh9Auj5D0EHuEB7Kg4x+eD7ofFYHIhwY1Vw9NcoGPhc7gj8uvXjPoPR49m9X55iFdp7On2
DaDA45jni921VpkSqsNmf77Fy19YYyU7n0oj+td97seg4VE5IjSAQE+ILO1M+tBi/eil/Rm6eNcG
XQ/O49PM7b/QSnzV9AFOuGyHLAf6rnheAuDSSyIbtBosjr8q4Ni/QP3HHIP09aC1yMQWOb1glLyL
S6AX2n5sbtw8w8S3XdTGdh86QxOX2V4HflEt6Krshfh35O/nKrfCwbS3IMtWJj6MB3fVy4HZjPPO
6I0QSFYflvnuLPVZ++emMlEtHEby5FGeyh0AGQjoL8H89lEpKMEW5hfcNZ5ydpA53AXIs0G+M7pA
k/gjLhTuowQJiO5vJy7uyTo0hMUBmxX1mJeoziP9TTLcskOO0Pw0KptiHN47rHe+zBOBcgHErgfu
L5J056VeJY/bHn2Q4a+hzrynJEn1FqwwKRXOCdygIQZfXZZLYetj87q2kwD99S1JUbyxeZDpQWJ4
+Ue6A6d8tJiNgGn0eu8XvzS+KV2KEVDsvdWZRkenj0TSr572eQRqxrdOESYg+TKuNTwT+65vUI2n
xL5jypavZwv4zc2VIhBi39if2EhZkLx3eg860t8mOPe2nH9RQLfXN2Bra/hHJ6XjS+G7Tb29dixD
YcEtv7j2nVDOcQT3d9SG91adQ6R3lMOJ4nSh6Ck1ElityWbjdfypGoix+tJOqEmdz1OOZ6H5p4Oe
hWC7NmA5T4m/61/CLW2IBto5SeZiCkt8MqtL5fHOeE9ruy28GlQiZkxkkqFyo+hQjlGEn3Bxm7Gf
BfcRl0LhPXMe1vIDLnhJNkeGy/ug8GClrmJKMzZ6Y1uL1DIOSgT7mFh1ukini32C+JKzIj7HI/Ue
LZ0CozhFoieJAfpJEa988DdpxMv5sdLvdx/EPi5Apw/gsRjc1kQbCm1qI7VHAvI3d7v5+Gw6ow9H
FXMJ5ezEmWB0KMcUQbDie1LzZWzO3YAHP6gxpsYdHTBjwJRyNPFPwDLJxP/g6MmbLqvUQtQkd5r2
f2to7CA9CGVq4byYBoiqorsfXrnmIvcNq9bAfPvd8pCkoUM1pj2fKp0QsbUqBxXv0TzjYYlDhsFO
/ZlziGcuZSKsJlFTyBZI683VzF6vnUuGEnx72+7xTWxuEay1cpkfsNYO9R+yJ0GVYY53ZlYh5V+H
qI60QKbHBpV8Nm1t20aTz28yYOxBrjRvTBfS7swtQmOKT1vZpMYZyr1thQtGaF287eI7/p3j1mjd
esCY8sNS5xkjsf93yX0LJpg8f1b5dRUFA1NchJ50tJCF0ZZd7iYZAa/i9XFdnEIwuIjohHbkzQEt
VwXnbSNSMsnRMy9cgNO6fc+mFGbPxI4L70NrELv01MxiBJ8QU6TpV0u189Tby19j4TllFxd2Hbui
47kozvPb7OqQ8L9n5B8iGsj5FveBBlrdKIKM7syCuDUcWAbHJpA7W3YEwRamfeefwXj6SAlcgGLo
GwPPwqerEkMwt+W3y2agQLNMFV2nAUNf+H9H8KjsEaVV6MHQdeJTJjtQptd9E+QgbkNcZHtASVs/
hmTEwWi1IA2NnMUz8vHbGXfDbcGoh8x4izUKa4Qr05/dL9od7/uSaqi8ZYZFd0XvfF3phbRnLp+o
VBGt1AXrZaIq8BO1BJKXP+ss5Ao9zvMSHOhwQWujT/VvGQ/u2YDsRSp7fHMribIIwhTDYaWF63YO
IcziSLzqQUGxfiX5Sm1B1ErEheccHs4GDZVDDMyQEVhOT5Q14xYNPCmy73ng2cw0oHIClnTnRqka
r8ILzhbTCJBVaPK0iqEGJ9C2pliyT1msiWUmUSBB+dsUkA5Nla7QD56zvto2pE8EkzKsGk7nFGVK
xRn4Om1to1ctQB4CAsXkPdWyIHxk2fYtsIHIxp1epfVhjiL7R6u3LDarRcVTXJNA6nki39FwVSNV
x1UaSWYaDo8CgeLNOYbakibfKM9/UXUbMTE820W2+/LCBdsEA/DWeAIDimPlnmAaACasJlVmvXS0
9oYQnxNX3MpaTruC8lUeB14fnhUCP8ac2x8VIqxtvmNigJkVb0Ikp873QQq+C7V3+xtbfZRAHQTv
cyucv+8Oz/+M/Vc/FHCzI5d4SyxLMHpegqCHpc3Y03PT8w253PoR8mDMhMO3A3sDNiRvQRp+f+l1
OCAly/gVAl/aNLVAfREMl9lMGh0TW0bfU+zk7HjruiaZBNsvmb4YJuvKJonaFtHX/32LhHINCDTr
Hodk93isdZfx1sD/JODnxj4IBT7fwRCuapzDjdfnsZkm/Dr2u2eUmO+YiyhLwbah15yoHc0CMf9Q
KXl5hFVwOGlHSwqcVrfx+0RG5XbaBglXZqTIFazrkUanB7EulNPR8Vh0LcqXnDvbrLleJWy6PHNe
9cWeYNP8+Y5a5j/VCg9nzG0wKiLe5ldUK3POUuhVZ4OATYOzi+jdmitMyugAjuP5MRSzhh53OlDz
eYM4slyJc6i68MJ9VHBkkECHt8XMzNtGZ6kO71z9LMWyPAAgmGuwporT9+NX4z0CaSHLNEQuIS59
pRC33CbnHeg7lT5Jxdvl9GTPUb2YDMm/wtJ8Nmue9+0/489rLI4wQ+2Pm9z1S7h1h4dFX+b94RPa
uBqV/BrkcQkaGmeClevMUSafC36dPkztg6BbJLT4t32lJ7D+oFe1KjImtM/t8WcJpuvBBQBYMGZc
LAfBjoeosivim23HIhR1B8APRYBsZYjGAOU/Qv8RalaLxX/5eRLFqiK41v1nAy16iZAGvO5121yN
l3BNXXruwEGeRcZgRR2KWcUVMzZNF1J2dTKbsTSeEk9aMNyBVyH5u+ASOPAem34bxllOBQbbQYXg
R38Lh9dVvDT6yxR44/iRSvqGNRkvY6tOGdrkUR6KqgBVwCepn3C2wmKHnbPx0UfJ8Zu/1DJ4IlJG
9fB0V6RYfEeS8MXw7KIrQbhGBXQ9PBrTBclJtOnM+SUqQ80e6Dvq5NTLUpoWZbYebZNmpa3PwUEK
tmK7RoIH6zewJK1QjPxTMXXeX83n7cBYVy+ibenZfNE3qme4AvhkSEmaWKLEyDc0fOCGigshO5+x
PDxV/F+4uoNEYcMj9klYGq0El/djOHjFtuWmIMtlXH+IaLrPDse1WJ8RYKfACA1aKrYIn2ya5W0Z
x0kOrDmIfYS9NLRHZmsz/nbqILNkX1nJo45ANPMJEyArhG7By+P+VJaN2hnWlX+f+mMf7P5sdH3O
gfJxakHC3Lnxs561Fe7KrHojglP+kQp4/WthXoMkgMkhvO7eEL62GQoJ5SU70enwxiQ1wQVu5jIP
uxJe51MFKRx1vrolX7eXgAF1DEvX4dmwYgxlTozEtcs4WE1jQv4C8IYIQmxool9/pc3FpbL9wyNb
rm+9jDL9/nVpxWydsd2McghxM/xybc7ra/Io1+NqS9TFkTHpmoylzT5udcNe0/TePvJ8cAvK6jYg
Jp+wObab4VsY6o6QmknrNE/Sd3rGjddssBazKCHYrw8C1e+PGmBVqhYWh9hgTvCapn66k3o2k23e
Zev+HvvbSfSUgzqdBBXOydbN8v1PzP3KazAUofjrEvLsvyBnIvCaqkgxtQbrE2aNmOltGS4YUmIH
I5X+bSKaMwaXX99QuDD4WXhQObZC07hdZacBia7zld5DF9et5LURgHf2Lq8ln97D746gyr+dhqzk
5NAPD3nW7iy4YxxPRID8xdfDR+K2jfpDsTl13UjWdwME8NG7lC6z1T49X5DXyI78t5mBrXWdEeBu
Saq2BTwy9FJFgxZun1Zrk+LSAd6JHA6i/ba6pgViiLQ0MKssRYxTTXWoGSaccdfUnXEZ5BEvUIZA
l8SR7KXVkcXXqZs+ZK5W+NlNVBY+lkj4MLzgG2eZwVk6INDHtQUmpThLyowdriwuPMikgfYXABDx
Sh0JbmLCkIrOnl3Y27zjOo1Nw1RAaDPAqKQVxjO++HVF8cxW0qU7hmJmyJzuACRIxpnrJ3yHxKVE
1+Gb2EcNlkYQXTYtdFqlEfFBUXnNJpujhvjdrZduRgASh+wnap8giYu5BhPWPIMa/87CGvC2svrh
MPYFP4SXOnbThJ48F9cKV1uuXe8w82mBKkrWMBRzGlV6PSgSmH6ThN8FpZu4XBEJcPb58/k1YNjW
GVHibX+Yc53vRqrPScxmfEKZ012bmIdFKGCnUaQY5hrgk8Ua098jn/ev4Ez4hfLTHPi6RhWodbj7
5qeuwEbpEYj/YUb0NTynXppEKTVJj3sXYUephjkspvzfVDeIx3CNA3R27VNS+5dLvgW8Scd5IZA9
zUxhayipLvrVmzNIyW/2CfGecISlq9UYHvXQCKj/n/MHl4HJOkfoE1LXxKUB0t/JyI4YbIml+8qP
oxJbCQY1wR/6XZ2KY7AzhL1/7wwzfA6PT45x6Pvad0+8UWzhBkeP8qCO2SUjEwwDM2YbSj4ZvD4+
shvfKoAscjWKrEHfacRrpgtcr9rGOdYg2X73eudgr/0PzEC7BmybXiY2+8Q6tq7h9MrfjRqjuu5N
iOhjunrd3NO7qLONY3hVnQBnCQEtVXxZ6t3mYimFB9x6jpu5PXKoB6gHeYgc6UnU8s4VL6i/eu0r
3Cm/2IGOUzF8eYUl8cpYn8Sc4fyt2athWVfxDkGjvSiKZfkkeCQ5LcnhBshIn3SYUv593xyI8LVF
0eaDgtpwEAPnGmR6o4CXqCmnOJLnErFww14xTC+OcY+v1yNycksUiRh63sQF8A3VGBU4IsEf8w9f
rSNWUkvYXisfYVdVYjEzciKF/SkwWsbzxDiSaFFpDQPj+yN7pkwaHH8mljMtN+4xOSaNP6TN/1c5
auhZf1kGGfHHEjo1kYBDVgwyesYVH9rnWtytRuFUhKiltssLJvYOA+xrVf8mv5bq3xzsVR/swWZv
Q149P1c5G5WSPt1QK9kyIfruBwJNF0ZQ3lauWFCI4O4KGLILc9vlNQ8CuGzAwtkmDIcd3rsOZwFx
4zA6dhYpV1O66qc8HjPDiJugT215bc8rwSLhbeTPtrWS/RXIGbtkD+CyA9/I0TxVhhUPsb/TLMFy
cNMGbpA1JAmsTz0fsFvCsTYmX9LffR2YyBxfAhPewWIEISw6ME6ijQbb6mhORZd9VyWhmYy9NPGa
deb0qpW74/xK2jXOzH38ldfUEaCfcmjl2fAHF03iOPU/jyrNXjlugsXbApSuUxZnSjsKNL9PmvnY
xASJTSZ2CdJdEgs23vnJbzHtgKU7Rr+LfxWDrTFN1VfW9kWTdz3qand+SVpiRb4BMbfjrnnHccSJ
xUX1CN+DUN3HJPf7AMt4ssdoWseSeFP4+4rhWvyX6NLGU2oimp6awaZ3ghcC4ggbnpzqpwwk2jvh
VMm0ug9SZTOT3z88d1mjeA7XuTmhattdx9Cerhftc8LhzeG1URs4Jvy0J3V8SPkijLoV4yZcyMHR
9cy2NIx34fJgoCbkXbqYDfMxNnxhkl5LafIISpUYswmFOwUE2SC6juiCUGAavelwDaM7RWbuKemD
9Ph5Ea/0b0IT+GsonWUJ0Hi/DSUqh5rrgtFJXHe7p8v6Ygkrn9jx3GVsQABi1oDW/qKfbvD//2ED
Ww3hAei0+fIrXJ0gKkbROXLjXEJm096gRnN4XJPNjhKgIV5JI3vbaBo2AHaeuGPT0O8o5/ubIMKe
iz0kdFdjU+RG12P3XioTo7WATud3uwu5t+YSzZFNGHjDi1XotnCQD0xysDiSoHHPacsKmHPmBpmU
FOtKvggxW9wxHTNR5ZOO8WiY2LrZ8AFr5MVpNvuaHqw0HPC3to5bmfz66ydimtSjb2hVPu+FMvsu
4ipDNYtBm4Y95OiqcGM0mDYLB7IPM62m5PActKYW/ZlsG3LdM7cPEmB6Octj6i2SN3uK0+xPyBfi
ThGUNLOG5oSnjYh0r0629XstHQYUliUy/3ydh3LEH076L7YgArDyJfwUk3/tVw40ND6UE8n3KBQ9
beiDU4+rOBysXq+crGOhMiS3FHVyrKJYpgyTydXzHVlRxuFn56LL0PCAUKJR9wesWDlquySImcuj
2QjfdDrYHWljwiBZGygel/KG43aXB7EfXafFsANvAMUx4vPO1Dign87iCgsRIEoIcIQIyST6LdfK
ssytf3S0DvF9IlriWW4KyWDW+Fx1ggA7fUChASG7kf29Hpkcb1nReav0x9GLQXL+l8WZy+miSgWH
VDNK8lkOF/KlG8gTkw104nAugSzlmY54CXgz9jeWa8XPUt2B9Bqvh+Iv+5274yRabhYYDV7AAY7R
1OYIqArKY0gEP74V6i8cLf2eCDfgaDPHX89hIabe/uDmqKgP4hOtDHs7domgyCQouaa7PCEiGQFc
Yh93NoUvazdQ+PRT0icOfGXjw/DpQ9FIZfzWyoIcY38PZYAjHvYt8RL3pvtMjve2swCUCS2JH3/X
tZoF1eCweYH7IhzVKUFr+yKdrb+wWtNEajC8yxUH5Izvz+od9J0AMBpdhAA19O7lroD/ObvIzcBf
p+MapkCUgdv/SziDQh/4d3Kl/LONarDSd8P51CX1n7K1eSBcT5VjbUPgvqWzac1wwYa51xmDweE0
iAJxq4ZGR5tw4SgkrvlBzo7kJgqpJeWWCQB1oxjj3T0aUWpDo8w6pRnaGi25IrAcUHh5Ns9BRRzL
vclwOFitp87P3KHtruPIsYOm5FTtX21Vks+KVjkg4r3/HWEgXXCIOqqrpLJYeXVl/Dvx/QiSCBgN
Vm5JF6SuY3pn4wQnVIILjYpei2pNcPrnwt3HMLGyx5TgQkuBqktwYu29G9hGpVcvT1BWsFW8HjGx
MdVkyb7Ug9gnx1MeSFcp0cUWi2J7jRxAQbCnASiI3OLOHTnu9dY5fa+1v5pb3OUvy4ZxYvbVazty
HuviuOoW1hip7iKzmid9BayzmTKJ97IrTy7bEbha/uvaTT0OPf5XOFW8dcXOnwk18hyQLjWN8Vfu
j0Sz1E7aFly/2pMQzevA4wbe602tcm5wdp30WiFpLJ/t0oJOKd8F5ha0JebVylzvSSrm8vxdflRb
e2wuF8D5nhiYMncekBTcQH6NyWs9yN3U8s+YWzL1kcsO0zam3z6v0KEfg+9tf+pwLHoVtZthtunV
AfjtWBNnDv7V9WkMxgfuUPO4ik4V/PTCGpP1Am/aYUvcMxFFb7LcDPSUaeZ028I/zJSdBGmmlgTG
A6slKs/+Kbu5RPJdSZlAudRkJKepFTs+Qp7SmUm87GBzVEZUk+QqnXnaqBPAx1PFSHLdUnEz+FpM
Wl/Jo7EvaaPFRTcdP6avnB1MSm+O3oHgY+5ahEh7zkOA0EcIDTPDs2cBwOOYYycTVCRvGM0s5n0d
Y3iFv80LMId0/dHfaDIXtlq6QbZLyFJ6r0P0agpcXnm9T3cVNAOInxBl6dtENneN/r2VZ3Y1ukW8
BB1cc/roe+K6mOALgscVyhIooq8WP3XNb14QVJRpRkXNV+F0UKpZVHlSABtTwO98aFn6+YuL3tdh
LLqcUda2PYLvPKR9I52QoTZPPGqCFRT4gWbfpVK+Xst2ds6RA51WMYP22LRsA+8/xFAZh19/Dybu
ceoZ8r6q6wflmIVBf9xlOw8MgWnO8ZqNVO1BKMKPimwQzOQsfrUI9w2K5Se+miS68Jt5DaVWhyzB
0ukh9bBOoO702DbZrT+tCJHeE0M3CgWj/9qws/MMp2972ynAH90ZZmGnUxOM3uG2qNj0PxEYgYcQ
jPWIjLmYfNaMqJHJ9voYHjg4RyxSVNMjhU2GUIPEAUL5Dn57uUeClACSgYN/xhOLK8Ysj7LV9ALp
9NPb3RHV0cYfJtlCDJaVozO0OC/vMpIelHGdqapNX4mK0O0i6aUeZp+SjX01D6JUZcAp9YPRvp4U
Z8xJJVgTSMrYIOf9C9d8xvIGClRhxByWRHd3NESCrB8sjvlq8mX1zRvLMKRPIT5JVg/Gm2J32vG6
E8OB3gUMckCS4mfMS7MBZ4cgesczx8CGTfPdR1Gkf+Lu3pDEesCtal115+1OsBwkHtMVYLxgeB1c
0Z2glXx2wP/FC32w6HcrNf1qkrYM0B47lU08hDBb0uWADmJTXtI9Ke9xvYO3uNmKA3WNSDEmSAha
5cyktzA6tRuX1a1DpPh7U0S6SLeeya8h3997X2nq0ro/Zm17hxqcQb5GjONGdhTVxljYyMbFIrIS
xhdsX+2OTQt3Gt5yl/sPVMZe8ezLHvZl9br+5Q7fiO3/en552S3Not2zijj9BEM0q27/dU8oEcHH
st5idTSsXrDJA0XgIyQKrVjkVXJlCO/zqK7iYtGmV3KlG/TCIydNQvDG1jhPdnHA5iNnkrxcT3db
RxFiHOyIds1m7oW4hP3RL2m8ThXyoKigBWRAGfJBNTsXjXqx0+KTJCdX3c3NraGOOWyWClUvRrtL
qbeM/oL0hOnMsQMX9+P/LKPxillB30xER1T5LcmG+gbpJCZBY9oIjXKfEFdpDR12gHqtM10fnT9/
SDCvs471gZ+UcDhQ0WjflTcausrq3QBSVy7JLYxh7buFqUGpT08vduGKjt2t9oEtawvqQnFNfVse
oQC/pq3wJXtRiE+lEk5IzoJs0KnGThGVlFlWT/6m7GC21rhrifxB3yDLRCFpOmvWl91vUq1i0PiG
4y0wAqhl/VZWpy/Rm5GpNfbx1lF+3vUe1CznBAFsTFRjTrmc5s08/bRePIqsWo/w7RPo1Y2pK2Hl
Iny8xlWUNd4sqXzlwIL9Pa0SoH9ZY0P56434Fy+uZMCUK7NT7tZkvzdnYdE0ZBTHGrJaCexsUon3
YT7CIylz/Wob7WzhqeiZnR8B2jyxRIb84PysoqBEDU35Y1BZAUOZ9Iq/CxISQSk+c5Pss8Fo/hyl
qANfYjNgHoTJO1OM+wWW+OFv9uGj+mK0FhB+z4lLpRXXEqvkLWkxDn/oR0oeMB5WYbOdQa/S5j7y
6GOVNbGqauzv+8CzgTR2C28w0j9BgnGjwWIeji49T03q1zV13Aq+PIpV8TAPS8l97yrPIixbeKbk
xpf2LyAWFFaRho06acTXtYdBKJ9ICfLd0vf4a8vbsHO+CYTonQl+8aSxqlNyvCY1YM/Ng+jcbRdc
upoz4uj5FzP6xYct0g2hx4QlumDmoseW96GXttrAxqAbi9SEh0CMYEAGdmH0a3lvIIVW28ZWgJfj
QG7U8UuGTVq8LIh7HcdARFFR5cbgL5/CRdQSC7/QPrjvGVm9zBfsn8ib9KXK4pGRIqPHndqAcste
G9DwZRjabedXYTSg1Kw7phsnMTbpKSaLciB/Zln2bWynZC6vk2vjx0iLu+RyhHslwSKINynjxbEk
S9kTPsUUxNB21wPFjHlUGc645hcncRv3XeOyFzvMr0psVHgn6CLWVtGuYxrrPtoov/TsDBbpjRg8
4CTQhcjIYhtB6+CAMY0A92zxDrotg4Xn+XXBaF69mZoYXAGwZuGmbt7OoHtOBr0cmDYfLff6lgP1
v0zklyQRNv4fujzk0PbIwUvIa+OYNNg+HwOHIULG4itlriuIUoEsFZA8JQ9xBalH6hPJAVlri7C1
jtPh6flgeIOZVyrsadWeYbxqjLAGwv+XeffP+2Tp2F+9KFSHirvPDP5H/ZPWn2cgg1wYjMFCM9v6
uuhG9Ji8uyTU71emQWcE0Mxt8ruPZ6m+Oio1kvaDJVHdsIDjKDTXAVagE2nthi4xTyCz5iJXwDc9
gMCrxtn4C9ZEWsYRRApy0yZCzQke2ycTHGgGKef2q7CWMaEZ5gt/JIcgWvaRgSJDHfP7L6syeVXN
Y/5Agj6DA2TDkJFsvsFMmSeo9NRXtUpzW4KpeRb65vpBTsEGPNt0O0iQpeteZWwN566dIcL/IOpc
ZRzLyufFyiW8B1VYp81HzZH+MteBQPj+Y7YJ5saA0uHXnMjgO49OCqfY1b2TR06JhfLQYxzJeSMt
FY5aTKd4wwmGFIMQgZlzlmLKXnxKJ2JvjDAJoPc9uao+IH1Q8Sg5rrmwfvrI8fIWcm//3Crlw8VO
AkWe/3UiIdRupdJeUCEp4hdZdYe1gR7tVcBbr8wMspllXRWH99/IorhB1nN20OWjOmsQZYY7HEWR
ewDCfjXQaAvlzKzKPToIDBJ6StS80+ojVUXiwCaPSGxBDdIxbe5tsAfkLdXN/ccYobf8iHlMsSqi
pMv4zquCodtx2Th8On4GzzuBECGgBXNEErchzWLS66LKz7swzTvj1NMJYBLzqE8SuA7KJy1v5jnh
NN/ZapJ9nS5BVRuINGA56IOMajE99BfHDXRwihrQeg0ERIDD8IVZsECIbIbA/dri4VBaeRkZhY90
6HROG5b/NfvZ9Vp+da17lstsr5UaTAbhMWFyNealTchzdigf/qO8qfC8glYN3eAM499moCj0+gGv
qQVLdVz5RDDq1OOUiqGor6nGHnOEPv0KjY5ulCVa8jzCXyY4q43FvBc2839fxydTunjR9KtGpC4v
87zApK21A5x4T1pkiEhK6KWEUWb6Dgo3XnW2Kz6OxsEpJ1Ri7LfjToQmT4HmTuUyJkrL2SWwHNi+
fucW4HZPO0EQKwRBRZndagaq40Goj+hbBPJ/Yp08pJuDVStp/ykARU9UidQh/DqMLD44j4BcSyDm
f/dnoJh0d+aDN9sH9SNK6NQjNrz7jmAdixFqt3J2A7Yb2p++QCoDuAPoZdYTrigE/TYG9QFzgEqJ
2nokUZ/BSiOE6ZGA2yClarSdbvsY9SWI51HzfDg4BHfQunBowwg2llrY9aTkpf3AQkspEbwu3yNH
eagfX/ubL91xY4wLI7Yadg3WQ6b3qBUyq2aaSMy6nz/TsAeTcmyt0pEUT7oRhSUG0R2vJ5gQOlnh
iwUcuQ/CnFDp33NX13uv3nwZpG8nWbPyA/+X+rO6XOWXB4HfjLgZwNuffLwchfIq9QOvCyk13XLH
E3Ao0cDSr8PkJaoIHUCowtwS84cGTvSGob/dzZD1V8Ec0g8/sj7PtOY9PL4EkzBVqr2oQF1C4jTv
mu8iKbNyxuPvds276op0zQiWA7tl5BwimgqOxQ5ArO1cnrnR5rX4bY9Ja0+TPSNWU8Zt9VA9oYEJ
tLh5LbrAqd07MQxp9XKJ+pZJ62ZFquNMSqgs7gYHnanbP+xp8R6OWqMtfkHXFwDlPWj2c2t56Z06
18n9BuFS91AYiRp2X33+jv/jtFlWxdXDeIVqGaOKqOpE6U+ODY3eGmUgIRzjq6PpfTEhofLyCdiG
/o870ulyMtOiCRfALPYMTWin0jHlOOITrZAkAsbHkc3tsdC6PFXcENOUpFieIpeFzYMRCqi7kn2v
wLcHL4wkQVk1aPIbQzp2C8QzXZRvdZr6E1CcKB0ekbvcBJAsNZdBmNHvHusdwTZ4ufQiGHK1vZn4
KxkJCmUzL0OcqQft6B59gc6m2ci+0r8Yc2y/WYmK31W20l/AaPKv1+qV+a6AX+CKPKEwk5jlTnFA
vwR9S3QUijCku141jIlal6eoWHMWUcFSAT/Ecyxy6VvWBrj+nKMgSKx2rTJiGVGluPBqQElJsQOs
CtLyJo4xyXxVHOKHrgR/A31+Z9cJuDM1x9vCTlsMulA9pb3dNnitH7woIXTkhxTShasCwWusurBT
kEEZUSofpLMWLJyJlWl+ICEQPZ8/OK4FM5Z/mo2X111cSNeiVXhd2GTWOpAG+BZXi+GRK8gYT886
f4eCMSdPkKUdnrpssfBXgAOKPzJtQIw5EnhNsBGMPdaBK9/eHs+xKArKOSPuAWRd1CQigzktrzbo
d4pDxtJMpqyjl0MtkQvWLY1y0iMlQ7P0QGd9Hm8HTRdez+RTSGmbmhtOJ0jUqa9X7nBy3ZSY4TTL
buiMMZumWDp0O3YAfKQBCuCComTzE5RoUDb57cx6qimPiih6oCYMIOhTVoXHvuxtZYFU9Xj7dj9w
uJCi3Q6MDMjD0STvnU4D6m4+kHvIVUhdq8cH3Vu6mNuyiTn10VWXKyYxzrRBNZBe3quZ633x/i/d
dGuQuMRt3LTQ17aLih8EJiheAzqX7TH6lkViB3M38eahs38zNMKX87HR29L1L1OOBtzTuT0KNVOR
x/7JlfN/ypYWiq6fS/3hf7pP5WxlSFAwahPFCI0Nk0psOSt/HLyduIegO5Ig9DnKWhV+KpZ7/CF6
3odTAa+4AFELWSByb0XM4YPHWU+YIfvW24Ry9mf/rr5p03vlGV0SsvKdOiILqFsngvEoA70G8qII
5FherJyOv3u12122041cRtD84u1DjpacIXbVrU0Lr7kaeMLO0X8vmnF3vNnPMvDOKfdsCUaB3bTw
c5QsWb/LWsd6dhDxhNDjCcuIxM7KcflCH5ARvN5GCbZEZrsccaRTcLcAooh2cSosYyiB6FK063Zj
4nHpnNZ9hzRSVXy6DVTcfYukXcqHAWZd3ul2ga6TDNIIjHzBSmZVX4YGMO2XSjof9R2cbrnHmYg2
TQmdx1OgBUKEMjnpTx6nYfl+RSVgAc9J9fXrZfAFN0ZF4uzS8hswKBTbyqs2SzWo3mjq+ZBvx2Gn
xlnvUBmnSaLvEd7E+gt1ZQeb92PQLQuPCU17+vs9HfuTcJMgvSap1HpHdfQYsqGfSfQXeas2Sfxi
rqkfRpNmfW5QmmeaTda6p4yeDKNcac4SeYpjoqG2ti+5fkPNPHJ/r44NXhg+KwXydbXuEc0bLNfz
GjEOrTGUUjgKwJimYjlLDAAlh2rHy1u6csdo+3rTaHeLTJtv8GpM3zKhzFDR4XxplR811Wisaflq
WQD0TccGoLycRKNG2uNj3shFPJXvHHg48Ra+6lJ/1kZgIl4zW57RyhslfHFDhTfMXqXQmYJ54EVf
t2DUoMukH+XUwAiJFiNCpIerGJM+7iqfyw/oHAu8ZVdTyF4CKDEbZBR3z2iO5zaGIdbyms/YD/5q
7G48xLpkbZHD0wuL/4zu5cq8Kk/l98N7v5bUKU/EJh9/wHVP2OFIgqaMYS48SVDp485pxkcTMVYr
GTQ+311vsAB06+CeP5fpNrCXrKoYDOjx2e61xB2i7clmRLxOHJRXjFXgLO0xwEyyZwvD80BWOCHt
apP6MsmpJHsUOP9hR87gPWJR2UwufaNvb4vV/ILaCrZlbW3AM+NpgHvwBLYi/8R5Nufr5ILemCtl
OIWXVAP1dcx/jwn74YYLDaeDMFBJ53+j38m91Z+wQIydAliSo0JL1wFyvxpUYzMQ8S/+b8afELLE
MaTrS5H3gtZwssLP+o0YS0GIo8vLT13Xo2DMRgi/+mVhW9DflDCQFKx7WRFLQp8kKa02OWykUbRI
2jc8C2+EesYVbfWAe74lBYY7D44NVmyIo7ViKPK5Z2Pf1kz39/en/go22ZoVCk+Rt/T2BI0sxDcP
z/jnRkdjAa2UpRxHcHhewmviN5ndwnTFwGYq02dVYpykEn0eSV8g5Ss/Nbf39yOxi/0b0KLZ8mRc
NfpQa2d3kUBLeeT1rlMNOARc5iOzDRfv9Tw/ed1iXuUbhwutYwV8CZYm1JIh+5fnH1JgjmQIj0qo
nGIdHbXyRv1pF9tE90XlGNTDlbTQKLQo7K1Yb3UyokH4sH8nF958yFumyf6uo5buN3yTUYKAcq8B
4sKm0v9JVh2mG7G/NuYaKOz0EHIC5RjTskBbVBLEVvtbMpZyfpaH8OmYr2WHYt/pFHJUVCtO1uPp
XfIom296FOPpzykLGXzetgR30uL808OONB4rC7XVlOh/HdZCXlrIzKUTQLBM4UdP6/3gq+xOZ3fP
9fAspd1POyhv3AJdbtggTU3610rxVI7+i9NrHCdsXrv9ammCU4WrMylMSfgJMNCZeY/bgQkNNUaB
2IUOlCj3vfgNYnNYZ76OiYE5N/jsfwxcDUcnBGbDMxQmWuDC0TcT23ddHZt/5IdljvwLA9qSzX/t
wKHi0S17nfYV+3mYD4l88SEcw1WOUR7kXyyXXZMb5XafC0MyWKotAvnFgurwJgVkilMxIR80Lsem
cUm2Uxes9QH7Fq61ScqXhYSO1o5oGJYubkg19uetGIix+YLMlsnbWhcZnyVWRSlar36ifHM6DOdB
ksz1bzNCQHkt0iILWz1AnlvRX9+8zGaz381pX1t2fvKF2W6SUkMU3JmombKbOq2Mbpb701j9/p2k
kUZZRTzyzDnrnNvV/JYfZfjZy08AiUw8sR5nxvnG4vO7+hR2ZX8/m9ft2cR9ov4Qx5WdME2QcKlF
DZxyz+MkkyATUSfaAZrUIWePCHlWd/2qLQUP92ar2kpVk9RqxLVhuuvWJWudpwrkycIte+MLNRN6
HpvMfZne2uGhtMk8D11O7+QactE+vVEVUCFJjqTeeNCt9nzqfOMlGy4/LkluLoUfMrPjS6i9gCji
e0U9fhdpeBf5WPDA4821N0ZYlG2JpDfWjBL0UKmwQXtfQU8O1mNhenPcYJcpqX9v0xKjewOhA6yi
HnnW/aV3RQqgbyKSWM+XPb3JmEzxFJdpdpO/yHJoQ1EzT7bV+1prycjCWKmoP+hnSk2I2Xi+nZMX
cBtIxW9inw3R7jzyI+FPm8DchM1HrwUeZoRpQrBYG9HaFcbTs3Pcb1B3hVJQdHvyBC+ksI3/avmw
nVWfWFMfT+xpdgpbB5B0I9i9k0RkpOsu0XxOzRQPec0CB+0UJgMmYK2lm/FkMmNJwcFzo77/cEHW
R1EXRgbwS+e4M6VNBcFaqQge7EWJUxwnAnUSC8EsnRP3eOy/kaS4r0tjAcNvnMJUKpV6wU0yq+5x
aBiviY3OVrqfuIvU4cwIWIJV5OACWaPLvfyYvEHBefISEtXDjxCCePMLLUcsN3DO73g0mRA+y3ud
d37JuUO0NNN+OGIu1zZI8AuYalHoMG4YWXzDNlfUGXcCuoO0+Zs7obrUo6sonmJ+z2q1FM+61j8p
WmfkC3RiFChWPclkv6YfpwkyagxiOAGkBQozqOEAEzBSRe3F6ysMGhnSMKYFekdcRyYMSwM8ouaU
Oj1ku18END6eDptglABGZ0fMrEZeM/DUV+L3dSibmrZ6jFD5E8i8zTL6dO2iTSur/BRc/n+Zs+4u
ytgPzXZXmZuYlA+y7e8Hwcz+BncHGdHdoXLrUtJky6X8WwEHw4k5AsyOYE/VezI+dwx4xScz8bi2
XGAQFk1aJ2tVHTRQgoLFdT+hAtW+fH9jQ/yWlFFD8uY/4D0vOD420cng8+UGbwpiVvDVodu1e5zV
3QZG0oPCmoL1FPt26riXhO2J0AkBDGyvy0My+2kzYHVxOEnRpkVzaU2H1ypuCiabfNHYMtlzVozG
fB1yk9dJB4a0kor0L+0Qlwn3iuuen1QOOTiQMPSo56qTD1LBjWQtnVQtaTsbE2rpsjqdtgl6k6BE
Y6pqC4uZvkzVWqwJvK8c5PBhERXpYD/emtIzk7wlBGMHts6q5fIrzuRSIuaiJTyay1EN5IVOGC8q
DKLHz3z14v0gbawKotwfCpnx0FVAhA2h3Ns3FkXnvWgraWK5VytYjeTo9uk9UScysRP4fEjcJhQN
4+2AZiptNKJxh3oKNHx1/T6fFhQJs983MaQXhbuaFLAatZtnDzTI8hgZ+swtG8Ub25CBGJ9QPyKf
/X7emWxJba7snSxsBoPHYQBjzMoxPWE+yewkbE+Ok6VvBKKIosmpxUt0xNeqEU6rya9L8tzuC/vk
PIVu+gQIFLTTPtlDJAcDboiA4n4X3CMqxr/kngkPL1WPWq1EDgPnnNEEgM9iw0NFzhRQBxwl7clf
c8kGj1yUQGuKMIk2P1N0y4VBV5Jfpv4Xlcdu3q5Owna+KBB8yTqpThPSgCtWOXwzvIm87On7kx81
rQotXdn4TUku9GvnSsoSg6R27hrCdCes2EjdWKyuOfiig9MWjbHQi8CQJ//84HsDYPKHIIfYmDXz
UUrEh9SFF8q/om5diYJpZrT6wHRkJrI8sWwqKZ7dXv7ssA5IjG9/JxynWEWWEgp6QJrhB6Gk8bYG
qvuRLblpQV8lXi4QbfVUShfGHvC+TAuw57/9lQ/rSfmz/k439ZB0rgtkPNIR7wRFBSBR5aN/kjwy
udvQxojgZ0YIUkmn3KGeWDy5kS12In2OqS9Z5mYCAjMgGafPyAkKUsP4uRY8o9TGyoSXWLh5vKmu
+QTSqhXHp6IiU2TgvTPn3S8+qlR2yDKuPwTTnEsQpzUtFvP0tO6WhvXniEzn3UyKtjuVkK9MqKtk
jZ9MZggtlBGqfApqUKwS4Ubc1PmvHW6JehmOqNGFxFj05aSj1T/jLe0u4Lnm3id2k6tQWcoxW5t1
S2iveZKYtTcKEwqreMn+4QVyGbcsqVzMQZ2taUCHnM+5pMdUwe9+/rVmN+1MmEqnQlrdSechw+Pf
yidMdsLU9bWL3MAKtYzIThwQa1+G+xRzKrDGcHSd4WqHARavkoXc1Jt0MMxqaoMflXuZMAxAqm3J
mbuFYmtoZHLYhE4Ot+PwKY9QCMteFdmHRJyjL4CUZJO+PICz66vSkaULEcU3mdyD7Az8gCCNTOeD
/K1os5tuFTkct6ilRVsn2eCn2qrMdiZ3woyCVDE31P5yTDMpV+roL9OT131XOL5cEaQy9vPK3mw+
NfPd0Xl+lkwt3fPrRCTbFXPmpD4h1Hg6n4r6MKksWkFSxD6S8VWiTXA9z/zkpRu9XYIQABSqcVtL
89dGTzDAiRUQf4Pw4rdSXW3z4/QJLOuSUXWuTkaNH4fHPgrk0VDmdY8DhL9iES2D/NFeTkFmxRMl
o+qShghKPluxn6EWF5/a6vl3NIWtWOeb91Itbuyhun5cudKpW9n9shTQ0PjsK6SAglKJBuggh2vp
3WpSf8eBt4GN8WrtdOrV9Xj5GkhRJ+/clwagyKLQC3cFaHvNHlCT8wE1AyjHhzJnaBwvhDnrFSmi
r2cn07tvgAo1FIVK8yxYRpw56y/EbmhotR34mBWeCQytgj1mjkCWUbAc74IffuOPpciepaDnPRuT
DECezCC/kkB0VfEMhyb4NRK8sCw0zNCQolt41vZoK85MFW8lpkU4g1nDMoZ/TcAVZsezki3uzkUV
ckEcWKkJdOL3yttdCbJ5gWdOUAPy9qB89HGUkdOyy+tNEqwHce6CmPbYLpy0eXVqNVndjy3pcyf2
qKJZXaZVfGNUZ1eX2kIXJ15fP1DruZwijrUno0eIFHuKa0Yu9g6uAdrwR1wXo2gpFGWe+50dbRgr
EbMm6Xiv94AV9w2M1+1QSnCIsczo4RK1NYDgGAamQtQVyOyqYhfKB+gTR6aJvho9SdHQqa31CNPK
uFwHekUkiMZ760BCaqwBxuZqM1eTBc7+omx8maTvl33BZZOX2Odo72WQV5Cxa3bAdswPiNhI+gok
wOFHA5MA2rJdg10Gw3YRJQHWtvArJoF7/V9JRiITYClkyXE1G3TNJcIkXhuEIbzKNx07jqy8dZgS
XCIRWH0HhPbwHNEXgY+mXc52+irc7rNW+xz/1yL/9PqKzWSD3prEuQ9YaTZ81h07rPqHtgKMh711
lk9TvJg6JdKbescT6Ivd7wS+EQoKlYdFN2PMXUBpS/Wc5QAPsJupv6wPzYIpBgFrn1jfPGA4FKdw
1ifSXSngEmdjRa64q9ZhwPw7cYFLgJexXyKT/ZsYbNAOVXiUfK9eCScQzHgZMfw2mlE8rRSP70eG
gPWgY7zAMm02vpQ07pKESsLalZ+3y1ubs+DnsA+Tq+P9G7MY+R7tIP/rCsoEvi/R0B8Q70r5dZI+
ddOJ30Y8QSq6cFXDOcIj4u+FuUF6wRGZD+5JuHbfUTivCi4mhcfyXtWq0O65OgBPEZcshF3KVbDH
Fc7I769CFOgATZ1YhYBFZ6KTi7PqIX+zL7rGo2dQfrY8QrjfImRKUEC/91pH8lmpp1bKSNCT8f6N
Un0Dsy29EyP2fR0igQ8Oc39+lrAgZ9FiWh1rMCfzS0Jo9rqzFNmQLLEs7YjG3vFsRMklxGdUX7xr
YKzrLPyu2YDyELFHwWUWsoFrwvuTmaCaJpcsrON7evVHxD+kdZuqIXCue90TKC0Cke//nR6YI826
JEusWxGflOQ85ClPuP4Gj1VcH/UI1smiKyrLcmL/g5eExvhO7wkoAs4AB4adGWwhb/wnMjEQmGqM
4JdVy2WbGXP4StWWFANt98sdrv+IFeFneuR2H/azRLdlPtx7zVCji0oHg4xNyanomwik5AEhQH6M
oDVpMA4fluLKdAAd3jCxHLu3nmIESdfDwmZKHMueYuQF6NTIXMkDRlzsjpzU4DYvelH6cxCLkf9a
kkKn68iQdssHpjW1KDhvDGE2D30Y0oIXtolWBXtLrUnGxqXBhXykrBUPE+0Ohd+5eFQMyslPXJur
t3HghBW7zGMPXLkJr/FQXvWu9IqkqUNXQox8j5gc8rN1DWuwk4dQJ6L59EWvULZapLaw2oGeispp
4ACdDtLa8MiGK2d79VBVWJ5SSAaVV1ofKOLhS6ygPnUHqhhomaAF7KP+SCDCIbX8kiuBDDSZKRGc
o8Gwt4uteaGlBMO+A3E++h/cWTKPJCOKW1XXsYTXhGdcm93HmomeOU5qgB66mTJ9GkIXz+pego1S
ZSqe+6pE+eyuS9e/6lM7xtWtDC76jjJWRiY9lTMea2HFQW2H7xhpMgj166abUDq7QTo0q6EzC0hB
9h32TnA8I651kFANgyzclUBeykLofZpWcTR7zCp0OEmjvNhxCm7Buvi/abeD0evB79P0F9MpjvQ5
5ZdS/Ktr1J6Y8XHQOuvTbul9A3d0DxeCW0QBmDdIgypCTwj8hCaXEW9F3S2LL8DG1dn197vHcMit
XzFRtG6qL5lN2RFjX8SoOEe5+piuz208LqZQvWtNqD7ius5KPbxr9EZ5LQnDMq7Y7NzY92Vokn4y
5dAmu/ASfivoTD14fURctD6e9Kcv9hZe22vcH+xsUJ4/bKgVGyVkbGWYo9JeOHtD6h/JpAuGvJAb
jI1d8GAYC+DdTIqWJM5hh4X3DOUldn3HmxQtucDY66izqqsE8L1yl6c7FZChJMr/R1v9GmycFyFB
HwoVBUM3ak6h5/MiG8+AG6Le3sI6MnOj5eNeDESTgEWV8GCpgO6ga8gbYEakZYEiqdbUmE0q8HLa
0W5u5wfzKg6ymcZP8a3rSKcFttYm0CRm8Ogwa9RZtfR+qskGK1DdO8tEPdPSBDB9fnP0526ZyNgi
W6aWYNFfEz5G3OWBHwGCju17BqtOnmRfXBEewU9oUxCNNfbKQAf3GvsitXeJec7MIz6Wcj+hjm2Y
jkLUTfQsOUFU3TBTk7E1LH76dNQ0AIKGdfO/CWtgcK6Pj8AfumkeA+oiynqIoz/U5538791kgh3n
x+MYMIYb0+D+lqkmR0O7nC66duvwtFXo8vU/Ur554C2Leln5aAtDN2NEEW5G0meNRj99NDiXy8Tr
FboAFNJlkyGl4Fi7yAILxQwLVmx6C8r15ZpUWSsBLDOf+ma+U3k8ocdl6XhHD6l4KHk6HTtYGFO/
8qhrfCY242iCQF1wIercY4Tyh0E/839V4lvskuGb6JNvEwXYGwDpWMkTuwzqLGYlZR5x1vsUEwCN
gsJD3HONT6RSpcKes5EwLucRtxJnmJPZqKhtPy0CEgGpnL/3UFmmsFfa555+Zt6QY6y1Khnp74Kd
E33iRojmVHjgGOab+XGBosW3Q3UNeOg6/KaChIQzyGgLRZN0UYXfo5cmzuDBvg+SNfjsPeRSzMI2
LOjZ3rX95F8sGZvvmYhU6mW42ZM6qWXz23ByJ5feYW7cFSVsdnDlScWhd0xuLzqzBHO9T/Lin/os
NfFZDqOUBTRFok4SJMbdCeIMkj8/1RACf6s8QwWg35c/eDo+CX5io5pMp5RMwrmoJLR87Xe23MbW
tgMjwT1gy4HE0a7hY2mK9G2NHJoDC+7Fp1SdPpEEn+IFzN4Y1Zj8hOSTkw0wXzAz4R3Cp7YNSqMU
B6GokGnimIb26l4jy0bVGn5I1YCfo+4vmZLBcJsbO3pSfd70lQ/InWLktKyXCYwdNCEVFJz6ffOJ
VkcFVValgUKRDyF+BNK4CJS3vwaBvjIhFgQzbnRXpKxwnY2v7kkLefTMlgwN+Tr0rtD9UNDt3YvV
lMuLOoY2/oL7Z5CNrxKCNdAZlf44l7OGylQZiKksWN2fvw6gh5qGUpkG/NmKNu/REURN8o+H07cV
eLlVDcZT22k83D5hPWg+CGWICumz71sktQt+MjdONOz19X8LX2OKQQgvvaxlrEa9l4tovbRPcMZ3
T//iH9jCRk7C8+6IsVFmLyyPiWm7LCijNjXrjvB9GXe/luiadZ2/hiK4jQXqGR8OrE4YGRxUndN+
zYjqzr0sHcm1pjHu8KldSqHZLy9G5NQrWqgmOCUfaMwgKIAaoyJ2EhUUpAWRLICzfr2T/69iIGCa
AzdDvaGsMCKcR3ukOXbEpL0WXSFnee/cVugGPCEsLpvN7hRNXqJUnRuSQcesmdFrpBcBDw8wY8wj
axQlWAVkhpa0+U7Ua/vNuLw7XyW31fL+NBU1qk+VwqK980QzmjyLASHzvQBcC0bxzuX6j/41uFGO
m9/tPfFGnJvgsVW5iXMg85aQXgOsZ+adAclRoR6j+WzWX6Pf1UCsXgmiW3VidpjoOmcBphsPpxii
v7jiOPkDcTqs3UN5qccahqy11M3DwzE9oMsB/OoqdaZvLimL6qoeqS+y9/CR/xukrsI7lCRPyAgy
+HX//bmqxLJQjhFxR9e6P0WtX5fepw5zMjNGxMSdlnba5oZlt0PYvmTmGnX8dUOjqQrCB2/at105
N6q5/vHnLMIGGnWs7URBagn1S15FZM4l1VpyeBibx0beMz81FRQLf5DE+A5z9VZ1fpDsb0IrYNPA
1TYsrSsuKAt3OZyFc00QtX3mzYgDZM8bkLGYnsVGIy706oy4M6OdEbgl4jJ4bnJwVaLZ1aV4D0a4
crTnEDsb8dcV4yB6fH89Jd6iOA+nTq3NQATJ/cT9oXUlVEGXHLod+m3gkJkcu5Rkg4iuIBV/m+rT
fO09rU2EDSdMi1/Kg/TOp3QEHP53oj1SZLzuajLmpBo4Do36pqWe6gDNV+Fns4yE/P+rBQ3pYN1i
Xq7cvMJNjHIijUeEzthm+at8wrDaowHRb+QFhucY8vS74oWIyAM3zsE0L/UkkH8JSc4/9QVFUCkU
bdY4wQSE9BD8dNoJJkRTQa/hQLYt3OPR9Ig1gF9Hwms3I4H8I+b8jfRW8idASPuMwocpa6m2wngl
8Lx2scg1CCg1013HijV4lMNhg5SWzsY/wvcsuRBVE7NUdaQKQ0aBK9jH904bXxwrMzwWU52PFp6w
MRgJYxtzxvKH/wdSVuXF1dIGjqgEhjXFabOltBoBvlADFLMFGUIMpPPC8ZifqBZO07gH1zjuifHB
IsQ3ypEk4fa7wH2unJ8WNuwyW88rbV91erVZXyprU45uHvI5wX/vhnafyG2Z3jfiyVFCCa0PWylw
OnYx4I5MSAQRFmydjKXHPpcacTcPbxy/IjNpFbgio+/Vo7XwtWgFEPoU2vWWo5pByN9mRHDNtbXF
fW1lo1s4I6TDXniaDY0UHV3dibH4m7gdh0EDtOUpBqNGHw++Owrn6qwAInFZwkSYKKrTHhAnnhpN
0vzBaZuQe9cwRtHd7+gSd7kvF8IS0TrQBlf10B4p9aWbRu4ElODdiRVz2gb/juZsJGMU34oDEN5a
jg6zN1on7R2mfpU+gx05DtOw6mapmFN6N4AadqPfTMfGMz+ZZhv2ovsSTNAqMLbo2UE7IEzmHkzT
+ja1mHEkPSAZ1BWJPtBWQThVgmwkBCewLRh1a8Xj3kuYxHTy/MOwhnn8TAHq3vDInKQ7IrZ//Sn3
8TmqMzlkcRIJxs3GkZiHrJGhC3VGLppIy5IgeU+R1bgRd2S8ZPWyFKlTTgw2S5WdFeL/kVEfDd1X
igFJg4bwMKkHKNAHvNqBxzQALyF2NYmmVWcxwol/XxA1bJu1TZBQylrnXdDltgc45w+Rz0kBqTm0
bEITVAFIUSj8Lh2Onc9wr51i6UsFCByPhF8RM8mVgZRJ8aE6+8QWz1j8gIMD9DLi/Ur5751vMDd5
+Mos9FetpeO7OZyn0MqXQCs6FwjoOXr3PUNFeGnCQy5V0MRm9Y1zGDvGBp5QoX2BVY5JIb8oGKWu
w/Q90Gyj9rb1dBftm/MXAOi9UcHo32682/gKHU1gW5f51NxBIwrAtPCy803EAYS+NLjSm5B7jR5o
MgR1EDSaKXgW9lgnB/YXp2T0EWxn5kA3o4QMPOhBPbJviDwj/j2mmFlIcI+MSSXCna5smrPue/BC
70rYst4H0UoXy8nn1o2NDUldIJJeSx88owRPnFSbKxhy1yQsFgr3kCsWlulrcDlRqDGsYDsfgfn/
jvZsHtcsyQEMQz+nX1jR1l0whOF6x4r+CvKqyzrdvBRol2qLGLphP6IXs4ErpCYthy9O65v40sPY
L7Kk0FQy7Pv2VpQlbmea32zLSuroHzk6SvConlfIiDMnDEspbfqGsUpleagp83SggQplgJWFVmxw
0gKL4VBOeJZR3AlXfM1i4dbT76AMme2JmBvJYHmrk+YjV3RJ59W0UiYSeyQ0H/JJGwgtnYHXWf22
bWUABxedqWQgeKSvD4XSqPKZGPD7E29XrWbh8kcX3gYMu/+ylpf3CYcOtMZAZGXYRgl1vXVqQ2fP
kdcqSbulF6XytUa2a3lMPrnRcZE5Dkw0dKs7SJhz0YD+pm3nmAQQw+xbq1ks8OnmPUMNk9H/Tkkf
ywvrh6AqfhGiCR3Zi+EHZhX+VizYU9l6PxvG/FcjjLCiYgZwIE7xQhBdv45qMlqWoORXep1ckhxo
jMJ+ujgyXnBIXqQloqY1oMGpJc3dzTeuxvpBUyYmhhQDalDHwmxvtaqCOuB99QrUkbCanghHJFtB
TLHcUDYBH3c5uwgzC0SqjLNwQwEulYQc7uToFAB55aYYaptxIN/8sH0ObKD3FFpt29MuNsbfSYO1
Hi8We6S8f4JpSLPB2bZ+Bz2CEeR+aFnOWaAIeBJ3qzG2o5kx7EQSwAwqBrqJ+P/J2QRXHyYbfyo4
UXCEDqH1rRV04t7lw2PTItjdUgDpi6cYLsI+YEg5q8epDK9ylB9KzCYC726uygW4lhN3xvUvloa/
paC8C3QiBZlzKpzSIqsGLWJYv2qRSeXI1lOw4JAXjgCsxiKEQWDrmvNsvhzc5Uq3pqb4x1Uir7L8
x2YP7aa5Ik/SRhQkKzTAiDs7R2JyUyZ10aUz0oUbLPahX4N167U0PGaL8QJTGco05EO2+VKR7wDk
5EqlIVRwfzztuApD4WRt5VDwy0tLbPUp5WRrSnN3fm5rttGBXyLCLOLfHsOfzmVrbxh3Z/4/m9xQ
zMMnHGOs2+OQzBN+7kyAZmg1EkUBIwvFiND1c9vCCDo9FhgOzp83KjjcZefaq4RbUNnO2gm2Kh8r
LgZgiRCe5nJvdTG7GrCWHJ5pc56hKPRRfqPX2zxmIcig554uSYBHo8rgXP4qEbvwuPx3gFly0DM9
7SO2NWB5XebH2/FlVLDcW6E6OP0lZdO/Qn6/GihMLCiThMI1Bm0+OLRdYbVaP3BrzrYwluJDbE99
/VzhliLsHY1yUI2Y+KslWuW1yhZukt5ltpSrjzm2uIdwuO21yGrNmkMVpsBmcUgl9XOKYpECjuir
rlY73mIWd+RtfAQIUDLFxvxWoDZVKQ+vWRMlBwzwJ1d8g1nvi1t+7ExIywHPBRl4lXF7wfGheud+
0Jg7VEimv+4RPwYRuUuSyi3ZZYpQuDW+bCwYBXXDbTJFgfS4ibDELpDn1RYiYNRdqfAYrs7hMJ85
xfQC0V8/OYf9BXrJKgPATYgJ2Qka517CVFzZsBuFMFzqr+Ad/uQBthHvtZYZlUiWJ9i65m9WNgLb
DaiCExBrkAtP5ZfhkskXS0Tl0/2Bq3ZKRY8+WX25oB65R1QnVF1waznM+2hRlCPu+CtjfoQ6hUhu
qrUO59euAqM05yv/wg3XbEEJjUuMRzOXxzcvpbbdzO4kyCktWgbMbIftBos9h+XQx77PiUTnDR1G
a2894p92PKTQM3BX+kIDDNzk40ZZGM1dG6xl90ms28laDftftDfKRFS0AkNYTnITbG71kXr0uWWJ
AyRsSY8W+GKYsLR8N6BenCErfBjjBgWedQeJcG1/AJEXy/0dY1D7+aXIBY6G3r3nRvmf32fyLGcD
OZR844RydJ/RZE7qaiPIpV/W4bwGmEK/hsKUyTBjwTdrxrCdrfAtFGo736u3erBAzm9fwqt3idBZ
hlpljV4INunM17aJ+o20kNPn2GhFh3YrfaC+WTnGMVHammbXA/FY+C4xdYepNwI42wysfRn21nEq
u8KApBJw54SP1GRLbVrJWemEEDvPjkQ8HNnb+v8M9P9/IH71PR4mKPNKljio0ilvHc1oaiI4ZPQv
SMdKrCIi4zFGZ+uU1hQngYEkyvcddSzdKhCcF1wOZRASTfE6/M7yPyXt1GHhJhuGOtOeeLTIOLd8
sWcVuE4FFADj7I85cYF3/E/f88ChKR0LHmfkpiq6q444LGaF99fVr8mOZ88g9kXCr6qyTnZrgYvk
UjOXNCoETWc1XTVPvrRuJ4W7ZP4xYSKh3GSYaaisuUBF+oTI+WS7WdM9P51XlV/oCwJGRXaDOgYk
Fe7csmrhdgTKhQMerdhbeVmlS+vgDOY/jNx25Apf2gWnWGhqJPq5NGLxsgR+t+QyY1z+Ee1M/ixo
Gpvk9lKOWUjbwIHH6tToYabD57oVXzOaK2EQPxsdJuoupz9MjpRsF0X/TtLIF3m1CcxMPfZ073Yo
YNxVED0GsE1M2Dme9h18SNITHaSUkyqLrowtzq6dIdn6AhQdn6hdHjwWBEsqNvavg954UIAPgwyx
wkU8MufYn9Wm46v0kF9A7kC1zaePqJogcq+v4DCxEhoJgvgZOZaM989gXAC1EHeU0PyPM4moBzAw
SAo2bIuMP1I+/PPQR8brzPbWjFaOpeZgjNvWj287rbz8NJROshdm6Atho7ysLGjw/yF7uvUuKNH3
EIDs7WAP9+ACVhBVrzAp+g9+bIcKNj08qDYzT2jD+rMXIlTTI4URckv6JnKDOUTrb8n0ciElN+7J
ywFl4KZy/V3JUR+IDowZtx+vzCQuh8cdZHtJMypgo5+1ryDRDsFgRIS3OvUHMjedYP9/v0Jq6Byl
/KhvJOegF/07mRGpkuBFmmlyw47Hzwlticqz7KTrFsYI6YhLwFi3OJV3aCc/NDjBO0rNJhO+D/Ef
FtRzDEdZvmWAvSmDk2tOkm9CssY6K6c1+uot0TC2LbMTG/JUbGP2UrbW3Zy86lLvysQNlDFUboTp
pDv5yqvlIbNcaQ8Zb9u9+k39rGvRlXRTGUk8LRN9+S0ZHkCtSXoqnpPlwnildAlbilbCJxhBOLUF
QnG354BcQxnxbLXjcQbYpwQl4IxHsN+8sFISpLbj/78bky5QOozx8Gp84Cw94N1Mr1t6dfJ1w2JT
1qOZjs1WeTijkMxSMyEbY7VCrk/JqJ+7ApPZA9t6dvJyrS32ekg2LP4UBRhUgEn6ij3t/gt5rGLh
iqVrzSV7ISk06b2mZqWJZ+Pev6lVvC78u2GiVao8IEJnxLoBuMR8DOpuwZZYKQRQRcotsKe0PMWc
C8e4dWh5AYYmIv4E/TcUQ1NuUzxEt2Ll5BTFoFOb1f0zFIz2ydgCiv09OR3DosXpVaf/LnFZlosa
+3myUTsnCSjSNbHA/N7FSbTqXUjKZNeB0F7gprP7IR5VO0vGvzIo9TLn6kmtQm6wGoO76VxX8BR5
BKc/CQ6/3SMYFZF1JP1kIEefkAp+JHSOSW6ksxkvQBbdJ2x7Vbx6EDxjWWozzFd/AAiHfJ17Cuam
6VrbeU2t4EeD22mDPXfl4LHRj0V8kf8NO/HTB/b0xxVh18OUVW0Pf2MmwpoR8lfRNr381cTRtrYX
VzNfvzkEaZ/+t7wTSuYCrwGs+f/bJljkdWhUpciUmpU8hATpHmgJEEzno1OhXmqMlVSPd0ZqZ3tW
Ug2v/eNmZ2LC79hboVbptw5xKFZ71cVelpmQJpvRMHi7daVYWVuDYJxsepjuOqQjc3CnflU6Wos6
yCbLnXfGe37rMZNI8xoZLg90KBPRahi7V0r2Idxm3D2+sxPfcHIUidKh9EkKn7UA1p5HHDBX45TN
lyW7+oyEa3GaOuIP55BFNZwZXdZLk5TojtONqasWSLrHZo/cAGD5Vz9ficeU3Dmrq5YubarEnshS
Sf4ry80EOn4r5YN0KmvO8MfMcWefBgjmsx2ifiPRdmXYfNAdAm3XQc5xlb/OK8b3HGCkewqJfHKh
TfDA/EZaqAvB4rvdvfFeK4zuuU+pr1MFelgBgpdB0KYQykzgP/jFjpYrCz5hHI02JeBAXrb85EZv
EUH93hSMRfQm0g9f4ucZK1eObUJN0SecgYVrZNi5Hwtx4JIJuPkVrNS5PiXrJbHVld3smgJE3NU3
WyGwSXOT5CB4UFvZwehNSwky8mvd6Dn9Twb5OGNvY+6vgwWQSvKbVD8kgwNhhunfLWHUffrYsTpn
6cNxm1hB8aV9oJjeDrnv1oBQs3n3ShbMQKjKz6hazDPcuze/gvDJT24Cl/ivJGMRx/M2cqjjxtQ1
ooOPfAdRTYV9xVyHVEa2RJRhC2avld+zLNQfo/F6/0tcaQ6Rk3HcZUebPxLdVR94Mved0DRLtN1+
D+F4eXiKXCaYLVbtZ2NKsUA5hL3hq9hXygZu4tSiEIsbeTlj4X94r1BjYT/zVxVPHyQe15h0m34f
mYQAWVdaB3Fa/+VJvtv1Vz2QPQ+MefsQMm3/cR/sMJoJzGejMcMmqLH22PwvfZM6glW2QsaRCPDm
03u1+sts09SLlxeYAZEN4rMQCHWef/GW1JTNxKpiaJRJdJATEzs0d1S6Y83aqHJXIMa4/3er2eO/
+b6WiIFCjyKDQiXD36Gwmyfl30X/heWyqSm6P3l/Y7f4Wd9SRsjBkSy4RvSRnNJOdXyu71AIE76g
Fc+v1bfxdNBlRohMHmpZUTuBO/UB4SavMYn+Srh4OWuX/muXyHF8k68tJvPfnLKaTtAqGq6GvHq0
i8w88+MKKz11aYPw3SHyrPEV8zY2Nrwn3Ea4nuMzn9gyLnstdO6V4SQTT+5O8LBZLC6KWn4GdinZ
FzX1k08OUFMz+iYYdI3oalg1eSlykzE/o5T7/Z7jSOLP6eYViYBoKbcFVXTuWxThuQk23hGtsESK
RHBDNAwgXAkvv9Zj77MAHH0iMuo1DQXLdB/lqqijWHk2KJmuPANyxxlU3Donl5whc0u7aKzgPbVr
Yza3QtltQyeNmN1EWJaCtK+dqQIY2XaUnvhcgg0we3J64FfnSUEndket8a3EEKQnLebLGULP5mok
zZp8UvMn7nu+A+cUVnATxSMot/K+3dE3bHv7BzX1RnEv30ZT/nfuKTXB3EBHftBfwMnxbzsvd3nT
gxC/jzLBo6qsUfIBrGQkVxudMQ10W6rXALakRaFaLYETbPj0kxR9fP8+e2FgDhIApVd8LWlu+GSN
AGPHjQccbu2fb05GAdtW+CIPoG3c0viZozQwBbKUs4u7q9GEF6qksIjk45vaDPw1TmszvV/VMAnG
nQUcNdUK05+wkrWgu+ePT6E8cRq7RKIfV/Dkg0tRqfmbHyt5wlEy9x69aGOe7snDtdqSKQ4qLPaM
TP8lCf4Uft74Fb7DJFsJxqcEbWyT8B5Mkt1BnhfjUXSEqc5/Ej/y0NcNmGqZ7+dmL1SCDCrOOUN3
/VfJYqzQ+rFPIu6I/Lw2+nUFjnsmV896z/NiIk1o52YbONP/IPC5JJW1vCcGj7Y7QK063I/cImWd
Dmx5eO6MrtmUlnG3hrukVL6/di9zgTkmPWi2LWsub4WybWToFjkPu5ddKCulnW/Bi8yWp10SYuN2
Yezl/9925RJHXkHxJiOknNFnIdUKB2y5GZDuZfxLAUdj5XcCF8xVPvDb5r27Ed1APB4LEOCo/GEE
OQozE12kEv0BncTSlJmhmiKwZ2aZC4kPiabvJvoUl7xTd1OU6zCDm/YCjfETh3MusZUpvfeKvpj5
1CZmt3R/RJx8F0oFttYAbVE/p7NdRVIoeKY85F7OYee8q3rnyMeUjCGYGaw9K0CfrD/nvBmICbMZ
YIxeu3gkd27Do6oDZuRJJnIdS9SPyAeTrKsaF75iTmbTK3oGo16ejvDie9sAoj35bW+xI7zmUiM8
LDFr6esH/ZcpAGVUm9apVZ5UdKXEwexiFFlT+51x/gvJvkqGidbu0s7TMX8ay6BjOSNhKYWClT5r
PL1jqH8UiI0KlT7530VnH3nXyuAijw8x7CSVkhDQiVNo/4/p68gXgRySp24BfqszaWgmnbWEDGE1
N/WBLr3DlHT/pQ/xC3jnO88MUhz2iqc2jZuqD12JtJpRaHQOFJXVVjhncMxrTSvPcsMTT83vONpN
Hbgz3k6YoilFrNKGcQfYCVlu1q9LYSC50eVCOYBb4iFgYSlhbX798OAUZ6IPvKstaRN+Nz/onFRm
laT3TWkXh0RZ7GYSc5Lftzvlymtg5VbDmUvqnZCYLu2YE28mnkFJkQ8j2F4SOkUI75EnNSpqSGiX
5NVBeoRkPvX2pNQJlEfDYE/FtaxdhLWp+74znpQ39RSkOMCwE2DyrZBzjwiME6o89E1NwuCkJeYd
7OCYjP6sw7flPJ+0lK6rGjEPytQibzwGdqO5GzGdakEMclToH/dDomW3Q1nPNPlWQ4rWHp35LffQ
y6LpCg/XAVV7/jlrxB8bQcIXvMGTPr0aXJwP/ABG4Ab9MDkeQiVoP7CqcL1evSD11oDhevDgjiPw
CrYEvNE4zhpp7Ra+hJNm9ztboeeQoL3DG8CckYbpgRsng7mc3xnnQu5kKbCFaBryRrQ1xk+rLen0
bIzlSZ5HNW3p0AWU2FqNlpzDC8Sp3jgrx9ni3lp0I0gtlIJiOXyIMzyb8WOFdCxSXS76p43iUEuq
DTN03OO/wUic7MP3RXADhJDS6FPnUKY2j6bzkgFlusiL1gDKl7JVeLVsgw9dOM75+y9ODEwr0DSO
HESrqe1R1AKsvJFxhYiKb14YFlhde0HSx/MaPtym1qemfOgO0GWrY9yC1BH5Q6RtwR5vt7KyUK/w
HzDhVaKnfEGfodetVBAEi5UFMJpL9pnDcGaG30zvlbghCcEvlqLr5ByUPi2WRGV8neo984kHLCLI
SqbpXqdLZWT0/MlS+DurM8ugpOUM/4ezf1/OiQ38OHdcqs/PM1WMxMfs+OhdD+2SI7NvzpR0lP7l
Gyvcv1RQ1nZCaQdkBQ8mV4n5OlgLq9rQxUXktMqOE+mWDMEdv5w7jCThP/mPr45U+QIMk2S3dL65
3KiOIj6kzzlTzTfz0gkcWkxeQPnPwhLijkkcg6BLGtNbz0mGdaHVqNaDXKftyKHcTsUxyN9JgGUX
9H4bZPGK+0pPQ38ellaS1np/pknVf/0pyeVO8SIeJKnRX6SDBZug+flOWiW0F/Lt2t7qLY0karoG
svJroU2goJ7QOq3HrWTcUnjjpVDjASOVm8rZa3zfzAz2hBKZjS/bxkNYxBCoOfMD206vl62xEn7a
k1vibFEFUohDW1ruwE4R+r1B4ladNu+D2FAw3oysIj/sskdenJ9at1LzJI4z7yLYVoaWOzygFxzQ
UnwglaLJBlj4YNWx1f5E/J3SE/ZHO+MtVzVs7bld3leyVpXKM8BaJaJzGwXZHcmE4kt81PxHkgs6
+3K5tF9CEhTMKKl+iLw+PGmG4FCLDJhjudlDB3QcHrDPSwKlqGSVr8hdjZmJ5EAWq5voWlZpdMPT
lhLNdolPxr/w0FdeLqN6yU37ch0YUQ2lRgHnifQAzI7v7rESYuISuEfWoO5wle+Dx8IXDIL2fIRR
h1XUz2u01PdNka/x9YGRBnX1SJleKKGd1YXyOkR+bZLz8yDtNWyHM7Q4PAsbrmrtIgdEfb6aDTLC
IQ1/qGOI72QJBXNHuBqTGMv0vNSvAhntNzukeIseZ9xxC3HP/IWX3+q3tW6VQSpuBQqmRL/v1+8N
aJ+ooHYnuOymvDQXsqjF4c0NaczuKVWknD8BJRcp+w+UjfOpe3vSx16/wOodnwpN8eQhdRiKaALg
Rp/KQSlqf+QX0jOimlGue8uqz5ATNloV198mIqWM0eNom64GTcBb29PKK2J7Tjk5BBujWw/2qZjR
+Q0P/Zxwws9qcYIKJawh8zb9vBjcc6ZAI9AwwOnq7LyDcsznC0xNrQh2KdfWumUUMUOCmEcY0xe2
CzJu64yn8Nb1ZlENqCCRBopzaJ0/QXNw2IzUe8cVJLDt8XohtRFs85u0Pq6GcFPUXCl32E2ldTtC
TJat/1TOSJJqQZF+UHkfhFKYW7OSyCu2LVzs6f61dzTHG+l63r1CD1R5+BIHZ+n37v68i1qkmQ59
xMFQuoZx89SgEBt2xofKXCehMvnxt1+48y3lDElbKLevQAdtJGsyBjZ6k7R5+gE8c7GDBK+DceP4
JNV3CEla86AcqqivoIWwJnRVLXG4Q8qdhmvDLf/sTroKK5yqPmDxYX9/mt80BVjBvW4JXpNJBHxM
kcMDOzCQ254djjkwGFlyZb9Cd8smdQZ+/0cdkxZmTOv7/GrbuGaexM+DsA6IImtgQdanXRbWYJ/S
Rh9jhDnNihOK9Igmjm8KobSgCIfjcLhU+aXdtXgkIAlNmnYpvbyOwxfz9/4BotDL1BItJVXym+Vc
L08/1aOt1P2iiX6iMzCWxcNhF52IXJ/9K+36Mcsxz1MgnmfVUv/lgvil/ZGLnTdH8bg1UdFObMA9
45S+DpRbUyuWOXHc9J+ZnvfahYlw79fVABK0JXEcnQSiSjGk87Fn1mlDjB00PNJCm2pbglG9fd67
iwgfqb7196sKZPJw7WbxrOHhHIw8a6fsfqsdv2VA+LFaFkdmWSpSbJLRQ9Wjh25eVlIUWjbBTenp
gwhGA3CZj0o1B5TDhEwvXxTTIEmOzx5+EeVhei4/2rbJDq4c8k+/7GAgeQZ30dceLLd7hIB3qD5X
LJsUVQulxnHUuC8cbmsYh++On/rzk4z9cLrIe9Zz2mo/X6pdFjEInwgT0smRTlhN9hjCQd9UYlad
CP5MeeHzRDxNsmrBeCW0Hqh7xdxRsj+BfYE+HU1c0H/PP5uRfBiDn6w4OtTnB+jH02Be6VRP7uo2
HpoQ3EaYgKMm2vPHNYM9NrdYiUMtb6/qJZ9QMP6L03ebncMO/wLWf0FQpKd7IPERXmQ5+IK5LFSH
X5hUOb4deCXvceVzQJK3YVk9yBPtcPo9LjnP79iLX+qfN0mixU2F2Oj89NSs+2KSJ7pcXQL9zWF1
wvEJAhguDz1DtCa7lVBhvuyT4wkujosUHY7/vBhjNcXuaHYCdeks6Hu0GxN/IDZ052DQUQGKbvK3
NSlp3iaF5G9dKBYw0Pz060jsuA/h1MqGC0NhvenLRMymMuQiDYDSOKL0cwSYqEGcp+3VkxwFc1ZK
7cHLp5daDvxfjaLlYZ3fbNppdVktCITEMJ59s8mWgYpeaN8fGuLHiJ9c9LitJ0Wh7Q3+Mz62+XZx
vSvjLqcLg0V0TanODQ1pxL2iJc3tdI/r408ptcz+PJFUkjI1E76JkZiY+6swvr2pqpEiWh0VQPkT
xhyX5Kuua/N83HOwzxlc7FXhiD/9mbeHEaFdLrRDN+6wARnk5ocgY0gedsoPp+jHHiDdHBqYNqgL
eP86hEYJAbOLk+NPvzAusspXn1RyX1i6svPcbxwa+t09TYJAiZ7qD8plVGKe/m4o7o6cSTK8RMvS
5F7Nz9kE63efUfRXCjdIXw4B33hcj52G95V+mFRla7my0dok3r2okm8Myu2WJ/7dVWZOQyzouj5O
FrqmziOyKceexUHaLFjaoQP0AOfmvDwU3GOXY7NLal8u/BL++l1BofwgZjvfyiv83H8kzyusc5wp
PIR0cuf4a21vIoJxU5rAEsy+TpAvh6YP+7l+/yBJcw4gIs7iYg38RWx/EHyPx6WeWIo4kdcYuoXK
ImGsddWmZjIqQOLcFXO3n+VTdAfr3NpwJen+MMuVIBigK6+s/aJ9KPpWZWfm6lfE6X/46SS9JOEx
i/kkWtd3tgl/DYb0tz/ytPmukS9yFtKGrdQpu13MVmoSDeks3lruAXqm7cjGh/fK82E5Y9kkZq00
MgAYDR6VGB8CTnn/kVDXP2hVGjABtAe1+5RMjNLJ2ISh55kXaxAbkXKqcEPb6qq0Jb3FbGqZVjiM
DCtXXSbRPc/nKR8dyL/HbUuwtaVD6M3+iu/qtnCDjysLuix8fpWKu5ys9Lqxmlv+O65Z0SUffUeU
G7zbi3NR4BwaHoiDlvS95aKLh1/RiiMQ7kj8gKGuqOAzV3Zjj51nqc965bsAda0WM+MUudLoDliR
01Rg4XebWhoMziob9bNueh5ba9e50dWkgQ4WtDRHCSGHNcXl8CPRBxODTN53UJrd6nN9PY01nAqc
zWkVNtIRwXqjh/TVth4F1V9i9CUdnVKMp58KlW9ioUnuVqgXyWgrJoyyybHyruM6QIsew2K4MTsE
t3poD9J/cFXzX2JZMkId22gO/tvquqOlYMNrplFP6Gc1H/9sp+/StwQstH/5aGSZDaUIKbPsAQxC
BwPLvM56LtrJ54paQp34JRyyhZJ/++uwWLlazJxwly9PZtCh1oWuirM8GlV3ZcxpHcB3GKEqq4Iw
FqLDOt6dTDCqD0KTvA771Y8Gl9kCDR6+gA1vJtjuwWbHGoeT1MYS0VNnucXcAZi4SkjF0pWd6BEp
vtPqu35WIcxSUXdbKK9VykxEPU/L8GdemIbbdkF9ihCp3osW4U7Wcin8hxGi2Kt/xCbG30nvUpIp
D0eSPL9KAJPnd5n49Ac9aNu2+lpgFAlT3gJwctuLQwFWc6Nr/sskyUNlNLEgojnAq/c0BE9kVrYl
xB3b7aCY3KJp5dKYHtDDCNVNgHslxp+ispzcOa91HGdd46EBfl0mN03DxATTX+zhX3os7SHG14a4
QaNEps9giAjC+FY0X5OlJVyxGTmvJufTKL3q1hoIKcM+U++iQMnuMzkBpyujnLqNBwH6tYCQ4Oij
SRVIJ2FZbnzJkDdAya+JJdgq7NwCMVvCvK1pS5fx8jN8kNJ5rbJF4kUGn6kv3zX1HFLP3UBU1fmG
oZRc1+ynQ4xupUldUqonhqk6dSYdlbLOcocl/vz2kGxVBQU6wXLZxVDj6W/jpvEvP7tj/iQHbtzk
avKIF7tJN8N/CoRFGQCQtweKR6IkyviaTmkdNwV/zNkMlRD/BgyS+D3rkJESjihHYgOlNiJ73OSp
dUDSC6+Y54aEEiKwKlTV9EvIP8nAWx3u2pp8v9vlc3HrFHCuhMDsmANyD6/FOax8SKrHtYhn01eP
Nr1Sxyb1K1JBstNZgrWh1EGn2G0K/v1mwBH5mmMQAPs/MMk4zAUNVmVb9L/OZvyaAiFatQ1tWFjY
YUehjMGY/72FiR/K2cR+QaRJJtnEpeL13ipvJS0ltQfR/S+Z4WzamwC8fa5WIbdcaLyFhgNqPYnF
Srng6Lv8i07/RXSOvwZy7FqFtF//iPZzLym3S66bVo8lPSGWjffYv6OezRSUH5vyAEId8tpql9jU
II8pnzxaFmNZ3H434se08335J7otfvgcwXK9zJjnosjbcTHMG20PwvOCiNTaA2AG98uu3VMcOSWu
TvNbUee61gFmVYy16dmUKGR0HvUf3D4DuAZMv9SJIZsxqqo0xaYEC/FANBScLJB1plcdXa2PukaU
P7XKJwyBp1ZmQD4Nx7KLZJK36FKcF9bhyNzymgHRDofKw9+30LkfKSPruogY5jyfR1xU7JofY8Lh
EUZWe+oRpPmVU8IS3++kjCrunL2COgd+CWAXyUrlRtV04lQsLcQiBIjqJJr4KOdLruEaHlnu/VVy
4HoA6sh/mVO0LUGLx9zidRQaOfvfzEiSHBJzV5KOlmHChIC9PEJBuAtk8An7TjhmeD6CYERCdrry
wZS5wG4KFkKfYAOQTT7w66H2OUiqcJALp44RHnLrkTopE8huxTs084mR4eMuWPtzbURZWgN1LKMK
cG1l1ikcEmUq0CP+BQfEGTmI5TFxts0yY8UhIvkhT8cbS6AJBSEoDJlf6yVZ4g8q/sf2L5W2RsVu
5JxEAOlpGrM2oWZvP1vqAIYAMOTbDm+6sBRwqtK6iWOikk85VFgZ3gnUY2s1uS0Rey8qru2vBdAs
j8BTT6UB2AQuuVRwFpzHIX0I8qIAISX4SlxeSPUWjGmDWFEMXjqjcNl2/W1C2gzTlhly+tPpE+uI
MVoj8EpX3zDYKyBnzLhpuxjkJ3bjgQuwf5bYDSNIX21U/usgs8jCly5MTydR9Gg2oIOPMuLalWQz
ueGd8RzVFAV/m/ieW4akW/yuYDsEYamLTf8iAlSboSfuEPQyj7JWu3c36VrXNzhYDDdwIc0RmbSI
A4eKHzVOMd/8GBiyKVpRimgmSmn75wx2LQcWeQPXLwZbNCJTZM8nnMMUOW1txDX4ShN5JBT/r1hy
U6RFZmpHx/Ws3ckPUDxLN9KLbfZPhYGyF8r2lHH1twUVzSOdgd+lMYqg/JWE6kOHN7UBTzvsxGcQ
2cexWZ5BVsQiG7Z0MOOYHe0mgHRAtNVcsy7YMySDUySy/0YWJqg4QT6kSPgiXekKZOFLXN+PvIWT
T9hKV2e/oEeco09svn8fOqsqg5OmmcY+HpplKrT72XH8bYmTy5LRDaO+MvV9+7Ha7ynmIakvREcp
L4AQDkejKT0NZqYnX6WGgXEhhDZGi0qy5pDudMIJYAx8ACovg8XYgk39CoqjNHXMQygqCmXyNKl1
rB9U81gSFvFQ/NIULz0PP/qo5geKtImlfas5K1KkHIhY2fci585Hp3kqi4e8bCUV0RzyrxSalpAI
G3rmI/iXQfFt687Aug8Cuo24pP8LJWnIWQ1UiOWyhzxv3bemtnM8/Mp7+i28LQvb4Oe9JuO4i4Z/
jHcE4dAWUxtNVuAh+fx1wBoB4Hu9UTqWW8SB7C8l0wkABNRrjewAeISvbQbVydC8edVltu88ajXq
pBfTn+e0FFQDQmMAu5SKhqFT/YRtKxKGMSkt0YfGSWRGA387R0TAONesiz18G6e+rpDPNKzLZoMi
dWnfrOTdK0yD6IG09ttxmYTedYWw/GViHhTmtE+h56RQOlrS72VNRT8NmwudqWbbp+3ZOaC5xgDE
/du1Rd1owUBiXui5paO6g2gtN2Q/MSjgbDPXH7IqP6e9pqFlpqmRj+47oHV5aIJu0NQuuQCxd6NX
ESmcSQcbsr40QRTnL1wbbv+fpMi3OE4yATUQTiV/vEgshMatrRCTa0qaptuvHrxqljANZW2cU8IQ
g6jfyUx5XGeSWj167mHI7gtOrpkLpRtZhhj65LwuX/Kq17UmTt5dMdMms0CJAhXCVfgLr8oHSEXp
bpC3UPy3NAsxV4QPp9szAiPo5Wf6aNXeyM6UFbKI0RDk2tPsBo7SYbkZ+07PNYA0FtuiHlQeKfUz
8zPFCf4A95H8nFDrw6Htwp/cNNQSI1O01jaxmeEetmDEbpzIQnrSRg2sB6FTWFwDxs6zVieLoE2q
DjLRfkYlc+HwTBcZV7QZ0Bi+kXvkiKAvHkpQqjsXhHjT2sUb6l6aY4BZszUH6pAA3gstbv4LnBk4
PRU85VLarIIxV6kYdIp1JSYiB0V0DBR2FSCC6lrAfzpKH8T+6Zlv7beUm5UVmR+zW2QHyPcPrCYo
FjLGzRqVr77fpkULPFq2rd79oF2XaAHBPXKfF9SDqwSCeUDzOH1umlej3hEC85a8v7CIkPcYuMAE
ErKNn3Z1p1EPLiEWVuImFgIfzkOe0D05zhFa5sghWbVaPuNB0ip9BS6Ifsk5Z34PIQpaizIPrXkl
0VeyUXGQ2wPXu2fDXLr2j7LkWwizfc4DPYVjZnH9fgyTOijjOS7NF1scUT9IbZviU41OsJ4XEEak
GI/pKFJ+Ioq0DnAWGsIa6pUIwsnc+oc4X0c+u9h0eGmsL5aCwisgw/seEr3XwLn5VgNe2KoE0hFJ
IVGNsFUafy3E0aBq/1u1BtFlAf0B+J8L4O1+LRnWNV89w2QFoWRWNwHABBdTvLp4ITxyq/1GT2l4
D2ylQGBreVlVeB7zle106jgpK/OuckOONKnMxjOf/A3L9g6mkhQpRBWQ/CdXGdIK70RJmd94H3yg
WTAkBA8aUAvBC+deFwmBWj9/hz8Oq2xA4q9PtbwOmPSTfl1gl2eyNINjJM3sGuqls6sgYxBovIAJ
XYaQk9sSHzHVi9K4CFmrHl3LyLmpyai71/0LbEmAZlFDHVqDp9xmlPJd7NoXJOkV+dFDyRfoCRcq
chF/g8f2LgjRdROvdbFVWy3w4rTW0Ex40uJBAyxmHigjomFwkQdeTd4iNfmKY7JLRAeE5CT986+x
VKmay1LqL8NcczzRYZTTH+w3SHGCWHIZp+nowgkG5Q5ehGNHmnNEWr+aZv59Q2Eek9HxBOUcjZWf
C3qfY3YktrG2F9ka21k9Whv33nRa39ZQIIjTX/8lQks4X3BFoP2bsN+vOIdx7DJElmJbMjdoCIHy
FN30/SsYIMbsV+LBJYax+p/ysfkPEdEqdYhFQu7r8C+lDg57ZShd0nsXOPcHU/FBrHumGTLBXLcm
ozb/J/aXg84f+fMGiijsWVpbFNwsEVuEdBrxefnIzC8pqbHpM/Uf12NcNsAsqsEhadJjIVb8GfNh
EeRYSu8eA+qY/TXzxN0WgNq7DRwR1qgXizPQ/hDuWbwQvSI8yw+5vt8YIF1jlcC6/S7AcrkY/9za
tjnEpjJDc4Q1Cl7ElrS8ToZTCw2LdlCetwvhLzM/HB5hfA3todmS5mE2ZEoJGwVDJaSYDH99c1sE
8OaQ8JAvqxZhVp6mHL9EulUqF+M/i+akaDVqBguMxQoKNF9LbQc7XIXKkXOrwCi1JV8waJcidHzo
TzQAhzgwWpEehpskKvihW66BIarVNsqUv0ncnCs15VCrGvQckdOs6G+Asjossjl1LNbe6VZ+m3aw
odCfuZ1dwBCBG+h8a9hThhfe79eMdAuabEo2iDpJwqD/LawGY6HcD65zVaislSpOLovFsuOCrZpC
py6KsuwE3BvKobWfygUtMwV1d13/YxI82+dYY5bu7t7vAXzrk7vKfHBjgx9rVg+ouoUeHM0RmRbt
8gHltFnqExeb97/P+MiiRNhbdoZnRpmCICwKOWxekGOHpsTMbI/giGM2gTUNFlvqLGBORlMeyFTg
LlC78S97XUopsuhWxFMKjQWVVp4sShqDP3WiEAa0ySPvZzwL1YN2xIYdaYUwwgmG34VDfX+akJpa
XefFTk9JLbxf1yTzziIYJnO97+/O8uccoHuoEbTUjrray4qg2II/Vp4R40qa1f+fDkfx2VsHHFCG
G/8JwjmnNJQTZiWM0/1K7ZQyAeHsRPksA34xbKsF9YYU+RZGMyQdPiICjXPae0sazQOXLuzMr9gw
h6ZbRI05lIgv91mTFB8zNVgKoSKOPIqhftY810rAzz+B8uP78NFH95DG3U6pt5F/sW7wBnafyVJs
e/zIDyUFYLQWs2jGgBT55n2BsJuVXbgbR8/SmcfK/oTcFbFmoSDwt9AbPtlyvvFbqsIAD+2p7i1k
4RQhLPzPuKznUBY//ZdqHushYpXzWm6vQySjuLcqR1h3dvw0dOP4zNllyTs7rba6eOyoONirkIAg
9DaB3DQWsxQ89vh7mdikQj4yuXU0YwybHi6eGrRuVCBLO+uX7QZqfjsATGv+Qm+xgB8oY8ZbeWAP
N6r/iEKUh5KMDY7jeARhpWDkR9pTgXurdh1yTXY61SOKvmWgMtnQ67kF5IP5sD2dZCYZBDbmWGxQ
Gd6L5inKxy/9BEC4QKtFk8QO65R7IOI304ainOIc9ahWvEIpAAIgfEAi2AaXPeGkW123TwTGKxxh
wVB3jx+WxTOC84PerkBL0luOgEzpnVjC10sQnDOeFlEJKkJ9Hh65Vu4HEQW7Z+1xF+8scw//E4zU
u+tV1IJa7pXl2S9XATvEZwFGbjBZd0PdLhtzACiGwy/iJo0K68tG1E23qpOuI57E0pB5IzzQDf3H
hfTeCDHDgep6Ct5NsznPCLyv/WA12qOo1+atD3DDjqhcA7Mxy1bLhwDm7BDQiqesV9mbSEibgPHU
a1P8q057zddeIsbkbYKS5qsm3b/waHIAGJ72kvjkP+z+W+aFDqPMR7rv29khobYvwg7/iwJJ2Yec
AYZH3+60RI1n+E+6k3HiKp/4t07zFJm3yn7pBK2wSLIB80+qiFWpDpJdvkiJxh39aWBO3akvY44P
4hmEtEj9IGeWTSJwOGcmDtltpqqN7h6HW6eVKGJwMZlYI2DSyoed81NbqKGvaBuiVrJdLRyqpE+q
gL8f5mj0AzaPvqGKt4BgGlGkUt4RXCll0QgUaRMlFL/5uPTxDGERuUXU25nejmD8exggYuoi3G4w
L/TgVPF55Bg1jtLJPD8tN08mvgoQhxOBpeFrd+Ek9GMOesculapqK/+kV6Y+u0hmb7saX+faU9GQ
QA2Q49lGddHimcGick+kGKTYdKMDGy/8E9d2kjx6CSiObd0nBQ7NvVrHCvs4aY1oetgaurkvnLVE
tP08RLjxLM9gc30diWP358QgYqS/YUXN7X1TnLKm5MaBZDfwdh7xgbLyoyFyFRREEjcGx87xw/iE
P9FkYVqdRErWeCM1M704HKG15tgNs/IIN9FvTKXGFjQmdysJUsw3hd6dwIj/wBQkYT6Jcx0h+Z5V
Jj2wd1WdZYovoSGhzFzY9BpfmRLUp5x+4Ua0RQIqQCRPxSYFiMQ8ytmoIbeVOnyjzVrjKfYsYjKF
UtPT1bxjxU14REfD+j+yy2Z2mptgb1h24iBprmmbdZKSrum5cTFc2jsJv9x01G1qec+xWnsRxKZ5
UjCWEH6eP3PIlmwa9LyMN4fijcbpxP4Q5E2qJ7LB7OKzKeTleTVezw09GunJYSCbJJHKiR1zkzUH
+TGghjRx8wjIMVabbxX9YqM7x930KHfSNJt5hUYuSlmsl6vnK7oPWS9YBgD9DwkJySYKsnuAdv18
GdyTzLz0voFQ2VzbpYaN5JYtjGkoCsGTCuaA67SPHBr6tnsbqyl/pIW0YLFqRo3j/ByyrSsXEKJh
hCxxhB9uFaBoeDtJAG/3jwGJogfTmpEJS27bOUhY8yMbQ1MlMKbfob95b17PYd5vyScIXgFlPdzl
xXs/lNJ7Dal8qqMBfX+4Mby++tADRxiAiu60HYavOWikA8/3sNWxaPJlNzNB1oukvDWbrROCD+Bp
2Fj5c3bWdo2UBS3emRCGWmtXmsIG7GdVvl8ehSvyBEiJRK2dq/dcnEh/tW44h7wOsqMPUFBjQa2d
1x6Xa71Im/yjUNyKqE1j2q7Nk0mQd0DQKJ/fVpRSA1wDK1a6ahxM3saBjofGN2c7IrgqqelrKtcv
+MxIcpUBAbkppH69eyn4eiHLly58JboLLfFx1zsom6M6L0D3u2WHC0JNix5voksvsh8Vt6gJXCTN
sdK+TYFfky+VgTl6uJQiQPQTtdZr48352IoC/Tkb2aM+QEFTf0OVWILP0fpQA/BqywDiE+eqWfj3
JGYYDDeAsLGZ9jlbIPXnsH7JLr6dPXZ7pLABrwLchpLfFHjI9XzJeuqkhsageVuO08OhDDZWoI7K
05P8DqwDjSS3mo21h8b6GVNMN+67Zwnc8s8GWEeV9iGAKfGuBFIP0jMJkWXLLkRzhDzQrLwururr
pLhLG5yqxAWmFOk/LuEyqTOkqrsX+omhVjEeSsula+BtJuIWbwOBniKMv3ekz1wZdyDtxe87YBDo
h0NRSTcyYyzyRjbcdEUAlpOJ2GaG6cHXXKX7TaoXMFEEkczmdTRXUc0yG3OvFDXCpUKL9N49kwBA
qMqsVoWPtiF8b3twsUoGe1ze5POqhnBAhMnOatYgdCzucBmaUWB24+BG4rZ3yv4l0vhxDTXGDCmu
c5+Kz77QrohYRZThMnnCT9PHOaZXn2SKUPMU9lpjnid88w/UV5BjCBKaoFtd8yCvo5YCPjhvl3lT
RSWnwyUvblxAAfqF92Xdm1TzPBYxEveL9al1b/0qKRU46+9xFjC0YJzIETG7l7J+z+kTCFEyP8b6
Xkle1pHrm9VboSON4Tt0hrZqBhuXkGmMNtqQXEXzcdAgCafdkP3KdWqtDT3YB90l6h5wCNi5FJhG
kuWY+Ynt+cWtZj6dLqoNnrWVBm0RsGp+R0CXiyvLIs+RI9vq9M+yhzN71Z0DKgpSvP2CB+kAhqJT
x8WSQc4L1JJKHGiGlCaTZsT30Yqt18pajH2ME+ngYuRubCIk9JA31TbUnJJZkTbjSd3/3O8STzaU
s/eByfPwVZnpD0o8q/p9+q3DGeXPqRZon69z1MHd0jaYPIdtGl5m7hQm9X12KK7K9viRv9Bhhn/y
ZmL6CagaH/PACNMu2w+OKIvuOX0fPmbaIaKQEYA2UD0xK8+ep/bxsuWsgtOdeL5ikxPlFiADNWCI
LHLpDjNfNTKmUJYmH/zu1JAPjo6mgFfXZQnJyFyRVOR2jwUGMJbaCvmHqt3vytGA0qx8kyrPJ2dc
qZeEPgjpfXTHNyW3tbnK4JQgSzxt54izJAXra9gZgXUYj2AROUH+U6Km2ACDqo/L4o7SzWJl1geO
llPg8KxoPOizXCmdq/COHUI4FN4iID1j+o2fIkWQPFD8B351JjW3s0ogIENehh5uD5MLQ+6oaCY8
qqlj6S8tSSTwKnIkTYnxQkTlj8CGTNQek/lgZlkHbVhyDb/aGn/HK/23Al77dMLytiadEfFhWFQ/
/v/WaVWOHOUKlnpiifrhythRHHeUHSM4HtdavkZ4dNA8KvGs963AhDgtUyvgRcBqDw1fP9/l60x+
wmQJneY1b6fdcScIiybnCoSsMOq+cM9LPz9+x50VT+hdevXmyATQRVGYrAO60kVuhxtQkLxm8iSO
xdQUA2cNzzq8UGnR/g405y2fi0D6HFBcFkzbKtkcZfy4ACxkvxQ4o1m/zw6fSu0/0nDQ6S3XFE8J
s6bDEujK09lxXVPM9Q8fzVGKOJBSVch/zD+dmRaY1pR8h1tO28tu9wUTdU5vvNKSqGm23IAFhgZo
XVnzUKAZjv0ygvWWHPJwhB9QFIs3dQvpv6z87GbF1da/YE/Sn9tahX36eehNhkjfLjTW7jbqB3BI
r/eKilcLMFmvIL7SmsFfxN84tKvk7/D82Xq82F+TkSWb55O2Of+05+/KWGi0knjFnSVcPYPXqRS4
gpSIogZyqHkvhvWIPeAyr72WdAHkj4/3IOVwsRmYP4DHgwKiXEJMmt91LT1QSPi0lwytayJ5autB
NROb/WLXs/TjYYqUdVzQ0CSDHe95x04UNtvuaz9b/aMCVceAik7Rk/0Z0kkHeHK2LM1je65/IQPu
iHb4HWyEJGFkir6KFYljZyPOHV/qs+CyGZ5vduhX93yf0pegsj0KnwtKJ0Nsxk7jM1xIwt0IFLs2
jqsvQT9Myi9BosbCTQg9/K4uyloUoQDWGH4VuDAj2ueFm9uQf+te3si1+GjqOTKn3cfiFntT7FiO
Kue2bo3FZe3SpA6VWmMBLxg326+A0vVNPQ8Mev9a2KPCCIP4ubc8HwLfFp7XjBeiyVhbDvBnQMDN
ppQrGTEJdDd6Cbbjse6L1XH6GEpe2RThBdtOZAvCi19hnL9k4hbX/ifCK++A1/0i9oRjlfiis6II
9Ih3mL5SJTiAmwlXaNsr7ZlxZJgozOvjfb4kMAfYNuRojqzj2CmeS13FontAEniKizsvX/LTd7vr
APKF5dvU5rcTXu6FavxQg2wiVRsx1o/Ld2JHpI4Yek8wiFJbolFCq8rjpAH5f7sdNPiGQGlHJiAl
Cp+vbIl0xxZjybA0KPaJJq0pEAHLyCbH5rrSVWI0YTkKXvNpL6uTcsMlJ71GG+NVNrImwYF3MbFv
hpci5hPe05ae9qjNdeuFbMJw92O6ZuAW6wVQsW1Kid7EP65W/ePNVWvHFrKtEydY56U53seSbFrW
6ZSTrdiAI9uGDXFwWdYsSZOKNeWJtpSBWb4rM/LORX7Od7n8HLsoekR+S09SkJ41TNyGPXp8GS1U
JqXC7SfwJJ6QdD3gxRWQSA0NC80v5tGeLfR3oHy7nOklhWB060W+URKmY6c6DSac9Ob75ZtAZaqJ
o9sf3Fga/uqzmIouEGcNI2hLOfZ8fqJw/yv50bFXtkQXvbyhuJ8daNQAiwaJ09J0ZrX+1Nt+y0qp
yfMmh1SljbSmTGNA1iFL2yysG3HfKL23SB2H3YiqtzH6h9l2xJK0Ne2/HTgSpxlWTUC3HN4DlrkF
nom2lDVp5PhW60X+k0lVkKdrcdaDHwJhIjViZF2OwA+kzqfZjzqWAjem0fm+T8PQ5CeqEf13plf8
BFyI2iH1r6EGu53n4CzBFFfOWldnaWwjxn2OPYFPTDKRw6dSsVpTfTX32/ofwjy7fyHt8i2+mS1l
wDIVg5ZdYWjVQhpsdG4G52YNHKR2nn0v3iBx+l6HErdPuHSCIfbBg+RZlNOa4rioxksAyc1SrYVx
XatsT3IZehbvJB0tqD9KEjKu8TcJjea2KQ36YNaZsHiWl+tuhL8ZtVnb+YT7CLiHZCxmsamczuoT
1qfqE/P7KTu0DjzFqnSQiymnozyjHUjJg5RqU7SeGM3X+9jZcDnPtI+V8K3UJvnrPuQ888Lk9c3d
G2oP3kwH40btSIWq8KnzZWI1sx5B4FGNrLOES/yxTx2FgKbCadyIfa8hDQmefBMg9T9LclqANUUU
eA2SfP725fmVwHs3xghnm67jpaZi68iOLrzRaVieHPtjxju30D/QmPj4krzcxBkgTA4cEJ0Kivb2
W3PFoCS9Ept1pH2NmhxQS9JvQOCG3mC2l4lmo73KQI3DselsLOJLsmKO9a3IoScj/mMNRXFU63ap
Ffmw4IS2n63FlvYcRuh3gmRlKNAD6LDHXctDqR3yXnVN+NKA3Abqr8xlJ2HwHrqy/88njm8CotFt
RaGTkzfsEEGIObJ8yqyW1jjWKCb2tVNsNHIRS2jtPOeG9Uwjf2goC00aKC/EpwSFU0NGw8sCkogm
8wN0FRYkTPbkhoJczyzPiuQ76JdUpJUbb0IaapN138A6gocG9EuPEhJ6QqtdnAcxzRGBin+9kKGh
B9BKRkgMlS+E3pNbkkl/cDbJ51mVJrRSfaea/ebT8eJ9/tzApIxp/l4H0/sPKfEOoxEADTgjiMCy
5FyfUHV6fmeEtrLeaTAVFyNgmo9CV9VyPzPCGYo9Ieean0uQwNQpT8NjubZLugYOn+FrlfmqMZ+G
wb5z1dgOKml7KSPW6bwMAsgVnF3q8ErRAGmhDQNydesV/jODrp2LmsPXxZbyMpxoZOoxPkEqR8Z2
vRI1BwqSoZFICjislS3w466Juht0/KXGUg0DwFdTyYOsIochJiWQDA/uiWbwXPqP5p3h3UUNDQUq
QQyvlxRRyJDAHe03vPi/wvQszDBmV2309NXytrwZpo/Mv0pR9brAkH9VAzldUxXvA+R9ZC5dLNw+
fWguU1FBnLnYVmAJz8yMTt3jm6kc1cuo2BZJYJmRgxLjmE43EwssNzrXG/MCAOGEQ30rjxB+5+yZ
6yMHgnanhHEfovT/S1i+IJhxQPVv34t2E/WdK9UZVl0veoLjVyCKf1u6V+xtYLCxZUJnGNpd1UJp
2KmKA0weWyY14Y2F2UW3OZ0FKxz095+HP48f0T+564QmbIfYuXpTP87USrdFbCeHzbtyj3QpJCg/
g9+GuZqYBzzBrjXBQeti+A1phz7aei4KneT1TylIuuHbIjSdsJSBWK14MWz1M8SdnjOyUx/2wvo2
JuMwq3rCyprcoSrmoTNQL2JAaULGE54jYINJWbiC0N4CGiJJVJE85NRoIBW0lclbweQCCrbks8bI
CPhqIknAQCUliJAIcAXk4zLDXbFAw9Sq2RMDF4RcwVLV9nTUIXcizBdzafA/VFUOUtsetZwB4afS
E1ETHLPufbAV5yfwVNWNxnQhHT8uN1ylROvDKNfTb45MKCtuAM4U0cDM1SzDKEFW9Lh84yLw3E2l
L4yj1KzFHx0u8DUFl2kMjo2vbGT8mk+7nd1b0/DwCeLoq7SBobolErQ1X9JG0p0FdX+c8Tj/mYv0
pAyBz7e2J53a9NXld9FcPGbLeMzIgRX1UvR7DlFBSsKWMEFwKOCbNeu3APLJ+Zw7kFRjnP3+RRgv
xNnGNeXe4GWqBqK74ZZp50+GfDrjHncCD2oyU8fD6ADEcEBY4DldRza6QiV5e6w8wnyjK5+gugYH
0pSLz8Y3cO+SyHyVgbPpJLsa+5e4RMARDbxISCY9qeIZq8rEAoYxnZP1QCG+v69cME0Tzjerz6Ms
srlNWrgLRIIId7gVgP8wIrxDUFM3yLgFXYAHiGBC1kIH208pjZDtVWmRrXIjGg0EBvE1kSiX+JQT
oms6MZFKpEFBhB5b12kNM/KQa+yPU66UvVFR2UlremdVIZTYEFKBzHdzV7kCp50F1c8R6IcpqBo6
4uSYH94vcBQ1YPqT1yn2FmnPbeya/jGcyIUTGchteS4u6bHXSgSe7lCCtBTNyAjj+fm8LEGJw40o
oyUBYwK2N8g8rw7vLo3keqkov0s2zx5+am3Rwacyrvee7hyJOWo7eENhp+5LOhLto9bwfdlWa7Z1
E1VdQh0O1XyF5nqbk1jBzWsrbwj5xnmoziXuj0FK3GenhJUDlNV8A2rdBciLaKaq3jmyKE4i5J7j
mp9NREmnsduidu+poCHLPEaYl+mQ/j7iETtgUyeo3rj7vIc7DPltsP8AlUQDMsD5qKZxJ09ugUlx
mLdudp83F6RlhG3MOXRIVJmXVGFvEjscKCiNm1PVZlYYtTSA3bDl79eNCIAEBjDq5OAxnBjoCTDf
1davqAoEAD6YkvFU8gD1pHrq/U172pbxzZxK+ZMXY6S29FaXaHzH7fVpKeiT7wxlQsw6/TCCInKk
2uO5mqXpr8kvKLTvZE8LMYS4+137HIwNHSqyOtOjfm/d7/Ju6nKAdJ7wH9jx+oCej2y4y+HeSlwe
5ZOuMudccOf2lSWoF4jkz7yvA9KEFRIFnw4KmBtKkUi5r0Owe/5UEgQs/rAE6l93HM2/dMxTo2VH
CvL7TZpf5fziHQuahjmbbOm+2KFrr1CIypiu9XcLKbbxMtUTKAvCxganW185fEQ630v+M3KjFnvQ
ivH4nH1KpF9VUjaZSHjTCjuv7frLd1HeavXeoM2xAyJCc2fVsCz4BAZZrawV87ydqWahK+CEMVpC
2aSM09/JobIDZp4JT1AVqMZpgAuvqOScdYJYax+aEo5egDC8sxegC1T8N1+QzapowRNbumiSIwl2
9VpHtUDH0YINQswSRFC7T0sB+cKTumNwWmkI5ve9H7Pzf4PpqVc2BaijDVMKwwRn0VObS7hAT1j1
rAHe/tMsS3syxUEgBuGsHW81zjmJnNCJodbS5+kg4lfxin9WMDcyDBeQPYT4TgzE/dyJe5Vrg0Nt
61451o3jfG2osT8ev0hylaPZ0Qb/s3yX8JsolYJsTdlFX5mWwLamNL2BbztdnBnGrX7Jjwolcfqy
9fhtMNwApezZXbcQf5THL4TOvKBprUWjcdA8ExA9YHTb5fRc5NYoiQJ/TOr/NhJsJ3MJTYJlomrA
V5sHcvAPPUm38ULORxVQk/fsrmhZ76uSZkQIs9DpRMWaHMu9lsligvPupEXODDC/Exjib7DCrzbo
CN10/ceDwQ86PetxPAtl6jtDYhAUFe1rlykLdD+6bb+AGiAb4TAzzBOnriCuRYrc5Ad+cXNDRcv0
UOF0yGxIJmRBl2uyB40pzCY/ySgJ70xY5wb9lrWJ4GqWBnlXj9uhcjfp8HU0ysIxaFPRqXhHCvxx
3xwUYtChA4OGi9XnU4KEpdxBXpVllQKN0KgitOLnmVyNmlPa9WBuQnCpVS8nITNcG+Uu+hFGCcKW
pICZ61HbreZYx+Mj29Xl/OFzT7TUsD1ta6Y4MiosTTWkGTxLWgOv0plEyjEA74BCx95t/wa08vQG
l/29cvILr9N4t1rpQ+fTuFcMTG91tsMQt1nbmJHztAH7zze1Ji04d1hdQBsmkXX2VUcEdjcOtRN4
kBaEYV3xyrDq/CMQyup9r1IkyCKsgjwOUqJ7Yl5fUXVShVQoHvFFBn5bPQTV90ayUqERQ6HxfMiI
p5pKZ5Zzwjd3VTOpSDqJ8GOODyWNycF/Q8Z9Bq4ZF1hGhoe+CmVZVVOiOGKNQDNnPc/psqP7ef51
P2/p71sKx9BUhUXiuURHIfNOgSAzCTEV2oaLR5M0TEpC2SqJZTWIgzOj/sw/OfDmuIQ1aA1eHVNM
fY3hdqikrpsHC+Lhwb02ESYhHQd/0JBd5GABG3z3jTXsLgyV0JGTHa/4DX0hLFmRnsoww6vk1QAT
UCFV+S/oKa3qgDicIRrLodHg9QWsaR7I+lZ2EJUbTWDgHVt3qNT/24sSMgYrmUkkkglpAF60SfvR
a+wBmPMpplNSADYUuaIuQXVleyGxPAQm22AZb1xNY2HBQ6+gEJI+dgYKvm+ErMSCJedvIk37nDP9
2+0vlHnwh/AtYd84fpChOhImNr2zXTJqhe8LsXzV9hCcRJqjEZHYlLA1ioRVeBywF72hxsqoqnFI
BZPdAhEvFfl8q6Xokli4fWhgcSPFe4mcscK7dzKiILBCL7C1uHLMhjl9HNX0vYswyMSaTVZibMFS
+dvfEJMjLlJzlch5ipAElAKjSQLZSYRb+fKOFZPhFo5RXCCSKw4fNMU2dwIIcZxS7XuW//KEm2iH
bNsgGpQnHKR2cX/BxxJfSw5YaS3Z6RQ20xq3ahrjvT3SSo/uexYxC9CjusZSymfEfe/dBBh5PC/w
X+Eh8mU5+eDDf+FZ5MPRB2EPb43VcxLwemwTP+RXU3gsjZ5hsMkrNLrhCCWlJclZKmoCAH7o9BfW
fm+rOQkR4qidFAnvBVfozkOwv7AFYWV48fWnqWHY85GY/bH3pCSM1XsEkstCXiSFfej/Z5+i946E
H922tpY/fIr82o2WCx8IwOptOM0LU50+jlNiNidy0CtgzhIDqaOpMC0V0vfDRo02gY1V1kUk9GXN
PAz45crgQnB5m7EImsBhyyDtv1dUyIvLabKHGvaG3XdWGGKg1e2g30K5X23YQRUbvJmnobwmJ0yR
RgGnmyt9UCFg1Aki26uA/9PyIxdffPdsYIQVhEKGSWsOezR/bwmsTzC3iVRqKEt3ytlYIVGLA3ZG
9sIik8nqlAwSZimKKCixSm0mJ+UlGqIJRi42axSFNtfoNbMNfnmPBY2+7vpdU+2WSRwC5KzJwAsR
EVmfRxxYgJ5Mx1WPc2O3K5yzBQsBAzGA8rdBxSsPO+5kdv6K0C3pNGQW8Zvw8aKpIAomDmVkAYn+
2p2O0YMzZpgKbRq+0TrjJdDuqvmV4R0fr+/JcUHObZYVO1w41toyebzRjSg76XEUWb8lFpv/oKQi
f6Qc4cIGvXnbIfuj7mV3auQ6tVkdTZLnNCwW5XzRnQg12AJu+eCk82iUV4YqpoCUU8xjLPDdkfVJ
Q6lDDX4i7isVznBUyY5ztlZdrBRwvKiR42LLKxbtoSv1ITndxOGjPraTHzsqtExe9rHhPYeImZlS
UWEUEw2uHAfcqyFMA3bebKAbsesXaxATkbupHoEc2CzK8LwzEWyQ5zwOuexf/CfgHw1os3fdKTtO
lsenNUeyi/dEaxwvBGiIu3sTaxT+WIsTcNcxt9d7Z8Qr/E6lJ0IjOlc2x2gR+LkhsMuPAodVTUZ5
To3qNsbtd5Hw6EZ6H0I0Caj4nZQ7MK971oSlizkMTHxsozeVyOJ9fmWcCxbc5pGRsg/dCYfn6lDQ
B2TiiM3Dv+Ic3jOPoFN8dF9adkOHG9Q3AK4USBzcfOEPhX/zOgtFTDXbv9qxPD4/+L22OAvyFZYi
Eb6RHW1r2aTbwv7jMLgE1XF5ujHJzlO3zu7G0alGrt93yPxJ3ljS+ZTTwpvYIi4JzV22TbnnxdMR
4l9x+7XZDBWqaQXlt7QSsE062IEyPhNDrUATX5ZY1g4q5mnDgUA562pOgk00rMlONAmVeSFt2Sqt
7dSd4+Bae+JgmMfZcABsxguqaCWtu73Y4wHH313dLoNGTH4+nZ2JsgQS7choVOd5turZlpHhM4qO
94Yd6aYWl0sWzn5nxwUENqEIz1Yh1XDOG0gk5Kxj+kKHk+4tGlOOxGhJHaojIqyAZDhZTa/ljYBK
gprGnINHQHuD0rKi7AHFBIh69nKkfHMSWJIAfc29zrxrbQePpvgE8afbFfP/qbpiRUyK0SXirZE/
fN/btAGLQ4bs/5kjh2TkVyyjzCakglZc5RK2O37zgtrNMmIJQPoupDiL+aWpUMzh2SF1wKIwX03J
hd7xFDF2pLrxQ+nCm93ieB2DFKZaO9cjj+p3+WNhdvkJaD/yGAvN9bgBQeD6+MxJqFDfrFQR1etO
gG0sN49TXweNf4TTyKC2k66QX/FNRQ9C4WlZlWozwha0FHc+28fJcYYmaAlbL7uzF6GL+nIEFNHv
gC+W0y2QQpBJaubJZZl+tAimgLjMTDSLmM/Pz3Hk0DaCyuybfagKHs2NjaOrFwfOu4cDY9eNlj08
8I2epbLkosr8X0cJ218RBvvFq3/0cpMYRBWBkzbPpocg93D6Wb+S0zzolSSRKThUtH73gBEdBrfJ
CGB3Rtsse2X2vP20vv03gqDlsDLXawwZ8wyZzrKzbvfWwC0v7IBYQRKKh+0cNSmwXvMAq2wq4z29
pbwZthe/eezxv2rENAibamBEZ1Ke2sm9Vt1DSgsCSbk6OB3xsDdhADs6VjaD4BTfveH8Kptt6t0q
/tJ4SdZd6FhDtywUTRL8vUSXF8SX/BD8SYTEB0Wn7Eh3Xu0QXeEFeTjwTW+GxzygGgE33svwbunL
6/ZLkwisVJHTMW92fxbh8mC0Qpog2hv6eKDrWvbnqf0qxeeo56vtSfy6yNkXTBu5FFuthl0hpdkn
jau7YJ6eSkTm1qua2FxByeR2tjdT5dVvWG4AvZYpVnctvsDEzlJmn6rHgG6a4JoIgLnIPi+OcSv+
w7PSrHDskQOuKlmKyNhc+kLB7v8mrl52NQZgoHgmKGLzwfUIUDiYrTVtgmscHyZ9Xh+gzpMknIVc
YVItBO5kK8IJ+H6olS7yk5i/89bC8X8U75+XSmEodrLo2rdnPTJ5J21S6P7qvCsx6KU48EM/9gYv
p8A9g84hpq4/r2g3rX+f+xfVwpsHGoKL1fG4vJXe4bbLU0fL1SBT3ptaB9lS6eDEjXcuNDR36BuH
zXRyr3AKfsg70EMkK4pWFs4zdoIW6lLWyTJle3VEw1zPwx8ZX414/xofZk+9FA8wNR9YH2UQdvNq
Gt+osOYbDMqqoHUZbgF31a1CQ6z8/4GbKnwtIvjFH/vIPgrcisJ8THiibKq8mFUzz0pKJQexqPXf
OTOeB/Z+X1C9xiM7HCM9X2DXU93c+zxX2wK9j+9E7ZdNcXjJj3P6Bp/kWAKalzPAizJBwE2j9x49
qrb7eHUb8C/A1oRurmzya52lSyUK39VZbGKhji7JFe8QYjUAHK+F2zxyMMQzqgeraxprjTTuExAI
BT0y6mowlKOOD1+AmTfCzzCXhJdcDfX93Wt/TbP8KicLXHtffV81yXc1q8tJGjUVWw6Is6i2+l13
M07oX3+SNS2jkT0EqXwag12EuQFgN0QodjzsZndbtKGOZ9gEfrcFyHdCDTLTqU5Udn+3VQh2iXSu
1SHkqV9Xnr87MqKXt7wimH/as57/hREVj0KTb/qsoTuQOHylebVzc10o7TMng8SnJpH0lmdxVIpb
CHpSPthX8U/5PCOZJNAn/2WVvQwjKHno7kyCQmNqiRK7ZfeoA+0NeRqMeVbNovjJV5DfYczfC2uz
qQgRfDcfA0lUVSbGodNm7hXuxlK449M5rZWGhLUPiceFqBNrgZMvY3k767kwHiH0JN292oaGoH2u
Tj7wjnRDOkSdzWS6VdP8vJlj8Jp5zm0iqEbA8sGpzez5iPK1GukwoUcEwCUxh5LkEmqGzSwpDcu7
Wa0HWmrWHvgriEcL9bhcZcQ8EBmzoKSAOYVy6KooMCO2FMyBpIDf9ig3YzOXqmcrDvaXcrQ36xpz
PypFPVuuO7w22HG6uSNlqcLWJnMe6aFuwRgICGCyz1tZm+FEHjwIew4cDjKz/sa92oUR+cuc+7LI
HDkl9SE83WwTg84v6UDI3Y70t5TFKYZwMcgGYYZIurNpHxmDCoMkT2f9Bha0hKNLxd3o65w810M8
BxhzFiZ6wuAyACkoyCG4KQcQR+CCv/H0fyUsfDU19alepnAhtAmcHqkT7JLaS0kF+AOyiTOfcAlF
BV0xsjCcQ60AF3ulu4yVkLWBzzmPjs4e+IQ36LSq/j2MpqREXOaEyZ6mDXuZeB71ssF9AbcJEtI8
tzFu2daBdOhlaD21E4d5fh9XyLpZAT1BqLKw+mrwAEyVykvvofxguhHf5J+uuOU0IjiLqxCjaW4L
fBaIIOMaxZ3QkWG7pMehlosPvVBWeoNiFz//b1siDeIoi2gKuhefIn+Aw1O2hjRdIOGgg0UWJ1Pc
RAhTl2CbtUNJCqrGPKCQBNU4jEQlur0pzmYvNO9qtRq/G0HzYvrF69AmeeehqpEAtBcHeXW3WJKw
YX1O6hFU4zvRRMbljQzBolvNflzqGyxKMmjoS67G+3EHA22p3bIrAXh+kPv4KLHj8N18gIeW/mD+
AzDtMQEYbPAxoQZ12+7C6O7RGENFKSS6Ng6AQHtk0YHuI6Z9WCtVhat6kom2iM5hTQglCFrsWX2q
sWtiwh124IYgKCJfWFaZlNG51IFRHMOM+FcjvY0IL2Dp8tRtCWkdjCBK/1q6/VMK4hGBoq6HAybT
Cm5nZ78VMK2zNYlA2ix9InjDLGKvnI/20QThPJm9wDAPvrMMrVGJjt3CFcudKtMxeUkEAwyFZeYp
Wf8i7SmXaIGVfd5uDzwRd4Fq9sc7Xzur+KkbDMvKNmUZDqvA047urHAs7YbKjCMMlLOcEz9T1UjL
DvLglB2D722DRObgO1WyrlYTB+APQTyHCERLgwWtPz5jIVb1uM/PX6wcnUcQZx8SG5GOmYf8esie
KdL/zFImViPQaNGpMl6mXvjlNLEZIfwiwKTMpZIcZJHkN7tQLsonKA0kH6XMvCwreogCZCGAMkiE
ERYcVTtt+1xGwMFsswoY5JO6FMl7ArVBFTJblqjXKHO+Zn2sHy+OA2qxvZXxgWPd3vDWX7bDK46F
VPgaiXAIAiQQOP2ZvWwTw69fRCmgW6e98lft0grqwlGhhSyh4362LDM3AmOcI3v7pspVrsT3yhB7
IiS5t13hoRnaG5X6jwucGakYRX6euNoCzCioH7J1oEA8z+1HIfii5DmBgs572rhMGVg4qyGQRj8P
PWzBXZiDVLExlKhvI7FC2JNktG6Vz/jS+FMgqOJ42eEvkuM5B77YPjS3yoqznwvxUMwTmU/ZUbyX
7y9m3la+3TJUQSnbOOCIKimUlap6nv+8lRCJmrPTQfKMGBAin87RxTGgTpoIx6tAya9NCLeQLlup
wFYvyNeUf+ItfF3qcMugBvHFTNOqm/BpUtsPVN+LlcrDfdpKPTTt0BO80MoPJTamOyAPmZC1aQz1
F8Cg40c0DGA1tRV5VSlsQOE1Jb7PZ4BJyOcZAZyyH/RjonPiedhe23/8D4Ja/SLedKkNwyZjBvcB
btZWpTjPdPjccO9R+U9WuH1NphPltq/KSjUOKUN8pat5wuXYHzKB+gYu9yfbf9gaSjGFQpplIcMT
67bnLiCQSS3dwK3Cd84PjsHQxK3nDQAPH1UZZgQ1OP7o8phvx4+zrSPGkRLGdazrf5EJANtNYbhp
QcHK7DEQtgBAXNKADjU8+pUhCOto688c9DxdjBEKBZ2t6BLSjgTGQ/AnpwPv8J0/6OM48pZFDoRt
7NdBJq8aUtcbWC8t+0i7NlCzhQvRz0aMDk+qPmnV+JXx+ute0eB9u+N+8g+CGWtmQQwXCJXMmiLV
/I4Ff56kVXunB37sbTDGxJEAFFQ+7Lh+wVKL3UHhN6WOTxwwru5dID6fIVh8usoU4OT34z0CxOQl
Jz90PEVHXWAe3heQAzZZTtH05/fcLi5jt9Dm0RCHGDf7VzqBhqNE3SwcY08+/VKYAPeS0BvPNiZ5
/sacRu2ixK500FcYlVBBDrF5xLOFVO59zOibesb2zZyHGlQmKDwIBTKr9FCa9W2wtFzHmVaajPR5
wkxmp4jyJtob7ogMsxTrMm+wQt1Mk36YwllsEtGzbCDOWa/6WLGm9wxZ0IpJYbxIVv0puF//T5ZI
2aTcsur0LyvxK/cPjwnmZVWLPP6V85BcqTWVdM2yqCFr4+84zcQnVqZmNDXF9ni6oGOlsfGjTZo2
fcLlXh5pNJni8SXGa3k8UMKTfvTijTolZgXufwChxmtO+wEgwwreWem91rC4FnMoNgFz159ZpDIh
o4+xmD2z2WHcuFwHamRQra9UClkOXfTBjIg2c8f9MO39y4Wbdhe68lp5TaOKoJUqYJVQgrnEqKIn
FZ4valVfX4rhH2PFVgoTacJ0ASH3W5K7mPAyF4XvL5eBkwpQ01cC3/WPj41DihAZGAa/Qo9jRbLH
3H79S6e1FBJcMjH3QHrGQR0wz3ETA6Pm6GfgbwfLHoh2pyuP36PpFWtq3p9abS3MJgTcJ84fo5HV
B4y/MWYKOGR1LjeYLqkVUjyIv2dmAtNdTnqVqiPipvxwL8dZMcJKJaP6Qni/3ZGj9ImmgH1un2ZS
ADJCnZNGOUzqLqmbeeOQWzjiYsbC9K5H3CDquLXmbxRzleQ1Ac412EoPzGbKI/F8Zb8GHI9Ikje2
hSwNxTHe0KB/MPOyNMNPgsS4fTjWNzeyJRvnuXtMQK6xPDqa3rKFnjRveDcPoVoHrHBcuJ+BLFpK
7bKhuk5uTH3oMfySI42YgdQ1/RQ+SxlFtnsWrprirnoLNpvz2ueplzH0iiOLK6oa2R0JpDBvnw8Q
zxYPpjCXYx4yir6J5aoy1qf3ppM4K+nH0uXsWC8A5itoTe8qhxzg8ywfI49JgcmycWA0wWKocTDp
XfEFE5DfLjIqSKUV2/enKn+xIJVcCUoglxU9GGtAt3jS7FlpZJp9Kvoclzn0uUdizgUDwBOCiL78
Rh9bkk4lq7F16yNMU2qcTxcBiezSDZHHLHeOFKPtvnHUirdazrtcQCuOa2GHEzVJxEALJAkUL0jP
kAtNV48qDYLEGKv4rwMTTfDuTrBrkRuMDj2npUeLGY8zEI/UO4AHAAvUINCj9frKIn4zZNYLLEFz
uacuNNDLSIT+Ss9/d5N0mVqHqM0HjQMQ5C5GEMNmblr2PoLJA+WDf1TJOwkG9nlGAxFhzo3THwCI
VpeANGFO7P45GV6HO9wpf0+BTRKOfT5DIYE9tY42r+5bVF7iCDMi5IfdSZ55hkeOLhehpuJBv/Z/
N0CtsBjp+INRpld6WkG4z/GeHry9xlX/vb2MISza7Nvwj1Yo/MHRPqxXTuB4eWTutitblOZS3GKN
Q4tkDyA55Y17uAKOkDRRPQNeeRHtrL4s2Q3xX1zpKTPpgSPU0q7NFpyAw6kZjdJX8pDf3bEPu8wk
vQs1SCGZZu7RFCBpj0/KNPLWkhl/axD6daBCVjnWVGve2TZxYXcVH2u8DFqeBcASlPtkYNSHb2xy
Rs7ZQXjrHA8luSBhZwV2jfoE+8ooy5T05teseLDjbpg7O1IHZ1U9hRL6zQwWIcHCtdh/VZRGWtcT
YwQqTT6tzsRwftdmSYjsQutnpoclzNyA5RnZyNFtPTSRW5OIJjeKBvBcf4VegJlME0ttLI/LHsaW
3xORzSJENQHB/r2zXEiQ0wehVxLZZ87vfFnmo8GdCXNBbGUqqYAxyKh0A9usNziHnBxGv8seraxu
vhW0517KLozlC/di5CwSeLBAfl0TnRBu/PlFSC8WH1SPCyY1NJVB+bOhkS2du3Y9nPP6LWmx1SAE
JQHvUi24D4A5l1Y4vmEVoa8j+zPknia3JVhiI95QcsYxNJfpxQeL/4XeiQ8tL0bczdDPD4JLV+78
gmc0FE9xojTrgJbTjUQ+uc+x/AZC2YJJQmhrWfSgo+pJhGG5xaiewbPOIWc3zCP17mEA+arEwbu2
jEEHbX3ulpCxjZmtMOtwWdBI+WJdlCgMnWYyh4dWLrz55GgWaEMeGjxGSk0RBPR4e+0MP0/wrSMG
EuOVW+LFLVbIVFWGTvGfJUeeztKPECAQ0ffNIaEfAnWCaiAEBPDH7RpDGVqeK0xYLbAsGV3eJd2O
b+6uIQjXW2f1RMLgXTFcgqQLurmtMfQeSIdsfoskCyeKOAJTYBAKp2a/enVOUNBw5xuEuasqZTB7
GgGAgOBYat+vGmtfBwKB22/dliGlXyS2/KgMV15ZeUC20GNlVTCYuMlS+unEmOH2f4IHfuor7vL6
FF+3ZnbNnpGcPm/pnxj8IPs+IMuIQ6Md+iX9X+YraryQcoAbm0td1HmFOg+LxngvdwY6XKGXZoyA
d9Y83qBm22aweEsq5v1XTTWuN2eLFjUb8JDRVu2PvRJivneQ6z16sj+cJ85ca0TrozDfP0IkZcHM
I55ilTTcI9Ip2W8Pk/bVggQgr7qLVZCitRjuS+jlB8A/kCp2MJKuE4QozuyMcAVckVDkeX7td4Qu
oK09erohgD4OMOYOjlBAN2Uwo9vf9BqIKXMwwIwkURAOMpdUKUAw3TNEf9gyFsjB026Fle4Dtun1
g5INfEO/xp0URwSibfVKlQtUEVtdotd1w/N99TYb3VEaAlLkrgnJW6JbVXeiBOHad+M8Z+dOs+KH
AzDJWJkoImLoanDeTXN5VCFxBT+TtUU63ZenqYqIzs9LB3lCqnomvT9+keER6DEE9duycte/vhLR
PcW2zu+bHhs2Ub987nWFnNB+FWi9XBD4lxr8/UswxRyEv4+eP3Xc3YE8B5DcQKj/oUb8x71wp2+Q
7LL/oigNoJCncPbQD6+lOTeK6kYV7yBYGxH3EOulLUMarTtidsKSqZl0U9LU7Aip2qTfqJ4O0C+S
WDmwZNBou1nNec8vbEsxzbyxIEOmFIarL81bFk6GzgoOa6XfbWNyQAql5U84mlqBdmWrAnav1m/s
TAT7sJXyGWhjRjUqD7Ee2RCNKVxxmfmp8Qj4gQUDFYXficek2vdimaj9NPnHf85vFlQh4u8rC/D7
ddcjvMjmye/4vhCtTXDwkpXH+7wHkZI5Es65yDMc7OsBDbpUOTqNeRtg23OMthkKT5Vug2+T8WkP
di3R4Bb4bo/2iKEAeMoZKGuCyr+fNiV+j1Ch5/AXxsZliMpFwe9b1OOUi9h1SFnMY9KjfslvdnlQ
Gxrna8cHdgflVTAZNeWa2Vbr/pR2l87jFUcvyKoDAm+hV5Q+KvnzwjJ3J8K+lMiHBmQv+ZPUomO3
kZ+D9gqPOBOpOixfDVi9+aKeTYnbNbbveE4dER6QQQRyVUkbBsv/V4XcaoTvNB5PQqGJoPCSaBYf
9B1zQ7siQ2EEM9cNF/L8SGljdlChylKFSvECzt3Rg1VWZVa111I5ZG6zd8cptKRUYnPmfwFO3yjg
VKvYK3608CKOZiZeDCNSgzOkOljSdHjRzhB7Du0dyUNvzkkeFtHVnm85FhMkMEynR1fQZhIOc9ZV
H/ctqTuv6kabqGsXEHHgvxCzynICAT1gwz5cJx3hyOaJ7iawcDVfmJKEd4hDFBmsRyc+rGnvmSdx
ajUuHrCpxlSOmoxa7rQSmckNumXr7ju8VNaQ4LoTSKNKitDvtJUJmW+DSu7BV9ggQBkgv3v1HYwO
SjPpz3Wk6pMoQR6CKgWJbG0dyGwl40EummM4m34MgdkY7qqgq/jZrC00uBgu+3aiq3XioQytwmr4
ybJ8yGJeybePW0nZHmw7JB6LrywPB39CDZLy8wOyLuiez24rAOMiYM2DwuiIyunrF132n8sXgyn0
vxU5a8CQ5FR3aaB/Ei/UZ/op1JSARD0aRcgiZGQ9yDy0AnyTlDWl4QFw2vUVW4bESrhBsqffLUz/
Nrebeb4qGdG8ROW8vwIU1FH7I7N8O5hcoOip97s264UZkLtU/yXHwmbGwH7YL8qSmnONFn96Js5n
sIS/H8QtoW+HYGYaIHK8sdTzC0R/nV5kfUBlCDYuNZ7cnqBN+KLNzSrvzIWMm7PPPp41gHyU1/GB
hlK8GtyHEQgzqlxLF++cRMgpQJJfV6oFNsnuen+LUQr5qsdKwssRwcEBPZfZahIJb2x5pjHwQGXU
eQwrwQ09YqvcHfmzi7EdMHT2lpO4TUZB1fGdBOyvkzaOXgAz8Yjk148Dz64eX83M98W/DrROVmir
iZM8F3Nh/xCWOKZRDUfh6jpThRxNtAcHXhkSiCJAsa4TRKr2LJ088TeFJ+S52fsCE5NmsjrxOGtz
lO4Ljsp4/6DtqCpjdu30WO68K5o6QJE56dku4crzvpI13JrVEL7Hz2vOvR43nBT4lh6FUs2kc5QY
jELDaecESUNEy1S4L8fctjWvnmM+70qOmKx2VMxCBDlPe6BYdw879lCWvYbraxgSZVgVagU6FiRi
xn1B2yzWVO3FUpetsnNOSjQYB95SB8G+pDm4oMil6zqr0zyzFxDS7v1psusxU+X20mkiFp2kg8p1
++O0/dCQu68b2jCIi+BZq+hv5ZBtZYNV284Vv/5dzuzGZ4eaVdNcGijdvzTD5Oex2e5RVW+eG8Kc
ea4o9jSeTDfV3Yu9R3edBwATri8ymEII3lzXWj6kJshCRP1ooGi0RKxf2DEPfrUz/juyTAdx+6YE
l/BAus3aOlwuE5xNxXguzgb24uJp8Z/WePmG0zjKvV1W6U7mVmtzuL4ZUSJCR5xDr1L1Robn8JRA
vPdGH775ub/fNs9fA/NnHcO5p6wwqtfBuhREkXno6CP+YQhZvNpdoS97UBC7AZ/Sh4qnPUIbS9eZ
kThygmY1qVdokDd08dPIbOC0n9M6CSbmKlllLLJRgkvtnDwtlAE556gtyHLvwEyKxRwLB+qy12S4
sdopGGTfoUJfEeWU2dvtrnGXZ1llW4ytBBMlf0zIusUdiYr/IMoeWPCUcT4QrVAgCw9H1/8074bd
WguNtehznkGCD+wvjtY6WWmN2qcyhJvcxZchn//X4iqu/kOuOaIVLTU4IdZJzVKA8uGPH5RoktdN
HxUadcPXDQmhu997vhXxxHQ1nPS+YU16tDResFw6f7xpjPMZbstCu2jO066AUdAIvcWXAFoUf7h5
FXG05tjND0N6UdRgqu89+05wjs4YEQOiJDPR1hNIT23ckkYApfapRSVbUnEYKFWtItkojcBJql58
K6iMCClro0GtLFlOHx9Y3AZ9hoBHaoJ8h749t37Q1esgAMPCmRAFOUaqZztUSc61LbMRYMBggU5G
T4xPH11RlcaJ4K9vkeAjHz3tDWiWs3t+NgNEOS+nAHcaY6PkT0xaqA20wEpK6xNGd3yC9cn1Sr9Q
ivuKElf/5Ra5WsZM46GIaRBzbmhRtrVfAzylwCALlgIWiELMpWSq0hEynUDpFzyh4ouzepuEQjRW
+HgwVhGt0LwD82yX0T9fVbE4y0AFqPtzlSA5uOyvnBl6wu8CJke0Azz+R/l1Ls35v3zG9H4j0y3J
KsLAIcmZCtDElreqlyyGHfF97snzHC1rlZSVptNHEIOiMg+4hlWzfHaDSlcaEdoGXajLBHo3mtU0
jQPhw2sFIeIR0DCMaVtBqfl07dJOdCxd7IoWIGIF/vH26aw7zy7J0cjJWeNMQeTqwt7Etx1jOHlS
YfwiDRl98eVrxsqBocey6a+tM5zymRjxb4i/iRRO78sWRj2nPMmhKp+NH95Qlq6RlLCv3UmTBqZl
yJldnuANIFdJe6U6Dv01FrG3+ZpZBo8Rb17apRSMIBsu2oP6FfKUADyO/d/Mnc40MhWRozDdBo+Q
h37FJfA6MtWrIUhWMz+86uAYR6uxHeHZIVwmz7eT7pOgGVbT6YAqKamqxxDV3dVRIasQEUZS97Y0
b1iUdQC8sKAYb9djjRKrKi2hJafWZWQ8850MmMmUU4RZMvjWaaCDBmrBDf8wYliuuaNzs3L/HePc
fAKB3S1Pmw+FFFjGr3mlKuEjSIic0OdpA5pohBG5UReJu5mrNqnjqGQMGWj8cp814X9rxmtj5y+r
RCJtqKDM+b3GBV58sVBEaxRlGxXNmhmSP55vXXlHW+vgSscKvML0Njrznn8Zbvugxi2+xv94P1nG
iW6tgO3j4u+r0Qt/4Ace+fURccEZ3NDRQxDcyW9mkGWyqF9/kVOp6Hx0W/gGsqm79/7KxhfcrUBL
rZKp6IXMP0dwz9s3Pjpl9mjTIM1WIBmnl86f4nIFbiRcWe0/S9aELbbPi+9wBFk3S26fQ4gzhUl/
gSejjhfi0p8v/0gL4mPwCa8VsEIWQg3Up9MypwitLGQ7EF5d2cBWODQD0Eu1HF5odew5okr5G7Vp
uEc+32XLwPDtD8bJwuIZ5kTcRkHY2713DQWifauJt+RikmTgTMLTWAFHY4W7E+k1txr7LhbEm9uL
Tr/sbWvy3IBbKMMwxSJZRCOGAr87aI6HR2B1Ax4fGGOrd3v6tesq3jedeaK3z5cQChLYUK0T4bFI
zRBqo45jiVaJMmGoMCoUZW+OQlcq773CttocnwoHhe6yIHpHDaYRcvSizhWP3HVZmCiUzJCX9KsU
sdm3LqM0gcO7dBbwWkquw4sxJGehQiK2pC81xApvbl/sybDW6Q5aVZDLfoJlqHgsBotuRw9N58oI
MgyP7tC15F+XBvHYZUmIRrBiAtdlhMJgWkwD6o4AhRvZorz4SJ7xImb7UVhpYGXSzz3oHcRniInA
/VI4IsbZPdWpx4Ii8w1Q3eJgN7kOR7g4jTiTOa0fwMkfOfsT75dKMZDuSs4S1l/j65wD2LCjesYk
vrUmasGyHYoVBhQ5kuzIoJjOyYh0EbKBi1lIvdzK5dtS19NhJ54uAeCPf17wqiZKDpmWx3EMRoMU
hvJOXJqNFaxsNyKEE2kJrITwH188EtPPTKwcXVgnSQqjKS41VQmaAHwCegSxKYyC7GawCneX3G1B
FeoOsriWkjjMiFRXyBXagu0SENXeUzvWDZn/GcxplBM0Rhf8ZO2xFKeuN2TDM9JmsEhEuUL3v8xT
D6IE75Eyh0UrHK3d49pbUjMNjvS1QkbbYO9cvTNY+jIrgsj8ZNh/YJq5nvb8EDIJBlI1fo5JiD7G
WUMkQ3G4PRta64yxwU27w4UaM97aV+mABz1D+flhIUx6cjE/NzycQkLwIH4KLVFexZocVVT/Z3HG
O5I4unk0rAxxOvrf6PeC1EGfHSeL+du3HznRoBg+vDNje61mCO8G5d2/4qfgNRL0VoD1yWx3dQUj
WSnOKcc26hKCOetCUDOEY8czFeiltemwU89zJ0rEav2uia5MHKAjgP4n1uYdXZlP2kPF4FOFmI4i
7mmJWJzjReqMOL9qp9psDBLjzjTELdcitTvJavN2C3Yj77NqNqNUmjEWouIXW5wfOQEb52/chmQC
qVCZYLh+1nw+TKx5CjuZRedFxUjuuYbKo+580PHdMZKs4WBniWypmVLgx+9E8nn7Fx2SuoF4JjA5
1PBxdD0j/c3U0sAdgrgIiG/cCQIIxtHV64wQSDaemqVjSQHc+sqNi5W4/tHmBHkfFE1a1cHCyPbn
XQyNMMPD28Xh38ulif9cCKJ2wpYUMNK/UcGAK82518tEJuHBDZqH1Ee7IjOBQ51mFhnseoEW53AR
qOq9qAT7f0UlqQhHv2XjLX1POv1oyLZPmlSrBFJOHAHbNsx/bKugvpy2RmQVjLNMnCXhO9/36Z1F
MHHBQlQ/3fErlaHmMTKm+evir9CT58T7Bw8HByzTZnsvZtiKR0dR4vT3hsRcADAe+TIalxXHlPZz
I2dULqc9YKs7H6izgruyAYv6brMT3Wa2mzKUEo8hybvZDpZAmexudKt8aJrNGqqzYXrC6ozVPuHf
XERImuXxBEGgqPoqmuG/CL3GdUMrUhceP/hDNpXY0OPswuTBOw22uLQdIcsxstpAnEAVHhdvCCmp
tonaiGGStNLvlh0ECpOjJN/HnubpzKVaRKxLE+YBd4q1mKPNNUO7cpKM4Vrqij2wT5eCe44k/O+x
rOHd2+KzLokFW7dcSYSM4RleaStH1Oj86rSAntQsqhBgzITiPZQBbiFq8o0zBZtVBTsdvaL80CQ2
zK7Jvk+zKN/IsxGM/Qf5Ay/+fpN+GpMerX2/KqpNkZ3fKUnzk7keXWvJM02WLusOml32xNDmw3AJ
kYC7VxWPx4sYzaBUzhFhexmYPF+hR59OEjvC5MNBtHQtO0AZeiEL+TOrFONBvUSbRFPyjEiwpDgR
pF3fXSho/9eJbL3iBp6mXch/VDCLB0sMNeI4wkgWdmfCo5BhYQxc8JA/HRMMFx1OQM4RKkGQFjOi
xLK58kjNAdyRZqCdsPPSOmDZEpuzSUcisYt/j9Lo1ySD5VTnmIhlNm2H+LxTjdl+IjLC5cZSHoJq
W/+6tzVi+Na5Bh/iC/u1FrTkPZBeINp6bTLmzbf7pkrXXYOKziou2GhgR75Psv2i2IE75mTbft1r
OG0h9nFaS1tM9JfuyyQu+yEwCdOnqbB0WbOJrNrRRCZDY+lmoTSG+iItkrFf19IFaI93szX6zzP9
UShpJwMp/41S367jJHI/WsUrO3hZmu33nSRQ1sIRtYIIjuq0xjWWL9WPKdrtHoEaJ+fSXK8IsuTJ
rmfpv8bfP9kwUx+TzZiPXuihfq9uaW0Ufw47pTn/snaCUg1hPsbLhfkOVAnNs2Vjc8hrzYZgfxd/
KfOtWewTKg1CXfAJfyQ/YaQ10M0/Wi1LBFP+Kz6U0bOoutsxo8xDRyLYEDcqF/806lEctUIgAMzJ
1vzpm/YbEUfxg9PquNyuBMnYnEqUpBWrEceYNwWUWexLaZgDDBnE9gHxkCZe9luH9Xp06d/D+dIx
WYAXJ8v95AMqwMWioCw7cpU3KoAV2PsexwelIk4oyhmjRhZjpnSll31C/FsTGQKLxWmfsk8j5iC5
HqW3+LhIZW1uyZx/XcGQSB4WbgxJW1qPqeoJ8mZjSMXiwXHkHATf/EiCqDZqP1CvYLf2Bi+Axx8H
jt5vRTlLPnVOawKfzToLtJe8oqzedxIhh9HCgd0Q1nMCuN93QEKfiT1N8UCF+mcLlxbZFKkp+yBO
sr5YUA9gk3y3BN9kQcsc0Zn8ZWg1Qrv4YktMjkTAumlwc92Yvb8iqHM4eg9eyQbryHxd9o7gmrPh
/rqBnRWIhXBoz0EmccQZj7UqqDJS5T3/fzF2pAfbSzzxygWXD6PSSyQnuGBFwPTtIpUgjK82LGMz
d4Ud8UW8tUwbeWJ/Ub/U5OFOE1MjDqEyuD0/TEYIs+zhWXLFCjugTDlFbsrRNDNz03fU7O/YFbt7
N2VBjg0BgL3m+BQ6+UN/Iq0bqaHlmaJkO82vaIDR1fhd1FDSyoizcOgSLyIx9YishPO5KgJj6KlF
QEGrHj59bmomqLoYJ4JAEC61RapDOx6c6xbRmA+lSzLiGRegLFpz4s5VfjAeE4eFrf3WwVx1NkhF
KfMo3nufU7N1nZ+FXAfRR5kIXLOmYxA6M+IRG5IlsR1y6SXZxiuohHVPjWsU5HER4gskEhEXVW+P
p4f+4jhtTTVrBXN97oaEuvDflGJEcxFl2ztrX+2iJVsbcpORrXSSMBuLPDEL7FGOjGshk6BoOFky
2elr/8tBf9N8vlFBWBvq7lVOEAUuHqwYi5YiJUJYYg2utFzlmK76sd9ovuLHgU5pfA07thuf+9qK
f5iZQ5fnUXvMW/X6XXtNTZ1Qf01jpLUjIBgIlhXfRZJ2ad9kVidPmIgnd8fZX3RqM/QX5iM63u/i
ZPUAHi1FRfjnznj0a48obhxJTV0ypse1APcVGvWXrf0Iva4v0OhT98epTBisRGWLrcSAHdEXrMEY
2i1fCz7nYxfltrGNWFPoGRSgaDa4XRjCSRe4a3IY5sQCpQZoJq1liGBUSuU1GSB8dITTVZaOo2dQ
tMFcoRnxFfwoDMNiYIjvgf0e6OKmNV245HaX729K3sR/Nq/yssuFODzjM7EmrC+MMXwCfy5cWFFJ
aqoVYcT4nzWEpvVGBkb3V9qfGjGCDbO0/rNLkQ0WolUuhdmH8oziRMMuIiNmMgmI0umnLA1Eo6NX
0vJ6GkfZDO3BmBTvNPod6fuZEvY9wODWXnxJENqbDWTY6iRtByl6uu3s9pkT04GqaVsrLYHuVxyd
qJZ/em3GcRQwd3GELhuH539Ivb0YIXpBN7AsfPOwIu7psGb1V873oPgMcVqB4lf1SfCO9ePoIW8Q
vO+kBsWeMhvvh89QUWz5vU32sUxHKRPW68UgBuCcErT/ws3iPZffNtcTDDnw4nmYV1TqnNKg4Ovk
jpvRKJNcvCXhVecg/i0e5lpmRQogKM3SdZ+Syy36PEo/2wuqRWPgtxJfsXJ7bCHQHq+mgGr+ooXH
59rakcip9H7rV8Wc1S5fFBYlNxk6kYNsfh7md73gPo3uQqKeq80ZFI4tq+SVpODSVpAzxI/BPp5W
uIgKdY5N2dHTFGu0/5bFHlIRZ3DO0JasbbFLsLiFEqayUoGFqG+sf19NilK/bn1DcJnMTbOx+JS9
25m7K9iRmuKiqD5nw4jEZ67AO6YczPzmX0cZtzHhOEGBd7IZ+6twAjwTflOuXd7CXOZySJ/L6Eqp
9V4GKQLJyN3zI6FqzZPBn57lCGBXAxyoAR4hcRu3XJrsf5RPmBRDBCiYtacUm/i5rPDdOpxUBZn8
1cHjkE8whmDljgzjZBu11TtkZJIpHt+9XM73VPq3zeyDs2mF+yT6hrB6bjTT3c9OhpZmWn7x+bbC
an3E3/qsm7+anCOkQ8Z2nQccGpJzURU9R6LSsNJYLCodj7xvZtlF+MvjDV9qZV4wqhDd3x88OVkJ
vIN8d0VjN+bQnrMpDi63aTVu4AEQVumW59QdDAokBUFvIEKP/yH/vbOrlDsycqVXEvA+r78DanPt
gYlzPsxr4J8J+1jodtmz8oHHzcCeJQMtReTmCKbjVsmUYz77oeGbN/LyQLKtg8G/SpmoyEISHk9P
Y0zZfZLHuKEdTnyFzyPNy5rlRjELzCatWGqBFw/ut+GTn9kX0LS/yZQNpV4kNXgL60mXSg6Ptutv
cxHcXG28cX4HX5QdTUWQFZxnhgND/rXr1GSN1sMFtznoVxq/ynb+Nr3kAePJOAQMJ6gFwr/0oZ7U
FjW/fn7B04XinbKpZcyycHEldvcEcMngrTf4R40cRebLqZQEixskUh7LsL+YDXEHLUoIXT5X0h6g
x1UJfg3x8fq6WJG4JUGBin2BpQxsAG52FssDe0rCWRopwHY5cnlIuf7mlVRUPiGVhVIKX4Ibh1VA
vFClAg6wkKn51MkW252wkacF/PdSQnNqPSTfHbygYWBJvteuVQjFOn8GUDu6wjfTUxYWG+1OvXay
zHTurdDBflRj0q2cvEdhqyKPUt0IRKXEyPlv5lZPj+Fe4zdQ7DIJG2FDVIChFwJTWKOiQbOaPwVU
e62EdKs3BbUWzJccoYsFuyUUbudAC6M1aGb2HHi9t4tD/8W5phzLjbJZkZMNMrWUyOBC1eCPN15D
jMhpl2j83Vne3pXcOk38Xvb6zgf4LkdTgJBrx9a+YZ0te4R+DqZ4DN6YWx6Up+ytND4HCvVIrdHH
uSpCIzExKCiUML8KuWFfSfpiWFnLq9dtQvjiKbsdxD9xRL2OnAtf6cyY/qXDbh7L9x5+6dNCEAeB
6SKt19iibTJ6W80zcVOJdTfVWhFBZi0G7pInMwt0mvL1xTyHkA0kZInYvwSLKK427mqIQKBNaX4F
37cyzxK7UNEdoHLbIPxZ58RwppPngc/KUuGifEcnSYiA2AqG5Rpxq/CRLUaIS8dQOQJb9JSJkd/R
kOsIknNDKQqkqDYFd95D6PfIbJp32/lWx5TDrkmdpDHhz+D2ni7ZkQRvQDwEOq4wZJOLkhii3ToF
dvKqTCUXSqaW0+NH0O2mlcofP90pSV0oMjRuf3e2a0hWhmewMBQ4AZVLYv2p5up8nmrPVch05hbl
hvROQ50PVqD4bn2hyp72AKJVwWYxM+oC71K8/XxaHzB/Iz+pv5jNV5VpQcciFzzK3MBGtXs7ldst
tvQi0LT2dDr7L/QCPwaUGI/w0i3YyoX/+e483/x9jyyddUHlG7Gu6SiEfIFe9fp9quemkmFQp6sh
8FI+kyCW6qq+kPGnF5/LnXoCP3kN3WsjH0kU3bKiPbWfkN46Tg/iR9i4d0FpqMN0pv5xuB1VRfcd
bcd8Ge09+Xk6p/RyP0wKcuvJn5WGks3+0gwSrBc4Z9g6kn8+JaWy3PkNWgvRwLzXvL9G/cRe9cbD
F5cnzCvKBjJkUi09IwtQqbAKLRrwfbvBNzzYQAAL5tUDLh0ruu6gnxvTRv2ocRAKim11OGAhxPiv
mNDn5lt4Hf8Zq5RJnyvFAdOahoFZwGd8F5JiSubfF9mVVaYa+6cB/xVCRHJg8c9XIveTEaY95KaX
Q368j5eTkcA/CZBLw2jRxo+htbLfQAw1URkrOSuZZGSZQQZA/Yl5lbt2sJh0iGv/ACDeXuW7CPQx
X7vJkHeabVwo40+1BAeem0xXP7BZGhVRChy6s2sHM5AIydEFwe7Cj3gJODGqKK9L9ldoZD7cWCo7
eFA7u5hya6EWJ77TPHw/yBb8mOxP/laBmxMTbxNXkGCD/LmDqfsUw4PFMvoQxVtt7DwSsJ7OWzmR
oTGWHDhUF7JFJiMCg7Y3R+F6e5eT69AFzrQRnc+94xm8hjWbqUXTUcF//X3PUVjzeF//41FjeOXR
zHywg6lAHGd5TI1iU6u/J/a+lVmHmysvoI9muyOTOEdMUEk32Gvym9Kb47nHkv3udW4ZkUt7oVCI
L7OaktX56xpqyark86971/sVu4zx0w5et7+nQXyJg9PcNofnAMZxSLQuyBHwG8BtVk7osQDeE7h7
bR9CSna5ZMzgjmhDTxAmbFawxt5S+UOHz+VOvq6XbI4fap+0ScVEOH70hbJWVo7c2rxkIcFTM/9i
AOTAkTkRLF5tG2WrFan0mFRafog/tBDMe0/wxgb1ZA6pEoEC32pN6G/D68Ay/ek7mv6TRepS+E8f
GlfE/4vmjgjnnB2283+kdTC1lTtcmvlxRUmTwigtQ8yIl58kgbfHoFD6MVBMI31sH3S96h83n/aB
xzZDfP38CEoo6CzBRbef4oediHJrfUR6Lg78HtpU9q3z/psq18PZEiQ2kH5l617YKl9IKgjEUK0L
jCpmpBA4GmBgC8oy+LqpUBgztnl9/vhi7XVOtBHrdmupO0JJsAa14m2otY5qAncLsiDUVm1mz3tY
/78Rs7LiOMSUpFz/Hx1cI4ssEMNXvzvikpAjn9L9Zm5ccB/f37n2psoT+eZ2kTYvGm5K5eY9WnI8
zExMGKD2TdTkUig7IXpFjF1xx9isK07DtNGBltZT4VPmTxQ+x2MWq7pbyClcpgGKzeOKgA4G6Vra
LmPEjaaRIkA79n8ivwtBfq/ZzbEzTF+TmdXie7vf8SyDLtIi4UcK1JDNbGq4Wg9Xuff47deV7djp
die46rhq/eJ41/mcfCYZWNKFBxlDDt3UUWJBFsiZE8h3UCztCDj+QBj+2gx1ILC2734FjPHrlsgs
H/xVibNJSSCY6VhYGuIEChASkGaE6Lin/Xb7eS7H+sl1uf7iVgfiFN+qWZsAajdYr9BbLDGBDyTY
scDUejT2LUIT5nld2DLsrDef8UsCH/ZXtlPg9cJ7KLKXw1OV5arkzerTqBnTl+SYufSp/+exQBsJ
0jG2GB1Q5QEQA9lDo6R/rdBqHotgBZbPVGb2oEMjznUIwq/mEGuRWJU1ytS5TZZfAkBied2M9vbc
5SQtb8JulC6q6janWtZJ+VIuWmL6HP0asvDv6I8Hgs33+oejz9VY4Ixa+PaxBcVxIkT7Pzerw5bN
CpGW/LfhblxltgT4OU7EM7IVy6Ks9NejfBCoPEMb8GewXuNgWN1LBV9nqP1qzW4e6Mut/uKlykcP
jm2agDAElaP0Ka5IQ5Qbq7f5vasXxRU4XBTh7Idj0eQZgmU8Ou9isDtq9Xj41I8BDARvRH2jjbrD
pLbAeA3790hJAaYMwuRNs+f2s8NAVRvcDbYSJZTMmU68bCXw+2UOPypDgLt8KryJ82y/Pz/z9rQg
0zMWiQTYnuWPfd52CaI0pyYh9B0i9IIG/bX/fg8+Fyctw19k8i/i+VAZyty68Wz9yB9hAk2mfg9v
9VWSBBBgrEVXz4RT+z0fbl7AVhKGfvMeuP7Z28chmouVqCYknyWUo46rELmH/2+OLXKQxYMp1oP4
0WJqr6fSRdQPVaSMnOj+8wEBaLpjEzfiEus/pnoOyOnpLzzdL2Oxlm/2xyZeBX0h6DNgHhl0R6Ci
xchCXH4K2waSZa9Lp2ys/StFoCb8JH/dkJ2HKQt7B4ryvQnhdoM/3IQUyuJ1ojUaTMo6+PsLaSRE
DmBiWGiDah48e37YQoMxTH02Mdr/5Mhwqarbp0D9MJxSc80gxQ0VhS3eU9NYuPvkVY1iLZA1EUc8
0+w1oMcGx1t2lw2TIteR3+0Mvy0MMc3/eoFqSBL8rQ7J+/XA4KXsLMdH3aajTJswW7DHKddnwXua
sjsqdd0BRZkAle1qeNB3b2VZvlWTBXe2I4mi9q96NDpaSMvjG6X8u31YX0pqs7y636X5/0GDKjY5
L/KMFver/1E+b0uopcsYbTrWQumO05PcePNXnc9IO/gPjpt/RL1jsPThLw/Uemvo8xDb+P9HBHwP
pcWvaGdypMyXF8oIbO7cYBSx0qIY4NWdaTAF4fFrhhcio1dxyhlR1McUHABOmE6rMwBhrxgYigN8
DtxgP81Pi+VFcwmUXclSfxhc4cxlrEuR/3AFCzMSVLgRPdMzcUH/L8r49GeMwJSv85WL6H5S6cmF
UbMmlksLsUbHloO8ei3SFy+DTIZrccYjrD1XEvbnP0PyaQqW4id10gMJ7PDTtfqeLUMBTcf57b8+
cfQFQvaIdVf3L1bG89rRyffFmX11hOcMnTj0HzeP6drzpvNUyeM6b7BKzOqvhofHSef68bH9nTN1
xtZ/I3HQGFiLfgOjDJgBSPB/C7PtB+/mnoOPh87Wp0s9r/WR+PaLNCVBIb6CsfEOSZP0fps/Jrle
1ELK/0DMQPkMJmtE2b9BBwGH3BlcL+O+zHGI0Lhzoa1mykrh0Ofm+PPzNbK+0PXsW4Anp3NM+zyF
v7+rbbC2HHZrl+6PTa91rWDTYbSLp6ys9qn/fmer0rY/kOxRW6fkKGmuHqYTEHsZaUUEC7L7dzez
S/ONZzBzcgH5XxagxdQGPLDaKbIrzsGstydr+vFWlOu9KVDxl3D2Fe1uakecJFRqCKnSx+DOHAkE
SdTscIfYVn+m5peXMyjwZ5hzIP20zLbJui7aHx1mIEbpyB5Kdtoif8csOjoOG3exKEyLaTctvCjP
p7v3lf5RrXkqS1sDDZpASogCKVPCiEHJ0Iprpr8fu2vXRpe+bUszo6M9NJzgV93uMf8kDz3gIhlO
za0ucCVdZWSQyncD7eiNuO4n0z8LXApTENjehVsYbR6HS0z+G4QC3dwR+cp/lfugSxNeZ2CqlMni
3BAfZFzaFi3qnL/twSuFTc1jUiXDnk0H1spcXZulJVZ8rPct6LKqhAFFZ1pxu+wFP5oxrQIdZVgL
aI2pPUDlqi7nekwxmdAQVM3gD/D8ab6gb+yDtWGdSgNXDGIB/EVSnBHNea4ECc8SAkpbQy94gSV6
AAlIeYKNsWjathDgptxvtwEeUIU4lx/FNrj6XR2a6HXapO/OP322giZchFZo2QvKG2gtrw6zUWMq
l3sTdPTY5C1OnnttEySuhCm7GICmxQhh30IBA1JQ4ChMHF4ZWbfjelGDq08n0fMZWUvQ3oQs+Ihk
HlnLXIcbjh8bs0hVflELehQj3bjsI/igE0xY4/+t48OKXtLnFxml7gENvJCur8cCjk3qB0D/iZ/0
JPdCKgmtP/WGe3SfS1pDkr2pmhdDAQDpNogze7EORsOG6dJ/9VbIShS+YBWzYWVOvIVanGlJsmry
iXnTl9HRPLncVhhxXQyQQmve+gF1cCFWtLCr1p2Kn0JXS1PWt8niI/MMfkzQCifc0b1jlAvSX5kv
wBITTRK/oCZo56NS+sEOFkuhf8/W7ZT2o4LHxztYBonifjzkzRC1YQarhmvw5Bh46e4CHWzxapz+
tcysqwphwXN/Se1db/N5CAtH0ad+wrLBIysvwU+RgoPc0G57TuOpmZokCedeCCLKS2osjNR12Jur
0FTPSxrjF5eGCa3EbJLFvjVPfjWzbWMUig6anKAc20kXMEz9sdtiGJlCwsrimmlLYdHBD1uAtyE0
Dg3mOVsCmTHRuu4ooylu6EK5c2q+UctuSx6QBbHkP3g3yb2Ke8+EjxAOJ08GBOZPzeCX4AfHCJ2K
6gQXBvjJwWKVnJJ0+ieRjp7fOMBkBRDZGPGt317NJkhT3jbjwB1NbVpxN2UPmKxVHbVG7whwArLz
SwVY4FrvW8ZdAC9zKuQG/hpdhSSUUGsE3Y1ooy0Bmq2DlAocaqzKnWTNSdUIhNTubFTpvCL14xi/
ZAjikmJwPvnsJeT9kF3wI9oBcUZnDaxjndmu1YuIx9P5UtKVnxc1f0eUA/ksPOxYy98BXdMxSAdR
mk4B3FtlPO6qbmhUt9h2b5d6QUhF0uFOe9UGIRaxLbnrBzzqifWWSYpMvpqCCXlEwgLDkN5UywaY
op8R6YWUl/39Cf8ewU5aRNd5WkswjYsnWWqaF/LRPX2xTLjipB/jqXvEzSWryXDPwslSfdPTerqk
xdsSTQnkS1Hpu1j9STRk5nGcd93vEiTHmbPKVPum0fFd2j/Ihv4AEb9mtByfllljEg6/4O5AqPNJ
0pbk9l5QA7Wge67UhWWf5H1YUv0PuCjmxa4ubvUvSi38e/VE7FwgXmFzKgEMQzZtaZewrgIP6p1W
+ys9AlaRPyzHfPqkaDwdzbyud0XC8lf6KJvQH5wWyhDN0MgScytglUKG0/u2Vyw12UmCFoQvtB7/
fGoBcR5agaD2z6cNLSWX6hzkdbAtjlxpPiGjrZ6oeITU8LqP/Bewj5NDlK/1cyDNTtEX4GMO4K4f
XTOIwaZisz0l077bPFwar9yXYj7BakUolcF86hwviLADYjgTobIkCBAHBH5yDECEqM6nXOJ4YFdr
XgDTBUiwlsvNB+xMm9Ig9tZOHPL/t34HeTP6VegUyO4K06OcOTrr1TMVOu0jFbey5QK8jAFjcXd/
5v6TgiS7tzCmU5LbXxqrszr4cDZxiRlycjlkJbHzmkXA/mMSvQiiXWjiYWho6D7RHpxXbq0k9kGK
xCsHYP0Da6M+++o4xF3u2h90MS80VHFzpvZaJUTpyCj4pIzybH9sbbWsXvk5LtWUh4MteJ9nLFZC
f77jzUEyGgYVfT5H27yzm37LKYucjKEyOHhDa4uYuPFFR+k1M5K9W2F0pD6fSejYP36qgFka0q1i
thBVHkkDSPp7HW04lIlL6ZUuzxGD/OoxxfOAPG9//6vfXgQwgYzkHpSrWFlRxvF4YMN52CxSol9w
UBCduEC0LAsMZau2VDIK7krPJPn6ODHIN2wGIajXSGqC6DASwnTWa1sXlx8nhYFm+vGM+poz4bJH
YQnHfpMbr9TPQCItQTQTmjh5ccr9zoAKlh8Z8jWFJhsw7aUghla/7zWxgIHnow0tS1cINkCWDhjY
EixsTtcVOVWQmrrLkLh7G/Ge423pkoCzPbX4Ebj7wjbfjy43ROwkS17e5qUJTWWUhCMxImMH6SXd
fxjYvi/OJZI65JKvohzwantLK6xdM4SIMcyZoOmeUn0UHJ6eyHibOw4warBacYn/7Gh40JD5DiYx
Z/ZSCIAnSiLaNTp0+eywA7F8klkfxMQ1CBtdQWeKR7bqz+u7PmijaZWBNbFcCCyRrV43rMkZnIUQ
ucg1cqU/tkP+vrh+VaNCrWSYkzWLLYQIYwYenJjwNN7vif8GIrr9pjx+OLbamIph3yXSEiq/lZox
1UxKsZarBb1NBT/z9g1UyafHddtspQcWfbK2cZP3vf++2DagVSxF6Bx7MPntjMmFJMrL9sT/gc50
qSEqtl7h1mIC6feb6IwUa0pBtSDIbUZriHsTQZfGYuGgeuPlI1R8EqmGvtIodSyS0PfnT3xMOvcf
G5fEwmlLzg9++7dGMDrzw7BEazgXKPdUgzizCx/DozIRS4V898VJiM9dD/Di7HTmGbxTgW4OEAo6
I569v5+yggVVp9S6bUM8e9fcSJchojsbP43aPYXJELRUvmml0oUmuaFS+HYCqNPIp6ur+ICEu1+p
c0fyA1ouJWvFSfkMfAb1BcX4wL4U79tc32kub2mFkxxsdGHasVGep6SAS7dVsMG3vm/hZZ22dIo1
COOOWQ71hrwVEmgXabsqLo4jT8yVsyuwJj3itXTzrVHaBGVg+hw3Tcdj4mU2olAB8DUC5M8Ndai4
k1LUsKe0gUQ5mB9Wi7QaO3AmdrsTQygPZb8X0c8n4wIkPTQFQ5eq+wT6HBHb9z4MFLe8Oy3dpwy4
Q0nOMuDOSRh0azKlV2fwKmMPw3snbh5FxVGqxG17chyoM3Md4A2+zKdxbvgfwaYpsEccxEN/xw9W
u0jPS+lqZMcNIDRjbp8BNof14x+H01Q+njx+olUIgzCyBZeBGSsjHvzd2RiQfdeVno3vpSAo+puN
Aw0MUhXUWbNWrGtT1mEwILuBpUJ+GdVYjXxVpIoed3ZPMYW/UHFJ09LcfHImqOSjXMT5qrj8W/OS
a5/D8wxfPWwyUtqB9YqtTamK+M2eQ1NazPs8wnw01C7RMEBn8iHsfyENj9d09AURnsm50+umOoIK
ukHNAYKpvKiyExovxBDoi4u6WphAIR5z/SHZsjCTCIgiuN6DYqc77O7ZNrsPOqBT1eJym+0zVugT
y3wiUNvZq3HURKjRwfOIDEgmdswBZGUkT4r7CQh/iNOO5hqKzy6DdcFiFtpEKqdlk1W30SMn4xXL
qb1PHKsa/V74fGf9cv8EYmoYXABut+P9Os47jC8iKKd0jeoQg4ovSn3moEbRt2jxZtlwr+2BhAFw
LudaR3alfgmI6aNxgCaqIMxnrnm7uPpQGk7Ebr2sDAkosSVvJ5+a68kDwbjVqWK7FC75lqP7HcS2
V1FTUqFWuryXDU3tsG3gU7jc63TNbaSPF7q/4lNDDbHNwEf2LgMwZI8PT8uFt8xLvmddytl4EiZq
d2hLcqIrd8kro+29W2XgJGZ8DMYJIPFfqA+BIqV2oAJEevQieuZ8petEimi9eTm78UBAO2dlAgxa
MOWTO45cicb+ydMPlujkLUiIBLuBg57aQDpaGGEFTZ2pFKeu+oKUQClDH3POdIv/iInPytvGBgh5
tdimxQXM7EI30ibS+TF37S76coPY2KsyJEt+jl4gExER2WbjXSUcnopytZl1UZ6isCbLOVMrCacl
Oz5sc5FJtZwPQ5O0A8ssu0Z/LoJKI1FJoBSZpclMSqyt43w89sViF0v12+yqsf5xWSKAOUzgNTpI
gj2GqyQEeBumz96tckw/s4ajWES22aRx/lolVzNW5oXO1mAXL6qjBKnfVLk/tm6K0skCNakhVKMe
K1kaZSYngNeMEieZa6FSgvCsbP4vcTyy4jW8M+VL5pgK/Xq/lJb8+XxePmnQZAsUuA9uioYfzOaa
lMpBmdYRKNk6QdVqjF5BO8+rD0mN6Hxe+nitxsrG4NQljjpSskBdbzlwkx7ABCjGb6A/2ld2Hu5R
wFd+dA1oY0d/KWUjwSFaQJ7YWOP7kbJ9V9JXDTmIwhtyfCut0vupmnOlMss6Qt1J3a7amKx2XCZE
JtZd43v0f2aEKqWt8PvQeHttLcYfhJrf3RF8uH4HR0WBMLsogAmsjnoDqB56ATn2HtaZhWDsuw1K
+4Ov62MOwrYsGyy+3ukvFVUJ0TzluZvj4GI7gyTDYMEjqwHsPYbsLi69giRxQDoTJHI3aw6Se3U5
zzd9DVNpoWS0KUmPe6cc6tQTUa8Wl9ins0ZmDIex/XMlolXpxnpG1UCAiPmd2l2LQDJyICkUv0cH
OwHq3PnkIdub8ssPD/coIQMtx0f99b95w9VbSFg72GPJiQV5p/Q+Ma6y2rd7RWiy7j4ZTGIlpyKE
eV9PhV0cPi9O9Q8tgw7WNAiFjHD2kl1vjS2wHi0AIA2cltAnURbu4u7s99HvZ+zIQYANg/b8ahPl
3faRUp07tBXnjYppYcTccVahNqEKhGwi4LpYBoEmcq87XsPwzYDSOE84aL7Zmbm2sYYR0fIr27Hx
6aWXgTvfcUwvozeqbn5SEcYgPr6NAZABISF3MIpOGd2wlMZT5eINfvGUT8Aw/4vAi1i7saPkPl9Y
HhWZHKzB6DT9Izw1kWF6wP1fn0CRBrez8EVD57aYz3GY4uwXtidi+6yh3zFOdyhZx3CDP25edMuo
rvZ+Cxh18PjHkmJvULqkn1VDo30Iz5BaLNQgqwRKx0dQ/fSkKwwcHzD7+ErVOSnWflIXDH75OzIZ
xnzJXveTtA3WHgDzfsEkh0AJ0On9Z39RQiflkVRGClxT1kLB7Q/xcxIwshuCA+jKbViv6vpRWGZc
2Fd2v64BHiHv5foLhVdsUxmp8rVMXXJ3C0HZ1Yj/E7v1YrpJxQDd80oFNHFepju2+YMLGAf8jAIo
1CYnU/Uv9e6bhdpwB/mbtYs5eXwGPdQX90SKk5n2nDwLG3Qyy/e49TAaOrqL34WFKSsF+JHxi56r
aAzJScy1CUhXag1Ze74BzQjuHN3dApb/LHTxOQvBArkipl01/Q7aWg/e9014zAJw5ODohrD5kYzl
1K2gNLlaF9QWf2rFOGjHWUUK1NQyr5l/Hm4MjOW0ToWFkZtRtb/3i+lrTMocwRogqPpguPN1XQ/W
mlB0qXDNQ6ssgRcAuiBU+PJY+UFI2s7Kq5PuyVp12eOltWqMipKdjvFldgg95cKAfKkRO+RGgK/I
njaPLUikb13WINmOggSfqntzTFIEjxyx4IyDWyQXOlckER+lnUlAXx1JW2MB8EzZIkCohxu7sCzi
NPG+lM2Xh+QiExzi5pP7hLSGaecRJaPa4dPW4qoxHeLEk2M5mA4zwbLzZhvxlmtU6Nsref9jrKgo
Jr5FeJKgo4BtE/ftDZlaif02dfgzPoqxHT0Ov+Y+VQRUUlrex/QdS5GpbA/WtbdhpHPzPtuF1uP2
NI1YHa02EPPFxbIlcFOVur2386iJplT3D1v0zwP6SEE4zPcV+WNRv48BYxuCIrMF+Tr2C8zygtFp
SzpX9nwsJUUyNroGuj+ghOymgyr1RvGVbQS7JFxvSUipjxi/FEpnAGAwsLd620ZcLMmH5siY6iYb
hLC9V3IE3uQ4JPpWNzL9eRjfJscr9dXF9mWHvuch1ajCMVXKB7vhPsXd/+aUbG186QfNTZpXBjOb
1zujxYz/vu4ck4JcBOnjD2K9UWQmBX9+mTSmlt39zYKUB2m6qOXL0eSa3KuHGqXWcUR3I+Glwoe1
YM/8g+leMn2PVrakf6DcFXMu/lrRpthdhozDQ+uou9dFe0hmjYwrZ2zXHxMal85hBwGDxkST+d9I
RGn+RL3pf/cmBEMu+byR555GngeGi0c88OLYv3a9l0h9/UppTH9raz3hn6jjEfDASZlyZ+gBGQd0
DqJ2FaKWL25ejBDBEh78/uCr0eB2vmSBtjCOnEBlBtBYTsBPuphrYymnwDuUoQ0n0V9PYNbED3c6
tXjoRIzTAP1ajrF3sviFWsSGIpWmckt0Oft+/0JJGOtNtmioI0kUxXhWrOzEGcglCoAthqgMUxNg
G5NA7ntK0pfubDGLWaKHuvnX4JMs8rqDbMMrOzdSl3DCnr5KJscLM5oyzkKf2Dwxw4sxtgrz1P10
o1d5m1nkbEhiHedeA4JyeDX8YnW6yQ8tlRuRF4hlGlXk7ixClWifgGxRqmxr5bc2Juuu44U0noJ8
lenmimNYQt5u/4WSiQS89w9NS6ziNgSWB+0Y8hMpWUOsypDvNbt4K/wtnktNoU83DFVQxz+TSlMS
iys8oqhEex03fJrM5IUooUhkOyp1h12dFQxFAZ7VvmfbBxq8DiHkAo25xYIIvwq2m0xF8ak4odj4
pDF4MGVqw3qRxdscsZxmus6XHcUbrrhwV4AHzdzPvZEnROrKB+SAbI+2gBbNJuSLKGT9wsxeytmH
isv8BA2B/c/dsj/Y2iMXPF9+9wjQkj6cygooTTj1ecK+OHHVoGRDku1fRauLhQ/5BtxxDT8jkGyz
CQ6kin3rIHxU69mLYGtZepvSrBeXFfcalX2Oam9bhC63GQBOYqsPdxWZn9g76d/c8yXIyzQG0kaO
3SU1JsL3705wlBglgkHeKy+QkjqAVoVr5jN38S6KEX96Tcl6MSuxUzpn9T1mzmltGGjaWIa9fSWl
s0srBou2HvgfUuWBbSBfy3ivoIu0uPLCwm5xYe8stKcVIM30WxO2R0krtJNmK/+35PpsP6fYYy/2
PVXHDfV3wnyJpnpUrEazX4ZEHCnaWQIqaDv6kwGEimn59KexItv5wtbSsyg1oS4bDnIBtBm8zWxS
6zEknQeVuGbr4neJUh1KIZzbS7TgY/hb7fK5gBBl5idtZ3gYX6Dw3jlk7fH0RE4T3OtcFNqhg6m+
fPedEwmmLdm0704nR60mmAWXNpL5S2m/jeBjIcFPQ0PVR0aIPBdJ21LACqEzM0GNFkd6CLzLNmQj
tk3Qxe1ifWzHJK9Z6DnQy7klxSrSGu2A6urMh9+bwWQpvdEsxxTF2p3JAwcPotd2VIl9f/5Wwobg
E9eKoHFNb0EJ98scrIV9qz8etFWf6BCsjehfu7aum9tljWEYKrp7ec/ticPNKk7y4rhj6MrC7tpp
w9UsCaaKpNzZ7dmCaWl0qb0lSKsbbxtshIpWv3ndt2Lc8/8BUC3ppTwBVuWrau+4HYVbUM0t0K34
okaJxbByQZAUpsQSkV7ysmHbAwAykQrq73YYZhBr+gVI6rSVpJrGJHqLLXMOhQGHnD3qOHjTTlEk
rQzM17rADyV7wuMy+IPJanhs1blNpkdtXTD20gfsY/sSO8JAXmJMK+httsZCNFxfwOCTDDG0Jgyd
7BAi3FMaUfmLVgOWPJk/XmCUnkOBNQ2mG91l6YsNhtTtVCGnTEhxbgNaQvOsgqayJqChdZU9s5Dg
Y3DvZt/MShMepM6gxBcaXkCsWY5H4tnmk+rIPRVaZNi0Qvputr1dqCC4DQ+XWWgIIEuxcjng2wRL
gFJ7Qz1FwdiMDmRZSL1xxSIffiUbIe9JRy/5r0GEfsdRbE3Bx0qj0LB78XpvxyBaosEDNx+Bek9N
t6u+KE65qHqJC7UcXP3dziCyFOUBJcvVYf4TJVWvHghe1D2VQeX33ZdOCuIgvpXnOu1TyC+j0eNo
D6l6Af4U2AnFZMCUXQ/1WRIQ8C9tW3tCBB4/pJABjG4bMdddAjihJkLsP0jVny/xVXiYKb7dgtBa
J0wBB5OSAJnRA5L0obqkuBxOig9CyNdPl/P8vAXba+tdyJ6m0JmqXPYRvQRcJ+tBU6J972EcfvMB
adJvxSeTMLrJe4tVSv94YJTVnrcOpnteiLq4rgyqBCc3UkbTOx8FR8zq/rE8gUg+ESYngZy8A0ar
38OSu3Zo0wg4dcu1KKEr7DY+FJ+zAjXDvRS88GWHTV8CY8Srfn/m9hIB2oW0NUz1G5dAdZSqPgGK
bRgwUBfundMzMt1Fkrw1Wbr2X8wjy+SG+xZh0Y+W/EE19uiMtcfvpilMoDrRH1ZcCer70Fn7urnd
/eIRxKZabZiI92ThuX+hGHOXsQ3MEhyHGzsc7XQ1fLhplFcFxSMu4JfsUxAsPQgXKhbygQPaX+bH
ktC5kAvbCApTo4MR05LqfMihW+hN1qDAT9Gis+LtLU0+BMLxGsXsqvvoxs/OcRKWfD4ouRbWzwKI
QG+sGV8Kch3f7bhHI9Uz5P/VxnDeahVVJROdT2gKpWICVDB4QAVsnPw4dWfk0VB0UcA4qpbHeR6e
ql99v4Nhcisgse+3QDBMLyxuvL2Jh9ggdI4CmlmtNXLm7gzwVQTNBuHTiYhxA/8atw4rl6hw/p6z
Wd3hUVo0xTekpCMgJba+ge/OGTvcb1JOC/SYfP3pXmv8YmEwLtOzjxYyeEjwgjBl+EG5caubMk5+
7rxfb6sI7amIN8V3af+2UA9thdXTCNj8U6K08w8HuOFHcAhXd58sum7jrLRYj68Zw69h1Ooqu+5B
wKU61kCidpf84HzAktCNxGWg6Sl3Mzchlpza+l7JYHF3wW4JK+NyKRaONyVBQU9cmljJKMwe7Xwi
X+ErNoH8cPk40OAdA911h8SkV+L1rYnd5cj9bU8wlboi/p8O7R1DLQ2SZK1WKf9RhnSu85jraxow
RcIt+T3NOtMpdVHUnX4MSzMLpo6Vzwg5puDq68SZlyXdih8wzGDseDDL5QiFf+f5yb0DMD9eUYk7
uHLNMoGqbsXWlpfmVfoRsom7ZCaCQLLhHYxdgXbA3uEintz5puxZoETYxQYWTZh6y8k6cN3yQLlD
AZb4QLVmZpios23IlCYzSCbF0VTK32Xh3/1Mq6lT9SGMyvYSeV/M+OsqSwFx5WggShIvvQIlvaRq
Ro7SN0wCSwNo/RinKMC5dY76WJmZixbQ1hOYbasqAcv2PMUIqkwS28GKXsRA7UTWj+l8rhGcVsLX
hUqteqDDBw8LnE7aUxClpG211gnZ5cR75A3vCBfNgNRulJhf5NvhKW2IGk7Crr6v6vepwt2713TL
tNgySmhTMbZxEsKKzagYCCUtwa0MAicmgg0bPmIZEVCQ2Pop+G2Q2AtSEbjc4z7XhPvj/lpojhoc
jaLwfyAdNM0f8fuzeIru7J7USGSRCyYV8OgK6WJmHVGOvq1MKfwpfMhJqCVxuAXyI96zXHI0XHdD
FV7+B07T8D0oZHyLeSva1d+vir2/edp3pTNMe/ZF7iLQTbHOoru5avZjyULxL0nBBvK//G5lNN0J
zlPod1t2+uaPryVLj+H31Di1Qe9W687tMPbq178g8RGBPIj0GqOJh8BHLoc3QRlAgS5mkMWbq5eZ
Ad/8ika7/NM2BKXnq55xubd1OpCbMZX8cvzS6odxMod+kY4nmDU4M+heqiaQ7hbfneS7j268hzdw
n5xPYERE/+OJ8iTKvR7v2izHnIPuLcfrHWweuwzd04jFJL5WJ7pJubV7kHfOPzfsQeRSTVi7n4Os
Tw0TfUSClNZzF2C3hdR2oDdOA2sqWLst66YWIekiCt5uJo/DS/ggno5izuKOWa1zVvKq3eMm0Rdg
c6ADn7O1BIoMiEhkFK+sQR74tk1yEb+i023/mi76viRhiPSfZYxO76xu36ldtrwrjQvZapERpskl
60aIyMDURelIe4INEV8xjph/jZqvLpDoD4NfnvY7obhKE6bSO5HvULodZGganFR9BLIAfsl2cegF
54EdBG5mUQwz7XjHO9OQtUtpptLXh6WxdtNN0kE2vPC48wmcnCxAQs2wmLO0EKBW9tmNu5N3Uxvn
Zn6kYYOSbR2Yt7mYfsoLE3dt4lRgPKfYHF7EO9RTkR3pgF31TdYLJXWLIKSYJCH0V/UHgYWWL3RC
FOTnwOs5/K5xoCCPceOzomFePrUXDs+lx7T0OjqaDg9zHmcUS2l+0mc7U7swpwn4/V5soz6sIW9k
k+r+qumiPkMo0fJ4n3aIkY1MMU+GdLltmkIE5glwPBokw1BgOwfh69UU/iZ8JR20Xeke9JqioDeW
8WagvdEu6N3E/MoJ/mPdXT45Va4Q8X36VdRpDRP29BPdpTsLYNhnSHsB8fUcW4OnUuOCJsvjEHqg
Ji63+1+b7HfxXGeKKz8FyAQqzhW59y9rzRaU1AhyYQfeI/f4Kq0GUEEr7OpPUn1oS1hFK0+/tmbM
9AHElQXWSe5quN7mKdRJK4/BnnOlSA4HfV1UMLkWlgrVV+yIEailpVvuHU965/WkSLMUfoPzZdDu
NPoqib5nguDiqPJTw+DeRe7eEAp4qlfSNjwZ/2ObujuuV3vJEoo7G/fht9MkUk7VVDnNJ0Hg2XYL
PrTHmC5oETmHzjLMWIU+5d+QsOdEbtNFlSCn62Gl2iwFLBzJmfsoqJxPiDlQO7Eql+tDn8+TM9zL
rX4++wpob3joI7c6h25t6yW72dRMp8Gj9GUpY4/IjdqxG4nJTMMspDHJYvWNDgopgZrfayu/DBSg
QY4dyw6XqNkTcCUxXygPJXcEtYSbgzcmKutlzM0FO+JI0z6eJmKpHHc12rMiDUrPDO62AwJLkVMD
v4O8HJmLcZqSx30soHvhQHOXrOkn/fXQMWDh+W07VTuI9OCgaWmph9X/IQlYjpPFRHiAbk7x/GJ7
wc7fHtrRIxakdmJhso446XSJAQVfaGe2K8oGdeShDYjmONnS1wGXfnRdQIKpuzZA9kRGimWN4MSH
zqByXFPDGMNf2S88TKIRS9YgntQgQwRLtI5KMR3/PAIhzXRK2y2zQGyHl87XbH3UZaxgeZ7Kh6pc
UfWDPmr6jyhQwY1fWRKRkZCvs4G2W1lgv8aVXQRT8YTvCqJGnlNYCu0PBxjL7Z+KHzVnYJrdX34j
mAR6ROQj4ey7yZjzdzJQomA3VvUwy2CqZyBosPGWE32QhmJhppy/as7mwShJ6hUOy074tY8KtCW3
O1ndI1vbEHrHNavOkzcSzJq5BGv27eb+9TRiJetk3JX1elKgoliftMBE6eaMm41IxvksoDBnfDtI
FbZ33LMUVFMSC3euAGOMsAxLu4mlofOHM8qJeY+JI8EszK8Zup8AFmepUXKFYdgRSuXZg12z+OwX
Ej+MYIYBF1q4UH02jkrxqRIwnhT/aJx3gz3WGSd+k0ubtS3wdQJr2fzbddJysDuWCyE3Qk5ALjMM
4UilRCDfO1/LXAiUw8fu8iqvjoomDPGZJN6LNr3rOuxoczccsM+3ZlErpZu8N4IVLE3LQj02I3+W
03oMPYcr8feWCYUtKPUHh2xzea0BBOXq/gWpuhH9R7JdnmyZOKOCOZeDSf00a2FpPkDOpu93iE6X
Fe32S5wE5URjbeVGlajhgvdZtPNuR+VdWBBPFWHOtV5BzJArajg7GY5Ljep42/W6YUPMJB9b/nnt
FNCAnpf+Dz4TGjkSMQ5xhL1Wts1VuJKdmv6i3EBVNnvLgDUD1UySXSWcUyzdjPIaLQwxZKiBOBak
d77bgwnmiJ1mqJ1T5TFB7mwRDdS3QgPc078Ji7RMhMYPF2WaD04Bs8PQpBOkjObqrz8ERAyc2a4W
Q3SiV45MQn/w6Ds/5OvQgB0S5AcMAGwAm3OcLx7sVTXCrnWGenrBQKrobBnnUuNyD9XtI0ERzSTB
bqgsKFg9tPjjmtjI/32z/ohA9iNNyezfHTvsrfFkmXBPqznm5dWj+QUSlESrF9KraX1Pmf4FFjN6
xiUMFRaZjtsMZwzFC5ta4bGTpAm+ruEjrWSuKB/4uRU4vxpXxnEPE4CWZqyAmjiStYBc8ln6Ud9z
A3eYRF1m7bBwNB7cA8WDSeiR7PAnCHxNHT8Gms/yerlxipdDaJ3cX/WJtcX4PICV02YTNrV+FTBY
1NiBg7W9s78ujJNlnoqZltVwPBGDp7lDOONkzS0SffCHHUX2Fm/dsl32r4ms+9WznbHUTZ96qLc0
0l4urhuQ/uQFhLz1aebXMp9PV556rwCy3Uqtql9UxJo9wgOBAzFS7ALC+4lwwC8M58/n+Wu5/9tz
uUve74o3bBWa60RWxZugY9dlThTbUfC888Zi1mGjsFHB6clVRklkBMpU9BhF9xn5mWpkXuUGPk+H
T74Y/seditLCcmlfCgfvJomK1Oz/Jl+rwJCWLZ8JtMPDCeZKEsIqoGy/r7Epp2kfuJS0zBMevRAQ
4iLo1JfwkKDMAfkm8ezteFeQ/SN6RIMUtGtI4SHVIb7ryIL07JuEklfDAA1eCvUjEGoqiHOnq4gS
SJcjX7SKNe+F8qcaHJRC9V1uFqmIWSlV11kQOTzwtIik0grmqscueQxD24D45cbdSH7c69eqW5Nb
3g8WeE5cvEa/Fevo7LLDyklztXfmzhLZpDpffqYmGy3GtbORpFIEUpocPUh6gHLsItYpeZ2eCjtd
H+C52stT7zxujvXj+X+B/jvQqe5lmsIZJVMtmFZPBTvtXPyBZNnZZRjvsJB7R5tyoCRrCFDPgLHu
lhYVJ+xOfWVHwY7ojetIcZIhuLvdfaP4GNuKDrpTDPg7EjwefSt0E0EUdna9ZVr9Ix2uKGhK2CLW
HvzKkpqEkKx7tANv5oxp4SnObkwkKoKCIeFFUw2kGklq6aNpFXtEZ2AjezaU3LXGEo2FiGjq2hWF
5qzm1sohPtybyZEFKH0vaUBJuP5D7njbFzZcXLbpJCN/Hu+qSOHzGWDfhKb0ZRg8ZEB9l0DlR8sa
6k8BL0Q/fK+ZsoW1bkzSzBfcO/yBJaCTC4yO1j4KXMN4Ii/8y5jeJyjj45VLaIovzK/d3Ctc/8D9
OJ2VQeiAiFvYWn5crMLGHudd3qDaxAHB+SxB7vq5yYnCc/qU/IgJCbsWIF8pn8841z4yJw6a137x
S5r/v0OUSttemGjzjqjLVEPc09+YAWpVDFGL6JBAKqswePQzmjHL1dUytsG8EDYHMZegKpKz9mzu
WWOLW4zpvMF3sSU1PYf/ZAlRgF2YHMLz2gERqwx5wqERta0ubjfNuawgMHYB4EGVTISQLk9Z0mvn
8wdyJtdvi8KWVjiG93yRHH8V2s1dPmK5pdlQd0/L/KJXH6Cp6hJFm4p9OD+C1fhJuAWZaOKKLP6D
9Uxymp2uDuURFOLDCaZ31Q9Xz3m1niOKuAElm+OEcSoq4ltwryPoepCxWYAG8evd/QwQjVPp6xSS
nvJ8MtNFVzqjjUKEUHdmsRgrUN26IOz4P6Oehr+8B1e0umxTt8V4h9I2JxDhUHl9nIntb/Nv0Yv9
5UiR3Dq0XSmKWZaYJRKVl/jiYlH6Vj9h80+tCir+3uBS/+2cxkUEpSOU7qZ3MUK9lhmL7c/wU9mH
tUEmioIK8kPgpKm5hACMihkELCo+dQzfuhlSWHVKsPRIGVVXOkE+EmLJCDWrZ4jOek1PMExXDubJ
b+qqqbtGslfrbZRVdGWuAp0KZ5YQlgUzkWIJwy7nDPuKgXO1HnX2NeKD2iW2MiUfaQHotC/Er36E
IxsO+VTVUdazkIFKNvR2+zpoIDb7f1QHh3P8k5dlo2tGSwQUeUPUODJbfe0IIiQZU4D5/uds1Nhy
kGaA03HNcYLlCF/92B9GQgMobBujI3pEzNmXXphFzirMMgnF9Im/KhHow4FTdzxERYPGhORx/1cx
8SyKOf6fN80LcV3WdF8+HgOe1xZH5VYa50javZuR7ENc0ahpOayzpU2BFFYdXdWAgAUaiRLRQymO
F8ZumIouc+FmoK1qiLqRECW2EI0e0AwiPeFuHZ/x+nXgsrCP2Aq4uNgknHcfJ0trDyPy4h7hbcFQ
WjP5EyYuIMHa6xZkswcvZAS/3C4wmx1t+kLll3aASwIwR9K9UypMYWu2GgNJDxlOBsQhec8n7lXL
KYYKF7JJJF97JMbgVL1hnf7+FDxnW5MrY2BDXGsKvkO4BXj2Dz0wM+drZM+DIf7HUQ0m+ozu1KWF
x1wnZ+s3QxET5QqC1gADpqyhUsmBxkc2ak4Q7p1JaWZQtusw7BmJ04lnsvYpbCTQ7TKGdNbirUz+
9xr9iYot9u+XDhtuzldlBTSnmH2dvy9AvZWIxWLC3WcOct5N+WAe2fxx03N1M8pe6GYfVq8GmLwv
xuE2FknpAYL34gB7/5hW6ABY0Gu1g5CINK5rI+RsCw6ribHKRuSti/nrvN08Fnay7wXRP6K7wFCr
1aJHCQfXNhZS2gtxMgwpgs7Kh5cyS/51/zrGC+W8HK6TlWpG0vD9POaZAuuDOb+HetSb/3u63Zwx
Liq1IV0/AC1u2y9biaBGoW61QEcH7WdOFps+c/f4pAuxNuRz0xV5v7HRXUABdIwAF3t7obLok4Ht
26C+20cLQTvKOOoAqU4qpG1oylxXUpYFkDiBZ0bobz77JxpPngE7k0XPRKPOnI1mfr6GeUI5ju9d
lpby/UMlYDtFkN8K3bXhWGHIjOB3M6rx9H3Wh+MesofC8Qeu6fk6cHKb2nI4Wf9hSEdkM4HpMhdf
IDkknDt89gZZF2b05NTOiNlGvz5QvbwvA7VGYFfwZkojV16NbDxkiNgXFnjTx4aq1sxhA8o+CKsa
H0d14KHRc6kje5Zt87weQP9wzYnbU+tH2fzH2YJFM/r9ekX/Vs8S6XAaceEEubl9deIKj2k6EfBd
n9A7GwzJoOt0F5Owt/LAHapSFXdQFwP0XpSebXmCPTbPQl997QblfHC0qo6G+fe2aWKkgScsUjf/
eRY/gC0bNE3DomvndqnNzJsMRtK1CgVLVYibEA6jLrfCfDMaMqn8Kyqj6yfyn0AIbV9/0hKbHbpH
Wt2z4zFwIGqBKvzX5pZpO990Xg5kFu27CfD2k+6B9tU3GOvVyCvjKXkFintcznTDRZN/5NfbV/c2
G6cWqtJKwoiUpzHeV42IMV3TlYheA3I2+24WaJ8RgpJytmEXDPLBz8UvLr18d0IXFLWQfUBCrKZ/
h8yu5N2V2qwvwPaGAYM+qxE50uAReFTJAmycoA7oNm1dMpIo8Zcv0Efx7h9pkho79BRYb+1SbY1m
wl1jlGQc+lCLCRIdj0sK7d42UM/JtZG02z28mzoPA7QjAayFQK2fWSeyKf6HNgu8rd8WPo0GpVRz
ab71uA9RJV6mZYKcXWdARc1wV3ef3dVv+tqW0ivxH7opPyeE+g5YRuGaq6owLvf4339O8TzXKShG
1eoBPSRm6fYsZhdCen514HFg1P3NqkM3Hn6vouiUnjPreVQuT5DAaaZDPtD2tVqwhV0jtwEBrOFs
quw98df8cDl5cT+oHrWfS1PYViGJJ/Fbp0NipD4HqaNARGS3NFIT6sW+Cub333XnLxhKaQtyp16E
qU0P/lNsB9x40fAu83brZcYesJMGwwCXHfx9wlXIQeZ6k8WGRiILqwUlXCmkqlQqWb5WYjEW1kWh
NmEKCeSg/MHfcDkaFqVAmUqqy50/ugARkJJla7AYcJxOdKT+7fezsuuar8PKOgHkjR1uImb0eF9J
fZlqY36DdpfCChph06Wasu/PDHDfYdDMJonS6RVbvEfMEReCA7HVciAgu0Eqb1yUpCtJ0hWyhJBG
/8k+QRd/T6LTHBM3nO9Ait5KBLoryVGnhmUN4gbheJ232WCxxnGYFoWVk+guboEcWWO/gQDvV9Ry
EPAed0AeWlhN1Uh94OR124cTk7vvU7N/3XpR9pdhP5ivfXPnPIrL1Z27vNVl6XUsiXhjzwnVmkuY
EykODnn9HTSw//7ci0bpTvERJ9DmdT7MUHuhrhWnYV+8J6wI1flJAoqUMOtnGpe4b2nLIlSLeu+K
qt2XbDjZ7YzefLJBIMc+BslNs/sfgBJqKAIvH7ZF4fe0sI0IAfdsgVmq7DwM3REs7DqK0q7azrCB
5e6L/PGn6RXk3Zo8t93zl645++cjbAj7gq49ACcQl5QyT+5IiKuhZnZJ5+gAvYeSHwc6c3SQmAXV
8Qw+wFB52WAWmvb18BtNeSdwjIfJyMKMqhRfkN/Z4Q94/K4FCbakpg4TWRs4pqxtNUMuuxrsEY2s
Z/TDbSFSR8Ryq8U13qT//OgRP1uvuDxN0DPk4SJYQELQf6GaeQJ5LoC78Q17s3xfVKbZWkDpvbmV
vcA38KhSO/zDW+5uOTbErCRTaV4D9YrCiCrg3qiCAKOXqqkD6o3yq4qH6UyaioK9OgyJGDATXmoU
VnsQglbZtOILmx/HEvBzsyNlCbaueLpqHHTc3S8xo5t1z7QnCDxfjAgqyw+mkwzM9qljZGvZS72/
+f13AiJN3dE/L4glacvDkP/vtiiTID6fO7eRzmvRGQdIWDX/U8LnEKeNaaxceIJRjqd9VC0NSFRq
gFdGyf4t478FtfnwfZkhe9Y4mER7Wv9PQgFerPTU9kBM3dH82s7cqGGMvN9W1lzxn/Vc90Dfez6o
9W6h4mNyFhLpHA6jmReSK2zGhthRSnMZ+Bete9mSffzRiJnPgvHtD2ZkIaIuxf5ZmrMytSEs18Ln
1uUpMOICC+86CDVABBgFf5GEXixpU6uM2Yb7509hQOZovncYEp22CSupX21Ygu8Qi6jQVuw2G55n
QM5qBFuHgrP4Py9tFcYQpYOQtvhG7LG+KOJdIw38COm4UJBCtnICQiulQVSyiJQWazW9RyJ0I/IB
kPUPGf/mFjuiS/pyJiMs+ZNm4amVpB8NvWtPKUdtL8su45g+H/dxlaENVLYJhl1k4fPAmtqMaMHo
nPCa3TOa7qswTNELGxB/BEkvMs3bzCaBIR3OzPq/2TAMkaue0f5zqRYdv9MR/Kkz8Y9wtfw8s2TO
Br/KNTXErzOBv4oshPnJXaKJSuY+HVOi3rplxzUYHiDViFO25nJCE/GzcXeKR7C9AO/yggLbxdCH
Inn64qlsRuPRB5K+AKb2N9aS6Fffgu4XfagcbxlFyP8QLKsVfGhBgz96glm74Du2k9h4b/t/AGKW
oOi0BVCPVIe7o8i00Q30BNU0EzFqp1eXnUKIQEqJ524u1EBH2HHnAyJOWXXs9XbIR5WPo0Sly0WR
syQpVabyD2eTq/HF07ltB6B1vwkW67TUPotdUSkchSdnAo7LtKHIL/yfv8URs+EZpYpRg5DzLhkq
bPHP+DGvOloUuEfgQriAKLRBO/c5NcSP1rutHqQ7eE7nvQuKM46P5Wlb9QKqqaxwZf2Cqq6ftVT7
0/FIOp2RMhig1LXczbYA7BMfSEYeA+5s9aVJiB4/O62jKPuaR/blrz0MwW0M4itoVKOLX00tetM6
Z06EoxOHkx/86c2Ezlynvzle1yJp/NwVVwvl69DaOSKLYL/mWNxKnmtxVmg/rcw+XASTTlqrChY7
JWTGbaFOsl2Uq5fhxnjuJd9uf6aCODzEidWLboZCRsYrYaiqqwx7nLc93k3Ay4H+S6qXJiL6nicn
gXY3hx9bxnjAAhOdlX3yB53m0NVi8qdC0oLFE2Xk92V5+lfMWTTjLbWBexFJP0OEOiQTbKWIOFCo
rCeayZJ69quLYyWgg/NDtXXfElh6H+lVC+O0h3owVgZi44VXpVNYczt9IgadPS+QyVzzzzAv+5pb
UCZpD6eHKim6OD2ODpGR/ZGbqDLoyi7oG1QlISGhbPYFD9fKKcOnAzcGG5IYBbvAuF3EyfNbkTDi
FwWX+cB9auscDOLcKvJcg7S62SDpSECgzJ04AYDD56hSR4qvodzCwxsrf/0nInKGduEbroDFyLvc
ZHhgO79dsV+qpmSDF6J7sxUYrJ/xTZsn26IfTvawXBeBlwBZTUXOxKfs6VuG8TGURxyTZVKWcBb0
ay6ckCvwRkKPW/0UyZnRirxTrLjwB3qxI+Y/12pMunQRAa9g85l/LvJg5DXiZI+S3ggTjtAskzEq
S5/7sMYGnvQtaoSzKkl8E/gNIwaEPFsndS2K2u25ht0aXK9gtq94WtdgMyO+KBU/EAwS8REFX8nx
q0jUCg7hU2G+8h5nG5E/RpTPIy5ILZ6BbJbTSC1CgFtP21otinBLA0PQELSklcP0wj+V+LfVQqQG
mzFufHUs+FGwQsf4MNID8nFYBV3283CVH74Y0skDW8K+8G/uENJg6BASQYX6xBouMDajt2hlHRuC
LYAXnL0mjKTeEAff+AUxcTBGKaVJ8rsq54II+vwdfXHixzJhs2U4XO0pbTRVj4vTD7vcSHsW1Vl7
DkpN/2RGiW5pqfyd2d+pPjGwstHnF2x3Ekxa2Dra61lQ9PfoQ9AGFGeQL5xAqM22oc4RpD+JKHRH
bgQ5x20CrQH90173Xakd0EESZuId/2HVsHbAcvjfkOqRwdXf2y4Bs/cuQ+P0kojDIgdY/GqkO+kp
iom8Y9c5PAv4iFvD9F4DTHV6sYlAjPz/gW6NrDVoFD0EJDbWJwO7eRPOUMcMfvEgS2EJ7oMoUVLB
T2+tTgnY8XRgnq6cn9QJMy8BzPP8cv5gcHZfdzMhoUyxo8+rGOcviW00id6Hs8ymFfzKwoOjhYZH
TA2EJmV/d/WozvwByx2pBllY+vmlYrlvvNteLGQ7yTJUsn7RcSo87A+FXecMbZ2uWkOOCtYiaYA5
moVvNCF/K1uWJOtoxHw8JyIePv9WobJOW+SiZLuCVpT7fvlYrrRGNd/OLwCW242pPvSxxcJq7bPN
ZZ2d0Z78HiERYieKqUhd9w8USy7uxur/xvgSuJFjeAecX7znvGkcsQfn+u+kFw9vtDrQdD5cGDl4
KEsx+PkuSFc+erYldHoTFRppq7mTFFtRmgUffc7J2Sa93rQF8D/nKyrLoguUIy75PEs80kw8YzY+
dOd5b6p5XoTRJgaJwxYi40+qfPKGnyqZz+von4p7PZj3+O2CL8xUrHONNd+YM7CD6UmKPU33fhUk
QGpjMvj5j2kTd30I0DN9+nDY5T+0pDloyLLv+PFG3TwUmb/Lkwm7oVb9qJKcJz9AThNYSCXLdZnQ
tULr9qk7Hw3AJarEEvBL/JyFrzG46qvqT9l0jpzNB6Jim36XT5CTPbFfazvlKCHzPrxFum7AJlOF
8ocj3t97gmOSRCO2ukuZHN/srdn5lXH9H+WxOdOD3iKKx3CApjWRX7kDR4FXdhkt2AVb6HNK353V
FmhzviFOLPdt6v/chbKiPXxgePY/qT+nu4rQjXrioMIjy2PsbsYZFGoe0duWbT7MGh4VofVgYSoi
gLEeoQoMShcRgyTVg1jF2rrygriko18+xgHg1ba6BVkcrt/bx0ITIT9YyMAhAatHl5ukBbe0RduB
ARs+L8E5FJldxzdbJuFwTfBSAtDBV5gaa3mK75sl3uqH2nMSzBqP4YvjFensDiXn6lgBRPWP3PPc
8RVGUYuMjo0+0ReRn/NqjKNGLoQJcqOF8ereobh2cigroAlPEXCMSjfbfmDIuvRG2nJPwq7RfInV
PAlO7cKTduE6RcyxewEB9WTMF8G/Z4jsTyjc/1umW+E9ATqFEY4ebFBeoX+Ty7aTHHVDZRh8b4q5
yfLuFUB/ei4/kr7xjzpxUyoK9iOd4GC4Zfo1O/RItx1w1F4N9hAqdA/Z6y5WwrRZeWpsxa8S7O0/
4QyLIbWhhSXirqbPXszRf/2klKE2l9JaFkpZmtzGyTV7AWPLY8VbMWFuSDHh5GZx+xHR0a0xoIE9
0k/yQo4Empz/+U3VXCxRRWro2R0ArRWWbk5PqIqBpcm+zC534GK5ldMM8QFwrzabakO3FF7IpC9n
nnWKU90uhkWpOPEDxeLmMc8LGBSDnP3r/rmUePYEq/HjVLk/bTq69T/Ynjshhc9f7aZxIUm2Pw/p
D6JIqvJyFKZ0HWuMQIFb33bQFsPp4Il+3BTHObQ1FrfXeotIduEBwBLbEPC6k5ua4LU5t3pNx2u/
OEQzTW2ARbzqxlt3BrvqPHuMlhaBeWwioc1MgYWO0NW2vD1opciCikMH0mB+kq5cBemB4ibQkOfv
il6vinql9d9bhsGhGfVqMeTCLSRVcRRVT0KtWWnw+itncz8RrvlIvS/pGz7TXIQyRCwEKrgM8mTs
eNd3z8wID6Ye68rJMFv9v6Ry/iFbN5ohk61DngVxRZl4cuD2NZCdkyrbE0G/LDjWfnSsRV6OX0u2
k9HkLihfOZ5eYLLd0+FPcdxjP9oNFPcPoqQMstKaOgkeSzm3zNsCJOFUOFS0kH52fEwfbHzxs8cM
vwcJ0F5l6K44/68QhkXBS23xCIA61MKxmE4ARRhPIC3OlfJXbxx6i+WJQdW4UIqIz5pjaEKgNEr6
hmhQkZQFbTEB5plQQOqF3ejufVWINwoAbTbtD0TPPOrxIWYVzfA4t4HagxGoqo4H9hVtAUGOvB4R
kjsZ2UNFBwFZ0aJkkng5tdEoDNZT0+Tm6A9q1icUOoHDz1ELCdXsaR9LWvbih2jIE9Wz8t8iNZ+O
phBCyY1yb1fjF5ZSGjIZfb6Ononwm02vzzeo0nBOyQpY568BSLyqIebhYh5crlCYNnq2mRZVJusR
Popo9GDZZbwaOXK40/d4Kozxh78EuYCzBxvfaxAJMoZ0ERB+mdNK6HbNLKQIWkyjby3wz2g3Q82C
nSVxZVZZHJLLMhNvJD+yZI5faJ6rws9b32wDY8GCfsz++S+FeQFRsuTsQbhsFpFGzsSJ1hTKsJ2Z
me0ZNAOiJWslyc+ooqMTIwe71jFS5rbHNKJwtbWgcJaZKenVQICmMk2Gxgf88Mz3EcmFvIK/xnJ5
veWxGud4LxJ3AX9JWJu31H8vRhX4IxQXwDuqBjZLkcLLL6u8E23qnDZLDlaQDmMD6cvppLAdUFSr
SsJog+BiXuYLkw9hTXWlfySAwjeylb+JEeBZLLWxBCpOd7fXoMtSXEX7QmYSRGSYkDQwiK97PkTQ
NhpeqW5hiMc5nZe9clIMpxRUt20UloXuKSCPjU7rOVLacuPdjBwBn/d9UfOs0K0IIGSta7dxiOY2
vS6opfv6hEU7UOPEZBmIZSGLwjLa62XLIqVwjmsaOew0wVGmS7ljWuXV/W8erFO3oODD+JLi/EFX
wk5tKpypSt8qFZG+WkwYM7MqEq9A3jr6nUDHvoUPkIxYx4PvAvgePmJbxlw5EFYncLlL5vlZc5m6
isfElWJtdu5IdUNxqvYyItnZfIsFbl6QsGyISL3zNyWpBjwHs5eP+RD+RnniiuShXqa1pEFWXlQV
DfIpnWOyEkZvteqqSiPmSpjOcYSIZn9c/TRGkCPLFGblX9XeE7CtAYxYdKzQHpNOfXpw+P/LVE0y
p4MsriyWMkpk100NE6zwgAmAc46YjDKu8HBmYTJRi5+3Q+jokk/snTgs5g7jD52KSvhKEHySkD8j
pEKHHfyVwQ5BYdH9j3gtYMRO10Qp1YQfdSNxu1f6QBdW2PsReNry9AdrRwfKuIEmZhanzHUwZtgp
dxiqanY7CNUkKETHScR/LSWJGWLA0LtsMEKRN9JhPg0Pozn7yzXNljulPO3kYl0gCMZuzSRNKlF0
UaN5QxPz8mGHiqAFTMQLSVDNu2cLZ+xhbow6n80NirA6fsVo9h+siV6G2slfaSJJO1e41ugqtelN
NszHJ+ADUhR6CowJWMDVQY2mGybZmkh4lmtCmJ+rNU/dZF7FXA3C/SQ2ZBDGqb3xhoCadHbaWY5Z
FBJvzOhEUouzXuVMVWcxvSMqgRMqUvcfueV0RJGQcRYf9RY+9Kntxoyx3RNi+iAzWjmcmpiNPd9H
9BNceZqDgG56cBxA/QayVeftZ4pfV+YuVMZsphoXuDCfXR/nxQd1HDOil5fx1Il/RZ4OHiwpNvv6
XfVyHgtbfviGKnkcfbm968SAZkKoMyLWS3rfiURMWLY6SOkm177Srd10CcYyeGPH3vU2SEcyMko6
uT9+xYTxU5dCNmnAvcwxFOi4JyOUyw7f/UqIRgtw2gb7p2wIziOjvzRMU2oD4ch37AEGtkyKjoRt
g9iuZeuR0pLKATZ+XB2oQaIoYRqkJNutxseoUYGb1+LVFpRwJUX6jIVisv+/aJi9zW7KRAdjxE6q
zS4sJNBGPx3U7SShrWtxaJdtq9FNCOmSZQV/NfvwqCZGXygMvzGzqa6yoF5riwsk9nzVz7SBalPN
2uWzzMPFPeFy+BiCIdpUXLmTpTXvPTZoMnwMgZkQw9TH++U4/PiqoDbUXgj7ZpptkPuP/njhzjrs
gesLZ2JKmbOya1fuPG1wMl1uo5ZHSR73zZhgLOerSohUTBOwU+AfChouUwas3nhfgfPyg03PP+3G
DnV+erlbr4gShd4m7M4UFKBhPsW2pJCcCA/ArbOLklfhclFXx9LzkRTk739enZA+O2aF6U4A4cga
CZnnoV8pRVLg84Ipl1oHv5D908mhxVWzSNU2ExssWsrKsXU2xGyM5xxJbaPLpNr8dYZiEOyEcI/Y
8Ac8JtjBNH4m2L9v+19yzbjCV3OwnPiTfTBhlmclcNBzEsY6OU/3P/+cN1yTERdnTQ8+xRjZiUUl
TKoDcwFig/jDurJHOxxWtGEkC3ksd3kRZS9ICsB+Q1jxqmwWaGSMUmQ0T6H5rzVBzZR+Ut7UoCNw
TgQMlOjLGAbam98kQAMDa7Mo+7hinD4n8clEIfY+ntxi3L37G5b/Ecl9+sTCJLRByu+4QNLdN4v9
RcKn8aJqqZbMcVXHsEDBuQc2dw0F2fyHeyoZjGg3f8JXOaWKiA4cLPmFGHKaAO6Muc0hXvOuYyIE
X4/2PHwON20/IJBKrM4W/rQsAEFguR09dDKRufzhyqXzVOeDGWRRLtWGKfNz3/oVy8X7YQ8qb0W7
bbepXo9zyIFzh+8tISD6pIus0Hkd9AnEXoWDtnVkTl/qUuOlw/qBVclKiEqRsosYq0AFCmsOD8DL
owgKHowbtw5PCP8J2SB+vZ7wJGy1yDQEqsWVfwhRJQOY0yVcpDM1o7PLFQsESO2G0F0HAfLQUSql
YrjvOdDiB1BcD9Z0VRDLg6Sz7tD7aI4X40QL73dLQKtQ3CugW+Frj3ttsIHptqmG6ZhuPLN7hRsI
XkqA6fS8J8GVgntFnnmZYzDTI6FbeFWX1pJPSfNzEwmqnzkrsUmlnHqMzPblxI51PU16p3kHLM8F
leq4mPJndvk67Mv1OCoXRFswpHeeCcOkA0JX8wclVMY+/6l8MOD9yEqraHocja51TCA/FC4A/OW3
kKAVranAAvOixl05qfkMeUkii40Fcp4aC3JEL2nSk2KPcDbz66+Trc+bNigEgqpMVzxYq075YLSe
eie7JAExWuXi4yvNbUirxwoV0Acob0NTK8znGm/ehN028K6Lvcjzf4wRXDQPsIw9yJBSwb7SvHgW
OhCyB3Ykz/p5xBBgAU2go4N4L/esy2WRm0H8j1J8aVK11Qy1N0XS86zmztxCgAmWGSlSCHdWXwiM
Mz3Hg0/XVgBq++WrK350sPBNRJ3SRvivgpPEOa+yBSbyzsU70OYmS9Tx25wcLBPtiWlT+dITDSxD
ThySvQHai7fScMie+ju/NSLZg+tNfcGqZ1Upodw+4Pig37IlWeF1VpdDdyq8Y+J9uBKSMWBdewFn
Ta1q854a7XluqX60+x88O56Dx+1Iezeymu/j0bo38OibWli3ezXTXeVOQJELZTNidiLYeQ3ieXUW
WjGskNEyBDy7fag5b0TYWgijqXZi1p4Wh47bR+MHj/wJt2IouGBHd74pnTVrnAq2IVM1eCh1R24N
G/bItVjut3ToJIKA2/NGGi+FABFCmdlLQOOKsGntapHcJR0S5sVM4TTlY8I8kYGQ31nHJ6ozm/a9
yZqrQA51hOX26LcnUI9AspbHfnLciojY6Z/+mtolD9TyTKWxGCK9Twbc5bHOwsPTNcoKU2BfLmPE
6cm/dQZzqbCjvvthQEkUZKI5j194Pp7wAsVN/NKlJz1A0Dpez2KgVy4TcfMe0WqM7037Ze6XxzyF
Tmz5+VBmbHE8Gg6AiabRNMFVeTuQ/NbgcQ7up0+sHZkSVzk32ohJhus1/VGHmzXM95hotYc6pCow
431skkLcAJNHm2FaQRS7nneEHnrQXXwCoSWtIZphHy3wTbGyBCos50Tbo/iP0tEwqf14/uG1sxtr
Gr42PkB98Asbzqq3ECvNJVqiLuA1KRqTY/ZuVIHczqIJ5jCVT5ZG/VVkgP9E04TZzESfS4t+90ih
8T9K1f5cGZ2rybV5SleDR0vpy8Mwu756f5SyIpzrG+irmSBDu+Z6aYqidpyVRJLb65M3mQul/qGq
p7r1Y3+HXJaNtDg3gxAqGmnj4UsE9H72WnoaA8HfhDEcGoAJ/CzRh9w4Oi8UnFQZ0wqd8zbgL/9V
adANUOqDwXb9eBFJnvJXqMc8GaPTnRxKcKWgMq8xzu75vVGmluiH+RUFc0OG51lW6MPQFlYJrnZK
ImDiC6L7qLXjYTuMm2RVXlRkjE9huR4iqvBziI4Cmt7p5+rMPW49zc03I2fLad+JMGU/GToGuwn7
ftVI85SQPcmygrawUZ4HILQ3qwvddUnBP9AH8QO5/3V9g0DMEB4AlCUxKNInbb6gfIz85sHrhmye
RJcjcHGKgAZNzK8s5POSRooIN6VVSwm/Ae812cLcbacMJXA7FxKI6hqD3Oi+Up2d8zox8zMxNLsq
Wd1QL3K1nxNIW1M7fqdtXQSLcwGEcComDme4ez0+F//TMZKYbiN4qghygDNene+LfS9qnr25tjqf
vNEGJFsajzG9zxCzGdnTVaFszK9FXerq8USk8z/0dTO2OxXPElLDeUESx2bhaOGqSOhbtzcdUy3k
uq9ZeTr69BvV9GtjUXmqhKtQlGD8RD2GYEqhUY5c/zjqRoNvONmjC73RJXzArlpu3q6t/1onLha1
oYIN+AwBj/YItC/jlV9m8qmFbcTiKehcznRuV4n4IZ81BSJVOAdeO1/9RQL2MlnGg2cN0YSnZy1t
Lo40LIg6bhf+OONq5Y/OLc7co0FE/mFCIRulbn3txr1IP5fVp4dOazTIWWQEiLtoqzNE2EgNVliU
rJnQXpOjuYMdsmyXsLo59r6v8aPsczG/0Zrly+kkBlF8OvUuVnO5LV0vFDcl9mhUBvmcAnBzcQQS
eon3frTb7WXn9pFoYmWttDG9SIkMEkoMEux5Ta+lFgmzudmRHhdwkguaP6y42QEufY+noXxaaY+M
jTn2BbbSe8Ie+aQLU2jMZj5JW6HeJzrIye0gCAwgblbuAU+PLp12DOE2sQWUibbEZ+c6apwhGhNx
Bny6BS2J26wn9JDC++7iBL42v4wVZOguv6P9VuXdNWf5H8mfStYDxn+Jgkh8jDqBZG5B+sMpVlHb
4FOfX58uaDf8DKgmCpeKyLaz/QBuT9xNjJmmIuoV2xbY/votDZbg6Hvj0Wtg87aQGqTe+yOyDyeo
9QUelQ2qiohHkEYQHB30Iq16jxuAXCKRQDtDUxE69C37q/n3DdzeVJR0HmfQE5FT6MPXqv2yQWTB
s8z+1lQFbuAua8BOJJn4AsLPrvfg4W/U4zQG8ySZchaq3fl8EzC6fEfirXB/rsVTkIM12yo+fpl+
fmmc05btTvrqXJmS7gVR7kA9DeHuutdYVhp0AqSmoaWBOksMd3m9yWq6RBY+RbNjwDy2Ron9V5kY
auBN6Dkm9oTprycoWuvtnJVeuFyPY1497HA7MI8DBfKTumEipTxmqibTfq05290k0AToRGgxiY81
oQpKsQ4AMoX68/wc59M49XWFpZg3mx10RnijlRsSfCNjukoTw54/VIPiBECJU3XXPlCioV/hNzzW
uuJ1IkueLojUpZeBLvaNv9WeplDEyQhDseTFugZqNupT07h2nHqLd4izhwpGfbNvqqfd7404EAIm
oTOp1R3bH1Y109kpSBVCY7dUCd5P9GRMwGPmCCC/DdHQs7/qAJcZi1V3CVfZpMSm/1iVMvgo1CUg
zbHsKk18Kav5mm4vRHDPBaivC842ZHZZeC9qB0Id5P1b9QryGVVnr/d0H5wNY4wcv0TFwNowNF3w
UVjx7oh7WWkKALcYequLjU3AIR/aZeSuu9Qg/q2Z33ISGlfz2fsTpW50+64PBYFTJbsDzjbUQWUD
WFrQASznKjIvBZID3RMkPrYXrbJIQpCyHj6GeGPWGTW06x6yMnYmRnps1fQ83re+dWPjLc/ja88t
E8s7DG8JC9pxRmKuLTtxpmGlmBGW6ddrYGOHTQT3pqtvqfsPkG2SS9CDxwLSUHRaRYqwko9A3kZx
MhxvhkffOzoK43hTlq3OA7q9k1Ok/NAKYEUnE9tgLmfOEZhqdx0MQXbiB3nsBCRLZvQgMwvexxNZ
C3/O63rX8Sjz5uy1fdW+3TzrkiCI0ua+y7r1OCEPN5VY2cXhZjBlWbIOt31wHtGUwdkEl4/EjaXb
v8l7M5/q1ZKzNdPKpK71aR6Og31wDt9ix1HVeTd5I4RG+FwM3pNQjACUJVNhW7dHtp/5aIOUaEqK
fCfnulkTNCgyJTie2eU2IC24AM+DbRHLzCzAcIh4Jz1+IH2B2V9fzBSd2cd0Uob3cgcREX6gNEQn
IF0dBYaeInTfrXMDnR83Sf8+oitfy6gIQ16FfSIwx4u1b4jwBZz2ZTfFHBMVGC68aBpGDZLmGDlv
PnoO0vhTkW5Dn7bGKrUNZX0Jq5V0vauvoOihWHmJnPFdnntt+UoNCVh/CQvsKIwAked64Y5kO4lL
rTQIDt7KO6GjLzVcc++HgYX7vjIytW+90DUdOxCfjHHIPDE9kGaoih7KnUBvNy6hwKa8WTvLxB6N
UlttGMAMGT81jkm5M+HPV9gkdQ05/mHeKpCFaz49pVg2MzBv+B9X/Va0fAQvYXKVj/mfXiPD9UoY
pCCwi0C9lZGrzG3FeHsPhcsFXwMUa9/v72RtAWZUJoHdr21J9IBwmBVEH1oTCkh47VIZcPI6Xu8b
POMbYNG0QjOEY1jHIDZib9hOtLSvWII1TyeObXgsS8iWf+sc8H+anMZrshjiiHu45JijHPl/yPit
4tVJx+7Iajdeide7PzBhYX9wJJKNNo5KyI6AVQj+eSg3XQ6eiF/ME1PqUuys6JoFAcKUSDrcnX8+
2mP9CgfHuMelHiWhux4f5PSkmCzesuIUQVFnyoeO86YauAFN/5+3mVr4KOKzZY6yOAJQvV0JZgBL
TbD0TKruQ22PHLRMZlOZl48EYFVLcNDUTIPda8AoZ4+H8WGRNrGekAevJt8Oi5nmERQc71s51/N+
B0YJkfERk8+DKXv2y/My9iTk3Gp8OlajxnEMPb0muzw102aO+q/A0/zrHNaS5gTxfuVuoTX76VK9
20gw73vBIGsh4+oCqM04Itbd8fKxq+6KgSCF6s/sIYWWa7tRgtoMf0614sIErWDDL/+LRmKFTmVf
3EhhJHscrv2iPUclAytRlwkiU3V8bUByh/L2o/hwHlH5F56VTQJytwOV/hJHe+u6hMrjhm6OZKGU
izN+a16DKV9CTV4RJ9YVM1QHULWw9cpjr0GyfPtpokMyED5MVAe53TNCv+oXEtCZgxUaDKsz9bNI
AdEBotxw1Wu649KCDQfDhTyoLE59qo4d5Pz1T3f0dsrTl+q1djVh/fTWCzH+8euWElLOvcj6zdQU
QamlVlZykD9RyCCl/CJofQD9x2tE02k+e3TxEK/ajB2H/xhKN/g6FDMbFzTCmJA6FKNbAH/8p6+P
59bt5Fbw65i9/Y7T7btPTrY3GGCT1bUSlOxa5HrVUvEOSBKmr5cKueXlFZinfOfYWCFZAqc+1ztj
0W97uN2fGb4XvfjJjYhGcWG+3x9q2AHTjPGfjQo/QYvkNUMPI/cL9iY9qup43x4v4+RFCmzQIvNg
/YS+71LEZjhGophAhtrkGCgFyG/xzGr1nnluKtvIL/zZ69REaYREradtuGAipVX5d/krPAaFub1Q
Fnv7T/64fBNRwEZEw18ZUk4iOdiyuV5qpr2bFALGnKOHZeT2077U6cTljod/YugkoslnyHl+SDrT
P1AFNduCqkHx1uMlRwj2k9zpWoSiDJJawELFt8FD3C7k7I1OX64U+OVQw53EL4pjqoIcn2kUgGK3
qlDu0n7n/V5rNuhCBHSpYP3XShqwSAplX2pzxGltUB/lOOuNnYzIv/qcOyaRY+zVcTBDDSWR1fQA
xZ9D4ZsKA7OU1vUocXAPSixYgcwb6+ERrug4ftmTFmf7WlNNEnsg0ns+epakj477I9gwsUSFfMB4
kDpgD85pCsktgOcdNCUXwfLhoosBiAf5Wn1D1U/UGNy7S2w4Wttz+GboufhZj8dMpIsbQ/XS/3bk
AzV60PF7bFvRSYG4vsgX0WpE3Dkp9GZYQfKqZ8QU06oMntQK9JKmjYttLCd4dvmSWiJpsMKos8wK
eHQ3HRRsQCYgHAEyb4Y+bOrMc5WJQiWVugoM2XqogjejvxCZjoWUiWDrCNdPUk5BRRzrJLVyWR42
qNAV75YzD+dqnppRBtWbMgLfA981gPMK3XRsLWx//BcEW+iUaPLg7B2pmZdh21YE3zVrq8FexgK8
cyueCBNyleKbSxMfrHlAEL08um1xphAjB+w3yEYE+q1hy/Ar3iUyw9kcz9B6oGspCRz8aZvmMckd
6SiMhqLNV+2lYW/ToYuEXPeSz0oL2tZN69i7INfVDvnzIAfLq1GDLs3VJfENut2M6ol+YQBXfRxq
0WwgP6bOPPOL+w8bBvAdX7pWfCmGIrTcuyZqOQqdTPTdEd1RHOhZ4WvjMV2BRvFg8v3AdPbXrS+g
z8gdwyAM+FwrEA7MorReHAljWfl/CijuoHYfp7jakC9vk+gXVmxCHB27i/AD1skQJAt19W7tBCpT
IGHrGENubWd8RDB9/yXMSsVfm66uBYK72i8Zeb+jZTcUy8v2mHIOrrbG9Uv+jEd30Yq6tI6Ez3cz
kefxIEDM4N/vuJ5sq/KAJvWMkn5uS004pxdRn38bwil7dIKPLGa8sqn440yUZcDKtswZIQwdZBd4
pkZXVYPICceETLPKql7uEsNgSJByYtKiNeEjT2TPAhmrGtnQF3E2TXK57xSfrxb2IU2Ez1DbLMhb
jNQRh3+ODzeQWKizPyeD0ISHN5jrNobAXBx72rdA4bXNbJLoKzW6xAZEdT7KdbclYKxvVvnsr71S
Uhb2PfBVq8Ebx+WdvfglySW1HB7RrPQBO8WvOc+oJlVesgz3TRaXJYqRzxz1sbP3bO2cuClTW2dO
wSeMC+XRmrHyYP4JkBJZbEtc2R+TJa2v7E9razGte+8fP95eTQv4Def5oYHyWWQxqUm2DNQ8Wrks
AinFNqEcpmLD8/478lqyC7W80wPHx2AS8/yPm9sME4fYCXY1J7tw0AXFFI9rElyHoId1LcBNZWPs
jQ5SXFbbuwa4xaRW9PSn8II030PPnwvc/Z8IWRHt/H07i08BTBWt4Q4Wez3fb3xqkNRoKsTBj/u/
fyDBfqH/he59VmtTfSBs4UmoycEllpfVEguN5zz6CZktH0j9GQByvGUasfiNJHz653BiM1eYrg7J
IIZaeJMdG7MW8G/pMz6yHhJcDh1n4aOW4eAmy+hAVbcgXeR5L6Ci8PTrbI5C4NrOP0T/tQFNTmHH
5G7MUbZH/9bYqC4sbCnks+yk0qrRp5uiyjty8eD3DTJ24lDw/6YkzfMZgKxsz+/F8VGp0t82t0n9
rFZuIqGnZke7dWvHyjuqh2pg38mEN3xL1wGYi2j+tUTQAr8FsT+63lklXzGGoWHQMhz4h5pWDr8x
Jovo3zF+P66ku8vBfDrw9XYpJp/KMqq+V9MzaO4mikO5bizP6QqBzO5e4ZMNwG/Fm5gZyP1NT8k5
q/L1a+n5oDQEuI1d56hjrma3pnY2tF+gcxen+SQ0jlztgntOzJL5pN7RnBDlxQiu48A/ps4DFW4z
zEie33Pes94vstLrga34Qh665/3FNCFemfujcOm1EDOqBHyu3vTBx7MLB1zDztFSdDP/tcpBAVtD
zP6wBx4RoOR9A28Qy3cRblpLSFJjOMhjSshKLBY69ISCbPn4DHkLhTwGqBUn8pr1oGFtSda8NdgT
TX9u1YtFyTd2+Lak+HlQ7lg06cBhU4TA+F0nPQKmdtBy9UCosN1Nu7U/2FCdVDqAX46aMQCKgdK5
1Xq9noCsiSkt1qXy755GrUAo/dTrbHyTYLEhRTP8/QJiVYGo+cCdRHCgHW+stFR8gPLQUnsNXrKW
sNATwDRXm1F/1nVfoW1VWtymJ5TtckmTjcnarK+5dXuTBwKgEq9xeAdKNzDKKGVrjJNEhLQPFXS5
m0jjwNC6W7hAuIXzpOXV6uy5GZLudakU+uWqYJ3Ig49JFzLEELe7Nn3CwoNe0NlYn8NTzcqkrYfD
i3mRgVQ/fRxALbM/uiiqmWSjMUHq+Jhe9eitxg+n8qBRJOas6X0HTaY4E3BTb/Bmj0dvy17iE/KB
H14ir1UHfuth7rgb3GwyDmW+tQc3w1Tw4XYPieLn+jL27gzu25onua305cPoug0w+eGb+nc5Yd8O
omXMR0a41iU7GOxvLzf87pdn9SueCtdu+qobVzuBM4JAY+e8Ci+teoIuyJN1Ij+7LkbB2EfX3VrV
oJDYJdOa2+HvZIYgptJJi078TmA7LqcQkPGv71cEVE/4FznA4xhHqoEUiB4ST21wBnAuAK7tgKxo
3Zo4wPEOPNvjBwydZ9InZYeYGTR2Lzl4XQNye5ysIQpyff+U2iRZdSKz2swc6OmN0SirlMSCG/+v
8iC9QIfMclWXYVB60ub1ycQwPM2mtY6LqLb2IUM039vCeuzciWhJBTCnLryNMz+6rGYOnXjHASGQ
8AT/KYe/yIpwGDBeO1xOlN3/GLX8oCRY9uCErl1wZg48PutzGfoqI0l98YHCa478HWQjZ5JuDtTn
5TC7gJ9xP5yo7ZMHFMyXcnqq4pfgGZL3gQouFi6XAsm0mvXJ3inK2TNHEUWB0pDOhHZLhMKdqQpX
dWIw3OOJ4qzaUE1i3o4fFtCa2vjv9xg0jRrC0gNtSWdhRGt7oX6hiTOTiBZMeYGEHV9Py+ypfNLV
piVbUwJ7MySDgKl26luKppCr3lFaeeeasaqbKS8IUc8/ggkSPAyE1ma0x5EbGmApFORfAwKAja0h
TrAsMiNYXSE+Sv4nfezOuldOb3uc+5WzPqCkis9yOGul7sR/PMroAyXfJ6HknUUe7n8S8vKA+Vrb
MCoEiK+8cfytkiFySPKSfkEPHL2LhIGwsW2BBKvjdD+cVXv3DmIisH72Qcno8zfflfz9KRMOQ9R5
1nS2GTgef6wDc8h8JTG3krd+kmj4P8h8+9w90kgVeSnM5LyBHo58Q5qneJlc5sVxCjGj//YZi3z2
/qaRNaLnUe/L71z2ncE0QtGeEbI8cle2pEBCIqNIhw9WQ1gqcoKXuRqoaMq5y3b0v95uSQw1Z8Mn
3UfPgMIzlwJcLUPVfM3ffXq6TfOydFrKOBzdEHkNrMPHLOEX2WLdBVbP17cQ9EZArbUnEL4DB7TY
8v3v1kQbtlLcSYvqPLCBuiaAe9R5nkDQRDzRug4ecvYqKq9whZAOk5vUkH1LRdzlzVWl3hUNcDXk
OGTIp5c+9Cz5IAt8gKa8s6yrP6PQI9LOp9MfgLzCFMknSedepDer42pa+AOw/v/HH1c9UD6v8IR3
pV2NWNGbF9oooWOOJypsFgM4sRYy9s9NaQIPvi8Db8OewIG8kqJcU6g9NGxh5ExZyrEmwumXAmAq
3dLvLJY/YOq4U93MjmJgDB6G024KzKe9DWeM87tMat/gfdkeNE66cTG6iG9C3jwJ0ynUW3EpIQ4z
P3Tkz0uhfYtQ03gA5gCWZu1qrrrWW1r3oIedEt3Hcj1SEZPFMTw9XYZ+/pJ2rcSXDcUcDOEykO0f
Usr1ELWcOFfOrroo8FP8JzCJY+j0TLlg+38PDQZuhbGGhaWxbEBSAPQfqH/uDMWZmoWq8agzAQlf
h1CoHbfDIqW7gferalz+z6Nt06fHEXyrkKANyLHJoe/tz1YyT14z2Qpw2bzmmMZoJ4NbRnlI4fpE
BinbGwBKS1X0z2JTdU/o5rVqYJSB17Mc5XmqViCgiA9+h5jOVZRnhUkQ63Uf7DZsfCYGwFNIvt+V
wRwEiIFqiZ5LOlQkNpsxmhAEfklVrEd2catJFQOiMIqXLKeEcPLodypGJN9CMgQhDEsEIH7U0KY5
bnbcHgHL22HYfLzKi8Wu3kqy0un3guuBguP0OZD/nqnK9WAhbqj/gzuSHxjV7pNUil1IRwBrp6XH
Jc+4OrsCpRqr5k05VRAub/z0iCTIPLMYjX0Bs0vYtzQsFhYKe7KZGQaw2+kOl/vKnJiY1ur8YoJm
x0Vp0p0DZxJvHPwwH2nbozrhVMBnv5AKvnpkdGcTsMeCDpFHcNnA0DaTP0kwUcFRPnrOs1PUVxLP
ZJhaGqP5yJjz+Sdh6kSV37iXWrErPgkAVnulBOqIEyQmKuVDLTWYUILJXzkLNg5u7LhZpWTo+1ey
TF18uMaG0mV4NIUrExy2tuSO6rziBgqp2bPcdC+Aryf+dhcoZmQZd8G89il7ek02F5UfPH/MKGx4
+S/DikMaSKIf7KJMLOM6yikloovNk5KuVowdgWwtdyBNHh+R+i7P8BH/cuDls4u/VLZjg9TXgmJo
VtF9nPEA1/y3JchuYGCJylKEo1lVBKY2BIr1EVwpIGH4GCCElwsFE1E9h7jdR/LGgY2d2DXYXmEN
oT0UOTok3DFwGjXofTuWRDl/7EFglHiQalh9hl29keVAvKZTChbPw7YrN/CSIzpApn0uKD15yHAH
xN4g9pGQvZlEDC8U7dPjYK5ja09Ehq6WMeRLkeexCaBPmU9hu4VqtH9iQ34GNKmr47jOlrX19Lvh
8KegxnjJajlwQxNYPEOtfl0CcK6bx3gcanStkJd1D4u+Tx7jWL6XaS6U+0AZR5/+Kp56qGK4K40s
tK0xOpV80FB6v8mmqhQVmRSgeKLH//Oc+K74qqkg7v7i5KuViPLHuodggsxxMsASmTQxrALjzzRx
HgFjPVo/Ls5SgqPpIAdq3lLGieny+Yl2dmSD7GOnQnjfrzVUtIfPY40KACdPQBgPlMcd03x3/k4C
W+v5ldUO9kCH2O2LfCIm6+mw4lfHVuWV+VymFQsMdaXyRIAdMlk+QxMNmsgG8REwFQcD1x+RXTHo
2gE4qLJL2k1yBxZe8sXQynsS3MdKt15zVysAPxQ1RVFB6qp7JJxJPFWFtH7pv0h4ulsd8ru4TTHP
x1xE+6Zp293UV5C9SeQT1szUcCF1JMpqiJZwFabOQ4Bbx2VoCTlYpFbJ7qwDx0byARoyWtW7D4xW
z/4KjEmlq0SvWMDjxvTqshJbf7bYxw8sfXVVnhEPOAbqkXqeKg20g8XacrDo5HIGesZ3tJA6/hMB
A2vVG7pLIGPaBT9MOi/LWN7Qp47w9AX5VmhK6c0eSM99lA9dtiNVr/jiLof2WqdiBDl83WY9oFqT
NvHgZwuPB5JRACDeZ3RmUJoTtG7fYFRotNdXXL9TYLvR8J/JoPMmIkxXY7e8TDCxc9dJVIZVOaZC
WZF7PN2v3sSW2nLh/lYJQLduWreX1EqTPj7uk+UCzUbxfrrTr6GIsRLbKUbsmRGAbDZ0oJfIqHM+
iSeh2kW0ZeSyJB0y2A5XBLzv6Aaozxuk32/7MemyBlCu8oQlwlxlaW+nVyXR6go4QnMa+o9GpuPW
SfFho5IRe/MVfyAWF0beBLXPiOft2f1ZuyDJG72/GPgoGZsTj/SUpbLTEGGmM4uKxwapi92l9AQE
R5UcjwcZG1Ph6dEzh/pXyFffMODdmd73ErQdV0cpKyyEFgYAUFQMpXb87hFHCHF4s5EfpLvZcrLx
gyKfOUOlq8uhguDx0LEain//3a2qVhpLj0Bqr8UIeOPfq7I8lYJM1w/YpMX2yxPksm0hHvl+9+N/
ODjs/AqB0HxMLM/hnB0gK88Q7em5xncw9oRRYNKJCI1YDNMIywmP2I63goQ2UOxi2h3FA6Y64YJ8
d6KLlVAEbA2k5guK6umMeB0DmMQWiGi8F4nMrfTxj+i3a46H3ELvX9xX7wQ+gsYjxEEiH4uURBxp
yA7fb6n73B17aazvjRQp68FCBvZt9jc4m5qp2t+6EoQ16eZJmKULLfDxzjfGuauGgreKVyIWwjRJ
Jb2vVkfZFWgWyfAFVDdkxCpHXbdJTrpnlN4hdEcoeWnt+TpNcZR5lb0rk3RtQjfKN31ISjoZfrHG
6tF1bddBXJrmfs2SKhGDfiftU2+HuS4p78qD2pOyuBioxhxiUFqUCuch/NGngqiq0iZn/GZHj0/T
XJtmF1YSIv6xwVMzkMhQs9isIhIVOIcAGjtJZGTtaAINtPYnVYKZgyOS0/peIJoHpdos6HO/y0vO
LoYd3AZdBGSIN3Np7Y7GaKWc7meV6h9icWHQMLm+/67ig6ZUvrgooMul5kes2D1kUY+qn/zgEjF2
OxFZYo0RDu4a7kwSxMoGIEq1adC3bfUeRo+Dz+F4JLDISKPGRuHmZfsHB2hk/H/NgmDGB1BKiRum
JEIoXhXZJyhidFz6Qm9XmGygfOorOwfhl6buryo+mxHnw1nLPq++wlAYwpuiIkz70BooPn4UrjNp
KQsT6DLcDIQLsIhAUdawH36Q9tZZvCfNZ/Li8+Tpo8v5x4StaxAc7jeH9+ZQIQKKem6L+6dMKoJ4
SiYIY78WKN+pCAI+S2wbxDJbYQAsqTNnBz4w4htoPF7F3nj4hcPfZRNCqklwXavzJPWW9mzfpnYx
WbL6Gv3zIxJkiWdboRvoCKv6FKNutsSs5w/WtrV4YHKgKbni+Jm1BEiRo4TolWKRTlb9kXaTroVC
R4zJUil//7GrM9LbXPLBKjG/8QnyC0GRynmfvQrVAwxZSiKWMGfWxpaevvh/5lRYUN6/PI7wCiBU
mLQk/O1YNx64ENsJERdJ/ldcCT+9tEtaM+zX7DAe9tNooKEoZqCrefmDfBFOe0pH5RBHoA2p+Ay2
fgdRIjUr8yP092pNBqkOTsgZXgNh6zScDe8M5HGWf0RoRUBk/QwjCQGaUSUEgUGia1JwISY7NLL6
xWyKwNLMad6gbvy6axlKJtKih5y8oy4+t7uMEHEx5+3PnfXB2/rMqVI8stELJlfQjg/z8Ckdmbj0
F9pxxI8e/t4xaHErhwR0TiOSU6MuORkkuABJdkDLmlIq2Drjnw4Rqb3ruXQsWjA0ay0CjEg0GU5p
DlIc1I+pnsuShBW8tc6ToTJG4WU8N9FniTeGbbjeykH3ws2X6MihG3Po+FG/fOHbNauvkaVFyp1E
tv8YrmIxcQwMPuMf8sLIDD6MVj2tjFCTgO8XFd0JC9LvJtJqt/0J/s4TIh2u0AEL4kS6CvMncWmx
xNahuB6ZO5zUF3OjfRVeUifV8a3gZcxcE6SOPbG84eYl06Ezqhqi7+6IneLs1Zd9UG2VKv2ClQ78
O8e70p3toFs8douh7u4HOyCugoNGXWELwWOUd0hlgVM3FFcP9Lpy4oJg/oDaxxObl4uff5Svo4v1
hCsVF3AC80cS888+am83V073NaMLRszQjfbvN71WsK+QTX6IGVRbXEp8mzZCG7LQwnCZLHiiI6JQ
Pj+Zo6OCbGU69bF/Qe/IgZTPrb9C/mjvwnerEnycq90Z4AGZpz3dwKAK4mcKrXIiUDvnf0NQ0MlX
wX59vzJzcnoR/mxr/pnpxLtBjYAhN3ZwNFINDT+x0wF36AGHf1Dr3PvZQfuPVOckqI4bBgGaaU+U
uTt6RMI/gWSF0PmegNFPzVM5OhuT8goZTquA/dl84WfZxaOgnEhyAXNCCYEPhOUiFLbQoRdZ2n9W
xnwTF77ttmYV7F7QmoV+1kiGfehjcjI6oKqjPSppUr0JP9uQRZ23m5TA1k5RGUOoikm6VQKjHBs7
eR2Z+4jyInOB95jJ+LjGKZ1MowwdilH2YaYUx1Xb2NjsrKsQLQoL+P0CQdVjmtT9HKWY3vpfviLt
wzExhRUPlYHnxv+CK+CNHGt7ENN9nugBLc6qW2YfN9n3kP68uiJsxffU8Aj2nD57VnbACzNPwnoZ
VK8dcU+o3pUCX4QKzKI0WyHrBYIoe96U13kzfjbpbzu+mcmXX6Z/eBYam+9KM5OJxr5ev7R36SKG
PkyYQxI/PyAmpWR5nCgkvOXytzb68JRH36GVZU4Ie4dWURrc1qL+Jw6wIl0Toh3sH7GnqxnBqVVw
hyle5EZXVTtLqT8pn7Av7sFkRepK/eLuh7ujKwfqc1atwx0MPA8MCDNfHcu+nwJgB4L6X66Eft3S
LVPhkYRDCKxHiRhsV0BrprmwfABud4duOKXb5Yn5EsWoKtjZMSOhAbjlaCRfj3fpItnrNn6Ur7dt
tNJ77a5hMjpM6N+zYWS0KO48q6hba1MdcAn46615bVX8TZNLgermcKtRi8NSghn48gwAuSm0AIqi
RQo7Us9yyPvzNhED51xwXK8CYk9RI1j4M+IsAHZsupO+iqf2Y9MJUoXPgxWoouftc8VfsMReOUox
6nQuROIfwJ31ZjT3k8jUPiSAzWJlclkI0JuX+Aqt+vWTEHyNhK0Lw+liKaj4BNCVGG9Y3kcmhIlz
7aBzU8BatP0K70Cef3kBJeRcauknBwFRPYFZj6hImMxYQ6XCn3gNLdeHyX2k1o8xGM9Oj6m0m224
w4H0BZk1MspPoguY+gaG1yTD5L/mfh/Sn+89RBGCiibvUhFCaEfVn6FEAFqpJpVrmrJUFKWR88VO
/uAYJRkp8wtOO3lQlq75cFqV8abF9ORSUMSv/SstGu1Dg7ZtXZLesD+T6COmhnjNKtCn2omHPyW+
1S1i+BP+5cbuI7aO6RFEIp52EVLExbQUzjB99y4prFiUyEyZI2j2zjJ+utZY3u4xxH56BSnmLMlC
/RTgDhnAeRRIXR4DbPu1Amzqusp59cyF3ptViwG+N3kqtaVFHJwwiRTdJb06PWWsFNlqJX1dptJr
7QIlqA2EOOQXvQY3SAS758J8kzL7GTGSZZOlhFSDlVfyFqvKnE5pd+W7ZmPHJf24N+HWcY5OtjcU
tdCOT2tygdsxpG3F/GxqB9B9+XlJ0VYa2LDyPrhepz4ILiRP97LCvQZ2gmjIUJTBaPVPKHBbxf92
N5NIzeD88qw5X5s2pBc8mMPkI48gHZL1xFhZ3qmrwNtjPfllH4mY10u+na3SMqFP2hKkNW2QXlTk
s0YMx7o6o/BHxd8HWRYRHJassjOzhukwICD2sLMlB+ENdrKpfK+IV/CrZi0pwT0X0JCbd5jKEe8J
9RWWlKe0P1mF7407ARn3MD1n51pte/Ufkd++gKszldBthZuFoWnfRg93K+eB6MDxmNDWvTXohUMW
ncCBX69UKGZVXGwEtdfFyRl+lsZhKWtT9LjNEjnq6YiuNB/0E3A6FQyBl2MQEIu/ThEnFq7F2XA3
Q/eZ3ylrd8M7MgVxcOXvx+8H0V7YcpAhIVOn/mKPFu/PSIKUXkvcOOLFGk53RUCbAvfnjGSlRQu1
Ik6S0TLzhBfseUf84O8AA4anIQhZ7MIXGszrJAkA618cDcJRsO7BkqECvMFqIIFkIsCNrNAgqReZ
GMj4Dv7w/Cu93KGtyzLdlK18B+X/j9AANAMeHZYDS0ymetviSIWcS8+fOKBViHvsEopOPQTpgL+n
6MIIV1HX1qFVLTSq42DppnuKOmJij2Iu36x8lusfUXZoSmR6E2zRf4z1c/cWGDj3TO3ZWBxraipO
Z4Ol6MXwLMyb4QV08HvW+nczzH8qjhQnGACPrea9GyZadN1csd9tBy/cbnGvvQSU+DNu6fuZvFRc
9Xn3elQMMtaj72buiBRLCG5p+sE4fObZh7PvaPDgHlvXFr/rwGV4g92/zEny2G4lrXolAKGe2nGX
2r5bZgXNLRPlOEDLX6Afam7B1QOTvu7yahwmyl0oZUbLj57N8duibDFvC2WoJ03/a3H0a+SofMBv
LseZr0+r+O0p+WfH7hc2clHIVDr1q01mfllP6sn7yrFXwGIIvawWZnSFgWEdBAoCHA6o0+UvOcP+
q6c9YC4xxhBVjQtjMBZRNfV+9XNXTjiLelih+rSEXVQh9/2ch52X4hoXKvxSBh/ftpnp6RasliEL
EkK7AORgxuyX76GGCq2i1YGY/DFv1hZynZxGRp4p9yI+yAJMCu+YQFiOAMscDnbrlAseTYeYZkey
GfznKr8X7nkOsHh6BS9eR2UBWDwQyubA3+gmZVIcGGTgYvliddSS6/HSyUY8kGF+9mggidDfLzf+
nXkUGLaFgxUKbXbMcCQ4L8w/GBxH0AYaeWq6X1JwDReQv+YQufJjrRJsjQmHEc4MTvlIj8Laxx3d
tptdN//VDnqQz7qmhpuYHgoQ3RSC+QYq5wqkFF+bvNjcbHLsnOCcqoev51T3CoSUxsrZFjMBYpAK
nZPKRykmL+suoPB2JquD7bFrLRATLpcTXAQz0dgFOY2mGqNjUC7ieyNxahn8+/3UrihcQXCDcYLi
xr8R3JqzxhJHcYca7o8uUdeDbdimLZQhUxBm75XEnKlEp6SN8qs2qqfeZ7HwLMhXWsWl6G2EmD74
df9c0tG8PS4B5ShONgARB+QUXH/2O0VENGq8wIXu1EompRxDUVcUCIILzhcrTj+BZnE6YFDiFjyR
+agPNduH+wfI/kXHWY8XwG8tPtSBCHE9iOTt/Kj8/YWO3dOE1XJkkQ5GXr4HzDBU9uICrjPByo7+
zuyvIT3WTElQI8j60HVNW57CfvzItXlf9rWgTxESbWmhlvHDVNe5KOW+333u0+ElQx9pA/jiKK4F
z+lEK7iQXrUuo11/GxtGYd4S8PtKwUOYTiUuDWnYCwlKmwwMEL8QWnhQLgVp29zVclp1K4D6WjI5
9tFuopkrGP3l4RIel9AQKFrHVuz+swSW7Dy3pFEvoyyNzVvC22yPN0NUCk875fmfBB90XzUbUd0g
BSw9SuoaFcCxWHtGjMTEXQRyIbXwrOqUHQ6eX5pJ+6Y7QHr8zKtot0sjNmi3OvIjEKCOeOzRW/lw
w1GeMTari6uNGU+euEu6cfk/ypRAfQPa2DNc/llnOn6qR5PKumR3F7za4LZcdiN61u79wwvu9WrD
O/3m6P4osTey2lL7X1jY2AVHCsLZCVpPUdu6KkPbr5vdeYVg/5eaDjuwKV4iYKRbcth60rkZdqge
GizkaU4O1Qzk7F4Fwgf33rE3d/vVxPoqaQmdSM7+66LTiPKB7FXJkzGvRNsZp6TWV5Em66Lo41fB
QPjWY4AuNGuA4PTUTPmJcD+imazS8R2uxDY0PAv6Y7ij9YANIB0RDSg0MkDTbHCSfVzplid+wIVJ
H7zpFxKmxT4tRSrZV/iXImuA0qB7LPRduqCoTz29GLCNYC54G0kVsrZNnwND3IzkhCJ6Wo2sD9DW
Iu7HcV8B0iMpjx36s34flbEHITlAKmQtJWQiMj+XKwKdB1OvADH7WVpGLDvjnoDL+B1dX8OAeCFt
Ba0CzuKe0pNrApUqbp7NaOk6yxLjGsqL3d5Ha/2I6oxHbkbJ2ktV/oWJ9S4mcdgPGaqOJeKHWa3T
7fjc7kTyWZxdmfYrmYo7KnpKfVpqMuH7xqgS8oXvmyfHvZrs/cFXh5VzESEdJNnX5gISSUTlnhGB
x9+QiI04DXUMxrEAPtkE96KnATqZsYQ62dusmGk8gR7PNOgx68VYiRG/OKVFc6KK8tHRMzI1fKOn
I65UPukq2cTZn4nkSZ01UqNG6wK1gcdMvD1iu7uLGxoFuXTh+vfeSqRgDBVKDtYtD4nYr2000xN1
PE+xolprNWBgEN5W0E1ACQB4IEl/jQlxlIGyPz1MuXwGs1v9bgzE4Yd3AAeiQz1wsO0ZcRr3R6nC
K4cSE+izim6QIBWFNnxTpd/wv+bQEUGCqORjzabm25bismCU8dvhNcyLtE3FcmvL5Uo6tm36SdTU
o131fkqpYm5p2L+Mim9FXlvm3bWAZaFyIMttmp7yrdabZ/axZ7gYQ6gL1UAUNlkkd7ifkk5ZkS5x
bBgJ+jj/g9/9NPaouyUJ7dgIp6rsit7yoxYGb6ef0RwlMQXYc+8+TT+QV978L0mlM4YPoCHmz7R5
qvem0Daz4SZY0EWIQ/43ue67EkZY8Hk4hx2T/uHu14WNDCzzFCU4T5p3cSbdkVkoiTkgooZhMxRF
o60j4jcZwHCndxNPSZ9ruYgsKu1qdU0gqizA8E/NWSYFrxnBaoARLfkCJ3Dc4z/tixrr6J38zZAR
QMaVdJpt8ed3JS5tV2zIOxzoKWR0zODlHSao/2vLxjFoby6FukHXp0StHKMpRzpihoti0wz4nDwc
BdOhD6UuFPv3jyP5kin+OmmqEuKRtSbvpocOszxStP69rY3X8IlEVIWQ3CWTMei6q/B0EfR852qz
4wzwC7ndSAnz4GFjmIT8jl/b1UE7WjBbnxnptDeLV5NZMT1QupKLlTQ2Lo+0M3ClD/ckBRQ+Yn5X
MyzYd3UZX8yERsk8F7y1wnkDk1aCMKL7sCSlxprw3qs5Ay0zduqxCBkNAmQaotsBF5CHpzLkA518
/MPgXTGZcItKcBuRTcbmtzQlkLYIV732rOfFPnRFKTu4R4dvt2IZIJI5/JbX++lAKVKk6x24BacQ
6NL61f2etE89W+PtAHTJfKtbiqrfoIuMsibqTEXsZwRHo9hibKzerjO10bef6cEXtXoHaO2YEeTj
gSocn5Ic/Burdb2qq39arsLxkBfGUxLsKuodB/IHSpDg6pLUdGsFJAYnrVpninbeQZijyQrvupfF
jKA7pXif4ZNPHgyGZeTy070Y6lKvGmbOS54yXeinv0ieDstNG7cJX1Aoq6vykWw+G5qB98Ct5I/j
sDBqBkRYKP/Au+fB5qIJt3rXC81yTnsKemRCK8bp2MbZvZ5tOarFmTWyaJWN9POLSiZw4mK4U8Z1
F/T3133pg3FjzfDuk8OubTJ+8q4oSJS5MjBXWxIWCJ/7hYeRzrmluEuU8deyEiBo/r5+sZYTm+k/
jsD9/Mm3K4nHwBEzM/fKQI/ItYmIUWmMHw8UdUIyaCxTzZyaO/fitM/GwmPnTiCqyllNg9n5wAm2
dcwa6n8WEm1BpzcQUNThAp3iq6vKEMeY58iyoOI2OnTo5KptaWX5sqre2MhxkuOMqxSI2iF2RCKO
oigjsNCLcChSU5or1aAg7TeEHy+hEkgGTPdWf+RKmojtmLczUflfRHZxG1NTVSNODprdgFwhpRYv
Z+s5/4k4bvxNJMe1sKL1W9SbV+OlpquAryUtQj7OXKLzK50H1GOlG+l6xqslcsbwB2GfKgfIoXsl
5GHHIZ5KtK7cIU+3j8VhLOPF4PIPC5uVy50rVd/gWhVGWBX6QUQt0NnR20ltJWocvUmNP8fETXUy
fYc53TwU9LNAV4mHaeobUmcj1oOi+WIgR0IdGySPPQd0gQUYPXn+xE5icVGp6KRBasFp8pYuLVtt
Gz/fVrw3IzqcTGTAUzh/o8CCzHK3LArLAYUWmjeWJt0zsZgdO0Ygz0xd23a+fXYpqSI5q9cN35bi
/745z7zpPbPqEDmwFqviEVmIs7FjBeGM3PK5eXd2RupWrFxe07B4jTX0pzzhoc2Jp1Y8V0SSdbtP
zGx698Wa1D5oIHel8yXnBGZOWNbZ0+v81Nsi/YLWxih/pd8tEl8GAEep+LfC9OZvOEQ96uD84H89
vqmlmmXvPLht8y1GTJT1kxo3808Y3TExXk0d52KXyAk2Y2keqiYn5mLY2Ui76fk+YRN/XOd50lFY
A0KmemsS+Vw6sDUPF0SVQUrhfB+koGOAp47MHbuQCyRw7Uu7W6HzVqXX6b15gMYBRfXET2RtPKs6
X7pjMXevs0oI06CSsGEESBzyVCdm03sdAWywFZtqA1fl/o8Yp51v9oic9z1a1ch3kYIu3mFEAvIe
dh/Msk4Zav9skFBmMZw6dLCtOmeKmXDFMtTc6LQQkKBe+a8Mb4vkLsHlNuWQk0Ac8EPleJqswkP0
BUG529WIfFmZK8jjtb4neJzVB9cgT3lByZAk6I95RRIqUCD1Yj5sd6Omurl2xWPyQXlfdqnTf16g
aWl/V5PUvon5QnHucM9fQUGRq3UdjcyC5f7+TUEN0h89eI74Bm8yPuar867gXrlHNjN5LCndolro
NqUxW0wPUypwg455QCMXjumX0aDwafbKKV/YJ3momv3wH16g+nebm6Jx97+3FVHoXC1qJYkkSVUf
nwvGD60mY1PPI2bGOLKB97NgTluqfeC8xacj8YuAPht1A3wqZvnn1kdT/2Zd0mIoMh9tUu+gmm/o
y4N5tWhHhFbRH0+kDTmNpjmKr/5lbiPDGM2lOwNJQb65/H+t1KwDtc/lmRVIbPYav0dmpRWCZ/+i
A4An1PSoy/qCmW1rLCJ0DsSL296J6ooC3WJEJkC9VrQ5RMDksKW9RxF0kMBQo2Oya/T4AOpDj6ih
9UswZGOIFsAKIiplkkqR0YeW4fOrUj5QNl4YjNxFnwXvmW2co9zZ3IxKFqDkb74axYkshwCwGSu1
zH862s/P9MYdI2MubTnvgl2M1xAvulQ7hSDnMLxpCJdT1owfQue4NQ+qjEv8/cVUokNwtDn/Edsy
MTFvTN/7oc+EVbn/bc8ENw0RoayDRzh3TUG5s3ZofZvhxsFRZIbqcpyrIxVjT8zS3Eub+xU94yAe
wVI3txPVx/pMOpwJ/CMqb2LeeW7dBpWbUUX1EMLuBENYnzmmjTqPuqn/Qz4N9UXSRnEqYGbB3h7L
4kxWR7KEAibPZA8t9m0Rw0RfuaCawrsaldQMeEmL7B09DiOBnbVJqPKXcBVKc7y0q9F/b9WW+iXW
xw0qNBy4bzI83RiU61LP3XaSqdoWvEYOwG2FCJq8PvBkwZ7IPJT5wzNIXjve/kJP3/gQ9lCRBS41
Uj2H4xNWdLFkpVuNE1ceQOWAueFp7WbtHlf8TkUGiZ2DQ97TctVyzgSzItXIpFiTZv/b1Ie+JSsI
TBQQLn7NTvG+RFZOgxR80XE1ClMrjklHYtVHaOokAIksEvgK2Y3GZvNe1OskUg3sMkYsEWvUrHfi
0Szu+HJYU1uWx3Xab17kSEuqaKQiQ//uVTZ1wVfyKLepJKmEJB39XcCmrUNDa2o8ottq+4WE3ZBE
PcqYtZ1U6IsxgxcuC/U7/Rc+qQEtd9KoENdFYR9zb64OMkzuR7D210QG5wIr4ppL3rvmPHvd40YE
H/CEUWdfbHbClTjZM1F0fqxRGiVyn5FJMImV5DRBdxveDyPgmyikUZrjnJX/892T8zXWTxZ0vL2q
fmseTbWEowOptP2KTLQmEpGUKZGIMCz/r6ybghJVhFfve6RZMuWUfmfRXiH3Rv9v3acIXtFEzhpy
dFGCPPtQw0/hyHKI/ta3OW0GBPF/xPKEYMTOTFbyApENHVSnFR+TUA+nEJbm6lseo7h2epUn+Nxb
PtPvP/Mvhp9GHvXveSIdUfU0079xb2e6p1QdVAzJHHhjIRSpF9u9jiiRmoHOJ4vNbNyFGmQBVNxN
NmbPy5tw2jbltp/z0la5+bMly3HWF/ZUdkHW1XP7DRyiJAz8qGI78RNjAcA9LZnPqbFNBGEV29Qo
SOaO+sLdpf47xVD+bPOQmoXM5WvA+lHt92dDMv29Qiu+HhwvbkQwMyFthymF447M3HSMW/ebgOBw
BGkkqSlP5IFeRXeLT5JbYS6YdQx9Xx+EZxkLcHUm8wZHvrvSLk9mLVQf/YycLIqFM+1BX7LAT6VK
7RRgaa7mw31ZttbvpJtXm7bDyUrmSHtx64VFXFgMoSc3a5YXsD+wOQAw16CG1z0Y8orjbQSqWKvp
Kw5J1muBMK2AtVarM3JIFhuQ2anc/ocfQS+9EczN7f5IlJ40sNdTopOv+HuZ3/pGNQidz7UJyRHC
g3//7KbrIzIXcA/IRtf9c68gfAzhYz+lAUo20PC1UW81wvh6ESnqPr3KePUTynhjtCfy7slvU2nE
sOmMluTBLUc5y8HXrA4bZf4VpcD4G2Ee4RoAacCw8+5lcwuTtnlz6h1fDvdQJzLeL8pV1A08Pwp+
DZfkmS6arkvujkq7JJ0LnIz1uoVfJHU0Vz69mTB+0f7ghtSZiBWNst+N1zjYRY+gvmLhTdaQ96Vc
wi5KYO6DKayUMi5Dk8Sz999oSmwgvt4QVwuXI2YbSvwRbo+3t4VoIAtruaZEynBUB3BrZN6LD6Ux
bC/n3tOu2bhf0CNnT6CFSxKZo6A7SyEc3KSxEKm1FHrjLi7Xnxwd5zUWQfIOxsqJ8oWq2QGSJnR5
1I69owwLOkd97PKmSWG6Ficij/WSodU03PPv6mC+Mg1fbnzpwF7q5e/qznZlnSV37/HR57bQfRsy
AExi0FM7IqVg927ff0oKYVx5TIrGB4xVZkqmRogTLpaQuG7D4JKg+Lyao51Jet8XSGa2HY28naOo
Y4qcDv+84TA/9Jd+bESTaGXy+PTjkMd/GO3+rmo5kTWLPEAt2vdphKUVECItbBgklEOD+sYcTlQE
fd307LUTIDaGhGYrUJLnOWLhRm6O+R8uVWHhFlTTZ0/M13q78AVIv15UOyf/dpBcCTBWLOy8mxdI
ZODVEfA7gSIgA6cgJtOIDJN5cravy3Ei9+dXjm/DbkaLSKQyPCZz7UjtVbXjjnvrB9NjhLCwvmx5
78Q0Az7wsTYP6ntw5YyXsyP4FhCLicaO7t+vTq7JEQuokaUnecTqS22CKUajT+5c368xUzNrE6eb
IjMfNMmoNwIpAXldi32kXFseJ5L2fAUh2axySgLAUr+Jclx7bH7ukvOh8WGQSQabaxm8EHNNSzVz
kdSCXLoM4DkpXLuWh2tT/Pn5JJfzsX4GBHBGu48XBQ7qROUKHqCsVVW0I/2SD7DH49oiu8K/wQhb
dI5XSr1dzvbZhuBraaU/OYyWnrCXak3qudm51cDkPV38B1CMKLlz+vbeYKehejEu5tUjMu8T4TlQ
HYaVwvcgoG8vb1vISr4DMn/SL+S8kAAFxkdlO7jxKZuHEXYuUjZETlD7/8GsWmSR7e1HQpfU/6eE
uwm+ktGpvAnGmKjZrp5fO9WkF4xJrBRQ1AD7aaOWNDIr+Fj344qdRMcAj9zCT9ZPv4seTF0QNzHW
Pni6jDEUjKgl3cEG/1aXzWjqgPnURK5WF5FO+g9oKe/Yjy+VK8hvyA224pmc03MV2ez2ZNpKS28s
O90U2qFoWMFKSobz0gs1wEh55kDNCXSY/hwyp5gphUC+0BBt7j8TfMDWALTxZY/aCtaLbeYWjPd9
F4ZhsVfwyJpJZKWTmOC7gKBvzpCX6CJTtc2lJY+cDVG2lwzG0kGr4GczZzvu19IQ6jLBgXPoNOwZ
/UZJXLlGKdWp5j+lw8xKvAhAeSfusYEAy3Gkn4YUVnq/CjyEjOmU8V553uuIVq4pTZTxEdNNN1mX
Agr/wg7aXV8zAfe4KntWWf+03Y8x4zY12aQgX84cvO0waRR9umWpoDeGQsSsTuwljJgWOMwOPBY9
3jDJ73Y6qgpJvVllfHtQbcB6S3yBxgxjLktB54lqMnk+UBL1XBYaL285C6ATwDCUO1RntbtQ2+dD
0eYJKOsGlwVGEQlhzAMA56yatssZdyuh9Ndd3+k7W8a6PXagHfRswpJIOuTiSR0dKmgyK81J7PIr
aibI3wbJp2xw4MXArVhqMjNkK1HhZNBwCwBwS+Qajpsl79Nms6758MrrVfHUQB/BGhEdhvHmhSdg
d2UvfaZDC9d7iG6a/pmYhjViagU0dOdjT5lplOhCKw60auYEpzcdQnQHePfJdCQz900KXBJVBj/k
b9DDPhu4LHrqzCHELQy1SQYpSbKouy6BR/VDq2kmCNcqPGby5ep4bb7zPD2U0hWmkKDZVfna/buk
BeWpJmb4PB3tYBwmK3Mmbbf5vnq0kSnONs1agoXpswf3T2ax0k3JpSZKC4kULw5JIJk5RRjLaKX+
DsDjbdN5AlLsTuxQQgpYBDA8vb4xjE2v07tC2p5sAmhb5gBbgs/C+q2k1/MKMqHMRIsMrkFGIg7z
8Aa0pJpAYWmaOKVUWMnOp7lNd8LWhbAt3B3j2NQjPC6lG6hCIBLZJT5/MQGnRsjprGZU0+XCAzie
f7gbYKO8Sur8Hvw2lOrJWwbHsWjpcXEFQarw27JeoSM4mJLa1iljHFRZJa4HEoCPFbKcQ/sJvt8h
OB4nAnKVDutHN9tEt2Rs7N5eSCtBwffoIeHiGlBl5jjHHNffdI+CdGt/hr1B99AujMhG5ZmiMTna
govitTvPkaS/YgNfOMd4iqPOEBLix9c5kpsNHGQZX2ugKYGBfHrEiXmOz9UraNxqBk+4em8HxlBi
p+J4DekbfElZvMQUZk47bflI02Q8k1vmpWRUisPWkhXBR0ZLxxIdsfern1MVGFMOHJFpwOqivjSS
wiFR1Rfg0Yz4HAIJ7ioiEU5NE+y/KKWGtfT8Adz7voLt3OFBH0rhCgS6spLdGaX5QclU4uYyZY8I
kEOt0z5xJ+50uiBvP609hwAi8RMB7aobkF97PYJv7es1cCJyF3K3G50L7dqqLWjJZwd6WTjb/Oh0
gSraPefk1G5YEGwjYduDNMUPfG4bMoUOb+c7PYFoPVhHbLxVk7/my5bnnwJfgoZk1MHbwcHFB28K
eRRkVGSelgntEFYlRKdhIyLFlHQuPQSQH5+VFrMI0xO1D1KhnbxzEsQ7Dqieu+kTuqcf79LjezYT
TX9osYZDmynTGim0XOeB9rqtKnjlAMSpxMvEOSpjMjwEgCiZIb3ql2WBtjbGvFZvvKjPFP33YmWC
sW8RCs1W3EFZMpo1S6TXt/MZwMm4ML7sZIPgQCjkD6habieky4gYSTXSeD6vQHnw06f71p4Dp/jt
ZLQ4+ZXqCXb9wX1JuYastwQRNWeNs0m8j7K1hvQlvUgghjQyLfqJIOUg2X7QSX9jUXj9fAxMUjEk
mwHKMQyPv+7y2R1Snp/1ycQg/lMHdPrshu9/g7joMslyIm++YwfYcHwFLIKbbxGsFxE/ggBb+t22
GaKG8KStRyi7Y0Pycx01yihwpGU1E3fOuoFIOljRmiAaf5QT0Buhx6ADrSc2FYZDWHjr89VT0Zup
Qx/YdVFp9Lntb//1zvK7WPtUhawaisec3bxTgC0R+HbH/rjA0mFDsNNbaNxrUGBcTbIDnPb0VyWD
wjfkK5Pafu0sXECYTlISSeUagW6ytZ8aL/+a/tdK+acx9F/74ruvTweVYkG2hJs+UCrKN81AMIzJ
Xst89KWarTjLrnoZJHGK5SnnSq610FvC6QQ+y8ED4dffD+aPEjnoemRodQNFmpG0Uf7PvXOBp8Kl
lWc7pVa5qOVe87jXDUIcafZ0934mjr0dRLFADQjPG4EiWzPdWcg3IFQpNPpCXdwDuVYdijRbUvxN
q3QajP5beKnQeh/6xzzRe5DdHIQY5/apEZQJzjKBWdoaTqQJLICPBd7eIIryaRE9vh/qe773HtY6
dv9TuBkMO+1YyeT7vBL9GMbWBxIfUxs7Byx8AKFy8Pe55rNlxR/HK5D0bOPnP3v4YsMWEs1pHPLx
aDtK9VuQZ2opFy/6VqvPboXBfLyr32LjvkytqUYIsMeNLaumfSn0tBZaIipsmYOEH0i3lw0J7DTS
iv+Y/FqTh/ZY0m8bDsDajopJwjYfaG3LlV/rQXU9vVK3PVX368ytYg6uLtGXNKH2T2kcRWfJIxFn
JkycDU3d/scSPmSPNRcZfGxWBSYOnNmIgFuK490akx6l31FlAxH1fJnPydzAKpGeDf7uXamLrvH6
mxZAGY+gQTnV2gGy6wKKGSPbhM5//O0GpQVjiFEXhPkWJAUU3/d2+7xPv8Y0dj2ZB4nEDNZU5Pbb
VMdD4fhlTmx/YW6U5sst3I7wshk07uOytvUX5u+RBoCwbIRJn/Oy3R3gpp+ywypbsmzk9EPdmQcC
cCMf6VWlwkfzX07pH6yi7AstSpo0XzuZUdodN/d5ILILPs2MX3A+xsu/c5y0K9AFV1WpscUmKC02
Rdm8baGun60SPz3HHHMxLsqryJ1srTKeo4PWA2reFWNcmyVJr1yCNZRQfMog6HZGe4hU0frjiXVX
LLQ6qui6L1UtZ3NcDcdp1cjQHwQvS+bzC/vsiprSgNxL8h825t5vM1ifbhr+ftYBhLTnzLYAAco6
cHD3fuJMJR15ye9io+9cwm5vKP9r6CKDQj+WDIRfCjZI3dFi7tHI2nVixTls2IXyjV+SDjtgLV5S
SvcWyiz8QP28LNl9WNWtUxQCqTxyDLKmlMKkCXo/x2kjbeF+zLVhQLnaeUeVNZk2h96UsXS+N3zu
8+L4MMJA+Yn6Yh2hbhcNB7/Ilth7Lpf48QGXWVQR1IEirKdkcy8QxftH1RgkDbGjorqsZuryflNk
Th7EuYd2v1eA22EoobrJZ3S08SkPlzbadbDgI2/YPvTQOho6uQQqHTHscTHXVFHe+b4srDfFDJqu
y9b9No1m98PrfaIDFJOT1jmqy1s/pv+kjwxaRWDDfGFyIMM/9RTnNUT7k31hi4X5GOVWSkWmP0BJ
DtwsnnUAW8wllsXzGWk4V7tjUQwsr94eWBSRRuwKpqN53XntSzNrf5mVhx1ZTih3gXFtRNxkf23X
6cuY97SzyEykJyYS5md5P1YBOdHSP3cEJtN3O/v33hnDxROzAXEUZwK867U+ZckrvlUgjLdpt+AK
AOzyFlxPsETZsl0JsjJKnvpD4YXUuGVKa2XI298fJ0aX3pIAUSsPAFxAV4uFySUYx/7mpddm8XAq
BczPVOY+FIEhEaJZoxQAhIqugLb83O6Dkrup+YR6AjjHK/nZfBZsi9p9+OCr2Df64hp02pKSXdTZ
v0p0Y2FMN3Pk+rO8pOwgojGAPywBqWfRuiruJTfGyUYS3sCWe6K4Csx0XDxUzAV2VIzSWRzJkOH/
7Lc4OV8m+5QxWgmppI0b6ObSTs8lx8fmySNnH05wNMyi9pFRuy2cZ2Ie9ho7AvoksGcnGFwXWfRj
6Lev8OT6Gjd63UPqKK7uf+Jr9xHmvLdSVbZz/7rCqTizfbgtzrIMOa8MbHhTI4Rp9kIkF3EmG+vp
gzVBB3bFXy32bRMlEZTYNn/lovJX8Zt/omzw+tqsJssb28tWHf9sNDf0EEMTEM9sHgCv4NmL4z44
iTKoH+Bi7qVCKGDPpkyYtiyWs2RK3qeaLPGYJly2SSMiXv2eyRsNNxMdipKL24OkkwFcmNyaonBM
TvddSvIkDnkmN/jAwu8aY/39TnzYQtYrzAnttRJnKEZFPuf/8p3iD+W/8fP8ct/XjPJwnfMN+GqR
FtcpRtPs4rIPcKT5LZP/FiEemOWL8qeCuT9Kisz4+c29MOOWhAlTNOFX6VKk2A7WdoNUXhljB/4A
G9rgFzCV3KqGMLUKn9mPj2ppnt60EXwOf7B+Fo32K17Qy27cB9l9eCwIsgd+6orR+SS2maStntd0
XLf5pIAWhClrVCLoT5stEvQ5tI8IDaFRMQkkJvkDD62rLK+XhKa+4sMUBLlPthzxLf9Ugs9eZdT6
bSSm/uEc5KZwLgz1Sen2VOnObXCEXcfnQzegW9VKMiEBbQavq4/0D9StktSGnKT6funxVhKoTfpO
Lr2CRIarljZFZAXtNbADZo9OX4NO2+qZXmO8OdGCN9kVBb7x4mvZneRXWZ3UOixoeha9R15sc46j
IqGWFK7Vp1qeUSAH5OyBwrLg7DGpxQLL58BBmWSVBSSiJgNlJxyOJUy3wSFZTq2Z9IUp9b99aGhm
r7m7UZUS5JEGAr11OO6FYcxSQN4dUJpOi8VdfxlY/gMclFv1UI3EeaQWAqXVRsDCOj4/SdhSEN4c
rd9rM6pWkpDAEJrKIQ3cRCk2V/D1ZQV/4iv3DwWkETRPChZZeFj1hjhV3UWNX4H7u6iygtqqOcED
cVmhc4LFJw70MF+ivS5vRDWbqQ5zHlcTvSsMdaSMneMBQL4KkjDeY4/5gq76OBR2j1bwo2YsLKDl
tTXWQmUe23wZYfmf6exCvqxToxXui1jlVl1/3Ym7Pld4jhBnkaJJCHiOiM3z0SlrX/3oUzEKXisz
qzov5yyzY5dZxWtGHvprmro/ZpzuOEUxDebuC+y7t4btjAxljjwC2UHPB2qSQLSvOPDWZc/eee4E
Dqjos3LflIyy713AeCcYQvwjOtRyKd0nUva0Ky5Rf+G+QCc54ZOVcDGt4SYcZ/B0hM45fvVt/LHR
Hwm6R5ViaSkYTNyJbd+Q+dkG2zx0/7lXhqVQ3oyA8w4rDFX6b2SX7Ciwl1TeHHfJV68Wq6VLfgo4
6qlruzuilyZ8N8k+40BAMzfEp2jy4kuHEqfzywfkaxUE2JDyBJYbIHTPtJ0RSLszKw7mJwuPWYTd
o8xU3EhgYeIoJiMWOJnwmko64kon7U2BxAlj0H0uCarIaqVSRqTnFUdaqAwOHrSttP39BrY76Wvt
tZQ9Pr4Ysr8DENFAE3cpF4yihxLGKv2FDvI1dBowaqJtQxKqVKQsJhvGjTGNUpAW1woF2IqAFuOz
d7+gUvzX4p8jdpOO4N9B/SxL5cT2G7kfbG5ecn1Vg3mRY6iN6dr8f3C5rhzswEpZ1FafuyQwpamn
iipor+K5Ts/Zbe8k6uKrce6mwsOsmjSBxTwU07UpQHGud8sMpIC8ngqDEndMsT8BdLDKDRGG7dlX
jzvJUs2FjWIV79pCA20sk5qnzl0W84po0cEMPX0RIKfeVafikHB5lYGjQR6VaSZkGQs7U5kX3Ref
c+4K2NBlPKRsWC4olEYc5wJOVkT8TXko+dhWc/b33bEK1mrOwCeCCt3H7xsPk/FAAzp0m+Xr60Zt
RzRYCmo7VAvqiosEEXNPpA1/vJDlWE3QLgoUH3uw32KgDU5GfjMfp4PV3tPOmSaQa49tXHrYNhI6
W+FABtrwN45/71RundTs1rEnimjAxf0sv+gaWoVZmcu+8mSFUlCQJvMoIJZG3UTOjqNPUGajJB4t
xPJRCXJNqb9fggy++yrLeiBoYGddmanbDywaHcqrbKFz8E7f9Dc68amTGQWN6AJu9qoMN19TEPdN
Euhf3KQ0YAuK3t8iUhJq9WRz5lN/0+LTyPCxJdkYdaPBhuPskDOYh0v0EaIoAaLMcblnYqiQDZL7
alBpp+WiizLN3cn0zIEJAMaOfVYoBzTxiKLfcSpvmD9OKR92QoPgMCO268Yv9AW9Cs/Qx5avRU3W
lWItXaCE6LwQWM7X5y5D9ec7mqsaQc2Jk8mdpd6OgscRNRD4GAXrKz/qdpJ41zOBF2THWuuI7Vrg
dtoVNmMH2IraOF6YJOEosvCJ8yn83Bi4ZZ3PawHVpuU8q7c5qS2s6dGk7I9EzlkfaG4a/hKkgxlE
WYUF/EbyRCq0BJLxAf+v8UTL7BBwTyRo278Nl+Zru/n2W5uJp5uKTyQ6fK+5J/eBONSr4EC1JbVG
AmGZfOS7GqBFbLFjj9B/P4W3O+uU0RC24lXreVaUPgZfiknL/j+w8pT8fKq+hAJy0bKoIboQ2ml/
G79KpZlZSRd2kg/UvPQKPfepjTKCxhMLjTMwONVwjFRxNTb//DEvGTGNLatXBT5EvadqZqFcOpa5
OjmqNcUtHo01n20c2XsFTSmbrWoZCUP35HSaVM4AVjfQz6bkgEoMmi/v5uBVE9ypSohgBRsCrXdc
rk5Vst8GQabwTl2oaQ+QGz3xyAfqlfejGNzysvSLmSQN9clwuCBU4oZ1I4MWrUO1tdeFqS8gRLpr
z8FBTyPqhwNyY8hmZAgB+cZ0UYehuL4zrvP+fnLpKTbR2bOqilekRbPvO4HSknOity+G5WM2JGah
d3+0dktLayA4grQL+d1C3tisbpmQ2B5JoDGlXNkwLquKNdF+ik+QIH0gr1IWU+QzVP2SKKeNcr3K
Y+hz1Qq4AT3Jm9ILTQn7u9FoVUyXfBoEV5ApitaTbMNl93avTJq1w1NRglqEP+OPnSkIUQKyb1c0
sCgeYuDY78Gy9+QRXds3vmu3gpiGQCFaFwDk8MjdKfP7ycrMU0LbxK+8XegbSawlcDYQKdUqwvgC
s4kZdPld38i9emmTW3J0gIPsrnoQgO5Sryimbfhkv8KrEIcWki5Xsf6yS0cyadog+msBCS5DXK/a
rQ6EG4TNOvWEWmeRcxSP0LNcfyNGMoasZ2mahyJVaetkVXg2Ga5oWufDlm5D1EAjYKFH5cqDdRj/
eZzjIHGXZ60tv5zXEmFqyGRH0YXVZ/RXwnD+uFTA8Ky8zg5k6oc52SQpdcJqCx0EDyW4zn5btkUX
ESzhsP5egE4xxPzVBk5SO7dwuK/8eX5W6GIPCF5FOx8ldP1LcGG5ik136b0NaKhGvUv30YKPq0Sz
cs3EDRbyF5a027uIIueYBN1F0N2c+VpXpLw3HzIXe+4RHmMjaMsIQ1lSu//WHheq/+LRNBefRJU/
lA4dmD7G/6Llm+LsFiSwB+lH5JAidErs1vi5ns3HIDuySj7LaT448/ItAVG6n4bmN0gitmB5qTfI
OgygGkz2bkdqVdS4iyZNNNahVWhZVjH7aPs7/CA+uEuC94taYyEg3BOOEiyLI+F+7rgIupaDt28X
i6gMnKIrkEL5R8rREcGMyS0TL0AXDR00x2zoagTgUiW/o3qc5mLQieRDHS7VpLQhs/CYHAQwFuai
jdsqaKzKaA4xob2ENtZefEFJwqV9+eOuLLh84E/YvMYgTKjDOMHJyhYq1d/seXHryRY7X4Gz3gaN
V4aOr2shVGAeXseWESHCwd3s++dKmUvTnwnttsxxPL9AaNFHDc6o9GY4rmWUUiF4EH2y8MliMwG/
AfB92b5lLmeayhrLBLV2FQsIe4ZysM4kt7sEzfmgd7lmbJWkWEfEZFZoT/hqXeVMwtzaHBpTHHrh
B0EqwvLcsrBCzd+VGdoYf9rNLx6lrF+hxD2jkNA3qeOcPHf5ipl0MXVwzJY0YuyvEe0b/wgQLwvT
KKuo9BWXHQ5WGH6hVU5W51B3D4wLdcluu3/1x6WhJ6Fh4g8fNQcjbe+mqc85ILEij96O8lHKQOTc
TklLMFQXSmuOBPvMMzjfEMADNUmmFdHYuGaJ086eEZbhAf2XpwFP1b04w5tFapo0xdIjZS8fhTVA
b+LZ79gMze4eMRUgrhqebVtmsiGAuoUT87ve12H0aqekOonnX5KvuL8zm5AhT1spEe1IuH+Qx0o0
98JgVUvZW7lK9Jvpgc1fyGAb/JuSZV5BUyQ07Px+Dn06uMXuHJzTXZFX2NYqo1tTE4PiGVLOhtnI
ujJg9sZcjPc968oy4TOLebiBWd3fEe+TCLEvwbT3UQ8cAqPwY14OcdWWAVsJtdjyy3KE5izHXD0e
vkLNaAgwkRUx+AM86DEPnxOa0PobLA0QcjskkqLhIOz/6EhuackrOLF+ssM0I7cG9u9DB+ISElh5
TKG/KgJPBPW4C76buN+2hUwP6P5MwWbRFXxbDxcJPfKF+jM8B5SeB2BDXxl+G+FlKXRNqWnowHo7
0Wk8/sKEJnT3INs1VOptvheJ3O04DLOwurZBax/kDgIbZw42hPbIDSQMIA0Mg/mEM3JfF/USIBEC
lTwelIzoaei38I98Sr4leD4GOCwWt+Y+IbMyofTgbVHrG1SSFnlQyo9jiI6Q49wSGM5cQ35JzANQ
YLfdWrMOzP2nSvhoBOLVFSUgkZkQjOPU5USxl4O5ZCAofQzujtCphh4P+6XpnhXaP2z5VPDZPZjH
/JG3j7G0m4M4DOJLKFpRayl9QkCI3whxOeyHfUEtdLkrrean5X6U4Niez10r2ovnMVrPk06g0LG1
WhkkKGdjMsmcVIrQ7PUFxmHPSIf79aClbuopi9qYPUr9auYgVaCSTW5iOo3N1//emZhgKJcSvzR/
NLuc48vCiTY05naDywc01yngzGRCgMk7euGB0B0W63t9d66MXYGmsMeaKA0RQQvxNYVifdD9RGpB
qdTkhy5edKqAG+7G6f2DjMKXR1ZtCVcMUGU5VSFJg7mDFsPBhOIwuBIxTP8BbrUAqh5k00iXaegj
S3RzQNnUQxwNQNWhUPMhzqi133iUzmkvKHaYToiHojlLbslGzojiuxCGu7uM9tXdehZPqgDUrwTS
HlwM3Cqp+l1LV4FeccPTwuTws+OEuVX2COVhh9SQ/rz/ZmShqG/8QWgClVTf7mCK7jxnj2VWNjq2
LSkR68NYaEge+m97KW1VWYKULI2yDS/rUfRxG+zKstR7LlL1GS06a4G3CkBgHmkiMjX92fFCDBMb
+saBBmOikhJzEoSVZzkNOHg5VuKZlL3LwypqeBHErmK+P4DQGJ75PSoEq5nE4GiOfmj7hQ5bm8ws
ezr7V0WOKea+Gjknfd+F7U3aBtPPbx5qbiUFOsUxJ/4O+u21ig6AjY7cXNXSHcx5t2MWQjpDdxXE
5swGFldfvPRjQy8TJtAH0FHY7eD+08fucjyOoV99+EY6DLtPYCD/W6hJ3n0bdRpYnotzfsLGgFmS
sWIY66ubbvwBGJKD9kqtO997E9poTe3EyWH6cCDj/jE/lcsiyQQ6e6+3/uotsEcGYxt1nbmQXrNl
ftyHU0gxFnuCMSMHVlekhrG3JjeE4i0CY87+DIGoPLQKS6Fo4N4NXi8D1kucInlgIHr/6iEg6TAD
hvFit1eOzxJwi1qT3LduOeOFc5qqSVFUTjEipCjm4sBP5s1LLoVk07rRbNqRoZrK7W8/M40TLu1o
dQ/sJb/c6lQL9Abzc+zVGrLsd1KHBSa859HhKBfjPmexuadZkY4VUxU69LdTCxCaIkCDWrzDUoGn
Dte3ZhjF4sTXpvafoAdv9htIbdipOxTW67pNrlDWQtqUq5w9ktmssmgNZm31WE9KKmjoYUI4jyc6
d1FAts9q0U2LpOyTcjzT5r6gscPZ9d4Jlj1qcBILFn9ORs5uuBz0TzCtGDZH1FMN0bpF3dC2Zo+U
bSffcRfXsiz/JJ+iR17cmVhGp1BoYZp4dDVo89dAyu05PZ5AIo1F8e5i09tIQ49g84luse9e+he9
mmcftdIKR4utKIbQbSyuOcL5KVETl9oSSulPn1D6ANhgrKF+4xjwkAGZ0W47jHVgDuvnVccfuix3
l9Reo56DA7Xnnsy3xtkek8YotN2LSV2KV51Ms4xV08Qx32uHvS/RCV9BjXimasVMsUypV2zIz/0M
FTMvu99aMepO25lCYGG79F02TUnOOGNJwPYCLUrBRN5oFxY+RM20XpgAo8JyVq31WpgzHWd3KUxc
ZFWjRfkBAe1dZliN8AveKc/vzhbzLIRHj7iMZY+8CvwOrw/zjQzqW1RclFhRFk/Rhcw9XQD+MyXB
1tuDl6tMq1fjGAaboXVJFdWQwQsnF5Sr5JF5DYt0u1WpETqnZKRFEw9cY3A6gJY7XlsdAZgdleem
pa+UEynJQSR4itXgKfYz+xdhSU5fw6/CoZUfloycQka8KBBCCJe5MhVvd/9glH9xhw9cuPOp2rum
Pn3UsdZSar3G67LrCKh2G3OEBT5IA6+NxnLuTZDWVaWT81wrjZAFxM01BVzh5GOzSn1wSppaRh/S
SMyjTefuemge90aqmrmaQUBmrYptThCC4fNrA7U2jx6qSjiDy/KbP3M13hfk0cqviDNNSGduonbY
8I6tIkNettyUXlSTwrdGkzMZX2pZl7E6SeoUC0diJ+CMfVlCMwZa/KUIrZluXNfFAHHloIWYptx5
GFFBUd2CQ5kaqzXYfEJkS3ucXtZ1CzQ1f18m6QJ6NShcxELYApq32+i0eEQYgxkw12lY8pZKI/K4
8Ss0acw3PFE603yfKhYU7cJKE9F+ZzPhIxAXfhx2PP4fyavwVF17uI+I+2hREFAhga8jI9vZvl2s
ytmkE/Mr5L/0UTFR1Wci00au9x2vcfNO29ulSwDrg7PXdrJxF7lfND+JPWB2a8R0LK7poQuImgMK
J4XKdL0O8gkklyPN2edh2gmulgFCI2JHWeU0NYo7P9V5JP3konRppkqStALXEVn7tIpefU5BU5ya
AOZCUj9mG1NJnqc9YGIMpnBfATMAXHza+HAlljkHCm07ZNz/0t7tm9SzTUI/nQT1o/lMW7vueev9
WEHJcponA6QQ+sgF+v2aonE7odnwCs7ItSgpTF6zk8/vxW9B+BFDY+DItMq8MXf14P77fJwjEiDc
K6Q9DVZNU3ZT1SBpHEXlxiADu8lCEEMPEnnHWhWpVCn6RvWBaA2NVtmStirAw0IcousXu0PJ7/0b
ImBtTbCUB0GrOH8wrthPiU0tr+fQgF5cG5iQngJoOQidgjFUaTGmqcDXhMcX2BznZo0L7LnkcdVV
5FUlkpQ5ZH1+jma0dbSFUAWQL7CD2HJd0cPipRnm5eAKHU0388+BtFT3qs9LGIOh0QfjV2SoWzPn
uwNbl2QYvP6dI4CkKrmMDAy4qAludO5yjBx4XfGSdbq9/UDnnCSo0yzB3FqDYfE2fLt5/XE3N0ps
HLXVfK71wHH+beMvefbKCqc/EQL8seWgWSGFvAAAuzhD50UPSV1H4Ri6ZyQw/70MTkb/Ym+jawhG
m8w4wdroMiFRyOsVrPr0j37vRrKdR0MFxATyp+V7a8Zdm6gslIUUxFy4+RS07Ndyg4o72pp0u+Jp
9OpR65q0TejhNoLK2tCuXIaA9Gp0JfDPnferqTLuN4GoOj/RresFhCjf3QrNyZ71OHKn2DxYBjej
nVgLUGksc/uleev3ADp0elTD76d3rcv44zWUfkyVjvXV2NkZp0kt7sqAJbc6dXcI4j0uMaIjDshF
v1t4b9g5fpVFchHKsV+Scvj4GtIqARrITMaLCOwDvvCe7S/TgVr8lqDzE+nWYio+hqkcIcJeWgqg
W0ttG1scpc/lAKTr+bk3csK/duBS/pDlsYCCuPesTFqC1IfAN4rgX8JA0LlkUmVqHgFRtsF8rkHT
bMJ3k+3BkSd4RWUsf/l44OFDzkP6GWDjFJcHlkdbtuW++2NkxZfw282Z3CL8+yNMgPgEr+TH/a2L
19ASUyOuf2dM38w0P5W3+OxFJaenEPKG0DvocVhgoPCnWtnBDi+gB5bzuS63CXqSd1dxy+UXuNT+
E86/r9+AjDJnap7Pwx6MGUnqJ+XmQvtWnpqtufwYJGKamkP2vGE8RXZoTpMT2VI7N3dqG3klP6ss
ZAZPqQz2/OTIK0isRGG4xCGA+X3UCdPxgjAJyivnyPm6oHqon8P3UxQhTxnM7KoFOTm82THAI655
CZqxPlsyNP5jG+99UBdWkLSYpmhNbk1dbKOiK4PJV1Y6GPCbj5Kkqz+r5Mq5NVfcigqL1gmSavZL
A7ktcV/rEri40IrkjFrQJ9aANYSLN88mG+FmBR79jv9qGgEbOcgICPESEQDZnPTZgbQ9wzFpgaWI
ja9n4XxvQ39Pmu2hQi14nUCeFm+5wgFImQ5yubnZSJsX6La2zXWTai+rGEKuZo3xbgcwTyQYtfuI
5KOZSB0dAcOVj7LnbRe8GcH21KUM3+y15QtMsQ5maxJRUEDCKVaPSoWZEHH0UZAQJGiovL6rnynI
/p6npSUXaIzFxNyxrQV+q0okuQjCfjhe4wCRraid4HNg2hjPCLAqIkxwj34d7ReG1SzT1DCiYDQI
U0fjkSTQGH1cHanBofXGU41c/Xjl7bhoTvf6YDVJLfzxxISuXF4P8XdLSZWD27zVrAWGm/YpKGa1
JuKxIbSxwoxaYHIpuwy9I4mrx4fi+ITOgfCKOgGe4XZhxYz2HOzYcyHpW3ls7V9DLaxZeJ61w9tn
HCakqkGngJvUhxzQfmgMigAwBovFrLCpWp1DCzA/9wmFbn+glqDtdbCfdRL8QivDrR19rv/N32IL
wcnMKEpbysYA5ajgEcnNVsmsoboVxqoTu+/UYnV+KOdJr3clxwZdB9I/GzuRZu5SlKuUIr6IT1t/
rY4Owg7kCWLDBmVMp/gdjH2rj1TLlusWjm4K9WZw7+qKNWJk+cTCBlqL8On91rPehqy2nuKR8iio
SM8n1xiCQBs6wqAGvRNKNQdBaumj+5DvvKAIrquNVXA58KrfMtILVHtg48o9vliKVlg9uRL0yN3w
c3RFiL9rZG3jSFr11xm+xpbQgsg0HgvauvkiNOdcecmo1n/Dv2c+O/E9ZM13CQHfnrGkayg6NgO0
N+eWyqVReSvZZ6Bm3HqmZ7mAT3lSLa3FExD4XO63oq0l72E3TZVzgxF2DjrY/BrsxPnN01jm62oj
fdgFAUx+lgpgThf0bcedfh3iS366cK+3qdsG9IHrNPa09B4YzHNK6vYfTxwA1DNusRAEt7JVH16e
Zs7IhJ/mI2paGmjqdj+48uv9gwDbli/12ONx/by886bZP+7MWVRqktddV6a5ASclhoGJ+f7LmFOi
R30mI3TumTz6GBOCVqaWbL/6ds2cT+wFdSqF9u8j7oKVENiJQWO7LDJE3pGiPkuyQ/S6etNJrLag
1Kai4YUbN1ZgjimVuvMdUqKGRXLu8FhMlB5MGh8aF5nLLmhIE7+Ndv5VmPHLqgjalinJHRlyfN5s
Rb6vEXWGUKICbGQDc0XlrcWMHf7ujID5e69OyzWD7lSYCsS4nuw9MxXbeWz1jqz+qCeoiNA9MJyx
m9IJul1br+Ocn8uJAPA4KfWbY70BwSGnsjF9ihu52QaHEjI6TZWgZ7pEZaa6NW2qVm3L70O8jG4g
rrfON4SfLhA8rv4X1IXwVALGlUtjTAQb3TnuchGTUS+slNsJMLFv14cZy6vbcmUCIgemvpcCabgz
nxahZpUOzbb2Po4Luj2Fw79igV8X0meWel4mEvW0Djp37YLNaqWIN7q5551LmMu8J21fACMjBoCb
wOIYfc11sYSDWv5dpDqS5ppALkuf+3tR2nxYsCIYAf2jUKtCfTwBtlGITMk9WrJk5pa5RDnjowBy
I2cn/aRsqn5CYPFurye7Pfc8RmpbewimeFMXzQQI2b+Botz9fNFgsONDTkrC8ZxmXdoKGnoyUyvg
IAtbNk/ayeRhAEA734cCW5yWs9/wJuKnbC+g5gbMJ0FLrgZW+2LxRoniWBndaUZcyiDMciJQfjKX
OoHbgdqUqVRe1Qu37orvUjreR3kuCKckDj8q62QN+WVnQqL3xtcHFA74ivkl0W61v+wMvRhjCvjm
1eCP/iwApq+htPnbgCKeIOKiEr/lrQyRCd6CK+gSbT7sQofIhGFeEskaQrNuuJF1Lm89u+nhr22X
e4hGbIsnVZz9NuJeUi2Jscx14rXLqkNRlvJxst0h0U3/Y+4OraYi3kOL37edWEmF4OqBUDSvd9MO
vRa4eoBJxp1k3GhWhy1pdBhqRmHykV3k8Trm/q5bz3N426Nzz1Y5F6oZHGsYu2UZ68daq3JSKX6x
gK8tV35SUIPst7JSQ5hb1Zq7hpl3HyCtmt3qg/61R/JFQsuAiDloMR6v7tPM/6/VT3BNGjNEmLhp
gjLq0mjsz2ZRnB2bbg0G1p7iC8nTf6/Z0EsXWHiR/FxOnYD1DaQmVNjYZLlWqCTZ+Tew0fz34UQu
WDJCXPz70fP6jUiUQez2TfwkUFItXvGou0lH53cG+ADji8MmJWSk5nhobovHVm91T95IRjX/brim
UP2Dt5DOe1OHpgRvzf0IDNbuDhmrhFfYKuGXKgvAvd3acJHT1R/GQWmPnOCMoMyKM9xidrweaULx
Px2Y+djKw3Fe7vINi3CtpA766KHcvl2zKAKPBLPWde7rCL9E3h7fa+ugHHR53hPOSW0e4OPgztzZ
/kGOf8Iy+vO1eUoTWm6xquCOrc2BBJIQYWvkM7txT3tvEY56/I4dsbvo9Ua8a3cO2/uGOnaH6f3W
Hf2FIVNdxzbcmdUeBYvyLbaCX+En9oW9X00hDnOi9XwjBEGvZ3gfzv4gzLDgfwLBDvxEwXvYgGyh
ZjBmIRzHUvAzR8txZJH/hCLIwORsRF+LgomFuGXjvDIIE9QS9Bv3hBlD4pClDKuA5EFRAjtc4PJz
bSl6t0CsXzD8Et5vi6ABWu7cGU+G3zCZw93BvU6Y0GRu2EbGp61S45GUX3Uz2KFkaGWSnc2i8pUQ
H7F7T+LPIyy7rjzXxMvLlEDLA6qrvgrZI7hhGRoyXVLGPexP3lfjfHahJQ9JoyCJ99+pEhwC0ono
M/PCIWZ43jTyHFuCGyHApkCOmWSTDFm1H1K4nPFt/rzPv0hhFRsEjNbwVCtbS82GcJ8WTImiHqYj
hbkwLyHvjnFX4bpB14w1sj7TORBnTUhnSfxxcQqGD9mlZ3id3UTD0E0ujuqP/f9fmPpROeIRokIj
nRlcDvrrg6dbGoG2YxY/IzY33zgN745+08k0lX6Mank9xDBAZriPZKi9vmjUESx0ZiMJjAo9D5NE
rHMngw6ZlBJYGANTPSr0/XN18MBCEKAJbwmlD+q1E1KPXZyx9vf5t3vUGqeSsZ/Td91AP5mTPPMr
5wTKGemAnrF2Aq25o8Im2UXKhACwIzXCQRsWFRb6YN62PzJv1KJfEsfpaZ9ezmt2eiu8p0OuNgW8
5f7+N+DtPOcBhfstZpXDBTDKQ3xw8K1lM+MfJHh7UT71WPVI964dWXOckknDEUrC2ZI4WNkuDWfY
nH8QCKM+PaMbohDaM4tCjYvdph14UNf1OK1iFYQuXpONNDc/NxtMeSi1H6+3/1utei8pKZqcELse
bNJoMvi9A95StGtgFJbB4yyFWmeaC/46/MTLSlXiO07z3Uo9u9g7hKEvB2L8ZHMNtj6U2pVBw1eb
ggehvauYihY1uG44eH2O4+MlCEc+qsUTZ5mEA1ja1KJXX+0n8elCfrTXvqsTgKrtaCvkNI32jrm8
9IT3EPIMdfsEhvZSyQ1f0mlbSdVfnbo0tJczmGye4QUOoKj76dYcVk4B/2Mi5G7en/U9CVYlsrPh
mLIV2/WdDkbxC/moUjLcU5s2Js8+10usyhZzmRy9KKs/3Roq1LCGADd8fnJDcz/oNrZT22sj1j0E
UTEnJ4+m3dW0EDPoBfZ/eIShcX8hGAHmF09G86MTD7gLLT+9sM4hooc+QhY/FJaAZrevdGldIvur
8afOXM+rqy5o7AO3ZUY47f5pez5sfwG3EKjFT5EwW+W+Bswwk+b1/v8o92mZ5feZEXuPnbTn8Ypb
51ha+PbpS1cX1M2dJiCtfLxp5EkbaubmHS3/7F02d1TsNm/bMe8fP9D5eK7euvC+kj9sW6qZEWyg
D21xoXZ08EYFtMTzuwYcfbu4pERdQx0oydDFiy0P55ltRd88DZqCbNKPbs5etMU3e5nJLrYPqwjP
2gseDIkKUtcS/mmStBt5xA2+2OIRastgCPGtRymVL9z8/CEc2Mzfa0woPGjewcbLwoxJPus3XqOA
flLmACNnosArtu9+V6VaBLXKQH4lJUm89gq8JCvDye31aSBUgiBADy9JyMn2AHiG8UH+o7Yo9h5D
upmEM/yJRYTqDPR2hadmHd3ri4bg/eASXPg372+Ul4QuMGPuMrozlHnOwWMmOq+78ypniHY8KU8Q
QH1GMz9HNnIrORu9qwFRN1Rd03gl+6jRUF4XMyodjCp3z82OZCOn8j9LHNEt9bBDpP+qFb9SyvkG
OVuhKV6ma2v1TtIGhIcPTZFtSFIT5cisC7oki4takCN0bP42vUZl9xEqQwJcROZQ+48+uQ0Ce/C+
qOr/wQmmErLfj2Y4VOTQdz21IDLckTZfWNO5drfHAizCLEYHj0vdoX9bXK/22YLK5X6UCiB1MxWM
EnbSDQgsNfSRK7F3nHdiRtNl/rp3z11iivbIOFTuo/fC6gHgpkC59MDNqlPvgz52ifUv2rrStyRe
YCE+fiiOJ/BvEtVvEJXnHWAzc5ASzw/yuClWgaEm48Dive3Xp6tckBDO4atd8wC+Flk0yhi+p0dM
GheRk86JPJjdftMYxSIFjwENrdkFQTe1cu4m3yqkiFAHyCpg5ska0Dvu0oAqStHbjorAoBNWpYET
lBbCW/oiFBy94bmTMQDNo+Tzcyf4PewP2sY0JMos9CTrMKPD7E0rhK++J/5pPyRupSNDI0RFfGbi
7kWipICQHsbufx8s+NEIWUSNpYU4GT2pk3Gy3mMdwlxC/BoP0NZd89py/9pm+1U6gtJCX5P+JQ92
ek+fjQwlNsEfeLg+BAUaRttzUzAsgyD14B002NWgBF46FwLfciflB5pLh0VtPBahxvJF+DN2CaXj
X1qG6AIHugtV/Gdr4FPT6td/5HyeuDmHL2sKZBOUtojeZj1pjSy101jZgtFKTAlk0jimmAcxB1vm
+U7hxzrZ6y9LsKtp9JOc3thxJEDDo305vF6PY0Cx9bWuEApg7nkbK3eIRpsjvAaI9ZBiVdSlwciU
As2O0WJ/eR0rP3fcxeyieYF1swE+xMGcXaE5/tsasClpqq3BH5Owhc3D1xT5FmvhmL5hs+gKTWxk
EHQJo2I2bwNmB/f8VLBbnrzga2dcCQ34ev8haGiv/+tXghSW2zHvtjty92XfouJNpaXhPKUYsTGR
kp+g+oSQvN7Wm14L2k5lvy2PIq0BHBtPhWRJ7TwAv4WLHf+VF8AIrqO3ccHSxio6OVqriPABEgP/
5o1XqrLxXS57mTQ3uVygteyuCrf7eZ3efnNcnEzbzcs5X293f6T1kLQ3YsBqZiYuIw+BDKmlhEDj
o/CWshzj0o1EEJafS2hh13Hj+JW9rSl0t7pZnQKttIJoFKL/mohnbtNYv20+81UcGcnarMG8npMO
BGj5PvAogZeXAcZbM1Ra67L0Jg9iH9/fETiikZ/PVcwk7qTeQfopbvNtSsLVbDFCExKOHcKxNgWE
zySZblXMTHD+hX6vNhpM76G9HcnvB187x19ir5itzaJs6Yg3L1957UWEPGkj5AlGsg9feSFngH6+
kGtQ21WRoVgGRTVYF2+RUKtJMUC76CEcq2hRRgnrH5YjjvIU9T4dSav3PwBAU6obALtsgMSA1GUx
CRIa/FTspFB6WZdS1Aofzf0Ms5j43k4TrrqIZGaUg6aLxtS+9LhODUif7MLUESZ5M7W/uCR35tHr
Sb2fVBWgK+1KX1y8T3Eyp60pDLOlkGZsHr51Kzx8m2/P+jFPIAO2MD/s13aJfyAAZbBEqbA3Qqm4
1D+3MkXaFDr+3BsXO85HF2wzEYRWX2zxjWYtATws23IdNRHAQM+H62BEEhmC+F/owDLGC17S1XX4
X1T8sjcYDn8wbZ9ijhXRGFguk8N4gByF7Fp7gm4pdiqCrE5gCGumtOr6hGBRNXOwgOkx87R6vkO1
FauhLk90CuQ4wAxkYeR+2TIDUTgEkd0fFhRzKuxcz7dt+ttUUrv9vgTBPV6YTWkgbhuHKsbOUTyW
gj++WyoAv1jo7m1LPLYEbI7vrXDY9eul/CyOHZzo/rhyprUt7sedY5b+4nJ2L0K5lvYf5ektz48o
d0ZPgbaD45OjizvXp1ONYnkwjO/sqrJBwOL0ftan1/9XbBaK2ZBrN8JdTKVOkc3OjnfSWjMowKOP
aTLcCQLIEWzdpNHog60kqueysiLVeDL6J1b9d0AiEY3JjYKsNFcQ7ac4WQvO0slffekZDi4BguZ3
5yqiHW60rNRD6rZGtua9/NZ7HWn8xYjwb/Rai3YiOTPblqt82mbw69BE1q69O2DVkZ7pWPUq/zZ3
j/aq3EfuATxgl2y3HeWii4ICG+WD8VYR29Og2Wvp03zCIOuETf6601z/leMv96VJDUvkQxRUfwnS
wJud/mxmsvzNjxBvQQjf3WW3s1hPd9qkfN3qririeDkSshcO8wyIwHbF0iTiyccPfDVPMCv9UgaS
RPjQgwGkPY1G5mWWa80ft7DfkcoK8Z185dwV27tCyXz0T1rRDVY27BRCPvFNW2l5X5r5d36sWINL
+ciBqj5KfKBbX7M6TjvYsZtpSComa0QVpRXey2KpiZeDF3J8yT+Er6uPhRkJYGvQPNMuZH5CNCXo
hQXXB2B3V9sDG3UR8nGH5JvPRTV2gBNStqEPN8UNY6rDwjX1GYyXXz9491M1rr3YfZCow5R0UpB+
XUNqilBJyhRlit+rAj/vgpRNC4fEOmNlZeYa4bHT4rKO5LyaQH7i5ZohC67QlqCtgWZ7gmd+Mp4Q
P/kvWaznh/f/914ogGAJp397ham8v1MeTq2kLGpg8Kn9wEtRlMf8o8DuXeRMzmrZMrwqNUWOCb2p
4IXUJ8uD+yFcWpjaTmqsHwP9YsfpiiV/gQxTxW5UGW0ECapWvPyeb/w48jk3iShchJ3PBpNb+d+M
bZCI2NnI9zxJr+HeHm62js3ECBOzK1f1+wIWLTBhnoQ9WGtu8gWV7hvt0yveZ9IH64oX8Z/A9mn+
IPcFuu6crU6W3aWzPizPhCeL20zm2hstNGbqfypF/HOwPN1CbMhsnFVg9HFvEBLBqOiFTUxMiqgG
KU5m7wYdK3uH4nZuzvAiuCiqYG9qvtVMpedHCOulG8YmtpuL5xIVGnp3xcehpDF8nOjZAo0HUUV6
gBtsw+VSx4M5ZHBqsUx1ktcd1CVxhKAk+s+qKrDOoaZmWesFTaJSRlTGx8ENNI644gD8LKbGFwhY
7CoaqlrHbzkmIPtHghvRsDY7smkj4ROpCSOdHHd2+4Mb6D9OfSebvUOi1R9NDZs30XucghooWP6q
MJ0VVpdJJzPgxFv2TfimOUz3B5UhiNwcitZNVD3ycNFqwiBi6KaAL1PAaOBNwq7CiAwkQSqcHrkP
NgXYBZKwnxd8rDNpJQzJUK8SbEp6ZI2vMM2aFVp0WKsrrD3E3nSJ2PsDPtD9PwFjk6QQdGUVoVHP
kL2ZvWrHim2K9EbcMZNfHiCiFhbXoVl1fOMU/64/YkkFSFq/Ng/l1xic6h31HvNfN3ug4HLzJosa
hCm6v2wvLbJx4+qAjYEmpSjjqNSCT0JI4CDbGk3KxNkuMxBxVmaDW0VOItLlFgIDpn5yyMwU8yw8
yCHVFtGjPuYuPgk2UC0GnXlqUD/ZR+dyYS4jEgyZAx3E9VMxj3DdWCyx7YkxGY/F9yXy4uhcxMkQ
jEeTwBhJfgJaYgMxNeBIo7zd+wGKxuP9wZcC3frOmXEnHMasWJleDKW8op4MO5D7yWlVTtBC/EDl
c7RAQkxYQx3k2ZsJuXu+6uqEbWVBcIFW98OCrJLT2SSD5ZQE2mQVNXY1NkDVdraSJPe/cA8QKOA9
vPLjEXa0DoENG5qs1aSzzcQracY+USKNMDsMrxD/pXqvVPhL+6nhAKdkF8YX4sMluaj+iGGn7ObZ
HBEq74w4SZbMRx5Utw50FcDkndl5LXzxOpKZnDR+kJItkHx+bjoK57QZFfZ5OQRvKj5O3h7znRy/
F3E+tNAy40OU4DbKQohhDuh4QqkPpsMiDyd9zvL/O+Vnn9K3EJov6gmW4gU9A+PAwzdW4IFBIItz
bKAO2d2XmZXFjV0n6JjlA0t6LLhbnKxUboDu7FgU4kr4yBr4/USNKxew+p7AVruQRoI4aBkx6zNi
E5tInG0Z+IX2t+Rafwl7l0Rmm27PUMJJPmC7BSuXQdY2/hfIEyjju2E7FT/DlMfk4aiGCWMSqLxt
oiBxmXWys3DCTwc7Gg63XDGeWoLf9u+5RRKdp6CCBqAdLPOXYQFh4csJ1BsPzXAn/0pbyoI6ZGS+
fqq09UvZv7plnmzX95UzrweEnAd6vll53+5/9fWf80Cs1iegdVne+PPIsbt1qX/emCocSu4WaP0j
aYpbMqD/H1d9VGicKv/BC8gto3HtlorItg4jEi+FLiJlQwnHeeVwRbc6yQnDwJTx3E4T7vM8+v0Z
mAiFzzli4IXaKofa10FhYlQsqNvxbgp7P6cg8IkI+VzxdLox/7nA11OGpWE2H+MpjOmy3pKvfzw0
V6qy5Uo94B6Cpi0/0t/TCod5t+UJvfWtlLDEsXFJvgefxAs6mZrWsBXVoR+5sqzLxb3/MXbd7rM0
SJD23+KLLMQkU5SXz3K/yQL6J5yKKGAVTNJQwrlX5Rg4/jpL6SRsIIm/XDKwNFOadJHG0YswKBfu
bSffcpwQJwbfpzjN9sme6YkPkDZqYi8KDshH3bLYmnreuEhbmOKVPue1onu7b42gET6ZL756ysMx
2d6nhb3uygWZgxZr1XfNldwI9tsjMmul9GfktG1Ae8FNeWpwl2g+rtpvYDL+pwDln3o/CLRd9RNc
0ulggEXx85ktlnW/aTWjd8nPX7F6upkXKXbofqJqR3QDKvHu3drYSevg69QPoP73vU2uF8LOkJnM
THze8Op5IFZhCqYmmcEgsTQm4Z1ARQn5K+I1u0szRpr56aUod1IxHp/eyqaQygWTzDCMvurC5ufn
4CKIC9EwktohusI4n9G0HCKAcI4oappt112Z5SZ3MqQmZD4s/6Ou8Sjht8tpr7HFrJWQpWQvX0PB
3DSbhza0ccKPMflfdtuU/J230f71YoVmaqLPhgqYff3sb5w3/cV7CQOr+4bEL4sXTxoUVq0JH4P3
MsUsPVvIMy3CttVWzbaTSNCc8kvOrhivqTINzn6uByRkyDemj9Cz4TCVHjnrPoqJ8NgleVZjCqz1
IhTBO4trcpaf8T0dwSZ6jeQ9u5T+hXoHq0u7fCbjSKopHjK4Hmno2XDZwoi9pQkuVjsbTI2X461d
5IWIIcYn2l4S7Yw+rq5A8fmf1pDvP+AzO41rggUSxNhhEhLiUtLhqhgo/A67xGYAEA6gwDjZ6bqY
kYujRGvhyv2YB9ws6aCjeMFXNhBysRUzHUeqzBvRamwpGBvktBSMqAlZqNC53sadDgL5rrcWemLN
RIe6PLeus+Eskse4IsB+CC+XvhVFhXtudBnbX5V64tUWMyzqeObz1q0Jt6vCpYa+HtNmbliRVd4F
PuKanf8uddP5wsjEPcGcy2+/sZCNFwCvuEDlvmAbdAsKNV9FLaemUilDDSalVtKCFCWIdTAAoPEz
OjxObQfOUBSJDXWPwkt/W74rHAdCqeEs0ljv86loWP2VqptC5T8BFeIsHml5YgAv1O2ONaFiiMxv
oXc2BHKaJNliA1snu4k8wSQv9NGso15C6YMaDsgoOcJoj6Nhzd9iISzsHR1hzQWi25nMy7xPuU2s
XT8nPMyYLqrHhDkHAQz7cqJYa2cZm81YWs9rtSKAKtldSJe2f0//i7vJt/EtC62Cl/1GpyterVA2
+FfQwZ6/t1sdIDUe7oycoEX/Hy3sfd5ZaWzJPHGBe/F+HyC4p68q9pIMhpEly42ShZuqNCxOyznS
hr5o1w0JT++j0wl0H8bVzLJ8T0IXUfPTR/3Nfq3O2L+6wFr6IcmMYx3S5vYUIVjHjVaa+NVqsrUY
h/jtec4R/HibHNzwdHtcXh4KJOYbRa3xYRdrF4OX+eWcMK13Y63QaCGBXpB9IfTiliiFk0sHPMsU
McScYrFrYs8Krl/pLWoTF7r1WYQxT2r/kizGbMv7H+yL9xwg9D4zUugg5zwjmvpak+n0d31eQ3dW
yOirbLGbsjIAnj4a0+2P95g0YCw7GpUBHm/PqD5mgjU8Ym4ARs6VEM9yPNB0eYp8g2oE1bqgoWnp
ssUU7+u5ykAxqlgAtTZlMt7+3QeplNuswe4zeeYuPZQdhYPmtkvIO6tgTPakwf2qMaqYn12Bw4U9
ZGfuLUQswu3zEiXIybAeyM1GDplSho+Nvttymgkz8WszH2JIgDk6eAe7Qf9H8x5u+QSoqWH2XpPN
JbN1P3O/HDwrZgLkBuO+jQBU46TpMDaStEpZY7WjBOiRk6HTMfZU/NQm1euCZipvvUtShEnzQiei
PU2QaOzF2W98hD5YLKkCtLPBKS00bku1RBci98yotBrakD8BvkdYyKso3P2j1bDVb1c/W1Bq1Qp4
WI3wr1XS7d721mehvHEgtfYrz0MIIN2GIVhPb0BApnM/FI0u/GZltfU/5nK0LSoV7VVNKvgSDgL1
bG4EFnuneJA02F5HxtBkXYsDenSVNQMvAz6kEYoZCvg+clJolvafp7Ipksng2FsKUd9MZm7e9KQS
uLLg7C/o/Lf6sCEBlsaysetkOq/TSTUvNvtzpCWLmgwhhbF+LTX0tegNaAKmV8kalk7zoau05U2g
xwuAht2KBisNdiTzUJ4UQlKX4RwR3Z3XYb6wFiaZvdk5l8GqgO0HY83e/PGAyA8qyD0LM7LaNSLA
SfTx43itx/pXR1t0Vh5STk1+vxuaoBxSTccqjRuKnxXGtSDPPObPPclJbarmHdXtfILfO4eTD5j4
SP9OG2jQQFjmZqWweqzo9kwmFxjP2l64dkzU5TWifxqNZaoil1In3qhiYgdql2ldu9mOn40jcV01
aFJPSguNbSeub4Iqbx9U4R31tPfO/G6p285ytaCFc2eiwckiFlwD+DzkajPzCPORPWdd3OzF+eA9
q+epjQSKKmXIs3unVr2LFaF51BLQ+adc8DCrj5TB8n4kFri27cMur/rw/i4D6O+ULc2/zNybuEMl
9NMvBIHMSq6+6CgIS0MaUwrx/DBBe9Xk2gZNX6ky76tF+Ae36QdouQPLgw/KReUuPZSk8YdJiwy8
CHvqOp67BvjaCZV3jS6OKkcMIvBwee6HMfRen2tBy8d5NmUs7ojZ0SNtCevG1gdj0sg1yhuhWcO1
NEEf6NGfARIREas18FCLdfkB3ygmnQGcwtWsQqTOxyeG92DlpV3wfZ/iq61Mu2Z0o+opJXE0a0vf
ugqxOuUgUushyLGCz0ujtKv5bhqaayO7vUIusvVcYv125a5btf3nTwf8Nn+hzVUw1ly4V14XimN+
STiMQP4h2ahPX1oVnmuI3+KLsunsB/Qk4WNx2Uj2U2eOs41wqsAkx+oSwtF0tmByQMyPvzzTpoTE
DuMbd3i3O5E40uMt6hlDtIMbyZVrtBglWLXvmSNuxUmu2/IR7qrEJwP3CM0/p80H87LnQ2UDRzYL
uR29PUo6lZw+iks+gkrw54ANdHzng50p2dFpwQcJYI3whXmoyC0uPrsntwKTkLGKtnJGURM+QeCQ
e1jE6qSdDr2Sk1T8ZOL8ktVh/Fl1kjZPS77zMyYtzrO/T27ORYZqMrqhwLxV+ZSiQQHYYLD1wd7I
ReInv5+2dRsysMTKO8G+QQsFACeaf7AAO9OzC4mObu5wte93t3BQ1lTA9yYbRrEAdTveg5wKIMPs
vx38dkqH88bvI6KYeMNvichQnADVJurp38+skj/KsZ/G5KTArXX2uWdt+2+53Uzm5KqOvY89xMzK
4uB3ARB4DQC78jKPMmZkxS12/sNG5KkevaWY09KK58GwHP03ix1TAYACo9+j1NT5ERCQqSSBKnNt
Esj8+r0q32O6s0snBGLnaJYzHAsSiZMJ39jFzV7aUsIZOT0XDg5vf+ZbDwroylQNSCEgl6yFY1hq
+EuFnK2gMUQu8AE3IPelA/IKDuv/phsmZUi3Vd9NZTFOOi3jVgLulsFagugiPQV9ANa9lAQSwxQj
e/1TmsXSdD5z6EvLaV/Woq7iWm8JEXJd3XP5q9v6mz2i43ZQVNKEuwK8+z2F8UDbKe8/9CtaAlDB
ugwhsIdRepYIyAMzV52g5SdW+QO0ayfGGni9Ny9xp5IdPMsJuouqoCGITMhKhvWUpoFFokrBY/qG
v4niP0B67tBbj4g3NMEPfA0uaEoATn6NOOUiwmXzgWE5WKOK3LxInZ7DdAccvmMxtPgD/BdOH7+F
M/YPtp0qsAE30IoqCX23hUCDCp2IDfmU5+Gej/eVzmtTcIWU1VPcnNX0VVq97VuOEVt3c6NMez+9
adYfO5iwAb9++EiXXz2Zn9Jznb8GhaXoX//DJHfAE9Tu02Rxu7K1QunxAzQ8I0qi09Kvu8xroZHz
dlk0O9WuYdswjzf0vUtcMfqRfXdsQkSLWfEgoPgyFxe02WTIa87l8HVesibULLWPB/mxYIK2Ye40
G2v3B+ezWJ1VtVUX3Ix+/yZOWymgrvltBN3tbcSLDsBkG8kXjNnDJRHpCjdmk0F/8qJtxLi92oCD
Rl3+UQMZ50zuHnoSqA2k7Nb4zX/1FfdGC48k98Z2mq3KfaVhjzyTrq3dWcEnpU9K/8igrCTo7w1r
KPOM2lEISIh7+kXDwWD+LLMBQWGdbXTCOU6+KK0+JO0sIBRwg9pyWEPAWhRZHRivp2OxJonIh4Dn
p6g2+K0ZddHGMPcD2A3Lji8gMFauzEeFqnK6bqYYHSkt6CzzECC6zKcaL0RpDMozUC8aluoLdo9i
BhhCzpfh/IEvqyulfjfTZP/ikdsqrf2CcjN0rJyXzDjIv0EibbEP7g6q80tSDR8C/jRRrLxgcJ+R
hK6EGnvHdKaLoeh6sDmR9dV5O6jsbMiiYrICiHI4olFHWXwWGpzTtbzRJe4liZivAjybEs0NK2Xl
iCY0Np+vSOAHOAYcIHv40Qv9ax2bx96Wf/Qfq4PstnVaGkBW8wMFy37/QXWn6VTb9IMNhTcAQbvV
M1s4D0r/GIkz0PyixKjzuh20baNuRH08opMsXxZOJtW2OZbKroitAXu9NxEohrhwqTqKEY8fi0Bg
Ki+nmWjxJgE0B0QK8EsGquLueD3S4iZ6ALikwAGJGOEincCZX2UuxPbVNsZNhaEzU4FXEcgE1oOY
P1tF4T4rQeulw3SOUx9lszJFspcLq28hP5aRykz2z7UfDCefY3RbXiV7H2eTTU5CfQpUbAL+6UCg
RlbnlNFtUeQioQ7AtrE/K5bFMHvwJtCP3SSHjiKMbSy+lKRSCwtxRtAkHKW9lA0ZHRuGTSuRbEkb
NI57E4zKjgF2AVAuQrHaNQSQ5Wu1dzz+C503WIDZIye2cKoym/UJVFLMdNACaEbyOH+h1gww41qA
UZmsPUTEi6uqbTdop9qfpVnq68xCnG9ZamYHajs3tiOC5PsGIBSyfdxV/lvhm+empakT9NTJXfxB
SZM3KmOJnXubmEBoV49L02+BU9jrWGQ4n89EEXIC3n8tYKIKQ0U6WxFobkIf3StYrppqwykqZK5l
8bolyQGCXNm3wySUxeIUclyrAczzq/3t1mKlQ9zQtkD3cEWL3Qof6gVRsTT7ADRZZoIAASzH6ykb
6mSUf2j1aR85RVnFWwZe2vIB2mdScqTFJ4Bix+7vRP4BlELN1U+eLrP19HzqG7sLDPPa73H2CVu/
JhdLxe/VYBDGCiX+ymSj4YcMjmsx54sRUdQzxeYp1IrXxcNZxcwKvcLOnjONd0c21CSh9jPGF999
esl2EmMA5ECskKipplGITzuIX36IyZXaKpU2ii770Ht2ELNC5uQykDmIrdED7ToGtDjr5qluz2pJ
jy0x+1/6V4aRhr6/+fiFt2eV+rVTBfQDYY3mnPQdgI13Rgl7O9XBXTKZOUueHPliMFpuHp2GCWQf
llt2SBwrgd1rH5e3elBK6pdX/h3DWWqDz3ZfT0ElpuFr7yk1dlGG2/fHwcDQj//2GjA4tJaBfRIq
4fYBmu2dmWjeuo9Pvglu45xAMQkzquDvmOjItxWO3x2j18g/IFCJECSK6XkaiF6ek+4pXjT/bwiY
4gXh+u983uwHm1s5A0bXPGigP/+eMKe0Rf1+aFUkIX7jYc1fxl5rrhb8qXuQDEOQVGlXQwVeP/lW
2fswtxTrEk4CYqXTc/VE/Gbr3IRGwfn1ON1Rza8kKhXBg9wH2s5t0l8dEeSzvLnSOAv0nK5fZlaZ
nh93bdUUNSMmqcy2+WW9gPBq2q8arvStsCAyk3Ydpg0/c0TfqFw/9ERCJtq6+vfz9m8CGUlkvZX3
rzieHxwlksxuj3fjaLCVw9ErPE3dKYvSrD9jqr1RiWCiU4z9Ze/PKWtRCErbeWkZOo3fPnSRJbvK
lbkJtKT9eKgBk57L3ybApJSV+Lcs3i8cVkotxRwKZ1wSatJ1Jmf6tknCeh7dYtA/teSmq8AxWjCS
M32MyD5QkGwZ2oMrN+W50tN/AFPVZp/9Cdr7PYesV2Ea88/4lHfnpyd6RWAED4O9sSvDa0374RmK
6+30nENo3sNV8Fm3HrrnkdoE9tl8Nxe4QrRoW5dDH03JakEI4ghCARJ2258PTpdPahrV7YU+30GV
zloTgR4U/T5liEFLb6x4NaSfZVuxH5iUuUYy/wRzT+5YglRJ9+DiESvObch29ziDKOhoakGokEa9
SxADyNp6Hg0uAaLIkaENrw7GQb3HgILjV1wCHQlgs5E0tqwGla/DtLXYSF5YW+c9o7gBqYSRgMCo
P9tJRJNnB74hZkmWOg0/VSz8ET4lt3P3yu8Mq4I8+Zdw+k2gQmxlqW9peqki6Y1lLLk9pB+bjYfE
RbDx76wMW0kfJkQYcjN4laMz1oFt1FROzMHobOtqZ2CNGsCl5jg+zu8hIE1s7ecoPQeyh6K/Tmox
pHHGN6FmiOb+a4dWffLVqEjLKCnf7e1Bs4CDmA3yoAU7AS4QKqalCyxsWkPLGIzz80ktt1q+OM58
U1ojitV3Ym/Sx+rGE8kNy1bQJArpwwltoBsEFZyU7VEFDIHHnyypOk9UPtqMSCEQefAAw/g/JVrW
5DEb6zNu0WRGLh5uMEEGc08nKhGbUMCB5divwjrk7XpBzwCHRUiDTEY1hlotUEEbxqxlhD26+umE
rdcyoQHlKWvwBxm43pDL5J+1hbVa7pEhNCmSqnaU1glUAHElyMPyNXsQMc/zHFN82jfb1jyIinJD
D4ZqnftL2U2N3NOMeAod6JfWE7PNHsxIps+a6QR87sAu6221cj3QEsK8dtBDlj/k0BLKn2SR6zUH
bGcvW8HV8eybHLuIiricBKRqjC3AGQ+9ZRSZjcgYJ8ki7VbC2Bm6MY6n0KOxwsU8ZluJ+MeCr4/J
C/uBs55xk31dG8hkocE8riB5QxCP1uK8gQsYP2MRpyIYADKANIh93kpMvU+jS7OxCWztvz7vb2d5
By0luf/y9yDyr0FKxjhE8AGTR2yPUCnjKZrwSf/nZtk1fNJssQf14f4wlO35S6TZuDwvQHu6PDX6
T+GCOeaHIp/rRVhs5IXoOUp4QKcCsUDAMKZCDB//q3g0kfTbJhx+2SseTAEhxYM44zpLEttzcu1X
en5obMK7AGm5swd0X41iz6nffwnE0OtAitC4XX50FOTa1HDMOhfTQmMJwRE9XLN4d7NlHnAXSF8U
DsX8NB27/adXABTTovZrY6aITfjVOq1RmIqxttMn2rFU/9/VdaROa+X49qeaDVmCcOCsiixsE3Zd
QZ+CkPdsrCsNMxsS1KIq4vgupWBcalm8RwNu40HEd6h2C8Bter52L/Diwmq8oN0Q4msolDC0S9zd
U9ESK5aehegmw+qv+v9k2CVx0kASujV1fz2BENDy/wNNFeTx6UqZ5qAduFQY5bm7/mUiFHTe3uHQ
9QN3ERLfiV4OMzmRb1+J7S83xq3oSH03P7fVQiZ1A4OAsaIz4/SmUGFb5cLfqtKr/ejyJGlNDHxx
iD9Rvwv810bXxojNZrK+50Ez0YaeEOSICupqAsfbxFz/ZUyib5MNUsnzDigekunjCduQ1gVcNC+9
naWSenx1caeRilBVn6R3vVjwiwvNNp7Y27keAWueW/kBeIVvbwFBD37uqzqDCn2+aDO5hTcuXrUT
oo9WRlnoDabELXAj2I7OSUFKa6omnCjHFWA0Os7EJbHo16Hz8YqkpmkdUfmR4bOfhNKbPIWEWpaY
QjhTh+9QXYtC2jHrC9D9RpV7Em7LtVLWYvXU9WkQj3GryszEG4fWG2W4d3o6ojnrgIkXpGxoEhat
GezJb2mRcJAUhvxfZKQ+T72JGX43AnaQuBK0AAqB8th9HQMNebukzZzJdUeSai1UncakuctICA1W
+4puaxiv/p3tz7B/UDmFHAophzHjn8F0aITw9xToN2FUOJ5UBRoFQmZmUDxO4oOzlCBPj5R3t0Gg
t3qYuGcP68ldOToo4/uya7SwTD8ZYUyl/jwBgeG1JlmA/SrordBqa4fDsfOKiYY8kZD3El9TBqr+
7NOlO8ffOxQudLnuH86WhkYrEj8whp4tnCKc/mu9RRlo25W45kgY3jtfGsJYLE2ehiwPp4++sn6G
y5vv5ih5CeJ4OnVQwLQkw665+t0Pra42my+mK5MDaalMVG0fzyytQTV7juK/31DThhrN1+Z9CkUi
8oBV9/MYuNYT/ei4nQPq/bM4faxNxW109lrbzMw9iyKN5dcEs6zdgDY5o++84lKcXoNTUNSK+IQU
TGRw6YIBsKzbtPeRv5ThhCxLy9/2IPB8mSuNMHSW5GbmwFqVGNLY3HF4az6ZeAzb+FwR5MjOeaC3
rFMbvcIZEFymhkHRRSAwirq61PNyisRTHzf2/nKhCk50XNojTIWWzthFJtaPS+sa8Mgg+4OjE8h5
Mw1k3MAMtwm1li+S7fFYv5SLDAx4jPAKhj+8CF2N3UzEo9j6X2XMAt9Wkxo+m49OicnvaUj8SyuH
lPdnqW0tjlJ+BEZUJQBFApJMqL4WxPJ86HYoNy0V518KiZ1Dgo/3X4rYG4n4jo/i2bbKmrznFKTZ
ESRErMa6Lan8kAJbREZlY8QadHNYjM4Vl+UcexWp7n/NWHuKN7omO2UG5y5RgpGpzs8QWK/ALEaP
kYfdFfx5aGJLI2roEXBy5hGVoopBuGXVkV0lzLOJ898lQee2/R3CnwkmiivjPYVMDFy0D0K5R9y6
2r4gRfVYLx1JnXW7SmpYM9P5I1yZiytl6m8JmzgGAK9foHkRwPfv/Jw/RIje52DdeQP9IxaDwmz1
DORnQUXTfBxmfwMaHZhrJHyNICYc88tMJYHE1WyB/nPVx5HH6Rc5h5Vs3EJOMZFYNV2taAGQxTDd
XM9ystxggyYrpNn5sfMM44fFckkXnRUXU9Y3MEdlSlszdEk9Mom4cPVnkE29qwXZvOrTsie3Vypj
3t8M6jyU6bQoMtPN0vu1jQYB0iHXqy8FPJ0JtNyw462TBKhjHxlm6d3A0zn4ooxzcGDGJVVpX91S
2F5C9Amgw5fBufft4nXD6v8Ni+d08dzMLSEXS+IoBFG7LGhshDHmxH9iRL6bZaUb3oGFYXMiqzIq
4wr5ixnrIfVgAVWAVfyLpOXervYk3kWp9d2tIKaIEUZyHbtQlcZSoCy22N/qmgkfaFtp1xr9KH+O
3pRfa96SOgU7EFuhYHXeguWQfW1lDovDrjcxnKC+bV9YavhQnRFtYn5SQZWIIn4ohUZgsut/Q1aH
FA5zwCT4SVnSP8gStlH04yAHL6lShveckLjjtze9OXrRkXIp+fC4Na5kDxqSJ4DdlcELKDnyQ7Rd
0+eoEqn+dpk5Wcf9V0twy2qN7O7qXvavVMAircy0LFPr4VP0NNJtTymYHnRaJXoYluskIk5bQdot
Yl5CGfvHbD/w3RtGSEarfWuah4eUieuHSum/KByjWaA9R81QiV32pPkw+uEZFzWa0FVw35fJcWXu
fINp88XXoLv+lJ5BqUlZV9fOWOFh6OFryy4JVhlaa9Qc9xprtB7C4bNrAkZOsZJfrPBTWWpGIMa5
40wc1Ned7aWVW9oE45nWXjIwPpLgUNv797PpS6ri7/3tzXO0J6bTcVLLZCxThXZk7dvfyLZPpqzp
GSixHDND1F91jjVm63zYP43g7wAZ2HsiwWvjnsGWISWQXFhuqvq5ruaCB/RnqgQYgetxPfVt2ACg
Dffn2vQ4C1Yua4Gf1tci6mMXmgaDKRiF3J2pwKPvQINFO2j4+3EJBsYu+f25wHMGmuNKpY2kgxGL
VtNrrPihUTLXY7sTh7broqWLidRkGbUoL9Z3Iw7PryAEAbNUeSJTB3nld0+2AOVrUzvHZXH8hV9q
GE6BWWFD20Q09w+b8wwtmoii0pzbozO76bfOLpEVf9ReTS7QI+aID/dvH1BcGRkaODjiT6VZimFQ
ygInTuhFDEiA4nCe9NRNFvgu4wkVIRipgDBGq3vsC7mtDi9RhcbJJEQ4TACIGiL/TR7N8RcS1tJ2
Vz1jxgQ/ZfLkYr4JOinD4o6TxJl71M0JNd842MUNwG3qAL/qKv+WslrQM1AuJnfd8VkS7rvzLJKf
2odupmlLpfjbpaMsX1q7RXC9F7+xRpcBjTHY/agCg4pWQnT36NQF4CtfM3W4QmayKytom4lL5pJg
Z3bylE9hHUv0W38FQNBagGAV9213dMlsxTWZQ3fa85xqpSSXL9nD+TNd5JlbGThYE38MLPcArwRD
gdAive3fKPUcOgGhFpH8B210zAgYsJBf3syfn6pbXv05fBcnActG1hmitJkfE+NxEXBnsJOTVoZA
DNOXdFaVFcP6Z5UXw2e0a6o0HE/JP8Fg2K88QCvMSbNJ57ZYsHY2vh6BQ+JGVTlZfzR/KXdjuVw1
8K4ZhiPEI7rVr5lsSPoo+s3nACfMfKrPtfn+ekLr+sShBRSFCBQpAodYw/OxAU03+yd8fwXNux8U
e+0uSa7gPzVY5LHAg1y97g6xkvo6FN/3nte2TXetNk44f6W8ObZSkRFU2IjUmOSngVfMI4K6hmDu
aWZ3ApxPEJSD26XMP+fLrG96pCe2mXizoc0EanJoE5n0sLWEYzbx2wQVCbYufVYj78yq7Tl8NiwH
5D3amlYUMeG5ZJs+s09YLkOzGwRhay7iscZ8a4BBtrQXkMpWvBGw3+jlKsAla7fRfQN8w0cUtPBI
OxEOTRS/V9iHM2vJJg2ov/THsW79vaFdc0leXYmyCLzOtDEyY4wVlaiVgEgM4BufhY56TvGzGdA3
pNHmPlZnp5CSSBI118POxMZXA0EfdxAZpY7z9lhsp/bW5IxqALvJ+Zro/QOgTzWhG6G16dJCuLGa
pY9PundXDc2pDYLjrgkUihyOSvmheFObIAxo4blNIuLbW5KcRSOjzUUf0Jr3Y7KYGp6l5BLaTxGj
MJv3aTS6ml1ZdZkMVdUwTsE5wrHdrke+AoRWIDMmD1uT7hsD6lBBfH5nD2eK8GbCYZM0nJIXSCLA
ZF2gAAe+PYDF7HqqGB2+uJ0WjHtudNFj9kWbua/N2i5dYOGq8bQz6H/UvgT7AyJcHUaMn3EbJMnE
9jvDiOdIojUQB2tMDgfBBrndGyHB+z/2vGq+eLCp3Cd8SQSS/L+LtU3DeYhVu2u5TDL9OSxIoyHf
57oudZbNn4Zg6hy9dKkzW3OaqoOP+W4lQBBGLU+z0Alkx+z+AWdbQPZzLktF1fkOVlRmxziPeKo0
ecb4uF9abh/ydhz7Ual+2LCAEqxQyGbwt5RqTItrhOEc8JIS0XVoD/1HBtMG5aAxUzguSrulgKXA
cQO9vUnPfz3ELnLMzvTUWEBCC+w+P6t0AzWml74WQnewNE/5weeASDbCsF+TsDlmF5O1XLlJQgx7
2lwy/oGH2faHuclWx62IYp948krYVgGX03poWvmm6eryj8IGYD9scJlsZvp4bss3o9G94bkSCdLl
GpoV0JegMLJifInK8iGE55aYzHsOXRTKjKFNcPcH3QQEomHmSE3XiJB+G4gkMXpNxRwFukR8jM+4
syT48HLhFKQdSFZCaNb0a9nbt6ytxwR/1ZVWcIaCHGu5W2rb8yt67/uZGASacfIiNpZgX/ZQOJ46
C96LSChhn1tQQapIk2NLHpsaDhVeq4xHQZRBxmwQTBWk9rP0miU6b85das+vt2awUHUdgrS7fJVR
N/sEFHf3dvHto5ZdKliHjMCno/gtwAqsGZwzLnXmg/9OtE7r1WIhsznVkyG8bb6PABMONXxWVNRz
EiJGbYDNHtPgAfKIs11fMt1ket2cJMavXLxMfZwf7xPtbbJI5ROtpejHQ0aCEQJHKCIeFvTpjj9R
L8CFMdeuPcjZPzDKH1vbNbIyv+U8wCH6T5ErtxWcDkEXp+xGOF64j0UGfbU85COyP6rlStcaLuNp
nykEF82+X4znvk9pFUedEQBztmLDzOL7tJZmmPLCHRa4ZaRp8ZoSce1QZ7S0e/r9FNpR8oCzsMrB
7BwT4cBB7izl2L48Q7UO4tpdxTvXRl9S6W+nAI5pIHsd9eMYzuauaW7QgKsx+YKLS7on2KkUv2sP
4OTFARlUxBDrjGoIAz3AL2cY1aO+yuXFSL7Tsn3FI5ytTM5ZjMCmrlsrN26nsHnBKArDv8bj03Hy
f76arJ1oTyA2G6gsrth/tp1KKSF7xKse4JBlTO+2dPvFjWVlTcxcOyk/YC0d+PJc7/ct+shIfVxq
lTzTz3GLQWPMrtMu1LabzaHCWv7evNCZFAe9XdH5QmzwvNJsugCrFvoU10wW+NcNrLO8dlCYgto5
m83CuZwAu9bZoaa6nQnZmdFPdFTRQyNuBRUhYY4JwIc2ALGyV5shjFzdhFFAVTbUGST+ILgCSc/1
RpL+Hl1jXoRQ9DD5ITjj/OCqpNl+Mslbu7j9dScsv8BZDdagX2mIxw/NwcPHZazj5K0BTAS+P161
urKxis43S5KF0/woOXvur2w/Y2GxTCFU22LBdO2/zmKqdZ3lNJVHHayItmQXDUZpq557+zdtGKNT
dsCbGueKXbDX0Plirp1C7TWsUj0nJUtIBXk+fTQ7gE8D88ItXlzRr+TADAlOFOXLelL6q3fbx+eb
6jIz6E5nqvQtv5p/GnttIEUedJxP/wMoVIvHZ8U82uvTlPcm8andsz2AHtKAtvPmNqDIGMlQWJNM
RBOboNtRKmpdPwFcyiT5+haJ3inlBWf7tJtA7g1ozfg5EvmS4Qyd15bkYjZ4kG26tDbYTlOAOE80
0c6RE6xraFp00iR7t5m+n5qfpJf0FZTXdgjoh7l4Uk13I0D4gxpXrwZnHAM5C78XMpGy64ZSOlFR
nXC8RTPwqxPiTl+02NuI81FkiRcfKLHXwN69GZArRBP514k8MYGnc4iu0lQvSRtm8ZvNfnf1g4+5
xwbSrJYjH8ISXUxbVuiEIm6idtPQqzoaOI9o/BurBbVgOoKCMs5LIdiBiOTke/gnib9e7YWHQ4r7
PawKRTL8YTgs+YXbGhL23XNKGZGwp3KCBtA5q0AKN8qXTmyEpeKHVPVomKrTJF+QwI1kogMzHOEr
nZTa3RH2m+eb+q1bOwTm8So4b3hqqe83xEBfFY7ZrU7oNrg1cQjtDROdBLdC085GSk94owBd88I2
HE4jWVuDjbt8cnkku9+tccUAgULT/nswGSNzkapXnijvHHg1KIbwP2wXms9Tp7CPkZhCgVOhpqIb
D7LUgkhOQYdcrfqw482ytU/5ClXFzadasO5YIleGdqufPpCHPxXBkh8GirOzVm31bp8WK8AIZBao
TPuZQx1CfSlUyKx3NDpWFzkT+2rOovSHb00fPqgKtfIeEJ2KrpQM431rQffTXgJSDXQ/edINqBOc
j+MnvBJVoMNz+pDwHTuBM481KXpFJNDvq0Le7nMWf4705et9AAyS3hWkWJd72RcECZNvvqyL7EYT
+gbHAS5A7gAYQRFCAK9QvwAIxL9uO5Q7rO+DXUovYRIcGKwmZlQNEh9lDO75Ki3J8SP1MFMWUdIm
l/Gxu3AMpwTKI/XjejptRw/d29YMdJdbB5G5dh28WZ7xcfMIq1pEWFOqcIn616/p9Ascn+h3lU42
iTF1Tus0nLkSIOi5UgIfBquyxhiGOayFDAqAXUzW+c5JNjiL6Rfie8PI+pBLlfnpJth+aYw7F7vj
tSan+RMlM8LOe6DGE61SyjAIvoD29GlOyyhCLk0lwkSYWKWTxxKaBfqLptIkCwA4jg3C8mKMo+3i
bt3se1GSma8cHnL2Uv+0mhUohSh3qlqPog2oRpMbzH0krtdMcIFiu4lPwCTqzlxyGXoPTfl1jlJx
UPw7+b1SDy39q5XtMr7wb6B/lUZICPB58RurLyr5QDYZ87HI3QwY0eno7jOmb2iIN+EMACc9FTkL
k/DVjNSGCCtGD+ElIm/Td1THS2L5qjwA/gOFxJECUCPBp8ARk8whRVxkouc7Y+/YuQa4xtc+qByu
34H4canXk1UcsF4XfeHg4xFRyvG3OBqnZzX8AuaEMSq/iAx4LeKga8vKQS0nzvwMLf1cZk0BvlcL
XR6f1BfsDkqGpzPEIq2bfpLFDlJ6z9r/wRRS6ct05L682nQVuPJ4h2e6rzhVwy17wCkT7+iFrJ4h
rlSS9TxEVaYFLa/Zr1i8EaKYTM/qiI8gJ9s8u4XFcfcrqIkpwRUUbO2Eoj6Q7bchB9PuC6yFVJkL
waMGu9XKTCS1oiOWVrX1J9lM2ivMMzEBr4mZq0W18oYUe7o7p43iLDgIPKXmu1hl3vqlVq6PYy7w
LOzyeX6FJ0doL8mzKNRw7+fTAznRDTb30eCBMZBif+KqLzqpjF96635uarqiNnH7nAsGlzWaW9mH
q6VrwH/eAdlCBmxaDCk3DmL+plMO1Vr4IxnoFSu8mw9TtflFlo6idAJxJxAESJ/zz9hrwnub5yGi
3IPeN8NWBoaF/9Rvm00Jx3iBp/go6fBu3PqYTbbIsTKmNZ3QRMZvBQ8+EsdWFeO//Skg2iC5wTkz
eeWGK1vVbYPq9mbG7ckPfmyYRgk+VM6193YB73W6yKEVjKRSnKaNOW5tguKPXXCub+fiwv6PrpYL
k/o3xlyHqdJHApltxLGq3gN0yDmJqjWAGc9J+zovN/M5gIuIp+7aSsYYWdRBnKIGPo8BD78SmMD6
g56PckCdmLi4btpiudi2VqfEV1cVsr8/4X/b2FOp+YHIOTdxy5O2ZB7zSix8hvolmzm4G/wrlGE5
/1QQOTjbCRNA3B7VMiVuR/3tgwUC+KXh1j1f9olr6bBOmiP2qo5DTZKuNWySLV4rnlAnl4hKJqcR
jsS0S1jHp4qW/EBz5qpUDFNgMh3KNUnmAbbzz43HsGgsKzDOI//KaOqWGx2622gWfYNAHWzqrHbV
u4uO6EhR5cUgfb2HwMmSW+sVg/+TRdRVmAc3TqBBUg4m/kUeK3b78A6Hzql5LDIscbyWui1XY7mh
gqQITwsK/nUi3XEDSN2ifzlfIycQwSp0SvBpWAVxps9F7pteba4UfQJ2GDGUuR/ltEx0pLjTFGEE
XTY3LRq7wYiPx/3cIHUDfESRngVgshKWo1IKOIL9aa2p6mzI51jNYtR9HKflvhOjyhciTrIq0vhJ
KUt7jwfE4RHvAHLJli/B0y3VwV5fE50cGLCs8aL6u4ZcwVcgly4/pYSEaJwSdVgIgyFBjg5VWP42
bxwtvu53j9Fy3decOvjRc+qe7SMEilv6axFOT6wNNqbcYA7oX4ahT3qPx7WFW9nDHcuTjj3dyXNq
2d1YoWNQf+w029HrSs85xv8au3hcohkjFvSW3JH5qenyec2sN85Pry7oS8AQL0XEF9y571BOeoQv
VmcQWJD7+lgwzzL6FdGzvrYNkMm5ObjQo2jF17v9I6M5klP7bS491M91KFm+8uFGy8UZJ40E++vz
yS/VUNcgqgN/XCbhB9xgOQWd9+XNBSQn0nwliOl9O6g2mMQiPpjOVd1TGvDWQGglnZz6TIwbRC4S
prmFAlb2SY8ubRVEnHiRssw9Zup2QlnqQKGqFPtMWMSQmWauE+AtZob5qo/TNwCNwAVP67QMQ8FC
Q+ooesZOhNhaFUMENltUCeRblx1iBTbI5e0r5wTOqTMZYsWPo0W8p3dIIuk/xS5r8XZ4UxZY16Rv
fDm2NKI/L061lflMNbVxadho2/r1ZW2ZBUBi2U3ficLIlr93nYOB5v7I/KMJ5PP7l6x9cUMjzcc+
dOblmts6hGHxNCWxsp0gZ0R+ze7nxxusHD3eIgGPVyJA8wNVc4ELUD/m8YGjzMuDElqHCPRJO4OW
CZj2KQkAepl06yIZ4TabqIbYAyK4+b9duvry8jTTYm3LUU3rf/Y9amFMW/QTSo/7HZiynRcqUcKf
crqOhWLBMZ1m3w1PnojEVVus8XnozBJHlai+wYw+tz7ImcDAUui02xO7LmIBIplPzin/O/8nhBDI
uGgN7cpCQjLcqZwzsZTRqLiGvrV2/+r4EvjOrrpdLHChXatncRQUYD4rVID2nUCzESj3aL9RIZ4k
lE2bxFquCuEDhCLREwQSsksu+fbMgzbgnGxQlldAb/8/kxk90KvlcY/EZk1oNa2HwY8e3kfAMtAL
zN3BLHds2arnxuyTbkqaaZ6yjPxUpxYnZaVK2vzK3ZyhaCNzXCjZb2rkcgb7Tg8KlgDrf2ptd+bH
l+lBRvsbFrinKLOI1KKvEqu4tPem0Pc+tcqvNRnoU3tyRIk0d6KJWLqqqDFfm6PHz/bLrgizm9Ds
vrp3VLVDX+D/siCLBlHNrw5NqcXmyZibS2TrL1nUho9XUfRp59q1mDzqpE7c7fdcgrCieZRbVVDy
mtfXcr23QnID2p/PHxLmEf+bU97cyXFwNm9kntoHEiruUdQr1/78LQl6XAou0j9PiWcx0DtfqY2V
+Zql0UhbIrqo5Geiffc9ITNt7El+hhBU6S9ZJWOvGWxzRiAtWXLamd1CzPKhbiBKaM9HlzJrRzU5
IGq89xQTBc/pQ45H++TJd8j4oTCNWHKvUtzmhIHSXZ2wlTbRnFWHlbQN190YHYJhv4ni8OwqN3DQ
kIkFWFAreqdvMKQMrUug9wdjhJQ2U5Q9QKyV24MsUb/sQAtn1L+ntaf8Q+q+jpwe8m1jNlB1x1oX
ZH+xgL7jquwR1KhUyzL/ZZEmm/CzISSmcxU7AXl+0f5dNxiStZ1hQMDPmkcxlilVGmo4xC6JC+6G
laMM0+cEaCKqxpcJxpCJwJw07Clv9FKJpgewvnDmU/DnTC8sdD/q+c9cCTn9Asw8W1FaJmBLXBrW
sKitZzl94zj2qxvKB9Iu74TL7Rap7cw+cdg5tznxu0zOtNJvWwnEc+xj4I17MC5SDce1N44dDfyI
gyeWmGUO0WieURRaq6HJaHVkgprWYnAcmIw0V8fkb0inNlvaTadsvFvcIGPn95IiyXxkzUiMODVR
ZNYJKAtxAdyvnAihGVLF4wUVtSsWlM3CuHIMNpjGxfnVWOek5JNRRdrQTI2PNyxxUhUTKOIlbg4u
5wP9d0uraL1Ms82iYrX0TNU+MSJ0Iu5hw74S1PRzXyfbUy3dB2RnFKyujtxmwlsaDx1h+d5ys3ga
8SFBuCkM1z9kbdxcuhPcjkYnnEQBeyBou32tkQvJ8nFFaHy+rQYDBrZyHf19GjNlJoSS5tmV4M6A
LTLovwosm9nJRvSSlkMIgUzXyIrHsL/BN3dT4422J3kzAgm+TgjRn4zkG/t/e2jcUJXIeqN+LgrW
NjO+VoM0SROmZCGEPVooLOAvS1rjYepnosKJAUC4c/6a976q3EpGmufagwhuL9sVjHi7+sw4AjiO
sVn7lEGwxhJax0l0X13xpD812B41dkjirTI595hkT/FWGkyw4+tHWmK6OzKi8j/Rj+wGuia/edKk
wvj3AePe/CmfP71VPMlMm2x/Qc5vkwiLoW+eXWpoE2rIZ73UVjQ4AUTujGcNJ08OVpAx0LmtkF1w
IJEd4Pyqio+EDIkG9isW57HdSaXtRDNE1VOkEq0AEH6bTuUZ9Ds70UpgljfJKaFd6/hCiVYEhN/L
f2LONN4mNXIhg4IX++wKNG/Ep99v/7LNcfICI5vmQL8niyZKDTbBTYixdX4CMxzBfmwXAp9hDDCq
sT1OO/TrztVkHu0MEcZmNfTjyve+GX9CjGNOmqYKDZVmCuI1la5G4VBCFWAWAuQZyM2LgI9ilxvL
KznTNqMlhZE6CFImMKkAcSvIP9IZhtdjYylkYX/oyd9rvOyNIf2qVsacLcJcMfMT8KPxy/aOnfxF
c7HwdvRumSJu9QPMabCs2zK0rD2W32vYPsgyzuxqT4z5jdmuWceu6kbfwYEy48msyi5AucjlKlSO
3sEOOzRDQ73xAr2tQIwqhFtSm0F1YywFZfbC6csnSnE2nR/vTg0LzFOvLEn1yBxp5q4XUfOwgBGW
jADy19k7V0gII8GWBKwsSZl6ShdfspmR1s+OtKChNWtmqlmjnvCtW6EoQSpp6eGBbYs2AMB8LPoJ
h0+H3VdPsRvJzXmPgLJd7mbrSYXdkc1NO4fbtzTwK/XSxxiSgoAhB/hvu89MpWbBIgXjOlBdqy84
RWwSCf3JrdD1La865C+OTvQdYpA3AmmlxReMEXsFpyIAYgY7dOuQWMMXcPQpfd1rVuhxf7vEUoEC
HaOkLl5hY+pc5wpw//9BDOvftPRRGr7EHET5ONS8MV1VIf8G/iQqxEAmllucoiMqJo9ySknP1qrX
HoKj5UESqu56f4Lgf8fhHDL7f+9MdkLl+10KztOumXD/6Ijn8iFU8pYhaW0YjaXBBddCW6Qgdqli
xx1UfPUWXZ8fzUoIKXHOSk0+zpUWPKoRxnzx5dAr/pchVwk1O7LDsU60XE+yj9JPAcRtr6vawje9
aDQAKY6FVGCoCiknVyllVhz2oKq2ZH1h3h+w9i3J9rN5Mi3lzTdei9pdX2FAgCVzZeal7sUWNoLd
5pri2KlajiGrSumOO41/fsHuFGZdU2ESZ1wJWWGfVHf0uzTk/AQ0enE8cY8gJF6hplxdAQuP5Qkn
q6HT4T3hJTVFEi3xDIsbZ4NON6wpnjk/rfDcVGbSNIn8jpdxGOxEroR2aMegQxZFhA/ZR1cWH4I9
NQQ7XAn5bDKgCFtnHmUaZJNwVMxFW3WZr/TMZBcJZlN3wozH1hQzPU9kmhb+K1vxzHAb4aLey61r
6PqZ5ZnmJLCOTkZEmzOZihoI683BOEwlPbjVQxo9nQYm/EppEh1vuaWWZkKo1n0lrUAjkrgy8oqQ
gyRshaYXJrc+jAu+tkN5r8kMArC9dGQ75pTiWVURg0w3A6hiybxwYdSrO7v9SuCDL7XCRp1z07Ek
GCbB+ml1tEXGcR3e9EZ1twcq6nq4AOK3VnRSR11/4/GISdQNp+LBM/yEpvux2z7jgbwMROot2/RM
nOWq8gBziD+WzB5ryWhp7T779NSChdPOzxxStE9OHhq/CVFDUfcFd8HU4RgUcWP48Wwt2KjH3Cvz
O3qKHZ/840QPamDDvq8y+vfA17WYNJQzCzCYHrrI7ilUndBBi5xqiyjrmSZRHf868WmBaA2P/FkT
vPBHGDjZebOSzleMwEeVzYl0j6dixpo7eYyLw+t6r4WQv9RlMYSSJcsSz/dJ+0Ygmbj7d15Vl3Kn
aoWko36NZkVwrBu4IihHRxNZL6S273M8QqrP48zJZnUbHroS/111wUsDqkM/YIfizgxyKMXl/Csj
P1/aNVGvIc9dasEepVwT0Ecb2mGmE3PBkdX1RACS2NcKiYZHUoB20GEqIzbByYgiXzqJlblQsMbE
dANwYvckwMKdiHsjtuf0D4VbbeumNhE0SA/AwzXT+fmuGgigBqqIFYbuZvbKW+LlyyPb83k5EoP7
fD3rGLwNRevaR1fGKPVSAaWEiKYnDvcNb0jr7VBPzBH+7b3K8OWLaFamlKTalph/iQzihPoi+Ohq
yqgUlj05HYP/x/BdxJl0dN8U9Qk+9gEJHAj1wW3lPlwNmIVkPgR6+2ulVTu3/NYuQUtHfpnKe1jg
SU6MHd6zd6ulVdt1dG4m5LO+k7sh9RGgJ5czLvX3qkCtFz8WHOZEUGc5lDvnsJFi7kd7HR7A+ma7
k9/ozFr8Ub0PTjZGvq7/9tzaZRa17QcVLlTxU7iFKBZFi3MduiFh50b1xdL1JA4QOrlxv4gm88cA
9Ban0lZ7LYVbt5aVYkk+d0L3+GwouGO2v+WyZNystzdNpvZa78eynISAOUBdnscmcaZ0QvmxiMgm
J0suRwzz2D/U7+Yvx+BJVnZ0HSzfaQMNk4K1UuEwSJu4lhNKRbOxlRD42HfV1cNQVVrNR5Iia2gM
+KTKEEX5xUGAjLAFJ2b8DyDkip9qRZjJHpmXYRz2ty91zvFnIJVxKxPD8+c6iTf+DqwOUyYKZlRh
jzHKnlTlTiKFgJQpzX33KthkEmuiTRU1TBJXPcWFMlFMXPhCrpPHu//pYAHkZqiFhotXodiXevme
MMY93ERGHiSWPT+Sx0reskAKtBHUk3VteoW3mi8Ey1/fHU/NQPNH6db9KIeZ5dVT14xPVRbhhote
l5PUrI37JrMV6iBEEdMo4ACdJqvCn8Ifn+maMU2cKTnSSJg67qAT6OfzbkVBTk+zATJpBlIA419K
R8OF7+GAu+Bf2AUy1p2/RCuaQV2NnDOpmzqxOsOTFpiYfu2NPt8RNtOSL1hFcSWFM/4RVEoo8c7D
dQ6nfGq1qTWRAxtS2Z40nR2eGKEUX+RgWnTykQ8xHD8+0UaABLOeYg3kKTgNiOj8kwORFAHq/EWe
fQdDhkMfsv30w0hwxP1avPaQl8jOtgyJYcOrWQEAiy80oC6nzuCEe1KOE1v47g6kArB+wSYp1sSw
j5V1azbEGoSv25w6BpGlOOG3rPHJpUMVgDwbmtXYjA7QusnIBSeZjarXtD4Ill16v7Qwbhv4Y9rT
KbJCx9y9Jjy2KEDs/TFIlXwtLFDhNURReu2MoHVhnGk/cP76nVsGVRg1tG4NqtItHxviuNFY7XVO
sfxDYrpwE2fOGJcZqDDOHMNvMXBE/1wV/6eoys+c2ABamonxT2khbmIdax+g2ZOZYBQfKCqMgsBg
2vJIEvvZqmq6RoKL5Z0qF8x6syuNbBkoI7+bZ5evn9bGbKs2C39z25f80nPcNsiHE8eqQspBe8Ki
GD9Pe2JDs7tYJNc8OfpXm3kGnF6OFKa4q3XtbmYCyfozuya7BqA3BFjhZ/sZOAk2Q2I8N9zi0R/H
Uaw+oCxAPOWYrSN0FW1K84ak8he9SJJ2Wd1XJbQxPY7SIQM8ISCUpynIUlrGXgrBVYnxLml4H6cD
CePIpPk1SX56jlZdrv8Bt7D7MgxXlmu0eBip5+IIpjb/het6XRItb8vLneFTAml+Ba47NdiThJ/3
kNaEXbND5kBDSMHaXboAuVnPCd/6aVH9VfyJ2FY8ZWML2867YCBUM7a4H4uAUXVKpdOJoV802dtx
ify/nTAlH8XE7WICIYyjkOwX/V7t+Uwlf2LRITb0Xkx4JkryZH7fLXb2Ui1qAUXcdSKEnu3cW4jG
/YMgOswC1NGIegG02vvu9CusCqdpY3zOj0OuYxuFfViLiVcO8SmJrdZ3j+0VXscQ9BbtOVvfxPEM
w3G0X6cKieyZpVEGMUjC6XBfPb2UnPCdYu1PPWIpqMlUJy/sMHl1EkMJp7RIZ0t2Y2zcEBO4LW60
B9zZTr3mcyv837JyDskhmxq+m4L4D8gZjobR3JMaQgQvF/sk7Ap+bBD7byVmmsN9YE+kKhbxNXXj
HrsbupBRAOLxQO2UzjHCBmBGoAgOqS5QM2wMNO2siLPekGb0E6+liB5A1spf/Xxn+6xI0hJCGaWF
6EPSwhQL+HfynShJM/Lz4/cjYuRu5Hdnpu5Hfd9lIP/6XxUFz+8q0HZBN3j84/1w/Dk2b2YkfE3g
6ChdX/+Cmo2OSIDOroRw0gWfYmaCGVsNQzDWGCAJpXQhEl7S4EHn8jsy5A2toSUn+tAdArv3HEW/
vA3250gLExckokH6ePaMP2j9mPGw6kjsqJ3AX0J9Q6AZY/sGrGQthYcaks7R58eP61wIjsI+oz89
FOUr6ER1vgY+K/QpLIbHGE8w5F/KgGP9aGz4WvNJgD6+nSPr3OK3mG1rNcxPVN8GliFcf4wOD9Be
wIxVzxJUefYqg5RT/MFTiXu+Za1U84JCI8IpGQ4VSpRHln834cmz667TeYf7ROcnTLGuqoNLKu0u
QDQ55DZHbF4m7axV1MPub6tzZezYvXZTPSR2Q2h3Gs8RRbrro3swcqpgSlip7wqyNBDhoLm4eOQR
hnm95BUvuwHpC6K1TNVhCeCXw2BariAdcIvsSC3r9RYMfUJrogqiw+3qxzNsZxsfsFQBXKqOAOec
IC3e6uaIjCKeUQdo9ca4RBQ1ARjA18r6G4mWuBrwponSbAjhMLXKmDDFjoOOg04tMdK4iW+BqVa4
j/ZEGH1SX+SC/euFVF5rXxE153pdYxl/dZ8CSwKa18swhCwCE7RxX2+W/z5BoHkswsbRfKT64mMs
97cvWixn+r977/fIjWrJ/t7BPcOrzLPcBHP7C2cWSLXbxIbIzWjt1ZGjWycsNGMwh2qRsrgGs5/m
heYXf18uvgof5XeAH3mnbuTLv5synnNEQPZMhUMe1IYzpiumCSA2yDLHm5sgkpIGOKLF6PXWv1vx
+HKO5yZcNWTWmoEGRaxoakjm83U2zjo07+CGWE+DrId3lb4eDdBltBvD/sOUU3X37GKOD94BC8z3
CM1WOnY2aSfhYScZlZ1uxBnJtAQZfzuJJ8t9uYUmyjjXg9HNbpxLaj6l/B7nakHImmCw5woNUWmg
Xa2VJccXdcRuojgrmL7iczVj4MJSIh7eAMVkcTh9RC2suFwfX5tHVPozV6FvKfI/NnhxcmZhrb7/
Zp/4iPe4Ok1CT35XkswhQQSHbCgKB/Vh8Z5TEkdM46KtEDwCu7yhfDkg1TquokN7302KERGNQrRO
qJ2ddkxEIMwfMM+2LiyHK6gNmz9iF+1IoOSRMo4ijm8NpZpEWRF+a6VJ8uCgXnqtf0pUmYgqs+J+
z92L/1DBemlCe2SQPpCRuhnOkEuxO5JDMpgLA10pqXkCN4QZAevUHEhZRRpAOoKQloo6favyqUhL
YHDbUZlndiZV0fguoQF6GMPCiQp5LKw3c56fkzA7nXfDJeFrYoZXBYPxm3mfHf9TdC7izrploESt
7JJkS+E0xcv440+5HxLd50sC15+/AS2KmoQJEYN/OonQwWv2EdkmTz0O/HFMJ54gqFFB13vGBWRZ
hBC05l0/w7eLHNdYrHmzKPf6e2Aa4u+JMG8rS8bm5Pcd9zizKbrSknlFPAgmInbrz9G8LuG9X02j
uSKr6aBnYIXOZUKiL/eRM9HgT7qWL9oxPFcADryqVv8JrogUFuQ/W19TqCDGNxPaeFHscskSf8Ov
Dv069GdN5CeqbYdh8btNqumlIqiQrulKDeUf9cktgygulxhSD0YgFLP5sii0+N0ThMgwqIEOrrpp
bVV4swqeggRZ6+0xs+xcN7ZEK5Vx63uP5/BIb5ryL0Y/MrLj2DGwk7lnI2c3x60PIvCCtWyvYIub
nxUcbEGipmDwS6i83uC833RhL9T/IhL0JPhVCyIUuKqJryAizobZ2Abo3ZmyeVL1YkhS/yoFsK92
56/yk9+yfYKxIu6E+ZhSVGFpsSjv6QMYUgGKI2/V7bdvOefGWYEKP6y2KXN4C60xopXbx8HegX36
a0WrhGLV5rO29HErxf/mmy/7NcXyYkYlaX9d3U9lTOAdgZIkn0v1PGhAI9dRUgZg5asxRizyk75M
oGUtZqB0p6aUfVlLUIBs8AYonqY9QOg3ALpiRyQOtMuN2WZIQAO6wMxT/hQ1GSlrU1s4H0Em8UJu
ij6fs/PXG+vlY/uBfbZ22AlLZkCHuHAkYGIGzDR6LJ+L/7Ikn+qLi0fliPN6VawxQaNrGXN435Dz
CHMgneA45k+ho/RW9+MdFQ1XFKRjixTBgm5XQIuve5yEa90FYG3eV0QH/pfMjWK+wb5TsxW0prwe
XjpI6AYi09N9CbzmIlg1y0Gt5CQ0LauVnKWh85hqQvpADo8huoayeXeaAxEC9XYP6FXBtPgbi7uK
KY7fvA/ifGSBYB0kdlF9ciUmDWindLs10LxA8kGnxjLbqONRrlnvsnTXbllPjwiO30koPpETWjSy
HpnUGWlPgXbJ+9nGvjYEqMnmuY1pHhAqVFe5FgpG1S97d317imDdXdrfSwBONPcoqH9WnukYo3fV
fiVUlf/SJ9BCge1kPfoAIqJ+1kfPE1OOpwBV7rTUMkAYo/P177AS0TjhIwbKBLAYUx34IvAMQHrA
74JpYRvhiZKB6tSnGLbd7YOkVOf4sBtuec6ISp7X9PDU+vdY7UoNuXdm/oc3ocjHtu6Xef24ji3w
NjRh3zAnSbbB1PS++Be3OEH+u5PZBNMpoatuOuJWTs9yitOYvd8oT+7WxRjpV1ewg7c1RHoNUnNM
8MDu4JM+EAqTiyeekYRqdaIHcnz/yk509WGFMhym9k9PnrRKnWtfuuJu1K+i/H/X1KXP9aEXn2p3
y7Hz/lV/WmXNsUHbYhpwOCOZppXGcQUHTuZdEOMt3oLwxlp08DPz0fcyIi8j405pMhCP+Nyj3iM2
XlRsB+GUjZ9c8/qAkNNvjxyLbWkbWui2WOsAvBUmAApTp11o2b6HclKFeZS3FhRiOgqAqAVh3I+x
AQjOrv4Cem3df1oejz7HXu6Ab6/0Zq6WZi5/jwzAlyT4w9srm96eplVzmUnjIrg9G9ctiQ+C/4Xp
QZ3uoYFBEeoR0XRVf21j6O1gOWvv7AB5Cejv6h+onGhNH1q7slYR/ecVmbT7b07MwJhKNx7q62Pk
FU5LLnbcchNNkFHXA4x1Yc3ip1jgwv7Vk6EDD7WkT7yNb6JFOvCEqIjxIn/x1LWsyEpNjde6jA9r
t7FA2O/9tI23IfiCwpcsiRMqG88CTM8BmasAW81smQ7Tx2Tc8q2dfomrwTq54zOmWsKKIPgfvrwl
2NhPsRxBHeCbeDBglXzyL8Zp638mEXqj5pisMmmUJ2AV47HlOeZ1/Z2jvbf+rIw4/ZkxrzNkC79V
ZdV+knlDCM2eJuvnIP8aQ3/x0wwZ6vCfHjKT7nyFNuA8u3EiFCnMstgR34ZEHTUR41745OAkWBL6
CX5M1MjyGSX+0steXi3tfLLU3TuL2+JOHII0oDcA5FrKEZJKWg8x+jhWd7OlLzNIu0NSowO/gSJM
oIgkjvuVHcgw3GRLT7s2CNCK9xcawmCjUWn0okCP0nJVwKUKPxuxfW8LIPu3zbpNdtatHOIsIvHy
oGlmNpTG8gwGEBN9lh34J8r0Sny5dSYJAMd7XK8Ax3E+O413cBwYG4gQUJFy5TZwi+EVZ5TcKh+Y
6j2ZnDLDv2JqlSQDYx3tYLCKg7xdA3lP/P0JNXITwsaFZzQy7JN1cWc8NTlsJ7zZCYJhs8ADjTs2
miRgkhCTDW5tJvEPDsyJpndsmGsn/CRLlN+X8DNenIjztf62sbNnBy7C19MkmAtzS0X/tMYno6nx
9PDWqsSN4aatBb8UwfRLtavYsznSLAGSJ0Zn3d0KHiazD5KBVnn/kqDhtvZuC7NpoFxrVC4SZ6yf
K3mRCZ79J4DzYWg4ylT4DkzwbuI/g9OkRIA5juf2yilQEVrap8sgxFDSpLkSyWmcYIygA0eAcc9p
zBol/XzwWPu47G59MiBaIIMLISlF0KQxaz4GuQe/72vybtKzhL6a5WU4i8uE7rqtgCzHhJxpzBcX
prrpArdphsrfc/jeh5rqkRtKZcHeP9d9Gzp580IEzHjHnOXEMKhYWkRH6TczLgr8XTlEbZ4PvJ02
OnBsyRub3By8qE2/pp/qMWJCgLaTH0Sk8rZR68fV3mmkuqTNlXLyErBW0bU+fwqF2dFw4GwfWkYX
T9Adm7wOr5GPGKQ3KqXsfLMl40c0JDoiIpoN9dr8R9EKO3Mofhwst+uIh5cMr6DpPNwnihSreSDv
OjQ/gNaG9XSCs33rPh1vrCb2FKzVSBulpwT3Ig43pM9rhAP1SK2MJ8lgqONsyq6n6KUnqV4wufkz
hBDyk0kJFmVmvzkMMxpuMQaAVUjV73gtPzKKWXADrWX9CWrTE0S5iljU2ZIMHKY0famCTxWIyoSC
i+dSku4GTkuGYNOP8FsxU80wcN+SrGK+S0kRObyXQgsFa0RReI9EbULvu/Y43qmC4d+8qQ1YWjZE
XdxkCR86Yjk5MdMevtMHxX/cAYVjErx+df1Kq6pjH04/v7w3LQPUoTMqKvp+71disEAhchq2vzHt
cQ2VafcT8/+IT7ycxR8vTna/rHEptPiamBQp+1pQcTpk1DOk/mAzQWPstzX+8+8FFh/4TFrGWVjQ
ydX2AZVTUZVmHDHrl+w8KcEglpgqYk4KkmZGEeBR99MskFtXrCvi54RAo5SLBUYv8ZkwdJ2LyTQg
oNqY5NJmFQ3qCnYa4XP1NL8KA5xgfUzF4CTS6Yc4ViG5lkdbTog4GosX96MvlAETDci/e3q1zZk1
RyUgF9tUt5Bs6nsUPJY4z1BMtQockm16xMSPICHW1Kf0NZ3BLDAN641GrlYHDhFo2vGlbZjSvZgb
4cMj9YWx8R5cDIKWXyArMhSgj81SOi0cb4V4Rnw3zE2661P3lW0OYb/duJL12sW8ug33Gw/+bTRB
tetji1Iu8+13IjQWQ/WO8vOLQ5AWh0HK6iZn7i+EA+ou2KOa6K8tBQ4K3JRQa++abp9XgkXl+S1m
djeoZ2kF0iA6O2xjtQkIh0z1YQRsWzp8GxJ+iXHIYdwti/JSjDNjrE80dfT6VQAT7ohtm7vHLZDq
9cZTaAOxbDVd6kFl0nNq4TK3Vi05QQukLUDnKx7RyFdmndW16t3jO3+VF4BOiV/Zic3O8lbWZrPM
wRHeB6cB3wd2gIJR+L4Wkqd052SuwRpAElOd6CcszpCkEqpIi+tgTNxxjkFi+bYG4QmJOek/mT+y
zUqk79vNpBwBQJAudJJRgTWGz3QnVAPdL/q3V6V/cnK2gcSP4UMlu/cJkf2GUGEkcprulyMxt3Zz
aEnt87uSNCzq9QBxJ82iBAIzIdPT/J/GuKLd8ZwV5CY2CBSzB4jim8XEsThwwO52ZrBkAzpNS0+3
ba0/DYIXTD/Uded+PzqCByK3r8iffcI5GDoCl5iDJgrF83cVAGSRlOJ/DIIBcv5/ZbjBENS/oOft
E+XA1VWyGEUanWRARF0lghvjH1ydYFr3BNKs6h4nZwOUJVnYpA41PZxYhBM9t0ipHWgt8eWeXk0D
7lO35BHiLVn3tuZZjnhB0PQA9KIkchdJ6z/Nqnt+eKwEZ5wuoaRfUumAo+RbFQ4EAx3csg2Sakrf
htoSQjTSnIMrQWSta7oL9OmA1U4+X4XaOssPuD3yIUtFEAEwqMA8QYG1NAh/PBYG1XaJuZnnAZh3
HXgsjftpZdWqNAZNJ/LWIMc3DhdHjG9WeFQQGlEpvquI+epw7DGqbj0qEFyWAdqqH9mMpLe0zJzU
0xojLfUoMQC5T+9VE7k3goQHKvvpuMa9TUHOMZYVQlGmTPhcur8IXu+CZcVcnfxhp+RalnSTffmf
6mw2Yhkk3ZsYTnQloOJ8hxtqX5Lu6tWu24mbJJ8HPEqQ42awwc04ENet6BVVG0ouAW6jto4MjfMs
c7ZrDzfaOngxHtalQgKlpNqEFUsmLUnQBSjhfjXe7S+O30hUUmzxRJTrQGaw3j0A9GqZEK/JrNZ6
WuoiG63WvcmNDhlXFft0cUPBjyta6tmYCtwl833hh/sbC4HkVLaC0A8FcllXuMuo/mo+g0PHu095
linyh27KOwZLDgwFi5lddWWF4YYZ/hYayPK8TiX/CmXpYUkOcsMhRIvNWfHg7RWywJ2qVV11PoTR
TBcby/dPBKsDn6u8Qg6A0TGydgqiGkYS3pjYHcTkN3cG68XrpLAfJTkkYk/saiM1a0ivqXTcBBrr
wRIYoS0nnALbGlXhrdm+5FHzjIvqkZsGMZmSL1AE1+P8IAZPFG71pE1/GJwRao5t3EhwBeGBPUXn
CbM8aik9qJZ0YzCf4C9Q3eKbLg4d2dVLet3+HR1+mTCTs7ZSDetOSEXRtOvUb6ghD+QUbMQjKyNF
7elpuv96YTSVnqi3EzgQ1olVdMxuWSvkKYug3kSQtVRELBORpp5/ecfODDU+XzDOAD1/gW9pU962
MrnwASLq++1HM5jkE3uk7qMChOUrBlBT61FLpmA811IFFqJE4xecWBGAtc1YYgDk8GCcIW2tij8x
v8V8m5pD3weNq/godVuFjThUqQl/hS+FqYXT0XUZr8DhWTBXSfN/G0wqLb5GNuxfKqIYttHV2ttv
Ft93sqnnF4JuhyXl8GOGvd0mFfhd/TyZDUSEqm6u/gr2fOBP88ysn6mUhf8PZ4GURtbWIJLFfJlV
AEeHhOLMbRP/+STgiBhfVw5lTDeoV3Wyquf3K/6U2rJt8BHVsIB2+KDOnelHFffsHAXQ7/uW2Ydf
ycTKNjFidU1AgtP3A1IkLl/cxvUA1rCC9F50Lg7sVrAVaw2O57YwSqjz+OOfjTX9xsFDR99GY9tC
w4SU9mO4pZVrRCk23fsQz6nQSahtbxGbXRnm5mmdHCoqK0x8DUsNmpjgGtkgYOSr1sDxIRLf3E+P
+i9dX6D0DWucRccP1TxVy0ZTW4OJgBQnm6Bpu7xwgrfJbG1JDlPimQRhINaIfFCRFh2XqiH5sv55
N3OcD3Z4e9e63Wf6K5CRkfPBLlvxLmQDvk6k7dAE0/vsSBrovV+t/fb+5c6ND7cOAWDrOU5LjHN0
I8mpj1nJYvPGJDhCn3wQ/NKU1HJNd3jdGqPjwv0/zc0l/w9JRPYrTOmIcGLZuJ2HBcDxW1ej9cf1
z3dZ7mKOEn7biz5Dmhk5dfXaLwXg6pLcFgBLruD40IgAjO5iZ0aY52ka9TYC3UvTw/urB6RVz4vm
GSdQl4g9FiJYjJ2KyvlaW2GJfi0tJmfj9ajIsUnt4nHpk4gr85vE0YpRPH/fxS16DdcObChn3eX7
gSAlSaKcw8p+jUEqCvbROivCSVvjdbXigkxL5aSeiw/N8wRPkYbqsMB092f8Mws+/+RNZF8cM0vA
8Eq5opubWvO4IDdoMbbY5ch+EBmt+jtS0hjCfJMslSEq7H5n6wwM2p1HEk18isPz4tqjHeOBcqK6
u1l5z6YRA60EdQBGz5TuElMmb4fYhM1nxOgE5muU4V1z8DAilA8KElSwcP2+lMkW9q8BqQPOAt5X
4weEP+kqVUXBpFme9X6LepNCXKzfptzowpeG2KgK6tywrGjuxZMA5bBenEFlrLvl8P+3JnyzQivL
rH2ZVa2HUWnhPrwIe70CzjU8yP+Efnumog21KbKiMzWNKUiE7f/J8Q/OihqjGx/EpLpgXqLdgvJS
Wn7N+PGxxIzK6dBxJk+wjGcXdvG3iFxlwpnHAzW0lBDJ0XiKNNju8V0bc4NQwmYeopen9Wlbwlau
ubEM5wq1CQCqmBjWUkyntG8bezVvRbkID/F6QTh2wWDP3QpIRu5VjdSjtWYrbwNQX5TS5OvA6deO
F5FHyl+WUEGKEOyRvJigVxNsUYw2klwq2DYmrN/ZHGHLGWXSGXZ7VuYkc+4eZZiLICVH6VFXc50F
D8U2dxRD+UlGZI7cMC/AVpA5hD95hdFpRy/bA2AD2SLgnV4/mhPFXslsoAX/dVM+GXkBH9grL5X/
Ihbn1KrhVM8+ZEiqHTJtnKZ5cml14I46XGaL3wzP34QjM5PCDeDjDDvcZrknEHdzAxsU/ZqHffEQ
tdGsSbPsjwf8lW0xMaJ7rCYWZTUVH5ov9/iDfPfU1vPva2IM8D+APWUxHzj6TEWKfdQjcRBc1Kzi
0lnSVvbTwxRGTh1LJHNlb87O75OVRhnX7wFPsS4loTdiVNJ1E2WmlEk7rsIS4lJ83lI4hEeW7hRP
zavLNKjEA/lfwZhxepzRJPwGTqyZl8rtyxbYAjqnlGCPaR9J0YntTNXPrtOL2lGVA/mtlA4HWiVi
HArql6qtvmt2kNG71n4R8WEOYDMInNHVKlmciYvnxV0a9JjJxJ/XS5EK7YGomYnNZG28h8yPeaXg
kpr/JwVxCwwTEu8N5pdghkE9q6LOsy+Rb+9N33oeJvXGP1sqRbl1ficGzjXnTbsEHZ0lqHcIDJsg
pkZgurD8/Didwg/VW5S4uFI9uP8YSFa2xyrtysCH65ihM3SUXhyLYzXg6RLqHNhrcErl6cC25+kN
HA7Hcglb5LHI5PjI2Nz7/w1dfEWsf0Q/hVjbsLiOmKmlz5oiA/wmc0vzFZUPFgnmF4SJlEO3UvFh
6ROq7ICx7rok19r8Tbv7aap352nzmFiLyvj54QelHTV+EuiIZv/GjQWhb/QZ10UuUPdeKGOtgGlP
hZKmu1P5Bl+U5+XKVhSAc+TvsPGBfW8khxt5dPNjdneNzQQ2iTQapN3e/P6DIhpjCb4NTOfiGv6T
g+mW8rOT0QxyGq6qjJ8nf9pl1st100YuRgoMi2G5gxXrWAbtbTZAW/JEIBe+lhWQDh22JKNPGxzE
mIXYasb74C0qGWXJDx+Qs1Ui+XMG9LxBk6A11dLyqrbZf17UQc3NYZ6ZiGJNkOMjVcRGvO59Bub0
Dr4vL6maydrmamfFyVMeS0cQATAu8FEmAxMfBVpTdyp1A7t8c9gruYh8NxeZFz+0z03rxJv9STH5
ZINH3vKX8SRbQbWVLsPnkbKsJQG6uveTbuq6+d76j5DwWNVKcjY13/8SschFDo0jdlXoGPzFo0M6
fJO97LhK7bcZ7HXyiKr5IJ5b0iUAx+uGfx5zZ4IhmRbTp3X0YUTDaoflrbDDS3yxfaIz8y5/MGMg
OMUeUdPeIQu9DwbxySHkysDgyUFzzwSdFv6ZAQU6zl1BeyL1NEHf7whp2B33h75KWBV9csFJOYFq
VJ765FemCpVlK1EmIFSHNkqfvXOARToXE9hK2rrwcrwNh5M3VaF+EWvU04fLr8FdcSm1KIJNl0ak
XzcixM9Hd8/KITClf+WEJkkAZxe4mEdpK5MU41f4HJyGaSHGdsUcW6GVYT6QF46oS8jPv+tvvYlQ
wzs54KQ1JRJbP4keipDS45VVD2VvNZ+vpD71N35U//3WqqPfrsC8ZkoY7/3Bv8Gbhujn9tVuKJBH
juvqYm2VeGFkVS4bg9lcPhuV2nruDfPuxA8P6+UYndgnlZG2VTdlKltR0HxTKapg3yMvjhXIxKkF
F0wn7XOm18Wnwc7ZjSMj5dE6vLxrxVhLt6qH38BqIjnF4N6d/KkSQtzkfusGtMPxhSXzn6ZVEnAU
sJGGPvUztcUfrLczfONgfNjHO6UFqtsJop28qYrEhP2YtQOJnqkRzPahMH+iID8UMPDptJ6P3HY9
kbfhuH203oerrEB53+4ySdHs1bkx/uRyKvkgrjitdbkRjqg9iApBY5AuQuCzneKF5JbJco2HfNru
nsewGVhS2PxgdKRsd/UUypxB3zkisa34GktvGCuqpyNS0rrljH/a61jujTDxyX/nVFq/gHeEQTtM
iSA6EHsm/zu69f6YvugvsITKwHOvTTxalK3V50M/N67h44uOiBIQiWm8kyXTgsRUsQ2H0XYq5yTS
3iofK8dYRm8tbWhschp54nUxzQ6BdS4UnfNUHBMy9hPG08m/HjRFida+XrCj1lDBzh+la8olAYWj
Kx4LRwvy0pjSYRcaN0xcSZR39ME3zWsZd33ZMrtEXpHf3f3+awlPonZRzNXuQ0O9QPsMuzozbx3F
+CBC7++pRUatCuBJeLh2WIthSmXy+BiTpYBqQWdnKJg1XToi/pdqLTS+gzX4XLgdLL5JjbzxyNjL
uim7Fy3OYWbr+bBUOn9nbnZRDUkCkSUImUeRYpYD3LVbrxnsmqJMInR4kqoCtRa8vsUgaBFXWcz1
ochU05FjANCIsIIJ8y7FB63MKJWstsVSGXwfzNYjA20cGFWr3Yh/30EbQiLUkEIrSXkx1pGgHgR+
vRPe12Jwn5LhvGFpyc3/GWHemtBQuJV7Mi6BtQnTbX+9/b+rEb4U+fuCIMJSJ6DjrxvxxG+3Tfp8
clSYawifQrrUBAIUZXqFHKgd6pgVaIduEqIBnKuHh27Gx1qRGI2vUtL2JeVxV5u2o66jaqnXLe5I
wTV8thk76/rjCQxniq9jGtcL6cYS5+R0dfw3PRWYdOZv0GNYNjuwRqKWwOV9IvTj07l2xSze5ZuK
vKEGH20+CG88/cwmdWO56uYGx4jNUbKEjLelfW6KSASCbYGfvYmuTyyOI3/IPouxzIR5RZ3VVevx
na8fXdtBgAllJZy62wodYeRG6R4gRxh9pu2ixoURRkgrEZEbkzz46eaoIDZfOHLzPF9XYIIb8Ath
HpJSwDX5pNqJmaStoOhn7wckJ+VskPPy2E8LNFRTEDp1mlAJZ9rF07JB8UnEilny/9aCX6sXqP5i
M64YfWO7mV4KEpxTot7edxWR8qqK9Inz3RNLWU0oAaYvjlIgtTcZLRHMLjdXmNjUWrWGku4UQQkX
HoU6Vv1LqxvzwQ8fV+LM1R0IPzoqth6++TSAl4ezo9OCJtT5AEN2TugmcvjJu+GMHfZPhoBxMoQD
vhyj6+lEz/roBSF9g5B7eAP416xbdEnozLhoc6oIfbuW1Lif9+1pj2r0CQq8zo6ztc+D3VAIOrIT
4NsY0NyNwp4dYdGULqSM8+UD2Gxyvx7H0v/ThNCJtnMY4tdJiA3YkFyDrxdCXf3epuvkYQjgoN5O
8dCOb49nDde04iZ4XwMgWVEvswu2XJmza78tHUsH8c0X7k2lo6Ik+RZK+UCdJpadwVEiPVUO7Kyd
0aILj17ZOOZBRxhsOqGfz6enEwIkh6eP/3gm9f0g1Bzxxi5KiOFEe7+I7dtBrSl9gMNOLrOe4KiN
G21uDLbnaYr6KuqihA/zeQhC/RCw8a5J/zNYGBFBDNrzV1nRYabPfdQbqRENgvrYWHl9RD7JC5Vb
cDHD0osIGB/iKWJL+ENmCcPYnAHEt/Vp34eOQxuX8zVm0XLA78SdUtswm6CcPf19Y5aVM7qhgyYW
xV46LLUyb+MwUKTqTESLyfhQ5KYoJzhTMYWEc5gL+XwXJjOlQTbvp47rZ9vSZgKcPHBxFV1QUtAt
zHCXhEr6OPnCWX/RD7BUPOSGt4/Xeal0OC5jpKYTIFERP0JEgRgibRffo+js7n3dAs2oeReCf0JN
RS1JQ1RGBovBnxTcTilLC4YQ/BxF2x68Be5MIsAKeeVWP0NF5WxTWKAkZR16HfdMtWsNuQrCW8Iz
lHo3PDnC+DU4hYaOJGzR8iYTYgVb3Xym+lOd+ZdMb4ZKW9hV5nvOR+cmbZwZfqP/NDI0gTwk/LBA
r0Swn7p7wdWjIx/esx+G9sDJreJe2n9jD157q4bKxssH2PomilI/mN+tL+F0hEbdFK5WbUTC1RrX
EboLYwjA7WJSdM9NPFrPZYffX2+8VZd7LjJ99HgGYX33UeZ5Iv42qz7pGqvrctAQmQTPSaC45kSN
C2Vktcs68yLS/P8fJsVZvjzoNjdXZhFxOB1dvSmRyqLeLXlBXDJW0LmRlemfHRL4Du0IA6JuktJm
p498d3DGMArpn3Vm1w70X3O20Hot8DiFcwAzGB7dv9hiZzYNexG2v1jzWhBEpMbvd63A2csnDODW
Nj74u51JZe6kPqoj2zpFwGEbN3WEb8G2rNiPOu4wbskxTqPhlEbcyfRntn2aWIi2cIUe1KAFCTy6
/ZmMaTUjphBWX/81n5+hNoXhBshVUzZgOcsu2nYNcRz2fjN6MyAR2/btD+zqfRjliwWozMkOJy2g
Kgu3nc5AtOJQB28fN2p8HdZBTwG2lParirjkD9ll7laAwOR1Cu5fVzfHvY+/xFtB2bXFrmrzoQ/8
kFAsIbCNTcB9cGrYIss0sHb5FzZGrH0zc5/kr1RW/YYlt2MVmPDfl5gpT7YhSfItKv/MoBuDU05W
vftLgNN5Qjvm5EsGMiJhs6FsJQiOCKL1tbZtulEin7/zQRJDrCVpWwSgfqG5TsRmvaPJB203uqsq
+2xd1ta3J5Hx+SMKNf6+RK/uZGU6kmfKPCJ0QKlp5Re+ekbqQikl5gfqOTi63tKb8fT6YfWTDNyF
WgEB5OjC7smcPOJIlQSqIExH2qQsbwUfPPymRh4yBdaCkNhOPsJzjjH2yRmzyAfLW/TXDpS+NQfq
mc8uhvncMgZY4Fph+VYDdrJUZpH9WWRA6W/vnJoGxCX0NAV8cMM89cvDz7mAWqN7aCa3Cn7uSVlu
WGBHxy4qlqlU6ybDc+4fz82y4UQ+bAxSPN9DFzfo7/bAYldAhlSE8RTTMt7hpLkcbFIhJpOAeryN
u2sjnqO2rxVJNDCSxhg+CtiAJbhqHEWLxx266VFMVcx3JyGuMtRv4qDTKRs54okU08JcCORkkoxZ
GzI03dmwdqcCy73vc5+LavoX9z1aS93WK8ZEVmEU5lnhOn6Z7vswbeYsZLm/VcOI82OfUrJUHU3b
dqeNxz4v2+9BiVll+qCdKzObgD+Idhajosl3umiGaFOzPgARdx2EomLq1xfXj5ToQs1GFPzAXPGp
KNQCsyr0bhx2sFTg81tmdJDXmLrfw65CBDSBgAlZrz8KO4O28D38sUSxTdudMTUIU7wL0KQTrka3
tA1uy2NkUsM/YEz9viprc/mcR7lBhs2mXxYlC4nYXXEm+kyxlL75wy+6c7Pw4vWU7Pv6wtmI0zNp
b/B6QfsrRIY9cLMgrNaSIu5rySPpNMqpDYZe6yQwBwqoOwijGgONog0ULfCoCQ2zg41wyn6BDCXm
G1xR27rTVt5SR6Dn377l8VeuPEtaXpqF1JjUAV+ecGq/7koZkIhPximwLyQWzqJmaTW28gOIG3SQ
Y5RZMMT/wjbB/Q3FZicVpKNKUc7B5/h9iP7FqooXh87WWhwEwWrMR9CfeXb7Ff7GliY1qfko3Xr6
7kUwbvpM1TRFwxqxdjU10sqg+AavAZE4zO1Ojl7LBy2e8kj9+6kMRxF5talIqmFClYRXqhD0I1qz
o1GJ7mcWWZ30yCkS8KBPUQ/O7Egn6CvLQLAsvIADWM+4UG8y1b7Y6l+wqqAeozk/I2i1MIj+/tNc
wNJRZBibFRZHHaaq+jsHuIi1TmWxf1+zqbE5dg3PXiVO+WBTP7xaU16eAQsQGd4T2JjOxlvuHcBr
hg9eZroYx+ljNeNr+JO4x4XiGSae5u6cgWwak9tQRbromsDgVrRkAZR96HQsviUbpyozrgRs6avF
PoewmDRp9NWtK414g7GtnpVyRCndsZ3fAc1X9pe8q6uBzwmPVOmN+RebJGrbX6IJnv31U/gztqzx
G4+6xUVqYraZu1UUadXj9/nl3UOYPkCxDO97galpAixlZYq63NPtzAAnUIFF4RGXrgHhL1X1zN8k
G0jc0yNotMQMiTzURhG6m82mkHRVLHZO3i4Fof0QwhrUxoAm7dFP+ORcIKn2GbFI14GcBD/EqVNm
vH/b5iSDz6LSpWKnqVM5w1R/N0jsRxj494edzwoSX6YTC3ajkwSv453KzydtIEDJQBvVApcqd3iR
MwBknpVVW8whvYJoZkC20X6s0qYU6YXXd55UvrbGDi8Fhq/j6rWdguDJgaswafx34zzgL4JD0O6o
vZdiJJU7C0b4xYeDf9O5gj/hKGhbUgNwa+jxVKrx3J9piXmn0pL/fVZlKjOwX2exOwCKAoWpiZTn
bA3RTrXBpMc7msX20hFJzpBLs/118Lz2vm5zr22jBCn5jSvBroTiAD+kHMC/jzTpdKEXOR2a4V7R
CLHkuuKmyb1NXJpP3uN81OD+zmgqSorU0BGvyEaXa6CNZhPHDzvc0BCu5gRHiogh2FcJ+FOXc2gZ
2H1HVDmgzJsyx2d8VsL9IikMidC7ZYtRBK9gyjcJHQbJlCOvqxge7jmy10Rnlh40rnN4tw1SgMDS
caBRDESmfF2r8eAbW5FRVbxYIjpNgTXicTaUL5KMD4xLwX2O7Wed5x7pzrlHaZ07sfRI7tXwo3GN
Xkz0/1cl9/qi33gTKHpS/fpKTF8zRCqdUXGKwnqJ8ZGnSiu+AurWYxXFs9YzxvLcw3T6Xkr8thdw
Z2pCKPPsrji3og5v5qN3cuPpf7BPZ8hr8cS5TeeWgGYB7dArCCP2w+4Yb7/AkQnxCR+Wq5eLBk+C
QM6nGK83SzERKRfidsgGZusHrqHpGzCT+A1Ojwo7gCguqQgr57MO+lT+MrkM+itb0OJWWsjcD9VW
JwgszfoZD981r0D8QqdixG9H7pnBmmxJbIx8/X5njTQVHPYjsPurnD9aJv30ch7iEHVSTEaeyZm4
CTBALVUxS57WtPb8ysBwXTQ4N5SstKleeEy0Updsv5D5oko09ilnc5fa03FqEnPtyXtPSfBfQwjN
Raxwd/u9BKZdeA+I89jovpRr2AhmuFbIkpuktC6UV0BSajQGv6VgotY6QLdsGCnieM0O96Irc6rR
LuemVQ0KgGBlAcfMK6LLmCDN5q2wEC/fmQz3e7Marv4Tnnbg2+4cfUkFDfeugoU6LLVQTfnKWITa
SDLq4TYaZDpEN29sx3YxNZAV8vVmN/t5zHF2437PYdUc9hgPvlId7PdwFLQDM98z4DhCdFlHHFCR
Nlj5U6xIYwyI5Ay6l51+fIS7kXq0DXuyt4NKTt5cFUwK+4kRg73hfg3AWDycelL2gzSx8W7uC9Cn
4juAf2K7MvJaYC363BVFMm6Zd3oj9P5EasymCLI42uh+Fv71ZHUBXmgpNhQGwsJVEDigHEI2TB70
ojzNi5Eyyp3t36/yp4zlK8/2/WHF3SuchkL1IVbu2Cu9dLAzxXwf9v9jta8/VGdXZNWtazvxo4HF
K9QHW6ykyp0vFDkjSiNqSEABw9iWANRc6vTNaZlJSYXnSUYL0DqYKmHUqYaeEvVJOiy/rYn80nJs
ZUVQwadC5AOcK8Ulmo2xTXtjrwOX6cqc3eagUGTa2TbcnNpLYDPLcQiZZ6BMWGnn0V7nvIMlHl00
c8VkZdm2S5sgCu56RwMbOu2KTqKUrZF+X3lL4wxQmj1os9pWeZVXxXH9AAqSxQ3rmg6dlGeA+o9E
npdL3m0MkucwxAlkleUfeGuX7O2alwFEe1NY9qc8mw9DRn/b/7wde9GMMKeNT/f4bDhmrpT+m2ll
6lEYBjwQ5TR+N/ljpsFbCyPXZWouuexBVbeJuQkU5QiBDDYKsnpLvinKiWoMPBOMf37CN/LRM8Tl
ppSnHlZwgXUA+j0azd7BTQezEbjB4E6rnoAjF1srQv7LVcid69L95QqCvB+6/9MAcWXrcaQQCAnZ
K8OOUKWfDrZ1SiYEh23qyUtQDuprB0GHlm/tJlNxd/MkeL2JklV5zp1+0qU/8XDapV4YaMwi+Gud
etAkIAXaA/Q2U0R4IFSLPlXdlYqdBYRUjjBx9ysY/ISuVwxLf5Wx61LfeqEy0zBKZrfNDMKLcRj1
4FU0yqhvkw2Fu73GSFXn+6Flk3HbIx9NZRZ/tpqjEm27ScUiK6HnuHI++iYCmjAaAa3DLilCAINx
xqiYWdJn2xMUed+GSsLFlO+hY7f6rV00d1MlslMrZ4WwfasVxGQhXpif8wJGsQGMBdnFOafA5/8a
UdwdY4SfIUl01OoAOawqPLMqt8w8FzRKDsP+HVKqwf/jZvnVibqwPlyttFmtvgN7diY0Qkb4zi0i
eYVNFftc2+O9Fm17G1tFVKV5AGnorJJQPFMCd8SB7hWyawrIVFWOD/sCKwErFhnH8RCu8/why1dP
gGbboqqdAQca+y7RF55XsNF1wB5rhtXbYFIw+jd8wrNlwrudPfm701rIqNOwprWX6HOaLP9839N6
e3RrVEW8mtt3MBoAz3as+Vsjo4W5OtMdMzHuLQZn/2DQz06XYY/fap2XJzmeKZWew49cvhtzgkD6
M8RxatElLpRpPVBXrW/4TBD7Po6I4BlTPNrrjbo5RQT6V1dQFYsM9gi1vuT6sIKbbqEd2GA/kzsR
KBhXewSLWDeXu3PH9NPUt9TlTeRfXOp4oM5Ye5l7c4mr0Ak6YlnJe8KXSpqqnmb96aE4Onhgt4E9
oj63YMA2J59SK0BWt+cUdpCp+28IvfsmA1uSLbjw0hOhAQeDmzw/Wq0aYhdFRsUjv4U0JrEzTFMW
Ju75TX+r0I4uYI1G0F5Pgk5rDg7C+MQcNk+CBO+eXQrhRkmDBb94UNkB4GK7INFQWEMnjzDPVker
lyKpcUUkvhb0d9Eo22mXtBL4pQ3aBGNoUbAcOY0EMWR2hSxQ8Mq7G+7gpD3iMsmd7ktTRo2nog86
DBFx0QijIRMzuCgg3RJ1NGWeWwE1JSGULADoBf+9fVNnxYZuBZXnKCa9dNlgDVF73l4jo8kcNbjZ
joykx6ry0OvdsG/cmDiJHu+WxQQwBqLrnSYlbOLg69HZNvli3nRtf9DqmFF2U62XvsnXDuti8+BD
PZukUdaAY8BDniUoxTez6ASX80FEBcww5Hy1RdSeTcVWcKgl9h01+dUQ4mZcG7FeURj/uGL3OvDx
fjRksqDP8qUXPRM7KjxbVbuvQxFTpnRkpDnGx5BJCoC9A7mv/o5vjrxt3hFIlDbON17Y8U6sxe+9
DOekI+MpcBMLwaYm803GfbTTnFtnEdDF2/ktQt1yGUrJqam+REguIBxuJ3Zr6Eg45OMDYYxYJr4w
bbadabu4ly0ZpkNoEXMut40l5ZHQyBrhHXuBOdQifw5ahM/9v9+MntqSveQcYg5D1uzCF30vLTiL
G1ehUARJm8oZJWbX5NcCA/3lKO2gfHw/pc8xmXwumVyAGyyRsBOwSFpwEWsLo2p7HzM/EgvLVMWh
K+jGY3NuG2nFNWSwvIN4os6kKVEkDYg4wZX0ikZWXwe0ft0U7DEmrEgUkfOqclPFp8yl9fJ15XN/
pbBVfobsnEh7ApIyHqr9daeZ5ibNFMp/+TkO47FYb6akm8znCegfHuCt3s2KFIeHzz3r4+kfcIL9
f+zuTJllDEQdIHH7h7oUnZ142E/I3ZB31/Kd2C40nPFy088SEL5CYENFUV/KELs2biimG84AD77k
EexG1qqwvasr5cb2S7/ce5o0zVMbR6uhrmGJl/frAPBktLqEFiO1oqoCFa+lFg5EsZzSDoLYczXG
KM+zFyb8O5LpNhG26UIeiAQjrZn+CA3JaCLttletnYH/sMm5kEJx9nkNbv6r2e3zEXCNcEM15a2F
23g+p4xgJHF9eP6LOooQlUm/616TjudqtLcoP1Ffiuz9JH78zLoJ1SFZTBtuXZYXPatCnPTZJnoI
m0+4/16sy5bOjXIdU4PlfmvsJ1Qft8J7FbTptI3owOG0Z1HBd0K+TWi61hf9Wr5RcIixHVS8xsbj
ae+fOFS84o2xivob8iyYVTNzsKH+H/77umAKTFutnRW9U1Kjb7yM/Ec+47l6yCYYZq0OFC/tM1zM
bjSl/w85yu90FXM+CpVHNB9oWkxejYESnQKTSH3iKxK5ANlOiOYbLFu8MwEaNDvBGJaspxFersuV
yRo7cwKBzPwWRjbGvAgaxMdW8HZ7sSIuLFGXbArpCeHs8tY0XWk7RiTWPJ+Rxv0+Ple/bxOKNVK7
2W15JJ1NcozzdGfcV2Ox0mZtGKeM1Mr24vWwC8YDRljXvvBSjmyaAdf+mLHmTZk1lSgsoz3kdBIK
ZgaktHYSZ4eNoDxH17cMiII9FP56kbPSMjvhez+1MO/Er12zTd46iNygztfQq44URWzko2rPfbkh
f/2D2votdQsF9+CjHOUTh4G1OMzHntGFF62KwL1jdMjvALBAGFjrFdANIonWIBE+N6mfYFQTIYS8
cvLjXn9K2o3qBehI7RjUweTdblcUFNfs1BagqGUzA/51PO/ISJ9HudR+q2FpDZuaKugdLNNI6vHA
ZGtEFwRa8KwNmOE/NNnkfczemfEtnSVOGoNLD1X+lOWDcBBLvw/ob+kOCq6S7Suf8px5YEYsW7oo
rLDx9tQYnU5En6PN62ZYFqBjoz+jC0/bpg6TvjHJX4xryZ5oWBRDh/c67iWZpVG1K9a0e++SCOsq
22hebeLG247sU0ZJEAKmMl8WrbL3W6jAFla1LBkNzoTQOvhoMVnbeLiaLGfC/0V5Z8xHFcvU9chr
xSQPsR1SGnLy+Oln529OE/kgOXwczUSixld2Z5wVru9JNhAr3f+wO7hqNMd3A5+OO1gVMViUS2Kw
GQRvjoeNw/NbaGcwVYW6V3j73rFYeGVyRIO9lw8hTYqb8HcwJtmAEIBGzCux135hpW11qN2j8UlV
0Qf34zAuZRPnahT2UaS22DF6d5Mn6qhPojGoMNS3BDAY/qQDTqqY31jWWqRgOMjcYLFJvGD9xr8q
OoYvTDhq6sv1s6OedPbB+I9y8fqw2N3JkwWko64O7+SQWqvkNtaJzAjRFEnPpYJBdsMQ6LGgpfRf
1ESnhLZtr3ID+Sw1W4tBXmjKgad4LvX4krYK3eZv+uts7SM985cYq650MpxvkANZNbd+z9u/5h8D
gdVzxnePY+fT+0klNJp49S0Q8WpwlKeIijc2rLLAup4KiBDIIfbhEPDyWmpSUgk3sO8fYwoyiiNB
SagpcrJWa/qlVYH/TMN5Tl6Qxex9h+i3+e1/UzL2yoXGsDMbVemMBOq9SA7lU+gNko5ZH6gotLLS
B7Aqd4oKuJT0OAb0qITqE8zqnRKnuTlrygNAwGf3lsU2iGwq2yKHCGdn5KfRii44Ri/eFWH5qSjX
YMyQxsakYtEXACY+jcNpDZzShFsEv71wjp9XEnHVzQX0Olv3Yci5vb3JzdHEewlHjzr79q+AlyCx
4GX/O8a3+Z+lRr+QPRaYYRodKW7qkArWwGcSNJQaIMEZn0/YDORHaZa65mRDZds+vw/ta/hxf7f/
FBDJPMNhJ56JoOPi37PRoQ+GBpu1HZF4as+oN909nJYvTfV9KOgoW0dySjzISi/g5Imj13s6pRnt
aek52omNZYpx0PnoGenE0FsQYLdu8z+4cLZduCLArDzEaSl25LqwglTTrVb99S/bWaZYIRIUXptG
sLEKXaL2mvIXz7Uf6nPjPFT5ecH2ZZgVucXd/rmlKkASHYmj5fG+1iXJ/gJ8Vl6qjKGowXQi7wNi
1/0FdPD9h0Ax/uQD+fh8KUQvwpCdIdXljQ/Bl6DzN/0dUkyyNDrSgX805CRmUDfHYnX+rye+lz69
5TcqOavS7XB6pclUic56oP7pC3HwbEFatZuBZKbB02TTlQ604Q0LaKaog1NK8ITxcZbvMtJX4r+X
ig0kFp3XSWlSlMMt12s/ifwIiE5TcpzBnNVFRUCeG5y8p+zyDwV2yssKJPpBXfDRhWxG8MGt9u4l
l7Um02XILUVQfAgBE4fHstl4dR+cZUujPhamNEhYoTl7M9bgMgXFjen64zFNPoVaRS2++jHRxj9R
Ym+VgniX7psTkPER3J9ZVP8xnkLrxoN9eDxl3jt24dMLaGt1R2bDfxmhvDaqR6C5SiX0bpgWlQtC
ZFnzMT1VUxceS3qdQJit7VtuYOIsi4kgPd1V9X2+TjdUkVRjaGBE4SmnJZRRZ66gWtZiO1mcNiY3
S/JIAuWj9SF4eac0sHtsm3+0sa8d4KiesyEBJudx0+0XXlNTs+F3xH+7sI78f155gWHTL6bh7OKn
ZbK0HzBX0L11ED4NqQqKxF52fLuYAWr6/1EHWUDobOHsC6NB3bOLA3OM3bRgagjjAjS80gERqNMm
twFeeP4lWGfkP87bV6cOaOnuJJksp8b1nTe6uVug/RrBD4EcYgl87WnHNTcRX1c23x6CyG4R+k2s
6lTteq/DClns3LCIybhKDKKCzeIOYPoW+rK4eU8nzeWgKKWH6mC13j7n93/PHxiUq+1FIbjoyXpe
tcKO3pYl52RcMqCsH5TZ10WgN8Retw3JV7ucpAdo0eOzBr8RGv5S2YVl7TOXzugCnXMvGA7lpJFz
E7NL9bh4GvrTCfRL7cNGjB+9X+NZ+l3MnntAvoaUImeK6DNvJ7D37u9iTiuQze1Sc70FlTGLnQZR
qBJ4UYU2HsXCyVwhz7mKeoydOnTCXvkje+A17Jz8gsfq76LNm9TOspRhjkC95M0+AewOrxE7JFED
tsSAZGaWzg55AHqURvIqPd0wnzJMnmS6dDSnWbuM5kkBLxo1NtjU8ESAZjkrwE6Zk44oqSI+F+or
tSRu7TS/mLynw/RqR2wiUgqt6L4ohEvSAWJqDmDqEfUfEnBd6lV1sAP/D6oWDDlupwX2EnFIYqBJ
e2byEdRpsc3TSyurgsmg/ASFi3LKADE+oe2x2zFIui81BEmZfye4PZ+WqwNYQz6x+heh1g16peK1
zpXZSHNDkbtNzxQf08+0mVuguw+hd6lO+9f7qU2z8NZS0Rg9QuO9tUc2lNLrUOpqS6zW3/rID8OZ
TEjUnLC2nBbGsWVxM9u7+CdYR7+rHUGMwQ+ypJKCmt5Vzxiegd6OYOmrjh6ZUSbxpkZJdUSpcUmK
hzCW5r4lCxAiee0tiW/qtSvV59qGaRaINt7MYyfxdREyaVGYWAi1QicOP0PMvoqkkpfUlOeuu6Ip
jF0Pyu5AL6ReT4wTnvo4QN0rgHtgF08dPlNOa+F8HuuZ24PWbqwe1eypkoNN4vIjmv2MCIvKD06e
ubIeStolQzvKUDAjimWQebJj9BgAomw/XZjY3FYH5TZzgDTgLYQ3v4+7cRRbEMdvC3Szv2PtWNvG
IC5qPNIxv7cfi+XzHUe8QYx+DDH7sHVilxW2bmsQnPVQZ5S3gYOFwgGi312Rq/SbtzeFtk8KYmX6
RAaNPj6dspm4qNo/MTrFZCkKbHfbrHI1BEouOcTjvVc/8xt8hvK9z/DHOVT8LvLSAIi7wvoslsCF
PZl3e3cTAAyPH198EcRo7XQeqPgeVvxYrJrWLIgaKadFeULVaO2xmk70w1E4FUTziHQhjUi0VB44
CXdVFf7VMIR8gAp3eabOz/F12a30zVebvLfBxcQQzuZgXSKSx0OIasyQ5O3MtBKaizHpPSiVWWd7
bn+S1sIRhFJC7mazWUd6ibjeOjaZSN2Yd6+Q9baXUdF3QJeV4hodEm93DTltJ4puIyuGPJvIB2cd
HGbPwtgCwYd5ylqi4NooJqRYiXWa8Vmh7G/3Gk54SMAMN1r+oA+7IDIiqJuz+0T3McdXQnnKp4qt
y6eit0KA7Eu61mPqaqRQVobOF+S3nhtsY5iJU75p33aowpp+4iN25y1O9CvI5JT6hHjHSB+Swfzw
lurwjyrNm6giQffwlA1q3JamCbS0uaXbt5VNODjiIjm+DqP84m9qwHLmPXUikXqiceG+O4GKtRp7
FeMwujO9nI1ge2h03Awws37KxZ3xXJulmZaILb+gjs8PoA6OAX0+iAKLVTBGeFn3tZDPaoNjr6On
8WUWl8dxYPyiNu6Z92uI3CzkINZrwlWNB+Tq8ZRDRdxq5Y1xrjWLd+dlXlqgkJDog2kK2PSDw1Mf
tWQ7ecNJzTbS0q6kjI0U5c7Yzyhbuf1QyxnzVFMbh5oNhzGx34RPypT+7r1knYlO1Q+P0xnOCm1L
9y0zK5p8ledUjpx1IFTxxC6jagJwzraOZV5G0Nm10Y4eY79e/f6LqqgLni48LTUkmu4joq22kgi4
7sAPjuX0hF5Uk7O8WpL9ntV2Y7zxrodnrMeKdJX1N2lUzjnYGieTzTU6VFauFelfTgXhEc/LmPPC
dvzXuqDJq3r7TlpM7p7JUeVr2Y6AkKy6LOxkauhKtt5uMvfWYtbupU/7axc8cJbcAS4nWFiod9nA
0czpVKYfoxyuvOhCUMpE8K5H7pPV6V6r/Q/bYXPVg1wZ1K6E5oAAIdswvAS0RhP/3ypCjmhyxjQb
wXsvTL28uDEXppD0Z5vxhY8YxzKtxD4EJW0YDgMqk+pNlE/8uY9rqADJPGFTAo6vtkNkfZtMucWU
nvsBAH7F6chi7tBBGlGbSP1EubKKUoOIalnWUsG4lpZnqEvBSoCrH0qxEIzzegdDN8ejeS0IhWMy
c7L3u4YrfHVzVsQryZO3h1hhCjVB4pkKM5PqqmZCLMSxbQyJckiaZQRG2NMl9pkpNly2j84wLreJ
mzcZPziErCFWPOowdlKpK6v87Y3VD4jsd39gqdOYgQcJLyAjci2nCpwUGEml440y6dGv8QGj1aa5
jUgXp/EAczJp0XSNkXsvdZPzHYzn0CW0dobOyiBTB9fTIM70/mrqpPCLsG9deoJzbF2dfUKaq+PQ
qIZWymJGmy0iJ3T00x9KYe7PzWvsKvVQ8ua4DJ9SI0+nwT/JcRfT/D3uYHoEaj35yqR9uoR/6iLA
t1XzpoZu1QZQTBA9lmRRMpQd9q0OBb8F/jkAK+bKQsti4ah8HsdcIF0cTMxcm/MQ7iCa0c6rZcPx
hGgU+9cVuiWTlT/I65cl3DArilqkN3RPw/DX6FgnfMI6EX6W9OihNBbBrzNYZ832yPbEsLO6CTDn
MFfYbVELUe3osRqH7kDxsaRUfV0a+hT2GOryOlkZL9TMxcbIlK0ttKoAzcaIBryl5oMinNJFBpv+
SDgKPh4L3NCsD1iIM7zTLlyFWfWamdfAAueLfuu7HPLheKl7nplYwV9Ad0xdJ+UcW8sds91PTupc
9z8g0w/Z61Mc7BhBbiatmdmonMRQJzMwZQBk01y0w42Fjxz5vr9j6Q65nFsb575uEsq0uLqZp1yu
BPKJq2zGCkfMrck+WZG5rlJ2WRqUErnMnCf7G5d9EXCQ8nnlvdeyWRBUU9lKkV39kjewPHtmgDo5
rMwicYOfRkidssFD+kbG7tPF6RqOSCRuS0df+KS5X4I+7Nlsyx1h3r+vSXUilIYvkhKRO0b7aQAS
zM983nV/v/K92Vnoygp8he+XMeMRhIsb950RF2eR3rcF1j7RM2y5Y/7hKys/VJmiF3REJxKBdpzK
biu5k05isSZqEysPMz4oPcGM27uZ+L5uIue98jGim8SBd2Hki6WNeLmh/27VwVYFMRYGSRiFo9Az
VG6iT4edimRjD2cMlYfapNK66p4ByBqmYie/jDARyQWP3QGUENWWlfhGBXbNf3+p1W/WMhXD83un
+iS5E5Q/2pAcCwGk0xrsu/UAtAKLzgGvGpTu9uN5q4UYIEdujpyVwdtvbOHHG9/r/PPf1Lppxn0S
JFR0Eh6MfL4aV5I1TMsvB4kVfYhcWflvuV7xbCJlITJWWkxewu0TNbQXGj9v+ZDkjRwW4BFG6dad
i5sh85qBfFjAOarCp8yKM3l38VrlNYRPeqo2ahN5loJvw2dx+/VtQEP7rbMMEEbj6CBmkCnNUDlY
qoACZU/KpSNjWjIQ+p5B+8LxWodS9xDy+laYR0xratGAIUV4yg5Uu0C/uJfK+n7PjPAzdaV169Ab
nyXGeNzv/RsXeXygPTsnIw7ds6VbR+11v34BtQsieOQnlUFhDoNgKIMEd3A8Q1jICAggdApoHI0d
csM2OKJ5xUR23SeC3/fEWdh2yWU4iw3/nYofVot5uI/po8c0qsJUCpUlHXiAz3K/bJEMhRdbJHbu
fSJDL31kvqXSZ26o/Rbi35gj4FyIzMzzNhOScSo6K4WTwlA1Zh5oLXw+GAacZ+okUsy9DupzYMxT
/qtGgSN6N4Amgr6jy7XDgDb5kFQfegiKKL0EFJUJ+//gLTQxRG/u8f7HKR1wbvrcsHaSl9hlFhAs
RUI0EILZiRU05TH4uHCnsidghagFAJrFJD4KEUd/NkjTo9HdQFMkZOI3Hq/+DtyhOwSEcMFf0N6c
1lBrGJpgTW8u6oDxSl+b88IX5QD5AaRgpDkecMBcplJq7Wlpb8e9cSK7YQHiBWWagkdt74PPOp0f
mZWXFVHdm1J+lNy4Qz/xga6kNlt82LtBpCB0GTab+V+Halkjb27+/Or6T4Y53zYbmCa3DS99NDhr
9Yl8CgOnsV5wQmgJHMnDyFFW1BnZrttaNKWijigNi7mS1YYpdV4H2cYdw4aExieQKMZFD6vC12Mk
2n76VV+ugUAKBMnjorj6rq+HqTWUQyMBLryAr/Dn0YJQ3+GbdILL3v3fNqRPj1BmfmL5/3p5WfcW
W0AiHzSiImHociJ7inVjnuaJYjM080frNH1YIPqPZEhTCb5+ae7lyJXIojpfFe3mJ1mkumQpgf+E
4X5X3eRFW3czZmHfc4AjiXAkv0lp/R+zIkjC3okborGcPcZC2v9igIB8i7NZ06doFte6ATXsO/fF
uYBj8NiPioijEzSEOPu3YKKw8RtzHzwdQaK8mH9pmdcmlJ4TsXEtjhC0/n4c4/KgFpJLo6afskyg
GqnREeMNMBNa+oiwQ35NdZf1vGM/oBAQYE8MscwdDeIVh1xvPMcxNO4Hf24XAcuScZ6+wlaRF0VD
xixjoNvG0ClSD8HXxR665/djp5fUfkiJr0u/L+BsOWqCm50663zC2jMj/099oUyemnIQ4tjaG54J
qC8XRwfOcBLiVqnKh+xxHWb4NAUFu5WITI3jnKRkAssbkeKeULUEersyfagA6QYNIRmQ/csY7W47
/TydQd3Pc0bwGemg+xggEbdrB75oa2MoAOadUFZqKpzRP+t6gfbozyQdYtvJwhFkh9ZuFv6cIhAE
bPIIcJhX5wb+SBoQMtWHP4mEcJfQ6Ywrpw10iaAMpjpA3NJcbnQt/Bck/Y1PqqNTpbxpleflSmKT
v2oVgLSYqxDvs5PlIYyE1jEZsHUI2Kj4tG7LidEEERVYK/GNVJbVbuLfWEurI0KAXZ0tgU8fbsfD
zTLXtF/W4MoKwK9mtBQeKWl1dByMPVhAVFtYUBo/2LUQfUwKOSMRJ+1X7UYUMLGtSDnysgzyOLWt
qdyE6T3wRHijdleAkxWa8Wzc8zaF6u1QtgCBfqE494FN+Jup2uPcfS1tWl67FD9/AHOEnImzyrAM
EVnnnjdh92/PprEGQGi/c7GYZm1Ff/JrfvctPTtVvRGJMtMtHzw2POkqtsofj1Mmasici7tXiTkl
k5JslVB4He7WuAsDJpzQ5G09g9q2tGzoGLpJRwlX5hTiwW1IYonfXIoe9FanuHFwiXHbvYOyB6gi
uixRGvXqPPypb2xN9WXgTwbV19244bjquBC0oZAi3gZqmZQCtflIHDMLgtWXGHCF6OI/NDjYkdDe
j4SDV8HZsc2KE603llBB1LTht2F9ER+jK1AKOIECwLU5h1fQGg4tpVzsvJBpNhplCFVA3eJv78RJ
Jl9zNcHtbCxHq4y5kEAoodcKbgmnVHK6ANha65jKimKo9OtyCztlg8EQXcnHKCHTgVy68D6swuRu
UHGcKkJtVA0Qdde4vvaO2CoBnrXxV5Ole6SbPgTkorCkxyJKtv/FznndcY8HuqMRQr7Ln12MO4hc
AqH35bHFwooTz3Sf8FsJ67VGhb+rle2RaRFpKoIekZYOU53L1WYPkSpTy7+hEtoYnrj9cSR5P1sn
qkY5Wtbi5yy+HlIrwvdjKo0HXi9MyY+682DAQQtWEptgBCWXBvDXoFueDkljNbrD3GNCOoSMc4aL
ODWDvQ6hNukUWNrDJJPn93sUiMFmpbxbG1TxZS5HSylZRlUlA/9dkiDab/r0Yp5Lduo3p80LyfRR
cBM6wGaWNl7BiMgmHfpleUBG+OvGsXmyFP3d6zMIJPNt+vzi8wAsKm7DRLTnV4K2EySnooPTU7cE
lGwYFxDwZCWIfsjT5iO8qqSCZTTsLXmOMFO1YwBkJYq/01j0Ahx1KntfRl+KjZZka0UDAT3+NyCV
d38dkl+RTmYIoDIqjxF9LsaIMisSJLGiGH4uuvy551XvlruLoVk4CV2mAHQe44bPTPNwd3CYrWVn
YCTi8AKnwa6JsDmpbPC80muoW5UITLGd9s2krarVDWuw10Ybv5vNl8OFmx5v5rY1dqo67fMtITXV
7QCJ+1YtWP1Y32EN2rov+MwuDyYvYPFwf+3PJyMhLM2nJD8Q0d4EmlzKKzuOh5bH7xzCBOUgqPdn
D2Pyl5pJcHmc2GP6XXZV/WOLbHzTuoFWYtjce1ouT+02O7F3SjpMfo/kV5FNdPr8LTw5T27/4WK9
SP7C9mGB6xepUoLOe88ZkhwxQqP6Cl2T2jL0SBI7tlAdriTHKFijtB9jl8MbdqjrNPEtfYstkLt/
cvJfO2+Enr0s4OJeImB+k/yW2pg85nMrycD+6SoU58AMVciseoJw+uBIuUc7lXp+gPiMHYllVwvb
escaVEbLwmE3PpGuaH9hjeRo+RvRWZnDkUw9K4NKymABp8Wg53Jgqj+6YYBRNFP9YgiQNomJ0wCu
q9fAQdqwmvI5d15b9F1XxFnW/RirmO0RNMxk1jqbu6+CwLHrWAjNx0ojlLT4SWhtx1Oq8PXKu2G2
2frlKY07NoEPsCIXYxTGhW8Muj/WRKRaSlorZK6c2djtOWdLJ24RXDxKHBNiz+WZY6zPSFTgk+DX
vZDCca+ISPoCU+9O6yvw+PZbw0/D2AMiC06Mp0RC5lm8Osprlht+LqsWVDqW/cplsXBqbJ9a5+oW
Fk8YgqcFQTaBzflh20uVpHetbEerFODXS+D/ml0ezjf2fTMvMZlGhJtRPL7iQPU8ia+GDTEc7stE
Fl5z41iej0G6YlS4NocgkZdKQUETWsuQEFwAIr+A2Njm0Np0yX5fJu5j5wG60mwyQQ4kjqfagy+N
7j37AsAh0FnodYYrnylz4vzSR1Ce0tneAw50qwol1dvT8KrPEl+XPAOVU3JF2Ou6l9NYdcIoaJjo
8icf1/n9hNaDEEsBKavW+BaBqQFMPwPxkQt2pUaVYXusgJQ3osH0sSAcmV/Y6O+ez6i4r0cimIoL
ux/8sIM8KXU2DHITPwVijlMDq3gAeV9qFEnCt9Tz5FWWYGVtNxDRMR3uqFu8JYE9d/Lcb99PHFl8
iLkegFqfttHTQ7JPNinAJZAaKJZo57NwyKT4bEx4Aptp7EAx1+O+8wFaOuVOxrUMveweE3zc5Xiz
i3bUVUCDg2LASn4jv5gJVBJEuUE7hlj4WgrPfMRPpQJWeeWeoHT8xLLsawfCXOibgHjaL3DM6lVT
q+RX1SJVlp5cIahioiO4v5kcazTO5IcQURidtrRXM+5kGqqlWIDRQywqcdU1+zP3FwZ3jWvYlxdi
b8ys3xRAKWhjzvyhbJp1yIDhSUtbzdZiLFMwXuPrUGTM2ZNJCwwk7N3SDZZ6FHGHiHAM9wbd3qwa
D/B+T8P717H5aBfAyEIWj1joHQHTdspIUvNbfiJw6LtlqjBgUeDfp6RV0KZGGO7Gf7dhUV3cM4Ux
y7Qri+h/CrYWczXyhajnj49tGOi+X1f20TVa9Haj+8uEGNp+vQfWeS6+FXZP4omLI9UEUa/Hoymy
H3vRUEzqFmAOgLoQViYBevUAn7gefPaM/aE33KiBdltvyP2SCR1ah14cy2wmPLMgek7eB4EWojQV
PzAD8nxEMPq9Bz/lU3pJhf8yegVM5pICPgeMmLT9zxQQGY8L/nmOz/wP6V5nn9b5KaCqOb8eFt2U
iAGdQU8W8sl7UPnDqYIVLYblowBTGCrK8qC6bWDAYXQ/56syLp0F157ajvhFJzDKbijExHneXPTR
apDDOSXsjm5C0q8u0zjpWkDqnohvdubvAN9YVUnXWM5VkXj9HpwMnEA/czB/S4bymFF1ysbIT4ba
UV+d6LK/bF/WOxP7pcgf0KvLjO+E9RcjnjVTaKbixZYuvDWZfUrOQaOZ8frjTnL4wK4kIiLeG9Fa
SQPg0DRGsedsSyQb5uq+E4bApIhEJ4IG8A6N6SVkt4uRJtDB2v/pQ7fM4HC56Qjr+swpzTZowsU8
obEJ1Hyyvejnbkn8OyvtlhJiEOxbVjjSFJ8msSVnenT7LpmJfN/QoHeu6AlNz1mN/uEp1tvq1ud6
LdYPpCGYEpPva1iX8K7aGrzsVYcKW/cNmA0eHIdZ9yZ6Uz3s55nSvP3Oj3qOm/0b74JFypaImfUZ
v1saz6lnBkBbbjYiOBWJTJyKbteIY9ehpyW/DCxbs1J5tiexEPBmcQTdbFXyBCpGRiPkoQuB/KQ3
pxH/DTBNUrjmB/HEM/TCh8nMRpmYSXYgzaCP/S9AQDu0G+dHs8fLD4bX7bdW0dVuIQcGZ6yoVTbO
AXgYBvjCzT88wVC4e6Ly70DHJkcIRkKjZSgvZCUOnL4Ohfs0BLCjFzEq4T2HLtwSzmP8lB8MTzJZ
cDqMdwfJVdSenzGmzE+9Ty8GvZcJBQXo8ejKV/T8SJFPvcFNbzAAUcLYeOV7XoHwka+2YFTx9Jlt
O2/StamvkHPpIPxckAa/U4Wx9/8j2H/Oha7Xd+lL3q9NQq48CJUOR52cJS928HOCnFmMjIFzPrUy
PFalby2byP6Blo8IsjO95hdXPUh3mUvOLTrxkI88ZFhUvQncRxRp1jlHubnpOh+6cz3aqnfHKLq8
/QhN7reQNUmsvcwq/xIuMlrcDIANZh8qiKHthxJ2vQmKtD5+FAVhNrftZwGZ5NCBgA5UDCQcEuxt
ct2mFHhuPT2x1nZ1jwth4M4di7V23xevflOWbUjZFQItAaohTfyNQ7OB59UR8NflWeRom4NjQd0+
0E4npQIsT88fNIYUJUIHQnf5jLy6uBPocdKdSLVJT+4f/BOAAsqt0BBRx5qkTNFJn34BRn54kQPs
nczftDBNCndj5CUp3/pychHUuVIxY4qeS+GZ6Wkfk19tznpNkedTSP6Tyh0QDyjKVu/frnykJLof
TrZxv4XNj/pLvlSCoEy9MQ5lholDm9AnmeMsT+TnKeB+Ty2J6QMiZynnvLnqmldEIQ6mLepfAV8C
e8Mw6MGZn1CdRLIWLNBtsFyBiezGnvOaWq7ne8cGGE9Du1Oc6kfAc/jI4ae0tUrM69pczhSDr2Yc
yVREp3O7Uzi+H6qhANYlRUk+aA4dHb02Xhw5ehl+8k2Vna9Zx9QQcKz+F/UhhXTehZb/XCqB5j5/
AxV3bCNnIf4mj5vwkY6QD91eZ+vtQKBt002OzQcB1zg0tqZZ2c52QMlE+AUS979+2ynTKl3PmctZ
Neo4V0bCQ2jwzaA/yeMFwdj5iQsB3kZSO152IdCS8G+h3cKaHsN6i6hH+nscoTrc/O7MITXcAlDk
+t4xYguDM6byq7hG/3refebrVQq3iUiO/ct7QYV+lRksxlZXaIADBoSfdA/9WcWrxFUFklGAcVG7
jCStzZ74HDsf5SNu2pakVGSX+2Gegx9Cj1KUwx5PrHQtW5pj2ROGg7p9oNsUkEMCdYteOpzrXR8q
L+/fQ80N6A+Ot7lZ0q2OjKJC4+VXwoek+vmCafK9ILHqIxLAz0DkTfaVxH9joHChtusBJxCnx6LI
a4ZgD9f7IcYnNFZ6kBeEJCn93a118c1vYDaMeDYMCrOb3eQqdpuZWNT24ea0HDpJOc2lVgMIlbaz
zHs/MnAKt2ja4aTzXemHTXJCLYWxE8PRY82nCMDTYVZG4SBcsJ9RyfYs7GlDXIJRZx47TfhVAXGe
UK4HhdIcZTdh/t+ZcgaFcHZCk2RFJPdDAU+YBURfWJTJ+01WVxpxd7A3VC0qGbB1e4k3/LjvXD3e
oNudXV6gOY5n9ORhbwbOX3S2sSbABOeNxhtUTQ0KvkxHBWgOl7bk2LQWM5IAL+qS1B7oZ0euUuJt
MDh9oyeXeUHZnw+reIao8QqQO8F2TFbCukGjr0nQJqyj6EcATI9MuH08uMV2OcXFqqfta5EmreRU
lY1mtwWvOjbCoMD/L2npPKFY68r9LbQFFwYaMnptEC+by2Pa3mFjbdITwAKTZwBjbuaoUDiIwakb
Xobu7hxNR05iAvBZ2v85JQkmbAcolnOCqN7PqV7ZoCdD5KdmxTTjpZ1J75Ouv5RkZWXGc6V2kcoy
Jn7fjnG/ceX5QiHUbbjj15tZDVjJx68tQ9+TC71noxfu0Soyd1sAjm0A27ihYmOC2wa8efK9kfvB
pXfoK1VvEy3D7etfDf2z86TcCdzDDvwTbAd888ZfonADcw0zJnIishCC2SIVJXtf6SKehvypTdns
KTM+fWoPT1dvUYeBXWADhGuXZ9iimKvTwkG1i/R8pQqaVx8hlaM95KG5KI7x0ONEXKyOtLA76Q7C
a6mi45v7HdKjVLVLKokBnRSKq6J+CFwMJEM7PlzNdPN2PD+FmOnrvOzX9eXHbEGHkC+0tch4nL6w
CUBkaXidOJpwg+7SNIWyZvnp7qv43VYGdQ5LaL1rvdgwjuohQBlCnmJerHGlPTLdqf2gsOhvSfIu
LOfen7Qobi5WIrlSurl+nKj+3wh3CHs6v5n7g/a/jj8LnhxZayisxSZwpnR1yVOLKlo1gdWsbYQq
4Uk8vZDHLMJINa6eNosU/B4oY1pZCvYTWQ0slfwFQZgm/3j+7ulYKE3FaqSm2I1LB5AKkU28LEeR
FXkYKBPRp0JA1YbHHERSMudfYzosISQditFSadKw7ErENBzVyly1F4WcsXmUVkck6l84Q+LXSPd3
7ikrJaZMPAZcHtj+cNnjo2fE5WrN0PlLwfXg2gWEVe9p+rGu3GALAi8tSDvLBLPYcsAvL41r3bbG
uE71k/sZDEzd09L/YqrEGNSPAYEPY8gzMcClDktEUPvYYcM7bCq3XaamEWISAeHnS7T6f9G7FTgr
RHKX+WjDzDY6LLhDCpLWDZqoe5kWFGnaZ2hLlQPg7+uV+JP1I4J/mgQ/t3GHRIotRPTDxzTAQoIY
l7cIOIIkzKNLQ4HC7eoF9hG7ry7nqireBOi1lZZNk/20n5ew2pqXp+FrKxfChm0KuipOzKvasuXR
AY0z5C0qNNS2oS4oPbs/WBvzwfst14+HNQ3JBPK4PcO7zZjf66moPxf6pCo1jilOVyEwmD7h1qxz
toz9UI+NM6xCZOYtm9ovW9H/Y336iC252qo/HGztMuY/HZXlXGW1+o937NbhHildiF2/tf11RyCR
hG0aTTz3A6jjl47PYRt9pceMlg9f7FX6+esZzJDs+avUNHR1fAGO9sn2rDwDEnIxOp/jAXk6K6W/
cev+4xYakhQruvK0SaowJ3EC55fevqsOi3wqSQbepeDWnnOOoJ0PBf0bYkbnBQjItM01kmSr81zB
m6w1ZtrG84ipWXrc0afzFT3XFUMSyWq1D/1irE2L/H3+2167rhLDGLDVHhsGPjl8/TaG9QMJQGdE
Y//Sz2EpNL5kfdwU26HOhdjvQNxihSY6yNKSa93aPwWPrdihE1UZeAN3dw6WM4mU7FoU9bszNv2V
XKC4Ni1MqtEhKxHG7OEMutyDUhcCLOPE6+DaZAqMxGubz8iM1CDot5L0PsgmJ4hWqRyPkn7XgL8x
thUV2OIihNmMxosSq0VrIuaQ2OD/lJestgQS8YigYyKWIG3UFFKU3ADV7T7oyw9njAOzI2N3T/ol
Nvo+TP16HgxgfhnYn4H8hLonRM/jPuo0H08MHStvB8g5GCdVWMoW/no7t23G8vLIBNVxuwqF5ejh
BY8aRVrtt/pw8tEdKMdtQ04dhSHiM1X6wnBTB1g/PnniOqxVL3mRwItAJN9pBi4vQ5OzSi3Mwei8
ABBHYp4wpyx3+1lFkEP1lGMTHqeCdNP63Ng2LXMDhlYiYB5Fu8nTLkTBca3yTDJB8/bby5iijDM9
Q0wz6z6x8NW38PyirtGJqn26ykBB5fRZWH5K+14/gOqQ+iDqs3i9ldYu2OOrXuxkLKAf6rMnqQ8f
li+sfPKmAODjwAl4FQE8rewQCfdXDNKxa1UGsT5stxlzKQRv9R/of1vAGBQ7806+9pedBbi5oML2
FW5kjNq91EEy7c56hveBWcAVy9G27KXgK4bl2BwCnBQJSqQzgssaC/LGmqCY8/4Fgfx+aYcIVHiK
qJeWZVsBVI2Kn1SJXfHwMVJIPyeMd0jUpP6xBXa+L5ubt7NnYZxOIkqtKFxVam/GiJVZ+E4/ZG2n
xZIgWcM8yZw0j3L2ytq3b7m6rhLpuP2THaKoS8agzowHF99IsjjaiyMwvtPLvV3zisxGXrRvsgmB
rxyydxrano4hwiHXIDPamVtFPuYo84Ba04UX1O8VrnIpZuvbNPHFjOwDvQBwUd8vJS7pyBPN6SWN
1218IZtPuL7Roy/51/nu+oz6X7RDkH7zoW7aqvAZ+adM5zK60KqK2kAyp3P7JxD8IyRMofsC2U9g
kWyt+ROWFZ7ZalcwQFcf9uLvvMZO3qpHce1ubAGPp2W+gwh/wC5zwODFaNEcjJdYXlB97lTrkmWF
fRxqRbYb/l8X0R2RZ8Ri+0gCXD3tslQlneHCcDyik18xYqQscPdpXLBjRYSPJvsJu+wnQ0kuFgj9
kQRWoEujZBm4dzbcBPcpwOCdi8BLq/T805mBp+zIvFbpgCUG+XTpDexzilhASjKx7qoOHidI5VrH
8hxnUEWjRa6Tn/ynAX59fuXkpuBxgHOvenJ8Ln9Z3F0mt4UJP6w1PD8SFYxxRaNdQ89LXX1iAZc4
04cO7DSvJ5B/Et24hn0wpt3T+yUHWKm8yXWMF+mijQXQ7kc8lItNCv918ONNHGsQV7o+HNzWMMVf
wseOsckyOkI2M05bNx5WzIc6rpDexlPA8JE8vfD9rFTpVcPs0v48ysYHIlKsv/W6+d/+5OzsAVgN
JUoi2PoycU5ac2sdEzq3AA87zUNI9deYWKAXQ5OqM8DXCYAnr83xY75uA9UiKmZyZYCFPiahGpjd
OjX7WzO//25UkmX7/WCtes9juZezLruVmG+M3UNsHLm7VL+FHFo2azl0a7HW5WB0Es93ckD2N2h1
imYWmsRV+KsYfaIIK2IJNn/tWEwP+GL8ioG5Ih6WwumtExjvnRIoVffJZbFFqc7PFP97Py1+TNc3
Cl6ACbWQSvRKffZZ4S6+AogHYnBJPewcHtyYdpyaxJzwh2jUvVq0kUpzipXR7nzX4WNow25KhsTB
L/i6hMnYAWg/0QNbSVBVqlTzpuY3iaEtQ5HqLu76M97XKjljBtbbeDEKXQbpvxvSgMxhVjj/ELLz
R/e21h2azn+8oRLGx4wW024Wyrry8PqugpLG1HsuseEya0VMDOcRPMnPdZv6ncQOmUm98j2HqdA3
e8ht0c/u+7nROjAh6ZLzeNJ06J5xTqbeaOA5t/D6LcDDHIknAkGzcC/iICmhhBW31I8e9kbjgBeu
p8js27pe6Z99L65Ru9mOVObtR2L5tnolXBgP0ZxJB/Q8hNM10V0aanpsUQGMN48jtsqp0h2gWRVI
uRTEpt2aLptMPetubhLDGGworIhsygdM+isMKphmFJ/FdkXBBCEolt8x1wuAY3j4x4MzaBeRVY6m
6y17krUWMDtC0ywAXfDAwoLfNggVMAg4L09m5+nik9dcju7luTu6lGXblPAEPhnzCjO2gUh/L8w5
qKy80YDD62sigPV162nqF/utETfFGXZ/VilnPaQxPH811bVvKxjCnTn0WcD82cb99ZoSuiDmtqmy
MhfspSiTnZLWRBzN89mZ+EMErzL2V23cjaV+50/AfY6kCPfLDJBWc6Tc3YtmMJQ28s7bxxqdAri5
U1cxNntqs4y6VaDbtSTXmOdek7e2lOlXqSJrdSp/C9Cj4qw3KttOlHz83f1Y4sVWvidRPoJbREnq
CUlZAzIHbnXtnPDGK/7tIJ4XOcedpgxIR3tvLAGGAcuq85L5oUeBqa/GK4XzvKiB9idIBTNzE3TV
2TDF6xJlsaA4fU4Mvg9gFQoKNQ3a9G8nAsssgJtW3Ls6pfG72gR9jYtPZ4lhlWNfhX/9qi/qtVoq
ugtzQfeKxJTEnePEe3cfyu2Wbr0nO37yNI+iIx7i+2bqJnPGrfP9YpTcMbpnL856gXADD7UkMuoq
PesqNn4gDwNRDSBfBXGiiRdq+jgYF/+EB8QbEHfNt2HdeqWt1mLw6ut7jyRLHvSOjd9gkeX+OgVD
/uJjQZaLewGSgivLJtfFqcNFWRHg3OK42ub4a0H+x3D3YI4Ms2Y+Wo8dDsaNcJUqm9jgoCSmf/tV
6XZc6qkEVxWp152oHpPB+29cJINcLn3rL5tEdm3TCnj/d7oRfXbJanZOQMOUtF6WwnTFp2u2L7yr
FgvADo/T4l5lL3x1Z2xuBUz8Boyv4+Ulzv/qAS1Ng9JzKhhsiC574NP6CcjQoQS01nRwWLRXiem3
V3bUx3DpXY9d4doZ+hrpYZlna3wt4qRxB1Cf0c/tPSGlFcz0+xuXNlD43IxujoAP23NPlmNIN6yp
i1tt15uIwkl9reDsV9rlkykc6LrtAllJZXRg4CvRX2SoENVyHGEZ5lJU6h2kE/98iMKgtLEhqkVf
Tdh2IJpuH8Xn8PxAO1F6gpfJPZudB8xoAAAa+W0sVOmpJTBhbXici0zL5SbkamoXEiyf38Kvu+B8
vFDxhNAMQog+N1Kkp4BRo7YCQJvkYDKZP5oJZQuic80H4Tta3cvaX0/p6jrrppewxfHG+kfaFqRa
1KzB6bJ3f/rhKclvLPOtM/vjpnS5vpjux0vMgPBlXK0U3fvsybi0qDxf6NDoQmjVf7g5oTH357kd
23WdBtp2d/oG3rxVIp9a/ZSW5o0ympkuK3keakpxIUUTYrUvon/mtWYtWn6PTLt7i3K7P3cS4nk0
08KRkuTbjLSuPF8qZIo44eoEckOu/BnnclHrJOi5zkrv32Z+it/kODbRiT7cIOJye0VTJa+V5C38
wcUdjeshPZi0MkZxblNm6zNujb+H8RzVr+S5jpkb/ql2tnD79B9MB3Q5sSCSRGobtV2e2lO1JijT
8MLg3CutobBsk7neHNGXAwOBSyIJYhwR5zIusLtf1fD5xsgsJy4KZLu33dYwHhUWRTir8s6HGmDE
+bX1BRyc3HJwvybXIRKJpyaFdoK15im23HtAgQ+0xQTDx+s1XwMpvCCXcclvaOqm6TFqdf5HpDZs
fZX/BGPwfPVu1W6N2AicWEqrQU9GXrbZPNsBOP6/+/Is4/fCbk31TuJxLblwqEz6YvJFl0YiTsnQ
1gKKQkvMg7n6V7CwPtiAWuOyjGaSF/HioP/90jCE0N3p8i9r/59adLYtl7w47jOrI8TZRScCoD/e
qR34jG9W5CPDWA09kqhhUbGWskduj5oNX4z0E/3plguGrO7NfilkzCnQHgzQrOEfEeQDrgThUPxZ
tdn7w6W4+HEUbnuidXGLrKeD8CaQO9lmIK1JohHGgQ1C91tPeXI24MlRMC0u1Y7oQk5KBynrslNZ
c6Dja1s9J9o39fJfKxOXh59vLLEbPdJNXcr+THvdxqheeyd4/qliDHdWxJcZ8WrtbWnbkbh42PXw
BRRD7tISVZi6myDoCaQ9+Zvj0hd5k9I4ARc3tPYf/RCDF50QFf9x+uE4FcilgUVYP87bh9FnqNVh
GR39QelUwiwdIRuiOQPAz4T72UTbqrnwFNGk8b7/5gX+Zsh+CmtRndT1HOLQK4P2AJWaVtsrLEHN
kbnUJYCIqcsCYRdp2H5iXh8jAC941ZeNj3CrfwPWEtikEYG24LiGU4mwdUoRyCPFa2QvJhwCjVlD
6TkBIuZvzx9axb6PYpyBSyLiJ9obeOeT7PIm/XWkDfHsHrqEQl4v/SLnJ9AOus9h/HGGZMFbdi3i
3+ZC+EK2aUadugkqnm6mYDaEckUUd4hPLe0tXy2qhBUoqwV1JYBze/CnuhEztgEbJpcKMJaH2AbJ
V6TrZHO+cnR4bJQplLUrQJRm0Wc3NuoblwuWR/HeKCuH+iLXEs3HRYqgXsogTQF3ePgXKJYDQJDi
Pi50rYJ/+9n8xPe1jk/5EozIOiIaZy7MM3nFKq1t3EpTxpFY67qXvf9s+ofpv6LZvToZQIIL/FbC
CKFUK7+csU1LAVIWJX/eAokhVLCyUp/c4jJeEfpcRXb+8WOUQnrNhR49R3+fxRqjNYn/phNUaRnT
LWiPRX6KSbBqsnyU1h5jR7Ay89Qix6ij7RScxWAquu2mRNsksHYd+UU8rGsvlpMiUU9uOyAzFFB2
aAH+EcfwsH+LreicNwqEXwNO1nhLQa2ZdrpS90iW/v7JjL7sooI5Zu18qfBAGs9zThm28fONmNYr
QbylIWSE9yWi6NKv2tuZMMnvGDFyXPRsNVrTcis5rfmL/ePAZKsrjC+qAuGqW9+U3aTM1EFI82jX
fuVnKHnLsiafTef3ltZuUZZOiXN0GCFL4B4hcUQu+j7bhTGjxvqrMLwAYX/tISvfPgx9uv1UwfVG
LjrHVrIYqCbUuONsClh++sxetiEZVI/C6SKXKwF8h0eMvkh09jvPiR3UUd2Pws7aGi//jMRmQgrb
2QG6Q5kOfABlb1u+BY37FC/vrDyBtJDfXDjmnLTdLG6kD73o31ufve8IVExWcG9DYCZvCwGlOUk4
xo2IUpD6cogXoD60AZir2GdSt7ryJmXenlKp85NXfkMSzAuc27EMmXq6VgdWuxNWRKkawo+dGjKB
mczZzWZFr+2OrigOIvucrXS9gayED1HKRYFVIaHIt3IpdX11j/Qpw+e/RbKVOPuFXSNcotDK6y/J
fay+rI0TKdZTpMZdMUBcU70DIRWluLAw/ifmJ/f6JhC53tcpkixWqnh10639vjOJU/ExyRX/Xki6
QnvwS8rifd4sRbbmqVd33/XuBrwrALfeqGIvJ2aLDDzoG11j/ZMt+z6o9D0ZzJ3znu/V4aD5BfIG
WBr1W+UMqYXCslcLr1u+XWn9vBQDcu9p7Xvj3ZZ5riepQ8bixejkgznwXARAXASLLmWfzI7Gf9KW
5cgYwcz7xd4eTMH1jrdDZx0G70anaWXGT8UpModwZdi4nWLZZn1TC3CnUX5YH01rK5GtVEj9pfUN
36OVB9B7qyjmixc0MlIO9xQA1ErUCQPt1mfOcf5wQteJVl+CMMVpH8P3Bpzyqauv1Hm0n1NTxUeo
6sHp0OqZPtxG0+Tr6X1F2/Ih6GXrbzJHHcY/uY8UzZBxYiipYYS44gEMRdIUgd+3xOz9LR1wYwwg
OouwhCHGU0OFoq9ryFB3xs+S9R2AirgpveenoUBLPWZgjiDjixzSSzUAGkIusCbgBH53QRIBO3o6
KtGWJ+hdLYZ1VwN61UphP4eRmIjZusI70QznDDFUyaY5d2JS8V1SQy9aOnB1XpkRhzjcJyYqQufv
w6v63i19FxzPXtibauurZiQtB8t1iO2FxnzYudW4OfNJBRrL3B/fCt9Ez9oT9ToHhLx9gCFCBpke
YqXmdTB8mHSonXP8p940wO7YVfvk1gVwy19p4K+A3rdJ3POXE8wzPr07LXfac93ztnC18LPqzZXc
iuT8eI67RF/Q2njw19YMX421Cj9srBNiDD/r+ZMizH+AOD2LjMg4pWwK4D/AFDWi2Y0vmkFFAPal
sWm8rD+H/cpAg6LabmqTQ4m6dN+rk1/+w1H2zDEKGDZ4eoYzx1AW1hEg8j95YsMii7AoGTJp4/nj
oA+eKI9dUiw4SvBnAo9OVlMqni4dXLHjUdDrRdGpJbBTroBHdWNE6H0dOLqsSdkdvciQRzwDnbSV
TryGBSOZwq4vwKOlXeMFUDNayggq3Hou8IOfUHgOidhjv13S0Itc682R7eDnFt8yKIgF4Iaf3Zl4
IFAMs4Q54L9+ApKleUWogaVs1/TtNI0s5syYRtUjuzZ7pe3yox11bSY3gUB9/mpf5ZNREbkmiNQk
2LVH7RNkF2qYULrP7x0mgFDNswyPMdzBcmAnLATVLrNf26x7DFqZvqGZtaEpp8WBumMEsG3BTw0A
qNGvlGvOqzAmBpS0qYlfqirJfWctrnxYtn0pW8R7DLjB+95MNUPyp91IiIOTMC4tjSvxN0hO3Hch
T6esArt6pFJDzBxNbMvIIDoK16JmLmaFyoVsd6+YaWPeCTpx3YTK8Wtk4n1fLNbc1O8pRXSpKxxy
nbwNwSOSnPLWo0QvVrw7fSexZNU+AkfaOacJRUjt+YEpoRUwTiONdDRf6Y5mz/xtCl2GbV/kCUxq
OpB/ciRjbAaENIuhhMPqUKHoVr8JA6Y4TDjXWyc+E6Q0BaRvTvvYl5r7K2WkJS8D6YDjfQFRRPeE
GIDdLdfKmYGc1cCQKMoL2wKXtOjopp4hlr3E0G/zXVqptri+Nl+UgMi3UYsuDmAGzgaW3YUBTL0U
5thTkNWE3DsLPbPuJD9mHrXz7Idy2jcUpjI+LHNhcOPOc6//6U4JJqD3D6oNU73kRU8zEqjiOR3N
Ahk/+UTqpYgQypJOXm/BjwLb+wV5JC9dupN2jW9GMuQI0l5/sTrxm9NIO6FEJM/ASFH/4OIQ/0SQ
BUtEnE9CrME/iF/y8XdttqY1N5tx/UYC40hSsawvM1EnPFpJB/Tw7nevNv3oJ1v7v/NHLxPYvL5u
lOD4vndgwqY4RucyM7MQoGJCTwwS4QZMJlcL4jhKC+dnwZLUCwRvtpD5haC48btftQzSxU3XK7Q5
zJ3DOvYOqmfU4iBRa8afDmgna1dnffEjUM2+TIwRouWJwEbLehdW1l+fZsltNv5JijCKiTfjbVg5
emYb8GRIcrNvKrtKMMf9/P+x2I5fW+9Dgo9GSLrq4XzY4TQwgz6fwzSIQHo5z85ad8oxp7Cw0MN5
e4T8ZJWT9CAomWaPfOVKA3wOsOdanHu669HLsediPoCNUXheARxb0doZktNovMsmDM2LBoRKlGIV
Q8rGk3Ega0/mqXPwpfcLFeAW17M1TxXWAAn/+CeGyjPBBdDIItjFUwUBm3bag8iwJvF5wjLpFC5K
WntaBd1HP7UTjqGIFiODxBpeD1gxf04q9RYIMslWUgbhdh0qHSd4L2tH3Ar2VUWSh7AOLbGs6f1o
jPNxRc6HWPnGs9KaQDa971eLolQJKPtHQlTPd8w34gIUbowy0S3bQ5WpmxO3prF84UbkHfCx44n6
oReHOH3E9aFnKwH34ri5TJLQHBGEw94PdlU43YtWm+7ESH1fbI0jSVFF9PWqUIWc2gKtx9vA0TTk
hEaq1zgzoVhagL073SUsdkqP+aA7z9VRA2GjC1dyIBOCUs7gm7tfvzmiiPwdzmtYfEAEeHp35HZa
tSinqM1lRIb6rEnfw+FQ1wQKZxgoQMgtw2zWGGqeWIPYWWp33mHQpQAztT/COC6mELueE6UALzUK
I6ArLiRPdpkn0fKtz9o6xcwfG/oKTD4791cxUHQRwaCsbXRVOgtOS8jVpSdl9Ts5p3vlltB1Hht0
CD6IxGvYPy1XUeMUcCCxUIpMnjtHxJbheJdUZy1k3CqhJHe4ybGGBQLsySwhv9XZdlbPz6sI8j/3
WtUZ/3PlYDXACCA/qOyWIy2be9G94q1nhU45lKixBhmiA8y16+pc7vhmVC93FVFumUOXV27D4prV
kLxqKnYgXtOkASwk8z2D6Xtjr/3/+pdHoF8zqHI+w/PDFQmyKpl+iMFPJxOqLEIcaUS039nmrMZv
nx/5wwqrpTXxLGBdQytQXatm0bHPkTVxyGVxMY3x9Zd9SdtYcHKBL6ji0O9P2TV2gB+2inwqikOb
1/FhZfvIV7UqnnFvu+9GzwahvWIJFmMq0lutmXxaqW+4TUUMFIz8ojeXYtwodGXxhau11JIO9amN
jsLcmdMPXJ8WVCjy1Qslx7n+w1bG5lcve1kR0vwai6o3wbcA50r+HgwCseLAKu86XIHbcNqBKTPi
88aIh9NU5QUkOzSxb5EhiMJQUrh/HYm0zOYOpnfIARu5bFjt+VFb1nulJswie6/J9yr2WX5c+tgr
7L5MjtQLwIQIdTts7yXAlxOKIOyyswUDT2D3E3Hdoah0PS2sWcpONRzNDND+U/qgtcgOTAXphzig
izoX+H6bvU2oR2FeLG1o4mACao5wDQwZhlywkyujKtrl1TRPL/bPLVysZq777HCQCxwQlPjBYzyZ
H4wUpZyffjn0digV0azwLfjwT0sJ1Ws0rab3TTtvZz03odCMcC588kN17P515xYPf8zFUAGZdCEn
o/P5OiBptb59kFK68LJRHXb16fHFQWuQF4PQNtV3HrTVG/YXGJikeYmXzGuWk0ETdebxqDr5nyfn
0IkhtDuSXAPbDU3R0BkTMXT5dvWuQoIxGEEm3JR+4aOn781NPM39yKxNUbdYjMNj4RlCYjEttRZw
mM/NjR2az4q7keM2v/OLwoTUt/aRvoSJygWZM71TqJY5+32UUZjYu2vgBSkQCAotXRSaHTkccvx8
bgrkkd55BvML3zruPvtFFXoQIvze8/EB9Yg/15YqkNq1ZQ9r5o7B/gVoIyy3sqMoSn/v73D/uUn8
t+UYoWjkQKVfFQBik0i6nosWd6nQBzcFqqyTEqr+PN7sGgWHxx/zBqd1U5ISSq6NJMjBufgVNyZg
fakTHycNLNYGfy/D6aqMC2DNxXZIQJqDJvPGQiZNZkzFCfUwwy19jQLRIoQaddZwcN2nviO/Ggnx
VgqtId+Tq0Ar0eFJqRYfaDzomRYDhAdPnSHUxXM4k8d7umJSDfq15IvsGrrWVir9N9YJHTX9ereR
RvD6QYBlxa+/83cb5Ek38mZ+yqiMuC6wn/7fusINx3K2tR9Z5FyXJ8cEU1ZxZwBjWkIOQXAsEuTg
CjerMC+XPzHdg82wg5m/il2xHU90gCxMAO3kNa50d8njVzWNW+9Bv62MLp82iCIDL7qNPKPBNqAY
/3fxLxVwlJREuIKluXyEmMSWe8VN/Of8xaZde60k9OMZzx0H+vrrgjq39eYXhrmxPryLGatIePS9
lxhBT2ewGuUcvZtJPgmjHMpMtm8QaFJ4CLr8VWEI4XU3bf6Z2rzVB1NPk1unE6jbBVq8Cb3xRGd7
/wArzV8TvSetcJxxL1BjNr3oHQNxrN03EB5TMz/mZKxKTf+MxhqXQqa7deBY9IkK3n4/sFuIonmV
Dt3YTDwx+vhfMil5co+73AK3uKGkoUGECXXAyoZ/hI/25h5KzgrznD113awHRwBlRSffglmAbQSD
M/QUvISWXj8VpBf49I2SbgkT3CNjIY0Ac5r1suRC7aFzgU3NcGr2+yTNU5rIGTLEstBg2/Kc53OU
zd2Jn2KGkIcQoVfviEaIVSVkHk4bj98BIDuR00XNhkeOfQ6E7/GFkWMX9cSqRWKbIxneHa0HK6NJ
XAJZcunxRHZMLu157u3Ta3X0Sj7jeRpC+MaF7pGOcnMtCG6kMCfQJQzuT+g10f4vBaznHEBCL7ja
gf79QRFuphcJS07rgc4eoALPdrzv5d3yx2H+u9+wbBEIgrsskV1B2hGV8lwYGrbXhcDzyS+n3g/X
/FZCBR4VcoV5MV5SrfyfDckZ98iWcbaj6pc8oDALmTDPj1ejh5KTViO+ONdw/ANju9zyL3d+rxs8
MMFHaI/rPUgGA8Ope72f428h3QHyuC75RO3QJx4/pD4bvMFfQdv8MoKDUW8MwQlbYOVaQrSoU1th
I5lYoxnKdaMHXb6lpDRCINGk+oeemcZJjDy+onTVgmwP6csH1XILxhRJCzDIZNzaNo4dDEBAIvLe
CmuOIZvknJwnllxBoatUWoU+33MvvVaWewxh+A32XYtcsQIKrAuiuz8SxxDE2Sa6AwpCoyD6mWxg
MxVg1/p+Aoo1cHX1/ZREcbHBh8oR1mmuJC1h/DHyDE9UNVQaT6lh/oDKrCti21tKxQc6qcqXAk2B
/evFpX6CqjaGpCLGy8ILZcvelQCrbdyE8IYk9ibyprU7v9HkpMMiQy5ZFlMu2peayDZRtulpycqj
11WxY/6fzWkTGW4HQ//WoWtX37AiEufKCE+7VLOG3oJKAFVF2oDVVPxNy71pocH03Wvdc3rwI+9w
y6ksSFjqBUXn5gTM8+0oO6xPn4f/u08qJPY60TSLqG/hJla4LMs3VcEzgt9HlTM98jvlabTOD/nB
7f95H3Mwrk/H5cjc/2XV4YKgyCaF4BfeuhDKLnT3eyDP8KKGTBSPd3LFEXyu5MldLkO0w+CLWAp8
+qTcvZ+9m2PkbpvKtRU1zLoWkIkQKTcD2mRUjV0jffrxynIlaz2fOM0rIgIU7XC+rllAyRInu/xP
VPslb6M9OqhmI3xQY+Vb1wdWIEHHNBLPeI6zuD2UexvCQxjxJz2m0D/SMjP6FoSe5uE+pz2RoVH5
ABxS8LRcdzZJjrIaj5pzlbgXgFomeX4+Vr+aaQYfOV9/sOhtKf6DjjXlNjKGaqT7/LUe42ZIWmc1
ALPwRKBMQb5G755Vwm2hO8cyhMPg2MjQEm0vLN6GQYDC9L5Xj99qjU7E7zXkiI5Qdo0YC1MSXZ+8
l4VNefcN9IxLlVHQLdKCPWsaiICkKScD3aN0yhPJz/Mr/LYMLX7iZF8izyF+GdCSaZ9y1T56ocOz
vCSzqqKV4g9TgAh950tZUlMAPj8eOVXHU8eUltdeXtybOBcjUjdpw1bzaGk1GyJRACw6OQMcIg/s
2BAML3A1/s3/xe3I5AQvGnT9VXqQwmmoIzo6AScJPoA2wLkiMFIv/9CUj9uH4BGLwvmis75j4Sny
daMz0LLA5sSJLVi8Fc2F22RRZxZe5uwKJtjAV9vCrM2fuLeCs8MPKcP6z2yPMst79/nf6WY9POUa
fWvkX9T+YyyMDfn+eJHAJx+NzOBBsJHNBheCKhfEwI1YZUTxWgit8BdVF+N3FJWpN4oV1KQNvbZP
EujJc35b0vBTiBI3BRdrM8ZbYzJBPDq3FwFDx7OaFLwIJdZlM6N/yitAG+wovX0OUGHAoxGk/Bwt
M8yeQTGwzbGDYADdvMKoQYTNvt6ZeirE/cZCWKhtzsy7mdwH4qpmFokWlVGCqQRPLWvzEwmE8B7r
qbFxfpzUQzqxxz4uZCVvZ9GCRPzCl5OkX32HOLcVf31SMsmefsgdoQx86UU3EmTynGt4KliAdUib
tPE/iGyHR0h8GwYEguiru3L7pvf7XI4tYd3QGDmgP8tzA3rxuWzWORYYCpEy7F91e0L0nN8M3Fii
bJY9lZh/RYPr8YuBpxk/ZrhLyeyahxMFrrcLnOMSIw2PGoPyVjVqHDN+DHZnb+4Pgb3cxShb0wuh
wQdpmsM7cnaDFF658NKNP865z83CCKxxAQ1sVf5TxPjQ7ngOFMcxvxULmw1XX0Jjh9TxWYy9PwgJ
k/yrPKcUkNYycWRI5L97LbeMaR6j5F57o259FfX4vnymRl4SLtnp34e2K/nO49a7KoXcYtqI94Rs
/708HcshAZRdY39khPSXhnD+gf/JCkfVMLSGWKFDnt5eOipX0yPO5y3/XoXcWdgxUNA4C1MaYjit
rXYQlDUYnXwrUiPeDEnV24nL3TMAg0tGkmrKN10LDioxhG8aNYXgcSvOrNO2yMsR1CrHLWZbuV+z
tznUxC+3hl9AhFhbsm0xx2xxqSdu+cXpaqa0VliihAmZq0fqlahWYSQyXL0sTttewXYAseKVBrxw
hroQVjxJjrSp7p0nSwFQ8KZW084DFte01sBcdkincQFE/u7TlaeO4mlFehKW2sPob2YOOrdvsh5l
r3LZ48HMdM3jb2hpCS4DzVd7smpSi3dlfAytTbTuAE/V1nP9hqWh+Ud15LaATH8EiPTKkeitSOZV
gycYdbYsrwE5ouefWnhb2lM++CcYpxH47s7RyD+pzXlaIDBXNLJ+TVijBGYKjij4Ai7cfgFW+Gkd
ZqeP4YUtEn6m1/QlGZBuorBMF5I7LQawodhxTaX+sYm1re1zomtOfNJsMgYUG9/plXmqb+ztyRXZ
eYLRZ1smr6h6+uOp11InxpPbG0ebxBZwoUToHIHJa7zUxAtqaKKahBBemkM5NnS7EY0O/ggibxBQ
LOOchlNQ/WngfanTTPpbSQ8AKkmTcsR/AGODXUGvBOMDDKOyzrAJfh323yGg1L+EIZv5hczJP3qK
pUjQ2p0DxCG+61hxbOXFJgFph3G0yRoPAIGOYp4l8OAJT3oVIDzkiiQ7RvRsm+H00WX84SXotTZr
ZtZOKeCaF2hxlf63HKrnzuZRBKCSgNmk5GY3IET58i3oONZQbbTFq5KKOis3UjXt0exhVosSQuV9
UmR2OQxkSzvNfJi0yBaPaDXOZ/Pjd7TpIQ2pVX6vFYnHSkNTbUoIg3RO/nIRMuSEsNb/YCaoYNlQ
YOaFhVl8dtdw74Wdn29WhvWPD5fCbvwlwr9LD5hMFFID5BHvxrr5u4cF0nJH44TY9ruVfgF1jj3W
mvYh5v6RV8xQzlCGLoRwzjsl6434EKsjcu8bPSAF4majxh5/4MDEuDvwNN+KHiAw5irOzgrdQ84d
s8FNNDapXDhIR6eS0lBYn3K5+731MsGJe6bJlo41fg8oUwzxrwUtKHG7I+XR7kBcxrgl8oJYWXO5
gcXUAUq4hZSxjPRSkoXzN3umBRuuFX68Wok5uYML2l5LvZhBNky31dmB1OgNvsG1jHPb0iNMEQjg
YQxjxHMkbEkoCGjsHrrnZ7kq8XR1DVQ8NsvNZULwjYssgSS/TzJSgp1RzkRjX9QKEK+43ufFGHAW
0VYiwNAleZz4isoIG3bMgoNZuY1UjP/dtlFIKFEiVrhwq2oHn0utZJp4zSpXJmJS9frGwLSgchx1
s9llhQecTNzGTPnBk1A1xBvcvMSd2kmLmcCv1/wEFLPjIl5I+pGj7ooHGrRmJqbu4y11QOXl7eU1
UDLtLnl8iIVfVa8n0bibVmfKVCv/59toTSeC0b9XkL1jhyAIKNP65IvE0o4rYVbQQfJvQrZBXfIK
FaDkEZCDPGHjJGoLa17LjVVCnBgSp641mSkUs5QuVUjZHZVfUmpBrDq0hfbDB6bdi7Tr3Dbkpmh1
/ND6UwPHEyp5Y6/Ve+Jzjo4+sdGVYDcf6PdZVeItVOYhORXRdH9rK2xn8W3iCK1r/903czg4FHUv
FRXQK7zOO6rL0LxlTCKSlEYe8Dj24NWwjGjiPBSOr+LpV8HWRyaftCQVcC2kPB5wExwvipYyqZMg
/Yuwz1b+IP7b88C9noBo0qNyoYD+klcVyvtZWA3Dr/gveJN42wYJYpABf0cw1932kB1fs6+k+dDJ
352aya9kbyDTjPzRrGQG12vTjQnxFb+9CXmRJwYzkxWcuI2vNPxuEs8CjATMm9WBlNp64ov+i1y/
zSdObvNaZ/6pB4hEwd1KGfzqINkyZ32JpgofsaX3pwAYIxIkbhBc4c2rBH0r5XYutS1E4jGS9Mo9
tC5RUYaD0uSI9l1j3QKWjKTKsr0/OJIDv7Oq773XAiJUn7IJA83csbyABVd/L99a/uO78L++7ocE
BA2mnmXncv5bjKjtklH3LLO3GdVgNLNNMpJ/mW4wwoVRV0SfPhscny1J5XUCFaM3DlojyN26trEv
nnpZZ4Y9dahcS84YpNggKyJKnLBB+ba1tI6m6/1lvqpBAzkQgyHvvUnSi+HKc4BJB38Cdwz/X3eK
BOPNUKJbKVTnFGIgmzQ0ADV63sQyN68O3VjFqKuLvEWa78k3uCxW69pWFH4prGiaU9qynii7Vub9
7MorsMdlJrkFq1zk4g2lEfmGyI/W2m+pRoVCpGdxzt+or5OkqlcBJTBGuwMTOI2fMD/boXp0wAso
l7NeBTc02qJk1pkYloYYiHlxDdCXG4iCROsdgCBybl8EvLI0TwYDDO97Acr3mptDXLDC3SGypyJQ
p2isKFFS2unFFebcMm3bO0HOW5Vz1EpKn+84sfLEcwW2IYSOsOO1VHv04eJMdu8Q3LYY+GxZojcx
sCIMggCjV5iWJZY1R/0g5zmQkgLq9ubaopNWvFEyrH0gMW9Dp4p3ZPjxL5u7AMo8J2hRVCZYLnIu
DJ5zdlKjJUJ4NCzNKJhjfk8HpmwyePEFyZYOXmk80aCPaaNyWDO4ZETkOzTLnnLYabt4hFYOK0tg
jH3jGzcNenGmU83g/t4IyWadZxj92bRCUkefG+bHLkop0v2BK2Z/2rbNwfZFCpu6cdAtMcSyb3Hy
uWsDEBH8isG4kZm84v7zr/qrp5qxw2kDQOTWf77CJRJRPtlsmNjbVeIB23PGBZIFCBRt+n5v/pOR
eZKxuqtwLurHkibKWIhdWCyE6XT2mt1p/BTxyplr/KLR4g94qO6/hDBIETPfTQhZ5ke16TJmepiS
KfDPtX52lsBcUXuZP0Zgk+qpk+ggp89b7fSeWdLzLnt+8WmkZXdlRDZHzVsHEV8MY2ws+iIeTRBR
EUmsGp9t1jXj1KmNWKo2Orz9WyHuF645jovC5FOMOUPZAz1TzPgv56x4oldxu4P9yWCAUN+GDQvO
ucsyamRZfZSMyDBd6kfVi1WNTlpBl9PEKpON6XsLwDVk7mIQC/4ey4S3duSvsXrvHkG3sUC9d/Sv
DKSLgatkoGsvnWSCaykX4Zs9yqd9YAC4TDG5J7Rczutqzc8b3whF6eA6ne+joPzBaramepz8Ekbv
KjiCPRdTKp996oqaEr5T/wKfabYKrV4z2J2ZPQGIB08V/ljIPRlc3cl0LnF5cfApV8T2BrP8GcEK
TZX+vGob3146AdwTCVGwtHm8fVApg6858w+wdX3o9sEh6quC1+Gz3A3Y0n8O/47KmTPlvAGXf269
b4IGC9GCjtb1YO1cMfugf1swRqd5fj7fE2xTJHH6bVf0L2L4QD+l7CKTKQwwwvhqqGuqavQbLYkk
9ShPxvr2EJDNH+Sw5ubplf0gFMOPPhjDYGozuKH+hKfZLDRs79czvZ9e4crpR0os2XC4aBtexKGi
8IRqBAwfbFeur9MmsOS8eczS8PviHtAxxK00dI7EYyIXDhAZwCxkgQ+FXHZWvgC2mWIUchOyoOmm
f5Ng1VWNtiQt6wE4HH954fFK/UuzbMNU++Sm0mEAsOssQAnKDEGFFg+1mC3/POJ4nS9B7VfjBv9i
W+7Pu+X1wpZeMF1wamzczx6rQ8ie07hxqs6BrrWaVBuVqOwVDxoI56QfHMh/vfcZNVt+2txVjfs/
toiGuLcIUZXd9qEWCRJAvDky30AK7+48od3cotXq7lOjqf51abwhGp7rCRjUatlhYdykgU0fOeKg
AQ3yueRmYtguBECszckDEm+/XcPUWhgfk/S+oBAnJBGmDnE4gfTaiMjD7u1kdUepVP+qohPbA1pV
63Xj8jJP7B0FxN+aycZUiM+eMxbgJoYafa+ZuY3TQtNnuz4qNe0vnedmL+p8O7lC/9ZRxdahIhnd
nLxAnx5YdNYgPaBnRXQn00QfjX/4okl9wowzQhSUjFW30yZ+zr6Jc9uoVl3h/OWEf3vHGqBAHfiG
7vVEipTziQO7NKmTkdo28JfRPfD1rt/fghkoGV8/i4ybApJGhp5V/kKVEe+Bdcpd4m61tb31iCka
kafMJF94mBYuVrkQ4R+qRzbfk4ONaQT1x76MsxNaqOAyz3leh+6b3wxEcPLvMUuPbpjvPl1lXSX2
D3by0s5g1BSCEooMuEIxAP9btNeo/KjEFK3x1Iz0ug3xBwhBtx9uI4UemjOf3BJ6cd72VfLGMiYk
jdBLzN4D9/fzyEuew2RfGSv1cbNWE8cynJuO04fJrY2eQR0pEIZxytyoMzcEcFCi7griXy5aMBSf
aLEGOua7sdC00cInc/R1U9HzT4+82QIdJbKR0wkWtMxnCweLzzKDA82Nd2LeXxqQCJk+k32X2LQU
cUZ/qXHxIbNRvI5TXthTrYBf7DkcF2IbcDoBr2DcQBd+TDiXQ+qU828CaSqcZuNq5Q6F6RwnvZ62
z7kaa5hFbpcmq7zQdT2s9AK1pK5nuSobebMHb6mTdevnH0JCrXKm/q54vLY6yH2dnIl0b3dIAbtn
gL1O56ztdZ21YD7d70gn4s7m/pvNJbBjdM4rONiG4dU+rdxWCNMAVcNmw3/UseEhTW+traNo0G92
2gOJvtHEh8OKF7tBLFzB8z2fe0THYAwHWAhMFJWo3FW2ZCo4KNOZGk7ZaP4coTB/rY1FcVwjpV0C
xc8MaMgFXffuKm0tFCq9Eb/9DieJJZwp0f3sN387kSG3pKyG/aFDmVDpv09XrTxvbtgtmpHj95Fg
hrsiLyPc7yoJKREbwSw8QDXfON2m00H/p2B2rCRgjVB8FH77CAMor/VXB88P/Bjj1GPSs1Vj6bgz
xqP6W8ynOsNwE+aznz3nnDDOcehvCne/DfhURz19oncU4sCh2YaRc9ohp5gM8tv7sDS/w1vdfckl
h7TqCiIjqwi2OQX0fPfJyww8Jf6mRtOAyzgy67sV7YVEl7Z6DmXv+o3q8/s45OrV8+MwIGt/xTCu
Z455yq0qLYdWxl6HkUJq8d3sdoxZU38LUYji5Jfp1uUgecf7vNwNrjBH9oEOvm012Q+EOgoLCINW
z3BMCz/5IQUEVdrVl/TLt1mA/AN1QnnpIMsVhIyMJnwmKiBpPZzv97t4/dsRXlVev7S9X44I4vzw
QH+JH4ZrZrZi0S/LHSqG7NUNrTL2sVGrHCHUOBqh1hisjfFxvTAalN0N4jXTTHWR8wnysTs/IoAz
vm9Ac7hpz3TsS8tO6flkJNKl6+D9OZ9+e/+SeOVzvu6qDnMF534Sh1BRYdVmmaQX+XxcmYnozkn/
izH8e6NH9KrYN4/eramY2ardwK34paDyEkZEQ5RPB1Y0023XETC8fhHQy+wG1uKThvQvN03SI9Rf
XJUkYCGhHTM7S2d4XDUGLG+HT+z84UvSMl2UA6ZmGvyxV2wxp9rfNrgrkt5L5AkiXETpYMXq+Rog
oSXxar2m2174jLlgWcQXkGOf7N4rqyz/56t/c6HnEeCxAOZqn0Q92ISxpU+WgWyMnx1XVt1PXdiV
LddhrKZSp1YoqRfvq1qYp0VbWi6TX3jpAmPJcucF3S9s3qOrIRrvhiMknehF6pqOsOutmKxLCBLv
rGQ+TgbHAjp8F7owRhk60aVWAiHU0KSXi9aByVXXfJughbPPPw6zItizNW4cJXGf+1FQBodB/A9e
gbSHfiR6K0/++xCAr2ozN6f/zQs72LjeaicXUwjsMKgEW10+8XwSPFfvTV5CZ9xledx5tnz4MwGU
VYTQ7giIGQMUA/B3x8ky7SLd9AIGDUowRDWD9z3T1wpn2StoF5u5GCxGciOg2fcSrQgMWTG7FnXM
48yuCsL//tsYsu9wsxDDKKGLzsNagmvPZcGvTK4ENNf0pgds7+JvFP+exWsg+Yj4t1IBFpo/ifCS
Qj/9Zc79X/HA2NtwuPEG0K/trm9iRnxbTXQFmT5PP8HsRJ3Z8pKwLJ6OqjX37/oRRR4PrLdpcAKj
9jxNvZKSKBd+v23JDVu6B06HI8fL7jzfdwTJfjr9s1JjPEm9q7sYd7m6YfyIT9/DNMoiURv5GC/7
AumKPol5+lJCjTTVzxtS+MFxUyfA5XW6vgXKThJlQQlei59b5hkmvY01W0JDBq4p+0sgxCejih+C
p5m+50tRYczB346YIUbY1pFBSHM3kTin9z++GxRqR4uJs3ngffM+cTv4f3HaB1L0rIDG6j3jNY51
7b8ZaTEuORpnMDV1QDz1CQXCq7mSPm4G2Ozuq4DjlMxCsYb2UYSDvsIMWOHyQ3BTUl0U8dYhC5Fv
PEWcGwbz0zfRj8qW6h6XC/VP/VPWzPTCShrxfFgJVUKqjlsgyCrJO6LJOz+1eleCd2AXCLaZgnCh
wKe0cUgHrdg0EL8Ur/bVagQKVCufkU2F3rD1qvqBaAKAH2WFEE/yx89BKm9JIVVAWdTwDXhkOVsc
0SyZr1Vjp21jJLZp/FJbTk4myb2UnesJQHmSLBCeSg219NHvQqt72rZgctNuhvI+ByMeRY2ZcZdy
yJdXHa3qWkOyhmAc8OXLT5tkTScrWmKMJ6/P2EfjXQ4lnX6cirPQDrNUoT+r8gJEyQhsuBTdVTyL
oXuwbfci0URQQMmDROp3T3hvK/IQUUyW9IFgnjqbT8FDEDA1UQqkbV4gFj3Qbx6sV6jPb+lBVHFn
0vuAafjUbjfc/9t7NN2PFytwJoyQL75mIFTFjXUqbuGlII5ibZ4df6FQCGYwPh7YLMpt2cx21Z6k
Iv/ir9tcuqXKssslzapA4wCeEaGIQquPoJ7fBBnN5d4ri+XpCxIvyhuBYNWJ9fy+/AeWvlDKuI3a
jZCb1GNo/mLJaUh5fAZiIom3lNp4Rap2FbGr66WVkb0U05NVAm4J88nOK6UhmQGmfa0KLaAdyFFo
ZULOpdmeBBX534Qd4MjjEyPaMPRnfWAq/ZCZhRMu1Hw0pAcWwh44o2vtOGXiCLqnVRhAygmFVnFk
rX6ErOXW0ZF7ZTv8PGleviAIfAVNgPdVwS2yk601Q8/xorF94j0B0fBNpA/WBnHULsiGQaqvZ1wC
w/0oSpsTOxqnqcIa4NbrU0eqwgu9Xy87YvkYWLoCdZEzDEnSgbNxoIPPYTrmzc1VuBWpwc0WgAod
tQWhIIaoK4K2ay1V5875NrVahhHJtltreWFPgAHT1rEnfWBj5a6q6UBHG9jY0X7L416ctC9M4JBF
HHLQshso/ao16wGm9ErmN7JKmDx9QF0k4QHyc5iUAiyVyc/0Gbo0pRJLV+sRmO3QrE3IVt/zARWc
uUno8UOJCECbvnn1daQLhZVPNNNkkwz83EG21mnKBdhdMgslL1BcA45Coe4Jhgoz6/nK6lp8yThg
Ppnkv5jHHD4vjRPUW01Ed8xwHTzrVBLfOAvfj/JLWIGisepmcN8iV5ZG3Zg4u4KXtlj3HepDX0Nb
BN+UYxl4ntQ1LlWuh74OBeQXQd/39m8JNGgj1p/mu7GXv/Vp1qP2fa+N3RivPIZqpgBsF4tEOEDH
+WUNfIL0s0fMSxKCBcRDHoE/oGHo3lNCEd3zzSMcr9r2y8n2ZnSbhQmSYlPlAz9sC2PhbqD2v+A5
5VqfIE/VmT/eZ4eGtTpXBz1kPlskIuxRPjkicM3/tulgLFhLkEzYpld6zPSesQVKKay2if7w62/q
oclywCNCd3BeNfUjVPnU8R+Yo2j6HHMsX50Rbm3V36PTUUT9HcyeA950X3B/ALkbtJXRI/7X6wzu
HcCKL1nmWKLuV5dJUkgedWbB/sf/GNO6DhSRB/f48T+J30ViV1OnmMSJ0hX8lWyKxpdjfzjTRfnL
mRk0ddbljr0MYH47g+P+bemv6YGrmwUrdgTRI/ATDttDhjPuEHR/vjeo4pOrqpaeJ9XSzyr27GNG
0AxDzer870vFNwjBF5ukqlbTmWgH69AOFW3S/ndimbrN4yE3t5AnS+wZcvPCr+1GNoJLYGkzBDMT
g+oiZYklxENnQTVHheCmNnB4ZFfC4X4qfzcnp+PJi0qmhy3jjyAvs7Jm3HRSXjUEtA7npVs14G0Y
rhTDCzgFx6zqWP17eCVACrkqYnWazAzCv04VlF3U++vykJkN4h6x64U1yCrZuZ5EkbdEUN8BlmOa
vpZpDZYyVojCGZ1N7flcTRsTNgQ1gLUbkDHpMO6nF6TuPY07cMMxfkh7cmITRK8XT2rNzquB4Y4s
jlQkjbOYvEVDsRL96k009RharM0ImSN/NMtORF1jMakL9RaQwI4FnZx++WGxyeOzV5OSQpBfDDKc
QXxVvzm+y5a8EDcV/fvURfrcGottkMi9k7T9uQ5Xicsrk+zBM5I2V4qDeqQ3sFfwl6qvaRBf1uQO
8oUAM5x6+98fSf5GFCUOgiShxb5rJZSsmmlIOMDTI9o6UIWbFoGWuUJGb7FTNjfl0k6PFCpntSqg
PJ5YTBfjo1IDSGb7Ad2efUB6hRt4ebcr771YO22qXVeIG51VyKw46UXgcClxTScEacjSGABNvXWl
8PBuiK3G5cm004HkBw/8N72ejvcCx3ip1GYx4BZXSKNbXPdY9yQFgS0JnOw2mPvGNQ1SjsM8SqhW
7flT6wEwkfHrVbNfElEFBT8EYwja2JxsIbZAiZEWQekT5keI6pq2wLIWRrTr7F1cvH0NBMtwWKQV
2wiHULGHFA+eV2cUW99/S79cCPG/CoVTilmAncP4dH6t4XWiPgty+K5CxvXbzSYtG2PLRzL/lJet
mAm1Nq4KV5FH8RAqqQM6LVZlBmvwsYbzfGTOCl946Zf4joNkxnBFZAC68W76XasiSVI6of0D9jzD
RpEdLtznef61rzSyFX2dG5rvuJSwkD8wZ+Efcouvv2OwfUEZU0Pr9cEkSDEtVWFTYIPrKt9EuTvJ
eXXT750E2/7M45KLZWsw6PKuGDtrbvFDVbzdMT+/XPQQTHP34JqVgSovQReVGqzeUSqrNuxx48i0
7gTuipAqcVQ/78/Dm8n+clAN8UOaOJ6KAq8Dn+gUPdq4VltNWVyDx7DaemDWHU8DPvI2zd03OxLz
HKLb0u0uspKmCRdmEbEuUdInh0RuLtMHL8tqcosINluGdB3cMEfzLqd+iOYakEnOwskdoERQIIdj
B2HqEhTUX3RqyzDiNBFAMn+00q3VexO01ETK4/mwc9NdppmoGbT3sWPbhHmBqj0CfCBZ5f8RD2ja
wSJ2MtKfebzSLqts6smo/olRNyvwcADhSfkk+SlxV9oraAony/cjKKakSiZPGwOX1G67nOD4d6UG
PECSzMuhbxJjY1kEDE1xJR/AKMpQPtFz4VOG/ZLdet1SeNCCeG3ShaS6WoGBMru6zBPl1gTpeT1N
+daQthP3LAWU8J9bbAHuoXPsQpG5lp+Uf/3yRdNbJi7z8GfBCdz48x7WpFoV4Ckzx0M6ZIEX/wzT
QSDJvG3GnDBsxyCg/3MuaY0Dk+/4qkK3Hv7fdwy2FGqtzs8SsPIkSkxAqQEGeXxiVmHNIbg=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_GTWIZARD_multi_gt is
  port (
    cplllock : out STD_LOGIC;
    gt0_cpllrefclklost_i : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    gtxe2_i : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    gtxe2_i_0 : out STD_LOGIC;
    TXBUFSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    independent_clock_bufg : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gtrefclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_gttxreset_gt : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    wtd_rxpcsreset_in : in STD_LOGIC;
    gt0_rxuserrdy_i : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    TXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_txuserrdy_i : in STD_LOGIC;
    userclk : in STD_LOGIC;
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtxe2_i_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_cpllreset_i : in STD_LOGIC
  );
end eth_sgmii_GTWIZARD_multi_gt;

architecture STRUCTURE of eth_sgmii_GTWIZARD_multi_gt is
  signal gt0_cpllpd_i : STD_LOGIC;
  signal gt0_cpllreset_i_0 : STD_LOGIC;
begin
cpll_railing0_i: entity work.eth_sgmii_cpll_railing
     port map (
      gt0_cpllpd_i => gt0_cpllpd_i,
      gt0_cpllreset_i => gt0_cpllreset_i,
      gt0_cpllreset_i_0 => gt0_cpllreset_i_0,
      gtrefclk_bufg => gtrefclk_bufg
    );
gt0_GTWIZARD_i: entity work.eth_sgmii_GTWIZARD_GT
     port map (
      D(23 downto 0) => D(23 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      RXPD(0) => RXPD(0),
      SR(0) => SR(0),
      TXBUFSTATUS(0) => TXBUFSTATUS(0),
      TXPD(0) => TXPD(0),
      cplllock => cplllock,
      gt0_cpllpd_i => gt0_cpllpd_i,
      gt0_cpllrefclklost_i => gt0_cpllrefclklost_i,
      gt0_cpllreset_i_0 => gt0_cpllreset_i_0,
      gt0_gttxreset_gt => gt0_gttxreset_gt,
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gt0_rxuserrdy_i => gt0_rxuserrdy_i,
      gt0_txuserrdy_i => gt0_txuserrdy_i,
      gtrefclk => gtrefclk,
      gtrefclk_bufg => gtrefclk_bufg,
      gtxe2_i_0 => gtxe2_i,
      gtxe2_i_1 => gtxe2_i_0,
      gtxe2_i_2(1 downto 0) => gtxe2_i_1(1 downto 0),
      gtxe2_i_3(1 downto 0) => gtxe2_i_2(1 downto 0),
      gtxe2_i_4(1 downto 0) => gtxe2_i_3(1 downto 0),
      independent_clock_bufg => independent_clock_bufg,
      reset_out => reset_out,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk => rxuserclk,
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk => userclk,
      wtd_rxpcsreset_in => wtd_rxpcsreset_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_RX_STARTUP_FSM is
  port (
    data_in : out STD_LOGIC;
    gt0_rxuserrdy_i : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    independent_clock_bufg : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    pma_reset : in STD_LOGIC;
    gtxe2_i : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_0\ : in STD_LOGIC;
    data_sync_reg1 : in STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    data_out : in STD_LOGIC;
    cplllock : in STD_LOGIC
  );
end eth_sgmii_RX_STARTUP_FSM;

architecture STRUCTURE of eth_sgmii_RX_STARTUP_FSM is
  signal \FSM_sequential_rx_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_9_n_0\ : STD_LOGIC;
  signal RXUSERRDY_i_1_n_0 : STD_LOGIC;
  signal check_tlock_max : STD_LOGIC;
  signal check_tlock_max_i_1_n_0 : STD_LOGIC;
  signal check_tlock_max_reg_n_0 : STD_LOGIC;
  signal cplllock_sync : STD_LOGIC;
  signal \^data_in\ : STD_LOGIC;
  signal gt0_gtrxreset_t : STD_LOGIC;
  signal \^gt0_rxuserrdy_i\ : STD_LOGIC;
  signal gtrxreset_i_i_1_n_0 : STD_LOGIC;
  signal init_wait_count : STD_LOGIC;
  signal \init_wait_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_4__0_n_0\ : STD_LOGIC;
  signal init_wait_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \init_wait_done_i_1__0_n_0\ : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_2__0_n_0\ : STD_LOGIC;
  signal mmcm_lock_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mmcm_lock_i : STD_LOGIC;
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal mmcm_lock_reclocked_i_1_n_0 : STD_LOGIC;
  signal \mmcm_lock_reclocked_i_2__0_n_0\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \reset_time_out_i_2__0_n_0\ : STD_LOGIC;
  signal reset_time_out_i_4_n_0 : STD_LOGIC;
  signal reset_time_out_i_6_n_0 : STD_LOGIC;
  signal reset_time_out_reg_n_0 : STD_LOGIC;
  signal \run_phase_alignment_int_i_1__0_n_0\ : STD_LOGIC;
  signal run_phase_alignment_int_reg_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_s2 : STD_LOGIC;
  signal run_phase_alignment_int_s3_reg_n_0 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s2 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s3 : STD_LOGIC;
  signal rx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rx_state__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxresetdone_s2 : STD_LOGIC;
  signal rxresetdone_s3 : STD_LOGIC;
  signal sync_cplllock_n_0 : STD_LOGIC;
  signal sync_data_valid_n_0 : STD_LOGIC;
  signal sync_data_valid_n_1 : STD_LOGIC;
  signal sync_data_valid_n_5 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_0 : STD_LOGIC;
  signal time_out_100us_i_1_n_0 : STD_LOGIC;
  signal time_out_100us_i_2_n_0 : STD_LOGIC;
  signal time_out_100us_i_3_n_0 : STD_LOGIC;
  signal time_out_100us_i_4_n_0 : STD_LOGIC;
  signal time_out_100us_i_5_n_0 : STD_LOGIC;
  signal time_out_100us_reg_n_0 : STD_LOGIC;
  signal time_out_1us_i_1_n_0 : STD_LOGIC;
  signal time_out_1us_i_2_n_0 : STD_LOGIC;
  signal time_out_1us_i_3_n_0 : STD_LOGIC;
  signal time_out_1us_i_4_n_0 : STD_LOGIC;
  signal time_out_1us_i_5_n_0 : STD_LOGIC;
  signal time_out_1us_reg_n_0 : STD_LOGIC;
  signal time_out_2ms_i_1_n_0 : STD_LOGIC;
  signal time_out_2ms_i_2_n_0 : STD_LOGIC;
  signal \time_out_2ms_i_3__0_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_4__0_n_0\ : STD_LOGIC;
  signal time_out_2ms_i_5_n_0 : STD_LOGIC;
  signal time_out_2ms_i_6_n_0 : STD_LOGIC;
  signal time_out_2ms_i_7_n_0 : STD_LOGIC;
  signal time_out_2ms_i_8_n_0 : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \time_out_counter_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal time_out_wait_bypass_i_1_n_0 : STD_LOGIC;
  signal \time_out_wait_bypass_i_2__0_n_0\ : STD_LOGIC;
  signal \time_out_wait_bypass_i_3__0_n_0\ : STD_LOGIC;
  signal \time_out_wait_bypass_i_4__0_n_0\ : STD_LOGIC;
  signal time_out_wait_bypass_reg_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_s2 : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal time_tlock_max : STD_LOGIC;
  signal time_tlock_max_i_1_n_0 : STD_LOGIC;
  signal \time_tlock_max_i_2__0_n_0\ : STD_LOGIC;
  signal time_tlock_max_i_3_n_0 : STD_LOGIC;
  signal time_tlock_max_i_4_n_0 : STD_LOGIC;
  signal time_tlock_max_i_5_n_0 : STD_LOGIC;
  signal \wait_bypass_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_4__0_n_0\ : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \wait_bypass_count_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_10_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_11_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_8_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_9_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_5__0_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wait_time_cnt_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wait_time_cnt_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_10\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_8\ : label is "soft_lutpair93";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[0]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[1]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[2]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[3]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_1__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_2__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_3__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \reset_time_out_i_2__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \reset_time_out_i_3__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of reset_time_out_i_4 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of reset_time_out_i_6 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of time_out_100us_i_2 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of time_out_100us_i_5 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of time_out_2ms_i_5 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of time_out_2ms_i_6 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of time_out_2ms_i_8 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \time_out_counter[0]_i_3__0\ : label is "soft_lutpair94";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[0]_i_2__0\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[16]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[8]_i_1__0\ : label is 11;
  attribute SOFT_HLUTNM of time_tlock_max_i_3 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of time_tlock_max_i_4 : label is "soft_lutpair100";
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[0]_i_3__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[8]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[0]_i_3__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[8]_i_1__0\ : label is 11;
begin
  data_in <= \^data_in\;
  gt0_rxuserrdy_i <= \^gt0_rxuserrdy_i\;
\FSM_sequential_rx_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8000AF00"
    )
        port map (
      I0 => rx_state(1),
      I1 => reset_time_out_reg_n_0,
      I2 => rx_state(2),
      I3 => rx_state(0),
      I4 => time_out_2ms_reg_n_0,
      I5 => rx_state(3),
      O => \FSM_sequential_rx_state[0]_i_2_n_0\
    );
\FSM_sequential_rx_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0040FFFFFFFF"
    )
        port map (
      I0 => reset_time_out_reg_n_0,
      I1 => time_tlock_max,
      I2 => rx_state(2),
      I3 => rx_state(3),
      I4 => rx_state(1),
      I5 => rx_state(0),
      O => \FSM_sequential_rx_state[1]_i_3_n_0\
    );
\FSM_sequential_rx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100005551555"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(2),
      I2 => rx_state(1),
      I3 => rx_state(0),
      I4 => time_out_2ms_reg_n_0,
      I5 => \FSM_sequential_rx_state[2]_i_2_n_0\,
      O => \FSM_sequential_rx_state[2]_i_1_n_0\
    );
\FSM_sequential_rx_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27FF272727272727"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(1),
      I2 => rx_state(2),
      I3 => reset_time_out_reg_n_0,
      I4 => time_tlock_max,
      I5 => rx_state(0),
      O => \FSM_sequential_rx_state[2]_i_2_n_0\
    );
\FSM_sequential_rx_state[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => rx_state(1),
      I1 => init_wait_done_reg_n_0,
      I2 => rx_state(0),
      I3 => rx_state(2),
      I4 => rx_state(3),
      O => \FSM_sequential_rx_state[3]_i_10_n_0\
    );
\FSM_sequential_rx_state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00011101"
    )
        port map (
      I0 => \FSM_sequential_rx_state[2]_i_2_n_0\,
      I1 => rx_state(1),
      I2 => \FSM_sequential_rx_state_reg[0]_0\,
      I3 => rx_state(0),
      I4 => mmcm_lock_reclocked,
      I5 => \FSM_sequential_rx_state[3]_i_10_n_0\,
      O => \FSM_sequential_rx_state[3]_i_4_n_0\
    );
\FSM_sequential_rx_state[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1F11FFFFFFFF"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(2),
      I2 => reset_time_out_reg_n_0,
      I3 => time_out_2ms_reg_n_0,
      I4 => rxresetdone_s3,
      I5 => rx_state(1),
      O => \FSM_sequential_rx_state[3]_i_6_n_0\
    );
\FSM_sequential_rx_state[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => rx_state(3),
      O => \FSM_sequential_rx_state[3]_i_8_n_0\
    );
\FSM_sequential_rx_state[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A00008A000000"
    )
        port map (
      I0 => rx_state(0),
      I1 => reset_time_out_reg_n_0,
      I2 => time_out_2ms_reg_n_0,
      I3 => rx_state(3),
      I4 => rx_state(1),
      I5 => rx_state(2),
      O => \FSM_sequential_rx_state[3]_i_9_n_0\
    );
\FSM_sequential_rx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_data_valid_n_5,
      D => \rx_state__0\(0),
      Q => rx_state(0),
      R => pma_reset
    );
\FSM_sequential_rx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_data_valid_n_5,
      D => \rx_state__0\(1),
      Q => rx_state(1),
      R => pma_reset
    );
\FSM_sequential_rx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_data_valid_n_5,
      D => \FSM_sequential_rx_state[2]_i_1_n_0\,
      Q => rx_state(2),
      R => pma_reset
    );
\FSM_sequential_rx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_data_valid_n_5,
      D => \rx_state__0\(3),
      Q => rx_state(3),
      R => pma_reset
    );
RXUSERRDY_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB4000"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(0),
      I2 => rx_state(1),
      I3 => rx_state(2),
      I4 => \^gt0_rxuserrdy_i\,
      O => RXUSERRDY_i_1_n_0
    );
RXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => RXUSERRDY_i_1_n_0,
      Q => \^gt0_rxuserrdy_i\,
      R => pma_reset
    );
check_tlock_max_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => rx_state(0),
      I3 => rx_state(3),
      I4 => check_tlock_max_reg_n_0,
      O => check_tlock_max_i_1_n_0
    );
check_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => check_tlock_max_i_1_n_0,
      Q => check_tlock_max_reg_n_0,
      R => pma_reset
    );
gtrxreset_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0002"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(2),
      I2 => rx_state(1),
      I3 => rx_state(3),
      I4 => gt0_gtrxreset_t,
      O => gtrxreset_i_i_1_n_0
    );
gtrxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gtrxreset_i_i_1_n_0,
      Q => gt0_gtrxreset_t,
      R => pma_reset
    );
gtxe2_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => gt0_gtrxreset_t,
      I1 => \^data_in\,
      I2 => gtxe2_i,
      O => SR(0)
    );
\init_wait_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => init_wait_count_reg(0),
      O => \init_wait_count[0]_i_1__0_n_0\
    );
\init_wait_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(1),
      I1 => init_wait_count_reg(0),
      O => \p_0_in__2\(1)
    );
\init_wait_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      O => \p_0_in__2\(2)
    );
\init_wait_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => init_wait_count_reg(3),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(1),
      I3 => init_wait_count_reg(2),
      O => \p_0_in__2\(3)
    );
\init_wait_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(2),
      I2 => init_wait_count_reg(1),
      I3 => init_wait_count_reg(0),
      I4 => init_wait_count_reg(3),
      O => \p_0_in__2\(4)
    );
\init_wait_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => init_wait_count_reg(3),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(1),
      I3 => init_wait_count_reg(2),
      I4 => init_wait_count_reg(4),
      I5 => init_wait_count_reg(5),
      O => \p_0_in__2\(5)
    );
\init_wait_count[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(6),
      I1 => \init_wait_count[7]_i_4__0_n_0\,
      O => \p_0_in__2\(6)
    );
\init_wait_count[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__0_n_0\,
      I1 => init_wait_count_reg(4),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(6),
      I4 => init_wait_count_reg(1),
      O => init_wait_count
    );
\init_wait_count[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => init_wait_count_reg(7),
      I1 => \init_wait_count[7]_i_4__0_n_0\,
      I2 => init_wait_count_reg(6),
      O => \p_0_in__2\(7)
    );
\init_wait_count[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => init_wait_count_reg(5),
      I1 => init_wait_count_reg(3),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(7),
      O => \init_wait_count[7]_i_3__0_n_0\
    );
\init_wait_count[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => init_wait_count_reg(5),
      I1 => init_wait_count_reg(4),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(1),
      I4 => init_wait_count_reg(0),
      I5 => init_wait_count_reg(3),
      O => \init_wait_count[7]_i_4__0_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \init_wait_count[0]_i_1__0_n_0\,
      Q => init_wait_count_reg(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \p_0_in__2\(1),
      Q => init_wait_count_reg(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \p_0_in__2\(2),
      Q => init_wait_count_reg(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \p_0_in__2\(3),
      Q => init_wait_count_reg(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \p_0_in__2\(4),
      Q => init_wait_count_reg(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \p_0_in__2\(5),
      Q => init_wait_count_reg(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \p_0_in__2\(6),
      Q => init_wait_count_reg(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \p_0_in__2\(7),
      Q => init_wait_count_reg(7)
    );
\init_wait_done_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__0_n_0\,
      I1 => init_wait_count_reg(4),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(6),
      I4 => init_wait_count_reg(1),
      I5 => init_wait_done_reg_n_0,
      O => \init_wait_done_i_1__0_n_0\
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      CLR => pma_reset,
      D => \init_wait_done_i_1__0_n_0\,
      Q => init_wait_done_reg_n_0
    );
\mmcm_lock_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      O => \p_0_in__3\(0)
    );
\mmcm_lock_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      I1 => mmcm_lock_count_reg(1),
      O => \p_0_in__3\(1)
    );
\mmcm_lock_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      O => \p_0_in__3\(2)
    );
\mmcm_lock_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(1),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(2),
      O => \p_0_in__3\(3)
    );
\mmcm_lock_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(4),
      I1 => mmcm_lock_count_reg(2),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(1),
      I4 => mmcm_lock_count_reg(3),
      O => \p_0_in__3\(4)
    );
\mmcm_lock_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(1),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(2),
      I4 => mmcm_lock_count_reg(4),
      I5 => mmcm_lock_count_reg(5),
      O => \p_0_in__3\(5)
    );
\mmcm_lock_count[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => \mmcm_lock_reclocked_i_2__0_n_0\,
      O => \p_0_in__3\(6)
    );
\mmcm_lock_count[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => \mmcm_lock_reclocked_i_2__0_n_0\,
      I2 => mmcm_lock_count_reg(7),
      O => \mmcm_lock_count[7]_i_2__0_n_0\
    );
\mmcm_lock_count[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(7),
      I1 => \mmcm_lock_reclocked_i_2__0_n_0\,
      I2 => mmcm_lock_count_reg(6),
      O => \p_0_in__3\(7)
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__3\(0),
      Q => mmcm_lock_count_reg(0),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__3\(1),
      Q => mmcm_lock_count_reg(1),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__3\(2),
      Q => mmcm_lock_count_reg(2),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__3\(3),
      Q => mmcm_lock_count_reg(3),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__3\(4),
      Q => mmcm_lock_count_reg(4),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__3\(5),
      Q => mmcm_lock_count_reg(5),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__3\(6),
      Q => mmcm_lock_count_reg(6),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__3\(7),
      Q => mmcm_lock_count_reg(7),
      R => sync_mmcm_lock_reclocked_n_0
    );
mmcm_lock_reclocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA0000"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => mmcm_lock_count_reg(7),
      I2 => \mmcm_lock_reclocked_i_2__0_n_0\,
      I3 => mmcm_lock_count_reg(6),
      I4 => mmcm_lock_i,
      O => mmcm_lock_reclocked_i_1_n_0
    );
\mmcm_lock_reclocked_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => mmcm_lock_count_reg(5),
      I1 => mmcm_lock_count_reg(4),
      I2 => mmcm_lock_count_reg(2),
      I3 => mmcm_lock_count_reg(0),
      I4 => mmcm_lock_count_reg(1),
      I5 => mmcm_lock_count_reg(3),
      O => \mmcm_lock_reclocked_i_2__0_n_0\
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => mmcm_lock_reclocked_i_1_n_0,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
\reset_time_out_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => rx_state(1),
      I1 => \FSM_sequential_rx_state_reg[0]_0\,
      I2 => rx_state(0),
      I3 => mmcm_lock_reclocked,
      O => \reset_time_out_i_2__0_n_0\
    );
\reset_time_out_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(3),
      O => check_tlock_max
    );
reset_time_out_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rxresetdone_s3,
      I1 => rx_state(1),
      O => reset_time_out_i_4_n_0
    );
reset_time_out_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07DC07CC"
    )
        port map (
      I0 => rx_state(1),
      I1 => rx_state(0),
      I2 => rx_state(2),
      I3 => rx_state(3),
      I4 => \FSM_sequential_rx_state_reg[0]_0\,
      O => reset_time_out_i_6_n_0
    );
reset_time_out_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => sync_data_valid_n_0,
      Q => reset_time_out_reg_n_0,
      S => pma_reset
    );
\run_phase_alignment_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0004"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(3),
      I2 => rx_state(1),
      I3 => rx_state(2),
      I4 => run_phase_alignment_int_reg_n_0,
      O => \run_phase_alignment_int_i_1__0_n_0\
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \run_phase_alignment_int_i_1__0_n_0\,
      Q => run_phase_alignment_int_reg_n_0,
      R => pma_reset
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => run_phase_alignment_int_s2,
      Q => run_phase_alignment_int_s3_reg_n_0,
      R => '0'
    );
rx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => sync_data_valid_n_1,
      Q => \^data_in\,
      R => pma_reset
    );
rx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => rx_fsm_reset_done_int_s2,
      Q => rx_fsm_reset_done_int_s3,
      R => '0'
    );
rxresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => rxresetdone_s2,
      Q => rxresetdone_s3,
      R => '0'
    );
sync_RXRESETDONE: entity work.eth_sgmii_sync_block_24
     port map (
      data_out => rxresetdone_s2,
      data_sync_reg1_0 => data_sync_reg1,
      independent_clock_bufg => independent_clock_bufg
    );
sync_cplllock: entity work.eth_sgmii_sync_block_25
     port map (
      \FSM_sequential_rx_state_reg[0]\ => sync_cplllock_n_0,
      \FSM_sequential_rx_state_reg[0]_0\ => time_out_2ms_reg_n_0,
      Q(3 downto 0) => rx_state(3 downto 0),
      cplllock => cplllock,
      data_out => cplllock_sync,
      independent_clock_bufg => independent_clock_bufg
    );
sync_data_valid: entity work.eth_sgmii_sync_block_26
     port map (
      D(2) => \rx_state__0\(3),
      D(1 downto 0) => \rx_state__0\(1 downto 0),
      E(0) => sync_data_valid_n_5,
      \FSM_sequential_rx_state_reg[0]\ => \FSM_sequential_rx_state[0]_i_2_n_0\,
      \FSM_sequential_rx_state_reg[0]_0\ => \FSM_sequential_rx_state[3]_i_4_n_0\,
      \FSM_sequential_rx_state_reg[0]_1\ => \wait_time_cnt[0]_i_2__0_n_0\,
      \FSM_sequential_rx_state_reg[0]_2\ => sync_cplllock_n_0,
      \FSM_sequential_rx_state_reg[0]_3\ => \FSM_sequential_rx_state[3]_i_6_n_0\,
      \FSM_sequential_rx_state_reg[1]\ => \FSM_sequential_rx_state[1]_i_3_n_0\,
      \FSM_sequential_rx_state_reg[3]\ => sync_data_valid_n_1,
      \FSM_sequential_rx_state_reg[3]_0\ => \FSM_sequential_rx_state[3]_i_8_n_0\,
      \FSM_sequential_rx_state_reg[3]_1\ => \FSM_sequential_rx_state[3]_i_9_n_0\,
      Q(3 downto 0) => rx_state(3 downto 0),
      check_tlock_max => check_tlock_max,
      data_in => \^data_in\,
      data_out => cplllock_sync,
      data_sync_reg1_0 => data_out,
      independent_clock_bufg => independent_clock_bufg,
      reset_time_out_reg => sync_data_valid_n_0,
      reset_time_out_reg_0 => \reset_time_out_i_2__0_n_0\,
      reset_time_out_reg_1 => reset_time_out_i_4_n_0,
      reset_time_out_reg_2 => reset_time_out_i_6_n_0,
      reset_time_out_reg_3 => reset_time_out_reg_n_0,
      rx_fsm_reset_done_int_reg => time_out_100us_reg_n_0,
      rx_fsm_reset_done_int_reg_0 => time_out_1us_reg_n_0,
      time_out_wait_bypass_s3 => time_out_wait_bypass_s3
    );
sync_mmcm_lock_reclocked: entity work.eth_sgmii_sync_block_27
     port map (
      SR(0) => sync_mmcm_lock_reclocked_n_0,
      data_out => mmcm_lock_i,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_locked => mmcm_locked
    );
sync_run_phase_alignment_int: entity work.eth_sgmii_sync_block_28
     port map (
      data_in => run_phase_alignment_int_reg_n_0,
      data_out => run_phase_alignment_int_s2,
      rxuserclk => rxuserclk
    );
sync_rx_fsm_reset_done_int: entity work.eth_sgmii_sync_block_29
     port map (
      data_in => \^data_in\,
      data_out => rx_fsm_reset_done_int_s2,
      rxuserclk => rxuserclk
    );
sync_time_out_wait_bypass: entity work.eth_sgmii_sync_block_30
     port map (
      data_in => time_out_wait_bypass_reg_n_0,
      data_out => time_out_wait_bypass_s2,
      independent_clock_bufg => independent_clock_bufg
    );
time_out_100us_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0080"
    )
        port map (
      I0 => time_out_100us_i_2_n_0,
      I1 => time_out_100us_i_3_n_0,
      I2 => time_out_100us_i_4_n_0,
      I3 => time_out_100us_i_5_n_0,
      I4 => time_out_100us_reg_n_0,
      O => time_out_100us_i_1_n_0
    );
time_out_100us_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => time_out_counter_reg(0),
      I1 => time_out_counter_reg(1),
      I2 => time_out_counter_reg(2),
      I3 => time_out_counter_reg(3),
      I4 => time_out_counter_reg(4),
      O => time_out_100us_i_2_n_0
    );
time_out_100us_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => time_out_counter_reg(5),
      I1 => time_out_counter_reg(18),
      I2 => time_out_counter_reg(14),
      I3 => time_tlock_max_i_3_n_0,
      I4 => time_out_counter_reg(13),
      I5 => time_out_counter_reg(12),
      O => time_out_100us_i_3_n_0
    );
time_out_100us_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000D"
    )
        port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(17),
      I3 => time_out_counter_reg(7),
      I4 => time_out_counter_reg(6),
      I5 => time_out_counter_reg(8),
      O => time_out_100us_i_4_n_0
    );
time_out_100us_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => time_out_counter_reg(9),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(11),
      O => time_out_100us_i_5_n_0
    );
time_out_100us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_100us_i_1_n_0,
      Q => time_out_100us_reg_n_0,
      R => reset_time_out_reg_n_0
    );
time_out_1us_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => time_out_2ms_i_2_n_0,
      I1 => time_out_1us_i_2_n_0,
      I2 => time_out_1us_i_3_n_0,
      I3 => time_out_1us_i_4_n_0,
      I4 => time_out_1us_i_5_n_0,
      I5 => time_out_1us_reg_n_0,
      O => time_out_1us_i_1_n_0
    );
time_out_1us_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF0D"
    )
        port map (
      I0 => time_out_counter_reg(3),
      I1 => time_out_counter_reg(4),
      I2 => time_out_counter_reg(5),
      I3 => time_out_counter_reg(10),
      I4 => time_out_counter_reg(18),
      I5 => time_out_counter_reg(11),
      O => time_out_1us_i_2_n_0
    );
time_out_1us_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDDFD"
    )
        port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(8),
      I2 => time_out_counter_reg(9),
      I3 => time_out_counter_reg(10),
      I4 => time_out_counter_reg(16),
      I5 => time_out_counter_reg(17),
      O => time_out_1us_i_3_n_0
    );
time_out_1us_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(15),
      O => time_out_1us_i_4_n_0
    );
time_out_1us_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F2F2F2FFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(7),
      I4 => time_out_counter_reg(6),
      I5 => time_out_counter_reg(8),
      O => time_out_1us_i_5_n_0
    );
time_out_1us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_1us_i_1_n_0,
      Q => time_out_1us_reg_n_0,
      R => reset_time_out_reg_n_0
    );
time_out_2ms_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => time_out_2ms_i_2_n_0,
      I1 => \time_out_2ms_i_3__0_n_0\,
      I2 => \time_out_2ms_i_4__0_n_0\,
      I3 => time_out_2ms_reg_n_0,
      O => time_out_2ms_i_1_n_0
    );
time_out_2ms_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => time_out_2ms_i_5_n_0,
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(4),
      I4 => time_out_counter_reg(5),
      O => time_out_2ms_i_2_n_0
    );
\time_out_2ms_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF5DFFFF"
    )
        port map (
      I0 => time_out_2ms_i_6_n_0,
      I1 => time_out_counter_reg(15),
      I2 => time_out_counter_reg(16),
      I3 => time_out_counter_reg(8),
      I4 => time_out_counter_reg(7),
      I5 => time_out_counter_reg(6),
      O => \time_out_2ms_i_3__0_n_0\
    );
\time_out_2ms_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => time_out_2ms_i_7_n_0,
      I1 => time_out_counter_reg(11),
      I2 => time_out_counter_reg(18),
      I3 => time_out_counter_reg(17),
      I4 => time_out_counter_reg(16),
      I5 => time_out_2ms_i_8_n_0,
      O => \time_out_2ms_i_4__0_n_0\
    );
time_out_2ms_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => time_out_counter_reg(2),
      I1 => time_out_counter_reg(1),
      I2 => time_out_counter_reg(0),
      O => time_out_2ms_i_5_n_0
    );
time_out_2ms_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(9),
      I1 => time_out_counter_reg(10),
      O => time_out_2ms_i_6_n_0
    );
time_out_2ms_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => time_out_counter_reg(5),
      I1 => time_out_counter_reg(4),
      I2 => time_out_counter_reg(3),
      O => time_out_2ms_i_7_n_0
    );
time_out_2ms_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(12),
      O => time_out_2ms_i_8_n_0
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_2ms_i_1_n_0,
      Q => time_out_2ms_reg_n_0,
      R => reset_time_out_reg_n_0
    );
\time_out_counter[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEEFE"
    )
        port map (
      I0 => time_out_2ms_i_2_n_0,
      I1 => \time_out_2ms_i_3__0_n_0\,
      I2 => time_out_counter_reg(3),
      I3 => time_out_counter_reg(4),
      I4 => time_out_counter_reg(5),
      I5 => \time_out_counter[0]_i_3__0_n_0\,
      O => time_out_counter
    );
\time_out_counter[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => time_out_2ms_i_8_n_0,
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(17),
      I3 => time_out_counter_reg(18),
      I4 => time_out_counter_reg(11),
      O => \time_out_counter[0]_i_3__0_n_0\
    );
\time_out_counter[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_4_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_7\,
      Q => time_out_counter_reg(0),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2__0_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2__0_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2__0_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2__0_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2__0_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2__0_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2__0_n_7\,
      S(3 downto 1) => time_out_counter_reg(3 downto 1),
      S(0) => \time_out_counter[0]_i_4_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_5\,
      Q => time_out_counter_reg(10),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_4\,
      Q => time_out_counter_reg(11),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_7\,
      Q => time_out_counter_reg(12),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1__0_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(15 downto 12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_6\,
      Q => time_out_counter_reg(13),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_5\,
      Q => time_out_counter_reg(14),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_4\,
      Q => time_out_counter_reg(15),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_7\,
      Q => time_out_counter_reg(16),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1__0_n_0\,
      CO(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \time_out_counter_reg[16]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED\(3),
      O(2) => \time_out_counter_reg[16]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[16]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1__0_n_7\,
      S(3) => '0',
      S(2 downto 0) => time_out_counter_reg(18 downto 16)
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_6\,
      Q => time_out_counter_reg(17),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_5\,
      Q => time_out_counter_reg(18),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_6\,
      Q => time_out_counter_reg(1),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_5\,
      Q => time_out_counter_reg(2),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_4\,
      Q => time_out_counter_reg(3),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_7\,
      Q => time_out_counter_reg(4),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2__0_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(7 downto 4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_6\,
      Q => time_out_counter_reg(5),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_5\,
      Q => time_out_counter_reg(6),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_4\,
      Q => time_out_counter_reg(7),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_7\,
      Q => time_out_counter_reg(8),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1__0_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(11 downto 8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_6\,
      Q => time_out_counter_reg(9),
      R => reset_time_out_reg_n_0
    );
time_out_wait_bypass_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => time_out_wait_bypass_reg_n_0,
      I1 => rx_fsm_reset_done_int_s3,
      I2 => \time_out_wait_bypass_i_2__0_n_0\,
      I3 => run_phase_alignment_int_s3_reg_n_0,
      O => time_out_wait_bypass_i_1_n_0
    );
\time_out_wait_bypass_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => \time_out_wait_bypass_i_3__0_n_0\,
      I1 => wait_bypass_count_reg(1),
      I2 => wait_bypass_count_reg(11),
      I3 => wait_bypass_count_reg(0),
      I4 => \time_out_wait_bypass_i_4__0_n_0\,
      O => \time_out_wait_bypass_i_2__0_n_0\
    );
\time_out_wait_bypass_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(9),
      I1 => wait_bypass_count_reg(4),
      I2 => wait_bypass_count_reg(12),
      I3 => wait_bypass_count_reg(2),
      O => \time_out_wait_bypass_i_3__0_n_0\
    );
\time_out_wait_bypass_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => wait_bypass_count_reg(5),
      I1 => wait_bypass_count_reg(7),
      I2 => wait_bypass_count_reg(3),
      I3 => wait_bypass_count_reg(6),
      I4 => wait_bypass_count_reg(10),
      I5 => wait_bypass_count_reg(8),
      O => \time_out_wait_bypass_i_4__0_n_0\
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => time_out_wait_bypass_i_1_n_0,
      Q => time_out_wait_bypass_reg_n_0,
      R => '0'
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_wait_bypass_s2,
      Q => time_out_wait_bypass_s3,
      R => '0'
    );
time_tlock_max_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFD0000"
    )
        port map (
      I0 => \time_tlock_max_i_2__0_n_0\,
      I1 => time_out_counter_reg(15),
      I2 => time_out_counter_reg(18),
      I3 => time_tlock_max_i_3_n_0,
      I4 => check_tlock_max_reg_n_0,
      I5 => time_tlock_max,
      O => time_tlock_max_i_1_n_0
    );
\time_tlock_max_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55551011FFFFFFFF"
    )
        port map (
      I0 => time_tlock_max_i_4_n_0,
      I1 => time_tlock_max_i_5_n_0,
      I2 => time_out_100us_i_2_n_0,
      I3 => time_out_counter_reg(5),
      I4 => time_out_100us_i_5_n_0,
      I5 => time_out_counter_reg(14),
      O => \time_tlock_max_i_2__0_n_0\
    );
time_tlock_max_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(17),
      O => time_tlock_max_i_3_n_0
    );
time_tlock_max_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(13),
      I1 => time_out_counter_reg(12),
      O => time_tlock_max_i_4_n_0
    );
time_tlock_max_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(6),
      I2 => time_out_counter_reg(7),
      O => time_tlock_max_i_5_n_0
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_tlock_max_i_1_n_0,
      Q => time_tlock_max,
      R => reset_time_out_reg_n_0
    );
\wait_bypass_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => run_phase_alignment_int_s3_reg_n_0,
      O => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \time_out_wait_bypass_i_2__0_n_0\,
      I1 => rx_fsm_reset_done_int_s3,
      O => \wait_bypass_count[0]_i_2__0_n_0\
    );
\wait_bypass_count[0]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      O => \wait_bypass_count[0]_i_4__0_n_0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_7\,
      Q => wait_bypass_count_reg(0),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_bypass_count_reg[0]_i_3__0_n_0\,
      CO(2) => \wait_bypass_count_reg[0]_i_3__0_n_1\,
      CO(1) => \wait_bypass_count_reg[0]_i_3__0_n_2\,
      CO(0) => \wait_bypass_count_reg[0]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wait_bypass_count_reg[0]_i_3__0_n_4\,
      O(2) => \wait_bypass_count_reg[0]_i_3__0_n_5\,
      O(1) => \wait_bypass_count_reg[0]_i_3__0_n_6\,
      O(0) => \wait_bypass_count_reg[0]_i_3__0_n_7\,
      S(3 downto 1) => wait_bypass_count_reg(3 downto 1),
      S(0) => \wait_bypass_count[0]_i_4__0_n_0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_5\,
      Q => wait_bypass_count_reg(10),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_4\,
      Q => wait_bypass_count_reg(11),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[12]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(12),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[8]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \wait_bypass_count_reg[12]_i_1__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => wait_bypass_count_reg(12)
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_6\,
      Q => wait_bypass_count_reg(1),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_5\,
      Q => wait_bypass_count_reg(2),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_4\,
      Q => wait_bypass_count_reg(3),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(4),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[0]_i_3__0_n_0\,
      CO(3) => \wait_bypass_count_reg[4]_i_1__0_n_0\,
      CO(2) => \wait_bypass_count_reg[4]_i_1__0_n_1\,
      CO(1) => \wait_bypass_count_reg[4]_i_1__0_n_2\,
      CO(0) => \wait_bypass_count_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[4]_i_1__0_n_4\,
      O(2) => \wait_bypass_count_reg[4]_i_1__0_n_5\,
      O(1) => \wait_bypass_count_reg[4]_i_1__0_n_6\,
      O(0) => \wait_bypass_count_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(7 downto 4)
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_6\,
      Q => wait_bypass_count_reg(5),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_5\,
      Q => wait_bypass_count_reg(6),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_4\,
      Q => wait_bypass_count_reg(7),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(8),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[4]_i_1__0_n_0\,
      CO(3) => \wait_bypass_count_reg[8]_i_1__0_n_0\,
      CO(2) => \wait_bypass_count_reg[8]_i_1__0_n_1\,
      CO(1) => \wait_bypass_count_reg[8]_i_1__0_n_2\,
      CO(0) => \wait_bypass_count_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[8]_i_1__0_n_4\,
      O(2) => \wait_bypass_count_reg[8]_i_1__0_n_5\,
      O(1) => \wait_bypass_count_reg[8]_i_1__0_n_6\,
      O(0) => \wait_bypass_count_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(11 downto 8)
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_6\,
      Q => wait_bypass_count_reg(9),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_time_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rx_state(1),
      I1 => rx_state(0),
      I2 => rx_state(3),
      O => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_10_n_0\
    );
\wait_time_cnt[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_11_n_0\
    );
\wait_time_cnt[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_time_cnt[0]_i_4__0_n_0\,
      I1 => \wait_time_cnt[0]_i_5__0_n_0\,
      I2 => \wait_time_cnt[0]_i_6__0_n_0\,
      I3 => \wait_time_cnt[0]_i_7__0_n_0\,
      O => \wait_time_cnt[0]_i_2__0_n_0\
    );
\wait_time_cnt[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      I1 => wait_time_cnt_reg(12),
      I2 => wait_time_cnt_reg(14),
      I3 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[0]_i_4__0_n_0\
    );
\wait_time_cnt[0]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      I1 => wait_time_cnt_reg(2),
      I2 => wait_time_cnt_reg(1),
      I3 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_5__0_n_0\
    );
\wait_time_cnt[0]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      I1 => wait_time_cnt_reg(9),
      I2 => wait_time_cnt_reg(8),
      I3 => wait_time_cnt_reg(7),
      O => \wait_time_cnt[0]_i_6__0_n_0\
    );
\wait_time_cnt[0]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      I1 => wait_time_cnt_reg(4),
      I2 => wait_time_cnt_reg(11),
      I3 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[0]_i_7__0_n_0\
    );
\wait_time_cnt[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_8_n_0\
    );
\wait_time_cnt[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_9_n_0\
    );
\wait_time_cnt[12]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      O => \wait_time_cnt[12]_i_2__0_n_0\
    );
\wait_time_cnt[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      O => \wait_time_cnt[12]_i_3__0_n_0\
    );
\wait_time_cnt[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[12]_i_4__0_n_0\
    );
\wait_time_cnt[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[12]_i_5__0_n_0\
    );
\wait_time_cnt[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      O => \wait_time_cnt[4]_i_2__0_n_0\
    );
\wait_time_cnt[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[4]_i_3__0_n_0\
    );
\wait_time_cnt[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[4]_i_4__0_n_0\
    );
\wait_time_cnt[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_5__0_n_0\
    );
\wait_time_cnt[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[8]_i_2__0_n_0\
    );
\wait_time_cnt[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[8]_i_3__0_n_0\
    );
\wait_time_cnt[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[8]_i_4__0_n_0\
    );
\wait_time_cnt[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      O => \wait_time_cnt[8]_i_5__0_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__0_n_7\,
      Q => wait_time_cnt_reg(0),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_time_cnt_reg[0]_i_3__0_n_0\,
      CO(2) => \wait_time_cnt_reg[0]_i_3__0_n_1\,
      CO(1) => \wait_time_cnt_reg[0]_i_3__0_n_2\,
      CO(0) => \wait_time_cnt_reg[0]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[0]_i_3__0_n_4\,
      O(2) => \wait_time_cnt_reg[0]_i_3__0_n_5\,
      O(1) => \wait_time_cnt_reg[0]_i_3__0_n_6\,
      O(0) => \wait_time_cnt_reg[0]_i_3__0_n_7\,
      S(3) => \wait_time_cnt[0]_i_8_n_0\,
      S(2) => \wait_time_cnt[0]_i_9_n_0\,
      S(1) => \wait_time_cnt[0]_i_10_n_0\,
      S(0) => \wait_time_cnt[0]_i_11_n_0\
    );
\wait_time_cnt_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__0_n_5\,
      Q => wait_time_cnt_reg(10),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__0_n_4\,
      Q => wait_time_cnt_reg(11),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__0_n_7\,
      Q => wait_time_cnt_reg(12),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[8]_i_1__0_n_0\,
      CO(3) => \NLW_wait_time_cnt_reg[12]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \wait_time_cnt_reg[12]_i_1__0_n_1\,
      CO(1) => \wait_time_cnt_reg[12]_i_1__0_n_2\,
      CO(0) => \wait_time_cnt_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \wait_time_cnt_reg[12]_i_1__0_n_4\,
      O(2) => \wait_time_cnt_reg[12]_i_1__0_n_5\,
      O(1) => \wait_time_cnt_reg[12]_i_1__0_n_6\,
      O(0) => \wait_time_cnt_reg[12]_i_1__0_n_7\,
      S(3) => \wait_time_cnt[12]_i_2__0_n_0\,
      S(2) => \wait_time_cnt[12]_i_3__0_n_0\,
      S(1) => \wait_time_cnt[12]_i_4__0_n_0\,
      S(0) => \wait_time_cnt[12]_i_5__0_n_0\
    );
\wait_time_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__0_n_6\,
      Q => wait_time_cnt_reg(13),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__0_n_5\,
      Q => wait_time_cnt_reg(14),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__0_n_4\,
      Q => wait_time_cnt_reg(15),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__0_n_6\,
      Q => wait_time_cnt_reg(1),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__0_n_5\,
      Q => wait_time_cnt_reg(2),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__0_n_4\,
      Q => wait_time_cnt_reg(3),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__0_n_7\,
      Q => wait_time_cnt_reg(4),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[0]_i_3__0_n_0\,
      CO(3) => \wait_time_cnt_reg[4]_i_1__0_n_0\,
      CO(2) => \wait_time_cnt_reg[4]_i_1__0_n_1\,
      CO(1) => \wait_time_cnt_reg[4]_i_1__0_n_2\,
      CO(0) => \wait_time_cnt_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[4]_i_1__0_n_4\,
      O(2) => \wait_time_cnt_reg[4]_i_1__0_n_5\,
      O(1) => \wait_time_cnt_reg[4]_i_1__0_n_6\,
      O(0) => \wait_time_cnt_reg[4]_i_1__0_n_7\,
      S(3) => \wait_time_cnt[4]_i_2__0_n_0\,
      S(2) => \wait_time_cnt[4]_i_3__0_n_0\,
      S(1) => \wait_time_cnt[4]_i_4__0_n_0\,
      S(0) => \wait_time_cnt[4]_i_5__0_n_0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__0_n_6\,
      Q => wait_time_cnt_reg(5),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__0_n_5\,
      Q => wait_time_cnt_reg(6),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__0_n_4\,
      Q => wait_time_cnt_reg(7),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__0_n_7\,
      Q => wait_time_cnt_reg(8),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[4]_i_1__0_n_0\,
      CO(3) => \wait_time_cnt_reg[8]_i_1__0_n_0\,
      CO(2) => \wait_time_cnt_reg[8]_i_1__0_n_1\,
      CO(1) => \wait_time_cnt_reg[8]_i_1__0_n_2\,
      CO(0) => \wait_time_cnt_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[8]_i_1__0_n_4\,
      O(2) => \wait_time_cnt_reg[8]_i_1__0_n_5\,
      O(1) => \wait_time_cnt_reg[8]_i_1__0_n_6\,
      O(0) => \wait_time_cnt_reg[8]_i_1__0_n_7\,
      S(3) => \wait_time_cnt[8]_i_2__0_n_0\,
      S(2) => \wait_time_cnt[8]_i_3__0_n_0\,
      S(1) => \wait_time_cnt[8]_i_4__0_n_0\,
      S(0) => \wait_time_cnt[8]_i_5__0_n_0\
    );
\wait_time_cnt_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__0_n_6\,
      Q => wait_time_cnt_reg(9),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_TX_STARTUP_FSM is
  port (
    mmcm_reset : out STD_LOGIC;
    gt0_cpllreset_i : out STD_LOGIC;
    data_in : out STD_LOGIC;
    gt0_txuserrdy_i : out STD_LOGIC;
    gt0_gttxreset_gt : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    userclk : in STD_LOGIC;
    pma_reset : in STD_LOGIC;
    gtxe2_i : in STD_LOGIC;
    gt0_cpllrefclklost_i : in STD_LOGIC;
    data_sync_reg1 : in STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    cplllock : in STD_LOGIC
  );
end eth_sgmii_TX_STARTUP_FSM;

architecture STRUCTURE of eth_sgmii_TX_STARTUP_FSM is
  signal CPLL_RESET0 : STD_LOGIC;
  signal CPLL_RESET_i_1_n_0 : STD_LOGIC;
  signal \FSM_sequential_tx_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_8_n_0\ : STD_LOGIC;
  signal MMCM_RESET_i_1_n_0 : STD_LOGIC;
  signal TXUSERRDY_i_1_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \^data_in\ : STD_LOGIC;
  signal \^gt0_cpllreset_i\ : STD_LOGIC;
  signal gt0_gttxreset_t : STD_LOGIC;
  signal \^gt0_txuserrdy_i\ : STD_LOGIC;
  signal gttxreset_i_i_1_n_0 : STD_LOGIC;
  signal init_wait_count : STD_LOGIC;
  signal \init_wait_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_4_n_0\ : STD_LOGIC;
  signal init_wait_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal init_wait_done_i_1_n_0 : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_2_n_0\ : STD_LOGIC;
  signal mmcm_lock_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mmcm_lock_i : STD_LOGIC;
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal mmcm_lock_reclocked_i_1_n_0 : STD_LOGIC;
  signal mmcm_lock_reclocked_i_2_n_0 : STD_LOGIC;
  signal \^mmcm_reset\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pll_reset_asserted_i_1_n_0 : STD_LOGIC;
  signal pll_reset_asserted_reg_n_0 : STD_LOGIC;
  signal refclk_stable_count : STD_LOGIC;
  signal \refclk_stable_count[0]_i_3_n_0\ : STD_LOGIC;
  signal \refclk_stable_count[0]_i_4_n_0\ : STD_LOGIC;
  signal \refclk_stable_count[0]_i_5_n_0\ : STD_LOGIC;
  signal \refclk_stable_count[0]_i_6_n_0\ : STD_LOGIC;
  signal \refclk_stable_count[0]_i_7_n_0\ : STD_LOGIC;
  signal refclk_stable_count_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \refclk_stable_count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal refclk_stable_i_1_n_0 : STD_LOGIC;
  signal refclk_stable_reg_n_0 : STD_LOGIC;
  signal reset_time_out : STD_LOGIC;
  signal reset_time_out_i_3_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_i_1_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_reg_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_s2 : STD_LOGIC;
  signal run_phase_alignment_int_s3 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sync_cplllock_n_0 : STD_LOGIC;
  signal sync_cplllock_n_1 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_0 : STD_LOGIC;
  signal time_out_2ms : STD_LOGIC;
  signal time_out_2ms_i_1_n_0 : STD_LOGIC;
  signal time_out_2ms_i_3_n_0 : STD_LOGIC;
  signal time_out_2ms_i_4_n_0 : STD_LOGIC;
  signal \time_out_2ms_i_5__0_n_0\ : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal time_out_500us_i_1_n_0 : STD_LOGIC;
  signal time_out_500us_i_2_n_0 : STD_LOGIC;
  signal time_out_500us_i_3_n_0 : STD_LOGIC;
  signal time_out_500us_i_4_n_0 : STD_LOGIC;
  signal time_out_500us_i_5_n_0 : STD_LOGIC;
  signal time_out_500us_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \time_out_counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal time_out_wait_bypass_i_1_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_2_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_3_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_4_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_5_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_6_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_reg_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_s2 : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal time_tlock_max_i_1_n_0 : STD_LOGIC;
  signal time_tlock_max_i_2_n_0 : STD_LOGIC;
  signal \time_tlock_max_i_3__0_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_4__0_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_5__0_n_0\ : STD_LOGIC;
  signal time_tlock_max_reg_n_0 : STD_LOGIC;
  signal tx_fsm_reset_done_int_i_1_n_0 : STD_LOGIC;
  signal tx_fsm_reset_done_int_s2 : STD_LOGIC;
  signal tx_fsm_reset_done_int_s3 : STD_LOGIC;
  signal tx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \tx_state__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txresetdone_s2 : STD_LOGIC;
  signal txresetdone_s3 : STD_LOGIC;
  signal \wait_bypass_count[0]_i_2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_4_n_0\ : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \wait_bypass_count_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal wait_time_cnt0 : STD_LOGIC;
  signal \wait_time_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_7_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wait_time_cnt_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_refclk_stable_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wait_time_cnt_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[0]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[1]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[1]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[2]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[3]_i_4\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[3]_i_8\ : label is "soft_lutpair113";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[0]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[1]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[2]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[3]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute SOFT_HLUTNM of gttxreset_i_i_1 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \init_wait_count[0]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_3\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_3\ : label is "soft_lutpair115";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of time_out_2ms_i_1 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of time_out_2ms_i_4 : label is "soft_lutpair111";
  attribute ADDER_THRESHOLD of \time_out_counter_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \time_tlock_max_i_3__0\ : label is "soft_lutpair111";
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[8]_i_1\ : label is 11;
begin
  data_in <= \^data_in\;
  gt0_cpllreset_i <= \^gt0_cpllreset_i\;
  gt0_txuserrdy_i <= \^gt0_txuserrdy_i\;
  mmcm_reset <= \^mmcm_reset\;
CPLL_RESET_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57FFFFFF57000000"
    )
        port map (
      I0 => refclk_stable_reg_n_0,
      I1 => gt0_cpllrefclklost_i,
      I2 => pll_reset_asserted_reg_n_0,
      I3 => \FSM_sequential_tx_state[0]_i_2_n_0\,
      I4 => \FSM_sequential_tx_state[3]_i_4_n_0\,
      I5 => \^gt0_cpllreset_i\,
      O => CPLL_RESET_i_1_n_0
    );
CPLL_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => CPLL_RESET_i_1_n_0,
      Q => \^gt0_cpllreset_i\,
      R => pma_reset
    );
\FSM_sequential_tx_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DDDDD555"
    )
        port map (
      I0 => \FSM_sequential_tx_state[0]_i_2_n_0\,
      I1 => \FSM_sequential_tx_state[2]_i_2_n_0\,
      I2 => time_out_2ms_reg_n_0,
      I3 => tx_state(1),
      I4 => tx_state(2),
      I5 => \FSM_sequential_tx_state[3]_i_6_n_0\,
      O => \tx_state__0\(0)
    );
\FSM_sequential_tx_state[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(3),
      O => \FSM_sequential_tx_state[0]_i_2_n_0\
    );
\FSM_sequential_tx_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000F0700"
    )
        port map (
      I0 => \FSM_sequential_tx_state[1]_i_2_n_0\,
      I1 => tx_state(2),
      I2 => tx_state(3),
      I3 => tx_state(0),
      I4 => tx_state(1),
      O => \tx_state__0\(1)
    );
\FSM_sequential_tx_state[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => time_tlock_max_reg_n_0,
      I2 => reset_time_out,
      O => \FSM_sequential_tx_state[1]_i_2_n_0\
    );
\FSM_sequential_tx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044104455555555"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(2),
      I2 => tx_state(1),
      I3 => tx_state(0),
      I4 => time_out_2ms_reg_n_0,
      I5 => \FSM_sequential_tx_state[2]_i_2_n_0\,
      O => \FSM_sequential_tx_state[2]_i_1_n_0\
    );
\FSM_sequential_tx_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF04FF"
    )
        port map (
      I0 => reset_time_out,
      I1 => time_tlock_max_reg_n_0,
      I2 => mmcm_lock_reclocked,
      I3 => tx_state(2),
      I4 => tx_state(1),
      O => \FSM_sequential_tx_state[2]_i_2_n_0\
    );
\FSM_sequential_tx_state[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      I1 => wait_time_cnt_reg(2),
      I2 => wait_time_cnt_reg(8),
      I3 => wait_time_cnt_reg(5),
      O => \FSM_sequential_tx_state[3]_i_10_n_0\
    );
\FSM_sequential_tx_state[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      I1 => wait_time_cnt_reg(9),
      I2 => wait_time_cnt_reg(14),
      I3 => wait_time_cnt_reg(11),
      O => \FSM_sequential_tx_state[3]_i_11_n_0\
    );
\FSM_sequential_tx_state[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      I1 => wait_time_cnt_reg(1),
      I2 => wait_time_cnt_reg(12),
      I3 => wait_time_cnt_reg(3),
      O => \FSM_sequential_tx_state[3]_i_12_n_0\
    );
\FSM_sequential_tx_state[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      I1 => wait_time_cnt_reg(0),
      I2 => wait_time_cnt_reg(6),
      I3 => wait_time_cnt_reg(4),
      O => \FSM_sequential_tx_state[3]_i_13_n_0\
    );
\FSM_sequential_tx_state[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_sequential_tx_state[3]_i_6_n_0\,
      I1 => time_out_wait_bypass_s3,
      I2 => tx_state(3),
      O => \tx_state__0\(3)
    );
\FSM_sequential_tx_state[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(1),
      O => \FSM_sequential_tx_state[3]_i_4_n_0\
    );
\FSM_sequential_tx_state[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \FSM_sequential_tx_state[3]_i_10_n_0\,
      I1 => \FSM_sequential_tx_state[3]_i_11_n_0\,
      I2 => \FSM_sequential_tx_state[3]_i_12_n_0\,
      I3 => \FSM_sequential_tx_state[3]_i_13_n_0\,
      O => \FSM_sequential_tx_state[3]_i_5_n_0\
    );
\FSM_sequential_tx_state[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D0000000"
    )
        port map (
      I0 => time_out_500us_reg_n_0,
      I1 => reset_time_out,
      I2 => tx_state(2),
      I3 => tx_state(1),
      I4 => tx_state(0),
      I5 => tx_state(3),
      O => \FSM_sequential_tx_state[3]_i_6_n_0\
    );
\FSM_sequential_tx_state[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset_time_out,
      I1 => time_tlock_max_reg_n_0,
      O => \FSM_sequential_tx_state[3]_i_8_n_0\
    );
\FSM_sequential_tx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_cplllock_n_1,
      D => \tx_state__0\(0),
      Q => tx_state(0),
      R => pma_reset
    );
\FSM_sequential_tx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_cplllock_n_1,
      D => \tx_state__0\(1),
      Q => tx_state(1),
      R => pma_reset
    );
\FSM_sequential_tx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_cplllock_n_1,
      D => \FSM_sequential_tx_state[2]_i_1_n_0\,
      Q => tx_state(2),
      R => pma_reset
    );
\FSM_sequential_tx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_cplllock_n_1,
      D => \tx_state__0\(3),
      Q => tx_state(3),
      R => pma_reset
    );
MMCM_RESET_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0010"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(3),
      I2 => tx_state(0),
      I3 => tx_state(1),
      I4 => \^mmcm_reset\,
      O => MMCM_RESET_i_1_n_0
    );
MMCM_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => MMCM_RESET_i_1_n_0,
      Q => \^mmcm_reset\,
      R => pma_reset
    );
TXUSERRDY_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0080"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => tx_state(3),
      I4 => \^gt0_txuserrdy_i\,
      O => TXUSERRDY_i_1_n_0
    );
TXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => TXUSERRDY_i_1_n_0,
      Q => \^gt0_txuserrdy_i\,
      R => pma_reset
    );
gttxreset_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0002"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(2),
      I2 => tx_state(1),
      I3 => tx_state(3),
      I4 => gt0_gttxreset_t,
      O => gttxreset_i_i_1_n_0
    );
gttxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gttxreset_i_i_1_n_0,
      Q => gt0_gttxreset_t,
      R => pma_reset
    );
gtxe2_i_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => gt0_gttxreset_t,
      I1 => \^data_in\,
      I2 => gtxe2_i,
      O => gt0_gttxreset_gt
    );
\init_wait_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => init_wait_count_reg(0),
      O => \init_wait_count[0]_i_1_n_0\
    );
\init_wait_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(1),
      I1 => init_wait_count_reg(0),
      O => \p_0_in__0\(1)
    );
\init_wait_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      O => \p_0_in__0\(2)
    );
\init_wait_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => init_wait_count_reg(3),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(1),
      I3 => init_wait_count_reg(2),
      O => \p_0_in__0\(3)
    );
\init_wait_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(2),
      I2 => init_wait_count_reg(1),
      I3 => init_wait_count_reg(0),
      I4 => init_wait_count_reg(3),
      O => \p_0_in__0\(4)
    );
\init_wait_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => init_wait_count_reg(3),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(1),
      I3 => init_wait_count_reg(2),
      I4 => init_wait_count_reg(4),
      I5 => init_wait_count_reg(5),
      O => \p_0_in__0\(5)
    );
\init_wait_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(6),
      I1 => \init_wait_count[7]_i_4_n_0\,
      O => \p_0_in__0\(6)
    );
\init_wait_count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \init_wait_count[7]_i_3_n_0\,
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(6),
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(3),
      O => init_wait_count
    );
\init_wait_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => init_wait_count_reg(7),
      I1 => \init_wait_count[7]_i_4_n_0\,
      I2 => init_wait_count_reg(6),
      O => \p_0_in__0\(7)
    );
\init_wait_count[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => init_wait_count_reg(1),
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(4),
      O => \init_wait_count[7]_i_3_n_0\
    );
\init_wait_count[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => init_wait_count_reg(5),
      I1 => init_wait_count_reg(4),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(1),
      I4 => init_wait_count_reg(0),
      I5 => init_wait_count_reg(3),
      O => \init_wait_count[7]_i_4_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \init_wait_count[0]_i_1_n_0\,
      Q => init_wait_count_reg(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \p_0_in__0\(1),
      Q => init_wait_count_reg(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \p_0_in__0\(2),
      Q => init_wait_count_reg(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \p_0_in__0\(3),
      Q => init_wait_count_reg(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \p_0_in__0\(4),
      Q => init_wait_count_reg(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \p_0_in__0\(5),
      Q => init_wait_count_reg(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \p_0_in__0\(6),
      Q => init_wait_count_reg(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \p_0_in__0\(7),
      Q => init_wait_count_reg(7)
    );
init_wait_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \init_wait_count[7]_i_3_n_0\,
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(6),
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(3),
      I5 => init_wait_done_reg_n_0,
      O => init_wait_done_i_1_n_0
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      CLR => pma_reset,
      D => init_wait_done_i_1_n_0,
      Q => init_wait_done_reg_n_0
    );
\mmcm_lock_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      O => \p_0_in__1\(0)
    );
\mmcm_lock_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      I1 => mmcm_lock_count_reg(1),
      O => \p_0_in__1\(1)
    );
\mmcm_lock_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      O => \p_0_in__1\(2)
    );
\mmcm_lock_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(1),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(2),
      O => \p_0_in__1\(3)
    );
\mmcm_lock_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(4),
      I1 => mmcm_lock_count_reg(2),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(1),
      I4 => mmcm_lock_count_reg(3),
      O => \p_0_in__1\(4)
    );
\mmcm_lock_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(1),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(2),
      I4 => mmcm_lock_count_reg(4),
      I5 => mmcm_lock_count_reg(5),
      O => \p_0_in__1\(5)
    );
\mmcm_lock_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => mmcm_lock_reclocked_i_2_n_0,
      O => \p_0_in__1\(6)
    );
\mmcm_lock_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => mmcm_lock_reclocked_i_2_n_0,
      I2 => mmcm_lock_count_reg(7),
      O => \mmcm_lock_count[7]_i_2_n_0\
    );
\mmcm_lock_count[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(7),
      I1 => mmcm_lock_reclocked_i_2_n_0,
      I2 => mmcm_lock_count_reg(6),
      O => \p_0_in__1\(7)
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__1\(0),
      Q => mmcm_lock_count_reg(0),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__1\(1),
      Q => mmcm_lock_count_reg(1),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__1\(2),
      Q => mmcm_lock_count_reg(2),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__1\(3),
      Q => mmcm_lock_count_reg(3),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__1\(4),
      Q => mmcm_lock_count_reg(4),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__1\(5),
      Q => mmcm_lock_count_reg(5),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__1\(6),
      Q => mmcm_lock_count_reg(6),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__1\(7),
      Q => mmcm_lock_count_reg(7),
      R => sync_mmcm_lock_reclocked_n_0
    );
mmcm_lock_reclocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA0000"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => mmcm_lock_count_reg(7),
      I2 => mmcm_lock_reclocked_i_2_n_0,
      I3 => mmcm_lock_count_reg(6),
      I4 => mmcm_lock_i,
      O => mmcm_lock_reclocked_i_1_n_0
    );
mmcm_lock_reclocked_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => mmcm_lock_count_reg(5),
      I1 => mmcm_lock_count_reg(4),
      I2 => mmcm_lock_count_reg(2),
      I3 => mmcm_lock_count_reg(0),
      I4 => mmcm_lock_count_reg(1),
      I5 => mmcm_lock_count_reg(3),
      O => mmcm_lock_reclocked_i_2_n_0
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => mmcm_lock_reclocked_i_1_n_0,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
pll_reset_asserted_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF3F00000020"
    )
        port map (
      I0 => CPLL_RESET0,
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => tx_state(3),
      I4 => tx_state(2),
      I5 => pll_reset_asserted_reg_n_0,
      O => pll_reset_asserted_i_1_n_0
    );
pll_reset_asserted_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => refclk_stable_reg_n_0,
      I1 => gt0_cpllrefclklost_i,
      I2 => pll_reset_asserted_reg_n_0,
      O => CPLL_RESET0
    );
pll_reset_asserted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => pll_reset_asserted_i_1_n_0,
      Q => pll_reset_asserted_reg_n_0,
      R => pma_reset
    );
\refclk_stable_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \refclk_stable_count[0]_i_3_n_0\,
      I1 => refclk_stable_count_reg(3),
      I2 => refclk_stable_count_reg(13),
      I3 => refclk_stable_count_reg(11),
      I4 => refclk_stable_count_reg(18),
      I5 => \refclk_stable_count[0]_i_4_n_0\,
      O => refclk_stable_count
    );
\refclk_stable_count[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => refclk_stable_count_reg(2),
      I1 => refclk_stable_count_reg(17),
      I2 => refclk_stable_count_reg(12),
      I3 => refclk_stable_count_reg(16),
      I4 => \refclk_stable_count[0]_i_6_n_0\,
      I5 => \refclk_stable_count[0]_i_7_n_0\,
      O => \refclk_stable_count[0]_i_3_n_0\
    );
\refclk_stable_count[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => refclk_stable_count_reg(19),
      I1 => refclk_stable_count_reg(4),
      I2 => refclk_stable_count_reg(15),
      I3 => refclk_stable_count_reg(0),
      O => \refclk_stable_count[0]_i_4_n_0\
    );
\refclk_stable_count[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => refclk_stable_count_reg(0),
      O => \refclk_stable_count[0]_i_5_n_0\
    );
\refclk_stable_count[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => refclk_stable_count_reg(9),
      I1 => refclk_stable_count_reg(10),
      I2 => refclk_stable_count_reg(8),
      I3 => refclk_stable_count_reg(6),
      O => \refclk_stable_count[0]_i_6_n_0\
    );
\refclk_stable_count[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => refclk_stable_count_reg(7),
      I1 => refclk_stable_count_reg(5),
      I2 => refclk_stable_count_reg(14),
      I3 => refclk_stable_count_reg(1),
      O => \refclk_stable_count[0]_i_7_n_0\
    );
\refclk_stable_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[0]_i_2_n_7\,
      Q => refclk_stable_count_reg(0),
      R => '0'
    );
\refclk_stable_count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \refclk_stable_count_reg[0]_i_2_n_0\,
      CO(2) => \refclk_stable_count_reg[0]_i_2_n_1\,
      CO(1) => \refclk_stable_count_reg[0]_i_2_n_2\,
      CO(0) => \refclk_stable_count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \refclk_stable_count_reg[0]_i_2_n_4\,
      O(2) => \refclk_stable_count_reg[0]_i_2_n_5\,
      O(1) => \refclk_stable_count_reg[0]_i_2_n_6\,
      O(0) => \refclk_stable_count_reg[0]_i_2_n_7\,
      S(3 downto 1) => refclk_stable_count_reg(3 downto 1),
      S(0) => \refclk_stable_count[0]_i_5_n_0\
    );
\refclk_stable_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[8]_i_1_n_5\,
      Q => refclk_stable_count_reg(10),
      R => '0'
    );
\refclk_stable_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[8]_i_1_n_4\,
      Q => refclk_stable_count_reg(11),
      R => '0'
    );
\refclk_stable_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[12]_i_1_n_7\,
      Q => refclk_stable_count_reg(12),
      R => '0'
    );
\refclk_stable_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \refclk_stable_count_reg[8]_i_1_n_0\,
      CO(3) => \refclk_stable_count_reg[12]_i_1_n_0\,
      CO(2) => \refclk_stable_count_reg[12]_i_1_n_1\,
      CO(1) => \refclk_stable_count_reg[12]_i_1_n_2\,
      CO(0) => \refclk_stable_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \refclk_stable_count_reg[12]_i_1_n_4\,
      O(2) => \refclk_stable_count_reg[12]_i_1_n_5\,
      O(1) => \refclk_stable_count_reg[12]_i_1_n_6\,
      O(0) => \refclk_stable_count_reg[12]_i_1_n_7\,
      S(3 downto 0) => refclk_stable_count_reg(15 downto 12)
    );
\refclk_stable_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[12]_i_1_n_6\,
      Q => refclk_stable_count_reg(13),
      R => '0'
    );
\refclk_stable_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[12]_i_1_n_5\,
      Q => refclk_stable_count_reg(14),
      R => '0'
    );
\refclk_stable_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[12]_i_1_n_4\,
      Q => refclk_stable_count_reg(15),
      R => '0'
    );
\refclk_stable_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[16]_i_1_n_7\,
      Q => refclk_stable_count_reg(16),
      R => '0'
    );
\refclk_stable_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \refclk_stable_count_reg[12]_i_1_n_0\,
      CO(3) => \NLW_refclk_stable_count_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \refclk_stable_count_reg[16]_i_1_n_1\,
      CO(1) => \refclk_stable_count_reg[16]_i_1_n_2\,
      CO(0) => \refclk_stable_count_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \refclk_stable_count_reg[16]_i_1_n_4\,
      O(2) => \refclk_stable_count_reg[16]_i_1_n_5\,
      O(1) => \refclk_stable_count_reg[16]_i_1_n_6\,
      O(0) => \refclk_stable_count_reg[16]_i_1_n_7\,
      S(3 downto 0) => refclk_stable_count_reg(19 downto 16)
    );
\refclk_stable_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[16]_i_1_n_6\,
      Q => refclk_stable_count_reg(17),
      R => '0'
    );
\refclk_stable_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[16]_i_1_n_5\,
      Q => refclk_stable_count_reg(18),
      R => '0'
    );
\refclk_stable_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[16]_i_1_n_4\,
      Q => refclk_stable_count_reg(19),
      R => '0'
    );
\refclk_stable_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[0]_i_2_n_6\,
      Q => refclk_stable_count_reg(1),
      R => '0'
    );
\refclk_stable_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[0]_i_2_n_5\,
      Q => refclk_stable_count_reg(2),
      R => '0'
    );
\refclk_stable_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[0]_i_2_n_4\,
      Q => refclk_stable_count_reg(3),
      R => '0'
    );
\refclk_stable_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[4]_i_1_n_7\,
      Q => refclk_stable_count_reg(4),
      R => '0'
    );
\refclk_stable_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \refclk_stable_count_reg[0]_i_2_n_0\,
      CO(3) => \refclk_stable_count_reg[4]_i_1_n_0\,
      CO(2) => \refclk_stable_count_reg[4]_i_1_n_1\,
      CO(1) => \refclk_stable_count_reg[4]_i_1_n_2\,
      CO(0) => \refclk_stable_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \refclk_stable_count_reg[4]_i_1_n_4\,
      O(2) => \refclk_stable_count_reg[4]_i_1_n_5\,
      O(1) => \refclk_stable_count_reg[4]_i_1_n_6\,
      O(0) => \refclk_stable_count_reg[4]_i_1_n_7\,
      S(3 downto 0) => refclk_stable_count_reg(7 downto 4)
    );
\refclk_stable_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[4]_i_1_n_6\,
      Q => refclk_stable_count_reg(5),
      R => '0'
    );
\refclk_stable_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[4]_i_1_n_5\,
      Q => refclk_stable_count_reg(6),
      R => '0'
    );
\refclk_stable_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[4]_i_1_n_4\,
      Q => refclk_stable_count_reg(7),
      R => '0'
    );
\refclk_stable_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[8]_i_1_n_7\,
      Q => refclk_stable_count_reg(8),
      R => '0'
    );
\refclk_stable_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \refclk_stable_count_reg[4]_i_1_n_0\,
      CO(3) => \refclk_stable_count_reg[8]_i_1_n_0\,
      CO(2) => \refclk_stable_count_reg[8]_i_1_n_1\,
      CO(1) => \refclk_stable_count_reg[8]_i_1_n_2\,
      CO(0) => \refclk_stable_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \refclk_stable_count_reg[8]_i_1_n_4\,
      O(2) => \refclk_stable_count_reg[8]_i_1_n_5\,
      O(1) => \refclk_stable_count_reg[8]_i_1_n_6\,
      O(0) => \refclk_stable_count_reg[8]_i_1_n_7\,
      S(3 downto 0) => refclk_stable_count_reg(11 downto 8)
    );
\refclk_stable_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[8]_i_1_n_6\,
      Q => refclk_stable_count_reg(9),
      R => '0'
    );
refclk_stable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \refclk_stable_count[0]_i_4_n_0\,
      I1 => refclk_stable_count_reg(18),
      I2 => refclk_stable_count_reg(11),
      I3 => refclk_stable_count_reg(13),
      I4 => refclk_stable_count_reg(3),
      I5 => \refclk_stable_count[0]_i_3_n_0\,
      O => refclk_stable_i_1_n_0
    );
refclk_stable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => refclk_stable_i_1_n_0,
      Q => refclk_stable_reg_n_0,
      R => '0'
    );
reset_time_out_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B833"
    )
        port map (
      I0 => txresetdone_s3,
      I1 => tx_state(1),
      I2 => mmcm_lock_reclocked,
      I3 => tx_state(2),
      O => reset_time_out_i_3_n_0
    );
reset_time_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => sync_cplllock_n_0,
      Q => reset_time_out,
      R => pma_reset
    );
run_phase_alignment_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0100"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      I2 => tx_state(0),
      I3 => tx_state(3),
      I4 => run_phase_alignment_int_reg_n_0,
      O => run_phase_alignment_int_i_1_n_0
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => run_phase_alignment_int_i_1_n_0,
      Q => run_phase_alignment_int_reg_n_0,
      R => pma_reset
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => run_phase_alignment_int_s2,
      Q => run_phase_alignment_int_s3,
      R => '0'
    );
sync_TXRESETDONE: entity work.eth_sgmii_sync_block_18
     port map (
      data_out => txresetdone_s2,
      data_sync_reg1_0 => data_sync_reg1,
      independent_clock_bufg => independent_clock_bufg
    );
sync_cplllock: entity work.eth_sgmii_sync_block_19
     port map (
      E(0) => sync_cplllock_n_1,
      \FSM_sequential_tx_state[3]_i_3_0\ => pll_reset_asserted_reg_n_0,
      \FSM_sequential_tx_state[3]_i_3_1\ => refclk_stable_reg_n_0,
      \FSM_sequential_tx_state[3]_i_3_2\ => time_out_500us_reg_n_0,
      \FSM_sequential_tx_state[3]_i_3_3\ => time_out_2ms_reg_n_0,
      \FSM_sequential_tx_state_reg[0]\ => init_wait_done_reg_n_0,
      \FSM_sequential_tx_state_reg[0]_0\ => \FSM_sequential_tx_state[3]_i_4_n_0\,
      \FSM_sequential_tx_state_reg[0]_1\ => \FSM_sequential_tx_state[3]_i_5_n_0\,
      \FSM_sequential_tx_state_reg[0]_2\ => \FSM_sequential_tx_state[3]_i_8_n_0\,
      \FSM_sequential_tx_state_reg[3]\ => sync_cplllock_n_0,
      Q(3 downto 0) => tx_state(3 downto 0),
      cplllock => cplllock,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      reset_time_out => reset_time_out,
      reset_time_out_reg => reset_time_out_i_3_n_0,
      txresetdone_s3 => txresetdone_s3
    );
sync_mmcm_lock_reclocked: entity work.eth_sgmii_sync_block_20
     port map (
      SR(0) => sync_mmcm_lock_reclocked_n_0,
      data_out => mmcm_lock_i,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_locked => mmcm_locked
    );
sync_run_phase_alignment_int: entity work.eth_sgmii_sync_block_21
     port map (
      data_in => run_phase_alignment_int_reg_n_0,
      data_out => run_phase_alignment_int_s2,
      userclk => userclk
    );
sync_time_out_wait_bypass: entity work.eth_sgmii_sync_block_22
     port map (
      data_in => time_out_wait_bypass_reg_n_0,
      data_out => time_out_wait_bypass_s2,
      independent_clock_bufg => independent_clock_bufg
    );
sync_tx_fsm_reset_done_int: entity work.eth_sgmii_sync_block_23
     port map (
      data_in => \^data_in\,
      data_out => tx_fsm_reset_done_int_s2,
      userclk => userclk
    );
time_out_2ms_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => time_out_2ms,
      I2 => reset_time_out,
      O => time_out_2ms_i_1_n_0
    );
\time_out_2ms_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => time_out_2ms_i_3_n_0,
      I1 => time_out_2ms_i_4_n_0,
      I2 => time_out_500us_i_3_n_0,
      I3 => \time_out_2ms_i_5__0_n_0\,
      I4 => time_out_500us_i_4_n_0,
      O => time_out_2ms
    );
time_out_2ms_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(2),
      I2 => time_out_counter_reg(0),
      O => time_out_2ms_i_3_n_0
    );
time_out_2ms_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(3),
      I2 => time_out_counter_reg(11),
      I3 => time_out_counter_reg(18),
      O => time_out_2ms_i_4_n_0
    );
\time_out_2ms_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(5),
      I3 => time_out_counter_reg(9),
      I4 => time_out_counter_reg(4),
      I5 => time_out_counter_reg(10),
      O => \time_out_2ms_i_5__0_n_0\
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_2ms_i_1_n_0,
      Q => time_out_2ms_reg_n_0,
      R => '0'
    );
time_out_500us_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAABAAA"
    )
        port map (
      I0 => time_out_500us_reg_n_0,
      I1 => time_out_500us_i_2_n_0,
      I2 => time_out_500us_i_3_n_0,
      I3 => time_tlock_max_i_2_n_0,
      I4 => time_out_500us_i_4_n_0,
      I5 => reset_time_out,
      O => time_out_500us_i_1_n_0
    );
time_out_500us_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(15),
      I2 => time_out_counter_reg(17),
      I3 => time_out_counter_reg(18),
      I4 => time_out_counter_reg(11),
      I5 => time_out_500us_i_5_n_0,
      O => time_out_500us_i_2_n_0
    );
time_out_500us_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(14),
      O => time_out_500us_i_3_n_0
    );
time_out_500us_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(7),
      I4 => time_out_counter_reg(6),
      O => time_out_500us_i_4_n_0
    );
time_out_500us_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => time_out_counter_reg(10),
      I1 => time_out_counter_reg(9),
      O => time_out_500us_i_5_n_0
    );
time_out_500us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_500us_i_1_n_0,
      Q => time_out_500us_reg_n_0,
      R => '0'
    );
\time_out_counter[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_2ms,
      O => time_out_counter
    );
\time_out_counter[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_3_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_7\,
      Q => time_out_counter_reg(0),
      R => reset_time_out
    );
\time_out_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2_n_7\,
      S(3 downto 1) => time_out_counter_reg(3 downto 1),
      S(0) => \time_out_counter[0]_i_3_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_5\,
      Q => time_out_counter_reg(10),
      R => reset_time_out
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_4\,
      Q => time_out_counter_reg(11),
      R => reset_time_out
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_7\,
      Q => time_out_counter_reg(12),
      R => reset_time_out
    );
\time_out_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(15 downto 12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_6\,
      Q => time_out_counter_reg(13),
      R => reset_time_out
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_5\,
      Q => time_out_counter_reg(14),
      R => reset_time_out
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_4\,
      Q => time_out_counter_reg(15),
      R => reset_time_out
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_7\,
      Q => time_out_counter_reg(16),
      R => reset_time_out
    );
\time_out_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1_n_0\,
      CO(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \time_out_counter_reg[16]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\(3),
      O(2) => \time_out_counter_reg[16]_i_1_n_5\,
      O(1) => \time_out_counter_reg[16]_i_1_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => time_out_counter_reg(18 downto 16)
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_6\,
      Q => time_out_counter_reg(17),
      R => reset_time_out
    );
\time_out_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_5\,
      Q => time_out_counter_reg(18),
      R => reset_time_out
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_6\,
      Q => time_out_counter_reg(1),
      R => reset_time_out
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_5\,
      Q => time_out_counter_reg(2),
      R => reset_time_out
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_4\,
      Q => time_out_counter_reg(3),
      R => reset_time_out
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_7\,
      Q => time_out_counter_reg(4),
      R => reset_time_out
    );
\time_out_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(7 downto 4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_6\,
      Q => time_out_counter_reg(5),
      R => reset_time_out
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_5\,
      Q => time_out_counter_reg(6),
      R => reset_time_out
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_4\,
      Q => time_out_counter_reg(7),
      R => reset_time_out
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_7\,
      Q => time_out_counter_reg(8),
      R => reset_time_out
    );
\time_out_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(11 downto 8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_6\,
      Q => time_out_counter_reg(9),
      R => reset_time_out
    );
time_out_wait_bypass_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => time_out_wait_bypass_reg_n_0,
      I1 => time_out_wait_bypass_i_2_n_0,
      I2 => tx_fsm_reset_done_int_s3,
      I3 => run_phase_alignment_int_s3,
      O => time_out_wait_bypass_i_1_n_0
    );
time_out_wait_bypass_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_wait_bypass_i_3_n_0,
      I1 => time_out_wait_bypass_i_4_n_0,
      I2 => time_out_wait_bypass_i_5_n_0,
      I3 => time_out_wait_bypass_i_6_n_0,
      O => time_out_wait_bypass_i_2_n_0
    );
time_out_wait_bypass_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => wait_bypass_count_reg(4),
      I1 => wait_bypass_count_reg(3),
      I2 => wait_bypass_count_reg(6),
      I3 => wait_bypass_count_reg(5),
      O => time_out_wait_bypass_i_3_n_0
    );
time_out_wait_bypass_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      I1 => wait_bypass_count_reg(15),
      I2 => wait_bypass_count_reg(16),
      I3 => wait_bypass_count_reg(2),
      I4 => wait_bypass_count_reg(1),
      O => time_out_wait_bypass_i_4_n_0
    );
time_out_wait_bypass_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => wait_bypass_count_reg(12),
      I1 => wait_bypass_count_reg(11),
      I2 => wait_bypass_count_reg(14),
      I3 => wait_bypass_count_reg(13),
      O => time_out_wait_bypass_i_5_n_0
    );
time_out_wait_bypass_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => wait_bypass_count_reg(7),
      I1 => wait_bypass_count_reg(8),
      I2 => wait_bypass_count_reg(9),
      I3 => wait_bypass_count_reg(10),
      O => time_out_wait_bypass_i_6_n_0
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => time_out_wait_bypass_i_1_n_0,
      Q => time_out_wait_bypass_reg_n_0,
      R => '0'
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_wait_bypass_s2,
      Q => time_out_wait_bypass_s3,
      R => '0'
    );
time_tlock_max_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAE"
    )
        port map (
      I0 => time_tlock_max_reg_n_0,
      I1 => time_tlock_max_i_2_n_0,
      I2 => \time_tlock_max_i_3__0_n_0\,
      I3 => \time_tlock_max_i_4__0_n_0\,
      I4 => \time_tlock_max_i_5__0_n_0\,
      I5 => reset_time_out,
      O => time_tlock_max_i_1_n_0
    );
time_tlock_max_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => time_out_counter_reg(0),
      I1 => time_out_counter_reg(2),
      I2 => time_out_counter_reg(1),
      I3 => time_out_counter_reg(4),
      I4 => time_out_counter_reg(5),
      I5 => time_out_counter_reg(3),
      O => time_tlock_max_i_2_n_0
    );
\time_tlock_max_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => time_out_counter_reg(18),
      I1 => time_out_counter_reg(12),
      I2 => time_out_counter_reg(17),
      O => \time_tlock_max_i_3__0_n_0\
    );
\time_tlock_max_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(6),
      I2 => time_out_counter_reg(11),
      I3 => time_out_counter_reg(7),
      O => \time_tlock_max_i_4__0_n_0\
    );
\time_tlock_max_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(10),
      I3 => time_out_counter_reg(9),
      I4 => time_out_counter_reg(13),
      I5 => time_out_counter_reg(8),
      O => \time_tlock_max_i_5__0_n_0\
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_tlock_max_i_1_n_0,
      Q => time_tlock_max_reg_n_0,
      R => '0'
    );
tx_fsm_reset_done_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0200"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(1),
      I2 => tx_state(2),
      I3 => tx_state(3),
      I4 => \^data_in\,
      O => tx_fsm_reset_done_int_i_1_n_0
    );
tx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => tx_fsm_reset_done_int_i_1_n_0,
      Q => \^data_in\,
      R => pma_reset
    );
tx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => tx_fsm_reset_done_int_s2,
      Q => tx_fsm_reset_done_int_s3,
      R => '0'
    );
txresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => txresetdone_s2,
      Q => txresetdone_s3,
      R => '0'
    );
\wait_bypass_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => run_phase_alignment_int_s3,
      O => clear
    );
\wait_bypass_count[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_wait_bypass_i_2_n_0,
      I1 => tx_fsm_reset_done_int_s3,
      O => \wait_bypass_count[0]_i_2_n_0\
    );
\wait_bypass_count[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      O => \wait_bypass_count[0]_i_4_n_0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_7\,
      Q => wait_bypass_count_reg(0),
      R => clear
    );
\wait_bypass_count_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_bypass_count_reg[0]_i_3_n_0\,
      CO(2) => \wait_bypass_count_reg[0]_i_3_n_1\,
      CO(1) => \wait_bypass_count_reg[0]_i_3_n_2\,
      CO(0) => \wait_bypass_count_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wait_bypass_count_reg[0]_i_3_n_4\,
      O(2) => \wait_bypass_count_reg[0]_i_3_n_5\,
      O(1) => \wait_bypass_count_reg[0]_i_3_n_6\,
      O(0) => \wait_bypass_count_reg[0]_i_3_n_7\,
      S(3 downto 1) => wait_bypass_count_reg(3 downto 1),
      S(0) => \wait_bypass_count[0]_i_4_n_0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_5\,
      Q => wait_bypass_count_reg(10),
      R => clear
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_4\,
      Q => wait_bypass_count_reg(11),
      R => clear
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_7\,
      Q => wait_bypass_count_reg(12),
      R => clear
    );
\wait_bypass_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[8]_i_1_n_0\,
      CO(3) => \wait_bypass_count_reg[12]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[12]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[12]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[12]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[12]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[12]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[12]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(15 downto 12)
    );
\wait_bypass_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_6\,
      Q => wait_bypass_count_reg(13),
      R => clear
    );
\wait_bypass_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_5\,
      Q => wait_bypass_count_reg(14),
      R => clear
    );
\wait_bypass_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_4\,
      Q => wait_bypass_count_reg(15),
      R => clear
    );
\wait_bypass_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[16]_i_1_n_7\,
      Q => wait_bypass_count_reg(16),
      R => clear
    );
\wait_bypass_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[12]_i_1_n_0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \wait_bypass_count_reg[16]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => wait_bypass_count_reg(16)
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_6\,
      Q => wait_bypass_count_reg(1),
      R => clear
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_5\,
      Q => wait_bypass_count_reg(2),
      R => clear
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_4\,
      Q => wait_bypass_count_reg(3),
      R => clear
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_7\,
      Q => wait_bypass_count_reg(4),
      R => clear
    );
\wait_bypass_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[0]_i_3_n_0\,
      CO(3) => \wait_bypass_count_reg[4]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[4]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[4]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[4]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[4]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[4]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[4]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(7 downto 4)
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_6\,
      Q => wait_bypass_count_reg(5),
      R => clear
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_5\,
      Q => wait_bypass_count_reg(6),
      R => clear
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_4\,
      Q => wait_bypass_count_reg(7),
      R => clear
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_7\,
      Q => wait_bypass_count_reg(8),
      R => clear
    );
\wait_bypass_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[4]_i_1_n_0\,
      CO(3) => \wait_bypass_count_reg[8]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[8]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[8]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[8]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[8]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[8]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[8]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(11 downto 8)
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_6\,
      Q => wait_bypass_count_reg(9),
      R => clear
    );
\wait_time_cnt[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(1),
      I3 => tx_state(2),
      O => wait_time_cnt0
    );
\wait_time_cnt[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FSM_sequential_tx_state[3]_i_5_n_0\,
      O => sel
    );
\wait_time_cnt[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_4_n_0\
    );
\wait_time_cnt[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_5_n_0\
    );
\wait_time_cnt[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_6_n_0\
    );
\wait_time_cnt[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_7_n_0\
    );
\wait_time_cnt[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      O => \wait_time_cnt[12]_i_2_n_0\
    );
\wait_time_cnt[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      O => \wait_time_cnt[12]_i_3_n_0\
    );
\wait_time_cnt[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[12]_i_4_n_0\
    );
\wait_time_cnt[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[12]_i_5_n_0\
    );
\wait_time_cnt[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      O => \wait_time_cnt[4]_i_2_n_0\
    );
\wait_time_cnt[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[4]_i_3_n_0\
    );
\wait_time_cnt[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[4]_i_4_n_0\
    );
\wait_time_cnt[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_5_n_0\
    );
\wait_time_cnt[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[8]_i_2_n_0\
    );
\wait_time_cnt[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[8]_i_3_n_0\
    );
\wait_time_cnt[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[8]_i_4_n_0\
    );
\wait_time_cnt[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      O => \wait_time_cnt[8]_i_5_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_7\,
      Q => wait_time_cnt_reg(0),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_time_cnt_reg[0]_i_3_n_0\,
      CO(2) => \wait_time_cnt_reg[0]_i_3_n_1\,
      CO(1) => \wait_time_cnt_reg[0]_i_3_n_2\,
      CO(0) => \wait_time_cnt_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[0]_i_3_n_4\,
      O(2) => \wait_time_cnt_reg[0]_i_3_n_5\,
      O(1) => \wait_time_cnt_reg[0]_i_3_n_6\,
      O(0) => \wait_time_cnt_reg[0]_i_3_n_7\,
      S(3) => \wait_time_cnt[0]_i_4_n_0\,
      S(2) => \wait_time_cnt[0]_i_5_n_0\,
      S(1) => \wait_time_cnt[0]_i_6_n_0\,
      S(0) => \wait_time_cnt[0]_i_7_n_0\
    );
\wait_time_cnt_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_5\,
      Q => wait_time_cnt_reg(10),
      S => wait_time_cnt0
    );
\wait_time_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_4\,
      Q => wait_time_cnt_reg(11),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_7\,
      Q => wait_time_cnt_reg(12),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[8]_i_1_n_0\,
      CO(3) => \NLW_wait_time_cnt_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \wait_time_cnt_reg[12]_i_1_n_1\,
      CO(1) => \wait_time_cnt_reg[12]_i_1_n_2\,
      CO(0) => \wait_time_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \wait_time_cnt_reg[12]_i_1_n_4\,
      O(2) => \wait_time_cnt_reg[12]_i_1_n_5\,
      O(1) => \wait_time_cnt_reg[12]_i_1_n_6\,
      O(0) => \wait_time_cnt_reg[12]_i_1_n_7\,
      S(3) => \wait_time_cnt[12]_i_2_n_0\,
      S(2) => \wait_time_cnt[12]_i_3_n_0\,
      S(1) => \wait_time_cnt[12]_i_4_n_0\,
      S(0) => \wait_time_cnt[12]_i_5_n_0\
    );
\wait_time_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_6\,
      Q => wait_time_cnt_reg(13),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_5\,
      Q => wait_time_cnt_reg(14),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_4\,
      Q => wait_time_cnt_reg(15),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_6\,
      Q => wait_time_cnt_reg(1),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_5\,
      Q => wait_time_cnt_reg(2),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_4\,
      Q => wait_time_cnt_reg(3),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_7\,
      Q => wait_time_cnt_reg(4),
      S => wait_time_cnt0
    );
\wait_time_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[0]_i_3_n_0\,
      CO(3) => \wait_time_cnt_reg[4]_i_1_n_0\,
      CO(2) => \wait_time_cnt_reg[4]_i_1_n_1\,
      CO(1) => \wait_time_cnt_reg[4]_i_1_n_2\,
      CO(0) => \wait_time_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[4]_i_1_n_4\,
      O(2) => \wait_time_cnt_reg[4]_i_1_n_5\,
      O(1) => \wait_time_cnt_reg[4]_i_1_n_6\,
      O(0) => \wait_time_cnt_reg[4]_i_1_n_7\,
      S(3) => \wait_time_cnt[4]_i_2_n_0\,
      S(2) => \wait_time_cnt[4]_i_3_n_0\,
      S(1) => \wait_time_cnt[4]_i_4_n_0\,
      S(0) => \wait_time_cnt[4]_i_5_n_0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_6\,
      Q => wait_time_cnt_reg(5),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_5\,
      Q => wait_time_cnt_reg(6),
      S => wait_time_cnt0
    );
\wait_time_cnt_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_4\,
      Q => wait_time_cnt_reg(7),
      S => wait_time_cnt0
    );
\wait_time_cnt_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_7\,
      Q => wait_time_cnt_reg(8),
      S => wait_time_cnt0
    );
\wait_time_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[4]_i_1_n_0\,
      CO(3) => \wait_time_cnt_reg[8]_i_1_n_0\,
      CO(2) => \wait_time_cnt_reg[8]_i_1_n_1\,
      CO(1) => \wait_time_cnt_reg[8]_i_1_n_2\,
      CO(0) => \wait_time_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[8]_i_1_n_4\,
      O(2) => \wait_time_cnt_reg[8]_i_1_n_5\,
      O(1) => \wait_time_cnt_reg[8]_i_1_n_6\,
      O(0) => \wait_time_cnt_reg[8]_i_1_n_7\,
      S(3) => \wait_time_cnt[8]_i_2_n_0\,
      S(2) => \wait_time_cnt[8]_i_3_n_0\,
      S(1) => \wait_time_cnt[8]_i_4_n_0\,
      S(0) => \wait_time_cnt[8]_i_5_n_0\
    );
\wait_time_cnt_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_6\,
      Q => wait_time_cnt_reg(9),
      S => wait_time_cnt0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_clk_gen is
  port (
    sgmii_clk_r : out STD_LOGIC;
    sgmii_clk_en_reg_0 : out STD_LOGIC;
    sgmii_clk_f : out STD_LOGIC;
    userclk2 : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    data_out : in STD_LOGIC;
    speed_is_10_100_fall_reg_0 : in STD_LOGIC
  );
end eth_sgmii_clk_gen;

architecture STRUCTURE of eth_sgmii_clk_gen is
  signal clk12_5 : STD_LOGIC;
  signal clk12_5_reg : STD_LOGIC;
  signal clk1_25 : STD_LOGIC;
  signal clk1_25_reg : STD_LOGIC;
  signal clk_div1_n_3 : STD_LOGIC;
  signal clk_en_12_5_fall : STD_LOGIC;
  signal clk_en_12_5_fall0 : STD_LOGIC;
  signal clk_en_12_5_rise : STD_LOGIC;
  signal clk_en_12_5_rise0 : STD_LOGIC;
  signal clk_en_1_25_fall : STD_LOGIC;
  signal clk_en_1_25_fall0 : STD_LOGIC;
  signal reset_fall : STD_LOGIC;
  signal sgmii_clk_en_i_1_n_0 : STD_LOGIC;
  signal sgmii_clk_r0_out : STD_LOGIC;
  signal speed_is_100_fall : STD_LOGIC;
  signal speed_is_10_100_fall : STD_LOGIC;
begin
clk12_5_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk12_5,
      Q => clk12_5_reg,
      R => reset_out
    );
clk1_25_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk1_25,
      Q => clk1_25_reg,
      R => reset_out
    );
clk_div1: entity work.eth_sgmii_johnson_cntr
     port map (
      clk12_5 => clk12_5,
      clk12_5_reg => clk12_5_reg,
      clk1_25 => clk1_25,
      clk_en_12_5_fall0 => clk_en_12_5_fall0,
      clk_en_12_5_rise0 => clk_en_12_5_rise0,
      reset_fall => reset_fall,
      reset_out => reset_out,
      speed_is_100_fall => speed_is_100_fall,
      speed_is_10_100_fall => speed_is_10_100_fall,
      speed_is_10_100_fall_reg => clk_div1_n_3,
      userclk2 => userclk2
    );
clk_div2: entity work.eth_sgmii_johnson_cntr_34
     port map (
      clk12_5 => clk12_5,
      clk1_25 => clk1_25,
      clk1_25_reg => clk1_25_reg,
      clk_en_12_5_rise => clk_en_12_5_rise,
      clk_en_1_25_fall0 => clk_en_1_25_fall0,
      data_out => data_out,
      reset_out => reset_out,
      sgmii_clk_r0_out => sgmii_clk_r0_out,
      sgmii_clk_r_reg => speed_is_10_100_fall_reg_0,
      userclk2 => userclk2
    );
clk_en_12_5_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_en_12_5_fall0,
      Q => clk_en_12_5_fall,
      R => reset_out
    );
clk_en_12_5_rise_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_en_12_5_rise0,
      Q => clk_en_12_5_rise,
      R => reset_out
    );
clk_en_1_25_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_en_1_25_fall0,
      Q => clk_en_1_25_fall,
      R => reset_out
    );
reset_fall_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_out,
      Q => reset_fall,
      R => '0'
    );
sgmii_clk_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => clk_en_1_25_fall,
      I1 => data_out,
      I2 => clk_en_12_5_fall,
      I3 => speed_is_10_100_fall_reg_0,
      O => sgmii_clk_en_i_1_n_0
    );
sgmii_clk_en_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => sgmii_clk_en_i_1_n_0,
      Q => sgmii_clk_en_reg_0,
      R => reset_out
    );
sgmii_clk_f_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_div1_n_3,
      Q => sgmii_clk_f,
      R => '0'
    );
sgmii_clk_r_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => sgmii_clk_r0_out,
      Q => sgmii_clk_r,
      R => reset_out
    );
speed_is_100_fall_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_out,
      Q => speed_is_100_fall,
      R => '0'
    );
speed_is_10_100_fall_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_10_100_fall_reg_0,
      Q => speed_is_10_100_fall,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_rx_elastic_buffer is
  port (
    start : out STD_LOGIC;
    rxchariscomma : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcharisk : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdisperr : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxnotintable : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxclkcorcnt : out STD_LOGIC_VECTOR ( 1 downto 0 );
    initialize_ram_complete : out STD_LOGIC;
    initialize_ram_complete_pulse : out STD_LOGIC;
    rxbufstatus : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    userclk2 : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_addr_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_data_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    mgt_rx_reset : in STD_LOGIC
  );
end eth_sgmii_rx_elastic_buffer;

architecture STRUCTURE of eth_sgmii_rx_elastic_buffer is
  signal d16p2_wr_reg : STD_LOGIC;
  signal d16p2_wr_reg_i_2_n_0 : STD_LOGIC;
  signal d21p5_wr_reg : STD_LOGIC;
  signal d21p5_wr_reg2 : STD_LOGIC;
  signal d21p5_wr_reg_i_2_n_0 : STD_LOGIC;
  signal d2p2_wr_reg : STD_LOGIC;
  signal d2p2_wr_reg2 : STD_LOGIC;
  signal d2p2_wr_reg_i_2_n_0 : STD_LOGIC;
  signal dpo : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal even : STD_LOGIC;
  signal even_i_1_n_0 : STD_LOGIC;
  signal initialize_counter0 : STD_LOGIC;
  signal initialize_counter_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal initialize_ram : STD_LOGIC;
  signal \^initialize_ram_complete\ : STD_LOGIC;
  signal initialize_ram_complete_i_2_n_0 : STD_LOGIC;
  signal \^initialize_ram_complete_pulse\ : STD_LOGIC;
  signal initialize_ram_complete_pulse0 : STD_LOGIC;
  signal \initialize_ram_complete_reg__0\ : STD_LOGIC;
  signal initialize_ram_complete_sync : STD_LOGIC;
  signal initialize_ram_complete_sync_reg1 : STD_LOGIC;
  signal initialize_ram_complete_sync_ris_edg : STD_LOGIC;
  signal initialize_ram_complete_sync_ris_edg0 : STD_LOGIC;
  signal initialize_ram_i_1_n_0 : STD_LOGIC;
  signal insert_idle : STD_LOGIC;
  signal insert_idle_i_1_n_0 : STD_LOGIC;
  signal \insert_idle_reg__0\ : STD_LOGIC;
  signal k28p5_wr_reg : STD_LOGIC;
  signal k28p5_wr_reg2 : STD_LOGIC;
  signal k28p5_wr_reg_i_2_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in23_in : STD_LOGIC;
  signal p_2_in16_in : STD_LOGIC;
  signal p_2_in24_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_in26_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_4_in19_in : STD_LOGIC;
  signal p_4_in28_in : STD_LOGIC;
  signal p_5_out : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal p_6_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal rd_addr : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rd_addr_gray : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \rd_addr_gray[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_gray[1]_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_gray[2]_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_gray[3]_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_gray[4]_i_1_n_0\ : STD_LOGIC;
  signal rd_addr_plus1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rd_addr_plus2_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_addr_plus2_reg_n_0_[5]\ : STD_LOGIC;
  signal rd_data : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal rd_data_reg : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \rd_data_reg_n_0_[28]\ : STD_LOGIC;
  signal rd_enable : STD_LOGIC;
  signal rd_enable_i_10_n_0 : STD_LOGIC;
  signal rd_enable_i_11_n_0 : STD_LOGIC;
  signal rd_enable_i_12_n_0 : STD_LOGIC;
  signal rd_enable_i_1_n_0 : STD_LOGIC;
  signal rd_enable_i_2_n_0 : STD_LOGIC;
  signal rd_enable_i_4_n_0 : STD_LOGIC;
  signal rd_enable_i_5_n_0 : STD_LOGIC;
  signal rd_enable_i_6_n_0 : STD_LOGIC;
  signal rd_enable_i_7_n_0 : STD_LOGIC;
  signal rd_enable_i_8_n_0 : STD_LOGIC;
  signal rd_enable_i_9_n_0 : STD_LOGIC;
  signal rd_occupancy : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rd_occupancy01_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rd_occupancy0_carry__0_n_3\ : STD_LOGIC;
  signal rd_occupancy0_carry_n_0 : STD_LOGIC;
  signal rd_occupancy0_carry_n_1 : STD_LOGIC;
  signal rd_occupancy0_carry_n_2 : STD_LOGIC;
  signal rd_occupancy0_carry_n_3 : STD_LOGIC;
  signal rd_wr_addr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_wr_addr_gray_0 : STD_LOGIC;
  signal rd_wr_addr_gray_1 : STD_LOGIC;
  signal rd_wr_addr_gray_2 : STD_LOGIC;
  signal rd_wr_addr_gray_3 : STD_LOGIC;
  signal rd_wr_addr_gray_4 : STD_LOGIC;
  signal rd_wr_addr_gray_5 : STD_LOGIC;
  signal \reclock_rd_addrgray[1].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[2].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[3].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[4].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[5].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[5].sync_rd_addrgray_n_1\ : STD_LOGIC;
  signal \reclock_wr_addrgray[1].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[2].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[3].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[4].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[5].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[5].sync_wr_addrgray_n_1\ : STD_LOGIC;
  signal remove_idle : STD_LOGIC;
  signal remove_idle_i_1_n_0 : STD_LOGIC;
  signal remove_idle_i_2_n_0 : STD_LOGIC;
  signal remove_idle_i_3_n_0 : STD_LOGIC;
  signal remove_idle_i_4_n_0 : STD_LOGIC;
  signal remove_idle_i_5_n_0 : STD_LOGIC;
  signal remove_idle_reg1 : STD_LOGIC;
  signal remove_idle_reg2 : STD_LOGIC;
  signal reset_modified : STD_LOGIC;
  signal reset_modified_i_1_n_0 : STD_LOGIC;
  signal rxbuferr0 : STD_LOGIC;
  signal rxbuferr_i_1_n_0 : STD_LOGIC;
  signal \^rxbufstatus\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rxchariscomma_usr_i_1_n_0 : STD_LOGIC;
  signal rxcharisk_usr_i_1_n_0 : STD_LOGIC;
  signal \^rxclkcorcnt\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rxclkcorcnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxclkcorcnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[1]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[3]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[4]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[5]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[6]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[7]_i_1_n_0\ : STD_LOGIC;
  signal rxdisperr_usr_i_1_n_0 : STD_LOGIC;
  signal rxnotintable_usr_i_1_n_0 : STD_LOGIC;
  signal wr_addr : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \wr_addr[5]_i_1_n_0\ : STD_LOGIC;
  signal wr_addr_gray : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wr_addr_plus1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \wr_addr_plus1[5]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2[0]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2[1]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2[2]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2[3]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2[4]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2[5]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2[5]_i_2_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_addr_plus2_reg_n_0_[5]\ : STD_LOGIC;
  signal wr_data_reg : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \wr_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[16]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[17]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[18]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[19]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[20]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[21]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[22]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[23]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[25]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[26]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[27]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[28]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[9]\ : STD_LOGIC;
  signal wr_enable : STD_LOGIC;
  signal wr_enable_i_1_n_0 : STD_LOGIC;
  signal wr_enable_i_2_n_0 : STD_LOGIC;
  signal wr_enable_i_3_n_0 : STD_LOGIC;
  signal wr_enable_i_4_n_0 : STD_LOGIC;
  signal wr_enable_i_5_n_0 : STD_LOGIC;
  signal wr_enable_i_6_n_0 : STD_LOGIC;
  signal wr_enable_i_7_n_0 : STD_LOGIC;
  signal wr_enable_i_8_n_0 : STD_LOGIC;
  signal wr_enable_i_9_n_0 : STD_LOGIC;
  signal wr_occupancy : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wr_occupancy00_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \wr_occupancy0_carry__0_n_3\ : STD_LOGIC;
  signal wr_occupancy0_carry_n_0 : STD_LOGIC;
  signal wr_occupancy0_carry_n_1 : STD_LOGIC;
  signal wr_occupancy0_carry_n_2 : STD_LOGIC;
  signal wr_occupancy0_carry_n_3 : STD_LOGIC;
  signal wr_rd_addr_gray_0 : STD_LOGIC;
  signal wr_rd_addr_gray_1 : STD_LOGIC;
  signal wr_rd_addr_gray_2 : STD_LOGIC;
  signal wr_rd_addr_gray_3 : STD_LOGIC;
  signal wr_rd_addr_gray_4 : STD_LOGIC;
  signal wr_rd_addr_gray_5 : STD_LOGIC;
  signal NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_12_14_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_15_17_DOA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_24_26_DOA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_27_29_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_6_8_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal \NLW_rd_occupancy0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_rd_occupancy0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_wr_occupancy0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wr_occupancy0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of d16p2_wr_reg_i_1 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of d21p5_wr_reg_i_1 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of d2p2_wr_reg_i_1 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \initialize_counter[1]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \initialize_counter[2]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \initialize_counter[3]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \initialize_counter[4]_i_2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of k28p5_wr_reg_i_1 : label is "soft_lutpair127";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_63_0_2 : label is 2304;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_63_0_2 : label is "transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_2";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_12_14 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_12_14 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_12_14 : label is "transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_12_14";
  attribute RTL_RAM_TYPE of ram_reg_0_63_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_12_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_12_14 : label is 63;
  attribute ram_offset of ram_reg_0_63_12_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_12_14 : label is 12;
  attribute ram_slice_end of ram_reg_0_63_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_15_17 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_15_17 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_15_17 : label is "transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17";
  attribute RTL_RAM_TYPE of ram_reg_0_63_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_15_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_15_17 : label is 63;
  attribute ram_offset of ram_reg_0_63_15_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_15_17 : label is 15;
  attribute ram_slice_end of ram_reg_0_63_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_18_20 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_18_20 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_18_20 : label is "transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_18_20";
  attribute RTL_RAM_TYPE of ram_reg_0_63_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_18_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_18_20 : label is 63;
  attribute ram_offset of ram_reg_0_63_18_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_18_20 : label is 18;
  attribute ram_slice_end of ram_reg_0_63_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_21_23 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_21_23 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_21_23 : label is "transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_23";
  attribute RTL_RAM_TYPE of ram_reg_0_63_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_21_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_21_23 : label is 63;
  attribute ram_offset of ram_reg_0_63_21_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_21_23 : label is 21;
  attribute ram_slice_end of ram_reg_0_63_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_24_26 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_24_26 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_24_26 : label is "transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_24_26";
  attribute RTL_RAM_TYPE of ram_reg_0_63_24_26 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_24_26 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_24_26 : label is 63;
  attribute ram_offset of ram_reg_0_63_24_26 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_24_26 : label is 24;
  attribute ram_slice_end of ram_reg_0_63_24_26 : label is 26;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_27_29 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_27_29 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_27_29 : label is "transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_27_29";
  attribute RTL_RAM_TYPE of ram_reg_0_63_27_29 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_27_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_27_29 : label is 63;
  attribute ram_offset of ram_reg_0_63_27_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_27_29 : label is 27;
  attribute ram_slice_end of ram_reg_0_63_27_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_3_5 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_3_5 : label is "transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_3_5";
  attribute RTL_RAM_TYPE of ram_reg_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_5 : label is 63;
  attribute ram_offset of ram_reg_0_63_3_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_6_8 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_6_8 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_6_8 : label is "transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_6_8";
  attribute RTL_RAM_TYPE of ram_reg_0_63_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_6_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_8 : label is 63;
  attribute ram_offset of ram_reg_0_63_6_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_6_8 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_9_11 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_9_11 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_9_11 : label is "transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_9_11";
  attribute RTL_RAM_TYPE of ram_reg_0_63_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_9_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_9_11 : label is 63;
  attribute ram_offset of ram_reg_0_63_9_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_9_11 : label is 9;
  attribute ram_slice_end of ram_reg_0_63_9_11 : label is 11;
  attribute SOFT_HLUTNM of \rd_addr_gray[0]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \rd_addr_gray[1]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \rd_addr_gray[2]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \rd_addr_gray[3]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \rd_addr_gray[4]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \rd_addr_plus2[2]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \rd_addr_plus2[3]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \rd_addr_plus2[4]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of rd_enable_i_10 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of rd_enable_i_11 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of rd_enable_i_12 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of rd_enable_i_7 : label is "soft_lutpair122";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of rd_occupancy0_carry : label is 35;
  attribute ADDER_THRESHOLD of \rd_occupancy0_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of remove_idle_i_4 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of remove_idle_i_5 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of rxchariscomma_usr_i_1 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of rxcharisk_usr_i_1 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \rxdata_usr[0]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \rxdata_usr[1]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \rxdata_usr[2]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \rxdata_usr[3]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \rxdata_usr[4]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \rxdata_usr[5]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \rxdata_usr[6]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \rxdata_usr[7]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of rxdisperr_usr_i_1 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of rxnotintable_usr_i_1 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \wr_addr[5]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \wr_addr_gray[1]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \wr_addr_gray[2]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \wr_addr_gray[3]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \wr_addr_plus1[5]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \wr_addr_plus2[1]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \wr_addr_plus2[2]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \wr_addr_plus2[3]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \wr_addr_plus2[4]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \wr_addr_plus2[5]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of wr_enable_i_6 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of wr_enable_i_7 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of wr_enable_i_8 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of wr_enable_i_9 : label is "soft_lutpair129";
  attribute ADDER_THRESHOLD of wr_occupancy0_carry : label is 35;
  attribute ADDER_THRESHOLD of \wr_occupancy0_carry__0\ : label is 35;
begin
  initialize_ram_complete <= \^initialize_ram_complete\;
  initialize_ram_complete_pulse <= \^initialize_ram_complete_pulse\;
  rxbufstatus(0) <= \^rxbufstatus\(0);
  rxclkcorcnt(1 downto 0) <= \^rxclkcorcnt\(1 downto 0);
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => wr_rd_addr_gray_1,
      I1 => wr_rd_addr_gray_3,
      I2 => wr_rd_addr_gray_5,
      I3 => wr_rd_addr_gray_4,
      I4 => wr_rd_addr_gray_2,
      O => p_6_in
    );
d16p2_wr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => d16p2_wr_reg_i_2_n_0,
      I1 => \wr_data_reg_n_0_[0]\,
      I2 => \wr_data_reg_n_0_[1]\,
      I3 => \wr_data_reg_n_0_[2]\,
      O => p_13_in
    );
d16p2_wr_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \wr_data_reg_n_0_[4]\,
      I1 => \wr_data_reg_n_0_[3]\,
      I2 => \wr_data_reg_n_0_[6]\,
      I3 => \wr_data_reg_n_0_[5]\,
      I4 => p_0_in,
      I5 => \wr_data_reg_n_0_[7]\,
      O => d16p2_wr_reg_i_2_n_0
    );
d16p2_wr_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_13_in,
      Q => d16p2_wr_reg,
      R => reset_out
    );
d21p5_wr_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => d21p5_wr_reg,
      Q => d21p5_wr_reg2,
      R => reset_out
    );
d21p5_wr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => d21p5_wr_reg_i_2_n_0,
      I1 => \wr_data_reg_n_0_[0]\,
      I2 => \wr_data_reg_n_0_[2]\,
      I3 => \wr_data_reg_n_0_[1]\,
      O => p_9_in
    );
d21p5_wr_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \wr_data_reg_n_0_[4]\,
      I1 => \wr_data_reg_n_0_[3]\,
      I2 => \wr_data_reg_n_0_[5]\,
      I3 => \wr_data_reg_n_0_[6]\,
      I4 => p_0_in,
      I5 => \wr_data_reg_n_0_[7]\,
      O => d21p5_wr_reg_i_2_n_0
    );
d21p5_wr_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_9_in,
      Q => d21p5_wr_reg,
      R => reset_out
    );
d2p2_wr_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => d2p2_wr_reg,
      Q => d2p2_wr_reg2,
      R => reset_out
    );
d2p2_wr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => d2p2_wr_reg_i_2_n_0,
      I1 => \wr_data_reg_n_0_[0]\,
      I2 => \wr_data_reg_n_0_[1]\,
      I3 => \wr_data_reg_n_0_[2]\,
      O => p_7_in
    );
d2p2_wr_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \wr_data_reg_n_0_[3]\,
      I1 => \wr_data_reg_n_0_[4]\,
      I2 => \wr_data_reg_n_0_[6]\,
      I3 => \wr_data_reg_n_0_[5]\,
      I4 => p_0_in,
      I5 => \wr_data_reg_n_0_[7]\,
      O => d2p2_wr_reg_i_2_n_0
    );
d2p2_wr_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_7_in,
      Q => d2p2_wr_reg,
      R => reset_out
    );
even_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => even,
      O => even_i_1_n_0
    );
even_reg: unisim.vcomponents.FDSE
     port map (
      C => userclk2,
      CE => '1',
      D => even_i_1_n_0,
      Q => even,
      S => reset_modified
    );
\initialize_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => initialize_counter_reg(0),
      O => \p_0_in__5\(0)
    );
\initialize_counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => initialize_counter_reg(0),
      I1 => initialize_counter_reg(1),
      O => \p_0_in__5\(1)
    );
\initialize_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => initialize_counter_reg(0),
      I1 => initialize_counter_reg(1),
      I2 => initialize_counter_reg(2),
      O => \p_0_in__5\(2)
    );
\initialize_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => initialize_counter_reg(1),
      I1 => initialize_counter_reg(0),
      I2 => initialize_counter_reg(2),
      I3 => initialize_counter_reg(3),
      O => \p_0_in__5\(3)
    );
\initialize_counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => initialize_ram,
      I1 => initialize_counter_reg(1),
      I2 => initialize_counter_reg(0),
      I3 => initialize_counter_reg(4),
      I4 => initialize_counter_reg(3),
      I5 => initialize_counter_reg(2),
      O => initialize_counter0
    );
\initialize_counter[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => initialize_counter_reg(2),
      I1 => initialize_counter_reg(0),
      I2 => initialize_counter_reg(1),
      I3 => initialize_counter_reg(3),
      I4 => initialize_counter_reg(4),
      O => \p_0_in__5\(4)
    );
\initialize_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => initialize_counter0,
      D => \p_0_in__5\(0),
      Q => initialize_counter_reg(0),
      R => SR(0)
    );
\initialize_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => initialize_counter0,
      D => \p_0_in__5\(1),
      Q => initialize_counter_reg(1),
      R => SR(0)
    );
\initialize_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => initialize_counter0,
      D => \p_0_in__5\(2),
      Q => initialize_counter_reg(2),
      R => SR(0)
    );
\initialize_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => initialize_counter0,
      D => \p_0_in__5\(3),
      Q => initialize_counter_reg(3),
      R => SR(0)
    );
\initialize_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => initialize_counter0,
      D => \p_0_in__5\(4),
      Q => initialize_counter_reg(4),
      R => SR(0)
    );
initialize_ram_complete_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => initialize_counter_reg(1),
      I1 => initialize_counter_reg(0),
      I2 => initialize_counter_reg(4),
      I3 => initialize_counter_reg(3),
      I4 => initialize_counter_reg(2),
      I5 => \^initialize_ram_complete\,
      O => initialize_ram_complete_i_2_n_0
    );
initialize_ram_complete_pulse_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^initialize_ram_complete\,
      I1 => \initialize_ram_complete_reg__0\,
      O => initialize_ram_complete_pulse0
    );
initialize_ram_complete_pulse_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => initialize_ram_complete_pulse0,
      Q => \^initialize_ram_complete_pulse\,
      R => SR(0)
    );
initialize_ram_complete_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => initialize_ram_complete_i_2_n_0,
      Q => \^initialize_ram_complete\,
      R => SR(0)
    );
initialize_ram_complete_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \^initialize_ram_complete\,
      Q => \initialize_ram_complete_reg__0\,
      R => SR(0)
    );
initialize_ram_complete_sync_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => initialize_ram_complete_sync,
      Q => initialize_ram_complete_sync_reg1,
      R => '0'
    );
initialize_ram_complete_sync_ris_edg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => initialize_ram_complete_sync_ris_edg0,
      Q => initialize_ram_complete_sync_ris_edg,
      R => '0'
    );
initialize_ram_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^initialize_ram_complete\,
      I1 => initialize_ram,
      O => initialize_ram_i_1_n_0
    );
initialize_ram_reg: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => initialize_ram_i_1_n_0,
      Q => initialize_ram,
      S => SR(0)
    );
insert_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400400040004000"
    )
        port map (
      I0 => reset_modified,
      I1 => even,
      I2 => rd_enable_i_2_n_0,
      I3 => p_4_in,
      I4 => rd_enable_i_4_n_0,
      I5 => rd_enable_i_5_n_0,
      O => insert_idle_i_1_n_0
    );
insert_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => insert_idle_i_1_n_0,
      Q => insert_idle,
      R => '0'
    );
insert_idle_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => insert_idle,
      Q => \insert_idle_reg__0\,
      R => reset_modified
    );
k28p5_wr_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => k28p5_wr_reg,
      Q => k28p5_wr_reg2,
      R => reset_out
    );
k28p5_wr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => k28p5_wr_reg_i_2_n_0,
      I1 => \wr_data_reg_n_0_[16]\,
      I2 => \wr_data_reg_n_0_[18]\,
      I3 => \wr_data_reg_n_0_[17]\,
      O => p_14_in
    );
k28p5_wr_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \wr_data_reg_n_0_[19]\,
      I1 => \wr_data_reg_n_0_[20]\,
      I2 => \wr_data_reg_n_0_[21]\,
      I3 => \wr_data_reg_n_0_[22]\,
      I4 => \wr_data_reg_n_0_[27]\,
      I5 => \wr_data_reg_n_0_[23]\,
      O => k28p5_wr_reg_i_2_n_0
    );
k28p5_wr_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_14_in,
      Q => k28p5_wr_reg,
      R => reset_out
    );
ram_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(0),
      DIB => wr_data_reg(1),
      DIC => wr_data_reg(2),
      DID => '0',
      DOA => dpo(0),
      DOB => dpo(1),
      DOC => dpo(2),
      DOD => NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(12),
      DIB => wr_data_reg(13),
      DIC => '0',
      DID => '0',
      DOA => dpo(12),
      DOB => dpo(13),
      DOC => NLW_ram_reg_0_63_12_14_DOC_UNCONNECTED,
      DOD => NLW_ram_reg_0_63_12_14_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => '0',
      DIB => wr_data_reg(16),
      DIC => wr_data_reg(17),
      DID => '0',
      DOA => NLW_ram_reg_0_63_15_17_DOA_UNCONNECTED,
      DOB => dpo(16),
      DOC => dpo(17),
      DOD => NLW_ram_reg_0_63_15_17_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(18),
      DIB => wr_data_reg(19),
      DIC => wr_data_reg(20),
      DID => '0',
      DOA => dpo(18),
      DOB => dpo(19),
      DOC => dpo(20),
      DOD => NLW_ram_reg_0_63_18_20_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(21),
      DIB => wr_data_reg(22),
      DIC => wr_data_reg(23),
      DID => '0',
      DOA => dpo(21),
      DOB => dpo(22),
      DOC => dpo(23),
      DOD => NLW_ram_reg_0_63_21_23_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => '0',
      DIB => wr_data_reg(25),
      DIC => wr_data_reg(26),
      DID => '0',
      DOA => NLW_ram_reg_0_63_24_26_DOA_UNCONNECTED,
      DOB => dpo(25),
      DOC => dpo(26),
      DOD => NLW_ram_reg_0_63_24_26_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(27),
      DIB => wr_data_reg(28),
      DIC => '0',
      DID => '0',
      DOA => dpo(27),
      DOB => dpo(28),
      DOC => NLW_ram_reg_0_63_27_29_DOC_UNCONNECTED,
      DOD => NLW_ram_reg_0_63_27_29_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(3),
      DIB => wr_data_reg(4),
      DIC => wr_data_reg(5),
      DID => '0',
      DOA => dpo(3),
      DOB => dpo(4),
      DOC => dpo(5),
      DOD => NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(6),
      DIB => wr_data_reg(7),
      DIC => '0',
      DID => '0',
      DOA => dpo(6),
      DOB => dpo(7),
      DOC => NLW_ram_reg_0_63_6_8_DOC_UNCONNECTED,
      DOD => NLW_ram_reg_0_63_6_8_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(9),
      DIB => wr_data_reg(10),
      DIC => wr_data_reg(11),
      DID => '0',
      DOA => dpo(9),
      DOB => dpo(10),
      DOC => dpo(11),
      DOD => NLW_ram_reg_0_63_9_11_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
\rd_addr_gray[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rd_addr_plus2_reg_n_0_[0]\,
      I1 => p_1_in,
      O => \rd_addr_gray[0]_i_1_n_0\
    );
\rd_addr_gray[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => p_2_in16_in,
      O => \rd_addr_gray[1]_i_1_n_0\
    );
\rd_addr_gray[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_in16_in,
      I1 => p_3_in,
      O => \rd_addr_gray[2]_i_1_n_0\
    );
\rd_addr_gray[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in,
      I1 => p_4_in19_in,
      O => \rd_addr_gray[3]_i_1_n_0\
    );
\rd_addr_gray[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in19_in,
      I1 => \rd_addr_plus2_reg_n_0_[5]\,
      O => \rd_addr_gray[4]_i_1_n_0\
    );
\rd_addr_gray_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \rd_addr_gray[0]_i_1_n_0\,
      Q => rd_addr_gray(0),
      R => reset_modified
    );
\rd_addr_gray_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \rd_addr_gray[1]_i_1_n_0\,
      Q => rd_addr_gray(1),
      R => reset_modified
    );
\rd_addr_gray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \rd_addr_gray[2]_i_1_n_0\,
      Q => rd_addr_gray(2),
      R => reset_modified
    );
\rd_addr_gray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \rd_addr_gray[3]_i_1_n_0\,
      Q => rd_addr_gray(3),
      R => reset_modified
    );
\rd_addr_gray_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \rd_addr_gray[4]_i_1_n_0\,
      Q => rd_addr_gray(4),
      R => reset_modified
    );
\rd_addr_plus1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \rd_addr_plus2_reg_n_0_[0]\,
      Q => rd_addr_plus1(0),
      S => reset_modified
    );
\rd_addr_plus1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => p_1_in,
      Q => rd_addr_plus1(1),
      R => reset_modified
    );
\rd_addr_plus1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => p_2_in16_in,
      Q => rd_addr_plus1(2),
      R => reset_modified
    );
\rd_addr_plus1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => p_3_in,
      Q => rd_addr_plus1(3),
      R => reset_modified
    );
\rd_addr_plus1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => p_4_in19_in,
      Q => rd_addr_plus1(4),
      R => reset_modified
    );
\rd_addr_plus1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \rd_addr_plus2_reg_n_0_[5]\,
      Q => rd_addr_plus1(5),
      R => reset_modified
    );
\rd_addr_plus2[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_addr_plus2_reg_n_0_[0]\,
      O => \p_0_in__4\(0)
    );
\rd_addr_plus2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \rd_addr_plus2_reg_n_0_[0]\,
      I1 => p_1_in,
      I2 => p_2_in16_in,
      O => \p_0_in__4\(2)
    );
\rd_addr_plus2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_1_in,
      I1 => \rd_addr_plus2_reg_n_0_[0]\,
      I2 => p_2_in16_in,
      I3 => p_3_in,
      O => \p_0_in__4\(3)
    );
\rd_addr_plus2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_2_in16_in,
      I1 => \rd_addr_plus2_reg_n_0_[0]\,
      I2 => p_1_in,
      I3 => p_3_in,
      I4 => p_4_in19_in,
      O => \p_0_in__4\(4)
    );
\rd_addr_plus2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => p_4_in19_in,
      I1 => p_3_in,
      I2 => p_1_in,
      I3 => \rd_addr_plus2_reg_n_0_[0]\,
      I4 => p_2_in16_in,
      I5 => \rd_addr_plus2_reg_n_0_[5]\,
      O => \p_0_in__4\(5)
    );
\rd_addr_plus2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \p_0_in__4\(0),
      Q => \rd_addr_plus2_reg_n_0_[0]\,
      R => reset_modified
    );
\rd_addr_plus2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \rd_addr_gray[0]_i_1_n_0\,
      Q => p_1_in,
      S => reset_modified
    );
\rd_addr_plus2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \p_0_in__4\(2),
      Q => p_2_in16_in,
      R => reset_modified
    );
\rd_addr_plus2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \p_0_in__4\(3),
      Q => p_3_in,
      R => reset_modified
    );
\rd_addr_plus2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \p_0_in__4\(4),
      Q => p_4_in19_in,
      R => reset_modified
    );
\rd_addr_plus2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \p_0_in__4\(5),
      Q => \rd_addr_plus2_reg_n_0_[5]\,
      R => reset_modified
    );
\rd_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_addr_plus1(0),
      Q => rd_addr(0),
      R => reset_modified
    );
\rd_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_addr_plus1(1),
      Q => rd_addr(1),
      R => reset_modified
    );
\rd_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_addr_plus1(2),
      Q => rd_addr(2),
      R => reset_modified
    );
\rd_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_addr_plus1(3),
      Q => rd_addr(3),
      R => reset_modified
    );
\rd_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_addr_plus1(4),
      Q => rd_addr(4),
      R => reset_modified
    );
\rd_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_addr_plus1(5),
      Q => rd_addr(5),
      R => reset_modified
    );
\rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(0),
      Q => rd_data(0),
      R => reset_modified
    );
\rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(10),
      Q => rd_data(10),
      R => reset_modified
    );
\rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(11),
      Q => rd_data(11),
      R => reset_modified
    );
\rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(12),
      Q => rd_data(12),
      R => reset_modified
    );
\rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(13),
      Q => rd_data(13),
      R => reset_modified
    );
\rd_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(16),
      Q => rd_data(16),
      R => reset_modified
    );
\rd_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(17),
      Q => rd_data(17),
      R => reset_modified
    );
\rd_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(18),
      Q => rd_data(18),
      R => reset_modified
    );
\rd_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(19),
      Q => rd_data(19),
      R => reset_modified
    );
\rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(1),
      Q => rd_data(1),
      R => reset_modified
    );
\rd_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(20),
      Q => rd_data(20),
      R => reset_modified
    );
\rd_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(21),
      Q => rd_data(21),
      R => reset_modified
    );
\rd_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(22),
      Q => rd_data(22),
      R => reset_modified
    );
\rd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(23),
      Q => rd_data(23),
      R => reset_modified
    );
\rd_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(25),
      Q => rd_data(25),
      R => reset_modified
    );
\rd_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(26),
      Q => rd_data(26),
      R => reset_modified
    );
\rd_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(27),
      Q => rd_data(27),
      R => reset_modified
    );
\rd_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(28),
      Q => \rd_data_reg_n_0_[28]\,
      R => reset_modified
    );
\rd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(2),
      Q => rd_data(2),
      R => reset_modified
    );
\rd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(3),
      Q => rd_data(3),
      R => reset_modified
    );
\rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(4),
      Q => rd_data(4),
      R => reset_modified
    );
\rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(5),
      Q => rd_data(5),
      R => reset_modified
    );
\rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(6),
      Q => rd_data(6),
      R => reset_modified
    );
\rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(7),
      Q => rd_data(7),
      R => reset_modified
    );
\rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(9),
      Q => rd_data(9),
      R => reset_modified
    );
\rd_data_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(0),
      Q => rd_data_reg(0),
      R => reset_modified
    );
\rd_data_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(10),
      Q => rd_data_reg(10),
      R => reset_modified
    );
\rd_data_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(11),
      Q => rd_data_reg(11),
      R => reset_modified
    );
\rd_data_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(12),
      Q => rd_data_reg(12),
      R => reset_modified
    );
\rd_data_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(13),
      Q => rd_data_reg(13),
      R => reset_modified
    );
\rd_data_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(16),
      Q => rd_data_reg(16),
      R => reset_modified
    );
\rd_data_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(17),
      Q => rd_data_reg(17),
      R => reset_modified
    );
\rd_data_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(18),
      Q => rd_data_reg(18),
      R => reset_modified
    );
\rd_data_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(19),
      Q => rd_data_reg(19),
      R => reset_modified
    );
\rd_data_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(1),
      Q => rd_data_reg(1),
      R => reset_modified
    );
\rd_data_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(20),
      Q => rd_data_reg(20),
      R => reset_modified
    );
\rd_data_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(21),
      Q => rd_data_reg(21),
      R => reset_modified
    );
\rd_data_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(22),
      Q => rd_data_reg(22),
      R => reset_modified
    );
\rd_data_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(23),
      Q => rd_data_reg(23),
      R => reset_modified
    );
\rd_data_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(25),
      Q => rd_data_reg(25),
      R => reset_modified
    );
\rd_data_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(26),
      Q => rd_data_reg(26),
      R => reset_modified
    );
\rd_data_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(27),
      Q => rd_data_reg(27),
      R => reset_modified
    );
\rd_data_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \rd_data_reg_n_0_[28]\,
      Q => rd_data_reg(28),
      R => reset_modified
    );
\rd_data_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(2),
      Q => rd_data_reg(2),
      R => reset_modified
    );
\rd_data_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(3),
      Q => rd_data_reg(3),
      R => reset_modified
    );
\rd_data_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(4),
      Q => rd_data_reg(4),
      R => reset_modified
    );
\rd_data_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(5),
      Q => rd_data_reg(5),
      R => reset_modified
    );
\rd_data_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(6),
      Q => rd_data_reg(6),
      R => reset_modified
    );
\rd_data_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(7),
      Q => rd_data_reg(7),
      R => reset_modified
    );
\rd_data_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(9),
      Q => rd_data_reg(9),
      R => reset_modified
    );
rd_enable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044044404440444"
    )
        port map (
      I0 => reset_modified,
      I1 => even,
      I2 => rd_enable_i_2_n_0,
      I3 => p_4_in,
      I4 => rd_enable_i_4_n_0,
      I5 => rd_enable_i_5_n_0,
      O => rd_enable_i_1_n_0
    );
rd_enable_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rd_occupancy(2),
      I1 => rd_occupancy(3),
      O => rd_enable_i_10_n_0
    );
rd_enable_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => rd_data(6),
      I1 => rd_data(7),
      I2 => rd_data(5),
      I3 => rd_data(4),
      O => rd_enable_i_11_n_0
    );
rd_enable_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => rd_data(7),
      I1 => rd_data(6),
      I2 => rd_data(5),
      I3 => rd_data(4),
      O => rd_enable_i_12_n_0
    );
rd_enable_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => rd_data(1),
      I1 => rd_data(0),
      I2 => rd_data(3),
      I3 => rd_data(2),
      I4 => rd_enable_i_6_n_0,
      I5 => rd_enable_i_7_n_0,
      O => rd_enable_i_2_n_0
    );
rd_enable_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => rd_enable_i_8_n_0,
      I1 => rd_data(16),
      I2 => rd_data(18),
      I3 => rd_data(17),
      O => p_4_in
    );
rd_enable_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100010000"
    )
        port map (
      I0 => rd_occupancy(4),
      I1 => rd_occupancy(5),
      I2 => rd_data(3),
      I3 => rd_data(11),
      I4 => rd_enable_i_9_n_0,
      I5 => rd_enable_i_10_n_0,
      O => rd_enable_i_4_n_0
    );
rd_enable_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08300800"
    )
        port map (
      I0 => rd_enable_i_11_n_0,
      I1 => rd_data(2),
      I2 => rd_data(1),
      I3 => rd_data(0),
      I4 => rd_enable_i_12_n_0,
      O => rd_enable_i_5_n_0
    );
rd_enable_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => rd_data(4),
      I1 => rd_data(5),
      I2 => rd_data(6),
      I3 => rd_data(7),
      I4 => rd_occupancy(5),
      I5 => rd_data(11),
      O => rd_enable_i_6_n_0
    );
rd_enable_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => rd_occupancy(2),
      I1 => rd_occupancy(3),
      I2 => rd_occupancy(0),
      I3 => rd_occupancy(1),
      I4 => rd_occupancy(4),
      O => rd_enable_i_7_n_0
    );
rd_enable_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => rd_data(19),
      I1 => rd_data(20),
      I2 => rd_data(21),
      I3 => rd_data(22),
      I4 => rd_data(27),
      I5 => rd_data(23),
      O => rd_enable_i_8_n_0
    );
rd_enable_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rd_occupancy(0),
      I1 => rd_occupancy(1),
      O => rd_enable_i_9_n_0
    );
rd_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rd_enable_i_1_n_0,
      Q => rd_enable,
      R => '0'
    );
rd_occupancy0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rd_occupancy0_carry_n_0,
      CO(2) => rd_occupancy0_carry_n_1,
      CO(1) => rd_occupancy0_carry_n_2,
      CO(0) => rd_occupancy0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => rd_wr_addr(3 downto 0),
      O(3 downto 0) => rd_occupancy01_out(3 downto 0),
      S(3) => \reclock_wr_addrgray[4].sync_wr_addrgray_n_0\,
      S(2) => \reclock_wr_addrgray[3].sync_wr_addrgray_n_0\,
      S(1) => \reclock_wr_addrgray[2].sync_wr_addrgray_n_0\,
      S(0) => \reclock_wr_addrgray[1].sync_wr_addrgray_n_0\
    );
\rd_occupancy0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => rd_occupancy0_carry_n_0,
      CO(3 downto 1) => \NLW_rd_occupancy0_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \rd_occupancy0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => rd_wr_addr(4),
      O(3 downto 2) => \NLW_rd_occupancy0_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => rd_occupancy01_out(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \reclock_wr_addrgray[5].sync_wr_addrgray_n_0\,
      S(0) => \reclock_wr_addrgray[5].sync_wr_addrgray_n_1\
    );
\rd_occupancy0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_wr_addr_gray_4,
      I1 => rd_wr_addr_gray_5,
      O => rd_wr_addr(4)
    );
rd_occupancy0_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => rd_wr_addr_gray_3,
      I1 => rd_wr_addr_gray_5,
      I2 => rd_wr_addr_gray_4,
      O => rd_wr_addr(3)
    );
rd_occupancy0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => rd_wr_addr_gray_2,
      I1 => rd_wr_addr_gray_4,
      I2 => rd_wr_addr_gray_5,
      I3 => rd_wr_addr_gray_3,
      O => rd_wr_addr(2)
    );
rd_occupancy0_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => rd_wr_addr_gray_1,
      I1 => rd_wr_addr_gray_3,
      I2 => rd_wr_addr_gray_5,
      I3 => rd_wr_addr_gray_4,
      I4 => rd_wr_addr_gray_2,
      O => rd_wr_addr(1)
    );
rd_occupancy0_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => rd_wr_addr_gray_0,
      I1 => rd_wr_addr_gray_2,
      I2 => rd_wr_addr_gray_4,
      I3 => rd_wr_addr_gray_5,
      I4 => rd_wr_addr_gray_3,
      I5 => rd_wr_addr_gray_1,
      O => rd_wr_addr(0)
    );
\rd_occupancy_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rd_occupancy01_out(0),
      Q => rd_occupancy(0),
      R => reset_modified
    );
\rd_occupancy_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rd_occupancy01_out(1),
      Q => rd_occupancy(1),
      R => reset_modified
    );
\rd_occupancy_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rd_occupancy01_out(2),
      Q => rd_occupancy(2),
      R => reset_modified
    );
\rd_occupancy_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rd_occupancy01_out(3),
      Q => rd_occupancy(3),
      R => reset_modified
    );
\rd_occupancy_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rd_occupancy01_out(4),
      Q => rd_occupancy(4),
      R => reset_modified
    );
\rd_occupancy_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => userclk2,
      CE => '1',
      D => rd_occupancy01_out(5),
      Q => rd_occupancy(5),
      S => reset_modified
    );
\reclock_rd_addrgray[0].sync_rd_addrgray\: entity work.eth_sgmii_sync_block_5
     port map (
      Q(0) => rd_addr_gray(0),
      data_out => wr_rd_addr_gray_0,
      rxuserclk2 => rxuserclk2
    );
\reclock_rd_addrgray[1].sync_rd_addrgray\: entity work.eth_sgmii_sync_block_6
     port map (
      Q(0) => wr_addr(0),
      S(0) => \reclock_rd_addrgray[1].sync_rd_addrgray_n_0\,
      data_out => wr_rd_addr_gray_0,
      data_sync_reg1_0(0) => rd_addr_gray(1),
      data_sync_reg6_0 => wr_rd_addr_gray_1,
      p_6_in => p_6_in,
      rxuserclk2 => rxuserclk2
    );
\reclock_rd_addrgray[2].sync_rd_addrgray\: entity work.eth_sgmii_sync_block_7
     port map (
      Q(0) => wr_addr(1),
      S(0) => \reclock_rd_addrgray[2].sync_rd_addrgray_n_0\,
      data_out => wr_rd_addr_gray_2,
      data_sync_reg1_0(0) => rd_addr_gray(2),
      rxuserclk2 => rxuserclk2,
      \wr_occupancy_reg[3]\ => wr_rd_addr_gray_4,
      \wr_occupancy_reg[3]_0\ => wr_rd_addr_gray_5,
      \wr_occupancy_reg[3]_1\ => wr_rd_addr_gray_3,
      \wr_occupancy_reg[3]_2\ => wr_rd_addr_gray_1
    );
\reclock_rd_addrgray[3].sync_rd_addrgray\: entity work.eth_sgmii_sync_block_8
     port map (
      Q(0) => wr_addr(2),
      S(0) => \reclock_rd_addrgray[3].sync_rd_addrgray_n_0\,
      data_out => wr_rd_addr_gray_3,
      data_sync_reg1_0(0) => rd_addr_gray(3),
      rxuserclk2 => rxuserclk2,
      \wr_occupancy_reg[3]\ => wr_rd_addr_gray_5,
      \wr_occupancy_reg[3]_0\ => wr_rd_addr_gray_4,
      \wr_occupancy_reg[3]_1\ => wr_rd_addr_gray_2
    );
\reclock_rd_addrgray[4].sync_rd_addrgray\: entity work.eth_sgmii_sync_block_9
     port map (
      Q(0) => wr_addr(3),
      S(0) => \reclock_rd_addrgray[4].sync_rd_addrgray_n_0\,
      data_out => wr_rd_addr_gray_4,
      data_sync_reg1_0(0) => rd_addr_gray(4),
      rxuserclk2 => rxuserclk2,
      \wr_occupancy_reg[3]\ => wr_rd_addr_gray_5,
      \wr_occupancy_reg[3]_0\ => wr_rd_addr_gray_3
    );
\reclock_rd_addrgray[5].sync_rd_addrgray\: entity work.eth_sgmii_sync_block_10
     port map (
      ADDRD(1 downto 0) => wr_addr(5 downto 4),
      S(1) => \reclock_rd_addrgray[5].sync_rd_addrgray_n_0\,
      S(0) => \reclock_rd_addrgray[5].sync_rd_addrgray_n_1\,
      data_in => rd_addr_plus1(5),
      data_out => wr_rd_addr_gray_5,
      rxuserclk2 => rxuserclk2,
      \wr_occupancy_reg[5]\ => wr_rd_addr_gray_4
    );
\reclock_wr_addrgray[0].sync_wr_addrgray\: entity work.eth_sgmii_sync_block_11
     port map (
      Q(0) => wr_addr_gray(0),
      data_out => rd_wr_addr_gray_0,
      userclk2 => userclk2
    );
\reclock_wr_addrgray[1].sync_wr_addrgray\: entity work.eth_sgmii_sync_block_12
     port map (
      DI(0) => rd_wr_addr(1),
      Q(0) => rd_addr(0),
      S(0) => \reclock_wr_addrgray[1].sync_wr_addrgray_n_0\,
      data_out => rd_wr_addr_gray_0,
      data_sync_reg1_0(0) => wr_addr_gray(1),
      data_sync_reg6_0 => rd_wr_addr_gray_1,
      userclk2 => userclk2
    );
\reclock_wr_addrgray[2].sync_wr_addrgray\: entity work.eth_sgmii_sync_block_13
     port map (
      Q(0) => rd_addr(1),
      S(0) => \reclock_wr_addrgray[2].sync_wr_addrgray_n_0\,
      data_out => rd_wr_addr_gray_2,
      data_sync_reg1_0(0) => wr_addr_gray(2),
      \rd_occupancy_reg[3]\ => rd_wr_addr_gray_4,
      \rd_occupancy_reg[3]_0\ => rd_wr_addr_gray_5,
      \rd_occupancy_reg[3]_1\ => rd_wr_addr_gray_3,
      \rd_occupancy_reg[3]_2\ => rd_wr_addr_gray_1,
      userclk2 => userclk2
    );
\reclock_wr_addrgray[3].sync_wr_addrgray\: entity work.eth_sgmii_sync_block_14
     port map (
      Q(0) => rd_addr(2),
      S(0) => \reclock_wr_addrgray[3].sync_wr_addrgray_n_0\,
      data_out => rd_wr_addr_gray_3,
      data_sync_reg1_0(0) => wr_addr_gray(3),
      \rd_occupancy_reg[3]\ => rd_wr_addr_gray_5,
      \rd_occupancy_reg[3]_0\ => rd_wr_addr_gray_4,
      \rd_occupancy_reg[3]_1\ => rd_wr_addr_gray_2,
      userclk2 => userclk2
    );
\reclock_wr_addrgray[4].sync_wr_addrgray\: entity work.eth_sgmii_sync_block_15
     port map (
      Q(0) => rd_addr(3),
      S(0) => \reclock_wr_addrgray[4].sync_wr_addrgray_n_0\,
      data_out => rd_wr_addr_gray_4,
      data_sync_reg1_0(0) => wr_addr_gray(4),
      \rd_occupancy_reg[3]\ => rd_wr_addr_gray_5,
      \rd_occupancy_reg[3]_0\ => rd_wr_addr_gray_3,
      userclk2 => userclk2
    );
\reclock_wr_addrgray[5].sync_wr_addrgray\: entity work.eth_sgmii_sync_block_16
     port map (
      Q(1 downto 0) => rd_addr(5 downto 4),
      S(1) => \reclock_wr_addrgray[5].sync_wr_addrgray_n_0\,
      S(0) => \reclock_wr_addrgray[5].sync_wr_addrgray_n_1\,
      data_out => rd_wr_addr_gray_5,
      data_sync_reg1_0(0) => wr_addr_gray(5),
      \rd_occupancy_reg[5]\ => rd_wr_addr_gray_4,
      userclk2 => userclk2
    );
remove_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAFFFFABAA0000"
    )
        port map (
      I0 => remove_idle_i_2_n_0,
      I1 => wr_enable_i_4_n_0,
      I2 => remove_idle_i_3_n_0,
      I3 => wr_enable_i_2_n_0,
      I4 => \^initialize_ram_complete\,
      I5 => remove_idle,
      O => remove_idle_i_1_n_0
    );
remove_idle_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => d16p2_wr_reg_i_2_n_0,
      I1 => remove_idle_i_4_n_0,
      I2 => wr_enable_i_9_n_0,
      I3 => wr_enable_i_8_n_0,
      I4 => remove_idle_i_5_n_0,
      I5 => k28p5_wr_reg_i_2_n_0,
      O => remove_idle_i_2_n_0
    );
remove_idle_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1FFFFFFFFFF"
    )
        port map (
      I0 => d2p2_wr_reg2,
      I1 => d21p5_wr_reg2,
      I2 => \wr_data_reg_n_0_[17]\,
      I3 => \wr_data_reg_n_0_[18]\,
      I4 => \wr_data_reg_n_0_[16]\,
      I5 => k28p5_wr_reg_i_2_n_0,
      O => remove_idle_i_3_n_0
    );
remove_idle_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \wr_data_reg_n_0_[2]\,
      I1 => \wr_data_reg_n_0_[1]\,
      I2 => \wr_data_reg_n_0_[0]\,
      O => remove_idle_i_4_n_0
    );
remove_idle_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \wr_data_reg_n_0_[17]\,
      I1 => \wr_data_reg_n_0_[18]\,
      I2 => \wr_data_reg_n_0_[16]\,
      O => remove_idle_i_5_n_0
    );
remove_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => remove_idle_i_1_n_0,
      Q => remove_idle,
      R => reset_out
    );
remove_idle_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => remove_idle,
      Q => remove_idle_reg1,
      R => reset_out
    );
remove_idle_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => remove_idle_reg1,
      Q => remove_idle_reg2,
      R => reset_out
    );
reset_modified_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => mgt_rx_reset,
      I1 => initialize_ram_complete_sync_ris_edg,
      I2 => reset_modified,
      O => reset_modified_i_1_n_0
    );
reset_modified_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_modified_i_1_n_0,
      Q => reset_modified,
      R => '0'
    );
rxbuferr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rxbuferr0,
      I1 => \^rxbufstatus\(0),
      O => rxbuferr_i_1_n_0
    );
rxbuferr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000000000000007"
    )
        port map (
      I0 => rd_occupancy(0),
      I1 => rd_occupancy(1),
      I2 => rd_occupancy(5),
      I3 => rd_occupancy(4),
      I4 => rd_occupancy(3),
      I5 => rd_occupancy(2),
      O => rxbuferr0
    );
rxbuferr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxbuferr_i_1_n_0,
      Q => \^rxbufstatus\(0),
      R => reset_modified
    );
rxchariscomma_usr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(28),
      I1 => even,
      I2 => rd_data_reg(12),
      O => rxchariscomma_usr_i_1_n_0
    );
rxchariscomma_usr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxchariscomma_usr_i_1_n_0,
      Q => rxchariscomma(0),
      R => reset_modified
    );
rxcharisk_usr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(27),
      I1 => even,
      I2 => rd_data_reg(11),
      O => rxcharisk_usr_i_1_n_0
    );
rxcharisk_usr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxcharisk_usr_i_1_n_0,
      Q => rxcharisk(0),
      R => reset_modified
    );
\rxclkcorcnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \insert_idle_reg__0\,
      I1 => rd_data_reg(13),
      I2 => \^rxclkcorcnt\(0),
      O => \rxclkcorcnt[0]_i_1_n_0\
    );
\rxclkcorcnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => reset_modified,
      I1 => \insert_idle_reg__0\,
      I2 => rd_data_reg(13),
      I3 => \^rxclkcorcnt\(0),
      O => \rxclkcorcnt[2]_i_1_n_0\
    );
\rxclkcorcnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxclkcorcnt[0]_i_1_n_0\,
      Q => \^rxclkcorcnt\(0),
      R => reset_modified
    );
\rxclkcorcnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxclkcorcnt[2]_i_1_n_0\,
      Q => \^rxclkcorcnt\(1),
      R => '0'
    );
\rxdata_usr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(16),
      I1 => even,
      I2 => rd_data_reg(0),
      O => \rxdata_usr[0]_i_1_n_0\
    );
\rxdata_usr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(17),
      I1 => even,
      I2 => rd_data_reg(1),
      O => \rxdata_usr[1]_i_1_n_0\
    );
\rxdata_usr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(18),
      I1 => even,
      I2 => rd_data_reg(2),
      O => \rxdata_usr[2]_i_1_n_0\
    );
\rxdata_usr[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(19),
      I1 => even,
      I2 => rd_data_reg(3),
      O => \rxdata_usr[3]_i_1_n_0\
    );
\rxdata_usr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(20),
      I1 => even,
      I2 => rd_data_reg(4),
      O => \rxdata_usr[4]_i_1_n_0\
    );
\rxdata_usr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(21),
      I1 => even,
      I2 => rd_data_reg(5),
      O => \rxdata_usr[5]_i_1_n_0\
    );
\rxdata_usr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(22),
      I1 => even,
      I2 => rd_data_reg(6),
      O => \rxdata_usr[6]_i_1_n_0\
    );
\rxdata_usr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(23),
      I1 => even,
      I2 => rd_data_reg(7),
      O => \rxdata_usr[7]_i_1_n_0\
    );
\rxdata_usr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata_usr[0]_i_1_n_0\,
      Q => Q(0),
      R => reset_modified
    );
\rxdata_usr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata_usr[1]_i_1_n_0\,
      Q => Q(1),
      R => reset_modified
    );
\rxdata_usr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata_usr[2]_i_1_n_0\,
      Q => Q(2),
      R => reset_modified
    );
\rxdata_usr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata_usr[3]_i_1_n_0\,
      Q => Q(3),
      R => reset_modified
    );
\rxdata_usr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata_usr[4]_i_1_n_0\,
      Q => Q(4),
      R => reset_modified
    );
\rxdata_usr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata_usr[5]_i_1_n_0\,
      Q => Q(5),
      R => reset_modified
    );
\rxdata_usr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata_usr[6]_i_1_n_0\,
      Q => Q(6),
      R => reset_modified
    );
\rxdata_usr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata_usr[7]_i_1_n_0\,
      Q => Q(7),
      R => reset_modified
    );
rxdisperr_usr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(26),
      I1 => even,
      I2 => rd_data_reg(10),
      O => rxdisperr_usr_i_1_n_0
    );
rxdisperr_usr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxdisperr_usr_i_1_n_0,
      Q => rxdisperr(0),
      R => reset_modified
    );
rxnotintable_usr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(25),
      I1 => even,
      I2 => rd_data_reg(9),
      O => rxnotintable_usr_i_1_n_0
    );
rxnotintable_usr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxnotintable_usr_i_1_n_0,
      Q => rxnotintable(0),
      R => reset_modified
    );
start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => '0',
      Q => start,
      R => '0'
    );
sync_initialize_ram_comp: entity work.eth_sgmii_sync_block_17
     port map (
      data_in => \^initialize_ram_complete\,
      data_out => initialize_ram_complete_sync,
      initialize_ram_complete_sync_reg1 => initialize_ram_complete_sync_reg1,
      initialize_ram_complete_sync_ris_edg0 => initialize_ram_complete_sync_ris_edg0,
      userclk2 => userclk2
    );
\wr_addr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => wr_addr_plus1(5),
      I1 => wr_enable,
      I2 => \^initialize_ram_complete_pulse\,
      I3 => wr_addr(5),
      O => \wr_addr[5]_i_1_n_0\
    );
\wr_addr_gray[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in23_in,
      I1 => p_2_in24_in,
      O => p_5_out(1)
    );
\wr_addr_gray[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_in24_in,
      I1 => p_3_in26_in,
      O => p_5_out(2)
    );
\wr_addr_gray[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in26_in,
      I1 => p_4_in28_in,
      O => p_5_out(3)
    );
\wr_addr_gray[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in28_in,
      I1 => \wr_addr_plus2_reg_n_0_[5]\,
      O => p_5_out(4)
    );
\wr_addr_gray_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_addr_plus2[1]_i_1_n_0\,
      Q => wr_addr_gray(0),
      S => reset_out
    );
\wr_addr_gray_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_5_out(1),
      Q => wr_addr_gray(1),
      R => reset_out
    );
\wr_addr_gray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_5_out(2),
      Q => wr_addr_gray(2),
      R => reset_out
    );
\wr_addr_gray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_5_out(3),
      Q => wr_addr_gray(3),
      R => reset_out
    );
\wr_addr_gray_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_5_out(4),
      Q => wr_addr_gray(4),
      S => reset_out
    );
\wr_addr_gray_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_addr_plus2_reg_n_0_[5]\,
      Q => wr_addr_gray(5),
      S => reset_out
    );
\wr_addr_plus1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \wr_addr_plus2_reg_n_0_[5]\,
      I1 => wr_enable,
      I2 => \^initialize_ram_complete_pulse\,
      I3 => wr_addr_plus1(5),
      O => \wr_addr_plus1[5]_i_1_n_0\
    );
\wr_addr_plus1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => \wr_addr_plus2_reg_n_0_[0]\,
      Q => wr_addr_plus1(0),
      S => \wr_addr_reg[4]_0\(0)
    );
\wr_addr_plus1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => p_1_in23_in,
      Q => wr_addr_plus1(1),
      R => \wr_addr_reg[4]_0\(0)
    );
\wr_addr_plus1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => p_2_in24_in,
      Q => wr_addr_plus1(2),
      R => \wr_addr_reg[4]_0\(0)
    );
\wr_addr_plus1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => p_3_in26_in,
      Q => wr_addr_plus1(3),
      R => \wr_addr_reg[4]_0\(0)
    );
\wr_addr_plus1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => p_4_in28_in,
      Q => wr_addr_plus1(4),
      R => \wr_addr_reg[4]_0\(0)
    );
\wr_addr_plus1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_addr_plus1[5]_i_1_n_0\,
      Q => wr_addr_plus1(5),
      R => reset_out
    );
\wr_addr_plus2[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wr_addr_plus2_reg_n_0_[0]\,
      O => \wr_addr_plus2[0]_i_1_n_0\
    );
\wr_addr_plus2[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_addr_plus2_reg_n_0_[0]\,
      I1 => p_1_in23_in,
      O => \wr_addr_plus2[1]_i_1_n_0\
    );
\wr_addr_plus2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wr_addr_plus2_reg_n_0_[0]\,
      I1 => p_1_in23_in,
      I2 => p_2_in24_in,
      O => \wr_addr_plus2[2]_i_1_n_0\
    );
\wr_addr_plus2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_1_in23_in,
      I1 => \wr_addr_plus2_reg_n_0_[0]\,
      I2 => p_2_in24_in,
      I3 => p_3_in26_in,
      O => \wr_addr_plus2[3]_i_1_n_0\
    );
\wr_addr_plus2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_2_in24_in,
      I1 => \wr_addr_plus2_reg_n_0_[0]\,
      I2 => p_1_in23_in,
      I3 => p_3_in26_in,
      I4 => p_4_in28_in,
      O => \wr_addr_plus2[4]_i_1_n_0\
    );
\wr_addr_plus2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFF80"
    )
        port map (
      I0 => p_4_in28_in,
      I1 => \wr_addr_plus2[5]_i_2_n_0\,
      I2 => wr_enable,
      I3 => \^initialize_ram_complete_pulse\,
      I4 => \wr_addr_plus2_reg_n_0_[5]\,
      O => \wr_addr_plus2[5]_i_1_n_0\
    );
\wr_addr_plus2[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => p_3_in26_in,
      I1 => p_1_in23_in,
      I2 => \wr_addr_plus2_reg_n_0_[0]\,
      I3 => p_2_in24_in,
      O => \wr_addr_plus2[5]_i_2_n_0\
    );
\wr_addr_plus2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => \wr_addr_plus2[0]_i_1_n_0\,
      Q => \wr_addr_plus2_reg_n_0_[0]\,
      R => \wr_addr_reg[4]_0\(0)
    );
\wr_addr_plus2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => \wr_addr_plus2[1]_i_1_n_0\,
      Q => p_1_in23_in,
      S => \wr_addr_reg[4]_0\(0)
    );
\wr_addr_plus2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => \wr_addr_plus2[2]_i_1_n_0\,
      Q => p_2_in24_in,
      R => \wr_addr_reg[4]_0\(0)
    );
\wr_addr_plus2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => \wr_addr_plus2[3]_i_1_n_0\,
      Q => p_3_in26_in,
      R => \wr_addr_reg[4]_0\(0)
    );
\wr_addr_plus2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => \wr_addr_plus2[4]_i_1_n_0\,
      Q => p_4_in28_in,
      R => \wr_addr_reg[4]_0\(0)
    );
\wr_addr_plus2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_addr_plus2[5]_i_1_n_0\,
      Q => \wr_addr_plus2_reg_n_0_[5]\,
      R => reset_out
    );
\wr_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => wr_addr_plus1(0),
      Q => wr_addr(0),
      R => \wr_addr_reg[4]_0\(0)
    );
\wr_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => wr_addr_plus1(1),
      Q => wr_addr(1),
      R => \wr_addr_reg[4]_0\(0)
    );
\wr_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => wr_addr_plus1(2),
      Q => wr_addr(2),
      R => \wr_addr_reg[4]_0\(0)
    );
\wr_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => wr_addr_plus1(3),
      Q => wr_addr(3),
      R => \wr_addr_reg[4]_0\(0)
    );
\wr_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => wr_addr_plus1(4),
      Q => wr_addr(4),
      R => \wr_addr_reg[4]_0\(0)
    );
\wr_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_addr[5]_i_1_n_0\,
      Q => wr_addr(5),
      R => reset_out
    );
\wr_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(0),
      Q => \wr_data_reg_n_0_[0]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(9),
      Q => \wr_data_reg_n_0_[10]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(10),
      Q => p_0_in,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(11),
      Q => \wr_data_reg_n_0_[12]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(12),
      Q => \wr_data_reg_n_0_[16]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(13),
      Q => \wr_data_reg_n_0_[17]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(14),
      Q => \wr_data_reg_n_0_[18]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(15),
      Q => \wr_data_reg_n_0_[19]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(1),
      Q => \wr_data_reg_n_0_[1]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(16),
      Q => \wr_data_reg_n_0_[20]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(17),
      Q => \wr_data_reg_n_0_[21]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(18),
      Q => \wr_data_reg_n_0_[22]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(19),
      Q => \wr_data_reg_n_0_[23]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(20),
      Q => \wr_data_reg_n_0_[25]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(21),
      Q => \wr_data_reg_n_0_[26]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(22),
      Q => \wr_data_reg_n_0_[27]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(23),
      Q => \wr_data_reg_n_0_[28]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(2),
      Q => \wr_data_reg_n_0_[2]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(3),
      Q => \wr_data_reg_n_0_[3]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(4),
      Q => \wr_data_reg_n_0_[4]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(5),
      Q => \wr_data_reg_n_0_[5]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(6),
      Q => \wr_data_reg_n_0_[6]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(7),
      Q => \wr_data_reg_n_0_[7]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(8),
      Q => \wr_data_reg_n_0_[9]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[0]\,
      Q => wr_data_reg(0),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[10]\,
      Q => wr_data_reg(10),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_0_in,
      Q => wr_data_reg(11),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[12]\,
      Q => wr_data_reg(12),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => remove_idle,
      Q => wr_data_reg(13),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[16]\,
      Q => wr_data_reg(16),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[17]\,
      Q => wr_data_reg(17),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[18]\,
      Q => wr_data_reg(18),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[19]\,
      Q => wr_data_reg(19),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[1]\,
      Q => wr_data_reg(1),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[20]\,
      Q => wr_data_reg(20),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[21]\,
      Q => wr_data_reg(21),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[22]\,
      Q => wr_data_reg(22),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[23]\,
      Q => wr_data_reg(23),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[25]\,
      Q => wr_data_reg(25),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[26]\,
      Q => wr_data_reg(26),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[27]\,
      Q => wr_data_reg(27),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[28]\,
      Q => wr_data_reg(28),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[2]\,
      Q => wr_data_reg(2),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[3]\,
      Q => wr_data_reg(3),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[4]\,
      Q => wr_data_reg(4),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[5]\,
      Q => wr_data_reg(5),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[6]\,
      Q => wr_data_reg(6),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[7]\,
      Q => wr_data_reg(7),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[9]\,
      Q => wr_data_reg(9),
      R => \wr_data_reg_reg[0]_0\(0)
    );
wr_enable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0FFFDFFFFFFFFF"
    )
        port map (
      I0 => wr_enable_i_2_n_0,
      I1 => wr_enable_i_3_n_0,
      I2 => p_14_in,
      I3 => wr_enable_i_4_n_0,
      I4 => wr_enable_i_5_n_0,
      I5 => \^initialize_ram_complete\,
      O => wr_enable_i_1_n_0
    );
wr_enable_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => wr_occupancy(4),
      I1 => remove_idle_reg2,
      I2 => wr_occupancy(5),
      I3 => remove_idle_reg1,
      I4 => wr_enable_i_6_n_0,
      O => wr_enable_i_2_n_0
    );
wr_enable_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d21p5_wr_reg2,
      I1 => d2p2_wr_reg2,
      O => wr_enable_i_3_n_0
    );
wr_enable_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFABFFFFFFFBFFF"
    )
        port map (
      I0 => wr_enable_i_7_n_0,
      I1 => d21p5_wr_reg_i_2_n_0,
      I2 => \wr_data_reg_n_0_[0]\,
      I3 => \wr_data_reg_n_0_[2]\,
      I4 => \wr_data_reg_n_0_[1]\,
      I5 => d2p2_wr_reg_i_2_n_0,
      O => wr_enable_i_4_n_0
    );
wr_enable_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => wr_enable_i_8_n_0,
      I1 => wr_enable_i_9_n_0,
      I2 => \wr_data_reg_n_0_[2]\,
      I3 => \wr_data_reg_n_0_[1]\,
      I4 => \wr_data_reg_n_0_[0]\,
      I5 => d16p2_wr_reg_i_2_n_0,
      O => wr_enable_i_5_n_0
    );
wr_enable_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wr_occupancy(0),
      I1 => wr_occupancy(3),
      I2 => wr_occupancy(2),
      I3 => wr_occupancy(1),
      O => wr_enable_i_6_n_0
    );
wr_enable_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => remove_idle,
      I1 => k28p5_wr_reg2,
      O => wr_enable_i_7_n_0
    );
wr_enable_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wr_occupancy(2),
      I1 => wr_occupancy(1),
      I2 => wr_occupancy(4),
      I3 => wr_occupancy(3),
      O => wr_enable_i_8_n_0
    );
wr_enable_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => d16p2_wr_reg,
      I1 => wr_occupancy(5),
      I2 => remove_idle,
      I3 => k28p5_wr_reg,
      O => wr_enable_i_9_n_0
    );
wr_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_enable_i_1_n_0,
      Q => wr_enable,
      R => reset_out
    );
wr_occupancy0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => wr_occupancy0_carry_n_0,
      CO(2) => wr_occupancy0_carry_n_1,
      CO(1) => wr_occupancy0_carry_n_2,
      CO(0) => wr_occupancy0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => wr_addr(3 downto 0),
      O(3 downto 0) => wr_occupancy00_out(3 downto 0),
      S(3) => \reclock_rd_addrgray[4].sync_rd_addrgray_n_0\,
      S(2) => \reclock_rd_addrgray[3].sync_rd_addrgray_n_0\,
      S(1) => \reclock_rd_addrgray[2].sync_rd_addrgray_n_0\,
      S(0) => \reclock_rd_addrgray[1].sync_rd_addrgray_n_0\
    );
\wr_occupancy0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => wr_occupancy0_carry_n_0,
      CO(3 downto 1) => \NLW_wr_occupancy0_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \wr_occupancy0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => wr_addr(4),
      O(3 downto 2) => \NLW_wr_occupancy0_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => wr_occupancy00_out(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \reclock_rd_addrgray[5].sync_rd_addrgray_n_0\,
      S(0) => \reclock_rd_addrgray[5].sync_rd_addrgray_n_1\
    );
\wr_occupancy_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(0),
      Q => wr_occupancy(0),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_occupancy_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(1),
      Q => wr_occupancy(1),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_occupancy_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(2),
      Q => wr_occupancy(2),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_occupancy_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(3),
      Q => wr_occupancy(3),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_occupancy_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(4),
      Q => wr_occupancy(4),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_occupancy_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(5),
      Q => wr_occupancy(5),
      S => \wr_data_reg_reg[0]_0\(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2019.1"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
Wm3a4jvkyGrJZbUauuLXJ9hSETgdMDgCPFsCuPnH2H4u3XzFQeiouXymgo7r3DTsWxLBdNXB1kBw
aIPO2flcMw==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
m5PjR78F7a42BnSusGfvvWj/QhWwotzIhwBCJW0i0LrfPwNwGPqKpNAQM1dzEiOzB1pzZo3VRp3U
bwm8WAGWUI9ypgFzNjSKj63wvhc4c7u6YY85oI882gCZwZqR2iNYrwb0g8/9XKNzS4hQFvelhE59
h/mmXPxRu+d22JXoy88=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
W9Bu3QEBmjMzC7jBBiTWRWOO/jWYVOYWtIj1Z9UAZu7J0a/Me4XW1r3L9KMXGN6kDZ6shbQl7Dhn
PItoK4ZO+tg4Z+op88cmEPKEOCC2v9Xp4NG3eDSQxBLPPLMjtZQF7MO4jbNd2Frxv8c/f6Ex/aLk
GLNFcGgC3ADMDK7VvitRgxzLlLNUV1wLBFAxuJl6GpU7wViTS9XDtI6GWDJP/sY4WIm65+FIogrC
HXcimmf+7r3VcayRH4ieg3cDDc6/fFbNyW6JXAgnr7M/f1Yna07GwBK/tU60OaJLhaH8xcm0vspO
05Sa1ZyNSwEebSyvPA8TXsgDy+ZfPOdMfSEFDQ==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
FanA6tLNPpCDSFm/4TsARI534TDtWiBwDvFTbPWyGqs0WIBrTbxISmUysC2n8daBbyCS6brSraIT
130pvrFo54Qx+Pt1lQnArh+xRSI2csNCrWlipa3OkbvTyZRj/b+l4So+zoypyhTUjL/EZhClcOEG
5UqNJwdApGOFG/voKFwEb1ACfjkPF1V0m+TBLy7E4mSphCL0PODRvqRZbgzB95QFUUYJ+ckkvcHg
PUIzewpRNYiJv5Hc27B9d53qLQ87V97LArTAVq8LeysK5nQ5Oz1JbChAN3lmld0SFjGyOlZGRiXx
zrB9gmxg6/Juz914queERuduj6PzqsgVJ2yalA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2019_02", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
a/oDlJwLfw0mogzk94c3BOQGW7A1C/4/v3vkQo2GbvdvVEefPnuL2CoELnU/tl6MDTyJY/rmbkyo
tP0U5dYendR/A2WAQ29p2XNTAMWH5vFDSBsKI1c9KXUnqlRPD37invxjcT3d3MUJqlkzextzmEpn
0zjQmDNGyL4P780kw7GeSrJFAi8eWAH1gZPq5gmsr10C1Qhurf5KO4cEm2O7ej+KB44WERIxGK16
jI6DI6qY0Mvg/XrXwYqv9oKWO5y8j4HYukcwq2EPRx0t7lBJm19eEWE+h0Fyup6Ltd8I/jOXumdA
4N7s0eQyqb7kMCeIny8ZvCPYPIyoZlENCDCMTw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
CI115QVslbgGhSQ/+tptFY3YHAfLsU34XRxxw8MwYJpvrR6wGuEhGoBhpEJHklnCbuo2qIzSNa20
8d+itlURFKzEzM0ZYHAbZE0dPlnoj1OYi+qYyY+zl2ckxIu2n6HASWwLwP/iP5RdY/bVvox+rTAz
4KNf+GF+zFnlSK5ouDc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
KyiBtaeIzS3dXkv/i+e1WgTlP6ac5uvuOelr3D06gWpZiWb7GComJaWBVS9SQMJttgynDaUHTsTx
IO/feN0kMifH5PWr/W0/Da45W1d/ikmvBk+vitywM5uPrzP9+9yHsKCxDrF5QLfFb/iVB5j6ifsR
Kk6k9hScI7s1CghuXS4PT5YlX9XyJP2XHUYYaFTrPo+TmNrvMFMYJM4uV1wPz9D2J5kQy3warHOi
pg4heEOV4Cjqn2I7K2SIvT4tIouf6ArjSho43Rngsa0oZ4fmw5OErsOGXLQl7sSRDhTVzaJTtkjZ
64tEHp4tz9UMmrT852zZk5dOt3El8NleWtwlig==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 33216)
`protect data_block
wSoewZSIdp+Oq+iI9igwNYp+QaIC4hmPhyHMKpIoogjeFz5RXxHULEcmhSC6I4DUvhQkjlmsonUl
1jxp/fDtnqU9FgMVAA/Adyw+2OHq26s3nSNRxAmVNYkbI1nU9b3Fk4erJfpPFxxSgQTsm4zj+Bd5
vzQAaYiS05c95xxNvJiApZqvWHswlySIpjvNliafdAT9RcCpiUthNaJmNx3qJzxFOkYpji/LEmVb
2lBPGwlgoZApb8C8BfztqnpDAhCb54Ie/8gazn6kOX0aERNr8evf11f4AcoeKRXgDUxTzoSdoPJU
7rH0HuVHhroTTvdG80tzxP85tNkXLysruw4B2p1vkMuSXcUgS0jpZBxgAM/cOgocKGo1LAy/oESG
y2Ih8+ZjNxq9gcxiNe7nY4zlkVkLqLNeo7rjgfRJPKLFDwHZfqUJY4+4ph0zvzUvC25tV24tdqL5
ACV8z8KuRubXFmifNKyXQPMnkFElNkt8EiDVsDxzf2DOPHhPnLphaPoMpat8FkA9yg+UY6/TQLpy
vtNtj25nZ20cVOS4JGVM7UMWePiMGFwa7LNvvezdPCzmOsCrlwCgtt2sYvqJriD5raNBPOW/PbcM
9Nmt0JLCZ+sHCWWemKckSMY/EGu2uyUyEZwr9EizovlX74/XKvGLuiTzbBbcqNkIu7dYji4zjic+
cLS0v8xMMSeBN4PzgtGzw4u24rn7/gGdNDk/IIVEXj24PU5WK9zrbFzcZfX+J8m5MsKsxPqXT/d5
mo7vVW4OZH2OAWfFIxNEfT1A5npnDVQDTGL+FHEVsv12n2pP7TrAlgOGOc85l2xHFUp9f+hV2s4y
juGsRRn+Z3cFtBHtb43Eu10BmnK3dZQaoCivzpGIL3IsacVWqTFDiRtsILsB3g4Pq6WKnf5YvPsd
UJwBvZTohSv37lfiAeabBV03D+Auda3moL6yKaqOTKkuS4qc261JkoLl/+gTD85IrCawDC+aVSQz
zNIN0JjSW05tGzMdeJqwTL9bWXG8Eh95NpiUHegoMAHLynk/vwgaiR/Jw3U0DuMJdS+jqa/zEUwJ
p1Qcn9EZdQnyy1AdGSKNaA2JgI4PJmd0mQNzG1HFK3M7gvJKasGRdI+vvnlDykMJGHR5aC0JAkej
L8SEcCm4aisqnughb7NkdVcPG10cjOJsyiJCKp7eJc2ejt6ovU9vQjliG8ELf/yPStu+qIu3uiR+
j2rcjlgcj9BWYRfcz/qHOJWLpbVRVCrBUI7OA7N49hDllUiQ1GWnEfbXioZClrQ2IXiplCXDSk4X
Dx/VZHAYKwjZH7CFp5yvxnJZniRFMUlfYozxWE6X+gxYeyp5w7p7M3ELX7DxaGZLZYxMMjXtIg7F
fYDdKM6EsHhmXGjbWoXcxSsu0LFi2hHVuz/hcm0Ln0C4EW0pM2KrizwQo3WHxU7FW+3AG7OKxSv3
+3Di29ipfWsIIBiccO4eWyBlKV0Gh/OimtUoXNwDJnnqDge+cX0t5SiybcLWvCYE4Vcz2Egmx+aq
rox5N5roFAEg29d07/0FI9ayuzaFjGjjqpf8XvrHQqai9DZATbGPLXtUCzV8c/J+Da4zZd3zpLlP
Bb4TRflVzY9P3N0LoJQZJSuskiHxTWgYIdIVqrnsiIwOZitS/B0McVRL715VB1sG9igadGODxAP3
PtJ7n8z8lTVG8hxpADeeit+OZVx6BZnBkjzKJz2A1mK7VwrCVaSKTD/ZmPm474C0koe81axbswx4
tbdIkO39PGZEVH4rbtAFcL/aePFrVl4HFyHheApCLPerOWrljAc7L/DFH3LaAsPf9AQIrGmMEqTN
8mm2eJ/5CdaAVETWSH23JoJCaSnu0rfiE3XEwpFM90oj7IExz6dq8gj7yMZ6V8zkH7IzMw/x/O2m
L9kWQpWdxwNa1IaYlXCnhePfuQCTRZD2M3UUhDjoChyUKQisp5wI7lbD+8OpUtsGJ56pmmLPE795
uHHLQhmVvBO+4Ixpob21Xewvf4r7wwRiTilijsL4CifK4gj8hSiEgTb3KYk1eI63YytnnMV//Gfi
OREmySe7W61OySncKVKHo9u7ex8gCPGsINvYaWh/mxZjAfDhdV6g5sjkkQi2rNt6/CvO1UfWPSxS
k+fpc/EQ2pnk6RNf1Py1kf43HcDVjoDQn49vTxIfvtfUZKhYSbUE2NhkTwv0Ro53pK8VQDcr3uUo
Tw/BkvXbbmKqTIEWcIRC/UsvBDHrWAVbOGaoRzKfhO68A38rVRe50fpdwHfkrxiXMQivhB280vuC
60wW1O1ezVdii3ZcQUIlUAKyJ19Oll//auf01bf255V1RHzdJcWKLyqLJCu08wVDYKua/oq/cGjY
sokR6uPJACGq21zBrsC3nrNZfnGOxXw5Tan92VlyeijcZeX70Z5Oa/3GYT/il9jZ0CB5KxwLsD4C
2YMdG2g7XSwPVado+HtWGYN8SZzLqUYgRhQZxmXcT37FnrhOtu90ws415qdKpjUgcqoLq15lP9zW
bLQzyp6E1znsglf0yKj5TuIKZ6WGgtgLjjhxm4smTGPvXjHWErdBb4iepvDGW6xslFn4p7Eba4+N
+UORuwpCAL5f/SRkOlmA0kQNbshLpLsddKTzsnEZiT3vLT22FvL569bPb+tBh2rEgzaX9K1wSQMx
UOsfhDbvJcLX9s226GfBXBfcs0iX3BNGnpiAHEnx0fsoQwybX+bSGmf4yLH0jb0OPZgfvFbPsOXJ
03dSB+jjqwFnS4QuC+qgdFOpdoRSU5RRJjJgTglW8m6aAbpxv3/JVh7/g0SDIJJD3Fjob90USoJZ
kC9+VAU+IUsHm/+0/1SItEn7TbrQga+6t8FTCmKgYxTq/8UNkAssO5b9pyBA267GakFuVNAl1RcH
Odr0B6VkMudTNrfHUZv2FFNOYVFYhRcEU/5qmo2345hszKaLtxu4xGT95b4YG0B5f7hwtlATsaGx
EzcWmwIkrvoNDA2uBrvGUCuB06Iq+aYUM0k9sZVgvXwffwrwvfazR+JF62er8MpR5D0nKqfY6Mww
lG0r8PL3sj2WHVt8hbxNQNbGpmLd1r3jfC116Iz2vHh+oh90DrQ3dYrAWFKDO+cBHO4PVLimluJV
5CdtMrR+DO3D8t2YiVzalnH5znBXnPykbg/nJUdAeN4g3lp8Fq943dHHLOcI/MUAV6q/ibgYS7Er
69FWr7vapHKs2rTMXFpQZsIumDvlFhPM1KyjAyN23DfgF9xHKsLyeMjyv/vDjR5Bc1RDHzoQLnJo
Nz5fVQtgPtYExI+QkblprX8kntNQpiDR2lggKcDJs8XeRxebEP0n5Pz1TKkGdBUj2l1s4ArzYecF
TVHKmze/aJsWyVhLZEXVv0dQSKnr6iQ//k9vlOYRg/NniJ+VroOxxz29ZyZXWMZt5BPbSVmX8vlu
Ks8MDLi+eRgy4RiFfMDnG12qruTvr6/lITbX9jNow5IiYthMJKu6vRqXvruFAGMTycr3cK/CNfzb
yW0yF/6J9ndPmcJkj3R9N781ffWklie0KIYxUNrxRArPuxEsK06Gt/csrMoar6LXrLCdliEnwWTI
SC+bKGYSqmLCrQvrJx3zbmuhQCXVH67wDESNRDhWUVYzJvcPoIfVJvVnGrjBxs9xEGYA9fWKpemO
/W7DEX+DExlemXNGc2TySJlxDqso/8+X0lQp7L+EzCIil8v7scZRDVs5LqznoVpWy7Zdo7Je/KGE
1XhNjvBgYv4TCMfEwArTCZogvd3Hk4W5UBak0TwV/E1LS4kDoEGWXEcrCm733Pew/kuA0HkPQijX
v7CI3j442pYYBJFdHmIXhmbGMQP7bPHB+UoF9sdlO2x49aBgowSmlLNQBE+wv8mfBwDtbov8gWc3
iJlqhMNgmdzQmMJKcNtkiYetSk0nNjFRVijC3Ow9zncs0+58eiqb+sBceiZdfwK4snxJV7GC9wKd
X7GZ/LOpn6H1LMiAF2Z2h70eNLOV75hW0uXBzA95zUA6e67rSI+vdFFkI5l2jXFkd28wRsF0Hi3j
ouZYjK4t4rRhtmfbujDXxDMYMB3z8M4krsF9ia2TWNTg0cXyJ67Uguu1WC5BnAMR70r2yAFvZzcz
My/m7G0SVrwVXvSzlFBQ4r1TQdiHLysDISd3Z/m7rAuTrnsub972OXg06v20BghmvF7YlZzCEtxF
jkoj+YdiMcbcMPGOThNuGy6YJBCZabMfbX12xacg2+gu49jKQYERCSZBK87P6v+etwCrz1KgiVUv
IowJKeheD7J3ZACVPrYFylqERT/cG1MJgo/b9hPPFWGf3I+CvsoAE5x2awK1fKl0cWiaxx58CAdq
gDJnxxXbluxyCrFFi80tv4bPLK2rAgXBqvVmCP1NkwdmAfy92AaPVLgfZwJoSc3Sz80k+mZvcijz
VsiiHHj08vzxdt5xPack7tcGfSmxRO3OyLVjR3DyMXw5YRaLzxONmMpFwwdHy2P6eU+0CCOuR/eP
Ae2pjOl8KuoL8W3Ci5v0QvmxGAUYYQZHObNmAffVYpknJsUH/9xU3Jye0LtXZdbuz1jbNfAl4DVH
sJWGsOawfgJ4gxEvCo5/JXN0AJE+54mxGl1B731GgnEALB/eVOY10WT/PSgB8lMJh3xQMP2uQfvO
sJrVlJVZkrYpqATVrRqTOskvSFPmS+FtySo5p3RUZmB51i2IDure+VbeYODEdwVGSIwCKZefrhdk
osWySaKvoR0pXeu1ayFHiw/66DmEU5pfDBBJNmu6IT1ZH5U9Iski/Z3QE1m8b5u39yHAtJKQKIfG
NpA1kxMW0sBUYSv1w0QqwzbDuq++ctHyKaZV1Xp+YQcl9WKYUQSPNVGnkTDOHknrRQfQqWHla3W8
PzfjIw6Jr6F+ebe/JnbgX4TURMx2ey4BOl8FXDq0jODkXoS6Qi4YuJ5wwlpHnRp6lSluchEJL7T1
z5f6ZVSul+eH8/FsQJHZWxgawVuXmS66AO6orJRecF4Mbly7Be2VrD+DMrB4VCKLZqKbdISTQDjI
t2o6PEiN5dLrZhdNV9ghnEg5AD/ShkRkmVYyHLvN/7cA4E7y6buFYiTzV14eC7aPmda+2ZuhpIYG
OTFhSr/iNAhMf80EEday5KoqPO4bxoAChlxdikO+11gxM72UZZkJ9Zv3Q4WWlUVV7yh1+HB8ijiU
ZTGIouPHk4JRDDs/i1USF1JodYMclUSij62W7D5DEbNYkiaGvF63N0mFj0TbE/0YryISTdGNQw3O
z4w1rMaI16L5BLtUcCVxKFR/3ywPVG1dvduxoOpxwWzdN4jcRcZ1oQvDJiTe2uCi3CXtphMDulfW
F91uGv8aBhz2uvl/dDwBWk5eRcBsEGfEmAHxU7wSWIBHVDzKcAzdjHfs6b0wI3pj1Gwk9Pm6W8mV
SJ9UDhqBraqS0vii/zkIcSQqom1EKqSOCsocTSqdwSmoFA8MP1rNAiltlGypKTIss2SMIOIWjUo2
ZBCNwOAv1IjCWSabw2q95F3GemRYhyRsN2Effx/X7I+8xYWqwd1xLKhKkd3BqGEQlOscCbdcQuQS
PYSioHd1MHNbgzu1a2hXSSOMwXztoIxqZXlyUElLMPkA/9qpEupru1EaaaD/RchQexjvTGef5h5J
OAEMEWk3mEAO6UWGGVv/s7pIWCId13VzZLzqf2alIprRi5BLMuIfL2xnO/SJTT/lbIxdCpasOpj2
UVVVu3vAWRmLs5vXRLhg63begT4pgQrDIqTBbteaPsVNALlneeBPnRD4uJDWyuyQyTOVd4/ghAdv
HO96UN2mcKBRf3D61yzHLCUFxCG6fMNrlBevetZkj7Y3mNXN3XnnqIsun1hAwXPOMAt85UTMQDGN
D7yO6iXMMf7/PZ1FHi3RRo9egbapvA5rfeuZdpr/IoPUc2/ICzpyjK0NUwJRneY22x53/NKe5ITV
4bndtVDNQyRPBuH9HJ2iJ0KwKN/BQTkqaCrMnPLBLca9VsBS88KJuTyUwdRhlTropNaGZNTAXYBO
/j/r+UYxMnYpMLaT7q80jQkLJ6bHhNg2a9opcoRZWIIoucALg91AGBsVRPedjz4P6d2DUqb/pWJF
2YbIftjez7hbS2CNKwBCFq1zXimqj9DCgKm4twxjJXm08uhjqScP7EgHqnVZkechEghyLSyjVyIP
sHx9X021+Lw9D913UfZBUegEyN8nA8gzaeHOLjQmqz0hngYcEJJOfoO/906DE27/4ffmWesAlQqi
3f2xREf29g5DSDpysBu8ikl8lQLPnUpNldktL8JgkXgoA/FTdetb4sV4sDEfQGxRJeevHd1C6Deu
K66bbmhD9QuVt3LRhvAIgNNu80LvgxgjUNf042jZ/ZpOyexgMGGp/CpnTpDW6U7AwBqd7kPfBt4I
pnYnP4EswDxfPB6RgjO1Lor0/lMrS6Joa4C6zjVthLmX14BcWUbBKWZHhIL+ipIsgEJRCY2gtGOQ
d6KhNG+W9gWQnhfHFWBhl67UJD2stvKOFT4pEDaGsvyZp+9hvm0ruXrw8lREcVgwL7nJfgaZ04go
3bptIQM+7elJCSH2wkI9vVs+WxHTbtHMy19ApK3XkajE2D9lMODba6c4sNZ5hdGADcllj8XzhnoA
lOPx3MdmNqbEAZaXgCr5hDfvw9tj3Vb2scEby6a7aAOyR1ggZ0JEoRr5gEmXhcaXLQl2PRKdcFhH
ysrvrfyldf1EcbDHxHnomf/0eRwhSloqGSMfAUvbjORP21A8aIp32v+SvJA2Ndi97lTzHG7AV8yf
r90a6+8tjWAslBAApGdsUOwsPMAZyJfVOLax4CEdfKVce5gx4NL+2wZp7/6eM1pfE2/pScyTtMfn
El1aOrbcn7l7KX8liKfooAwu8GufmuYqeGu+2NKF5WXPgwcBT3UY2ajyJDIhlTK7qFhNOh4lrwO/
VUGCgUWLh33W9jZdBTG3LiYn6kBYvD/hOT8j1SOe3yD7NfkCLqqB9O2mV1M9k6CE6Oi82nJuP91R
mqiU0fMAT1rh6MJfZZLdLI9K1hXpbiaDWsrWQitXO2kHjKcHpHczbCpcQUrROvTKj0g9e9D8ajt0
kwCt7uBtouv2GgvhHp2JTH8sYHKVTKKE9bbJM8bUD8MNF7uw0oZzHxdzqefguSi2HBzb5fIKtUNe
gtZq9GBVhEQeFc5fjgq3gfiqaqnQUMA/1S+ycJWgYhgWov3t66/BoXELNUfsX4i+31vgJtOnmMrF
ADaYOn8IMCi5MMNdg3/+mA0g0yWajY1p9b2gCaPZup/K8ExfMV0PZzaziPWuvxD9/LjA3vGsXt8i
bphBpBPbDO02IEeV/8cn1bLCJwq9srCbBEsvqyEPq1m9lk2x7bbj623pFX2NJ8ssP0dRTTdpKkgH
FOqIT7yRYnFXJ6csgOhuao8YrARKceehWeiL8LY3z9PV82X1VT3KgTAve+l2E6pRSYGLfGKEfuB0
qrUn6hmesIzXQscIPZzW1+h+L/OXTYKeX0m/wVg2+ovDKXUn9wGQ80sNcriKr8QVem0P/LdiMVMu
MlgErCgm2ad7jAjdbVBqIrnDmgylDsRoMbSx6eO5mJsvM/hUanADJAVL6/l/2e9zn1tHx/4X/kJA
jLqGeZ4AZ33a7H0hu5MUCRasUwr9MTm2MAYnterpCuBf+OM6ZhpSLu7USflflUPFFBLO5UKhY8xx
HOFHG3J3XBQlhrWfVyYJnv3IxTFWw9Wf4FpyzwHz4OtgpT6mXWDAJHjv+Idd8rKJLU9bIjt0qLNT
1p9Wg3ac9wFhV3G5ZLMUhDah4XNeFNHbbZA42ZIdnZi7OIPhRz+iROCDS5I+iDe0d++no+lqUPKp
vAtyiSBaumUWMdtiOhevYu+Oit+VHBnBcFcy5FvmEFcib3vspsDA64v/gJQniFwiHy2d3YpJ6bD1
BAEO8eDQkpvdB/pJ0T6wCthlYKDajGqCNoygaZ3xurm7CJ23C1NPq6I2+0oouwdWP8y53BoBJbA3
XHw8u3ZiMZLud6S+Vjp/zY7seiACeGjGMCoDwNN/5M11V7hb0vqAbCPANk1N9WJKT7Sw3P9xiCZC
JWv0gMM57S5gM1DXMHHbfExu5/UrKgHoC8FesdGTLEsCh5uGXdkloYnYnksFS5Sb+haqgYdCe/vu
pHiCl6F+rqlzYw9/1c7RgRCIEX63zv/a2QNtvf3sIT+8O+Bff1du/zZyUC1I5qpWU3nuZpPS/+lf
W/L1O2RC/OTVWvUOty2UK8PTjKrp3GPaQ8dN462qAlxzn8gx7aZTfeF3Kf98xUjxXnv4rOwbxXDN
E5OVisSCv+mH39TELxrCut4tsbhlEEFVgFu8d82pFNrk8q+sACqjpBIm9zmXTY2B+VrkpDFOzrRK
nN8OHcKbs2GXV+CROh87l+V43DYWd3adnArFkAHutdI1nxZBYscz9lbu0mayyLfYyCfP80Um7anz
YcBTfNgPBDMbpScVToPg21sXowpEn4RRcBOilikjDllfGPnyRu4Zdm2YFnwomX0DHPk0AgfWwEqe
15GwnUesgDNyvMUZBoDA45RTABSB/KJK/wDzBn2BPUVfAq3ukSOefeHF7AoV8ZJWrQ7YCF/2ojQZ
c9a1ydsyavezLKhOLxccDoUoyHmD/UcJ3JmqrAW6dMTpoWSO0qf/7997f8evYSARDSoNwXElfuvv
Bdlq52RdVKCvm2euuCwxa5s8+cRFUC0U5kecL2S9Z7Vf9ZutrkK919HA8WSjkgMlGXpau/lwf3cO
RvDrkf6Y2d1GajNl5aJp0o6mxJYLe8WtaJ3YJZJ5F1HJKn5kL1w0F1OyiH2CVy0ix1n+sQpJ94qR
c6tsXEQO7MR1GNjpdgTdEKr+JeTRtt1UVbtesfzGs7/CXHI0oxJyNta3aHDl25/ljWDkRvDbNJyi
JdtXVRJ5QgWp0DDvZpHfUoxXyAksqJ9eZY7gIL6R27lTSRtpNSUXJoWJkX4xFklCOmpsZfdE+pnR
B6XapBmCUQUeZ7DIDGBZcZxnWXnL9y00v7Vge/H4x6fXLY0sa1k1d+nwQPEyfkfgohVsLYqYaSFW
TF+uHtSShpkyj1Tr8JHqX59YlgOYNGK3qq8UjqGAgBmkGx7BSFzGT2NPoNA5KJ3klhkRCe90ieRN
ASfijK/cY+9Wx8ak44dn7kb4FpIk9kurk8FWD92FstA7v2/OOMdhAmHbbMmcyDl8JfXTEw9P0A2B
H+e4u/BtA0exHVUEM0d+ciX4ZbTPeUOTpCtBmVca4qNAkxctQFIdzZxQF0WjNLF8vlIA1bx1JZ7h
9Y7MueXqOsD8KafN2JZl5T+eCLG/zWwL38IAhEjloQ2ED5QMeNzXld5agrA0vrMEaPJihyiiDKAQ
34ma4NtF+PCfdcmsypGjGgcvih6uGiRGxgTTjPueB4980s270/2xuPP5wA+BqOBUYJ17hj7+9YGH
gV/EgqPxLc2zoy5eCCKRq7oKK/UII5/QMHLxbOwWrHnyNma6u1w9hLm37F0hOwwgLaeELqeosKvY
z3rcHkUaCa03d9JoWx0gymlhZFrb9MQdBqI22BuXXo5NgN9cFsyNnR/03JI0++KO7U412ny7sbaQ
vJBiGelJSkW7yOB7v9ni1+wnJ4pTWVpPy/L9TXlPT6Btxr8rXLrvsxmwE4a363i7rFOnrEtNzb5J
vL9DytyCB4VDuFzUjoVKby3pCtAxYSu28iGNZY9buWi2Hgp1D2elsxEaIwSMviIGLoUuBSHRw2pn
5TuEfMG8xZqd7lhx8qHmVK2mW/duukXH8PgN9OHQ/L4mjS6w/fpbIxnzj6c0pjxUNaRUr6ZsWa2X
S0WixD5oPjUOwdg1/ixiKrohUMIEbI5hil4hS7uo7zyQ6mr11mqKk7Ddxnj9f1GPJpKLgdk+wajL
j9A6QQeSIzmvpBv7HluWnmf1lCfjgtsGRTsT+QUI9+0tVuGK19g9jTwVwfMhWq1JfTIJjMGSpPZ7
t3gkb90Nv7uOMJCGhBS4lNlGomjvnczunOE5LrJwYOW1sN+QEn11vaWdq/UvqmBWVzf8TsidcM/J
DevRDF5W/qonH7o5LIkC3h3uzwZj/Hhx9Wjk2AQvnC8Qi9kkCJOO+19jCc/Lgm94SS0S0sF674Hb
A1xtdGuGdttYpnPIo5f1OENMCJwhOceCzPEZlpVhL0PXgkxwDPHDd/VB2zUgt5x3INyhdyyqbkA6
/w3jeC+Tlc4yWXiqvl7iDXZeurxYnTIunlboZ8ddTFmzoU+QAMHg8j0i80dxeGItdmXB6MfYxjLE
K7X5CFh/0DAE8JfqS3YDoL/BUYigUzkq/xohLxPY8tH5cBtF/w2YQsKOH/bSwZ5MR7YnEWXEp3sg
dpI1ylGgCZbi2Bth7qqofZwMycQDrrq7xZJVJSLW9JDQYjjHMogyVm80r2cj1UWwazwHs0Ny9qgp
dc3yi/gOyP29IjdZPTnc0q/KUaf9FyS19cYOosy0U7pm0KoSapMCv0gHHfbDfFHgith5XOJ6mLyt
i9vPXyT45mVV3tumN4eQCWHhahUHHbBo3u2Y7ZE6YJSLJcp3LiwndKnsL2nMx+pmVsWKhnv4VXUF
k9WtiEiaWclajLM5PmLh1Pb8zRSDEwoTviPNLvkiK/Uzec2i567geu9dpG5Fkk2rzVNt0umO+7Ep
FEdp7z2WkTHRqw4QctIxYs58RCh6tUxfQtFOdDypUhYJWNYPLm1LCSr8zjGC67czcUCSixyN0mZy
hM2YscCguLpuquNESm4C7rmBuiu7JKCEv7im2/2hN0P9HWAPv4hgvfa7PetcdNTDoF2LiCVrYTiM
niHlcnKiuoI0+WpvTd08eeMGE0XggAeETMJOjKosb+VBTp+vffzD5Z86Yl7z8gUQ5KUVEngx5eVz
V4pET7vWyE28/9xBzti0mMagYhIn8tGcM1g6UE//bXIrfYeNANkkOU5oyqQJqdXSdso3NQfWW2rE
NQAY2ew+zH5Ev80H8O9JtE1y/Z5PKF1MiY5qIwcM+3V5LBF+RPFLcNoX03YY32OW65BG9m5gDYZd
NgFottofVAlshw2uflDDpGWnOIC5i8i+nfKBu++sa7nBL095qIjTYHfmenaLgvmN71nh2Ui3WoN1
qCBhLB/JhdqTnJ1pVZOllRCHRtzulzIG2yQXitoJhbeRLpF5y40sZNPphX1wHhxSpQhKoyNNSh3+
e0pTnGdLqjjAfigkZIxwYyhuXEDxlD4CWS8yhaNE71Lz0iJeeAsHsrinC8AaXia1RH3/0c6+SP3O
3Atn0TXyRrlTytOkggdDAXOF8gVM1BhQSsCo5yrEZA8Lw+n73XbhjmQ509LLW70EhZkYqR6lO5JX
JlJ50wAYNewPps92g+cMF6y6PGoru5iUQFPptwz5ru6BfUozdndsTQCCa25d5T9bEN2VruTpQ53A
U6NkQZ0KozBotlIR4h8oKRomMHnfUL9KYhYMVW2XHdPDhf/sNcqXWHTu19ZkfWiHtcukrqADcNYg
z4PEipaXA6byOrJKKAWG6Dpzn+Y24UXVkXUbxnsL8O/hjwwnZvVdZiMh3wNJCmF/bSoPZJ5X2eeH
wNGq1yaSYnCS+U++odJPmzFqfIzXLTnuN2SmsvWusT2397H/T+ga4AC7aCvm4IEw3HIY46hvG9q6
Aa7v+LdORcpSLRxRj+ohgKSTZHLbFBXnaemktQyG0qUx1unXSZ7Myivq4OntghqxDg0/JkNc8U44
9OovItgq1fqK8LJh0UDxMv+4zm2knsPZ+rsBjwITyK3xeh916Qrcr6i9ESM1GSphkipYIAw2r36d
LB5Gt3WOGz/K6C4cJqr6rV7uf0fGD8TZ++/859u2dhmcedTEE4HW94fTh2PufMsCEhf8fFCPK5gO
sJEL59R7LClgJQIdno3YZad7ijvxAhaZergyBefSAK7co/A84sxsGzZLsgQgwsBCY7hecDXbV3oq
gJlgNQzLe2Cvi9UcvMKQEbi30RDI6UoOWzVtsswFZ7Rzw8idfKgxCwTwR7lN3ROme8+3q2U/TNSb
2MxHVZWRsQ64MaOhVkPJNLzO41GjMH+4hadFvx4wdHHUFS3i1gF2YebP/iMy1quvslc1/dTebb9v
dmkFjc2RiMnfyf+OzYY102zvCbiz2L9x9i6bddLcJoiVD4mV2JMuHyrBTqPaBbBq/3nFHD98kTn2
/X2Ygz+ouKGs9/zEkoI+GM2R2ViwAIzSiFnlWkPt0l46v3UBOXy2ZgU+sYp2YaYdfJgkZlRFmTvz
STw9VcULYWzQ/pnJ+e0aLkiuc8/NR0Qy3GqBzKxFfL//SoOSQKvrZH8Y5v1tUD2R+8yDh06WhvvX
TT4serWW3z0QAJUuoYNaPsw3Q8OY42lVDJRgySTN/Sjs4tWzQ9k/jNfczGNHE0qgAir+5+Nb6tq+
B95wl40Egj+jJa4/GIVznDjtgPSkQrpgtgq7Fo+12VYJAIwLnRtzrsz9Jsx5xyJ4KMccNUPIVWqm
uccJMrP4PaNt+H4ssWqATqvWU36R2C8fOoTqYGouVe9PVK2+HZ1I2QMOo/3CbyjjM1CIw13DBQam
PhM4x/AAFC7re8z2Niju2rmmET4ZGmFtZ9reuj9oXIqtdND4ViUekssKk5R/OWSRPKZm62VWtcfG
Yhi3xu9wjMFeeo8F0nWxE3cdt0wP97XZ6Qo76Bxu4ox4ze8UtlB71oCrqoH3+Y49aSwA/5Mtk/l6
CYd56RVL8rudVmJO7HbKTrOIpv9slinfMw3E33ITmu6uxOOxog8Sn1GvjqoUgA5rzmba1+nrxsQW
NMOmz2J2js9poYxFyNrDx1sUAp6Xe6wmtVx1ljXtVEJQeLuHXOlM8DH18v5Q0TcmPJnW4uRgbZbT
vI6DEbOpzlmyMjTTLnOqZ3Y37CgZ/tFJRj85Hw5BhPsuMW4j5x0pvluPp1Rfkrmbhe2z8OhqGqEw
onYbnr6VtTMibj0cO4p6tbK66wQicKl++6rhLGDLl6YA3vGvLgsyrptBshJ0+FhyC7zRBcfw8FPN
HCFXXO8dCetQbeOPwu07O583+H+1dwHNBW3oh4y/79PsSs1WAvOAzwfXIZZuPFIgqjuHMQSm74Nm
xvUzpuxUwv2mZozkkO5++JUjRapbMSmW9W+ghFxWdukt3RwEDtpVsBOi4gyQ1/WIdIM5gk04bHNG
ZOSH4ZS/gt90hNXol6TxCsavYaf1+OdA+iGHmVK8nyXCpoCVNgIDL25IWFSKumztvuKk2X36aiPA
E+bacy/UoxtNB7Mj9vQTkTtb7cfEnH1ONGh7jczPy3RzO93AUUAnzlgcx61UF1LG2j7Uyi1S/4DC
97L2Wu9fJXkmYDvNnnu0cWeaEOsClRHaIObzS0FtwsofLrYp/sIA0FUoRqbj2bAzUWzmmykUvAXo
juJQ1Z42F6ReNBwJHilqfUoJyXyyCFVJ7a/1odhAGDzXXmuOBPl/XzfKb7ssVhbSXU5sXegJMDKV
685p1JR3KMjHwn7qtGDnLqScrslt0AZb9V4xASo+iL6ie8x/6tR9FgfQtxMLSzT8Aw3+RlUphFjw
D/nGMTcSG1vbBfG50EjZR0qKH9sADoGElFYgfMVgQvreum0fkkYQft7n78+4wZRq++qG8sF5eaY5
HV0+Y6Y6S7SXcxLIprXO30x6Hh2J4h5lP/FKCDNATszY0OT0NEGeTm20veiu28a6KwuTOmaU41it
b8Ta1eXdBL0pV3vNwVKrvywRAKLi0IcP9hckO6p794RsmWlh6WKNHuIZP8wiEx+4p5RW0ynDUVQ3
y4m4NvZA1Vw7UCNiO+AkJjlnGor7ivRltfDm8qGWUeCbWHhgaGHS45CFgwhn5e2HiXR4Mb3VezO5
TSImtnoTtCY//6w28wziY96J+ro5NuJa0Qiqx0y387WA2Kg5nQmWYqz7Clbesj8LL97ErPn/+zZ8
vBeIRni15hLEBjf5CXQiYk6a6Q5imjQJxPjNaRutTNbPseMNbdVRzH/9x9pZqMuaRJdEY9id0QrH
f/0jDsWKB+n36v9JsEnI/FF3hnqpg2ME5MzHwhXqszFuaJB+UotDFIdHAu0czTWhspt0mk/xRwqJ
maBGrTaZLEYlqLBaXt+zrM5gKXJZtX0dE9qVpHvTmUP8qeoZN8QHWfCDmCx0t4AuRyLovB/tNtus
8EbFhWZABWA0U5Aq7VDlRetQ6S8Z3sXs6yM+pbGN9du9CzYyhFnumLRdfA1mXOVvneSg+w5qalO/
fciXkqynjBtx5TiH1kd6EyANgQCsUDmuOwcrsnipHPr0Z+VIktQw9EvK+ebN5AkJCCoRegtaKC1s
kh7r8PVXyMAjZ8hPj+CaWCbsHUHg9QJXg6JZIwGpaKL8oXmCs72cXBwWFgk2djfeH8U7HarQ1JL2
gXvzvUax2B3gVuVFJDgfaMGI2ejxw0cMYxCM+SC95vKgt36xbqlXr6F2lve8BrW3NbWYLYUCX8OH
ZOdGgpU0iogrhxIrMnMvjQqTtSmN47u2JLUrUAwMTXihBS/OfxQ3nEfX8XitmX0uJRRGsbtqAsiC
f05i9gCndDgTCIhqERLngfveqnnWsLJtSuYK26ZMpLlpc5beJPEmOKFP0xVuayxn8oh//0WJLrIv
cMEdIvW+oXCjYw44jLFJZg9PsREbzZZZcq6CEbY+pFclFZ8/7vsh7PJmPZt6O4rt4PwyMqIAR9hP
dgqZmpCwKuQK0ltHwdkqCtTOWetUSlrVkVvbN/yRlUp2n7/O4/WwmAHCkwVldndtvfGCKlPP4Jc7
4WCkdu0Yg5KFxU219W27f45tnjy0cKHRYnb+zkxL6myKW/eqK6pZRlZvI/4lo/d1d/XvNRynZFwV
/Svo05j9jXS2J9wljCtgI75BFLgUlUEYKXdQJz3G1ljJV0otmpkNExS5LpCTyAT9g55RrlQqlx2G
DnpLTzf7+M9y7xnSBbbhiZQBpDnpfe3Fik5jjooGzDEvt3Oh9Z96O7m3L1f8u/ZgqDujMiEz/tff
7wCT43LBq2iWeGTaig7WaJ63fjtyrRBglVM9bh4k/vjWZ7ZNosb+rFZbIA6EAMAhfmaXqosS7OEe
niiHH65Rv3On1pqKKoiao9Qs4YFyIGgZF6V4oRgQA2F70qF6WK6V+zmFAG2jNTCVxA66Gu2Bp3lE
gvjDFW0AsnNwF372NJnfr1FtNFePYxXMt9UXW6ONY1NrIBC/wXZTungn7lDVG7KsOZwcoAovWWxA
h/tu/Ir2DL0OsQKf9g0CqG2DzJ6390IfpvCOEFasQZ+ECRWBqE+bflDv7PQnc585tKBdjaj2590x
HzCj8GKWbFxMU4bf0EozTVAh9XFZz1cC3gzzvDqS29N1RT9gv3kQ6g8G8addQsccPVlYsRRai00q
v1bpdWvzsICmMPUVX8KOTB4ngDv51t1ul6WTWuVBy/EI/pHSaGg25gW0v4vEic/YyKtC/8IQwkIz
JWwGUvMBrbddRN1inu91l1duWvtpKYDCM18Fbm2jsP8SQOgjmcHs8pnHNnZ9mAifBFddxwwq/M1b
Zdy8Ms1nYHZnWKny/NfaBMHHaBdp6px21euJjuLysG/GH/Zr5auoZt/OnPv2YxeH1P0JswkYbvmc
8D2wamC5XLGR5CMXcX6gXDb/3ML+meZG5IW5bsQX1fHMs+RsRJbDO8IgJzSWIFXbpdUDuPq0u2uE
CPCFZdRZDtVao9PbyEVU52EgzSnCcYXSuPfsdrusiZal9QS54qAroCn99HL/oaoh/Sh3jQW85pst
EVjr205GX0qSxHBd5mlOy1CpesfH+HuA5+T4iNbPBFVANTJMzNVnDfFG8QNbCH5jwPLDJYtrUi2a
s4/+lS/qfg02BTs1bjfGsdhzY8IzmMPW3r4yGF1pLfv1PPy7MwdryPbssUwcXw5dyrwxcqHjw2/T
vqI+sMnQKZhv4VRT12xPod/rxcLFQ/+XHUnTf6L+LOJ5kSlzmfaDjWHkhc/PFvDUvmJ2SE1alCOj
cq7GldAJh1zrSHGOaSSdTeMS0pVYQsP9uK1X1qdgm0A9XHy4vbGOzmLBhkFURsi2UK3CJHBFAS4a
OGduNBdW8/lTiAOtAWkG1ToBz+b+5x/kFyMjZ2kWaSEIeRdP3HrR6YhlupdurWY0CC9eCDCL5g/l
7x+66SfmEvlZRaKzFX+McLiFhgzNukQ/yiKABL7TRqQzfGCbwE/sjaZeE4xai6A/CYInA+yJEXEg
nfSdJ6ZxBBPSq7AJWeVakuFMuN9183Xvz7SUk4Qycv2vnodTMaWNSnVMMSGnrsPDPswueXwDWfX4
RHsn6QVUKwfoYqeAenoDA+fmPvQ8OpPuha9Qz0JVi+fqx23y2QaTBGc90Rry9XP7MUjqado1adpU
7E01awKmjpullYKGm9jBXUBG4T/iVaQeGc1WWOCJbPlsjW/DiYnW2Rw/xgFfPTuyI+L8Bu4Bagj3
rp/NzPtSsZv/+iQNYsoZ2ta0geRoKLZGAx3aF8cPvnsH01QakvH/CyK5SvDJtXvsL6vxPrPP0bsU
tku0zqM6mbPIF0Q7ORnzrmGQWCIJZPT9vzFn3EfD992HgOL2Nj8KpjvvgJ/Y5qHiQ/fh0i1JuNtG
iVmWvWtYRPszR2+6Q5THSj5T+PdO6N27EY+P+vufQFM072wm3pINSzJUiCydZo/o/tBuL3iQWc6n
nklZjitTlfd1J3Qhv+USY1YRgsTS9Zlw2iKUZswsOWfayEO16nNxrJhRbcUzgwFwkR/5niCP8kF1
r6QCUT0Nq+K0qb8qokNi12R88ROk/3H6CkVy0CEya2XIU570US//mf8doIq8w/B2cHwQFwdX8o34
rD/4Mcz+1eparrPIgj9ojKfqmD/CNLBJDKr/182cR+Z6PJdhdjgsLVmlIATwuDs68nm0BdWaLh5L
aw0ZAIAhx1FNSccg84AGnxVe3MNo/STkvKYj5YCmGswIiEI7tU4pJuWIq44C0SF8MkV2sWFAM5ea
8Ag4SMilmzan82kiMrNvznXlIriNhoZ8I8LcVRo3DVeVAneeJhTRaoh1joppKtLaaQNvQfQNvKPK
rVQNYM7Cx63ktvF+ys1hR5YD06ZPwWoZfGnkiKvYHM6svMmg5DMZBB1gZxx78KKjfc/BwcDovItj
i4onk4O6JVr0Vobec5Y/mlabzMEkqjf69Ev1LfLgAPEK7WGx9I100SixekaXlXchn+FG/ZqsPtK4
01Th5Gbw3BgQlaZHWsp84+yeVxJznufI+J2FhRgsIPXhJuZxUN8aye9njkaP0YXXSh4hQYZufuWX
qDbeSFeJJWXaETjO1s2/SZ+wMFZOt6++iph4A2iX5nms2pANI1jwDEMz6CVOw5zN8GRhQDuQ5C4s
Fh/Xc/bZTKiZ84V3TiaVXWYoQdcBdpF68urYnmk0pnlULVryeFYvMDG0v9PN/SHXcl1KXUvRWBjt
6m4gRBK6jzAuGcCQzl17Kzd+aX95reGjxssJxM1T9ytUG3BtHcK2AowPKhPKajWaim4yFQbmR0iN
Z3Q9Pm2lbooUrkKNv2jyy2u3QETFEvs14iH+BnInphlL8sgyB7LQeQ/H6uAVJNKuNXwvlOXzs/Q8
pNAtklWN/Vfpu/udqF5bJnNppYRhZACN1FJ8qFqFECbS3JpaAOp6kJ9cJ3dakIyYNv4zvLf101So
elA8wHdjqrkxR9Thaiqv7uQOLGBVMo62AnNJuh3AG4O1NzrzeGmhHIAdBSJ0KqUsO8h07fGloMi6
bybvsZYWqvYkRYGs6UGhW5xkzOwWxuDAAPAXA0SVHJr5wjxe27nzUCW2lk2s9dhkTj3Jrj/i2Naj
ZrAOeUf2kiHiLgF6d8FYWtTqj6Ckyep6PTz/lJPhGVAtAhjkSvn5FC2w1jFTecJKesFLQRg4f+3q
NHuchtRJQwRmUM3sU/Jd6frO5/31jIb6Db3qnh8M6OW4lEj4xrQYcT3B6fn2+a4I2HzsQWxH+Kuc
QSpI7fcP8g/V6i/G6wfD7kh90wMNG7QQHkuO0sczA8m6POT5skiCSeiciaA/fdnZ5eah5P9MqXUP
dmhWNh14A2b8pPUanmIJUuqYoIfynabWtlrSDthGAO0tY/VgGhPsSsNaBdcp45PoR2GYWSUwOX0N
xqHBANgBgr/TyN0RDNyMYbkBq+hsjIRUZlJ+yC8yR7W5SGWinMAxPCvN6Uj4Rs+SvqGlbqiEGztX
WMOHrY8TzS5Z6P70rSdZz48soSVnvtqb69mjM0oJVEasKmP3Qv8VkrWIFmC/Q5QGr2BRNvMUwELu
IfZeJn+hLFiUpEmMOW5F5MrsUq6MtWpHSUPYJOUK5NGaB+DQbUrLsuVU+IHAroxHbogJDVahO5XA
3TIOZxRrJGT5l8aQMO+yCnh2AFPizrqMIywzMQTej0CsW153ZJgXO81mu7p03bYadp51N47Z5Wrp
NN4lyquoTvPuQ6ZGaZ8MtFWh8laYnAkXApiMJw7UiYmLMNy2S15k1yKcuqd+a2StpAFiD3LNVN46
KKc3/Z1vIeGEvuni6iJq6mgL4Hh+GNpBClfgbB+E0TMNHRY7iQ9ecqbAAEA+TJOqs84v+FPEQi/Q
EQ/XAe6U9J9KTbT1zIWqQa/cz1iaiZpKM7OIe+Vyo9rtMvgnEkhwIrZk1GGM7UQ7o/kt0HzxTCVS
hAxPP7+ug8kwF+ADjuUF4k0ipXMgCZr+PO1Y3YFi8Tp6kaZ8tS+6JHKmY7jjdBz+nHsoCrxzGQqK
hwnW7LTtY9WxS1bMuUNZyHx0d8nPQyjr3ODMXJgtZRCZ0EO/hBh08eGMOj1hAp7jSW3JtEmpPdyz
JplQP/XprBLhu4B3Xa6MZhiuCZOu0LJ0v9JiP94OUZqINQ77Y77bMtFQDeLZAyeQ8YVpsXl7Igej
Ydb5Kee7kHV4uHz9z3vGfEFri+OdKvEbEeokCd1prE/AEnEmNyRh4Wpqf5QuhZdRJZ0qTC9Uov0n
IdOyO81nR0yyU5M45w/ZtDSZnZbH1xp8tpZAnl5eQoocmOtlBos87IapoUb/sXnaf0rOKXl5Qoyn
/43lp/Pl21fqvr8Pb+2LTgJ2IYGNV5UVFZDpGWi+4DK3elY3UPY8wcf5iRGxEdNCSjr6gjDEbHNJ
VjPbSwFoz8O3k9WC2E1EOrRT/vecdNL4FDKeBKTIxu+m7Hi7ScCmEBu+21SQAMZUR9bbh1K4LrrV
KJl54KoFAwskG+lMhRqXpOgXf5bMpOqzVt8/AOxNE1gzjGR73nzIZkOj86qpN+0KFi+y+mCK7G6b
TD1aXMdAP3/+LKtQX54Pi0X6cOsyzZBq9Xte3ORkiLIDOCIBbJbACO4ADDWpbgS4H20u24V3PtAS
YIiYNTPejYT7F47F1L1/Z8kfnA1LJco02x4MOP0aqf7jqWGEUHdJZO9XVwuaixawyOb/yF1CH7nq
OLsFnMGPuk/FR6m8gzn78zcyYqrxH16mgkgllOFAcGuEE2NJwVMXHE4RvxveBqsTA3oJz5FpFVP+
mCTmRL+FsYCybkaG/Co6KuxJ3fDVp1Wv2bbcr7IIqFk0FaowaDFPjqaAyBlxShaTCqgD4RsudN1f
hhtEgYaMQCRNvL2VtmePOtpGsMrnwr8KkjcYVgtGcuyxXGmIhCyGZ4rkXsMeUDOqcZEf5DRzmKc9
xqz7ZQJBf28yidaUigiJ8O9S4cSs+nzcUrdq0dgYqizZ5xfGNy2y6BjQhnN0lWdEIiexrCoFg94w
GBbfUY2i5bKBo+MhsF+/ieeKdaWOowrSFUdH2BpOTm8dO2IAQX2b6S/7u4CJhnggxi8qRjn94cvz
86AWrCY2QgsZjsbpUzEJHpWR0D5l2EGiwmdkrKbw1QZ1Ij3QVgBVmto0EZ4G42f/UMXoqQxxSOKC
GukmhQe5YOeMVcIQsYbb4PxREFoONfopLP+mBgdOZ4JAPOwQW42HoyOLzpD1R1PhrQJ03XevF056
ZqKK9X78m49UcfT6iXV3oV604shQokxlHNL4WZHz0Ir0C5lC/iwDEMvaJedKHi0QgglVrgwfTN2c
30c5JAcgryBr3Jm8Fa1MjudJGxvHch/FJwMjqhkkbB6c6bpTCN8SAgfbCEIemkc/a2a+t8rx33aK
OW5i18VSvcKhYzOuUA+Aop0vF++4YfCsp1YPbVa1OrM8+tveh4LHW4VRpME0lSrNTSCOphMd9R73
gXW6Fqeen9W6AJ6x+EkEUB16xQ5DQuxqzCzojtxdG357miXxfi1VB0mjqAk3Qy1f3gUUpp5biqnB
U9Hr362dZi6QPiZlyk8s+fnKRdqNvAycHi0erMpl6VCgDDoRM/hoLgHfuii8IMCGMzMjOhdJmgj3
Up4CU3nkJyTbyDr36R4t6XI8vz5d2wHM6aecZhmstv2DxhmefQuc+uVEu8G6ZDo2a9jfRZE72lXJ
iNSya9Lh7h6k+i5nw3ul9kGTcSpiZ6VAqpln64wu8mu7po8J0FjZdGAnz0Km/SONSSVehoHouaJG
lKp7kkh6kD8Ryg9bIvWGjeJ4o2NmsUe7M9LkpO+md3pSLPpNqshxplnFqBLdW48FpnET4PD+V611
sJDR13PvtPbQwujSlvv4odEFN5B7sq+Z4sq4nVRQNGJQXTAaZHFQKdf8miJe52jeIRIfooRRVaj7
XAO74dKh3CA48nIl30ChGTkuZBodb6fV8sn2KvIuWBBjMwwLn8/Autl6deqHpdnILCkDSKz3YRg7
wgwi6yMjo7bdH74GmHcPP1tsY4FLVHp6bo3MxnYD2i7M9Bad7BoS6A2rFzs6Oi1D6u44OEHJp3fU
spAusZo1pkNv9A2kaw8sDI7DKM6ST8ePQk7DH4xg6sPWQGBPasc4B1fw8xDeiYDg7+ABc4O9csAr
TDRZZsBugv1KsS1VqOqrE0Re/KtyhTjnd2U5laiDFr9lnrTWzIWrJn7RuEG6lZlwPcLoaHpVqlwO
40Ixe3/E1cxHVegdf0C+YGxDx4uuKn6sCnckoLWAiZQIXF7WWqXIn3TwNcIX9IcUwr6KFoZHxI80
Isp87EyLlKBucUcneh4XPF4ZXWPS/v7kT+AH2ZOpf2cKmjZ06HAyN/VbZvtiqPIah0ieNEuXcP0V
1o8JvNS7xjRNeLAFkSsSp9kB0NR3tR0LCcRSuegj5NeHt8mNrA4XfTDLVchfA0TFBhDEfY57GM6W
m9TSLCDQgULDZNWoVnpIqdCUUlphuzKlSHoLxs8hptQbDqP0w+Cg5m/XTal0LsQpbP9WQOR+Pj4x
rcQN2cdUjpt9C7AGY3KrWB9LeoketmrLFIK8YH1cgYkOiJI9suenelpzsw0cOJbWj2lKg8Fz/y9u
BGICEv+rtlleYX381gzeEFeT1+4kMqZB0PVG3yJg/AlNYXtSBwF+b+UjipFk2wylUqVQM18mZDHm
EaAEBahq1LGUz9hj2jhmDsbYDEAHWBi4HGxbfK4TsG7j/MjhZcJe6A1Jc8DSSw5KP69bq7CfPVnh
MLFB5eReGm1s/aI7pkvWaLP8l/SzXqKpvitWi0cwGDawvIABySNeoeCkOhBk27DqRyu6+I0TnKnP
1WXlgyvaMy2G7TaE4528g4qE51WsPL1On7MhAEuF7GYRA2WaVJPxk2m2zEg5MSLDm/8q/bsOVKhE
V0G6YVN2FRCHQZUkl/RZ13b37UHd6GD1jcNVLUC73hVXLhj2JDfPxZxnDxY1DwBHdJ4vyQ1/rujx
S0KJZinZEXGBO04kYPTC3UQY2GI6i8EFMQdnkqozwQYC/FjO49MfijLBJNwaJaAJ4IeCxsdde2xJ
H93c1xzI1aXgVMlF/ybZHj+Ql6SG23i7SjZb6FMWmgGcw1c+CT3WrIvZYdIqHxQWpoDMDbGNZb14
JtYsLJ5+XrxDFYF9wSFwcixP0XEj6PTMPbKIoNktABP5ODOnCGJbZo85K+JUXRA4hxlAbRe1+PaJ
Xi+6S83lKYBHJ7fUZFJbrT0KbafYT0zkmLfbHlcgrnnYSeFFU2uadIFWRskkNS9MFnVqDCf27wLg
FKdGninpDZP7KggAU1ZPGLPRbe9HBx5FoVF/TIbf2Bu0X8qYDUADEz362oP98FJwvQCcwhf3EK+a
YXiKH7DPk+w+nwax/3F14ZugJ67ibKjgPcVXIr8D6AJSdkikkuIJyxn+Q93ExZh2U4imJawAgi0/
2kqho/D6fkgGWgctFqYXdkm3APviwhFzJ10F12jpjuSw4/zJGHNvhwJjRyfg2gpeAp5Yr9gz/VFC
pnasMGCrKQB7aV0BLVI+HBpSPZsSU5vr8bDe04zsTtFBInDewRpOaGY300zZFnsRAsWzZHCqaMwb
DLnw8ngNrE2gcYguMNBkkjGOqfxPRUIRtDu70bg3YYYHgwsCmfU7Ess0T7UphAEm+DYk2FvTUiyF
EwEGUdfoqRIL230oD7LVI0EAIsCbFqPBd90qVGN45K/j7koQ2rxKlTfFgYe/0NS+ch+unNAQEjls
iMLsZfhSYYAh0UHST3ZRl9cyOcsOhURrP9Rs/estk+WIlxqkpkpSJRbWPVH6MBZgHxG6HJq3KsDf
X9ic8JkC4btvNitXBWk32xjXf4042fyKB/Yc8yxDbV9t84OFgpXZnS+6Sojb3oGhfpmlee8y0brd
Er66SMY/UQA+Bn7RVem9C8d5htspbMXLBGeeJWuZLvglsjTPgrDFc8B8bpW2AY2LhhS7q+BslFLT
Mvnf2YM0dXioKGGqgQSpeMn6Qs1Qv2R/tt38f431OBV5fWA1o14RBppWXgzxorqyRtThQSjMr4BY
GFZbh581eAkz5Usm6oV3xRbBHeVGTZ4UNzCjxdaInPFR6pRRI5VRqxOqY/ygUl+nAeHlsTJ9ZcpC
Ymyfw5T4Prq2Occ2hZy8XwzggbqSwgGj3mD7jFSICP5T1VzUX1vNyIqaLapIErsLxV+NOvsQFO7W
GnkgW81gfjbpzaxXsoptmKOg7tL6HXnkXa8Im79M6QBVVqK5aXlbIZfzJUgeTAy6IghC/4zRVVCN
yxSkWXYSqSuszA7Daki5+7mOZ4NKxwQqPgbA/Zr9synsbFUW+nlxY0hsVoyJoH7ouW1Tv4tH3Goi
K5okiwxsLMHNMpcQ1MCXsMZ0SF2TWG6dtvw0aNgTBe16NdAtcDwAb+YoMok2uPdRZ9vlPNGeYT4S
0ven8c6zyoYcjkf95DQK9eURZGxFiVlinPqAU80Nj0tdZT/pRgqK3J68Ee1iSbGvDeBgg6G1U+de
7OShkuHkamImWQcAUSjaA6MOBltT+M/TkliI4yueRnoMnOH1ZvzPNjWbJjBL8GHMFk2d3qpnJFVQ
5IgevIbh8LI3VtsGrVexynT3rRXGNABwx+Dk0XijIa20KAJMFMc93Q/hMI934PvEXyNJPft4gs4k
zwU3dI/0CUal7+05qEBYzYXInP6Np0Xt+nXIpEqSfOJOK7vxr/DRKgEIXH/3HyQcj2B4YTxSrQXc
kHU0emWiEKydmK7m1S36qZZntMbdSM4e9If+RVu84P2ZfbaSu4T5kHPIWUBMWovA0fZdfnLdhpIu
cu8FlwTQotGHTQpaoYHIfXdu841t2jGsm5faXQQ5xGLk97O/FpUaSA+WWkisi1Zy0LTHdA/nzQ5h
jbmmr/J84c9Tlz2yqgGkleR3+YFQ80ERe+VLq/r6XK96svwrQEntGOOIzF6Qyvs5efcLmT+BC9g8
p5RWdmpGRKxgY/Ad3Mmi8dRyoWoZxY2qOJBvdKPt8HVHwdcQ6BH16DVb7gtR0js07QiAuAISls5z
CjCkvITtGNqWVAq6vIlipYhYgp1HqsjdzNXziA3FcgIrhF/0jNvw3C4R1jlB6zhCTiRZ2MRnxiL8
qYHhXiNpooqdQUYpPxSugJdyF/z9U8B4DBIDRpE40wjRda+MysUYKChX0WQi8lOJjmxiu1rbYIaN
PlZL6Tbk88UbQQGQthTY8O4REEo1OgnlgERKmXK6fvuMimDKOGhteoplivCzmaEPrJ4yU8wcHVFG
efly+2IMBiCqdDUSztHHquY/P3iLJObz0QObs7ElyeJ71mWHeoXXJOedIXzcERpnMQHska700Y9m
c9g1mJTbJXWTed7pBTI5fr8NEZVyJs5PdVB/V7X2piwrQu4gAd98BKXlsgdz+OroCaueWKUXtxLe
lyxm6QMLfbH7gMqrJDXJfXxcB2Y/dg4xSsCsiPCUFEGPoOvQGCQbvOLqY80W3M89eGWB5FHi7a9Y
KXUe2XjPqJulVqU78ni7IZmjYtpKYC5uS0PeRGA1M9CiCmBefX3eate/zqioLOZRCicwIVnrCm3o
VDuwus3XtzPqUaKAr+EvDzYK5BHinAQuHHBq8TcP8hfB/PuvY4fkwRVJkrPBnhgh84nWbTkNbDX0
a1W0+leCFvsBQlBIZhNRK/J3Q0+W2n+akeAY4xSKr/bg5jLQFZr/Q027e1JKRvVz8vrUzuCdOoP+
qpH+njmkpgv76jrGFHIuXXq01scBq7+nMq/3/OB1wcX3ox2bmPXtdOFWKI8BN0IOTc/gfeN7qn5V
yorkj17/X2cdPrlUd4LEWAZCD3yhPBclqmXYFEDuIDZEn8cg2n4ZoDV/B6NcpjpBoBpsk0K7p/xA
xat9HjDrkT96VGV9UTwsOkxyC679J88DYURIW3kHwdvBqQAxZlUy0A4CGK7C+oE5X24GWD+D4bFB
ngp+/bXtOVAxP+RAZc8z1QmcQeXmUkMeNbXdT5L9FInM4iGkg7yJEP5pVazBSqz5hGDPDXRC3giM
3bP4wAqEnkq+uJ62FAnOzWnpztFiPDYpoD6ET5SFqht1RMrVNe7g9JUbBBzTCEeaKUah5xBUQ4kv
52F/LTAop4DodsemuSXE4fjVKbAtFm8Jev4MALmgxcgNC8f2KAJQ0CDWi/NTxpSHDHbyNoOVu3FL
eWVCSgZJ0P9ZHYQIIWS1fY70uh2wGbTA3PtmQKX0p7ZJRlkJJk3UfuxSxvMbF37MuyucCLnr382S
Q91nYoCIGDz5M8xxdCaenBfb+RxRERyXZPyWdiXIsH7wdXzl6r8tiIxB6v8eGQ7qL2prx+NJaKiE
uVPJ+TL5Iei6Z87j3WDp7OmLqdT5FKiDU06NfCcM55txncnXg5V88V+f290UinkxvarojrRUBy2F
6vUcHrz0hro6hfqWp9kAVm0djiNGRlRdkcNuPCWlUyxODhOs1Iv4gQ4cAOn0Y34Tah0S5dnR8XWg
ccdd1xbN4iDXZ+zqGClVobt5c9r0QRriYg98vh1LYMmhzLKIPG8+NvXQJEuDPQSE6i8mfeUUp996
o8UWMGk8UdJoPRRNGMvJqsYLffp9sw+tSv7j31oT331OJZt6Pp4dsmBOYj4g9rX9YxaMh69Lm0VO
HOIzNKpGr0+x5Vibu12VL2TnbZYpideau5VRvqCB/S8CWxuZ86cYa415kvOBBQ/9wUrWrNCX+8j/
LfCcrKhy4I2Dm3M+14FD9+9Be2mrE3GNzLQrQ0f61GIVM/tf1VRdVYYqj7jQ7A4ToMQRCD1gGlhI
k1h9kyLz8/aC+FxZpQKa7jgnVn/M8avEYvKZF40ZX6x3vBYmLcd1vsZPwfGIc1e+uABK6ydnmFv+
97p9qONN1HVVTUlyDPm6nafHRRjqBU4pSOINEqqaIwxwMdCAtPDE+EYV9x4SGKyrPXjpwgpdKXZO
UJMyBofv6jCHwBB5aw7Zj+9v7f/tyWvIKy3V+0BpLYF0Oe01/iHpAhuxT7lhpIY8XVH7EWyR6N/1
hbYzsLJgY5qHDf3m7ykSXHvs5Kj4II9YVFs35JkRGBl2VYomQ8LTl5KeeOL9R6mhRIvsU0phg+H6
PaCD0/NhqrmyQG5cEiznTeU8fsXW1/VlmJVRlfNVCvmo6akBS0JWNmolEm+BA6TybiKRO5iB9onS
me1XzTl4Gx+ir4F65PQdOQWzeYYf2VeH8g8R65hBO2efwzB9XnlYoe/VqWy7dMos4JtbT1DLV9AQ
/B0cUHXMTrWHz4n98llja48VbAboi06cQHuvVyIImzxCpi5Db6H3Ikro9hsmdbE4qA/6+mbPX383
BKw0nw0GshBUiYe7E+luVEroRnrh4QxluvLEbEHPz9K8y8i/vQgZjO2WzxIN3lZigul6QJaRCMSc
Kr1Om1ABi1XJjZPcfAPxZCaYRBzDZm5LhhvcxQ7gjQHMd0NH2zvy+DRwPBgtHZzXjh2Zde7rYP+U
1eY/TRMevCQwe3q58ZJWKQvumV0EE01/bZT0u4QPDO9Svb5l6sM1dA1HbaB+3BMkhOA5sDnGD7Lf
cGEGS1DUABQEeqVZ5DmLA1cRYrsi5urezuzeJ1kNrusNjP7NgykgcHhAhv86u3zp7iXMue9DdJW9
YbAd3HMBqGlFWmbnDiiCVui6D7LMUSUFUJbjdqFXxJgk7XbVMC/oR1nJ/YApOsN8mbY/EISuUCHN
TuGULkaue1b+o9qbdwt9PJpqZZZqlZIjQztRlwsy77ksixMpHnJ5rSMPWLE7TTx7DoLU6EMIEPtf
px1BeLMQ2mceYOgdqns4tWzofQE1ZC3bcgETUFuTDTtEthfzkkfLgYeqyh4isVTiljvKTLa27DuN
MNwIWQw8sKzFEGx+5xUkOg8KM0nbTmpIkbpsrTyOhoYHB+hhQw59mXpYyEn2B4pXWjd4FCtPUe0O
gN/twLapnvJ1OCEkJ9BXWAR1f2TqlLsFp48/jIBG7sCPECAB2cu8hZV635N4qeJ6hj3cvZNvCsqB
YoNtLqIneqPbSET9SCy3egq+KDRQzGUp0Mpl/NokQwv79z35q+5hfn9UVcLjblRAmR9tOvOdVH8Y
sh7g6e1gfkkBeNgjpdXr0yKYPTWoU3Y+pQs2K5tCj1+6DvgYKCtWNw72P4dNRb5H8nR961rw9Ohd
AtMB9mkRKRYtJtfJlZO0Uo5fecD5d3suO+XZyOryp9kJASOuN96+uuhqb+cUflAaqh+60F6+OA6Y
L02S5RGpyPffynHfaMRebg1EAxVkOwwzS012zAdxSuhIk8qNmRfLFJCE0epyNxLAxl2a1cIKfJKV
MEGknL18FGAA9qEmdDLMhNyvIdhMFJuMWHpvt+t1ejp2sLKpTPLfpCAEg4yk4sjiZaeacZZ3vhXG
vqjnekxlzuwmsSYWRoQdq7jZYCRr2LxUMTlJxMOGf2TukoNB2LFkn403VTU+ujrthALyBCrMe5fR
+hwtL5yUsLq3UcsvzVRrt9NX9BisUK97T1gQ8MeNvUZdX/BXKWCefFDrExv7hps9V1mWL5TwKKe5
ZNcxrqloNnGqsL3xdLygVHqnWM96nUZWr7CJdLqsSMbzRqF7JfrEpzaSLfE6TSGuB6i1lgSPB6KO
crvcu19jtvsu0zLyzn1txEE7Hdx17dZNvcPxYplNOcu9XdP8j1vic5JLlWbWvSJT5IZ3yXLxqYoB
rNbZmkEz7AfJijWom5Q6ljtbqLtJaFyXqfbEMHPF0FXD9w8jVYcQGNwvnzGC6XNYoU1vfvn4zf5J
qWXS8dQBmziS3BD0HvgdYlveoQmdvTjzOdJAb7XZpqreIN8N6lkUa8NStcAlx6aYLw3vqTlyea5I
0d6Ic8melOQX4yF5pUq7SHj/lD88taHZU+Pi9mcu27UsLrJ98Iikv/quObmFqxM+FVpMp54zhBVm
Wfqi4sVu94ucm6JqR1KPH6xedZr36/HlVemRF3iJb/EI9UVUBAWZMSGnKOmGjxpDGmhjLcxUKF8z
deF908W4AQr0sjBW3limqZWtyBnHPiGORDpTzGZzLH6+Pxsgc5E8W39R12lM4MNyPGMq9zil+KQD
QelXdz33Lu/FYt47yhYIv+parYVREwsCHlczbLfw3Q0zskwv5Yo9bBCvbhwlcHxMuSEkgOqvfpXA
NdcGY1U+iD5RfYcwEDJHB/RqOI8rFh/krrtFb1EL50NWHJUuVKwUb+mswZcLJvZ+g0VjhK9jE/3o
KJG6JST0hm+7vrbO3iVh7f8kyAG1t1gMetx58z+KiCuTOKFHbwrjuQMFYh5OKaKmQAqBohTLZUZP
9PN3eU9ehUGTmypK2xHSBvbq3ctYBAVSf1/kTbl1kW8EgqbNsSQku8rKO1x/x8TgcWB2zsdTXbjQ
y1EqhyrYtNuZrBazCl85/HfUvGv8QpHIOuP1Dt6UtaDzQgC0CqbqIy+3SUQPdjy1uQIguRLsMTdo
90kVmSc44ORP6v1uBVfAoqYaOFavaz4iz3sI1lq8xsmetRr01r7DgL7prfzEHAfs5f9fUNHngxo0
3YKuRw0yQZHUiEugIjFfz3+Oiln7XE3RokGKpNRE0hT0CaGdB2oggLYuY2UYUociIDcvdmxPZo7E
q/r412Fwx0dGRcEAlbbqfhCF2V6otkhkziMe/67sGuos62X4YiFFOMtnHyGM96qvlTwOa2iINpfk
osE0580GYUNKnB6q+UyjMH6vPTzdWZrGaJiNmQ5Z0JNKYKws/Jk76c9a36iQpn1Fy047O6rTbXrY
t2QbNPiToavczl7zN6nmitbmsVPq7P7r3TtPPW38VcHyN2yKDoQ2u4YvsQRe7lfOMcSXBRSadXMH
fTQE42k/ls41ACa8C7yTKAcdt6JneswcFE4jRIfxhLgUAybs4EHWBaVEaW+tAMLMjBHZISzQovXk
/IsCzVgU1HMXSDj+luMDmORzp8fdaofhlP9ZR7xZUJOVIf9yhwIyzsuVFYTqI0NPnWgAv+X6RqgN
CBrh2StT2Sdg2SUzuxQMVZPi0XNzKiCIR9y25rqc9BAlzdgsxdhU0mCifN/PnUFhwycrvcNzNuhH
ONRWs54dTjoF89n0A6AaJfZ1ulAEa538wesPaMk1LXQ4VCUSrmfYzl6QlIsbSQnchAG6gcS5xopa
SQ1W3qxjNhqhDZPE/IOBHMyGhUlyCVjjfCxMe6d/4TdumzpUHIsg3sZJKaT/LPTEh7NSM5G9Tzhi
e4gFk7J4FS2pO/F8URvvD/He8KuxeuI6osnPwyXYXSg/RRETnsJ8pFFHBMPIpwKG9T8J5wG3B7EH
y9tjeNQkbWmePy3n0nfEf0snClQgmrn2FI0ToX8pM9X7Fn4sQk16LIjC0iXumjtCJBKOU+jnzHWt
azmWwzmKHqTAspW0v1RV9b29H+/HQy8Ng6n+sOjtG+BH52Y9g42TEG7ITrI5EtHM+Mio2FRw6Ufh
ZDNpyfDOdEdUlTmHpfgb0POQgDLvdnMmq7rv72vouw1trYMWw/StECUISWGMWQYmTgYR62zbmyA8
1vWtcyLVmqB1UTwF1sbRPty/b++FJBI/uTrG6a+jQdlz2TjdS26+lsbKfFNXd5kFuqquwpcdf7AX
Ub4kJQMSjQrW3b+0bw4sCINSafbNgavdt1m2QOdD9Fge0WG67RUa4Qjuox3bcW2eLoAwuiSFwZFT
7th6yPX0Q+Ig+QXnxR1EnQospDZ5mkpdkZZ0PLu3XZqTo/YWZvJcNVWZfTrkPyrpI7Ex8BLnW+ue
9qvQj1OemfERmZ95x5ycM1BjBQ60B4sD6VyTGhzEPC7msMllEkLojISTyQZsYJnF813jMLxKhjZX
2zZwOwabpBlvvFxA351S46KEiSurpHPNyTAszDZ/+SgFsXT3/V7QIg/VNmIVmVl5Ayxxi6JYqX6y
Tb8S4kxvWdrmUhtcQShDrRBOcfe/d8lf3NTpFEAzIXeXpTQ4DaHt+As4zSFspUTQxpOFW2D5rGzA
4d4kg5Ifwxk9YBF+YqY/CJWYgcCgW5Lp7J2Kg+8DC/CAuRX+f5kTbnd1OGgzZ+rmga7N5VN6AYNH
6JR6q8diDebZZp9p9fcxupyOUnqpv1Iz7iQkq7sN+/dewtcaETZHldI8cb20FdU+s3FHvWzsv4mB
yWgShnIuzV7q3r3epF+zBjRFfGpXyvhIscCC3Ni9Np7LpitqjmWMopouk9Hhs0laE1uCXHmqQ+v/
+OyyOzVSwuH6wp+BDkn8IYRegL736nKESXe5F7VIJUXXWC90etGVQnpkk+npi1KfLY9w0Gd72HwY
oiastYFqu7vbtWz1ToAuN2Mgh57EcH4KJNxPybTB/yCPukcYicVt/rGoXoYEh+UGYBzhONpXMNif
4RNjS2WeWE+oK24+3zsQP5ttkroq2Gby0g+8NndEvUrOr/3XGFnU0ESQVlqvHQQDnvn6M3Iwvhg/
o+fkETUlGEn6YJY2B3ieWNz6sTChIL6b9c2DGsdJEc2SjfunbiBkfqaSjrdT130LixqV3YI3i/7E
W+O7FnTf3XuvUHjLKKr6C2isu1IVQrodJ833acR7rruXfRuklEOSn6/V5UEkSSdv3n47OXPiixvn
rm6jo95vZgACd9hKI/bOzJSTx1qxe2KCkKr1253WzysdDkXQ/aeZSVwTZlsWI82NHwao2t6Bkkg7
zySOjtm2JMz77UdKqB/y7RFhfukayHePdobVy1u7t1yzCj7Ba8QkF5UPZ7AA7dbu0zdvSZJObkLM
kttG/ywnomXnOl1A7BZnppJT1ws4EbPZd7Z5rf7jE2SJhyck3II0aOZ3AjE8p7cymGLCjz4UXNw1
WhXf7Ng2Y0ZPUaHfhl8LMgFLpf9CWIGoDVz8/w5b4WLELgQoVG0brk9Sz7+EuzB8StzIQOqk2xjw
WGKfKzcQSFK0p5A/I9pKu3Jhfm0RrBPFwBUvCnrwkuqgrp5xFU5Bv5idTkT9O9BEgcungNuXIVBt
PeR1mELfeLek3IYFwBPh51flt8Y5Gsh9oLSAhzd0OlYzTW8lBOV8LY8UledTZ3K/VwnjgkxzmZAk
EtOjB67+bqfTkoCiGQu3YZDn0kPRj293S7e48/7G5PII1/DLxlE+tY32ywSqqKtifjToEZcfJ17l
Slam7GMsZz7+Y3wl2hBg+72ORIyj/C06aO93Fuhwfcfj/uct8kZ0ZvOSx0oM8+CLmAZKkRb50IbB
Jl8yWeRQCb4340QR5k+OK5Z5BS+uEcMLOVBzD/G6NPUN11alfPRsgrktq+RUNR9gEcPfKI1sZwXr
Sr7PRY8kxCBD1JbCxOarHgrfuUqnJp4KFlT4fIMWl7wVAmALUIn41974iyvHEcR3W/CiVtc8J83o
Q1lih/dZ4AjQX8KeXJhHcluCo6mpVEARhtbVMG8k2ds3mbCdTf2y6sUvUNQjAy824kMMwlARIYo+
2qZWzS2+ZPes+gmXJ0LM1uJ06l0vzep9kOuj++7VA5iVMxUDem/YUMhrqCf6H0jddx57k11MwJHT
GOVlKP4k1s9wy4HM9ncAu4cbxxxbSIlrwSxliaFryTZSfSHCM6OmzHaBrYrIy/7PYOFBRn33/29w
OU5nG9oNly0guEis8A0ezQZdcThG4QSEdyGME9QTrCzofjHH0KPW71dHA6ahEMChQpAeyG8gkvpo
1Nis+0iHBE/nFmqpolciivaqOH9C2XymBzhnEeU5Qeqn+eiwBEy/A/aBvxv78dIxZfWX0AFAj3r9
izOmd8Km+qlI7wVXm+tD0rksGOCqdUTFN3SbfOZUQr3Fb5TsZzYzKKANhG3fpq9YG0e5n3/2u7yZ
8p26kXrNCRL0teeZUHpx7y+42EU38ur/dxWtshW55T8y6vrmtw50DZcU3mZhua/tVAf7KRt0lvAl
/n3bn9dd24VBbezagUn8fnaTPmehN1W9mbI2g46RhqAz+66fSEM/K08myf6/20x9ptT6PoytQ4IH
ZMcxoHoq1pSyKQ/m5VOqhJqABVCrzyqJnXMPokFvrwTACC6mtKh3LLZmynhaDinXvKnsUr9vljby
Yr/nHTMECqzOK9Ky0K9xhyDWDzin6J6Hla+qmhIstOzyG0t8OEd5HesI8H2uaQq7qBYxL8BkQYqS
g3edwpOHIzdJBumND4vNdejp7LVw+3TkqQB27M+ulMfkIZTh8nvZChETPhjRLste+nVcAWy52CmN
H9ZF3mcL6KDq33JSmQHxV40Fuo72Tkw18tVPtW7/zdkzmSNg7ns3ywKkuFhUy0J6jkHPfaoksaj6
Mmx6+QN3Dla46ovdjvKhxi8QixxBErTQiCjyUMaRNRSLP6D54apN0rNfxuMaRi/WQVnu1jSlYFve
54Yqo2hroyS6N/K9hpJbImdnp68dIL306MREjSbqIkwXI0gAOOzSaYAUmWCrQ124QINEDCeeUg0V
gu5mvQe3IQnuUphbkcdLVvaucAfZGqNGg5ZJwm6PPfDANJe9GV/9gPilwge0xOL67xHSjDUb84sz
lVEX+kwgvR6aptzIKuvSet5O/KFDdHtsLBAjC0U6gCaZNzipEa43nTEM8MMmCnAG6LX0oylSmD5H
E7kLq4EMmkDSI1r49ycrKiVyV1hN8GQUwhPDtkQNKo4XW20ZUYa13svVtrdYvQqI4faNLNHjYqJG
eiwd8KSDq8lxZlNXqglLpmq2Z3eWg3rP2zgJOMYz0Jj61x4DGftir6qi04+G24YNLJpx2sT0Zrmy
tclpGnV0JiW246larbMfQZgVOiVXCx84ilfanez+D/Geze9ih/ucqbMIvXOo2UHrNRyv1b+0pfaB
cfnXGthR89EuAHKyjszs0SHQoVx38qYTPXzOaEm1TxPWh33kWC1zD7NAozYr2PI9bef/nYaPAB3N
ZKXnduH05oQbOwrO8Aiev0pV2nFDLEGSJb2FNThu/xPOqQQ1k6wAtfxUFDABNsYjOu0Ao2BpQmXC
pvkMdKeI1RN3hcqFvCMHJjZIDMs8bZT/tQgl/GxWgNpO8BOlG0c9sBcdjppP4VFRih/c/S+fr3i8
dS6K1G0PRMJ30hWMf3VRb9QMdKNWVl0qD8lc1fACy8StCeEl4P69mvaY/ZCdSoGbO2yahhiXWMHb
bFTem/LBgZ5toneJDr1lufceDsupNvOS0YS59kT9vLaKJyAUSEeyBEeRve1T3FHZelWPzYrUZPMD
tLcuhGaCKzamKszWZUqUf97eHkQH1mkiV/xQfwggQlxcYBklq0uJ7yjDiHAOdf7QGCxE54ApToeg
Xtw6gY0TyQxmOsvWKcHDTTWbCKmuz/gzrem4OBaUwAIYuzvhI0GsVa58IQni0Hlibvfnnrcs+mG6
jqWmpqcGMHzlkHX6qKRVKwVA/PxfZDdlJ6PLjEfhe5rONRGiUGKan2uOIZvEccHAflzmspwfFUlt
hDjvpW4MCBHJuUoCWoaApuH6ZDOQGiprZtN9B2jkulCdnKvC2su9VD0PTTgnMbCcSl/At5Ms8X/l
8AB1FiHR2FxphCVVeWYdLsRNCKdmhpMtZCk7/m98yqdKDVkp55nsObP8Mtbu7rEi91iZMxp1Lmi7
b1IyVi6TTIkZfRqX6yi3jc3DH1RQf6esJ/9YtzDNOOFyrRqJG4bMbcxbc0kRRaFdlfn1Y1IzkKqF
XdeZyLVw9NpPwbvSg3ymfvV5I1lfoY/Zzr9eHIi8TgoD7nqprWB4u8OVFMmd6CeQa/Jw+51pKBtg
EXDUi7VYXuf57+YIaNBS5spQEVC532QeHo+vQy5Dw1cDAaEjUx6/BZwfk5G5ypOujw1dNqpQ/iIb
iWMT/OPJ8Nq7xXp6UVCCDpLDPhcgi+MgrKufG2etiWPJHEorgFZANCy/YY/vzH9uK7Fv0wGzB3Ad
+Ss5GOSlv4gwnM1XeySZpnXsQsZBhE1cWZPawd+ZCXVcDaFGIgN+83NPjgg6gJG8QWbd5ys00rnu
nhjjaRk5Eixr2TKhqLj6jDESPRm8iWjUUsrM8tVv2b3+fa3fWjfuL6I2n/FAGjDyicuI9CDRL0aJ
pLJdQZrbImOZGjQcFLlc3ucxCDWNzNAA5x3ni9ZGkUtQNV4QF8ckugOPj/f06IL3F1AgRY7i6VO5
Gvc+ZUkmIVMUrFd2Awyl599FZOgZJASdh8MUBma+oZK1L9FOmsbQAXxDYNzny8UZrXLgXx+KotF/
w/f7QJyR8fX5udCkc1fR6N4jawDzdSsamQJIvKK5ySaUOUaOFGFPmwKwzmUuuIN2N3AkiKa58xle
QIfbT7cN3vBr/HXhW6yf0+Z2d+eUy6DvNMVZhVqvwVITT9xjYHYkftXS8WEXFmRpiGJ+AfhVLAVd
QUox/pHdorjFjBXWt46UBk6JOG185HSgZA2k4IdGou69eVvf7NEZMkaRN3Kad/0UiMcdZm6FJpcW
1Wjlm4uPUrPjjVPihRA8F2cHukumsn4rOgnX+mhR1DoqOzfmE3Uk2++tjC/EVpmvErRpNR9EUOC0
KUu2TqeD6M5N//BLXgEb0gflDjPeO1MAC+NZUFsOSu164kCYs77uwd74KeGHbCOZUpFU7uMzcEpA
MYDBjqMe8Lt4/B1oPKVoyr5B0/V8dJAhtkOy2bGCqK8Uyd7LXOg27Zo13zeeSOAOcGj5LbSDZGyF
UlX1MLIl2GP0g7aOzVjeWOX/XnvYufwRReIdTL/JkjhB9GVMGafxTktKaAkUGSSGEijztN0X2JKN
x7O+I/fwursPqqsRbnQmAHPBdhSE9HpICRLpmG+qLM7ngUZ7E/uV+V3UDdnWRTukOeUNWni5KD7y
mIKDni+PGM0FM9Pe0wr/WDUGKO1TNf4ssRe9WC2Kru+DcDvJyEUAGPk7GlSIvZUn7iZ9/UwMDGAh
cvtvBMwwFLIu162eGwicvqT0hDHeSBve/5I9Mztn9YKgfZR8SOdf5S64nbPSXZR6OYaSLIEjhh29
BMoD+ha8+qGF4Ppk8oOrRxKNbDr3hj3mdPKkkNO9srHgcKUEdVtYJUviJCirdMZuXhMwWygVdWQm
nOFF3EBPX8IVlDT6jwtFTq53SPqYdewVl6r6w+Rs8S+VLcNAzGOebYZnq+dKwRkb7rdvOa4X+KMy
oMzxhAjEEKtpAAe/KqLk7JmxrdiIHhLe9A8T90nj1vsdglOveorNZjsbZkFo4ZpYivrNoGYqZ6lH
0hHp7CUEurZwy8g1VDaETgyi/E2umSUyKe+sEk7ZE7e9oMkJl4RnkMsq264k11sR0DqBum37gpaC
dh5GES99rGfnhfgFno3l7RbuGyNbeNlifguSY0DxdGJP3dV7Kf5eXSqqdjBtFP7iAUWYCh9cBm58
Cb38ArOkrO9Ymguq3+17LgD6jHyBTmbfVH3nxrdSxJH++5BD8CHuVVSkVAOhLKYBWlAjcVGQOu0w
o3CtQTgKY0Eqqq2xL6GEBg1U+R7spEm8N+w+h/zURSgwH1Lh94WbA29qbQo7tCcoPtuue8bc51cz
i1JnGNWnOqL4gsAyL+FO4i0J7F62IxxSlefMdgNiAmrnc75V6ERGDqYf34iKK0PcIeZCkmlZzcsN
pa0HA6Zqy91qgvhagaq5+HjkRTNriFoKSVWDWl/rSz5ltQPGAzFxThxa3+UJsJDgnJ7kivC3/05D
fWd8iM9f1crcV3JM5RMTWIxcnBswVYD3OSMMieaPOSGsBCB5H+gzlb9Tdadlo8RJlHP9R6BrWDs4
zEaEWRPQL1keW24EXj+q7KWNJodIIyl3UIcurBTSKXgfP8kkbUinQNJy+G22j9dWOD6Md+TY3DjS
WvHJMSv2aAxVZmShFYefPbuLfH2pMfB169aWTZtmxusOtnoz6kdpapRmcD4Dytv2I00XXL1oq56x
3sQV/jI255J79nokawWfUSt+kcYnx2gD+A8v+xN+YfCxqknUbgUU8Ebex0UhM2gwJL2mbX/JX94E
k9PirYMDZ2zOKUyrfguQBR0ILeLKcS7y2AgQMSfuo96USr1v9tqRvw6jGouHsk/Rov9jq3evzi5Q
TziKkBsZtsiwT3dV7T50sv8JDSE0JJOeq/19GSvEzsOeivwWF/Q5SrJdxxgEiFIK/xI1o2NbfY4v
3sPQwygdwiOqmAFbkxsRXQyykvH950Nhoet88OI37YeWVEXdPFqrhHIeaYEntxMKXqdCkjBbopoy
SY7T5qKUacb6/bWevtpApykRv6Jpv8KiYcqSMl4JZ8dwAuvJHy51aTskhbuCCJ3IJDRpvlL8vYK1
GcB+MUgOHa+ZOUtrbTdb++4KadBn5QFtBHe/WXI/9gt7Z7er6gHtYPPDhjp/oM+2DSYfa0n1fLFM
uOKx+J3f9W93R8y0rsdSFkPvLNwce+/y4FxDY0BWo5a+sHo/KzxRs3aC8HZSM4FKHk16HE7lmhku
WYqyYcZ7XIwEQj64Y+xqitCVNdKWCOO7FjTU1lrYeT7nzsbeMU6+BR2eYVvjfosywNbnGfxorkzF
SAe3GKt3BOUlupnwmFol3g6CdSF9199vCHFabdt7Mc9lJvPEURtM2AjlC9cWqyTgtfMah08CJhnm
gyvU9C8iCeDO/oQCnM2VLMIL0qGOM/lasLwZFV6nEZP/npvAFT66agSnMm0jWKtbtMMjV3O55E2K
V4qHXxM3qtMKa092Rd/isaXrCd3zxgiXLR0lqS2ahosT54mpp2NjNykqjKF5AE+pOSd6ADenvS3m
5HNdnCChJaaQQh3hWAZNy9xJj1WIGlguRG3PR8sh09ruNvgjQ/B2/R115o8fhV6Ydshwl7bS65J2
mFMwjgIajxL1Gg7uFjNPM1mxTRce/R13KtB2+b0eNCcEXaKrKxpmSHw76ifJQxTKD23gisP6OIYq
L8j10igptd3MKocwmSZKMj26v7lE5yawc/Up1F+/IUfuwx308iqjbpA1JWXZDmCCAX7SZR22YRuq
s2HU5V3Aq/LKF4bLvobnEO8qxAEI43NmkxweMuwms/s1U9PyaCgDMOTp+waIALHVNHjovTvgU3lk
48g2RZoR3OfO2HLdAbGAs+nzNkRTYwI/2geiwP981YqFkgVDnWZlTBnPqJaujLOxLBGUV0KephlO
/HPUr5J+q5GuTDY+p6EfGw1tXSXg2OiGQPaM0bIV6Au9pfg5cZKk4u36zmF0Lx72uL+v6LIuhXRA
U3/wdT6o+UxQAaKExBoJNyn8q+g/iFHA8Spf+odnya0UgMo6wd0/4Can0zD1qNTe37aE5Qymna/Y
MazpRK7zSdYP7uTEmy0niCspNO3XL+JgSBmIQYEB8IuHFmZ4lZWH4kzfgWBg1tLdflUNfgxgW/mE
GLAvy7PtXGM3QU5xfQe2xKuchB8+PaS9tCcvqVbbIZD+M+aD5h+WIHasoHbBFyN+2aLWFGkkwJIO
8rJcaG9j8/SRL0rPvoGtC0Sf/GGMoeutQZ4Z7eKLfaFMeXTkGB9U9hTkqMnBASIHQD17XLSThYzl
zrnMqg0J/6SjqEHrMIwBrnN0HFl7q4eWorFMrHy8Q40uFM1AY38Csg/ZtfhVcKIzAwJQMUIA80hm
Biilsu3qLCPZDAtavEK8ATAzREoj2LyJnwmvoNlJ4lypY16b5cdpvO1haiKFrs5CuALkLHaVZnqu
sMkM7kG83zOtvrPKDnF0cLS03oWG7HJ6PvMh/Q+8sY4Sw4Tx1E4JtFm1k64T5O8q9RMkgJ2ci92l
KMghMH4chH7ruR8YoWKhAXwu569v4sgtZ0hHCqOCf//g7RciDJvw95ARDtQqgUBgdmRpaGavxKOR
N3wpzTHkLNGzAGdLUmTKoLBfJOJ7dpkHzxd1Vp1y6eJ+S5bQ/FSQXKnt8zCYUhsIHf7ktUrm1oVI
iM/KOQR81JHkAY9LUWsAu8UcIkwb/6lJWjy6A4zpctUMvndcUJDW4OoH+hUCPUAJMx9wbgCNzeFo
RkYZgTdwgBHq228RfvJKVYMj9wAqs/I6HiPsE5c16eiHOnRAU5tRV7rXGIaUxoXDulGXlPC3o96L
MGJ0XERrFy7lVw6U3AjUB2CQTTfmyLXW7Kn2QhHqflwmh0BQAFzOvo+xkniKeFASWzpa9ayXHtez
mEvd+6VIDayINWSQ1gHBevsTJk/2TV2qj92KqK8/adVrbxkMP2RqIDL8d0jdbApmmPd1jkQMXuf3
6fty6qfx/bQx1E1IHM9sg7tt0fWPgoqAFBMBn18PaycijfZDj7tm4/zYP68vyMZDQRiFH2i0uzSC
dG6VdCVtr9S6ITmgnx8K6FKazqf3HkM/qLQKNv7lGLx1cuxGNZeGVgijXVkNEHujGFJpaxXDjPAZ
z9Fal5ZGd0eZaM83KG56Y63/iywTeE4bh6UA8kK1FGgwQO2vZwGoz+9y5RnHWlGEflmP5vbjRqKa
lovi6hw9io6S9OTO2/Br5IbQ777NteEQm2jtk+DcG/lw8hC9ss8f0eumcOS/wG/TdL1VIDDHXZLH
yKPHpKwfcfTZ0b9z9ikVqSyQUDXKsBhAsevY+VSRR+pwzgRVMhpzk/9rZ7sqaFWsSFABwhEyRNDS
WLEQnyjtKTvGJzjyOtd0nkpm6AXHm46V9kVvC/K89cZC1i5QqnqaKoyYGRyt15t2Bv10+xmh9bzf
Zx0t3VFhGD9VyKIruJk/9GerfS70a9Ih8Z5XnF03QqDg1oTjdT/DpzmIL1Fb4stKaMzkeDl+WpdE
Bf3cl3AFu4t083iD+/sjECI2ZdX37gyL7BIsbBulhZ5uVBspVJO8DJ9ti2Sxh6Am66OR29NHAngN
0b10I4Xzemo22tMCo7+yos7QdF5lwUmJ6VKtK+LhcB8b6NJyosEZJOlwSC64J81pABUNxZx/OeZO
cqzgGC54+pPSrUZOugC3UFt6TpkPRjv0bbl5Djr5CkkssTuH3oZogmd+ckbe+m19vhW04k9Cs3tX
Xtmkyw0dxihHd+1LnEmsw4Wd/77KY/QSRhg8oGLbqq4yMWKrlU1q5JQwRdTJBjcIT5ckwAofU9ls
5mVc8mgsVQfDCKEuJVhtdG1VNoeLQ3eTQaiUpz4lLQS7z8s5YbEu5wXzY903d1Mzh0+SSbCMfsrw
6nu7KmY35XEEgangpwSiU7yYjTdBbpq2ZiZiKY/mjNEXm+1c9QC3Vw36cAXDee0X3fHzhGrtUEI5
3DMpTQS3flZeVvWR555n6C2To30PkP0cLkHILvkvrrOVlTBS0KIMJb8inpPoZVMnhlBi3jI23e9d
FYncE9BLS7uNZiAWsrEq2UQhcm00oIE4+Rd3A5CZRNWpVekbAmGn+EEy6Xch4C2g/nxIBOweoKuJ
nzOrxdbnnU+doxqHSUhZL4wxOb8FqIsfhhQQ/SYQ0x6NwmivQYUSS1wp4RkM2GIfwEMgg42fFmvo
bemsFNQSB95hDo9H2p7f9gbYHbfkLCe1w4Si1zJvJiqwUX+VUf6oK8g+PajFyfkXh8uRhkHQAaSF
50hxUaPUYrKrTltoc+ocLTwxdgs/S5bp/XSrYfxWIkW71rlQmDqmU/dw8IahQGdZyZ+IRu0Xw3x6
O2FpsmybJEWPYD7UB164EyyWaEtKZD+W4m3bEYzp+OIElnCpiSeDQZ53YsSH714Y1nage5phvJqo
sXV8kxJxzw8oWX79YEC1mGoSg9ma8LN8LP0Wyf1VOGftUPTgd5zfTX1vsNe9EpMzgU+MHJ4YreSP
DTqXFbgk3bvW4g8QruIX8Fbpf/Aq4fb0cIAJIZ/FKSyBerSQHW7J0nEqr5tZ8G05H6xi7f1CMuQd
qkULku/L9qXe9rzFz1mzg9UaH05riPTtbeTGrUa4WCf9EexHt7wzUcGpQr64UnITLdhLyYHuO25C
fR1AQaeRBUlg/edfvU7zRpYYxFOcWfTZtN02fDru4MWp7O9R80OvL8+1Nsmb6TXrUc45XMBdvAVp
UvKV4JVFIkgQLQoZHweZd5E8hJQ6/iJqqrULH7KRQHXWgLl+V18dynksmyxJe3YH/iMRDHpmSZwo
wiu5MZxVUB8/OzQOBeIjiRvJ6IDJtTHYdMyWV23de7fmJ8+fEBB33fRvqM0VYdaE+OH0s5vMWUl0
2feDiUlgZmGvn+QYIQhUGZASG4nVn8WrA8v3cUHnXosSaSA2vDLA0iTcX73G39ExmlH4RxD8+aH+
TPTM+koiFxZ1pYkgtzaKnZvwJkkbYvInLAOHvwH6Qqh19OEoUT0hF5P1Jb7u5Gk7vFkPg4KGCz6Z
UNAZqmtzdbR2YWKHcw36NnAgzf/E/Bojb21G9u11XWWI8crnHsM4Ht1At/d0xcm9dnjaZ5QmMzlT
3q/4xD1Zjfay87Z577WhMz68Zi0d7IBt1/ZpZNLzh4Rmith7WNNcRBOc5DUOg7R+Wiq84Mlsh98Z
rGSQxTTt3kHualJZjU7nw3obRiISpmEWS6dxWUivC6f/dOb3xpI84IdZ+oA9lYXkbDsmxhgMesNC
lpTg4BuISUIm15Pk3md0l9/gteLVqd1YLeHQghRspQOcFslVn92e+el4vsOhOR4QzMlgpT+L6dG2
DoLe9JeaMxfJW2y/SQHq9KBIlmEkT2redgNECDmCTwi4rFvh4mLy5vdEWoRJKZG4iNSmlL0ewoFQ
EYt7xS3OIRNyxCWGir3hKatpxbSvrscn2IV+PuXcFNtLgpZUf/+V6x/cQtfZGGi1yFk67QcVmP51
26f2Op225sMohEF/YblPuI9lwF7NUwk9e6zdyrM6nbWgBl7NrBmPXvhxAvb8mJGLknkuHHkVzJ+C
t43/UOLaZ8DNeB6I+hpTaPYxm4Y1gVnsBp7yzOeM7usVJmbbhxYhBrINueJb15lnA9EThxsvszh/
gwRMq8azYknWw8w+6TcKoTvNJpjs0ZgkmVZItFY8coBvfqPoJjTGw9jYZGniNTM7eEVywIPxvC7V
oukx43ZG4kjXtIl8gQkulAXBbVAwOzyeAUR3opbhwunywwwF7VvIeoITal5cf2gFcA8oxjbj1NYY
EI8euh2NY2GJbxH6aJda8YiJUBqdx5OpHfsrkyLeWka3jNsf+2UJkCZrvLyx42Gb8IAR1iWEYxW+
m7QTZQyRhMdqB6vjSXrSwZAwRCUqVFMp6HS+f+gZf8wfsSdY5pfQkjhomDy8WKJuVxBmy4R21+oA
zvyPDAY1ktism+iK8/rKjpZOgKVArUbseuYVapaaKrQoRHJO4gqmIoCWc23c9bBi0o5m9UTOjlfN
z0AUmxyyEjMkxMg2OVBRFP2TLMD5zBlV84r0e+9mZRi6Ufs3JijecyGq1vAwiZ/Oft200Pp9AVQP
Qu1mhGANwz1jHhewLjNY8cFQN5jsB3iSK7s10WwzUu70gqOYE/kEHCNBT0GJ3znrbfIP2w94Nogb
6UrLyy/3kzMZk1HM9N+ko6ipU0/a4EwqM5zaYVmknyT2pc4i6oT5PvcsXrhnF6HUOHV0CkCYQeSh
xzyEYDOM4wQ5ax08CRPMFyfS7qNchDbxiBThu+n5th5GMir4w73K9haKxbsXPHS+6HWiVd8ErpRI
zREz8j6bd0/2tc6EdvTtlACPG1AHHTz7X035SP/4EM8+19pdCicBjRfiUTaWPWE77lUQYbdyYZRz
WQVDqh+xVDYSjZ/SEQj969QY3w+AZVt2xi4O24gn0289HTKGiDHcUKdLrUXK1/s6Kq/W+1LhcO48
2eShT3SC5kI62h0t32LNaPgMBLlffyqsc54zKwy1KDQxilCAe3cY77T7XXaluYmEyvNV16bfGRFv
mbmUWh3WsAHmYl2dQNHUbNn2DStAsI4Pe75GkhUcpCJmzi0viqo/1iZpdsLdEHLntKd0RIdSnuyt
fFCyY1dXPTCTU4LQ6Ycp451BhWpag7/OuIu3hA8D72zuYe8jKQ2IKXow6dafLn9hqlxjpagITeeL
FMzv7rXwO5RmfSbpsh7qV6cGjIfw5SkkmZ+hb1rTQDlppJMrBAXkxHnlc0hBWOwrTv20DMLGSVYr
7tuG9uQto5n0XYeRO4TlYD0AhX5CjpuIO8aZ3Z7gTil8dHl1SHz8oZkz8i/F9/emLoB78+uAieRg
tN79VfitaCH5pmPUvpKhZcFU39QsZu4+7VhOeyvy2kGu1l10FE4MTwZdx+ta8kKc+v/UTStoRHfc
eD/WF2ahJOsnt7NnuAlqlvOgl6MikJgYCaDWH/qXXghWKNazfnMCTUqPBKJZJfR52z/uqkoSwzVm
KazuZJDhZr29WtlbNZQAlobyL8rVmiHCaUL/dOGjoLRpk+lLySVIOlVNopKVq2BPwAtOHLDcQs6u
7A4esGUqu7yoayRhQ2k3Gs+K5Cnj7w2bRj0KbddHblCK5DIHLwpT1YUvogEWUpjTJAfEsD9XZ+D/
xlu54Mmy2asKkP2FuF3w7vjNx889w3z3wz8JwB5vMCd1q8UoHIkMFJh07OUbYCC/xkMPFYkLbfSY
ZQ415Lh/eEOPYHy8wM54F6ug0l8cW4BpEZauw0gY847Eh+7X2QGChR6sVDZAMS7K2arlWBIJAoar
Clu10+v42sqTPlgMAL1eEmJIkeZUzPw1TUxtm+SaPJ1pYYR7MBLJuL1m1WrL2ViAjGaFOBeKDX7Y
AoC0zE3UtIJ5Ns+cbGeZ0CKuQqWdmVcR7Ig5zFDMEvV/d+gggE0k8pdahdSCt5dCCehl7yJRpyTK
nNzXH33bmWM3Ex0RgarCyLmyQNUzf+0N1Psssle8/U5CO2+j0WiXnKuUGpMPKlxrQA0VI80ScpBa
U/dVyAwQNOveDQFl6yck4WC0RsZHo2NVtMGO1Ckbj1r5B988DSXrYFRPyipBrR6K5E7G00w4n+cb
Ys83t3lRYFaA4ZS94UWbFbl8vLdYASAnc5d+SE8ZGACBrXCf6KzMKPhgiIK3dUBgcocdvVzp4c1k
+pCBPMJYtMrUpPNjWlw9ojwM30I97SHzcLkK7vuiXDkDQaJTllQhdq5DuPYCreeO3My3FSEuWg1w
r3JEbUDtj+bBmtB451PVlLglpujn6Dpmp+T3nOO2+r2if+NoIvLteBTP0kwRGk0+NwTTUz/oepkA
myXG1OiFJbTe8TiO3oJ59rDRpuYo66k058PSxDnHt32kN8FZBfjphScLVJZ7FiW5iW3CqP7TZnXV
zzsOUSgfUKimLUmDys/upsSFUGGlt2BtWf3Cp0jNSNkpwwP9TCUlEolaFU6n6uGPLRfzYgs/GUPE
F6C15X/qAQgCqYzZiZkVFoKuZG7UcBppuzGfoXDpsUePAsaxk8NZRZ00NxMpF77Go15m6zfIvCLS
+Pd8B3sHWmvnCD8ojOzSoEmLiJG3Y/vGwGEnrHlzNqLJMKbGU9Fec2/zlP8BRawUYFIdRCiRQjlG
HfSZbqC6ZJyXiwqFe1Yz0GvkUpCyoBrR4o1wPRluMBGlcJD781gegE2JpH3+uLFMSy+EZ+ArupRE
K43Us4NjwpWYcAWThbdroVBxcReY98gzs6PLfzkurTf3kr2ZA5wD94raEXvH08BUCo4mRsaxoyaH
J93pPhydbHlS2hfKrPb9aKqUlzH2dsRem5dbf0My35gYlIXH7WVS5vD5tLkLQegWf1pEqgXXviZ9
eAP0dHF1BmstTJ9L4b6r93v4XgqhGcxIAgUCy/JalL51gzsE3gE/6IiOQep2/SRFknDnsy1LdgiS
esA/KX306rJHNagcg0SYxPvWEXTvUgN9RzidmM/7XY+F9hKRsgEElY/v67QeYzUr/Zxg7oempgZN
9vG2Ubzi13WNZAIZ5ScoEujbZclUPEYKphfWQYFw0taYPAeTgfi2jo3nHn2OLqogTHwjB2raxdor
zwuNSslEhY9SYxLXIdlONSM3MShonBK5WOvUs/1++4yiVPL3RtcYAjWHCICQ9tJcb3XOnmEEYyqU
ZOz+D2UDYy5mM+vt5cj4lfPJZGdUTPuHdOaWODeceTWqZPQT7jVRvAtcDl6NzScqJKQ10tgjvFF9
x2LV5GUfYoXCjo/iHNHrc0ZYzlRN0wZEPfdL8bWTRd4vj4NX95xAsgRXQbty9vVDen68mW0rLc8J
GHZVfWZoPUKTu/n5vE5JqxVi8l7yrKuW+V5aOrB6q3HYZzEHxcf5whFPeHKDZrdIESD/09pmzzCU
ywpidbgpNCV0IAhyxTaXZNJfd395i3hraMzXILrnbtNH1WMmrLSI3bkuEmSmGw2CPMrqB8+syd9z
jqF3fLMNKA1MlYUTKnWAQHKZlMdyS0um2x8JO1jjtDuBUKE7wN/YoC1pB+QQnm5//UO74ypRLZbU
74acDlcvIb/Nkq9AR1L1ykPO0KfvaZi7kTpJrHKOp9E2b1lrhovNINNdxqArepS18aTQWoFz4DlE
HloKkG5JySguNFhoNtkOwcb3zWINGUrUYkl1RG1pcB3KyaDK90rXAkG2CTSRFgXaQrtbee5jn/rJ
aVBwJWEP4Ne0KHhEgBVuHOQxZA/Dh4Dn9rQvzdN5tWIqsbJunhfxE4hnOoEJ4zFlEv6WTGF18RL1
uCevZRhmdKU7NzOhWX2uNhhp81KA6DuE6XH2lw814lclRLhQmM7NvIMCOvmE6KfAh0OUv+yypgBz
QfW44DkMqeMPbaJzuYgCXACZE34IBeCubfMofe1jzjNmUQlTerDT4uLro8uj/hlZkck3stwdsun6
yEjOqUv8jLpLosh5GmbtBQSfY42U79/qsUh2E13cjoR1MwI7qtdHqt6+
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_GTWIZARD_init is
  port (
    cplllock : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    TXBUFSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    mmcm_reset : out STD_LOGIC;
    data_in : out STD_LOGIC;
    rx_fsm_reset_done_int_reg : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gtrefclk : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    wtd_rxpcsreset_in : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    TXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC;
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtxe2_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pma_reset : in STD_LOGIC;
    gtxe2_i_2 : in STD_LOGIC;
    gtxe2_i_3 : in STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    data_out : in STD_LOGIC
  );
end eth_sgmii_GTWIZARD_init;

architecture STRUCTURE of eth_sgmii_GTWIZARD_init is
  signal \^cplllock\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal gt0_cpllrefclklost_i : STD_LOGIC;
  signal gt0_cpllreset_i : STD_LOGIC;
  signal gt0_gtrxreset_gt : STD_LOGIC;
  signal gt0_gttxreset_gt : STD_LOGIC;
  signal gt0_rx_cdrlock_counter : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gt0_rx_cdrlock_counter0_carry__0_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__0_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__0_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__0_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__1_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__1_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__1_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__1_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__2_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__2_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__2_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__2_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__3_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__3_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__3_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__3_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__4_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__4_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__4_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__4_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__5_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__5_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__5_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__5_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__6_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__6_n_3\ : STD_LOGIC;
  signal gt0_rx_cdrlock_counter0_carry_n_0 : STD_LOGIC;
  signal gt0_rx_cdrlock_counter0_carry_n_1 : STD_LOGIC;
  signal gt0_rx_cdrlock_counter0_carry_n_2 : STD_LOGIC;
  signal gt0_rx_cdrlock_counter0_carry_n_3 : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_2_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_3_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_4_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_5_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_6_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_7_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_8_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_9_n_0\ : STD_LOGIC;
  signal gt0_rx_cdrlock_counter_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal gt0_rx_cdrlocked_i_1_n_0 : STD_LOGIC;
  signal gt0_rx_cdrlocked_reg_n_0 : STD_LOGIC;
  signal gt0_rxuserrdy_i : STD_LOGIC;
  signal gt0_txuserrdy_i : STD_LOGIC;
  signal gtwizard_i_n_5 : STD_LOGIC;
  signal gtwizard_i_n_7 : STD_LOGIC;
  signal \NLW_gt0_rx_cdrlock_counter0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gt0_rx_cdrlock_counter0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of gt0_rx_cdrlock_counter0_carry : label is 35;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter0_carry__6\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gt0_rx_cdrlock_counter[0]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \gt0_rx_cdrlock_counter[30]_i_1\ : label is "soft_lutpair118";
begin
  cplllock <= \^cplllock\;
gt0_rx_cdrlock_counter0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => gt0_rx_cdrlock_counter0_carry_n_0,
      CO(2) => gt0_rx_cdrlock_counter0_carry_n_1,
      CO(1) => gt0_rx_cdrlock_counter0_carry_n_2,
      CO(0) => gt0_rx_cdrlock_counter0_carry_n_3,
      CYINIT => gt0_rx_cdrlock_counter(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3 downto 0) => gt0_rx_cdrlock_counter(4 downto 1)
    );
\gt0_rx_cdrlock_counter0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => gt0_rx_cdrlock_counter0_carry_n_0,
      CO(3) => \gt0_rx_cdrlock_counter0_carry__0_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter0_carry__0_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter0_carry__0_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3 downto 0) => gt0_rx_cdrlock_counter(8 downto 5)
    );
\gt0_rx_cdrlock_counter0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter0_carry__0_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter0_carry__1_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter0_carry__1_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter0_carry__1_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3 downto 0) => gt0_rx_cdrlock_counter(12 downto 9)
    );
\gt0_rx_cdrlock_counter0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter0_carry__1_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter0_carry__2_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter0_carry__2_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter0_carry__2_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(16 downto 13),
      S(3 downto 0) => gt0_rx_cdrlock_counter(16 downto 13)
    );
\gt0_rx_cdrlock_counter0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter0_carry__2_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter0_carry__3_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter0_carry__3_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter0_carry__3_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(20 downto 17),
      S(3 downto 0) => gt0_rx_cdrlock_counter(20 downto 17)
    );
\gt0_rx_cdrlock_counter0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter0_carry__3_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter0_carry__4_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter0_carry__4_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter0_carry__4_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(24 downto 21),
      S(3 downto 0) => gt0_rx_cdrlock_counter(24 downto 21)
    );
\gt0_rx_cdrlock_counter0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter0_carry__4_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter0_carry__5_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter0_carry__5_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter0_carry__5_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(28 downto 25),
      S(3 downto 0) => gt0_rx_cdrlock_counter(28 downto 25)
    );
\gt0_rx_cdrlock_counter0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_gt0_rx_cdrlock_counter0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gt0_rx_cdrlock_counter0_carry__6_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_gt0_rx_cdrlock_counter0_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => gt0_rx_cdrlock_counter(31 downto 29)
    );
\gt0_rx_cdrlock_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => gt0_rx_cdrlock_counter(0),
      O => gt0_rx_cdrlock_counter_0(0)
    );
\gt0_rx_cdrlock_counter[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(10),
      I1 => gt0_rx_cdrlock_counter(0),
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt0_rx_cdrlock_counter_0(10)
    );
\gt0_rx_cdrlock_counter[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(11),
      I1 => gt0_rx_cdrlock_counter(0),
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt0_rx_cdrlock_counter_0(11)
    );
\gt0_rx_cdrlock_counter[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(12),
      I1 => gt0_rx_cdrlock_counter(0),
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt0_rx_cdrlock_counter_0(12)
    );
\gt0_rx_cdrlock_counter[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(13),
      O => gt0_rx_cdrlock_counter_0(13)
    );
\gt0_rx_cdrlock_counter[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(14),
      O => gt0_rx_cdrlock_counter_0(14)
    );
\gt0_rx_cdrlock_counter[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(15),
      O => gt0_rx_cdrlock_counter_0(15)
    );
\gt0_rx_cdrlock_counter[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(16),
      O => gt0_rx_cdrlock_counter_0(16)
    );
\gt0_rx_cdrlock_counter[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(17),
      O => gt0_rx_cdrlock_counter_0(17)
    );
\gt0_rx_cdrlock_counter[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(18),
      O => gt0_rx_cdrlock_counter_0(18)
    );
\gt0_rx_cdrlock_counter[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(19),
      O => gt0_rx_cdrlock_counter_0(19)
    );
\gt0_rx_cdrlock_counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(1),
      O => gt0_rx_cdrlock_counter_0(1)
    );
\gt0_rx_cdrlock_counter[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(20),
      O => gt0_rx_cdrlock_counter_0(20)
    );
\gt0_rx_cdrlock_counter[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(21),
      O => gt0_rx_cdrlock_counter_0(21)
    );
\gt0_rx_cdrlock_counter[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(22),
      O => gt0_rx_cdrlock_counter_0(22)
    );
\gt0_rx_cdrlock_counter[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(23),
      O => gt0_rx_cdrlock_counter_0(23)
    );
\gt0_rx_cdrlock_counter[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(24),
      O => gt0_rx_cdrlock_counter_0(24)
    );
\gt0_rx_cdrlock_counter[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(25),
      O => gt0_rx_cdrlock_counter_0(25)
    );
\gt0_rx_cdrlock_counter[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(26),
      O => gt0_rx_cdrlock_counter_0(26)
    );
\gt0_rx_cdrlock_counter[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(27),
      O => gt0_rx_cdrlock_counter_0(27)
    );
\gt0_rx_cdrlock_counter[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(28),
      O => gt0_rx_cdrlock_counter_0(28)
    );
\gt0_rx_cdrlock_counter[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(29),
      O => gt0_rx_cdrlock_counter_0(29)
    );
\gt0_rx_cdrlock_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(2),
      O => gt0_rx_cdrlock_counter_0(2)
    );
\gt0_rx_cdrlock_counter[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(30),
      O => gt0_rx_cdrlock_counter_0(30)
    );
\gt0_rx_cdrlock_counter[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(31),
      O => gt0_rx_cdrlock_counter_0(31)
    );
\gt0_rx_cdrlock_counter[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(13),
      I1 => gt0_rx_cdrlock_counter(12),
      I2 => gt0_rx_cdrlock_counter(10),
      I3 => gt0_rx_cdrlock_counter(11),
      I4 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      O => \gt0_rx_cdrlock_counter[31]_i_2_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(4),
      I1 => gt0_rx_cdrlock_counter(5),
      I2 => gt0_rx_cdrlock_counter(2),
      I3 => gt0_rx_cdrlock_counter(3),
      I4 => \gt0_rx_cdrlock_counter[31]_i_6_n_0\,
      O => \gt0_rx_cdrlock_counter[31]_i_3_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_7_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_8_n_0\,
      I2 => gt0_rx_cdrlock_counter(31),
      I3 => gt0_rx_cdrlock_counter(30),
      I4 => gt0_rx_cdrlock_counter(1),
      I5 => \gt0_rx_cdrlock_counter[31]_i_9_n_0\,
      O => \gt0_rx_cdrlock_counter[31]_i_4_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(15),
      I1 => gt0_rx_cdrlock_counter(14),
      I2 => gt0_rx_cdrlock_counter(17),
      I3 => gt0_rx_cdrlock_counter(16),
      O => \gt0_rx_cdrlock_counter[31]_i_5_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(6),
      I1 => gt0_rx_cdrlock_counter(7),
      I2 => gt0_rx_cdrlock_counter(9),
      I3 => gt0_rx_cdrlock_counter(8),
      O => \gt0_rx_cdrlock_counter[31]_i_6_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(23),
      I1 => gt0_rx_cdrlock_counter(22),
      I2 => gt0_rx_cdrlock_counter(25),
      I3 => gt0_rx_cdrlock_counter(24),
      O => \gt0_rx_cdrlock_counter[31]_i_7_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(19),
      I1 => gt0_rx_cdrlock_counter(18),
      I2 => gt0_rx_cdrlock_counter(21),
      I3 => gt0_rx_cdrlock_counter(20),
      O => \gt0_rx_cdrlock_counter[31]_i_8_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(27),
      I1 => gt0_rx_cdrlock_counter(26),
      I2 => gt0_rx_cdrlock_counter(29),
      I3 => gt0_rx_cdrlock_counter(28),
      O => \gt0_rx_cdrlock_counter[31]_i_9_n_0\
    );
\gt0_rx_cdrlock_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(3),
      O => gt0_rx_cdrlock_counter_0(3)
    );
\gt0_rx_cdrlock_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(4),
      O => gt0_rx_cdrlock_counter_0(4)
    );
\gt0_rx_cdrlock_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(5),
      O => gt0_rx_cdrlock_counter_0(5)
    );
\gt0_rx_cdrlock_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(6),
      I1 => gt0_rx_cdrlock_counter(0),
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt0_rx_cdrlock_counter_0(6)
    );
\gt0_rx_cdrlock_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(7),
      O => gt0_rx_cdrlock_counter_0(7)
    );
\gt0_rx_cdrlock_counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(8),
      I1 => gt0_rx_cdrlock_counter(0),
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt0_rx_cdrlock_counter_0(8)
    );
\gt0_rx_cdrlock_counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(9),
      I1 => gt0_rx_cdrlock_counter(0),
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt0_rx_cdrlock_counter_0(9)
    );
\gt0_rx_cdrlock_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(0),
      Q => gt0_rx_cdrlock_counter(0),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(10),
      Q => gt0_rx_cdrlock_counter(10),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(11),
      Q => gt0_rx_cdrlock_counter(11),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(12),
      Q => gt0_rx_cdrlock_counter(12),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(13),
      Q => gt0_rx_cdrlock_counter(13),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(14),
      Q => gt0_rx_cdrlock_counter(14),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(15),
      Q => gt0_rx_cdrlock_counter(15),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(16),
      Q => gt0_rx_cdrlock_counter(16),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(17),
      Q => gt0_rx_cdrlock_counter(17),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(18),
      Q => gt0_rx_cdrlock_counter(18),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(19),
      Q => gt0_rx_cdrlock_counter(19),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(1),
      Q => gt0_rx_cdrlock_counter(1),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(20),
      Q => gt0_rx_cdrlock_counter(20),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(21),
      Q => gt0_rx_cdrlock_counter(21),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(22),
      Q => gt0_rx_cdrlock_counter(22),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(23),
      Q => gt0_rx_cdrlock_counter(23),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(24),
      Q => gt0_rx_cdrlock_counter(24),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(25),
      Q => gt0_rx_cdrlock_counter(25),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(26),
      Q => gt0_rx_cdrlock_counter(26),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(27),
      Q => gt0_rx_cdrlock_counter(27),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(28),
      Q => gt0_rx_cdrlock_counter(28),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(29),
      Q => gt0_rx_cdrlock_counter(29),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(2),
      Q => gt0_rx_cdrlock_counter(2),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(30),
      Q => gt0_rx_cdrlock_counter(30),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(31),
      Q => gt0_rx_cdrlock_counter(31),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(3),
      Q => gt0_rx_cdrlock_counter(3),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(4),
      Q => gt0_rx_cdrlock_counter(4),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(5),
      Q => gt0_rx_cdrlock_counter(5),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(6),
      Q => gt0_rx_cdrlock_counter(6),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(7),
      Q => gt0_rx_cdrlock_counter(7),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(8),
      Q => gt0_rx_cdrlock_counter(8),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(9),
      Q => gt0_rx_cdrlock_counter(9),
      R => gt0_gtrxreset_gt
    );
gt0_rx_cdrlocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => gt0_rx_cdrlocked_reg_n_0,
      I1 => gt0_rx_cdrlock_counter(0),
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt0_rx_cdrlocked_i_1_n_0
    );
gt0_rx_cdrlocked_reg: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlocked_i_1_n_0,
      Q => gt0_rx_cdrlocked_reg_n_0,
      R => gt0_gtrxreset_gt
    );
gt0_rxresetfsm_i: entity work.eth_sgmii_RX_STARTUP_FSM
     port map (
      \FSM_sequential_rx_state_reg[0]_0\ => gt0_rx_cdrlocked_reg_n_0,
      SR(0) => gt0_gtrxreset_gt,
      cplllock => \^cplllock\,
      data_in => rx_fsm_reset_done_int_reg,
      data_out => data_out,
      data_sync_reg1 => gtwizard_i_n_5,
      gt0_rxuserrdy_i => gt0_rxuserrdy_i,
      gtxe2_i => gtxe2_i_2,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_locked => mmcm_locked,
      pma_reset => pma_reset,
      rxuserclk => rxuserclk
    );
gt0_txresetfsm_i: entity work.eth_sgmii_TX_STARTUP_FSM
     port map (
      cplllock => \^cplllock\,
      data_in => data_in,
      data_sync_reg1 => gtwizard_i_n_7,
      gt0_cpllrefclklost_i => gt0_cpllrefclklost_i,
      gt0_cpllreset_i => gt0_cpllreset_i,
      gt0_gttxreset_gt => gt0_gttxreset_gt,
      gt0_txuserrdy_i => gt0_txuserrdy_i,
      gtxe2_i => gtxe2_i_3,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_locked => mmcm_locked,
      mmcm_reset => mmcm_reset,
      pma_reset => pma_reset,
      userclk => userclk
    );
gtwizard_i: entity work.eth_sgmii_GTWIZARD_multi_gt
     port map (
      D(23 downto 0) => D(23 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      RXPD(0) => RXPD(0),
      SR(0) => gt0_gtrxreset_gt,
      TXBUFSTATUS(0) => TXBUFSTATUS(0),
      TXPD(0) => TXPD(0),
      cplllock => \^cplllock\,
      gt0_cpllrefclklost_i => gt0_cpllrefclklost_i,
      gt0_cpllreset_i => gt0_cpllreset_i,
      gt0_gttxreset_gt => gt0_gttxreset_gt,
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gt0_rxuserrdy_i => gt0_rxuserrdy_i,
      gt0_txuserrdy_i => gt0_txuserrdy_i,
      gtrefclk => gtrefclk,
      gtrefclk_bufg => gtrefclk_bufg,
      gtxe2_i => gtwizard_i_n_5,
      gtxe2_i_0 => gtwizard_i_n_7,
      gtxe2_i_1(1 downto 0) => gtxe2_i(1 downto 0),
      gtxe2_i_2(1 downto 0) => gtxe2_i_0(1 downto 0),
      gtxe2_i_3(1 downto 0) => gtxe2_i_1(1 downto 0),
      independent_clock_bufg => independent_clock_bufg,
      reset_out => reset_out,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk => rxuserclk,
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk => userclk,
      wtd_rxpcsreset_in => wtd_rxpcsreset_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_sgmii_adapt is
  port (
    sgmii_clk_r : out STD_LOGIC;
    sgmii_clk_en_reg : out STD_LOGIC;
    gmii_rx_dv_out_reg : out STD_LOGIC;
    gmii_rx_er_out_reg : out STD_LOGIC;
    gmii_tx_en : out STD_LOGIC;
    gmii_tx_er : out STD_LOGIC;
    sgmii_clk_f : out STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    userclk2 : in STD_LOGIC;
    gmii_rx_dv : in STD_LOGIC;
    gmii_rx_er : in STD_LOGIC;
    gmii_tx_en_out_reg : in STD_LOGIC;
    gmii_tx_er_out_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    speed_is_10_100 : in STD_LOGIC;
    speed_is_100 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end eth_sgmii_sgmii_adapt;

architecture STRUCTURE of eth_sgmii_sgmii_adapt is
  signal \^sgmii_clk_en_reg\ : STD_LOGIC;
  signal speed_is_100_resync : STD_LOGIC;
  signal speed_is_10_100_resync : STD_LOGIC;
  signal sync_reset : STD_LOGIC;
begin
  sgmii_clk_en_reg <= \^sgmii_clk_en_reg\;
clock_generation: entity work.eth_sgmii_clk_gen
     port map (
      data_out => speed_is_100_resync,
      reset_out => sync_reset,
      sgmii_clk_en_reg_0 => \^sgmii_clk_en_reg\,
      sgmii_clk_f => sgmii_clk_f,
      sgmii_clk_r => sgmii_clk_r,
      speed_is_10_100_fall_reg_0 => speed_is_10_100_resync,
      userclk2 => userclk2
    );
gen_sync_reset: entity work.eth_sgmii_reset_sync_31
     port map (
      SR(0) => SR(0),
      reset_out => sync_reset,
      userclk2 => userclk2
    );
receiver: entity work.eth_sgmii_rx_rate_adapt
     port map (
      D(7 downto 0) => D(7 downto 0),
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_dv_out_reg_0 => gmii_rx_dv_out_reg,
      gmii_rx_er => gmii_rx_er,
      gmii_rx_er_out_reg_0 => gmii_rx_er_out_reg,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      reset_out => sync_reset,
      rx_er_aligned_reg_0 => \^sgmii_clk_en_reg\,
      userclk2 => userclk2
    );
resync_speed_100: entity work.eth_sgmii_sync_block_32
     port map (
      data_out => speed_is_100_resync,
      speed_is_100 => speed_is_100,
      userclk2 => userclk2
    );
resync_speed_10_100: entity work.eth_sgmii_sync_block_33
     port map (
      data_out => speed_is_10_100_resync,
      speed_is_10_100 => speed_is_10_100,
      userclk2 => userclk2
    );
transmitter: entity work.eth_sgmii_tx_rate_adapt
     port map (
      E(0) => \^sgmii_clk_en_reg\,
      Q(7 downto 0) => Q(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_en_out_reg_0 => gmii_tx_en_out_reg,
      gmii_tx_er => gmii_tx_er,
      gmii_tx_er_out_reg_0 => gmii_tx_er_out_reg,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      reset_out => sync_reset,
      userclk2 => userclk2
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2019.1"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
Wm3a4jvkyGrJZbUauuLXJ9hSETgdMDgCPFsCuPnH2H4u3XzFQeiouXymgo7r3DTsWxLBdNXB1kBw
aIPO2flcMw==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
m5PjR78F7a42BnSusGfvvWj/QhWwotzIhwBCJW0i0LrfPwNwGPqKpNAQM1dzEiOzB1pzZo3VRp3U
bwm8WAGWUI9ypgFzNjSKj63wvhc4c7u6YY85oI882gCZwZqR2iNYrwb0g8/9XKNzS4hQFvelhE59
h/mmXPxRu+d22JXoy88=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
W9Bu3QEBmjMzC7jBBiTWRWOO/jWYVOYWtIj1Z9UAZu7J0a/Me4XW1r3L9KMXGN6kDZ6shbQl7Dhn
PItoK4ZO+tg4Z+op88cmEPKEOCC2v9Xp4NG3eDSQxBLPPLMjtZQF7MO4jbNd2Frxv8c/f6Ex/aLk
GLNFcGgC3ADMDK7VvitRgxzLlLNUV1wLBFAxuJl6GpU7wViTS9XDtI6GWDJP/sY4WIm65+FIogrC
HXcimmf+7r3VcayRH4ieg3cDDc6/fFbNyW6JXAgnr7M/f1Yna07GwBK/tU60OaJLhaH8xcm0vspO
05Sa1ZyNSwEebSyvPA8TXsgDy+ZfPOdMfSEFDQ==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
FanA6tLNPpCDSFm/4TsARI534TDtWiBwDvFTbPWyGqs0WIBrTbxISmUysC2n8daBbyCS6brSraIT
130pvrFo54Qx+Pt1lQnArh+xRSI2csNCrWlipa3OkbvTyZRj/b+l4So+zoypyhTUjL/EZhClcOEG
5UqNJwdApGOFG/voKFwEb1ACfjkPF1V0m+TBLy7E4mSphCL0PODRvqRZbgzB95QFUUYJ+ckkvcHg
PUIzewpRNYiJv5Hc27B9d53qLQ87V97LArTAVq8LeysK5nQ5Oz1JbChAN3lmld0SFjGyOlZGRiXx
zrB9gmxg6/Juz914queERuduj6PzqsgVJ2yalA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2019_02", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
a/oDlJwLfw0mogzk94c3BOQGW7A1C/4/v3vkQo2GbvdvVEefPnuL2CoELnU/tl6MDTyJY/rmbkyo
tP0U5dYendR/A2WAQ29p2XNTAMWH5vFDSBsKI1c9KXUnqlRPD37invxjcT3d3MUJqlkzextzmEpn
0zjQmDNGyL4P780kw7GeSrJFAi8eWAH1gZPq5gmsr10C1Qhurf5KO4cEm2O7ej+KB44WERIxGK16
jI6DI6qY0Mvg/XrXwYqv9oKWO5y8j4HYukcwq2EPRx0t7lBJm19eEWE+h0Fyup6Ltd8I/jOXumdA
4N7s0eQyqb7kMCeIny8ZvCPYPIyoZlENCDCMTw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
CI115QVslbgGhSQ/+tptFY3YHAfLsU34XRxxw8MwYJpvrR6wGuEhGoBhpEJHklnCbuo2qIzSNa20
8d+itlURFKzEzM0ZYHAbZE0dPlnoj1OYi+qYyY+zl2ckxIu2n6HASWwLwP/iP5RdY/bVvox+rTAz
4KNf+GF+zFnlSK5ouDc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
KyiBtaeIzS3dXkv/i+e1WgTlP6ac5uvuOelr3D06gWpZiWb7GComJaWBVS9SQMJttgynDaUHTsTx
IO/feN0kMifH5PWr/W0/Da45W1d/ikmvBk+vitywM5uPrzP9+9yHsKCxDrF5QLfFb/iVB5j6ifsR
Kk6k9hScI7s1CghuXS4PT5YlX9XyJP2XHUYYaFTrPo+TmNrvMFMYJM4uV1wPz9D2J5kQy3warHOi
pg4heEOV4Cjqn2I7K2SIvT4tIouf6ArjSho43Rngsa0oZ4fmw5OErsOGXLQl7sSRDhTVzaJTtkjZ
64tEHp4tz9UMmrT852zZk5dOt3El8NleWtwlig==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 75136)
`protect data_block
wSoewZSIdp+Oq+iI9igwNYp+QaIC4hmPhyHMKpIoogjeFz5RXxHULEcmhSC6I4DUvhQkjlmsonUl
1jxp/fDtnqU9FgMVAA/Adyw+2OHq26s3nSNRxAmVNYkbI1nU9b3Fk4erJfpPFxxSgQTsm4zj+Jhb
UajOyW+rR2dxVf36ZmAdiuZ7Nwiq3iw+T3kmEYC3nzJrtECXeFMkfR0Vr/ErDqpWUE8f4GEhnozq
WG305W2u0lrUNNFy6OLxGrxatoTIJLx/pbz5fUUzHfwhldGYwfvzbgXJZSvfrA7WgDOyot+fLbfg
3uBZWshVKDwIdYy7zxqS3qXjb7M8LXUyzaySLry9p5Z5cDoHglykDYUiHY6JHqLrQoGwvt5LTGkH
QGpsjqJvYjfY7PUPLTvDEXU7qxJEIr1izH/zTYDIHNeG/y+BVW9c7HlH+J3uk+2EArA+XI7/8Zv+
rNK+RanODsNqAL6pi9zD6mxWCKoysdLZtMdgpx8/mdtXxRJcc3r07zj/9pRikn+KFjDHip8I2NF/
Qm9MPS85cG5Cvj/cOEkIxZ2Nyd+BV5gqNHAW5/GxOZDGdoEj3JGxwf16AEn1R6K67Ox2Qk0wTUIA
5ItZ/gwt/uTvblorT/Beg/atJf2I0IYdwupolUqxYrsSe1QNEYf4/eSa2ln097Wg86vnYG3JUoht
5EUN3bBYcxlqiq2Otqz4MDh9MWijCQjpUU+8yp1AFX/rm8WwNQUAQmA4czyd3Huj9by5m8BrZ5iG
4Li3f+SZp6R+Zbbeq8U98T99Be4BRdDwZ7zMVE5P1dbeXuC1nbvj4P5CqLdlmwqP29QtS7QB3kpV
6TBpDG7sSwPFTi4i4LwYMQoYFKMuyMK+WgT0t2e4qgV8Au+McpuGjH1qq8/2cutXJvJQEDnR2KqE
w/VWvDwzIylVst65lFqXnW2GOccSoYTAoQ/PDssODsHmZnBhHJqhCgrvPLuhxWfhQRyJ6pSJMMvQ
bpubII/NgEQ/gVbc9taTWXtLyyyvqkasnG3SUsz1ZKHesku6CUEYj0A5nbngdGv/UyeV/PjV3xL4
3O1aE2W8arJ9zWgbxSX3Wd++n6rzgtzu/QrqanJEy5nyQiw5yV+aHlQCobGewVJh6h2pOQjmsc7c
T7Ez5zOCJyBoD7TJ4AFLpctVdTIO4nSBm8SC2u+ToAhhRyI/gf/vde/+EP9nkdCbHagiXi9SqPX3
gOz+t3ranj3ZmjNCMgaZc/LjkPt9cDC1h93415RqWT35UHK9dmH0hZ1KBlferCrMj+Nvb+JxW5pt
IE34RFT3HEh2SBkNVdontfejnuQvfXmIIh3www9Vuf5UiTMDihvZkHxqwPVWW0HiDRZgT8JHSKnF
Lpv+wrVxBl63evL6p8PQiSVUoAFmt3I9mqSViCy0SrvOw1vqYaVrwSLpUZm4AjW0Y+U/wOqngiHj
w8P3rMjQQAHVT6KHh8+TDAZm1FoeyQ0Aup5sN7e7lFO1DLZ0DxX6RgytDkiMI87NtXj7N3NyPFF7
Xo2t9MX+EjTeggnCmQWgQAXDqGq0e8nk7nlcVurs7OnyMhquEJaTrPvBf9+5DeUZl46z1Xf625JL
9w/DlN3bClCLqeReZGd5hM3F3hvJkYzLGExqv33xk+dkwT/dgRsqyKMM66QKcuOjhDtLvdPM/QOK
/bCJnkrmIZ+c1lhOFhgbfmdEsmXk2Zvg4q1l+/icZ2b26ssCQ484fGsLUb6Rt6YMtU9lDgPXaCxd
QNBX+usVTCqtbrfEM9ybJdQSni443u00oXUcBFKHF02PoA0F9iaF77RluHZjKZchTq3LBZP+XOvs
afER57FHWpAMwqlBWfxgfedaSUjnPD6MEs0sJ2JcRT+dNEsdySOdP6CsoXC7SF3trHoz4dlAEKIx
aijALnIErH1zvV6wBtMcSLbEXZ0kDP0InxHyg3uLBDwCOPtKLrFIQg5EpJci95sPtg/EQs6uzWn+
My9geoDelp3/8iMNHsAFqIqDGgoiHjJTIwT8vXexqS1dW6xkYrOp75LozrW4NbT8OmRhADFQVUAx
B+o22Uvm59UijJioveXyFffg52cWMBl1x/0HXoq0Pbf9PxV/eeEWphqv6aePTj7gAdSLz8DUclAu
c8CuAwdHxc+ATSKqLwuu6gitxJM/JgqYJaOjl/gk2iEs/eE47w4f0SxgOStMJnHSdJ3l++KyPASA
Zju/FEPcLNhpEWIy1UG1VjOoWrNGlJGF/KSJLsdxu9fnZBMnIs1geL6MG6W4TJ5vCeKnFDv+E4yE
8sId6KlXVPskEAsMpdu+VEqSm7y+OJi/VcUOs5aKrj9x9Bw9KWWsKLsD6bpLEENnfJbnxWxIx03S
+DyFxN7SRdqQFbw4eWAbW+3zXd0dMNHO3LKrUE3xTbJcYFfIK8CY9QQKqJZ3kIRfXYtU17XNh/8x
UbMyA7kx12cvI0UNEHK02XOZfITmN6MH8IiOj6uL1gtBkfzo3/oonE0DEviYFInbCLmh6Acg0p09
HXRLJudk8Tu1w8URZAWhZTkpZQyKgWdSTvxPFweaaRQxQFAI70HtxhFXHVIeVWROCbM4AvIv/jSX
zamBeGXrQpsRhOy9xCdfbaV0d/lbUdva1vpSo7mH9SFraH2MAD2Dzy30YQPYG2/rsVYbd240W1Sw
CJlS7QTZkf5QEXP3wCbpCJ985bNZp1G2W2Wfc09NZXIGqd9cH89cpWGFWRrJydUYzQyaBYQ5zLC2
Vw5holqDh0B1dTdjCPsevThtp/UI8vHBSIiRfm7L4BQ4w1rnGWQO90wHD0U4jr/i2ZjUpcezDEVH
+SpyYKF7BJh7km3C0uu5JJYxzsS53Uyb6/dKGCjt9FOoSX5ecbix2XbxPkW+LIXoj9nNH6h7R0AN
oxoxRQmd02WqTOq/LxwI9uyN+ZxDVMTswkOXyeMoTaGeZUmm9RCmpvnWbk2Zv8t1pkYaK4zMAnlw
oUz3pg3rGqW78ORK0aRGmGrVsuEeIEy2BXH+bNC3zTxoV5LEJpHp56aQ2cOEJdCug2wE89JIXLRY
sNzda9TLUx/qo6rZW4ntBhAzB9qrWyUoiE0dgUsvrS7DMvkA8QimqnCJe3lEvzQ79KxjMuCHczVF
ARoAnlGN+bZv0unk/c3J96HATZdjdsWW8GUX75BWpMsYDN0dsJtAscIuMW5WecL4VvAhGa3alyTh
55G0Da23OXIKwr8sh/EJ1H6jR4794jJo83Qey0ElGvQ0s5Zm2n6RKC15O42aIsUYjdeUSBRzL+F1
aVtbsxPWaMk089zf/Np3sMbDU5fwtbK4wzA3qcHDg+sCZyrx9EzNAoBWRU4nrcvxbIWep99dxnwp
92ExXtalwcCpkHvqeRMIE5yjKTBUJsCpU+82xavKJOC6GYdfU7EhPI4rMGA6qofrUwQH4wG3tpA+
SSh3dbUFWkUFiFnrx+Tj3R1NylWaOZ2/NYmJ1oNZi1cSC+gLGNkz8oXVR1ocqRXxsLE+7zqm9dT8
XGrxGUgHUzJnPGX/gP2X+HaFahmsbsywlwGFSzEwYtYlvBNKEgu9u6kp1WuQXSTcEtoO88KEU8AI
cuRFuspKR+nCqZmnPuqkLfyo3FblFiDOwFTlSDh7M/oTXqIzLN/hAv6ymw9jjukloytwwRWGugd3
sR22UDBjF+AqdIjl5VQYDOBkNLVufdVYpP+af1jzDHiSuHoW5jwZVBGingPnzMS4mbDSq3H1IWxW
25dqE/9eBkXaFY4bPLGX4p3K0DmPsMxaoGSHr/KRPy5OMfTafI5LgsgzoUDwv/fmrah0oFYKeJG8
oDrf6ybRxQpeYHR9oTHh4hErhT3v+xXfpz6uEWqCjXLsJVcbna9Uie2DxEixlve8NYoICEkKlHX8
mZVK7++i1ujJ4uvtM+8iBaubQaSAfw1/sx1pVhMq/q7xEWqJ+EgZJcWJ17K/0aO4RVzFQ6U0r2GA
fDd/KGPc8NhNkSceCdDd7IZUulkeepBkCnhop+HD652vsFtTXomPhT8N7Z9xIJ+ynRuOw3GUeLjy
HLTQEx0L3rLq3UO0PP748/sXPT4ckqQ537Hx1JpyexMn/9Y21YhKOpa4uxHLm4E4JV4Z9Rz+ymmg
6Uu5xiex/pRayXUnAwuKGn7YBM+YINDEj635P53jrARDHrkrLepqm0rFsG2sHKI3/jVgYSk0P2aI
W0C/sWyQtV4iXKh7x5FusmAL71vFiAt8Oyd1qGjLpD6Ndoib85gBe3mbUaxhr7o7SbNj2exNVhoe
ZRyNER/i5KtGH6LBTl4TiujoggevHquC/lCuk2CuBh40p6iQjVC1hTLgqC43ChSCrN0v/x/95K8F
FFc+X5gPGbVNdNKyqBQsrbRFdKgrEGHsjk8F1ofQfuN1EVIvPNZI9RkOOzMUxN4RJcrwBSqYvZ7M
tU7x0YUcus1ntdQEv1epQEUAkJMMuh2ufBDzpj2qhRpVQf9LKISDkxhUfrodMSk/OtRGkyDb+h/K
lehyv11mUBITwkp3mVS+ZMqnZkMzOtvHfGOIv7RfuqXMStkouPA7ccoQzy4ADbEhlQEF/mKz9b8k
sr+Or6z5L6zomS9TK6a5RposcGZxs4w3jSqGrZU9e9EMTzCsB0IBQ0A3iCdF1h9COZmWqG+v3cmg
iQAragnaLMGoVDLQvUPb+wCeUeBzr+SW8iLUABRM51ilUO4lBDBnukma74yOZUuJyZTawKGibmPj
R7KwlBx8I9Na25Po82/ITB2HefujAdTBurdZADpRn4guU0MEeDk3KQTacsvL7NoZYYdqb0zLTNKl
YfK+GypX2DYszMF3CEG6vAI1QMySeOmMiOIj71owPug3EK2Hv2Qyc6Ctj64TVU4SK8864Bhfer1O
4MBwjvoLvlD/gHDgQ7YJKOUHEqNbSGp+hp6s5E7Uco4I6Af9A7K+FcB7ROG5CYogWvJBoBUKRrFn
t29mVqr5X1XsOvmZ/nH/z/ALlMhiCPsUXrkTXqNe8H7AisPX21We87QHxgtZXuoguV15QEc34W9M
oklZxi1y5B9l7Md8hAwyNHs9d7meTZCVQMEPVxLfNOcwQMZMWJuQbs3t5ukPyUVdcmmvvYeBMik2
ni/V3cpeU5DOVsShDSJAJZEDBJXNvHxftYhMmZzSW0zLdHdOv12uLlc24irL+nR6IMPSXPQDml/T
RU6LOvHZxSMcuWvXkY3PQWbL/n1f3LwWy/S8/xLakj1OWXBG8ENpCrgvPQ3CMD5i3qXkxME9hOj0
wK6ENItOmeAwxO3yYriGFThlkySU2e4y9AsIwlvCsL6s8mhgRx8YnMCK6hRCl+BmGS18X11BsLNC
mVq3eSkl/XhZoiJ7BlOywWLC9np3LFV+NfLQPxiAt/Q0+xnTqUISkw9FzvBMya6KLyjsX55hZFT4
82FKeH/qx2aF7N91MlbiHwaMNgp757j0wYONV3hE4m5nbr5qOOcDEZZ3i7agHyse4w/ljQnjCsNn
xGHcqc+Gw9G0VITcYgpcRoADP/RQjBVOdBoy8CjJTcyXEitqCnr8reuTfdcKaGmVs37fScWaA3La
QT2UA2OadDTW/JB4m+hru/EdX6GVg6DjO5LY1pO9gNwQNwYBKQSQrDpadna/NOee+WE5fhFDzCAy
B0OzdRtqbhuA/n2Wy7sUx2DApxBXewPnr/XG4oU+2LRuzDG4TTXIA0LOC8+y5g64FYF7Qkhe1lvP
3oKzzQc1d7qsRNm45DXwxAQCLNCHEvfpa9yXq06xypxjAD3yhIoMLA7cpJAHvtpzbkyoUfzmK/Yf
2/pbKLr8HeuteWF1cILl9K9i3/3ZI8IIGitRMIkDSwIOVUOneI6tB4kyzY292e6HJ5ia/ukWX/YF
ypmpEyYn2Pp+2n1f7uY5FjljRuQPWRdpDIrTscpR2sTgEgH7KCd06tzKTLTUG6zGnf6yPlXplyv3
aQkKo6DfcaM08xAOL2KTl72Y/3Zhja+FCZQ8hl7IIpK6WnaoQGe+R4jUeLrEBRJPXVs2VeGZLUGO
oUZalpfx2u8eCwRRPT6FrwpXIZewClHXJE0OBdBhZQCyFqjk67FdoyQhXQUF9FM8qsIFy6ZJxwUZ
H4SOGcyHa96AVXBBF/I30lsAo4jkpDyoHSdi+Wi8qnrSi3EJz8PcOzPHnPk8E49vdku2rFkyhL2U
FvHCgA0R4fpLvA0kogDd2YN1KOUsd3y5INbncQKJe2HcrG/Z4FtC1LTpeqZpqlvZbbe+hHu6juky
Lr5Efoi4BLXXQSlZtGdw92QqEWG7vOJiXsiiQt4GuZqsC0BH1cZzv9rCkDObMyml7Lg6ieHIWMq6
6Y7Z1NMQaJGVSHlKKJfXlHswK2e+1k2y/vlFBQY7smzdzKoBwPw1ft4knQc4DZjPZbq/MH67Klsp
xARrFJtKC8XLKm4ga2AteAiRRsZ+coP05wnAo3DJTOYHtXjqR/cHII2Qg1XhDvmqpLxs0D2JktTa
4C/cbk4ImZuJE4QjLLAfG0go9USKrFKScxWUV1UD4QiNg1/X9uJoTq5mrwJdQ7wLukHpShyZIFwp
XgLxyZO1IUq6VZBk6O0/iK1O8Oi+ZbpVDiyTPBmIHW3jIY8ryKjxyGem/nm3AcFXybu4oP8gn3AY
cZ0cIR1XJxI8W/py0ioYsd0YblmDdEAwo6Q5nBIoX5X7VZsqcIGZlmrKVlX9lb/cUUT4BMMjq29f
cS/NCBIFXlqVVjg9/biyFJvAshZWKHyrzWM38CkGamc84nuze6z5F5lTap1ph8qDu0dQ5cLMjao0
88DAyR7jjkOu1a196DRsfYPsfLLMD3Qg0K8u5QgvfGiCfIxvTUVqR5xLEm5QLAvRAAmFMvwrh4Oy
kj5WMYID6NFwlenKKJNfYLEWwlLpKGSKtqnY5Tp+gvqSPS+M7SvIKvjbMO+LcKsmMr5Adlx8u6cQ
MD75b/LvYdb4eufISl1gqz58+ISsJWaIB1BhaHfmGDdL9M8nnL+yr9D8geiQ0Q4TCjPcEY+XvofF
63au13zqlFQo9rWJWRFHqCbIu1Oz99KA0df6jQpj1jgGMfaiHDcPXkCUzb/eFUjzYzxkwpb1iIi0
XT6Ys4FYa4UcQ/O3yv5c2Vo8oo4OpuH+NqTdIopffzQiOXZes8eUS9tl0E52j4ayIg3CNAIBXA1J
4RtAy0X2Bt3XKSN5h1Ge4jsG38adwkAdPPRl3JTx0yshpMpFWQomWgWa8KJLOvSHWOKDeVxBzEdQ
Bi4+ccRA2vPPEx3KwOdKADcUk5NlzJZmDUFiyE7k8+KmuJQJJ+CYdogYWLx+oqyV+bOFOQcHisJj
n+FtRXYMQUvNB7Q4uAwBCooszGB1tqumjaVzphWHhbgflyCVp5WLV8RLwaIpL2NamuaJ20+c8pDz
HCfbeSv8PxuK4u6zskyqhTalQhL7FMCsOHhvWZc9zHSyBnQGw3OchJtSkR10SyoVX6qqy5QdeU+i
FcxfZmJK98XsUYz1gzyytgzv7IWNxq956r46sui/mw0jOpzNsqEi6/4VgMRhrjuupxo5F7aWTnFV
No/zbvjgOqmaXL7198DG33OV+5oYcDSaErzBBbX6sljnRNfsJwzVWXOQ/aWxn6BG3KidkQ7ydYxR
ZbgIRqUoNWNf7WgULcdJJHCOFfSP5lW48wQ3uJZYSlvGP9U4Q3oTf5FQKx+yZoKStBfAjYQxOQeW
KH3yMo5NtSntn9lETbVhANRCZuOZ/TI9p7dKtnle4IN1T0PTVKDeqc0tMM+d1Ece5t65Xn6xwZh4
WnXOLYTpL9BbJumqzTDGFySd3D+D1VR9tGxHSQuqHFAUv7FBxfox9qqt5+RzNkJDuu8bj9GdHYIw
vHdeAR4hD4tm/IZ/WJSHBbqMXWJJDkcNBUftD4s/BluzkYGAP2L/IJgWDTX2mrNdprndHwMEH/qR
oylBEvk9nk0twwYcYKRU+XwpED4UZ1m1NWbTFEe+EVHatu32EoxL+4uM7t0GzG4W96TGxtqFiDU9
yKC9JM5cO4MZV6AH6SZis/CIK8tPZgM7Td0/N4qwF5J63CSdQWWokDKf0UAaMNuAH+9sZ05AEOiU
UtuD13hNzrjh4K7y1foevVcBpuplLRdtJgPO4H79oGje1q3Fs/dzjiaPbiKBh0TH0k1F1zrwpXyZ
13EvzWC5hK408ZItMaR8b22mYdpCYZyu6PYGIdMArbM4bAwD4dwnGylyX1GsvjgSTuFpI6FxE5z8
zbLVtZnPh8BRB6fBRRYtXOX4G8EVt/TXg02SGtoyIKZSXCTqNfOgdgEjL1asQlQkGnm6/OZBdu3p
V92MoMAPYSR1oERJ5YXir2qzqHtvZvB1nLWKmXnCTqiWK50yXAXSUejFpYKQ2RbXBa2jxwgBtiX6
UuCW5ityL+s+ZcWvpW4H4U+mw2TmqufcQKzC0DcuWEpR1w1URvD5keve+dGa1GDLaSHgPiG+cY3K
WXJG1kRENQgnoAkk5/pFAtRlxRDkOEZGp7T9iMDTL3p52xiIzQ2RJiK8qGat5cOV1+F0vShZRW44
GBJTFL9KtYKZTRP/iEQH6HODKzC4yx4tzzMKHBlOG7lcQIE2cijNSUBSpM8dIzoheygkTU74+x3d
aESC/kaJ1YfXgHGKunPMnRMIraAscXZtIfwYV1DslBtaE8NVy+NvI9uIbZSI/QXRj0nRQBNoR8xg
JKGudd0/wNqmgv+IS8GQwNEkZV/gjt1T24phvtDhVqtH/deECwAi41wyQsoBRKSOihQpZB8SsZ2i
FiKuHQUEiLRhmJI1jBDuygAFCI9iihk2aG0tQdWt+icdkHLEAGzbBlqhukKlth14z0d5yDky4FC3
KVkpBSbJjb+1KlMkZjqD3iVeFhTGA9oCGRxJr4Gcs/7MKAJsd1V7NdjcLBJXnASvT++C6xInqLiW
UgdJpI+Ey3bNuj7M130yaWfR68DsiCiuF/p5B7E7bhOaAkOp7w711y8DkL2opnqba3RGWgzdV/lj
blAjxpNhHng3Ogbg+BtVRb6cUC57/zyDcuWmkqE+Q9eR6pL5qjZ8MHgM3Zp8l66Tu3Al+bYZE96S
T14bVWMw/XvJmIj086hDDnOkmgIWslpD57PspEEKLkO7bP+xM0EILpvrrrtFr9X/Su93JCq6Krfy
Fym7nqvF0dSY4WQBk0ZekMju5ReMYWgn2zWu4gLhszWIXShM5wdLXuljDmU37FiT6VCZ5wVlvVh6
teGBvFqWOMBXil8ed672u1X+8AKFR0aAMWgFocBJbnUc7bi3DSJJwN0qX2k+IzaloAtr/9VHrwAc
0a7wpjUrYcVeespxUoY+nl0WUyhlJEyXORxziTS1F8gAgKQDYn39Mr74Ym/+ETgyMZnV/G6qu4Nc
TQK2pKTfI+PL3Svlqoa/sRxi/LS16IxkZELj+vObQdSJA7oKOg0uuirmFUdWZ0fp+B311//nlY05
NxIcK5XqQYqT7aFi377O33ZOjRBxxusTZ/LBHlO0Gz7gfZnakLqJ4RJhK0i00m9AWxqeDKaiKcmA
rGVKP8mvbuizH7IbxfMT2fOwcgadlc3w7ZmFAhVUQMMbAzGmFYmBo0E3KLbCV+qAQPd8O0L+SxDt
PZ7t0z/8PHaWhXSiAEQ/2/GJA0Co4tgvsuAQd/Wvtf8X8/kiQfRpITBD6WburBqMDBLp5JZKJZpa
ydbX9DtOzcvXVZjaGmjWuTRoSWwF6783pawzJ9sTG/XyE4lWdJ/Inwfxvzj6XtFJVFMP+WzbiomZ
3tEtQFaqqM4h4MIE1XdJQjdooZu6gI+fbOBEYf3cwRPiJzFfgTwc7LLojiBGpQ6G02nMb6PW7E/f
rTxMi5c5ru6mwUPQnFPrcS0x3t9Y+5okYEHaj/o5qBEFwPSfeJeCa5eQK8/fBtR8Au3Ja9nkqKIU
I2BMhL8aduUbprhfxIWdjCD1yBi1DbqZwjzSpOj+XrydrcRxzibMxbM8aKoLb2RcYAbJEC7s4wvY
o+bI54vZAuRvCLkZ4ENRkh2UWBR75zk0yavQ9yNhSDJdE5Flt2SiqFbKWGVjZYpxI2sFtgPy81nh
sVT76frOPupWEGPqmXTNWlHmVF7tEz8Gsg3G2kahAN9C2Ofo7mfWtB8axAjA3xR7EBaD3tqu4dxX
h/Utg/Q1AL2qpBGh82uauNjZZgnssNR414UBhApxTVPX1BnLt7/r0GhqHASioq1saSB2yepeP95U
IlSNBiJlolYuHmCuG93aFRABrtTQN6jOg/lU80Xpu6nJKWw9MIJviIow4/K7uiA1nbnlryktEZRU
ILAkpmZTAKkcE8W0XVvSPIvYKAM61rHPasmDYlE+S8SVCzPxut/kunDmgY0jG6riQ84uwkW5dQe3
MSfpnmMmDOgir2GuiyFWTA6bXHYpDc5iuXtBc+k9gPYw2opy4KVnJloAGi/7TX74f2CXfYI04Rww
vPblsPE/lbX1noLppo7kOWNxRnsQJ0KV+dSgQdK35UgaW+SlvkJ2gr6pTH8tL7E7gY+7zvP0/Z5w
BRrUEgQyQgA8KjYyn4GMuCflwZX/2HSaqVj+oGfRahaJAovXdm3sK5YleJEDIMfm55XlV5b7OKXM
lGxd/a+7gj0W6K0jDPFsLBZ2sCGD9q+U9CbcMJZ1npwpyZgl9neG6/r7/z6+DTW1O7LadBlWqXlx
Mx5RIcGhAbjJ8TxVNqD5Z5zkBHU2ktxYQMarV/sHZAHRHsyuZccaQKsFx/1JcLbe0pHPLQW+Z0xH
sxmnRv6ftnN4fZ4IhBFaEMAm5+GfmjV34zBg5WCzpOXIA2pyH/dgLl59tvYdecfxpc8+hl/xCv/w
z9JqBIJM9TNj9dmECC1d4ItnKVZ8jvxpOJ2yDaHzYLDATtlIC5Oj/4EJrzT7v021l+MXBueiPxPK
w6nw/vVUs3I0Fb3uw/UG6vOSv43BiWc+Beqg3dUs0R7T7aHhGP8ax68krbiOeJG0q8vdFleppy3d
1LqbWS1GtsUiixXnD/tCnw5aZzpJuOAgcjvjLUkDJ7KX68qLffzirfjVhfAnIYcqayULoOgw3bNf
PhBL6Sb3qU+jQDxqiey33sg+C72Qa9Sd0Q0lnMOtwPAwX4xIH1JLsRFWvnXjTpcqcnmn99J+ecRc
GOLf9elEJmkeFWDy4JMYlUDYw8V0Jp4bd5BHUmlsse7qwFsToZVMzjCAv6m5pIiYs7QGwDwJs/c1
6V4G25TITIlsmheoWpLC83Hc33iSUES7Q21uvCCwj0BYBMzgSoJVOb3MKfhS9QSgrfWuXhaAhZBz
htCJhahPDki3ObE6nwIQK6Ho7ff+4DNR/9UI/NHYKxDSJ3k3PLnpOtGtubTM/M5My2Bw5NYb7y1Q
IUsBv24EVjPqpcK8cJDn1mpdUnZh92fHeEHhAEPz48GC4kAiSGhMDpKsgVZtvNbdRvcc2lYP3euy
WNmeAAjqLlGHZCHgtj0oxzj6yH0jlSFWi+ZW1GSZkQBIGLAcywaInMkIPz2kGXEt4hna+cXiBLt1
HOIF4kUa+Dl5VEB4Xu++iHZjazuTy41r1nojzEpnesUc9fodJYI0XUvQj2mslccLBNy7pUtA4BzD
/k6/WbwRWtKNPdw0lmqIn07vCSgcXM9laM7uzHIuDqXqqKOSX7dOvP2XQ8r2meycp7MqvkFXRfrR
nDhegWmmaIzR1mVGwSO1lkJUdPleSM7grVA+OX2wf7yrljZlqmf8TDqhhWITaOgkTW0hF+hXfHaR
pBwqiuJp3mCAdpajkLvEufAoVtxtGXUYHNtKzeBBb9fmh7fPrSeFnwwikzMWNkX1lmwfRD+n/nOQ
MO5gAbqKBHjpLIRuAnIGghOfBRW+MmS6CEX62+rQvvCnsZKJyQ3btCLQ86nzgiGfioYYNaPQ+xuZ
2DFRUnumx9lfLMWFvaU3JksgG1f0RkKAhQezn3ly+zmAGu/C7Q6vTy6snidpxILhIOm2cYwukH/d
roOiz0lgww/tMH+T8/UyHU+Lhw7z5ZoxvG5sVMfMqtzxdP6o0cDvq+MyFuV4q7JIU5cTyqL/FzWr
Fca4H3ZTLeyklvfdC0CLvqquHbWwUMh14n4v9N6pd1BMAT156zJQvfJ48DfwS7KmWp8xT/iTOQVC
qxdim210lzCx+4M5oxhGWs+uo5IEcQorKmdnRN5MWT+fijzw7i+yi+oBgOctqluHdv2Fit527T3H
RUYQrYYg4rEiJiG4+efOd2iVX3FAawvMNLA9buexJCx4hMoK608ILKuStGPbyuRXqMYjSzs8ye27
bBx1Jx0yIum4hFHREbDJxwi+YsB22O/FR9dkyrrkW4wtcqzlrf1mHTSPGSVKHmI6hfZICLagj1me
ip1aIXU+fsWY12jO5JLYSFmeyRi4/cg8EOqYzlEweDpH9qhYckPJk0ZMPqyUrhTUcvt7hRGkZnnk
0KpSkUMKDMWD/YIV/xCORUXWZ1nvfAVGGQkMUCuVGhY+b9d6W3Wc7NoCq6n7xfa+DOKi/2m3yJ6Y
qpg+k2HXZQUU4Zd+OwmSvaIDZ7aP2aSLY9umkodzmKvcVrrlKT0XyTyqrKQVnxVwswUkMmaTEMmu
f0P0kxO5rHVIEPIEVXR2+xMKIKDduguYkYp2M0Sp71bRshht1ruHnq5H1L7Pw4K41pvVcWr8BIp4
QlKOEm5+YCXFEAlFb800aD4wPd1S+qjN2YuAbyzZI8qgkEJhqTtQXE12wnVwUl3prtE0eHEiOl4j
j2SPGzvTn3onJ6XIvrVQW9yXJyYkvUjn8OuFEsHadVgTEaiPAOxXTK4OlkY0IiSrMeZFYNbHwInw
UE7c0rV66s1tOerjBQA53xl67VVaEgeFR3ArBUreT+GNbPXCFIyQ3JMGzi5cjP8blKdwaE8/ASDB
kVCPeuXgMs0cVm5B4UWleiHMCQz/SOxP82q8xuyTUGP/TADrmqPXoFbhTUyHSzM1yaSCsuSLlY3Z
hyCVrs1dSGnk7tduERF13cET/reSCIRdwFt0d29eiRF+pwsT9xO936oganW178GHzhArt+/caRDJ
7zEVZm1uk85maDP1gjCqAGihNzkLWO372+4NfMHFlg2hj1VDETigIluiQh3Y36muI16WOgCCrbcm
goMBYqHqGzH/9T8JYZjelTvmbSJnsGtrRKaF2U6jO6N/pqWDjFyKr23Y7cDM6FvDvJ/RSlgABQAE
ophLvF02eK0Apes8Hpo9HSY+iVHomNYrFav47RljpeK5xko4OZsGYH+kz5JjOvAQLO7TxpO1lLlY
pEbMwNwvdiUN5k8M6C+Zpmlpor271eyz0h4+SGBWWg9Yhasyhzy0Tyip8F6gbwZ/4vGXF892qAcJ
gOjsnHPVy6aY5Pj+1dnbs/Qxlvr4g/L+VTmmSDzWyqW9HaUdOx2YcsqXG0ExyEZyPkkjSkJkUhCn
OEiwEeELJCHJiY8fhd0Q1FE0v1XpmY5OjpfoR5821NX1a/lX6hjL1ilhRrThdAgbhxW0hXSn684A
qYDhIV8LjmxzLwWyn9+06s5iFu+/YGiy8FGnkg/iA1RaH9/+5KIyrbxSANbkx50PvfCNXvZhyy7Q
S9qI73GYEbGVmoDOcojfxzUxIuPWKPXi7kTBczV4QITwK4pDzsMcCZyh2wmDXKnPlT7GrAf8iOfO
NPa7YMV2t3jVXzD499kvP8onXtr+YVVjik9tOi/F6QTO7vwknScwy0FlTP7xXEIJvcyqP0/Dow1I
Ai+6R3STFCQv6Hgh3aWTZymdfDr0sKjR5/5ow8EHesn1/F6RSXxrh10pPxio0qUZFSPaY1eg+RSW
+/QvO9pkJ/ZG23UBl77BhBq2cdmvFPUB+lVb4yqKjf3XrG/iRnbcTu5Tk/2rYz1tlChZRLMwpLOx
6fRAlmQ4rSrUnSE3WHd3wVSxgRgn4ZJGimlYO/4eG3WIwU0YJFgeF7Hcq1+QXjAK4zruNNoj4D1M
I0Z/pwdQoqILvANQH3MP5rfVQEFWOG/sUOoiXvEpV/b9iFB8+K+ksh+CchMgEaLTdF7V3IkMTIKo
17R5JmUgcxcSxu3gJaiXa8mCyZP7xcxZJeUhOGO+B6xlK7lcmRT61CM8iJpUsmPDhv1knCz03+mc
nJU6HcetWGSqGgIhOlMrfDQnaXsXKYu/55QqoQLjlji+0Blc3KQtbByzFzAc50rWGP0t7gqdM6b+
8s3QhsgqNzpeNWi2003BS2ZUxeU36rqIDJa3VfJQko3Um0XSZ6jDo00gRHb0Oya4TYDBpW3Vh9En
9K/ZCfcNbpmb6i+sEV/4fu0CsMBIvcIwhvajJdX6xG7U2L+ZCo9wSIfYX9p/7kXxG0SDPuvZu7Im
ZC0y/P/GuI9bbRSqAU+THvM8tLbSQfjHleisHfProjcEzUO2p+OifSy/ZV82VDyKh5hV/JgQs8Sp
2Zo+1vQ7YGK9NUKZWp8cvMQOOUZVPJPJCbkUDyfc3Kg3vaTKnrNgC9zrDAzZAfVbO0xSDsDu8FYG
zfnJhKYX6vsyQAauIcQAZxKpqKl7tnnV3Q/0wc6gwu1FAKTco0h8iArVe/nxpOyjs79WhEdAJNJ5
MUmGuKCrv4sPORB+3ULELwVJhbh54jP41eH1vv0RW73OMdCnJX7UXtd7ZtZfKOk6Dk/Kmh7ew/YG
1HKP54F0X/Q66tOpBkv7s/nwjpX9S+lb5O6WnfNW2yOkcCn+GgOqBPB9Na+EqO4mywA3g1OAgRLQ
731CLqLsVbh0fFAXt5dUKbl2t8a6ncO7UxqP1LRK65zmzbjiYXwN8Zlwy9JpJTa1BcaCSGXyZFOQ
0eS4N45dlWD/2KVzGKKKx2KOHPLMWIPNlDNk4zAw7dBic2sMXdDy5AZ7WtOppdLfH/j/8VHJlWcI
56Ba5w3JBjUYDbnrnle9JypLKaHBcKYVWTg+L4pwb7wypHaOL2vUt/8Nsa2+5BbhNENJVi8kpePg
rhOrAtFvPyJs/F3k2BuyF1uTLurgyQnoceYFLBVU+Wc0GKuVSVtJ+dpHxhLdPwO5dQFsJZmxokWB
odxtoKXiTiQgIcZwcXBLN8AnK0d3sEMevwkfCvm2KZX7StwX0OoOOaxGzde6QaRdg+FbFRcLgjtG
fqrfjDcMs7H87zpYddIwItYgA3EQsTdz4EmGZB4t8ERko+4+nVb0vJlg+QR0e1AfCBvrTzpQrlSq
dBhc5dTwsvK4kzuAq+HTSmoEkcti+m1fpWRpyjWV7cYFvlwgY3H9o6HdO67c4KYLLW1mNe4BkLAq
f9xLyn8YonLeifg+c3rO2bNbG1g1zC5LNS0CO7H8y05gxvYN+qMgYZ9HRXIemaq4ZLB4SB0dcjnY
eye+UEMK/YSwwpY5+d//dbUtc/4FvRByhWcFHnPk86DY2v4DgigaCc0YUJDuD8CUUJoQaeFkp2jw
zSxM/4NdYhK7XCXKqd2q5TDr0LFhQcwazJmQFwbfybleLD/xh1A5weLsO8I1E3KnEb6L07yYiK65
KRSWAQ+kNBJsXT+zYpa9f+Tl35Ro+WEp2cePtUYsvjw/oCUJdVOjefkhIM5A5ie+86bYn6d8DptH
0Y7nhYgVOIYIlR/l2YYWT3nBk5w+VsWzAcHiAa09JQ1t8gUgResMfnUG6FbusdARlExTAI2CBvH4
VHp3NAfWk4DsdzH2GvoAK0pKYuLaYt4Cu8Htzp6mH21JbrLOAh7hkJFSdMbM996HzCRhyThXnN3P
RSpbmUoki8+9d/DSJL+7AhwC7MlY+JvUWAyWqaxBP1YGnSNGScV2upJKzx0dcKhCm/FE4lQYf6eN
k2F8Xre+qeZkGSrlrN66Ur4fauwbbAacYCa1f02iYZdu6FbmYvkxBTEVp4PFTfzpUJ1Y70lbgTUH
dz3NAXXvU8LefsPEwPvHyUbJI93maVSFhTe2wEOJvR8BiK5rO+qp4boYUc+PXPTPbb97Y2gp12ui
QioXoUeLBsIqQ1c+iUJGckbBrIhz2jw+8x0zbubrIaVdZpQ9eST2PbrIFMZFwY4dM1MSr2KTw/uq
cp3F0mW6OyGAMlB+ly+4M9zseH6wUJLXpbLWEEKz1g49mC1sT7WaMYGzp4wDO+SmuBYUYTZoGC2B
fndOHUkbnp6PTIoAdezNJi0Xt64X1DghpZJUooiQ9m5fTnBsrHBWxy2IH7z+9HUUz3FCKqpi9hjS
BdpLvjNwybdAIECUlKs1vM+DaVOGrZX68Zw/HkrrD4cEFDUM8D7jZ6slHq/1QHjr5OR6K1BJ7qzl
eZ2Y3fNSamAWiBifBOqF+HWHCQUzHHhVP5ABq5pDfnrASMF/3Ybv7wdPYtxE3vSyGGSfk/RvcPO4
hBxntltuUbO91jVw4eSEFrxGAsvOoT4XqHmG60BTmVedgdRYxRc+1vvw4OM56CAVG9vUZLLFmwG9
GqfivY3NLU6aRhjkk6sStKOMauFYcjMd2fbAadrwHhhL3iGDF1q8JCClUbR+w6TZtPFbEOOyec1B
MAaTQPqcVWBOPQQ0LHNdzwGUSfkxVwAphfc4xKbQ2g0j6CQxF9Mft91aFBvkdkV8SorRwAyGEYri
NmtS3nDkwsvAhlhjoxZG8wnAy1FjCAb7lwiYcJSt9wLI12+/o882PqaHYJ1Q64gG47wEOtmb84qX
XzgWEX1GipJ+982kxzlrDxod3h6RNTm741ajNb+4OpA+9v3OMHqLMC+UGS5cYL2ErPPegSVNwBU2
qFgZc6ur1lssaY+q84y7wK1OJzVfh/clalNhTk8LGmyyFjipW8o04Cb0//sjU2Fki2DBImNsUb/8
rD3hD6nnM2ke7vOt4t7NyD2ViAT6JMZhAAAbdoq6hHFGk32IYIsLQJt6SwVuSDsB2AchO1UIl2E8
6IFWmSB4cj3yNXTKG0V+zJCtZk1a5g8EYaziMIlEz1VTWdUNwH4/Q3DtAiViAi/faY0c60gApALP
1UwoABbgGOknBNU7DvgJJb0aqvYkJm3a/n4JOsHQmuHCfYEyLtjjOf9tiZF6KBXYRXj8x/avqfMH
RPEEtCeKQKntsDMbsJodb3PyhgSP7OQ5HsgA2wTLmyUncOuGp6ZFdboLyJDcX9bVczRSMbKoIpUv
YkqNB+DrKbIkOYYo+y7HN79E8qScpw32lkgOXTwy6MOQT2u+1MmHNrzdXBT891ZRrKYrJ2RistBA
UsqIz5BzbIJvzrSPeZaq5skwZiuBsYwx9SC2kGLMup84yfCEaS+Tgf9LTwY0Da+lshO6qIqYECdH
KSkJq2BGerx+jwgDJLyqKK4a0hXIvbO9bgeHgyjP2w16zyyZgdZ2w4LeA7lXIFBAeF1JKXp6ss5P
Z9v2FZQGcxVoXGhKo4d+RgulzJxyESMoIfU/xC+fnFXddFP7Z3gU43R0OKuWvzH0nnH4SBTwxjPf
y7JF8cPVGw/VweoLzvZ0H9+JMR7856b1P1IshyMLxBu2qC8Puq6FRwuxv8mi/vau1ahOX9lpbAqD
HiIt688DNcl0S+aqG/+cZ+uwOphwxCqn838dNuK5sGk7i90LOvUrqHaWOk/2FfOjx0Cr4IC0XGj6
cjiVEfWCIKsfb1pQO0fMpskdrzcufyvXGGgnGyU+PFtMjvWRxjzxiS5gownA7f/72UeeVkmfyaft
fuK3kF2YqQiiPd3YYhC4l1JlH2NrgOmM7V4xBrxV47XkiYvKFB8VwL2jr7OoD5T6Rz81+3PyZ7Jj
gIh8IISaCxcVYD8Q2BHsB0M//e9ZcEnTZBEEbmu+GODmevX0Q9RIZQQq/rI9Gx6G1Z1ix9uQ46b6
tVk7ZMHyRrEDscDJrrU2cN91d6SANTDIPff0A5g1ZQY6j0sc0ckJ2cQoRNRx5eKOR1r48wTa6Jck
22ZdVJWALWbV6bGNssshZ32UP/GGZeCtLagTMSY5vKcNdSCKqwFQQ915EF6EqYPEMQNLmQPIhApr
YfHk+xsKwgpNvM58z9WKrHFnBr5kJ2w6YEGur1WzNw+ZP+zeZVV9TvajzezL3r3aOv/vKWqORbkt
XHgldR6s2VdHLORC7HUd6y95RzRiIhMnMd3sFSG/kFt/V9nm/pASOZEr2wWYamkgxYrHuBNxgpxI
25VvlxF8FjggqgZ2XychBANQqge0VlCLC/EOADH7vkkEKnjuNk4rL2ojmANk5+10/fHW54zGF+vv
DYuV0YkxklAKmYbFL4Xpicc079BXc8YGTW+32SQTPgHP1e9ussnLGM4tOSl+Y+sRb+A2S/6X5UEQ
c/wh+Q4kArnyGamMx9A7gRrY8/oL+dMpEl5VNRyDSS4oQGxZ2CQnfFtUnhV2F5KzB0IwCgy82UZJ
iOGDpcWJj2vtw/F6eGlSMspRqDBd7OQTSFtAH12ik+4PSVD/dwZtba8EdSE3JWA0mbysWzAZDvAH
iBNPmiSSpgVBGLXC3BPOy+OxB4C84wx58z3JMojXei3dVV+4HIG+1QoDfma6RIi615qLB2GIT4Il
HJeAAnm9D1sYjslBnSOZsT8Hx13UuxH/jSc1GSirtMv8UENI41apgq2Mj/DnQOPb1zyNNGfoMNbV
nMnWbB0RTW9xR6O7loyELGB08y+C5j5r7L5egaEa8GjhyTgorwhC3yIcg+TkUcDgn+Mmws1KY8Qk
qdFnq474xd5mSzPCa2o9a9AD3iyEu9nCgVlVnLEls/OPEbXwwJTnmxd4WGN0QfCBbesUaxh7Hh84
QE8DFB1utg5JZW7J5u+8l1bnG37Va79mdfRM/clEiiNYvh/QtFJUNpjSHOV12MKMAncAwA2O2nb5
DHO/QMWofeMVs2CO9xZTGP/cTa2YzoicPAnVfDUVBOULw0jPKVkmvpm7MipXjOAISdAnKf+urUWq
Bvs7z31rDd15RhvogoXnPBMfXZwxc1/eeaSuXvZMBl3rcD6ayM9amShNdtmWoZSWkDYYpT7qoC/o
eHJQ8ie5W0op39HbcHYXYCQQk3w5tYArVjjVM2ClJhqH2XlkVFHlCwEk74seztpgmFhoCQsnTC5c
HIpFwA3SxqiEPP8JgBBVEwB05a2va6j6fjt9mJEaWDzLclinIsoJORvS6h+nFallDikzZhnHdLBj
bhkivduWuNOJw6c8GodkXyAvr5mZ0sW6zND6hsN4HIXGWmo7JiLXG9/QwExpp3fZxnEqvVyAfAgB
5cihIUTBbVH/qDs+Oe0uXw//NUXbIW9HbGHdti2PKgog6jNnjmItZeyDvGsgd1wvV16PXhswuwHY
X4W+kkikwInXKnqfLEQF6cEKKUJ0pCQjHuio8niYqElNSU9U1B0B/bs/MwNxxLF1Rsjq6qYeJRaR
6PeeOPMR3aZO2YCs0NuN/zFiLH0EzCBxG5L8ePN6n/DNa2nUGcZ3eVai4TxN/Qqtdtwz9SKzMxBf
lF3R6+oTEEw/f3b47hShHEUcQjLP31jDovJmoWjE8I/Vj8Di5e0VkGdgG18r+xa9/RbtlU8YkAzG
wQPtsddyv+50KUshnMAtr6w4nxsOWkqo3AKdbK9mPpmT8SF5BGMXt+Y9M+VenMof8jhmB4R+3/l5
GM37+f1g61ireMhVHUJ/5JkS3DGSJlyh9Wvi/vDQcKdZoIEAUxXvZEYkezH5xcSFEzwCN6Z6DWTX
ovIfbH+bZn3Rt+aQr6MPRyA5No/OVlndeHtlMAliJJ/acDY3z/QSxJUvn8b2tPDXGmXn5pSkOmnZ
qAR4I7PalkrFUX2VD1BzdNfB7cies+N+bXjXWX831Gqz+MO6U1bBfAZmYoDESyKGZfnBwKBt0KHN
YOo/vTIALJzZrPqqIe0rW7Rpof5lzA05qMGgGUbZvcrdtDK3ekI5xVYNHp2McEK9hijksFtb6vjN
Lnf/jCdiWvm9FQslEziP3jqxE/v2Lesm6+SuWIx1dJGhDnF+ci4MIKPIJF77ndMIn0hfeJ2kFl0z
sE8fwuO+WGzd0RKifsyZckZ+xcqUin+ogMmb8pBD8JPtXXxGegv6E1tO8xVFF7kDF0vyuUWxHlR4
4ZIXLHVBfmUiFw3x/LK8XcsGjw12mKUQpkYl7UUxe0COhPjmc09BIfc6phiwcg+xYoWHccXafVXO
u09KyjBNZ0aOfPXz4/1VTUZmhEda5/jsTFQttJ5/u8Bphpt19JICFvQ82ZEhesH8MrMP1JqRL7HF
zM1kYPRn2wV8HdrXQaCR/YDipGQrKO05EzXqwTwB5/DPY//YFR7wwD+7d2bwy3mcwLKlfLpn1198
YPKHLQfBpGVvt9EYY80fAsuoztUFkMMzuYXpmRrtp6c5xmYGVKQ+YvllVLxferCu/27i1dlgZ3/2
HaMlI86qd3AOc6vQoOEXJ3AOxzR5dE860zcdnvtUBbqvI6NNy2GDs4ZqCs4gckpzL/cHvjod2nc2
CJ281wxHAEbjlKj3/JZJQ2+RjoJEonzkqlGD7iUtb9+mJ/hAxmvPjvyDvv9ExX5rP/nr395Y1mWi
V9IdnOoHJGZjuAsv215Ifipt9fKbNWmsKO587/OfWZc+FSQvxvFNweRrK9E6Z+iZRXLS7ZVtp4vn
zh+w+GH+gSGwE8bOx6TDnDt0PQoQyI811jJAWmdDo3Was/80uK8QHcvi9P39m7vfqLnGCIUKCY04
kYybkTRJww96tiCITkMI5Md7Cm1IxfiGkV4Vt87dXwH3FMwtd0aiJ+7L1tdAkh9uIkIvc84+VD43
QbyAffj8cA0xMUNI74Kn6gjBczll/0ydIAp/3J6ZYVS+reKlLEntXOKXW8rPipYOzAyFE3uqX2fJ
C2fmAdESKx/Iar21sL6k+S16mGAdd3FH/DV/y0/aDeWGRVlW/OElLoRxpySYzYlanbBdpla3fF5A
1rWxFNBxwbCUfsr0etdfMxZTbGKz+otkscjC8yRi874hXVR/WaxOF86+2ROXKv0q/ScRbM+/BaKd
9XSQpSMlfnsYyDRsi2i/oyEcObXuf5cpA18f4LtT4O2F0ef9VVpAVRILtxqz9O3qoQPB7d98TWTu
v3X1WmAgRvhy1zHi7X/rE4EvnR3oCBtsHgnKinz4o8DYnvFPb6lsyBOkPrWYxNNBrQ9l3UBnN9DW
mSONex4G5wdxD61CCwd8mj99U3tieYEPpUd/vuXRB9Io1EsV6mZ++9Ne0/22KCfXGGxRTVLRFDtW
reskVuoHbI1VpfhEGDbBn3NpEgGziyasnbrIkb0ovMCRNtQ5zVboxOtI0VNwlMwHASrxVIatnJhX
wmd+YKuOw39msFp9xq4KJ93YWD8E3rPc44CQOPKCAynf8uXutuUndwFHPdmg67I9ecoRWjIEdpnQ
aO1tzbPsFPy8Aszu+6OOrMpBQYpIuI7wkzPs4Li8eQZaFypLBLk03WyS4wlh5XgkH+NfHcjOhb5K
45NqA/eJ7bf2+3kktBfsC3DLF3WXnRGEbOATJMQk456J0Ct3YAhZ8lU2/106BX1KGSqYHgILWiv5
YLwZbGaR/nb5HG0swgPkE0WynOX8ed+VtsJA28Np+v//lBRQG+HR/kcbXNRs19+++LD9j7kMkbXn
IVf/ALKpszuvYAzotFypWXVjzaoJlEmckf+YMegBv0HDEE9LVMsamZTYTKA3NH2DC2OxnPI6V25+
FxCsFJuAdL+QdBlqy8qFmUUlPsqhAb6pSZEnsZ8zE7RfN8EK+VyzZWaGsXFD5ujN6EC/D/MIEU23
DN46GmqB0kcSAJrqgdpAFP0oJPa5tD1ZhhkOoIcEaaADQyvQEuDtJ2OV+t1Era+L9/dvAp+IAnCs
oIN0JjNK96AOju23DFWLqm5g5XnbW/mFOVP9VKm5KwYDk1uJKYn8iS79o2ssrQif5BezgksEgBSR
0HMd04B3zPL830UuQFGMwu1sY7DZZEPD0M8/ywqoGmZBN8iE1Dv1BPsdEYKyByX3/TXUz5euj7LL
a23A+i0uQkEkw7k9Pia1D4pNzZpULCSEHzWhwGKtDM0hrjdH9LUxCf2SBeT/9/isz9mNtSYq04t9
dTELuIlUeZqbDQyakXMUZgQzhso3VMqC1ei/xx7L3NRk4LdWMTZSXk/+q6Lds3UKEI+AKK+2U/F2
C74hMGcJUjw5WRkLI/5jr1gtGmkDEElZTt/Q6YQxeXRg4JXh3SQ8NTLmS4pXiFqekVexAQG/O4CD
qqBP9hSxJY/TfBVGNTyZCt3aeys2VWnHwHBBo4wd/KVjXlkMHHorjQZmMwHP/yXa3f8VuqDMvsAJ
9xufJHrxn3hoBbjqfBDO7SJ+MsGsTrAOFJQaLrrotcX9S9gegzloBRRVMKHV0VTaiEa/BzPe7F5h
T/UoWQVkspP+lx+ZVmecsBokyPmdQPx/L/acUjwQ9Wj9ZcoItqYEQlDwf+ACRdWmFDsT93WaXVqK
MfLaSA2OJA0dP3NazGhynz9L0b3sAzU1yvyXcWDOcxcuIgqmSl5TRl9Hq+ehTAdVH2Oy/OQ5rSCP
NtWuyRNQXQQQjuMpMpexBBb1+khriYTw9+vr6C/V8UcHMIDr8Pf/1D65Nfv1FEQkH4KjhVfAQtBS
+gI+1C2NdT+njdeW8IIeQS+xvC/Zu9mF+rxbXILWArvLpH0ZlhfdcGJVK9w+GgDAHi8rHyFcnllv
mNkz9HAmfS7+DgbgyhHcrxfmH1yW2ljUq0xiy2Jka3AH5bcOX2flGOG3RAVsBenhuny28VDbdc9R
UMPQ2k1qRVZQX7HJxUQtMOYeUnkLryOFTXpQ/yJJJOB8lQGDFDus8mcxg0YD4filIUI3gRe1XHR5
7gSBAh1JfVHy8b95XQdtyv2cRl0e6ijUwcIzgEd4jM6tilGg7T1vJzmvVQ94fhhA0BG1KcBgfqnH
Fpl6XHjkbo0mJpaVjaHLDhJoERqKzr7Pzdf0xCXUUKVjlHMvCYXkiXHoXrDtuWLflM2B0rh0zAKV
ayMntgSp1pRUmhKoFU1R1Z2btFhUeeuHrqzCgba2ULbEF4BvzXNJ91xEw2fCWSnXQvjhG4O/nuQA
yDCdAOsl3ZuKTfDXQ4hazDUSuDOGcu0oAAfYtSMP669pUDvTRjP75lziOAk6R59WNdOtJ93TXZYb
Wxe0vDhGWcUyb6Sf93F0FXx+1m3w43p9y4O6IoUuer93hGm2fopDbqwKQGBrWtxZl+wCMy718bCG
PzKYFXt48YzV5c6v/Kf9oPe9/SWi0bbFyXJNVsiO0PfdbwU4SI5/qG94YzdeUrGP1A86BiaRNCK4
zZIqJu546znv5gA5cwtgfMdgKun+VdWp8PSYVq5YjSHOxZkCqAXtaxCm2bn3gsZwph5LJOlxDN/z
3J6UwvXg6PYZtUlo5yhae5IlqU0gjmxWKtpLgJQhBqrbXFCCIHYSuK3H5CyeEqEDCxWywGcN3yGK
uSGtQCM18ddCg+tnGQ7mp+iRtmHspeMvjm+ODEQzK8vJOzKJlLmGys3nmBUtIhepfxwBxRHEGiiM
TH9t0AiSUwMhN2/Ep0L8nBSEMPm9d5kHywxF9Fk73wGOpboxeHg286NFk2JQ4n6IyKFdaN8dUXjr
Lle90SdFRUnEDYwtGnue1/doZ7oXtvu/WFZwxHZiIa+dBDtHHyNJREYgchl1P9wL5TzFjUr5SlYe
AQ6QZxSVVg3vmEksRYZX1w05n9i38rXcGIQcP347+0H4LsV4o1bgSjE3Zp/f0GjJT2Yx/mpo0rl9
Un3Nluwhrl9xjL1NKzapNRWcJHCqGuzcxbv47bC7Q3YY5dZTmx2xI5VTqGZGXLqPRSYgq7DbKQQy
T58AqzqrET3kq+vtcNWUrLyJ5lzj6UKsKXEAqAdVujeQSDLI5GyLFLlk3X2MgKSO/gn6/qKVO7lJ
CM8WpdjtDdRSWKMH5dFA1MS5EUvffuqdJZ6n3dUeZxe+qgIrDdauI8ybPwa2M0Dk/q6Evl9bl45A
/CvZdO8GPgkMXnTQqPgZpWAEepzXCcKmQsGpZjgmVsF4pwnEvsuNJIKcldTq/mr8bnobIuS8MvA/
u7K1Ui/Y4x1+HyK11Vn9yi+gDQ8cv/pfWasn+/jB605QxiP4/RW3RJZdn9wPofOBdjEtur4WvwxF
wSLRfQ0avvDV9nK9RHXDc8LjyqqJYI9tDUvGNjOkvVnyVh6e4opveDwXn7dOQSBbu3bLB0AEAL/d
a7emzyD9EmG5wtWqJilaVRsqxygbbwT62boqHVFCTl6fG4fjRT1ceo+nF42LYS0HNiav7xv6RZBu
icEUgP5GQ/zXnfn279wmfQ0XqunP/WWZlMbyGR1b5g9Ty+2LMB3P0FcKcXBj9UJCqvBZoZUIZ8gk
nllf2bECFlAbH7upaNTYPjjmwz7n9dB6+RDp10cgqeY9idarN18phe4b2HK8RWnPLRdqOoHXU3Dx
g9gaY3+uzBrZTSe5FYBio/QDS2vJWoOnG4e4nTbdsTyXXoUfUPqc2UyPRxx1Ws7OYvdyJ9MD+KSp
326EivA04iny7NSpUhziI3nxB8b0xm1FPn/2HDRa/Yn33+9SL7P9buD4a/f8rWgJYUYXa+ZiNTUH
Ep2jmOR/Ie62Bs5Xfx+0i+yEO+pJy6wETmwbDTcnieP3RrojO5K9ZjGD/DrKUKqEpXA4GXc/BzMX
HZS3ninXDjW4ZN6rY1SJmkW8GBfOT1tuUMmHhpjROkp0y3mnzcNjyEBLD8+gttcYttVwMPq26bOB
lGgMtC8vPI3n0LHyGYxupd8z5YtfW+EdAxytkxnVI4Gh7PuFST0ey4K5fN3dhM+LjiPDIacJaNWn
hmRIYcry9fQJRBdmJ6KkMa75Be7qx5nq5Ap3XlLRpyPWZQjTYLcFjoilmedPUsUZRWlxN9KLbysm
C72qBUS4CL0ynpAcfO6qJcZlOWlDm/22XfjDEnDCWPIsi4UgTIsjVw/9QmYaSjpQwnYjxOyqMvbJ
zRLtplWQwFMJK2/Pdnbw90xfNmio9b3zu9Y9YUouWuMtE3H0p827bv2oASlDaixARcU/Xy1AQssM
YgSGTEYLex/z3qPgTWXQ4MrnweiMpAYQ/Ej7QNMqSjnwQu2XiZROa1PQygtYFv+pkdJvDmPsMNdh
s32Bc9MNg+92q5OT+gh2iaRoHOqTuOzmTyoTZnnkhREgqUiGQRiKhpd2voRt16tFekzy3hSfvsxh
iyvQD67Woc3HWIkxcVk8LWj4nCutbs+VKhlsaB6LWE8dDPBfRMKOh97GZiXRfuohj1B5HWuqMTzn
RvHqDs6C8ZiaIRC+YR+6+0f+vqt8u4F4AvTKS/JWtiL0dI2TNK5nOJmVbhubxb70bkJNo1P8oILE
cag9YfpkdicwdnBuV9NehmYFmD6xackMsOtwCPuDuYjO0atsxK9vIxRP8+y9VKpPRvFbecFsckMC
+ZEPUmA3QI9Y1LYOzELTCN3ayGrNdcTLLXhijWEb6zv8GktSW9Iv5F1rWP8+bzypEPhYVFeg3YZQ
0Gua0z1hVIYq2jBCCjTSjM8UhZF5cVeuLsv+3Yqpd5wXz8/21ZYOuWrRZAS8XQD5K0zcPQYHUR/N
qL4etiV0ao7oqN98sY9RwzeL5q4xpaynNABArqknG8aLxy5q0sWG/SHBPSZMcILn4PKmizCbuXJ2
iEtDVU8ng38k0k49sy3T9P/A1ObM21ahiStHEMirCqFdu/HArdmnqIw4khQz/pGVwkgMUdkKBbWQ
zvjrZHML8Kj9IJcgNzWtPK25PdkklNxyPg5rKio/lCTqvc4JirTq0L5ySby6Bv1twQdUH/VxYNM5
OKemqOTFaMaNGSDZFl3rvefmcxYfksx0mZQpvDkP4x4QER6DpEo++iiX7ZqFnI3zf1Ylj+hjUDqg
uO40e5Wz2vw3vs98q20Mr5U30HE1Q+venfMVIH63y9PcCsctkyYMz80tr39WDRueh05Od9Uo8GhX
FkrREHVTW4MAVCNvBXg/fmZDa6Tf7eG4CPxCjFhMPX+W1FFZcGXvygUR799Q4a4X7V1dYRDt8zNT
gi6+eydDuPHV/IXTLr/ZgLnMaufNS2ulJ7qwhITRCR7spMBUAA0FvBD9rUjPayfRC7663/n1yB+X
C966ZcVRvIrPqspH4LoTlRwwIYnqTXEZBg01titwx5GUaSNKWKJbpnUc5eQ2kk3nMX/IsljOwO/b
cHXBCd6IHDCW26B85W9M9QHdY1KZIkZy8evXpRY6eHQ8q0rB7aOi6/m9cOGdVxX1ay1LT2+DEwE8
X57lQKLX5QmOYi9ru7ADS4w3yD71ou4fDZm7iul+kAQzzTC1VCqsT3182VExpepjc/YAbciLn7nQ
yegr1bUf03qSlmNgOJU/wynjQ+PBVGDfYlPZ2NAZB6jvCzOdfUm0CPzF46wtomXS8Ppr78IYbHIn
CJsq0l39I8g+IV2l3hpXCYW8+/2JGY9WpE1SvmF2amxIO8YYYLTm5hvgL9+Eafw/KFiTuVcXKyJS
WBU7a0uYn17jhFpVQnkFkVLurofKv+trzE1gN2A4dLWDip5LA4uyBNZSGMVHeKrimnP15UH0UxqF
fXj3R+RPsPQ6Xk2wued26CQyr6jLAQpnLX48pIJzlWrS6MSbTj3EPwz4xg57KgDrhgawvyshAoo8
MPQMvNjSxuvbu/RSHR9Bt+Cv2YfpUfaN5ZdNkaGAp6ArMupg0Lbo+ZcpKHp4iuOjG0ALnwHlJJ4f
gb2qqx8hdxmnBXhe4QctouHrEtpl86z9Ls/SAFCrNVcGZGpfHd6xep8ouU9JrE/J5xx+bSOiuVqx
S+Vx3l2z00xCpeeKa4QJ4WihtzmNO57NPwq07SPAc9xY4GiDZx8/VFqSajtlQNogkkPk+xT1oCP4
hi7ToRgDA6GNJNvSUYCw2PqRULLVWPGVSOt8oqlg3rkFVigRfIm62MTO83w4AFGjeO3JLUruKq2O
RHsEbo7way5lWPo/O7ZFAeFc5v71e/OZQeYKI+w8IjowNsTR47FDEQSwTyraU/x1Er7Ip01GGVyj
P6JQew0NGwgnEidjg2KBYgAB3SdcUItX6IXYV+yFEFWPs0LfrqqPR3O6Nxf5CAGdeNqdIsKVWNJy
VSS4c08NcaPRIGs2XVitgtVrcmGkUVHPgl7x4vXmVyB6e9sa0uYFkuSMsgnAQ2ZafUWPvB13C88p
9kYZkluW/f08sD6fWJU3n0KDxDt5tzRN1Z4Z9mI8mBL4Uq2XtO4B+C5v2ha3FoYPZwvp82bPLBd3
DWyH3YAgA/BwuEmzKyGcnTGf+9ZDyhDqgx7rZt2BE+JMe/IoAKg9gImNa2WO9ibTfUM/4dKTrOFm
PsTfTvAWOZZ/WlemgQohVvPMTyWUPa/KzwRCnZFEIR3CT6d4N6yShvsnTJWEeo5ba6+4znkd+Ea7
sdPazvFEGWPYapA55JLeEb2R0iyEzpMfLnkSHhKweyNHJiqDv+G170qP2AQ5ueVrJ+wpdZIP0QXb
RjgwFs8/1g5RGSsai30Y7FhlP+Qp0PhuKQg0/ngY+6Pd4J+lUyE6tPaHDDwXnqIFfLNNHP+Uqg/x
eSFPE8Q4iCfNYp91oqgGoq9mNvSXsr4Dk2t/xjwNWGioaqeWEgo5tFR/SabkvrWryqomByvT39MH
VdytfZYGwxZHtWRUxuwo/XzWw9+lyN4nJ5Ovse6KZeAxk9LMNQYWY90Z6VnH+JVxgriCabhEV5D7
fWGsYKtdFNmluwU8Ir0aR7U3FU7s2j1tJrM65B+Dxj3TZvvZrB/aSNTovCyMyP2zNucxUxlBPg+Y
1V1pYyX/Ak/GPvTrZ1nhx5ynUbG0xFVMi0oIrHcYBksZU0hUsIkB5Rwiv4mDtgU11Oplpu7tq/ln
c7DnUNQjJ0SNHPM4DgMQdyDyEpFOps+G4KIDh90qa8bHj3p3rHqO5wN80f22vvJjoHm1//KnZaDw
Je98WLMsTtnNNpZnvfDL17KiZfl0rk9sBeLTyUTSF6YjJNNoqlemWT0iaI95FXde72CrxIXpXPxb
COlinjn71i2fBINqEtraQxIWdLWTPG2ejSwOyzwFnaz1gZXdKpl5syCCRQwB3U9D5TjWjH5oVI8f
Ohi5TCSyR9yZ+feRmNcNjmHQKbRPfo3lDqkLPwdy26Fp9pqN4LEESxu22KX3ZeL9Q6tkp/ktmQm9
n7WCo7Q4wWktgM8BWHSm1c6usPccYAJc0+nVtKWQkI08qJUwZ4zFasAVeYZlnylobk1fJ8TdOq4c
3LZHIFW4r00Kq+wy33QthzHIn1GT5Va1ZAFSfKoWxi710pmfM7MRUAqtmji+3IEKUfZskQkP91OW
nLhXOeXnIZudbJmvJIvhPVWzFXFNdM6ym/A6gQ32/G8QsP4haVK4qJNsHtuolIdgVy37hajg5Txa
uMkFZEc1ajh8iy0EAHVwycq25ToPggFcSV9YYLjAXCtz0jqWfgvb4QTtr0Vq2qlo2//aH1SMR6MC
Xz6pFkLSnCIVB/VmGx0A4YfFesRpvD0DmXisqv3dgtvgTH3lLVRLqHeJIsX1HcyfejHp6kXiUt3D
VvGIKcY/VX3ajBB7GG9U6jVNW7qr0Xc8bGsssuraBVM2qMO3m03syGdXQdyEUBWtcnKgdkwKT1bu
FJvTAYlrfsQtUIP1qhzIzIBEK+5V6KWzXdn8uxHJE1smE8/b6vARewyQohoKaipZLWgRh8oDaAOR
W8z7QTZvf1VQKgcTVl2QnztCa5k/uTQCKP+h+UIMQ+ORJGvgrIyV+5SFTClB0GJrxCM5bdy7FXwi
Ne1IWU5ZZtlpdKQ34KjDPBTJHExGxsWcs77E5Tzof5lg95Ea+mb3vo6CYw4YP1zzydK3qG75x59W
kQARB7W3fnA4acLQHc4x/lf+9sLnMn4jL3fXBNBtHmqJMpkavMF0BC36+ataIN6oBTepvipGaeoH
h9rDJzMvlLm8oQTU5zCfpMrP8w9MNF3FogLekuLj9PdFlxqUwbmCBhTaYlMGdsRQENW3NKw8nM0N
/YcZVYpbkQFK8upQYASypLPv3YFNfmg352t51Px7Y/QKNyMNPrgmfPLaeK6U7Pz+oKxl+govdXjZ
49TKFMUoVXMHCYLK8zMdeduBcxSI83QB/GtQfjRCXf8ScKcJGc9qpguhps2f1UAdkd5LX6kNOxaK
/I6QGgm7UKYAyQGWgv7TOmajC+Y4KoqnjQDpE8mtd/MpYQgBTmK15ruYF0yCwFWe5Eilm0VA5ZdR
BkJ/EwlLLq/rOLgnd+zu8agr0DEOFCHnVTlwL0cTI/q5f34K/Zt5n1dd/3T6JhF/mNGDJq5TfHyO
9j6JAA1/aLWzniFGLGL0Jk3pd28nOYUj8pa9PHmWz572oYsu1Gg6Y5E2cRm0SQ2giVmucVtEsQ/Z
CVHYOa2WSyz52lqbaC1+iZ6UZH+NqJmXnAvtNsWh3G2vzmi2Gf3OUEdadPZcxEobEs1QOa9gqqST
wRs6FzYI0/2PgsBhaUgEf/G2AaKDIzpStuvlXjtea12cxggfCE4mb05lAJw+PwUkW8E0TU5wS4KT
0W9cMS0AIHEsX+S+8IBm3WygBVb5UeKf6ED4vxN+enaNDre2eVOt2zASDAJm5tdyOaxQWfD1tgff
hDIUQgiRZZYJ05t6mduLO6F7dZCF7Q0DWtGHVu+D+xEY14bQbUhCB5EQdQjRGOCa3/je3bsSr193
DOTg9uzQJqDqFyTA/ggyc+VamcPrjwOb3fufXBYxUGqdE24XWTyLDAmKlw1yav2FW7MTZz7pzzkb
o6Tk6lsteWatix3v5xO9b0s4CFlExH5fFddQiJdpXtVed+FC37h3qFa9uPulZZxLhXBC5kwbFzmQ
d76wZv46I6aKf52aHG+aHiSPnMjSemku4NNlC/XhDgDwHKYSY4jwULMJW5WzZ1VCpAV9TL1RibYD
saM9A5IUVdbfBWYRdhWvVM820JrhUMwBizR2YYiJiWwc8C8T887zTKPbKad6PeMAasWMkZrGTszD
oW2ZsdL5RlOVCUvPmoqhTQbLFKz5eoEq77GWzPp595fwtV4GMrB2DmaMUJIsxBH9b7XTe/FIXuz5
yAj92zFvIk8zJ7bn2lRzoDaiVX8HLBGCv7IIOT8lv6Iq+9deIuPVH5sBGZas+xe07ozx3gCaKGJR
phammWaPyu45wQR2x+XZ3ll1eSoxtVMLJXfdzs2HKojprf1bDFrQLaaRfgVqON5SZB4Os6W7rI/X
I/xs50w+rDeAG1VO9/4fhrqnCiShYC6/eIH4Qvj37cripacrlJkMLIDalqKbUdusP5Gv8k+KKlb6
FjDkTKVvYfMG3NufqwoKFqrDFxium0pzG+Ixbp2pVP5YS69nVH1PmGwFsA/WbtL3Jb/w8g+1WL3M
yJ59FpogX7+KGeJ0Ddr1gWf3hAboRYvR17QDMXn0Nus/8w0mlA5oFXSoof9rc8yhNnkvZFygYmbE
mPAY5ASyvGT8RrQ5RM0NdgLH7MulkEkPiMJWDEEgTXHTbgn9T6j4EqCsmoqcxL8p9Sn7h13cxrAj
pGxhsO7nbR89QV5pLaLKmv/8DqozO7MN/+kEVtBPMNhyZ2cBJnUKMluyLRSHTFm5RdNE06JCmRtY
qQdKkeDnCgLem6c0+HmiCVH6S/5P1gxS8vgyW1+Le+KjB/X1JuevAWx4GZfTuxD0gMx/REdG3vml
ED8zYQPi+6qrDPlNK2lLcuO/OBtTi6qU7GvVNWP2w1WlBjaWz1NyZPlH8H1O6uFVorP+SXblcFm1
VpY3NbgmgK9tS33uQXfgeY0NFDoNGtAZH9JKaAdhEnH9Y/E8ZbptLCjTX6aHqB4wDXG2YRf1l3B4
cBnNZE1W1ijsDXFz3MkxjTMkYXC8RNawr2nZY8HO6lxRYtp8Eyc3aBhWkxLbrRx3+gPXm+haB66Q
0IYOnPaJDtTQao3pUREIEo0/b0KeE7oTcQoryXqqpYkMzXjYUZto2K+oTe2A7GYHnRwrNBQyF3C/
vmtEA8lYKksG0JAYgYzAjKUq8NNuk2jGGO2ncI8LPhJPwhCEXBpevyHUJ4KnOezzy5T5pCa/wYxN
ZMNOJ0BwKCv5Xs3P6w0rAPPaQlcpX3//IwrstjjM4qPNIPEgju4fDjDXgs7hpBhzjHKoDo3Ll7vq
nJ5qliLpi3GWwqdgdF1Lv7+jvahkPslOUS79Efw4znZ/SQQZyV12zmnVmPGvFc3H+qCahp34OR+M
JCl8qN+4hnO2YHM3ew2UFjk4iOwIQpACNZ80MBwd9F3reoWsPAo56vBxPB+gZ3J8CgRf4xgpQ96X
YqnvvEPFIFwaNu46eG26+qg5n/3VWh4aoSqCIAbW/jzBVdNtvKjnsm4ez0R/lQm9Jef0BiFjnnNO
gCGl+pUuKTYH6xHBRQy7hZef1t7wQtpLCu476Dyu/i89KPAW13zeuViePpuB2T0HA3EGebL2QtO5
RWIhqMXbZ5fbzssNVEkCNxc4Gk/tOfVrqjrOflFOnUGAnkEtJYrLvekbTgha2tQvzEmWFxg2EN41
vS9hyBsXV1YH/AmNxC7zvCl241OmhUc0fessU52TlhPfe+YusochN1y5949wmTOsmukwL58LzUGl
Lksc+qE4ueKEC/K98BG4xLl2cL6bapfYOP55mybEC7tdd9OuLHncb6+Gqh+c2s4J462fMGnyUxkY
om2k0pvTdyzNNuNR4ALb0sy4SxjxXfYoZ9Yad0pzWW4fr0ukY391Jm40pF9zgxImiflDNviLmBpp
XLtNwWzUD2FEtUuj/0Pz5XL/OwrbLG3WrE7d5gVxNpWkQKXFzYNxUN13IMIVJs3UQA9V/6MMK4Ts
2D4ATwqBtZYB8jM0jF+d0Uqn3iqcvDAHP5uXyqWYrikdYJBRo3uk/FO8KPts9MsniRdAq3VpQ3ca
mgOtxQBmVhIH25JUhf4Slyqs0OLBgREjOGd0+r7RKcfYU5fx9HYS02oA8ChHAAl36q2lW2UOX9X/
pQ+nXaNplDSJLeFx5MMn8Mf89nKqbN/HXkSQBdJCxQUIx2Y09aJpBYhD+ZtCWZheFVhMmUNxeDR7
ZntaMJ2WCxtWuTc0SxJ+twysGhnBpuz2eR5U9uZmib1f9SgACKcdSpRob5VUoGBBUOmQcjwfH5ad
YapQsBeAg2Mtcgtgt1lO9hRpUqOB6JqjtWd2mSYGUuH4Vmq5+t64TqU/rWipj0jqOVVH4mQzlEmM
dlpb8IpGvTvO+QmPXf5hmYv9VJP3gNuHDuT70bDTobh3oLabnoJLx1ZKQ4Hdn8nslei2RftOvlqg
BpTGSWJN+aktKERhuU6wZQ/RAJk3WFSmot6YfT6P/WV40hzNpywyprKQbdiGGDr0AL9Jl2jIrAMu
KoGvHqbv1O1fNZrCrOba5DaPRxOoN0lN5xjXCJZkxEJVJ2P/UeyyPnV4Br3USeEjHODaGcTy9Vpj
sSmqTSYDdKhaxRKL7KkpqVeqa5iwSayVCuDJoZPVcYPLLBSFGKzXenCngzySXLcxLYQ9qmZkEJc5
jkpVJca8tsvbOa3cNjpFW7yzlXscK5rzMJiiE1LY5QkZBkhvVXDGiC+rFN0Rmud4pBebnUlCunwc
qI+DdFPN8f1bfsTubNVMQRjNeEUdZfCksMTqky2OiRS7s2pL36K76r7cFjaNtT4lEsrSetHtr5B/
1zbg2Mze4v5eRSGR6ih8RANdJDTXOPkRTvCVNtCxuZR3/rdKbjOSp6KxmUCJgVp3eZMfWo/k4GaW
gqyj/Xcdjd9TimVJeXKB55lfP++pDtEd/cUgivorAWqXWgnJx1PZg2PwMu+Bis/RWKSGFB2FPgM7
7MhY/WtmQsPlImgcpJbvMy6/xEaK9M7RcqTrkC9HE64PrSn6roRPOy0oYHJjueL8EsBbaxTXFO/A
ufYx1FMUD7TzW1YCUlSFWqQxqdEmi77aGTjEDBB3qfFuoJ0o2zl3elvDJ+5VowLwz4dHQ2P3SCEh
Xv2ylOWPh1uYATYOu+rsXGqqM+WGUjbwR8x1on0/sCv+hup1kuUGf6P6XqsSuafSckbIjol/aOzD
Bv1cP9z/v4g/tXEWfOsScN3Rqfl0cmOcSR/6s+wekt7nT7LTHHJK2jrdDnWiDbHIWz+P7iJWoEBw
ZuwMHj22vEBZcWiqJSFc3/jHmUmHaXGCQsAEinbBCXrt+46QNA3Lkcco2hygmWKh7cesSxYfmRUl
HMnkzf5xN+Y/wQL/5pMCIf9SfjMIURFpqssysrzxcCJKQnH2+u2/3yTdhVRG7a7Nnm8mS+RDCEPb
INMmE/rk7E6TXKo+EmCMbcDJISrfiqsGQXqJtIsTz+zvWwSzdSBYZU/ioEX4anIifuIrogf2cRyR
jsfAdRfKtq4iATrvo41076nU4D1vkr28occIv619W4I0+zTMrTWQIcFrhu2C8Oo2Wr3bXl5C7B0P
5pAyD3jHJXi4Ia0zEhSdQegx8c+c7PdUrKUfhlionDyOjdTzq91KWO2hPtkqriMsUPe25Jw9ul62
fb7gJB2ElVMt2j5Duw6KzSfZ+JCxhDI4bV92eFSzJtnqes/ox3ndGwXHjBqExiuUr5vVJdbMVQ+s
ZdKUrnwZrDne/MmgWF19z5jl5i1YHCojBkgbSuNn39C8PCXA7jWMLzqBLi9aVyJUzoGI9ElinN1E
AG71lZvle9orJrzSyOSNvL3Kb8+KubA7VheVmgz85pvcYkS5U+m08oAedVa20jdpfsRcIVEJt2Jk
6hCzLPRlQp+enVUNwB8v1OkFp2HCAG/iPbOOf86zGDM4alv36LdWHCKkT+4l1rA5nAx98ks3xQhO
FxRqMShCllrZRm+yZ9GYgfyRMrM6LDA6AiSKSXcM8nKsLmCb5jdCAVlzKFr88sRqszCuhBaeeofS
g6Fnk9OM/VpP4B7N7Vj1K1VIpbLLghz+bmgSvTA4vkqv9DNGcZfCgqI4ADXyX22+sI+cVeJyT/RY
wkt+OhFvD4SNOT8wgnqjqWU5HcNQFwv47yxIc9vMTsCeNuuw1nk4/tlDsZlxi5G2/uLhsGOS3aeJ
X7jcY5aYMMwG6aDSDxt1MouPCYipCqAg3VPtz5ocoqm1/V1601THleS6sfsgvzGICwWchrOf5J2X
zj25raHm1/YGbLXv+IUZxBVLAki9BwX8YeFRtc29SJBF7oo1sfAFHTSGBOSozqNeqksXmE7AOXGk
1ZbiqdKP3CkbHhBaYVAdvR6aa4rNdm285zgeu+11VSHPZe6jS9IpxgIvTI0JKP+rCrA8zCPInfUN
XGY01blpl5K8BezLp4VsCIPhkwBGgY8vvMGbGFx1kt6VHNGZvH628r3E/Lnrwcf5QFdx00NZth+L
S0SpEao73w3A4H28i/lEaMXiFdN9P6dm17vbVuw5OLy7Z4L1UQuNvhiriBUBnVS58wBQhrjSdf9S
QSxAAe8IvLnNmUgaw9iA5MPpGLSg5/mBtIUtLFNS8SFWfFrS78l01Wwdju1FdnS8pD12zRttJqHL
wmFAPxCJ/Bn1Zum5V0pFN+tFO+Fz0ur/bkFf9ErOmknFaexUOPMigGZkBcMIeOCaEuK7Dlz8r+8d
xkpyiZokFeCj9YeVrVFDB4KFRlb57FC72GhfqJYG6bVyP2K5EqWCpc6QGnEhMSfXE9CD29LKfloD
T+D0Fc9garW49UQG7X+1n1IvmSVtRLDtraHZDtue590wQrfuUy0qvcIyLwbjZqQPsmuXbtLUrcWs
/mKREl+HYY8B8jZfgJ+e3Wn6xvSBc3sfpiJVu3srIxN8vyyLXimnfay1bHPVCVoNgBfDqQeBuLOL
4sMHpCi3Jj2fcdbTqj24WzOSM4AkQRw+4wtx0wadO3R83eiL8KTKEk/JlVs48HuR4eTNblM+vP9X
XP4Bm8phLjuDh6irxS1yesNk5bS8zaskBtE2dkguIkffXmeOWa4o7auD5G+fU79N/IAHoww12gu/
Uua5cKkNTgV3iBPO/etnbc12f4cSI7dhMxv8TLsYgnTojuHoIyX7kwtlj+5AlAMK217l5QhnvzzW
i28isZyaXNJOFTcmRjviE/CtN3jWVX4c5Ipn0s5QKUg4Y9ayYxgYLaJwRurkIfHqqqpNiSEl6iAh
uG0x+g7CUPv5sdrbnQqdhgNrzzdy7h10EgzjwLqfXo6/Gfy+7TQiNOTF1fU8pFC0P5BkDGjR+ki0
2MayRk+bKDqMc3t7Gznu+bb3ZNjjHGKLSFOnn/azahOEUz6JaZf7457+1JN3ULa/lGsGsn0RoDua
cSB7qX0pkjStP+yG0Ykl+s6UnERW6+gjFcPLZQc47od+H11Zn4edCbGUUSFkDwf7grojjv2FhlVT
r+qW7YmWKFSiXY1H1yOS0HWSDuQf9RxoTwV5OT3NJ/lwo/p5EvSMMjR8IQZz9mVgjzdpV/utgE+N
utfmZYn/vqQZaB9Rf1Wdkj5W1BBwIKOF7BR0OakrpKz4hk++nEvNpK6DeP/xsjzZIKIYE8VXLwhf
3i4gsvlYCV2F2FkXAl1S3uItmWv4uNE5XcYhXZl3ANlFbNSH5A4XGu0AwzmF/UKA5Wr53kNSfc/F
bP9rL84KcBZHr7TIBgwWj7ze5xABpo6xaH90XCLeceuqh7RPI8LuoEA6FSHQ+NVflYoor8GGORdw
5iLV98EwUt3kzGfi8GmkhwtdnY8RB51snHd4kYZbP8PtD3LBnxp4WlTuXBFBr3dHwPBGoAnd0HTO
xOnFNirbLLpuJTFpfrzMoiPteUk800eqrOdEqfRt8yQsuzz3p+sLlLytYlP+cFWPxrILn/eFQwAI
FiV51Eez3a51jGBGSRz2jqWky+ffnKHz1NPvjEc4bd1LnwQ+34aFX289DUN4pxRxhvsR2CQmp8nj
trQVAws9VUhVL0SBi0hpFUFSbGzkep2OVDMXvFycyqaCac0NFjKIVcH9ml9QoqbtbKmHYwdtXeXK
3vonjOARUjt7pmn3QaVfpYwYabRMZuCsuDV4qym8/OGs6VIqWmIKbT56PEDOUQc9hxSeX9Z//3aC
83GgSugOYTwV3IuZgKEBNxXv/W9CGRSVHTXkWG+cHhpqpIuSjU3ayq5gS5GI3kvlRTGumO2c+NYl
v/3dUDF54etG/lSbbucDANmuvHyOuJQ77xr5qFqJbNqGoUneb2n3tyGtdAOgorhj6/L/UTLKMgrJ
gk7S7NOfckwQfZMfDMWduEoiHHgsGj8eEWbjDAjF6DPEnGpyh1tRdedF6MikiJpIzN9anI9Gj0pg
xLNJzT9/KHQ8bqhYT5ijUH1l2Tvk9MXudgrA4Tv5DYXy2qBZCHBjRKywLujO0L5GDsPaEKd/lX1b
zFLP7uBG3eaF7yHPvoVeSJE9wqeYsialT1GbErLsufLLNfuyLjklfSNp2juVjX9exDw7RfWo7HV7
iiOgNQZkMRTsDsQCSuq+4YwvnYu9hu9otxyg6mOpN8iJxwpK6mX81nSPW/oAJI78W0vThvwurFpu
mXownpZ0FVwzvXWGwIULTeK22BaAMx6RMdTAbLojqmks03le7batKY/QmCIG40Xv7Fn1Qw5XykLI
PLaf+dUKrCf5qP6xlYatbhFzWyFPibbgnwhbZpuwM9h+irnjaem7GOsnBvxFLYC5S2s8ed7QN5RB
t+HLgUcpL3SzVvNhjyAaOVrlzjeKAnhtQo+oRyuqyBMxDQDs1cfG1a7xSjJ1W9iiuhHiUmpJ5qd0
Qpo+dC5fjpJAy2NVEImpPbOCoyqeeTaoO4XeeaFLx9dahyfIKAlxFu8+VTbP/bmrv5j2eaNdejpQ
ZEp2Pxles/yfRj1L0P8m9keUsObGCWIj7GC2sJKR2DH/jzuT+zpkclcpwJeY3J76uXiBK9I4fMNf
RVNRssEnGCViBT/rcdZ7bq0YIVxjw6IbFDUDnBZtrMg0BLvej4pNXTWOIwztv5y4y4rrcSEkWzk0
0hHIEgjRFbcd2ugBnxKLePiIUSPmDGelotDkVYm3hw087i0JoElpWzRJy+dRSeweNgYjEE2EiOqM
Ak83HZFgWQTwoPqYTuFtZkvZaDCjPhmyc4V87WmYYaZ8koZVEe3+AwHRG0RmXdKcyPu5eG6cMk6o
t9LER0mpnQc6e2szpeIYSRk19qZFriS6DVWLsF6OXOpNv2tZ/BNO+G0EcYvFwtB8cDqzSKqFmHN7
m02cjxUGt8vXL5zijWRMebhW1JEexxK6zi1RILklWgKahjhbNuRJQMhiucRm873c2OjwuOr4wyUy
gaXiZJQfluDQ8IXZ8y0pTHobFZHtn03mfHPZeZz9tBxfFSyKo7uo5tkhfgWlmO8tv4aN0IDzJf5d
x7tSkBOYLO4lx2MKeqViyYai55sVXFOCs6VkIxoU5APtHmbkqNCMcKf4I3qNY3cVxuO+K/ZbanSz
FwrsqHCft6h+4oNr3NOHWSyePDplCwfRTzLiW662sohJHEnJgcm2f+E5n3Uq5VicmveHUwIM9xJ3
45Si4eybewNmv0VHbOmF4wNCRfCwSlaKV16TpWFfWWA+HMHsp3+qNCY8oCtnNS/HdOdp+YAF7dww
vS13aOmCril6IjsB9Cy+oDNQN5CctddMtc0tnTLaQVHgrmWWhP6gWdDVxJVB5znpS4Do3Dxk9Mcl
hSmxseEkpfFsmoWuLNpEHLSWgPA1KPD2CDF1accwZTg0cXvh+/7ymw+l6nYgdF/84Daeq2BLfTrG
6rRpQyT/FSWVIqqg9DNDhMrolVZ9XC9Wjohtx88nps6+NVdwILR5OHYhCZG2HJPiora5Fn2dvlyl
cHyOGeZJxKFlUAWeZ006BZLB4qcRs0MbsjxoWcW/HPWrnR45SA25XpOsHMtfUCFyIcC66mwlikfi
W/jE8tv78FI0Ggszi8IJLqRyqPYsTTfcgIOqe9h3c8o0aLD2HUPJ9J4+QMf100EGNw3ysa6BSDRb
mYM93aSy5K6TM4Hw/lE5woyuLCkfdcCzxabPjQxG+vdLjg2Xh8PA8IM9s5P0AHzyXv2uwlfihn13
YXn9IKHYLb7oNE9qxVTkKAgxsSP/W4q3bW9L3mWQ7VOWTF2lqqsxFZD3yz+mMi3qjah7K7wQmUd9
kZpGtgYGSDclC1+54nQDTty3nWjOpKqc95eL8HPMQsMCpLl//tJZXgtyJcejl09YGEx9J7DgYXOF
KC88FJUZXxU8dgBHuOQt93DNnKDxvMC27oK7YSPIjplj7OKVk6jwkUrb50f3aW08J1q56iY2Lf2L
h2XOcn0bsEY5tVATnRz1ko7NkPgCNfjvG49hiSx/HX6/70pjodW7LcEq7vxKp1WL/XIbuHcpp3At
QdKq78JwO6gbinUEgo3lungWcxSvhjMyRcgnJGkK47km2fTHwzsIoHSLJa1EYUCDiZ9a0tu2geHl
pzCswuzVk1H2wOYbvn5Y3LU+s+J87acgd/z1AHYwOSmf1eRKsfDToiUnaVw7FQHEollvczSKzkpG
CZBvMu8bT3Lw4sAv05nBASV//vDjCSYPFvNgGSmZBp42ObI5JqaLi+QVxV2r9sn3vtXpX13YBXv2
puuSv8buPEreb873OkAxyrqj7ru3SfDbcRps3WbDP3T2NbCHQL38IiIj8+5NcTf1ocVD9JEBDVlu
VoGobviekbHbd3hJnM+8PfMKZAb0x3Bj07ueRUtcqUy5cRI2PgoL6fdcGrFVn5kBbupNhCo9RNWl
TcLzD/pcoxzv0pEM2AIGhADcF88UQtj2BKE9Kdw+bx7EaFiiCOEbmn5gdjLRSgSXtcpfsp9AU/1c
buTeFFPisTexp4yCdeo10+uADA4KWvCQUtxcfd8JdHFsbJzBqPTxUw3fEwYfNCBFGLvCm+EEnHqw
BsK838/yXftH4wdn0vAGvyRuqS6GhKzeABrCk0ZSgsPPKr7roBUViLqlstcIU4Twc88W/GKeysPi
IpoVJRpStsVvNdrABYVx2zZKLKrXc+PYNSJmLTzzKGwpp8Zd8bTeyrFo0tXCuNFz2/1zvUqaaR0V
vFDKWYm0HyxdMw9K7AAuC7M50jlMz9UEAze+zLMxVtXsCRLNJN8rr6XTO4QtkxOHqLqgb7mjgQW4
L+oeAxk/JZq6WkYZB2wKPAqQH67aI7A2Q+zeolOYsVu7PWXSKpmo4LkAfAzkjbfCF4bCu2Kpfwb2
rYyk5T2y0zMaKaIHncgy8ERj4y7WptOEmkNT8MDF36MrKppbAug8KtQynOj4Cy+4A0C6LHdqKrPf
oEFj5xLbAGAgpVytz6aRmuw5sXACYB2zi4wXs3VVV5fk2lIwGvzynB8AVfYIKr5sKiFPfjsoIRrN
1Dg4rAh2/mdyhHLSvylBYme8lct3oSQnFSxj8WgVv7IywfeM6sUC6mw4fS+pSDfDMFiV2wG1Cdmq
BmBylJ3AQzPcm3eqmSaz1jalUXMT4lhMNd/nORuV/wwNFUd2Cs8fCrtr93Onw3canrsUMbmtMxjb
Sh4B9pDqzSLubmpmmDgzNfA3JhB4D0Fp5AEQDWQPKGI7TZgpW88dMms0QKfVHSyMrugtdK3b8xmX
2JLOEe7xpIE3Vl3xA3+91alssU+TEVK//a8srK5J2tmbl7y00q1YaF+UjSGwirqhm2YDNkDLtYQD
YoWr26okTB/bcHpOis+1jEk4ByqBrIEaYvfFx+v7TiCWKOHFN6nq/9wwBo4vJPKm45Dn6jXAWcp9
D+/bpHuiiF1LZEI8E0J0QqYFyQtsnzXyJVORppAQILCyUrAqkp99oxjqoBOlcd7WMTQoD4LSU/zk
9+lIMJX0q42Zd9xZL21CNBE0EMy9uUjypiNf/bsY9bjy87Lc7G2GgcKvR1F1Na0CSU+BOrzIuY40
ifOwMyGxYM1mF80dKBxj1gLSV5jBkKENdJnas5f5OjfmPCPVXLqGri4wHsK7qGNkmsDgPZq4GzRU
1nHQYazHi3a8Dwh886DVZWe65yLDW2I8LoEoJBDf5NSlMEi8hnTZjdiHtkjYXDrRwLJLsWhBfuuq
7qPWrTds/uQJnY/6v5ieIwwo1HN2qYX/LLA6gPKdXRLaYSpVhvlYpVgN8jUld5xTKTfKIjTMuVg+
cmpcAwfHnKmFghqH6amLBXlv2oAwnx/uQ+KmwkCnm7Fft6eqFxAB0c8MHcxVRKAEiTDAHskqmQ8e
9yGOds5ltCwbFqmoT+Gijp4UO0LIV/re0mO1sQev+7mjG7MEx4wChp14z3DgcFvjjLM1jISziNc2
+tngVpCWd/9DxbGZIezUsOmgVIVdUrY8JVGs3x2Zk6rrQNvau20fF0Yl7C3OOw9w1TvXe/w++m0a
xLDW1snE4QZ23ecZz1RKITGd7qGUiLTOjPM1v2xhY7Hpoa1qJAoRqKMEkoeINQg01rpXW7dGL1Hu
/M2tg23yQrydL8PF7tWzRgAnTZc2x5dY/bwbl78l05mFxY+FRrmDaFhoGQU31gofzEKb7Sc/OOhJ
najH88hoSNiZMZ8fnuBrFo5OZZ6nw96FM3er2c1+9+fO7Lo/DAYixH0olJtalJWRtEzG9K1A6Vz3
t8s2CXkzJjIaLUA3Q12UIfuZxeBijcnJFcKGxM7lFkWlluk+Yo26G9UKznLjXplnPKpdD6G2MVFc
QftAWh3rkMLTXkZWP2QlZGTpttERVPNkarXrToUWUjLBEMbjY2+vZrdU2qdALWptfRU0tepyFPkM
RjLc/krG2MG1nMZ6O+azRdOkHjMScJEIXeKFScyiASAfAtu0UxK07uYWAC9GRPnn3FQn9zfqMYmX
mKoGV/z2YsEcJE4GSIRFQBgcFZq63v+QLzjNTiMvCPGk5mjtO03jx6OeSrxpJX8JSKIwcDWDA3YP
uSEGEtLTBkOBGq+/5xFyQpJZWqejX7l9mgKG3+K2MQ33TBwsYDOSXQVvmJqEeI9P6CpO+TiX/Ri9
k5d8tfa/Yr9F1h9BOmzwd7n8YmbU+4PfK0wUwgiZhg+FmrTijPDwSSvwaQbsDG4RR6M44cKWG76k
nOr7+khq7xHzKC217n4TN1RpH6p+svxnyGeFY0eKjpBVIuPQ7ojs0aNLyeHLYFGhWYjyS3ZT/A5o
g8hkFTJv7wUi+VUjkZL6iwU5FH+EEycHRLYRzdA0f1ZRsqRWuCo+2xjCxxtb6O95oH2Xb6HQiZkx
5c1FG2/YHj2h3LKkYn72UVnj/hurJPwH1VyJ2gXpqDb1pAeWA2vPD1pL/4oihkPQ9kuweyfEUwuI
wwo6UEBgzLIfyKSGZIsKvlhUe3nnTJMWqSYsP+wRBGT0zYOsJlOnCfg21XcehcrlTAV1y7dR75Si
de90ZgAvHY251YFtgFnPzLRTlfXqEypxOFrSLqLAVEEE4R5xgdukW+PcY5Ny6vHGUsASClsqVKgf
oDBQ4QQEMEMXHrmvJK2zR5HVQrzw6+8Q/a4suxfsLodOPrJVsoXd/YgCFlufXy33PZgCu3RXHZ2y
C4kmSsRV4HFQ5MZVlcZ17g/z98x2waPq2E+AQrC6BrdqoKIPptW4uVeQBFiGwP6RkjzyPJwSHr9l
mDk1acpCtKLxiU/ZxVwSdTBSgNJ/rTYpNwKmdKoTUS+r/eFzswTCW4CKPkg6gMICFT7JgAkqgFQ2
p6C4BZZMKERu46Lrfj62wQF3JnukPpT0/6Pno1aU6eL/xXvRLTmnmN9hUhd0lL+WBpEBRKZlTamy
qoAv7zojo5f4EuuOZt1RkmGC5aCVr1kxqRdPCjTW2iMwyRSl673MlgSiF0vTDxYb3B1x74vDHBlU
brzh37wE+8/0ivfcKP3dawkAhXihG/5VKbrx+lRq0GkkCPU9WFBAREtWhwrp1RfKfpAmJrtsjpyJ
JPgSGTPYyQG1gP2DClQyY7yei2Il9udvEeoU/aokNzXndQxcptUpoo7JEpmCX8p9GC2z/z027lvC
BEsuxV0ri+J6VmWHx30KHJQtwCxWIa1o3ElTBIoaitbdNZtEXyQrVIHjyqn2IA0i1RL5kvAqxBe0
r5sJAPK8p5Jcmt05IOuhaSMuXhtQMRB433Cckk994Szbi/QtE5XSv5vXZCjLIm4DUO7pHWnZrCtE
8LojdYepnggobmRapvHgTX285EkVjP0Bqiy8wmKcZV/jqauUzreIOjDNmRwOenzbhfnRtRkPHScX
uuZ5uv0yh10KRIIvKWZRH+ANQnoXTvE2HTXYHcgZtiV3aMtqU7DBI/6hvZfrM+V2s+XGcQrkY9aM
uUJSkVx/SrdlN4b/60j4Hsv3O81NFWkTGxYMeTbm4IfXy2O1oWHbbyp6FM55krYYb2mfLjgukRFP
CeudkNAtWsNcPgQ+kq8ba+BxAHscG322ayZG6czTNDpHv246H0MngsAleGoehqT/SoK3iKhHuLng
WYmlkfrYU8iqZ4dMdbeGaR/u5cTgZZvwoWgmuq55Tvxp44P5LC1X/sdph0rf1xO9x/eDyoFa+HxB
dycXmio0nvr32psXcL8zAfO5mCyoSOVfIorepWfLI3dA3B5gIuawYAddd6ZymIVo+2KNuNJkvLmL
r0GMe2t+LtafFZhs4c/H9VjPUHILthC8aUDAymlRsexuAiBOw/fcSVyPM2BPYucsJhkIsJCFVOt2
+D48sQrumQpr5MPtK01LJEDw0RM38lM/N4os8LgumZ9jBOZxczoqrWfD6IvqdJAvnlQED5TeRFJw
cabtKnUOYl0s4NBczowqQ2B0dH6BcSr8lcpCuk78CC9r4FLSELfSfo8DLgww+B7bK5Euu34O5I+X
grGTyZ6tqjhN6OK1OMAKLisrdXCk1lT4PtzfX75QrAj+BhYyz4jQTZf5e/4XaLLr0B1/7IPo6Rbv
iNtRYFPBy5LN/khvaX5PuidEtLWU1JYC/Vyz9Tlh1UCmZAB5AxCo7kYMZs88A2uS9gZOvBtxjyjy
23aM9wxzmMrTSWS8zuEQEIqCyPxTycuvxXipbIovBQRS3DsqsaRUFazQUaTNyILhkQEEX2ZCIqK6
8ExrZEwccuZSfy+L4amk529vZUZMkWUoz8KRRYUrXeYkwWTLK+SqGAGWinkYeXJIfcUsdZ9+psJQ
0St5ALmzL5LM1qRD0pjYxflBqs9wQoRqlAEAfUg5NbkJwzqjqa35p1l8QSX0cpEUR03/JP3NTC4U
ktPXPhRhjNrywQdl+2JeLabsaC+0RF1ig+LzqD1oa6SgOoMep1Lf7jP3AGEf1GoBwdbBWCTkxbal
jtcn7a4RGKuulAeqqAewm7Ax43DJaEwzzJTcjWggxZ2IZ0QPv3M3Mdudw7KfczYbUhDd3IUqMgiY
EnF9rxHq9lTnhOuKoEd8SO5egRQNnOo8ulMeOO5bL9+/EdXXkKYSFpPmxkidTi4CieWAXGyHn2gp
Z8EJmJPYe2cqIWtZlM4hT3IhzEnT9j/V1DcYhay+fGE/wzl1cbL2w0ImbzO29jC7/PwMr3Jq/kPk
MfuJcXNHkdxkh/Ss7x61J/L0S2sCEev8qAZ0VjEpvw/u8UD5R8BWxMtTtPmx/036xRrz8cWhu0A0
FHnlvB6YzknHxcnSvcfoz8r80IVdb9kVufCbrmMHjCvjtpzuqQJsXodPM9zCmEFQ2VwJ/BJ7SR3Y
unAoO5wtx4eEDFBMb5AunI2Fo2nCF39ZekNJEc3HlgMpf5RYLBxEWAsjaEysYxpTANe1YLsBlr4C
3JOynQdpHU4g5pfnOsM5tqE9cBVYjUoTk3ToQKPUlGwVqFjfTVFObuK7nrBvQqhtINO3EyEYmMWk
m8gBrX/LKQJxXztS1AVPmDXWhVoiQ1ZaS3A+fD08UCORkIx1uO5mPvDN4hH5RbHzJ9ZvCcwF3L33
1WO4T8BWlkFWG7/bu7Fx3pEIZxK0ErsogM47Qruka9RjVeqhgyCp7jPqLrM3JQLRldPr7tPiWhUJ
mA9lvPlyUAF7Czxx3pQwDlKS37WNO0t0Bol63lZ39iOtRoeutTpYgzcgQ46EizNTdvsMh1mQ+1ux
JYwn5ueWvuJvP1/PqeAWWD7tW5EBK7rNIebvkPDmOynTqE90k/u1h8ral7vPLXsvXwWnNHqKzYey
vC5lG44IaEHba7fjfX8FdrJv4jlp5PFgRQfeV7HmkVakWj3zrhZUCqCxKWtbHYgGQMsmGS8dSMvN
/7kkbE6rQl9W3w0FkCevhhbqO8HEh7hq3r86Ztxh4Inmr01nNhDHucroJmMNSeg2XvzkymWzTdRZ
zn+nEAzkZX5M65cDJIT1EjxARINvNozk+0HGKJKlhwt/QVGqSygUdNEze/c9fic+xEhuBq6bRzHs
lsYrkyB9dC907aEc+mZGEtVbbho6aYDCzZrmBT592TCmmlbUeE2Ntq1+QKLoJxmJ0FgyVi/PJ7jA
9FYqJdmVDW0n5Wcc6twvqMoscc3qMeeKCdtdh+nxwNTylgX/Q1JpnclBuprRCH9hHYNO4vtux3jl
3LhKsXF3fuyqUEpJm2+7i9EY8HLme86VY7+dkkBkgQvJsXJz3CfWnl0ieCF3FmTKG/pFpcLvbzXi
0+bwLGz9rv9nV+oTR6pLADWndkieApHZ7TBV+6QbJrK/LIy0Y2XCKn8Ap5/DBcGRZC9Qz/dv+FWs
Cndcj8atIsrzZkBbQTeYQz5FLxS5NNg6kQB/40Rp9dtNG1XDwsj8jJ/20bxbZv3JhSo4NNVmbioW
n5VaeDd6i+izjDf9gCMaLBaSYHOe2sIkmB3JWrAWcjGTYV6d5mHX/Y69sgsD0R9WbPpWTIf1ZPOC
G12o4fzw0TcKE9roN7Z9GVQhuxX1rDbGB1W1vVzh4g8vKUJG0H7SiROg1R1NW4Oax9n07ZPVPzUC
+X4mWjnnqOLeRAesAkHdjFreghI59W0fR9ffyNO9CkBqKE/MfeWNLq35AfRcd3pk9enVkO2eqTDJ
ELoMBEEIAMEz1S3BYIsK43ddaTn8pVWlsSD1O3uuub9k6Ljn6KOxmBXfV0wf0oV3p32Jwp0a23z0
H5jUULDAV6jEJLIPg403vFAiGHqG1coPsC9RYQutrF806PV8DaZ/g/1rG6yPlsic9sEQZ/nAFHJR
t2m+AtwRUgsFsTI/o56SLpOeGzNyZ1cQMPjWagdNTjss6gtuPCCpXWHgQLcOvvSdAZwM/fjCsM0X
/iuAcumyy/Ow+1qJhPnlAXXduMcuycnQc+8eo7gQn9q4xzI5n7ti4h04EzsBEYeifF13OCwtcm5X
eOUZc1FRzh+2kBZ581Y7uiRMytr7DjGv/obxLrRCz7MrVKRLjQZowT+E3ZvOJ2qsIdgB0IedjuDF
Jr/7yXplKvVpnzuQWDdIfswA8gYc8/Em0huOeOuoYknzKTcgSloKdIo2wMj6Yp4CFjNfYFDqHF2T
0ZEXNzxWkrNC+JOdZYJ7PLTYf7l/eB9PlKmU8X1MED2VbWUnklJ58q0Cr8zRr+6rm4l+MIUWfAJT
3xkK/j8xuU+ixvtD6f/cnKK8DBamOvYO9ehmtc3D3z5ztsONqtfb01FfSIMSWZ4BMd6jF6J2Ougi
4CeiiyIyy0cUBR1PvWT7Ljz7ya8tIYNEE/dTli/OxKZDlLuofi+mq2RQH7jMabxRsBELpIAvACfy
JLyxzkwfQFgAND5NjYa6Qn93mGjcaA2A2ttQ/DGB0vA6nqrP5HyFvech5rB/INl96fyVJuPG1uGM
7qO5sphTBOmFmMnn1qbnGJPzC8FfXSk9oG4mapfdam2CGwYQjY32kHQg3Sey6MY88iH/zpvXBoj4
Qj40lUo7mRc9KO/EBqvwszgIeTH/YhAw4lsC60cG+KD0Q4M6mr/NztS7ns1cmeh8ZVX0YcwNhiOy
hhaQMdqClo9jhT1LCHP87uZ2NUsir9i02/p9jTvMudCQWqmoqwqtZZDbKJdTghyWloCJcAWPFDif
zhbywToOrsOGpCYOICz4VZTiUKB9pyZzOXDrsfNlp8G/BL9C6XbfvgrM1XQ5kAdmIeB8Fg0ALujS
6ugylF8oXePqBZxDVWp3z6LZrXM3+VBmXoR+ROleYT05qTb4E2xM6PioWTAR9rfMOop/bHTRrt1f
mbKNv60m7/k3zx701FBiUc024OIeNGjm8XO5dTZRE5xlEEw+1gwwIrd2kCFgeBEw51a8RJYOU/wo
igdrV2tAOkxpQK4OdPYT4LyH1wX/xw54FPBDQI1RNfQ7IBPGlF4xDFpFgduuKuQCaBt36hDZnng/
827KvaINEOfegyvxw9iCM3nrhJoEDfVD3Tp9Hjbp56C/f5etR6qmLSV57Dd5J2pYD9hGm4MpnuVk
LChjyOWl3c/kGZyDnrYpavhdOttfMDZSuSYUAs8gBYZA8Eky9NP2Tx6Ty7/rqotSbQzXrZvaYYqh
PDF46+Z46vKSyS61vNVSjjmhaE9WSffD0Z0QO3P5yg4CkwsqepHX1UEmnAJK9m+y7XvR9dGdGaLz
5tLMHw5v0px3/sy7vFCHJIAjKhAGStdpOjHO4q7VXq2f6AuUQBwj7zYaxlFsm7QqHEWamiQ5dDNt
tH0RDy6Zz9y8rjuXL2dRcMVU7m0L6TfuSJ54t2n4u1eAHu+ZCxDNZil9aDE3yFxCIWq7Oow2LQGp
SYdoOMSGi/VsAsGulBPwZ6kGTlT+3Wy2qI4+ljg6+x3XGXug1G2ekFIdTsPIfYxcHchvxDGeaVfK
LTBkhSuzvE9HiN8vmXYeIJBg1eCqV1AxR8MArVPuc7RPz6uoGimu0eZpMjqXw+j8Ibp5YMi5mOeQ
0AASf4Vck0SPf4nZVn3ozMV/dqWT+VgFbyGlsfQno6SP1pq65CSQywflscXLE29JrLW24xIBture
QycX3/m9q9OQ6jyGOOHKSIcfNM2Nwq1ZG9BeHGDj+sP2kCnfY/402UYzEFVWs+OPKnMzIuCw+QuE
LHP+27+dptUW4pGfbyx/4GBAvPZrmioEZXsmLF49VrsCJ1ZlMgja1u4B/PZuW+T1DEddJ5NxMoJ8
B6RYNo8IBDBvBMj3uNeIRtv3SW/3UrjVC1Ye196+Uwfg6RbzzIt3bEpTSQMmPOY6xxFmskOVCKRq
H4zCWBs92rbvBcTI7qZ4+UCj69ruBH6HbuvzBA0lbbkcwfRHkYUkbkImi6hyQRXZy0tDoRyY8EI+
4PlV2SI+U0VjpHPweI7OG8BpIJ9CNGxpF7dklKjW8nmdsR05tZ+4DDJLVkjlK8nFwp1lxGCu7ImH
WqEVJ/o9H+HXoQSco00xTyIdjluPOYQhUOFy6ZG7oldoxTwPxeJ8NaA8FBZRbsulsRdTCWkG3N4n
hDPWZwe3Se58vRc+NNkg7gxRu3K8qel13hCAZYgJQwv6yMftZaD5j/NocDQAWw7GV3MygznC8Bfb
3Zp/5T4B0pBnNYzdohM077KmzAzG2hUUYzjjbD2uAtrgbbnxJyvefdz/ku9Dkn4hSDIfFVeiMkFZ
/XLc5FrVzmHFpcfJJw2VDdeyKIi7wwj0USYuFmkI6FqXB8GncFQsHTmtOThEqHsR3SmArKgmohix
BHv4zqE7VzrcZYFtvR617CmKTRcrVPQQoWN0BTp7UsenHL0UfxtoJFNdxeAxhpiaT+jB3/b+5exc
WWSKfLIEgMEV86gbkUMnvwb/qLCisBPqHJcqaVwLQSABD5JsdQraDcS9XTHqWMyWEZMRLZHEULiI
PegTPTrkxE8mhKpVRyQhO+OcRk5uziWGIapz1xO8veJj925rG+HZlEAZ4rhg1/0Dz1AFseGA2RaJ
//Ps74geAlwj7lWmwXtUB1YSD3GhNEz4EVgRr6PtC3dedeAjCg05o4gGXr8xT1V8XsCQ7RPNbtAy
oLx7FNiIbl3IrAFbygWWUyekiF4oyMIDIofmskgEEqlgfaRIa6bVKyYUJ5cQp36Yxw9gy517tJaf
wUwafNsM0yRobrfWBBk2wHDhwsrwJ9bWFLTZUkBJPPOOg9HLaFUA2JvYip144UKH8gpPuLmLuKg1
kYeukF9+y8ZnAxdLmjVDT/DAon1d/+/9v21gP9QDKKb8ky4/wPq8XWJ4Gfrk/KALxb1cb0DuV6hL
cOmx27tNGFMbF3ACLyoPqswKxLm4ZmT+Ervdqxk0zMCzG9N+JpQUIzdhzk3JuiKReyYzuunA8XRY
awqcT/YnPdHfuHT2G9aMJ5e+E59fCnMyexVuwZg07qRJNu5hTD0Dx7igI4yuziS0rPMNJsfrprC5
uIbzNkTSPTp1EPnnnGX6L4AlGihl51u0+dugMKVKZVmLaJjE6BVn9YT0Yrgh3l+3Nc1+ca4NEfJs
BKTScm1QVVk1cepRPONdUY9SFYEBTQ+sYfvZN3eBXbGPobcel85PqwX+LE8rxrPtKRuWzK8iFjCr
wT4nruTzYx0lxsMBLmljUsjZSefywUHRg8FC+YiPrhqwjmD54Ww81vOIM6FmzpqwksrhARaRGYhI
v/YEBOqmb0d5G69sRasNLOZ46KDK0c5zlJA2rkVWpG6ZZs204E0PSR+aGr1TChggyEaWJs2zI4Gh
EWcU9su8UzXzOaQL2+bRtwNnkMQRRTZ8CwRLGwncozBNWrOA+wZxndhkV1NxH6c4QFcpjtvweNzy
EeDypiDzMgwoRHp/uo2bxsVJsmYKpsxhrfpFkLj2O9wpoCZIwtBFwASGhLDUOyPz2jHm4/IL/bCY
s8sNtizJ9PV86+BqwLqpopZFanFY+3OlLgpwBd+3u7+vpDyYovZi4hwlPIxtE6gdqGehAGRoBr4d
mnXhZ/SG5tUjzfh+suKnJCYJK3ILgDjcguwGuwPYnLUqtSwe2fwEB35PmuGumjib3tCBmxg5Mk9x
W16ixIY6T6G/mfN9SWg666Ny/GvbaiyTI5Iia5azoRZlJ/utqwv55fYq+CW51nO9OkHo575XdJwf
o9h/JDs9NT6CWkT5eviEd+IFJwe0kabbgKFqrMEjNfq1zctiNBm92wFIF6KnQ9tgNgVspcYCtTye
lS2AiY6ncZJ6yXqIMNfa4aILEu5lUSQUAH9CkDMVIxCqVu2b67+J5kI1EiSPOj86YkZWwzOlzCPH
QieSfK3nWLqejxEYpNg1NS0/unIIj9MLb+rpzZqmOts7PI9FhHszk+c0akL1mPQVT1Cql8COusWQ
mFeMUqncwWNwdrogTDObKc7XfyCFuapVr4LUjwTZZGqwmkVIZkRAipnmnskBoAEOu2w+qPWoJT9G
TE2ByrKa+8KcXKVrZR+fhHF6ZEwKMa1Akw8PynVgG2Bo1nWDYtNxZ4eO5BND/Jo7qp+PkeBIbnpO
0xIkhnk+BSdWkaz3UOLvdXKrC0h4s2lOuN0Zs5y0TT43Ch/BiIRcIT+xlaZHmxfG98lF9Q5Hwkwj
Xv0XgNkPpCUjGqkCTL3GMm8lriyBGpAkk+JMJGDMy5oFAo4Pik8/GT9/bT0X/hYLNq9A4zeOdaLa
uPw0kqxyvd5Np7zGnQcnTdvBRo3NU2eDHHzAzTtjgMDOP8Gc0T5PtnOBlvpaFi0an2sxVzU9o9yV
309LDtkdIpKueDzFhJ8AefN/yeN7gAkgOx9NXl2kNWND/b0GsLatbXM5gD6JKMie1bk0/yG6iuOY
AaFMSkbxkNQX8KkzuJbTLKOgi6MEX+S4KlU98o/BQwfvxR2lZVehLl7EXsfENGzGDECD9gA65FNx
QW6eC9JjbHC6JTdycWDbLpXCbtJriIMMvgRdgkuPQcOOrXjkZuBdpCPrupMEfMur016FLAHeS9S/
BWGuvmgqJ0ZkA/tazCB+HukkTzFFe1siYjAJw3YQc+c9sK1q9+wGCxL4HEv+uwJ8FCYlZJWb+jB/
MqeEpZpeTwtVn19NuPzBrn25PCoe5PQIX3v0DXNSTCtMUKDFu9XuSmGX/93tywNfMOHHq2yfGfGd
K+QHfxeuPBSZrGZxQDQS5AHuy+p/GJ5zsIq9CvipFIDpwo1FQWBY4ARD9xyKbCdU2JlyVUSuDT/d
SMwY/A0N3WU7ZQbKp++5u9g8uwH98nkqGXyhMRVh6gVBpug0tw9uLZdp7Kb1Qpd9Hi3yK7vEaxMs
QKapP7WDXZkBn9XlEIuMRoNGcFz9foPHevxjL1WNPRVKTK7f2p6mmlkcrovEFP9lfKfuu6IMQn8E
kHE7SOUgikXaR09TD7MM8T7fbnKuzgtZJC4TG2PgUPGW6SvCTaAIDuMYKY+R9BzVaW5gaq4J43wG
PLA6C/IxfbZBEvx/C9gdHjHG5cRIMnVCbXLY71zxH90n0mgfkH36Xwe0oy0PJr5bvBjL+rI0T+Qx
7bosla/Bi5DQ3+632p7KrsEeXtZsUHPxOD0X/pjD+kfHv/mRFw1kNGecpaNdTQ09sC/tEzDHkRKO
U8tBFfgsaOONfHtOVjmL8OwGTm1gbSSsdIgKEDDkKvNA3JfumlO9UyxkHEWsXxJXOOwd2W+8u+MP
HCCEQwyITUls+mhe+pjQQIYLZVe9DMiT250jF1fDHPKDsXm8O2Ecjjxzv/gJKtAEbGh+uM2SBGKY
W3coZ9RntdqcSWG0OxhWoJ1X0nXbZaGru2yMmJH42RUn2kTxZHsJZ5SejLNHSvULIOlPmmXfbHSv
Yhh6V3IHnVgksZlx6RKeTt8BnYBvoa/fKEnUPjxDUIr13ogCmuj26reVCPanDIz5+zmt976yKe1Z
UeLv66rQvHVKEvcw+D70CCtOcwvQWkp82ShtdA4tWmFlQo6CS85cvvs76DI25kQkyVD0Oe71lL/q
u3Rp25LB5m98N7m8qecBI/gFIvoR50EZ1eA6Fcgm4EAcvbP5z7Q+rvL+ma+mqeqfPAo43M38jcbk
uLyYHgZe58d/Vs4wcHBDZ+sq0JFS+/+GLMCS5NtnBC5TDMh0cubI0350won0HclJ80Fht1QLLlGP
gLrjk1jge1WlNPao/bU/trMx23wz3Kb6iter6beuTw2QaEwS8z+5FYOMe4s53u0tAY5QUdZ6HZH9
Wx0abNc9bdisHMwX68iIXRCdWCfNI95HA70TFct2Xd7vQNM3dNqT15ae1u/08mTNl8DefPSjsuLZ
GrFdV+zSbtqhohhFRlPcQWt2oE2n2fnQg3dNlFcaMEC8AwzrRw25LH6KPrkWq6VcuGU+yMYF+Ys7
UaAiZs/E8nTlsi14XdXKxiw/gE57L3Xb24zofZuFXYwESebnA7AfWH9ORpIc6v+MJ54+j33/1JQ0
ijaUOVjyKAV4seaJVrn0X5flfSA1c6HgiHNKnTLKHhbJLMDFf5XgFx+qEcQ3uA0e39DQaZrxnrdP
lcPmiyXSP/hqaHfV1ic3QH+yigNwvfhULoKtyHCKzN8/0VeMvfOqaDegTI7PcpRtXfyrBK3/23Wc
Dg0eXmo1CoxOg8J9XQ1NsHZCJjIYu0IHvW5n8He3a57dqz08QBzMDBO3Ru4kQIsjvWTlh6DuV3kK
e5IGGBn98Z9svq1xQSuywBKccFCU4elTxbK6DpYejHWmzOwYrebljlbG3MVUUgeXYDsaMEhp5yMR
L+Aie2c80MbCx8DqizI5d6xFJwNyX1JlLRQ1JAeWCwdDVprRSkOIm3PY4G37/hiRnqKCL8HxwxSZ
YVM3SJoze/mMbFUdueTcQQp2qeqgpOM2cJB9Tuu4kib2N8UFM1TGiVQV3D2wDSxwK6+kEGoDB3rQ
VqL74ZoytXWEnJ0l4wnuURknvwazID6w0Fq+7gzM9C6DrrxXRLnvkSR2L89bx4ae4sA6W657kkcj
FhZqgfQij30WNTEpHYJ6g5HYIL746wvQ1pRTMKBm0PzxAu0hgVnEZIRvU4/o2I41mLDJJhPdYJVY
8t9VhChJY6H4OEcm6K9loxAQV9am6PXQdn4RTEtXRILCamj/xBoVDKWpdGXFUGYqBtdkFSP62CWH
qL+YgZ0iRkTZgn4V/WhAqpScZ30PvM/mRYjCOtojL7ZEigy5oKoyAKJOxe2qR5hli234yGdO4qpi
T08JyF+ZCPVv/790+jOgkbhryBJaxHMaXW2lWl2eR9EKovGM3rHoQ3Xcob9lQAf4YcQCTkGUK5es
GcgkzE0aAcfKZyDgjC/utZuhwm6ka+efrqig5Fi4WtNwgdyR6Y0Kz7IudrbutVhrGUDEtBdBoXTJ
KxNRtHKeXraHqbjInFt5FRrKOFwbh48+T5uD78p4N1dkY7iVwjDpLg6Sm5BmAMyVcYEl36BJtcwL
6LZLqabPEVzxWnc7lTcW5CZ+Y3FK/a0rKxcWF4kSi6LeH2NjA+fQ8f83zQYrhoWn4I0yl4K8fcl9
HpHCYR+C3/TBjK3y/Ik0JCeDqiPFsqSZvYfpK7duzqOhlo6/bhb5NTw4mP0g1EtmhEqJimoGY1UT
afoFVNLEnoagoij/YlUQSojtjay9IuqQkSP3CIn/hzokUTqz5eZ6tvJmiz8m1c5XLAGNX7qeXIMp
RInSSLl8VyMqgUYGQZe29Mf1NViY+Hznw8KdBupIHx8Bd39LH0582d55J3wEQHbXeRu8s+zawbxF
j4P7cgxzryMuAw9854Sjmukg//BYeKXvnxhfV0apxRi7V+3m4UIfD99r0uX1IuQHrhmrBBhwN7+Y
k6MB8AZdheW7Mf3612+5r9KFs61jNXScyQchX6NGf3UrjZvDVed+5xvGlwnU+qKHFALyQJByLwBS
1LKKwRXgJRyjBb9P+C0mcpfjB9wy6rkHwQ86mCrV0JK2d03OU7NcgMd002Ueyr+ulXhIkCDl7zzy
S+MunayzEMtgEQgEF2CL2b8KhlOiV1YK5vAxKEPEVnyEYevQzdxmkJv80A7BOqD2Gp8cXmmbDdYE
ScyxwIqaJjYCA94Meeq8u7Yb/JE42XiNojuY6vi2S36oQ18z7UhWDbJxTycn+dLGvlgzmirFTCSo
nrux8U7UVLkKOD0ZURGzvgiGk7ZHA7c91BS3CbvQg7gilxYSOaplEOe2CE4SX4n6cD81nn0AdlGe
3kEHHYoe0ZYxg2yMPW8Ed4mDOn7uH14R+hBEFeQdYl74yIssszZ1NFGRsYpAqEhZk0BE7ZhqJEN8
TcGdkUarObed9KW0AoqBIorlmvci1F8ZvHbEguZXiMhTQvrz7npSmTZQUy6wVJbej5UEnIuXUdgO
MJuKLC6BFf82vz8QubcwM5N0SoH5H+nBb+ao8olvRFrk3hffqgK/wuJ0g4M+BNT2dbsNNFetr4iD
ZlmkNn+/xhejnxnsDVLN8MKEbXFENufUAz7RjQTEgUbilMyehZ+D9FRaaOA1bhGstRnoVBdDjPn4
No5ainOK6J6pgQn4P2l/LkD2zaMLcRsKp05cxzi+BjzP6fvCGw51Bwu6pj9odVpf2tlBygTfvqzG
fBiJsLnNOyvBTiEVbpo7o9H+LFAk6xiJBf7Qs+Ndi7OfKs8l4z1JwkKGbpT3kdPSwNe4yoGsmrHf
r7ws5bHyPccLE8OnxKVe/eKXP6nANpmuO5zOtzfUzu/tRsu2mLDWbn9T8vA9mZjNGD/r+wrYiB/p
FYAfVnhxyxo7djdWO7L8PKHRrwM7AFrkt0RZ1H5z9pxVH3vr/QCwRIZAVpFH0ZUYISaKd2QGu8sk
sbH2EGacMEuPuUWD5WTiHjOy6Yc4JExM1uNVZUjpkWje1sanIz9VXhoTfCDGUrjqzTknTvPJ/evz
7GFfWRooPU6slfsI6Rt+MbpbddNk3OiwZLsiRKH4CKsqh8dkYjFUQlJphZG2FT5v+w2ID//J4TAC
CLa8SZJtbpRTjt/kkSqpHYqsRf2SXm2YkVjRVNhHqpcKW0c7eEdLj/krKzdb+1vqRvhf4XNsX8J7
T+RGktuIgdWDeGYTQ+9J/s0MzH/nqBnkbPGD53pvmSACZGRYpNzQC1UVoDxihc41C88dglTV9u4l
Tpewr3THtzSKOKdaNbCXSJCcNlkz2jNVADvFKLJ0WU8iIWYVZj/aDRmocBzCV8xgRkvnSWkovDKL
m6SZdYr1Fr3ATKZZgxhcRc0en26UNrjbbNUg9E13BYa6VYIsDtK6zocwFMTR8FKUmAjdDFxpZ4b+
GK9sI96VieYuR8YAQeSjNDlq+f+qjI2YbB5m6SD/fAiM1RffCOcdVXeIg3GEB+Q376orT0yIfpeP
7fLHovsHzPE9mEoyUb6oJMTqsp9XdmBQM9ptWjE20K7376wMxp3Zp31lYT/oDg/nOfEz4qc1bFCq
5XmCm3Y41JQtsnV04btC13J9Y/zhXTSacif50hKNgflBdn+EJdGYb3oQ7JI4nAXESWnr9HH7EQx1
Id3LahIQKYQpdpZ4/jjOt6A9aU7pw8YLcc1dVCwvbV6Dm8i/jo+egtokpj/lgGp/kUOZnrElRFrg
BQHLe9xbfFbo/t4F+vlG/2Bu0FjeNKb2xOa3yMvsyeQMVH8wYGDCBBnSZOVGm2zGLJ73u9MwrW91
+lKsFcbKrBP+OM2BMAr/X1hE82taSY951Alybbgy98p9HR6zOTeCGck6zVbBQkXvpVAMuN5WJP5l
pemWOK7vvUhfQq6kDlCAQzGDx84lXfcq8H5LuP3nvgZ+k7VsM8c0T2EhwbttyEozaFb5O1C/ACx/
s7Wl/u0UMxSr/RQksAzd8Clv7lAF0GOxf1cRtEghdscC6bn2SBhFCJb4JiyzQg4VjQsiPWsPmAW2
JnJTDBEPHOcMn9Xj3A0q0/M9h8jwhQBBDrXLv1e0cqG1Ps7Zh9QrBlI71BIdAD8J/j2ASgqqKnFY
rKH9HS8d6utjZMSyIgxXjnPM5gWCSlEREgoReeGtq/ZMVuOw8UFGNHA0fJX2CmX4jk/BG1DoFOAF
2zt+64StjbjJOV5Du5sSswAnxSRUQtjoojynTojKHWCQojikVZqI5NpSJhHCMnEpdAlPCRutGAKa
rjgfhldigbcLo/+DmOTB+n2yLs2SvKNlDtI6+T5JlsCa3mnP68oATDHSLE6+Zciz+yrh6SqJcCvz
hgQmpv/Z3BzcESJJWhinUuOOzve3vZG7Xm62rZYDUJIMLiFg/i6BXgwPgNj081Z/CXmTGxkvXf/B
9ms88tlgvznYzfXQ7cTTNL3BikAl5oinXVxxFeuZeJwx7n+Cqg2VRyd+hP9zHS4avFHKZ9neF+qL
wRoemt5rV8I/hLeIyzxFvhdNsAE9RjO8xvgTZMYOEMLrWY1WFQD6743Vl1ur28ZxHurl76+pbowZ
qdgtjt+/m7Tzxyn3w9Av0iZdsZlYXqgahKSi9RvAWUcHzVYfv9vob60xgiaHyBgPJf8qjk5IVZBf
/WyTEcNI66w4s0gndWR/DrPimoIx1i2XexrO4TCRVEV/hI552famBnk+eiPnnWsojLaDuyCrwZO7
4QXdw2yRaeUJU44PnBkIfwGxKuhS8OCbq/V6beKVhxgmMRY7mcVR+H4ik8SHcRVJbITUH2gsscNk
O63n6VfcFs7W2AqyQ0npQUOZ1IAxCqkMCheZ1DzQ/bcXZiD7/8SmFwABqckhHn7ndnB7J4PE8Iks
5Xe5LMjOVjnr6E5rsaBBCJ+6xIBfHXiDW542mjVL5r7JcarawhYuJD11UazBqn4ZnZZ4pP5jRJzD
10yE7OgEE9gA1qkGvxrnPW+6+xfs5bMAuK6xI3meKSXKfUkS3BS1c5AZyGqsVvW5RJk5xvqiGlQR
/HoZIEE4iN87sQ2BkJEGzXCSn+7qVitLKkl2i8PrsWMf7m/w3io23fT6/90ocus8UcT/+63RJmZv
6bPzBGWKSiPHrvno6LTxFegQt1d8tfr90VyJ3ZRM9BVCz+t2Jq6l2hntQ+kVLiYDyWSpQ63Ud0jl
4G/JVcI00FkEYSCRI3W8/HeZOfpXSqp8wt65V8kCqtSM7pmj7tNCfTSbctJrKF659LN0JzS2Oiix
tYgpwuOGLKF6UO2WluuqPfgR5jHu/iBlAYCCgGKvriiXwzSZxqx9bbD5sZSFC37r+AZ1lhu+ZbHu
diqDOJXX2h8/i7EqJXX+n9kI4IvJGlFWSCYM7UicuFC8260HOEjLxv7fqCcAjICG7Ib5BHcH13q5
t1vVCptGHNE6xLvKS76Zwwovwez/YjVpcFTf7Itr0M3cMk565rlJOQ8MU827JyeljbFfB0aFxHQs
gji8clC46ho9dM/hMkdX5EJv7XfKVl96T8QV5RpAF9DyGxW5+uOhmuhOgNbuJh2mfkosRS5oxkcN
NTSgJviHVAEZ6uf8qJ0uE7F7uc+FK1k3EuSCZVFCO02PlDV1J7+xO9N0t4TJD+cpmfjrhDyaECdV
QwbGTe+5agUtmdi/2NzJqtcRnyFlRZUrA/V65vvGN07AIXRKMXZh+jc0rBKr0O2KxJ2LDgVk9SjF
6uIgtWzPwhAjV9ylknyB2iJzfsk2dxj2RU3Xy7VfDdLE48AkiPKUnEo9ib7i5WtTY+vCxm3SkGJp
54H5fb4r8jEyqPBW4LyM+bJT6DVSF7+n4mM88PLUDwFOhOuotULV3mD8nRy7d1BWS9YGbFteGieU
FsrZtM7h5FeZFZc0SfM7PjRnkzizWlPvDbm6laFRk+24gaG29d8I9eP9vew/p2G0q1HNkpEMiBKq
Y+8OWkx1/HFrX8E2AV98U+g31hqFieEFrfRh7xi049s55sr38RHuq9O7vVJ9qXmL3fgSGYsPNzYT
2PYVFAWBv+fmSmaqgrcjL9GMycUu7K9QlH2/Bt3cvsIgOpPp418hh14DyC2gCmcxcDVRqg0rE5MN
pqy/L81l+KwY9N4dSlVERTKYaBmLLX5L98jc4weFKeHGvv3s5FiT1ML7IWuJHZPQ20vEd2zZYnEj
wjn8QFFcNBHV0Y5eRreZV2+iAJ0g7fwn065p2e29mEf2Y9S5bzsyECoj/Ge807hvyG8QLF5HOt0F
09jlX8TGclCBT9jk40JjuXhShbuxoPhBZBiPIOWLL3w9+d16yV/z+lc/51JuVrKG1HmSYGfnbk3o
/0DIsF6d9pSRH83BnXids2+/UEtNX4saIi4AzXUP6gbg/G7La+YJhnwI5JRDZRlUUxQe8BsvssKb
pGSRu9Aq7rVKhmauFjVQ/nFw8lX0qDgoItYhwSn674SxzstMbvvBtFuaYDsyFQ0eOtYyCUxQKM8C
xE6OBcWh7QMzsbB1Q+sEVsZ24MjX4WsWJ07ujI7vCqfw5Chqb3ypPM3yZm0GqFLm30aEBaZRRj5S
m3SWaZjXXxOe0AaSbUgaC12ISMJ+RUSX74WKmhjCRUAYuskr1QZJG6NfGrI/kjJwZfbUcj3ayFvA
H5ZTGddeLvCpb5IMxsyZG8eD8SXZDHvA+4qOsInCE7nP2gmFted2Nh/WmTU+9XMrjYwkm1zwz2br
QM1QHNq+7kmdUki2ZgQu8SLzb9hqmaGtdYW0UCwpRrRV9xQMlZ/cINHGpac/mdExpHq8dnjxNl7C
7gezXxw2YsSON0QPeVbKG6yr/F1j0Usvj2+gdBpeliOiyTdBTMFJOT5d7sAdh7mhDlOCCm4zimvN
x1xlGANVJJSiU/0FB3RPYhPgatR7kIX43MmPkBUU462c1eM76a1+vqDk6+ZMxaU5CIeTKy984wvN
mpc7fr25eik44bIdxxJOwurSYUvAZUPWRG8fq6ab4yEL5wNkH2IYEsggwrJ1oRZ/eKzNz1eO7tbt
i68p7x709E1iw2yzYNzVRfaK8kZ/1N2Y2aaq3jiZ82p6HJlVlKtkCryA7Xrxwfxsub7yhFH4/cWp
bOhtOUzTO0ectvDLnY/sm/e29XTSuItNKH/hPPtucEfT0jg1BzYsoycMlnp9ZIhtqcxGpU/ZbGRf
x2lo9Z7BcEw55YILofoOzQ3S95vDPwHSOQ629ne1rTDS9a2Z8hSWTdJ2C1gZVVehwamxKD29RCOZ
arjJF/b6JRAMKxnrlga1iXtSCIGGj0z/hVgCGo1a9DEhM6L6eMd5INamcjzRfQtc7wDgw2UDOZTj
dzLgzLMok8tx+tKhEL1iqVaqp1hFu2/8mkNn05U8nNwFV4qGif16NFk3XxKZHzZsmT5iUH4RoVKl
dZoTA2leIu4NfKFdVRVJB1wH2FLpuvTVCsHjcONnr4G1QJSk/vBBnXuSeYlx5isfmmtUG890gO+Z
UXwQn+t00sTHsvhOyoLY090Yuz4bn4wwHOgDU/uq5wKNqgbfpSTcP0uLNO/FijIXRatRHGYD3fMC
GOitxxKcXv935mdsLTSEG4zISNCZ8VtN3kdGASowaqjSwxV5hYL0QAlOeW9roS6xp4uu/orDRvw4
lMQFyyc/0MEMATrSrvYAVT75TzFydTftOCTTeL3APZK0gUZ8oXe4/U3vdtOmt8F0Pu+GMEa8MhL3
lVSWtnUk98Wd/vD1ksDkaQZq+6jVYg4Nuyx2rbcl+9knyrHrT7Xp7HbWwa+axHnY80vyLMg7y4Aa
VwmVRvUaQc4zfLPTvDP9MnS3ei5ogqiHb/fRfs7McWIgL8DN6D7/lnzeg3wduRpTVSgO6yB1UMJ3
IK/fDtm3DiO4gFpdvyMO01ix6yWi323Un2QyDwhYbjjSPQZJqO+3gLX7jpObGJZYFeP3AikUog9T
d0daZMP6omBEdH/F1uAqQzTO0liUzBcq1X+RdlFgpCMNo3LVmevaxIomZ/etOZH3ao9Ywx2S7KE8
LyI8XLDW5EZCDBqda0oEUcIUlxA9r5cw36/ejgOCmhwSJpFI9v6w1htaxxn6kfOKpBVBattFjV7l
KWmOwIUUpJVG3UwPYSA8HM9eLYswL5u+6/aSLL5/rSULi3wuI6bLVY7V5XIEWk+NVrplpyjIAe4r
88s7ePtL7ECyiZY7wyDY0gDp71JytzBOrDNlUtjGvyu0Fd6uJ+qQRY/pz0MyZjYSbI4cD7GalkFH
mYraFuoQYgqWUU/wHkHNXMUSnt3HIm0+M7hqD6Er2yzb63ZkKOyQhWJYZMoymqrPOQMc9ST3/gZe
0wP+wdTZKqCisEU4umK1jz0hYSgC6FfO1GIX8ET84i6k594INnXLHilFfEnDGubvgozDlSImr7+9
wVEed1ZKSEIO+FSu11l1MLn6SRYRP+8HHIE5YtREfe0+Q2u+l7mV0JstOToVNSZQl4T6T3IhDSyV
0HD+zlxZkAU3IjOBd4YMh/j2Wtxw7mnay2VM+2SO6PSI3SJlT/gpcF67iGsR7imhWZQNgPP89I/8
U2NkBGWkxzdEJxvVMWHAzA0twViB9ay4YMSPxyrc+q5BhtWXj9qbx7Uo7NJ8TYi/akL27SDzdtVO
1Vd599T1uTUYgO6S6Yip8owZQtUHE+hmeBY1iwT9MRd7mn9ryKyVge+MIcogSaUn9gZ8HaekTAuz
221M3QJSy64jcwdrhRXoBkVF55mijabcTHHOpdotOnCUyJ2DXuoVZ8BOTvfJ9MZR3Gkr0j92iSY5
+gfQExt9/eXI/2u3IKmLWM+lne+0X1pUmr0W6BAaEHJ4+AKTy85Y3hY72iV2nK4w6r04bgCQsQvh
LQ3MdwIedx1GEZBwcdj1B1USrvWOpGyX6NWncS/pDoht3cpYeibf6VCEbApfUkVlMEcCEC4K2H4d
QMeRkn0bAL6MTi/3eqWfBRBDKjOsTLxm5T7iLIXch+zGqdsvOZ1E5j5NTjEncoFlvX/dZY+uc6i9
NqwJFhI9qluzScL0Q5uZDxazptE+MqdXtMFtiqWJL9GDun0S9m678zh0ObhlXDY+gmStiirhnBHc
Olqv0uCK9gKWVGQRyy31b5iUfKo4jhXMOtSC7Akt5Obzeys8bne1F4a+/la9nCNNHUwPZCYD5mI4
bwXgV7Ltn5QtVvHkqWquKrNPFN0SsQ5+It7lSjAPCSM4FcJbPtxTo7SexiEGd9rXswN7Vsp50N8F
1zciR5mXdleHXYG6XuutVfy1A4Njn/JfR3GOfYChgZEL8Kx87L1SrJykGhh6bldcgk94k0vzWshy
tZLLyinLir9OqMt0yKrU8SW1WB/rKaWNhqdzay9jaPz7er6OmYWNLBzS1FxtFlgfRCwiO5siypzL
/vqtOIHuwGY+aZEwM6GomYCW65OzDRvraPfIOrxzWrwbfHt6W3B3TeoFsSFZbjugF3tYeDo814iE
jJLOt3NoEW0VmD7/S05ibW3qyZacTd1RymMrJmr+3bVz2WyP0dN+0GKe642uAzAziUwtK0hdWoNl
7CUv6fLtV9fBSRUrV3uLuWlvwKfdwAK9DMqpvLXoG+AdZSEfk0AfmsswhZC72NSUO7C7Maqiq8Mv
XpvE0yeO39QLQ3fIety+UEXkv5QIql2pdScjAlnG38IqGEhh1V3IKnuODLbHK2XzZI/dretSn5F/
5CYqDgUKUDM5wGghEoOJniySZhfTLFTw1kbOLTkoezt9NXJz5NSH1mwPWnsPFnArjITTsaQOwJ4p
OI51FMKRDwBplULWOKqnWlRSzOoWGjacPEUb72BYDctEn4sfjkxjixtL4dC2DH22YI49fQ4CohVl
jcM0AOYfdPZjroyqP3Jc/u0DXyGN5rFle+jL5js9fuCNhI1PoRfR/658oCLG/uecPPJUFF892d/Z
r7/m1ouL+gZw1cFBX8VYJHWEV2c3AFKbiwmhEXMud8c0SqLYFlR2b+yk2H4S6JEUrd3MVK1iqf3b
E0naEYz6EHUmndZEWmOhA0zKAZTa+N6R2b686IByERIPDi0JgIDk5kh4Uq+7+ujAjFA30rq1BjXE
niCacI7TionHOef/xKXyPp0hdH+6AezYYrSfGcR3AIspp/lFk2ztEgP6oR/fpvrctiaMSkVD6CiZ
hSQa4dfmbH1myASPfue7YFVINJrcefiskokdsJf6BPsNcpt5su6o8lGQvZH+OKanh0LOzQfJLdbr
5r35fwwCyWipi3JsznzC0yI4h80UQwZMmk1k0Xtq471NC5hZvqPR4OPqy7Tsw6twMFbcsuHdrq9/
bcYFCpVQuaDJLf6FP9hSLq55g19Quf8ALEPT/EgLU8K0bISufBHjf5UJN5LOxiiU9k/GigeGrknM
Epk9kwLC3t2ypF6FfyTcFEvTC5g7y7eVtcOgJnhHmqLduldBkq4fmzezFwv4Dju85MBjcVT9+4vy
nesKZ8eGGKNEmq+7peVbjMpuGDFCVE6WccLAR/YYhOTVMyhsgQd8fW/NYXVus1S+M5T3XfdIJv36
JpX0xKJaOJyKBcZ9xs4CACfXZgV/Kyea+wE5bW00a+TouqIHzhinRQYGnmNzZsqwPQI+IvPqDEUK
gA72tmQKCUnsJ4Hq6OgjMH76p4N2fB216v0Wgukxz0utyD/PMjS1vHn6y+88qhOIvD/NQe4F3LQk
1YzJG+JqMK9sItF/7tu5H6DdOJ6apjHAFE1WN1we2StkAIRXmg/isJIEL4C2xXucHYfK0gUpwYBi
ZkmE4SoW1F7lR6XLUcUGI1CY6EM/FevKSalIBahc/IQTTSgaKS/99N14im5eW+O7penadVBGcZC7
XV7oLip+aCdSTMvIsW1ExPLnldUFZeBI1rFlx9jdab0WeXr5BAAhzBkUYZVjBoMM1ZZ3axXP1Tuf
8Mh3U7PyFfbw7gl/J9+Xa9ftFdo2qaUFdVr0bsNouXs/skKIc5Ry5XCyCvUQTTHH3PdtNPt+Qqbp
4qQ3Wkm/EuOpvOOi8ziQ5rfN0wlsKlY5JGvcp+fiJgqb3c0pDhjZpbXEc4JrYbanjRlKU52aP0zy
ndeI5N72obZvkuKZuh2UjjQtdvLUeCyIONtEJS4XKATVZCO8uqvmhZ48BFLmIO6VhMhIGyXi464M
6C/Ay4UycfpksK0UXKpcXhPHslWR2DH0b3rQ9hbN0NIdZEo24MzoZnVNBJBVd6x75iL12g1urVZ0
kIi30t38j4GPcxNy3Gr2h0sfV6zDm8a18fzRyrUOYn3oWtZZu9V7l3/W9t7fVvRn0RtFAY5GQOwn
cE7kqWhNBReiUNmVZdtD131Wp+A+QFbXZzJeSUGZfEPVOuicka/UCdMQctkvyqCDeiScqYWTDU3K
zYdQIJr4xJa6CK4I3WQnkWyBSBnL+UoDEvvEYxbeGDds5ANYhyYHS2oE/uFOdK1AzNQvxQ/32u3C
dCZuH5t6rNe7hcenE+QaK5qBWW7NKSOB2eB1/hksGnt5XgmExd+/2Y93sURWR9+5uBl7dnT1Ao3A
tfmqYQ1WFGknlO9Mjm+nhCSAwhzpQx+cOPR+5OSDwTgNVHlk7gpvIMyJ79bsqXp5JFIGg5FS6YFc
lGOPlEo97OlKXMNxxmX3Z7bvBLYqP0AGJrY5/H0LAvacRUeZNcdqUzOzdjN19I5r3S2rGn5d9TcV
FBY1jTl+S3xLtJW4S/UDjnUdX6VDaOqUkMFOEmucoJiHWDA21QGFakCToYPvsBO51GLtFLl+9qFA
4TubBBn5XwUgugAyKCwgLqH1zADTTZroOg/32oXiDX6CCXjRTYiEBIUpPOsJlkDIldkWI28SJaqT
oYmEHCiivW5oKvNxqVIg9QBSTBXBFm5qydyihqt5+2ZwVOSRTDtelK8DBk+5uKiXOo/X7jJ3wi0C
ytq26JIbyxR80v4y+Kaog5YmsSaa27+XJj0+o3BtpzvORg2pHPmaKRdMuf2ckQVGmG1l7xN2xVC6
chXQdZcd8eOQW07E3UrPa+YRuNaPFyETb54HsbSkQxuLE0zCkyym2E3imncCfcbOGLm5HzHDNcTE
XemOiDzvYdGTXMvG0k72iWvQISNRCLkaopbWmR+Jx5Y06Fp4T/ylT3gCCoiH2L15gEqDiuVGePLH
/gjKqXQ/YXqI+H+67WU1H5vTYZJwQ7bUCBYcwqiJVF3EWZ9kEhSA4u0ROzdtodmPk/WpfNiTSZ/Y
bOiVDPmYEKqxrfVbMR+eC5pDSbJMTjJM8m9x7wUS4ryRw0LjvokCj4pUMuwrATaN5RGhvED7PFyZ
4paWQJv0vL6TNf4CuDY1KOa8loQptn48A0eCHZOLE7pDY8hNshzCTVhQFe+2kl/EMyY6CD7bv95O
yj+aTJpVVD2jq7HktPcSJe3EfvY5ahH71zsxE+YlKOHr0GLEaIuflFJmCoAmRiujjd72pYe5Fn2G
eA5NkBlNyVCv/AwyX8HFPlTznhCIpIpSeqVVZGksoDnrTfy7eMTZxeey81ydVDnBms9czIjgyQMG
wPWof2KAQfg03DOUqRFmsc4k431s+Rn7rA6DMqLMYeyU4wFKRZNjcKFmDmmoUdUV+ONCa+fHhE+W
bXaZKobp6U+aETyiM3e5Tnjgyht+8h5s7kncYmEpPYJlxz2uULrzk0IU7OXc2cXc/xgJSusILpar
MUvQLFxIAtL7ZVGpWMbcdx8n0o5bNhNsJac2s5TQyNTai3rYVy0KiENvCJlBe/1a4VyLlvdlHPeW
FWTjxd4OmBCkjphIfuJbxkzaLy+SmreLiGm9GGb7Xk/rfN4zcRsqA5WKDefy1mvdbG/QoeTRfDyK
yO31WhOyuWvR+V3n1jC7m8gfizrlz8zfgNyP/s8V3FkPkjG4ruvOuygrDGCnzPgGeVIjH/X1Jojw
YSwa3UKZAeOvIwYt8U1JrJj3UeqKbWcy7JcDK10AgXyhXzV5lDoi2MelDm0m5xKjzFJfnWJFu5Xc
uQCGtQ9HRKszNx4MzMFsCAWkX4YZsbzHNYYPRZlRAV1GYQ0paCEyjXKu2KK5A4PDx4gb1E2CsIGd
KOx/vZKYOgtbQodYigw6UOEDwaCN9o7hpqSdxkdCJGelKqIyvS9unxqZguplbDQ7nRnzxef3V+ht
mJIhWkagWH/CQGRvTxhZ0A4PP9gyrRlQKv+nuRutb4ulcnadn7RXdb4buy8nCHhvHtgJQWslGA3s
VJMTChhOs8OyhptqAH61C0VK81pQBYo6gpL8TqDKGePNYBHTxxis8y+fVevLdfgm8F8mBqBzSo6z
TIe+FvIdgmsMku4fds5K+FUKySacSN7TTUJ84EqYM+3H0GugKc64v7Ro5WTwyRC3qLVhmck3SG2Y
Trc0Ca54ile+7DzbMwyv+L27t6FofTR6ayIpFiUycxiYu9VZohVNaIU1KB7+3f4BvrdMzOYzNYBo
UpfLRAvZ51UiA68yQ4FOgF0UVx40+Xd+uwO2Y5ggs1uqerzalGDKCs0DQlWeUDUDnIRIvx8GyRzk
0dDvgz29B85l3/dkgAekCUFYQfqt8HGC/ROAXKYzPpbd4PsgP7+1UUN4ANnKeH+jQ8j0kyZMSYU0
eg7D1JoUNtI1JkhMi33zrdzqJJufDWFAjlq/+cBUATjCfWfcpFyDZ5KW8ezwG7coPKeashAhTRcE
oooBv2maVcruhP3p4barZ/xjXx6qbT0vl//Z0DEAST6+tHifRc1IE34MpihvQY30TPQjlU4x5PQe
z6aAH16f3KkP5JaHmrzTDM4GympxG6mw/q/J71EBq4F4A8+5NmETs1Fi5NxYuGbrBWFiDKwlD+bV
H2k00SC5gjazl133zggutDFJIeNW1OBsoH3GWfD20bGELGKhIoK1BmEAmbUADABKqvmJuX5uju6C
flXDn5zRGNvmUGQ6sjhLFKGc35TuoICn559YflNJzY6BE+OY547FslLbIVxnSXZeNXKALW1TXMzt
hr7Q1cM+bDmzbwkB0vToAZlbV1fmxHUTDoHqeq0ONLpuRfqq0FiKPBm0F+BK/uQdpoJ/gDkhFMQy
m2utx1hhJs8UlGhpKLRY7bvogYJXFP1OzQYpo3gAOljkJRqWrEajlKapdi5ov/WsJFwNOXegZEKk
TFqKFd2ojdKr3tz8qYHkWZGP9RtxXUuWGXTOBDA71eyZAknDRhVYgphqYQK7JwijqUKmBdRv9KMm
hRLAleLGtLGRBrLCBrSRoEpjiHB4FY8GntIsR1kLmLKV3u/tkGRS4ZfVfjX173hIjxFaGbMOh7pZ
BUv9/d7il2SabZRsS6WzY8DkaQnf2sCSvdXWqW3mNJW7JTdbyVkvgnwQPlq3xeecQVs6z9oR/+hS
htHmz5IWfMbsMyMVfQ1oRlomC63jM/BNXL014Gmyw/6p6YbptNKjkpFExt/IIVo2zSXObX5ny0SS
30U74LAraTPgV1+YNF1P4/RHCnz7NScSikBI1w3wDSkZn2EgBTeY6Rw7KPsB9hAoHPOWuuC6HqSq
Vrokg8dvh38xaisOw1bDLaAR4mMrebiWS/4lOAsqcD75r/dmMp8rh2dtF/NF10fjsurXU3DuTbXj
HxOqPT+yOb/g6hPteVf2rXCD8RanjaGlUzQVj7oCKyJgz3Q7A8aAIYc9omMmqz7nDHnZQjHYCxyZ
rqDA+SrwUx7Mjgsto0RgkPoR/D7o1cZ1XlvQ0/IO7rAVSp5MuJ0uePtuRvp2EhcZCqO9THHYAMBr
r3tJXG5tiJhkEYMOSeN/CEvJD3Q8UmIJZH/OyFhh2L2PY/xtox7QZeUBC8otmVRhGFFrsLERPY0k
Y9LQ484KVUiObkfSQwL5A2SfvCy9RzuJNbe37w2Kmj2wvvU6+Z2vdJtcRf1NqsLNDHzvjv+Qec9A
Z0uu6VtLeryy/toX80wFlFCkSlbkNzSB31yZRkorVjBcJql1x/Y+CSacv+aSB0/aUivlYQtcO/VV
fR7H5YBcT/ChYFsVFaxkYfuWRRiu1O1i6Zb+0NIfDZE+BfNptfdw+cHEDBlMXHh2ALK1ohVQctsV
EizSmEzy2nA9jkS5QNnObO84yYYQ7fZxJDb5XdFF3xSZDBmyUbR/DZ7rAxnxZsAvBSko9G10+T0X
x7K3PetuDJ+UxlBVdJk5/yBrTq8xb4RO7PxT8hdREn7aGHYbLWI42ACbzoAUTPXrgS6KSFgKKAQ0
RCvBUd21qIWv2XsbpD2b7R8NpRTrV5FtokyASlaFzrm53tqSMAcz1uGptL00BlM8wfgK31bgNKBq
RhehXns7/jo8d75MMZ9f97IQ1IIjFWOOvRqTHWehzWR5LjyBXTN+7H+Oj94/rBY6rNHESQELV066
3fz1UuMvopEoZxmVLTYvzSyMil7zRPg+1wpjw86NxrOxSop3tUKEXRXltBGgfqUHncatsl/kmSn6
uBsrbrf6HR/w3krntYkXdmyVgs8RzClCMR62EVXw+0+X3f9OS0vJqpyQ5WGS24SHGlRNcgrKEY51
oOKo7yEeojbcOVx3xkZyoncCBJhn8UeqRDeEiPqiVC11/6mXxXaEtFM9MS6zRVtlJ6AXuMuDl9tk
wFl8Pn99sYMKgPC1OOdsy5+nSddDlchTNjnE10baBt9oWTbplQiyJolDgi1xPPWqGh/phaXSkZ4k
OYSvSerLXA+wmNsc3abvF8fnPI4lCfnyPbs3ZDnz1xsTiei409oGpH3UVHshmGLsUzjwz6whUqNK
NJrJIlDscHORTlfWT/z/uxcLoufc58N11a2L+PoYZ7VP19rLMvg0ZxHtcRIeUOwW7HP34Z+FqnBb
vUztrObeOtr0AwqzgTHoMVg13i4MnUmc9AXLdlVRPlFOWQ4GQ+dMmVWML7lcHvJ2YNd+EVTO5Tqw
TLrhtlGplzPx6oM/fQOluPFdtzruaPfqSnOSH/3tP+DUhnqXVlHEwqNzyBl5tf+uvXNQHsGdDSmU
YFcMVq3Pyqp+c/6F9sFVh7WQS2vEWN9WZ7RNqFdqbv77DsyOR3ZOFkihmrlhV7G4tX48aKqSnCRk
EbszbZJjbMJrU33LFOiRYc3GQxeSFx/VAvwcx6B60QZYWqvcyM/wJxp0tEW/ewDm5iUveBtQF4zc
NXwsaLAIAn4KOghrPCsIkyaeCnf5A82Sw9LGR3mZpCX1knRD6nox9o463satJE1QFKo4Bb52K93A
FS8IRif17q3Si+DsO4QaDelt/laa+h2cHLYuyP5u54RnnP8Ck2LqfE5X2qn3gFSE146tZjxC/vUt
129Hc+kdl+Lnj8zsdXXS0BwL6MkXccBPpa2uL2HBSN5Mv4zMUUbLzXtLFPeyaRhTzriiIQnQIFIS
rPRh81ZQU/OhGvSKO3M+OU4IGH5PTkgJMP7ci/1qCqf4VHIxUMCuYI3A9m/hODB5rWii/xPF06jr
9cf6fKnrHhuOHY86461KGTHICq0f+UZp80cQSwOJB0uyeHKFSgWNCrRkxl9F5818tGdsvHmPlLYS
QdhJ3NbugHd0W5iXHPpiUDPKUKqXRkAWNJpnT3r6WPje9pb4E1xPqJ64GxKChJP3LA2KnwfTtWbm
WIr53MspV5m8N2oCg4h5EX8kDUH1mV/9a8N856XItUmLVxdazQ1ArgEJNYJhI3cFPql5Zf3FDFDj
DNSsboHnIs11qj+bPn12iiJK1P5B7feHLfBJnjsMBX145XavL1U7GtV6arkcP3hMI6DILYqX00OH
kTIEFd2OzU6aFgwgkyCIwT0Qprp3KOq9o90oYLN2apnIjAIsj3RlOSoiEcpD81jlyllRjatikOa9
AksBvZTt5AWsWP4wvkyzb/rtykphSuSNU3Qg+4yZAXp2ycC1Sza5UWn44EiIDPGeplSuvoNHG92T
U5zF8UA4/1gypTCLCcX/CjUM65ZucvuPXWhkDelg3UuEaVAK/u5G2Gx6/mMsoOthCq7G8yU1BObY
R5uDlJy1qijiODgDpb6yngbis21aHFTYG42uSuNTlA7dNi45KqDlXtIfiuid/W3rS4M1HI3P7ZYO
9K3dLS0oONucuKXRehhGhNZwJOlTNmxXZVlZlOFA/Qm87NqeByXGFdwKyWXO/IVSQuXYt273uI40
h4I7ixEVew1jnYbtQtytXvhN5EMD/AM7Vp6qWZF0MIfres2pUFPJxGHGBg4klrdoKqhcQmCXJrKW
RukX83KNYiPCFtZDKww9tblNazTOZBVtumE8pnFhcOhaxGkZjzV9mHKEJ6CsLDcLJaHlPN5mkP97
uEo9/1hgqE7hjQN/WwSM7jYs5T+z9wE2/T5WSRphGvvZej4wcF+ol9YVf+aG77K/hZ1zOF1/mfz3
7YEr1bA52yBdFS4YBm5CMXb6kHVS68MgiUHCRJO19ZrjrJ/PRqjwImj8qcIRnLZBxSv52fFeIX6q
XORX9tlCVJHy9dSqV2okwHDDZYKMzfc8n2TRo5IlDNpHfCVZP1/NHbD8ouf5ieCnwYTAyNecNVZy
V6F6OqyFZhPnRc/jA82kC8ixYzhFddQGItRiLDQkCYrGvVYlTxfUxqne4Me9d6tXryDZwktMYDoa
IS4NvCke0aE4xXhqIKWswpTb4C0O+O87nptbQfM7vxYgn1O6fnfg5XmlapuWDxpoD/pM1fKzhxKz
eWAr9b1tSG91jcR9JIAj7/+Nltr8wTJ9wcyelbwg1bAZxc7nWMf48U827mBbjdf4sv3r/xeucuu6
E5SckFXOcV7L1wYgWCb9uEz6qHSgqYr3zaYhFDB8Frk1wjNRYA5LOAiFt2Dm5f2Yf8liOflKOOaJ
ncgGttwOstgqa1TxUvZO0/TMxFGdSU3dUt85jkDrFXG5VGwEUYH/fLGl4OETIbzLTpXxtPPsfxiO
6NI3iNHMLyrm6Vh0EUfII8mMhBCdLsIKq6qwO0qJkl8wjYNtnRF2hJdyYcynwJSE9TmLqqIGMb91
Uezugy6ZpNbTVJkbYRSIfIewUXlI9LE+IebVQ+5RvNEM+YQMvCm3QkyfblV7n4+3V/w26YKcm5dI
kfKlF62VxDxNIeVInnC6ti5i1U4UoTJgKi2uXPPjDWZhRCCMcnNfwRrbkhesatxPAy1hzEh+jFn0
CiEZMDkfA7fmvH+T34UnfzQ0PJy9GSbcnh0S3Zh84mWdLTGn7holw232coV+TXOLKbkpHOKxtkFD
9uuDsfhyc94euJoU+hfAUwfWRxK2BFzJa3qrlMeN/j27Pz27Rk6pIMxD8AppiBaTO5uBcTEnCFAX
qvu71L+J/hMraRLOVE1BDcmmMwvr5L/lXAA4lotHEseGADSFEPZnGS6lH3/4zqu5Qq3lQazCmb/8
8wijqbsIGVvvKbEw6MsBHuec35Jym7rc4jqXqdI9B1QRvMKUbrFwCTQbjnWsgFh9LE2dEEcCXigR
G/2ObvgdTn0RqkR73z/q7Dcj+WLTffuin2z00PD2M9q1Mu/JxztWJvhYi42LUI+/W5Fzu5+3p2zc
FGPo2Ph+ZY4IHJCo8Z2ZC4ndZtDR+TeIgZt1hbS0kSq3NJOtqOqXU559ViELpW0/LMUq31eQqb4z
naUiEvURhJ4RcCPrsl1A3XZu17qBC1XogwpH8VgsaDlInTh0ggwA+ntLAulPNilFg/JpR4Rt2X7b
CnLQMzmhrBeW5ekKKG7teLHK+IMrsOrYgbnKltXc4eHMKtYHzYvSwZBxkufcmVwVyXiDVXD4N52+
i5c9B778WopQoQM4u6GFvWIZxb5pC2cuXNc509c6qYqMtCCq06sR+A4l6iCj8N+fKA4USjIWaIIr
tBjGh6K1XIunACslJQNorYDvXz/514sOaCUD+urepFBKDVlaXEGfnk/8xcVo6mv4U/PqOzBQoeIE
OyrMtLLzK8j1V+8UijOzDk/nXILSy0uVWn50hUCFH9MC90MgOGqpEXciBLMrqgAA9/Cl5gPLGsy/
6yU2PrBjnIemyaPrDS2WSaTKu3K7jbazo5QbOOUpaqTycEs4WSLRHU+JHlEZJhDDQZ43KIBD8F/j
xPQuSKQ55MCINIngAf+uY8O3sqP4/YQP33j0KUQFoAfLnlGJCzE1I1xoynGQQPI1SKiBJkQ13y4r
OnoavQVcu7llDdk/QGJvCPP6RQzfXlix8M98LO0EVGL3giJ5jDUil8B/pbTBEodsS3Sp+xTx73uo
W3A3gchdz1aSryrVLdpzWO+3PJy8hr8E+z0DbX/6tHNj46TNRIKOpMwvqBN+IqSEunAEUCNxJvEX
oUSGv5iEvXWCh2lXQ/06DuuFeH1h5v8bZDXCyS8atFuc1Y/CP8EeWFnDIkfBSCeknLI4d4ULuqWU
CXomKn/PvuacLaJHDmGq5HNCpFZV44bfgHljpBkivlMrY5UpxMmeoUgxet9tpaAhQzyDhhjSpDb5
7sXXvGI8OLTmSFEJOe2uprvheuGRugiNCGf2nrJq1X+1wXsxrkPSDuXM82pbX9DVmUwTPYwjNcHM
FoolteaLbsiLVdCfdSpw4/zUuzwbag1tP+GcYB4EFEBaBan+FI0SZJ/zDZLJmie2cuXjIXiFC6L1
FO97h1eBpNjGOhBTtO4A3XhKnGNMuPOGbvow9G3kZ23S8vCqCIgmNMvXV6tfRfKSEqLFFx1J8V/3
38WfEIxTk+o9QrgVwj91HiABp8fA9CYIpHvmRP+kHqQOtbDdcTVUlBcoq2dvGLnYLczbCqFJ+sd5
ysE85Vwab0VdSwmE/usFnsWs6VLqDJKiQ1Dn25vOA27iRZ6nUy5IroHKJ/sV3GlfnSEEBn+plG4f
3nyf2ELZkA08inD4K5SQKqXC3wNeN6Cqgv1Ody3EnYgnhCIu5AiDvdiW2PZbrUu9I/k35fQqPBg5
TpPsLxCrtqEIY2cfVPv18Y1TXHXn7HhwddK0jm8XEd4wYZLKDvnZikBE2oqZ5FpV1uhiuJQz3JEI
wgxC0xoAq8VQRU0SYffF31Y7pQTvA5gHn2iRgcIy4pBkAI52TnI1v65QY8waFormYXi0wlMrJSar
U7zmSLRoAvhxqsWCic3rJzsagXY/h+gF0I5wi2LL7iK92qu3lpheesm/6sFR72nQojqaH0rQs2X3
UBvBs/i0VZlc/D6tmLvTnTgOiWLYRlbFVOISPqQTZxaBcPX7ycb7iftp4itQGQwa/Y272Kcu1BDL
0JUqEyiSCKQsV3RA/tALtqvCXnr2tVDRtBxUlcFkK9pvRp2YzhYaOWRf2AQ8ki1JDLW6RH27DdJy
5Dq+KPAagbUwHq3A4OOt27PJJ8Iqabhx3x+w0esZg8mPdUGwAEIBviI/DY00wqpQBxUn2VuNl7Jb
i1pjsBBYMgHOjkn4Qpxk7emyBNSSR32Q5DvYOa29OrrCDPQ4UxaAhc7oob8+Dz8xFU2z+caqkLCB
RQAUxb4wuCUBdHAN+x8UuwTYWAnBvbz0WA6Yq6buuHM942Zkdg+P80ndyPE8bZEvDplXG61OFNjU
GEnMTzANnzZcQKTwgeB9dcOg7267PxCK+lBef3gfR1MBVlaJ/H+NQhrwbiszTgcxB3baOLAlzDGd
gsjqjeEUSkK6Q8CrdQRUUlHOZ0nnbkSgIEbfnaH1Nl+iH+r9mSQfKaAesrWXpba4F05W1gIaAKjw
PSVY2Ljnw6rTHn73eTLfvy5xw1iOy07xngsbVMVs/38ToVdAd8PxWdzlyYRaV5KJnO0M+eDfYRhG
y8oa10/JUEinQFQ3wDGzjCt4F7xSHTaGKMTLdH4hqDviU7G2CJo35LlZWCCYUVmQkmPyY6L2+41O
q7EV2Hz+KBCn7fAMiABHrseFZahUMG1TCaRf5Rs3+QAxAt1XFVk5wdolXfP0xC1fxi9t0IghhLJl
xBil4sfDyFJ26cJKG8Bv65I/FC49NQZDgFtxUAH6BnXY/KumB0QIxC1YUhaAuD0DJEUj2fPzcZ6a
Fc3/S0N8+lO1FsvrKALLFwpCGDUfe8FGRuNzuXNVL8ZdY0KyfxGPpObJQIJBwTamaSp4lZYZM3bV
ntHASgFPwYoh1k651byH31VIqJYpNAvyz35LaJuDSDx+T0EzGeZ2smTmpU5qLVQEFZ1o+H1qLKX+
3e7F6KtqIejbYFTImSJ7rO43+muNiuntI8SDXn+OvQPgqWsiHX3TLelhWFommdLCmLJ2MR9Oq8yz
cAYVIvhiIKcFw8K8UCCxYCu3udIyM429/3KNYqeblBmGQy+fefNRbaydE0xyhn3y9I6whQO/BQTR
+9JMUByL8yinqoGvG9VhjdQWa5l6itmOExEccKAD9tA2eLXvc7yGxl8vAgDuhxcpYKsGHC3RL0rl
KgT7xViUuPKoPnJO+SDQwvjMa5N7DmdPRXqZfVetyK7ZTIc5DorgxbxEYv2zRcGED8t+ZR6Kkyx+
Ro+seP3ZJf6OUaAVaFMy2TR0iedHL+awFNT25RRY6JH4kRPSd58Msfm6b595LhZFLNKUDv9pZrI1
F2NHNR3STF9S7ZzDJ+ewco6m8STYYC6A/gzvnZH9vFYOMirne8TMWjbSYWZNS7Wvz47Xq7c6DDBJ
9O3Q9cXz1h9SI7MEy6OBxC3lCH69fM0N8T2hR3JUeLKCy80a9A0CVLCpokewFhBJ+RhExL6SpdCE
ZnamtqcNxXZRHjTXFxoHwNRFj9g5IVKpYMXr88LtfMjsqnBBughcguO8EpTSwQ4b+/seAvX+nRgJ
eeQuXIF42snUaqS8sYcrb861BdzlzQAj4Z51VaDf5XHiRPK35KqaK8wiNePhgGsHkzD2mU3TbjED
o/UGuIJ35z50c0m6Nyq2VpfdEECC3wyLKxDgdVojmI9djrwhdQ/UpTiEjeABB5EmLZgrG+SwxBXJ
TpNgvNRTFpo8BJAsKXknjsENJikO1Ull6r6jNxaVVah0T62bhiKKBnrE369TZfMFnc+3fQpLhOfk
mK5PuBAqwJkpgCAroycRZpTfGhwpzIIn2AkHGsRJfXKcvTsFhcGjRcnP46uGHNxg7yb2+Y2Lftft
G6qloMp5oWpQiiT6CaFv/cso076qEXJ3y97aX/abEVKVXCQZjZ6wWFcJfIbaJ3bt00gBGTJanqGr
+Z63nmKDg5ar2y3CEJ5KxxFbuBt6hgnV4a9U6J3wSTw6TJ8s47lIC9yZCfYAJ6+55Dy2Rdo1MgBw
vk7q/vpkRXaQ2vSwdre2OUaSom3WM2KstVbhNZgrrg6ogzDYwTss+E6JdIzNVQb3I8OCgeC6Ld7V
lYf8+Rxlw5nSEIQ8X81RizPdhQ6pr3Orgw+bfahU29OLnGiq1zQMYVbD05iBR0v3u9keU4J+bYZ2
GMpcxO0L9iypJ0luvYuD8eKcx7Bh2vTK+AD5+A/sU8Le4RKqHFCp12c7DzFRoilJW78E0216KViW
/gDxN6DeeTaRtDRNAcis/5GEqqgNGRDMcTrL9bnWfDxFR9PvQXRAO4K1Upb4bGQE06A18oiATEYa
E0QpZay9AfQtsj+mxrARrAk1Be2mo9gvA30hbEiHDTGao44UHQ1MRe6bVdsdfZmq5PKtJQAzFSZW
OWG293xVmiiiGFN/72QZ9s2xropF4tSon8sHYwzWWK/pguvHizJU6prHRoN1oQJjUN0p3cX1VIs+
UUL0wfxmufg+yMXOYml1qtt63D4Dr4qRmQHNDcXCaaKWZll4L+fnv034Dpnyte5Fy0dx/yoYDiyl
qTELaYiabQxGpjYY175ecG8Np5/UuN25xBLynWsoLKEqWDXrcPQAGhDfl53SWFoS9bk/ynUrfUo6
2qZSkNTj/nqlIg2C+3BFyOpR+4ZlXHSiIC9t1yQpeu0iOeVbbeiaGJgWQ1sN7l9QB4X5EuMyk+s/
722yFnCcNh6lmA6xIHagekBsGHMyXnR7uZMN+NdH/bPtCX9MaQX5rISTZvRaLmXAGixULthZoADs
julRV4x75i/nrme3MwjJyyh2DABh/l4/sWzrNEGIEmjHiiPeWQrcEVmmX0kNTm5wdXja/xvKLz6x
UNqzZnEV+P847+/7Js7tvJW92QQ7F1wFiQ4A3bOQxWbo2bu+1zUouocMeYO7gcA71RHprZg6djVi
Jj+EgrWppybQtC+lyERNqOb0vm5qFCa0GV/Z0MnFleoWpeXIQzB4dDdjGMUPFhHUBbh0N0CRszeE
DHZtleDAxocW1gaBcdcByOVUmf3m/9wJ1RKknNg+9WwC8KMLWcKjNyRxIY50tyB7ax5hw1yHe78S
RRuGetHEhGI/2QT7mdzu96ApIguAX8OoF+zmTXqeL9N4lcO4z4dQAgxt3LLk3aFTI8cAFe0UelT7
sO1EDb1lURTSHDnmxlgASCm771afJ7FgCgr2c+7Zrf3EJyl0MRr2iPuAMvXkXVVEw/1cbddm5GGh
nfvxHDwb54bPDzfG3yqYx7GPrds1cmgdvn67oVUyREfFD6G1FgC0+pPFaZZgCyOvMM3fLbIMI0el
+8QK/jvdIOwFTtgO9VoWN+Z/vT2sa9XW4a+PlgM1m7PA1eu1CqDxUUgq9j7Sph6VZiQwhYf8I0hE
HiXkt+uQK3NlItfo1ZlLukl4fnant1tGMrzDMV8iaovR5nGUoqnqykOpCVR9ysen84fbk+nphpzS
Sp/JSsNmCj6V4kgdu+B224ELzgBvwvlPs/fG2bY1c7pnDNZMSGg75hcT4oCbQ0WCdHBYc2ca8cv5
Tup5aU+M9e1IYZnpUUFBbOI2d2Qdofg+DAK+acvkJfVsKnOJTAxzvp8cpF75Uexs1xD4W+FJNyR4
bp53CqnEneOtimAMu59/oOT6hRdFUeSNVRKV7Q8pBcC93G7ABb0litTmupFXSLCv2uADJSMtc1V/
rEKaNovxibzVVp2NHInQE9yIguiADwRiKkscVXwgl9+UK5zDrMyADUE/7eC6tVegKrm0tTlWWLys
LRzPbuj3q0YnklEh7uaivBqmXalreJiWzFPyh2VfxkvcFLRZsrxk68NyzNiky3+MtzqjGz4XsenK
SAQcbhAZVRbWdBRQ9Lo55BPR4zM5y7X8vbES++qmSaXEGaxzfFK8z9lreuz7IVyFumOt03Idy1sc
DPvf4n9q0Hsrd3hTrjSqWq8l2k1RD69Gaw7n/ZlUSD1Q6L8wFmt9L7pjgzQjYN5d90R6vK9mYBQe
SNqE5330Vv3J2GrkeubLpFH2WxlXWHVqoj+0dkvxDFWjDUxbYnTxH1CXxrLmUewZNSlgtot1ajSz
uNTeBOAr+5n5JBuYRSC+dVs8NkIlKo6ENJ2K+q5to8ih3tgi0Wb7U1JWHK8tkVHHeupqx05O/VLB
iUhUMUuPN0dOXILfg/YxIKeiR6RGix8cDiQawcdlfiVbmRuwjsbGK/0/D+6DMtJLQuUUDs4UBlz1
Z2ZsMgQ8NRo0toOJ25RzHTqLEq22tpVQq6rwRfMWriDtcEIqQuSv/JsPf+8L18rq+ju2ZldHSy0c
aX/w3z/prLYXImNe6I6zQZiQ/K88oFDRCcOzHRaBCk/91Wv8JLsFKVJXHiYhKz35Yn7SdqEkVt09
n7CJpvK7nYumQewxta+nEKY9tfQK+FDAk45uFXCIImBNaR56k7SC2yNRktksM/hhlVR//po+p/KL
U6AVokCJ+ZrDfOKwoSIf7gllekwQJ+s/687EoR2o/AakCUxcH7z42CcFAAKwItcoY0pU0YLS6hj4
T3RnqzEtcqAOrlw8JCSQiBA7aqgN3fBr5BHERxV2OHTAADAmpk3T+b+3oJ9ZCWOzaff1DH0UYSL4
h21t0cqNuXiZ6yDq+p77USR57meOEFcpJi3DJg3pojV7uJ88N/tDY2jq+9N2MB2S74ATyd0xPCW7
blyFLFU+hI0kurXAoIDN0Mwon9/ONxSd/GvUK51Gf33TV93qh7lm8HNl5AtErLizBMaVjr+38CYC
kXZGnot52fN7UT57DNXVg6B0yLa3w7Vjrsrr2cCetpUDCfgcxlFyZUjojIYdyDiiAYiw9zZGpAem
O2kE5GoltPBH6ByAupX4oe7HJVFTYqnhvq+FAT8xwS6jdz0V4tAG6zPzI8l3y7u2thW24xQ3Zy51
SRWU6BoyODTMZnapsy1FfOLe7ije2tKGhwzxNscmBNHDQ/Wcu2yZM3d8c40hCE7KzL3iKRuj0XbS
kBoSoZpz/47dVXxXTUaEXWTqLj9xd6lBntAeYzGfW8pERcve0znovpyMKcbciQdNLstWQbjdR+Js
IVxYdQ9XkmK2V9CkkSY0NSKguKrcNByLx1E/wIHIJc648dZSD+aNjHt/F3ERLvzc9xAfb7i+VJRS
X7HXWWPAPbsT0EQGFDahJlzx9IGSvu7mv31YjV9jBqle+LYGcEae2otRXoq39W0XaZX7REzDnJd6
uvE9Ro/bBngZVvjImzAA4PH64qeyUoZOLCNdrKX98x5Wgp8dmzCbmgGVhNRUQl54R6PnR0J3spxN
x43WJ0HwUZmKVZ4gqyqq2bzPDzzoGsSMC/dje0ZjGe2ki7hRCDQirtOP2bzRz1M0Z0S3NUxUj6CU
NrYRzHRVQ9P3e2o/W+uMICNSQt7IOpvo4FizEym6Pdw/4icpMi0ocLV6U35eGPWkqz7bK6JZX/Wf
kG6BUZBZqLi1GyK9NTpzaMzGwzVKmhopY4H2YZcr5ParA4KJM5SsHP308NN9NGGDX5ZO6DdSVyAo
KysbmnZS6+GWEZ4djzKHFaT8KxGKVhwAWW9kge118uEXM4JQHpqUgLzNFWQ1+5Q5etFqIaaZcK4X
N97eXTmvmwkEJ33Kyt2CgeZh3PSWemdJTUBb/bWcwRYCvEci5E7tZ6vo+vBdfoBY44XGtuE9QIAO
sYQrrETF3u1G50LJBlzaA5i/mE1snmSvs7Vj5789QdoE8Zuvp6sR9gXXqWSarfylu1rzRI9QsuQq
ne+8hECZ0rRFJVFat7v76EGMUoWuuNEaosU3+6e2SKPiEYAxUn/b63A+/vcCwNt6ijZu1f2OEv2F
39cqlOx42ZrTlvwSrh5YsOa2AwatcU8XImHcsC6LQMXWnI7MC2Jd/2s6VFSDhl2vNl2v7ciW0TxU
bTU4aSEW9ZUJRMuLnhJ8/eu0oqkMd6OB0x5CPvm0ICcTRKFzJUcg2js9IRAecrCSvSbcr5QlPwjH
869Lt/m1BDKwU4faHbKz49Igf5ISKa5SdZtC95pr+YRcdqiI45HKx8d2sGaF2Kiwk27ttZGeV7M7
1hp9CsDi+eHGUstpcXjsxy7DQolOBOscgLm9FDY0Bul90mrEDLCbFOyEnB8BxfCKZ13RdIdxwl5M
+CGqa5l2TQU/Urj+UGLelC3Amakiar3vSnm2Ohy1MaW0mVUlwWGvVSfnBBD1RdazTzS7upBYA0eA
PEGvzHEbRYaqC7xG0mxdeSidsZ2YANODnQ9Y0QJOQ6YVdR/98pI+1QgwyzrDaHWyTwwb9tOAdJK4
6t0iTPcEyoyAV82bY1DUSKMpCTlyfQ8FKR7eT5ZGTbDDbEqILmxlpbr1z2rpXYDwt1oVibjUVYh3
yKn/c8ajJ9GYMU3TFNimYNg5w8+y0JVy6fo+mQEVcyI++LofT8SXbKq8CXKkz2OzneivCqcqz7lz
9aBHuHwzoJ1z/RaFlOncOfxgbNeapRdOATTe/oUY3+7ObDHTDZ+qVAty1pYmftrm8EhTJClcqZp8
5X86RdyBQtasPWcAFkPQC+iKcDS4QfuSPJTxVzX30JV/ZrTXIeAK2AgTWdYqwQ5T2JQ+pWi9Pdfb
bt2TNMSiCweYgqBQsapOwc9atMB9XlOEDRLnSZBlhFP8eiiKtlvV8j1AHW//q+gwzbbi3B+hoFVC
L2mR0Joy462KpIWrwm7JnzCdGpP1/NIfEv5MFwLdaVI0pkgpoc1rWUqY+uXXNcsNZfwJoYTXz7rY
4KeqUqrnEgyeJqLkikfg2jfxLAtPCNVdPR1l5g9ILwheaIouN7pnxK5KkWCsnXBZbl5mZymjLAfU
VOHPAsQCDBvvfb+YDxKh9o1YqUcq8YwYPh+wTsqmIoDfVCHoce5LJ4CovDYSy8QTatd8f5S3tuNe
8+W+8bUVK3RHPaMjyfFlPTorI9o6dBDEazaZ0WdGBcXZdxlIG+Bg371E6PAIFEVVTDMu0RG49mn2
lDX5Ngdd9Ieal9Ek3h+R5k3WTbM4KhMaqnOJZ5d9nT/JxHkiVLf4OL3GJqBgHYuBYegXIPu7/xOE
Dk+0rJvMo64JEXTBLl378Heyw+VUnhEgy9wFPWjeE2ywJpBI+BCqmHEuu4WwI6OJqcevpOm82lIK
xLWQMsw5g3omh58n2Z0umqJIig1GOXmJh0qGnFA8byy40H3hSEUvGQhPQKN3AqqCMnfevgVmVHPe
aF6hC/cCETIDPFZtCa/7ZvHI+ZyuhyDecRB5xLnozL8ne0sxdDogyomPKUOK+4WdTU+HUaSg7uGn
oWbKJk3J7k1wYtbEL+2oNEiUDcD2bvwAzfKSDvnr9Eu84+zjByC6DZrG9kIis+6EXQwnzhnrx22q
TbMkhxqkQ+OIbeq2s5544VrW5c8RKIifFOA3yfdrKO8vd4nZrSrSMqW8oL4tkKCryIWZM8A0cnTC
0nAAg5QsikFhn/GUQ7lRr2Q9YfwQJG50RFfG7Cdw98PXhPaGZ7Gc5AvH1I5EnDqFqe2XMl61xygJ
r3/jAYn8ziPmggIVP+/AxlH/un/Za2yU9pwJgaXPfm77TnLKhxYn9jHW6ZtVcsYrVYbvcQ1gLk8D
wGeW+oJEAWLLHZ/xc7ZDAjQzR1v5G45MHawh12NoJ3VHe2x559BTPp6WsXp1PvZrZUBDfRnuy9Wx
Oa6caRGLcDy/3Icj5ycW0YXBYuTkmDtxnFDvFmxSqdxGrU2CCKexDjsKDU04U6e8V4jNHfcmOQY/
Wglrl/MigCWBaSQaAUegrCjSFDGJgNrDM4+ca0PkrlgwOgpDKBEmt9F3oJKSedZKwIax+Dp8SH31
L0W5vFLsh4m1xY3qFtkSwNKG8jzu7D0mPJcea+N1AFwEcFzSjJAlvoAIixz1ol8VXixWFy1M0fbS
2taz//lMQDFOLSpOn5ThVxp3+5aZZH66P2nb39GEOXtJblXNXrHfGmNAcq5qSTI4ofLx9mDEo/Hp
dkBzVGBrBe3U0a60g8AUH4sRIkk+FpllKLUBO/W3FiU4UGHJcWl4CQoNPV3MoAdpCTUaiNZqOzJ+
OYsD6HbHDXz2Pyck5YGAzIGg/cyDLuFDYdHbEeDV3lPd3k1+vNg9tbPrFXpOxupp1YQDb72mB5Hi
ilBKAspsB/kz5BOEWNcFTD5LB6/P8FDo9VbDR/ifTZ0eerM2vYBsJDNMKm6A/xqrnAkYTc1I4IyO
HvITkFiESW5NSonWtoPFvppga0x4LTvHxWvTrGfu8uV7Mi5VQom6WqIHGaZaRdE4hg+Y8Nj6H4tx
QNS9JObFCCxangu2V2thGQiCgRi+oMN/zWdGIo4pmJhCyf2I2YFE3y69yhXOgbzyt9oendxxe9aq
VXCP63CxhBfBSmJbtp3QMCfbTXRF1ieSW76B7KGVt/rsPmAYSyfzIZnll1wu8/ImejGB2/s12Q+s
8sEmaCc25F0xpHhWuVYZQ9cuA4or+os+98TfuBuX0tMZuO4gO0QOTIXNQgP15mRmXLeqgwKnsnU/
5WChszHSX40qzIvK0Wc69r0BtzjjU1hYOYnvjxUHQzODIyuFOnACQjOHbDamq4O2w/0haTjQxbnK
h15ka60IH2CPKRr6iW1nT3VPPDG/GrJH/IxzCiu4UdVpkRNQYcLiQYns3m3srVj7mwHYYRerRBIW
sp0Yg6rhOcE3wEkBX4V3cA4YfLExAkT2x427z72J7iCejGkauKZm6cGciqedXlVdmnw3gY8UDxfN
vCweTEdodoKL4cUhIkF3rBvOESDBlwtiOYlxFAPFQfVBrEpPLZ7EDADv+tjMJKFxSibiWNARWU+g
jxGs4asyUFI//TkzhLn0BfmX3YEahfwFkicDaE3yg8W/eZLnv/4be1Mnw7vWvbtuXxLN9R0w/cjD
N7AqPWx65u9nUpOQECxE0J+Iqfwn10WoFqt+VwQpbKpUCeAKkistw+5z7RyVk1NAmxm3KGbPSWyD
5FKYZvJZDAsdRsKyWSHFEpDtKVykebE2AQfh9f+FI8vjik/NLHyH0Bh3i26f+McawZL7kGzJ0kT1
Cgt5KFd/EhRBYqcBJUy1PR54g2fgAZv0OfIiWln9vySoTPfRZu0hSs8NkhnwXiBABDCSz0IBS1v9
Xo06ywRN3fUqIPmFVaQRvJVX9gIjurcA+GKCFb4cWH6d6ITL/VXubng3G5Tlg/KtisMxIdy2wycG
FGM1FUDiVvTnssJVcEc2kLKr11PQQRqmVtIZaFyYrWlNGWppdhXRBUpfT3HlokDsFv0QK7MxWgRq
8mwErXlAtzIcDFkmx6+fDaI6duHbbuYKDeg4vY/8ZdxNNYPlHhlx9PO/AL2HjnSL8QUcSjTQSQZ5
joxWpwUzTztBDnIArGCi+DOaeUzqVqmZG0iWo5/3qGK0UmFOqwdGp3sAV5IFL31o9TuvoIaytjgp
lYN+TwTCBscHSxjUyB9LTJ3TTXctBxOuTVRI59uXzCbfDNBCquZQPRnspkgE/fVv0qO0WVfs5f4n
6GkMqiU5U52R9RiaIwNzASVrrhIlIeiT6WtIexvi2oBB3XH8E6c1u8+QWquOiLo2+1jhvSsvKR8r
bqymezU8RYX1U9QayfJjLfRac4aSqjgdfx4H7fNUdcWR2UEG4XROQA940lx7/qWN+LCmfELVwVqu
vpquC7nbmBd/jsMxoBN+lN5/Z6C9hG6W/R5CoMCRu9AyHwIvTgJqn9fsh352ze3HbrsLmh2pIftN
WuLNflcuDcJZTpU7lhbR4JfujZ0aKRIeCVeJUBl5YCgu+eJKvWaKWaqnYTFMpsNaxNHXgnCq9Oud
LNJGCe4r1tB925NftIfTmTxdI3M/3P9YGfIicxFug4oi1O7EEnQdbc8YWEmttdaKvH6skM9OeNY9
aCiB2dpIpjbq3jotEPmR9z0iufSMgXro8ZQyHmacpZxMv4QYqlZhyu5uEzo26+O3gdRMUMKcuqtG
jS5AtHJEQCW9kSeTjAaTR8mFMqErj5tO6ElkamnmiZST5nHDLx4raDyH0YZP9kFLxdHkP5BWFYI/
SMM7mLON/13AaV7x7erIT6NaTWJCyCjMkBNMNd2vOw2m6Bmtu4EHDKgUGPpJBLEptXRKjX4ZWaGJ
QYRTdSXTa0fVIQTDrSvEsYY5nE1pqyy7DYmBI0v+LSaYLghAPgkS97CnJf01zBz1/popNq1mGYPn
mWqNmBUkND0NVl6C/8fBO1S3ASTps6eRJMylIicpNlHYYEhU424cmE16ulu8yCaYCK8nFmzhUOdM
tBDvVNY5qDFB/KaRODjeQbfup8nS0Jh4vHcXRnwe6fJke+vQFvb/T25GQ5WFwraRBTFwaSUuZ5kt
OYorT9IkIfu6i59NX3gdTi5zHXH6JVSK37Z6HyRoR1hT49mfchahOwrpv+tpAgt6Nmk+QkJ2CmC4
G/P/kw0cFGaOp8cx5hjdocfUMensFEjUKyIwHj5LA0zeS7bfX++6WSzhOg8cWa+0GB0XPAIR3wMt
RIuLIOb4gPQxY99C4sj3wpcKUhM0pdREDLq3LJ1BUejBnDo8uMxGcb07vC5WPRPc4SpNy4W+8kE6
PUvVrnM0Rk8GWM7Dsq0qTW8L/1pdp0qTH3RMgydm7kc7IyU3Pjrwl1MRmBAXCSzwAPSs9f+kOjKc
S2uDPQdfICgmM4hUbw+rYPYNVDSj/Xtp+vS8ipzzY2w2rqmWHBW+LKqgODyIW6Rm6SWO0UNUsEET
0zg4Nzg8axcZ8K4sbosoVjrZXKM0A9DXIi4pUqxhnaJ80SXNv5JJUj5W/0yTkBHCBqTKFZz8KlHH
E15EeGVPAoRzcIUaCh1IDjWQor1HA9+ss37RiIy2PT8BG1BnwdUamcpP+wU/b+Ez9hAshjkHD44w
QEVb8necylwX6Gs7Y9x7T6lguDf89MhZyXH+eAXjJot31xJWsVEYOsvriTXgWiul+IOICVcutz5P
ghWxTfaj0q3kqBTyzS5MGwqjGDAgiXBhgUsqVHrLbtKK4Ujlf+GSlF2a+k9z9xaohqg1C+2LMpJo
k7SduWR3OBZqRM/MAD7pOCv+8Ij0/CtjA+IGk4K2HdZKsOR++cD0KJtBU1bnxjlRYfWQHCtelx49
4sMhdzifzWE/d4awzXrJhsJQzLlFm1HH/aSmtvR5yWP59unEOjrRvrnVdXDccPrVbvfDiCo2tb2v
XjuyQe0V8XM0invB8a5gS/CseLeH9GvfbRXthDluuMrxmr7V4WyLGdOURfaWIcsSZBeljD4g/fhV
T9R9KL0qx7ZXiEVeymnCYhuF11wjyd1d080c2UpQfziKrXy0iGTo7wyIwK4BfpSCGajOr60FB8rd
h3M2vpAqtEdifYALmxv52Vo1lnxPkZMVsWIiT2ee9gviR8FQ7HeSomnc6Lp91ckwuUk1yYPN0iMn
EXZ5uIFF6R3wtU0IXmuhSWqNW4JX5x8KRHZhu4TT2JyoMfpCO6XkLimu/HoUsS6NaiwoRde6hTYs
vXl4AeRXEtv7xp8oG1V/sqGJyaNK4b48oUfZyq+edbDWjJkqUCK6QZEFMwvcECu1bytXclev5Plz
BJb9dCMBz7lxpkipKgrdfSJG9ZfYj/1t6K4jzQ8IQBVyWlgwj1PvfxWQFy7hzVpRXjkMjHMKpvhS
oKJDVQg2HhGRzuFWZ450NFyEfS/s5815NVpL+fX3neOf40fK+20zjdsFNK/zCJzh9MwErjeyRZep
c7jWNgsx/djOwCs41uxQjI+Aya4J2ZNwgqJKnuKrmstSHPJVXUs8sTK6KCjPSUZ7Tuj/W60wcOAH
jvdcc+sVcotDPsEFhnnycIcnyg6JWlwS3zWC+3f7J7iaGYzvMQSZjTsWmpJX8UVISTXrdYO0fuF/
EvuLecgOwm2TiezMUKv84JUb/Vuknbg1JLsrV47M0o2EtugLDNWhy4fSQwYVLThZY6gVbZz4Buuj
v3CEBJywC9XZp6mDUCVOvMcVZwL4QhGYDAUPxgXq1/XJ/WpuzJ60xDsj8Fi1APdWgKLhQHDNJEJZ
LonMGUDh7fIIdjpopJyW58bTA/6NBG1317EZvCi8ejEWQ0Bn2Qr2Uh87MGiBwTMYqx3Qpvtm22/p
gmtvnUDQBp2Pz2437VOTYiwrEc8y12rf68NyoZBFeMjB2E1ooMtNRTajCGtffFE4yYPuZbIVjFMu
LaaZsc5jppkkJTic1EXFqgAmtaJSqUCD61IOOkYRgT+QuYDmby+4Lb5bKUyFnhJDQDSC+GkfIvpl
reLtCRyAuDizr+3K4eON5RqMMy7+4CDHMN21eh+qDFe/zAm/yX+kehjNALPiIRMwo8HBq8x3YXV+
P+L7XKwgDpwE6PCUs83fLyHo+P921bihUkR+LORipWlM4SELYinAG1LoZ9bt4vm6EHeujXSR+6Ol
IswxMEP6rbhJqEMVeQkowWMQLYrmX+4M7kEmbMRyV/GaeIAVYF1OHaa/C4zl+6gNwzyyyBJ2Df3M
u6EMGz7zi6lc8kcBYDbpTSxSCDcAFWv/vSjrSfYiVXVrgM8nhCV283BngXZUDpZEc3QaJojKM0G5
JXD6dSoP33S/RQZHR27RDT97zk+s0QVCjO6A3ItMz1b1GhQwbEP520yHNhlqmMe82kDgKA+P7Apl
lMfz08hnEG62D6CnOQkZ5/Ub/DUoGLn0umMLOoKkA8E+qt8k3ndTKA96Y/oRALKsxnZWvLHYw7xR
UDU+dx+528bkDw5S6P/yCHR4Eq5Re6WBh8f6chxFSBmRuHuoWJ9L053+kxTep/Ba4yRzQEE5HWbw
80ekllWFwscPEx6LXOUNdMk2DnDiAtdmIwy2gmSXNNX6P95GAl13tHzmo+8OQTo95wtCIBPZ+5dX
2gdsqbcgz1WjSGTl7BJkgRDaeie2LTceZWcwCikXWdnBVYQx3CuuyEPL8FCibHEmPXCf6+z/FCfv
DbWTt3gp53nYTBu/nZCbrTdD6y6ooJRPA8QqfWfSAIhkmrsYfUxpHppZA8o2DqqVqS8cAg5lKN8R
2DOemtvkLOHGaBU1Xf7KmYUGRn3sK+ZD91mnYRoDY1yYhhGWl9KBmGVKTTjcWVFWP62tzf+sKapr
7OTOjdwBMXSPqtzqfhC+nivRN9QQNxxINxggXkf0ZQNVX9UstSks8dfuXE8GqypgoSQMYW/W4q9y
l9Hsmyn3x98A6I5bjgmsEnTLwSbtv8oYoSlm12tkURYHUjIzzsfVad5E5X19LLYnkMR6Dp8mGr4b
lv84V+JP3ejtosPSpbeT4xXc3g2itxhYfxJy+Qj3+AV8mMu3izGr1+rwAM8wi5rElGWCswzq/0wc
Lf2ZNSS1Eev9p3UMrf3G/62fxlMbjjk7HtLVvxbrI6Gige1/U0wZ36mMiLipFyiXeqQqqUlkU3Xe
UI3wVivIzsWz9wmjO6ovIPGU4jSzUTje4xIxGafVv0rW8LPaMG53aV9BPOtqwZ7pzy1uSn46PczG
pSe/QkUWlfpoy8I2p2jyWHXlcrCcA3r8qvQ3ZhMm8XCYhzPGDul2koZp4O6dTqLnTRXFyC9kMh+9
D+L5ozZRyNqJDFKPgrP7vS77wfdR+mjx1/A4Tcu78Z/9qGwe1U+fwBNB/AhRNRO2r/nFBD2M/S1y
Du4rwqZcCO5VioEmSWL4swFNDtSznPiTZfERn1R+UbAxqBbSyh/gZ2o6yPSCyJ9w0ODkQcVU5qZ1
2UvSu2i3QKq8q8jOAd9PhEAtGoT63TxmQZe9nGXjBu6BBDlSBIqyaYWH7Wln4PfP367kl5w20v+E
qZuUJZfsVv8iVKSHuPweq9FKi50MRqz91rO9nc1xJTxuL4c72jpUiYHKiC3TPAiu5aBM52XqUR+z
EmAXBiBHX8zmcDjy4Yxcq/lwZgDMbLFVSKzV7EYvot5iHDJ5QxCQn88HVRVASUzO7Kn++w2kMSr2
cxivp+B4c7L7qoOePnFR5Yi6DZY74zWvZcTrh5vK/Vl9DpHpKv1Xd64Wd9SAMqhe+wPIEav8O5R3
7/G36IEbXcQVW0NGq2pt56mlvSjamskLhGe8cu+FUOJWpgOU7lyAyQDwCAVOVxPhnX6yjuzg15kq
lTTLgbMLCwSeoMNgv7wUnO5EdjeDUAlQqA9nP9Y8CfsE0xnWexvTrDfxUSkneWnwuQnH5dJrNKlu
NqSzYMDjbZlHqlAspWb371IMCCUajl/nyONg7nv4UAa9ub7n7qZpnsPm7OO6n+FGKXCp0icvZC3P
iV4CL3O1/KHiyZkbJ1Ox2KU8/8kGZYaXSK3YJ+y9lQCBXElIIhwYz+WC1mSRfJ21/4N/qsWZvYz+
PLBkZjM4XUOkoodS5GSZ0NFa/iwp0ojzaNnQX4675XlB3Q+YTWktt+M2m5loIgRPCDFFT/p366ex
lE3q9qbLMjZCfa84tu43MoAI4WL9MUnxkPt3KX5tnxARgs0m6Q5VYMN7R6NB+K5woOo2S1eN6U7t
qYHxhVT0zHxLmk6KEb9+Ukf9Rq8oa3AQqZSAYdQrpNHsEnoHcA3DPguv5ElrMZNaVJTHHjAyxVSv
q9yUqURGDs2iKGN8di1xfSjdGrxxmhgaSQCkDEftmWX8Qln4oP7jWOd8cRaIHagCOPDi7VqcmQLl
hu7wBFUEoUYuWxWDVJaVSlcXBW8ortMnLHeAVayMhSdmzFCluPXPIA233j3wVQk5rSH7rN/mEEAb
WNzOzB4cvbD7A7csDACuWCWkqo3aB9m2tr+IUflFENggBgP2jwJPrtjg4L/Oxi0X+Wk112e9IeOy
9rMZmr7AwR7mThM7JAJRgJmfAZgaqqH4XvLeOS/A9cQR3GGHmfOImMFb0dUz4Vi/M4S7UUU8TDbq
G42xH1ok8CJJw03cjuNUmC8w653veliE8Rk/zJK5Z9cT3BbWnfvuUcd8NWn7TLkS8I8AxnyZ6PPt
mhqyZm2z2B/v0+xYLmbHv3zE5dluaUaTKoB1qBJ8M4LosjYMzbcp+iaCYXlnfZDzR10/lDcI2vJJ
cM4aedXEWdrEGupSDxh308GvsnC62o+cuIRq1KGxfvI08WWX24Y7afluJeW4/UZMeRFL5CRJMek4
qL855LAKv9BefWct0WS7kMdiM6dO65YaVBbZamvnsjJB/SkHE+W5fFL+mrdZqH6F9cSfSGfox55p
B2nItVazv1C/HDB/UOh+j0y7Fw4Pi0tOCxcAitkXxhIoluq0YFLnXVPi5htzqZerBWUgGtslxwbB
np1sMA8C8bsuUx+J7+wnQIuGNvOLYslh1l/jV/GLWqW5ZGfxTSrAtvHtnRiSxkbpLYmKzDuEC0hy
qg5MXXh1LTt1+AKtOst+e3NkV2Dbmx5P+gJE6G4PL+C6+DBe1lzm+sO2ol5SY48RU3llBO2ha3f4
A6sv+IUd6RjN0i8rZ6BpcPHCQVp+F0o77YPLzcfxEg6rVAIcxekunXEGVxyoty3DQMfJP81oNGvo
Ss+qMf0k/u6R2tJVH0LCA/eQnRRLgl/0R0xZnHmqMdaOKQAVlAu4ku730oG8Yhbozqssxbt8LVkZ
JauXp0d8aTXu/lg9W5ezc9M/sn4Ykh38+abjwu+5LNqSejy03KMx7/58DNgimVVcKinPzy1uVfjP
4jJBdLZvYUoWKx7+m0OyaLOKnyKtIFDOAvLvy1NOdy3rO6E6wEp6exLRiVph5Sl5qRcFW/3tLh2U
LXscVa0kVgtv4FTFx92bSj17xr4L9ynghmQr7P7JIzMA5w4ymt96Ee1XbH6BwuwTfaUrcCYtUwv7
b+i8BN03EpKpfgSTkzKQpEa6BiLC8zKwocxuohrv1bAg9FmjESBiz943WynEWt+N2TZif8ecFxCj
dF/7f60sVPqg+67fH0AXpIetcWK2dvfDXz2+/IbBU/s2rVeLCsBTNBDcrOoLHz0j26Z3rgEiegcn
seC2lrKq3amUOjpYp4yxsQ/MdLSSA7S1UHAoGXLbGNNBjSfFoty5/ngNb8aLTpY8lRkt+er9hIeK
Px1efSjiIMmexq8A3fyT/7/kEUNbmgFOUC+HgdRXNEn0U+KUWO+WsOi91zpA0HI7UIez+lSNWhce
lZbAL4JG0Ijx4ZGbfm+mqoy9GuVQVYNHjcUklJqYvAIfmwp1xF1uI00mauCeTQnH8l9ZRxncvxwp
WbR3yHpwX+LrWV1lOs5bLd1b3PsFUQHNIK4DNdTI3Zcqmu0duC4KNX0App3M25dG6UXvlMU0QBop
J254sW8t7iOEc3bKNxY+asDK7TD0FHq9FVjEtPP+0CaWDdUTJWNBlsgeazLyry9k1nAATZ5Bvg0N
nKpc0hz+Hsr26h0kr0Fi304MUeILZeR0NkFTIW/fU4tFLg2+NutsQ8DK+4UXyOTkjlxVIZaFAkjn
mNuC+NMpiBH44SDnv+Jyq/UmzTNajFKjrxrM/bBTkIWjcsDmrlRupSHLpTqMWVYewWiipSkQ2eNd
kzVsNjSLOoUsVujsAcrxgPByjATo+e0ThYhfbdtsoyM0/lmfWzjsMdkw1tZHZ0SwxduU2OCOv14v
CfteXk6Hk7Eubb0ipHZCioMVQXjk7G6SXobxCHAEG/R/f8GQpMja6xXVX/PYPuvc/+4OyTSUcLkd
XAhGACHj4bt1uqyet4TScg6RIfq0d/giX5fQplBNbSjpS1C9e2I8bd3peYvsKL01SxwZvInB/OR5
dv8bq9+O841c+lzQ/klFaaNiPZld+c55lkhWV/PVrbZb84z0oPru8rWFaTFsFOP77K+qLjBw56gV
cKSVqJGnbCRN6A8gDuxbRAnhZi5D8rRATNAh8S3mxTsqYQsVOocT7CMYjUmnfKL+sQOgHdF0Xur1
wI9yv3xFcJzuz+LXYL5Omz3eh8/M1Q9J5HVzZ3AeypO5FEc28kM7t6K29+UvX93NNl/KGOPyLggF
ZLymu85MvIkxbE9B3po5foqi7VMpotW/yCnlwHDCAOxV6uNw5oqcye30vfWedl5UqJFXm0DitPLl
r4HCxoTThw2tqqkywa1KFHkR7Gdj3si6szddZw4EEkHSy3QgheQZohTtnEiWUdqjA8k4jg6vhefd
PXIpoUr0CEborSofh0PFV+xbzTZy2qocBdaXZ4r7vGWzslIcdh6kb1vq7X1YDxRQm8lpASBxtVQa
Eh+/bZMPifjBDCZ7qd2uIivJRMiVi8bBIPSThypmjNHAQXAOmlepufQcM4yiwU/SYlRXBb2Nf0sJ
d18Y3BBqeayHIU5ZREGqozJ+ZLirit0V7w6uy8xzPRa57XHtp15EZESUXFMw642fkdnS/Bu0oyqZ
dfNJFOiqbDyRDqud6yYqyGlnSG6Kvu4OWiBjW++vNlId2a/qFzc7W6MeLQVHC3b4bGlm6tcw7SXg
TmIGZbpGL29kjH/ouzMRhBlyiQPqFeqmeA7ToElbgWUxl1WV0j89zLnIKf6OI5hax/gIHf2Pm3l9
ttuNf1iOFH3Hpn3MW9dNpHxhf7aU+L/g7W23cJoXtv/MbEEQ8pj7QPkJgvoLsKNphdMZWKnU2Ce9
s/kUKouWe78ZGMcJ7JiBkrXUvcvTkOyJNZqKqXDf0Jk5J8Im636IoASMoK0Z1yCbbx1plLkZhTmS
1coWATCjheN4iy7i/oF33Yb8Kz3oLOkx1nyfLp5lkRr0RvKqYeWgsaIIdGXp+VK01LnyogrLcpkj
uCHF1rgLxKe3STYX+uyorWN+LYOQQpy1aaQTPSIZiyG/ZGvJQzYufOAEtBzAIM2UooBeSETkqKK7
deR4tgWVEqYeBqwMVFpHXCDCS+e8lEiP2x1vy2sZww6BCKnZJzw2q3WVnZirLU2oOxVYMV3URarc
LYzOIcC35ugfl+u3os4db52bh3phuveU/fvWgwCW6CjQX2QOYjkIEra/2yWNjQve1LOWzbdFN9ug
4ILDyGOrafIoC2ZlTWQuwMeC8A2wENRAceoNkAJgp2dbpbJHgU/n+spmjep6g6Ou3qKFn32jUfhv
s7oel8iEo0X6AVOXMEsQhdmapy0KTaoOLCrQ88tg3PUTPh7az4EnRjwgam1SiAYlxdDhYOoQ09re
f38TTZZ1aQ6djaFeqWrq17bpPOgAL4uLxA10ukKfE9//j4HaVy7WbM8lsBvTmmQaQhXu2VevvZ5+
xVscow63ejKwQzb3ebCpRzv05GTV62YDBK/ftA8QkYddP4szKYeeiHNl7iklLqjaK5nocE8Bn/iZ
cp53DXuxOg5zwkBDQ8CmO0XRz6k0uprS+T2ZADP2EvQtMN8fL5XHMEGj2lzjn1ZHUKmfEQT+DQkF
pOhK9ep3irgYDRniYXuzbR9PomdjhHBGknw0Wl+dVNoJmm1NOC+Q8NsuAS/p+tElkLysb5G6gEcn
f5sH5QD3OGoIAOQmsTSNSYOvMNrKPiVcTzRjz0SmAxlKKsfTWeVBG24kIUDSWnG196eA48pRXI/n
m5CEk5jSa5DssyhSk50ghr1rBxRm+xB8If5nSmQcevKi7fD7Z+euRu2v/R4IKuHoYQXEk3EaIw+5
Wp3RfFeISvkuadlUUe9jhKxEmAdcRis4np3xF3t0+coHF+DhxwIYZoOWgUd0C658HXKj+pRUhanv
3npp3fct8jGrCSNEzNyDzFIRfOO6twIS9u68VoGQBd7b7CkDclrSjLRh9UQSIcLUUkvLhKD2xGuZ
YJ0DBROjGEoAEeEX4QWA30Map2ugbQ6Pxy68pkK/tT3+oxUGrUmsc/VIi7bnKw07UcoQmf7gcHIC
fUqOicWf/ebSdoYO3z0MtB5rW5vnUlqxZvMAsmWzTy2p1/pebDl68+EdnxevMxSohuS3LD216x1y
r9v5mp/kyg5cRNaiERKneLd30m/npxf3Q7GIiISxvKHBtB70EPHE78V/jbl7jQJEQMwtAJrj54Jo
e1l31mrZL5oV6vliVcCqqzRbfq/ONnbmRvoms/t7HOvTvMtpk53pzxeHo+N9qqh0FlFmZll9ug3p
WzR48DtmFUGXimRoiw0BA5QEddPGEFJhh4yQjBx2IUQ1xuSfzncFcDWXV8rOuo5Ch/7S+Z38WWg7
slHMzGRUyDxNFf/RnejUg2hytU9MXIpZGjHdnj1zUAm24lO1DgVbrhKS9V5k1Hn7bjBNfcLVZW9x
Omv97J+nSuTqiv8+3kLDG+436JFzD611Wloc82UGDONA+shlIyIkN8BnxYOVptEkkpMfYLbVf7KS
OlPJBaBB/EG/isNPizD1ILSCpok0U5+S73XOjGieOo+Jk0Q+OUomauj/ooLfWSZnV49by1acz5MD
eiz24z93WLnRTXBoo8xor2PlvOX6SgbvSIaYDzx9gVlMf+1V+E91gFzankLr2uOoAZuYvYx17LWu
Zte3irUHrX+Q1nZxQa25K+mFI9weNUupvdIHGjZpOLUg8S4mzNG/Gcm4Myrw37QrjntoYTstKkUT
tVD3G3ZVzsmy66wJKhv5uDaE1WKkLdOjFU0GshwQiFdHqGtzN5v/OJHZ4dOiqSGoPKzxUIs0mnp3
3ZQLFGkhD5xeaKLtl3m3+eLYmBITilBtWYHU4X70T+/grtava7Mkv+s2JkcI6zUfZqYYltqtk5RN
zrO3SWU+XTmJ0DtkG5p+btNxPiCKOAV27xuv2XQYgjtThebZtym5Nz9s3bWTdogK7lsQ2/slboxY
nWP1xAx3UBfRGJmrmbY9G+2335vKVqnB6BH1YAbmlXgO3EwLP1BASHS8w/F0MNluGjJaXytLVmD7
A4VD8GbVK1ydSOSb0qvl3+TnnVzB7xt8gd3DQMPACoWSFwtXvvXecrCAwiBTlK1cFflMJsPqp5sa
BmrPa62i8yx4vPL8omSE+ghYCDSdzhYkGPQhwsyhJvCvLayQh86/VjLbgNoJxnK0qjQl8NbFuDby
4pGhGhYP4gBNxQNYF4HGpVkYFDmOeVdChT0LR3K9FskoIlBGkvob9MycvtBdCkauX9/rBDN8dWjE
f+N0k/dFLbsqfN7qcPYC5Cgqxd5Cc0ZMDvJZPs+Tzzt2r96oiyx/WgFChqFtadqvUXg0SAC8SwGA
kwdngxBfxkrkJrc2lLINUj79nmlZh2Hxq6PWx6tEfiZ/wIOMXPp0HTcWRJn/A4kf3VKqQVf95V6O
CrJQojPrRguNR6NeUrwQDD7wxZONbmgNyimSZCdezZEEz6mJO82QoElSV4AWgde+776bEfHqaaRy
oFCqMmGZvY1nmSe0hVH+vYij92uDCOkynEtf0cNiMGZxGLJMhoRAy/bOBit55plea2/zXaWczP6M
T4o+KUXYHcwirgr6BbYFTsHFDaBUXvozejqff9ASZPAc36kepfIT3k2GdiZrDD14KjY5caJQ7XHG
qzylsh7z6yPAjISsOmBTo9JbIf2iVXONdbogue5Q6qIkU2A7l/RttgZm6VKYszN5dNCNfYS54GdE
J6w418XSW1daf6yJqwmZ2PghlSsfTuPy4T7NQ0TFPKrLMUOH0KgPEUQEEpB1NRnsY/TlFFK570rg
gFJM9YUIpC17nge7Z7Wpr6YeP4uTKZqRVSXRVdXhBZX264jxu5n4pr9wlhiRtc9b8TITLNyTZHzJ
R5JZ58B8HP3LIQr7FXQTX+8oKGd1kXAeqP5K55KxwVouj2F16qVqbLxLgrU/UtORy0lhMLDXhnPn
JAhz2ue7LCoCz05pi3cMZgokx76Y5vLqVjAhNipEyjXECqGOkHGs4LW3yEOPFJt8FF+ylzV3Zyqo
5RC6Xal1ZqNqDuuCRY2kBf7IVY5POhKkMZBDZ50iVphkQA3bUjl/7czDUCYJl0ijaIIevH1G5e8+
/7FCKf+vnwp4cpB4rK2UoiXvJZ5O7ETozI3sjXPcV43jTABDK7c8zm1JVA4EoCuhc0o8Otwjmh72
OZqwvvj7rQTCtdx4m/uXHlM5eV7sNlIndj0GosLIU7wizYicVj8+gEwN+OtnZMXD3qTivsXLY/QL
f/Hg+Ij4r56+krUezDYwQGkq/73550LE4sCmXt5428+B8258KRkdrQIx7yrZPJlOSB38x1Hyfo6q
265e6sSX+wow2K4a+2g7xkHmBt5qNEuhBP1Z1IrjBQ47f76DMhjO8eZoF2Xgs4Y2vR5dssXb3oPM
uVmGPaFeadCyCQuGcmc5OVPrf5nO+HMfXoxXWZ7eXdgEmWwsV+WZ+1TgbQzYr32ctwJxc/ZkF5Kt
dTTkvlxXPTJ87siR60i51cKg7/cJGOlzXK87otOH6noExtzN13SXZsQX3RQNyht4DMlgLTi/O8Vi
h8L4z9PBTiy0q1NaGVCMfTqReo+bIOm0eIYKE4jLCRnI33jW8lGTsz0hpFW1hK7vyzTDhMELACG4
GH/EFi85ek97493yYWq10ropfoHQnKK/IC6Z8Sx1/r0Ymzum7DHE3BWrGvqNDfLYD8I3hfzMHTEm
/TGlQYkP14M4UVmbbQdxDAuqUZDI0L+y9XNO+9xsjrNJkMtQKAV4nx+t7QMJ44wmquBL4olmNLTP
iLGm5Vc3v0HZstARSc8Pj1w0dD1p0aubWNdmSzfpidyyGxEJXVLp1hljZyEv/Ereu07SO91nYw7i
AosQV3sygvUBKZpiOJX4RgD2Zot4jeaf4fsg8eLnpRyXByTYY5oKEsTMQhzcTQo6vwIBrTiJ17yi
mAT8A8WDb2aFl9ub5EGqzUAkFMkkYwE0KxosXYoQFfQ2mYWZ7p+3ecmndARu8z7SVW0P1+flnrdj
Ix1ptbeVh9b/mZfGGqc7YKSHMkqBTzdIZOuoOUextU8b/nMG+eUkM5gprf5gF67cMtkpYAkgHVxG
qxp+I4MpVlAUphTLT2YfabhVMH7ADZdYsj5RenaUQ/Q6uqOYrUjMGajHyZCXNnNhZ1XaUvCoaNzj
frNz2MHOClYrugfLNbadrO5khzyjDzv95yXLRc+1GJwu7c8qD9mX/UJdfeUdrM/yLb31/7G37V3i
7nWBIZRVv9VivAkomWg0Vp6k520lAc/53+g7bpXf49SIkORaH7UkqiUymzveBfTuNTogB2DylreV
+FZei7x/RfJm2tBWI4svfiQHhL8byPW7dCWuvEBI9bpm4ZeNtRkK7MpnEcLSCHRI7QmYvGPKRMPo
k5+xNXoZvc3jdCyt1oGVHBrGn8EEf/AmFpCFOO7mdtHf8Lq9VC7FNxlQzbxg+WB5uIeXdpi09U0p
OYqqjZkbvOtx2AGaiXKadT0kcIe1UVnNCCnKkYAY8tC4ni1jWvk0ifdOwe/dB881CwLIs0IzL0N7
U1fLySdA4XqYBBa60bJQuJbkzhUTR5QR5E+jmVoWIZAvouT4ZYIDz/uYewcRthfP3Bjh7HOeK8kW
N5pBK72PWnFoKu69UMCKEtO1EQNW6PfJ6DM9RvSKdlpNPLI0rWPb4h2FmNge817EGQmnoLDfLkrg
6FzQWaJUA8Jps64ukqr1vjYycrnAw0dX485BeAFjKr/7ixsgYJtn5crKIcjuV+0nNNEKn4aZzoJ6
iOXmt3CV0LO5OsXFOH+9yRNP3yZW7ujwIN1vwqTRrEa6hCdTVu64sacyoqKUcemb+OqcWZqsrkjl
CW6c3ZxIPqsq6xlMn/rUZeO1QFqKmecaloXbtstDZ3j9jZwyEmux//tpW/9Cc6T9dDE3yNaSLpvj
C/jNjRPEqfdqiO0qYv2M8cGkAwla9qoEOz6uh96q/te46nY8nVjcA5zsbRXT/dGKtYVkmxSkwRAb
ozg9VNV2d0MyEOFnwNg5Wm++4DxFNo65Sv+vm0/1cC0MujOvUjRin3ZADbvRmYo0NX7hvMTpccN2
AI/n9cGNeE4XF/0+gqx+/enZJ6bkafIzULGlfVhyN441SBD3fJDc5G4J9LeQCUMTVkER853qq+CQ
BqGmcVvC3gF26glvRS/grSjjOlDvFtSEbQGoW30fTy3oQ/vzqP7sxvFmecaz+dEyguUaxtxYBwf2
YAWB1oLOM9xGEpJfiH07o5Ony6CxG+1AgPuPsLLpZ3UrRMa8EzuioMFZ7Ld3m6dSqmgmYEmXvIqt
FD1HIHpFqlNYJDLSdFfdzyHyxo2YYrM+qaKuRk5d58ZosHFlFK+t9L+mq/nxejJJ/RbnSG/F+uij
JHSE50wkHtwOKfc8emsyGo8xmE4wznd453AtsMNcOksBtffDKrDUd8po7Afvj7pb1P3vxNy48tyw
30bHHgxV/6Kqp+WzIogvGyDR+PR0z4+L4rYP7A3ANQxRGx6ox1UoL93dGr5zF2lCsNE8A7srv2vp
JLFIleNlriHGmB6x0qPpOnoPZN/Tu/lcPPHuOL6HtAnpTGVIWS9UHJ3XTNQwxbqizyV5gpPKvblc
Uw/s3wk3JctRL8lhJxN/LNZUpdvChci8AZWsmIQSyWCKMEoZeIJA4U6DCbFP4Yf5BAGbSDvS+qVV
E2e9jfCMCBsls2ZACj48eg5bg8gMaPtAOkjkvno7jTxK9OkBu2PgMZD/Q3QZvqSTngz58ViptFNj
tj/B89yxVRdQVsSwIzYUuZaCwaP7Iacc8qGnx3OC26Ym3FpfF6XlU5psXLNI8fMixtIlFFRmQhQv
TcwhBbck5BfcWdWzK8Mz4mcD/tYtlpO5Cn/iljhtq0oRX7vdK0kHvSTZQNJcJOUf2Ui7KGiBI3Nq
dX1pKZkBePmlatuzcgMay/ldrU1eV0iaYp+yp6jFiygau72+CL0yh9XhuJjL7OmI2b2mFxWqsuP6
SzB2EtilUABkP8x8vzLjqggL+FleKFCbM2hc8JQAERI+d+RdhKRbavVquKScemb8FF70JG/uxlv0
iaEL5WiGd/GxrVrsXohmsFe3QkNxO9FlB0ZK2893fAEKgXk+r14LLlyTCyj5mVeKgEVz0+o301+r
GtcO0DyRvSG5Re7iq8vjtsNROi31PGqKjnQ/2tSjiqDJH/GCYZa9V8FDd88A4EErvp8zDpFTz1/r
snr6v3Qblcmac1/zrlp5ZOOyVmjoLSr2TVvNInjj5DVqG9PjbNrU5xXEKpD9tjwOsFP63rbeIM2v
Xo9RBCe7eGpx6dV8pMDGwmTc2cz2QXHb35PHqFCG3Q1J4IoySgk5HMF6I5LZtsibz9EKaH1vSlX+
74ZOG4Ed8pY8LWtra73B+PiTKR5hC7xeHT2SCDF02dpTVznilbG2Sh1MkbgA72UBqOkS65WFuKq8
QQLbgv8kLoPqXAR3mfWtCZFAxVt63vI7NTglbzyKA1rDz46Zcn8YG4rhwhWHb1REMnplDKnnw08z
ovr/ZeZctP7mWFa2EMq8d59nYKlfUc20RSuJBpJrhUCUumzLYTViKdZ4f9ARdtxtCuI2B1gXOkE6
77Q8MRkdEwtYoXF3X0VYZYJfMqCIL6JqRt6hWyXFdQ+5wDGuGY0owLq6ig92dDFLXWffP0JcBTib
5GZj6HMTxu3uECiqLeZrdd20L3s5CH/5VnLKByy1phGo03MqWHMNBVGyn4gdNkws1Romf62w15kZ
bnw8pmiToRGpbzYAeCAGheOEgF/2QgGx4efi29VvjvmEuNIZqy7o4QMqGGShFCr0QvyIFzVH6BJV
RfAX/Cpv33Q8p+/S8LobDDrPVU59lEnwGT95nFun/zL7fCh/6/V6KzMdHvYjuix2ZAHa98t1d2uZ
4ey1B/Y22k5LqkGtGA08d9KnDVOsXyD82ZccB5G8zjZjrLsVqjAXV35RV6+xRRWicMUEkXVpXN7o
vfIROczzvsVeQnRfjZGOJu1gSZmfFS0ppwDicd2Ncuo547sA+KRxbEaASCr+8yTxxYDhlaf8iFjw
GXcDE01YHMa26+YtJCQnX55tw2qHmu5DGDZ4tMv6tkDVl3JYeCYyItOtt5mTDqHdidSLVmwxAOPI
TeGQ6sqSTv1bGiHOlRwj25XczBoI8+Yp8vADe+XGGFEf6KQQonMXQ7ohuwKnwuZy3UrxYk4DlKD4
J+ypu3yiBkBQAI2Vb3mi/7dtBWyanUWfe2oVKE0EycFcpi/GHvcbhpz9ezG1JX9wrfGH8AQ2VodS
JW+i3mY5CUNkelaI7LwhX/R7rK4a04nPZs55k1aLvS6ZUOvVku5/9NTzvOx8JivCFsQM98KWK8ZY
q2iXnw4xdH2NxybITMqPSa1dG8cvw6PsOwVdArFww3LqcNxb6YCYGdEUCSA3AfWyyS7VuZEf4Byi
Dt+qqCSFf/Rdi4SpJVnJtb503ab8dt1pBH9lg11AyMlTyi2IKD5u5nOqLEWFkv4iB7MxHphmSkcv
OYj4Fi4NW5+NvL/e8X7tGGoZ9KnPy9S+D0/meXl4ltlyMJmf6PrrGvp1wh+4OubeFZfRTpBV1Vf0
aCVNfSbcp4M+jNM/r9dyaHisUJyEHq0ZI1WzGVnII6i4uA+IsXbzk8Zy4lz+vZOyRBeB/CSemQis
hP9zqKn/NegOc4HRQ1QXu2MFlKjJnPV90trIQYuCd3uRvGR0E/5gxHWEElZwDF6iuiw2EqMs7swI
yo9BMmKyqUw4QS3qWKE77ZH4iHPXJd2wAe0hAxmgekTmRxKvRU51RoUsmNlpWD4BBP8D20iuf30w
uJu0hKHJwmzGKd2elRWrmFon0MgW71Jq1CZl/2PBtzPZtrB6tREuSVgGGwpaugSybnwL/bP+iPun
62pXGi7fPlymL2hvup92M2dDcCtc+QNJOK7ABA+aN0MgNNE0j/D+3CCB/fQY7ZIdidI5/EHgmQCO
NtUvKsPxPkssY7WTYkl5F+rjPl5pVcsapk0I/b8ug+mGcH5a3kQg56unQfonfrtLxVAx9S2lvdfY
CHuWMvvOLLF6VrRqPzhXZ8EmwFHH/Eem7Cx8Yh3BNUEUyD7OkCUebH9UrY6T0JHRaO4gQXB6HwIr
UmfD6K1FSdFWa7WmgS9wkPwb1CF7hF0tzhueCf+OLNzROoKh2/5iBUGpKMzKchUG52FqX0l/Eicy
EgmVi8IRJOYK9xyuiaTB90TSoqPzbw54guRr0n6nsOr+ZDaw3dNTmzm08fmpkPVePEXhWBndK3HL
+bL/d1wkQq+NZB2OdRi5qgKXJunQrnjYoF8wkTw8SlspkNEPoTPUtXn3fh/oD0TAatIAHiTPnNX/
2+bN6a+vPH+VWwA8YnOiLN7DCtJkZJSoyBkGDCOWizGcho6TSqfIkMDgCut/2AI5acjS6M0XAuts
xlqN+Slxl7kGBgUwtdr0q/7hgCahvIrjf4f/3JdjypR25qSM/DjME6X1OqEzPxXHNCYtUSeR5b8h
2xTo8/pm1DtZPDOKFmjLxxGqXDYM6q1CYxQZFQeoLQaL3UtVREthi2Es1QpAx5F9gQn2AEjziYuP
cvywkfJUkk9PUdaPwzdVKYHNXNwyfATECEL9qfi7qA1CViHngBPCzi3aKjXbkJcfuJTSsQMvcvYX
r461CwHzodg4IChHqtU/a3qzSNbAqXGUDfe/bewurKpfuKg5EjYCEapsqbXBXmreuvRB7BJpoUoE
YXgEk/gh00i4cukUg/c3kFfNtcA5VmCiCGCy++BdKRFgSMBjnhjizIHUhZqjExGmG+RaPteI7sJk
6pKMAQG2CeR1EMG2RPvqP033wRaRDuoXEp014SCP11n7Sh1mfvb3tSsr2QCpSRB31PZFkrZxUhc0
wcg+hNxaHmi0MjVXTswHtbE9qUI4KNT5SpbLbKCx26BOWBvTTkVyQMQrPPAo6Fdx2byL868ZkOER
i3Pwe8/Zo4qJHFmVscu/Su9wguX+Lc/45uvT1ZaRmenmNg6ilNmFOAGylnBEq3Yn+KgUDWGzJvy0
kEihGPi2ft5H0FZFDyVZCa53Bj9cFVwVz3eyGvMjpQ2FtEd/UJ/2AMG+BD1hJ6dgO/eHAGHY7UAB
c5/FMAvfTTZnnsFAkh6eOpbLOdcbwochhbL8paLRX4plGX72czCIClKEub6CkuaOm0vf7NQgX7GT
uate1rzLxtw4FGg/OkZhuGJcyJHRN82DBfcdC9KI0y42X15Wtrn1wtHvEMVFitvADyoKtSY9H58+
frNF68sCsGwCFMcEF3AifCrxDUJDnTyor46DDtxPz/QNop6CDVnEMFfs/XiUgdwhU/LFF6Cfcxp8
9F7/MMPifbQCqyyOQAPXL2+gvfRL/o0H+EGBDQx+Vf7s//gfRTilMwZSTHBpP9ATGkFEpiL03+ZX
TjXBjcp6blDLq2RIG1y/6sHiQjuE8EYNrSGyzpcgHEEfN4mimlTFh2Y72gKS0hV+QNUmUknzAcbK
UlomtRjRSdHtihyAgEpG2pq95llliZSZWn6H8iMcdBXdKkhbjERJPKqEYyMqSpOx1GnIqZW8+4yV
hMPE9athytawkId8QpZ2Ktug+B1BeCHDbgloQUwz37bg48qQO6MTazZvbGlRxYKZBXF5XgIw1tAJ
78UtOFz9Kd4dpu/IdhKfYqU/XsrYiOcVHs3RjrgbRmDwMRnDF3qUDuK1onlVeIQLnsu2xjoxI7Ob
8F+AvjKDCSFU8kVzDgfh0bfsv5bRtQDywI7FXkx5aaz3IwuiqQyQCkvB6G5SRohPcseeb1OVey5/
I6iceLQ1xRO0DTWA5Sp9itVwLp7Vlj6tGQBeCCCbj3WB4+j7n9Ys6bd5DX0xdO7j/e+ReCR02vJ/
k7DGHWiCM7wPIG5MKX5ZuiYB3JOiMTracAA+4DmLYgBjhF98j60b7RPJXob/XvMGe/D0LCU7F2JV
H3jJJWNbTchLEKI1PSMFyX1FEV7kS6HuBOhUwvR9u5IAtlZCpsuFZjMlPWbL8alacbHwFHHJnlOW
szXxFSlLq/kOm+lGqiy3gWOKcQwl7fcEV2302ACO/K4jHyicJYRsfadBXdxAH7Y2gTgUUHmRnR5/
o7lKBgHgHByAYmVAQvgiSDnZlcPvZXAg3m3ft+w+89lNiuzem+/wb5CeDHphX2qSYcd7JeEy8vTj
fQu5CsFx+JBBJJ7SCTW1iwEDQJPYq1U5mcbAJOXm525FPqovT7fYFuwJ6QQ2F0b7k6KMjZrgdoCT
D8t8EM+2pZvhwsnrDt1NQMf4b5vSi36dDxYcQskyGmdB+UiysE7PujtvQvtuD+yFRP0pDJm4RhEK
ug9yfBw/chQS4O/ZnCA1fuh+596SCWO51lD13hwlL/jXEyoQuh1sqzc2kAkaIy5/qXaonNc/mPpN
fBnqBEA9xMjuY4cVS0NuYS5ovkXAjeys4SuO1sWdGJDfNqibQGKMhYm9zQKwHx5aBVI6V5JpOVpq
pp7feUOIi3/brgBzoQC+zZNwc7I4l3jxU50sJzBgM8jY4XIuJmn4fawRKiKSj4wlJUTqn131H3v/
sA8bhlUhPAbO750N0BAM5yqnDyJJ2A78OAy3gtvcwWoOS9VGsOuZbidbcF2cRXhjRogP4njjCpJH
EWWR+NuiQAzcUvm5n5Un67Na7YiOAGlW48D/9WDG5pkd6wP2na47UAZP6V1SXcFHDv0z0I2sNWbM
9sbQ5yz7at0svAbHpt+jnRAGKhdqUBiABEb4+obc/zydpa4rkk96rpAq/UTuYV13q6QG5pOTkkQJ
yCur37yPGaKjptsj5rosC6Ju8cbsE18uMhc6nVmITWt6fxVG059T6WIiKhsIAidf9K5mClj7egHn
ZMe9r1BI2PM/iujlMAxYgV/mzxiQyoNFdrpybuovDqO14hTHDmgB+/BKz7acg768dgIIBKxVYKrI
4t/3ESSPt4Q6+TcF5LAmFRiZw1VaOxEwTz+Tg4jnOipYJd4il06UHMmHb8e9x4JbpXoSCF1PC/m4
BxHOK1yx66iSuDs6muHtzU66KuVBe9BnSFp/xJSc826yIMCCSI7I2doYSbdMvjBGEDkkPTedi2AY
l11+6tW7dBOwPP/dl36PMdKGWs8vrBTJIC7Deu1RzpSGHz5AwOpLyLB1EL7/+QzJZh2uuUAR7RSg
nW863EZExri34QCFWFWYxx3sace3BSzmgUAxF4tQSB6YoTQG3OeYHE1GKFA48WhSH068PGb3TnxI
WGIxDykXz0LmB6AdKN2vGv5YxgQ8MFyhjI1nBf8vO3oNEg30o7Dr9lJadLHtaWQ+U85sG28T+FeD
GJEqG1+was9Jw8BFoFDdlkFYghne8Z+1qe74Vuzi+g5N1bFEv8fJz3vHkNmTtrtlwpwKKsywmNRx
MboYb8L3rT1cpb7/IxpYrwWzRsYHbbE8sYBIacR5bdSkoZMCozUC/TW90Dr0bmX1dmyxGKH2ESQN
7uXN6cBWjFVDX2QoZCy+T5ivrdwnysKZmGJ1FsZphJ5kJnzJNtA6tF8e8hrM9kbSF+rOh32io2p+
sDWk/2mnPSavTGPN4VbdPIFhx2hllK3opLqUyLiIQI6c9Kr8Cr5cJHWWK+M8SIQ+R02QtT3m21jr
oy2K/oK7EXhcyiihQp/7GmAc/aXYYdAcL2CwmHwOyT3TQXaDzmIitMr5GFT6CMV01EUQ7jqIWHoE
TQvV/CNR8bi98t3A57uMygnsClfYI9UPIloe1ZrKiKweqcmYDN2EJrVDU0H99jpVR1gAc+ISIQqk
ifWMY0UgEHkcGm/DFraz1LkdvukqL0FexpqC1RPGFFYs7m7mmP+yeGzK0ed49tVeyycqjRR3QowG
q2pLPILuuIn1UCsskLicAVx5i1KzEIbRa4Vvl5NY9sC20f02IbJaXLr7gm+dl40RW4ql31li48z5
Y4GwMCLDUl47jCgNOuqWc/RYQi1HrGGaFdG67EGl08TqtWbWnZxoWjlX/iXhlJgKf6IAQ7Szrnpj
V9bzc5UPyhXSMA1hT69CHOxo92+ZRKRK/dTZpKyDUIDIabry0qbt+CEtLZg8ZQ1HAADK3a6tC6Vq
/hlIIIOZDSDnzXxE7bd28cuZwY2dB7Q/9EY6+EeianFkxTBfr/UvziHwCHJzEzd/UFJ8Tt00bLhV
/C3yuOloNs45YaBGKpRZ0B7m2oYyzAcEaoQCcF8ofz8vQ6L8BGzkIE2WKMBxZgiM87h5bNCGlnc4
2B7ZpQ4astetUKa127baAB/9J7p9d/N+Ig3TKMgPXK8JFbuJ4USNawGr9cjj+N6g/6sw5Xy9f0ye
fjAs3HWOWad8dw==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_GTWIZARD is
  port (
    cplllock : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    TXBUFSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    mmcm_reset : out STD_LOGIC;
    data_in : out STD_LOGIC;
    rx_fsm_reset_done_int_reg : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gtrefclk : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    wtd_rxpcsreset_in : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    TXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC;
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtxe2_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pma_reset : in STD_LOGIC;
    gtxe2_i_2 : in STD_LOGIC;
    gtxe2_i_3 : in STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    data_out : in STD_LOGIC
  );
end eth_sgmii_GTWIZARD;

architecture STRUCTURE of eth_sgmii_GTWIZARD is
begin
inst: entity work.eth_sgmii_GTWIZARD_init
     port map (
      D(23 downto 0) => D(23 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      RXPD(0) => RXPD(0),
      TXBUFSTATUS(0) => TXBUFSTATUS(0),
      TXPD(0) => TXPD(0),
      cplllock => cplllock,
      data_in => data_in,
      data_out => data_out,
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gtrefclk => gtrefclk,
      gtrefclk_bufg => gtrefclk_bufg,
      gtxe2_i(1 downto 0) => gtxe2_i(1 downto 0),
      gtxe2_i_0(1 downto 0) => gtxe2_i_0(1 downto 0),
      gtxe2_i_1(1 downto 0) => gtxe2_i_1(1 downto 0),
      gtxe2_i_2 => gtxe2_i_2,
      gtxe2_i_3 => gtxe2_i_3,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_locked => mmcm_locked,
      mmcm_reset => mmcm_reset,
      pma_reset => pma_reset,
      reset_out => reset_out,
      rx_fsm_reset_done_int_reg => rx_fsm_reset_done_int_reg,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk => rxuserclk,
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk => userclk,
      wtd_rxpcsreset_in => wtd_rxpcsreset_in
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2019.1"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
Wm3a4jvkyGrJZbUauuLXJ9hSETgdMDgCPFsCuPnH2H4u3XzFQeiouXymgo7r3DTsWxLBdNXB1kBw
aIPO2flcMw==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
m5PjR78F7a42BnSusGfvvWj/QhWwotzIhwBCJW0i0LrfPwNwGPqKpNAQM1dzEiOzB1pzZo3VRp3U
bwm8WAGWUI9ypgFzNjSKj63wvhc4c7u6YY85oI882gCZwZqR2iNYrwb0g8/9XKNzS4hQFvelhE59
h/mmXPxRu+d22JXoy88=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
W9Bu3QEBmjMzC7jBBiTWRWOO/jWYVOYWtIj1Z9UAZu7J0a/Me4XW1r3L9KMXGN6kDZ6shbQl7Dhn
PItoK4ZO+tg4Z+op88cmEPKEOCC2v9Xp4NG3eDSQxBLPPLMjtZQF7MO4jbNd2Frxv8c/f6Ex/aLk
GLNFcGgC3ADMDK7VvitRgxzLlLNUV1wLBFAxuJl6GpU7wViTS9XDtI6GWDJP/sY4WIm65+FIogrC
HXcimmf+7r3VcayRH4ieg3cDDc6/fFbNyW6JXAgnr7M/f1Yna07GwBK/tU60OaJLhaH8xcm0vspO
05Sa1ZyNSwEebSyvPA8TXsgDy+ZfPOdMfSEFDQ==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
FanA6tLNPpCDSFm/4TsARI534TDtWiBwDvFTbPWyGqs0WIBrTbxISmUysC2n8daBbyCS6brSraIT
130pvrFo54Qx+Pt1lQnArh+xRSI2csNCrWlipa3OkbvTyZRj/b+l4So+zoypyhTUjL/EZhClcOEG
5UqNJwdApGOFG/voKFwEb1ACfjkPF1V0m+TBLy7E4mSphCL0PODRvqRZbgzB95QFUUYJ+ckkvcHg
PUIzewpRNYiJv5Hc27B9d53qLQ87V97LArTAVq8LeysK5nQ5Oz1JbChAN3lmld0SFjGyOlZGRiXx
zrB9gmxg6/Juz914queERuduj6PzqsgVJ2yalA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2019_02", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
a/oDlJwLfw0mogzk94c3BOQGW7A1C/4/v3vkQo2GbvdvVEefPnuL2CoELnU/tl6MDTyJY/rmbkyo
tP0U5dYendR/A2WAQ29p2XNTAMWH5vFDSBsKI1c9KXUnqlRPD37invxjcT3d3MUJqlkzextzmEpn
0zjQmDNGyL4P780kw7GeSrJFAi8eWAH1gZPq5gmsr10C1Qhurf5KO4cEm2O7ej+KB44WERIxGK16
jI6DI6qY0Mvg/XrXwYqv9oKWO5y8j4HYukcwq2EPRx0t7lBJm19eEWE+h0Fyup6Ltd8I/jOXumdA
4N7s0eQyqb7kMCeIny8ZvCPYPIyoZlENCDCMTw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
CI115QVslbgGhSQ/+tptFY3YHAfLsU34XRxxw8MwYJpvrR6wGuEhGoBhpEJHklnCbuo2qIzSNa20
8d+itlURFKzEzM0ZYHAbZE0dPlnoj1OYi+qYyY+zl2ckxIu2n6HASWwLwP/iP5RdY/bVvox+rTAz
4KNf+GF+zFnlSK5ouDc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
KyiBtaeIzS3dXkv/i+e1WgTlP6ac5uvuOelr3D06gWpZiWb7GComJaWBVS9SQMJttgynDaUHTsTx
IO/feN0kMifH5PWr/W0/Da45W1d/ikmvBk+vitywM5uPrzP9+9yHsKCxDrF5QLfFb/iVB5j6ifsR
Kk6k9hScI7s1CghuXS4PT5YlX9XyJP2XHUYYaFTrPo+TmNrvMFMYJM4uV1wPz9D2J5kQy3warHOi
pg4heEOV4Cjqn2I7K2SIvT4tIouf6ArjSho43Rngsa0oZ4fmw5OErsOGXLQl7sSRDhTVzaJTtkjZ
64tEHp4tz9UMmrT852zZk5dOt3El8NleWtwlig==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 17472)
`protect data_block
wSoewZSIdp+Oq+iI9igwNYp+QaIC4hmPhyHMKpIoogjeFz5RXxHULEcmhSC6I4DUvhQkjlmsonUl
1jxp/fDtnqU9FgMVAA/Adyw+2OHq26s3nSNRxAmVNYkbI1nU9b3Fk4erJfpPFxxSgQTsm4zj+Hn7
sjvUJeZ/Ed/xqH3Rtvim4guIg4vYM7+Ev0ZI9uooz8YV2vJTH2qFGVj+bZJ+/YviNbIxJTa74McD
sOcdvcQ8y9qc86nC9f8XqtPOYvebgoo5LfmoeSvk4jFvdpQkzCOtW9BbinP8FeTHj2mcik255svi
kvd8IzYlb+IMTA2rdyMSE8ff9GrFh+RrEfcJE6GAwizEUlBynApMqnzniXfmI9MvmTWp0fZMZGui
0vXOxcgeMLMEsQ+0Z3ivR4JPzA3VvxMxTHyjNkDxoJqLBhy5kpa8y50XsqhixsZ4b1G21zMlbFaG
fery9rn0gDkH9Z4UDgbbuw2A4iraS/QA5JPRwd4N+qIRFK2kVrUESQvg9PzRq4LA/EV1bxjPWy/T
ehXWrLDByfk7oTOR0hYFjNkCAFHONjt47ixBiprKHCCxGjD+ZLRgAcFWYlFvedJkyIDljyTonG92
Amgb1esqjILW331VElkaa3hIYCFEBwyF0L/rAUAcyJVMcoD6oLk7E5F1y2V5LvYcFSUptG9KOdl5
JZCPARWLFxejEqQI6BXJARDL5/ycPYfoEFzaa2/YA47EWDnv8JG+GB5eV0sBNhpZws0/mssZodXG
G5XbnuLSWZjI03VggyEySfMtlgCuUEHJpq12p5crXctPop3xXsJkf1bWX4agX+XJcdEzZ5VDPzrP
Kr45NnemAUZ+8Uh0gTll10suBfgwbMPIcFn/ODJM1/M4KtNKW50daZvxGlUVYhDHVb3Jz6TrujbZ
FPc32IJEU0SMrRM9FZ7iph3GjaISD4o1FWqPdp8qsObvZ/lrvWq5b1vBcd7MHCdoEOzIGlYN5vvI
slg18fHvWcj4T3o/+ZdV0yyTl9P/EKdyiiCi7kh9F9qB49Jn5JZePgzJhNon93isbuV8VHEnI45V
a2RR921caliVmz9FIC5ohn2rqg8rUwlfKflBX9DBJpsc7KUVu1vFiYO1HKiMofdcj/0cYyW0eFCV
Jzu2jwyc1b4zX1mM58Y/2Vi+t4y7ObXXCtRKLGItXAFd1gc+C/TYWQBvW80Ow9KWVuZuFbfxF6os
0wEwtUI08by/318XOS6eO3wEsU2vvwpu2egHfEwvvGxEIpYCkEYhlsaRR0Wx3hH/RTyc9ZarH0IM
gyp8LvKL4em9ef8C93K7rkxSRKLxvPuXOFrp1RJRteqMkt6E9dxjgmlloHH8vGvoM8RBDQPN2UR8
JbKrveXfRGG9gHnywSpKMaIApAX7Q7sDFLFvqrksw4fn/x2jQzlMTKEj9r/ipDVPmmXgznVLW/6H
vVrT/Xwn5zyCXEpj6vvVWUXK7DINxgev/WpAl7LjgJ/+NUC/K+n1Bv9h0jRTFwC6bdbrjRqQvUBp
ij2oSNGomFELQkoXFe2fMLhFT3D1N1P7gu9rF7hm3mWhSNALZWLrUoN97dxBvYhA0quEpVi/PltX
1BWlPMfCiQo6KSry5F2/tLMd/3KZEcz6qqxboqEauczeGtASka8vrGq6Nbja18RCd+PXZs/+D5AY
cKeCxEMlY3KiLCXOCOX+XFCD7NSjgUT52laDngMM4j1+rH4uq9pbEUI+uYGAzXig1d2CMXYLSN4+
o3rij+7bTfzXUsusHLQerlP+veNdMScOHinwm/XdJYRRDYboP7Xs2DMhniAGEjyEFK+jgszemVOp
6ntLUypTpchAcB7MIM9I8PjAUqnNiGLxgVddQ1QsgWMwB4BBLT3rHskXayNpHWxXERlhViK6emwd
kx+HQ7c8Xen1rz4g30Lg08Z4F8/TIFJalDrUNjWLuXqSH2XBsZqbfxgd7Ga4qxhI3kHvz+ad6xWt
6cphY1SAh18LSfhv6HTGnP/Ow/MwMrnhwX0C9S9LW8kj1U+P5ct622KLflgAdMwuQCW5Z+kS4h9G
S9+hWBIUNZ7jTnNmGyyIlcJambbWLV4YR83Qw4wKXbDxiaJ/Z/sjPZTvUwIj9ZGp75kzGprK1nJz
7lCGKm9Gnlg1TAPjc1GwNMW0Wror/msd4K57vdBH14+2TF/VwDXz2BmG9kI4G8/M5GnUvHmU372C
v1lyjP2TrTlRI4MgAf/mti08J2JPlhITcHhLuAALwpPqU+VwI4waWMzODgRixHjsIf/D+3p5ztht
tmmN5rRRAsAO86dg2UcGIyZJxBMZB/q/+Xc20nceFWK5SQHDactRDM8/WLlCOIIBxyK3pkieWinx
8yBqI+kk54SIlDMil7+s3NWOtvhjstD0ywi7Waw7BJFWdWuy4AdQsVox+QsGWHRPsxQ5P07znEnX
YJo+b7Y5qP+VwbO5QDpnGzUKw3oUd3VQjQQEelebm9gmKsyCP3ah6o8FChWRzTE9U7aepgDeBaF+
N9lU2AYkId+jjQQ/FzZcqzJrpFoEGqC76Pdlv1uPauPs7nh0sSvWvn3G7Nov9yOU+PCSJvdcd293
3jvIYstFBttFgPCgXXvlv4GmNI33qa2Em3kXF8Li8GBmkTxiy402/iuaG3XI54sZzYElPd8um8KE
YUK4rVpoP6CpLDg92vf8d1Tb0BLCLGIH90JQefSyXDn+e8Mcst1jz66XXImE7QqIE4+blV3WnZeO
3qMftts6Xp1l4yOlqVnL+toURMShaU90FIzdxbWrQd0pEwVyMSHU2UqF2iO7tkVJuBZA7b9wrGH1
S36dVFASVwzoQrMewei93QLFBf+Wi2mmgNQzVwFKtHraSaYtcbqoHvE7Cd1MM5RyEGg89HZipNl3
PY/G2EBrHcnNyDFnodtzMNGhioDM6Sc46EtvsBsife4CBMKPyl8OpDEycP9+OI2niQwCfEeUXD65
0C2ryincLrmemamX+6lSR8VitbSOo1sHg0N2qVvdd81B1BX5v1p6oQjrj/3940bUTNKS6R9ygu5A
ywrMnxUnPItiV9vdWWMs0cS3ykuFaCtpTaAE3GLF4yHZve0/NVbK7NCvhb/xoaIZWUHBVoLkSVhY
/lS+KaYypnrYPTHBxyDJbCzjkOjWnPxhNuJC+UWBRK33L1NSyTQNbxjT4wdZQ6ncWk6qW3o0hKH6
lcqH8KhM3kf7sOAvX1hWDx4OdyoQqyDtvq0Qj3wqXdIyKphMg0exgrejDZhH2wz8x3c3Fnc4DcCU
DA/mU8iWgdjYYbraqeZ0Au91Tcdr66NCmkCAJ5zhH3ZlZQ1AUs29s4c7lt0et8G4AZu60pGbCNYW
K9ZcmNRAVEzw41xIwpro1+Yv2gpGhw5q0Te+fHAsIAUk5b89LNhkr3iYyRlH/jzxSyNoOXbdn4lR
zBcGydVgHi45FGQu4wVllCPQ19BIjR1ZgV94/WF787HSRDeBz6VdH9+s6Ls4kCcYApggPLjNtN3S
gFsI6lRfyheuZpegq6yNLpAWCunPk69ccrYNamdOmoKbx8dQXfdWomhyg75jhGiLQVZvScAkDtfX
Lma+BGsK8BRxQ2xQfKMEa+Y9GOMGQ1TrkQuNPAE4RDQ0XOQJgMJZOL7YSl2t2VLJf6IG7ZElGBUY
EPN+XyWLCv//b8sdqzyj/Blz2fi/Rn9qqEXhBjzluXobDRS97jypc3auyWwx5eFZrYG8uvYt7qcy
giX9ZXjsA7RqR4yewVjecTQWPDGxdDhrNaorbG2jBcnBZ0ujI32In/zs0nx20Og6MCEx62c9ChBc
vmghcR4vRQRFvv0nPDqArPWyMCENHeY658FcMPpmnUk83sr6h3AVK/nevszoLWBvzIVlBSOHGM6c
jDNA1Ulm/jTvE+N50UGqQC5p3Kyql6Y0CyusfxJkHoDUbanNE5slfk2NI1EyhqnK3Es8QU3bFM39
GIqahBeBGrvaXQiQAv60cScJVAJxibvdfB6BXgD4MJyPZYByHxOmd2V7cpGkwCoSP4j3UiG+gyzu
LJSOd4DlR3ua1e13y8Qe8okXO0OyfESk4IFxz+7coRFv8rq75Uv5Atj3jdDq1Eu2JHU0HhQMsr16
sdfLHhh5Pguy6K+L0JwyMqXKh4Nzmr6CHHmsHH6XZqjjOEFS/lZwDa/sGeJWxwcmLOhQEpxbXoQ7
173EMn46HNVsY+SLJo5iocKcSlI0o6Qz77C6LpredAZZGlKLWSjvMdhhqJo3VMtMRdfcq805bBR/
04yRYIyEFCS7DdAu9m8FjLLIOFKpngCbBRfZCkD9SCQJS1v+PKnuYSukEiuOqHzBBJwjA4PKLA/T
4VLuk//HQnJtwxTOytiJUBF+2CvW9p5/ow3pa6ayujTO8On6q0BbnYecFaX+fnOgzZNDtJWMxYcQ
wiucOXTggUKs/vEh1faKrqtYUgtUl/aSQm7tuTWUVhkr/yRbQJPyhlP2EnxX2Otg0b2CE1Jma/qN
rTr4/p6ImWAezYZxSm45sMmR5fYMlzeopCvSgMynslS4hU5F6o5HP0K0wxihIBHQ5rv4Axkc0w7p
rYzxxvp9+8Vl3xGNHjS6QOV8K/8ZlxtcguU/mDQj8ZrkpSbwHUQ7DLVwuQUsaPzye+Va6WYYMW9l
EWST+UZp44sxT9+pxlnou6yklXNvd0GCHIhMmxGIxHJfYMD0rQxKQ6bYPufoQGhW3OLPcFt1hqpW
OQh9mLXecmoJgmScvWawH0kH98jfU4bRdNDBqkIEka5TcPOLqMx9w8jQqN3oc3t1ZDg/dGCl5HOW
qsbAOEeDibXE2UBDgw53hx+ydKh323RacbWKDjkJkDRkb3amDuaT6NTKN9HaLymS68Y/9mURJzG0
akXDaiz16EqHRfA8ZSyzEPRTU3Uv74AKWeLcb92Uq9DgqAi461FlOuok92Yv5uCKNOcKVF/owgTB
c2vAHZ4Bm6Q7bDq1g6ujFZozcbm3JtUrrxcq6GSjtl+aKfauUf3BYfH/H9HBedh4pSk9/Y9+fmCK
ddazQT4hxdJHK6JQi5m8F8vktVZB6knFXcLA/zzxwkSob0UQHtsI3N6vgeaMN35k6KYaSIUzaFIh
MVJ6mVQrIrmObywqIO/vn8nnG3u1J1v10GzhY6M9Uu/4eeFCrybpewETcwNGuPBVTPwAB2y72KkJ
Jzn4wV5ewwUVEQZpkZUoqQAPlB3kifEk4NSfpBIe3IA3tKtMV6ElKpucHWxk5f8RZceWe/bdmkQu
cbPdrmD2IHmfi0GhL9ly2Pty6vAIMWEv+BwanfLcnnfE5BE61OuwP7D2kDvl4I2RHQDwUwmvgTH+
b9E3iuRXmFM3gPAN/MzCPZm8vumV7p7fyJAoi8keX/9HpCjQyJRXxEoiZ5WZRSfoMGFdk3ZlH+a0
JYwUxNeqae07OsoPYVC5Vi1QSIlPgMu+pAJ3Y0/uixHQPv1VZNswZK3hWOEZDQdPFvaHKDHAwNog
oxnq7/AAOR18jF7QvXBE4NLcr31fT4kFlE5EzaI2DFajOKPYNbaUhW9szzxvZA8rv4Ylvze28eXE
hccr5HbRKE1STr23N4o6H0puqA3dab1h5hVQ/3RindkTknlcteaqd7J/PRoazjxQs69XdblFtih+
XOO725JzddJgSmE/juIFOTD9FskTwY4mszk8bSEbEOmyHNlQKqqXOHjCjeIBGQfC0AVhZz5Ho4mB
1gcyaDDfmDoHaC3LPlEckwKAeU/opFjtKconJe1AgGCpcsINOGtEI3x9WpuzFZRn4GYJhApXOfly
++S6/ptKrqXOxdhSpmnxTwhBQU4Jurhuiljbezu6TZkDNJY4QVYWwozqI/HcuteOCT0B3UEPKtNe
TxT/WO9HmGbyHYBaaSaVg3UaJLSuLXI2uhdemHUNjg2C4BNu+Vo8qNDrjkgMBhBueQ1wtDUsQ/1P
TlbLx5TdNQ74s5fIh+NX/jbsVftDb1R6R8YWJOMTKla8HokooCE4ylOPilwaF6QfEJVY74S+7VAu
kmwbzR5gy1NTMmCi+mal5fgDAUmeRwKJsWPmLOuCm9WkkgjyASPP7YomHiEMu42m3+70x6EssCG+
7q5RmXvLKgexRrLhhYZ9Y02iFY44BjaifR4YsgqARKItk/jaZg6nUSCMkdRBjZ0IQK+IzuvH0qCr
S0dZI4Qce0zalxxs222zAW9kKCAYq1FtDRRkRwWoW+/BWnKupFSol9qqKwVmXTbGve7yQRk9kXf9
7yiG/TWb/KEaT/IpcN/iB0cAh0zX4dTRS1bbHPM6tz+8NrjntG3yVl9CWeI9i9viTdJIMcqCYoeI
Qc2qLvUG69zSdfTBnMqm8fb3GGmBPXHlLUgBkueNJW904QBOHJWWZna5mbXxhYXoo9hJZMrtHMmx
NMLKe1l2N57dPzNs9PSJ5ltuMnxCBit41Bf/3NVIT2st5d+DYopyynwoc7YGB2Jp6ypaywEWE0cn
nsW0pTaruQ9m4G/P8W2pMxsnVf6XiR1TqHQZ/VczAKBpGSamTh20E+xrvWy4oKzmUS5uVfbYrxJh
oBaGK7FA9VtGSiUYhW7+Z4/PFEUUbt3efNUgc6NC/dVcFyzxucx56O73ML3zFKk2Ia9RQLyAeAZP
qWhDA4F3ZEX6Y5BOFPGhtvq/iSAeP5GixDta1qvo506PHkJ7AzNZsUcpBdt1FOzR+PcdFBdc76AX
F/ypHTtCx5v5FNx/vQlOo+j/Oh3aszEykJt4qec7w1en7PPoQP4Lm33GrH3xVoNMz1tuExdJDGsv
jxDAh3xBeU+gD7idRMpuVwQe2nFACvgLBncp+PZjFHrSQ2yAIWepKJ5H1v2ayeOm0Js8LypSbvKd
Km/TjIzvABgdNXXNZqQWrFaPW82cPW5MIdieVqMFyLSweXN043rOu6OX7dmxREzVBWEHUF0VsAAL
r2O17KkS8bUHFEiIMisGzrIOMc/STfrPju27EC9R+OwarMq7eGjrnjY62hwsfV8/0btBs21cHkLx
5+/5Iui2dX10aN+HeD0B3gQjK1v1K7sMubvsd6fYO5f5nOr58uN7DEoAraWo03NIqHmoOE/szaJ9
fLpFIpj5+981IcUSuXX14p6VgMheNvKRwvtHMB81289JDkCHjMcXmmnPDYenOdGjge9xsHkizVAJ
zGngiaDQfDnkW/5Ot1k1ineiLwJ5BRW2ZgE/fjTTRc4Mo2xwEY7NNzh3IifURhXfJpFc/3qulEDk
gQWCcek8Q82LBs3JJVvDClEAwS8znS/wRTZ/Y4DAv6Isy/zTTjmj8t4I2zXjNmYt3sXdHef2ODNl
oO3Gjk8eAuF/Rzg26qH1rD+P3rTcU63aYnACSeDPumcpI4Ki7PPfRIDVi/Pp73QIqbGHq+eVIx6a
loDPwd25aAb1swc7qxRP1oclrNlOhDSt6sMZzHiuDKs5wzl+YhB073zBVj+gAcPujUmFkLEsUtYg
OPTqkJZHkSsf8qNSodIZh+jxQyW+0w92bnupuMDEwrTKi7UUjeR9j4OEuxqyD8DfsKzbdpOwYfXL
YHOjzBkq6owIc3V/AiN/MM5m0HDOVt9+I9eCDxdfzc1/Dc4SRGxYhevwjh6eBpFzEWRvHzT9Gndw
NH5/CLCPudJx2O0561/Gx5gxw19NHE1ULTUiLc1hBLbcYmbeTY5lCsIM36/xT3kO/BeV/CnfHu49
C6+d89aXohKIyhXyC/P/VkIzHSTSxQIhlzF6gAUtv7yu3X0dNA3C7mX0qarllaPDWMkuAUSJ+InH
5yoYsZqRb+/WuSRfs8Ttg7kt52L6WEYtj502O7Ejq7s4/gZW3MA/cFDxSwvvvikSnVbIhSRviuwY
5EARXHaEmGuu/P95VwECVGLr6GJX7SkSTxYeaLJFPz8nAb0o9CGB/6ZoMvqnZcqgznhI3K6H+5O7
pEL8wkxtKGtVbh+qGoIPnPJ4vexPNUZ4i+ZQ/6CGV/BwOZRq9Kj+OKDHUI/qj/dBX2mGVxmEiAKU
ia7RqJNJTBGh1jrSj8ogG5LV260vcjRGyHQwz05RbW5fswPRjOCwdoCzb13ez7YIM5ulztnWk4f1
sJ17Xg2kvNUXPWForUR+CbwXN4x0VSt5ZsxF+V6SYwGV0pN8/fUINM4mhHHS7ZX8zJIKSgDGFLxA
yiBa3Rlq4m0PDkrZ5YpYbZ3Hw+zjAYbpd5tlJR/n7yv7r89PvneKma9b2WjWZkzC2b1Gbn3Aggfc
TBVsag9iYNzGAFKMuf7dxkfMu+VkTT/V1V/SuATZkYN8um8nx2faJz/JrdFgUmZktkAO+6GeQblN
/XhbMgmyyivo0EUQRQF5KjMk2WQXRpF4sgJItbvRetqu4bJcx3AbM97TtfQzR5hN8TKhPec8OOLi
8K4AZKLvQrJgCmDgGhM4hfimBu36YTnbClv5ivWXzUMRyNSH/RQ3V3HIa0UzXKFcDq8L7j1KMke1
yGHGyYUUCEKhDUbUYI3ziVNklp4QyRryc9AuU6xsiB2DP/QfuYwq9hf28+D968L5d/YMXG1Dkegz
7qhuNKHMVU3URZhkpyNVUEQpXGVBVC6FdP089CYTg8ex0ZPtjvRrXSAYb72PpJnjFG4otBeY2mDP
7QblTLyA+lLMoP+e6X/4n4Q/A2Idkp7IiVgwzp4g9wugVSS0Kf1M7QNyP5dBzofBqdB6JHut6F1j
idwE9rYfjFx/RmJUH7cZKyfPdwaxzaNOgKt/wox6Pys1zDA1tMkH86G0lW824iT6WPCzqlhZZdEk
sl4T2jD6NelkcqP+uehmZjPwHNxADt1PH6WyEpGyb6FFwq3XoIL6uYdq1a6+zWu2hX3K9ZPbUwv3
pGLcjLY0HIT9D9w6oVkDXDGhRCaLb/hv3a7PaBWfLbV+y+f7FxMuul6aTpnhMbPDCBPm/YaBa+Sg
iFV9EWrlkZSpUvhm4m8Fq1MOrJ7otDwGw3ZxinO1vUrakO6YSSIDerMwghkEHGQYcGLqiNg36UJn
Hj8i1zVvW6l2Kcy2Ik8JActCg4QTRqW5S/GzN0b3DYp+Jxlbw/9AutSyinZxNTfbpctmVuxRAI8c
w6OtJEZMrVtmWY58y00BeVbGXWOlI810iHr+VTJG4RmCOLHrASMKpCnHTqXaI/7OeMungwyaiCQK
hQjiXV7Bk8vFRMz6JcFiQjx64SzcxP1TyoR1I0r+/Ii7od2Jteryv5xyVwFFJijPUutVn0efuptu
1oR96pPaPqoq/E7yIAnodjbtPEfflDteTyuLy5JhrwTb1MM+sLTyQ2O3Oghk2wpIYNXvabdppJ9f
zvk7DTqwKJLlYeZ4ChYlvwMEhA8G8w1r8vt1pBEixeabYz75Uom/0R2gzCsMa2/GtvGA5k9nT9Lf
wXS+SR4m0FVz2YY88uuLGCKwZRoLriAoqztnZSz/MrCVbNDXH2OCWFdcbvhgTPWHg4V26BtvO9ex
lL5kVCE8J2xI5DVmGFE24XlmrZyHaer82qH3/saOD8IqtVrlI2bm+invR+snn+B18q7S0TVsSlR3
nfpZTaEYSntHUVYyVPqi0LwKjvZ4L9pASMMe6v3nvjYY8n1EvbS8+QiKaEIewYzO+zxAjmt3H8ig
yHszbdNHPgA2DyHTM/Rkc7eJtTRvc1IfZHJk1EgjqN+9fJnS+xA8CzaiJ1+S7Yq+1m5D611FIoNU
bEuFUlu9Ul3TLQVJoY0mDw27TIrGgxdJICG2FJcr6aFghwl12h3hlPod4Bq7s+WUVHU04rq0mOaD
Be/EnbY63iQgFCQjfM9c3ppClov/gAodbj92vKAtgri/NL4y8anHhqUA6a7j/6CFBW4Jy92xl7yw
dOFN0FrmG2EUWVhzBkGcP+s1I15K/D/Cfy9e1PAEFldNbp/pcwlybDLmjGp3CD8fnuBOIVMyLMnq
hkJG3SFFRIIeDJSy4V82d1Jo4D83umqBxCVZJ4mguST4ssaXkFKsZNONQC6J7vXKK9B0M4OSAcBw
XHb916CEB2dKmaFdZ7ONH7vAOu4Y6LIZ1YLOkH2d5rdjheaN+CA82hb7JtfPAixzEBk1QuF6uzdD
5jWCwQCf1nR7UzTdcJgPzWfdchUd12+eothXAwbhzvNjjbd/hHviQ1FEoKqos0kNWeq2y4Q80RD0
ha4l0HxUrhgYodofjaoClMBbaMRsWvZO2OgfDrz25i9lO0V0noMdJrLmAPuQm3nBX8bh8Tcw5WG3
zpgGAYuIQW4+MoB78K99eRto1Tan7nm0pbajYpseE0s3JGxYdaStHIsx6vpfamen2DWm2Ryl38uH
v2zy7UEO0EAH8RdwL1STTMjHKR9sF1zN8TRq4Gl6gIH5x82S1fJ6NBoTrTodu63XHyov/NB9dyld
rLSJcJn2CiRGqtkYSvzazeCC2bnZICMAbnX6mVi/3BdQ0P765Z4mzrkuR34zyZuzdDcaua3Mon3Q
NSzAfcZYLBocZH6vinMqYbSEG/Y29Azp6qWw32SptVq3XIaaPArzMhzBu7DCyXQ26hBs4tNdITUE
cTKaDq9PgcM8ysisxtiJ27Tha3TRhu4VRYJ8AZngnkoo1pWX88GKDeruAG9mbqiYxpqSUks9RgMQ
V7dQRoBVLmPR/OcRmQg7wVBpeIZ9CzFcLL6mtF1jMQAcSuiEDlZv6dIA72j58YvlOvLmU+fpK2as
8lzp3GTf9aiuYg7+ccLSezJUQtejogKqVAdrMffk6+twnySdc9yA9WW+5mNHllwkmq42xcyKc5tX
GF9NFqYPGzkwi/jGiBQAnYrmujyHELsiBJhx1oUl18nbIjJ71BAdlg3K8ws83yicOxooZEnBrxFN
AZxxO9+WMKZ7eMc04gFepG1mUJeXWBCh2L6WfvCDvr01VXpfB1br0uDl2m5IUUY5rcECGGTp9NM7
guWraVE0H0rgo9qjTD7xzNMlFuIj+mdMSm1z60L21fHnPgzkGmVonx1FKVjEFcbhpPEJMNL0MYi9
Py/af11UE9yTvtjXasu+DkaEgAixGBPTIJEab2B7HhFYx3FzWqfTZVokbU6wx0Ql2ns+Kpc5hpip
wsDcGUsWGg43B6s1G5kgh6KJrcDFYJ7ykSXzBsl6T+DDLiqEvnLMMfHVbKYb6/79AcJmrU68bnrB
uqzNXPVLMHpwBaAXcqVmylmMb0xtpQfRuVQzRuwd5DbEukbIlYsRsq4bOLiEYGHnhFT/BoTZ7IOK
gguJnaXaqCwbr7eMQmGZoSvU/IMzLL+aR6KS1nhX5xTJVJT1sLgfCQgkaOOR/UpleliFe3muDRJD
tFLO30OXyBteud0T6Ebqih3d5nBRCd3UMfrMfRRljsH1g5dRQJKF9CwQF0qcyn1dqwjTqV8oFt23
HRtUh48e3T6DghJ6GUjvL8WX1GTfeGDvdL0K3PqlwDJ0wpHAJqBxHnySM9Kwui2p7B6jdQI/2W9M
Ytk4s4JkBW/DK5XwsAlf2SRhirH+iAXYDU8ePmYXzLMaJ8WVXQYuNuLTLrkyINIEg94PwWm34Fml
vhp81vijK8VH7GAx4mEvYhNOgaxkFZVnCc3mi6GmzYtP/xU9jWoMG1R52luXMCkGmmAMFSeR5zaQ
oAuO+gIJTVS89yiH6zCENx4xt3CJh7gvxYuGBRTXk3iYcBzO7/HZhzyJJzrCVmhrmpweLbXbbTx8
x4IlBLbI4CZL2E4JLAVbaTgUXg0dG9p3FebJPvFpB/xKp9LcRLMhbDkf0nNpPMYqDmxawLgYhQUj
eJyMA6ShlrrlLrw6ZoNnx8f0ZwQq7d6mj3shq7Wn8SeudRTgJSq53bTGWhBK3lJJyEU9ZQUXPlxA
ikrvG65KGVHgbQlQteL9tgBfqa65K+qr3e2jG+0wPyKU7YEdeRgzOMk6oW4vjsGHkQY7fmambJeM
fe7a+tagdJdAgD6Uy+wRPqoSFlHZyOQ9EBkB34TXs0c8wgY4B1RFYUMjftxgVksJpbxbvo+WKLqC
KZd0tw6aUIm6f7kx6J31Pr5ZeCwVpqvN5H8/NVVw2/ahEgk2DS5wvmOoyb5fJS8MfP1UdEVqEs3X
xNhXum2upd/ejSMF92R8pkak2yf0OYckBoKMIoSFzhRRyLfcniWTm8jGea1ZvvZSgDFBgjhyXcPy
eS4kESN0bFiszlzy675P5ZoVFkVjq7ImSscsDB/Ke1EJc4/d9JbM15qfM72lULTNj1pLoc4RF7UR
8JTUvrJ+JPjenoYMrQ1/0+dYGAi2cwoNX9aSTcjziMQDobPqqVzS2RrFmfxAJLka0H3kiQ+JCE/t
DFxtti05//6mS8Lf3YR9k9o96SnxWv+QaOeC05Q2Rhb4N5wrtorN3SnZKpoEEeSA2xA9eWhYKqRY
qUBLWcxh6ZN6caZc7tJAgzuIAFuocP5JoHWjBKARrWFJTFXrwS4a1tY1FPCoYxVF7+bWMWRgKl2g
IzcKlarEizelUSeXZRFx9/pzuw85MAU3UW/k+nbknfZB5LyDfySOim49ImIFwHB7IHl6/i+IT6nK
thcO0Uof+39njOr+fuI33S+lb+wxN9T3qc0pCZf+UPqEA6HHpE058BNWoNAjSwkuzyBoRXPKuZk3
SanrEOpkK1F74SBtmc34z2/GqIYtTNEOdo2Dxrh85pvl7kaM1XTpEkw0denIr1xStLuzFJPrtEsD
kpozJMsc9a86i9kC5mh17/Lr8QkxF7tV7Gi1qdWQSJKBmbrMjKWp9QXzkD9YVb95EPuHBA5VZFhI
ZYEqK2P1cUwpdc/YGpBhnscZqHclH/IUwzD8jSe7PccO3Usvw4xLz0ltVCsLwculGP4De5iT81e0
jqSyllWNWMnWrcwvQkaRK+sZeVDEznY3OtnstmM4Xfu7iy2MNFoDLFGVh1hhG+AdimdfhvudUJfE
LINSYaJ8DLzNaCGYoAZyE3HZAW/rfchtJxyDT4Y+58fWrrkQflBySjpqSfknSwz3/GZphzjDfkVE
aLsncczq2Kqrn1OWa9UNA5O5J3fCC7djX1RKqT+XscHqvBFB2FratWZ9eADwuoVpRxCWwo9D0o/8
EHVlShWgVsCblYIzN8Rqr7dPbFdNdDXG0tkq/M80W8xnvCj9iw9BbdfDjTyFiX0wQNvS7/5qaql/
hmMmL05aIDLSrrp8np+Y4oqQLApbf9hOdaNzL7p8O9Guk12BZTf/HrFdp7JxKdHttVq27qfy1d1E
gin/YG/j2ZUK4PR5CVXH2PKT/k3xFNypyJJ9ecBjiwoa6xpw4kDOOtE4mWwsnZdHw0ZHmi5q7OEN
SRh0mCJLsMId4DQa9OVWdm/x5/1+bM38bSpc/zwLlsvoczh1dG3zIjJZS03kYhZTtxxTAqDWBpJ2
OXNIPYsS9OTo9Ds2IqXrAs2PUFQtlUZbFqCXAeNMwLWH1lVQ0axpIYoaPDtw6JivlOFGd/PXbXwQ
ROIW+RLYa5+mv0UqrpD0fIuv/bavzcbJXsDxIn6ZywOPHKufPYL9cGFRl0lmyL7PfucPvGiva+3Q
cqvXrX23gxrhxBbwKfvs2sXbXpy/5y6qGrbbEut+exE+NQfm/prJBswy94zKKx1+SCK2XB9pfyqX
IGGf+ZSCF6MprPqdxoH2SCExz95uuTEief9hPmEO7ACgUwPKCgtBxOXn5FI/nTVkZ+oFmex/sGy8
N/66iBbm19sZDno39RemD9gIi7P1RYfNn0wIQPWQWdEat2ymwXK7g4HQpc1Pi3+PZ2b7MDGiX9zR
La3RmNvMOUbFawoK3h0skJhz8UmcfBYPKGRVUpzYQU/FQsJklZpRmJTkIS1SWBz4Y6EiWptWzpkO
xlAjdiJk/NlowS+zTja9kwQHdgjWpZCFF7HETuYUx1WoqF6xl9EeA+q6tR1QjFZ9s0F4m4Rfd25/
UtGr0bfsBvGL+c/k/uMvE5qR8TCYrshrxQJxnBpV5rAdhcvS4aUKUNFxWaxGpfRmdJchnaWRVdn6
2gwn3Pxsuj/3CbCAyFOCpNWkz7x8qkjpJQGXMX3mdIOqtbBqUmH7sMpUfLL27XRWVKRLAyH11lTJ
FcZM8XCA6LODCtbqkbDm9cyHMGms2kGRkxfZk71INV71+v47hzg8EYgMLLc/N3JELozgq+/xY2h/
ikhYQuhr6KRvdox6OghuQOQLTJjQWL3w3OoO0Wg+VOUd5H4vkNRQ8e1Org7amgnKr3aHUiww5XUO
o5mQesRVSL2CaQI8lRufzdbY3IVJyPYfTGE48Xee20KbSzi5R1PnkbzlKJilPraDZ10hCdTUylh9
7rNSA3wiQj3AuxU/vuu5uAfBChH7lAiScTpMIjqf39PRSOedrKzuN/dUlWSQY2iG0PoFr10R6J99
JKUdoBsGC0p2u6d18HUbEEmKB5q3ATdfi4nsGTrK3eRKJbw0GyWQYO7yOkmHCR8zYBdG4pYMKCUd
my+sCvnWhu67FtMlKTSn//zWsm8185x8TQQTQsxZFFba9WwpllptNwzHFAnlWk4Kj+I4k3VDbjWh
P78duWyVGOr74m/ksT3C0nvAUiMOVMh4MdnE/Oi+SH0FufiUfeTx1ZB7IU143rubVHFE3DjYPnd6
xq0lFUuMtadoKhQb0lOW58F5dUgleE3M0oWvOYsyqw338xSh+/8NGqDIJzO975CF0nVIZtxNcEns
lbF5iM2VIjj07JpaBHissMzT2gm/AQx0bSjEyBUfWvLyeopKchnlkHTXnQDN+nD0Q7X7yoeK5qxL
hZ4kRvTDYFLsorfh0jscWmskCubqD3wq6Iyr+h8hIVuXGW7bYm4PaR+unCg2lSns2xMn2ua6vNhP
NQf9rRyyaBFFHHlvex6Hu/pU1c0J39hD9G3/Rr/7qYq1oPsjY17vXmI70Mh1bESwGQzUHvmDtjPv
BL+BxENHMwUhxJH/tEgVQUlkkO0fwy3gfv/XkDF3tpmbOlJfvW7Uc42yvtPjtlsVzUuxWrWgleWr
Kg8t1q4+qm6mPF6CDkpkG78qWs42dMDBq7Tkyk1sBoRiozb8cO4XpUpwErJlR8eOvW+svkhhsCOI
dgsUftG8XmulbUfBOqCxlbIt6QeN24r+2WWU7OMxcEBRwCjdbuYnlRWIFyp2jm7zbGmm/vEOPhM9
H5lwQgVzKRW6Wn/R6HWbqubQKGhMMf/5rFZ+Qgoc+L9o84OcXx9so10PWjXn74AclVlxYbu1h/7t
whdo4+h8IcC39WOyQ/gejlkRnuKs+XzDpgZ9zf0EFyjOExXtZqNfna6wcfnZ3Cg1p2/U126seqju
Uggc/Y/xIBomRbgsmsBHyRWU6oTuZMlJh4inZ5ZEHn361DLulCt4rlkwOEmpB4HUW855QYCKY1Qe
W4nA2P+EDx7wwkWc4yVpC8R6cDDMknWNNH/J6HpgiOFhILh93KWUryVHgCbY+/ZOXP0a39AXdw1B
TBNrjG7Bu48Uaa331140lXDLPofgXXKgMo9UTNrMOQjAPh+tOTUz9U4b/r4eOfPEGg+ffwsbFAh7
Y0CFN77OrMYhk6cuTdGgUD2Jyt5RqCvevrBTJ4Z1bR3/Nm8iNTuW1JRgrgvqbvXgv0NoVEwbP+gc
Fi6T5hmDUqAqJLRG81yYZIYjLoGqlnFbjJKvU4Lh3HzV5QtWGavugX16hbi36FwbybpLVake3gVc
nD5bWir3U05EFGW/SrtmMy0ARae5XTAsDHpIGC7T6ECG52+5HahLBfGHI1jnAkgNnBkkY6mTRbG2
M+Ux+LjkQjR3JRFF1M7zBrldglg1IassOQZtd0pryx8fozPPLfE7o4Z18GTEQYgerfJ1BEAfR+JW
nso8JeNe/K6i7D4vzfbjzDUmIm8UENjmh6/IvHkg4A11zfpwuOZqEpshMDRhQ9ZZiB/FWTsrnxLT
7LtFFLPOEbf4wzwZVvh3izGNFNttFUBvF1kLqBPIchHLxf4PCYfTOOkVreWGaPvjZZCbGz3qs0Op
vcKVXAwrinxAgEvMBt6mp2XJwo3e7LFlRZaoWuGh4SrTH4yseddajgZH+JhK4g8BF5x+C6CUJKgL
OhnGFIuWBpFthH8YytvDNoHvWfTSmd46lc2XAUXRyCH5gSGNx4VFwiqbM6tKQFbpoxKNe2IMDrJj
49qq8z8NiO+5R/GcPowL4/5ttlZWE8OGFo0tEqVi2PxECita+P0yCjkqTeWi6URI1nna2l4VsI98
eT7k1S4trmz3Ou1CLp49gGjDfbRrqXe4/7cMLFmP1OTI9rktjVooH4WPp0mhgx0DehsgI0+oxQQy
15rShV6gFulutYQsFXD395mjeVniTZfo1m5cQsdm1qDoRklRKOeKtuWc2HezPwESmiyeZ4xht2jG
r3GnOQYXmGWb+oMVhKfAid49DB4V1+ofwYSxP0ubgF+qSPF6bEgX1mfD3lcxTTJsEX3fgqZtwVmT
5ROiXUVuG2iYBuv4l2AydPadiK3ilnkeoJfSW8mGtS5XgPcUfBE6wEdGrwne4h0gHeBx3+FGRlT3
35F94uPuBeeYEj+9feveruvtnHV6srrm27gZazemNStdAviOn5X3RoX9P/k5vt94h3OPNtoWnRsI
Jf1UNuoedbFVwIdZVpHDOv8fyLjMLNIOIH52sevcQlP3D1Sw0rxmyHonBsA5565y41fq6Nvpm+rd
/e1OMUfx2vtDxp7KGrNXZLxoXg4xsFYlCIEBSECfZtgEPcyATkuEu+8BSHcGNeAcE9HPFTKU5HwG
d3fki6NgaLueSXtrtKlNmTIAaje8/zJ9Ly+8uEUX4ZRNWIGLY9Nl2vW8bXeYN6JKuhBhycBWeVBW
1s+GTRssCRiShlG/jQ8410lX8nYhlfND7HOMwAm6dywFRiMZkHp0sK7EdWKMEGEbcKCrdhjwsFVm
a9Js5AbReP9To8SkE47miuKsR292If08r1iki2Bue2NgLXdlxnQ0Y/K/z4HuEVhSlyFPodN6vv34
t0snB9rHInPH4L+1lnKpDaS1BkTPlVsJKitKVrHB/xrTQdFkb1f/XqhovzeTSmt3a2p4OBGbFjus
1L7TKoaNzocWWBpsNfYh6w55f1MvrYyRKuq90lsXtFps4CrVWMcxE9pgwSydR7cZ8SCALca7v5kz
Z6koFF4hV8PlYawCy/NAezENY1VkCp1tt5raWfXYJzuryBhl+eTxtvluSWJMtIExihW8osGU6bhd
6dGIdJtUioEQXcY6/onnOP9KzxZ6u/xAZeK++Wg2s5i2m0RNLXaOCry7XcGUBDrlBn+1MTSEUvG7
jkEG72tFGQVW6opKHafQUw+OWQ3f66+Ee48V4G08TsTax0tQCvdafEQ3af8+HQkjrQJAXz3u8B7P
vxhNmjfyWyOqkveHJR5Sv1MhMLkX5g6PDVYOqnX0iiQx31De7lC8EeIlGlf+d0V+Be3kpd1G/pRJ
3eGNk+f4VmFRQRz7ODP76laBk0QiQ7shH2X4i9WZ5StEF9tBo+SfIK6qVlgFtcU+ndZ0UZ60aZI/
iFa8Rqc4tjJenW6ywnYjyvtAWW2IPoHGO81taa7/Fw/4W3NiuNlS7iAER/E2mcOU9TJ90X5DlNvD
hwSHft5UfJX8W5QcYsWxv7MirmHutPStmNKyudpNihYhnQfBEHs/fTXIq94sTb6pPy4Z615hcpb0
Ow4kGASBnaQuhEmGEWzaeHGbPVVfFwWoX/NZs5boy6pbxQBtslKaqOqC8oNrkxCLW2KCUdIM3KVl
OjyaBnTy4e3mSafKKp4bymf9vcYY8krS9yARnkgfRXvv29x1My6zV9cgY38BI2zO2gky4KnWJteI
h5h7bPBk+8LZaxqXILLHR/ZK5DZzedbpVz+WC1js4Jv+MQItnQ2xyFoLtw8c7w4b7gMOfVb3DQ+C
OnEiaZMbJe0b40YF+nNaSVJWO0BwvvLPTDcqU/KLLTQD78hk/aSYBu+NJ1F8WePunFO+tW3JB9cq
JOurTp4Ye/jsKCB4DnqcFBE6US8aOqAhk0V64VlhLOLevTLn9h+AUsm1iz7cFVZpc8YRWcFDmvy8
M+5dz11kLPt7SXytVNXuqJgEzqcvb+6QZe6JUHXAPg/tQ3jaGH0Q2D3vRvV2EG711cuychu0MZlL
Tm6A8MjnjzUA3ggruPUsAqRtWcCKWf1ND7ErWLxdYZq2AZqI8/uBqFVGfaO8FEaGR7DbGvCL7vAw
G9RAImUKtVztISVM0DRQlVFfIgPLt2XDC90CkTluU52cK4KIu/AJ1S8i3FBPmZuSqvPaxJsE7omu
uJjPBvQTRGLETQdt8rY1vnmgvnu83lV3LdIvkxdqc9K5HNyY9DB3itARccs+SN8oU5t8SnUmVH6A
eWyfjYtX835kSJli+HhIdvbkXdbkLQFbUnQxZgWFB56SNV8Em9+t7Kz0I2s3p7zuHwABY6vrsG0N
Hgdp6UKfqGlxZIPquWq0mkRvJfFP+cWKHngaLy1TTjxvIl1nhpsc6eEf4/Dt2ZzADCJYjFVTd6+C
nnMlLcZJrIsay5uZbmvwz9IVSHt1n6ssy0Gfy8pBGseBo1OrgMEP2E9gyARVn4gTef+LDaKUg+f6
bveevzkgB0BTYwCvaMrkyt01P8FX9rcKGZjlyAPKiGjy5LM1036Ig8WZmQgaN2ZxqwGuvuscGHSD
MOYTWgLYx30cbYu1ow9ftbWV/CFPchJ/6gngxJSSLILlK+p4v60VSfMNYlDLpIN8Dv+6JgZURcCO
tec9ettpuCSmZKCTdSfQz+2T6Q4xIcde4dAAGoVu3ov8FZjCXG4UW9I7JMdKeTWin2e2Ql4AoYiP
T2NPQ8z3IYyU0+DBbxZ11OxLaORyaIdrn0+yKOwWk1SAlK6QPCwLa30rpXCUL4w0S1Tz9CM7iD4o
j1qoJ4ZMS4RPOeXQmjfJV5Bw0H2jgSQQBX4stSjtA556wUWzSeg0BxP2SjdsHz2sE/w5GaXgbzM0
9yG6CH7HYI1Lv7ItLSqHmzn6E/2+5MvEAvgnz627CSFBuYALD2jYRcsQWmtw4pg5sgx9Ksc3un2B
X6Fpp1QVm8KZZyAs/+t2MPd4IEY/pyAfUwQ7FABcS7kDRzLcH91zNIyfCN7CnsMz0C90fa8EHYMO
/R5AKwblQIhCk2Pi640uz7wei+PQagcyRBVIrJ0lnI39tLe7fYvQIRc2H+ExoYviAHDEFeztx1v9
MPVI89qSYPYYMJvQs847+rgLaTAlCSQWllZZ8yqYDnluquSEBevoCnyaOLttKVZrYZOGMmjbV2Lh
+f8khCtZF40TK0gz5JZUyrblR2bXtV5PXs/0n3hcxS8bp2OmxKhiCyzK6zU0qaEuxflLanRn0wVu
E+z5IIxKQptDr+nc8nS6VDKHVqFovqBN5C5o2Tih3PWUHi0mcO3CykzN5qVCqEyesqiva7v/sxSm
Gt1pYSSvxSBehjE6fGlniiqEY1KNm3yTNExky6xJ7S46nLKE3pdz3ATJCUhhzdgGUFcZzmdYPMAe
DS+AV+/zOOeR44GVHnwbO93H7qlrhwY2sJq4f7eQ9GO074vHUsL55WQ349sW/jPUg5i//VgDfjuK
i0h3HrmyKNK8SSepdmsELivaPhwSbMV8LmWixX67dDXL3tQTI/eY2B5SwZOf+Imv6A+i+lE047du
S7PSWrOvWPlfFqEJtO+mEokxsx1oW27FshC7RT9CBdJmFKUUhLwi+TblqXpNrfOqiom6UxZJhU+4
QIL4X6Ohao2T8+zKUCkBOHzkbzsKZmlfc/L8voT/piUMNbeRZgWr2H2wrJYMKFjEBHffUgSQcEwP
GkTJna/WDVIVRRs+U5VTB6fyFPfHP2FHEhCDBFUjXadC1EKLkk2Bdq5nJDA1QsO6bSdYBE7mbPjN
xMuFQCUzPFWzyDspyGF2yh7Jf1mtwFA88sJ26aPtjA2faaTF4CwHegSNESwlPgIAhmMYOOkM4cM1
rvz7SQx1O9euJnFIfDCcLnfGDRqFUDKPmQbjjXNsiFUl4SSCXv5qN5D3esqYeM6pyqJWgz2MFD9X
w9Rs1ZPk96lIcapZSl8Z5kxKRGtxw8HH7k61Y1t4pMzhq1x9Q3hgS+iFFejJaP7DzuMN/sVrDthS
CyR93yIr5jFzBPQeHINx+nqRqFHUv6/qavB0W3Oj+WnkoeEuJmZB6cMulAyqWPf6qLCvZd9PY/pc
HOYOi/Q39nm2ke4HZqd6fKo0CbE4UyEsVQj+22IGxQ+FYMe4j59pglHFPo8PAIkuMf3PLitK7wJT
nC/XORLh2514p83hYkFUcfl12r44cVc5KdaTnn6QE0j6J3gYdgX9sa7myf8xrbjdMurE8qNHwS5Y
VkHgRXnwyKOdosZFnbGWj4r1osZa5yGlsdmLfU4g6sqNsRLE3fixqd2s2GXUnxrMD+i30xaGIOKL
gTxdyL/OHZn0dF8TX+OF70XEmo6sXHX8M9IplalMgHXIxfzttGOhuPWn++4iJ+PzYDuJDRaV4Gcu
jDIhmhu4CZAGfBcYL1U85cxasT/P3Y5hkxjqSOjwJIkht89jOG0/s7M/XKWMtd0+ChxD2YQnxAjB
IGBcNOGHJYQVAekQgA8HlYesUwIm5V889rnXSnWmIQQPpNWfPRyD0Dpj+LXToz1v8WMG3aaDG+p6
IU1rURUnv3jHr5s13Xx9dzpkUTqshGPoZfADUH7UXEZh6VMIDhhbnZUnHfW1WplB5ZUSOKJQ+YRw
2qjh+XhqMZEgEwRis8ivhyJXvNLnkojjlFV+JYPMv4KD8y5m0Rx9/lQjWnt8LUTMO6MHW8oAyoIG
Rpd+qlqq7wYs6ShpmGUACyB/ht77Njmn1zb94bFr9ZRy8Adxr2GO/Ngi3WkoOWheBOQABpuL/IS3
GMD1vZ4cOSo4pHNhZ10GldO/D+RBFf2mKVtHLGT0mvpF4mJxF+4AyZJdM+IgUDRIbG+dTUNVBPcS
4Vuk1bXkO9FoyDU2aYBUHU2Hwk0jVbYZW+k3Ei+Mhd+65RT+gG7jKv2aj1HnGNZjlyG2qMVrXbn1
LvzKdBKEbRsxIutCVqRWG5nCdMaiKBEInnZi9ib0IiM9gPpp5ieNj5akEjo5HVAAUC+zgKNvrzGP
NDQsAt3/vOhMZvS/VlYjxCrcTdKa8zOeZQwn9pb7AAFB5uaCNDXNetdPqomOmIB3uerQfRPySTLv
85fd7HTl5ggUcztTr3Z4LVShlW9JAdx2T1L2kpwewfKXSBwJgcCffL8+S0UlAdEXyNl/bBYL6Yhk
FrcPrEq1Lb/C9CzeovbTRGEMewye66nnJL5zx0M5fbuLS2X+zoz69EpZRpfooNTw7g+BNnHQcUHA
avpyADugsR+DqnB87YYFyf4q+BMnBLk+TMaAh/OJ6pWV+ViLuRB9I6ctlfUZzTUdGgBhgfjN8R9G
lNZ22/IBP4F8Hmv00JDJIqvO0W/rD3jYUtE1xSSWATZrAVhuonzKKeW/y/XXuTdWsVJWgyn7BsHQ
H/RSAR4tu1jfFkKWfWpRWEXs46AO75hhdsh7isqdJCKnieBhPbLfz41toCbOmfTDJLMuSna0ImKq
TGywG4VVSzG4TJIK/4rkGQEUhU3ogvDmMNijDSl74W+aMD6VNn+YU7jGg5pB5H9wSVD2KMJ86R8C
LAHHCe5gVHGhtFlaroK1tiAXirMlMMo2oiuyqwKcc6xD6I/WTg+Yeu6vJyqEmbFmeUydUKQC1HIC
L2X+vjScxgM1qiYRpke29HbwNjT164BwgbdW0ePClm5r5OSpKobgjTO1PcU0D/rOwQ73tcHgPCb6
ehzARyPs2dJSxsQ1FK3EhIjIr+zpYa02MazOaEPnsu6+ujV5YDT7RWhO5aYWZM7NPCG0TlL/zvb7
/E+nSbLDol69tvB7BJv+pdpNTuz8FUgPkOjZpv48FE/7S8kQglmoL0LwrL+UCNq92P5aAw1emK/a
VGpC2TlI7aUcxOot7hlX0tsUqXh3v7ipIzso7qd7z/xpbQog3TuNB/qzXlZelA9mN2g16wOsBFRA
7Gev4JnVTUJTS/fNraeqDT9IUSbWfwox2Iin097ZMM2SKJW35Hmlx/N6Wm02MQAxLz60KN3n5/U8
1v8Hqfnpt3tqeX1/Ar4mmh8PvL6RslGcfONmDxMsbUvoc2Dlq9+YQ8DkMGUI1ijOpaF+ELRZlhSZ
QUwzXM8qo06tkynNqJ7RUmEN/XsrDFd12YC+2i5EZZee43KstW+al86eM5iVth2oFsmDE/qoxLss
KlLdWxTSlizjtIyMWlW7i99UJCoJ69fG58YeBOmiLS0uk56HsDVqaS2Th0k919qtdq4lhf0qAQiz
YPFIez0oO2O8TPaw3OBQBOSGlzojrFhCXX2hQRpzx4usNgJu3itn9PGbfudRuR0FusJ9cilBxqJW
jOyQr2DNFbLqvAIDy6hmrjMtQZVeDjasfR+O/wuRdhrr1X3vK98AZgu9y8DfwdkJPgBx3/N930xo
eY7jSB++PPkLLXJfm5KnMdRysMBzDPnd5G8ntsl8D7NufSNnPF+6pK1KewmRn+jVc6HB50Tvxfav
TLSn1gzznMKLSgLCxHZATb4SX0wVPJ9EsV/pIxy6m2D1/h2NM2rXYpNhCBJN8hJa7RoX9sHQto1d
vVLwa5n21tpGqhmWrnXDnb+RTrIt05qFs1vp5XEuGVG6uO5xDsPboQlqN7zGf1IXCWbv0UeDYexY
T2khsHZLLix/7aXoA98uJUtRJ7Reu7j5GVzcZ+ebNVEJoxoj5u1L6TbJwHAUzzYI+7phstM6kudZ
ihdCMXYYwWdPICDWvHGlt6VM5lg8SU8Mj0V9QjiqlPL362mD01ulmDLHr/XlyTvynOGE6WP8ATF1
QhezVPy1CW5qAExGM43eynMO4zh4nmbTo5gh2F973HCokIGZ9EB53qhjwH1KmwjubHES1AoIA1cT
aF88DuSbfIgJvOkyFRW5B9li0aGYvXg1lTggi6anXn82UfdyasRXQZwivAqDVclC1sMVKMFWxYgH
NEXq0C/af4hSvPUr21qeTCR8+lWih2WZ5zke/jQauK8Vx0/eAfksvYG4FeoCE4YzigDyyf6G2ftB
7Q2DqXsIA4HVXY13/sFD90nHfauyiBylUcPaVZklb6042MnAYQjNFajxURIc89I1YxvhYuJt3aGM
PoXYCWSjViqCWsUpPtCfIBt+6HuMp7ighurhA9vnvLsjBpmN3HW6cYV8xCtcPu5VjWf8+rBBeV5M
qOEGk/dF2tJYfDg8po4GuO2O3Igl7XMjxeyLjKIu61DU9v2puqeePs7c/OLBuvmFzMmtFr8BJPRN
Tl29+u1f+hvEGwcIxmpwBxxcdBfsCBT7aREVVme2XmGK4T4sKvdMpMS4pnpae7nd6kyT1Tj0H/Mk
WwsFUpjv3ecBBYKU4hTj2JvqlE7Og8Uzu7L2rcs2
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_transceiver is
  port (
    cplllock : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    rxchariscomma : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcharisk : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdisperr : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxnotintable : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxclkcorcnt : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbuferr : out STD_LOGIC;
    mmcm_reset : out STD_LOGIC;
    data_in : out STD_LOGIC;
    rx_fsm_reset_done_int_reg : out STD_LOGIC;
    rxbufstatus : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    independent_clock_bufg : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gtrefclk : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    userclk : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    powerdown : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    txchardispval_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcharisk_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    pma_reset : in STD_LOGIC;
    status_vector : in STD_LOGIC_VECTOR ( 0 to 0 );
    enablealign : in STD_LOGIC;
    mgt_rx_reset : in STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    \txdata_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end eth_sgmii_transceiver;

architecture STRUCTURE of eth_sgmii_transceiver is
  signal data_valid_reg2 : STD_LOGIC;
  signal encommaalign_rec : STD_LOGIC;
  signal gtwizard_inst_n_5 : STD_LOGIC;
  signal initialize_ram0 : STD_LOGIC;
  signal initialize_ram_complete : STD_LOGIC;
  signal initialize_ram_complete_pulse : STD_LOGIC;
  signal rxchariscomma_rec : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxcharisk_rec : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxdata_rec : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rxdisperr_rec : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxnotintable_rec : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxreset_int : STD_LOGIC;
  signal rxreset_rec : STD_LOGIC;
  signal start : STD_LOGIC;
  signal toggle : STD_LOGIC;
  signal toggle_i_1_n_0 : STD_LOGIC;
  signal txbufstatus_reg : STD_LOGIC_VECTOR ( 1 to 1 );
  signal txchardispmode_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispmode_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispmode_reg : STD_LOGIC;
  signal txchardispval_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispval_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispval_reg : STD_LOGIC;
  signal txcharisk_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txcharisk_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txcharisk_reg : STD_LOGIC;
  signal txdata_double : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal txdata_int : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal txdata_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal txpowerdown : STD_LOGIC;
  signal txpowerdown_double : STD_LOGIC;
  signal \txpowerdown_reg__0\ : STD_LOGIC;
  signal txreset_int : STD_LOGIC;
  signal \wr_addr__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal wr_data1 : STD_LOGIC;
  signal wtd_rxpcsreset_in : STD_LOGIC;
begin
gtwizard_inst: entity work.eth_sgmii_GTWIZARD
     port map (
      D(23) => rxchariscomma_rec(0),
      D(22) => rxcharisk_rec(0),
      D(21) => rxdisperr_rec(0),
      D(20) => rxnotintable_rec(0),
      D(19 downto 12) => rxdata_rec(7 downto 0),
      D(11) => rxchariscomma_rec(1),
      D(10) => rxcharisk_rec(1),
      D(9) => rxdisperr_rec(1),
      D(8) => rxnotintable_rec(1),
      D(7 downto 0) => rxdata_rec(15 downto 8),
      Q(15 downto 0) => txdata_int(15 downto 0),
      RXPD(0) => \txpowerdown_reg__0\,
      TXBUFSTATUS(0) => gtwizard_inst_n_5,
      TXPD(0) => txpowerdown,
      cplllock => cplllock,
      data_in => data_in,
      data_out => data_valid_reg2,
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gtrefclk => gtrefclk,
      gtrefclk_bufg => gtrefclk_bufg,
      gtxe2_i(1 downto 0) => txchardispmode_int(1 downto 0),
      gtxe2_i_0(1 downto 0) => txchardispval_int(1 downto 0),
      gtxe2_i_1(1 downto 0) => txcharisk_int(1 downto 0),
      gtxe2_i_2 => rxreset_int,
      gtxe2_i_3 => txreset_int,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_locked => mmcm_locked,
      mmcm_reset => mmcm_reset,
      pma_reset => pma_reset,
      reset_out => encommaalign_rec,
      rx_fsm_reset_done_int_reg => rx_fsm_reset_done_int_reg,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk => rxuserclk,
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk => userclk,
      wtd_rxpcsreset_in => wtd_rxpcsreset_in
    );
reclock_encommaalign: entity work.eth_sgmii_reset_sync
     port map (
      enablealign => enablealign,
      reset_out => encommaalign_rec,
      rxuserclk2 => rxuserclk2
    );
reclock_rxreset: entity work.eth_sgmii_reset_sync_1
     port map (
      SR(0) => initialize_ram0,
      initialize_ram_complete => initialize_ram_complete,
      initialize_ram_complete_pulse => initialize_ram_complete_pulse,
      mgt_rx_reset => mgt_rx_reset,
      reset_out => rxreset_rec,
      reset_sync6_0(0) => wr_data1,
      reset_sync6_1(0) => \wr_addr__0\(4),
      rxuserclk2 => rxuserclk2,
      start => start
    );
reclock_rxreset_indclk: entity work.eth_sgmii_reset_sync_2
     port map (
      independent_clock_bufg => independent_clock_bufg,
      mgt_rx_reset => mgt_rx_reset,
      reset_out => rxreset_int
    );
reclock_txreset: entity work.eth_sgmii_reset_sync_3
     port map (
      SR(0) => SR(0),
      independent_clock_bufg => independent_clock_bufg,
      reset_out => txreset_int
    );
reset_wtd_timer: entity work.eth_sgmii_reset_wtd_timer
     port map (
      data_out => data_valid_reg2,
      independent_clock_bufg => independent_clock_bufg,
      wtd_rxpcsreset_in => wtd_rxpcsreset_in
    );
rx_elastic_buffer_inst: entity work.eth_sgmii_rx_elastic_buffer
     port map (
      D(23) => rxchariscomma_rec(0),
      D(22) => rxcharisk_rec(0),
      D(21) => rxdisperr_rec(0),
      D(20) => rxnotintable_rec(0),
      D(19 downto 12) => rxdata_rec(7 downto 0),
      D(11) => rxchariscomma_rec(1),
      D(10) => rxcharisk_rec(1),
      D(9) => rxdisperr_rec(1),
      D(8) => rxnotintable_rec(1),
      D(7 downto 0) => rxdata_rec(15 downto 8),
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => initialize_ram0,
      initialize_ram_complete => initialize_ram_complete,
      initialize_ram_complete_pulse => initialize_ram_complete_pulse,
      mgt_rx_reset => mgt_rx_reset,
      reset_out => rxreset_rec,
      rxbufstatus(0) => rxbufstatus(0),
      rxchariscomma(0) => rxchariscomma(0),
      rxcharisk(0) => rxcharisk(0),
      rxclkcorcnt(1 downto 0) => rxclkcorcnt(1 downto 0),
      rxdisperr(0) => rxdisperr(0),
      rxnotintable(0) => rxnotintable(0),
      rxuserclk2 => rxuserclk2,
      start => start,
      userclk2 => userclk2,
      \wr_addr_reg[4]_0\(0) => \wr_addr__0\(4),
      \wr_data_reg_reg[0]_0\(0) => wr_data1
    );
sync_block_data_valid: entity work.eth_sgmii_sync_block_4
     port map (
      data_out => data_valid_reg2,
      independent_clock_bufg => independent_clock_bufg,
      status_vector(0) => status_vector(0)
    );
toggle_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => toggle,
      O => toggle_i_1_n_0
    );
toggle_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => toggle_i_1_n_0,
      Q => toggle,
      R => SR(0)
    );
txbuferr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => txbufstatus_reg(1),
      Q => txbuferr,
      R => '0'
    );
\txbufstatus_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gtwizard_inst_n_5,
      Q => txbufstatus_reg(1),
      R => '0'
    );
\txchardispmode_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txchardispmode_reg,
      Q => txchardispmode_double(0),
      R => SR(0)
    );
\txchardispmode_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => D(0),
      Q => txchardispmode_double(1),
      R => SR(0)
    );
\txchardispmode_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txchardispmode_double(0),
      Q => txchardispmode_int(0),
      R => '0'
    );
\txchardispmode_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txchardispmode_double(1),
      Q => txchardispmode_int(1),
      R => '0'
    );
txchardispmode_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => D(0),
      Q => txchardispmode_reg,
      R => SR(0)
    );
\txchardispval_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txchardispval_reg,
      Q => txchardispval_double(0),
      R => SR(0)
    );
\txchardispval_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txchardispval_reg_reg_0(0),
      Q => txchardispval_double(1),
      R => SR(0)
    );
\txchardispval_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txchardispval_double(0),
      Q => txchardispval_int(0),
      R => '0'
    );
\txchardispval_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txchardispval_double(1),
      Q => txchardispval_int(1),
      R => '0'
    );
txchardispval_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => txchardispval_reg_reg_0(0),
      Q => txchardispval_reg,
      R => SR(0)
    );
\txcharisk_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txcharisk_reg,
      Q => txcharisk_double(0),
      R => SR(0)
    );
\txcharisk_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txcharisk_reg_reg_0(0),
      Q => txcharisk_double(1),
      R => SR(0)
    );
\txcharisk_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txcharisk_double(0),
      Q => txcharisk_int(0),
      R => '0'
    );
\txcharisk_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txcharisk_double(1),
      Q => txcharisk_int(1),
      R => '0'
    );
txcharisk_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => txcharisk_reg_reg_0(0),
      Q => txcharisk_reg,
      R => SR(0)
    );
\txdata_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(0),
      Q => txdata_double(0),
      R => SR(0)
    );
\txdata_double_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(2),
      Q => txdata_double(10),
      R => SR(0)
    );
\txdata_double_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(3),
      Q => txdata_double(11),
      R => SR(0)
    );
\txdata_double_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(4),
      Q => txdata_double(12),
      R => SR(0)
    );
\txdata_double_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(5),
      Q => txdata_double(13),
      R => SR(0)
    );
\txdata_double_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(6),
      Q => txdata_double(14),
      R => SR(0)
    );
\txdata_double_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(7),
      Q => txdata_double(15),
      R => SR(0)
    );
\txdata_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(1),
      Q => txdata_double(1),
      R => SR(0)
    );
\txdata_double_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(2),
      Q => txdata_double(2),
      R => SR(0)
    );
\txdata_double_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(3),
      Q => txdata_double(3),
      R => SR(0)
    );
\txdata_double_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(4),
      Q => txdata_double(4),
      R => SR(0)
    );
\txdata_double_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(5),
      Q => txdata_double(5),
      R => SR(0)
    );
\txdata_double_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(6),
      Q => txdata_double(6),
      R => SR(0)
    );
\txdata_double_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(7),
      Q => txdata_double(7),
      R => SR(0)
    );
\txdata_double_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(0),
      Q => txdata_double(8),
      R => SR(0)
    );
\txdata_double_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(1),
      Q => txdata_double(9),
      R => SR(0)
    );
\txdata_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(0),
      Q => txdata_int(0),
      R => '0'
    );
\txdata_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(10),
      Q => txdata_int(10),
      R => '0'
    );
\txdata_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(11),
      Q => txdata_int(11),
      R => '0'
    );
\txdata_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(12),
      Q => txdata_int(12),
      R => '0'
    );
\txdata_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(13),
      Q => txdata_int(13),
      R => '0'
    );
\txdata_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(14),
      Q => txdata_int(14),
      R => '0'
    );
\txdata_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(15),
      Q => txdata_int(15),
      R => '0'
    );
\txdata_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(1),
      Q => txdata_int(1),
      R => '0'
    );
\txdata_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(2),
      Q => txdata_int(2),
      R => '0'
    );
\txdata_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(3),
      Q => txdata_int(3),
      R => '0'
    );
\txdata_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(4),
      Q => txdata_int(4),
      R => '0'
    );
\txdata_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(5),
      Q => txdata_int(5),
      R => '0'
    );
\txdata_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(6),
      Q => txdata_int(6),
      R => '0'
    );
\txdata_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(7),
      Q => txdata_int(7),
      R => '0'
    );
\txdata_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(8),
      Q => txdata_int(8),
      R => '0'
    );
\txdata_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(9),
      Q => txdata_int(9),
      R => '0'
    );
\txdata_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(0),
      Q => txdata_reg(0),
      R => SR(0)
    );
\txdata_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(1),
      Q => txdata_reg(1),
      R => SR(0)
    );
\txdata_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(2),
      Q => txdata_reg(2),
      R => SR(0)
    );
\txdata_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(3),
      Q => txdata_reg(3),
      R => SR(0)
    );
\txdata_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(4),
      Q => txdata_reg(4),
      R => SR(0)
    );
\txdata_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(5),
      Q => txdata_reg(5),
      R => SR(0)
    );
\txdata_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(6),
      Q => txdata_reg(6),
      R => SR(0)
    );
\txdata_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(7),
      Q => txdata_reg(7),
      R => SR(0)
    );
txpowerdown_double_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => \txpowerdown_reg__0\,
      Q => txpowerdown_double,
      R => SR(0)
    );
txpowerdown_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => txpowerdown_double,
      Q => txpowerdown,
      R => '0'
    );
txpowerdown_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => powerdown,
      Q => \txpowerdown_reg__0\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii_block is
  port (
    gtrefclk : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    txoutclk : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    resetdone : out STD_LOGIC;
    cplllock : out STD_LOGIC;
    mmcm_reset : out STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    userclk : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    pma_reset : in STD_LOGIC;
    sgmii_clk_r : out STD_LOGIC;
    sgmii_clk_f : out STD_LOGIC;
    sgmii_clk_en : out STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    gmii_isolate : out STD_LOGIC;
    ext_mdc : out STD_LOGIC;
    ext_mdio_i : in STD_LOGIC;
    ext_mdio_o : out STD_LOGIC;
    ext_mdio_t : out STD_LOGIC;
    mdio_t_in : in STD_LOGIC;
    mdc : in STD_LOGIC;
    mdio_i : in STD_LOGIC;
    mdio_o : out STD_LOGIC;
    mdio_t : out STD_LOGIC;
    phyaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    configuration_vector : in STD_LOGIC_VECTOR ( 4 downto 0 );
    configuration_valid : in STD_LOGIC;
    an_interrupt : out STD_LOGIC;
    an_adv_config_vector : in STD_LOGIC_VECTOR ( 15 downto 0 );
    an_adv_config_val : in STD_LOGIC;
    an_restart_config : in STD_LOGIC;
    speed_is_10_100 : in STD_LOGIC;
    speed_is_100 : in STD_LOGIC;
    status_vector : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of eth_sgmii_block : entity is "yes";
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of eth_sgmii_block : entity is 0;
end eth_sgmii_block;

architecture STRUCTURE of eth_sgmii_block is
  signal \<const0>\ : STD_LOGIC;
  signal enablealign : STD_LOGIC;
  signal gmii_rx_dv_int : STD_LOGIC;
  signal gmii_rx_er_int : STD_LOGIC;
  signal gmii_rxd_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_tx_en_int : STD_LOGIC;
  signal gmii_tx_er_int : STD_LOGIC;
  signal gmii_txd_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^mdc\ : STD_LOGIC;
  signal \^mdio_i\ : STD_LOGIC;
  signal mdio_o_int : STD_LOGIC;
  signal \^mdio_t\ : STD_LOGIC;
  signal \^mdio_t_in\ : STD_LOGIC;
  signal mgt_rx_reset : STD_LOGIC;
  signal mgt_tx_reset : STD_LOGIC;
  signal powerdown : STD_LOGIC;
  signal \^resetdone\ : STD_LOGIC;
  signal rxbufstatus : STD_LOGIC_VECTOR ( 1 to 1 );
  signal rxchariscomma : STD_LOGIC;
  signal rxcharisk : STD_LOGIC;
  signal rxclkcorcnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rxdisperr : STD_LOGIC;
  signal rxnotintable : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal transceiver_inst_n_13 : STD_LOGIC;
  signal transceiver_inst_n_14 : STD_LOGIC;
  signal tx_reset_done_i : STD_LOGIC;
  signal txbuferr : STD_LOGIC;
  signal txchardispmode : STD_LOGIC;
  signal txchardispval : STD_LOGIC;
  signal txcharisk : STD_LOGIC;
  signal txdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_eth_sgmii_core_an_enable_UNCONNECTED : STD_LOGIC;
  signal NLW_eth_sgmii_core_drp_den_UNCONNECTED : STD_LOGIC;
  signal NLW_eth_sgmii_core_drp_dwe_UNCONNECTED : STD_LOGIC;
  signal NLW_eth_sgmii_core_drp_req_UNCONNECTED : STD_LOGIC;
  signal NLW_eth_sgmii_core_en_cdet_UNCONNECTED : STD_LOGIC;
  signal NLW_eth_sgmii_core_ewrap_UNCONNECTED : STD_LOGIC;
  signal NLW_eth_sgmii_core_loc_ref_UNCONNECTED : STD_LOGIC;
  signal NLW_eth_sgmii_core_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_eth_sgmii_core_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_eth_sgmii_core_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_eth_sgmii_core_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_eth_sgmii_core_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_eth_sgmii_core_drp_daddr_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_eth_sgmii_core_drp_di_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_eth_sgmii_core_rxphy_correction_timer_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_eth_sgmii_core_rxphy_ns_field_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_eth_sgmii_core_rxphy_s_field_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_eth_sgmii_core_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_eth_sgmii_core_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_eth_sgmii_core_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_eth_sgmii_core_speed_selection_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_eth_sgmii_core_status_vector_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_eth_sgmii_core_tx_code_group_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute B_SHIFTER_ADDR : string;
  attribute B_SHIFTER_ADDR of eth_sgmii_core : label is "10'b0101001110";
  attribute C_1588 : integer;
  attribute C_1588 of eth_sgmii_core : label is 0;
  attribute C_2_5G : string;
  attribute C_2_5G of eth_sgmii_core : label is "FALSE";
  attribute C_COMPONENT_NAME : string;
  attribute C_COMPONENT_NAME of eth_sgmii_core : label is "eth_sgmii";
  attribute C_DYNAMIC_SWITCHING : string;
  attribute C_DYNAMIC_SWITCHING of eth_sgmii_core : label is "FALSE";
  attribute C_ELABORATION_TRANSIENT_DIR : string;
  attribute C_ELABORATION_TRANSIENT_DIR of eth_sgmii_core : label is "BlankString";
  attribute C_FAMILY : string;
  attribute C_FAMILY of eth_sgmii_core : label is "virtex7";
  attribute C_HAS_AN : string;
  attribute C_HAS_AN of eth_sgmii_core : label is "TRUE";
  attribute C_HAS_AXIL : string;
  attribute C_HAS_AXIL of eth_sgmii_core : label is "FALSE";
  attribute C_HAS_MDIO : string;
  attribute C_HAS_MDIO of eth_sgmii_core : label is "TRUE";
  attribute C_HAS_TEMAC : string;
  attribute C_HAS_TEMAC of eth_sgmii_core : label is "TRUE";
  attribute C_IS_SGMII : string;
  attribute C_IS_SGMII of eth_sgmii_core : label is "TRUE";
  attribute C_RX_GMII_CLK : string;
  attribute C_RX_GMII_CLK of eth_sgmii_core : label is "TXOUTCLK";
  attribute C_SGMII_FABRIC_BUFFER : string;
  attribute C_SGMII_FABRIC_BUFFER of eth_sgmii_core : label is "TRUE";
  attribute C_SGMII_PHY_MODE : string;
  attribute C_SGMII_PHY_MODE of eth_sgmii_core : label is "FALSE";
  attribute C_USE_LVDS : string;
  attribute C_USE_LVDS of eth_sgmii_core : label is "FALSE";
  attribute C_USE_TBI : string;
  attribute C_USE_TBI of eth_sgmii_core : label is "FALSE";
  attribute C_USE_TRANSCEIVER : string;
  attribute C_USE_TRANSCEIVER of eth_sgmii_core : label is "TRUE";
  attribute GT_RX_BYTE_WIDTH : integer;
  attribute GT_RX_BYTE_WIDTH of eth_sgmii_core : label is 1;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of eth_sgmii_core : label is "soft";
  attribute downgradeipidentifiedwarnings of eth_sgmii_core : label is "yes";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of eth_sgmii_core : label is "true";
begin
  \^mdc\ <= mdc;
  \^mdio_i\ <= mdio_i;
  \^mdio_t_in\ <= mdio_t_in;
  ext_mdc <= \^mdc\;
  ext_mdio_o <= \^mdio_i\;
  ext_mdio_t <= \^mdio_t_in\;
  mdio_t <= \^mdio_t\;
  resetdone <= \^resetdone\;
  status_vector(15) <= \<const0>\;
  status_vector(14) <= \<const0>\;
  status_vector(13 downto 9) <= \^status_vector\(13 downto 9);
  status_vector(8) <= \<const0>\;
  status_vector(7 downto 0) <= \^status_vector\(7 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
eth_sgmii_core: entity work.eth_sgmii_gig_ethernet_pcs_pma_v16_1_6
     port map (
      an_adv_config_val => '0',
      an_adv_config_vector(15 downto 0) => B"0000000000000000",
      an_enable => NLW_eth_sgmii_core_an_enable_UNCONNECTED,
      an_interrupt => an_interrupt,
      an_restart_config => an_restart_config,
      basex_or_sgmii => '0',
      configuration_valid => configuration_valid,
      configuration_vector(4 downto 0) => configuration_vector(4 downto 0),
      correction_timer(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      dcm_locked => mmcm_locked,
      drp_daddr(9 downto 0) => NLW_eth_sgmii_core_drp_daddr_UNCONNECTED(9 downto 0),
      drp_dclk => '0',
      drp_den => NLW_eth_sgmii_core_drp_den_UNCONNECTED,
      drp_di(15 downto 0) => NLW_eth_sgmii_core_drp_di_UNCONNECTED(15 downto 0),
      drp_do(15 downto 0) => B"0000000000000000",
      drp_drdy => '0',
      drp_dwe => NLW_eth_sgmii_core_drp_dwe_UNCONNECTED,
      drp_gnt => '0',
      drp_req => NLW_eth_sgmii_core_drp_req_UNCONNECTED,
      en_cdet => NLW_eth_sgmii_core_en_cdet_UNCONNECTED,
      enablealign => enablealign,
      ewrap => NLW_eth_sgmii_core_ewrap_UNCONNECTED,
      gmii_isolate => gmii_isolate,
      gmii_rx_dv => gmii_rx_dv_int,
      gmii_rx_er => gmii_rx_er_int,
      gmii_rxd(7 downto 0) => gmii_rxd_int(7 downto 0),
      gmii_tx_en => gmii_tx_en_int,
      gmii_tx_er => gmii_tx_er_int,
      gmii_txd(7 downto 0) => gmii_txd_int(7 downto 0),
      gtx_clk => '0',
      link_timer_basex(9 downto 0) => B"0000000000",
      link_timer_sgmii(9 downto 0) => B"0000000000",
      link_timer_value(9 downto 0) => B"0000110010",
      loc_ref => NLW_eth_sgmii_core_loc_ref_UNCONNECTED,
      mdc => \^mdc\,
      mdio_in => \^mdio_i\,
      mdio_out => mdio_o_int,
      mdio_tri => \^mdio_t\,
      mgt_rx_reset => mgt_rx_reset,
      mgt_tx_reset => mgt_tx_reset,
      phyad(4 downto 0) => phyaddr(4 downto 0),
      pma_rx_clk0 => '0',
      pma_rx_clk1 => '0',
      powerdown => powerdown,
      reset => reset,
      reset_done => \^resetdone\,
      rx_code_group0(9 downto 0) => B"0000000000",
      rx_code_group1(9 downto 0) => B"0000000000",
      rx_gt_nominal_latency(15 downto 0) => B"0000000100011000",
      rxbufstatus(1) => rxbufstatus(1),
      rxbufstatus(0) => '0',
      rxchariscomma(0) => rxchariscomma,
      rxcharisk(0) => rxcharisk,
      rxclkcorcnt(2) => rxclkcorcnt(2),
      rxclkcorcnt(1) => '0',
      rxclkcorcnt(0) => rxclkcorcnt(0),
      rxdata(7 downto 0) => rxdata(7 downto 0),
      rxdisperr(0) => rxdisperr,
      rxnotintable(0) => rxnotintable,
      rxphy_correction_timer(63 downto 0) => NLW_eth_sgmii_core_rxphy_correction_timer_UNCONNECTED(63 downto 0),
      rxphy_ns_field(31 downto 0) => NLW_eth_sgmii_core_rxphy_ns_field_UNCONNECTED(31 downto 0),
      rxphy_s_field(47 downto 0) => NLW_eth_sgmii_core_rxphy_s_field_UNCONNECTED(47 downto 0),
      rxrecclk => '0',
      rxrundisp(0) => '0',
      s_axi_aclk => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arready => NLW_eth_sgmii_core_s_axi_arready_UNCONNECTED,
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awready => NLW_eth_sgmii_core_s_axi_awready_UNCONNECTED,
      s_axi_awvalid => '0',
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_eth_sgmii_core_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_eth_sgmii_core_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(31 downto 0) => NLW_eth_sgmii_core_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_resetn => '0',
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_eth_sgmii_core_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_eth_sgmii_core_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wready => NLW_eth_sgmii_core_s_axi_wready_UNCONNECTED,
      s_axi_wvalid => '0',
      signal_detect => signal_detect,
      speed_is_100 => '0',
      speed_is_10_100 => '0',
      speed_selection(1 downto 0) => NLW_eth_sgmii_core_speed_selection_UNCONNECTED(1 downto 0),
      status_vector(15 downto 14) => NLW_eth_sgmii_core_status_vector_UNCONNECTED(15 downto 14),
      status_vector(13 downto 9) => \^status_vector\(13 downto 9),
      status_vector(8) => NLW_eth_sgmii_core_status_vector_UNCONNECTED(8),
      status_vector(7 downto 0) => \^status_vector\(7 downto 0),
      systemtimer_ns_field(31 downto 0) => B"00000000000000000000000000000000",
      systemtimer_s_field(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      tx_code_group(9 downto 0) => NLW_eth_sgmii_core_tx_code_group_UNCONNECTED(9 downto 0),
      txbuferr => txbuferr,
      txchardispmode => txchardispmode,
      txchardispval => txchardispval,
      txcharisk => txcharisk,
      txdata(7 downto 0) => txdata(7 downto 0),
      userclk => '0',
      userclk2 => userclk2
    );
mdio_o_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ext_mdio_i,
      I1 => \^mdio_t\,
      I2 => mdio_o_int,
      O => mdio_o
    );
sgmii_logic: entity work.eth_sgmii_sgmii_adapt
     port map (
      D(7 downto 0) => gmii_rxd_int(7 downto 0),
      Q(7 downto 0) => gmii_txd_int(7 downto 0),
      SR(0) => mgt_tx_reset,
      gmii_rx_dv => gmii_rx_dv_int,
      gmii_rx_dv_out_reg => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er_int,
      gmii_rx_er_out_reg => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en_int,
      gmii_tx_en_out_reg => gmii_tx_en,
      gmii_tx_er => gmii_tx_er_int,
      gmii_tx_er_out_reg => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      sgmii_clk_en_reg => sgmii_clk_en,
      sgmii_clk_f => sgmii_clk_f,
      sgmii_clk_r => sgmii_clk_r,
      speed_is_100 => speed_is_100,
      speed_is_10_100 => speed_is_10_100,
      userclk2 => userclk2
    );
sync_block_rx_reset_done: entity work.eth_sgmii_sync_block
     port map (
      data_in => transceiver_inst_n_14,
      data_out => tx_reset_done_i,
      resetdone => \^resetdone\,
      userclk2 => userclk2
    );
sync_block_tx_reset_done: entity work.eth_sgmii_sync_block_0
     port map (
      data_in => transceiver_inst_n_13,
      data_out => tx_reset_done_i,
      userclk2 => userclk2
    );
transceiver_inst: entity work.eth_sgmii_transceiver
     port map (
      D(0) => txchardispmode,
      Q(7 downto 0) => rxdata(7 downto 0),
      SR(0) => mgt_tx_reset,
      cplllock => cplllock,
      data_in => transceiver_inst_n_13,
      enablealign => enablealign,
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gtrefclk => gtrefclk,
      gtrefclk_bufg => gtrefclk_bufg,
      independent_clock_bufg => independent_clock_bufg,
      mgt_rx_reset => mgt_rx_reset,
      mmcm_locked => mmcm_locked,
      mmcm_reset => mmcm_reset,
      pma_reset => pma_reset,
      powerdown => powerdown,
      rx_fsm_reset_done_int_reg => transceiver_inst_n_14,
      rxbufstatus(0) => rxbufstatus(1),
      rxchariscomma(0) => rxchariscomma,
      rxcharisk(0) => rxcharisk,
      rxclkcorcnt(1) => rxclkcorcnt(2),
      rxclkcorcnt(0) => rxclkcorcnt(0),
      rxdisperr(0) => rxdisperr,
      rxn => rxn,
      rxnotintable(0) => rxnotintable,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk => rxuserclk,
      rxuserclk2 => rxuserclk2,
      status_vector(0) => \^status_vector\(1),
      txbuferr => txbuferr,
      txchardispval_reg_reg_0(0) => txchardispval,
      txcharisk_reg_reg_0(0) => txcharisk,
      \txdata_reg_reg[7]_0\(7 downto 0) => txdata(7 downto 0),
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk => userclk,
      userclk2 => userclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_sgmii is
  port (
    gtrefclk : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    resetdone : out STD_LOGIC;
    cplllock : out STD_LOGIC;
    mmcm_reset : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    userclk : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    pma_reset : in STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    sgmii_clk_r : out STD_LOGIC;
    sgmii_clk_f : out STD_LOGIC;
    sgmii_clk_en : out STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    gmii_isolate : out STD_LOGIC;
    ext_mdc : out STD_LOGIC;
    ext_mdio_i : in STD_LOGIC;
    ext_mdio_o : out STD_LOGIC;
    ext_mdio_t : out STD_LOGIC;
    mdio_t_in : in STD_LOGIC;
    mdc : in STD_LOGIC;
    mdio_i : in STD_LOGIC;
    mdio_o : out STD_LOGIC;
    mdio_t : out STD_LOGIC;
    phyaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    configuration_vector : in STD_LOGIC_VECTOR ( 4 downto 0 );
    configuration_valid : in STD_LOGIC;
    an_interrupt : out STD_LOGIC;
    an_adv_config_vector : in STD_LOGIC_VECTOR ( 15 downto 0 );
    an_adv_config_val : in STD_LOGIC;
    an_restart_config : in STD_LOGIC;
    speed_is_10_100 : in STD_LOGIC;
    speed_is_100 : in STD_LOGIC;
    status_vector : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of eth_sgmii : entity is true;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of eth_sgmii : entity is "yes";
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of eth_sgmii : entity is 0;
end eth_sgmii;

architecture STRUCTURE of eth_sgmii is
  signal \<const0>\ : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_inst_status_vector_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  attribute EXAMPLE_SIMULATION of inst : label is 0;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of inst : label is "gig_ethernet_pcs_pma_v16_1_6,Vivado 2019.1.3";
  attribute downgradeipidentifiedwarnings of inst : label is "yes";
begin
  status_vector(15) <= \<const0>\;
  status_vector(14) <= \<const0>\;
  status_vector(13 downto 9) <= \^status_vector\(13 downto 9);
  status_vector(8) <= \<const0>\;
  status_vector(7 downto 0) <= \^status_vector\(7 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.eth_sgmii_block
     port map (
      an_adv_config_val => '0',
      an_adv_config_vector(15 downto 0) => B"0000000000000000",
      an_interrupt => an_interrupt,
      an_restart_config => an_restart_config,
      configuration_valid => configuration_valid,
      configuration_vector(4 downto 0) => configuration_vector(4 downto 0),
      cplllock => cplllock,
      ext_mdc => ext_mdc,
      ext_mdio_i => ext_mdio_i,
      ext_mdio_o => ext_mdio_o,
      ext_mdio_t => ext_mdio_t,
      gmii_isolate => gmii_isolate,
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_er => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gtrefclk => gtrefclk,
      gtrefclk_bufg => gtrefclk_bufg,
      independent_clock_bufg => independent_clock_bufg,
      mdc => mdc,
      mdio_i => mdio_i,
      mdio_o => mdio_o,
      mdio_t => mdio_t,
      mdio_t_in => mdio_t_in,
      mmcm_locked => mmcm_locked,
      mmcm_reset => mmcm_reset,
      phyaddr(4 downto 0) => phyaddr(4 downto 0),
      pma_reset => pma_reset,
      reset => reset,
      resetdone => resetdone,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk => rxuserclk,
      rxuserclk2 => rxuserclk2,
      sgmii_clk_en => sgmii_clk_en,
      sgmii_clk_f => sgmii_clk_f,
      sgmii_clk_r => sgmii_clk_r,
      signal_detect => signal_detect,
      speed_is_100 => speed_is_100,
      speed_is_10_100 => speed_is_10_100,
      status_vector(15 downto 14) => NLW_inst_status_vector_UNCONNECTED(15 downto 14),
      status_vector(13 downto 9) => \^status_vector\(13 downto 9),
      status_vector(8) => NLW_inst_status_vector_UNCONNECTED(8),
      status_vector(7 downto 0) => \^status_vector\(7 downto 0),
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk => userclk,
      userclk2 => userclk2
    );
end STRUCTURE;
