
RobotF403.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001fcd0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e90  0801fe70  0801fe70  0002fe70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08020d00  08020d00  00030d00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08020d08  08020d08  00030d08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08020d0c  08020d0c  00030d0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00001640  20000000  08020d10  00040000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000026cc  20001640  08022350  00041640  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  20003d0c  08022350  00043d0c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00041640  2**0
                  CONTENTS, READONLY
 10 .debug_info   00092524  00000000  00000000  00041670  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000094e0  00000000  00000000  000d3b94  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0002dc55  00000000  00000000  000dd074  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00003be0  00000000  00000000  0010acd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00003980  00000000  00000000  0010e8b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0001c09c  00000000  00000000  00112230  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000184d7  00000000  00000000  0012e2cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      000000fb  00000000  00000000  001467a3  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000d798  00000000  00000000  001468a0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20001640 	.word	0x20001640
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0801fe58 	.word	0x0801fe58

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20001644 	.word	0x20001644
 80001dc:	0801fe58 	.word	0x0801fe58

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f092 0f00 	teq	r2, #0
 800057a:	bf14      	ite	ne
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	4770      	bxeq	lr
 8000582:	b530      	push	{r4, r5, lr}
 8000584:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800058c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000590:	e720      	b.n	80003d4 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_ul2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	e00a      	b.n	80005ba <__aeabi_l2d+0x16>

080005a4 <__aeabi_l2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005b2:	d502      	bpl.n	80005ba <__aeabi_l2d+0x16>
 80005b4:	4240      	negs	r0, r0
 80005b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ba:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005be:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005c6:	f43f aedc 	beq.w	8000382 <__adddf3+0xe6>
 80005ca:	f04f 0203 	mov.w	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005e2:	f1c2 0320 	rsb	r3, r2, #32
 80005e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80005f2:	ea40 000e 	orr.w	r0, r0, lr
 80005f6:	fa21 f102 	lsr.w	r1, r1, r2
 80005fa:	4414      	add	r4, r2
 80005fc:	e6c1      	b.n	8000382 <__adddf3+0xe6>
 80005fe:	bf00      	nop

08000600 <__aeabi_dmul>:
 8000600:	b570      	push	{r4, r5, r6, lr}
 8000602:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000606:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800060a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800060e:	bf1d      	ittte	ne
 8000610:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000614:	ea94 0f0c 	teqne	r4, ip
 8000618:	ea95 0f0c 	teqne	r5, ip
 800061c:	f000 f8de 	bleq	80007dc <__aeabi_dmul+0x1dc>
 8000620:	442c      	add	r4, r5
 8000622:	ea81 0603 	eor.w	r6, r1, r3
 8000626:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800062a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800062e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000632:	bf18      	it	ne
 8000634:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000638:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800063c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000640:	d038      	beq.n	80006b4 <__aeabi_dmul+0xb4>
 8000642:	fba0 ce02 	umull	ip, lr, r0, r2
 8000646:	f04f 0500 	mov.w	r5, #0
 800064a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800064e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000652:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000656:	f04f 0600 	mov.w	r6, #0
 800065a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800065e:	f09c 0f00 	teq	ip, #0
 8000662:	bf18      	it	ne
 8000664:	f04e 0e01 	orrne.w	lr, lr, #1
 8000668:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800066c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000670:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000674:	d204      	bcs.n	8000680 <__aeabi_dmul+0x80>
 8000676:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800067a:	416d      	adcs	r5, r5
 800067c:	eb46 0606 	adc.w	r6, r6, r6
 8000680:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000684:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000688:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800068c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000690:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000694:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000698:	bf88      	it	hi
 800069a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800069e:	d81e      	bhi.n	80006de <__aeabi_dmul+0xde>
 80006a0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006a4:	bf08      	it	eq
 80006a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006aa:	f150 0000 	adcs.w	r0, r0, #0
 80006ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b8:	ea46 0101 	orr.w	r1, r6, r1
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c8:	bfc2      	ittt	gt
 80006ca:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	popgt	{r4, r5, r6, pc}
 80006d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d8:	f04f 0e00 	mov.w	lr, #0
 80006dc:	3c01      	subs	r4, #1
 80006de:	f300 80ab 	bgt.w	8000838 <__aeabi_dmul+0x238>
 80006e2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006e6:	bfde      	ittt	le
 80006e8:	2000      	movle	r0, #0
 80006ea:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006ee:	bd70      	pople	{r4, r5, r6, pc}
 80006f0:	f1c4 0400 	rsb	r4, r4, #0
 80006f4:	3c20      	subs	r4, #32
 80006f6:	da35      	bge.n	8000764 <__aeabi_dmul+0x164>
 80006f8:	340c      	adds	r4, #12
 80006fa:	dc1b      	bgt.n	8000734 <__aeabi_dmul+0x134>
 80006fc:	f104 0414 	add.w	r4, r4, #20
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f305 	lsl.w	r3, r0, r5
 8000708:	fa20 f004 	lsr.w	r0, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000718:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800071c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000720:	fa21 f604 	lsr.w	r6, r1, r4
 8000724:	eb42 0106 	adc.w	r1, r2, r6
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f1c4 040c 	rsb	r4, r4, #12
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f304 	lsl.w	r3, r0, r4
 8000740:	fa20 f005 	lsr.w	r0, r0, r5
 8000744:	fa01 f204 	lsl.w	r2, r1, r4
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000754:	f141 0100 	adc.w	r1, r1, #0
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 0520 	rsb	r5, r4, #32
 8000768:	fa00 f205 	lsl.w	r2, r0, r5
 800076c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000770:	fa20 f304 	lsr.w	r3, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea43 0302 	orr.w	r3, r3, r2
 800077c:	fa21 f004 	lsr.w	r0, r1, r4
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	fa21 f204 	lsr.w	r2, r1, r4
 8000788:	ea20 0002 	bic.w	r0, r0, r2
 800078c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f094 0f00 	teq	r4, #0
 80007a0:	d10f      	bne.n	80007c2 <__aeabi_dmul+0x1c2>
 80007a2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007a6:	0040      	lsls	r0, r0, #1
 80007a8:	eb41 0101 	adc.w	r1, r1, r1
 80007ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3c01      	subeq	r4, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1a6>
 80007b6:	ea41 0106 	orr.w	r1, r1, r6
 80007ba:	f095 0f00 	teq	r5, #0
 80007be:	bf18      	it	ne
 80007c0:	4770      	bxne	lr
 80007c2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007c6:	0052      	lsls	r2, r2, #1
 80007c8:	eb43 0303 	adc.w	r3, r3, r3
 80007cc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3d01      	subeq	r5, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1c6>
 80007d6:	ea43 0306 	orr.w	r3, r3, r6
 80007da:	4770      	bx	lr
 80007dc:	ea94 0f0c 	teq	r4, ip
 80007e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007e4:	bf18      	it	ne
 80007e6:	ea95 0f0c 	teqne	r5, ip
 80007ea:	d00c      	beq.n	8000806 <__aeabi_dmul+0x206>
 80007ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f0:	bf18      	it	ne
 80007f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f6:	d1d1      	bne.n	800079c <__aeabi_dmul+0x19c>
 80007f8:	ea81 0103 	eor.w	r1, r1, r3
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000800:	f04f 0000 	mov.w	r0, #0
 8000804:	bd70      	pop	{r4, r5, r6, pc}
 8000806:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800080a:	bf06      	itte	eq
 800080c:	4610      	moveq	r0, r2
 800080e:	4619      	moveq	r1, r3
 8000810:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000814:	d019      	beq.n	800084a <__aeabi_dmul+0x24a>
 8000816:	ea94 0f0c 	teq	r4, ip
 800081a:	d102      	bne.n	8000822 <__aeabi_dmul+0x222>
 800081c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000820:	d113      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000822:	ea95 0f0c 	teq	r5, ip
 8000826:	d105      	bne.n	8000834 <__aeabi_dmul+0x234>
 8000828:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800082c:	bf1c      	itt	ne
 800082e:	4610      	movne	r0, r2
 8000830:	4619      	movne	r1, r3
 8000832:	d10a      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000834:	ea81 0103 	eor.w	r1, r1, r3
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800083c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000840:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000844:	f04f 0000 	mov.w	r0, #0
 8000848:	bd70      	pop	{r4, r5, r6, pc}
 800084a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800084e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000852:	bd70      	pop	{r4, r5, r6, pc}

08000854 <__aeabi_ddiv>:
 8000854:	b570      	push	{r4, r5, r6, lr}
 8000856:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800085a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800085e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000862:	bf1d      	ittte	ne
 8000864:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000868:	ea94 0f0c 	teqne	r4, ip
 800086c:	ea95 0f0c 	teqne	r5, ip
 8000870:	f000 f8a7 	bleq	80009c2 <__aeabi_ddiv+0x16e>
 8000874:	eba4 0405 	sub.w	r4, r4, r5
 8000878:	ea81 0e03 	eor.w	lr, r1, r3
 800087c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000880:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000884:	f000 8088 	beq.w	8000998 <__aeabi_ddiv+0x144>
 8000888:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800088c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000890:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000894:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000898:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800089c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008ac:	429d      	cmp	r5, r3
 80008ae:	bf08      	it	eq
 80008b0:	4296      	cmpeq	r6, r2
 80008b2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008b6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ba:	d202      	bcs.n	80008c2 <__aeabi_ddiv+0x6e>
 80008bc:	085b      	lsrs	r3, r3, #1
 80008be:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c2:	1ab6      	subs	r6, r6, r2
 80008c4:	eb65 0503 	sbc.w	r5, r5, r3
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008d2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000930:	ea55 0e06 	orrs.w	lr, r5, r6
 8000934:	d018      	beq.n	8000968 <__aeabi_ddiv+0x114>
 8000936:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800093a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800093e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000942:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000946:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800094a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800094e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000952:	d1c0      	bne.n	80008d6 <__aeabi_ddiv+0x82>
 8000954:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000958:	d10b      	bne.n	8000972 <__aeabi_ddiv+0x11e>
 800095a:	ea41 0100 	orr.w	r1, r1, r0
 800095e:	f04f 0000 	mov.w	r0, #0
 8000962:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000966:	e7b6      	b.n	80008d6 <__aeabi_ddiv+0x82>
 8000968:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800096c:	bf04      	itt	eq
 800096e:	4301      	orreq	r1, r0
 8000970:	2000      	moveq	r0, #0
 8000972:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000976:	bf88      	it	hi
 8000978:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800097c:	f63f aeaf 	bhi.w	80006de <__aeabi_dmul+0xde>
 8000980:	ebb5 0c03 	subs.w	ip, r5, r3
 8000984:	bf04      	itt	eq
 8000986:	ebb6 0c02 	subseq.w	ip, r6, r2
 800098a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800098e:	f150 0000 	adcs.w	r0, r0, #0
 8000992:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000996:	bd70      	pop	{r4, r5, r6, pc}
 8000998:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800099c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009a4:	bfc2      	ittt	gt
 80009a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	popgt	{r4, r5, r6, pc}
 80009b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009b4:	f04f 0e00 	mov.w	lr, #0
 80009b8:	3c01      	subs	r4, #1
 80009ba:	e690      	b.n	80006de <__aeabi_dmul+0xde>
 80009bc:	ea45 0e06 	orr.w	lr, r5, r6
 80009c0:	e68d      	b.n	80006de <__aeabi_dmul+0xde>
 80009c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009c6:	ea94 0f0c 	teq	r4, ip
 80009ca:	bf08      	it	eq
 80009cc:	ea95 0f0c 	teqeq	r5, ip
 80009d0:	f43f af3b 	beq.w	800084a <__aeabi_dmul+0x24a>
 80009d4:	ea94 0f0c 	teq	r4, ip
 80009d8:	d10a      	bne.n	80009f0 <__aeabi_ddiv+0x19c>
 80009da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009de:	f47f af34 	bne.w	800084a <__aeabi_dmul+0x24a>
 80009e2:	ea95 0f0c 	teq	r5, ip
 80009e6:	f47f af25 	bne.w	8000834 <__aeabi_dmul+0x234>
 80009ea:	4610      	mov	r0, r2
 80009ec:	4619      	mov	r1, r3
 80009ee:	e72c      	b.n	800084a <__aeabi_dmul+0x24a>
 80009f0:	ea95 0f0c 	teq	r5, ip
 80009f4:	d106      	bne.n	8000a04 <__aeabi_ddiv+0x1b0>
 80009f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009fa:	f43f aefd 	beq.w	80007f8 <__aeabi_dmul+0x1f8>
 80009fe:	4610      	mov	r0, r2
 8000a00:	4619      	mov	r1, r3
 8000a02:	e722      	b.n	800084a <__aeabi_dmul+0x24a>
 8000a04:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a0e:	f47f aec5 	bne.w	800079c <__aeabi_dmul+0x19c>
 8000a12:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a16:	f47f af0d 	bne.w	8000834 <__aeabi_dmul+0x234>
 8000a1a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a1e:	f47f aeeb 	bne.w	80007f8 <__aeabi_dmul+0x1f8>
 8000a22:	e712      	b.n	800084a <__aeabi_dmul+0x24a>

08000a24 <__gedf2>:
 8000a24:	f04f 3cff 	mov.w	ip, #4294967295
 8000a28:	e006      	b.n	8000a38 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__ledf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	e002      	b.n	8000a38 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__cmpdf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a4e:	d01b      	beq.n	8000a88 <__cmpdf2+0x54>
 8000a50:	b001      	add	sp, #4
 8000a52:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a56:	bf0c      	ite	eq
 8000a58:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a5c:	ea91 0f03 	teqne	r1, r3
 8000a60:	bf02      	ittt	eq
 8000a62:	ea90 0f02 	teqeq	r0, r2
 8000a66:	2000      	moveq	r0, #0
 8000a68:	4770      	bxeq	lr
 8000a6a:	f110 0f00 	cmn.w	r0, #0
 8000a6e:	ea91 0f03 	teq	r1, r3
 8000a72:	bf58      	it	pl
 8000a74:	4299      	cmppl	r1, r3
 8000a76:	bf08      	it	eq
 8000a78:	4290      	cmpeq	r0, r2
 8000a7a:	bf2c      	ite	cs
 8000a7c:	17d8      	asrcs	r0, r3, #31
 8000a7e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a82:	f040 0001 	orr.w	r0, r0, #1
 8000a86:	4770      	bx	lr
 8000a88:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d102      	bne.n	8000a98 <__cmpdf2+0x64>
 8000a92:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a96:	d107      	bne.n	8000aa8 <__cmpdf2+0x74>
 8000a98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa0:	d1d6      	bne.n	8000a50 <__cmpdf2+0x1c>
 8000aa2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa6:	d0d3      	beq.n	8000a50 <__cmpdf2+0x1c>
 8000aa8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdrcmple>:
 8000ab0:	4684      	mov	ip, r0
 8000ab2:	4610      	mov	r0, r2
 8000ab4:	4662      	mov	r2, ip
 8000ab6:	468c      	mov	ip, r1
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4663      	mov	r3, ip
 8000abc:	e000      	b.n	8000ac0 <__aeabi_cdcmpeq>
 8000abe:	bf00      	nop

08000ac0 <__aeabi_cdcmpeq>:
 8000ac0:	b501      	push	{r0, lr}
 8000ac2:	f7ff ffb7 	bl	8000a34 <__cmpdf2>
 8000ac6:	2800      	cmp	r0, #0
 8000ac8:	bf48      	it	mi
 8000aca:	f110 0f00 	cmnmi.w	r0, #0
 8000ace:	bd01      	pop	{r0, pc}

08000ad0 <__aeabi_dcmpeq>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff fff4 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000ad8:	bf0c      	ite	eq
 8000ada:	2001      	moveq	r0, #1
 8000adc:	2000      	movne	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmplt>:
 8000ae4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae8:	f7ff ffea 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000aec:	bf34      	ite	cc
 8000aee:	2001      	movcc	r0, #1
 8000af0:	2000      	movcs	r0, #0
 8000af2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af6:	bf00      	nop

08000af8 <__aeabi_dcmple>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff ffe0 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000b00:	bf94      	ite	ls
 8000b02:	2001      	movls	r0, #1
 8000b04:	2000      	movhi	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmpge>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffce 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b14:	bf94      	ite	ls
 8000b16:	2001      	movls	r0, #1
 8000b18:	2000      	movhi	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmpgt>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffc4 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b28:	bf34      	ite	cc
 8000b2a:	2001      	movcc	r0, #1
 8000b2c:	2000      	movcs	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpun>:
 8000b34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x10>
 8000b3e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b42:	d10a      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b4c:	d102      	bne.n	8000b54 <__aeabi_dcmpun+0x20>
 8000b4e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b52:	d102      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	f04f 0001 	mov.w	r0, #1
 8000b5e:	4770      	bx	lr

08000b60 <__aeabi_d2iz>:
 8000b60:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b68:	d215      	bcs.n	8000b96 <__aeabi_d2iz+0x36>
 8000b6a:	d511      	bpl.n	8000b90 <__aeabi_d2iz+0x30>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d912      	bls.n	8000b9c <__aeabi_d2iz+0x3c>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b86:	fa23 f002 	lsr.w	r0, r3, r2
 8000b8a:	bf18      	it	ne
 8000b8c:	4240      	negne	r0, r0
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9a:	d105      	bne.n	8000ba8 <__aeabi_d2iz+0x48>
 8000b9c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba0:	bf08      	it	eq
 8000ba2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop

08000bb0 <__aeabi_d2uiz>:
 8000bb0:	004a      	lsls	r2, r1, #1
 8000bb2:	d211      	bcs.n	8000bd8 <__aeabi_d2uiz+0x28>
 8000bb4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb8:	d211      	bcs.n	8000bde <__aeabi_d2uiz+0x2e>
 8000bba:	d50d      	bpl.n	8000bd8 <__aeabi_d2uiz+0x28>
 8000bbc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bc4:	d40e      	bmi.n	8000be4 <__aeabi_d2uiz+0x34>
 8000bc6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bce:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bd2:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d102      	bne.n	8000bea <__aeabi_d2uiz+0x3a>
 8000be4:	f04f 30ff 	mov.w	r0, #4294967295
 8000be8:	4770      	bx	lr
 8000bea:	f04f 0000 	mov.w	r0, #0
 8000bee:	4770      	bx	lr

08000bf0 <__aeabi_d2f>:
 8000bf0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bf4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf8:	bf24      	itt	cs
 8000bfa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bfe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c02:	d90d      	bls.n	8000c20 <__aeabi_d2f+0x30>
 8000c04:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c08:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c0c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c10:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c14:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c18:	bf08      	it	eq
 8000c1a:	f020 0001 	biceq.w	r0, r0, #1
 8000c1e:	4770      	bx	lr
 8000c20:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c24:	d121      	bne.n	8000c6a <__aeabi_d2f+0x7a>
 8000c26:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c2a:	bfbc      	itt	lt
 8000c2c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c30:	4770      	bxlt	lr
 8000c32:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c36:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c3a:	f1c2 0218 	rsb	r2, r2, #24
 8000c3e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c42:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c46:	fa20 f002 	lsr.w	r0, r0, r2
 8000c4a:	bf18      	it	ne
 8000c4c:	f040 0001 	orrne.w	r0, r0, #1
 8000c50:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c54:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c58:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c5c:	ea40 000c 	orr.w	r0, r0, ip
 8000c60:	fa23 f302 	lsr.w	r3, r3, r2
 8000c64:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c68:	e7cc      	b.n	8000c04 <__aeabi_d2f+0x14>
 8000c6a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c6e:	d107      	bne.n	8000c80 <__aeabi_d2f+0x90>
 8000c70:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c74:	bf1e      	ittt	ne
 8000c76:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c7a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c7e:	4770      	bxne	lr
 8000c80:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c84:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c88:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c8c:	4770      	bx	lr
 8000c8e:	bf00      	nop

08000c90 <__aeabi_uldivmod>:
 8000c90:	b953      	cbnz	r3, 8000ca8 <__aeabi_uldivmod+0x18>
 8000c92:	b94a      	cbnz	r2, 8000ca8 <__aeabi_uldivmod+0x18>
 8000c94:	2900      	cmp	r1, #0
 8000c96:	bf08      	it	eq
 8000c98:	2800      	cmpeq	r0, #0
 8000c9a:	bf1c      	itt	ne
 8000c9c:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca0:	f04f 30ff 	movne.w	r0, #4294967295
 8000ca4:	f000 b97a 	b.w	8000f9c <__aeabi_idiv0>
 8000ca8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb0:	f000 f806 	bl	8000cc0 <__udivmoddi4>
 8000cb4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cbc:	b004      	add	sp, #16
 8000cbe:	4770      	bx	lr

08000cc0 <__udivmoddi4>:
 8000cc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cc4:	468c      	mov	ip, r1
 8000cc6:	460d      	mov	r5, r1
 8000cc8:	4604      	mov	r4, r0
 8000cca:	9e08      	ldr	r6, [sp, #32]
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d151      	bne.n	8000d74 <__udivmoddi4+0xb4>
 8000cd0:	428a      	cmp	r2, r1
 8000cd2:	4617      	mov	r7, r2
 8000cd4:	d96d      	bls.n	8000db2 <__udivmoddi4+0xf2>
 8000cd6:	fab2 fe82 	clz	lr, r2
 8000cda:	f1be 0f00 	cmp.w	lr, #0
 8000cde:	d00b      	beq.n	8000cf8 <__udivmoddi4+0x38>
 8000ce0:	f1ce 0c20 	rsb	ip, lr, #32
 8000ce4:	fa01 f50e 	lsl.w	r5, r1, lr
 8000ce8:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000cec:	fa02 f70e 	lsl.w	r7, r2, lr
 8000cf0:	ea4c 0c05 	orr.w	ip, ip, r5
 8000cf4:	fa00 f40e 	lsl.w	r4, r0, lr
 8000cf8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000cfc:	0c25      	lsrs	r5, r4, #16
 8000cfe:	fbbc f8fa 	udiv	r8, ip, sl
 8000d02:	fa1f f987 	uxth.w	r9, r7
 8000d06:	fb0a cc18 	mls	ip, sl, r8, ip
 8000d0a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000d0e:	fb08 f309 	mul.w	r3, r8, r9
 8000d12:	42ab      	cmp	r3, r5
 8000d14:	d90a      	bls.n	8000d2c <__udivmoddi4+0x6c>
 8000d16:	19ed      	adds	r5, r5, r7
 8000d18:	f108 32ff 	add.w	r2, r8, #4294967295
 8000d1c:	f080 8123 	bcs.w	8000f66 <__udivmoddi4+0x2a6>
 8000d20:	42ab      	cmp	r3, r5
 8000d22:	f240 8120 	bls.w	8000f66 <__udivmoddi4+0x2a6>
 8000d26:	f1a8 0802 	sub.w	r8, r8, #2
 8000d2a:	443d      	add	r5, r7
 8000d2c:	1aed      	subs	r5, r5, r3
 8000d2e:	b2a4      	uxth	r4, r4
 8000d30:	fbb5 f0fa 	udiv	r0, r5, sl
 8000d34:	fb0a 5510 	mls	r5, sl, r0, r5
 8000d38:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d3c:	fb00 f909 	mul.w	r9, r0, r9
 8000d40:	45a1      	cmp	r9, r4
 8000d42:	d909      	bls.n	8000d58 <__udivmoddi4+0x98>
 8000d44:	19e4      	adds	r4, r4, r7
 8000d46:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d4a:	f080 810a 	bcs.w	8000f62 <__udivmoddi4+0x2a2>
 8000d4e:	45a1      	cmp	r9, r4
 8000d50:	f240 8107 	bls.w	8000f62 <__udivmoddi4+0x2a2>
 8000d54:	3802      	subs	r0, #2
 8000d56:	443c      	add	r4, r7
 8000d58:	eba4 0409 	sub.w	r4, r4, r9
 8000d5c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d60:	2100      	movs	r1, #0
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	d061      	beq.n	8000e2a <__udivmoddi4+0x16a>
 8000d66:	fa24 f40e 	lsr.w	r4, r4, lr
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	6034      	str	r4, [r6, #0]
 8000d6e:	6073      	str	r3, [r6, #4]
 8000d70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d74:	428b      	cmp	r3, r1
 8000d76:	d907      	bls.n	8000d88 <__udivmoddi4+0xc8>
 8000d78:	2e00      	cmp	r6, #0
 8000d7a:	d054      	beq.n	8000e26 <__udivmoddi4+0x166>
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000d82:	4608      	mov	r0, r1
 8000d84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d88:	fab3 f183 	clz	r1, r3
 8000d8c:	2900      	cmp	r1, #0
 8000d8e:	f040 808e 	bne.w	8000eae <__udivmoddi4+0x1ee>
 8000d92:	42ab      	cmp	r3, r5
 8000d94:	d302      	bcc.n	8000d9c <__udivmoddi4+0xdc>
 8000d96:	4282      	cmp	r2, r0
 8000d98:	f200 80fa 	bhi.w	8000f90 <__udivmoddi4+0x2d0>
 8000d9c:	1a84      	subs	r4, r0, r2
 8000d9e:	eb65 0503 	sbc.w	r5, r5, r3
 8000da2:	2001      	movs	r0, #1
 8000da4:	46ac      	mov	ip, r5
 8000da6:	2e00      	cmp	r6, #0
 8000da8:	d03f      	beq.n	8000e2a <__udivmoddi4+0x16a>
 8000daa:	e886 1010 	stmia.w	r6, {r4, ip}
 8000dae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db2:	b912      	cbnz	r2, 8000dba <__udivmoddi4+0xfa>
 8000db4:	2701      	movs	r7, #1
 8000db6:	fbb7 f7f2 	udiv	r7, r7, r2
 8000dba:	fab7 fe87 	clz	lr, r7
 8000dbe:	f1be 0f00 	cmp.w	lr, #0
 8000dc2:	d134      	bne.n	8000e2e <__udivmoddi4+0x16e>
 8000dc4:	1beb      	subs	r3, r5, r7
 8000dc6:	0c3a      	lsrs	r2, r7, #16
 8000dc8:	fa1f fc87 	uxth.w	ip, r7
 8000dcc:	2101      	movs	r1, #1
 8000dce:	fbb3 f8f2 	udiv	r8, r3, r2
 8000dd2:	0c25      	lsrs	r5, r4, #16
 8000dd4:	fb02 3318 	mls	r3, r2, r8, r3
 8000dd8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000ddc:	fb0c f308 	mul.w	r3, ip, r8
 8000de0:	42ab      	cmp	r3, r5
 8000de2:	d907      	bls.n	8000df4 <__udivmoddi4+0x134>
 8000de4:	19ed      	adds	r5, r5, r7
 8000de6:	f108 30ff 	add.w	r0, r8, #4294967295
 8000dea:	d202      	bcs.n	8000df2 <__udivmoddi4+0x132>
 8000dec:	42ab      	cmp	r3, r5
 8000dee:	f200 80d1 	bhi.w	8000f94 <__udivmoddi4+0x2d4>
 8000df2:	4680      	mov	r8, r0
 8000df4:	1aed      	subs	r5, r5, r3
 8000df6:	b2a3      	uxth	r3, r4
 8000df8:	fbb5 f0f2 	udiv	r0, r5, r2
 8000dfc:	fb02 5510 	mls	r5, r2, r0, r5
 8000e00:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000e04:	fb0c fc00 	mul.w	ip, ip, r0
 8000e08:	45a4      	cmp	ip, r4
 8000e0a:	d907      	bls.n	8000e1c <__udivmoddi4+0x15c>
 8000e0c:	19e4      	adds	r4, r4, r7
 8000e0e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e12:	d202      	bcs.n	8000e1a <__udivmoddi4+0x15a>
 8000e14:	45a4      	cmp	ip, r4
 8000e16:	f200 80b8 	bhi.w	8000f8a <__udivmoddi4+0x2ca>
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	eba4 040c 	sub.w	r4, r4, ip
 8000e20:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e24:	e79d      	b.n	8000d62 <__udivmoddi4+0xa2>
 8000e26:	4631      	mov	r1, r6
 8000e28:	4630      	mov	r0, r6
 8000e2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e2e:	f1ce 0420 	rsb	r4, lr, #32
 8000e32:	fa05 f30e 	lsl.w	r3, r5, lr
 8000e36:	fa07 f70e 	lsl.w	r7, r7, lr
 8000e3a:	fa20 f804 	lsr.w	r8, r0, r4
 8000e3e:	0c3a      	lsrs	r2, r7, #16
 8000e40:	fa25 f404 	lsr.w	r4, r5, r4
 8000e44:	ea48 0803 	orr.w	r8, r8, r3
 8000e48:	fbb4 f1f2 	udiv	r1, r4, r2
 8000e4c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000e50:	fb02 4411 	mls	r4, r2, r1, r4
 8000e54:	fa1f fc87 	uxth.w	ip, r7
 8000e58:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000e5c:	fb01 f30c 	mul.w	r3, r1, ip
 8000e60:	42ab      	cmp	r3, r5
 8000e62:	fa00 f40e 	lsl.w	r4, r0, lr
 8000e66:	d909      	bls.n	8000e7c <__udivmoddi4+0x1bc>
 8000e68:	19ed      	adds	r5, r5, r7
 8000e6a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e6e:	f080 808a 	bcs.w	8000f86 <__udivmoddi4+0x2c6>
 8000e72:	42ab      	cmp	r3, r5
 8000e74:	f240 8087 	bls.w	8000f86 <__udivmoddi4+0x2c6>
 8000e78:	3902      	subs	r1, #2
 8000e7a:	443d      	add	r5, r7
 8000e7c:	1aeb      	subs	r3, r5, r3
 8000e7e:	fa1f f588 	uxth.w	r5, r8
 8000e82:	fbb3 f0f2 	udiv	r0, r3, r2
 8000e86:	fb02 3310 	mls	r3, r2, r0, r3
 8000e8a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e8e:	fb00 f30c 	mul.w	r3, r0, ip
 8000e92:	42ab      	cmp	r3, r5
 8000e94:	d907      	bls.n	8000ea6 <__udivmoddi4+0x1e6>
 8000e96:	19ed      	adds	r5, r5, r7
 8000e98:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e9c:	d26f      	bcs.n	8000f7e <__udivmoddi4+0x2be>
 8000e9e:	42ab      	cmp	r3, r5
 8000ea0:	d96d      	bls.n	8000f7e <__udivmoddi4+0x2be>
 8000ea2:	3802      	subs	r0, #2
 8000ea4:	443d      	add	r5, r7
 8000ea6:	1aeb      	subs	r3, r5, r3
 8000ea8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eac:	e78f      	b.n	8000dce <__udivmoddi4+0x10e>
 8000eae:	f1c1 0720 	rsb	r7, r1, #32
 8000eb2:	fa22 f807 	lsr.w	r8, r2, r7
 8000eb6:	408b      	lsls	r3, r1
 8000eb8:	fa05 f401 	lsl.w	r4, r5, r1
 8000ebc:	ea48 0303 	orr.w	r3, r8, r3
 8000ec0:	fa20 fe07 	lsr.w	lr, r0, r7
 8000ec4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000ec8:	40fd      	lsrs	r5, r7
 8000eca:	ea4e 0e04 	orr.w	lr, lr, r4
 8000ece:	fbb5 f9fc 	udiv	r9, r5, ip
 8000ed2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000ed6:	fb0c 5519 	mls	r5, ip, r9, r5
 8000eda:	fa1f f883 	uxth.w	r8, r3
 8000ede:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000ee2:	fb09 f408 	mul.w	r4, r9, r8
 8000ee6:	42ac      	cmp	r4, r5
 8000ee8:	fa02 f201 	lsl.w	r2, r2, r1
 8000eec:	fa00 fa01 	lsl.w	sl, r0, r1
 8000ef0:	d908      	bls.n	8000f04 <__udivmoddi4+0x244>
 8000ef2:	18ed      	adds	r5, r5, r3
 8000ef4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ef8:	d243      	bcs.n	8000f82 <__udivmoddi4+0x2c2>
 8000efa:	42ac      	cmp	r4, r5
 8000efc:	d941      	bls.n	8000f82 <__udivmoddi4+0x2c2>
 8000efe:	f1a9 0902 	sub.w	r9, r9, #2
 8000f02:	441d      	add	r5, r3
 8000f04:	1b2d      	subs	r5, r5, r4
 8000f06:	fa1f fe8e 	uxth.w	lr, lr
 8000f0a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000f0e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000f12:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000f16:	fb00 f808 	mul.w	r8, r0, r8
 8000f1a:	45a0      	cmp	r8, r4
 8000f1c:	d907      	bls.n	8000f2e <__udivmoddi4+0x26e>
 8000f1e:	18e4      	adds	r4, r4, r3
 8000f20:	f100 35ff 	add.w	r5, r0, #4294967295
 8000f24:	d229      	bcs.n	8000f7a <__udivmoddi4+0x2ba>
 8000f26:	45a0      	cmp	r8, r4
 8000f28:	d927      	bls.n	8000f7a <__udivmoddi4+0x2ba>
 8000f2a:	3802      	subs	r0, #2
 8000f2c:	441c      	add	r4, r3
 8000f2e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f32:	eba4 0408 	sub.w	r4, r4, r8
 8000f36:	fba0 8902 	umull	r8, r9, r0, r2
 8000f3a:	454c      	cmp	r4, r9
 8000f3c:	46c6      	mov	lr, r8
 8000f3e:	464d      	mov	r5, r9
 8000f40:	d315      	bcc.n	8000f6e <__udivmoddi4+0x2ae>
 8000f42:	d012      	beq.n	8000f6a <__udivmoddi4+0x2aa>
 8000f44:	b156      	cbz	r6, 8000f5c <__udivmoddi4+0x29c>
 8000f46:	ebba 030e 	subs.w	r3, sl, lr
 8000f4a:	eb64 0405 	sbc.w	r4, r4, r5
 8000f4e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f52:	40cb      	lsrs	r3, r1
 8000f54:	431f      	orrs	r7, r3
 8000f56:	40cc      	lsrs	r4, r1
 8000f58:	6037      	str	r7, [r6, #0]
 8000f5a:	6074      	str	r4, [r6, #4]
 8000f5c:	2100      	movs	r1, #0
 8000f5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f62:	4618      	mov	r0, r3
 8000f64:	e6f8      	b.n	8000d58 <__udivmoddi4+0x98>
 8000f66:	4690      	mov	r8, r2
 8000f68:	e6e0      	b.n	8000d2c <__udivmoddi4+0x6c>
 8000f6a:	45c2      	cmp	sl, r8
 8000f6c:	d2ea      	bcs.n	8000f44 <__udivmoddi4+0x284>
 8000f6e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f72:	eb69 0503 	sbc.w	r5, r9, r3
 8000f76:	3801      	subs	r0, #1
 8000f78:	e7e4      	b.n	8000f44 <__udivmoddi4+0x284>
 8000f7a:	4628      	mov	r0, r5
 8000f7c:	e7d7      	b.n	8000f2e <__udivmoddi4+0x26e>
 8000f7e:	4640      	mov	r0, r8
 8000f80:	e791      	b.n	8000ea6 <__udivmoddi4+0x1e6>
 8000f82:	4681      	mov	r9, r0
 8000f84:	e7be      	b.n	8000f04 <__udivmoddi4+0x244>
 8000f86:	4601      	mov	r1, r0
 8000f88:	e778      	b.n	8000e7c <__udivmoddi4+0x1bc>
 8000f8a:	3802      	subs	r0, #2
 8000f8c:	443c      	add	r4, r7
 8000f8e:	e745      	b.n	8000e1c <__udivmoddi4+0x15c>
 8000f90:	4608      	mov	r0, r1
 8000f92:	e708      	b.n	8000da6 <__udivmoddi4+0xe6>
 8000f94:	f1a8 0802 	sub.w	r8, r8, #2
 8000f98:	443d      	add	r5, r7
 8000f9a:	e72b      	b.n	8000df4 <__udivmoddi4+0x134>

08000f9c <__aeabi_idiv0>:
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop

08000fa0 <HTS221_GetCapabilities>:
int32_t HTS221_GetCapabilities(HTS221_Object_t *pObj, HTS221_Capabilities_t *Capabilities)
{
	/* Prevent unused argument(s) compilation warning */
	(void)(pObj);

	Capabilities->Humidity = 1;
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	708b      	strb	r3, [r1, #2]
	Capabilities->Pressure = 0;
 8000fa4:	2000      	movs	r0, #0
 8000fa6:	7048      	strb	r0, [r1, #1]
	Capabilities->Temperature = 1;
 8000fa8:	700b      	strb	r3, [r1, #0]
	Capabilities->LowPower = 0;
 8000faa:	70c8      	strb	r0, [r1, #3]
	Capabilities->HumMaxOdr = 12.5f;
 8000fac:	4b02      	ldr	r3, [pc, #8]	; (8000fb8 <HTS221_GetCapabilities+0x18>)
 8000fae:	604b      	str	r3, [r1, #4]
	Capabilities->TempMaxOdr = 12.5f;
 8000fb0:	608b      	str	r3, [r1, #8]
	Capabilities->PressMaxOdr = 0.0f;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	60cb      	str	r3, [r1, #12]
	return HTS221_OK;
}
 8000fb6:	4770      	bx	lr
 8000fb8:	41480000 	.word	0x41480000

08000fbc <Linear_Interpolation>:
 * @param  Coeff the coefficient
 * @retval Calculation result
 */
static float Linear_Interpolation(lin_t *Lin, float Coeff)
{
	return (((Lin->y1 - Lin->y0) * Coeff) + ((Lin->x1 * Lin->y0) - (Lin->x0 * Lin->y1))) / (Lin->x1 - Lin->x0);
 8000fbc:	edd0 6a03 	vldr	s13, [r0, #12]
 8000fc0:	edd0 7a01 	vldr	s15, [r0, #4]
 8000fc4:	ee36 7ae7 	vsub.f32	s14, s13, s15
 8000fc8:	ee27 0a00 	vmul.f32	s0, s14, s0
 8000fcc:	ed90 7a02 	vldr	s14, [r0, #8]
 8000fd0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000fd4:	ed90 6a00 	vldr	s12, [r0]
 8000fd8:	ee66 6a86 	vmul.f32	s13, s13, s12
 8000fdc:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8000fe0:	ee70 7a27 	vadd.f32	s15, s0, s15
 8000fe4:	ee37 0a46 	vsub.f32	s0, s14, s12
}
 8000fe8:	ee87 0a80 	vdiv.f32	s0, s15, s0
 8000fec:	4770      	bx	lr

08000fee <ReadRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8000fee:	b510      	push	{r4, lr}
	HTS221_Object_t *pObj = (HTS221_Object_t *)Handle;

	if (pObj->IO.BusType == (uint32_t)HTS221_I2C_BUS) { /* I2C */
 8000ff0:	6884      	ldr	r4, [r0, #8]
 8000ff2:	b12c      	cbz	r4, 8001000 <ReadRegWrap+0x12>
		/* Enable Multi-byte read */
		return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
	}else { /* SPI 3-Wires */
		/* Enable Multi-byte read */
		return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 8000ff4:	6944      	ldr	r4, [r0, #20]
 8000ff6:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8000ffa:	7b00      	ldrb	r0, [r0, #12]
 8000ffc:	47a0      	blx	r4
	}
}
 8000ffe:	bd10      	pop	{r4, pc}
		return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 8001000:	6944      	ldr	r4, [r0, #20]
 8001002:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 8001006:	7b00      	ldrb	r0, [r0, #12]
 8001008:	47a0      	blx	r4
 800100a:	bd10      	pop	{r4, pc}

0800100c <WriteRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 800100c:	b510      	push	{r4, lr}
	HTS221_Object_t *pObj = (HTS221_Object_t *)Handle;

	if (pObj->IO.BusType == (uint32_t)HTS221_I2C_BUS) { /* I2C */
 800100e:	6884      	ldr	r4, [r0, #8]
 8001010:	b12c      	cbz	r4, 800101e <WriteRegWrap+0x12>
		/* Enable Multi-byte write */
		return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
	}else { /* SPI 3-Wires */
		/* Enable Multi-byte write */
		return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 8001012:	6904      	ldr	r4, [r0, #16]
 8001014:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8001018:	7b00      	ldrb	r0, [r0, #12]
 800101a:	47a0      	blx	r4
	}
}
 800101c:	bd10      	pop	{r4, pc}
		return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 800101e:	6904      	ldr	r4, [r0, #16]
 8001020:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 8001024:	7b00      	ldrb	r0, [r0, #12]
 8001026:	47a0      	blx	r4
 8001028:	bd10      	pop	{r4, pc}

0800102a <HTS221_HUM_Enable>:
	if (pObj->hum_is_enabled == 1U) {
 800102a:	f890 3029 	ldrb.w	r3, [r0, #41]	; 0x29
 800102e:	2b01      	cmp	r3, #1
 8001030:	d012      	beq.n	8001058 <HTS221_HUM_Enable+0x2e>
{
 8001032:	b510      	push	{r4, lr}
 8001034:	4604      	mov	r4, r0
	if (pObj->temp_is_enabled == 0U) {
 8001036:	f890 302a 	ldrb.w	r3, [r0, #42]	; 0x2a
 800103a:	b123      	cbz	r3, 8001046 <HTS221_HUM_Enable+0x1c>
	pObj->hum_is_enabled = 1;
 800103c:	2301      	movs	r3, #1
 800103e:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
	return HTS221_OK;
 8001042:	2000      	movs	r0, #0
 8001044:	bd10      	pop	{r4, pc}
		if (hts221_power_on_set(&(pObj->Ctx), PROPERTY_ENABLE) != HTS221_OK) {
 8001046:	2101      	movs	r1, #1
 8001048:	301c      	adds	r0, #28
 800104a:	f000 fa74 	bl	8001536 <hts221_power_on_set>
 800104e:	2800      	cmp	r0, #0
 8001050:	d0f4      	beq.n	800103c <HTS221_HUM_Enable+0x12>
			return HTS221_ERROR;
 8001052:	f04f 30ff 	mov.w	r0, #4294967295
}
 8001056:	bd10      	pop	{r4, pc}
		return HTS221_OK;
 8001058:	2000      	movs	r0, #0
 800105a:	4770      	bx	lr

0800105c <HTS221_HUM_Disable>:
	if (pObj->hum_is_enabled == 0U) {
 800105c:	f890 3029 	ldrb.w	r3, [r0, #41]	; 0x29
 8001060:	b18b      	cbz	r3, 8001086 <HTS221_HUM_Disable+0x2a>
{
 8001062:	b510      	push	{r4, lr}
 8001064:	4604      	mov	r4, r0
	if (pObj->temp_is_enabled == 0U) {
 8001066:	f890 302a 	ldrb.w	r3, [r0, #42]	; 0x2a
 800106a:	b11b      	cbz	r3, 8001074 <HTS221_HUM_Disable+0x18>
	pObj->hum_is_enabled = 0;
 800106c:	2000      	movs	r0, #0
 800106e:	f884 0029 	strb.w	r0, [r4, #41]	; 0x29
	return HTS221_OK;
 8001072:	bd10      	pop	{r4, pc}
		if (hts221_power_on_set(&(pObj->Ctx), PROPERTY_DISABLE) != HTS221_OK) {
 8001074:	2100      	movs	r1, #0
 8001076:	301c      	adds	r0, #28
 8001078:	f000 fa5d 	bl	8001536 <hts221_power_on_set>
 800107c:	2800      	cmp	r0, #0
 800107e:	d0f5      	beq.n	800106c <HTS221_HUM_Disable+0x10>
			return HTS221_ERROR;
 8001080:	f04f 30ff 	mov.w	r0, #4294967295
}
 8001084:	bd10      	pop	{r4, pc}
		return HTS221_OK;
 8001086:	2000      	movs	r0, #0
 8001088:	4770      	bx	lr

0800108a <HTS221_TEMP_Enable>:
	if (pObj->temp_is_enabled == 1U) {
 800108a:	f890 302a 	ldrb.w	r3, [r0, #42]	; 0x2a
 800108e:	2b01      	cmp	r3, #1
 8001090:	d012      	beq.n	80010b8 <HTS221_TEMP_Enable+0x2e>
{
 8001092:	b510      	push	{r4, lr}
 8001094:	4604      	mov	r4, r0
	if (pObj->hum_is_enabled == 0U) {
 8001096:	f890 3029 	ldrb.w	r3, [r0, #41]	; 0x29
 800109a:	b123      	cbz	r3, 80010a6 <HTS221_TEMP_Enable+0x1c>
	pObj->temp_is_enabled = 1;
 800109c:	2301      	movs	r3, #1
 800109e:	f884 302a 	strb.w	r3, [r4, #42]	; 0x2a
	return HTS221_OK;
 80010a2:	2000      	movs	r0, #0
 80010a4:	bd10      	pop	{r4, pc}
		if (hts221_power_on_set(&(pObj->Ctx), PROPERTY_ENABLE) != HTS221_OK) {
 80010a6:	2101      	movs	r1, #1
 80010a8:	301c      	adds	r0, #28
 80010aa:	f000 fa44 	bl	8001536 <hts221_power_on_set>
 80010ae:	2800      	cmp	r0, #0
 80010b0:	d0f4      	beq.n	800109c <HTS221_TEMP_Enable+0x12>
			return HTS221_ERROR;
 80010b2:	f04f 30ff 	mov.w	r0, #4294967295
}
 80010b6:	bd10      	pop	{r4, pc}
		return HTS221_OK;
 80010b8:	2000      	movs	r0, #0
 80010ba:	4770      	bx	lr

080010bc <HTS221_TEMP_Disable>:
	if (pObj->temp_is_enabled == 0U) {
 80010bc:	f890 302a 	ldrb.w	r3, [r0, #42]	; 0x2a
 80010c0:	b18b      	cbz	r3, 80010e6 <HTS221_TEMP_Disable+0x2a>
{
 80010c2:	b510      	push	{r4, lr}
 80010c4:	4604      	mov	r4, r0
	if (pObj->hum_is_enabled == 0U) {
 80010c6:	f890 3029 	ldrb.w	r3, [r0, #41]	; 0x29
 80010ca:	b11b      	cbz	r3, 80010d4 <HTS221_TEMP_Disable+0x18>
	pObj->temp_is_enabled = 0;
 80010cc:	2000      	movs	r0, #0
 80010ce:	f884 002a 	strb.w	r0, [r4, #42]	; 0x2a
	return HTS221_OK;
 80010d2:	bd10      	pop	{r4, pc}
		if (hts221_power_on_set(&(pObj->Ctx), PROPERTY_DISABLE) != HTS221_OK) {
 80010d4:	2100      	movs	r1, #0
 80010d6:	301c      	adds	r0, #28
 80010d8:	f000 fa2d 	bl	8001536 <hts221_power_on_set>
 80010dc:	2800      	cmp	r0, #0
 80010de:	d0f5      	beq.n	80010cc <HTS221_TEMP_Disable+0x10>
			return HTS221_ERROR;
 80010e0:	f04f 30ff 	mov.w	r0, #4294967295
}
 80010e4:	bd10      	pop	{r4, pc}
		return HTS221_OK;
 80010e6:	2000      	movs	r0, #0
 80010e8:	4770      	bx	lr

080010ea <HTS221_DeInit>:
{
 80010ea:	b510      	push	{r4, lr}
 80010ec:	4604      	mov	r4, r0
	if (pObj->is_initialized == 1U) {
 80010ee:	f890 3028 	ldrb.w	r3, [r0, #40]	; 0x28
 80010f2:	2b01      	cmp	r3, #1
 80010f4:	d003      	beq.n	80010fe <HTS221_DeInit+0x14>
	pObj->is_initialized = 0;
 80010f6:	2000      	movs	r0, #0
 80010f8:	f884 0028 	strb.w	r0, [r4, #40]	; 0x28
	return HTS221_OK;
 80010fc:	bd10      	pop	{r4, pc}
		if (HTS221_HUM_Disable(pObj) != HTS221_OK) {
 80010fe:	f7ff ffad 	bl	800105c <HTS221_HUM_Disable>
 8001102:	b938      	cbnz	r0, 8001114 <HTS221_DeInit+0x2a>
		if (HTS221_TEMP_Disable(pObj) != HTS221_OK) {
 8001104:	4620      	mov	r0, r4
 8001106:	f7ff ffd9 	bl	80010bc <HTS221_TEMP_Disable>
 800110a:	2800      	cmp	r0, #0
 800110c:	d0f3      	beq.n	80010f6 <HTS221_DeInit+0xc>
			return HTS221_ERROR;
 800110e:	f04f 30ff 	mov.w	r0, #4294967295
}
 8001112:	bd10      	pop	{r4, pc}
			return HTS221_ERROR;
 8001114:	f04f 30ff 	mov.w	r0, #4294967295
 8001118:	bd10      	pop	{r4, pc}

0800111a <HTS221_SetOutputDataRate>:
{
 800111a:	b508      	push	{r3, lr}
		  : (Odr <= 7.0f) ? HTS221_ODR_7Hz
 800111c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8001120:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8001124:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001128:	d90e      	bls.n	8001148 <HTS221_SetOutputDataRate+0x2e>
 800112a:	eef1 7a0c 	vmov.f32	s15, #28	; 0x40e00000  7.0
 800112e:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8001132:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001136:	d809      	bhi.n	800114c <HTS221_SetOutputDataRate+0x32>
 8001138:	2102      	movs	r1, #2
	if (hts221_data_rate_set(&(pObj->Ctx), new_odr) != HTS221_OK) {
 800113a:	301c      	adds	r0, #28
 800113c:	f000 f98c 	bl	8001458 <hts221_data_rate_set>
 8001140:	4603      	mov	r3, r0
 8001142:	b928      	cbnz	r0, 8001150 <HTS221_SetOutputDataRate+0x36>
}
 8001144:	4618      	mov	r0, r3
 8001146:	bd08      	pop	{r3, pc}
		  : (Odr <= 7.0f) ? HTS221_ODR_7Hz
 8001148:	2101      	movs	r1, #1
 800114a:	e7f6      	b.n	800113a <HTS221_SetOutputDataRate+0x20>
 800114c:	2103      	movs	r1, #3
 800114e:	e7f4      	b.n	800113a <HTS221_SetOutputDataRate+0x20>
		return HTS221_ERROR;
 8001150:	f04f 33ff 	mov.w	r3, #4294967295
 8001154:	e7f6      	b.n	8001144 <HTS221_SetOutputDataRate+0x2a>

08001156 <HTS221_Initialize>:
{
 8001156:	b538      	push	{r3, r4, r5, lr}
 8001158:	4605      	mov	r5, r0
	if (hts221_power_on_set(&(pObj->Ctx), PROPERTY_DISABLE) != HTS221_OK) {
 800115a:	f100 041c 	add.w	r4, r0, #28
 800115e:	2100      	movs	r1, #0
 8001160:	4620      	mov	r0, r4
 8001162:	f000 f9e8 	bl	8001536 <hts221_power_on_set>
 8001166:	b980      	cbnz	r0, 800118a <HTS221_Initialize+0x34>
	if (hts221_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != HTS221_OK) {
 8001168:	2101      	movs	r1, #1
 800116a:	4620      	mov	r0, r4
 800116c:	f000 f9b2 	bl	80014d4 <hts221_block_data_update_set>
 8001170:	b970      	cbnz	r0, 8001190 <HTS221_Initialize+0x3a>
	if (HTS221_SetOutputDataRate(pObj, 1.0f) != HTS221_OK) {
 8001172:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8001176:	4628      	mov	r0, r5
 8001178:	f7ff ffcf 	bl	800111a <HTS221_SetOutputDataRate>
 800117c:	4603      	mov	r3, r0
 800117e:	b908      	cbnz	r0, 8001184 <HTS221_Initialize+0x2e>
}
 8001180:	4618      	mov	r0, r3
 8001182:	bd38      	pop	{r3, r4, r5, pc}
		return HTS221_ERROR;
 8001184:	f04f 33ff 	mov.w	r3, #4294967295
 8001188:	e7fa      	b.n	8001180 <HTS221_Initialize+0x2a>
		return HTS221_ERROR;
 800118a:	f04f 33ff 	mov.w	r3, #4294967295
 800118e:	e7f7      	b.n	8001180 <HTS221_Initialize+0x2a>
		return HTS221_ERROR;
 8001190:	f04f 33ff 	mov.w	r3, #4294967295
 8001194:	e7f4      	b.n	8001180 <HTS221_Initialize+0x2a>

08001196 <HTS221_Init>:
{
 8001196:	b510      	push	{r4, lr}
 8001198:	4604      	mov	r4, r0
	if (pObj->is_initialized == 0U) {
 800119a:	f890 3028 	ldrb.w	r3, [r0, #40]	; 0x28
 800119e:	b123      	cbz	r3, 80011aa <HTS221_Init+0x14>
	pObj->is_initialized = 1;
 80011a0:	2301      	movs	r3, #1
 80011a2:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
	return HTS221_OK;
 80011a6:	2000      	movs	r0, #0
 80011a8:	bd10      	pop	{r4, pc}
		if (HTS221_Initialize(pObj) != HTS221_OK) {
 80011aa:	f7ff ffd4 	bl	8001156 <HTS221_Initialize>
 80011ae:	2800      	cmp	r0, #0
 80011b0:	d0f6      	beq.n	80011a0 <HTS221_Init+0xa>
			return HTS221_ERROR;
 80011b2:	f04f 30ff 	mov.w	r0, #4294967295
}
 80011b6:	bd10      	pop	{r4, pc}

080011b8 <HTS221_HUM_SetOutputDataRate>:
{
 80011b8:	b508      	push	{r3, lr}
	return HTS221_SetOutputDataRate(pObj, Odr);
 80011ba:	f7ff ffae 	bl	800111a <HTS221_SetOutputDataRate>
}
 80011be:	bd08      	pop	{r3, pc}

080011c0 <HTS221_TEMP_SetOutputDataRate>:
{
 80011c0:	b508      	push	{r3, lr}
	return HTS221_SetOutputDataRate(pObj, Odr);
 80011c2:	f7ff ffaa 	bl	800111a <HTS221_SetOutputDataRate>
}
 80011c6:	bd08      	pop	{r3, pc}

080011c8 <HTS221_ReadID>:
{
 80011c8:	b508      	push	{r3, lr}
	if (hts221_device_id_get(&(pObj->Ctx), Id) != HTS221_OK) {
 80011ca:	301c      	adds	r0, #28
 80011cc:	f000 f9ac 	bl	8001528 <hts221_device_id_get>
 80011d0:	4603      	mov	r3, r0
 80011d2:	b908      	cbnz	r0, 80011d8 <HTS221_ReadID+0x10>
}
 80011d4:	4618      	mov	r0, r3
 80011d6:	bd08      	pop	{r3, pc}
		return HTS221_ERROR;
 80011d8:	f04f 33ff 	mov.w	r3, #4294967295
 80011dc:	e7fa      	b.n	80011d4 <HTS221_ReadID+0xc>
	...

080011e0 <HTS221_GetOutputDataRate>:
{
 80011e0:	b510      	push	{r4, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	460c      	mov	r4, r1
	if (hts221_data_rate_get(&(pObj->Ctx), &odr_low_level) != HTS221_OK) {
 80011e6:	f10d 0107 	add.w	r1, sp, #7
 80011ea:	301c      	adds	r0, #28
 80011ec:	f000 f950 	bl	8001490 <hts221_data_rate_get>
 80011f0:	b9b8      	cbnz	r0, 8001222 <HTS221_GetOutputDataRate+0x42>
 80011f2:	4602      	mov	r2, r0
	switch (odr_low_level) {
 80011f4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80011f8:	2b03      	cmp	r3, #3
 80011fa:	d815      	bhi.n	8001228 <HTS221_GetOutputDataRate+0x48>
 80011fc:	e8df f003 	tbb	[pc, r3]
 8001200:	0e0b0702 	.word	0x0e0b0702
		*Odr = 0.0f;
 8001204:	2300      	movs	r3, #0
 8001206:	6023      	str	r3, [r4, #0]
}
 8001208:	4610      	mov	r0, r2
 800120a:	b002      	add	sp, #8
 800120c:	bd10      	pop	{r4, pc}
		*Odr = 1.0f;
 800120e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001212:	6023      	str	r3, [r4, #0]
		break;
 8001214:	e7f8      	b.n	8001208 <HTS221_GetOutputDataRate+0x28>
		*Odr = 7.0f;
 8001216:	4b06      	ldr	r3, [pc, #24]	; (8001230 <HTS221_GetOutputDataRate+0x50>)
 8001218:	6023      	str	r3, [r4, #0]
		break;
 800121a:	e7f5      	b.n	8001208 <HTS221_GetOutputDataRate+0x28>
		*Odr = 12.5f;
 800121c:	4b05      	ldr	r3, [pc, #20]	; (8001234 <HTS221_GetOutputDataRate+0x54>)
 800121e:	6023      	str	r3, [r4, #0]
		break;
 8001220:	e7f2      	b.n	8001208 <HTS221_GetOutputDataRate+0x28>
		return HTS221_ERROR;
 8001222:	f04f 32ff 	mov.w	r2, #4294967295
 8001226:	e7ef      	b.n	8001208 <HTS221_GetOutputDataRate+0x28>
		ret = HTS221_ERROR;
 8001228:	f04f 32ff 	mov.w	r2, #4294967295
 800122c:	e7ec      	b.n	8001208 <HTS221_GetOutputDataRate+0x28>
 800122e:	bf00      	nop
 8001230:	40e00000 	.word	0x40e00000
 8001234:	41480000 	.word	0x41480000

08001238 <HTS221_HUM_GetOutputDataRate>:
{
 8001238:	b508      	push	{r3, lr}
	return HTS221_GetOutputDataRate(pObj, Odr);
 800123a:	f7ff ffd1 	bl	80011e0 <HTS221_GetOutputDataRate>
}
 800123e:	bd08      	pop	{r3, pc}

08001240 <HTS221_TEMP_GetOutputDataRate>:
{
 8001240:	b508      	push	{r3, lr}
	return HTS221_GetOutputDataRate(pObj, Odr);
 8001242:	f7ff ffcd 	bl	80011e0 <HTS221_GetOutputDataRate>
}
 8001246:	bd08      	pop	{r3, pc}

08001248 <HTS221_HUM_GetHumidity>:
{
 8001248:	b530      	push	{r4, r5, lr}
 800124a:	b087      	sub	sp, #28
 800124c:	460d      	mov	r5, r1
	if (hts221_hum_adc_point_0_get(&(pObj->Ctx), coeff.u8bit) != HTS221_OK) {
 800124e:	f100 041c 	add.w	r4, r0, #28
 8001252:	a904      	add	r1, sp, #16
 8001254:	4620      	mov	r0, r4
 8001256:	f000 f9ea 	bl	800162e <hts221_hum_adc_point_0_get>
 800125a:	2800      	cmp	r0, #0
 800125c:	d15a      	bne.n	8001314 <HTS221_HUM_GetHumidity+0xcc>
	lin_hum.x0 = (float)coeff.i16bit;
 800125e:	f9bd 3010 	ldrsh.w	r3, [sp, #16]
 8001262:	ee07 3a90 	vmov	s15, r3
 8001266:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800126a:	edcd 7a00 	vstr	s15, [sp]
	if (hts221_hum_rh_point_0_get(&(pObj->Ctx), coeff.u8bit) != HTS221_OK) {
 800126e:	a904      	add	r1, sp, #16
 8001270:	4620      	mov	r0, r4
 8001272:	f000 f97c 	bl	800156e <hts221_hum_rh_point_0_get>
 8001276:	2800      	cmp	r0, #0
 8001278:	d14f      	bne.n	800131a <HTS221_HUM_GetHumidity+0xd2>
	lin_hum.y0 = (float)coeff.u8bit[0];
 800127a:	f89d 3010 	ldrb.w	r3, [sp, #16]
 800127e:	ee07 3a90 	vmov	s15, r3
 8001282:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001286:	edcd 7a01 	vstr	s15, [sp, #4]
	if (hts221_hum_adc_point_1_get(&(pObj->Ctx), coeff.u8bit) != HTS221_OK) {
 800128a:	a904      	add	r1, sp, #16
 800128c:	4620      	mov	r0, r4
 800128e:	f000 f9d5 	bl	800163c <hts221_hum_adc_point_1_get>
 8001292:	2800      	cmp	r0, #0
 8001294:	d144      	bne.n	8001320 <HTS221_HUM_GetHumidity+0xd8>
	lin_hum.x1 = (float)coeff.i16bit;
 8001296:	f9bd 3010 	ldrsh.w	r3, [sp, #16]
 800129a:	ee07 3a90 	vmov	s15, r3
 800129e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012a2:	edcd 7a02 	vstr	s15, [sp, #8]
	if (hts221_hum_rh_point_1_get(&(pObj->Ctx), coeff.u8bit) != HTS221_OK) {
 80012a6:	a904      	add	r1, sp, #16
 80012a8:	4620      	mov	r0, r4
 80012aa:	f000 f96b 	bl	8001584 <hts221_hum_rh_point_1_get>
 80012ae:	bbd0      	cbnz	r0, 8001326 <HTS221_HUM_GetHumidity+0xde>
	lin_hum.y1 = (float)coeff.u8bit[0];
 80012b0:	f89d 3010 	ldrb.w	r3, [sp, #16]
 80012b4:	ee07 3a90 	vmov	s15, r3
 80012b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012bc:	edcd 7a03 	vstr	s15, [sp, #12]
	(void)memset(data_raw_humidity.u8bit, 0x00, sizeof(int16_t));
 80012c0:	2300      	movs	r3, #0
 80012c2:	f8ad 3014 	strh.w	r3, [sp, #20]
	if (hts221_humidity_raw_get(&(pObj->Ctx), data_raw_humidity.u8bit) != HTS221_OK) {
 80012c6:	a905      	add	r1, sp, #20
 80012c8:	4620      	mov	r0, r4
 80012ca:	f000 f91f 	bl	800150c <hts221_humidity_raw_get>
 80012ce:	4604      	mov	r4, r0
 80012d0:	bb60      	cbnz	r0, 800132c <HTS221_HUM_GetHumidity+0xe4>
	*Value = Linear_Interpolation(&lin_hum, (float)data_raw_humidity.i16bit);
 80012d2:	f9bd 3014 	ldrsh.w	r3, [sp, #20]
 80012d6:	ee00 3a10 	vmov	s0, r3
 80012da:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 80012de:	4668      	mov	r0, sp
 80012e0:	f7ff fe6c 	bl	8000fbc <Linear_Interpolation>
 80012e4:	ed85 0a00 	vstr	s0, [r5]
	if (*Value < 0.0f) {
 80012e8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80012ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012f0:	d40d      	bmi.n	800130e <HTS221_HUM_GetHumidity+0xc6>
	if (*Value > 100.0f) {
 80012f2:	ed95 7a00 	vldr	s14, [r5]
 80012f6:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8001334 <HTS221_HUM_GetHumidity+0xec>
 80012fa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001302:	dd01      	ble.n	8001308 <HTS221_HUM_GetHumidity+0xc0>
		*Value = 100.0f;
 8001304:	edc5 7a00 	vstr	s15, [r5]
}
 8001308:	4620      	mov	r0, r4
 800130a:	b007      	add	sp, #28
 800130c:	bd30      	pop	{r4, r5, pc}
		*Value = 0.0f;
 800130e:	2300      	movs	r3, #0
 8001310:	602b      	str	r3, [r5, #0]
 8001312:	e7ee      	b.n	80012f2 <HTS221_HUM_GetHumidity+0xaa>
		return HTS221_ERROR;
 8001314:	f04f 34ff 	mov.w	r4, #4294967295
 8001318:	e7f6      	b.n	8001308 <HTS221_HUM_GetHumidity+0xc0>
		return HTS221_ERROR;
 800131a:	f04f 34ff 	mov.w	r4, #4294967295
 800131e:	e7f3      	b.n	8001308 <HTS221_HUM_GetHumidity+0xc0>
		return HTS221_ERROR;
 8001320:	f04f 34ff 	mov.w	r4, #4294967295
 8001324:	e7f0      	b.n	8001308 <HTS221_HUM_GetHumidity+0xc0>
		return HTS221_ERROR;
 8001326:	f04f 34ff 	mov.w	r4, #4294967295
 800132a:	e7ed      	b.n	8001308 <HTS221_HUM_GetHumidity+0xc0>
		return HTS221_ERROR;
 800132c:	f04f 34ff 	mov.w	r4, #4294967295
 8001330:	e7ea      	b.n	8001308 <HTS221_HUM_GetHumidity+0xc0>
 8001332:	bf00      	nop
 8001334:	42c80000 	.word	0x42c80000

08001338 <HTS221_TEMP_GetTemperature>:
{
 8001338:	b530      	push	{r4, r5, lr}
 800133a:	b087      	sub	sp, #28
 800133c:	460d      	mov	r5, r1
	if (hts221_temp_adc_point_0_get(&(pObj->Ctx), coeff.u8bit) != HTS221_OK) {
 800133e:	f100 041c 	add.w	r4, r0, #28
 8001342:	a904      	add	r1, sp, #16
 8001344:	4620      	mov	r0, r4
 8001346:	f000 f980 	bl	800164a <hts221_temp_adc_point_0_get>
 800134a:	2800      	cmp	r0, #0
 800134c:	d146      	bne.n	80013dc <HTS221_TEMP_GetTemperature+0xa4>
	lin_temp.x0 = (float)coeff.i16bit;
 800134e:	f9bd 3010 	ldrsh.w	r3, [sp, #16]
 8001352:	ee07 3a90 	vmov	s15, r3
 8001356:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800135a:	edcd 7a00 	vstr	s15, [sp]
	if (hts221_temp_deg_point_0_get(&(pObj->Ctx), coeff.u8bit) != HTS221_OK) {
 800135e:	a904      	add	r1, sp, #16
 8001360:	4620      	mov	r0, r4
 8001362:	f000 f91a 	bl	800159a <hts221_temp_deg_point_0_get>
 8001366:	2800      	cmp	r0, #0
 8001368:	d13b      	bne.n	80013e2 <HTS221_TEMP_GetTemperature+0xaa>
	lin_temp.y0 = (float)coeff.u8bit[0];
 800136a:	f89d 3010 	ldrb.w	r3, [sp, #16]
 800136e:	ee07 3a90 	vmov	s15, r3
 8001372:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001376:	edcd 7a01 	vstr	s15, [sp, #4]
	if (hts221_temp_adc_point_1_get(&(pObj->Ctx), coeff.u8bit) != HTS221_OK) {
 800137a:	a904      	add	r1, sp, #16
 800137c:	4620      	mov	r0, r4
 800137e:	f000 f96b 	bl	8001658 <hts221_temp_adc_point_1_get>
 8001382:	bb88      	cbnz	r0, 80013e8 <HTS221_TEMP_GetTemperature+0xb0>
	lin_temp.x1 = (float)coeff.i16bit;
 8001384:	f9bd 3010 	ldrsh.w	r3, [sp, #16]
 8001388:	ee07 3a90 	vmov	s15, r3
 800138c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001390:	edcd 7a02 	vstr	s15, [sp, #8]
	if (hts221_temp_deg_point_1_get(&(pObj->Ctx), coeff.u8bit) != HTS221_OK) {
 8001394:	a904      	add	r1, sp, #16
 8001396:	4620      	mov	r0, r4
 8001398:	f000 f924 	bl	80015e4 <hts221_temp_deg_point_1_get>
 800139c:	bb38      	cbnz	r0, 80013ee <HTS221_TEMP_GetTemperature+0xb6>
	lin_temp.y1 = (float)coeff.u8bit[0];
 800139e:	f89d 3010 	ldrb.w	r3, [sp, #16]
 80013a2:	ee07 3a90 	vmov	s15, r3
 80013a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013aa:	edcd 7a03 	vstr	s15, [sp, #12]
	(void)memset(data_raw_temperature.u8bit, 0x00, sizeof(int16_t));
 80013ae:	2300      	movs	r3, #0
 80013b0:	f8ad 3014 	strh.w	r3, [sp, #20]
	if (hts221_temperature_raw_get(&(pObj->Ctx), data_raw_temperature.u8bit) != HTS221_OK) {
 80013b4:	a905      	add	r1, sp, #20
 80013b6:	4620      	mov	r0, r4
 80013b8:	f000 f8af 	bl	800151a <hts221_temperature_raw_get>
 80013bc:	4604      	mov	r4, r0
 80013be:	b9c8      	cbnz	r0, 80013f4 <HTS221_TEMP_GetTemperature+0xbc>
	*Value = Linear_Interpolation(&lin_temp, (float)data_raw_temperature.i16bit);
 80013c0:	f9bd 3014 	ldrsh.w	r3, [sp, #20]
 80013c4:	ee00 3a10 	vmov	s0, r3
 80013c8:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 80013cc:	4668      	mov	r0, sp
 80013ce:	f7ff fdf5 	bl	8000fbc <Linear_Interpolation>
 80013d2:	ed85 0a00 	vstr	s0, [r5]
}
 80013d6:	4620      	mov	r0, r4
 80013d8:	b007      	add	sp, #28
 80013da:	bd30      	pop	{r4, r5, pc}
		return HTS221_ERROR;
 80013dc:	f04f 34ff 	mov.w	r4, #4294967295
 80013e0:	e7f9      	b.n	80013d6 <HTS221_TEMP_GetTemperature+0x9e>
		return HTS221_ERROR;
 80013e2:	f04f 34ff 	mov.w	r4, #4294967295
 80013e6:	e7f6      	b.n	80013d6 <HTS221_TEMP_GetTemperature+0x9e>
		return HTS221_ERROR;
 80013e8:	f04f 34ff 	mov.w	r4, #4294967295
 80013ec:	e7f3      	b.n	80013d6 <HTS221_TEMP_GetTemperature+0x9e>
		return HTS221_ERROR;
 80013ee:	f04f 34ff 	mov.w	r4, #4294967295
 80013f2:	e7f0      	b.n	80013d6 <HTS221_TEMP_GetTemperature+0x9e>
		return HTS221_ERROR;
 80013f4:	f04f 34ff 	mov.w	r4, #4294967295
 80013f8:	e7ed      	b.n	80013d6 <HTS221_TEMP_GetTemperature+0x9e>
	...

080013fc <HTS221_RegisterBusIO>:
	if (pObj == NULL) {
 80013fc:	b1b8      	cbz	r0, 800142e <HTS221_RegisterBusIO+0x32>
{
 80013fe:	b508      	push	{r3, lr}
 8001400:	4603      	mov	r3, r0
		pObj->IO.Init = pIO->Init;
 8001402:	680a      	ldr	r2, [r1, #0]
 8001404:	6002      	str	r2, [r0, #0]
		pObj->IO.DeInit = pIO->DeInit;
 8001406:	6848      	ldr	r0, [r1, #4]
 8001408:	6058      	str	r0, [r3, #4]
		pObj->IO.BusType = pIO->BusType;
 800140a:	6888      	ldr	r0, [r1, #8]
 800140c:	6098      	str	r0, [r3, #8]
		pObj->IO.Address = pIO->Address;
 800140e:	7b08      	ldrb	r0, [r1, #12]
 8001410:	7318      	strb	r0, [r3, #12]
		pObj->IO.WriteReg = pIO->WriteReg;
 8001412:	6908      	ldr	r0, [r1, #16]
 8001414:	6118      	str	r0, [r3, #16]
		pObj->IO.ReadReg = pIO->ReadReg;
 8001416:	6948      	ldr	r0, [r1, #20]
 8001418:	6158      	str	r0, [r3, #20]
		pObj->IO.GetTick = pIO->GetTick;
 800141a:	6989      	ldr	r1, [r1, #24]
 800141c:	6199      	str	r1, [r3, #24]
		pObj->Ctx.read_reg = ReadRegWrap;
 800141e:	4907      	ldr	r1, [pc, #28]	; (800143c <HTS221_RegisterBusIO+0x40>)
 8001420:	6219      	str	r1, [r3, #32]
		pObj->Ctx.write_reg = WriteRegWrap;
 8001422:	4907      	ldr	r1, [pc, #28]	; (8001440 <HTS221_RegisterBusIO+0x44>)
 8001424:	61d9      	str	r1, [r3, #28]
		pObj->Ctx.handle = pObj;
 8001426:	625b      	str	r3, [r3, #36]	; 0x24
		if (pObj->IO.Init != NULL) {
 8001428:	b122      	cbz	r2, 8001434 <HTS221_RegisterBusIO+0x38>
			ret = pObj->IO.Init();
 800142a:	4790      	blx	r2
 800142c:	bd08      	pop	{r3, pc}
		ret = HTS221_ERROR;
 800142e:	f04f 30ff 	mov.w	r0, #4294967295
 8001432:	4770      	bx	lr
			ret = HTS221_ERROR;
 8001434:	f04f 30ff 	mov.w	r0, #4294967295
}
 8001438:	bd08      	pop	{r3, pc}
 800143a:	bf00      	nop
 800143c:	08000fef 	.word	0x08000fef
 8001440:	0800100d 	.word	0x0800100d

08001444 <hts221_read_reg>:
 * @param  uint16_t len: number of consecutive register to read
 *
 */
int32_t hts221_read_reg(hts221_ctx_t *ctx, uint8_t reg, uint8_t *data,
			uint16_t len)
{
 8001444:	b510      	push	{r4, lr}
	int32_t ret;
	ret = ctx->read_reg(ctx->handle, reg, data, len);
 8001446:	6844      	ldr	r4, [r0, #4]
 8001448:	6880      	ldr	r0, [r0, #8]
 800144a:	47a0      	blx	r4
	return ret;
}
 800144c:	bd10      	pop	{r4, pc}

0800144e <hts221_write_reg>:
 * @param  uint16_t len: number of consecutive register to write
 *
 */
int32_t hts221_write_reg(hts221_ctx_t *ctx, uint8_t reg, uint8_t *data,
			 uint16_t len)
{
 800144e:	b510      	push	{r4, lr}
	int32_t ret;
	ret = ctx->write_reg(ctx->handle, reg, data, len);
 8001450:	6804      	ldr	r4, [r0, #0]
 8001452:	6880      	ldr	r0, [r0, #8]
 8001454:	47a0      	blx	r4
	return ret;
}
 8001456:	bd10      	pop	{r4, pc}

08001458 <hts221_data_rate_set>:
 * @param  hts221_ctx_t *ctx: read / write interface definitions
 * @param  hts221_odr_t: change the values of odr in reg CTRL_REG1
 *
 */
int32_t hts221_data_rate_set(hts221_ctx_t *ctx, hts221_odr_t val)
{
 8001458:	b530      	push	{r4, r5, lr}
 800145a:	b083      	sub	sp, #12
 800145c:	4604      	mov	r4, r0
 800145e:	460d      	mov	r5, r1
	hts221_reg_t reg;
	int32_t ret;

	ret = hts221_read_reg(ctx, HTS221_CTRL_REG1, &reg.byte, 1);
 8001460:	2301      	movs	r3, #1
 8001462:	aa01      	add	r2, sp, #4
 8001464:	2120      	movs	r1, #32
 8001466:	f7ff ffed 	bl	8001444 <hts221_read_reg>

	if (ret == 0) {
 800146a:	4603      	mov	r3, r0
 800146c:	b110      	cbz	r0, 8001474 <hts221_data_rate_set+0x1c>
		reg.ctrl_reg1.odr = (uint8_t)val;
		ret = hts221_write_reg(ctx, HTS221_CTRL_REG1, &reg.byte, 1);
	}

	return ret;
}
 800146e:	4618      	mov	r0, r3
 8001470:	b003      	add	sp, #12
 8001472:	bd30      	pop	{r4, r5, pc}
		reg.ctrl_reg1.odr = (uint8_t)val;
 8001474:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8001478:	f365 0301 	bfi	r3, r5, #0, #2
 800147c:	aa02      	add	r2, sp, #8
 800147e:	f802 3d04 	strb.w	r3, [r2, #-4]!
		ret = hts221_write_reg(ctx, HTS221_CTRL_REG1, &reg.byte, 1);
 8001482:	2301      	movs	r3, #1
 8001484:	2120      	movs	r1, #32
 8001486:	4620      	mov	r0, r4
 8001488:	f7ff ffe1 	bl	800144e <hts221_write_reg>
 800148c:	4603      	mov	r3, r0
	return ret;
 800148e:	e7ee      	b.n	800146e <hts221_data_rate_set+0x16>

08001490 <hts221_data_rate_get>:
 * @param  hts221_ctx_t *ctx: read / write interface definitions
 * @param  hts221_odr_t: Get the values of odr in reg CTRL_REG1
 *
 */
int32_t hts221_data_rate_get(hts221_ctx_t *ctx, hts221_odr_t *val)
{
 8001490:	b510      	push	{r4, lr}
 8001492:	b082      	sub	sp, #8
 8001494:	460c      	mov	r4, r1
	hts221_reg_t reg;
	int32_t ret;

	ret = hts221_read_reg(ctx, HTS221_CTRL_REG1, &reg.byte, 1);
 8001496:	2301      	movs	r3, #1
 8001498:	aa01      	add	r2, sp, #4
 800149a:	2120      	movs	r1, #32
 800149c:	f7ff ffd2 	bl	8001444 <hts221_read_reg>

	switch (reg.ctrl_reg1.odr) {
 80014a0:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80014a4:	f003 0303 	and.w	r3, r3, #3
 80014a8:	2b03      	cmp	r3, #3
 80014aa:	d810      	bhi.n	80014ce <hts221_data_rate_get+0x3e>
 80014ac:	e8df f003 	tbb	[pc, r3]
 80014b0:	0c090602 	.word	0x0c090602
	case HTS221_ONE_SHOT:
		*val = HTS221_ONE_SHOT;
 80014b4:	2300      	movs	r3, #0
 80014b6:	7023      	strb	r3, [r4, #0]
		*val = HTS221_ODR_ND;
		break;
	}

	return ret;
}
 80014b8:	b002      	add	sp, #8
 80014ba:	bd10      	pop	{r4, pc}
		*val = HTS221_ODR_1Hz;
 80014bc:	2301      	movs	r3, #1
 80014be:	7023      	strb	r3, [r4, #0]
		break;
 80014c0:	e7fa      	b.n	80014b8 <hts221_data_rate_get+0x28>
		*val = HTS221_ODR_7Hz;
 80014c2:	2302      	movs	r3, #2
 80014c4:	7023      	strb	r3, [r4, #0]
		break;
 80014c6:	e7f7      	b.n	80014b8 <hts221_data_rate_get+0x28>
		*val = HTS221_ODR_12Hz5;
 80014c8:	2303      	movs	r3, #3
 80014ca:	7023      	strb	r3, [r4, #0]
		break;
 80014cc:	e7f4      	b.n	80014b8 <hts221_data_rate_get+0x28>
		*val = HTS221_ODR_ND;
 80014ce:	2304      	movs	r3, #4
 80014d0:	7023      	strb	r3, [r4, #0]
	return ret;
 80014d2:	e7f1      	b.n	80014b8 <hts221_data_rate_get+0x28>

080014d4 <hts221_block_data_update_set>:
 * @param  hts221_ctx_t *ctx: read / write interface definitions
 * @param  uint8_t val: change the values of bdu in reg CTRL_REG1
 *
 */
int32_t hts221_block_data_update_set(hts221_ctx_t *ctx, uint8_t val)
{
 80014d4:	b530      	push	{r4, r5, lr}
 80014d6:	b083      	sub	sp, #12
 80014d8:	4604      	mov	r4, r0
 80014da:	460d      	mov	r5, r1
	hts221_reg_t reg;
	int32_t ret;

	ret = hts221_read_reg(ctx, HTS221_CTRL_REG1, &reg.byte, 1);
 80014dc:	2301      	movs	r3, #1
 80014de:	aa01      	add	r2, sp, #4
 80014e0:	2120      	movs	r1, #32
 80014e2:	f7ff ffaf 	bl	8001444 <hts221_read_reg>

	if (ret == 0) {
 80014e6:	4603      	mov	r3, r0
 80014e8:	b110      	cbz	r0, 80014f0 <hts221_block_data_update_set+0x1c>
		reg.ctrl_reg1.bdu = val;
		ret = hts221_write_reg(ctx, HTS221_CTRL_REG1, &reg.byte, 1);
	}

	return ret;
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	b003      	add	sp, #12
 80014ee:	bd30      	pop	{r4, r5, pc}
		reg.ctrl_reg1.bdu = val;
 80014f0:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80014f4:	f365 0382 	bfi	r3, r5, #2, #1
 80014f8:	aa02      	add	r2, sp, #8
 80014fa:	f802 3d04 	strb.w	r3, [r2, #-4]!
		ret = hts221_write_reg(ctx, HTS221_CTRL_REG1, &reg.byte, 1);
 80014fe:	2301      	movs	r3, #1
 8001500:	2120      	movs	r1, #32
 8001502:	4620      	mov	r0, r4
 8001504:	f7ff ffa3 	bl	800144e <hts221_write_reg>
 8001508:	4603      	mov	r3, r0
	return ret;
 800150a:	e7ee      	b.n	80014ea <hts221_block_data_update_set+0x16>

0800150c <hts221_humidity_raw_get>:
 * @param  hts221_ctx_t *ctx: read / write interface definitions
 * @param  uint8_t * : buffer that stores data read
 *
 */
int32_t hts221_humidity_raw_get(hts221_ctx_t *ctx, uint8_t *buff)
{
 800150c:	b508      	push	{r3, lr}
	return hts221_read_reg(ctx, HTS221_HUMIDITY_OUT_L, buff, 2);
 800150e:	2302      	movs	r3, #2
 8001510:	460a      	mov	r2, r1
 8001512:	2128      	movs	r1, #40	; 0x28
 8001514:	f7ff ff96 	bl	8001444 <hts221_read_reg>
}
 8001518:	bd08      	pop	{r3, pc}

0800151a <hts221_temperature_raw_get>:
 * @param  hts221_ctx_t *ctx: read / write interface definitions
 * @param  uint8_t * : buffer that stores data read
 *
 */
int32_t hts221_temperature_raw_get(hts221_ctx_t *ctx, uint8_t *buff)
{
 800151a:	b508      	push	{r3, lr}
	return hts221_read_reg(ctx, HTS221_TEMP_OUT_L, buff, 2);
 800151c:	2302      	movs	r3, #2
 800151e:	460a      	mov	r2, r1
 8001520:	212a      	movs	r1, #42	; 0x2a
 8001522:	f7ff ff8f 	bl	8001444 <hts221_read_reg>
}
 8001526:	bd08      	pop	{r3, pc}

08001528 <hts221_device_id_get>:
 * @param  hts221_ctx_t *ctx: read / write interface definitions
 * @param  uint8_t * : buffer that stores data read
 *
 */
int32_t hts221_device_id_get(hts221_ctx_t *ctx, uint8_t *buff)
{
 8001528:	b508      	push	{r3, lr}
	return hts221_read_reg(ctx, HTS221_WHO_AM_I, buff, 1);
 800152a:	2301      	movs	r3, #1
 800152c:	460a      	mov	r2, r1
 800152e:	210f      	movs	r1, #15
 8001530:	f7ff ff88 	bl	8001444 <hts221_read_reg>
}
 8001534:	bd08      	pop	{r3, pc}

08001536 <hts221_power_on_set>:
 * @param  hts221_ctx_t *ctx: read / write interface definitions
 * @param  uint8_t val: change the values of pd in reg CTRL_REG1
 *
 */
int32_t hts221_power_on_set(hts221_ctx_t *ctx, uint8_t val)
{
 8001536:	b530      	push	{r4, r5, lr}
 8001538:	b083      	sub	sp, #12
 800153a:	4604      	mov	r4, r0
 800153c:	460d      	mov	r5, r1
	hts221_reg_t reg;
	int32_t ret;

	ret = hts221_read_reg(ctx, HTS221_CTRL_REG1, &reg.byte, 1);
 800153e:	2301      	movs	r3, #1
 8001540:	aa01      	add	r2, sp, #4
 8001542:	2120      	movs	r1, #32
 8001544:	f7ff ff7e 	bl	8001444 <hts221_read_reg>

	if (ret == 0) {
 8001548:	4603      	mov	r3, r0
 800154a:	b110      	cbz	r0, 8001552 <hts221_power_on_set+0x1c>
		reg.ctrl_reg1.pd = val;
		ret = hts221_write_reg(ctx, HTS221_CTRL_REG1, &reg.byte, 1);
	}
	return ret;
}
 800154c:	4618      	mov	r0, r3
 800154e:	b003      	add	sp, #12
 8001550:	bd30      	pop	{r4, r5, pc}
		reg.ctrl_reg1.pd = val;
 8001552:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8001556:	f365 13c7 	bfi	r3, r5, #7, #1
 800155a:	aa02      	add	r2, sp, #8
 800155c:	f802 3d04 	strb.w	r3, [r2, #-4]!
		ret = hts221_write_reg(ctx, HTS221_CTRL_REG1, &reg.byte, 1);
 8001560:	2301      	movs	r3, #1
 8001562:	2120      	movs	r1, #32
 8001564:	4620      	mov	r0, r4
 8001566:	f7ff ff72 	bl	800144e <hts221_write_reg>
 800156a:	4603      	mov	r3, r0
	return ret;
 800156c:	e7ee      	b.n	800154c <hts221_power_on_set+0x16>

0800156e <hts221_hum_rh_point_0_get>:
 * @param  hts221_ctx_t *ctx: read / write interface definitions
 * @param  uint8_t * : buffer that stores data read
 *
 */
int32_t hts221_hum_rh_point_0_get(hts221_ctx_t *ctx, uint8_t *buff)
{
 800156e:	b510      	push	{r4, lr}
 8001570:	460c      	mov	r4, r1
	int32_t ret;

	ret = hts221_read_reg(ctx, HTS221_H0_RH_X2, buff, 1);
 8001572:	2301      	movs	r3, #1
 8001574:	460a      	mov	r2, r1
 8001576:	2130      	movs	r1, #48	; 0x30
 8001578:	f7ff ff64 	bl	8001444 <hts221_read_reg>
	*buff = (uint8_t)(((uint16_t)(*buff) >> 1) & 0x7FFFu);
 800157c:	7823      	ldrb	r3, [r4, #0]
 800157e:	085b      	lsrs	r3, r3, #1
 8001580:	7023      	strb	r3, [r4, #0]

	return ret;
}
 8001582:	bd10      	pop	{r4, pc}

08001584 <hts221_hum_rh_point_1_get>:
 * @param  hts221_ctx_t *ctx: read / write interface definitions
 * @param  uint8_t * : buffer that stores data read
 *
 */
int32_t hts221_hum_rh_point_1_get(hts221_ctx_t *ctx, uint8_t *buff)
{
 8001584:	b510      	push	{r4, lr}
 8001586:	460c      	mov	r4, r1
	int32_t ret;

	ret = hts221_read_reg(ctx, HTS221_H1_RH_X2, buff, 1);
 8001588:	2301      	movs	r3, #1
 800158a:	460a      	mov	r2, r1
 800158c:	2131      	movs	r1, #49	; 0x31
 800158e:	f7ff ff59 	bl	8001444 <hts221_read_reg>
	*buff = (uint8_t)(((uint16_t)(*buff) >> 1) & 0x7FFFu);
 8001592:	7823      	ldrb	r3, [r4, #0]
 8001594:	085b      	lsrs	r3, r3, #1
 8001596:	7023      	strb	r3, [r4, #0]

	return ret;
}
 8001598:	bd10      	pop	{r4, pc}

0800159a <hts221_temp_deg_point_0_get>:
 * @param  hts221_ctx_t *ctx: read / write interface definitions
 * @param  uint8_t * : buffer that stores data read
 *
 */
int32_t hts221_temp_deg_point_0_get(hts221_ctx_t *ctx, uint8_t *buff)
{
 800159a:	b530      	push	{r4, r5, lr}
 800159c:	b083      	sub	sp, #12
 800159e:	4605      	mov	r5, r0
 80015a0:	460c      	mov	r4, r1
	hts221_reg_t reg;
	int32_t ret;
	axis1bit16_t coeff;

	ret = hts221_read_reg(ctx, HTS221_T0_DEGC_X8, coeff.u8bit, 1);
 80015a2:	2301      	movs	r3, #1
 80015a4:	466a      	mov	r2, sp
 80015a6:	2132      	movs	r1, #50	; 0x32
 80015a8:	f7ff ff4c 	bl	8001444 <hts221_read_reg>

	if (ret == 0) {
 80015ac:	4603      	mov	r3, r0
 80015ae:	b110      	cbz	r0, 80015b6 <hts221_temp_deg_point_0_get+0x1c>
		coeff.i16bit = coeff.i16bit / 8;
		*(buff) = (uint8_t)coeff.i16bit;
	}

	return ret;
}
 80015b0:	4618      	mov	r0, r3
 80015b2:	b003      	add	sp, #12
 80015b4:	bd30      	pop	{r4, r5, pc}
		ret = hts221_read_reg(ctx, HTS221_T1_T0_MSB, &reg.byte, 1);
 80015b6:	2301      	movs	r3, #1
 80015b8:	aa01      	add	r2, sp, #4
 80015ba:	2135      	movs	r1, #53	; 0x35
 80015bc:	4628      	mov	r0, r5
 80015be:	f7ff ff41 	bl	8001444 <hts221_read_reg>
 80015c2:	4603      	mov	r3, r0
		coeff.u8bit[1] = reg.t1_t0_msb.t0_msb;
 80015c4:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80015c8:	f3c2 0201 	ubfx	r2, r2, #0, #2
 80015cc:	f88d 2001 	strb.w	r2, [sp, #1]
		coeff.i16bit = coeff.i16bit / 8;
 80015d0:	f9bd 2000 	ldrsh.w	r2, [sp]
 80015d4:	2a00      	cmp	r2, #0
 80015d6:	db03      	blt.n	80015e0 <hts221_temp_deg_point_0_get+0x46>
		*(buff) = (uint8_t)coeff.i16bit;
 80015d8:	f3c2 02c7 	ubfx	r2, r2, #3, #8
 80015dc:	7022      	strb	r2, [r4, #0]
	return ret;
 80015de:	e7e7      	b.n	80015b0 <hts221_temp_deg_point_0_get+0x16>
		coeff.i16bit = coeff.i16bit / 8;
 80015e0:	3207      	adds	r2, #7
 80015e2:	e7f9      	b.n	80015d8 <hts221_temp_deg_point_0_get+0x3e>

080015e4 <hts221_temp_deg_point_1_get>:
 * @param  hts221_ctx_t *ctx: read / write interface definitions
 * @param  uint8_t * : buffer that stores data read
 *
 */
int32_t hts221_temp_deg_point_1_get(hts221_ctx_t *ctx, uint8_t *buff)
{
 80015e4:	b530      	push	{r4, r5, lr}
 80015e6:	b083      	sub	sp, #12
 80015e8:	4605      	mov	r5, r0
 80015ea:	460c      	mov	r4, r1
	hts221_reg_t reg;
	int32_t ret;
	axis1bit16_t coeff;

	ret = hts221_read_reg(ctx, HTS221_T1_DEGC_X8, coeff.u8bit, 1);
 80015ec:	2301      	movs	r3, #1
 80015ee:	466a      	mov	r2, sp
 80015f0:	2133      	movs	r1, #51	; 0x33
 80015f2:	f7ff ff27 	bl	8001444 <hts221_read_reg>

	if (ret == 0) {
 80015f6:	4603      	mov	r3, r0
 80015f8:	b110      	cbz	r0, 8001600 <hts221_temp_deg_point_1_get+0x1c>
		coeff.i16bit = coeff.i16bit / 8;
		*(buff) = (uint8_t)coeff.i16bit;
	}

	return ret;
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	b003      	add	sp, #12
 80015fe:	bd30      	pop	{r4, r5, pc}
		ret = hts221_read_reg(ctx, HTS221_T1_T0_MSB, &reg.byte, 1);
 8001600:	2301      	movs	r3, #1
 8001602:	aa01      	add	r2, sp, #4
 8001604:	2135      	movs	r1, #53	; 0x35
 8001606:	4628      	mov	r0, r5
 8001608:	f7ff ff1c 	bl	8001444 <hts221_read_reg>
 800160c:	4603      	mov	r3, r0
		coeff.u8bit[1] = reg.t1_t0_msb.t1_msb;
 800160e:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8001612:	f3c2 0281 	ubfx	r2, r2, #2, #2
 8001616:	f88d 2001 	strb.w	r2, [sp, #1]
		coeff.i16bit = coeff.i16bit / 8;
 800161a:	f9bd 2000 	ldrsh.w	r2, [sp]
 800161e:	2a00      	cmp	r2, #0
 8001620:	db03      	blt.n	800162a <hts221_temp_deg_point_1_get+0x46>
		*(buff) = (uint8_t)coeff.i16bit;
 8001622:	f3c2 02c7 	ubfx	r2, r2, #3, #8
 8001626:	7022      	strb	r2, [r4, #0]
	return ret;
 8001628:	e7e7      	b.n	80015fa <hts221_temp_deg_point_1_get+0x16>
		coeff.i16bit = coeff.i16bit / 8;
 800162a:	3207      	adds	r2, #7
 800162c:	e7f9      	b.n	8001622 <hts221_temp_deg_point_1_get+0x3e>

0800162e <hts221_hum_adc_point_0_get>:
 * @param  hts221_ctx_t *ctx: read / write interface definitions
 * @param  uint8_t * : buffer that stores data read
 *
 */
int32_t hts221_hum_adc_point_0_get(hts221_ctx_t *ctx, uint8_t *buff)
{
 800162e:	b508      	push	{r3, lr}
	return hts221_read_reg(ctx, HTS221_H0_T0_OUT_L, buff, 2);
 8001630:	2302      	movs	r3, #2
 8001632:	460a      	mov	r2, r1
 8001634:	2136      	movs	r1, #54	; 0x36
 8001636:	f7ff ff05 	bl	8001444 <hts221_read_reg>
}
 800163a:	bd08      	pop	{r3, pc}

0800163c <hts221_hum_adc_point_1_get>:
 * @param  hts221_ctx_t *ctx: read / write interface definitions
 * @param  uint8_t * : buffer that stores data read
 *
 */
int32_t hts221_hum_adc_point_1_get(hts221_ctx_t *ctx, uint8_t *buff)
{
 800163c:	b508      	push	{r3, lr}
	return hts221_read_reg(ctx, HTS221_H1_T0_OUT_L, buff, 2);
 800163e:	2302      	movs	r3, #2
 8001640:	460a      	mov	r2, r1
 8001642:	213a      	movs	r1, #58	; 0x3a
 8001644:	f7ff fefe 	bl	8001444 <hts221_read_reg>
}
 8001648:	bd08      	pop	{r3, pc}

0800164a <hts221_temp_adc_point_0_get>:
 * @param  hts221_ctx_t *ctx: read / write interface definitions
 * @param  uint8_t * : buffer that stores data read
 *
 */
int32_t hts221_temp_adc_point_0_get(hts221_ctx_t *ctx, uint8_t *buff)
{
 800164a:	b508      	push	{r3, lr}
	return hts221_read_reg(ctx, HTS221_T0_OUT_L, buff, 2);
 800164c:	2302      	movs	r3, #2
 800164e:	460a      	mov	r2, r1
 8001650:	213c      	movs	r1, #60	; 0x3c
 8001652:	f7ff fef7 	bl	8001444 <hts221_read_reg>
}
 8001656:	bd08      	pop	{r3, pc}

08001658 <hts221_temp_adc_point_1_get>:
 * @param  hts221_ctx_t *ctx: read / write interface definitions
 * @param  uint8_t * : buffer that stores data read
 *
 */
int32_t hts221_temp_adc_point_1_get(hts221_ctx_t *ctx, uint8_t *buff)
{
 8001658:	b508      	push	{r3, lr}
	return hts221_read_reg(ctx, HTS221_T1_OUT_L, buff, 2);
 800165a:	2302      	movs	r3, #2
 800165c:	460a      	mov	r2, r1
 800165e:	213e      	movs	r1, #62	; 0x3e
 8001660:	f7ff fef0 	bl	8001444 <hts221_read_reg>
}
 8001664:	bd08      	pop	{r3, pc}
	...

08001668 <L6206_AttachErrorHandler>:
* to the error Hanlder
* @retval None
**********************************************************/
void L6206_AttachErrorHandler(void (*callback)(uint16_t))
{
	errorHandlerCallback = (void (*)(uint16_t))callback;
 8001668:	4b01      	ldr	r3, [pc, #4]	; (8001670 <L6206_AttachErrorHandler+0x8>)
 800166a:	6018      	str	r0, [r3, #0]
 800166c:	4770      	bx	lr
 800166e:	bf00      	nop
 8001670:	200034e4 	.word	0x200034e4

08001674 <L6206_AttachFlagInterrupt>:
* to the Flag Interrupt
* @retval None
**********************************************************/
void L6206_AttachFlagInterrupt(void (*callback)(void))
{
	flagInterruptCallback = (void (*)())callback;
 8001674:	4b01      	ldr	r3, [pc, #4]	; (800167c <L6206_AttachFlagInterrupt+0x8>)
 8001676:	6018      	str	r0, [r3, #0]
 8001678:	4770      	bx	lr
 800167a:	bf00      	nop
 800167c:	200034e8 	.word	0x200034e8

08001680 <L6206_GetBridgeInputPwmFreq>:
* @param[in] bridgeId 0 for bridge A, 1 for bridge B
* @retval Freq in Hz
**********************************************************/
uint32_t L6206_GetBridgeInputPwmFreq(uint8_t bridgeId)
{
	return(devicePrm.pwmFreq[(bridgeId << 1)]);
 8001680:	4b02      	ldr	r3, [pc, #8]	; (800168c <L6206_GetBridgeInputPwmFreq+0xc>)
 8001682:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
}
 8001686:	6840      	ldr	r0, [r0, #4]
 8001688:	4770      	bx	lr
 800168a:	bf00      	nop
 800168c:	200034bc 	.word	0x200034bc

08001690 <L6206_GetFwVersion>:
* @retval L6206_FW_VERSION
**********************************************************/
uint32_t L6206_GetFwVersion(void)
{
	return(L6206_FW_VERSION);
}
 8001690:	2000      	movs	r0, #0
 8001692:	4770      	bx	lr

08001694 <L6206_ReadId>:
* @retval Id of the l6206 Driver Instance
**********************************************************/
uint16_t L6206_ReadId(void)
{
	return(l6206DriverInstance);
}
 8001694:	4b01      	ldr	r3, [pc, #4]	; (800169c <L6206_ReadId+0x8>)
 8001696:	8818      	ldrh	r0, [r3, #0]
 8001698:	4770      	bx	lr
 800169a:	bf00      	nop
 800169c:	20002452 	.word	0x20002452

080016a0 <L6206_SetNbDevices>:
* @retval TRUE if successfull, FALSE if failure, attempt to set a number of
* devices greater than MAX_NUMBER_OF_DEVICES
**********************************************************/
bool L6206_SetNbDevices(uint8_t nbDevices)
{
	if (nbDevices <= MAX_NUMBER_OF_DEVICES) {
 80016a0:	2801      	cmp	r0, #1
 80016a2:	d901      	bls.n	80016a8 <L6206_SetNbDevices+0x8>
		return TRUE;
	}else {
		return FALSE;
 80016a4:	2000      	movs	r0, #0
	}
}
 80016a6:	4770      	bx	lr
		return TRUE;
 80016a8:	2001      	movs	r0, #1
 80016aa:	4770      	bx	lr

080016ac <L6206_ErrorHandler>:
* @brief Error handler which calls the user callback (if defined)
* @param[in] error Number of the error
* @retval None
**********************************************************/
void L6206_ErrorHandler(uint16_t error)
{
 80016ac:	b508      	push	{r3, lr}
	if (errorHandlerCallback != 0) {
 80016ae:	4b03      	ldr	r3, [pc, #12]	; (80016bc <L6206_ErrorHandler+0x10>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	b10b      	cbz	r3, 80016b8 <L6206_ErrorHandler+0xc>
		(void)errorHandlerCallback(error);
 80016b4:	4798      	blx	r3
	}else {
		while (1) {
			/* Infinite loop */
		}
	}
}
 80016b6:	bd08      	pop	{r3, pc}
 80016b8:	e7fe      	b.n	80016b8 <L6206_ErrorHandler+0xc>
 80016ba:	bf00      	nop
 80016bc:	200034e4 	.word	0x200034e4

080016c0 <L6206_GetCurrentSpeed>:
{
 80016c0:	b508      	push	{r3, lr}
	if (motorId > l6206ArrayNbMaxMotorsByConfig[devicePrm.config]) {
 80016c2:	4b0d      	ldr	r3, [pc, #52]	; (80016f8 <L6206_GetCurrentSpeed+0x38>)
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	4a0d      	ldr	r2, [pc, #52]	; (80016fc <L6206_GetCurrentSpeed+0x3c>)
 80016c8:	5cd3      	ldrb	r3, [r2, r3]
 80016ca:	4283      	cmp	r3, r0
 80016cc:	d30b      	bcc.n	80016e6 <L6206_GetCurrentSpeed+0x26>
	}else if (devicePrm.motionState[motorId] != INACTIVE) {
 80016ce:	4b0a      	ldr	r3, [pc, #40]	; (80016f8 <L6206_GetCurrentSpeed+0x38>)
 80016d0:	4403      	add	r3, r0
 80016d2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016d6:	2b08      	cmp	r3, #8
 80016d8:	d00b      	beq.n	80016f2 <L6206_GetCurrentSpeed+0x32>
		speed = devicePrm.speed[motorId];
 80016da:	3008      	adds	r0, #8
 80016dc:	4b06      	ldr	r3, [pc, #24]	; (80016f8 <L6206_GetCurrentSpeed+0x38>)
 80016de:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 80016e2:	8880      	ldrh	r0, [r0, #4]
 80016e4:	bd08      	pop	{r3, pc}
		L6206_ErrorHandler(L6206_ERROR_1);
 80016e6:	f248 0001 	movw	r0, #32769	; 0x8001
 80016ea:	f7ff ffdf 	bl	80016ac <L6206_ErrorHandler>
	uint16_t speed = 0;
 80016ee:	2000      	movs	r0, #0
 80016f0:	bd08      	pop	{r3, pc}
 80016f2:	2000      	movs	r0, #0
}
 80016f4:	bd08      	pop	{r3, pc}
 80016f6:	bf00      	nop
 80016f8:	200034bc 	.word	0x200034bc
 80016fc:	08020064 	.word	0x08020064

08001700 <L6206_GetDeviceState>:
{
 8001700:	b508      	push	{r3, lr}
	if (motorId > l6206ArrayNbMaxMotorsByConfig[devicePrm.config]) {
 8001702:	4b08      	ldr	r3, [pc, #32]	; (8001724 <L6206_GetDeviceState+0x24>)
 8001704:	781b      	ldrb	r3, [r3, #0]
 8001706:	4a08      	ldr	r2, [pc, #32]	; (8001728 <L6206_GetDeviceState+0x28>)
 8001708:	5cd3      	ldrb	r3, [r2, r3]
 800170a:	4283      	cmp	r3, r0
 800170c:	d304      	bcc.n	8001718 <L6206_GetDeviceState+0x18>
		state = devicePrm.motionState[motorId];
 800170e:	4b05      	ldr	r3, [pc, #20]	; (8001724 <L6206_GetDeviceState+0x24>)
 8001710:	4418      	add	r0, r3
 8001712:	f890 0020 	ldrb.w	r0, [r0, #32]
}
 8001716:	bd08      	pop	{r3, pc}
		L6206_ErrorHandler(L6206_ERROR_1);
 8001718:	f248 0001 	movw	r0, #32769	; 0x8001
 800171c:	f7ff ffc6 	bl	80016ac <L6206_ErrorHandler>
	motorState_t state = INACTIVE;
 8001720:	2008      	movs	r0, #8
 8001722:	bd08      	pop	{r3, pc}
 8001724:	200034bc 	.word	0x200034bc
 8001728:	08020064 	.word	0x08020064

0800172c <L6206_GetMaxSpeed>:
{
 800172c:	b508      	push	{r3, lr}
	if (motorId > l6206ArrayNbMaxMotorsByConfig[devicePrm.config]) {
 800172e:	4b09      	ldr	r3, [pc, #36]	; (8001754 <L6206_GetMaxSpeed+0x28>)
 8001730:	781b      	ldrb	r3, [r3, #0]
 8001732:	4a09      	ldr	r2, [pc, #36]	; (8001758 <L6206_GetMaxSpeed+0x2c>)
 8001734:	5cd3      	ldrb	r3, [r2, r3]
 8001736:	4283      	cmp	r3, r0
 8001738:	d305      	bcc.n	8001746 <L6206_GetMaxSpeed+0x1a>
		speed = devicePrm.speed[motorId];
 800173a:	3008      	adds	r0, #8
 800173c:	4b05      	ldr	r3, [pc, #20]	; (8001754 <L6206_GetMaxSpeed+0x28>)
 800173e:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 8001742:	8880      	ldrh	r0, [r0, #4]
}
 8001744:	bd08      	pop	{r3, pc}
		L6206_ErrorHandler(L6206_ERROR_1);
 8001746:	f248 0001 	movw	r0, #32769	; 0x8001
 800174a:	f7ff ffaf 	bl	80016ac <L6206_ErrorHandler>
	uint16_t speed = 0;
 800174e:	2000      	movs	r0, #0
 8001750:	bd08      	pop	{r3, pc}
 8001752:	bf00      	nop
 8001754:	200034bc 	.word	0x200034bc
 8001758:	08020064 	.word	0x08020064

0800175c <L6206_DisableBridge>:
{
 800175c:	b510      	push	{r4, lr}
 800175e:	4604      	mov	r4, r0
	L6206_Board_DisableBridge(bridgeId);
 8001760:	f005 fb44 	bl	8006dec <L6206_Board_DisableBridge>
	devicePrm.bridgeEnabled[bridgeId] = FALSE;
 8001764:	4b0c      	ldr	r3, [pc, #48]	; (8001798 <L6206_DisableBridge+0x3c>)
 8001766:	191a      	adds	r2, r3, r4
 8001768:	2100      	movs	r1, #0
 800176a:	f882 1024 	strb.w	r1, [r2, #36]	; 0x24
	if (devicePrm.config >= PARALLELING_IN1A_IN2A__IN1B_IN2B__1_BIDIR_MOTOR) {
 800176e:	781b      	ldrb	r3, [r3, #0]
 8001770:	2b08      	cmp	r3, #8
 8001772:	d907      	bls.n	8001784 <L6206_DisableBridge+0x28>
		if (bridgeId == BRIDGE_A) {
 8001774:	b13c      	cbz	r4, 8001786 <L6206_DisableBridge+0x2a>
			L6206_Board_DisableBridge(BRIDGE_A);
 8001776:	2000      	movs	r0, #0
 8001778:	f005 fb38 	bl	8006dec <L6206_Board_DisableBridge>
			devicePrm.bridgeEnabled[BRIDGE_A] = FALSE;
 800177c:	2200      	movs	r2, #0
 800177e:	4b06      	ldr	r3, [pc, #24]	; (8001798 <L6206_DisableBridge+0x3c>)
 8001780:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8001784:	bd10      	pop	{r4, pc}
			L6206_Board_DisableBridge(BRIDGE_B);
 8001786:	2001      	movs	r0, #1
 8001788:	f005 fb30 	bl	8006dec <L6206_Board_DisableBridge>
			devicePrm.bridgeEnabled[BRIDGE_B] = FALSE;
 800178c:	2200      	movs	r2, #0
 800178e:	4b02      	ldr	r3, [pc, #8]	; (8001798 <L6206_DisableBridge+0x3c>)
 8001790:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
 8001794:	bd10      	pop	{r4, pc}
 8001796:	bf00      	nop
 8001798:	200034bc 	.word	0x200034bc

0800179c <L6206_EnableBridge>:
{
 800179c:	b510      	push	{r4, lr}
 800179e:	4604      	mov	r4, r0
	devicePrm.bridgeEnabled[bridgeId] = TRUE;
 80017a0:	4b10      	ldr	r3, [pc, #64]	; (80017e4 <L6206_EnableBridge+0x48>)
 80017a2:	181a      	adds	r2, r3, r0
 80017a4:	2101      	movs	r1, #1
 80017a6:	f882 1024 	strb.w	r1, [r2, #36]	; 0x24
	if (devicePrm.config >= PARALLELING_IN1A_IN2A__IN1B_IN2B__1_BIDIR_MOTOR) {
 80017aa:	781b      	ldrb	r3, [r3, #0]
 80017ac:	2b08      	cmp	r3, #8
 80017ae:	d915      	bls.n	80017dc <L6206_EnableBridge+0x40>
		L6206_Board_EnableBridge(bridgeId, 0);
 80017b0:	2100      	movs	r1, #0
 80017b2:	f005 fb3f 	bl	8006e34 <L6206_Board_EnableBridge>
		if (bridgeId == BRIDGE_A) {
 80017b6:	b944      	cbnz	r4, 80017ca <L6206_EnableBridge+0x2e>
			L6206_Board_EnableBridge(BRIDGE_B, 1);
 80017b8:	2101      	movs	r1, #1
 80017ba:	4608      	mov	r0, r1
 80017bc:	f005 fb3a 	bl	8006e34 <L6206_Board_EnableBridge>
			devicePrm.bridgeEnabled[BRIDGE_B] = TRUE;
 80017c0:	2201      	movs	r2, #1
 80017c2:	4b08      	ldr	r3, [pc, #32]	; (80017e4 <L6206_EnableBridge+0x48>)
 80017c4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
 80017c8:	bd10      	pop	{r4, pc}
			L6206_Board_EnableBridge(BRIDGE_A, 1);
 80017ca:	2101      	movs	r1, #1
 80017cc:	2000      	movs	r0, #0
 80017ce:	f005 fb31 	bl	8006e34 <L6206_Board_EnableBridge>
			devicePrm.bridgeEnabled[BRIDGE_A] = TRUE;
 80017d2:	2201      	movs	r2, #1
 80017d4:	4b03      	ldr	r3, [pc, #12]	; (80017e4 <L6206_EnableBridge+0x48>)
 80017d6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80017da:	bd10      	pop	{r4, pc}
		L6206_Board_EnableBridge(bridgeId, 1);
 80017dc:	2101      	movs	r1, #1
 80017de:	f005 fb29 	bl	8006e34 <L6206_Board_EnableBridge>
 80017e2:	bd10      	pop	{r4, pc}
 80017e4:	200034bc 	.word	0x200034bc

080017e8 <L6206_GetBridgeStatus>:
{
 80017e8:	b508      	push	{r3, lr}
	uint16_t status = L6206_Board_GetFlagPinState(bridgeId);
 80017ea:	f005 fb55 	bl	8006e98 <L6206_Board_GetFlagPinState>
}
 80017ee:	b280      	uxth	r0, r0
 80017f0:	bd08      	pop	{r3, pc}
	...

080017f4 <L6206_FlagInterruptHandler>:
/******************************************************//**
* @brief  Handlers of the flag interrupt which calls the user callback (if defined)
* @retval None
**********************************************************/
void L6206_FlagInterruptHandler(void)
{
 80017f4:	b508      	push	{r3, lr}
	bool status;

	status = L6206_GetBridgeStatus(BRIDGE_A);
 80017f6:	2000      	movs	r0, #0
 80017f8:	f7ff fff6 	bl	80017e8 <L6206_GetBridgeStatus>
 80017fc:	b2c0      	uxtb	r0, r0
	if (status != devicePrm.bridgeEnabled[BRIDGE_A]) {
 80017fe:	4b0c      	ldr	r3, [pc, #48]	; (8001830 <L6206_FlagInterruptHandler+0x3c>)
 8001800:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001804:	4298      	cmp	r0, r3
 8001806:	d002      	beq.n	800180e <L6206_FlagInterruptHandler+0x1a>
		devicePrm.bridgeEnabled[BRIDGE_A] = status;
 8001808:	4b09      	ldr	r3, [pc, #36]	; (8001830 <L6206_FlagInterruptHandler+0x3c>)
 800180a:	f883 0024 	strb.w	r0, [r3, #36]	; 0x24
	}

	status = L6206_GetBridgeStatus(BRIDGE_B);
 800180e:	2001      	movs	r0, #1
 8001810:	f7ff ffea 	bl	80017e8 <L6206_GetBridgeStatus>
 8001814:	b2c0      	uxtb	r0, r0
	if (status != devicePrm.bridgeEnabled[BRIDGE_B]) {
 8001816:	4b06      	ldr	r3, [pc, #24]	; (8001830 <L6206_FlagInterruptHandler+0x3c>)
 8001818:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800181c:	4298      	cmp	r0, r3
 800181e:	d002      	beq.n	8001826 <L6206_FlagInterruptHandler+0x32>
		devicePrm.bridgeEnabled[BRIDGE_B] = status;
 8001820:	4b03      	ldr	r3, [pc, #12]	; (8001830 <L6206_FlagInterruptHandler+0x3c>)
 8001822:	f883 0025 	strb.w	r0, [r3, #37]	; 0x25
	}

	if (flagInterruptCallback != 0) {
 8001826:	4b03      	ldr	r3, [pc, #12]	; (8001834 <L6206_FlagInterruptHandler+0x40>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	b103      	cbz	r3, 800182e <L6206_FlagInterruptHandler+0x3a>
		flagInterruptCallback();
 800182c:	4798      	blx	r3
 800182e:	bd08      	pop	{r3, pc}
 8001830:	200034bc 	.word	0x200034bc
 8001834:	200034e8 	.word	0x200034e8

08001838 <L6206_SetDualFullBridgeConfig>:
{
 8001838:	b510      	push	{r4, lr}
	devicePrm.config = (dualFullBridgeConfig_t)newConfig;
 800183a:	4c34      	ldr	r4, [pc, #208]	; (800190c <L6206_SetDualFullBridgeConfig+0xd4>)
 800183c:	7020      	strb	r0, [r4, #0]
	L6206_Board_PwmDeInit(INPUT_1A);
 800183e:	2000      	movs	r0, #0
 8001840:	f005 fb94 	bl	8006f6c <L6206_Board_PwmDeInit>
	L6206_Board_PwmDeInit(INPUT_2A);
 8001844:	2001      	movs	r0, #1
 8001846:	f005 fb91 	bl	8006f6c <L6206_Board_PwmDeInit>
	L6206_Board_PwmDeInit(INPUT_1B);
 800184a:	2002      	movs	r0, #2
 800184c:	f005 fb8e 	bl	8006f6c <L6206_Board_PwmDeInit>
	L6206_Board_PwmDeInit(INPUT_2B);
 8001850:	2003      	movs	r0, #3
 8001852:	f005 fb8b 	bl	8006f6c <L6206_Board_PwmDeInit>
	switch (devicePrm.config) {
 8001856:	7823      	ldrb	r3, [r4, #0]
 8001858:	2b0c      	cmp	r3, #12
 800185a:	d855      	bhi.n	8001908 <L6206_SetDualFullBridgeConfig+0xd0>
 800185c:	e8df f003 	tbb	[pc, r3]
 8001860:	07070707 	.word	0x07070707
 8001864:	21211414 	.word	0x21211414
 8001868:	3b3b2e2e 	.word	0x3b3b2e2e
 800186c:	48          	.byte	0x48
 800186d:	00          	.byte	0x00
		L6206_Board_PwmInit(INPUT_1A);
 800186e:	2000      	movs	r0, #0
 8001870:	f005 fbaa 	bl	8006fc8 <L6206_Board_PwmInit>
		L6206_Board_PwmInit(INPUT_2A);
 8001874:	2001      	movs	r0, #1
 8001876:	f005 fba7 	bl	8006fc8 <L6206_Board_PwmInit>
		L6206_Board_PwmInit(INPUT_1B);
 800187a:	2002      	movs	r0, #2
 800187c:	f005 fba4 	bl	8006fc8 <L6206_Board_PwmInit>
		L6206_Board_PwmInit(INPUT_2B);
 8001880:	2003      	movs	r0, #3
 8001882:	f005 fba1 	bl	8006fc8 <L6206_Board_PwmInit>
		break;
 8001886:	bd10      	pop	{r4, pc}
		L6206_Board_PwmDeInit(INPUT_2A);
 8001888:	2001      	movs	r0, #1
 800188a:	f005 fb6f 	bl	8006f6c <L6206_Board_PwmDeInit>
		L6206_Board_PwmInit(INPUT_1A);
 800188e:	2000      	movs	r0, #0
 8001890:	f005 fb9a 	bl	8006fc8 <L6206_Board_PwmInit>
		L6206_Board_PwmInit(INPUT_1B);
 8001894:	2002      	movs	r0, #2
 8001896:	f005 fb97 	bl	8006fc8 <L6206_Board_PwmInit>
		L6206_Board_PwmInit(INPUT_2B);
 800189a:	2003      	movs	r0, #3
 800189c:	f005 fb94 	bl	8006fc8 <L6206_Board_PwmInit>
		break;
 80018a0:	bd10      	pop	{r4, pc}
		L6206_Board_PwmDeInit(INPUT_2B);
 80018a2:	2003      	movs	r0, #3
 80018a4:	f005 fb62 	bl	8006f6c <L6206_Board_PwmDeInit>
		L6206_Board_PwmInit(INPUT_1A);
 80018a8:	2000      	movs	r0, #0
 80018aa:	f005 fb8d 	bl	8006fc8 <L6206_Board_PwmInit>
		L6206_Board_PwmInit(INPUT_2A);
 80018ae:	2001      	movs	r0, #1
 80018b0:	f005 fb8a 	bl	8006fc8 <L6206_Board_PwmInit>
		L6206_Board_PwmInit(INPUT_1B);
 80018b4:	2002      	movs	r0, #2
 80018b6:	f005 fb87 	bl	8006fc8 <L6206_Board_PwmInit>
		break;
 80018ba:	bd10      	pop	{r4, pc}
		L6206_Board_PwmDeInit(INPUT_2A);
 80018bc:	2001      	movs	r0, #1
 80018be:	f005 fb55 	bl	8006f6c <L6206_Board_PwmDeInit>
		L6206_Board_PwmDeInit(INPUT_2B);
 80018c2:	2003      	movs	r0, #3
 80018c4:	f005 fb52 	bl	8006f6c <L6206_Board_PwmDeInit>
		L6206_Board_PwmInit(INPUT_1A);
 80018c8:	2000      	movs	r0, #0
 80018ca:	f005 fb7d 	bl	8006fc8 <L6206_Board_PwmInit>
		L6206_Board_PwmInit(INPUT_1B);
 80018ce:	2002      	movs	r0, #2
 80018d0:	f005 fb7a 	bl	8006fc8 <L6206_Board_PwmInit>
		break;
 80018d4:	bd10      	pop	{r4, pc}
		L6206_Board_PwmDeInit(INPUT_1B);
 80018d6:	2002      	movs	r0, #2
 80018d8:	f005 fb48 	bl	8006f6c <L6206_Board_PwmDeInit>
		L6206_Board_PwmDeInit(INPUT_2B);
 80018dc:	2003      	movs	r0, #3
 80018de:	f005 fb45 	bl	8006f6c <L6206_Board_PwmDeInit>
		L6206_Board_PwmInit(INPUT_1A);
 80018e2:	2000      	movs	r0, #0
 80018e4:	f005 fb70 	bl	8006fc8 <L6206_Board_PwmInit>
		L6206_Board_PwmInit(INPUT_2A);
 80018e8:	2001      	movs	r0, #1
 80018ea:	f005 fb6d 	bl	8006fc8 <L6206_Board_PwmInit>
		break;
 80018ee:	bd10      	pop	{r4, pc}
		L6206_Board_PwmDeInit(INPUT_2A);
 80018f0:	2001      	movs	r0, #1
 80018f2:	f005 fb3b 	bl	8006f6c <L6206_Board_PwmDeInit>
		L6206_Board_PwmDeInit(INPUT_1B);
 80018f6:	2002      	movs	r0, #2
 80018f8:	f005 fb38 	bl	8006f6c <L6206_Board_PwmDeInit>
		L6206_Board_PwmDeInit(INPUT_2B);
 80018fc:	2003      	movs	r0, #3
 80018fe:	f005 fb35 	bl	8006f6c <L6206_Board_PwmDeInit>
		L6206_Board_PwmInit(INPUT_1A);
 8001902:	2000      	movs	r0, #0
 8001904:	f005 fb60 	bl	8006fc8 <L6206_Board_PwmInit>
 8001908:	bd10      	pop	{r4, pc}
 800190a:	bf00      	nop
 800190c:	200034bc 	.word	0x200034bc

08001910 <L6206_GetMotorHandle>:
}
 8001910:	4800      	ldr	r0, [pc, #0]	; (8001914 <L6206_GetMotorHandle+0x4>)
 8001912:	4770      	bx	lr
 8001914:	200011f8 	.word	0x200011f8

08001918 <L6206_GetBridgeIdUsedByMotorId>:
* @retval bridgeId 0 for bridge A , 1 for bridge B
**********************************************************/
uint8_t L6206_GetBridgeIdUsedByMotorId(uint8_t motorId)
{
	uint8_t bridgeId;
	switch (devicePrm.config) {
 8001918:	4b0b      	ldr	r3, [pc, #44]	; (8001948 <L6206_GetBridgeIdUsedByMotorId+0x30>)
 800191a:	781b      	ldrb	r3, [r3, #0]
 800191c:	2b08      	cmp	r3, #8
 800191e:	d80e      	bhi.n	800193e <L6206_GetBridgeIdUsedByMotorId+0x26>
 8001920:	e8df f003 	tbb	[pc, r3]
 8001924:	07070505 	.word	0x07070505
 8001928:	07050505 	.word	0x07050505
 800192c:	05          	.byte	0x05
 800192d:	00          	.byte	0x00
	case PARALLELING_IN1A_IN2A__1_UNDIR_MOTOR_BRIDGE_A__1_BIDIR_MOTOR_BRIDGE_B:
	case PARALLELING_NONE___1_BIDIR_MOTOR_BRIDGE_A__2_UNDIR_MOTOR_BRIDGE_B:
	case PARALLELING_IN1A_IN2A__1_UNDIR_MOTOR_BRIDGE_A__2_UNDIR_MOTOR_BRIDGE_B:
	case PARALLELING_IN1B_IN2B__1_BIDIR_MOTOR_BRIDGE_A__1_UNDIR_MOTOR_BRIDGE_B:
	case PARALLELING_IN1A_IN2A__IN1B_IN2B__1_UNDIR_MOTOR_BRIDGE_A__1_UNDIR_MOTOR_BRIDGE_B:
		if (motorId == 0) {
 800192e:	b940      	cbnz	r0, 8001942 <L6206_GetBridgeIdUsedByMotorId+0x2a>
 8001930:	4770      	bx	lr
		}
		break;
	case PARALLELING_NONE___2_UNDIR_MOTOR_BRIDGE_A__1_BIDIR_MOTOR_BRIDGE_B:
	case PARALLELING_NONE___2_UNDIR_MOTOR_BRIDGE_A__2_UNDIR_MOTOR_BRIDGE_B:
	case PARALLELING_IN1B_IN2B__2_UNDIR_MOTOR_BRIDGE_A__1_UNDIR_MOTOR_BRIDGE_B:
		if (motorId < 2) {
 8001932:	2801      	cmp	r0, #1
 8001934:	d901      	bls.n	800193a <L6206_GetBridgeIdUsedByMotorId+0x22>
			bridgeId = 0;
		}else {
			bridgeId = 1;
 8001936:	2001      	movs	r0, #1
	default:
		bridgeId = 0;
		break;
	}
	return(bridgeId);
}
 8001938:	4770      	bx	lr
			bridgeId = 0;
 800193a:	2000      	movs	r0, #0
 800193c:	4770      	bx	lr
		bridgeId = 0;
 800193e:	2000      	movs	r0, #0
 8001940:	4770      	bx	lr
			bridgeId = 1;
 8001942:	2001      	movs	r0, #1
 8001944:	4770      	bx	lr
 8001946:	bf00      	nop
 8001948:	200034bc 	.word	0x200034bc

0800194c <L6206_GetMotorIdUsingbridgeInput>:
**********************************************************/
uint8_t L6206_GetMotorIdUsingbridgeInput(uint8_t bridgeInput)
{
	uint8_t motorId;

	switch (devicePrm.config) {
 800194c:	4b1b      	ldr	r3, [pc, #108]	; (80019bc <L6206_GetMotorIdUsingbridgeInput+0x70>)
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	2b0a      	cmp	r3, #10
 8001952:	d82c      	bhi.n	80019ae <L6206_GetMotorIdUsingbridgeInput+0x62>
 8001954:	e8df f003 	tbb	[pc, r3]
 8001958:	1a120a06 	.word	0x1a120a06
 800195c:	12060a06 	.word	0x12060a06
 8001960:	2b06      	.short	0x2b06
 8001962:	23          	.byte	0x23
 8001963:	00          	.byte	0x00
	case PARALLELING_NONE___1_BIDIR_MOTOR_BRIDGE_A__1_BIDIR_MOTOR_BRIDGE_B:
	case PARALLELING_IN1A_IN2A__1_UNDIR_MOTOR_BRIDGE_A__1_BIDIR_MOTOR_BRIDGE_B:
	case PARALLELING_IN1B_IN2B__1_BIDIR_MOTOR_BRIDGE_A__1_UNDIR_MOTOR_BRIDGE_B:
	case PARALLELING_IN1A_IN2A__IN1B_IN2B__1_UNDIR_MOTOR_BRIDGE_A__1_UNDIR_MOTOR_BRIDGE_B:
		if (bridgeInput >= INPUT_1B) {
 8001964:	2801      	cmp	r0, #1
 8001966:	d924      	bls.n	80019b2 <L6206_GetMotorIdUsingbridgeInput+0x66>
			motorId = 1;
 8001968:	2001      	movs	r0, #1
 800196a:	4770      	bx	lr
			motorId = 0;
		}
		break;
	case PARALLELING_NONE___1_BIDIR_MOTOR_BRIDGE_A__2_UNDIR_MOTOR_BRIDGE_B:
	case   PARALLELING_IN1A_IN2A__1_UNDIR_MOTOR_BRIDGE_A__2_UNDIR_MOTOR_BRIDGE_B:
		if (bridgeInput == INPUT_2B) {
 800196c:	2803      	cmp	r0, #3
 800196e:	d022      	beq.n	80019b6 <L6206_GetMotorIdUsingbridgeInput+0x6a>
			motorId = 2;
		}else if (bridgeInput == INPUT_1B) {
 8001970:	2802      	cmp	r0, #2
 8001972:	d001      	beq.n	8001978 <L6206_GetMotorIdUsingbridgeInput+0x2c>
			motorId = 1;
		}else {
			motorId = 0;
 8001974:	2000      	movs	r0, #0
 8001976:	4770      	bx	lr
			motorId = 1;
 8001978:	2001      	movs	r0, #1
 800197a:	4770      	bx	lr
		}
		break;
	case PARALLELING_NONE___2_UNDIR_MOTOR_BRIDGE_A__1_BIDIR_MOTOR_BRIDGE_B:
	case PARALLELING_IN1B_IN2B__2_UNDIR_MOTOR_BRIDGE_A__1_UNDIR_MOTOR_BRIDGE_B:
		if (bridgeInput >= INPUT_1B) {
 800197c:	2801      	cmp	r0, #1
 800197e:	d901      	bls.n	8001984 <L6206_GetMotorIdUsingbridgeInput+0x38>
			motorId = 2;
 8001980:	2002      	movs	r0, #2
 8001982:	4770      	bx	lr
		}else if (bridgeInput == INPUT_2A) {
 8001984:	d001      	beq.n	800198a <L6206_GetMotorIdUsingbridgeInput+0x3e>
			motorId = 1;
		}else {
			motorId = 0;
 8001986:	2000      	movs	r0, #0
 8001988:	4770      	bx	lr
 800198a:	4770      	bx	lr
		}
		break;
	case PARALLELING_NONE___2_UNDIR_MOTOR_BRIDGE_A__2_UNDIR_MOTOR_BRIDGE_B:
		if (bridgeInput == INPUT_2B) {
 800198c:	2803      	cmp	r0, #3
 800198e:	d00b      	beq.n	80019a8 <L6206_GetMotorIdUsingbridgeInput+0x5c>
			motorId = 3;
		}else if (bridgeInput == INPUT_1B) {
 8001990:	2802      	cmp	r0, #2
 8001992:	d009      	beq.n	80019a8 <L6206_GetMotorIdUsingbridgeInput+0x5c>
			motorId = 2;
		}else if (bridgeInput == INPUT_2A) {
 8001994:	2801      	cmp	r0, #1
 8001996:	d001      	beq.n	800199c <L6206_GetMotorIdUsingbridgeInput+0x50>
			motorId = 1;
		}else {
			motorId = 0;
 8001998:	2000      	movs	r0, #0
 800199a:	4770      	bx	lr
 800199c:	4770      	bx	lr
		}
		break;
	case PARALLELING_IN1A_IN1B__IN2A_IN2B__1_UNDIR_MOTOR_BRIDGE_1A__1_UNDIR_MOTOR_BRIDGE_2A:
		if ((bridgeInput == INPUT_2A) || (bridgeInput == INPUT_2B)) {
 800199e:	2801      	cmp	r0, #1
 80019a0:	d002      	beq.n	80019a8 <L6206_GetMotorIdUsingbridgeInput+0x5c>
 80019a2:	2803      	cmp	r0, #3
 80019a4:	d001      	beq.n	80019aa <L6206_GetMotorIdUsingbridgeInput+0x5e>
			motorId = 1;
		}else {
			motorId = 0;
 80019a6:	2000      	movs	r0, #0
		motorId = 0;
		break;
	}

	return(motorId);
}
 80019a8:	4770      	bx	lr
			motorId = 1;
 80019aa:	2001      	movs	r0, #1
 80019ac:	4770      	bx	lr
		motorId = 0;
 80019ae:	2000      	movs	r0, #0
 80019b0:	4770      	bx	lr
			motorId = 0;
 80019b2:	2000      	movs	r0, #0
 80019b4:	4770      	bx	lr
			motorId = 2;
 80019b6:	2002      	movs	r0, #2
 80019b8:	4770      	bx	lr
 80019ba:	bf00      	nop
 80019bc:	200034bc 	.word	0x200034bc

080019c0 <L6206_GetBridgeInputUsedByMotorId>:
* @retval PWM input 0 for 1A, 1 for 2A, 2 for 1B, 3 for 3B
**********************************************************/
uint8_t L6206_GetBridgeInputUsedByMotorId(uint8_t motorId)
{
	uint8_t bridgeInput;
	switch (devicePrm.config) {
 80019c0:	4b3c      	ldr	r3, [pc, #240]	; (8001ab4 <L6206_GetBridgeInputUsedByMotorId+0xf4>)
 80019c2:	781b      	ldrb	r3, [r3, #0]
 80019c4:	2b0b      	cmp	r3, #11
 80019c6:	d871      	bhi.n	8001aac <L6206_GetBridgeInputUsedByMotorId+0xec>
 80019c8:	e8df f003 	tbb	[pc, r3]
 80019cc:	30241606 	.word	0x30241606
 80019d0:	544a4339 	.word	0x544a4339
 80019d4:	68665e5a 	.word	0x68665e5a
	case PARALLELING_NONE___1_BIDIR_MOTOR_BRIDGE_A__1_BIDIR_MOTOR_BRIDGE_B:
		if (motorId == 0) {
 80019d8:	b930      	cbnz	r0, 80019e8 <L6206_GetBridgeInputUsedByMotorId+0x28>
			if (devicePrm.direction[0] == FORWARD) {
 80019da:	4b36      	ldr	r3, [pc, #216]	; (8001ab4 <L6206_GetBridgeInputUsedByMotorId+0xf4>)
 80019dc:	7f1b      	ldrb	r3, [r3, #28]
 80019de:	2b01      	cmp	r3, #1
 80019e0:	d001      	beq.n	80019e6 <L6206_GetBridgeInputUsedByMotorId+0x26>
				bridgeInput = INPUT_1A;
			}else {
				bridgeInput = INPUT_2A;
 80019e2:	2001      	movs	r0, #1
 80019e4:	4770      	bx	lr
 80019e6:	4770      	bx	lr
			}
		}else {
			if (devicePrm.direction[1] == FORWARD) {
 80019e8:	4b32      	ldr	r3, [pc, #200]	; (8001ab4 <L6206_GetBridgeInputUsedByMotorId+0xf4>)
 80019ea:	7f5b      	ldrb	r3, [r3, #29]
 80019ec:	2b01      	cmp	r3, #1
 80019ee:	d001      	beq.n	80019f4 <L6206_GetBridgeInputUsedByMotorId+0x34>
				bridgeInput = INPUT_1B;
			}else {
				bridgeInput = INPUT_2B;
 80019f0:	2003      	movs	r0, #3
 80019f2:	4770      	bx	lr
				bridgeInput = INPUT_1B;
 80019f4:	2002      	movs	r0, #2
 80019f6:	4770      	bx	lr
			}
		}
		break;
	case PARALLELING_NONE___1_BIDIR_MOTOR_BRIDGE_A__2_UNDIR_MOTOR_BRIDGE_B:
		if (motorId == 0) {
 80019f8:	b930      	cbnz	r0, 8001a08 <L6206_GetBridgeInputUsedByMotorId+0x48>
			if (devicePrm.direction[0] == FORWARD) {
 80019fa:	4b2e      	ldr	r3, [pc, #184]	; (8001ab4 <L6206_GetBridgeInputUsedByMotorId+0xf4>)
 80019fc:	7f1b      	ldrb	r3, [r3, #28]
 80019fe:	2b01      	cmp	r3, #1
 8001a00:	d001      	beq.n	8001a06 <L6206_GetBridgeInputUsedByMotorId+0x46>
				bridgeInput = INPUT_1A;
			}else {
				bridgeInput = INPUT_2A;
 8001a02:	2001      	movs	r0, #1
 8001a04:	4770      	bx	lr
 8001a06:	4770      	bx	lr
			}
		}else if (motorId == 1) {
 8001a08:	2801      	cmp	r0, #1
 8001a0a:	d001      	beq.n	8001a10 <L6206_GetBridgeInputUsedByMotorId+0x50>
			bridgeInput = INPUT_1B;
		}else {
			bridgeInput = INPUT_2B;
 8001a0c:	2003      	movs	r0, #3
 8001a0e:	4770      	bx	lr
			bridgeInput = INPUT_1B;
 8001a10:	2002      	movs	r0, #2
 8001a12:	4770      	bx	lr
		}
		break;
	case PARALLELING_NONE___2_UNDIR_MOTOR_BRIDGE_A__1_BIDIR_MOTOR_BRIDGE_B:
		if (motorId == 0) {
 8001a14:	2800      	cmp	r0, #0
 8001a16:	d046      	beq.n	8001aa6 <L6206_GetBridgeInputUsedByMotorId+0xe6>
			bridgeInput = INPUT_1A;
		}else if (motorId == 1) {
 8001a18:	2801      	cmp	r0, #1
 8001a1a:	d044      	beq.n	8001aa6 <L6206_GetBridgeInputUsedByMotorId+0xe6>
			bridgeInput = INPUT_2A;
		}else {
			if (devicePrm.direction[2] == FORWARD) {
 8001a1c:	4b25      	ldr	r3, [pc, #148]	; (8001ab4 <L6206_GetBridgeInputUsedByMotorId+0xf4>)
 8001a1e:	7f9b      	ldrb	r3, [r3, #30]
 8001a20:	2b01      	cmp	r3, #1
 8001a22:	d001      	beq.n	8001a28 <L6206_GetBridgeInputUsedByMotorId+0x68>
				bridgeInput = INPUT_1B;
			}else {
				bridgeInput = INPUT_2B;
 8001a24:	2003      	movs	r0, #3
 8001a26:	4770      	bx	lr
				bridgeInput = INPUT_1B;
 8001a28:	2002      	movs	r0, #2
 8001a2a:	4770      	bx	lr
			}
		}
		break;
	case PARALLELING_NONE___2_UNDIR_MOTOR_BRIDGE_A__2_UNDIR_MOTOR_BRIDGE_B:
		if (motorId == 0) {
 8001a2c:	2800      	cmp	r0, #0
 8001a2e:	d03a      	beq.n	8001aa6 <L6206_GetBridgeInputUsedByMotorId+0xe6>
			bridgeInput = INPUT_1A;
		}else if (motorId == 1) {
 8001a30:	2801      	cmp	r0, #1
 8001a32:	d038      	beq.n	8001aa6 <L6206_GetBridgeInputUsedByMotorId+0xe6>
			bridgeInput = INPUT_2A;
		}else if (motorId == 2) {
 8001a34:	2802      	cmp	r0, #2
 8001a36:	d001      	beq.n	8001a3c <L6206_GetBridgeInputUsedByMotorId+0x7c>
			bridgeInput = INPUT_1B;
		}else {
			bridgeInput = INPUT_2B;
 8001a38:	2003      	movs	r0, #3
 8001a3a:	4770      	bx	lr
 8001a3c:	4770      	bx	lr
		}
		break;
	case PARALLELING_IN1A_IN2A__1_UNDIR_MOTOR_BRIDGE_A__1_BIDIR_MOTOR_BRIDGE_B:
		if (motorId == 0) {
 8001a3e:	2800      	cmp	r0, #0
 8001a40:	d031      	beq.n	8001aa6 <L6206_GetBridgeInputUsedByMotorId+0xe6>
			bridgeInput = INPUT_1A;
		}else {
			if (devicePrm.direction[1] == FORWARD) {
 8001a42:	4b1c      	ldr	r3, [pc, #112]	; (8001ab4 <L6206_GetBridgeInputUsedByMotorId+0xf4>)
 8001a44:	7f5b      	ldrb	r3, [r3, #29]
 8001a46:	2b01      	cmp	r3, #1
 8001a48:	d001      	beq.n	8001a4e <L6206_GetBridgeInputUsedByMotorId+0x8e>
				bridgeInput = INPUT_1B;
			}else {
				bridgeInput = INPUT_2B;
 8001a4a:	2003      	movs	r0, #3
 8001a4c:	4770      	bx	lr
				bridgeInput = INPUT_1B;
 8001a4e:	2002      	movs	r0, #2
 8001a50:	4770      	bx	lr
			}
		}
		break;
	case PARALLELING_IN1A_IN2A__1_UNDIR_MOTOR_BRIDGE_A__2_UNDIR_MOTOR_BRIDGE_B:
		if (motorId == 0) {
 8001a52:	b340      	cbz	r0, 8001aa6 <L6206_GetBridgeInputUsedByMotorId+0xe6>
			bridgeInput = INPUT_1A;
		}else if (motorId == 1) {
 8001a54:	2801      	cmp	r0, #1
 8001a56:	d001      	beq.n	8001a5c <L6206_GetBridgeInputUsedByMotorId+0x9c>
			bridgeInput = INPUT_1B;
		}else {
			bridgeInput = INPUT_2B;
 8001a58:	2003      	movs	r0, #3
 8001a5a:	4770      	bx	lr
			bridgeInput = INPUT_1B;
 8001a5c:	2002      	movs	r0, #2
 8001a5e:	4770      	bx	lr
		}
		break;
	case PARALLELING_IN1B_IN2B__1_BIDIR_MOTOR_BRIDGE_A__1_UNDIR_MOTOR_BRIDGE_B:
		if (motorId == 0) {
 8001a60:	b108      	cbz	r0, 8001a66 <L6206_GetBridgeInputUsedByMotorId+0xa6>
				bridgeInput = INPUT_1A;
			}else {
				bridgeInput = INPUT_2A;
			}
		}else {
			bridgeInput = INPUT_1B;
 8001a62:	2002      	movs	r0, #2
 8001a64:	4770      	bx	lr
			if (devicePrm.direction[0] == FORWARD) {
 8001a66:	4b13      	ldr	r3, [pc, #76]	; (8001ab4 <L6206_GetBridgeInputUsedByMotorId+0xf4>)
 8001a68:	7f1b      	ldrb	r3, [r3, #28]
 8001a6a:	2b01      	cmp	r3, #1
 8001a6c:	d001      	beq.n	8001a72 <L6206_GetBridgeInputUsedByMotorId+0xb2>
				bridgeInput = INPUT_2A;
 8001a6e:	2001      	movs	r0, #1
 8001a70:	4770      	bx	lr
 8001a72:	4770      	bx	lr
		}
		break;
	case PARALLELING_IN1B_IN2B__2_UNDIR_MOTOR_BRIDGE_A__1_UNDIR_MOTOR_BRIDGE_B:
		if (motorId == 0) {
 8001a74:	b1b8      	cbz	r0, 8001aa6 <L6206_GetBridgeInputUsedByMotorId+0xe6>
			bridgeInput = INPUT_1A;
		}else if (motorId == 1) {
 8001a76:	2801      	cmp	r0, #1
 8001a78:	d001      	beq.n	8001a7e <L6206_GetBridgeInputUsedByMotorId+0xbe>
			bridgeInput = INPUT_2A;
		}else {
			bridgeInput = INPUT_1B;
 8001a7a:	2002      	movs	r0, #2
 8001a7c:	4770      	bx	lr
 8001a7e:	4770      	bx	lr
		}
		break;
	case PARALLELING_IN1A_IN2A__IN1B_IN2B__1_UNDIR_MOTOR_BRIDGE_A__1_UNDIR_MOTOR_BRIDGE_B:
		if (motorId == 0) {
 8001a80:	b108      	cbz	r0, 8001a86 <L6206_GetBridgeInputUsedByMotorId+0xc6>
			bridgeInput = INPUT_1A;
		}else {
			bridgeInput = INPUT_1B;
 8001a82:	2002      	movs	r0, #2
 8001a84:	4770      	bx	lr
 8001a86:	4770      	bx	lr
		}
		break;
	case PARALLELING_IN1A_IN2A__IN1B_IN2B__1_BIDIR_MOTOR:
		if (devicePrm.direction[0] == FORWARD) {
 8001a88:	4b0a      	ldr	r3, [pc, #40]	; (8001ab4 <L6206_GetBridgeInputUsedByMotorId+0xf4>)
 8001a8a:	7f1b      	ldrb	r3, [r3, #28]
 8001a8c:	2b01      	cmp	r3, #1
 8001a8e:	d001      	beq.n	8001a94 <L6206_GetBridgeInputUsedByMotorId+0xd4>
			bridgeInput = INPUT_1A;
		}else {
			bridgeInput = INPUT_1B;
 8001a90:	2002      	movs	r0, #2
 8001a92:	4770      	bx	lr
			bridgeInput = INPUT_1A;
 8001a94:	2000      	movs	r0, #0
 8001a96:	4770      	bx	lr
		}
		break;
	case PARALLELING_IN1A_IN1B__IN2A_IN2B__1_UNDIR_MOTOR_BRIDGE_1A__1_UNDIR_MOTOR_BRIDGE_2A:
		if (motorId == 0) {
 8001a98:	b950      	cbnz	r0, 8001ab0 <L6206_GetBridgeInputUsedByMotorId+0xf0>
 8001a9a:	4770      	bx	lr
		}else {
			bridgeInput = INPUT_2A;
		}
		break;
	case PARALLELING_IN1A_IN1B__IN2A_IN2B__1_BIDIR_MOTOR:
		if (devicePrm.direction[0] == FORWARD) {
 8001a9c:	4b05      	ldr	r3, [pc, #20]	; (8001ab4 <L6206_GetBridgeInputUsedByMotorId+0xf4>)
 8001a9e:	7f1b      	ldrb	r3, [r3, #28]
 8001aa0:	2b01      	cmp	r3, #1
 8001aa2:	d001      	beq.n	8001aa8 <L6206_GetBridgeInputUsedByMotorId+0xe8>
			bridgeInput = INPUT_1A;
		}else {
			bridgeInput = INPUT_2A;
 8001aa4:	2001      	movs	r0, #1
	default:
		bridgeInput = INPUT_1A;
		break;
	}
	return(bridgeInput);
}
 8001aa6:	4770      	bx	lr
			bridgeInput = INPUT_1A;
 8001aa8:	2000      	movs	r0, #0
 8001aaa:	4770      	bx	lr
		bridgeInput = INPUT_1A;
 8001aac:	2000      	movs	r0, #0
 8001aae:	4770      	bx	lr
			bridgeInput = INPUT_2A;
 8001ab0:	2001      	movs	r0, #1
 8001ab2:	4770      	bx	lr
 8001ab4:	200034bc 	.word	0x200034bc

08001ab8 <L6206_GetSecondBridgeInputUsedByMotorId>:
* @brief  Get the second PWM input used by a given bidirectionnal motor
* @param motorId from 0 to MAX_NUMBER_OF_BRUSH_DC_MOTORS
* @retval PWM input 0 for 1A, 1 for 2A, 2 for 1B, 3 for 3B
**********************************************************/
uint8_t L6206_GetSecondBridgeInputUsedByMotorId(uint8_t motorId)
{
 8001ab8:	b510      	push	{r4, lr}
	uint8_t bridgeInput = 0xFF;

	switch (devicePrm.config) {
 8001aba:	4b32      	ldr	r3, [pc, #200]	; (8001b84 <L6206_GetSecondBridgeInputUsedByMotorId+0xcc>)
 8001abc:	781b      	ldrb	r3, [r3, #0]
 8001abe:	2b0b      	cmp	r3, #11
 8001ac0:	d859      	bhi.n	8001b76 <L6206_GetSecondBridgeInputUsedByMotorId+0xbe>
 8001ac2:	e8df f003 	tbb	[pc, r3]
 8001ac6:	1706      	.short	0x1706
 8001ac8:	58315822 	.word	0x58315822
 8001acc:	4858583d 	.word	0x4858583d
 8001ad0:	5058      	.short	0x5058
	case PARALLELING_NONE___1_BIDIR_MOTOR_BRIDGE_A__1_BIDIR_MOTOR_BRIDGE_B:
		if (motorId == 0) {
 8001ad2:	b938      	cbnz	r0, 8001ae4 <L6206_GetSecondBridgeInputUsedByMotorId+0x2c>
			if (devicePrm.direction[0] == FORWARD) {
 8001ad4:	4b2b      	ldr	r3, [pc, #172]	; (8001b84 <L6206_GetSecondBridgeInputUsedByMotorId+0xcc>)
 8001ad6:	7f1b      	ldrb	r3, [r3, #28]
 8001ad8:	2b01      	cmp	r3, #1
 8001ada:	d001      	beq.n	8001ae0 <L6206_GetSecondBridgeInputUsedByMotorId+0x28>
				bridgeInput = INPUT_2A;
			}else {
				bridgeInput = INPUT_1A;
 8001adc:	4604      	mov	r4, r0
 8001ade:	e017      	b.n	8001b10 <L6206_GetSecondBridgeInputUsedByMotorId+0x58>
				bridgeInput = INPUT_2A;
 8001ae0:	2401      	movs	r4, #1
 8001ae2:	e015      	b.n	8001b10 <L6206_GetSecondBridgeInputUsedByMotorId+0x58>
			}
		}else {
			if (devicePrm.direction[1] == FORWARD) {
 8001ae4:	4b27      	ldr	r3, [pc, #156]	; (8001b84 <L6206_GetSecondBridgeInputUsedByMotorId+0xcc>)
 8001ae6:	7f5b      	ldrb	r3, [r3, #29]
 8001ae8:	2b01      	cmp	r3, #1
 8001aea:	d001      	beq.n	8001af0 <L6206_GetSecondBridgeInputUsedByMotorId+0x38>
				bridgeInput = INPUT_2B;
			}else {
				bridgeInput = INPUT_1B;
 8001aec:	2402      	movs	r4, #2
 8001aee:	e00f      	b.n	8001b10 <L6206_GetSecondBridgeInputUsedByMotorId+0x58>
				bridgeInput = INPUT_2B;
 8001af0:	2403      	movs	r4, #3
 8001af2:	e00d      	b.n	8001b10 <L6206_GetSecondBridgeInputUsedByMotorId+0x58>
			}
		}
		break;
	case PARALLELING_NONE___1_BIDIR_MOTOR_BRIDGE_A__2_UNDIR_MOTOR_BRIDGE_B:
		if (motorId == 0) {
 8001af4:	b108      	cbz	r0, 8001afa <L6206_GetSecondBridgeInputUsedByMotorId+0x42>
	uint8_t bridgeInput = 0xFF;
 8001af6:	24ff      	movs	r4, #255	; 0xff
 8001af8:	e00a      	b.n	8001b10 <L6206_GetSecondBridgeInputUsedByMotorId+0x58>
			if (devicePrm.direction[0] == FORWARD) {
 8001afa:	4b22      	ldr	r3, [pc, #136]	; (8001b84 <L6206_GetSecondBridgeInputUsedByMotorId+0xcc>)
 8001afc:	7f1b      	ldrb	r3, [r3, #28]
 8001afe:	2b01      	cmp	r3, #1
 8001b00:	d001      	beq.n	8001b06 <L6206_GetSecondBridgeInputUsedByMotorId+0x4e>
				bridgeInput = INPUT_2A;
			}else {
				bridgeInput = INPUT_1A;
 8001b02:	4604      	mov	r4, r0
 8001b04:	e004      	b.n	8001b10 <L6206_GetSecondBridgeInputUsedByMotorId+0x58>
				bridgeInput = INPUT_2A;
 8001b06:	2401      	movs	r4, #1
 8001b08:	e002      	b.n	8001b10 <L6206_GetSecondBridgeInputUsedByMotorId+0x58>
			}
		}
		break;
	case PARALLELING_NONE___2_UNDIR_MOTOR_BRIDGE_A__1_BIDIR_MOTOR_BRIDGE_B:
		if (motorId == 2) {
 8001b0a:	2802      	cmp	r0, #2
 8001b0c:	d004      	beq.n	8001b18 <L6206_GetSecondBridgeInputUsedByMotorId+0x60>
	uint8_t bridgeInput = 0xFF;
 8001b0e:	24ff      	movs	r4, #255	; 0xff
		break;
	default:
		bridgeInput = 0XFF;
		break;
	}
	if (bridgeInput == 0XFF) {
 8001b10:	2cff      	cmp	r4, #255	; 0xff
 8001b12:	d032      	beq.n	8001b7a <L6206_GetSecondBridgeInputUsedByMotorId+0xc2>
		L6206_ErrorHandler(L6206_ERROR_2);
	}

	return(bridgeInput);
}
 8001b14:	4620      	mov	r0, r4
 8001b16:	bd10      	pop	{r4, pc}
			if (devicePrm.direction[2] == FORWARD) {
 8001b18:	4b1a      	ldr	r3, [pc, #104]	; (8001b84 <L6206_GetSecondBridgeInputUsedByMotorId+0xcc>)
 8001b1a:	7f9b      	ldrb	r3, [r3, #30]
 8001b1c:	2b01      	cmp	r3, #1
 8001b1e:	d001      	beq.n	8001b24 <L6206_GetSecondBridgeInputUsedByMotorId+0x6c>
				bridgeInput = INPUT_1B;
 8001b20:	4604      	mov	r4, r0
 8001b22:	e7f5      	b.n	8001b10 <L6206_GetSecondBridgeInputUsedByMotorId+0x58>
				bridgeInput = INPUT_2B;
 8001b24:	2403      	movs	r4, #3
 8001b26:	e7f3      	b.n	8001b10 <L6206_GetSecondBridgeInputUsedByMotorId+0x58>
		if (motorId == 1) {
 8001b28:	2801      	cmp	r0, #1
 8001b2a:	d001      	beq.n	8001b30 <L6206_GetSecondBridgeInputUsedByMotorId+0x78>
	uint8_t bridgeInput = 0xFF;
 8001b2c:	24ff      	movs	r4, #255	; 0xff
 8001b2e:	e7ef      	b.n	8001b10 <L6206_GetSecondBridgeInputUsedByMotorId+0x58>
			if (devicePrm.direction[1] == FORWARD) {
 8001b30:	4b14      	ldr	r3, [pc, #80]	; (8001b84 <L6206_GetSecondBridgeInputUsedByMotorId+0xcc>)
 8001b32:	7f5b      	ldrb	r3, [r3, #29]
 8001b34:	2b01      	cmp	r3, #1
 8001b36:	d001      	beq.n	8001b3c <L6206_GetSecondBridgeInputUsedByMotorId+0x84>
				bridgeInput = INPUT_1B;
 8001b38:	2402      	movs	r4, #2
 8001b3a:	e7e9      	b.n	8001b10 <L6206_GetSecondBridgeInputUsedByMotorId+0x58>
				bridgeInput = INPUT_2B;
 8001b3c:	2403      	movs	r4, #3
 8001b3e:	e7e7      	b.n	8001b10 <L6206_GetSecondBridgeInputUsedByMotorId+0x58>
		if (motorId == 0) {
 8001b40:	b108      	cbz	r0, 8001b46 <L6206_GetSecondBridgeInputUsedByMotorId+0x8e>
	uint8_t bridgeInput = 0xFF;
 8001b42:	24ff      	movs	r4, #255	; 0xff
 8001b44:	e7e4      	b.n	8001b10 <L6206_GetSecondBridgeInputUsedByMotorId+0x58>
			if (devicePrm.direction[0] == FORWARD) {
 8001b46:	4b0f      	ldr	r3, [pc, #60]	; (8001b84 <L6206_GetSecondBridgeInputUsedByMotorId+0xcc>)
 8001b48:	7f1b      	ldrb	r3, [r3, #28]
 8001b4a:	2b01      	cmp	r3, #1
 8001b4c:	d001      	beq.n	8001b52 <L6206_GetSecondBridgeInputUsedByMotorId+0x9a>
				bridgeInput = INPUT_1A;
 8001b4e:	4604      	mov	r4, r0
 8001b50:	e7de      	b.n	8001b10 <L6206_GetSecondBridgeInputUsedByMotorId+0x58>
				bridgeInput = INPUT_2A;
 8001b52:	2401      	movs	r4, #1
 8001b54:	e7dc      	b.n	8001b10 <L6206_GetSecondBridgeInputUsedByMotorId+0x58>
		if (devicePrm.direction[0] == FORWARD) {
 8001b56:	4b0b      	ldr	r3, [pc, #44]	; (8001b84 <L6206_GetSecondBridgeInputUsedByMotorId+0xcc>)
 8001b58:	7f1b      	ldrb	r3, [r3, #28]
 8001b5a:	2b01      	cmp	r3, #1
 8001b5c:	d001      	beq.n	8001b62 <L6206_GetSecondBridgeInputUsedByMotorId+0xaa>
			bridgeInput = INPUT_1A;
 8001b5e:	2400      	movs	r4, #0
 8001b60:	e7d6      	b.n	8001b10 <L6206_GetSecondBridgeInputUsedByMotorId+0x58>
			bridgeInput = INPUT_1B;
 8001b62:	2402      	movs	r4, #2
 8001b64:	e7d4      	b.n	8001b10 <L6206_GetSecondBridgeInputUsedByMotorId+0x58>
		if (devicePrm.direction[0] == FORWARD) {
 8001b66:	4b07      	ldr	r3, [pc, #28]	; (8001b84 <L6206_GetSecondBridgeInputUsedByMotorId+0xcc>)
 8001b68:	7f1b      	ldrb	r3, [r3, #28]
 8001b6a:	2b01      	cmp	r3, #1
 8001b6c:	d001      	beq.n	8001b72 <L6206_GetSecondBridgeInputUsedByMotorId+0xba>
			bridgeInput = INPUT_1A;
 8001b6e:	2400      	movs	r4, #0
 8001b70:	e7ce      	b.n	8001b10 <L6206_GetSecondBridgeInputUsedByMotorId+0x58>
			bridgeInput = INPUT_2A;
 8001b72:	2401      	movs	r4, #1
 8001b74:	e7cc      	b.n	8001b10 <L6206_GetSecondBridgeInputUsedByMotorId+0x58>
		bridgeInput = 0XFF;
 8001b76:	24ff      	movs	r4, #255	; 0xff
 8001b78:	e7ca      	b.n	8001b10 <L6206_GetSecondBridgeInputUsedByMotorId+0x58>
		L6206_ErrorHandler(L6206_ERROR_2);
 8001b7a:	f248 0002 	movw	r0, #32770	; 0x8002
 8001b7e:	f7ff fd95 	bl	80016ac <L6206_ErrorHandler>
 8001b82:	e7c7      	b.n	8001b14 <L6206_GetSecondBridgeInputUsedByMotorId+0x5c>
 8001b84:	200034bc 	.word	0x200034bc

08001b88 <L6206_IsBidirectionnalMotor>:
* @retval True if motor is bidirectionnal, else false
**********************************************************/
bool L6206_IsBidirectionnalMotor(uint8_t motorId)
{
	bool isBiDir = FALSE;
	switch (devicePrm.config) {
 8001b88:	4b10      	ldr	r3, [pc, #64]	; (8001bcc <L6206_IsBidirectionnalMotor+0x44>)
 8001b8a:	781b      	ldrb	r3, [r3, #0]
 8001b8c:	2b0b      	cmp	r3, #11
 8001b8e:	d807      	bhi.n	8001ba0 <L6206_IsBidirectionnalMotor+0x18>
 8001b90:	e8df f003 	tbb	[pc, r3]
 8001b94:	060b0813 	.word	0x060b0813
 8001b98:	0608060f 	.word	0x0608060f
 8001b9c:	13061306 	.word	0x13061306
	bool isBiDir = FALSE;
 8001ba0:	2000      	movs	r0, #0
 8001ba2:	4770      	bx	lr
		isBiDir = TRUE;
		break;

	case PARALLELING_NONE___1_BIDIR_MOTOR_BRIDGE_A__2_UNDIR_MOTOR_BRIDGE_B:
	case PARALLELING_IN1B_IN2B__1_BIDIR_MOTOR_BRIDGE_A__1_UNDIR_MOTOR_BRIDGE_B:
		if (motorId == 0) {
 8001ba4:	b158      	cbz	r0, 8001bbe <L6206_IsBidirectionnalMotor+0x36>
	bool isBiDir = FALSE;
 8001ba6:	2000      	movs	r0, #0
 8001ba8:	4770      	bx	lr
			isBiDir = TRUE;
		}
		break;
	case PARALLELING_NONE___2_UNDIR_MOTOR_BRIDGE_A__1_BIDIR_MOTOR_BRIDGE_B:
		if (motorId == 2) {
 8001baa:	2802      	cmp	r0, #2
 8001bac:	d009      	beq.n	8001bc2 <L6206_IsBidirectionnalMotor+0x3a>
	bool isBiDir = FALSE;
 8001bae:	2000      	movs	r0, #0
 8001bb0:	4770      	bx	lr
			isBiDir = TRUE;
		}
		break;
	case PARALLELING_IN1A_IN2A__1_UNDIR_MOTOR_BRIDGE_A__1_BIDIR_MOTOR_BRIDGE_B:
		if (motorId == 1) {
 8001bb2:	2801      	cmp	r0, #1
 8001bb4:	d007      	beq.n	8001bc6 <L6206_IsBidirectionnalMotor+0x3e>
	bool isBiDir = FALSE;
 8001bb6:	2000      	movs	r0, #0
 8001bb8:	4770      	bx	lr
		isBiDir = TRUE;
 8001bba:	2001      	movs	r0, #1
 8001bbc:	4770      	bx	lr
			isBiDir = TRUE;
 8001bbe:	2001      	movs	r0, #1
 8001bc0:	4770      	bx	lr
			isBiDir = TRUE;
 8001bc2:	2001      	movs	r0, #1
 8001bc4:	4770      	bx	lr
			isBiDir = TRUE;
 8001bc6:	2001      	movs	r0, #1
	default:
		break;
	}

	return(isBiDir);
}
 8001bc8:	4770      	bx	lr
 8001bca:	bf00      	nop
 8001bcc:	200034bc 	.word	0x200034bc

08001bd0 <L6206_HardStop>:
{
 8001bd0:	b538      	push	{r3, r4, r5, lr}
	if (motorId > l6206ArrayNbMaxMotorsByConfig[devicePrm.config]) {
 8001bd2:	4b14      	ldr	r3, [pc, #80]	; (8001c24 <L6206_HardStop+0x54>)
 8001bd4:	781b      	ldrb	r3, [r3, #0]
 8001bd6:	4a14      	ldr	r2, [pc, #80]	; (8001c28 <L6206_HardStop+0x58>)
 8001bd8:	5cd3      	ldrb	r3, [r2, r3]
 8001bda:	4283      	cmp	r3, r0
 8001bdc:	d316      	bcc.n	8001c0c <L6206_HardStop+0x3c>
 8001bde:	4604      	mov	r4, r0
	}else if (devicePrm.motionState[motorId] != INACTIVE) {
 8001be0:	4b10      	ldr	r3, [pc, #64]	; (8001c24 <L6206_HardStop+0x54>)
 8001be2:	4403      	add	r3, r0
 8001be4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001be8:	2b08      	cmp	r3, #8
 8001bea:	d00e      	beq.n	8001c0a <L6206_HardStop+0x3a>
		bridgeInputFirstPWM = L6206_GetBridgeInputUsedByMotorId(motorId);
 8001bec:	f7ff fee8 	bl	80019c0 <L6206_GetBridgeInputUsedByMotorId>
 8001bf0:	4605      	mov	r5, r0
		if (L6206_IsBidirectionnalMotor(motorId)) {
 8001bf2:	4620      	mov	r0, r4
 8001bf4:	f7ff ffc8 	bl	8001b88 <L6206_IsBidirectionnalMotor>
 8001bf8:	b968      	cbnz	r0, 8001c16 <L6206_HardStop+0x46>
		L6206_Board_PwmStop(bridgeInputFirstPWM);
 8001bfa:	4628      	mov	r0, r5
 8001bfc:	f005 fa78 	bl	80070f0 <L6206_Board_PwmStop>
		devicePrm.motionState[motorId] = INACTIVE;
 8001c00:	4b08      	ldr	r3, [pc, #32]	; (8001c24 <L6206_HardStop+0x54>)
 8001c02:	441c      	add	r4, r3
 8001c04:	2308      	movs	r3, #8
 8001c06:	f884 3020 	strb.w	r3, [r4, #32]
 8001c0a:	bd38      	pop	{r3, r4, r5, pc}
		L6206_ErrorHandler(L6206_ERROR_1);
 8001c0c:	f248 0001 	movw	r0, #32769	; 0x8001
 8001c10:	f7ff fd4c 	bl	80016ac <L6206_ErrorHandler>
 8001c14:	bd38      	pop	{r3, r4, r5, pc}
			bridgeInputSecondPWM = L6206_GetSecondBridgeInputUsedByMotorId(motorId);
 8001c16:	4620      	mov	r0, r4
 8001c18:	f7ff ff4e 	bl	8001ab8 <L6206_GetSecondBridgeInputUsedByMotorId>
			L6206_Board_PwmStop(bridgeInputSecondPWM);
 8001c1c:	f005 fa68 	bl	80070f0 <L6206_Board_PwmStop>
 8001c20:	e7eb      	b.n	8001bfa <L6206_HardStop+0x2a>
 8001c22:	bf00      	nop
 8001c24:	200034bc 	.word	0x200034bc
 8001c28:	08020064 	.word	0x08020064

08001c2c <L6206_HardHiz>:
{
 8001c2c:	b538      	push	{r3, r4, r5, lr}
	if (motorId > l6206ArrayNbMaxMotorsByConfig[devicePrm.config]) {
 8001c2e:	4b43      	ldr	r3, [pc, #268]	; (8001d3c <L6206_HardHiz+0x110>)
 8001c30:	781d      	ldrb	r5, [r3, #0]
 8001c32:	4b43      	ldr	r3, [pc, #268]	; (8001d40 <L6206_HardHiz+0x114>)
 8001c34:	5d5b      	ldrb	r3, [r3, r5]
 8001c36:	4283      	cmp	r3, r0
 8001c38:	d311      	bcc.n	8001c5e <L6206_HardHiz+0x32>
 8001c3a:	4604      	mov	r4, r0
		uint8_t bridgeId = L6206_GetBridgeIdUsedByMotorId(motorId);
 8001c3c:	f7ff fe6c 	bl	8001918 <L6206_GetBridgeIdUsedByMotorId>
		if (devicePrm.bridgeEnabled[bridgeId] != FALSE) {
 8001c40:	4b3e      	ldr	r3, [pc, #248]	; (8001d3c <L6206_HardHiz+0x110>)
 8001c42:	4403      	add	r3, r0
 8001c44:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001c48:	b303      	cbz	r3, 8001c8c <L6206_HardHiz+0x60>
			switch (devicePrm.config) {
 8001c4a:	3d01      	subs	r5, #1
 8001c4c:	2d09      	cmp	r5, #9
 8001c4e:	d85d      	bhi.n	8001d0c <L6206_HardHiz+0xe0>
 8001c50:	e8df f005 	tbb	[pc, r5]
 8001c54:	5c28170a 	.word	0x5c28170a
 8001c58:	5c485c3c 	.word	0x5c485c3c
 8001c5c:	545c      	.short	0x545c
		L6206_ErrorHandler(L6206_ERROR_1);
 8001c5e:	f248 0001 	movw	r0, #32769	; 0x8001
 8001c62:	f7ff fd23 	bl	80016ac <L6206_ErrorHandler>
 8001c66:	bd38      	pop	{r3, r4, r5, pc}
				if ((motorId > 0) && (devicePrm.motionState[1] == STEADY) && (devicePrm.motionState[2] == STEADY)) {
 8001c68:	2c00      	cmp	r4, #0
 8001c6a:	d051      	beq.n	8001d10 <L6206_HardHiz+0xe4>
 8001c6c:	4b33      	ldr	r3, [pc, #204]	; (8001d3c <L6206_HardHiz+0x110>)
 8001c6e:	6a1b      	ldr	r3, [r3, #32]
 8001c70:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001c74:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001c78:	4a32      	ldr	r2, [pc, #200]	; (8001d44 <L6206_HardHiz+0x118>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d04a      	beq.n	8001d14 <L6206_HardHiz+0xe8>
			bool skip = FALSE;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	e002      	b.n	8001c88 <L6206_HardHiz+0x5c>
				if ((motorId < 2) && (devicePrm.motionState[0] == STEADY) && (devicePrm.motionState[1] == STEADY)) {
 8001c82:	2c01      	cmp	r4, #1
 8001c84:	d906      	bls.n	8001c94 <L6206_HardHiz+0x68>
			bool skip = FALSE;
 8001c86:	2300      	movs	r3, #0
			if (skip == FALSE) {
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d053      	beq.n	8001d34 <L6206_HardHiz+0x108>
		L6206_HardStop(motorId);
 8001c8c:	4620      	mov	r0, r4
 8001c8e:	f7ff ff9f 	bl	8001bd0 <L6206_HardStop>
 8001c92:	bd38      	pop	{r3, r4, r5, pc}
				if ((motorId < 2) && (devicePrm.motionState[0] == STEADY) && (devicePrm.motionState[1] == STEADY)) {
 8001c94:	4b29      	ldr	r3, [pc, #164]	; (8001d3c <L6206_HardHiz+0x110>)
 8001c96:	8c1a      	ldrh	r2, [r3, #32]
 8001c98:	f240 3303 	movw	r3, #771	; 0x303
 8001c9c:	429a      	cmp	r2, r3
 8001c9e:	d03b      	beq.n	8001d18 <L6206_HardHiz+0xec>
			bool skip = FALSE;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	e7f1      	b.n	8001c88 <L6206_HardHiz+0x5c>
				if (((motorId < 2) && (devicePrm.motionState[0] == STEADY) && (devicePrm.motionState[1] == STEADY)) ||
 8001ca4:	2c01      	cmp	r4, #1
 8001ca6:	d909      	bls.n	8001cbc <L6206_HardHiz+0x90>
 8001ca8:	2c01      	cmp	r4, #1
 8001caa:	d937      	bls.n	8001d1c <L6206_HardHiz+0xf0>
				    ((motorId > 1) && (devicePrm.motionState[2] == STEADY) && (devicePrm.motionState[3] == STEADY))) {
 8001cac:	4b23      	ldr	r3, [pc, #140]	; (8001d3c <L6206_HardHiz+0x110>)
 8001cae:	8c5a      	ldrh	r2, [r3, #34]	; 0x22
 8001cb0:	f240 3303 	movw	r3, #771	; 0x303
 8001cb4:	429a      	cmp	r2, r3
 8001cb6:	d033      	beq.n	8001d20 <L6206_HardHiz+0xf4>
			bool skip = FALSE;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	e7e5      	b.n	8001c88 <L6206_HardHiz+0x5c>
				if (((motorId < 2) && (devicePrm.motionState[0] == STEADY) && (devicePrm.motionState[1] == STEADY)) ||
 8001cbc:	4b1f      	ldr	r3, [pc, #124]	; (8001d3c <L6206_HardHiz+0x110>)
 8001cbe:	8c1a      	ldrh	r2, [r3, #32]
 8001cc0:	f240 3303 	movw	r3, #771	; 0x303
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	d1ef      	bne.n	8001ca8 <L6206_HardHiz+0x7c>
					skip = TRUE;
 8001cc8:	2301      	movs	r3, #1
 8001cca:	e7dd      	b.n	8001c88 <L6206_HardHiz+0x5c>
				if ((motorId > 0) && (devicePrm.motionState[1] == STEADY) && (devicePrm.motionState[2] == STEADY)) {
 8001ccc:	b354      	cbz	r4, 8001d24 <L6206_HardHiz+0xf8>
 8001cce:	4b1b      	ldr	r3, [pc, #108]	; (8001d3c <L6206_HardHiz+0x110>)
 8001cd0:	6a1b      	ldr	r3, [r3, #32]
 8001cd2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001cd6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001cda:	4a1a      	ldr	r2, [pc, #104]	; (8001d44 <L6206_HardHiz+0x118>)
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	d023      	beq.n	8001d28 <L6206_HardHiz+0xfc>
			bool skip = FALSE;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	e7d1      	b.n	8001c88 <L6206_HardHiz+0x5c>
				if ((motorId < 2) && (devicePrm.motionState[0] == STEADY) && (devicePrm.motionState[1] == STEADY)) {
 8001ce4:	2c01      	cmp	r4, #1
 8001ce6:	d901      	bls.n	8001cec <L6206_HardHiz+0xc0>
			bool skip = FALSE;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	e7cd      	b.n	8001c88 <L6206_HardHiz+0x5c>
				if ((motorId < 2) && (devicePrm.motionState[0] == STEADY) && (devicePrm.motionState[1] == STEADY)) {
 8001cec:	4b13      	ldr	r3, [pc, #76]	; (8001d3c <L6206_HardHiz+0x110>)
 8001cee:	8c1a      	ldrh	r2, [r3, #32]
 8001cf0:	f240 3303 	movw	r3, #771	; 0x303
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	d019      	beq.n	8001d2c <L6206_HardHiz+0x100>
			bool skip = FALSE;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	e7c5      	b.n	8001c88 <L6206_HardHiz+0x5c>
				if ((devicePrm.motionState[0] == STEADY) && (devicePrm.motionState[1] == STEADY)) {
 8001cfc:	4b0f      	ldr	r3, [pc, #60]	; (8001d3c <L6206_HardHiz+0x110>)
 8001cfe:	8c1a      	ldrh	r2, [r3, #32]
 8001d00:	f240 3303 	movw	r3, #771	; 0x303
 8001d04:	429a      	cmp	r2, r3
 8001d06:	d013      	beq.n	8001d30 <L6206_HardHiz+0x104>
			bool skip = FALSE;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	e7bd      	b.n	8001c88 <L6206_HardHiz+0x5c>
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	e7bb      	b.n	8001c88 <L6206_HardHiz+0x5c>
 8001d10:	2300      	movs	r3, #0
 8001d12:	e7b9      	b.n	8001c88 <L6206_HardHiz+0x5c>
					skip = TRUE;
 8001d14:	2301      	movs	r3, #1
 8001d16:	e7b7      	b.n	8001c88 <L6206_HardHiz+0x5c>
					skip = TRUE;
 8001d18:	2301      	movs	r3, #1
 8001d1a:	e7b5      	b.n	8001c88 <L6206_HardHiz+0x5c>
			bool skip = FALSE;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	e7b3      	b.n	8001c88 <L6206_HardHiz+0x5c>
					skip = TRUE;
 8001d20:	2301      	movs	r3, #1
 8001d22:	e7b1      	b.n	8001c88 <L6206_HardHiz+0x5c>
			bool skip = FALSE;
 8001d24:	2300      	movs	r3, #0
 8001d26:	e7af      	b.n	8001c88 <L6206_HardHiz+0x5c>
					skip = TRUE;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	e7ad      	b.n	8001c88 <L6206_HardHiz+0x5c>
					skip = TRUE;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	e7ab      	b.n	8001c88 <L6206_HardHiz+0x5c>
					skip = TRUE;
 8001d30:	2301      	movs	r3, #1
 8001d32:	e7a9      	b.n	8001c88 <L6206_HardHiz+0x5c>
				L6206_DisableBridge(bridgeId);
 8001d34:	f7ff fd12 	bl	800175c <L6206_DisableBridge>
 8001d38:	e7a8      	b.n	8001c8c <L6206_HardHiz+0x60>
 8001d3a:	bf00      	nop
 8001d3c:	200034bc 	.word	0x200034bc
 8001d40:	08020064 	.word	0x08020064
 8001d44:	00030300 	.word	0x00030300

08001d48 <L6206_Run>:
{
 8001d48:	b570      	push	{r4, r5, r6, lr}
	if (motorId > l6206ArrayNbMaxMotorsByConfig[devicePrm.config]) {
 8001d4a:	4b2b      	ldr	r3, [pc, #172]	; (8001df8 <L6206_Run+0xb0>)
 8001d4c:	781b      	ldrb	r3, [r3, #0]
 8001d4e:	4a2b      	ldr	r2, [pc, #172]	; (8001dfc <L6206_Run+0xb4>)
 8001d50:	5cd3      	ldrb	r3, [r2, r3]
 8001d52:	4283      	cmp	r3, r0
 8001d54:	d332      	bcc.n	8001dbc <L6206_Run+0x74>
 8001d56:	4604      	mov	r4, r0
 8001d58:	460d      	mov	r5, r1
	}else if ((devicePrm.motionState[motorId] == INACTIVE) ||
 8001d5a:	4b27      	ldr	r3, [pc, #156]	; (8001df8 <L6206_Run+0xb0>)
 8001d5c:	4403      	add	r3, r0
 8001d5e:	f893 2020 	ldrb.w	r2, [r3, #32]
 8001d62:	2a08      	cmp	r2, #8
 8001d64:	d004      	beq.n	8001d70 <L6206_Run+0x28>
		  (devicePrm.direction[motorId] != direction)) {
 8001d66:	4b24      	ldr	r3, [pc, #144]	; (8001df8 <L6206_Run+0xb0>)
 8001d68:	4403      	add	r3, r0
 8001d6a:	7f1b      	ldrb	r3, [r3, #28]
	}else if ((devicePrm.motionState[motorId] == INACTIVE) ||
 8001d6c:	428b      	cmp	r3, r1
 8001d6e:	d024      	beq.n	8001dba <L6206_Run+0x72>
		if (devicePrm.motionState[motorId] != INACTIVE) {
 8001d70:	2a08      	cmp	r2, #8
 8001d72:	d002      	beq.n	8001d7a <L6206_Run+0x32>
			L6206_HardStop(motorId);
 8001d74:	4620      	mov	r0, r4
 8001d76:	f7ff ff2b 	bl	8001bd0 <L6206_HardStop>
		devicePrm.direction[motorId] = direction;
 8001d7a:	4b1f      	ldr	r3, [pc, #124]	; (8001df8 <L6206_Run+0xb0>)
 8001d7c:	4423      	add	r3, r4
 8001d7e:	771d      	strb	r5, [r3, #28]
		devicePrm.motionState[motorId] = STEADY;
 8001d80:	2203      	movs	r2, #3
 8001d82:	f883 2020 	strb.w	r2, [r3, #32]
		bridgeId = L6206_GetBridgeIdUsedByMotorId(motorId);
 8001d86:	4620      	mov	r0, r4
 8001d88:	f7ff fdc6 	bl	8001918 <L6206_GetBridgeIdUsedByMotorId>
 8001d8c:	4606      	mov	r6, r0
		bridgeInput = L6206_GetBridgeInputUsedByMotorId(motorId);
 8001d8e:	4620      	mov	r0, r4
 8001d90:	f7ff fe16 	bl	80019c0 <L6206_GetBridgeInputUsedByMotorId>
 8001d94:	4605      	mov	r5, r0
		L6206_EnableBridge(bridgeId);
 8001d96:	4630      	mov	r0, r6
 8001d98:	f7ff fd00 	bl	800179c <L6206_EnableBridge>
		if (L6206_IsBidirectionnalMotor(motorId)) {
 8001d9c:	4620      	mov	r0, r4
 8001d9e:	f7ff fef3 	bl	8001b88 <L6206_IsBidirectionnalMotor>
 8001da2:	b980      	cbnz	r0, 8001dc6 <L6206_Run+0x7e>
			L6206_Board_PwmSetFreq(bridgeInput, devicePrm.pwmFreq[bridgeInput], devicePrm.speed[motorId]);
 8001da4:	4b14      	ldr	r3, [pc, #80]	; (8001df8 <L6206_Run+0xb0>)
 8001da6:	3408      	adds	r4, #8
 8001da8:	eb03 0444 	add.w	r4, r3, r4, lsl #1
 8001dac:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 8001db0:	7922      	ldrb	r2, [r4, #4]
 8001db2:	6859      	ldr	r1, [r3, #4]
 8001db4:	4628      	mov	r0, r5
 8001db6:	f005 f951 	bl	800705c <L6206_Board_PwmSetFreq>
 8001dba:	bd70      	pop	{r4, r5, r6, pc}
		L6206_ErrorHandler(L6206_ERROR_1);
 8001dbc:	f248 0001 	movw	r0, #32769	; 0x8001
 8001dc0:	f7ff fc74 	bl	80016ac <L6206_ErrorHandler>
 8001dc4:	bd70      	pop	{r4, r5, r6, pc}
			L6206_Board_PwmSetFreq(bridgeInput, devicePrm.pwmFreq[bridgeInput], (100 - devicePrm.speed[motorId]));
 8001dc6:	4e0c      	ldr	r6, [pc, #48]	; (8001df8 <L6206_Run+0xb0>)
 8001dc8:	f104 0308 	add.w	r3, r4, #8
 8001dcc:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 8001dd0:	889a      	ldrh	r2, [r3, #4]
 8001dd2:	f1c2 0264 	rsb	r2, r2, #100	; 0x64
 8001dd6:	eb06 0385 	add.w	r3, r6, r5, lsl #2
 8001dda:	b2d2      	uxtb	r2, r2
 8001ddc:	6859      	ldr	r1, [r3, #4]
 8001dde:	4628      	mov	r0, r5
 8001de0:	f005 f93c 	bl	800705c <L6206_Board_PwmSetFreq>
			bridgeInput = L6206_GetSecondBridgeInputUsedByMotorId(motorId);
 8001de4:	4620      	mov	r0, r4
 8001de6:	f7ff fe67 	bl	8001ab8 <L6206_GetSecondBridgeInputUsedByMotorId>
			L6206_Board_PwmSetFreq(bridgeInput, devicePrm.pwmFreq[bridgeInput], 100);
 8001dea:	eb06 0680 	add.w	r6, r6, r0, lsl #2
 8001dee:	2264      	movs	r2, #100	; 0x64
 8001df0:	6871      	ldr	r1, [r6, #4]
 8001df2:	f005 f933 	bl	800705c <L6206_Board_PwmSetFreq>
 8001df6:	bd70      	pop	{r4, r5, r6, pc}
 8001df8:	200034bc 	.word	0x200034bc
 8001dfc:	08020064 	.word	0x08020064

08001e00 <L6206_SetMaxSpeed>:
{
 8001e00:	b570      	push	{r4, r5, r6, lr}
	if (motorId > l6206ArrayNbMaxMotorsByConfig[devicePrm.config]) {
 8001e02:	4b1c      	ldr	r3, [pc, #112]	; (8001e74 <L6206_SetMaxSpeed+0x74>)
 8001e04:	781b      	ldrb	r3, [r3, #0]
 8001e06:	4a1c      	ldr	r2, [pc, #112]	; (8001e78 <L6206_SetMaxSpeed+0x78>)
 8001e08:	5cd3      	ldrb	r3, [r2, r3]
 8001e0a:	4283      	cmp	r3, r0
 8001e0c:	d31d      	bcc.n	8001e4a <L6206_SetMaxSpeed+0x4a>
 8001e0e:	4604      	mov	r4, r0
 8001e10:	460d      	mov	r5, r1
		devicePrm.speed[motorId] = newMaxSpeed;
 8001e12:	4b18      	ldr	r3, [pc, #96]	; (8001e74 <L6206_SetMaxSpeed+0x74>)
 8001e14:	f100 0208 	add.w	r2, r0, #8
 8001e18:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8001e1c:	8091      	strh	r1, [r2, #4]
		if (devicePrm.motionState[motorId] != INACTIVE) {
 8001e1e:	4403      	add	r3, r0
 8001e20:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e24:	2b08      	cmp	r3, #8
 8001e26:	d022      	beq.n	8001e6e <L6206_SetMaxSpeed+0x6e>
			bridgeInput = L6206_GetBridgeInputUsedByMotorId(motorId);
 8001e28:	f7ff fdca 	bl	80019c0 <L6206_GetBridgeInputUsedByMotorId>
 8001e2c:	4606      	mov	r6, r0
			if (L6206_IsBidirectionnalMotor(motorId)) {
 8001e2e:	4620      	mov	r0, r4
 8001e30:	f7ff feaa 	bl	8001b88 <L6206_IsBidirectionnalMotor>
 8001e34:	b978      	cbnz	r0, 8001e56 <L6206_SetMaxSpeed+0x56>
				L6206_Board_PwmSetFreq(bridgeInput, devicePrm.pwmFreq[bridgeInput], devicePrm.speed[motorId]);
 8001e36:	4b0f      	ldr	r3, [pc, #60]	; (8001e74 <L6206_SetMaxSpeed+0x74>)
 8001e38:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8001e3c:	b2ea      	uxtb	r2, r5
 8001e3e:	6859      	ldr	r1, [r3, #4]
 8001e40:	4630      	mov	r0, r6
 8001e42:	f005 f90b 	bl	800705c <L6206_Board_PwmSetFreq>
		cmdExecuted = TRUE;
 8001e46:	2001      	movs	r0, #1
 8001e48:	bd70      	pop	{r4, r5, r6, pc}
		L6206_ErrorHandler(L6206_ERROR_1);
 8001e4a:	f248 0001 	movw	r0, #32769	; 0x8001
 8001e4e:	f7ff fc2d 	bl	80016ac <L6206_ErrorHandler>
	bool cmdExecuted = FALSE;
 8001e52:	2000      	movs	r0, #0
 8001e54:	bd70      	pop	{r4, r5, r6, pc}
				L6206_Board_PwmSetFreq(bridgeInput, devicePrm.pwmFreq[bridgeInput], (100 - devicePrm.speed[motorId]));
 8001e56:	f1c5 0264 	rsb	r2, r5, #100	; 0x64
 8001e5a:	4b06      	ldr	r3, [pc, #24]	; (8001e74 <L6206_SetMaxSpeed+0x74>)
 8001e5c:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8001e60:	b2d2      	uxtb	r2, r2
 8001e62:	6859      	ldr	r1, [r3, #4]
 8001e64:	4630      	mov	r0, r6
 8001e66:	f005 f8f9 	bl	800705c <L6206_Board_PwmSetFreq>
		cmdExecuted = TRUE;
 8001e6a:	2001      	movs	r0, #1
 8001e6c:	bd70      	pop	{r4, r5, r6, pc}
 8001e6e:	2001      	movs	r0, #1
}
 8001e70:	bd70      	pop	{r4, r5, r6, pc}
 8001e72:	bf00      	nop
 8001e74:	200034bc 	.word	0x200034bc
 8001e78:	08020064 	.word	0x08020064

08001e7c <L6206_SetBridgeInputPwmFreq>:
{
 8001e7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001e80:	4680      	mov	r8, r0
 8001e82:	460f      	mov	r7, r1
	if (newFreq > L6206_MAX_PWM_FREQ) {
 8001e84:	4b24      	ldr	r3, [pc, #144]	; (8001f18 <L6206_SetBridgeInputPwmFreq+0x9c>)
 8001e86:	4299      	cmp	r1, r3
 8001e88:	d900      	bls.n	8001e8c <L6206_SetBridgeInputPwmFreq+0x10>
		newFreq = L6206_MAX_PWM_FREQ;
 8001e8a:	461f      	mov	r7, r3
	for (loop = 0; loop < 2; loop++) {
 8001e8c:	2500      	movs	r5, #0
 8001e8e:	e013      	b.n	8001eb8 <L6206_SetBridgeInputPwmFreq+0x3c>
					L6206_Board_PwmSetFreq(bridgeInput, devicePrm.pwmFreq[bridgeInput], 100);
 8001e90:	4b22      	ldr	r3, [pc, #136]	; (8001f1c <L6206_SetBridgeInputPwmFreq+0xa0>)
 8001e92:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8001e96:	2264      	movs	r2, #100	; 0x64
 8001e98:	6859      	ldr	r1, [r3, #4]
 8001e9a:	4620      	mov	r0, r4
 8001e9c:	f005 f8de 	bl	800705c <L6206_Board_PwmSetFreq>
 8001ea0:	e008      	b.n	8001eb4 <L6206_SetBridgeInputPwmFreq+0x38>
				L6206_Board_PwmSetFreq(bridgeInput, devicePrm.pwmFreq[bridgeInput], devicePrm.speed[motorId]);
 8001ea2:	3608      	adds	r6, #8
 8001ea4:	4b1d      	ldr	r3, [pc, #116]	; (8001f1c <L6206_SetBridgeInputPwmFreq+0xa0>)
 8001ea6:	eb03 0646 	add.w	r6, r3, r6, lsl #1
 8001eaa:	7932      	ldrb	r2, [r6, #4]
 8001eac:	4639      	mov	r1, r7
 8001eae:	4620      	mov	r0, r4
 8001eb0:	f005 f8d4 	bl	800705c <L6206_Board_PwmSetFreq>
	for (loop = 0; loop < 2; loop++) {
 8001eb4:	3501      	adds	r5, #1
 8001eb6:	b2ed      	uxtb	r5, r5
 8001eb8:	2d01      	cmp	r5, #1
 8001eba:	d82a      	bhi.n	8001f12 <L6206_SetBridgeInputPwmFreq+0x96>
		uint8_t bridgeInput = (bridgeId << 1) + loop;
 8001ebc:	ea4f 0448 	mov.w	r4, r8, lsl #1
 8001ec0:	b2e4      	uxtb	r4, r4
 8001ec2:	442c      	add	r4, r5
 8001ec4:	b2e4      	uxtb	r4, r4
		devicePrm.pwmFreq[bridgeInput] = newFreq;
 8001ec6:	f8df 9054 	ldr.w	r9, [pc, #84]	; 8001f1c <L6206_SetBridgeInputPwmFreq+0xa0>
 8001eca:	eb09 0384 	add.w	r3, r9, r4, lsl #2
 8001ece:	605f      	str	r7, [r3, #4]
		motorId = L6206_GetMotorIdUsingbridgeInput(bridgeInput);
 8001ed0:	4620      	mov	r0, r4
 8001ed2:	f7ff fd3b 	bl	800194c <L6206_GetMotorIdUsingbridgeInput>
 8001ed6:	4606      	mov	r6, r0
		if (devicePrm.motionState[motorId] != INACTIVE) {
 8001ed8:	4481      	add	r9, r0
 8001eda:	f899 3020 	ldrb.w	r3, [r9, #32]
 8001ede:	2b08      	cmp	r3, #8
 8001ee0:	d0e8      	beq.n	8001eb4 <L6206_SetBridgeInputPwmFreq+0x38>
			if (L6206_IsBidirectionnalMotor(motorId)) {
 8001ee2:	f7ff fe51 	bl	8001b88 <L6206_IsBidirectionnalMotor>
 8001ee6:	2800      	cmp	r0, #0
 8001ee8:	d0db      	beq.n	8001ea2 <L6206_SetBridgeInputPwmFreq+0x26>
				if (bridgeInput != L6206_GetSecondBridgeInputUsedByMotorId(motorId)) {
 8001eea:	4630      	mov	r0, r6
 8001eec:	f7ff fde4 	bl	8001ab8 <L6206_GetSecondBridgeInputUsedByMotorId>
 8001ef0:	4284      	cmp	r4, r0
 8001ef2:	d0cd      	beq.n	8001e90 <L6206_SetBridgeInputPwmFreq+0x14>
					L6206_Board_PwmSetFreq(bridgeInput, devicePrm.pwmFreq[bridgeInput], (100 - devicePrm.speed[motorId]));
 8001ef4:	4b09      	ldr	r3, [pc, #36]	; (8001f1c <L6206_SetBridgeInputPwmFreq+0xa0>)
 8001ef6:	3608      	adds	r6, #8
 8001ef8:	eb03 0646 	add.w	r6, r3, r6, lsl #1
 8001efc:	88b2      	ldrh	r2, [r6, #4]
 8001efe:	f1c2 0264 	rsb	r2, r2, #100	; 0x64
 8001f02:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8001f06:	b2d2      	uxtb	r2, r2
 8001f08:	6859      	ldr	r1, [r3, #4]
 8001f0a:	4620      	mov	r0, r4
 8001f0c:	f005 f8a6 	bl	800705c <L6206_Board_PwmSetFreq>
 8001f10:	e7d0      	b.n	8001eb4 <L6206_SetBridgeInputPwmFreq+0x38>
}
 8001f12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001f16:	bf00      	nop
 8001f18:	000186a0 	.word	0x000186a0
 8001f1c:	200034bc 	.word	0x200034bc

08001f20 <L6206_SetDeviceParamsToPredefinedValues>:
* @brief  Sets the parameters of the device to predefined values
* from l6206_target_config.h
* @retval None
**********************************************************/
void L6206_SetDeviceParamsToPredefinedValues(void)
{
 8001f20:	b510      	push	{r4, lr}
	uint32_t i;

	memset(&devicePrm, 0, sizeof(devicePrm));
 8001f22:	4c14      	ldr	r4, [pc, #80]	; (8001f74 <L6206_SetDeviceParamsToPredefinedValues+0x54>)
 8001f24:	2228      	movs	r2, #40	; 0x28
 8001f26:	2100      	movs	r1, #0
 8001f28:	4620      	mov	r0, r4
 8001f2a:	f01b f954 	bl	801d1d6 <memset>

	devicePrm.config = L6206_CONF_PARAM_PARALLE_BRIDGES;

	devicePrm.pwmFreq[INPUT_1A] = L6206_CONF_PARAM_FREQ_PWM1A;
 8001f2e:	f644 6320 	movw	r3, #20000	; 0x4e20
 8001f32:	6063      	str	r3, [r4, #4]
	devicePrm.pwmFreq[INPUT_2A] = L6206_CONF_PARAM_FREQ_PWM2A;
 8001f34:	60a3      	str	r3, [r4, #8]
	devicePrm.pwmFreq[INPUT_1B] = L6206_CONF_PARAM_FREQ_PWM1B;
 8001f36:	60e3      	str	r3, [r4, #12]
	devicePrm.pwmFreq[INPUT_2B] = L6206_CONF_PARAM_FREQ_PWM2B;
 8001f38:	6123      	str	r3, [r4, #16]

	for (i = 0; i < MAX_NUMBER_OF_BRUSH_DC_MOTORS; i++) {
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	e00d      	b.n	8001f5a <L6206_SetDeviceParamsToPredefinedValues+0x3a>
		devicePrm.speed[i] = 100;
 8001f3e:	4b0d      	ldr	r3, [pc, #52]	; (8001f74 <L6206_SetDeviceParamsToPredefinedValues+0x54>)
 8001f40:	f102 0108 	add.w	r1, r2, #8
 8001f44:	eb03 0141 	add.w	r1, r3, r1, lsl #1
 8001f48:	2064      	movs	r0, #100	; 0x64
 8001f4a:	8088      	strh	r0, [r1, #4]
		devicePrm.direction[i] = FORWARD;
 8001f4c:	4413      	add	r3, r2
 8001f4e:	2101      	movs	r1, #1
 8001f50:	7719      	strb	r1, [r3, #28]
		devicePrm.motionState[i] = INACTIVE;
 8001f52:	2108      	movs	r1, #8
 8001f54:	f883 1020 	strb.w	r1, [r3, #32]
	for (i = 0; i < MAX_NUMBER_OF_BRUSH_DC_MOTORS; i++) {
 8001f58:	3201      	adds	r2, #1
 8001f5a:	2a03      	cmp	r2, #3
 8001f5c:	d9ef      	bls.n	8001f3e <L6206_SetDeviceParamsToPredefinedValues+0x1e>
 8001f5e:	2300      	movs	r3, #0
 8001f60:	e005      	b.n	8001f6e <L6206_SetDeviceParamsToPredefinedValues+0x4e>
	}
	for (i = 0; i < L6206_NB_MAX_BRIDGES; i++) {
		devicePrm.bridgeEnabled[i] = FALSE;
 8001f62:	4a04      	ldr	r2, [pc, #16]	; (8001f74 <L6206_SetDeviceParamsToPredefinedValues+0x54>)
 8001f64:	441a      	add	r2, r3
 8001f66:	2100      	movs	r1, #0
 8001f68:	f882 1024 	strb.w	r1, [r2, #36]	; 0x24
	for (i = 0; i < L6206_NB_MAX_BRIDGES; i++) {
 8001f6c:	3301      	adds	r3, #1
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	d9f7      	bls.n	8001f62 <L6206_SetDeviceParamsToPredefinedValues+0x42>
	}
}
 8001f72:	bd10      	pop	{r4, pc}
 8001f74:	200034bc 	.word	0x200034bc

08001f78 <L6206_SetDeviceParamsToGivenValues>:
* @param initDevicePrm structure containing values to initialize the device
* parameters
* @retval None
**********************************************************/
void L6206_SetDeviceParamsToGivenValues(L6206_InitTypeDef* initDevicePrm)
{
 8001f78:	b4f0      	push	{r4, r5, r6, r7}
	memcpy(&devicePrm, initDevicePrm, sizeof(devicePrm));
 8001f7a:	4604      	mov	r4, r0
 8001f7c:	4e08      	ldr	r6, [pc, #32]	; (8001fa0 <L6206_SetDeviceParamsToGivenValues+0x28>)
 8001f7e:	f100 0720 	add.w	r7, r0, #32
 8001f82:	4635      	mov	r5, r6
 8001f84:	6820      	ldr	r0, [r4, #0]
 8001f86:	6861      	ldr	r1, [r4, #4]
 8001f88:	68a2      	ldr	r2, [r4, #8]
 8001f8a:	68e3      	ldr	r3, [r4, #12]
 8001f8c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001f8e:	3410      	adds	r4, #16
 8001f90:	462e      	mov	r6, r5
 8001f92:	42bc      	cmp	r4, r7
 8001f94:	d1f5      	bne.n	8001f82 <L6206_SetDeviceParamsToGivenValues+0xa>
 8001f96:	6820      	ldr	r0, [r4, #0]
 8001f98:	6861      	ldr	r1, [r4, #4]
 8001f9a:	c603      	stmia	r6!, {r0, r1}
}
 8001f9c:	bcf0      	pop	{r4, r5, r6, r7}
 8001f9e:	4770      	bx	lr
 8001fa0:	200034bc 	.word	0x200034bc

08001fa4 <L6206_Init>:
{
 8001fa4:	b510      	push	{r4, lr}
 8001fa6:	4604      	mov	r4, r0
	l6206DriverInstance++;
 8001fa8:	4a08      	ldr	r2, [pc, #32]	; (8001fcc <L6206_Init+0x28>)
 8001faa:	8813      	ldrh	r3, [r2, #0]
 8001fac:	3301      	adds	r3, #1
 8001fae:	8013      	strh	r3, [r2, #0]
	L6206_Board_GpioInit();
 8001fb0:	f004 ff82 	bl	8006eb8 <L6206_Board_GpioInit>
	if (init == NULL) {
 8001fb4:	b13c      	cbz	r4, 8001fc6 <L6206_Init+0x22>
		L6206_SetDeviceParamsToGivenValues((L6206_InitTypeDef*)init);
 8001fb6:	4620      	mov	r0, r4
 8001fb8:	f7ff ffde 	bl	8001f78 <L6206_SetDeviceParamsToGivenValues>
	L6206_SetDualFullBridgeConfig(devicePrm.config);
 8001fbc:	4b04      	ldr	r3, [pc, #16]	; (8001fd0 <L6206_Init+0x2c>)
 8001fbe:	7818      	ldrb	r0, [r3, #0]
 8001fc0:	f7ff fc3a 	bl	8001838 <L6206_SetDualFullBridgeConfig>
 8001fc4:	bd10      	pop	{r4, pc}
		L6206_SetDeviceParamsToPredefinedValues();
 8001fc6:	f7ff ffab 	bl	8001f20 <L6206_SetDeviceParamsToPredefinedValues>
 8001fca:	e7f7      	b.n	8001fbc <L6206_Init+0x18>
 8001fcc:	20002452 	.word	0x20002452
 8001fd0:	200034bc 	.word	0x200034bc

08001fd4 <LPS22HB_GetCapabilities>:
int32_t LPS22HB_GetCapabilities(LPS22HB_Object_t *pObj, LPS22HB_Capabilities_t *Capabilities)
{
	/* Prevent unused argument(s) compilation warning */
	(void)(pObj);

	Capabilities->Humidity = 0;
 8001fd4:	2000      	movs	r0, #0
 8001fd6:	7088      	strb	r0, [r1, #2]
	Capabilities->Pressure = 1;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	704b      	strb	r3, [r1, #1]
	Capabilities->Temperature = 1;
 8001fdc:	700b      	strb	r3, [r1, #0]
	Capabilities->LowPower = 0;
 8001fde:	70c8      	strb	r0, [r1, #3]
	Capabilities->HumMaxOdr = 0.0f;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	604b      	str	r3, [r1, #4]
	Capabilities->TempMaxOdr = 75.0f;
 8001fe4:	4b01      	ldr	r3, [pc, #4]	; (8001fec <LPS22HB_GetCapabilities+0x18>)
 8001fe6:	608b      	str	r3, [r1, #8]
	Capabilities->PressMaxOdr = 75.0f;
 8001fe8:	60cb      	str	r3, [r1, #12]
	return LPS22HB_OK;
}
 8001fea:	4770      	bx	lr
 8001fec:	42960000 	.word	0x42960000

08001ff0 <LPS22HB_SetOutputDataRate_When_Disabled>:
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LPS22HB_SetOutputDataRate_When_Disabled(LPS22HB_Object_t *pObj, float Odr)
{
	pObj->last_odr = (Odr <= 1.0f) ? LPS22HB_ODR_1_Hz
			 : (Odr <= 10.0f) ? LPS22HB_ODR_10_Hz
 8001ff0:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8001ff4:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8001ff8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ffc:	d918      	bls.n	8002030 <LPS22HB_SetOutputDataRate_When_Disabled+0x40>
 8001ffe:	eef2 7a04 	vmov.f32	s15, #36	; 0x41200000  10.0
 8002002:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8002006:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800200a:	d913      	bls.n	8002034 <LPS22HB_SetOutputDataRate_When_Disabled+0x44>
 800200c:	eef3 7a09 	vmov.f32	s15, #57	; 0x41c80000  25.0
 8002010:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8002014:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002018:	d911      	bls.n	800203e <LPS22HB_SetOutputDataRate_When_Disabled+0x4e>
 800201a:	eddf 7a0a 	vldr	s15, [pc, #40]	; 8002044 <LPS22HB_SetOutputDataRate_When_Disabled+0x54>
 800201e:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8002022:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002026:	d901      	bls.n	800202c <LPS22HB_SetOutputDataRate_When_Disabled+0x3c>
 8002028:	2305      	movs	r3, #5
 800202a:	e004      	b.n	8002036 <LPS22HB_SetOutputDataRate_When_Disabled+0x46>
 800202c:	2304      	movs	r3, #4
 800202e:	e002      	b.n	8002036 <LPS22HB_SetOutputDataRate_When_Disabled+0x46>
 8002030:	2301      	movs	r3, #1
 8002032:	e000      	b.n	8002036 <LPS22HB_SetOutputDataRate_When_Disabled+0x46>
 8002034:	2302      	movs	r3, #2
	pObj->last_odr = (Odr <= 1.0f) ? LPS22HB_ODR_1_Hz
 8002036:	f880 302b 	strb.w	r3, [r0, #43]	; 0x2b
			 : (Odr <= 25.0f) ? LPS22HB_ODR_25_Hz
			 : (Odr <= 50.0f) ? LPS22HB_ODR_50_Hz
			 :                  LPS22HB_ODR_75_Hz;

	return LPS22HB_OK;
}
 800203a:	2000      	movs	r0, #0
 800203c:	4770      	bx	lr
			 : (Odr <= 10.0f) ? LPS22HB_ODR_10_Hz
 800203e:	2303      	movs	r3, #3
 8002040:	e7f9      	b.n	8002036 <LPS22HB_SetOutputDataRate_When_Disabled+0x46>
 8002042:	bf00      	nop
 8002044:	42480000 	.word	0x42480000

08002048 <ReadRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8002048:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800204c:	4606      	mov	r6, r0
 800204e:	4688      	mov	r8, r1
 8002050:	4691      	mov	r9, r2
 8002052:	461f      	mov	r7, r3
	uint16_t i;
	int32_t ret = LPS22HB_OK;
	LPS22HB_Object_t *pObj = (LPS22HB_Object_t *)Handle;

	if (pObj->IO.BusType == LPS22HB_I2C_BUS) { /* I2C */
 8002054:	6883      	ldr	r3, [r0, #8]
 8002056:	b98b      	cbnz	r3, 800207c <ReadRegWrap+0x34>
 8002058:	2300      	movs	r3, #0
 800205a:	461c      	mov	r4, r3
		for (i = 0; i < Length; i++) {
 800205c:	42bc      	cmp	r4, r7
 800205e:	d215      	bcs.n	800208c <ReadRegWrap+0x44>
			ret = pObj->IO.ReadReg(pObj->IO.Address, (Reg + i), &pData[i], 1);
 8002060:	6975      	ldr	r5, [r6, #20]
 8002062:	eb04 0108 	add.w	r1, r4, r8
 8002066:	2301      	movs	r3, #1
 8002068:	eb09 0204 	add.w	r2, r9, r4
 800206c:	b289      	uxth	r1, r1
 800206e:	7b30      	ldrb	r0, [r6, #12]
 8002070:	47a8      	blx	r5
			if (ret != LPS22HB_OK) {
 8002072:	4603      	mov	r3, r0
 8002074:	b940      	cbnz	r0, 8002088 <ReadRegWrap+0x40>
		for (i = 0; i < Length; i++) {
 8002076:	3401      	adds	r4, #1
 8002078:	b2a4      	uxth	r4, r4
 800207a:	e7ef      	b.n	800205c <ReadRegWrap+0x14>
			}
		}

		return ret;
	}else { /* SPI 4-Wires or SPI 3-Wires */
		return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 800207c:	6944      	ldr	r4, [r0, #20]
 800207e:	463b      	mov	r3, r7
 8002080:	7b00      	ldrb	r0, [r0, #12]
 8002082:	47a0      	blx	r4
 8002084:	4603      	mov	r3, r0
 8002086:	e001      	b.n	800208c <ReadRegWrap+0x44>
				return LPS22HB_ERROR;
 8002088:	f04f 33ff 	mov.w	r3, #4294967295
	}
}
 800208c:	4618      	mov	r0, r3
 800208e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08002092 <WriteRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8002092:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002096:	4605      	mov	r5, r0
 8002098:	4688      	mov	r8, r1
 800209a:	4691      	mov	r9, r2
 800209c:	461f      	mov	r7, r3
	uint16_t i;
	int32_t ret = LPS22HB_OK;
	LPS22HB_Object_t *pObj = (LPS22HB_Object_t *)Handle;

	if (pObj->IO.BusType == LPS22HB_I2C_BUS) { /* I2C */
 800209e:	6883      	ldr	r3, [r0, #8]
 80020a0:	b97b      	cbnz	r3, 80020c2 <WriteRegWrap+0x30>
 80020a2:	2300      	movs	r3, #0
 80020a4:	461c      	mov	r4, r3
		for (i = 0; i < Length; i++) {
 80020a6:	42bc      	cmp	r4, r7
 80020a8:	d213      	bcs.n	80020d2 <WriteRegWrap+0x40>
			ret = pObj->IO.WriteReg(pObj->IO.Address, Reg, &pData[i], 1);
 80020aa:	692e      	ldr	r6, [r5, #16]
 80020ac:	2301      	movs	r3, #1
 80020ae:	eb09 0204 	add.w	r2, r9, r4
 80020b2:	4641      	mov	r1, r8
 80020b4:	7b28      	ldrb	r0, [r5, #12]
 80020b6:	47b0      	blx	r6
			if (ret != LPS22HB_OK) {
 80020b8:	4603      	mov	r3, r0
 80020ba:	b940      	cbnz	r0, 80020ce <WriteRegWrap+0x3c>
		for (i = 0; i < Length; i++) {
 80020bc:	3401      	adds	r4, #1
 80020be:	b2a4      	uxth	r4, r4
 80020c0:	e7f1      	b.n	80020a6 <WriteRegWrap+0x14>
			}
		}

		return ret;
	}else { /* SPI 4-Wires or SPI 3-Wires */
		return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 80020c2:	6904      	ldr	r4, [r0, #16]
 80020c4:	463b      	mov	r3, r7
 80020c6:	7b00      	ldrb	r0, [r0, #12]
 80020c8:	47a0      	blx	r4
 80020ca:	4603      	mov	r3, r0
 80020cc:	e001      	b.n	80020d2 <WriteRegWrap+0x40>
				return LPS22HB_ERROR;
 80020ce:	f04f 33ff 	mov.w	r3, #4294967295
	}
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080020d8 <LPS22HB_PRESS_Enable>:
	if (pObj->press_is_enabled == 1U) {
 80020d8:	f890 3029 	ldrb.w	r3, [r0, #41]	; 0x29
 80020dc:	2b01      	cmp	r3, #1
 80020de:	d00d      	beq.n	80020fc <LPS22HB_PRESS_Enable+0x24>
{
 80020e0:	b510      	push	{r4, lr}
 80020e2:	4604      	mov	r4, r0
	if (lps22hb_data_rate_set(&(pObj->Ctx), pObj->last_odr) != LPS22HB_OK) {
 80020e4:	f890 102b 	ldrb.w	r1, [r0, #43]	; 0x2b
 80020e8:	301c      	adds	r0, #28
 80020ea:	f000 fa3d 	bl	8002568 <lps22hb_data_rate_set>
 80020ee:	4603      	mov	r3, r0
 80020f0:	b938      	cbnz	r0, 8002102 <LPS22HB_PRESS_Enable+0x2a>
	pObj->press_is_enabled = 1;
 80020f2:	2201      	movs	r2, #1
 80020f4:	f884 2029 	strb.w	r2, [r4, #41]	; 0x29
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	bd10      	pop	{r4, pc}
		return LPS22HB_OK;
 80020fc:	2300      	movs	r3, #0
}
 80020fe:	4618      	mov	r0, r3
 8002100:	4770      	bx	lr
		return LPS22HB_ERROR;
 8002102:	f04f 33ff 	mov.w	r3, #4294967295
 8002106:	e7f7      	b.n	80020f8 <LPS22HB_PRESS_Enable+0x20>

08002108 <LPS22HB_TEMP_Enable>:
	if (pObj->temp_is_enabled == 1U) {
 8002108:	f890 302a 	ldrb.w	r3, [r0, #42]	; 0x2a
 800210c:	2b01      	cmp	r3, #1
 800210e:	d00d      	beq.n	800212c <LPS22HB_TEMP_Enable+0x24>
{
 8002110:	b510      	push	{r4, lr}
 8002112:	4604      	mov	r4, r0
	if (lps22hb_data_rate_set(&(pObj->Ctx), pObj->last_odr) != LPS22HB_OK) {
 8002114:	f890 102b 	ldrb.w	r1, [r0, #43]	; 0x2b
 8002118:	301c      	adds	r0, #28
 800211a:	f000 fa25 	bl	8002568 <lps22hb_data_rate_set>
 800211e:	4603      	mov	r3, r0
 8002120:	b938      	cbnz	r0, 8002132 <LPS22HB_TEMP_Enable+0x2a>
	pObj->temp_is_enabled = 1;
 8002122:	2201      	movs	r2, #1
 8002124:	f884 202a 	strb.w	r2, [r4, #42]	; 0x2a
}
 8002128:	4618      	mov	r0, r3
 800212a:	bd10      	pop	{r4, pc}
		return LPS22HB_OK;
 800212c:	2300      	movs	r3, #0
}
 800212e:	4618      	mov	r0, r3
 8002130:	4770      	bx	lr
		return LPS22HB_ERROR;
 8002132:	f04f 33ff 	mov.w	r3, #4294967295
 8002136:	e7f7      	b.n	8002128 <LPS22HB_TEMP_Enable+0x20>

08002138 <LPS22HB_Initialize>:
{
 8002138:	b570      	push	{r4, r5, r6, lr}
 800213a:	4605      	mov	r5, r0
	if (lps22hb_low_power_set(&(pObj->Ctx), PROPERTY_ENABLE) != LPS22HB_OK) {
 800213c:	f100 041c 	add.w	r4, r0, #28
 8002140:	2101      	movs	r1, #1
 8002142:	4620      	mov	r0, r4
 8002144:	f000 fa6a 	bl	800261c <lps22hb_low_power_set>
 8002148:	bb20      	cbnz	r0, 8002194 <LPS22HB_Initialize+0x5c>
	if (lps22hb_data_rate_set(&(pObj->Ctx), LPS22HB_POWER_DOWN) != LPS22HB_OK) {
 800214a:	2100      	movs	r1, #0
 800214c:	4620      	mov	r0, r4
 800214e:	f000 fa0b 	bl	8002568 <lps22hb_data_rate_set>
 8002152:	bb10      	cbnz	r0, 800219a <LPS22HB_Initialize+0x62>
	if (lps22hb_low_pass_filter_mode_set(&(pObj->Ctx), LPS22HB_LPF_ODR_DIV_9) != LPS22HB_OK) {
 8002154:	2102      	movs	r1, #2
 8002156:	4620      	mov	r0, r4
 8002158:	f000 f9ea 	bl	8002530 <lps22hb_low_pass_filter_mode_set>
 800215c:	bb00      	cbnz	r0, 80021a0 <LPS22HB_Initialize+0x68>
	if (lps22hb_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LPS22HB_OK) {
 800215e:	2101      	movs	r1, #1
 8002160:	4620      	mov	r0, r4
 8002162:	f000 f9c9 	bl	80024f8 <lps22hb_block_data_update_set>
 8002166:	4606      	mov	r6, r0
 8002168:	b9e8      	cbnz	r0, 80021a6 <LPS22HB_Initialize+0x6e>
	if (pObj->IO.BusType == LPS22HB_I2C_BUS) { /* I2C */
 800216a:	68ab      	ldr	r3, [r5, #8]
 800216c:	b94b      	cbnz	r3, 8002182 <LPS22HB_Initialize+0x4a>
		if (lps22hb_auto_add_inc_set(&(pObj->Ctx), PROPERTY_DISABLE) != LPS22HB_OK) {
 800216e:	2100      	movs	r1, #0
 8002170:	4620      	mov	r0, r4
 8002172:	f000 fa6f 	bl	8002654 <lps22hb_auto_add_inc_set>
 8002176:	b9c8      	cbnz	r0, 80021ac <LPS22HB_Initialize+0x74>
	pObj->last_odr = LPS22HB_ODR_25_Hz;
 8002178:	2303      	movs	r3, #3
 800217a:	f885 302b 	strb.w	r3, [r5, #43]	; 0x2b
}
 800217e:	4630      	mov	r0, r6
 8002180:	bd70      	pop	{r4, r5, r6, pc}
		if (lps22hb_auto_add_inc_set(&(pObj->Ctx), PROPERTY_ENABLE) != LPS22HB_OK) {
 8002182:	2101      	movs	r1, #1
 8002184:	4620      	mov	r0, r4
 8002186:	f000 fa65 	bl	8002654 <lps22hb_auto_add_inc_set>
 800218a:	2800      	cmp	r0, #0
 800218c:	d0f4      	beq.n	8002178 <LPS22HB_Initialize+0x40>
			return LPS22HB_ERROR;
 800218e:	f04f 36ff 	mov.w	r6, #4294967295
 8002192:	e7f4      	b.n	800217e <LPS22HB_Initialize+0x46>
		return LPS22HB_ERROR;
 8002194:	f04f 36ff 	mov.w	r6, #4294967295
 8002198:	e7f1      	b.n	800217e <LPS22HB_Initialize+0x46>
		return LPS22HB_ERROR;
 800219a:	f04f 36ff 	mov.w	r6, #4294967295
 800219e:	e7ee      	b.n	800217e <LPS22HB_Initialize+0x46>
		return LPS22HB_ERROR;
 80021a0:	f04f 36ff 	mov.w	r6, #4294967295
 80021a4:	e7eb      	b.n	800217e <LPS22HB_Initialize+0x46>
		return LPS22HB_ERROR;
 80021a6:	f04f 36ff 	mov.w	r6, #4294967295
 80021aa:	e7e8      	b.n	800217e <LPS22HB_Initialize+0x46>
			return LPS22HB_ERROR;
 80021ac:	f04f 36ff 	mov.w	r6, #4294967295
 80021b0:	e7e5      	b.n	800217e <LPS22HB_Initialize+0x46>

080021b2 <LPS22HB_Init>:
{
 80021b2:	b510      	push	{r4, lr}
 80021b4:	4604      	mov	r4, r0
	if (pObj->is_initialized == 0U) {
 80021b6:	f890 3028 	ldrb.w	r3, [r0, #40]	; 0x28
 80021ba:	b123      	cbz	r3, 80021c6 <LPS22HB_Init+0x14>
	pObj->is_initialized = 1U;
 80021bc:	2301      	movs	r3, #1
 80021be:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
	return LPS22HB_OK;
 80021c2:	2000      	movs	r0, #0
 80021c4:	bd10      	pop	{r4, pc}
		if (LPS22HB_Initialize(pObj) != LPS22HB_OK) {
 80021c6:	f7ff ffb7 	bl	8002138 <LPS22HB_Initialize>
 80021ca:	2800      	cmp	r0, #0
 80021cc:	d0f6      	beq.n	80021bc <LPS22HB_Init+0xa>
			return LPS22HB_ERROR;
 80021ce:	f04f 30ff 	mov.w	r0, #4294967295
}
 80021d2:	bd10      	pop	{r4, pc}

080021d4 <LPS22HB_ReadID>:
{
 80021d4:	b508      	push	{r3, lr}
	if (lps22hb_device_id_get(&(pObj->Ctx), Id) != LPS22HB_OK) {
 80021d6:	301c      	adds	r0, #28
 80021d8:	f000 fa19 	bl	800260e <lps22hb_device_id_get>
 80021dc:	4603      	mov	r3, r0
 80021de:	b908      	cbnz	r0, 80021e4 <LPS22HB_ReadID+0x10>
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	bd08      	pop	{r3, pc}
		return LPS22HB_ERROR;
 80021e4:	f04f 33ff 	mov.w	r3, #4294967295
 80021e8:	e7fa      	b.n	80021e0 <LPS22HB_ReadID+0xc>

080021ea <LPS22HB_PRESS_Disable>:
{
 80021ea:	b538      	push	{r3, r4, r5, lr}
	if (pObj->press_is_enabled == 0U) {
 80021ec:	f890 3029 	ldrb.w	r3, [r0, #41]	; 0x29
 80021f0:	b1c3      	cbz	r3, 8002224 <LPS22HB_PRESS_Disable+0x3a>
 80021f2:	4604      	mov	r4, r0
	if (pObj->temp_is_enabled == 0U) {
 80021f4:	f890 302a 	ldrb.w	r3, [r0, #42]	; 0x2a
 80021f8:	b11b      	cbz	r3, 8002202 <LPS22HB_PRESS_Disable+0x18>
	pObj->press_is_enabled = 0;
 80021fa:	2000      	movs	r0, #0
 80021fc:	f884 0029 	strb.w	r0, [r4, #41]	; 0x29
	return LPS22HB_OK;
 8002200:	bd38      	pop	{r3, r4, r5, pc}
		if (lps22hb_data_rate_get(&(pObj->Ctx), &pObj->last_odr) != LPS22HB_OK) {
 8002202:	f100 051c 	add.w	r5, r0, #28
 8002206:	f100 012b 	add.w	r1, r0, #43	; 0x2b
 800220a:	4628      	mov	r0, r5
 800220c:	f000 f9c8 	bl	80025a0 <lps22hb_data_rate_get>
 8002210:	b950      	cbnz	r0, 8002228 <LPS22HB_PRESS_Disable+0x3e>
		if (lps22hb_data_rate_set(&(pObj->Ctx), LPS22HB_POWER_DOWN) != LPS22HB_OK) {
 8002212:	2100      	movs	r1, #0
 8002214:	4628      	mov	r0, r5
 8002216:	f000 f9a7 	bl	8002568 <lps22hb_data_rate_set>
 800221a:	2800      	cmp	r0, #0
 800221c:	d0ed      	beq.n	80021fa <LPS22HB_PRESS_Disable+0x10>
			return LPS22HB_ERROR;
 800221e:	f04f 30ff 	mov.w	r0, #4294967295
}
 8002222:	bd38      	pop	{r3, r4, r5, pc}
		return LPS22HB_OK;
 8002224:	2000      	movs	r0, #0
 8002226:	bd38      	pop	{r3, r4, r5, pc}
			return LPS22HB_ERROR;
 8002228:	f04f 30ff 	mov.w	r0, #4294967295
 800222c:	bd38      	pop	{r3, r4, r5, pc}
	...

08002230 <LPS22HB_GetOutputDataRate>:
{
 8002230:	b510      	push	{r4, lr}
 8002232:	b082      	sub	sp, #8
 8002234:	460c      	mov	r4, r1
	if (lps22hb_data_rate_get(&(pObj->Ctx), &odr_low_level) != LPS22HB_OK) {
 8002236:	f10d 0107 	add.w	r1, sp, #7
 800223a:	301c      	adds	r0, #28
 800223c:	f000 f9b0 	bl	80025a0 <lps22hb_data_rate_get>
 8002240:	b9f0      	cbnz	r0, 8002280 <LPS22HB_GetOutputDataRate+0x50>
 8002242:	4602      	mov	r2, r0
	switch (odr_low_level) {
 8002244:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002248:	2b05      	cmp	r3, #5
 800224a:	d81c      	bhi.n	8002286 <LPS22HB_GetOutputDataRate+0x56>
 800224c:	e8df f003 	tbb	[pc, r3]
 8002250:	0f0c0803 	.word	0x0f0c0803
 8002254:	1512      	.short	0x1512
		*Odr = 0.0f;
 8002256:	2300      	movs	r3, #0
 8002258:	6023      	str	r3, [r4, #0]
}
 800225a:	4610      	mov	r0, r2
 800225c:	b002      	add	sp, #8
 800225e:	bd10      	pop	{r4, pc}
		*Odr = 1.0f;
 8002260:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002264:	6023      	str	r3, [r4, #0]
		break;
 8002266:	e7f8      	b.n	800225a <LPS22HB_GetOutputDataRate+0x2a>
		*Odr = 10.0f;
 8002268:	4b08      	ldr	r3, [pc, #32]	; (800228c <LPS22HB_GetOutputDataRate+0x5c>)
 800226a:	6023      	str	r3, [r4, #0]
		break;
 800226c:	e7f5      	b.n	800225a <LPS22HB_GetOutputDataRate+0x2a>
		*Odr = 25.0f;
 800226e:	4b08      	ldr	r3, [pc, #32]	; (8002290 <LPS22HB_GetOutputDataRate+0x60>)
 8002270:	6023      	str	r3, [r4, #0]
		break;
 8002272:	e7f2      	b.n	800225a <LPS22HB_GetOutputDataRate+0x2a>
		*Odr = 50.0f;
 8002274:	4b07      	ldr	r3, [pc, #28]	; (8002294 <LPS22HB_GetOutputDataRate+0x64>)
 8002276:	6023      	str	r3, [r4, #0]
		break;
 8002278:	e7ef      	b.n	800225a <LPS22HB_GetOutputDataRate+0x2a>
		*Odr = 75.0f;
 800227a:	4b07      	ldr	r3, [pc, #28]	; (8002298 <LPS22HB_GetOutputDataRate+0x68>)
 800227c:	6023      	str	r3, [r4, #0]
		break;
 800227e:	e7ec      	b.n	800225a <LPS22HB_GetOutputDataRate+0x2a>
		return LPS22HB_ERROR;
 8002280:	f04f 32ff 	mov.w	r2, #4294967295
 8002284:	e7e9      	b.n	800225a <LPS22HB_GetOutputDataRate+0x2a>
		ret = LPS22HB_ERROR;
 8002286:	f04f 32ff 	mov.w	r2, #4294967295
 800228a:	e7e6      	b.n	800225a <LPS22HB_GetOutputDataRate+0x2a>
 800228c:	41200000 	.word	0x41200000
 8002290:	41c80000 	.word	0x41c80000
 8002294:	42480000 	.word	0x42480000
 8002298:	42960000 	.word	0x42960000

0800229c <LPS22HB_PRESS_GetOutputDataRate>:
{
 800229c:	b508      	push	{r3, lr}
	return LPS22HB_GetOutputDataRate(pObj, Odr);
 800229e:	f7ff ffc7 	bl	8002230 <LPS22HB_GetOutputDataRate>
}
 80022a2:	bd08      	pop	{r3, pc}

080022a4 <LPS22HB_TEMP_GetOutputDataRate>:
{
 80022a4:	b508      	push	{r3, lr}
	return LPS22HB_GetOutputDataRate(pObj, Odr);
 80022a6:	f7ff ffc3 	bl	8002230 <LPS22HB_GetOutputDataRate>
}
 80022aa:	bd08      	pop	{r3, pc}

080022ac <LPS22HB_SetOutputDataRate_When_Enabled>:
{
 80022ac:	b538      	push	{r3, r4, r5, lr}
 80022ae:	4605      	mov	r5, r0
		  : (Odr <= 10.0f) ? LPS22HB_ODR_10_Hz
 80022b0:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80022b4:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80022b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022bc:	d916      	bls.n	80022ec <LPS22HB_SetOutputDataRate_When_Enabled+0x40>
 80022be:	eef2 7a04 	vmov.f32	s15, #36	; 0x41200000  10.0
 80022c2:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80022c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022ca:	d911      	bls.n	80022f0 <LPS22HB_SetOutputDataRate_When_Enabled+0x44>
 80022cc:	eef3 7a09 	vmov.f32	s15, #57	; 0x41c80000  25.0
 80022d0:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80022d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022d8:	d91a      	bls.n	8002310 <LPS22HB_SetOutputDataRate_When_Enabled+0x64>
 80022da:	eddf 7a12 	vldr	s15, [pc, #72]	; 8002324 <LPS22HB_SetOutputDataRate_When_Enabled+0x78>
 80022de:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80022e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022e6:	d815      	bhi.n	8002314 <LPS22HB_SetOutputDataRate_When_Enabled+0x68>
 80022e8:	2104      	movs	r1, #4
 80022ea:	e002      	b.n	80022f2 <LPS22HB_SetOutputDataRate_When_Enabled+0x46>
 80022ec:	2101      	movs	r1, #1
 80022ee:	e000      	b.n	80022f2 <LPS22HB_SetOutputDataRate_When_Enabled+0x46>
 80022f0:	2102      	movs	r1, #2
	if (lps22hb_data_rate_set(&(pObj->Ctx), new_odr) != LPS22HB_OK) {
 80022f2:	f105 041c 	add.w	r4, r5, #28
 80022f6:	4620      	mov	r0, r4
 80022f8:	f000 f936 	bl	8002568 <lps22hb_data_rate_set>
 80022fc:	b978      	cbnz	r0, 800231e <LPS22HB_SetOutputDataRate_When_Enabled+0x72>
	if (lps22hb_data_rate_get(&(pObj->Ctx), &pObj->last_odr) != LPS22HB_OK) {
 80022fe:	f105 012b 	add.w	r1, r5, #43	; 0x2b
 8002302:	4620      	mov	r0, r4
 8002304:	f000 f94c 	bl	80025a0 <lps22hb_data_rate_get>
 8002308:	4603      	mov	r3, r0
 800230a:	b928      	cbnz	r0, 8002318 <LPS22HB_SetOutputDataRate_When_Enabled+0x6c>
}
 800230c:	4618      	mov	r0, r3
 800230e:	bd38      	pop	{r3, r4, r5, pc}
		  : (Odr <= 10.0f) ? LPS22HB_ODR_10_Hz
 8002310:	2103      	movs	r1, #3
 8002312:	e7ee      	b.n	80022f2 <LPS22HB_SetOutputDataRate_When_Enabled+0x46>
 8002314:	2105      	movs	r1, #5
 8002316:	e7ec      	b.n	80022f2 <LPS22HB_SetOutputDataRate_When_Enabled+0x46>
		return LPS22HB_ERROR;
 8002318:	f04f 33ff 	mov.w	r3, #4294967295
 800231c:	e7f6      	b.n	800230c <LPS22HB_SetOutputDataRate_When_Enabled+0x60>
		return LPS22HB_ERROR;
 800231e:	f04f 33ff 	mov.w	r3, #4294967295
 8002322:	e7f3      	b.n	800230c <LPS22HB_SetOutputDataRate_When_Enabled+0x60>
 8002324:	42480000 	.word	0x42480000

08002328 <LPS22HB_PRESS_SetOutputDataRate>:
{
 8002328:	b508      	push	{r3, lr}
	if (pObj->press_is_enabled == 1U) {
 800232a:	f890 3029 	ldrb.w	r3, [r0, #41]	; 0x29
 800232e:	2b01      	cmp	r3, #1
 8002330:	d002      	beq.n	8002338 <LPS22HB_PRESS_SetOutputDataRate+0x10>
		return LPS22HB_SetOutputDataRate_When_Disabled(pObj, Odr);
 8002332:	f7ff fe5d 	bl	8001ff0 <LPS22HB_SetOutputDataRate_When_Disabled>
}
 8002336:	bd08      	pop	{r3, pc}
		return LPS22HB_SetOutputDataRate_When_Enabled(pObj, Odr);
 8002338:	f7ff ffb8 	bl	80022ac <LPS22HB_SetOutputDataRate_When_Enabled>
 800233c:	bd08      	pop	{r3, pc}

0800233e <LPS22HB_TEMP_SetOutputDataRate>:
{
 800233e:	b508      	push	{r3, lr}
	if (pObj->temp_is_enabled == 1U) {
 8002340:	f890 302a 	ldrb.w	r3, [r0, #42]	; 0x2a
 8002344:	2b01      	cmp	r3, #1
 8002346:	d002      	beq.n	800234e <LPS22HB_TEMP_SetOutputDataRate+0x10>
		return LPS22HB_SetOutputDataRate_When_Disabled(pObj, Odr);
 8002348:	f7ff fe52 	bl	8001ff0 <LPS22HB_SetOutputDataRate_When_Disabled>
}
 800234c:	bd08      	pop	{r3, pc}
		return LPS22HB_SetOutputDataRate_When_Enabled(pObj, Odr);
 800234e:	f7ff ffad 	bl	80022ac <LPS22HB_SetOutputDataRate_When_Enabled>
 8002352:	bd08      	pop	{r3, pc}

08002354 <LPS22HB_TEMP_Disable>:
{
 8002354:	b538      	push	{r3, r4, r5, lr}
	if (pObj->temp_is_enabled == 0U) {
 8002356:	f890 302a 	ldrb.w	r3, [r0, #42]	; 0x2a
 800235a:	b1c3      	cbz	r3, 800238e <LPS22HB_TEMP_Disable+0x3a>
 800235c:	4604      	mov	r4, r0
	if (pObj->press_is_enabled == 0U) {
 800235e:	f890 3029 	ldrb.w	r3, [r0, #41]	; 0x29
 8002362:	b11b      	cbz	r3, 800236c <LPS22HB_TEMP_Disable+0x18>
	pObj->temp_is_enabled = 0;
 8002364:	2000      	movs	r0, #0
 8002366:	f884 002a 	strb.w	r0, [r4, #42]	; 0x2a
	return LPS22HB_OK;
 800236a:	bd38      	pop	{r3, r4, r5, pc}
		if (lps22hb_data_rate_get(&(pObj->Ctx), &pObj->last_odr) != LPS22HB_OK) {
 800236c:	f100 051c 	add.w	r5, r0, #28
 8002370:	f100 012b 	add.w	r1, r0, #43	; 0x2b
 8002374:	4628      	mov	r0, r5
 8002376:	f000 f913 	bl	80025a0 <lps22hb_data_rate_get>
 800237a:	b950      	cbnz	r0, 8002392 <LPS22HB_TEMP_Disable+0x3e>
		if (lps22hb_data_rate_set(&(pObj->Ctx), LPS22HB_POWER_DOWN) != LPS22HB_OK) {
 800237c:	2100      	movs	r1, #0
 800237e:	4628      	mov	r0, r5
 8002380:	f000 f8f2 	bl	8002568 <lps22hb_data_rate_set>
 8002384:	2800      	cmp	r0, #0
 8002386:	d0ed      	beq.n	8002364 <LPS22HB_TEMP_Disable+0x10>
			return LPS22HB_ERROR;
 8002388:	f04f 30ff 	mov.w	r0, #4294967295
}
 800238c:	bd38      	pop	{r3, r4, r5, pc}
		return LPS22HB_OK;
 800238e:	2000      	movs	r0, #0
 8002390:	bd38      	pop	{r3, r4, r5, pc}
			return LPS22HB_ERROR;
 8002392:	f04f 30ff 	mov.w	r0, #4294967295
 8002396:	bd38      	pop	{r3, r4, r5, pc}

08002398 <LPS22HB_DeInit>:
{
 8002398:	b510      	push	{r4, lr}
 800239a:	4604      	mov	r4, r0
	if (pObj->is_initialized == 1U) {
 800239c:	f890 3028 	ldrb.w	r3, [r0, #40]	; 0x28
 80023a0:	2b01      	cmp	r3, #1
 80023a2:	d003      	beq.n	80023ac <LPS22HB_DeInit+0x14>
	pObj->is_initialized = 0;
 80023a4:	2000      	movs	r0, #0
 80023a6:	f884 0028 	strb.w	r0, [r4, #40]	; 0x28
	return LPS22HB_OK;
 80023aa:	bd10      	pop	{r4, pc}
		if (LPS22HB_PRESS_Disable(pObj) != LPS22HB_OK) {
 80023ac:	f7ff ff1d 	bl	80021ea <LPS22HB_PRESS_Disable>
 80023b0:	b938      	cbnz	r0, 80023c2 <LPS22HB_DeInit+0x2a>
		if (LPS22HB_TEMP_Disable(pObj) != LPS22HB_OK) {
 80023b2:	4620      	mov	r0, r4
 80023b4:	f7ff ffce 	bl	8002354 <LPS22HB_TEMP_Disable>
 80023b8:	2800      	cmp	r0, #0
 80023ba:	d0f3      	beq.n	80023a4 <LPS22HB_DeInit+0xc>
			return LPS22HB_ERROR;
 80023bc:	f04f 30ff 	mov.w	r0, #4294967295
}
 80023c0:	bd10      	pop	{r4, pc}
			return LPS22HB_ERROR;
 80023c2:	f04f 30ff 	mov.w	r0, #4294967295
 80023c6:	bd10      	pop	{r4, pc}

080023c8 <LPS22HB_PRESS_GetPressure>:
{
 80023c8:	b510      	push	{r4, lr}
 80023ca:	b082      	sub	sp, #8
 80023cc:	460c      	mov	r4, r1
	(void)memset(data_raw_pressure.u8bit, 0x00, sizeof(int32_t));
 80023ce:	2300      	movs	r3, #0
 80023d0:	9301      	str	r3, [sp, #4]
	if (lps22hb_pressure_raw_get(&(pObj->Ctx), data_raw_pressure.u8bit) != LPS22HB_OK) {
 80023d2:	a901      	add	r1, sp, #4
 80023d4:	301c      	adds	r0, #28
 80023d6:	f000 f90c 	bl	80025f2 <lps22hb_pressure_raw_get>
 80023da:	b968      	cbnz	r0, 80023f8 <LPS22HB_PRESS_GetPressure+0x30>
 80023dc:	4603      	mov	r3, r0
	*Value = LPS22HB_FROM_LSB_TO_hPa((float)(data_raw_pressure.i32bit));
 80023de:	eddd 7a01 	vldr	s15, [sp, #4]
 80023e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023e6:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8002400 <LPS22HB_PRESS_GetPressure+0x38>
 80023ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023ee:	edc4 7a00 	vstr	s15, [r4]
}
 80023f2:	4618      	mov	r0, r3
 80023f4:	b002      	add	sp, #8
 80023f6:	bd10      	pop	{r4, pc}
		return LPS22HB_ERROR;
 80023f8:	f04f 33ff 	mov.w	r3, #4294967295
 80023fc:	e7f9      	b.n	80023f2 <LPS22HB_PRESS_GetPressure+0x2a>
 80023fe:	bf00      	nop
 8002400:	39800000 	.word	0x39800000

08002404 <LPS22HB_TEMP_GetTemperature>:
{
 8002404:	b510      	push	{r4, lr}
 8002406:	b082      	sub	sp, #8
 8002408:	460c      	mov	r4, r1
	(void)memset(data_raw_temperature.u8bit, 0x00, sizeof(int16_t));
 800240a:	2300      	movs	r3, #0
 800240c:	f8ad 3004 	strh.w	r3, [sp, #4]
	if (lps22hb_temperature_raw_get(&(pObj->Ctx), data_raw_temperature.u8bit) != LPS22HB_OK) {
 8002410:	a901      	add	r1, sp, #4
 8002412:	301c      	adds	r0, #28
 8002414:	f000 f8f4 	bl	8002600 <lps22hb_temperature_raw_get>
 8002418:	b978      	cbnz	r0, 800243a <LPS22HB_TEMP_GetTemperature+0x36>
 800241a:	4603      	mov	r3, r0
	*Value = LPS22HB_FROM_LSB_TO_degC((float)(data_raw_temperature.i16bit));
 800241c:	f9bd 2004 	ldrsh.w	r2, [sp, #4]
 8002420:	ee07 2a90 	vmov	s15, r2
 8002424:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002428:	eddf 6a05 	vldr	s13, [pc, #20]	; 8002440 <LPS22HB_TEMP_GetTemperature+0x3c>
 800242c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002430:	ed84 7a00 	vstr	s14, [r4]
}
 8002434:	4618      	mov	r0, r3
 8002436:	b002      	add	sp, #8
 8002438:	bd10      	pop	{r4, pc}
		return LPS22HB_ERROR;
 800243a:	f04f 33ff 	mov.w	r3, #4294967295
 800243e:	e7f9      	b.n	8002434 <LPS22HB_TEMP_GetTemperature+0x30>
 8002440:	42c80000 	.word	0x42c80000

08002444 <LPS22HB_Write_Reg>:
{
 8002444:	b510      	push	{r4, lr}
 8002446:	b082      	sub	sp, #8
 8002448:	ac02      	add	r4, sp, #8
 800244a:	f804 2d01 	strb.w	r2, [r4, #-1]!
	if (lps22hb_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LPS22HB_OK) {
 800244e:	2301      	movs	r3, #1
 8002450:	4622      	mov	r2, r4
 8002452:	301c      	adds	r0, #28
 8002454:	f000 f84b 	bl	80024ee <lps22hb_write_reg>
 8002458:	4603      	mov	r3, r0
 800245a:	b910      	cbnz	r0, 8002462 <LPS22HB_Write_Reg+0x1e>
}
 800245c:	4618      	mov	r0, r3
 800245e:	b002      	add	sp, #8
 8002460:	bd10      	pop	{r4, pc}
		return LPS22HB_ERROR;
 8002462:	f04f 33ff 	mov.w	r3, #4294967295
 8002466:	e7f9      	b.n	800245c <LPS22HB_Write_Reg+0x18>

08002468 <LPS22HB_RegisterBusIO>:
	if (pObj == NULL) {
 8002468:	2800      	cmp	r0, #0
 800246a:	d02c      	beq.n	80024c6 <LPS22HB_RegisterBusIO+0x5e>
{
 800246c:	b510      	push	{r4, lr}
 800246e:	4604      	mov	r4, r0
		pObj->IO.Init = pIO->Init;
 8002470:	680a      	ldr	r2, [r1, #0]
 8002472:	6002      	str	r2, [r0, #0]
		pObj->IO.DeInit = pIO->DeInit;
 8002474:	6848      	ldr	r0, [r1, #4]
 8002476:	6060      	str	r0, [r4, #4]
		pObj->IO.BusType = pIO->BusType;
 8002478:	6888      	ldr	r0, [r1, #8]
 800247a:	60a0      	str	r0, [r4, #8]
		pObj->IO.Address = pIO->Address;
 800247c:	7b08      	ldrb	r0, [r1, #12]
 800247e:	7320      	strb	r0, [r4, #12]
		pObj->IO.WriteReg = pIO->WriteReg;
 8002480:	6908      	ldr	r0, [r1, #16]
 8002482:	6120      	str	r0, [r4, #16]
		pObj->IO.ReadReg = pIO->ReadReg;
 8002484:	6948      	ldr	r0, [r1, #20]
 8002486:	6160      	str	r0, [r4, #20]
		pObj->IO.GetTick = pIO->GetTick;
 8002488:	6989      	ldr	r1, [r1, #24]
 800248a:	61a1      	str	r1, [r4, #24]
		pObj->Ctx.read_reg = ReadRegWrap;
 800248c:	4913      	ldr	r1, [pc, #76]	; (80024dc <LPS22HB_RegisterBusIO+0x74>)
 800248e:	6221      	str	r1, [r4, #32]
		pObj->Ctx.write_reg = WriteRegWrap;
 8002490:	4913      	ldr	r1, [pc, #76]	; (80024e0 <LPS22HB_RegisterBusIO+0x78>)
 8002492:	61e1      	str	r1, [r4, #28]
		pObj->Ctx.handle = pObj;
 8002494:	6264      	str	r4, [r4, #36]	; 0x24
		if (pObj->IO.Init == NULL) {
 8002496:	b1d2      	cbz	r2, 80024ce <LPS22HB_RegisterBusIO+0x66>
		}else if (pObj->IO.Init() != LPS22HB_OK) {
 8002498:	4790      	blx	r2
 800249a:	4603      	mov	r3, r0
 800249c:	b9d0      	cbnz	r0, 80024d4 <LPS22HB_RegisterBusIO+0x6c>
			if (pObj->IO.BusType == LPS22HB_SPI_3WIRES_BUS) { /* SPI 3-Wires */
 800249e:	68a2      	ldr	r2, [r4, #8]
 80024a0:	2a02      	cmp	r2, #2
 80024a2:	d001      	beq.n	80024a8 <LPS22HB_RegisterBusIO+0x40>
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	bd10      	pop	{r4, pc}
				if (pObj->is_initialized == 0U) {
 80024a8:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 80024ac:	2a00      	cmp	r2, #0
 80024ae:	d1f9      	bne.n	80024a4 <LPS22HB_RegisterBusIO+0x3c>
					if (LPS22HB_Write_Reg(pObj, LPS22HB_CTRL_REG1, data) != LPS22HB_OK) {
 80024b0:	2201      	movs	r2, #1
 80024b2:	2110      	movs	r1, #16
 80024b4:	4620      	mov	r0, r4
 80024b6:	f7ff ffc5 	bl	8002444 <LPS22HB_Write_Reg>
 80024ba:	4603      	mov	r3, r0
 80024bc:	2800      	cmp	r0, #0
 80024be:	d0f1      	beq.n	80024a4 <LPS22HB_RegisterBusIO+0x3c>
						ret = LPS22HB_ERROR;
 80024c0:	f04f 33ff 	mov.w	r3, #4294967295
	return ret;
 80024c4:	e7ee      	b.n	80024a4 <LPS22HB_RegisterBusIO+0x3c>
		ret = LPS22HB_ERROR;
 80024c6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	4770      	bx	lr
			ret = LPS22HB_ERROR;
 80024ce:	f04f 33ff 	mov.w	r3, #4294967295
 80024d2:	e7e7      	b.n	80024a4 <LPS22HB_RegisterBusIO+0x3c>
			ret = LPS22HB_ERROR;
 80024d4:	f04f 33ff 	mov.w	r3, #4294967295
 80024d8:	e7e4      	b.n	80024a4 <LPS22HB_RegisterBusIO+0x3c>
 80024da:	bf00      	nop
 80024dc:	08002049 	.word	0x08002049
 80024e0:	08002093 	.word	0x08002093

080024e4 <lps22hb_read_reg>:
 * @param  uint16_t len: number of consecutive register to read
 *
 */
int32_t lps22hb_read_reg(lps22hb_ctx_t *ctx, uint8_t reg, uint8_t *data,
			 uint16_t len)
{
 80024e4:	b510      	push	{r4, lr}
	int32_t ret;
	ret = ctx->read_reg(ctx->handle, reg, data, len);
 80024e6:	6844      	ldr	r4, [r0, #4]
 80024e8:	6880      	ldr	r0, [r0, #8]
 80024ea:	47a0      	blx	r4
	return ret;
}
 80024ec:	bd10      	pop	{r4, pc}

080024ee <lps22hb_write_reg>:
 * @param  uint16_t len: number of consecutive register to write
 *
 */
int32_t lps22hb_write_reg(lps22hb_ctx_t *ctx, uint8_t reg, uint8_t *data,
			  uint16_t len)
{
 80024ee:	b510      	push	{r4, lr}
	int32_t ret;
	ret = ctx->write_reg(ctx->handle, reg, data, len);
 80024f0:	6804      	ldr	r4, [r0, #0]
 80024f2:	6880      	ldr	r0, [r0, #8]
 80024f4:	47a0      	blx	r4
	return ret;
}
 80024f6:	bd10      	pop	{r4, pc}

080024f8 <lps22hb_block_data_update_set>:
 * @param  lps22hb_ctx_t *ctx: read / write interface definitions
 * @param  uint8_t val: change the values of bdu in reg CTRL_REG1
 *
 */
int32_t lps22hb_block_data_update_set(lps22hb_ctx_t *ctx, uint8_t val)
{
 80024f8:	b530      	push	{r4, r5, lr}
 80024fa:	b083      	sub	sp, #12
 80024fc:	4604      	mov	r4, r0
 80024fe:	460d      	mov	r5, r1
	lps22hb_reg_t reg;
	int32_t ret;

	ret = lps22hb_read_reg(ctx, LPS22HB_CTRL_REG1, &(reg.byte), 1);
 8002500:	2301      	movs	r3, #1
 8002502:	aa01      	add	r2, sp, #4
 8002504:	2110      	movs	r1, #16
 8002506:	f7ff ffed 	bl	80024e4 <lps22hb_read_reg>
	if (ret == 0) {
 800250a:	4603      	mov	r3, r0
 800250c:	b110      	cbz	r0, 8002514 <lps22hb_block_data_update_set+0x1c>
		reg.ctrl_reg1.bdu = val;
		ret = lps22hb_write_reg(ctx, LPS22HB_CTRL_REG1, &(reg.byte), 1);
	}
	return ret;
}
 800250e:	4618      	mov	r0, r3
 8002510:	b003      	add	sp, #12
 8002512:	bd30      	pop	{r4, r5, pc}
		reg.ctrl_reg1.bdu = val;
 8002514:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8002518:	f365 0341 	bfi	r3, r5, #1, #1
 800251c:	aa02      	add	r2, sp, #8
 800251e:	f802 3d04 	strb.w	r3, [r2, #-4]!
		ret = lps22hb_write_reg(ctx, LPS22HB_CTRL_REG1, &(reg.byte), 1);
 8002522:	2301      	movs	r3, #1
 8002524:	2110      	movs	r1, #16
 8002526:	4620      	mov	r0, r4
 8002528:	f7ff ffe1 	bl	80024ee <lps22hb_write_reg>
 800252c:	4603      	mov	r3, r0
	return ret;
 800252e:	e7ee      	b.n	800250e <lps22hb_block_data_update_set+0x16>

08002530 <lps22hb_low_pass_filter_mode_set>:
 * @param  lps22hb_lpfp_t: change the values of lpfp in reg CTRL_REG1
 *
 */
int32_t lps22hb_low_pass_filter_mode_set(lps22hb_ctx_t *ctx,
					 lps22hb_lpfp_t val)
{
 8002530:	b530      	push	{r4, r5, lr}
 8002532:	b083      	sub	sp, #12
 8002534:	4604      	mov	r4, r0
 8002536:	460d      	mov	r5, r1
	lps22hb_reg_t reg;
	int32_t ret;

	ret = lps22hb_read_reg(ctx, LPS22HB_CTRL_REG1, &(reg.byte), 1);
 8002538:	2301      	movs	r3, #1
 800253a:	aa01      	add	r2, sp, #4
 800253c:	2110      	movs	r1, #16
 800253e:	f7ff ffd1 	bl	80024e4 <lps22hb_read_reg>
	if (ret == 0) {
 8002542:	4603      	mov	r3, r0
 8002544:	b110      	cbz	r0, 800254c <lps22hb_low_pass_filter_mode_set+0x1c>
		reg.ctrl_reg1.lpfp = (uint8_t)val;
		ret = lps22hb_write_reg(ctx, LPS22HB_CTRL_REG1, &(reg.byte), 1);
	}
	return ret;
}
 8002546:	4618      	mov	r0, r3
 8002548:	b003      	add	sp, #12
 800254a:	bd30      	pop	{r4, r5, pc}
		reg.ctrl_reg1.lpfp = (uint8_t)val;
 800254c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8002550:	f365 0383 	bfi	r3, r5, #2, #2
 8002554:	aa02      	add	r2, sp, #8
 8002556:	f802 3d04 	strb.w	r3, [r2, #-4]!
		ret = lps22hb_write_reg(ctx, LPS22HB_CTRL_REG1, &(reg.byte), 1);
 800255a:	2301      	movs	r3, #1
 800255c:	2110      	movs	r1, #16
 800255e:	4620      	mov	r0, r4
 8002560:	f7ff ffc5 	bl	80024ee <lps22hb_write_reg>
 8002564:	4603      	mov	r3, r0
	return ret;
 8002566:	e7ee      	b.n	8002546 <lps22hb_low_pass_filter_mode_set+0x16>

08002568 <lps22hb_data_rate_set>:
 * @param  lps22hb_ctx_t *ctx: read / write interface definitions
 * @param  lps22hb_odr_t: change the values of odr in reg CTRL_REG1
 *
 */
int32_t lps22hb_data_rate_set(lps22hb_ctx_t *ctx, lps22hb_odr_t val)
{
 8002568:	b530      	push	{r4, r5, lr}
 800256a:	b083      	sub	sp, #12
 800256c:	4604      	mov	r4, r0
 800256e:	460d      	mov	r5, r1
	lps22hb_reg_t reg;
	int32_t ret;

	ret = lps22hb_read_reg(ctx, LPS22HB_CTRL_REG1, &(reg.byte), 1);
 8002570:	2301      	movs	r3, #1
 8002572:	aa01      	add	r2, sp, #4
 8002574:	2110      	movs	r1, #16
 8002576:	f7ff ffb5 	bl	80024e4 <lps22hb_read_reg>
	if (ret == 0) {
 800257a:	4603      	mov	r3, r0
 800257c:	b110      	cbz	r0, 8002584 <lps22hb_data_rate_set+0x1c>
		reg.ctrl_reg1.odr = (uint8_t)val;
		ret = lps22hb_write_reg(ctx, LPS22HB_CTRL_REG1, &(reg.byte), 1);
	}
	return ret;
}
 800257e:	4618      	mov	r0, r3
 8002580:	b003      	add	sp, #12
 8002582:	bd30      	pop	{r4, r5, pc}
		reg.ctrl_reg1.odr = (uint8_t)val;
 8002584:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8002588:	f365 1306 	bfi	r3, r5, #4, #3
 800258c:	aa02      	add	r2, sp, #8
 800258e:	f802 3d04 	strb.w	r3, [r2, #-4]!
		ret = lps22hb_write_reg(ctx, LPS22HB_CTRL_REG1, &(reg.byte), 1);
 8002592:	2301      	movs	r3, #1
 8002594:	2110      	movs	r1, #16
 8002596:	4620      	mov	r0, r4
 8002598:	f7ff ffa9 	bl	80024ee <lps22hb_write_reg>
 800259c:	4603      	mov	r3, r0
	return ret;
 800259e:	e7ee      	b.n	800257e <lps22hb_data_rate_set+0x16>

080025a0 <lps22hb_data_rate_get>:
 * @param  lps22hb_ctx_t *ctx: read / write interface definitions
 * @param  lps22hb_odr_t: Get the values of odr in reg CTRL_REG1
 *
 */
int32_t lps22hb_data_rate_get(lps22hb_ctx_t *ctx, lps22hb_odr_t *val)
{
 80025a0:	b510      	push	{r4, lr}
 80025a2:	b082      	sub	sp, #8
 80025a4:	460c      	mov	r4, r1
	lps22hb_reg_t reg;
	int32_t ret;

	ret = lps22hb_read_reg(ctx, LPS22HB_CTRL_REG1, &(reg.byte), 1);
 80025a6:	2301      	movs	r3, #1
 80025a8:	aa01      	add	r2, sp, #4
 80025aa:	2110      	movs	r1, #16
 80025ac:	f7ff ff9a 	bl	80024e4 <lps22hb_read_reg>

	switch (reg.ctrl_reg1.odr) {
 80025b0:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80025b4:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80025b8:	2b05      	cmp	r3, #5
 80025ba:	d817      	bhi.n	80025ec <lps22hb_data_rate_get+0x4c>
 80025bc:	e8df f003 	tbb	[pc, r3]
 80025c0:	0d0a0703 	.word	0x0d0a0703
 80025c4:	1310      	.short	0x1310
	case LPS22HB_POWER_DOWN:
		*val = LPS22HB_POWER_DOWN;
 80025c6:	2300      	movs	r3, #0
 80025c8:	7023      	strb	r3, [r4, #0]
	default:
		*val = LPS22HB_ODR_ND;
		break;
	}
	return ret;
}
 80025ca:	b002      	add	sp, #8
 80025cc:	bd10      	pop	{r4, pc}
		*val = LPS22HB_ODR_1_Hz;
 80025ce:	2301      	movs	r3, #1
 80025d0:	7023      	strb	r3, [r4, #0]
		break;
 80025d2:	e7fa      	b.n	80025ca <lps22hb_data_rate_get+0x2a>
		*val = LPS22HB_ODR_10_Hz;
 80025d4:	2302      	movs	r3, #2
 80025d6:	7023      	strb	r3, [r4, #0]
		break;
 80025d8:	e7f7      	b.n	80025ca <lps22hb_data_rate_get+0x2a>
		*val = LPS22HB_ODR_25_Hz;
 80025da:	2303      	movs	r3, #3
 80025dc:	7023      	strb	r3, [r4, #0]
		break;
 80025de:	e7f4      	b.n	80025ca <lps22hb_data_rate_get+0x2a>
		*val = LPS22HB_ODR_50_Hz;
 80025e0:	2304      	movs	r3, #4
 80025e2:	7023      	strb	r3, [r4, #0]
		break;
 80025e4:	e7f1      	b.n	80025ca <lps22hb_data_rate_get+0x2a>
		*val = LPS22HB_ODR_75_Hz;
 80025e6:	2305      	movs	r3, #5
 80025e8:	7023      	strb	r3, [r4, #0]
		break;
 80025ea:	e7ee      	b.n	80025ca <lps22hb_data_rate_get+0x2a>
		*val = LPS22HB_ODR_ND;
 80025ec:	2306      	movs	r3, #6
 80025ee:	7023      	strb	r3, [r4, #0]
	return ret;
 80025f0:	e7eb      	b.n	80025ca <lps22hb_data_rate_get+0x2a>

080025f2 <lps22hb_pressure_raw_get>:
 * @param  lps22hb_ctx_t *ctx: read / write interface definitions
 * @param  uint8_t * : buffer that stores data read
 *
 */
int32_t lps22hb_pressure_raw_get(lps22hb_ctx_t *ctx, uint8_t *buff)
{
 80025f2:	b508      	push	{r3, lr}
	return lps22hb_read_reg(ctx, LPS22HB_PRESS_OUT_XL, buff, 3);
 80025f4:	2303      	movs	r3, #3
 80025f6:	460a      	mov	r2, r1
 80025f8:	2128      	movs	r1, #40	; 0x28
 80025fa:	f7ff ff73 	bl	80024e4 <lps22hb_read_reg>
}
 80025fe:	bd08      	pop	{r3, pc}

08002600 <lps22hb_temperature_raw_get>:
 * @param  lps22hb_ctx_t *ctx: read / write interface definitions
 * @param  uint8_t * : buffer that stores data read
 *
 */
int32_t lps22hb_temperature_raw_get(lps22hb_ctx_t *ctx, uint8_t *buff)
{
 8002600:	b508      	push	{r3, lr}
	return lps22hb_read_reg(ctx, LPS22HB_TEMP_OUT_L, (uint8_t *)buff, 2);
 8002602:	2302      	movs	r3, #2
 8002604:	460a      	mov	r2, r1
 8002606:	212b      	movs	r1, #43	; 0x2b
 8002608:	f7ff ff6c 	bl	80024e4 <lps22hb_read_reg>
}
 800260c:	bd08      	pop	{r3, pc}

0800260e <lps22hb_device_id_get>:
 * @param  lps22hb_ctx_t *ctx: read / write interface definitions
 * @param  uint8_t * : buffer that stores data read
 *
 */
int32_t lps22hb_device_id_get(lps22hb_ctx_t *ctx, uint8_t *buff)
{
 800260e:	b508      	push	{r3, lr}
	return lps22hb_read_reg(ctx, LPS22HB_WHO_AM_I, (uint8_t *)buff, 1);
 8002610:	2301      	movs	r3, #1
 8002612:	460a      	mov	r2, r1
 8002614:	210f      	movs	r1, #15
 8002616:	f7ff ff65 	bl	80024e4 <lps22hb_read_reg>
}
 800261a:	bd08      	pop	{r3, pc}

0800261c <lps22hb_low_power_set>:
 * @param  lps22hb_ctx_t *ctx: read / write interface definitions
 * @param  uint8_t val: change the values of lc_en in reg RES_CONF
 *
 */
int32_t lps22hb_low_power_set(lps22hb_ctx_t *ctx, uint8_t val)
{
 800261c:	b530      	push	{r4, r5, lr}
 800261e:	b083      	sub	sp, #12
 8002620:	4604      	mov	r4, r0
 8002622:	460d      	mov	r5, r1
	lps22hb_reg_t reg;
	int32_t ret;

	ret = lps22hb_read_reg(ctx, LPS22HB_RES_CONF, &(reg.byte), 1);
 8002624:	2301      	movs	r3, #1
 8002626:	aa01      	add	r2, sp, #4
 8002628:	211a      	movs	r1, #26
 800262a:	f7ff ff5b 	bl	80024e4 <lps22hb_read_reg>
	if (ret == 0) {
 800262e:	4603      	mov	r3, r0
 8002630:	b110      	cbz	r0, 8002638 <lps22hb_low_power_set+0x1c>
		reg.res_conf.lc_en = val;
		ret = lps22hb_write_reg(ctx, LPS22HB_RES_CONF, &(reg.byte), 1);
	}
	return ret;
}
 8002632:	4618      	mov	r0, r3
 8002634:	b003      	add	sp, #12
 8002636:	bd30      	pop	{r4, r5, pc}
		reg.res_conf.lc_en = val;
 8002638:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800263c:	f365 0300 	bfi	r3, r5, #0, #1
 8002640:	aa02      	add	r2, sp, #8
 8002642:	f802 3d04 	strb.w	r3, [r2, #-4]!
		ret = lps22hb_write_reg(ctx, LPS22HB_RES_CONF, &(reg.byte), 1);
 8002646:	2301      	movs	r3, #1
 8002648:	211a      	movs	r1, #26
 800264a:	4620      	mov	r0, r4
 800264c:	f7ff ff4f 	bl	80024ee <lps22hb_write_reg>
 8002650:	4603      	mov	r3, r0
	return ret;
 8002652:	e7ee      	b.n	8002632 <lps22hb_low_power_set+0x16>

08002654 <lps22hb_auto_add_inc_set>:
 * @param  lps22hb_ctx_t *ctx: read / write interface definitions
 * @param  uint8_t val: change the values of if_add_inc in reg CTRL_REG2
 *
 */
int32_t lps22hb_auto_add_inc_set(lps22hb_ctx_t *ctx, uint8_t val)
{
 8002654:	b530      	push	{r4, r5, lr}
 8002656:	b083      	sub	sp, #12
 8002658:	4604      	mov	r4, r0
 800265a:	460d      	mov	r5, r1
	lps22hb_reg_t reg;
	int32_t ret;

	ret = lps22hb_read_reg(ctx, LPS22HB_CTRL_REG2, &(reg.byte), 1);
 800265c:	2301      	movs	r3, #1
 800265e:	aa01      	add	r2, sp, #4
 8002660:	2111      	movs	r1, #17
 8002662:	f7ff ff3f 	bl	80024e4 <lps22hb_read_reg>
	if (ret == 0) {
 8002666:	4603      	mov	r3, r0
 8002668:	b110      	cbz	r0, 8002670 <lps22hb_auto_add_inc_set+0x1c>
		reg.ctrl_reg2.if_add_inc = val;
		ret = lps22hb_write_reg(ctx, LPS22HB_CTRL_REG2, &(reg.byte), 1);
	}
	return ret;
}
 800266a:	4618      	mov	r0, r3
 800266c:	b003      	add	sp, #12
 800266e:	bd30      	pop	{r4, r5, pc}
		reg.ctrl_reg2.if_add_inc = val;
 8002670:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8002674:	f365 1304 	bfi	r3, r5, #4, #1
 8002678:	aa02      	add	r2, sp, #8
 800267a:	f802 3d04 	strb.w	r3, [r2, #-4]!
		ret = lps22hb_write_reg(ctx, LPS22HB_CTRL_REG2, &(reg.byte), 1);
 800267e:	2301      	movs	r3, #1
 8002680:	2111      	movs	r1, #17
 8002682:	4620      	mov	r0, r4
 8002684:	f7ff ff33 	bl	80024ee <lps22hb_write_reg>
 8002688:	4603      	mov	r3, r0
	return ret;
 800268a:	e7ee      	b.n	800266a <lps22hb_auto_add_inc_set+0x16>

0800268c <LSM303AGR_ACC_GetCapabilities>:
int32_t LSM303AGR_ACC_GetCapabilities(LSM303AGR_ACC_Object_t *pObj, LSM303AGR_Capabilities_t *Capabilities)
{
	/* Prevent unused argument(s) compilation warning */
	(void)(pObj);

	Capabilities->Acc = 1;
 800268c:	2301      	movs	r3, #1
 800268e:	700b      	strb	r3, [r1, #0]
	Capabilities->Gyro = 0;
 8002690:	2000      	movs	r0, #0
 8002692:	7048      	strb	r0, [r1, #1]
	Capabilities->Magneto = 0;
 8002694:	7088      	strb	r0, [r1, #2]
	Capabilities->LowPower = 0;
 8002696:	70c8      	strb	r0, [r1, #3]
	Capabilities->GyroMaxFS = 0;
 8002698:	6048      	str	r0, [r1, #4]
	Capabilities->AccMaxFS = 16;
 800269a:	2310      	movs	r3, #16
 800269c:	608b      	str	r3, [r1, #8]
	Capabilities->MagMaxFS = 0;
 800269e:	60c8      	str	r0, [r1, #12]
	Capabilities->GyroMaxOdr = 0.0f;
 80026a0:	2300      	movs	r3, #0
 80026a2:	610b      	str	r3, [r1, #16]
	Capabilities->AccMaxOdr = 400.0f;
 80026a4:	4a01      	ldr	r2, [pc, #4]	; (80026ac <LSM303AGR_ACC_GetCapabilities+0x20>)
 80026a6:	614a      	str	r2, [r1, #20]
	Capabilities->MagMaxOdr = 0.0f;
 80026a8:	618b      	str	r3, [r1, #24]
	return LSM303AGR_OK;
}
 80026aa:	4770      	bx	lr
 80026ac:	43c80000 	.word	0x43c80000

080026b0 <LSM303AGR_MAG_GetCapabilities>:
int32_t LSM303AGR_MAG_GetCapabilities(LSM303AGR_MAG_Object_t *pObj, LSM303AGR_Capabilities_t *Capabilities)
{
	/* Prevent unused argument(s) compilation warning */
	(void)(pObj);

	Capabilities->Acc = 0;
 80026b0:	2000      	movs	r0, #0
 80026b2:	7008      	strb	r0, [r1, #0]
	Capabilities->Gyro = 0;
 80026b4:	7048      	strb	r0, [r1, #1]
	Capabilities->Magneto = 1;
 80026b6:	2301      	movs	r3, #1
 80026b8:	708b      	strb	r3, [r1, #2]
	Capabilities->LowPower = 0;
 80026ba:	70c8      	strb	r0, [r1, #3]
	Capabilities->GyroMaxFS = 0;
 80026bc:	6048      	str	r0, [r1, #4]
	Capabilities->AccMaxFS = 0;
 80026be:	6088      	str	r0, [r1, #8]
	Capabilities->MagMaxFS = 50;
 80026c0:	2332      	movs	r3, #50	; 0x32
 80026c2:	60cb      	str	r3, [r1, #12]
	Capabilities->GyroMaxOdr = 0.0f;
 80026c4:	2300      	movs	r3, #0
 80026c6:	610b      	str	r3, [r1, #16]
	Capabilities->AccMaxOdr = 0.0f;
 80026c8:	614b      	str	r3, [r1, #20]
	Capabilities->MagMaxOdr = 100.0f;
 80026ca:	4b01      	ldr	r3, [pc, #4]	; (80026d0 <LSM303AGR_MAG_GetCapabilities+0x20>)
 80026cc:	618b      	str	r3, [r1, #24]
	return LSM303AGR_OK;
}
 80026ce:	4770      	bx	lr
 80026d0:	42c80000 	.word	0x42c80000

080026d4 <LSM303AGR_MAG_GetSensitivity>:
 * @param  Sensitivity pointer
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_MAG_GetSensitivity(LSM303AGR_MAG_Object_t *pObj, float *Sensitivity)
{
	*Sensitivity = LSM303AGR_MAG_SENSITIVITY_FS_50GAUSS;
 80026d4:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80026d8:	600b      	str	r3, [r1, #0]

	return LSM303AGR_OK;
}
 80026da:	2000      	movs	r0, #0
 80026dc:	4770      	bx	lr

080026de <LSM303AGR_MAG_GetFullScale>:
 * @param  FullScale pointer where the full scale is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_MAG_GetFullScale(LSM303AGR_MAG_Object_t *pObj, int32_t *FullScale)
{
	*FullScale = 50;
 80026de:	2332      	movs	r3, #50	; 0x32
 80026e0:	600b      	str	r3, [r1, #0]

	return LSM303AGR_OK;
}
 80026e2:	2000      	movs	r0, #0
 80026e4:	4770      	bx	lr

080026e6 <LSM303AGR_MAG_SetFullScale>:
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_MAG_SetFullScale(LSM303AGR_MAG_Object_t *pObj, int32_t FullScale)
{
	return LSM303AGR_OK;
}
 80026e6:	2000      	movs	r0, #0
 80026e8:	4770      	bx	lr
	...

080026ec <LSM303AGR_ACC_SetOutputDataRate_When_Disabled>:
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM303AGR_ACC_SetOutputDataRate_When_Disabled(LSM303AGR_ACC_Object_t *pObj, float Odr)
{
	pObj->acc_odr = (Odr <= 1.0f) ? LSM303AGR_XL_ODR_1Hz
			: (Odr <= 10.0f) ? LSM303AGR_XL_ODR_10Hz
 80026ec:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80026f0:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80026f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026f8:	d926      	bls.n	8002748 <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x5c>
 80026fa:	eef2 7a04 	vmov.f32	s15, #36	; 0x41200000  10.0
 80026fe:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8002702:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002706:	d921      	bls.n	800274c <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x60>
 8002708:	eef3 7a09 	vmov.f32	s15, #57	; 0x41c80000  25.0
 800270c:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8002710:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002714:	d91f      	bls.n	8002756 <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x6a>
 8002716:	eddf 7a13 	vldr	s15, [pc, #76]	; 8002764 <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x78>
 800271a:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800271e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002722:	d91a      	bls.n	800275a <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x6e>
 8002724:	eddf 7a10 	vldr	s15, [pc, #64]	; 8002768 <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x7c>
 8002728:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800272c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002730:	d915      	bls.n	800275e <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x72>
 8002732:	eddf 7a0e 	vldr	s15, [pc, #56]	; 800276c <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x80>
 8002736:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800273a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800273e:	d901      	bls.n	8002744 <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x58>
 8002740:	2307      	movs	r3, #7
 8002742:	e004      	b.n	800274e <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x62>
 8002744:	2306      	movs	r3, #6
 8002746:	e002      	b.n	800274e <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x62>
 8002748:	2301      	movs	r3, #1
 800274a:	e000      	b.n	800274e <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x62>
 800274c:	2302      	movs	r3, #2
	pObj->acc_odr = (Odr <= 1.0f) ? LSM303AGR_XL_ODR_1Hz
 800274e:	f880 302a 	strb.w	r3, [r0, #42]	; 0x2a
			: (Odr <= 100.0f) ? LSM303AGR_XL_ODR_100Hz
			: (Odr <= 200.0f) ? LSM303AGR_XL_ODR_200Hz
			:                    LSM303AGR_XL_ODR_400Hz;

	return LSM303AGR_OK;
}
 8002752:	2000      	movs	r0, #0
 8002754:	4770      	bx	lr
			: (Odr <= 10.0f) ? LSM303AGR_XL_ODR_10Hz
 8002756:	2303      	movs	r3, #3
 8002758:	e7f9      	b.n	800274e <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x62>
 800275a:	2304      	movs	r3, #4
 800275c:	e7f7      	b.n	800274e <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x62>
 800275e:	2305      	movs	r3, #5
 8002760:	e7f5      	b.n	800274e <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x62>
 8002762:	bf00      	nop
 8002764:	42480000 	.word	0x42480000
 8002768:	42c80000 	.word	0x42c80000
 800276c:	43480000 	.word	0x43480000

08002770 <ReadAccRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t ReadAccRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8002770:	b510      	push	{r4, lr}
	LSM303AGR_ACC_Object_t *pObj = (LSM303AGR_ACC_Object_t *)Handle;

	if (pObj->IO.BusType == LSM303AGR_I2C_BUS) { /* I2C */
 8002772:	6884      	ldr	r4, [r0, #8]
 8002774:	b12c      	cbz	r4, 8002782 <ReadAccRegWrap+0x12>
		/* Enable Multi-byte read */
		return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
	}else { /* SPI 3-Wires */
		/* Enable Multi-byte read */
		return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 8002776:	6944      	ldr	r4, [r0, #20]
 8002778:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 800277c:	7b00      	ldrb	r0, [r0, #12]
 800277e:	47a0      	blx	r4
	}
}
 8002780:	bd10      	pop	{r4, pc}
		return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 8002782:	6944      	ldr	r4, [r0, #20]
 8002784:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 8002788:	7b00      	ldrb	r0, [r0, #12]
 800278a:	47a0      	blx	r4
 800278c:	bd10      	pop	{r4, pc}

0800278e <WriteAccRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t WriteAccRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 800278e:	b510      	push	{r4, lr}
	LSM303AGR_ACC_Object_t *pObj = (LSM303AGR_ACC_Object_t *)Handle;

	if (pObj->IO.BusType == LSM303AGR_I2C_BUS) { /* I2C */
 8002790:	6884      	ldr	r4, [r0, #8]
 8002792:	b12c      	cbz	r4, 80027a0 <WriteAccRegWrap+0x12>
		/* Enable Multi-byte write */
		return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
	}else { /* SPI 3-Wires */
		/* Enable Multi-byte write */
		return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 8002794:	6904      	ldr	r4, [r0, #16]
 8002796:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 800279a:	7b00      	ldrb	r0, [r0, #12]
 800279c:	47a0      	blx	r4
	}
}
 800279e:	bd10      	pop	{r4, pc}
		return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 80027a0:	6904      	ldr	r4, [r0, #16]
 80027a2:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 80027a6:	7b00      	ldrb	r0, [r0, #12]
 80027a8:	47a0      	blx	r4
 80027aa:	bd10      	pop	{r4, pc}

080027ac <ReadMagRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t ReadMagRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 80027ac:	b510      	push	{r4, lr}
	LSM303AGR_MAG_Object_t *pObj = (LSM303AGR_MAG_Object_t *)Handle;

	if (pObj->IO.BusType == LSM303AGR_I2C_BUS) { /* I2C */
 80027ae:	6884      	ldr	r4, [r0, #8]
 80027b0:	b12c      	cbz	r4, 80027be <ReadMagRegWrap+0x12>
		/* Enable Multi-byte read */
		return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
	}else { /* SPI 3-Wires */
		/* Enable Multi-byte read */
		return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 80027b2:	6944      	ldr	r4, [r0, #20]
 80027b4:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 80027b8:	7b00      	ldrb	r0, [r0, #12]
 80027ba:	47a0      	blx	r4
	}
}
 80027bc:	bd10      	pop	{r4, pc}
		return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 80027be:	6944      	ldr	r4, [r0, #20]
 80027c0:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 80027c4:	7b00      	ldrb	r0, [r0, #12]
 80027c6:	47a0      	blx	r4
 80027c8:	bd10      	pop	{r4, pc}

080027ca <WriteMagRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t WriteMagRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 80027ca:	b510      	push	{r4, lr}
	LSM303AGR_MAG_Object_t *pObj = (LSM303AGR_MAG_Object_t *)Handle;

	if (pObj->IO.BusType == LSM303AGR_I2C_BUS) { /* I2C */
 80027cc:	6884      	ldr	r4, [r0, #8]
 80027ce:	b12c      	cbz	r4, 80027dc <WriteMagRegWrap+0x12>
		/* Enable Multi-byte write */
		return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
	}else { /* SPI 3-Wires */
		/* Enable Multi-byte write */
		return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 80027d0:	6904      	ldr	r4, [r0, #16]
 80027d2:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 80027d6:	7b00      	ldrb	r0, [r0, #12]
 80027d8:	47a0      	blx	r4
	}
}
 80027da:	bd10      	pop	{r4, pc}
		return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 80027dc:	6904      	ldr	r4, [r0, #16]
 80027de:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 80027e2:	7b00      	ldrb	r0, [r0, #12]
 80027e4:	47a0      	blx	r4
 80027e6:	bd10      	pop	{r4, pc}

080027e8 <LSM303AGR_ACC_Enable>:
	if (pObj->acc_is_enabled == 1U) {
 80027e8:	f890 3029 	ldrb.w	r3, [r0, #41]	; 0x29
 80027ec:	2b01      	cmp	r3, #1
 80027ee:	d00d      	beq.n	800280c <LSM303AGR_ACC_Enable+0x24>
{
 80027f0:	b510      	push	{r4, lr}
 80027f2:	4604      	mov	r4, r0
	if (lsm303agr_xl_data_rate_set(&(pObj->Ctx), pObj->acc_odr) != LSM303AGR_OK) {
 80027f4:	f890 102a 	ldrb.w	r1, [r0, #42]	; 0x2a
 80027f8:	301c      	adds	r0, #28
 80027fa:	f000 fca2 	bl	8003142 <lsm303agr_xl_data_rate_set>
 80027fe:	4603      	mov	r3, r0
 8002800:	b938      	cbnz	r0, 8002812 <LSM303AGR_ACC_Enable+0x2a>
	pObj->acc_is_enabled = 1;
 8002802:	2201      	movs	r2, #1
 8002804:	f884 2029 	strb.w	r2, [r4, #41]	; 0x29
}
 8002808:	4618      	mov	r0, r3
 800280a:	bd10      	pop	{r4, pc}
		return LSM303AGR_OK;
 800280c:	2300      	movs	r3, #0
}
 800280e:	4618      	mov	r0, r3
 8002810:	4770      	bx	lr
		return LSM303AGR_ERROR;
 8002812:	f04f 33ff 	mov.w	r3, #4294967295
 8002816:	e7f7      	b.n	8002808 <LSM303AGR_ACC_Enable+0x20>

08002818 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled>:
{
 8002818:	b508      	push	{r3, lr}
		  : (Odr <= 10.0f) ? LSM303AGR_XL_ODR_10Hz
 800281a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800281e:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8002822:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002826:	d924      	bls.n	8002872 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x5a>
 8002828:	eef2 7a04 	vmov.f32	s15, #36	; 0x41200000  10.0
 800282c:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8002830:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002834:	d91f      	bls.n	8002876 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x5e>
 8002836:	eef3 7a09 	vmov.f32	s15, #57	; 0x41c80000  25.0
 800283a:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800283e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002842:	d920      	bls.n	8002886 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x6e>
 8002844:	eddf 7a15 	vldr	s15, [pc, #84]	; 800289c <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x84>
 8002848:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800284c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002850:	d91b      	bls.n	800288a <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x72>
 8002852:	eddf 7a13 	vldr	s15, [pc, #76]	; 80028a0 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x88>
 8002856:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800285a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800285e:	d916      	bls.n	800288e <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x76>
 8002860:	eddf 7a10 	vldr	s15, [pc, #64]	; 80028a4 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x8c>
 8002864:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8002868:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800286c:	d811      	bhi.n	8002892 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x7a>
 800286e:	2106      	movs	r1, #6
 8002870:	e002      	b.n	8002878 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x60>
 8002872:	2101      	movs	r1, #1
 8002874:	e000      	b.n	8002878 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x60>
 8002876:	2102      	movs	r1, #2
	if (lsm303agr_xl_data_rate_set(&(pObj->Ctx), new_odr) != LSM303AGR_OK) {
 8002878:	301c      	adds	r0, #28
 800287a:	f000 fc62 	bl	8003142 <lsm303agr_xl_data_rate_set>
 800287e:	4603      	mov	r3, r0
 8002880:	b948      	cbnz	r0, 8002896 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x7e>
}
 8002882:	4618      	mov	r0, r3
 8002884:	bd08      	pop	{r3, pc}
		  : (Odr <= 10.0f) ? LSM303AGR_XL_ODR_10Hz
 8002886:	2103      	movs	r1, #3
 8002888:	e7f6      	b.n	8002878 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x60>
 800288a:	2104      	movs	r1, #4
 800288c:	e7f4      	b.n	8002878 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x60>
 800288e:	2105      	movs	r1, #5
 8002890:	e7f2      	b.n	8002878 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x60>
 8002892:	2107      	movs	r1, #7
 8002894:	e7f0      	b.n	8002878 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x60>
		return LSM303AGR_ERROR;
 8002896:	f04f 33ff 	mov.w	r3, #4294967295
 800289a:	e7f2      	b.n	8002882 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x6a>
 800289c:	42480000 	.word	0x42480000
 80028a0:	42c80000 	.word	0x42c80000
 80028a4:	43480000 	.word	0x43480000

080028a8 <LSM303AGR_ACC_SetOutputDataRate>:
{
 80028a8:	b508      	push	{r3, lr}
	if (pObj->acc_is_enabled == 1U) {
 80028aa:	f890 3029 	ldrb.w	r3, [r0, #41]	; 0x29
 80028ae:	2b01      	cmp	r3, #1
 80028b0:	d002      	beq.n	80028b8 <LSM303AGR_ACC_SetOutputDataRate+0x10>
		return LSM303AGR_ACC_SetOutputDataRate_When_Disabled(pObj, Odr);
 80028b2:	f7ff ff1b 	bl	80026ec <LSM303AGR_ACC_SetOutputDataRate_When_Disabled>
}
 80028b6:	bd08      	pop	{r3, pc}
		return LSM303AGR_ACC_SetOutputDataRate_When_Enabled(pObj, Odr);
 80028b8:	f7ff ffae 	bl	8002818 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled>
 80028bc:	bd08      	pop	{r3, pc}

080028be <LSM303AGR_ACC_Init>:
{
 80028be:	b538      	push	{r3, r4, r5, lr}
 80028c0:	4605      	mov	r5, r0
	if (lsm303agr_xl_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM303AGR_OK) {
 80028c2:	f100 041c 	add.w	r4, r0, #28
 80028c6:	2101      	movs	r1, #1
 80028c8:	4620      	mov	r0, r4
 80028ca:	f000 fc86 	bl	80031da <lsm303agr_xl_block_data_update_set>
 80028ce:	b9b8      	cbnz	r0, 8002900 <LSM303AGR_ACC_Init+0x42>
	if (lsm303agr_xl_fifo_mode_set(&(pObj->Ctx), LSM303AGR_BYPASS_MODE) != LSM303AGR_OK) {
 80028d0:	2100      	movs	r1, #0
 80028d2:	4620      	mov	r0, r4
 80028d4:	f000 fd1f 	bl	8003316 <lsm303agr_xl_fifo_mode_set>
 80028d8:	b9a8      	cbnz	r0, 8002906 <LSM303AGR_ACC_Init+0x48>
	pObj->acc_odr = LSM303AGR_XL_ODR_100Hz;
 80028da:	2305      	movs	r3, #5
 80028dc:	f885 302a 	strb.w	r3, [r5, #42]	; 0x2a
	if (lsm303agr_xl_data_rate_set(&(pObj->Ctx), LSM303AGR_XL_POWER_DOWN) != LSM303AGR_OK) {
 80028e0:	2100      	movs	r1, #0
 80028e2:	4620      	mov	r0, r4
 80028e4:	f000 fc2d 	bl	8003142 <lsm303agr_xl_data_rate_set>
 80028e8:	b980      	cbnz	r0, 800290c <LSM303AGR_ACC_Init+0x4e>
	if (lsm303agr_xl_full_scale_set(&(pObj->Ctx), LSM303AGR_2g) != LSM303AGR_OK) {
 80028ea:	2100      	movs	r1, #0
 80028ec:	4620      	mov	r0, r4
 80028ee:	f000 fc4e 	bl	800318e <lsm303agr_xl_full_scale_set>
 80028f2:	4603      	mov	r3, r0
 80028f4:	b968      	cbnz	r0, 8002912 <LSM303AGR_ACC_Init+0x54>
	pObj->is_initialized = 1;
 80028f6:	2201      	movs	r2, #1
 80028f8:	f885 2028 	strb.w	r2, [r5, #40]	; 0x28
}
 80028fc:	4618      	mov	r0, r3
 80028fe:	bd38      	pop	{r3, r4, r5, pc}
		return LSM303AGR_ERROR;
 8002900:	f04f 33ff 	mov.w	r3, #4294967295
 8002904:	e7fa      	b.n	80028fc <LSM303AGR_ACC_Init+0x3e>
		return LSM303AGR_ERROR;
 8002906:	f04f 33ff 	mov.w	r3, #4294967295
 800290a:	e7f7      	b.n	80028fc <LSM303AGR_ACC_Init+0x3e>
		return LSM303AGR_ERROR;
 800290c:	f04f 33ff 	mov.w	r3, #4294967295
 8002910:	e7f4      	b.n	80028fc <LSM303AGR_ACC_Init+0x3e>
		return LSM303AGR_ERROR;
 8002912:	f04f 33ff 	mov.w	r3, #4294967295
 8002916:	e7f1      	b.n	80028fc <LSM303AGR_ACC_Init+0x3e>

08002918 <LSM303AGR_ACC_SetFullScale>:
{
 8002918:	b508      	push	{r3, lr}
		 : (FullScale <= 4) ? LSM303AGR_4g
 800291a:	2902      	cmp	r1, #2
 800291c:	dd05      	ble.n	800292a <LSM303AGR_ACC_SetFullScale+0x12>
 800291e:	2904      	cmp	r1, #4
 8002920:	dd0b      	ble.n	800293a <LSM303AGR_ACC_SetFullScale+0x22>
 8002922:	2908      	cmp	r1, #8
 8002924:	dc0b      	bgt.n	800293e <LSM303AGR_ACC_SetFullScale+0x26>
 8002926:	2102      	movs	r1, #2
 8002928:	e000      	b.n	800292c <LSM303AGR_ACC_SetFullScale+0x14>
 800292a:	2100      	movs	r1, #0
	if (lsm303agr_xl_full_scale_set(&(pObj->Ctx), new_fs) != LSM303AGR_OK) {
 800292c:	301c      	adds	r0, #28
 800292e:	f000 fc2e 	bl	800318e <lsm303agr_xl_full_scale_set>
 8002932:	4603      	mov	r3, r0
 8002934:	b928      	cbnz	r0, 8002942 <LSM303AGR_ACC_SetFullScale+0x2a>
}
 8002936:	4618      	mov	r0, r3
 8002938:	bd08      	pop	{r3, pc}
		 : (FullScale <= 4) ? LSM303AGR_4g
 800293a:	2101      	movs	r1, #1
 800293c:	e7f6      	b.n	800292c <LSM303AGR_ACC_SetFullScale+0x14>
 800293e:	2103      	movs	r1, #3
 8002940:	e7f4      	b.n	800292c <LSM303AGR_ACC_SetFullScale+0x14>
		return LSM303AGR_ERROR;
 8002942:	f04f 33ff 	mov.w	r3, #4294967295
 8002946:	e7f6      	b.n	8002936 <LSM303AGR_ACC_SetFullScale+0x1e>

08002948 <LSM303AGR_ACC_ReadID>:
{
 8002948:	b508      	push	{r3, lr}
	if (lsm303agr_xl_device_id_get(&(pObj->Ctx), Id) != LSM303AGR_OK) {
 800294a:	301c      	adds	r0, #28
 800294c:	f000 fcbe 	bl	80032cc <lsm303agr_xl_device_id_get>
 8002950:	4603      	mov	r3, r0
 8002952:	b908      	cbnz	r0, 8002958 <LSM303AGR_ACC_ReadID+0x10>
}
 8002954:	4618      	mov	r0, r3
 8002956:	bd08      	pop	{r3, pc}
		return LSM303AGR_ERROR;
 8002958:	f04f 33ff 	mov.w	r3, #4294967295
 800295c:	e7fa      	b.n	8002954 <LSM303AGR_ACC_ReadID+0xc>

0800295e <LSM303AGR_ACC_Disable>:
{
 800295e:	b538      	push	{r3, r4, r5, lr}
	if (pObj->acc_is_enabled == 0U) {
 8002960:	f890 3029 	ldrb.w	r3, [r0, #41]	; 0x29
 8002964:	b913      	cbnz	r3, 800296c <LSM303AGR_ACC_Disable+0xe>
		return LSM303AGR_OK;
 8002966:	2300      	movs	r3, #0
}
 8002968:	4618      	mov	r0, r3
 800296a:	bd38      	pop	{r3, r4, r5, pc}
 800296c:	4604      	mov	r4, r0
	if (lsm303agr_xl_data_rate_get(&(pObj->Ctx), &pObj->acc_odr) != LSM303AGR_OK) {
 800296e:	f100 051c 	add.w	r5, r0, #28
 8002972:	f100 012a 	add.w	r1, r0, #42	; 0x2a
 8002976:	4628      	mov	r0, r5
 8002978:	f000 fbfa 	bl	8003170 <lsm303agr_xl_data_rate_get>
 800297c:	b948      	cbnz	r0, 8002992 <LSM303AGR_ACC_Disable+0x34>
	if (lsm303agr_xl_data_rate_set(&(pObj->Ctx), LSM303AGR_XL_POWER_DOWN) != LSM303AGR_OK) {
 800297e:	2100      	movs	r1, #0
 8002980:	4628      	mov	r0, r5
 8002982:	f000 fbde 	bl	8003142 <lsm303agr_xl_data_rate_set>
 8002986:	4603      	mov	r3, r0
 8002988:	b930      	cbnz	r0, 8002998 <LSM303AGR_ACC_Disable+0x3a>
	pObj->acc_is_enabled = 0;
 800298a:	2200      	movs	r2, #0
 800298c:	f884 2029 	strb.w	r2, [r4, #41]	; 0x29
	return LSM303AGR_OK;
 8002990:	e7ea      	b.n	8002968 <LSM303AGR_ACC_Disable+0xa>
		return LSM303AGR_ERROR;
 8002992:	f04f 33ff 	mov.w	r3, #4294967295
 8002996:	e7e7      	b.n	8002968 <LSM303AGR_ACC_Disable+0xa>
		return LSM303AGR_ERROR;
 8002998:	f04f 33ff 	mov.w	r3, #4294967295
 800299c:	e7e4      	b.n	8002968 <LSM303AGR_ACC_Disable+0xa>

0800299e <LSM303AGR_ACC_DeInit>:
{
 800299e:	b510      	push	{r4, lr}
 80029a0:	4604      	mov	r4, r0
	if (LSM303AGR_ACC_Disable(pObj) != LSM303AGR_OK) {
 80029a2:	f7ff ffdc 	bl	800295e <LSM303AGR_ACC_Disable>
 80029a6:	b938      	cbnz	r0, 80029b8 <LSM303AGR_ACC_DeInit+0x1a>
 80029a8:	4602      	mov	r2, r0
	pObj->acc_odr = LSM303AGR_XL_POWER_DOWN;
 80029aa:	2300      	movs	r3, #0
 80029ac:	f884 302a 	strb.w	r3, [r4, #42]	; 0x2a
	pObj->is_initialized = 0;
 80029b0:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
}
 80029b4:	4610      	mov	r0, r2
 80029b6:	bd10      	pop	{r4, pc}
		return LSM303AGR_ERROR;
 80029b8:	f04f 32ff 	mov.w	r2, #4294967295
 80029bc:	e7fa      	b.n	80029b4 <LSM303AGR_ACC_DeInit+0x16>
	...

080029c0 <LSM303AGR_ACC_GetOutputDataRate>:
{
 80029c0:	b530      	push	{r4, r5, lr}
 80029c2:	b083      	sub	sp, #12
 80029c4:	460d      	mov	r5, r1
	if (lsm303agr_xl_operating_mode_get(&(pObj->Ctx), &op_mode) != LSM303AGR_OK) {
 80029c6:	f100 041c 	add.w	r4, r0, #28
 80029ca:	f10d 0107 	add.w	r1, sp, #7
 80029ce:	4620      	mov	r0, r4
 80029d0:	f000 fb94 	bl	80030fc <lsm303agr_xl_operating_mode_get>
 80029d4:	2800      	cmp	r0, #0
 80029d6:	d15c      	bne.n	8002a92 <LSM303AGR_ACC_GetOutputDataRate+0xd2>
	if (lsm303agr_xl_data_rate_get(&(pObj->Ctx), &odr_low_level) != LSM303AGR_OK) {
 80029d8:	f10d 0106 	add.w	r1, sp, #6
 80029dc:	4620      	mov	r0, r4
 80029de:	f000 fbc7 	bl	8003170 <lsm303agr_xl_data_rate_get>
 80029e2:	4603      	mov	r3, r0
 80029e4:	2800      	cmp	r0, #0
 80029e6:	d159      	bne.n	8002a9c <LSM303AGR_ACC_GetOutputDataRate+0xdc>
	if (op_mode == LSM303AGR_LP_8bit) { /* LP mode */
 80029e8:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80029ec:	2a02      	cmp	r2, #2
 80029ee:	d00a      	beq.n	8002a06 <LSM303AGR_ACC_GetOutputDataRate+0x46>
		switch (odr_low_level) {
 80029f0:	f89d 2006 	ldrb.w	r2, [sp, #6]
 80029f4:	2a09      	cmp	r2, #9
 80029f6:	d857      	bhi.n	8002aa8 <LSM303AGR_ACC_GetOutputDataRate+0xe8>
 80029f8:	e8df f002 	tbb	[pc, r2]
 80029fc:	3936322f 	.word	0x3936322f
 8002a00:	45423f3c 	.word	0x45423f3c
 8002a04:	4856      	.short	0x4856
		switch (odr_low_level) {
 8002a06:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8002a0a:	2a09      	cmp	r2, #9
 8002a0c:	d849      	bhi.n	8002aa2 <LSM303AGR_ACC_GetOutputDataRate+0xe2>
 8002a0e:	e8df f002 	tbb	[pc, r2]
 8002a12:	0805      	.short	0x0805
 8002a14:	15120f0c 	.word	0x15120f0c
 8002a18:	211e1b18 	.word	0x211e1b18
			*Odr = 0.0f;
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	602a      	str	r2, [r5, #0]
			break;
 8002a20:	e039      	b.n	8002a96 <LSM303AGR_ACC_GetOutputDataRate+0xd6>
			*Odr = 1.0f;
 8002a22:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002a26:	602a      	str	r2, [r5, #0]
			break;
 8002a28:	e035      	b.n	8002a96 <LSM303AGR_ACC_GetOutputDataRate+0xd6>
			*Odr = 10.0f;
 8002a2a:	4a21      	ldr	r2, [pc, #132]	; (8002ab0 <LSM303AGR_ACC_GetOutputDataRate+0xf0>)
 8002a2c:	602a      	str	r2, [r5, #0]
			break;
 8002a2e:	e032      	b.n	8002a96 <LSM303AGR_ACC_GetOutputDataRate+0xd6>
			*Odr = 25.0f;
 8002a30:	4a20      	ldr	r2, [pc, #128]	; (8002ab4 <LSM303AGR_ACC_GetOutputDataRate+0xf4>)
 8002a32:	602a      	str	r2, [r5, #0]
			break;
 8002a34:	e02f      	b.n	8002a96 <LSM303AGR_ACC_GetOutputDataRate+0xd6>
			*Odr = 50.0f;
 8002a36:	4a20      	ldr	r2, [pc, #128]	; (8002ab8 <LSM303AGR_ACC_GetOutputDataRate+0xf8>)
 8002a38:	602a      	str	r2, [r5, #0]
			break;
 8002a3a:	e02c      	b.n	8002a96 <LSM303AGR_ACC_GetOutputDataRate+0xd6>
			*Odr = 100.0f;
 8002a3c:	4a1f      	ldr	r2, [pc, #124]	; (8002abc <LSM303AGR_ACC_GetOutputDataRate+0xfc>)
 8002a3e:	602a      	str	r2, [r5, #0]
			break;
 8002a40:	e029      	b.n	8002a96 <LSM303AGR_ACC_GetOutputDataRate+0xd6>
			*Odr = 200.0f;
 8002a42:	4a1f      	ldr	r2, [pc, #124]	; (8002ac0 <LSM303AGR_ACC_GetOutputDataRate+0x100>)
 8002a44:	602a      	str	r2, [r5, #0]
			break;
 8002a46:	e026      	b.n	8002a96 <LSM303AGR_ACC_GetOutputDataRate+0xd6>
			*Odr = 400.0f;
 8002a48:	4a1e      	ldr	r2, [pc, #120]	; (8002ac4 <LSM303AGR_ACC_GetOutputDataRate+0x104>)
 8002a4a:	602a      	str	r2, [r5, #0]
			break;
 8002a4c:	e023      	b.n	8002a96 <LSM303AGR_ACC_GetOutputDataRate+0xd6>
			*Odr = 1620.0f;
 8002a4e:	4a1e      	ldr	r2, [pc, #120]	; (8002ac8 <LSM303AGR_ACC_GetOutputDataRate+0x108>)
 8002a50:	602a      	str	r2, [r5, #0]
			break;
 8002a52:	e020      	b.n	8002a96 <LSM303AGR_ACC_GetOutputDataRate+0xd6>
			*Odr = 5376.0f;
 8002a54:	4a1d      	ldr	r2, [pc, #116]	; (8002acc <LSM303AGR_ACC_GetOutputDataRate+0x10c>)
 8002a56:	602a      	str	r2, [r5, #0]
			break;
 8002a58:	e01d      	b.n	8002a96 <LSM303AGR_ACC_GetOutputDataRate+0xd6>
			*Odr = 0.0f;
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	602a      	str	r2, [r5, #0]
			break;
 8002a5e:	e01a      	b.n	8002a96 <LSM303AGR_ACC_GetOutputDataRate+0xd6>
			*Odr = 1.0f;
 8002a60:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002a64:	602a      	str	r2, [r5, #0]
			break;
 8002a66:	e016      	b.n	8002a96 <LSM303AGR_ACC_GetOutputDataRate+0xd6>
			*Odr = 10.0f;
 8002a68:	4a11      	ldr	r2, [pc, #68]	; (8002ab0 <LSM303AGR_ACC_GetOutputDataRate+0xf0>)
 8002a6a:	602a      	str	r2, [r5, #0]
			break;
 8002a6c:	e013      	b.n	8002a96 <LSM303AGR_ACC_GetOutputDataRate+0xd6>
			*Odr = 25.0f;
 8002a6e:	4a11      	ldr	r2, [pc, #68]	; (8002ab4 <LSM303AGR_ACC_GetOutputDataRate+0xf4>)
 8002a70:	602a      	str	r2, [r5, #0]
			break;
 8002a72:	e010      	b.n	8002a96 <LSM303AGR_ACC_GetOutputDataRate+0xd6>
			*Odr = 50.0f;
 8002a74:	4a10      	ldr	r2, [pc, #64]	; (8002ab8 <LSM303AGR_ACC_GetOutputDataRate+0xf8>)
 8002a76:	602a      	str	r2, [r5, #0]
			break;
 8002a78:	e00d      	b.n	8002a96 <LSM303AGR_ACC_GetOutputDataRate+0xd6>
			*Odr = 100.0f;
 8002a7a:	4a10      	ldr	r2, [pc, #64]	; (8002abc <LSM303AGR_ACC_GetOutputDataRate+0xfc>)
 8002a7c:	602a      	str	r2, [r5, #0]
			break;
 8002a7e:	e00a      	b.n	8002a96 <LSM303AGR_ACC_GetOutputDataRate+0xd6>
			*Odr = 200.0f;
 8002a80:	4a0f      	ldr	r2, [pc, #60]	; (8002ac0 <LSM303AGR_ACC_GetOutputDataRate+0x100>)
 8002a82:	602a      	str	r2, [r5, #0]
			break;
 8002a84:	e007      	b.n	8002a96 <LSM303AGR_ACC_GetOutputDataRate+0xd6>
			*Odr = 400.0f;
 8002a86:	4a0f      	ldr	r2, [pc, #60]	; (8002ac4 <LSM303AGR_ACC_GetOutputDataRate+0x104>)
 8002a88:	602a      	str	r2, [r5, #0]
			break;
 8002a8a:	e004      	b.n	8002a96 <LSM303AGR_ACC_GetOutputDataRate+0xd6>
			*Odr = 1344.0f;
 8002a8c:	4a10      	ldr	r2, [pc, #64]	; (8002ad0 <LSM303AGR_ACC_GetOutputDataRate+0x110>)
 8002a8e:	602a      	str	r2, [r5, #0]
			break;
 8002a90:	e001      	b.n	8002a96 <LSM303AGR_ACC_GetOutputDataRate+0xd6>
		return LSM303AGR_ERROR;
 8002a92:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	b003      	add	sp, #12
 8002a9a:	bd30      	pop	{r4, r5, pc}
		return LSM303AGR_ERROR;
 8002a9c:	f04f 33ff 	mov.w	r3, #4294967295
 8002aa0:	e7f9      	b.n	8002a96 <LSM303AGR_ACC_GetOutputDataRate+0xd6>
			ret = LSM303AGR_ERROR;
 8002aa2:	f04f 33ff 	mov.w	r3, #4294967295
 8002aa6:	e7f6      	b.n	8002a96 <LSM303AGR_ACC_GetOutputDataRate+0xd6>
			ret = LSM303AGR_ERROR;
 8002aa8:	f04f 33ff 	mov.w	r3, #4294967295
 8002aac:	e7f3      	b.n	8002a96 <LSM303AGR_ACC_GetOutputDataRate+0xd6>
 8002aae:	bf00      	nop
 8002ab0:	41200000 	.word	0x41200000
 8002ab4:	41c80000 	.word	0x41c80000
 8002ab8:	42480000 	.word	0x42480000
 8002abc:	42c80000 	.word	0x42c80000
 8002ac0:	43480000 	.word	0x43480000
 8002ac4:	43c80000 	.word	0x43c80000
 8002ac8:	44ca8000 	.word	0x44ca8000
 8002acc:	45a80000 	.word	0x45a80000
 8002ad0:	44a80000 	.word	0x44a80000

08002ad4 <LSM303AGR_ACC_GetSensitivityHR>:
{
 8002ad4:	b510      	push	{r4, lr}
 8002ad6:	b082      	sub	sp, #8
 8002ad8:	460c      	mov	r4, r1
	if (lsm303agr_xl_full_scale_get(&(pObj->Ctx), &fullscale) != LSM303AGR_OK) {
 8002ada:	f10d 0107 	add.w	r1, sp, #7
 8002ade:	301c      	adds	r0, #28
 8002ae0:	f000 fb6c 	bl	80031bc <lsm303agr_xl_full_scale_get>
 8002ae4:	b9b0      	cbnz	r0, 8002b14 <LSM303AGR_ACC_GetSensitivityHR+0x40>
 8002ae6:	4602      	mov	r2, r0
	switch (fullscale) {
 8002ae8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002aec:	2b03      	cmp	r3, #3
 8002aee:	d814      	bhi.n	8002b1a <LSM303AGR_ACC_GetSensitivityHR+0x46>
 8002af0:	e8df f003 	tbb	[pc, r3]
 8002af4:	0d0a0702 	.word	0x0d0a0702
		*Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_2G_HIGH_RESOLUTION_MODE;
 8002af8:	4b09      	ldr	r3, [pc, #36]	; (8002b20 <LSM303AGR_ACC_GetSensitivityHR+0x4c>)
 8002afa:	6023      	str	r3, [r4, #0]
}
 8002afc:	4610      	mov	r0, r2
 8002afe:	b002      	add	sp, #8
 8002b00:	bd10      	pop	{r4, pc}
		*Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_4G_HIGH_RESOLUTION_MODE;
 8002b02:	4b08      	ldr	r3, [pc, #32]	; (8002b24 <LSM303AGR_ACC_GetSensitivityHR+0x50>)
 8002b04:	6023      	str	r3, [r4, #0]
		break;
 8002b06:	e7f9      	b.n	8002afc <LSM303AGR_ACC_GetSensitivityHR+0x28>
		*Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_8G_HIGH_RESOLUTION_MODE;
 8002b08:	4b07      	ldr	r3, [pc, #28]	; (8002b28 <LSM303AGR_ACC_GetSensitivityHR+0x54>)
 8002b0a:	6023      	str	r3, [r4, #0]
		break;
 8002b0c:	e7f6      	b.n	8002afc <LSM303AGR_ACC_GetSensitivityHR+0x28>
		*Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_16G_HIGH_RESOLUTION_MODE;
 8002b0e:	4b07      	ldr	r3, [pc, #28]	; (8002b2c <LSM303AGR_ACC_GetSensitivityHR+0x58>)
 8002b10:	6023      	str	r3, [r4, #0]
		break;
 8002b12:	e7f3      	b.n	8002afc <LSM303AGR_ACC_GetSensitivityHR+0x28>
		return LSM303AGR_ERROR;
 8002b14:	f04f 32ff 	mov.w	r2, #4294967295
 8002b18:	e7f0      	b.n	8002afc <LSM303AGR_ACC_GetSensitivityHR+0x28>
		ret = LSM303AGR_ERROR;
 8002b1a:	f04f 32ff 	mov.w	r2, #4294967295
 8002b1e:	e7ed      	b.n	8002afc <LSM303AGR_ACC_GetSensitivityHR+0x28>
 8002b20:	3f7ae148 	.word	0x3f7ae148
 8002b24:	3ff9999a 	.word	0x3ff9999a
 8002b28:	4079999a 	.word	0x4079999a
 8002b2c:	413b851f 	.word	0x413b851f

08002b30 <LSM303AGR_ACC_GetSensitivityNM>:
{
 8002b30:	b510      	push	{r4, lr}
 8002b32:	b082      	sub	sp, #8
 8002b34:	460c      	mov	r4, r1
	if (lsm303agr_xl_full_scale_get(&(pObj->Ctx), &fullscale) != LSM303AGR_OK) {
 8002b36:	f10d 0107 	add.w	r1, sp, #7
 8002b3a:	301c      	adds	r0, #28
 8002b3c:	f000 fb3e 	bl	80031bc <lsm303agr_xl_full_scale_get>
 8002b40:	b9b0      	cbnz	r0, 8002b70 <LSM303AGR_ACC_GetSensitivityNM+0x40>
 8002b42:	4602      	mov	r2, r0
	switch (fullscale) {
 8002b44:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002b48:	2b03      	cmp	r3, #3
 8002b4a:	d814      	bhi.n	8002b76 <LSM303AGR_ACC_GetSensitivityNM+0x46>
 8002b4c:	e8df f003 	tbb	[pc, r3]
 8002b50:	0d0a0702 	.word	0x0d0a0702
		*Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_2G_NORMAL_MODE;
 8002b54:	4b09      	ldr	r3, [pc, #36]	; (8002b7c <LSM303AGR_ACC_GetSensitivityNM+0x4c>)
 8002b56:	6023      	str	r3, [r4, #0]
}
 8002b58:	4610      	mov	r0, r2
 8002b5a:	b002      	add	sp, #8
 8002b5c:	bd10      	pop	{r4, pc}
		*Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_4G_NORMAL_MODE;
 8002b5e:	4b08      	ldr	r3, [pc, #32]	; (8002b80 <LSM303AGR_ACC_GetSensitivityNM+0x50>)
 8002b60:	6023      	str	r3, [r4, #0]
		break;
 8002b62:	e7f9      	b.n	8002b58 <LSM303AGR_ACC_GetSensitivityNM+0x28>
		*Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_8G_NORMAL_MODE;
 8002b64:	4b07      	ldr	r3, [pc, #28]	; (8002b84 <LSM303AGR_ACC_GetSensitivityNM+0x54>)
 8002b66:	6023      	str	r3, [r4, #0]
		break;
 8002b68:	e7f6      	b.n	8002b58 <LSM303AGR_ACC_GetSensitivityNM+0x28>
		*Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_16G_NORMAL_MODE;
 8002b6a:	4b07      	ldr	r3, [pc, #28]	; (8002b88 <LSM303AGR_ACC_GetSensitivityNM+0x58>)
 8002b6c:	6023      	str	r3, [r4, #0]
		break;
 8002b6e:	e7f3      	b.n	8002b58 <LSM303AGR_ACC_GetSensitivityNM+0x28>
		return LSM303AGR_ERROR;
 8002b70:	f04f 32ff 	mov.w	r2, #4294967295
 8002b74:	e7f0      	b.n	8002b58 <LSM303AGR_ACC_GetSensitivityNM+0x28>
		ret = LSM303AGR_ERROR;
 8002b76:	f04f 32ff 	mov.w	r2, #4294967295
 8002b7a:	e7ed      	b.n	8002b58 <LSM303AGR_ACC_GetSensitivityNM+0x28>
 8002b7c:	4079999a 	.word	0x4079999a
 8002b80:	40fa3d71 	.word	0x40fa3d71
 8002b84:	417a147b 	.word	0x417a147b
 8002b88:	423b999a 	.word	0x423b999a

08002b8c <LSM303AGR_ACC_GetSensitivityLP>:
{
 8002b8c:	b510      	push	{r4, lr}
 8002b8e:	b082      	sub	sp, #8
 8002b90:	460c      	mov	r4, r1
	if (lsm303agr_xl_full_scale_get(&(pObj->Ctx), &fullscale) != LSM303AGR_OK) {
 8002b92:	f10d 0107 	add.w	r1, sp, #7
 8002b96:	301c      	adds	r0, #28
 8002b98:	f000 fb10 	bl	80031bc <lsm303agr_xl_full_scale_get>
 8002b9c:	b9b0      	cbnz	r0, 8002bcc <LSM303AGR_ACC_GetSensitivityLP+0x40>
 8002b9e:	4602      	mov	r2, r0
	switch (fullscale) {
 8002ba0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002ba4:	2b03      	cmp	r3, #3
 8002ba6:	d814      	bhi.n	8002bd2 <LSM303AGR_ACC_GetSensitivityLP+0x46>
 8002ba8:	e8df f003 	tbb	[pc, r3]
 8002bac:	0d0a0702 	.word	0x0d0a0702
		*Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_2G_LOW_POWER_MODE;
 8002bb0:	4b09      	ldr	r3, [pc, #36]	; (8002bd8 <LSM303AGR_ACC_GetSensitivityLP+0x4c>)
 8002bb2:	6023      	str	r3, [r4, #0]
}
 8002bb4:	4610      	mov	r0, r2
 8002bb6:	b002      	add	sp, #8
 8002bb8:	bd10      	pop	{r4, pc}
		*Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_4G_LOW_POWER_MODE;
 8002bba:	4b08      	ldr	r3, [pc, #32]	; (8002bdc <LSM303AGR_ACC_GetSensitivityLP+0x50>)
 8002bbc:	6023      	str	r3, [r4, #0]
		break;
 8002bbe:	e7f9      	b.n	8002bb4 <LSM303AGR_ACC_GetSensitivityLP+0x28>
		*Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_8G_LOW_POWER_MODE;
 8002bc0:	4b07      	ldr	r3, [pc, #28]	; (8002be0 <LSM303AGR_ACC_GetSensitivityLP+0x54>)
 8002bc2:	6023      	str	r3, [r4, #0]
		break;
 8002bc4:	e7f6      	b.n	8002bb4 <LSM303AGR_ACC_GetSensitivityLP+0x28>
		*Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_16G_LOW_POWER_MODE;
 8002bc6:	4b07      	ldr	r3, [pc, #28]	; (8002be4 <LSM303AGR_ACC_GetSensitivityLP+0x58>)
 8002bc8:	6023      	str	r3, [r4, #0]
		break;
 8002bca:	e7f3      	b.n	8002bb4 <LSM303AGR_ACC_GetSensitivityLP+0x28>
		return LSM303AGR_ERROR;
 8002bcc:	f04f 32ff 	mov.w	r2, #4294967295
 8002bd0:	e7f0      	b.n	8002bb4 <LSM303AGR_ACC_GetSensitivityLP+0x28>
		ret = LSM303AGR_ERROR;
 8002bd2:	f04f 32ff 	mov.w	r2, #4294967295
 8002bd6:	e7ed      	b.n	8002bb4 <LSM303AGR_ACC_GetSensitivityLP+0x28>
 8002bd8:	417a147b 	.word	0x417a147b
 8002bdc:	41fa147b 	.word	0x41fa147b
 8002be0:	427a147b 	.word	0x427a147b
 8002be4:	433b947b 	.word	0x433b947b

08002be8 <LSM303AGR_ACC_GetSensitivity>:
{
 8002be8:	b530      	push	{r4, r5, lr}
 8002bea:	b083      	sub	sp, #12
 8002bec:	4604      	mov	r4, r0
 8002bee:	460d      	mov	r5, r1
	if (lsm303agr_xl_operating_mode_get(&(pObj->Ctx), &op_mode) != LSM303AGR_OK) {
 8002bf0:	f10d 0107 	add.w	r1, sp, #7
 8002bf4:	301c      	adds	r0, #28
 8002bf6:	f000 fa81 	bl	80030fc <lsm303agr_xl_operating_mode_get>
 8002bfa:	bb48      	cbnz	r0, 8002c50 <LSM303AGR_ACC_GetSensitivity+0x68>
	switch (op_mode) {
 8002bfc:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002c00:	2b01      	cmp	r3, #1
 8002c02:	d011      	beq.n	8002c28 <LSM303AGR_ACC_GetSensitivity+0x40>
 8002c04:	b133      	cbz	r3, 8002c14 <LSM303AGR_ACC_GetSensitivity+0x2c>
 8002c06:	2b02      	cmp	r3, #2
 8002c08:	d018      	beq.n	8002c3c <LSM303AGR_ACC_GetSensitivity+0x54>
		ret = LSM303AGR_ERROR;
 8002c0a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	b003      	add	sp, #12
 8002c12:	bd30      	pop	{r4, r5, pc}
		if (LSM303AGR_ACC_GetSensitivityHR(pObj, Sensitivity) != LSM303AGR_OK) {
 8002c14:	4629      	mov	r1, r5
 8002c16:	4620      	mov	r0, r4
 8002c18:	f7ff ff5c 	bl	8002ad4 <LSM303AGR_ACC_GetSensitivityHR>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	2800      	cmp	r0, #0
 8002c20:	d0f5      	beq.n	8002c0e <LSM303AGR_ACC_GetSensitivity+0x26>
			return LSM303AGR_ERROR;
 8002c22:	f04f 33ff 	mov.w	r3, #4294967295
 8002c26:	e7f2      	b.n	8002c0e <LSM303AGR_ACC_GetSensitivity+0x26>
		if (LSM303AGR_ACC_GetSensitivityNM(pObj, Sensitivity) != LSM303AGR_OK) {
 8002c28:	4629      	mov	r1, r5
 8002c2a:	4620      	mov	r0, r4
 8002c2c:	f7ff ff80 	bl	8002b30 <LSM303AGR_ACC_GetSensitivityNM>
 8002c30:	4603      	mov	r3, r0
 8002c32:	2800      	cmp	r0, #0
 8002c34:	d0eb      	beq.n	8002c0e <LSM303AGR_ACC_GetSensitivity+0x26>
			return LSM303AGR_ERROR;
 8002c36:	f04f 33ff 	mov.w	r3, #4294967295
 8002c3a:	e7e8      	b.n	8002c0e <LSM303AGR_ACC_GetSensitivity+0x26>
		if (LSM303AGR_ACC_GetSensitivityLP(pObj, Sensitivity) != LSM303AGR_OK) {
 8002c3c:	4629      	mov	r1, r5
 8002c3e:	4620      	mov	r0, r4
 8002c40:	f7ff ffa4 	bl	8002b8c <LSM303AGR_ACC_GetSensitivityLP>
 8002c44:	4603      	mov	r3, r0
 8002c46:	2800      	cmp	r0, #0
 8002c48:	d0e1      	beq.n	8002c0e <LSM303AGR_ACC_GetSensitivity+0x26>
			return LSM303AGR_ERROR;
 8002c4a:	f04f 33ff 	mov.w	r3, #4294967295
 8002c4e:	e7de      	b.n	8002c0e <LSM303AGR_ACC_GetSensitivity+0x26>
		return LSM303AGR_ERROR;
 8002c50:	f04f 33ff 	mov.w	r3, #4294967295
 8002c54:	e7db      	b.n	8002c0e <LSM303AGR_ACC_GetSensitivity+0x26>

08002c56 <LSM303AGR_ACC_GetFullScale>:
{
 8002c56:	b510      	push	{r4, lr}
 8002c58:	b082      	sub	sp, #8
 8002c5a:	460c      	mov	r4, r1
	if (lsm303agr_xl_full_scale_get(&(pObj->Ctx), &fs_low_level) != LSM303AGR_OK) {
 8002c5c:	f10d 0107 	add.w	r1, sp, #7
 8002c60:	301c      	adds	r0, #28
 8002c62:	f000 faab 	bl	80031bc <lsm303agr_xl_full_scale_get>
 8002c66:	b9b0      	cbnz	r0, 8002c96 <LSM303AGR_ACC_GetFullScale+0x40>
 8002c68:	4602      	mov	r2, r0
	switch (fs_low_level) {
 8002c6a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002c6e:	2b03      	cmp	r3, #3
 8002c70:	d814      	bhi.n	8002c9c <LSM303AGR_ACC_GetFullScale+0x46>
 8002c72:	e8df f003 	tbb	[pc, r3]
 8002c76:	0702      	.short	0x0702
 8002c78:	0d0a      	.short	0x0d0a
		*FullScale = 2;
 8002c7a:	2302      	movs	r3, #2
 8002c7c:	6023      	str	r3, [r4, #0]
}
 8002c7e:	4610      	mov	r0, r2
 8002c80:	b002      	add	sp, #8
 8002c82:	bd10      	pop	{r4, pc}
		*FullScale = 4;
 8002c84:	2304      	movs	r3, #4
 8002c86:	6023      	str	r3, [r4, #0]
		break;
 8002c88:	e7f9      	b.n	8002c7e <LSM303AGR_ACC_GetFullScale+0x28>
		*FullScale = 8;
 8002c8a:	2308      	movs	r3, #8
 8002c8c:	6023      	str	r3, [r4, #0]
		break;
 8002c8e:	e7f6      	b.n	8002c7e <LSM303AGR_ACC_GetFullScale+0x28>
		*FullScale = 16;
 8002c90:	2310      	movs	r3, #16
 8002c92:	6023      	str	r3, [r4, #0]
		break;
 8002c94:	e7f3      	b.n	8002c7e <LSM303AGR_ACC_GetFullScale+0x28>
		return LSM303AGR_ERROR;
 8002c96:	f04f 32ff 	mov.w	r2, #4294967295
 8002c9a:	e7f0      	b.n	8002c7e <LSM303AGR_ACC_GetFullScale+0x28>
		ret = LSM303AGR_ERROR;
 8002c9c:	f04f 32ff 	mov.w	r2, #4294967295
 8002ca0:	e7ed      	b.n	8002c7e <LSM303AGR_ACC_GetFullScale+0x28>

08002ca2 <LSM303AGR_ACC_GetAxesRaw>:
{
 8002ca2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ca4:	b085      	sub	sp, #20
 8002ca6:	460d      	mov	r5, r1
	if (lsm303agr_xl_operating_mode_get(&(pObj->Ctx), &op_mode) != LSM303AGR_OK) {
 8002ca8:	f100 071c 	add.w	r7, r0, #28
 8002cac:	f10d 0107 	add.w	r1, sp, #7
 8002cb0:	4638      	mov	r0, r7
 8002cb2:	f000 fa23 	bl	80030fc <lsm303agr_xl_operating_mode_get>
 8002cb6:	bb58      	cbnz	r0, 8002d10 <LSM303AGR_ACC_GetAxesRaw+0x6e>
 8002cb8:	4604      	mov	r4, r0
	switch (op_mode) {
 8002cba:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002cbe:	2b01      	cmp	r3, #1
 8002cc0:	d024      	beq.n	8002d0c <LSM303AGR_ACC_GetAxesRaw+0x6a>
 8002cc2:	b12b      	cbz	r3, 8002cd0 <LSM303AGR_ACC_GetAxesRaw+0x2e>
 8002cc4:	2b02      	cmp	r3, #2
 8002cc6:	d01e      	beq.n	8002d06 <LSM303AGR_ACC_GetAxesRaw+0x64>
		ret = LSM303AGR_ERROR;
 8002cc8:	f04f 34ff 	mov.w	r4, #4294967295
	int16_t divisor = 1;
 8002ccc:	2601      	movs	r6, #1
		break;
 8002cce:	e000      	b.n	8002cd2 <LSM303AGR_ACC_GetAxesRaw+0x30>
		divisor = 16;
 8002cd0:	2610      	movs	r6, #16
	if (ret == LSM303AGR_ERROR) {
 8002cd2:	f1b4 3fff 	cmp.w	r4, #4294967295
 8002cd6:	d013      	beq.n	8002d00 <LSM303AGR_ACC_GetAxesRaw+0x5e>
	if (lsm303agr_acceleration_raw_get(&(pObj->Ctx), data_raw.u8bit) != LSM303AGR_OK) {
 8002cd8:	a902      	add	r1, sp, #8
 8002cda:	4638      	mov	r0, r7
 8002cdc:	f000 fa94 	bl	8003208 <lsm303agr_acceleration_raw_get>
 8002ce0:	b9c8      	cbnz	r0, 8002d16 <LSM303AGR_ACC_GetAxesRaw+0x74>
	Value->x = (data_raw.i16bit[0] / divisor);
 8002ce2:	f9bd 3008 	ldrsh.w	r3, [sp, #8]
 8002ce6:	fb93 f3f6 	sdiv	r3, r3, r6
 8002cea:	802b      	strh	r3, [r5, #0]
	Value->y = (data_raw.i16bit[1] / divisor);
 8002cec:	f9bd 300a 	ldrsh.w	r3, [sp, #10]
 8002cf0:	fb93 f3f6 	sdiv	r3, r3, r6
 8002cf4:	806b      	strh	r3, [r5, #2]
	Value->z = (data_raw.i16bit[2] / divisor);
 8002cf6:	f9bd 300c 	ldrsh.w	r3, [sp, #12]
 8002cfa:	fb93 f6f6 	sdiv	r6, r3, r6
 8002cfe:	80ae      	strh	r6, [r5, #4]
}
 8002d00:	4620      	mov	r0, r4
 8002d02:	b005      	add	sp, #20
 8002d04:	bdf0      	pop	{r4, r5, r6, r7, pc}
		divisor = 256;
 8002d06:	f44f 7680 	mov.w	r6, #256	; 0x100
		break;
 8002d0a:	e7e2      	b.n	8002cd2 <LSM303AGR_ACC_GetAxesRaw+0x30>
		divisor = 64;
 8002d0c:	2640      	movs	r6, #64	; 0x40
 8002d0e:	e7e0      	b.n	8002cd2 <LSM303AGR_ACC_GetAxesRaw+0x30>
		return LSM303AGR_ERROR;
 8002d10:	f04f 34ff 	mov.w	r4, #4294967295
 8002d14:	e7f4      	b.n	8002d00 <LSM303AGR_ACC_GetAxesRaw+0x5e>
		return LSM303AGR_ERROR;
 8002d16:	f04f 34ff 	mov.w	r4, #4294967295
 8002d1a:	e7f1      	b.n	8002d00 <LSM303AGR_ACC_GetAxesRaw+0x5e>

08002d1c <LSM303AGR_ACC_GetAxes>:
{
 8002d1c:	b530      	push	{r4, r5, lr}
 8002d1e:	b085      	sub	sp, #20
 8002d20:	4605      	mov	r5, r0
 8002d22:	460c      	mov	r4, r1
	float sensitivity = 0.0f;
 8002d24:	2300      	movs	r3, #0
 8002d26:	9301      	str	r3, [sp, #4]
	if (LSM303AGR_ACC_GetAxesRaw(pObj, &data_raw) != LSM303AGR_OK) {
 8002d28:	a902      	add	r1, sp, #8
 8002d2a:	f7ff ffba 	bl	8002ca2 <LSM303AGR_ACC_GetAxesRaw>
 8002d2e:	bb70      	cbnz	r0, 8002d8e <LSM303AGR_ACC_GetAxes+0x72>
	if (LSM303AGR_ACC_GetSensitivity(pObj, &sensitivity) != LSM303AGR_OK) {
 8002d30:	a901      	add	r1, sp, #4
 8002d32:	4628      	mov	r0, r5
 8002d34:	f7ff ff58 	bl	8002be8 <LSM303AGR_ACC_GetSensitivity>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	bb58      	cbnz	r0, 8002d94 <LSM303AGR_ACC_GetAxes+0x78>
	Acceleration->x = (int32_t)((float)((float)data_raw.x * sensitivity));
 8002d3c:	f9bd 2008 	ldrsh.w	r2, [sp, #8]
 8002d40:	ee07 2a10 	vmov	s14, r2
 8002d44:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002d48:	eddd 7a01 	vldr	s15, [sp, #4]
 8002d4c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d50:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8002d54:	ed84 7a00 	vstr	s14, [r4]
	Acceleration->y = (int32_t)((float)((float)data_raw.y * sensitivity));
 8002d58:	f9bd 200a 	ldrsh.w	r2, [sp, #10]
 8002d5c:	ee07 2a10 	vmov	s14, r2
 8002d60:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002d64:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d68:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8002d6c:	ed84 7a01 	vstr	s14, [r4, #4]
	Acceleration->z = (int32_t)((float)((float)data_raw.z * sensitivity));
 8002d70:	f9bd 200c 	ldrsh.w	r2, [sp, #12]
 8002d74:	ee07 2a10 	vmov	s14, r2
 8002d78:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002d7c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d80:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002d84:	edc4 7a02 	vstr	s15, [r4, #8]
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	b005      	add	sp, #20
 8002d8c:	bd30      	pop	{r4, r5, pc}
		return LSM303AGR_ERROR;
 8002d8e:	f04f 33ff 	mov.w	r3, #4294967295
 8002d92:	e7f9      	b.n	8002d88 <LSM303AGR_ACC_GetAxes+0x6c>
		return LSM303AGR_ERROR;
 8002d94:	f04f 33ff 	mov.w	r3, #4294967295
 8002d98:	e7f6      	b.n	8002d88 <LSM303AGR_ACC_GetAxes+0x6c>

08002d9a <LSM303AGR_MAG_Enable>:
	if (pObj->mag_is_enabled == 1U) {
 8002d9a:	f890 3029 	ldrb.w	r3, [r0, #41]	; 0x29
 8002d9e:	2b01      	cmp	r3, #1
 8002da0:	d00c      	beq.n	8002dbc <LSM303AGR_MAG_Enable+0x22>
{
 8002da2:	b510      	push	{r4, lr}
 8002da4:	4604      	mov	r4, r0
	if (lsm303agr_mag_operating_mode_set(&(pObj->Ctx), LSM303AGR_CONTINUOUS_MODE) != LSM303AGR_OK) {
 8002da6:	2100      	movs	r1, #0
 8002da8:	301c      	adds	r0, #28
 8002daa:	f000 fa34 	bl	8003216 <lsm303agr_mag_operating_mode_set>
 8002dae:	4603      	mov	r3, r0
 8002db0:	b938      	cbnz	r0, 8002dc2 <LSM303AGR_MAG_Enable+0x28>
	pObj->mag_is_enabled = 1;
 8002db2:	2201      	movs	r2, #1
 8002db4:	f884 2029 	strb.w	r2, [r4, #41]	; 0x29
}
 8002db8:	4618      	mov	r0, r3
 8002dba:	bd10      	pop	{r4, pc}
		return LSM303AGR_OK;
 8002dbc:	2300      	movs	r3, #0
}
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	4770      	bx	lr
		return LSM303AGR_ERROR;
 8002dc2:	f04f 33ff 	mov.w	r3, #4294967295
 8002dc6:	e7f7      	b.n	8002db8 <LSM303AGR_MAG_Enable+0x1e>

08002dc8 <LSM303AGR_MAG_Disable>:
	if (pObj->mag_is_enabled == 0U) {
 8002dc8:	f890 3029 	ldrb.w	r3, [r0, #41]	; 0x29
 8002dcc:	b913      	cbnz	r3, 8002dd4 <LSM303AGR_MAG_Disable+0xc>
		return LSM303AGR_OK;
 8002dce:	2300      	movs	r3, #0
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	4770      	bx	lr
{
 8002dd4:	b510      	push	{r4, lr}
 8002dd6:	4604      	mov	r4, r0
	if (lsm303agr_mag_operating_mode_set(&(pObj->Ctx), LSM303AGR_POWER_DOWN) != LSM303AGR_OK) {
 8002dd8:	2102      	movs	r1, #2
 8002dda:	301c      	adds	r0, #28
 8002ddc:	f000 fa1b 	bl	8003216 <lsm303agr_mag_operating_mode_set>
 8002de0:	4603      	mov	r3, r0
 8002de2:	b920      	cbnz	r0, 8002dee <LSM303AGR_MAG_Disable+0x26>
	pObj->mag_is_enabled = 0;
 8002de4:	2200      	movs	r2, #0
 8002de6:	f884 2029 	strb.w	r2, [r4, #41]	; 0x29
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	bd10      	pop	{r4, pc}
		return LSM303AGR_ERROR;
 8002dee:	f04f 33ff 	mov.w	r3, #4294967295
 8002df2:	e7fa      	b.n	8002dea <LSM303AGR_MAG_Disable+0x22>

08002df4 <LSM303AGR_MAG_DeInit>:
{
 8002df4:	b510      	push	{r4, lr}
 8002df6:	4604      	mov	r4, r0
	if (LSM303AGR_MAG_Disable(pObj) != LSM303AGR_OK) {
 8002df8:	f7ff ffe6 	bl	8002dc8 <LSM303AGR_MAG_Disable>
 8002dfc:	b928      	cbnz	r0, 8002e0a <LSM303AGR_MAG_DeInit+0x16>
 8002dfe:	4603      	mov	r3, r0
	pObj->is_initialized = 0;
 8002e00:	2200      	movs	r2, #0
 8002e02:	f884 2028 	strb.w	r2, [r4, #40]	; 0x28
}
 8002e06:	4618      	mov	r0, r3
 8002e08:	bd10      	pop	{r4, pc}
		return LSM303AGR_ERROR;
 8002e0a:	f04f 33ff 	mov.w	r3, #4294967295
 8002e0e:	e7fa      	b.n	8002e06 <LSM303AGR_MAG_DeInit+0x12>

08002e10 <LSM303AGR_MAG_SetOutputDataRate>:
{
 8002e10:	b508      	push	{r3, lr}
		  : (Odr <= 20.000f) ? LSM303AGR_MG_ODR_20Hz
 8002e12:	eef2 7a04 	vmov.f32	s15, #36	; 0x41200000  10.0
 8002e16:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8002e1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e1e:	d90f      	bls.n	8002e40 <LSM303AGR_MAG_SetOutputDataRate+0x30>
 8002e20:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 8002e24:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8002e28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e2c:	d910      	bls.n	8002e50 <LSM303AGR_MAG_SetOutputDataRate+0x40>
 8002e2e:	eddf 7a0c 	vldr	s15, [pc, #48]	; 8002e60 <LSM303AGR_MAG_SetOutputDataRate+0x50>
 8002e32:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8002e36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e3a:	d80b      	bhi.n	8002e54 <LSM303AGR_MAG_SetOutputDataRate+0x44>
 8002e3c:	2102      	movs	r1, #2
 8002e3e:	e000      	b.n	8002e42 <LSM303AGR_MAG_SetOutputDataRate+0x32>
 8002e40:	2100      	movs	r1, #0
	if (lsm303agr_mag_data_rate_set(&(pObj->Ctx), new_odr) != LSM303AGR_OK) {
 8002e42:	301c      	adds	r0, #28
 8002e44:	f000 f9fe 	bl	8003244 <lsm303agr_mag_data_rate_set>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	b928      	cbnz	r0, 8002e58 <LSM303AGR_MAG_SetOutputDataRate+0x48>
}
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	bd08      	pop	{r3, pc}
		  : (Odr <= 20.000f) ? LSM303AGR_MG_ODR_20Hz
 8002e50:	2101      	movs	r1, #1
 8002e52:	e7f6      	b.n	8002e42 <LSM303AGR_MAG_SetOutputDataRate+0x32>
 8002e54:	2103      	movs	r1, #3
 8002e56:	e7f4      	b.n	8002e42 <LSM303AGR_MAG_SetOutputDataRate+0x32>
		return LSM303AGR_ERROR;
 8002e58:	f04f 33ff 	mov.w	r3, #4294967295
 8002e5c:	e7f6      	b.n	8002e4c <LSM303AGR_MAG_SetOutputDataRate+0x3c>
 8002e5e:	bf00      	nop
 8002e60:	42480000 	.word	0x42480000

08002e64 <LSM303AGR_MAG_Init>:
{
 8002e64:	b538      	push	{r3, r4, r5, lr}
 8002e66:	4605      	mov	r5, r0
	if (lsm303agr_mag_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM303AGR_OK) {
 8002e68:	f100 041c 	add.w	r4, r0, #28
 8002e6c:	2101      	movs	r1, #1
 8002e6e:	4620      	mov	r0, r4
 8002e70:	f000 fa0e 	bl	8003290 <lsm303agr_mag_block_data_update_set>
 8002e74:	b9a0      	cbnz	r0, 8002ea0 <LSM303AGR_MAG_Init+0x3c>
	if (lsm303agr_mag_operating_mode_set(&(pObj->Ctx), LSM303AGR_POWER_DOWN) != LSM303AGR_OK) {
 8002e76:	2102      	movs	r1, #2
 8002e78:	4620      	mov	r0, r4
 8002e7a:	f000 f9cc 	bl	8003216 <lsm303agr_mag_operating_mode_set>
 8002e7e:	b990      	cbnz	r0, 8002ea6 <LSM303AGR_MAG_Init+0x42>
	if (lsm303agr_mag_data_rate_set(&(pObj->Ctx), LSM303AGR_MG_ODR_100Hz) != LSM303AGR_OK) {
 8002e80:	2103      	movs	r1, #3
 8002e82:	4620      	mov	r0, r4
 8002e84:	f000 f9de 	bl	8003244 <lsm303agr_mag_data_rate_set>
 8002e88:	b980      	cbnz	r0, 8002eac <LSM303AGR_MAG_Init+0x48>
	if (lsm303agr_mag_self_test_set(&(pObj->Ctx), PROPERTY_DISABLE) != LSM303AGR_OK) {
 8002e8a:	2100      	movs	r1, #0
 8002e8c:	4620      	mov	r0, r4
 8002e8e:	f000 fa2b 	bl	80032e8 <lsm303agr_mag_self_test_set>
 8002e92:	4603      	mov	r3, r0
 8002e94:	b968      	cbnz	r0, 8002eb2 <LSM303AGR_MAG_Init+0x4e>
	pObj->is_initialized = 1;
 8002e96:	2201      	movs	r2, #1
 8002e98:	f885 2028 	strb.w	r2, [r5, #40]	; 0x28
}
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	bd38      	pop	{r3, r4, r5, pc}
		return LSM303AGR_ERROR;
 8002ea0:	f04f 33ff 	mov.w	r3, #4294967295
 8002ea4:	e7fa      	b.n	8002e9c <LSM303AGR_MAG_Init+0x38>
		return LSM303AGR_ERROR;
 8002ea6:	f04f 33ff 	mov.w	r3, #4294967295
 8002eaa:	e7f7      	b.n	8002e9c <LSM303AGR_MAG_Init+0x38>
		return LSM303AGR_ERROR;
 8002eac:	f04f 33ff 	mov.w	r3, #4294967295
 8002eb0:	e7f4      	b.n	8002e9c <LSM303AGR_MAG_Init+0x38>
		return LSM303AGR_ERROR;
 8002eb2:	f04f 33ff 	mov.w	r3, #4294967295
 8002eb6:	e7f1      	b.n	8002e9c <LSM303AGR_MAG_Init+0x38>

08002eb8 <LSM303AGR_MAG_ReadID>:
{
 8002eb8:	b508      	push	{r3, lr}
	if (lsm303agr_mag_device_id_get(&(pObj->Ctx), Id) != LSM303AGR_OK) {
 8002eba:	301c      	adds	r0, #28
 8002ebc:	f000 fa0d 	bl	80032da <lsm303agr_mag_device_id_get>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	b908      	cbnz	r0, 8002ec8 <LSM303AGR_MAG_ReadID+0x10>
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	bd08      	pop	{r3, pc}
		return LSM303AGR_ERROR;
 8002ec8:	f04f 33ff 	mov.w	r3, #4294967295
 8002ecc:	e7fa      	b.n	8002ec4 <LSM303AGR_MAG_ReadID+0xc>
	...

08002ed0 <LSM303AGR_MAG_GetOutputDataRate>:
{
 8002ed0:	b510      	push	{r4, lr}
 8002ed2:	b082      	sub	sp, #8
 8002ed4:	460c      	mov	r4, r1
	if (lsm303agr_mag_data_rate_get(&(pObj->Ctx), &odr_low_level) != LSM303AGR_OK) {
 8002ed6:	f10d 0107 	add.w	r1, sp, #7
 8002eda:	301c      	adds	r0, #28
 8002edc:	f000 f9c9 	bl	8003272 <lsm303agr_mag_data_rate_get>
 8002ee0:	b9b0      	cbnz	r0, 8002f10 <LSM303AGR_MAG_GetOutputDataRate+0x40>
 8002ee2:	4602      	mov	r2, r0
	switch (odr_low_level) {
 8002ee4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002ee8:	2b03      	cmp	r3, #3
 8002eea:	d814      	bhi.n	8002f16 <LSM303AGR_MAG_GetOutputDataRate+0x46>
 8002eec:	e8df f003 	tbb	[pc, r3]
 8002ef0:	0d0a0702 	.word	0x0d0a0702
		*Odr = 10.0f;
 8002ef4:	4b09      	ldr	r3, [pc, #36]	; (8002f1c <LSM303AGR_MAG_GetOutputDataRate+0x4c>)
 8002ef6:	6023      	str	r3, [r4, #0]
}
 8002ef8:	4610      	mov	r0, r2
 8002efa:	b002      	add	sp, #8
 8002efc:	bd10      	pop	{r4, pc}
		*Odr = 20.0f;
 8002efe:	4b08      	ldr	r3, [pc, #32]	; (8002f20 <LSM303AGR_MAG_GetOutputDataRate+0x50>)
 8002f00:	6023      	str	r3, [r4, #0]
		break;
 8002f02:	e7f9      	b.n	8002ef8 <LSM303AGR_MAG_GetOutputDataRate+0x28>
		*Odr = 50.0f;
 8002f04:	4b07      	ldr	r3, [pc, #28]	; (8002f24 <LSM303AGR_MAG_GetOutputDataRate+0x54>)
 8002f06:	6023      	str	r3, [r4, #0]
		break;
 8002f08:	e7f6      	b.n	8002ef8 <LSM303AGR_MAG_GetOutputDataRate+0x28>
		*Odr = 100.0f;
 8002f0a:	4b07      	ldr	r3, [pc, #28]	; (8002f28 <LSM303AGR_MAG_GetOutputDataRate+0x58>)
 8002f0c:	6023      	str	r3, [r4, #0]
		break;
 8002f0e:	e7f3      	b.n	8002ef8 <LSM303AGR_MAG_GetOutputDataRate+0x28>
		return LSM303AGR_ERROR;
 8002f10:	f04f 32ff 	mov.w	r2, #4294967295
 8002f14:	e7f0      	b.n	8002ef8 <LSM303AGR_MAG_GetOutputDataRate+0x28>
		ret = LSM303AGR_ERROR;
 8002f16:	f04f 32ff 	mov.w	r2, #4294967295
 8002f1a:	e7ed      	b.n	8002ef8 <LSM303AGR_MAG_GetOutputDataRate+0x28>
 8002f1c:	41200000 	.word	0x41200000
 8002f20:	41a00000 	.word	0x41a00000
 8002f24:	42480000 	.word	0x42480000
 8002f28:	42c80000 	.word	0x42c80000

08002f2c <LSM303AGR_MAG_GetAxesRaw>:
{
 8002f2c:	b510      	push	{r4, lr}
 8002f2e:	b082      	sub	sp, #8
 8002f30:	460c      	mov	r4, r1
	if (lsm303agr_magnetic_raw_get(&(pObj->Ctx), data_raw.u8bit) != LSM303AGR_OK) {
 8002f32:	4669      	mov	r1, sp
 8002f34:	301c      	adds	r0, #28
 8002f36:	f000 f9c2 	bl	80032be <lsm303agr_magnetic_raw_get>
 8002f3a:	b960      	cbnz	r0, 8002f56 <LSM303AGR_MAG_GetAxesRaw+0x2a>
 8002f3c:	4603      	mov	r3, r0
	Value->x = data_raw.i16bit[0];
 8002f3e:	f9bd 2000 	ldrsh.w	r2, [sp]
 8002f42:	8022      	strh	r2, [r4, #0]
	Value->y = data_raw.i16bit[1];
 8002f44:	f9bd 2002 	ldrsh.w	r2, [sp, #2]
 8002f48:	8062      	strh	r2, [r4, #2]
	Value->z = data_raw.i16bit[2];
 8002f4a:	f9bd 2004 	ldrsh.w	r2, [sp, #4]
 8002f4e:	80a2      	strh	r2, [r4, #4]
}
 8002f50:	4618      	mov	r0, r3
 8002f52:	b002      	add	sp, #8
 8002f54:	bd10      	pop	{r4, pc}
		return LSM303AGR_ERROR;
 8002f56:	f04f 33ff 	mov.w	r3, #4294967295
 8002f5a:	e7f9      	b.n	8002f50 <LSM303AGR_MAG_GetAxesRaw+0x24>

08002f5c <LSM303AGR_MAG_GetAxes>:
{
 8002f5c:	b570      	push	{r4, r5, r6, lr}
 8002f5e:	b084      	sub	sp, #16
 8002f60:	4606      	mov	r6, r0
 8002f62:	460c      	mov	r4, r1
	if (lsm303agr_magnetic_raw_get(&(pObj->Ctx), data_raw.u8bit) != LSM303AGR_OK) {
 8002f64:	a902      	add	r1, sp, #8
 8002f66:	301c      	adds	r0, #28
 8002f68:	f000 f9a9 	bl	80032be <lsm303agr_magnetic_raw_get>
 8002f6c:	bb68      	cbnz	r0, 8002fca <LSM303AGR_MAG_GetAxes+0x6e>
 8002f6e:	4605      	mov	r5, r0
	(void)LSM303AGR_MAG_GetSensitivity(pObj, &sensitivity);
 8002f70:	a901      	add	r1, sp, #4
 8002f72:	4630      	mov	r0, r6
 8002f74:	f7ff fbae 	bl	80026d4 <LSM303AGR_MAG_GetSensitivity>
	MagneticField->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 8002f78:	f9bd 3008 	ldrsh.w	r3, [sp, #8]
 8002f7c:	ee07 3a10 	vmov	s14, r3
 8002f80:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002f84:	eddd 7a01 	vldr	s15, [sp, #4]
 8002f88:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f8c:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8002f90:	ed84 7a00 	vstr	s14, [r4]
	MagneticField->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 8002f94:	f9bd 300a 	ldrsh.w	r3, [sp, #10]
 8002f98:	ee07 3a10 	vmov	s14, r3
 8002f9c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002fa0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002fa4:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8002fa8:	ed84 7a01 	vstr	s14, [r4, #4]
	MagneticField->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 8002fac:	f9bd 300c 	ldrsh.w	r3, [sp, #12]
 8002fb0:	ee07 3a10 	vmov	s14, r3
 8002fb4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002fb8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002fbc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002fc0:	edc4 7a02 	vstr	s15, [r4, #8]
}
 8002fc4:	4628      	mov	r0, r5
 8002fc6:	b004      	add	sp, #16
 8002fc8:	bd70      	pop	{r4, r5, r6, pc}
		return LSM303AGR_ERROR;
 8002fca:	f04f 35ff 	mov.w	r5, #4294967295
 8002fce:	e7f9      	b.n	8002fc4 <LSM303AGR_MAG_GetAxes+0x68>

08002fd0 <LSM303AGR_ACC_Write_Reg>:
{
 8002fd0:	b510      	push	{r4, lr}
 8002fd2:	b082      	sub	sp, #8
 8002fd4:	ac02      	add	r4, sp, #8
 8002fd6:	f804 2d01 	strb.w	r2, [r4, #-1]!
	if (lsm303agr_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LSM303AGR_OK) {
 8002fda:	2301      	movs	r3, #1
 8002fdc:	4622      	mov	r2, r4
 8002fde:	301c      	adds	r0, #28
 8002fe0:	f000 f887 	bl	80030f2 <lsm303agr_write_reg>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	b910      	cbnz	r0, 8002fee <LSM303AGR_ACC_Write_Reg+0x1e>
}
 8002fe8:	4618      	mov	r0, r3
 8002fea:	b002      	add	sp, #8
 8002fec:	bd10      	pop	{r4, pc}
		return LSM303AGR_ERROR;
 8002fee:	f04f 33ff 	mov.w	r3, #4294967295
 8002ff2:	e7f9      	b.n	8002fe8 <LSM303AGR_ACC_Write_Reg+0x18>

08002ff4 <LSM303AGR_ACC_RegisterBusIO>:
	if (pObj == NULL) {
 8002ff4:	2800      	cmp	r0, #0
 8002ff6:	d02c      	beq.n	8003052 <LSM303AGR_ACC_RegisterBusIO+0x5e>
{
 8002ff8:	b510      	push	{r4, lr}
 8002ffa:	4604      	mov	r4, r0
		pObj->IO.Init = pIO->Init;
 8002ffc:	680a      	ldr	r2, [r1, #0]
 8002ffe:	6002      	str	r2, [r0, #0]
		pObj->IO.DeInit = pIO->DeInit;
 8003000:	6848      	ldr	r0, [r1, #4]
 8003002:	6060      	str	r0, [r4, #4]
		pObj->IO.BusType = pIO->BusType;
 8003004:	6888      	ldr	r0, [r1, #8]
 8003006:	60a0      	str	r0, [r4, #8]
		pObj->IO.Address = pIO->Address;
 8003008:	7b08      	ldrb	r0, [r1, #12]
 800300a:	7320      	strb	r0, [r4, #12]
		pObj->IO.WriteReg = pIO->WriteReg;
 800300c:	6908      	ldr	r0, [r1, #16]
 800300e:	6120      	str	r0, [r4, #16]
		pObj->IO.ReadReg = pIO->ReadReg;
 8003010:	6948      	ldr	r0, [r1, #20]
 8003012:	6160      	str	r0, [r4, #20]
		pObj->IO.GetTick = pIO->GetTick;
 8003014:	6989      	ldr	r1, [r1, #24]
 8003016:	61a1      	str	r1, [r4, #24]
		pObj->Ctx.read_reg = ReadAccRegWrap;
 8003018:	4913      	ldr	r1, [pc, #76]	; (8003068 <LSM303AGR_ACC_RegisterBusIO+0x74>)
 800301a:	6221      	str	r1, [r4, #32]
		pObj->Ctx.write_reg = WriteAccRegWrap;
 800301c:	4913      	ldr	r1, [pc, #76]	; (800306c <LSM303AGR_ACC_RegisterBusIO+0x78>)
 800301e:	61e1      	str	r1, [r4, #28]
		pObj->Ctx.handle = pObj;
 8003020:	6264      	str	r4, [r4, #36]	; 0x24
		if (pObj->IO.Init == NULL) {
 8003022:	b1d2      	cbz	r2, 800305a <LSM303AGR_ACC_RegisterBusIO+0x66>
		}else if (pObj->IO.Init() != LSM303AGR_OK) {
 8003024:	4790      	blx	r2
 8003026:	4603      	mov	r3, r0
 8003028:	b9d0      	cbnz	r0, 8003060 <LSM303AGR_ACC_RegisterBusIO+0x6c>
			if (pObj->IO.BusType == LSM303AGR_SPI_3WIRES_BUS) { /* SPI 3-Wires */
 800302a:	68a2      	ldr	r2, [r4, #8]
 800302c:	2a01      	cmp	r2, #1
 800302e:	d001      	beq.n	8003034 <LSM303AGR_ACC_RegisterBusIO+0x40>
}
 8003030:	4618      	mov	r0, r3
 8003032:	bd10      	pop	{r4, pc}
				if (pObj->is_initialized == 0U) {
 8003034:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 8003038:	2a00      	cmp	r2, #0
 800303a:	d1f9      	bne.n	8003030 <LSM303AGR_ACC_RegisterBusIO+0x3c>
					if (LSM303AGR_ACC_Write_Reg(pObj, LSM303AGR_CTRL_REG4_A, data) != LSM303AGR_OK) {
 800303c:	2201      	movs	r2, #1
 800303e:	2123      	movs	r1, #35	; 0x23
 8003040:	4620      	mov	r0, r4
 8003042:	f7ff ffc5 	bl	8002fd0 <LSM303AGR_ACC_Write_Reg>
 8003046:	4603      	mov	r3, r0
 8003048:	2800      	cmp	r0, #0
 800304a:	d0f1      	beq.n	8003030 <LSM303AGR_ACC_RegisterBusIO+0x3c>
						return LSM303AGR_ERROR;
 800304c:	f04f 33ff 	mov.w	r3, #4294967295
 8003050:	e7ee      	b.n	8003030 <LSM303AGR_ACC_RegisterBusIO+0x3c>
		ret = LSM303AGR_ERROR;
 8003052:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003056:	4618      	mov	r0, r3
 8003058:	4770      	bx	lr
			ret = LSM303AGR_ERROR;
 800305a:	f04f 33ff 	mov.w	r3, #4294967295
 800305e:	e7e7      	b.n	8003030 <LSM303AGR_ACC_RegisterBusIO+0x3c>
			ret = LSM303AGR_ERROR;
 8003060:	f04f 33ff 	mov.w	r3, #4294967295
 8003064:	e7e4      	b.n	8003030 <LSM303AGR_ACC_RegisterBusIO+0x3c>
 8003066:	bf00      	nop
 8003068:	08002771 	.word	0x08002771
 800306c:	0800278f 	.word	0x0800278f

08003070 <LSM303AGR_MAG_RegisterBusIO>:
	if (pObj == NULL) {
 8003070:	2800      	cmp	r0, #0
 8003072:	d02a      	beq.n	80030ca <LSM303AGR_MAG_RegisterBusIO+0x5a>
{
 8003074:	b510      	push	{r4, lr}
 8003076:	4604      	mov	r4, r0
		pObj->IO.Init = pIO->Init;
 8003078:	680a      	ldr	r2, [r1, #0]
 800307a:	6002      	str	r2, [r0, #0]
		pObj->IO.DeInit = pIO->DeInit;
 800307c:	6848      	ldr	r0, [r1, #4]
 800307e:	6060      	str	r0, [r4, #4]
		pObj->IO.BusType = pIO->BusType;
 8003080:	6888      	ldr	r0, [r1, #8]
 8003082:	60a0      	str	r0, [r4, #8]
		pObj->IO.Address = pIO->Address;
 8003084:	7b08      	ldrb	r0, [r1, #12]
 8003086:	7320      	strb	r0, [r4, #12]
		pObj->IO.WriteReg = pIO->WriteReg;
 8003088:	6908      	ldr	r0, [r1, #16]
 800308a:	6120      	str	r0, [r4, #16]
		pObj->IO.ReadReg = pIO->ReadReg;
 800308c:	6948      	ldr	r0, [r1, #20]
 800308e:	6160      	str	r0, [r4, #20]
		pObj->IO.GetTick = pIO->GetTick;
 8003090:	6989      	ldr	r1, [r1, #24]
 8003092:	61a1      	str	r1, [r4, #24]
		pObj->Ctx.read_reg = ReadMagRegWrap;
 8003094:	4912      	ldr	r1, [pc, #72]	; (80030e0 <LSM303AGR_MAG_RegisterBusIO+0x70>)
 8003096:	6221      	str	r1, [r4, #32]
		pObj->Ctx.write_reg = WriteMagRegWrap;
 8003098:	4912      	ldr	r1, [pc, #72]	; (80030e4 <LSM303AGR_MAG_RegisterBusIO+0x74>)
 800309a:	61e1      	str	r1, [r4, #28]
		pObj->Ctx.handle = pObj;
 800309c:	6264      	str	r4, [r4, #36]	; 0x24
		if (pObj->IO.Init == NULL) {
 800309e:	b1c2      	cbz	r2, 80030d2 <LSM303AGR_MAG_RegisterBusIO+0x62>
		}else if (pObj->IO.Init() != LSM303AGR_OK) {
 80030a0:	4790      	blx	r2
 80030a2:	4603      	mov	r3, r0
 80030a4:	b9c0      	cbnz	r0, 80030d8 <LSM303AGR_MAG_RegisterBusIO+0x68>
			if (pObj->IO.BusType != LSM303AGR_I2C_BUS) { /* If the bus type is not I2C */
 80030a6:	68a2      	ldr	r2, [r4, #8]
 80030a8:	b112      	cbz	r2, 80030b0 <LSM303AGR_MAG_RegisterBusIO+0x40>
				if (pObj->is_initialized == 0U) {
 80030aa:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 80030ae:	b10a      	cbz	r2, 80030b4 <LSM303AGR_MAG_RegisterBusIO+0x44>
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	bd10      	pop	{r4, pc}
					if (lsm303agr_mag_i2c_interface_set(&(pObj->Ctx), LSM303AGR_I2C_DISABLE) != LSM303AGR_OK) {
 80030b4:	2101      	movs	r1, #1
 80030b6:	f104 001c 	add.w	r0, r4, #28
 80030ba:	f000 f943 	bl	8003344 <lsm303agr_mag_i2c_interface_set>
 80030be:	4603      	mov	r3, r0
 80030c0:	2800      	cmp	r0, #0
 80030c2:	d0f5      	beq.n	80030b0 <LSM303AGR_MAG_RegisterBusIO+0x40>
						return LSM303AGR_ERROR;
 80030c4:	f04f 33ff 	mov.w	r3, #4294967295
 80030c8:	e7f2      	b.n	80030b0 <LSM303AGR_MAG_RegisterBusIO+0x40>
		ret = LSM303AGR_ERROR;
 80030ca:	f04f 33ff 	mov.w	r3, #4294967295
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	4770      	bx	lr
			ret = LSM303AGR_ERROR;
 80030d2:	f04f 33ff 	mov.w	r3, #4294967295
 80030d6:	e7eb      	b.n	80030b0 <LSM303AGR_MAG_RegisterBusIO+0x40>
			ret = LSM303AGR_ERROR;
 80030d8:	f04f 33ff 	mov.w	r3, #4294967295
 80030dc:	e7e8      	b.n	80030b0 <LSM303AGR_MAG_RegisterBusIO+0x40>
 80030de:	bf00      	nop
 80030e0:	080027ad 	.word	0x080027ad
 80030e4:	080027cb 	.word	0x080027cb

080030e8 <lsm303agr_read_reg>:
 * @param  uint16_t len: number of consecutive register to read
 *
 */
int32_t lsm303agr_read_reg(lsm303agr_ctx_t *ctx, uint8_t reg, uint8_t *data,
			   uint16_t len)
{
 80030e8:	b510      	push	{r4, lr}
	return ctx->read_reg(ctx->handle, reg, data, len);
 80030ea:	6844      	ldr	r4, [r0, #4]
 80030ec:	6880      	ldr	r0, [r0, #8]
 80030ee:	47a0      	blx	r4
}
 80030f0:	bd10      	pop	{r4, pc}

080030f2 <lsm303agr_write_reg>:
 * @param  uint16_t len: number of consecutive register to write
 *
 */
int32_t lsm303agr_write_reg(lsm303agr_ctx_t *ctx, uint8_t reg, uint8_t *data,
			    uint16_t len)
{
 80030f2:	b510      	push	{r4, lr}
	return ctx->write_reg(ctx->handle, reg, data, len);
 80030f4:	6804      	ldr	r4, [r0, #0]
 80030f6:	6880      	ldr	r0, [r0, #8]
 80030f8:	47a0      	blx	r4
}
 80030fa:	bd10      	pop	{r4, pc}

080030fc <lsm303agr_xl_operating_mode_get>:
 *                                  reg CTRL_REG4_AG1_A
 *
 */
int32_t lsm303agr_xl_operating_mode_get(lsm303agr_ctx_t *ctx,
					lsm303agr_op_md_a_t *val)
{
 80030fc:	b570      	push	{r4, r5, r6, lr}
 80030fe:	b082      	sub	sp, #8
 8003100:	4605      	mov	r5, r0
 8003102:	460e      	mov	r6, r1
	lsm303agr_reg_t reg;
	int32_t mm_error;
	uint8_t lpen, hr;

	mm_error = lsm303agr_read_reg(ctx, LSM303AGR_CTRL_REG1_A, &reg.byte, 1);
 8003104:	2301      	movs	r3, #1
 8003106:	aa01      	add	r2, sp, #4
 8003108:	2120      	movs	r1, #32
 800310a:	f7ff ffed 	bl	80030e8 <lsm303agr_read_reg>
	lpen = reg.ctrl_reg1_a.lpen;
 800310e:	f89d 4004 	ldrb.w	r4, [sp, #4]
 8003112:	f3c4 04c0 	ubfx	r4, r4, #3, #1
	mm_error = lsm303agr_read_reg(ctx, LSM303AGR_CTRL_REG4_A, &reg.byte, 1);
 8003116:	2301      	movs	r3, #1
 8003118:	aa01      	add	r2, sp, #4
 800311a:	2123      	movs	r1, #35	; 0x23
 800311c:	4628      	mov	r0, r5
 800311e:	f7ff ffe3 	bl	80030e8 <lsm303agr_read_reg>
	hr = reg.ctrl_reg4_a.hr;
 8003122:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8003126:	f3c3 03c0 	ubfx	r3, r3, #3, #1

	if (lpen) {
 800312a:	b91c      	cbnz	r4, 8003134 <lsm303agr_xl_operating_mode_get+0x38>
		*val = LSM303AGR_LP_8bit;
	}else if (hr) {
 800312c:	b933      	cbnz	r3, 800313c <lsm303agr_xl_operating_mode_get+0x40>
		*val = LSM303AGR_HR_12bit;
	}else {
		*val = LSM303AGR_NM_10bit;
 800312e:	2301      	movs	r3, #1
 8003130:	7033      	strb	r3, [r6, #0]
	}

	return mm_error;
 8003132:	e001      	b.n	8003138 <lsm303agr_xl_operating_mode_get+0x3c>
		*val = LSM303AGR_LP_8bit;
 8003134:	2302      	movs	r3, #2
 8003136:	7033      	strb	r3, [r6, #0]
}
 8003138:	b002      	add	sp, #8
 800313a:	bd70      	pop	{r4, r5, r6, pc}
		*val = LSM303AGR_HR_12bit;
 800313c:	2300      	movs	r3, #0
 800313e:	7033      	strb	r3, [r6, #0]
 8003140:	e7fa      	b.n	8003138 <lsm303agr_xl_operating_mode_get+0x3c>

08003142 <lsm303agr_xl_data_rate_set>:
 * @param  lsm303agr_odr_a_t: change the values of odr in reg CTRL_REG1_A
 *
 */
int32_t lsm303agr_xl_data_rate_set(lsm303agr_ctx_t *ctx,
				   lsm303agr_odr_a_t val)
{
 8003142:	b530      	push	{r4, r5, lr}
 8003144:	b083      	sub	sp, #12
 8003146:	4604      	mov	r4, r0
 8003148:	460d      	mov	r5, r1
	lsm303agr_reg_t reg;
	int32_t mm_error;

	mm_error = lsm303agr_read_reg(ctx, LSM303AGR_CTRL_REG1_A,
 800314a:	2301      	movs	r3, #1
 800314c:	aa01      	add	r2, sp, #4
 800314e:	2120      	movs	r1, #32
 8003150:	f7ff ffca 	bl	80030e8 <lsm303agr_read_reg>
				      &reg.byte, 1);
	reg.ctrl_reg1_a.odr = val;
 8003154:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8003158:	f365 1307 	bfi	r3, r5, #4, #4
 800315c:	f88d 3004 	strb.w	r3, [sp, #4]
	mm_error = lsm303agr_write_reg(ctx, LSM303AGR_CTRL_REG1_A,
 8003160:	2301      	movs	r3, #1
 8003162:	aa01      	add	r2, sp, #4
 8003164:	2120      	movs	r1, #32
 8003166:	4620      	mov	r0, r4
 8003168:	f7ff ffc3 	bl	80030f2 <lsm303agr_write_reg>
				       &reg.byte, 1);

	return mm_error;
}
 800316c:	b003      	add	sp, #12
 800316e:	bd30      	pop	{r4, r5, pc}

08003170 <lsm303agr_xl_data_rate_get>:
 * @param  lsm303agr_odr_a_t: Get the values of odr in reg CTRL_REG1_A
 *
 */
int32_t lsm303agr_xl_data_rate_get(lsm303agr_ctx_t *ctx,
				   lsm303agr_odr_a_t *val)
{
 8003170:	b510      	push	{r4, lr}
 8003172:	b082      	sub	sp, #8
 8003174:	460c      	mov	r4, r1
	lsm303agr_reg_t reg;
	int32_t mm_error;

	mm_error = lsm303agr_read_reg(ctx, LSM303AGR_CTRL_REG1_A, &reg.byte, 1);
 8003176:	2301      	movs	r3, #1
 8003178:	aa01      	add	r2, sp, #4
 800317a:	2120      	movs	r1, #32
 800317c:	f7ff ffb4 	bl	80030e8 <lsm303agr_read_reg>
	*val = (lsm303agr_odr_a_t)reg.ctrl_reg1_a.odr;
 8003180:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8003184:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003188:	7023      	strb	r3, [r4, #0]

	return mm_error;
}
 800318a:	b002      	add	sp, #8
 800318c:	bd10      	pop	{r4, pc}

0800318e <lsm303agr_xl_full_scale_set>:
 * @param  lsm303agr_fs_a_t: change the values of fs in reg CTRL_REG4_A
 *
 */
int32_t lsm303agr_xl_full_scale_set(lsm303agr_ctx_t *ctx,
				    lsm303agr_fs_a_t val)
{
 800318e:	b530      	push	{r4, r5, lr}
 8003190:	b083      	sub	sp, #12
 8003192:	4604      	mov	r4, r0
 8003194:	460d      	mov	r5, r1
	lsm303agr_reg_t reg;
	int32_t mm_error;

	mm_error = lsm303agr_read_reg(ctx, LSM303AGR_CTRL_REG4_A, &reg.byte, 1);
 8003196:	2301      	movs	r3, #1
 8003198:	aa01      	add	r2, sp, #4
 800319a:	2123      	movs	r1, #35	; 0x23
 800319c:	f7ff ffa4 	bl	80030e8 <lsm303agr_read_reg>
	reg.ctrl_reg4_a.fs = val;
 80031a0:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80031a4:	f365 1305 	bfi	r3, r5, #4, #2
 80031a8:	f88d 3004 	strb.w	r3, [sp, #4]
	mm_error = lsm303agr_write_reg(ctx, LSM303AGR_CTRL_REG4_A, &reg.byte, 1);
 80031ac:	2301      	movs	r3, #1
 80031ae:	aa01      	add	r2, sp, #4
 80031b0:	2123      	movs	r1, #35	; 0x23
 80031b2:	4620      	mov	r0, r4
 80031b4:	f7ff ff9d 	bl	80030f2 <lsm303agr_write_reg>

	return mm_error;
}
 80031b8:	b003      	add	sp, #12
 80031ba:	bd30      	pop	{r4, r5, pc}

080031bc <lsm303agr_xl_full_scale_get>:
 * @param  lsm303agr_fs_a_t: Get the values of fs in reg CTRL_REG4_A
 *
 */
int32_t lsm303agr_xl_full_scale_get(lsm303agr_ctx_t *ctx,
				    lsm303agr_fs_a_t *val)
{
 80031bc:	b510      	push	{r4, lr}
 80031be:	b082      	sub	sp, #8
 80031c0:	460c      	mov	r4, r1
	lsm303agr_reg_t reg;
	int32_t mm_error;

	mm_error = lsm303agr_read_reg(ctx, LSM303AGR_CTRL_REG4_A, &reg.byte, 1);
 80031c2:	2301      	movs	r3, #1
 80031c4:	aa01      	add	r2, sp, #4
 80031c6:	2123      	movs	r1, #35	; 0x23
 80031c8:	f7ff ff8e 	bl	80030e8 <lsm303agr_read_reg>
	*val = (lsm303agr_fs_a_t)reg.ctrl_reg4_a.fs;
 80031cc:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80031d0:	f3c3 1301 	ubfx	r3, r3, #4, #2
 80031d4:	7023      	strb	r3, [r4, #0]

	return mm_error;
}
 80031d6:	b002      	add	sp, #8
 80031d8:	bd10      	pop	{r4, pc}

080031da <lsm303agr_xl_block_data_update_set>:
 * @param  uint8_t val: change the values of bdu in reg CTRL_REG4_A
 *
 */
int32_t lsm303agr_xl_block_data_update_set(lsm303agr_ctx_t *ctx,
					   uint8_t val)
{
 80031da:	b530      	push	{r4, r5, lr}
 80031dc:	b083      	sub	sp, #12
 80031de:	4604      	mov	r4, r0
 80031e0:	460d      	mov	r5, r1
	lsm303agr_reg_t reg;
	int32_t mm_error;

	mm_error = lsm303agr_read_reg(ctx, LSM303AGR_CTRL_REG4_A, &reg.byte, 1);
 80031e2:	2301      	movs	r3, #1
 80031e4:	aa01      	add	r2, sp, #4
 80031e6:	2123      	movs	r1, #35	; 0x23
 80031e8:	f7ff ff7e 	bl	80030e8 <lsm303agr_read_reg>
	reg.ctrl_reg4_a.bdu = val;
 80031ec:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80031f0:	f365 13c7 	bfi	r3, r5, #7, #1
 80031f4:	f88d 3004 	strb.w	r3, [sp, #4]
	mm_error = lsm303agr_write_reg(ctx, LSM303AGR_CTRL_REG4_A, &reg.byte, 1);
 80031f8:	2301      	movs	r3, #1
 80031fa:	aa01      	add	r2, sp, #4
 80031fc:	2123      	movs	r1, #35	; 0x23
 80031fe:	4620      	mov	r0, r4
 8003200:	f7ff ff77 	bl	80030f2 <lsm303agr_write_reg>

	return mm_error;
}
 8003204:	b003      	add	sp, #12
 8003206:	bd30      	pop	{r4, r5, pc}

08003208 <lsm303agr_acceleration_raw_get>:
 * @param  lsm303agr_ctx_t *ctx: read / write interface definitions
 * @param  uint8_t * : buffer that stores data read
 *
 */
int32_t lsm303agr_acceleration_raw_get(lsm303agr_ctx_t *ctx, uint8_t *buff)
{
 8003208:	b508      	push	{r3, lr}
	return lsm303agr_read_reg(ctx, LSM303AGR_OUT_X_L_A, buff, 6);
 800320a:	2306      	movs	r3, #6
 800320c:	460a      	mov	r2, r1
 800320e:	2128      	movs	r1, #40	; 0x28
 8003210:	f7ff ff6a 	bl	80030e8 <lsm303agr_read_reg>
}
 8003214:	bd08      	pop	{r3, pc}

08003216 <lsm303agr_mag_operating_mode_set>:
 * @param  lsm303agr_md_t: change the values of md in reg CFG_REG_A_M
 *
 */
int32_t lsm303agr_mag_operating_mode_set(lsm303agr_ctx_t *ctx,
					 lsm303agr_md_m_t val)
{
 8003216:	b530      	push	{r4, r5, lr}
 8003218:	b083      	sub	sp, #12
 800321a:	4604      	mov	r4, r0
 800321c:	460d      	mov	r5, r1
	lsm303agr_reg_t reg;
	int32_t mm_error;

	mm_error = lsm303agr_read_reg(ctx, LSM303AGR_CFG_REG_A_M, &reg.byte, 1);
 800321e:	2301      	movs	r3, #1
 8003220:	aa01      	add	r2, sp, #4
 8003222:	2160      	movs	r1, #96	; 0x60
 8003224:	f7ff ff60 	bl	80030e8 <lsm303agr_read_reg>
	reg.cfg_reg_a_m.md = val;
 8003228:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800322c:	f365 0301 	bfi	r3, r5, #0, #2
 8003230:	f88d 3004 	strb.w	r3, [sp, #4]
	mm_error = lsm303agr_write_reg(ctx, LSM303AGR_CFG_REG_A_M, &reg.byte, 1);
 8003234:	2301      	movs	r3, #1
 8003236:	aa01      	add	r2, sp, #4
 8003238:	2160      	movs	r1, #96	; 0x60
 800323a:	4620      	mov	r0, r4
 800323c:	f7ff ff59 	bl	80030f2 <lsm303agr_write_reg>

	return mm_error;
}
 8003240:	b003      	add	sp, #12
 8003242:	bd30      	pop	{r4, r5, pc}

08003244 <lsm303agr_mag_data_rate_set>:
 * @param  lsm303agr_mg_odr_m_t: change the values of odr in reg CFG_REG_A_M
 *
 */
int32_t lsm303agr_mag_data_rate_set(lsm303agr_ctx_t *ctx,
				    lsm303agr_mg_odr_m_t val)
{
 8003244:	b530      	push	{r4, r5, lr}
 8003246:	b083      	sub	sp, #12
 8003248:	4604      	mov	r4, r0
 800324a:	460d      	mov	r5, r1
	lsm303agr_reg_t reg;
	int32_t mm_error;

	mm_error = lsm303agr_read_reg(ctx, LSM303AGR_CFG_REG_A_M, &reg.byte, 1);
 800324c:	2301      	movs	r3, #1
 800324e:	aa01      	add	r2, sp, #4
 8003250:	2160      	movs	r1, #96	; 0x60
 8003252:	f7ff ff49 	bl	80030e8 <lsm303agr_read_reg>
	reg.cfg_reg_a_m.odr = val;
 8003256:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800325a:	f365 0383 	bfi	r3, r5, #2, #2
 800325e:	f88d 3004 	strb.w	r3, [sp, #4]
	mm_error = lsm303agr_write_reg(ctx, LSM303AGR_CFG_REG_A_M, &reg.byte, 1);
 8003262:	2301      	movs	r3, #1
 8003264:	aa01      	add	r2, sp, #4
 8003266:	2160      	movs	r1, #96	; 0x60
 8003268:	4620      	mov	r0, r4
 800326a:	f7ff ff42 	bl	80030f2 <lsm303agr_write_reg>

	return mm_error;
}
 800326e:	b003      	add	sp, #12
 8003270:	bd30      	pop	{r4, r5, pc}

08003272 <lsm303agr_mag_data_rate_get>:
 * @param  lsm303agr_mg_odr_m_tv: Get the values of odr in reg CFG_REG_A_M
 *
 */
int32_t lsm303agr_mag_data_rate_get(lsm303agr_ctx_t *ctx,
				    lsm303agr_mg_odr_m_t *val)
{
 8003272:	b510      	push	{r4, lr}
 8003274:	b082      	sub	sp, #8
 8003276:	460c      	mov	r4, r1
	lsm303agr_reg_t reg;
	int32_t mm_error;

	mm_error = lsm303agr_read_reg(ctx, LSM303AGR_CFG_REG_A_M, &reg.byte, 1);
 8003278:	2301      	movs	r3, #1
 800327a:	aa01      	add	r2, sp, #4
 800327c:	2160      	movs	r1, #96	; 0x60
 800327e:	f7ff ff33 	bl	80030e8 <lsm303agr_read_reg>
	*val = (lsm303agr_mg_odr_m_t)reg.cfg_reg_a_m.odr;
 8003282:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8003286:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800328a:	7023      	strb	r3, [r4, #0]

	return mm_error;
}
 800328c:	b002      	add	sp, #8
 800328e:	bd10      	pop	{r4, pc}

08003290 <lsm303agr_mag_block_data_update_set>:
 * @param  uint8_t val: change the values of bdu in reg CFG_REG_C_M
 *
 */
int32_t lsm303agr_mag_block_data_update_set(lsm303agr_ctx_t *ctx,
					    uint8_t val)
{
 8003290:	b530      	push	{r4, r5, lr}
 8003292:	b083      	sub	sp, #12
 8003294:	4604      	mov	r4, r0
 8003296:	460d      	mov	r5, r1
	lsm303agr_reg_t reg;
	int32_t mm_error;

	mm_error = lsm303agr_read_reg(ctx, LSM303AGR_CFG_REG_C_M, &reg.byte, 1);
 8003298:	2301      	movs	r3, #1
 800329a:	aa01      	add	r2, sp, #4
 800329c:	2162      	movs	r1, #98	; 0x62
 800329e:	f7ff ff23 	bl	80030e8 <lsm303agr_read_reg>
	reg.cfg_reg_c_m.bdu = val;
 80032a2:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80032a6:	f365 1304 	bfi	r3, r5, #4, #1
 80032aa:	f88d 3004 	strb.w	r3, [sp, #4]
	mm_error = lsm303agr_write_reg(ctx, LSM303AGR_CFG_REG_C_M, &reg.byte, 1);
 80032ae:	2301      	movs	r3, #1
 80032b0:	aa01      	add	r2, sp, #4
 80032b2:	2162      	movs	r1, #98	; 0x62
 80032b4:	4620      	mov	r0, r4
 80032b6:	f7ff ff1c 	bl	80030f2 <lsm303agr_write_reg>

	return mm_error;
}
 80032ba:	b003      	add	sp, #12
 80032bc:	bd30      	pop	{r4, r5, pc}

080032be <lsm303agr_magnetic_raw_get>:
 * @param  lsm303agr_ctx_t *ctx: read / write interface definitions
 * @param  uint8_t * : buffer that stores data read
 *
 */
int32_t lsm303agr_magnetic_raw_get(lsm303agr_ctx_t *ctx, uint8_t *buff)
{
 80032be:	b508      	push	{r3, lr}
	return lsm303agr_read_reg(ctx, LSM303AGR_OUTX_L_REG_M, buff, 6);
 80032c0:	2306      	movs	r3, #6
 80032c2:	460a      	mov	r2, r1
 80032c4:	2168      	movs	r1, #104	; 0x68
 80032c6:	f7ff ff0f 	bl	80030e8 <lsm303agr_read_reg>
}
 80032ca:	bd08      	pop	{r3, pc}

080032cc <lsm303agr_xl_device_id_get>:
 * @param  lsm303agr_ctx_t *ctx: read / write interface definitions
 * @param  uint8_t * : buffer that stores data read
 *
 */
int32_t lsm303agr_xl_device_id_get(lsm303agr_ctx_t *ctx, uint8_t *buff)
{
 80032cc:	b508      	push	{r3, lr}
	return lsm303agr_read_reg(ctx, LSM303AGR_WHO_AM_I_A, buff, 1);
 80032ce:	2301      	movs	r3, #1
 80032d0:	460a      	mov	r2, r1
 80032d2:	210f      	movs	r1, #15
 80032d4:	f7ff ff08 	bl	80030e8 <lsm303agr_read_reg>
}
 80032d8:	bd08      	pop	{r3, pc}

080032da <lsm303agr_mag_device_id_get>:
 * @param  lsm303agr_ctx_t *ctx: read / write interface definitions
 * @param  uint8_t * : buffer that stores data read
 *
 */
int32_t lsm303agr_mag_device_id_get(lsm303agr_ctx_t *ctx, uint8_t *buff)
{
 80032da:	b508      	push	{r3, lr}
	return lsm303agr_read_reg(ctx, LSM303AGR_WHO_AM_I_M, buff, 1);
 80032dc:	2301      	movs	r3, #1
 80032de:	460a      	mov	r2, r1
 80032e0:	214f      	movs	r1, #79	; 0x4f
 80032e2:	f7ff ff01 	bl	80030e8 <lsm303agr_read_reg>
}
 80032e6:	bd08      	pop	{r3, pc}

080032e8 <lsm303agr_mag_self_test_set>:
 * @param  lsm303agr_ctx_t *ctx: read / write interface definitions
 * @param  uint8_t val: change the values of self_test in reg CFG_REG_C_M
 *
 */
int32_t lsm303agr_mag_self_test_set(lsm303agr_ctx_t *ctx, uint8_t val)
{
 80032e8:	b530      	push	{r4, r5, lr}
 80032ea:	b083      	sub	sp, #12
 80032ec:	4604      	mov	r4, r0
 80032ee:	460d      	mov	r5, r1
	lsm303agr_reg_t reg;
	int32_t mm_error;

	mm_error = lsm303agr_read_reg(ctx, LSM303AGR_CFG_REG_C_M, &reg.byte, 1);
 80032f0:	2301      	movs	r3, #1
 80032f2:	aa01      	add	r2, sp, #4
 80032f4:	2162      	movs	r1, #98	; 0x62
 80032f6:	f7ff fef7 	bl	80030e8 <lsm303agr_read_reg>
	reg.cfg_reg_c_m.self_test = val;
 80032fa:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80032fe:	f365 0341 	bfi	r3, r5, #1, #1
 8003302:	f88d 3004 	strb.w	r3, [sp, #4]
	mm_error = lsm303agr_write_reg(ctx, LSM303AGR_CFG_REG_C_M, &reg.byte, 1);
 8003306:	2301      	movs	r3, #1
 8003308:	aa01      	add	r2, sp, #4
 800330a:	2162      	movs	r1, #98	; 0x62
 800330c:	4620      	mov	r0, r4
 800330e:	f7ff fef0 	bl	80030f2 <lsm303agr_write_reg>

	return mm_error;
}
 8003312:	b003      	add	sp, #12
 8003314:	bd30      	pop	{r4, r5, pc}

08003316 <lsm303agr_xl_fifo_mode_set>:
 * @param  lsm303agr_fm_a_t: change the values of fm in reg FIFO_CTRL_REG_A
 *
 */
int32_t lsm303agr_xl_fifo_mode_set(lsm303agr_ctx_t *ctx,
				   lsm303agr_fm_a_t val)
{
 8003316:	b530      	push	{r4, r5, lr}
 8003318:	b083      	sub	sp, #12
 800331a:	4604      	mov	r4, r0
 800331c:	460d      	mov	r5, r1
	lsm303agr_reg_t reg;
	int32_t mm_error;

	mm_error = lsm303agr_read_reg(ctx, LSM303AGR_FIFO_CTRL_REG_A,
 800331e:	2301      	movs	r3, #1
 8003320:	aa01      	add	r2, sp, #4
 8003322:	212e      	movs	r1, #46	; 0x2e
 8003324:	f7ff fee0 	bl	80030e8 <lsm303agr_read_reg>
				      &reg.byte, 1);
	reg.fifo_ctrl_reg_a.fm = val;
 8003328:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800332c:	f365 1387 	bfi	r3, r5, #6, #2
 8003330:	f88d 3004 	strb.w	r3, [sp, #4]
	mm_error = lsm303agr_write_reg(ctx, LSM303AGR_FIFO_CTRL_REG_A,
 8003334:	2301      	movs	r3, #1
 8003336:	aa01      	add	r2, sp, #4
 8003338:	212e      	movs	r1, #46	; 0x2e
 800333a:	4620      	mov	r0, r4
 800333c:	f7ff fed9 	bl	80030f2 <lsm303agr_write_reg>
				       &reg.byte, 1);

	return mm_error;
}
 8003340:	b003      	add	sp, #12
 8003342:	bd30      	pop	{r4, r5, pc}

08003344 <lsm303agr_mag_i2c_interface_set>:
 *                                reg CFG_REG_C_M
 *
 */
int32_t lsm303agr_mag_i2c_interface_set(lsm303agr_ctx_t *ctx,
					lsm303agr_i2c_dis_m_t val)
{
 8003344:	b530      	push	{r4, r5, lr}
 8003346:	b083      	sub	sp, #12
 8003348:	4604      	mov	r4, r0
 800334a:	460d      	mov	r5, r1
	lsm303agr_reg_t reg;
	int32_t mm_error;

	mm_error = lsm303agr_read_reg(ctx, LSM303AGR_CFG_REG_C_M, &reg.byte, 1);
 800334c:	2301      	movs	r3, #1
 800334e:	aa01      	add	r2, sp, #4
 8003350:	2162      	movs	r1, #98	; 0x62
 8003352:	f7ff fec9 	bl	80030e8 <lsm303agr_read_reg>
	reg.cfg_reg_c_m.i2c_dis = val;
 8003356:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800335a:	f365 1345 	bfi	r3, r5, #5, #1
 800335e:	f88d 3004 	strb.w	r3, [sp, #4]
	mm_error = lsm303agr_write_reg(ctx, LSM303AGR_CFG_REG_C_M, &reg.byte, 1);
 8003362:	2301      	movs	r3, #1
 8003364:	aa01      	add	r2, sp, #4
 8003366:	2162      	movs	r1, #98	; 0x62
 8003368:	4620      	mov	r0, r4
 800336a:	f7ff fec2 	bl	80030f2 <lsm303agr_write_reg>

	return mm_error;
}
 800336e:	b003      	add	sp, #12
 8003370:	bd30      	pop	{r4, r5, pc}
	...

08003374 <LSM6DSL_GetCapabilities>:
int32_t LSM6DSL_GetCapabilities(LSM6DSL_Object_t *pObj, LSM6DSL_Capabilities_t *Capabilities)
{
	/* Prevent unused argument(s) compilation warning */
	(void)(pObj);

	Capabilities->Acc = 1;
 8003374:	2301      	movs	r3, #1
 8003376:	700b      	strb	r3, [r1, #0]
	Capabilities->Gyro = 1;
 8003378:	704b      	strb	r3, [r1, #1]
	Capabilities->Magneto = 0;
 800337a:	2000      	movs	r0, #0
 800337c:	7088      	strb	r0, [r1, #2]
	Capabilities->LowPower = 0;
 800337e:	70c8      	strb	r0, [r1, #3]
	Capabilities->GyroMaxFS = 2000;
 8003380:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8003384:	604b      	str	r3, [r1, #4]
	Capabilities->AccMaxFS = 16;
 8003386:	2310      	movs	r3, #16
 8003388:	608b      	str	r3, [r1, #8]
	Capabilities->MagMaxFS = 0;
 800338a:	60c8      	str	r0, [r1, #12]
	Capabilities->GyroMaxOdr = 6660.0f;
 800338c:	4b02      	ldr	r3, [pc, #8]	; (8003398 <LSM6DSL_GetCapabilities+0x24>)
 800338e:	610b      	str	r3, [r1, #16]
	Capabilities->AccMaxOdr = 6660.0f;
 8003390:	614b      	str	r3, [r1, #20]
	Capabilities->MagMaxOdr = 0.0f;
 8003392:	2300      	movs	r3, #0
 8003394:	618b      	str	r3, [r1, #24]
	return LSM6DSL_OK;
}
 8003396:	4770      	bx	lr
 8003398:	45d02000 	.word	0x45d02000

0800339c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled>:
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM6DSL_ACC_SetOutputDataRate_When_Disabled(LSM6DSL_Object_t *pObj, float Odr)
{
	pObj->acc_odr = (Odr <= 12.5f) ? LSM6DSL_XL_ODR_12Hz5
			: (Odr <= 26.0f) ? LSM6DSL_XL_ODR_26Hz
 800339c:	eef2 7a09 	vmov.f32	s15, #41	; 0x41480000  12.5
 80033a0:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80033a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033a8:	d93b      	bls.n	8003422 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x86>
 80033aa:	eef3 7a0a 	vmov.f32	s15, #58	; 0x41d00000  26.0
 80033ae:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80033b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033b6:	d939      	bls.n	800342c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x90>
 80033b8:	eddf 7a23 	vldr	s15, [pc, #140]	; 8003448 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xac>
 80033bc:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80033c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033c4:	d934      	bls.n	8003430 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x94>
 80033c6:	eddf 7a21 	vldr	s15, [pc, #132]	; 800344c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xb0>
 80033ca:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80033ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033d2:	d92f      	bls.n	8003434 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x98>
 80033d4:	eddf 7a1e 	vldr	s15, [pc, #120]	; 8003450 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xb4>
 80033d8:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80033dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033e0:	d92a      	bls.n	8003438 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x9c>
 80033e2:	eddf 7a1c 	vldr	s15, [pc, #112]	; 8003454 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xb8>
 80033e6:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80033ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033ee:	d925      	bls.n	800343c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xa0>
 80033f0:	eddf 7a19 	vldr	s15, [pc, #100]	; 8003458 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xbc>
 80033f4:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80033f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033fc:	d920      	bls.n	8003440 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xa4>
 80033fe:	eddf 7a17 	vldr	s15, [pc, #92]	; 800345c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xc0>
 8003402:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8003406:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800340a:	d91b      	bls.n	8003444 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xa8>
 800340c:	eddf 7a14 	vldr	s15, [pc, #80]	; 8003460 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xc4>
 8003410:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8003414:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003418:	d901      	bls.n	800341e <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x82>
 800341a:	230a      	movs	r3, #10
 800341c:	e002      	b.n	8003424 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x88>
 800341e:	2309      	movs	r3, #9
 8003420:	e000      	b.n	8003424 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x88>
 8003422:	2301      	movs	r3, #1
	pObj->acc_odr = (Odr <= 12.5f) ? LSM6DSL_XL_ODR_12Hz5
 8003424:	f880 302b 	strb.w	r3, [r0, #43]	; 0x2b
			: (Odr <= 1660.0f) ? LSM6DSL_XL_ODR_1k66Hz
			: (Odr <= 3330.0f) ? LSM6DSL_XL_ODR_3k33Hz
			:                    LSM6DSL_XL_ODR_6k66Hz;

	return LSM6DSL_OK;
}
 8003428:	2000      	movs	r0, #0
 800342a:	4770      	bx	lr
			: (Odr <= 26.0f) ? LSM6DSL_XL_ODR_26Hz
 800342c:	2302      	movs	r3, #2
 800342e:	e7f9      	b.n	8003424 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x88>
 8003430:	2303      	movs	r3, #3
 8003432:	e7f7      	b.n	8003424 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x88>
 8003434:	2304      	movs	r3, #4
 8003436:	e7f5      	b.n	8003424 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x88>
 8003438:	2305      	movs	r3, #5
 800343a:	e7f3      	b.n	8003424 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x88>
 800343c:	2306      	movs	r3, #6
 800343e:	e7f1      	b.n	8003424 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x88>
 8003440:	2307      	movs	r3, #7
 8003442:	e7ef      	b.n	8003424 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x88>
 8003444:	2308      	movs	r3, #8
 8003446:	e7ed      	b.n	8003424 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x88>
 8003448:	42500000 	.word	0x42500000
 800344c:	42d00000 	.word	0x42d00000
 8003450:	43500000 	.word	0x43500000
 8003454:	43d00000 	.word	0x43d00000
 8003458:	44504000 	.word	0x44504000
 800345c:	44cf8000 	.word	0x44cf8000
 8003460:	45502000 	.word	0x45502000

08003464 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled>:
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM6DSL_GYRO_SetOutputDataRate_When_Disabled(LSM6DSL_Object_t *pObj, float Odr)
{
	pObj->gyro_odr = (Odr <= 12.5f) ? LSM6DSL_GY_ODR_12Hz5
			 : (Odr <= 26.0f) ? LSM6DSL_GY_ODR_26Hz
 8003464:	eef2 7a09 	vmov.f32	s15, #41	; 0x41480000  12.5
 8003468:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800346c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003470:	d93b      	bls.n	80034ea <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x86>
 8003472:	eef3 7a0a 	vmov.f32	s15, #58	; 0x41d00000  26.0
 8003476:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800347a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800347e:	d939      	bls.n	80034f4 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x90>
 8003480:	eddf 7a23 	vldr	s15, [pc, #140]	; 8003510 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xac>
 8003484:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8003488:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800348c:	d934      	bls.n	80034f8 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x94>
 800348e:	eddf 7a21 	vldr	s15, [pc, #132]	; 8003514 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xb0>
 8003492:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8003496:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800349a:	d92f      	bls.n	80034fc <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x98>
 800349c:	eddf 7a1e 	vldr	s15, [pc, #120]	; 8003518 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xb4>
 80034a0:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80034a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034a8:	d92a      	bls.n	8003500 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x9c>
 80034aa:	eddf 7a1c 	vldr	s15, [pc, #112]	; 800351c <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xb8>
 80034ae:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80034b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034b6:	d925      	bls.n	8003504 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xa0>
 80034b8:	eddf 7a19 	vldr	s15, [pc, #100]	; 8003520 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xbc>
 80034bc:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80034c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034c4:	d920      	bls.n	8003508 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xa4>
 80034c6:	eddf 7a17 	vldr	s15, [pc, #92]	; 8003524 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xc0>
 80034ca:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80034ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034d2:	d91b      	bls.n	800350c <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xa8>
 80034d4:	eddf 7a14 	vldr	s15, [pc, #80]	; 8003528 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xc4>
 80034d8:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80034dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034e0:	d901      	bls.n	80034e6 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x82>
 80034e2:	230a      	movs	r3, #10
 80034e4:	e002      	b.n	80034ec <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x88>
 80034e6:	2309      	movs	r3, #9
 80034e8:	e000      	b.n	80034ec <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x88>
 80034ea:	2301      	movs	r3, #1
	pObj->gyro_odr = (Odr <= 12.5f) ? LSM6DSL_GY_ODR_12Hz5
 80034ec:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c
			 : (Odr <= 1660.0f) ? LSM6DSL_GY_ODR_1k66Hz
			 : (Odr <= 3330.0f) ? LSM6DSL_GY_ODR_3k33Hz
			 :                    LSM6DSL_GY_ODR_6k66Hz;

	return LSM6DSL_OK;
}
 80034f0:	2000      	movs	r0, #0
 80034f2:	4770      	bx	lr
			 : (Odr <= 26.0f) ? LSM6DSL_GY_ODR_26Hz
 80034f4:	2302      	movs	r3, #2
 80034f6:	e7f9      	b.n	80034ec <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x88>
 80034f8:	2303      	movs	r3, #3
 80034fa:	e7f7      	b.n	80034ec <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x88>
 80034fc:	2304      	movs	r3, #4
 80034fe:	e7f5      	b.n	80034ec <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x88>
 8003500:	2305      	movs	r3, #5
 8003502:	e7f3      	b.n	80034ec <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x88>
 8003504:	2306      	movs	r3, #6
 8003506:	e7f1      	b.n	80034ec <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x88>
 8003508:	2307      	movs	r3, #7
 800350a:	e7ef      	b.n	80034ec <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x88>
 800350c:	2308      	movs	r3, #8
 800350e:	e7ed      	b.n	80034ec <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x88>
 8003510:	42500000 	.word	0x42500000
 8003514:	42d00000 	.word	0x42d00000
 8003518:	43500000 	.word	0x43500000
 800351c:	43d00000 	.word	0x43d00000
 8003520:	44504000 	.word	0x44504000
 8003524:	44cf8000 	.word	0x44cf8000
 8003528:	45502000 	.word	0x45502000

0800352c <ReadRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 800352c:	b510      	push	{r4, lr}
	LSM6DSL_Object_t *pObj = (LSM6DSL_Object_t *)Handle;

	return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 800352e:	6944      	ldr	r4, [r0, #20]
 8003530:	7b00      	ldrb	r0, [r0, #12]
 8003532:	47a0      	blx	r4
}
 8003534:	bd10      	pop	{r4, pc}

08003536 <WriteRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8003536:	b510      	push	{r4, lr}
	LSM6DSL_Object_t *pObj = (LSM6DSL_Object_t *)Handle;

	return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8003538:	6904      	ldr	r4, [r0, #16]
 800353a:	7b00      	ldrb	r0, [r0, #12]
 800353c:	47a0      	blx	r4
}
 800353e:	bd10      	pop	{r4, pc}

08003540 <LSM6DSL_ACC_Enable>:
	if (pObj->acc_is_enabled == 1U) {
 8003540:	f890 3029 	ldrb.w	r3, [r0, #41]	; 0x29
 8003544:	2b01      	cmp	r3, #1
 8003546:	d00d      	beq.n	8003564 <LSM6DSL_ACC_Enable+0x24>
{
 8003548:	b510      	push	{r4, lr}
 800354a:	4604      	mov	r4, r0
	if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), pObj->acc_odr) != LSM6DSL_OK) {
 800354c:	f890 102b 	ldrb.w	r1, [r0, #43]	; 0x2b
 8003550:	301c      	adds	r0, #28
 8003552:	f000 fcfd 	bl	8003f50 <lsm6dsl_xl_data_rate_set>
 8003556:	4603      	mov	r3, r0
 8003558:	b938      	cbnz	r0, 800356a <LSM6DSL_ACC_Enable+0x2a>
	pObj->acc_is_enabled = 1;
 800355a:	2201      	movs	r2, #1
 800355c:	f884 2029 	strb.w	r2, [r4, #41]	; 0x29
}
 8003560:	4618      	mov	r0, r3
 8003562:	bd10      	pop	{r4, pc}
		return LSM6DSL_OK;
 8003564:	2300      	movs	r3, #0
}
 8003566:	4618      	mov	r0, r3
 8003568:	4770      	bx	lr
		return LSM6DSL_ERROR;
 800356a:	f04f 33ff 	mov.w	r3, #4294967295
 800356e:	e7f7      	b.n	8003560 <LSM6DSL_ACC_Enable+0x20>

08003570 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled>:
{
 8003570:	b508      	push	{r3, lr}
		  : (Odr <= 26.0f) ? LSM6DSL_XL_ODR_26Hz
 8003572:	eef2 7a09 	vmov.f32	s15, #41	; 0x41480000  12.5
 8003576:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800357a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800357e:	d939      	bls.n	80035f4 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x84>
 8003580:	eef3 7a0a 	vmov.f32	s15, #58	; 0x41d00000  26.0
 8003584:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8003588:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800358c:	d93a      	bls.n	8003604 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x94>
 800358e:	eddf 7a27 	vldr	s15, [pc, #156]	; 800362c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xbc>
 8003592:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8003596:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800359a:	d935      	bls.n	8003608 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x98>
 800359c:	eddf 7a24 	vldr	s15, [pc, #144]	; 8003630 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xc0>
 80035a0:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80035a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035a8:	d930      	bls.n	800360c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x9c>
 80035aa:	eddf 7a22 	vldr	s15, [pc, #136]	; 8003634 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xc4>
 80035ae:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80035b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035b6:	d92b      	bls.n	8003610 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xa0>
 80035b8:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8003638 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xc8>
 80035bc:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80035c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035c4:	d926      	bls.n	8003614 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xa4>
 80035c6:	eddf 7a1d 	vldr	s15, [pc, #116]	; 800363c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xcc>
 80035ca:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80035ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035d2:	d921      	bls.n	8003618 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xa8>
 80035d4:	eddf 7a1a 	vldr	s15, [pc, #104]	; 8003640 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd0>
 80035d8:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80035dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035e0:	d91c      	bls.n	800361c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xac>
 80035e2:	eddf 7a18 	vldr	s15, [pc, #96]	; 8003644 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80035e6:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80035ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035ee:	d817      	bhi.n	8003620 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xb0>
 80035f0:	2109      	movs	r1, #9
 80035f2:	e000      	b.n	80035f6 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x86>
 80035f4:	2101      	movs	r1, #1
	if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSL_OK) {
 80035f6:	301c      	adds	r0, #28
 80035f8:	f000 fcaa 	bl	8003f50 <lsm6dsl_xl_data_rate_set>
 80035fc:	4603      	mov	r3, r0
 80035fe:	b988      	cbnz	r0, 8003624 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xb4>
}
 8003600:	4618      	mov	r0, r3
 8003602:	bd08      	pop	{r3, pc}
		  : (Odr <= 26.0f) ? LSM6DSL_XL_ODR_26Hz
 8003604:	2102      	movs	r1, #2
 8003606:	e7f6      	b.n	80035f6 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x86>
 8003608:	2103      	movs	r1, #3
 800360a:	e7f4      	b.n	80035f6 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x86>
 800360c:	2104      	movs	r1, #4
 800360e:	e7f2      	b.n	80035f6 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x86>
 8003610:	2105      	movs	r1, #5
 8003612:	e7f0      	b.n	80035f6 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x86>
 8003614:	2106      	movs	r1, #6
 8003616:	e7ee      	b.n	80035f6 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x86>
 8003618:	2107      	movs	r1, #7
 800361a:	e7ec      	b.n	80035f6 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x86>
 800361c:	2108      	movs	r1, #8
 800361e:	e7ea      	b.n	80035f6 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x86>
 8003620:	210a      	movs	r1, #10
 8003622:	e7e8      	b.n	80035f6 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x86>
		return LSM6DSL_ERROR;
 8003624:	f04f 33ff 	mov.w	r3, #4294967295
 8003628:	e7ea      	b.n	8003600 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x90>
 800362a:	bf00      	nop
 800362c:	42500000 	.word	0x42500000
 8003630:	42d00000 	.word	0x42d00000
 8003634:	43500000 	.word	0x43500000
 8003638:	43d00000 	.word	0x43d00000
 800363c:	44504000 	.word	0x44504000
 8003640:	44cf8000 	.word	0x44cf8000
 8003644:	45502000 	.word	0x45502000

08003648 <LSM6DSL_ACC_SetOutputDataRate>:
{
 8003648:	b508      	push	{r3, lr}
	if (pObj->acc_is_enabled == 1U) {
 800364a:	f890 3029 	ldrb.w	r3, [r0, #41]	; 0x29
 800364e:	2b01      	cmp	r3, #1
 8003650:	d002      	beq.n	8003658 <LSM6DSL_ACC_SetOutputDataRate+0x10>
		return LSM6DSL_ACC_SetOutputDataRate_When_Disabled(pObj, Odr);
 8003652:	f7ff fea3 	bl	800339c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled>
}
 8003656:	bd08      	pop	{r3, pc}
		return LSM6DSL_ACC_SetOutputDataRate_When_Enabled(pObj, Odr);
 8003658:	f7ff ff8a 	bl	8003570 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled>
 800365c:	bd08      	pop	{r3, pc}

0800365e <LSM6DSL_ACC_SetFullScale>:
{
 800365e:	b508      	push	{r3, lr}
		 : (FullScale <= 4) ? LSM6DSL_4g
 8003660:	2902      	cmp	r1, #2
 8003662:	dd05      	ble.n	8003670 <LSM6DSL_ACC_SetFullScale+0x12>
 8003664:	2904      	cmp	r1, #4
 8003666:	dd0b      	ble.n	8003680 <LSM6DSL_ACC_SetFullScale+0x22>
 8003668:	2908      	cmp	r1, #8
 800366a:	dc0b      	bgt.n	8003684 <LSM6DSL_ACC_SetFullScale+0x26>
 800366c:	2103      	movs	r1, #3
 800366e:	e000      	b.n	8003672 <LSM6DSL_ACC_SetFullScale+0x14>
 8003670:	2100      	movs	r1, #0
	if (lsm6dsl_xl_full_scale_set(&(pObj->Ctx), new_fs) != LSM6DSL_OK) {
 8003672:	301c      	adds	r0, #28
 8003674:	f000 fc2e 	bl	8003ed4 <lsm6dsl_xl_full_scale_set>
 8003678:	4603      	mov	r3, r0
 800367a:	b928      	cbnz	r0, 8003688 <LSM6DSL_ACC_SetFullScale+0x2a>
}
 800367c:	4618      	mov	r0, r3
 800367e:	bd08      	pop	{r3, pc}
		 : (FullScale <= 4) ? LSM6DSL_4g
 8003680:	2102      	movs	r1, #2
 8003682:	e7f6      	b.n	8003672 <LSM6DSL_ACC_SetFullScale+0x14>
 8003684:	2101      	movs	r1, #1
 8003686:	e7f4      	b.n	8003672 <LSM6DSL_ACC_SetFullScale+0x14>
		return LSM6DSL_ERROR;
 8003688:	f04f 33ff 	mov.w	r3, #4294967295
 800368c:	e7f6      	b.n	800367c <LSM6DSL_ACC_SetFullScale+0x1e>

0800368e <LSM6DSL_GYRO_Enable>:
	if (pObj->gyro_is_enabled == 1U) {
 800368e:	f890 302a 	ldrb.w	r3, [r0, #42]	; 0x2a
 8003692:	2b01      	cmp	r3, #1
 8003694:	d00d      	beq.n	80036b2 <LSM6DSL_GYRO_Enable+0x24>
{
 8003696:	b510      	push	{r4, lr}
 8003698:	4604      	mov	r4, r0
	if (lsm6dsl_gy_data_rate_set(&(pObj->Ctx), pObj->gyro_odr) != LSM6DSL_OK) {
 800369a:	f890 102c 	ldrb.w	r1, [r0, #44]	; 0x2c
 800369e:	301c      	adds	r0, #28
 80036a0:	f000 fcf2 	bl	8004088 <lsm6dsl_gy_data_rate_set>
 80036a4:	4603      	mov	r3, r0
 80036a6:	b938      	cbnz	r0, 80036b8 <LSM6DSL_GYRO_Enable+0x2a>
	pObj->gyro_is_enabled = 1;
 80036a8:	2201      	movs	r2, #1
 80036aa:	f884 202a 	strb.w	r2, [r4, #42]	; 0x2a
}
 80036ae:	4618      	mov	r0, r3
 80036b0:	bd10      	pop	{r4, pc}
		return LSM6DSL_OK;
 80036b2:	2300      	movs	r3, #0
}
 80036b4:	4618      	mov	r0, r3
 80036b6:	4770      	bx	lr
		return LSM6DSL_ERROR;
 80036b8:	f04f 33ff 	mov.w	r3, #4294967295
 80036bc:	e7f7      	b.n	80036ae <LSM6DSL_GYRO_Enable+0x20>
	...

080036c0 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled>:
{
 80036c0:	b508      	push	{r3, lr}
		  : (Odr <= 26.0f) ? LSM6DSL_GY_ODR_26Hz
 80036c2:	eef2 7a09 	vmov.f32	s15, #41	; 0x41480000  12.5
 80036c6:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80036ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036ce:	d939      	bls.n	8003744 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x84>
 80036d0:	eef3 7a0a 	vmov.f32	s15, #58	; 0x41d00000  26.0
 80036d4:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80036d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036dc:	d93a      	bls.n	8003754 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x94>
 80036de:	eddf 7a27 	vldr	s15, [pc, #156]	; 800377c <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xbc>
 80036e2:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80036e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036ea:	d935      	bls.n	8003758 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x98>
 80036ec:	eddf 7a24 	vldr	s15, [pc, #144]	; 8003780 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xc0>
 80036f0:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80036f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036f8:	d930      	bls.n	800375c <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x9c>
 80036fa:	eddf 7a22 	vldr	s15, [pc, #136]	; 8003784 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xc4>
 80036fe:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8003702:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003706:	d92b      	bls.n	8003760 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xa0>
 8003708:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8003788 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xc8>
 800370c:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8003710:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003714:	d926      	bls.n	8003764 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xa4>
 8003716:	eddf 7a1d 	vldr	s15, [pc, #116]	; 800378c <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xcc>
 800371a:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800371e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003722:	d921      	bls.n	8003768 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xa8>
 8003724:	eddf 7a1a 	vldr	s15, [pc, #104]	; 8003790 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd0>
 8003728:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800372c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003730:	d91c      	bls.n	800376c <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xac>
 8003732:	eddf 7a18 	vldr	s15, [pc, #96]	; 8003794 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8003736:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800373a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800373e:	d817      	bhi.n	8003770 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xb0>
 8003740:	2109      	movs	r1, #9
 8003742:	e000      	b.n	8003746 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x86>
 8003744:	2101      	movs	r1, #1
	if (lsm6dsl_gy_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSL_OK) {
 8003746:	301c      	adds	r0, #28
 8003748:	f000 fc9e 	bl	8004088 <lsm6dsl_gy_data_rate_set>
 800374c:	4603      	mov	r3, r0
 800374e:	b988      	cbnz	r0, 8003774 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xb4>
}
 8003750:	4618      	mov	r0, r3
 8003752:	bd08      	pop	{r3, pc}
		  : (Odr <= 26.0f) ? LSM6DSL_GY_ODR_26Hz
 8003754:	2102      	movs	r1, #2
 8003756:	e7f6      	b.n	8003746 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x86>
 8003758:	2103      	movs	r1, #3
 800375a:	e7f4      	b.n	8003746 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x86>
 800375c:	2104      	movs	r1, #4
 800375e:	e7f2      	b.n	8003746 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x86>
 8003760:	2105      	movs	r1, #5
 8003762:	e7f0      	b.n	8003746 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x86>
 8003764:	2106      	movs	r1, #6
 8003766:	e7ee      	b.n	8003746 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x86>
 8003768:	2107      	movs	r1, #7
 800376a:	e7ec      	b.n	8003746 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x86>
 800376c:	2108      	movs	r1, #8
 800376e:	e7ea      	b.n	8003746 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x86>
 8003770:	210a      	movs	r1, #10
 8003772:	e7e8      	b.n	8003746 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x86>
		return LSM6DSL_ERROR;
 8003774:	f04f 33ff 	mov.w	r3, #4294967295
 8003778:	e7ea      	b.n	8003750 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x90>
 800377a:	bf00      	nop
 800377c:	42500000 	.word	0x42500000
 8003780:	42d00000 	.word	0x42d00000
 8003784:	43500000 	.word	0x43500000
 8003788:	43d00000 	.word	0x43d00000
 800378c:	44504000 	.word	0x44504000
 8003790:	44cf8000 	.word	0x44cf8000
 8003794:	45502000 	.word	0x45502000

08003798 <LSM6DSL_GYRO_SetOutputDataRate>:
{
 8003798:	b508      	push	{r3, lr}
	if (pObj->gyro_is_enabled == 1U) {
 800379a:	f890 302a 	ldrb.w	r3, [r0, #42]	; 0x2a
 800379e:	2b01      	cmp	r3, #1
 80037a0:	d002      	beq.n	80037a8 <LSM6DSL_GYRO_SetOutputDataRate+0x10>
		return LSM6DSL_GYRO_SetOutputDataRate_When_Disabled(pObj, Odr);
 80037a2:	f7ff fe5f 	bl	8003464 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled>
}
 80037a6:	bd08      	pop	{r3, pc}
		return LSM6DSL_GYRO_SetOutputDataRate_When_Enabled(pObj, Odr);
 80037a8:	f7ff ff8a 	bl	80036c0 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled>
 80037ac:	bd08      	pop	{r3, pc}

080037ae <LSM6DSL_Init>:
{
 80037ae:	b538      	push	{r3, r4, r5, lr}
 80037b0:	4605      	mov	r5, r0
	if (lsm6dsl_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSL_OK) {
 80037b2:	f100 041c 	add.w	r4, r0, #28
 80037b6:	2101      	movs	r1, #1
 80037b8:	4620      	mov	r0, r4
 80037ba:	f000 fcec 	bl	8004196 <lsm6dsl_auto_increment_set>
 80037be:	bb48      	cbnz	r0, 8003814 <LSM6DSL_Init+0x66>
	if (lsm6dsl_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSL_OK) {
 80037c0:	2101      	movs	r1, #1
 80037c2:	4620      	mov	r0, r4
 80037c4:	f000 fcb6 	bl	8004134 <lsm6dsl_block_data_update_set>
 80037c8:	bb38      	cbnz	r0, 800381a <LSM6DSL_Init+0x6c>
	if (lsm6dsl_fifo_mode_set(&(pObj->Ctx), LSM6DSL_BYPASS_MODE) != LSM6DSL_OK) {
 80037ca:	2100      	movs	r1, #0
 80037cc:	4620      	mov	r0, r4
 80037ce:	f000 ff6d 	bl	80046ac <lsm6dsl_fifo_mode_set>
 80037d2:	bb28      	cbnz	r0, 8003820 <LSM6DSL_Init+0x72>
	pObj->acc_odr = LSM6DSL_XL_ODR_104Hz;
 80037d4:	2304      	movs	r3, #4
 80037d6:	f885 302b 	strb.w	r3, [r5, #43]	; 0x2b
	if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), LSM6DSL_XL_ODR_OFF) != LSM6DSL_OK) {
 80037da:	2100      	movs	r1, #0
 80037dc:	4620      	mov	r0, r4
 80037de:	f000 fbb7 	bl	8003f50 <lsm6dsl_xl_data_rate_set>
 80037e2:	bb00      	cbnz	r0, 8003826 <LSM6DSL_Init+0x78>
	if (lsm6dsl_xl_full_scale_set(&(pObj->Ctx), LSM6DSL_2g) != LSM6DSL_OK) {
 80037e4:	2100      	movs	r1, #0
 80037e6:	4620      	mov	r0, r4
 80037e8:	f000 fb74 	bl	8003ed4 <lsm6dsl_xl_full_scale_set>
 80037ec:	b9f0      	cbnz	r0, 800382c <LSM6DSL_Init+0x7e>
	pObj->gyro_odr = LSM6DSL_GY_ODR_104Hz;
 80037ee:	2304      	movs	r3, #4
 80037f0:	f885 302c 	strb.w	r3, [r5, #44]	; 0x2c
	if (lsm6dsl_gy_data_rate_set(&(pObj->Ctx), LSM6DSL_GY_ODR_OFF) != LSM6DSL_OK) {
 80037f4:	2100      	movs	r1, #0
 80037f6:	4620      	mov	r0, r4
 80037f8:	f000 fc46 	bl	8004088 <lsm6dsl_gy_data_rate_set>
 80037fc:	b9c8      	cbnz	r0, 8003832 <LSM6DSL_Init+0x84>
	if (lsm6dsl_gy_full_scale_set(&(pObj->Ctx), LSM6DSL_2000dps) != LSM6DSL_OK) {
 80037fe:	2106      	movs	r1, #6
 8003800:	4620      	mov	r0, r4
 8003802:	f000 fbfe 	bl	8004002 <lsm6dsl_gy_full_scale_set>
 8003806:	4603      	mov	r3, r0
 8003808:	b9b0      	cbnz	r0, 8003838 <LSM6DSL_Init+0x8a>
	pObj->is_initialized = 1;
 800380a:	2201      	movs	r2, #1
 800380c:	f885 2028 	strb.w	r2, [r5, #40]	; 0x28
}
 8003810:	4618      	mov	r0, r3
 8003812:	bd38      	pop	{r3, r4, r5, pc}
		return LSM6DSL_ERROR;
 8003814:	f04f 33ff 	mov.w	r3, #4294967295
 8003818:	e7fa      	b.n	8003810 <LSM6DSL_Init+0x62>
		return LSM6DSL_ERROR;
 800381a:	f04f 33ff 	mov.w	r3, #4294967295
 800381e:	e7f7      	b.n	8003810 <LSM6DSL_Init+0x62>
		return LSM6DSL_ERROR;
 8003820:	f04f 33ff 	mov.w	r3, #4294967295
 8003824:	e7f4      	b.n	8003810 <LSM6DSL_Init+0x62>
		return LSM6DSL_ERROR;
 8003826:	f04f 33ff 	mov.w	r3, #4294967295
 800382a:	e7f1      	b.n	8003810 <LSM6DSL_Init+0x62>
		return LSM6DSL_ERROR;
 800382c:	f04f 33ff 	mov.w	r3, #4294967295
 8003830:	e7ee      	b.n	8003810 <LSM6DSL_Init+0x62>
		return LSM6DSL_ERROR;
 8003832:	f04f 33ff 	mov.w	r3, #4294967295
 8003836:	e7eb      	b.n	8003810 <LSM6DSL_Init+0x62>
		return LSM6DSL_ERROR;
 8003838:	f04f 33ff 	mov.w	r3, #4294967295
 800383c:	e7e8      	b.n	8003810 <LSM6DSL_Init+0x62>

0800383e <LSM6DSL_GYRO_SetFullScale>:
{
 800383e:	b508      	push	{r3, lr}
		 : (FullScale <= 250)  ? LSM6DSL_250dps
 8003840:	297d      	cmp	r1, #125	; 0x7d
 8003842:	dd09      	ble.n	8003858 <LSM6DSL_GYRO_SetFullScale+0x1a>
 8003844:	29fa      	cmp	r1, #250	; 0xfa
 8003846:	dd0f      	ble.n	8003868 <LSM6DSL_GYRO_SetFullScale+0x2a>
 8003848:	f5b1 7ffa 	cmp.w	r1, #500	; 0x1f4
 800384c:	dd0e      	ble.n	800386c <LSM6DSL_GYRO_SetFullScale+0x2e>
 800384e:	f5b1 7f7a 	cmp.w	r1, #1000	; 0x3e8
 8003852:	dc0d      	bgt.n	8003870 <LSM6DSL_GYRO_SetFullScale+0x32>
 8003854:	2104      	movs	r1, #4
 8003856:	e000      	b.n	800385a <LSM6DSL_GYRO_SetFullScale+0x1c>
 8003858:	2101      	movs	r1, #1
	if (lsm6dsl_gy_full_scale_set(&(pObj->Ctx), new_fs) != LSM6DSL_OK) {
 800385a:	301c      	adds	r0, #28
 800385c:	f000 fbd1 	bl	8004002 <lsm6dsl_gy_full_scale_set>
 8003860:	4603      	mov	r3, r0
 8003862:	b938      	cbnz	r0, 8003874 <LSM6DSL_GYRO_SetFullScale+0x36>
}
 8003864:	4618      	mov	r0, r3
 8003866:	bd08      	pop	{r3, pc}
		 : (FullScale <= 250)  ? LSM6DSL_250dps
 8003868:	2100      	movs	r1, #0
 800386a:	e7f6      	b.n	800385a <LSM6DSL_GYRO_SetFullScale+0x1c>
 800386c:	2102      	movs	r1, #2
 800386e:	e7f4      	b.n	800385a <LSM6DSL_GYRO_SetFullScale+0x1c>
 8003870:	2106      	movs	r1, #6
 8003872:	e7f2      	b.n	800385a <LSM6DSL_GYRO_SetFullScale+0x1c>
		return LSM6DSL_ERROR;
 8003874:	f04f 33ff 	mov.w	r3, #4294967295
 8003878:	e7f4      	b.n	8003864 <LSM6DSL_GYRO_SetFullScale+0x26>

0800387a <LSM6DSL_ReadID>:
{
 800387a:	b508      	push	{r3, lr}
	if (lsm6dsl_device_id_get(&(pObj->Ctx), Id) != LSM6DSL_OK) {
 800387c:	301c      	adds	r0, #28
 800387e:	f000 fc83 	bl	8004188 <lsm6dsl_device_id_get>
 8003882:	4603      	mov	r3, r0
 8003884:	b908      	cbnz	r0, 800388a <LSM6DSL_ReadID+0x10>
}
 8003886:	4618      	mov	r0, r3
 8003888:	bd08      	pop	{r3, pc}
		return LSM6DSL_ERROR;
 800388a:	f04f 33ff 	mov.w	r3, #4294967295
 800388e:	e7fa      	b.n	8003886 <LSM6DSL_ReadID+0xc>

08003890 <LSM6DSL_ACC_Disable>:
{
 8003890:	b538      	push	{r3, r4, r5, lr}
	if (pObj->acc_is_enabled == 0U) {
 8003892:	f890 3029 	ldrb.w	r3, [r0, #41]	; 0x29
 8003896:	b913      	cbnz	r3, 800389e <LSM6DSL_ACC_Disable+0xe>
		return LSM6DSL_OK;
 8003898:	2300      	movs	r3, #0
}
 800389a:	4618      	mov	r0, r3
 800389c:	bd38      	pop	{r3, r4, r5, pc}
 800389e:	4604      	mov	r4, r0
	if (lsm6dsl_xl_data_rate_get(&(pObj->Ctx), &pObj->acc_odr) != LSM6DSL_OK) {
 80038a0:	f100 051c 	add.w	r5, r0, #28
 80038a4:	f100 012b 	add.w	r1, r0, #43	; 0x2b
 80038a8:	4628      	mov	r0, r5
 80038aa:	f000 fb6d 	bl	8003f88 <lsm6dsl_xl_data_rate_get>
 80038ae:	b948      	cbnz	r0, 80038c4 <LSM6DSL_ACC_Disable+0x34>
	if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), LSM6DSL_XL_ODR_OFF) != LSM6DSL_OK) {
 80038b0:	2100      	movs	r1, #0
 80038b2:	4628      	mov	r0, r5
 80038b4:	f000 fb4c 	bl	8003f50 <lsm6dsl_xl_data_rate_set>
 80038b8:	4603      	mov	r3, r0
 80038ba:	b930      	cbnz	r0, 80038ca <LSM6DSL_ACC_Disable+0x3a>
	pObj->acc_is_enabled = 0;
 80038bc:	2200      	movs	r2, #0
 80038be:	f884 2029 	strb.w	r2, [r4, #41]	; 0x29
	return LSM6DSL_OK;
 80038c2:	e7ea      	b.n	800389a <LSM6DSL_ACC_Disable+0xa>
		return LSM6DSL_ERROR;
 80038c4:	f04f 33ff 	mov.w	r3, #4294967295
 80038c8:	e7e7      	b.n	800389a <LSM6DSL_ACC_Disable+0xa>
		return LSM6DSL_ERROR;
 80038ca:	f04f 33ff 	mov.w	r3, #4294967295
 80038ce:	e7e4      	b.n	800389a <LSM6DSL_ACC_Disable+0xa>

080038d0 <LSM6DSL_ACC_GetOutputDataRate>:
{
 80038d0:	b510      	push	{r4, lr}
 80038d2:	b082      	sub	sp, #8
 80038d4:	460c      	mov	r4, r1
	if (lsm6dsl_xl_data_rate_get(&(pObj->Ctx), &odr_low_level) != LSM6DSL_OK) {
 80038d6:	f10d 0107 	add.w	r1, sp, #7
 80038da:	301c      	adds	r0, #28
 80038dc:	f000 fb54 	bl	8003f88 <lsm6dsl_xl_data_rate_get>
 80038e0:	2800      	cmp	r0, #0
 80038e2:	d132      	bne.n	800394a <LSM6DSL_ACC_GetOutputDataRate+0x7a>
 80038e4:	4602      	mov	r2, r0
	switch (odr_low_level) {
 80038e6:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80038ea:	2b0b      	cmp	r3, #11
 80038ec:	d830      	bhi.n	8003950 <LSM6DSL_ACC_GetOutputDataRate+0x80>
 80038ee:	e8df f003 	tbb	[pc, r3]
 80038f2:	0e06      	.short	0x0e06
 80038f4:	1a171411 	.word	0x1a171411
 80038f8:	2623201d 	.word	0x2623201d
 80038fc:	0b29      	.short	0x0b29
		*Odr = 0.0f;
 80038fe:	2300      	movs	r3, #0
 8003900:	6023      	str	r3, [r4, #0]
}
 8003902:	4610      	mov	r0, r2
 8003904:	b002      	add	sp, #8
 8003906:	bd10      	pop	{r4, pc}
		*Odr = 1.6f;
 8003908:	4b13      	ldr	r3, [pc, #76]	; (8003958 <LSM6DSL_ACC_GetOutputDataRate+0x88>)
 800390a:	6023      	str	r3, [r4, #0]
		break;
 800390c:	e7f9      	b.n	8003902 <LSM6DSL_ACC_GetOutputDataRate+0x32>
		*Odr = 12.5f;
 800390e:	4b13      	ldr	r3, [pc, #76]	; (800395c <LSM6DSL_ACC_GetOutputDataRate+0x8c>)
 8003910:	6023      	str	r3, [r4, #0]
		break;
 8003912:	e7f6      	b.n	8003902 <LSM6DSL_ACC_GetOutputDataRate+0x32>
		*Odr = 26.0f;
 8003914:	4b12      	ldr	r3, [pc, #72]	; (8003960 <LSM6DSL_ACC_GetOutputDataRate+0x90>)
 8003916:	6023      	str	r3, [r4, #0]
		break;
 8003918:	e7f3      	b.n	8003902 <LSM6DSL_ACC_GetOutputDataRate+0x32>
		*Odr = 52.0f;
 800391a:	4b12      	ldr	r3, [pc, #72]	; (8003964 <LSM6DSL_ACC_GetOutputDataRate+0x94>)
 800391c:	6023      	str	r3, [r4, #0]
		break;
 800391e:	e7f0      	b.n	8003902 <LSM6DSL_ACC_GetOutputDataRate+0x32>
		*Odr = 104.0f;
 8003920:	4b11      	ldr	r3, [pc, #68]	; (8003968 <LSM6DSL_ACC_GetOutputDataRate+0x98>)
 8003922:	6023      	str	r3, [r4, #0]
		break;
 8003924:	e7ed      	b.n	8003902 <LSM6DSL_ACC_GetOutputDataRate+0x32>
		*Odr = 208.0f;
 8003926:	4b11      	ldr	r3, [pc, #68]	; (800396c <LSM6DSL_ACC_GetOutputDataRate+0x9c>)
 8003928:	6023      	str	r3, [r4, #0]
		break;
 800392a:	e7ea      	b.n	8003902 <LSM6DSL_ACC_GetOutputDataRate+0x32>
		*Odr = 416.0f;
 800392c:	4b10      	ldr	r3, [pc, #64]	; (8003970 <LSM6DSL_ACC_GetOutputDataRate+0xa0>)
 800392e:	6023      	str	r3, [r4, #0]
		break;
 8003930:	e7e7      	b.n	8003902 <LSM6DSL_ACC_GetOutputDataRate+0x32>
		*Odr = 833.0f;
 8003932:	4b10      	ldr	r3, [pc, #64]	; (8003974 <LSM6DSL_ACC_GetOutputDataRate+0xa4>)
 8003934:	6023      	str	r3, [r4, #0]
		break;
 8003936:	e7e4      	b.n	8003902 <LSM6DSL_ACC_GetOutputDataRate+0x32>
		*Odr = 1660.0f;
 8003938:	4b0f      	ldr	r3, [pc, #60]	; (8003978 <LSM6DSL_ACC_GetOutputDataRate+0xa8>)
 800393a:	6023      	str	r3, [r4, #0]
		break;
 800393c:	e7e1      	b.n	8003902 <LSM6DSL_ACC_GetOutputDataRate+0x32>
		*Odr = 3330.0f;
 800393e:	4b0f      	ldr	r3, [pc, #60]	; (800397c <LSM6DSL_ACC_GetOutputDataRate+0xac>)
 8003940:	6023      	str	r3, [r4, #0]
		break;
 8003942:	e7de      	b.n	8003902 <LSM6DSL_ACC_GetOutputDataRate+0x32>
		*Odr = 6660.0f;
 8003944:	4b0e      	ldr	r3, [pc, #56]	; (8003980 <LSM6DSL_ACC_GetOutputDataRate+0xb0>)
 8003946:	6023      	str	r3, [r4, #0]
		break;
 8003948:	e7db      	b.n	8003902 <LSM6DSL_ACC_GetOutputDataRate+0x32>
		return LSM6DSL_ERROR;
 800394a:	f04f 32ff 	mov.w	r2, #4294967295
 800394e:	e7d8      	b.n	8003902 <LSM6DSL_ACC_GetOutputDataRate+0x32>
		ret = LSM6DSL_ERROR;
 8003950:	f04f 32ff 	mov.w	r2, #4294967295
 8003954:	e7d5      	b.n	8003902 <LSM6DSL_ACC_GetOutputDataRate+0x32>
 8003956:	bf00      	nop
 8003958:	3fcccccd 	.word	0x3fcccccd
 800395c:	41480000 	.word	0x41480000
 8003960:	41d00000 	.word	0x41d00000
 8003964:	42500000 	.word	0x42500000
 8003968:	42d00000 	.word	0x42d00000
 800396c:	43500000 	.word	0x43500000
 8003970:	43d00000 	.word	0x43d00000
 8003974:	44504000 	.word	0x44504000
 8003978:	44cf8000 	.word	0x44cf8000
 800397c:	45502000 	.word	0x45502000
 8003980:	45d02000 	.word	0x45d02000

08003984 <LSM6DSL_ACC_GetSensitivity>:
{
 8003984:	b510      	push	{r4, lr}
 8003986:	b082      	sub	sp, #8
 8003988:	460c      	mov	r4, r1
	if (lsm6dsl_xl_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSL_OK) {
 800398a:	f10d 0107 	add.w	r1, sp, #7
 800398e:	301c      	adds	r0, #28
 8003990:	f000 fabc 	bl	8003f0c <lsm6dsl_xl_full_scale_get>
 8003994:	b9b0      	cbnz	r0, 80039c4 <LSM6DSL_ACC_GetSensitivity+0x40>
 8003996:	4602      	mov	r2, r0
	switch (full_scale) {
 8003998:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800399c:	2b03      	cmp	r3, #3
 800399e:	d814      	bhi.n	80039ca <LSM6DSL_ACC_GetSensitivity+0x46>
 80039a0:	e8df f003 	tbb	[pc, r3]
 80039a4:	0a070d02 	.word	0x0a070d02
		*Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_2G;
 80039a8:	4b09      	ldr	r3, [pc, #36]	; (80039d0 <LSM6DSL_ACC_GetSensitivity+0x4c>)
 80039aa:	6023      	str	r3, [r4, #0]
}
 80039ac:	4610      	mov	r0, r2
 80039ae:	b002      	add	sp, #8
 80039b0:	bd10      	pop	{r4, pc}
		*Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_4G;
 80039b2:	4b08      	ldr	r3, [pc, #32]	; (80039d4 <LSM6DSL_ACC_GetSensitivity+0x50>)
 80039b4:	6023      	str	r3, [r4, #0]
		break;
 80039b6:	e7f9      	b.n	80039ac <LSM6DSL_ACC_GetSensitivity+0x28>
		*Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_8G;
 80039b8:	4b07      	ldr	r3, [pc, #28]	; (80039d8 <LSM6DSL_ACC_GetSensitivity+0x54>)
 80039ba:	6023      	str	r3, [r4, #0]
		break;
 80039bc:	e7f6      	b.n	80039ac <LSM6DSL_ACC_GetSensitivity+0x28>
		*Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_16G;
 80039be:	4b07      	ldr	r3, [pc, #28]	; (80039dc <LSM6DSL_ACC_GetSensitivity+0x58>)
 80039c0:	6023      	str	r3, [r4, #0]
		break;
 80039c2:	e7f3      	b.n	80039ac <LSM6DSL_ACC_GetSensitivity+0x28>
		return LSM6DSL_ERROR;
 80039c4:	f04f 32ff 	mov.w	r2, #4294967295
 80039c8:	e7f0      	b.n	80039ac <LSM6DSL_ACC_GetSensitivity+0x28>
		ret = LSM6DSL_ERROR;
 80039ca:	f04f 32ff 	mov.w	r2, #4294967295
 80039ce:	e7ed      	b.n	80039ac <LSM6DSL_ACC_GetSensitivity+0x28>
 80039d0:	3d79db23 	.word	0x3d79db23
 80039d4:	3df9db23 	.word	0x3df9db23
 80039d8:	3e79db23 	.word	0x3e79db23
 80039dc:	3ef9db23 	.word	0x3ef9db23

080039e0 <LSM6DSL_ACC_GetFullScale>:
{
 80039e0:	b510      	push	{r4, lr}
 80039e2:	b082      	sub	sp, #8
 80039e4:	460c      	mov	r4, r1
	if (lsm6dsl_xl_full_scale_get(&(pObj->Ctx), &fs_low_level) != LSM6DSL_OK) {
 80039e6:	f10d 0107 	add.w	r1, sp, #7
 80039ea:	301c      	adds	r0, #28
 80039ec:	f000 fa8e 	bl	8003f0c <lsm6dsl_xl_full_scale_get>
 80039f0:	b9b0      	cbnz	r0, 8003a20 <LSM6DSL_ACC_GetFullScale+0x40>
 80039f2:	4602      	mov	r2, r0
	switch (fs_low_level) {
 80039f4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80039f8:	2b03      	cmp	r3, #3
 80039fa:	d814      	bhi.n	8003a26 <LSM6DSL_ACC_GetFullScale+0x46>
 80039fc:	e8df f003 	tbb	[pc, r3]
 8003a00:	0a070d02 	.word	0x0a070d02
		*FullScale = 2;
 8003a04:	2302      	movs	r3, #2
 8003a06:	6023      	str	r3, [r4, #0]
}
 8003a08:	4610      	mov	r0, r2
 8003a0a:	b002      	add	sp, #8
 8003a0c:	bd10      	pop	{r4, pc}
		*FullScale = 4;
 8003a0e:	2304      	movs	r3, #4
 8003a10:	6023      	str	r3, [r4, #0]
		break;
 8003a12:	e7f9      	b.n	8003a08 <LSM6DSL_ACC_GetFullScale+0x28>
		*FullScale = 8;
 8003a14:	2308      	movs	r3, #8
 8003a16:	6023      	str	r3, [r4, #0]
		break;
 8003a18:	e7f6      	b.n	8003a08 <LSM6DSL_ACC_GetFullScale+0x28>
		*FullScale = 16;
 8003a1a:	2310      	movs	r3, #16
 8003a1c:	6023      	str	r3, [r4, #0]
		break;
 8003a1e:	e7f3      	b.n	8003a08 <LSM6DSL_ACC_GetFullScale+0x28>
		return LSM6DSL_ERROR;
 8003a20:	f04f 32ff 	mov.w	r2, #4294967295
 8003a24:	e7f0      	b.n	8003a08 <LSM6DSL_ACC_GetFullScale+0x28>
		ret = LSM6DSL_ERROR;
 8003a26:	f04f 32ff 	mov.w	r2, #4294967295
 8003a2a:	e7ed      	b.n	8003a08 <LSM6DSL_ACC_GetFullScale+0x28>

08003a2c <LSM6DSL_ACC_GetAxesRaw>:
{
 8003a2c:	b510      	push	{r4, lr}
 8003a2e:	b082      	sub	sp, #8
 8003a30:	460c      	mov	r4, r1
	if (lsm6dsl_acceleration_raw_get(&(pObj->Ctx), data_raw.u8bit) != LSM6DSL_OK) {
 8003a32:	4669      	mov	r1, sp
 8003a34:	301c      	adds	r0, #28
 8003a36:	f000 fba0 	bl	800417a <lsm6dsl_acceleration_raw_get>
 8003a3a:	b960      	cbnz	r0, 8003a56 <LSM6DSL_ACC_GetAxesRaw+0x2a>
 8003a3c:	4603      	mov	r3, r0
	Value->x = data_raw.i16bit[0];
 8003a3e:	f9bd 2000 	ldrsh.w	r2, [sp]
 8003a42:	8022      	strh	r2, [r4, #0]
	Value->y = data_raw.i16bit[1];
 8003a44:	f9bd 2002 	ldrsh.w	r2, [sp, #2]
 8003a48:	8062      	strh	r2, [r4, #2]
	Value->z = data_raw.i16bit[2];
 8003a4a:	f9bd 2004 	ldrsh.w	r2, [sp, #4]
 8003a4e:	80a2      	strh	r2, [r4, #4]
}
 8003a50:	4618      	mov	r0, r3
 8003a52:	b002      	add	sp, #8
 8003a54:	bd10      	pop	{r4, pc}
		return LSM6DSL_ERROR;
 8003a56:	f04f 33ff 	mov.w	r3, #4294967295
 8003a5a:	e7f9      	b.n	8003a50 <LSM6DSL_ACC_GetAxesRaw+0x24>

08003a5c <LSM6DSL_ACC_GetAxes>:
{
 8003a5c:	b530      	push	{r4, r5, lr}
 8003a5e:	b085      	sub	sp, #20
 8003a60:	4605      	mov	r5, r0
 8003a62:	460c      	mov	r4, r1
	float sensitivity = 0.0f;
 8003a64:	2300      	movs	r3, #0
 8003a66:	9301      	str	r3, [sp, #4]
	if (lsm6dsl_acceleration_raw_get(&(pObj->Ctx), data_raw.u8bit) != LSM6DSL_OK) {
 8003a68:	a902      	add	r1, sp, #8
 8003a6a:	301c      	adds	r0, #28
 8003a6c:	f000 fb85 	bl	800417a <lsm6dsl_acceleration_raw_get>
 8003a70:	bb70      	cbnz	r0, 8003ad0 <LSM6DSL_ACC_GetAxes+0x74>
	if (LSM6DSL_ACC_GetSensitivity(pObj, &sensitivity) != LSM6DSL_OK) {
 8003a72:	a901      	add	r1, sp, #4
 8003a74:	4628      	mov	r0, r5
 8003a76:	f7ff ff85 	bl	8003984 <LSM6DSL_ACC_GetSensitivity>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	bb58      	cbnz	r0, 8003ad6 <LSM6DSL_ACC_GetAxes+0x7a>
	Acceleration->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 8003a7e:	f9bd 2008 	ldrsh.w	r2, [sp, #8]
 8003a82:	ee07 2a10 	vmov	s14, r2
 8003a86:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003a8a:	eddd 7a01 	vldr	s15, [sp, #4]
 8003a8e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003a92:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8003a96:	ed84 7a00 	vstr	s14, [r4]
	Acceleration->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 8003a9a:	f9bd 200a 	ldrsh.w	r2, [sp, #10]
 8003a9e:	ee07 2a10 	vmov	s14, r2
 8003aa2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003aa6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003aaa:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8003aae:	ed84 7a01 	vstr	s14, [r4, #4]
	Acceleration->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 8003ab2:	f9bd 200c 	ldrsh.w	r2, [sp, #12]
 8003ab6:	ee07 2a10 	vmov	s14, r2
 8003aba:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003abe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003ac2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003ac6:	edc4 7a02 	vstr	s15, [r4, #8]
}
 8003aca:	4618      	mov	r0, r3
 8003acc:	b005      	add	sp, #20
 8003ace:	bd30      	pop	{r4, r5, pc}
		return LSM6DSL_ERROR;
 8003ad0:	f04f 33ff 	mov.w	r3, #4294967295
 8003ad4:	e7f9      	b.n	8003aca <LSM6DSL_ACC_GetAxes+0x6e>
		return LSM6DSL_ERROR;
 8003ad6:	f04f 33ff 	mov.w	r3, #4294967295
 8003ada:	e7f6      	b.n	8003aca <LSM6DSL_ACC_GetAxes+0x6e>

08003adc <LSM6DSL_GYRO_Disable>:
{
 8003adc:	b538      	push	{r3, r4, r5, lr}
	if (pObj->gyro_is_enabled == 0U) {
 8003ade:	f890 302a 	ldrb.w	r3, [r0, #42]	; 0x2a
 8003ae2:	b913      	cbnz	r3, 8003aea <LSM6DSL_GYRO_Disable+0xe>
		return LSM6DSL_OK;
 8003ae4:	2300      	movs	r3, #0
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	bd38      	pop	{r3, r4, r5, pc}
 8003aea:	4604      	mov	r4, r0
	if (lsm6dsl_gy_data_rate_get(&(pObj->Ctx), &pObj->gyro_odr) != LSM6DSL_OK) {
 8003aec:	f100 051c 	add.w	r5, r0, #28
 8003af0:	f100 012c 	add.w	r1, r0, #44	; 0x2c
 8003af4:	4628      	mov	r0, r5
 8003af6:	f000 fae3 	bl	80040c0 <lsm6dsl_gy_data_rate_get>
 8003afa:	b948      	cbnz	r0, 8003b10 <LSM6DSL_GYRO_Disable+0x34>
	if (lsm6dsl_gy_data_rate_set(&(pObj->Ctx), LSM6DSL_GY_ODR_OFF) != LSM6DSL_OK) {
 8003afc:	2100      	movs	r1, #0
 8003afe:	4628      	mov	r0, r5
 8003b00:	f000 fac2 	bl	8004088 <lsm6dsl_gy_data_rate_set>
 8003b04:	4603      	mov	r3, r0
 8003b06:	b930      	cbnz	r0, 8003b16 <LSM6DSL_GYRO_Disable+0x3a>
	pObj->gyro_is_enabled = 0;
 8003b08:	2200      	movs	r2, #0
 8003b0a:	f884 202a 	strb.w	r2, [r4, #42]	; 0x2a
	return LSM6DSL_OK;
 8003b0e:	e7ea      	b.n	8003ae6 <LSM6DSL_GYRO_Disable+0xa>
		return LSM6DSL_ERROR;
 8003b10:	f04f 33ff 	mov.w	r3, #4294967295
 8003b14:	e7e7      	b.n	8003ae6 <LSM6DSL_GYRO_Disable+0xa>
		return LSM6DSL_ERROR;
 8003b16:	f04f 33ff 	mov.w	r3, #4294967295
 8003b1a:	e7e4      	b.n	8003ae6 <LSM6DSL_GYRO_Disable+0xa>

08003b1c <LSM6DSL_DeInit>:
{
 8003b1c:	b510      	push	{r4, lr}
 8003b1e:	4604      	mov	r4, r0
	if (LSM6DSL_ACC_Disable(pObj) != LSM6DSL_OK) {
 8003b20:	f7ff feb6 	bl	8003890 <LSM6DSL_ACC_Disable>
 8003b24:	b968      	cbnz	r0, 8003b42 <LSM6DSL_DeInit+0x26>
	if (LSM6DSL_GYRO_Disable(pObj) != LSM6DSL_OK) {
 8003b26:	4620      	mov	r0, r4
 8003b28:	f7ff ffd8 	bl	8003adc <LSM6DSL_GYRO_Disable>
 8003b2c:	4602      	mov	r2, r0
 8003b2e:	b958      	cbnz	r0, 8003b48 <LSM6DSL_DeInit+0x2c>
	pObj->acc_odr = LSM6DSL_XL_ODR_OFF;
 8003b30:	2300      	movs	r3, #0
 8003b32:	f884 302b 	strb.w	r3, [r4, #43]	; 0x2b
	pObj->gyro_odr = LSM6DSL_GY_ODR_OFF;
 8003b36:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
	pObj->is_initialized = 0;
 8003b3a:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
}
 8003b3e:	4610      	mov	r0, r2
 8003b40:	bd10      	pop	{r4, pc}
		return LSM6DSL_ERROR;
 8003b42:	f04f 32ff 	mov.w	r2, #4294967295
 8003b46:	e7fa      	b.n	8003b3e <LSM6DSL_DeInit+0x22>
		return LSM6DSL_ERROR;
 8003b48:	f04f 32ff 	mov.w	r2, #4294967295
 8003b4c:	e7f7      	b.n	8003b3e <LSM6DSL_DeInit+0x22>
	...

08003b50 <LSM6DSL_GYRO_GetOutputDataRate>:
{
 8003b50:	b510      	push	{r4, lr}
 8003b52:	b082      	sub	sp, #8
 8003b54:	460c      	mov	r4, r1
	if (lsm6dsl_gy_data_rate_get(&(pObj->Ctx), &odr_low_level) != LSM6DSL_OK) {
 8003b56:	f10d 0107 	add.w	r1, sp, #7
 8003b5a:	301c      	adds	r0, #28
 8003b5c:	f000 fab0 	bl	80040c0 <lsm6dsl_gy_data_rate_get>
 8003b60:	2800      	cmp	r0, #0
 8003b62:	d12f      	bne.n	8003bc4 <LSM6DSL_GYRO_GetOutputDataRate+0x74>
 8003b64:	4602      	mov	r2, r0
	switch (odr_low_level) {
 8003b66:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003b6a:	2b0a      	cmp	r3, #10
 8003b6c:	d82d      	bhi.n	8003bca <LSM6DSL_GYRO_GetOutputDataRate+0x7a>
 8003b6e:	e8df f003 	tbb	[pc, r3]
 8003b72:	0b06      	.short	0x0b06
 8003b74:	1714110e 	.word	0x1714110e
 8003b78:	23201d1a 	.word	0x23201d1a
 8003b7c:	26          	.byte	0x26
 8003b7d:	00          	.byte	0x00
		*Odr = 0.0f;
 8003b7e:	2300      	movs	r3, #0
 8003b80:	6023      	str	r3, [r4, #0]
}
 8003b82:	4610      	mov	r0, r2
 8003b84:	b002      	add	sp, #8
 8003b86:	bd10      	pop	{r4, pc}
		*Odr = 12.5f;
 8003b88:	4b11      	ldr	r3, [pc, #68]	; (8003bd0 <LSM6DSL_GYRO_GetOutputDataRate+0x80>)
 8003b8a:	6023      	str	r3, [r4, #0]
		break;
 8003b8c:	e7f9      	b.n	8003b82 <LSM6DSL_GYRO_GetOutputDataRate+0x32>
		*Odr = 26.0f;
 8003b8e:	4b11      	ldr	r3, [pc, #68]	; (8003bd4 <LSM6DSL_GYRO_GetOutputDataRate+0x84>)
 8003b90:	6023      	str	r3, [r4, #0]
		break;
 8003b92:	e7f6      	b.n	8003b82 <LSM6DSL_GYRO_GetOutputDataRate+0x32>
		*Odr = 52.0f;
 8003b94:	4b10      	ldr	r3, [pc, #64]	; (8003bd8 <LSM6DSL_GYRO_GetOutputDataRate+0x88>)
 8003b96:	6023      	str	r3, [r4, #0]
		break;
 8003b98:	e7f3      	b.n	8003b82 <LSM6DSL_GYRO_GetOutputDataRate+0x32>
		*Odr = 104.0f;
 8003b9a:	4b10      	ldr	r3, [pc, #64]	; (8003bdc <LSM6DSL_GYRO_GetOutputDataRate+0x8c>)
 8003b9c:	6023      	str	r3, [r4, #0]
		break;
 8003b9e:	e7f0      	b.n	8003b82 <LSM6DSL_GYRO_GetOutputDataRate+0x32>
		*Odr = 208.0f;
 8003ba0:	4b0f      	ldr	r3, [pc, #60]	; (8003be0 <LSM6DSL_GYRO_GetOutputDataRate+0x90>)
 8003ba2:	6023      	str	r3, [r4, #0]
		break;
 8003ba4:	e7ed      	b.n	8003b82 <LSM6DSL_GYRO_GetOutputDataRate+0x32>
		*Odr = 416.0f;
 8003ba6:	4b0f      	ldr	r3, [pc, #60]	; (8003be4 <LSM6DSL_GYRO_GetOutputDataRate+0x94>)
 8003ba8:	6023      	str	r3, [r4, #0]
		break;
 8003baa:	e7ea      	b.n	8003b82 <LSM6DSL_GYRO_GetOutputDataRate+0x32>
		*Odr = 833.0f;
 8003bac:	4b0e      	ldr	r3, [pc, #56]	; (8003be8 <LSM6DSL_GYRO_GetOutputDataRate+0x98>)
 8003bae:	6023      	str	r3, [r4, #0]
		break;
 8003bb0:	e7e7      	b.n	8003b82 <LSM6DSL_GYRO_GetOutputDataRate+0x32>
		*Odr = 1660.0f;
 8003bb2:	4b0e      	ldr	r3, [pc, #56]	; (8003bec <LSM6DSL_GYRO_GetOutputDataRate+0x9c>)
 8003bb4:	6023      	str	r3, [r4, #0]
		break;
 8003bb6:	e7e4      	b.n	8003b82 <LSM6DSL_GYRO_GetOutputDataRate+0x32>
		*Odr = 3330.0f;
 8003bb8:	4b0d      	ldr	r3, [pc, #52]	; (8003bf0 <LSM6DSL_GYRO_GetOutputDataRate+0xa0>)
 8003bba:	6023      	str	r3, [r4, #0]
		break;
 8003bbc:	e7e1      	b.n	8003b82 <LSM6DSL_GYRO_GetOutputDataRate+0x32>
		*Odr = 6660.0f;
 8003bbe:	4b0d      	ldr	r3, [pc, #52]	; (8003bf4 <LSM6DSL_GYRO_GetOutputDataRate+0xa4>)
 8003bc0:	6023      	str	r3, [r4, #0]
		break;
 8003bc2:	e7de      	b.n	8003b82 <LSM6DSL_GYRO_GetOutputDataRate+0x32>
		return LSM6DSL_ERROR;
 8003bc4:	f04f 32ff 	mov.w	r2, #4294967295
 8003bc8:	e7db      	b.n	8003b82 <LSM6DSL_GYRO_GetOutputDataRate+0x32>
		ret = LSM6DSL_ERROR;
 8003bca:	f04f 32ff 	mov.w	r2, #4294967295
 8003bce:	e7d8      	b.n	8003b82 <LSM6DSL_GYRO_GetOutputDataRate+0x32>
 8003bd0:	41480000 	.word	0x41480000
 8003bd4:	41d00000 	.word	0x41d00000
 8003bd8:	42500000 	.word	0x42500000
 8003bdc:	42d00000 	.word	0x42d00000
 8003be0:	43500000 	.word	0x43500000
 8003be4:	43d00000 	.word	0x43d00000
 8003be8:	44504000 	.word	0x44504000
 8003bec:	44cf8000 	.word	0x44cf8000
 8003bf0:	45502000 	.word	0x45502000
 8003bf4:	45d02000 	.word	0x45d02000

08003bf8 <LSM6DSL_GYRO_GetSensitivity>:
{
 8003bf8:	b510      	push	{r4, lr}
 8003bfa:	b082      	sub	sp, #8
 8003bfc:	460c      	mov	r4, r1
	if (lsm6dsl_gy_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSL_OK) {
 8003bfe:	f10d 0107 	add.w	r1, sp, #7
 8003c02:	301c      	adds	r0, #28
 8003c04:	f000 fa19 	bl	800403a <lsm6dsl_gy_full_scale_get>
 8003c08:	b9d8      	cbnz	r0, 8003c42 <LSM6DSL_GYRO_GetSensitivity+0x4a>
 8003c0a:	4602      	mov	r2, r0
	switch (full_scale) {
 8003c0c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003c10:	2b06      	cmp	r3, #6
 8003c12:	d819      	bhi.n	8003c48 <LSM6DSL_GYRO_GetSensitivity+0x50>
 8003c14:	e8df f003 	tbb	[pc, r3]
 8003c18:	180c0409 	.word	0x180c0409
 8003c1c:	180f      	.short	0x180f
 8003c1e:	12          	.byte	0x12
 8003c1f:	00          	.byte	0x00
		*Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_125DPS;
 8003c20:	4b0b      	ldr	r3, [pc, #44]	; (8003c50 <LSM6DSL_GYRO_GetSensitivity+0x58>)
 8003c22:	6023      	str	r3, [r4, #0]
}
 8003c24:	4610      	mov	r0, r2
 8003c26:	b002      	add	sp, #8
 8003c28:	bd10      	pop	{r4, pc}
		*Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_250DPS;
 8003c2a:	4b0a      	ldr	r3, [pc, #40]	; (8003c54 <LSM6DSL_GYRO_GetSensitivity+0x5c>)
 8003c2c:	6023      	str	r3, [r4, #0]
		break;
 8003c2e:	e7f9      	b.n	8003c24 <LSM6DSL_GYRO_GetSensitivity+0x2c>
		*Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_500DPS;
 8003c30:	4b09      	ldr	r3, [pc, #36]	; (8003c58 <LSM6DSL_GYRO_GetSensitivity+0x60>)
 8003c32:	6023      	str	r3, [r4, #0]
		break;
 8003c34:	e7f6      	b.n	8003c24 <LSM6DSL_GYRO_GetSensitivity+0x2c>
		*Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_1000DPS;
 8003c36:	4b09      	ldr	r3, [pc, #36]	; (8003c5c <LSM6DSL_GYRO_GetSensitivity+0x64>)
 8003c38:	6023      	str	r3, [r4, #0]
		break;
 8003c3a:	e7f3      	b.n	8003c24 <LSM6DSL_GYRO_GetSensitivity+0x2c>
		*Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_2000DPS;
 8003c3c:	4b08      	ldr	r3, [pc, #32]	; (8003c60 <LSM6DSL_GYRO_GetSensitivity+0x68>)
 8003c3e:	6023      	str	r3, [r4, #0]
		break;
 8003c40:	e7f0      	b.n	8003c24 <LSM6DSL_GYRO_GetSensitivity+0x2c>
		return LSM6DSL_ERROR;
 8003c42:	f04f 32ff 	mov.w	r2, #4294967295
 8003c46:	e7ed      	b.n	8003c24 <LSM6DSL_GYRO_GetSensitivity+0x2c>
		ret = LSM6DSL_ERROR;
 8003c48:	f04f 32ff 	mov.w	r2, #4294967295
 8003c4c:	e7ea      	b.n	8003c24 <LSM6DSL_GYRO_GetSensitivity+0x2c>
 8003c4e:	bf00      	nop
 8003c50:	408c0000 	.word	0x408c0000
 8003c54:	410c0000 	.word	0x410c0000
 8003c58:	418c0000 	.word	0x418c0000
 8003c5c:	420c0000 	.word	0x420c0000
 8003c60:	428c0000 	.word	0x428c0000

08003c64 <LSM6DSL_GYRO_GetFullScale>:
{
 8003c64:	b510      	push	{r4, lr}
 8003c66:	b082      	sub	sp, #8
 8003c68:	460c      	mov	r4, r1
	if (lsm6dsl_gy_full_scale_get(&(pObj->Ctx), &fs_low_level) != LSM6DSL_OK) {
 8003c6a:	f10d 0107 	add.w	r1, sp, #7
 8003c6e:	301c      	adds	r0, #28
 8003c70:	f000 f9e3 	bl	800403a <lsm6dsl_gy_full_scale_get>
 8003c74:	b9f0      	cbnz	r0, 8003cb4 <LSM6DSL_GYRO_GetFullScale+0x50>
 8003c76:	4602      	mov	r2, r0
	switch (fs_low_level) {
 8003c78:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003c7c:	2b06      	cmp	r3, #6
 8003c7e:	d81c      	bhi.n	8003cba <LSM6DSL_GYRO_GetFullScale+0x56>
 8003c80:	e8df f003 	tbb	[pc, r3]
 8003c84:	1b0c0409 	.word	0x1b0c0409
 8003c88:	1b10      	.short	0x1b10
 8003c8a:	14          	.byte	0x14
 8003c8b:	00          	.byte	0x00
		*FullScale = 125;
 8003c8c:	237d      	movs	r3, #125	; 0x7d
 8003c8e:	6023      	str	r3, [r4, #0]
}
 8003c90:	4610      	mov	r0, r2
 8003c92:	b002      	add	sp, #8
 8003c94:	bd10      	pop	{r4, pc}
		*FullScale = 250;
 8003c96:	23fa      	movs	r3, #250	; 0xfa
 8003c98:	6023      	str	r3, [r4, #0]
		break;
 8003c9a:	e7f9      	b.n	8003c90 <LSM6DSL_GYRO_GetFullScale+0x2c>
		*FullScale = 500;
 8003c9c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8003ca0:	6023      	str	r3, [r4, #0]
		break;
 8003ca2:	e7f5      	b.n	8003c90 <LSM6DSL_GYRO_GetFullScale+0x2c>
		*FullScale = 1000;
 8003ca4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003ca8:	6023      	str	r3, [r4, #0]
		break;
 8003caa:	e7f1      	b.n	8003c90 <LSM6DSL_GYRO_GetFullScale+0x2c>
		*FullScale = 2000;
 8003cac:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8003cb0:	6023      	str	r3, [r4, #0]
		break;
 8003cb2:	e7ed      	b.n	8003c90 <LSM6DSL_GYRO_GetFullScale+0x2c>
		return LSM6DSL_ERROR;
 8003cb4:	f04f 32ff 	mov.w	r2, #4294967295
 8003cb8:	e7ea      	b.n	8003c90 <LSM6DSL_GYRO_GetFullScale+0x2c>
		ret = LSM6DSL_ERROR;
 8003cba:	f04f 32ff 	mov.w	r2, #4294967295
 8003cbe:	e7e7      	b.n	8003c90 <LSM6DSL_GYRO_GetFullScale+0x2c>

08003cc0 <LSM6DSL_GYRO_GetAxesRaw>:
{
 8003cc0:	b510      	push	{r4, lr}
 8003cc2:	b082      	sub	sp, #8
 8003cc4:	460c      	mov	r4, r1
	if (lsm6dsl_angular_rate_raw_get(&(pObj->Ctx), data_raw.u8bit) != LSM6DSL_OK) {
 8003cc6:	4669      	mov	r1, sp
 8003cc8:	301c      	adds	r0, #28
 8003cca:	f000 fa4f 	bl	800416c <lsm6dsl_angular_rate_raw_get>
 8003cce:	b960      	cbnz	r0, 8003cea <LSM6DSL_GYRO_GetAxesRaw+0x2a>
 8003cd0:	4603      	mov	r3, r0
	Value->x = data_raw.i16bit[0];
 8003cd2:	f9bd 2000 	ldrsh.w	r2, [sp]
 8003cd6:	8022      	strh	r2, [r4, #0]
	Value->y = data_raw.i16bit[1];
 8003cd8:	f9bd 2002 	ldrsh.w	r2, [sp, #2]
 8003cdc:	8062      	strh	r2, [r4, #2]
	Value->z = data_raw.i16bit[2];
 8003cde:	f9bd 2004 	ldrsh.w	r2, [sp, #4]
 8003ce2:	80a2      	strh	r2, [r4, #4]
}
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	b002      	add	sp, #8
 8003ce8:	bd10      	pop	{r4, pc}
		return LSM6DSL_ERROR;
 8003cea:	f04f 33ff 	mov.w	r3, #4294967295
 8003cee:	e7f9      	b.n	8003ce4 <LSM6DSL_GYRO_GetAxesRaw+0x24>

08003cf0 <LSM6DSL_GYRO_GetAxes>:
{
 8003cf0:	b530      	push	{r4, r5, lr}
 8003cf2:	b085      	sub	sp, #20
 8003cf4:	4605      	mov	r5, r0
 8003cf6:	460c      	mov	r4, r1
	if (lsm6dsl_angular_rate_raw_get(&(pObj->Ctx), data_raw.u8bit) != LSM6DSL_OK) {
 8003cf8:	a902      	add	r1, sp, #8
 8003cfa:	301c      	adds	r0, #28
 8003cfc:	f000 fa36 	bl	800416c <lsm6dsl_angular_rate_raw_get>
 8003d00:	bb70      	cbnz	r0, 8003d60 <LSM6DSL_GYRO_GetAxes+0x70>
	if (LSM6DSL_GYRO_GetSensitivity(pObj, &sensitivity) != LSM6DSL_OK) {
 8003d02:	a901      	add	r1, sp, #4
 8003d04:	4628      	mov	r0, r5
 8003d06:	f7ff ff77 	bl	8003bf8 <LSM6DSL_GYRO_GetSensitivity>
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	bb58      	cbnz	r0, 8003d66 <LSM6DSL_GYRO_GetAxes+0x76>
	AngularRate->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 8003d0e:	f9bd 2008 	ldrsh.w	r2, [sp, #8]
 8003d12:	ee07 2a10 	vmov	s14, r2
 8003d16:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003d1a:	eddd 7a01 	vldr	s15, [sp, #4]
 8003d1e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003d22:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8003d26:	ed84 7a00 	vstr	s14, [r4]
	AngularRate->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 8003d2a:	f9bd 200a 	ldrsh.w	r2, [sp, #10]
 8003d2e:	ee07 2a10 	vmov	s14, r2
 8003d32:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003d36:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003d3a:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8003d3e:	ed84 7a01 	vstr	s14, [r4, #4]
	AngularRate->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 8003d42:	f9bd 200c 	ldrsh.w	r2, [sp, #12]
 8003d46:	ee07 2a10 	vmov	s14, r2
 8003d4a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003d4e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003d52:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003d56:	edc4 7a02 	vstr	s15, [r4, #8]
}
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	b005      	add	sp, #20
 8003d5e:	bd30      	pop	{r4, r5, pc}
		return LSM6DSL_ERROR;
 8003d60:	f04f 33ff 	mov.w	r3, #4294967295
 8003d64:	e7f9      	b.n	8003d5a <LSM6DSL_GYRO_GetAxes+0x6a>
		return LSM6DSL_ERROR;
 8003d66:	f04f 33ff 	mov.w	r3, #4294967295
 8003d6a:	e7f6      	b.n	8003d5a <LSM6DSL_GYRO_GetAxes+0x6a>

08003d6c <LSM6DSL_Write_Reg>:
{
 8003d6c:	b510      	push	{r4, lr}
 8003d6e:	b082      	sub	sp, #8
 8003d70:	ac02      	add	r4, sp, #8
 8003d72:	f804 2d01 	strb.w	r2, [r4, #-1]!
	if (lsm6dsl_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LSM6DSL_OK) {
 8003d76:	2301      	movs	r3, #1
 8003d78:	4622      	mov	r2, r4
 8003d7a:	301c      	adds	r0, #28
 8003d7c:	f000 f8a5 	bl	8003eca <lsm6dsl_write_reg>
 8003d80:	4603      	mov	r3, r0
 8003d82:	b910      	cbnz	r0, 8003d8a <LSM6DSL_Write_Reg+0x1e>
}
 8003d84:	4618      	mov	r0, r3
 8003d86:	b002      	add	sp, #8
 8003d88:	bd10      	pop	{r4, pc}
		return LSM6DSL_ERROR;
 8003d8a:	f04f 33ff 	mov.w	r3, #4294967295
 8003d8e:	e7f9      	b.n	8003d84 <LSM6DSL_Write_Reg+0x18>

08003d90 <LSM6DSL_RegisterBusIO>:
	if (pObj == NULL) {
 8003d90:	2800      	cmp	r0, #0
 8003d92:	d02c      	beq.n	8003dee <LSM6DSL_RegisterBusIO+0x5e>
{
 8003d94:	b510      	push	{r4, lr}
 8003d96:	4604      	mov	r4, r0
		pObj->IO.Init = pIO->Init;
 8003d98:	680a      	ldr	r2, [r1, #0]
 8003d9a:	6002      	str	r2, [r0, #0]
		pObj->IO.DeInit = pIO->DeInit;
 8003d9c:	6848      	ldr	r0, [r1, #4]
 8003d9e:	6060      	str	r0, [r4, #4]
		pObj->IO.BusType = pIO->BusType;
 8003da0:	6888      	ldr	r0, [r1, #8]
 8003da2:	60a0      	str	r0, [r4, #8]
		pObj->IO.Address = pIO->Address;
 8003da4:	7b08      	ldrb	r0, [r1, #12]
 8003da6:	7320      	strb	r0, [r4, #12]
		pObj->IO.WriteReg = pIO->WriteReg;
 8003da8:	6908      	ldr	r0, [r1, #16]
 8003daa:	6120      	str	r0, [r4, #16]
		pObj->IO.ReadReg = pIO->ReadReg;
 8003dac:	6948      	ldr	r0, [r1, #20]
 8003dae:	6160      	str	r0, [r4, #20]
		pObj->IO.GetTick = pIO->GetTick;
 8003db0:	6989      	ldr	r1, [r1, #24]
 8003db2:	61a1      	str	r1, [r4, #24]
		pObj->Ctx.read_reg = ReadRegWrap;
 8003db4:	4913      	ldr	r1, [pc, #76]	; (8003e04 <LSM6DSL_RegisterBusIO+0x74>)
 8003db6:	6221      	str	r1, [r4, #32]
		pObj->Ctx.write_reg = WriteRegWrap;
 8003db8:	4913      	ldr	r1, [pc, #76]	; (8003e08 <LSM6DSL_RegisterBusIO+0x78>)
 8003dba:	61e1      	str	r1, [r4, #28]
		pObj->Ctx.handle = pObj;
 8003dbc:	6264      	str	r4, [r4, #36]	; 0x24
		if (pObj->IO.Init == NULL) {
 8003dbe:	b1d2      	cbz	r2, 8003df6 <LSM6DSL_RegisterBusIO+0x66>
		}else if (pObj->IO.Init() != LSM6DSL_OK) {
 8003dc0:	4790      	blx	r2
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	b9d0      	cbnz	r0, 8003dfc <LSM6DSL_RegisterBusIO+0x6c>
			if (pObj->IO.BusType == LSM6DSL_SPI_3WIRES_BUS) { /* SPI 3-Wires */
 8003dc6:	68a2      	ldr	r2, [r4, #8]
 8003dc8:	2a02      	cmp	r2, #2
 8003dca:	d001      	beq.n	8003dd0 <LSM6DSL_RegisterBusIO+0x40>
}
 8003dcc:	4618      	mov	r0, r3
 8003dce:	bd10      	pop	{r4, pc}
				if (pObj->is_initialized == 0U) {
 8003dd0:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 8003dd4:	2a00      	cmp	r2, #0
 8003dd6:	d1f9      	bne.n	8003dcc <LSM6DSL_RegisterBusIO+0x3c>
					if (LSM6DSL_Write_Reg(pObj, LSM6DSL_CTRL3_C, data) != LSM6DSL_OK) {
 8003dd8:	220c      	movs	r2, #12
 8003dda:	2112      	movs	r1, #18
 8003ddc:	4620      	mov	r0, r4
 8003dde:	f7ff ffc5 	bl	8003d6c <LSM6DSL_Write_Reg>
 8003de2:	4603      	mov	r3, r0
 8003de4:	2800      	cmp	r0, #0
 8003de6:	d0f1      	beq.n	8003dcc <LSM6DSL_RegisterBusIO+0x3c>
						ret = LSM6DSL_ERROR;
 8003de8:	f04f 33ff 	mov.w	r3, #4294967295
	return ret;
 8003dec:	e7ee      	b.n	8003dcc <LSM6DSL_RegisterBusIO+0x3c>
		ret = LSM6DSL_ERROR;
 8003dee:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003df2:	4618      	mov	r0, r3
 8003df4:	4770      	bx	lr
			ret = LSM6DSL_ERROR;
 8003df6:	f04f 33ff 	mov.w	r3, #4294967295
 8003dfa:	e7e7      	b.n	8003dcc <LSM6DSL_RegisterBusIO+0x3c>
			ret = LSM6DSL_ERROR;
 8003dfc:	f04f 33ff 	mov.w	r3, #4294967295
 8003e00:	e7e4      	b.n	8003dcc <LSM6DSL_RegisterBusIO+0x3c>
 8003e02:	bf00      	nop
 8003e04:	0800352d 	.word	0x0800352d
 8003e08:	08003537 	.word	0x08003537

08003e0c <LSM6DSL_ACC_Enable_6D_Orientation>:
{
 8003e0c:	b530      	push	{r4, r5, lr}
 8003e0e:	b083      	sub	sp, #12
 8003e10:	4604      	mov	r4, r0
 8003e12:	460d      	mov	r5, r1
	if (LSM6DSL_ACC_SetOutputDataRate(pObj, 416.0f) != LSM6DSL_OK) {
 8003e14:	ed9f 0a29 	vldr	s0, [pc, #164]	; 8003ebc <LSM6DSL_ACC_Enable_6D_Orientation+0xb0>
 8003e18:	f7ff fc16 	bl	8003648 <LSM6DSL_ACC_SetOutputDataRate>
 8003e1c:	2800      	cmp	r0, #0
 8003e1e:	d13e      	bne.n	8003e9e <LSM6DSL_ACC_Enable_6D_Orientation+0x92>
	if (LSM6DSL_ACC_SetFullScale(pObj, 2) != LSM6DSL_OK) {
 8003e20:	2102      	movs	r1, #2
 8003e22:	4620      	mov	r0, r4
 8003e24:	f7ff fc1b 	bl	800365e <LSM6DSL_ACC_SetFullScale>
 8003e28:	2800      	cmp	r0, #0
 8003e2a:	d13b      	bne.n	8003ea4 <LSM6DSL_ACC_Enable_6D_Orientation+0x98>
	if (lsm6dsl_6d_threshold_set(&(pObj->Ctx), LSM6DSL_DEG_60) != LSM6DSL_OK) {
 8003e2c:	341c      	adds	r4, #28
 8003e2e:	2102      	movs	r1, #2
 8003e30:	4620      	mov	r0, r4
 8003e32:	f000 fc1f 	bl	8004674 <lsm6dsl_6d_threshold_set>
 8003e36:	2800      	cmp	r0, #0
 8003e38:	d137      	bne.n	8003eaa <LSM6DSL_ACC_Enable_6D_Orientation+0x9e>
	switch (IntPin) {
 8003e3a:	b135      	cbz	r5, 8003e4a <LSM6DSL_ACC_Enable_6D_Orientation+0x3e>
 8003e3c:	2d01      	cmp	r5, #1
 8003e3e:	d019      	beq.n	8003e74 <LSM6DSL_ACC_Enable_6D_Orientation+0x68>
		ret = LSM6DSL_ERROR;
 8003e40:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	b003      	add	sp, #12
 8003e48:	bd30      	pop	{r4, r5, pc}
		if (lsm6dsl_pin_int1_route_get(&(pObj->Ctx), &val1) != LSM6DSL_OK) {
 8003e4a:	a901      	add	r1, sp, #4
 8003e4c:	4620      	mov	r0, r4
 8003e4e:	f000 fa84 	bl	800435a <lsm6dsl_pin_int1_route_get>
 8003e52:	bb68      	cbnz	r0, 8003eb0 <LSM6DSL_ACC_Enable_6D_Orientation+0xa4>
		val1.int1_6d = PROPERTY_ENABLE;
 8003e54:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8003e58:	f043 0304 	orr.w	r3, r3, #4
 8003e5c:	f88d 3005 	strb.w	r3, [sp, #5]
		if (lsm6dsl_pin_int1_route_set(&(pObj->Ctx), val1) != LSM6DSL_OK) {
 8003e60:	9901      	ldr	r1, [sp, #4]
 8003e62:	4620      	mov	r0, r4
 8003e64:	f000 f9b3 	bl	80041ce <lsm6dsl_pin_int1_route_set>
 8003e68:	4603      	mov	r3, r0
 8003e6a:	2800      	cmp	r0, #0
 8003e6c:	d0ea      	beq.n	8003e44 <LSM6DSL_ACC_Enable_6D_Orientation+0x38>
			return LSM6DSL_ERROR;
 8003e6e:	f04f 33ff 	mov.w	r3, #4294967295
 8003e72:	e7e7      	b.n	8003e44 <LSM6DSL_ACC_Enable_6D_Orientation+0x38>
		if (lsm6dsl_pin_int2_route_get(&(pObj->Ctx), &val2) != LSM6DSL_OK) {
 8003e74:	4669      	mov	r1, sp
 8003e76:	4620      	mov	r0, r4
 8003e78:	f000 fb95 	bl	80045a6 <lsm6dsl_pin_int2_route_get>
 8003e7c:	b9d8      	cbnz	r0, 8003eb6 <LSM6DSL_ACC_Enable_6D_Orientation+0xaa>
		val2.int2_6d = PROPERTY_ENABLE;
 8003e7e:	f89d 3001 	ldrb.w	r3, [sp, #1]
 8003e82:	f043 0304 	orr.w	r3, r3, #4
 8003e86:	f88d 3001 	strb.w	r3, [sp, #1]
		if (lsm6dsl_pin_int2_route_set(&(pObj->Ctx), val2) != LSM6DSL_OK) {
 8003e8a:	9900      	ldr	r1, [sp, #0]
 8003e8c:	4620      	mov	r0, r4
 8003e8e:	f000 fadd 	bl	800444c <lsm6dsl_pin_int2_route_set>
 8003e92:	4603      	mov	r3, r0
 8003e94:	2800      	cmp	r0, #0
 8003e96:	d0d5      	beq.n	8003e44 <LSM6DSL_ACC_Enable_6D_Orientation+0x38>
			return LSM6DSL_ERROR;
 8003e98:	f04f 33ff 	mov.w	r3, #4294967295
 8003e9c:	e7d2      	b.n	8003e44 <LSM6DSL_ACC_Enable_6D_Orientation+0x38>
		return LSM6DSL_ERROR;
 8003e9e:	f04f 33ff 	mov.w	r3, #4294967295
 8003ea2:	e7cf      	b.n	8003e44 <LSM6DSL_ACC_Enable_6D_Orientation+0x38>
		return LSM6DSL_ERROR;
 8003ea4:	f04f 33ff 	mov.w	r3, #4294967295
 8003ea8:	e7cc      	b.n	8003e44 <LSM6DSL_ACC_Enable_6D_Orientation+0x38>
		return LSM6DSL_ERROR;
 8003eaa:	f04f 33ff 	mov.w	r3, #4294967295
 8003eae:	e7c9      	b.n	8003e44 <LSM6DSL_ACC_Enable_6D_Orientation+0x38>
			return LSM6DSL_ERROR;
 8003eb0:	f04f 33ff 	mov.w	r3, #4294967295
 8003eb4:	e7c6      	b.n	8003e44 <LSM6DSL_ACC_Enable_6D_Orientation+0x38>
			return LSM6DSL_ERROR;
 8003eb6:	f04f 33ff 	mov.w	r3, #4294967295
 8003eba:	e7c3      	b.n	8003e44 <LSM6DSL_ACC_Enable_6D_Orientation+0x38>
 8003ebc:	43d00000 	.word	0x43d00000

08003ec0 <lsm6dsl_read_reg>:
 * @param  uint16_t len: number of consecutive register to read
 *
 */
int32_t lsm6dsl_read_reg(lsm6dsl_ctx_t *ctx, uint8_t reg, uint8_t *data,
			 uint16_t len)
{
 8003ec0:	b510      	push	{r4, lr}
	int32_t ret;
	ret = ctx->read_reg(ctx->handle, reg, data, len);
 8003ec2:	6844      	ldr	r4, [r0, #4]
 8003ec4:	6880      	ldr	r0, [r0, #8]
 8003ec6:	47a0      	blx	r4
	return ret;
}
 8003ec8:	bd10      	pop	{r4, pc}

08003eca <lsm6dsl_write_reg>:
 * @param  uint16_t len: number of consecutive register to write
 *
 */
int32_t lsm6dsl_write_reg(lsm6dsl_ctx_t *ctx, uint8_t reg, uint8_t *data,
			  uint16_t len)
{
 8003eca:	b510      	push	{r4, lr}
	int32_t ret;
	ret = ctx->write_reg(ctx->handle, reg, data, len);
 8003ecc:	6804      	ldr	r4, [r0, #0]
 8003ece:	6880      	ldr	r0, [r0, #8]
 8003ed0:	47a0      	blx	r4
	return ret;
}
 8003ed2:	bd10      	pop	{r4, pc}

08003ed4 <lsm6dsl_xl_full_scale_set>:
 * @param  lsm6dsl_ctx_t *ctx: read / write interface definitions
 * @param  lsm6dsl_fs_xl_t: change the values of fs_xl in reg CTRL1_XL
 *
 */
int32_t lsm6dsl_xl_full_scale_set(lsm6dsl_ctx_t *ctx, lsm6dsl_fs_xl_t val)
{
 8003ed4:	b530      	push	{r4, r5, lr}
 8003ed6:	b083      	sub	sp, #12
 8003ed8:	4604      	mov	r4, r0
 8003eda:	460d      	mov	r5, r1
	lsm6dsl_reg_t reg;
	int32_t ret;

	ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, &reg.byte, 1);
 8003edc:	2301      	movs	r3, #1
 8003ede:	aa01      	add	r2, sp, #4
 8003ee0:	2110      	movs	r1, #16
 8003ee2:	f7ff ffed 	bl	8003ec0 <lsm6dsl_read_reg>
	if (ret == 0) {
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	b110      	cbz	r0, 8003ef0 <lsm6dsl_xl_full_scale_set+0x1c>
		reg.ctrl1_xl.fs_xl = (uint8_t)val;
		ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL1_XL, &reg.byte, 1);
	}
	return ret;
}
 8003eea:	4618      	mov	r0, r3
 8003eec:	b003      	add	sp, #12
 8003eee:	bd30      	pop	{r4, r5, pc}
		reg.ctrl1_xl.fs_xl = (uint8_t)val;
 8003ef0:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8003ef4:	f365 0383 	bfi	r3, r5, #2, #2
 8003ef8:	aa02      	add	r2, sp, #8
 8003efa:	f802 3d04 	strb.w	r3, [r2, #-4]!
		ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL1_XL, &reg.byte, 1);
 8003efe:	2301      	movs	r3, #1
 8003f00:	2110      	movs	r1, #16
 8003f02:	4620      	mov	r0, r4
 8003f04:	f7ff ffe1 	bl	8003eca <lsm6dsl_write_reg>
 8003f08:	4603      	mov	r3, r0
	return ret;
 8003f0a:	e7ee      	b.n	8003eea <lsm6dsl_xl_full_scale_set+0x16>

08003f0c <lsm6dsl_xl_full_scale_get>:
 * @param  lsm6dsl_ctx_t *ctx: read / write interface definitions
 * @param  lsm6dsl_fs_xl_t: Get the values of fs_xl in reg CTRL1_XL
 *
 */
int32_t lsm6dsl_xl_full_scale_get(lsm6dsl_ctx_t *ctx, lsm6dsl_fs_xl_t *val)
{
 8003f0c:	b510      	push	{r4, lr}
 8003f0e:	b082      	sub	sp, #8
 8003f10:	460c      	mov	r4, r1
	lsm6dsl_reg_t reg;
	int32_t ret;

	ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, &reg.byte, 1);
 8003f12:	2301      	movs	r3, #1
 8003f14:	aa01      	add	r2, sp, #4
 8003f16:	2110      	movs	r1, #16
 8003f18:	f7ff ffd2 	bl	8003ec0 <lsm6dsl_read_reg>
	switch (reg.ctrl1_xl.fs_xl) {
 8003f1c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8003f20:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8003f24:	2b03      	cmp	r3, #3
 8003f26:	d810      	bhi.n	8003f4a <lsm6dsl_xl_full_scale_get+0x3e>
 8003f28:	e8df f003 	tbb	[pc, r3]
 8003f2c:	0c090602 	.word	0x0c090602
	case LSM6DSL_2g:
		*val = LSM6DSL_2g;
 8003f30:	2300      	movs	r3, #0
 8003f32:	7023      	strb	r3, [r4, #0]
		*val = LSM6DSL_XL_FS_ND;
		break;
	}

	return ret;
}
 8003f34:	b002      	add	sp, #8
 8003f36:	bd10      	pop	{r4, pc}
		*val = LSM6DSL_16g;
 8003f38:	2301      	movs	r3, #1
 8003f3a:	7023      	strb	r3, [r4, #0]
		break;
 8003f3c:	e7fa      	b.n	8003f34 <lsm6dsl_xl_full_scale_get+0x28>
		*val = LSM6DSL_4g;
 8003f3e:	2302      	movs	r3, #2
 8003f40:	7023      	strb	r3, [r4, #0]
		break;
 8003f42:	e7f7      	b.n	8003f34 <lsm6dsl_xl_full_scale_get+0x28>
		*val = LSM6DSL_8g;
 8003f44:	2303      	movs	r3, #3
 8003f46:	7023      	strb	r3, [r4, #0]
		break;
 8003f48:	e7f4      	b.n	8003f34 <lsm6dsl_xl_full_scale_get+0x28>
		*val = LSM6DSL_XL_FS_ND;
 8003f4a:	2304      	movs	r3, #4
 8003f4c:	7023      	strb	r3, [r4, #0]
	return ret;
 8003f4e:	e7f1      	b.n	8003f34 <lsm6dsl_xl_full_scale_get+0x28>

08003f50 <lsm6dsl_xl_data_rate_set>:
 * @param  lsm6dsl_ctx_t *ctx: read / write interface definitions
 * @param  lsm6dsl_odr_xl_t: change the values of odr_xl in reg CTRL1_XL
 *
 */
int32_t lsm6dsl_xl_data_rate_set(lsm6dsl_ctx_t *ctx, lsm6dsl_odr_xl_t val)
{
 8003f50:	b530      	push	{r4, r5, lr}
 8003f52:	b083      	sub	sp, #12
 8003f54:	4604      	mov	r4, r0
 8003f56:	460d      	mov	r5, r1
	lsm6dsl_reg_t reg;
	int32_t ret;

	ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, &reg.byte, 1);
 8003f58:	2301      	movs	r3, #1
 8003f5a:	aa01      	add	r2, sp, #4
 8003f5c:	2110      	movs	r1, #16
 8003f5e:	f7ff ffaf 	bl	8003ec0 <lsm6dsl_read_reg>
	if (ret == 0) {
 8003f62:	4603      	mov	r3, r0
 8003f64:	b110      	cbz	r0, 8003f6c <lsm6dsl_xl_data_rate_set+0x1c>
		reg.ctrl1_xl.odr_xl = (uint8_t)val;
		ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL1_XL, &reg.byte, 1);
	}
	return ret;
}
 8003f66:	4618      	mov	r0, r3
 8003f68:	b003      	add	sp, #12
 8003f6a:	bd30      	pop	{r4, r5, pc}
		reg.ctrl1_xl.odr_xl = (uint8_t)val;
 8003f6c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8003f70:	f365 1307 	bfi	r3, r5, #4, #4
 8003f74:	aa02      	add	r2, sp, #8
 8003f76:	f802 3d04 	strb.w	r3, [r2, #-4]!
		ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL1_XL, &reg.byte, 1);
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	2110      	movs	r1, #16
 8003f7e:	4620      	mov	r0, r4
 8003f80:	f7ff ffa3 	bl	8003eca <lsm6dsl_write_reg>
 8003f84:	4603      	mov	r3, r0
	return ret;
 8003f86:	e7ee      	b.n	8003f66 <lsm6dsl_xl_data_rate_set+0x16>

08003f88 <lsm6dsl_xl_data_rate_get>:
 * @param  lsm6dsl_ctx_t *ctx: read / write interface definitions
 * @param  lsm6dsl_odr_xl_t: Get the values of odr_xl in reg CTRL1_XL
 *
 */
int32_t lsm6dsl_xl_data_rate_get(lsm6dsl_ctx_t *ctx, lsm6dsl_odr_xl_t *val)
{
 8003f88:	b510      	push	{r4, lr}
 8003f8a:	b082      	sub	sp, #8
 8003f8c:	460c      	mov	r4, r1
	lsm6dsl_reg_t reg;
	int32_t ret;

	ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, &reg.byte, 1);
 8003f8e:	2301      	movs	r3, #1
 8003f90:	aa01      	add	r2, sp, #4
 8003f92:	2110      	movs	r1, #16
 8003f94:	f7ff ff94 	bl	8003ec0 <lsm6dsl_read_reg>
	switch (reg.ctrl1_xl.odr_xl) {
 8003f98:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8003f9c:	091b      	lsrs	r3, r3, #4
 8003f9e:	2b0b      	cmp	r3, #11
 8003fa0:	d82c      	bhi.n	8003ffc <lsm6dsl_xl_data_rate_get+0x74>
 8003fa2:	e8df f003 	tbb	[pc, r3]
 8003fa6:	0a06      	.short	0x0a06
 8003fa8:	1613100d 	.word	0x1613100d
 8003fac:	221f1c19 	.word	0x221f1c19
 8003fb0:	2825      	.short	0x2825
	case LSM6DSL_XL_ODR_OFF:
		*val = LSM6DSL_XL_ODR_OFF;
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	7023      	strb	r3, [r4, #0]
		*val = LSM6DSL_XL_ODR_ND;
		break;
	}

	return ret;
}
 8003fb6:	b002      	add	sp, #8
 8003fb8:	bd10      	pop	{r4, pc}
		*val = LSM6DSL_XL_ODR_12Hz5;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	7023      	strb	r3, [r4, #0]
		break;
 8003fbe:	e7fa      	b.n	8003fb6 <lsm6dsl_xl_data_rate_get+0x2e>
		*val = LSM6DSL_XL_ODR_26Hz;
 8003fc0:	2302      	movs	r3, #2
 8003fc2:	7023      	strb	r3, [r4, #0]
		break;
 8003fc4:	e7f7      	b.n	8003fb6 <lsm6dsl_xl_data_rate_get+0x2e>
		*val = LSM6DSL_XL_ODR_52Hz;
 8003fc6:	2303      	movs	r3, #3
 8003fc8:	7023      	strb	r3, [r4, #0]
		break;
 8003fca:	e7f4      	b.n	8003fb6 <lsm6dsl_xl_data_rate_get+0x2e>
		*val = LSM6DSL_XL_ODR_104Hz;
 8003fcc:	2304      	movs	r3, #4
 8003fce:	7023      	strb	r3, [r4, #0]
		break;
 8003fd0:	e7f1      	b.n	8003fb6 <lsm6dsl_xl_data_rate_get+0x2e>
		*val = LSM6DSL_XL_ODR_208Hz;
 8003fd2:	2305      	movs	r3, #5
 8003fd4:	7023      	strb	r3, [r4, #0]
		break;
 8003fd6:	e7ee      	b.n	8003fb6 <lsm6dsl_xl_data_rate_get+0x2e>
		*val = LSM6DSL_XL_ODR_416Hz;
 8003fd8:	2306      	movs	r3, #6
 8003fda:	7023      	strb	r3, [r4, #0]
		break;
 8003fdc:	e7eb      	b.n	8003fb6 <lsm6dsl_xl_data_rate_get+0x2e>
		*val = LSM6DSL_XL_ODR_833Hz;
 8003fde:	2307      	movs	r3, #7
 8003fe0:	7023      	strb	r3, [r4, #0]
		break;
 8003fe2:	e7e8      	b.n	8003fb6 <lsm6dsl_xl_data_rate_get+0x2e>
		*val = LSM6DSL_XL_ODR_1k66Hz;
 8003fe4:	2308      	movs	r3, #8
 8003fe6:	7023      	strb	r3, [r4, #0]
		break;
 8003fe8:	e7e5      	b.n	8003fb6 <lsm6dsl_xl_data_rate_get+0x2e>
		*val = LSM6DSL_XL_ODR_3k33Hz;
 8003fea:	2309      	movs	r3, #9
 8003fec:	7023      	strb	r3, [r4, #0]
		break;
 8003fee:	e7e2      	b.n	8003fb6 <lsm6dsl_xl_data_rate_get+0x2e>
		*val = LSM6DSL_XL_ODR_6k66Hz;
 8003ff0:	230a      	movs	r3, #10
 8003ff2:	7023      	strb	r3, [r4, #0]
		break;
 8003ff4:	e7df      	b.n	8003fb6 <lsm6dsl_xl_data_rate_get+0x2e>
		*val = LSM6DSL_XL_ODR_1Hz6;
 8003ff6:	230b      	movs	r3, #11
 8003ff8:	7023      	strb	r3, [r4, #0]
		break;
 8003ffa:	e7dc      	b.n	8003fb6 <lsm6dsl_xl_data_rate_get+0x2e>
		*val = LSM6DSL_XL_ODR_ND;
 8003ffc:	230c      	movs	r3, #12
 8003ffe:	7023      	strb	r3, [r4, #0]
	return ret;
 8004000:	e7d9      	b.n	8003fb6 <lsm6dsl_xl_data_rate_get+0x2e>

08004002 <lsm6dsl_gy_full_scale_set>:
 * @param  lsm6dsl_ctx_t *ctx: read / write interface definitions
 * @param  lsm6dsl_fs_g_t: change the values of fs_g in reg CTRL2_G
 *
 */
int32_t lsm6dsl_gy_full_scale_set(lsm6dsl_ctx_t *ctx, lsm6dsl_fs_g_t val)
{
 8004002:	b530      	push	{r4, r5, lr}
 8004004:	b083      	sub	sp, #12
 8004006:	4604      	mov	r4, r0
 8004008:	460d      	mov	r5, r1
	lsm6dsl_reg_t reg;
	int32_t ret;

	ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, &reg.byte, 1);
 800400a:	2301      	movs	r3, #1
 800400c:	aa01      	add	r2, sp, #4
 800400e:	2111      	movs	r1, #17
 8004010:	f7ff ff56 	bl	8003ec0 <lsm6dsl_read_reg>
	if (ret == 0) {
 8004014:	4603      	mov	r3, r0
 8004016:	b110      	cbz	r0, 800401e <lsm6dsl_gy_full_scale_set+0x1c>
		reg.ctrl2_g.fs_g = (uint8_t)val;
		ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL2_G, &reg.byte, 1);
	}
	return ret;
}
 8004018:	4618      	mov	r0, r3
 800401a:	b003      	add	sp, #12
 800401c:	bd30      	pop	{r4, r5, pc}
		reg.ctrl2_g.fs_g = (uint8_t)val;
 800401e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8004022:	f365 0343 	bfi	r3, r5, #1, #3
 8004026:	aa02      	add	r2, sp, #8
 8004028:	f802 3d04 	strb.w	r3, [r2, #-4]!
		ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL2_G, &reg.byte, 1);
 800402c:	2301      	movs	r3, #1
 800402e:	2111      	movs	r1, #17
 8004030:	4620      	mov	r0, r4
 8004032:	f7ff ff4a 	bl	8003eca <lsm6dsl_write_reg>
 8004036:	4603      	mov	r3, r0
	return ret;
 8004038:	e7ee      	b.n	8004018 <lsm6dsl_gy_full_scale_set+0x16>

0800403a <lsm6dsl_gy_full_scale_get>:
 * @param  lsm6dsl_ctx_t *ctx: read / write interface definitions
 * @param  lsm6dsl_fs_g_t: Get the values of fs_g in reg CTRL2_G
 *
 */
int32_t lsm6dsl_gy_full_scale_get(lsm6dsl_ctx_t *ctx, lsm6dsl_fs_g_t *val)
{
 800403a:	b510      	push	{r4, lr}
 800403c:	b082      	sub	sp, #8
 800403e:	460c      	mov	r4, r1
	lsm6dsl_reg_t reg;
	int32_t ret;

	ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, &reg.byte, 1);
 8004040:	2301      	movs	r3, #1
 8004042:	aa01      	add	r2, sp, #4
 8004044:	2111      	movs	r1, #17
 8004046:	f7ff ff3b 	bl	8003ec0 <lsm6dsl_read_reg>
	switch (reg.ctrl2_g.fs_g) {
 800404a:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800404e:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8004052:	2b06      	cmp	r3, #6
 8004054:	d815      	bhi.n	8004082 <lsm6dsl_gy_full_scale_get+0x48>
 8004056:	e8df f003 	tbb	[pc, r3]
 800405a:	0804      	.short	0x0804
 800405c:	140e140b 	.word	0x140e140b
 8004060:	11          	.byte	0x11
 8004061:	00          	.byte	0x00
	case LSM6DSL_250dps:
		*val = LSM6DSL_250dps;
 8004062:	2300      	movs	r3, #0
 8004064:	7023      	strb	r3, [r4, #0]
		*val = LSM6DSL_GY_FS_ND;
		break;
	}

	return ret;
}
 8004066:	b002      	add	sp, #8
 8004068:	bd10      	pop	{r4, pc}
		*val = LSM6DSL_125dps;
 800406a:	2301      	movs	r3, #1
 800406c:	7023      	strb	r3, [r4, #0]
		break;
 800406e:	e7fa      	b.n	8004066 <lsm6dsl_gy_full_scale_get+0x2c>
		*val = LSM6DSL_500dps;
 8004070:	2302      	movs	r3, #2
 8004072:	7023      	strb	r3, [r4, #0]
		break;
 8004074:	e7f7      	b.n	8004066 <lsm6dsl_gy_full_scale_get+0x2c>
		*val = LSM6DSL_1000dps;
 8004076:	2304      	movs	r3, #4
 8004078:	7023      	strb	r3, [r4, #0]
		break;
 800407a:	e7f4      	b.n	8004066 <lsm6dsl_gy_full_scale_get+0x2c>
		*val = LSM6DSL_2000dps;
 800407c:	2306      	movs	r3, #6
 800407e:	7023      	strb	r3, [r4, #0]
		break;
 8004080:	e7f1      	b.n	8004066 <lsm6dsl_gy_full_scale_get+0x2c>
		*val = LSM6DSL_GY_FS_ND;
 8004082:	2307      	movs	r3, #7
 8004084:	7023      	strb	r3, [r4, #0]
	return ret;
 8004086:	e7ee      	b.n	8004066 <lsm6dsl_gy_full_scale_get+0x2c>

08004088 <lsm6dsl_gy_data_rate_set>:
 * @param  lsm6dsl_ctx_t *ctx: read / write interface definitions
 * @param  lsm6dsl_odr_g_t: change the values of odr_g in reg CTRL2_G
 *
 */
int32_t lsm6dsl_gy_data_rate_set(lsm6dsl_ctx_t *ctx, lsm6dsl_odr_g_t val)
{
 8004088:	b530      	push	{r4, r5, lr}
 800408a:	b083      	sub	sp, #12
 800408c:	4604      	mov	r4, r0
 800408e:	460d      	mov	r5, r1
	lsm6dsl_reg_t reg;
	int32_t ret;

	ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, &reg.byte, 1);
 8004090:	2301      	movs	r3, #1
 8004092:	aa01      	add	r2, sp, #4
 8004094:	2111      	movs	r1, #17
 8004096:	f7ff ff13 	bl	8003ec0 <lsm6dsl_read_reg>
	if (ret == 0) {
 800409a:	4603      	mov	r3, r0
 800409c:	b110      	cbz	r0, 80040a4 <lsm6dsl_gy_data_rate_set+0x1c>
		reg.ctrl2_g.odr_g = (uint8_t)val;
		ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL2_G, &reg.byte, 1);
	}
	return ret;
}
 800409e:	4618      	mov	r0, r3
 80040a0:	b003      	add	sp, #12
 80040a2:	bd30      	pop	{r4, r5, pc}
		reg.ctrl2_g.odr_g = (uint8_t)val;
 80040a4:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80040a8:	f365 1307 	bfi	r3, r5, #4, #4
 80040ac:	aa02      	add	r2, sp, #8
 80040ae:	f802 3d04 	strb.w	r3, [r2, #-4]!
		ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL2_G, &reg.byte, 1);
 80040b2:	2301      	movs	r3, #1
 80040b4:	2111      	movs	r1, #17
 80040b6:	4620      	mov	r0, r4
 80040b8:	f7ff ff07 	bl	8003eca <lsm6dsl_write_reg>
 80040bc:	4603      	mov	r3, r0
	return ret;
 80040be:	e7ee      	b.n	800409e <lsm6dsl_gy_data_rate_set+0x16>

080040c0 <lsm6dsl_gy_data_rate_get>:
 * @param  lsm6dsl_ctx_t *ctx: read / write interface definitions
 * @param  lsm6dsl_odr_g_t: Get the values of odr_g in reg CTRL2_G
 *
 */
int32_t lsm6dsl_gy_data_rate_get(lsm6dsl_ctx_t *ctx, lsm6dsl_odr_g_t *val)
{
 80040c0:	b510      	push	{r4, lr}
 80040c2:	b082      	sub	sp, #8
 80040c4:	460c      	mov	r4, r1
	lsm6dsl_reg_t reg;
	int32_t ret;

	ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, &reg.byte, 1);
 80040c6:	2301      	movs	r3, #1
 80040c8:	aa01      	add	r2, sp, #4
 80040ca:	2111      	movs	r1, #17
 80040cc:	f7ff fef8 	bl	8003ec0 <lsm6dsl_read_reg>
	switch (reg.ctrl2_g.odr_g) {
 80040d0:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80040d4:	091b      	lsrs	r3, r3, #4
 80040d6:	2b0a      	cmp	r3, #10
 80040d8:	d829      	bhi.n	800412e <lsm6dsl_gy_data_rate_get+0x6e>
 80040da:	e8df f003 	tbb	[pc, r3]
 80040de:	0a06      	.short	0x0a06
 80040e0:	1613100d 	.word	0x1613100d
 80040e4:	221f1c19 	.word	0x221f1c19
 80040e8:	25          	.byte	0x25
 80040e9:	00          	.byte	0x00
	case LSM6DSL_GY_ODR_OFF:
		*val = LSM6DSL_GY_ODR_OFF;
 80040ea:	2300      	movs	r3, #0
 80040ec:	7023      	strb	r3, [r4, #0]
		*val = LSM6DSL_GY_ODR_ND;
		break;
	}

	return ret;
}
 80040ee:	b002      	add	sp, #8
 80040f0:	bd10      	pop	{r4, pc}
		*val = LSM6DSL_GY_ODR_12Hz5;
 80040f2:	2301      	movs	r3, #1
 80040f4:	7023      	strb	r3, [r4, #0]
		break;
 80040f6:	e7fa      	b.n	80040ee <lsm6dsl_gy_data_rate_get+0x2e>
		*val = LSM6DSL_GY_ODR_26Hz;
 80040f8:	2302      	movs	r3, #2
 80040fa:	7023      	strb	r3, [r4, #0]
		break;
 80040fc:	e7f7      	b.n	80040ee <lsm6dsl_gy_data_rate_get+0x2e>
		*val = LSM6DSL_GY_ODR_52Hz;
 80040fe:	2303      	movs	r3, #3
 8004100:	7023      	strb	r3, [r4, #0]
		break;
 8004102:	e7f4      	b.n	80040ee <lsm6dsl_gy_data_rate_get+0x2e>
		*val = LSM6DSL_GY_ODR_104Hz;
 8004104:	2304      	movs	r3, #4
 8004106:	7023      	strb	r3, [r4, #0]
		break;
 8004108:	e7f1      	b.n	80040ee <lsm6dsl_gy_data_rate_get+0x2e>
		*val = LSM6DSL_GY_ODR_208Hz;
 800410a:	2305      	movs	r3, #5
 800410c:	7023      	strb	r3, [r4, #0]
		break;
 800410e:	e7ee      	b.n	80040ee <lsm6dsl_gy_data_rate_get+0x2e>
		*val = LSM6DSL_GY_ODR_416Hz;
 8004110:	2306      	movs	r3, #6
 8004112:	7023      	strb	r3, [r4, #0]
		break;
 8004114:	e7eb      	b.n	80040ee <lsm6dsl_gy_data_rate_get+0x2e>
		*val = LSM6DSL_GY_ODR_833Hz;
 8004116:	2307      	movs	r3, #7
 8004118:	7023      	strb	r3, [r4, #0]
		break;
 800411a:	e7e8      	b.n	80040ee <lsm6dsl_gy_data_rate_get+0x2e>
		*val = LSM6DSL_GY_ODR_1k66Hz;
 800411c:	2308      	movs	r3, #8
 800411e:	7023      	strb	r3, [r4, #0]
		break;
 8004120:	e7e5      	b.n	80040ee <lsm6dsl_gy_data_rate_get+0x2e>
		*val = LSM6DSL_GY_ODR_3k33Hz;
 8004122:	2309      	movs	r3, #9
 8004124:	7023      	strb	r3, [r4, #0]
		break;
 8004126:	e7e2      	b.n	80040ee <lsm6dsl_gy_data_rate_get+0x2e>
		*val = LSM6DSL_GY_ODR_6k66Hz;
 8004128:	230a      	movs	r3, #10
 800412a:	7023      	strb	r3, [r4, #0]
		break;
 800412c:	e7df      	b.n	80040ee <lsm6dsl_gy_data_rate_get+0x2e>
		*val = LSM6DSL_GY_ODR_ND;
 800412e:	230b      	movs	r3, #11
 8004130:	7023      	strb	r3, [r4, #0]
	return ret;
 8004132:	e7dc      	b.n	80040ee <lsm6dsl_gy_data_rate_get+0x2e>

08004134 <lsm6dsl_block_data_update_set>:
 * @param  lsm6dsl_ctx_t *ctx: read / write interface definitions
 * @param  uint8_t val: change the values of bdu in reg CTRL3_C
 *
 */
int32_t lsm6dsl_block_data_update_set(lsm6dsl_ctx_t *ctx, uint8_t val)
{
 8004134:	b530      	push	{r4, r5, lr}
 8004136:	b083      	sub	sp, #12
 8004138:	4604      	mov	r4, r0
 800413a:	460d      	mov	r5, r1
	lsm6dsl_reg_t reg;
	int32_t ret;

	ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, &reg.byte, 1);
 800413c:	2301      	movs	r3, #1
 800413e:	aa01      	add	r2, sp, #4
 8004140:	2112      	movs	r1, #18
 8004142:	f7ff febd 	bl	8003ec0 <lsm6dsl_read_reg>
	if (ret == 0) {
 8004146:	4603      	mov	r3, r0
 8004148:	b110      	cbz	r0, 8004150 <lsm6dsl_block_data_update_set+0x1c>
		reg.ctrl3_c.bdu = val;
		ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL3_C, &reg.byte, 1);
	}
	return ret;
}
 800414a:	4618      	mov	r0, r3
 800414c:	b003      	add	sp, #12
 800414e:	bd30      	pop	{r4, r5, pc}
		reg.ctrl3_c.bdu = val;
 8004150:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8004154:	f365 1386 	bfi	r3, r5, #6, #1
 8004158:	aa02      	add	r2, sp, #8
 800415a:	f802 3d04 	strb.w	r3, [r2, #-4]!
		ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL3_C, &reg.byte, 1);
 800415e:	2301      	movs	r3, #1
 8004160:	2112      	movs	r1, #18
 8004162:	4620      	mov	r0, r4
 8004164:	f7ff feb1 	bl	8003eca <lsm6dsl_write_reg>
 8004168:	4603      	mov	r3, r0
	return ret;
 800416a:	e7ee      	b.n	800414a <lsm6dsl_block_data_update_set+0x16>

0800416c <lsm6dsl_angular_rate_raw_get>:
 * @param  lsm6dsl_ctx_t *ctx: read / write interface definitions
 * @param  uint8_t * : buffer that stores data read
 *
 */
int32_t lsm6dsl_angular_rate_raw_get(lsm6dsl_ctx_t *ctx, uint8_t *buff)
{
 800416c:	b508      	push	{r3, lr}
	return lsm6dsl_read_reg(ctx, LSM6DSL_OUTX_L_G, buff, 6);
 800416e:	2306      	movs	r3, #6
 8004170:	460a      	mov	r2, r1
 8004172:	2122      	movs	r1, #34	; 0x22
 8004174:	f7ff fea4 	bl	8003ec0 <lsm6dsl_read_reg>
}
 8004178:	bd08      	pop	{r3, pc}

0800417a <lsm6dsl_acceleration_raw_get>:
 * @param  lsm6dsl_ctx_t *ctx: read / write interface definitions
 * @param  uint8_t * : buffer that stores data read
 *
 */
int32_t lsm6dsl_acceleration_raw_get(lsm6dsl_ctx_t *ctx, uint8_t *buff)
{
 800417a:	b508      	push	{r3, lr}
	return lsm6dsl_read_reg(ctx, LSM6DSL_OUTX_L_XL, buff, 6);
 800417c:	2306      	movs	r3, #6
 800417e:	460a      	mov	r2, r1
 8004180:	2128      	movs	r1, #40	; 0x28
 8004182:	f7ff fe9d 	bl	8003ec0 <lsm6dsl_read_reg>
}
 8004186:	bd08      	pop	{r3, pc}

08004188 <lsm6dsl_device_id_get>:
 * @param  lsm6dsl_ctx_t *ctx: read / write interface definitions
 * @param  uint8_t * : buffer that stores data read
 *
 */
int32_t lsm6dsl_device_id_get(lsm6dsl_ctx_t *ctx, uint8_t *buff)
{
 8004188:	b508      	push	{r3, lr}
	return lsm6dsl_read_reg(ctx, LSM6DSL_WHO_AM_I, buff, 1);
 800418a:	2301      	movs	r3, #1
 800418c:	460a      	mov	r2, r1
 800418e:	210f      	movs	r1, #15
 8004190:	f7ff fe96 	bl	8003ec0 <lsm6dsl_read_reg>
}
 8004194:	bd08      	pop	{r3, pc}

08004196 <lsm6dsl_auto_increment_set>:
 * @param  lsm6dsl_ctx_t *ctx: read / write interface definitions
 * @param  uint8_t val: change the values of if_inc in reg CTRL3_C
 *
 */
int32_t lsm6dsl_auto_increment_set(lsm6dsl_ctx_t *ctx, uint8_t val)
{
 8004196:	b530      	push	{r4, r5, lr}
 8004198:	b083      	sub	sp, #12
 800419a:	4604      	mov	r4, r0
 800419c:	460d      	mov	r5, r1
	lsm6dsl_reg_t reg;
	int32_t ret;

	ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, &reg.byte, 1);
 800419e:	2301      	movs	r3, #1
 80041a0:	aa01      	add	r2, sp, #4
 80041a2:	2112      	movs	r1, #18
 80041a4:	f7ff fe8c 	bl	8003ec0 <lsm6dsl_read_reg>
	if (ret == 0) {
 80041a8:	4603      	mov	r3, r0
 80041aa:	b110      	cbz	r0, 80041b2 <lsm6dsl_auto_increment_set+0x1c>
		reg.ctrl3_c.if_inc = val;
		ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL3_C, &reg.byte, 1);
	}
	return ret;
}
 80041ac:	4618      	mov	r0, r3
 80041ae:	b003      	add	sp, #12
 80041b0:	bd30      	pop	{r4, r5, pc}
		reg.ctrl3_c.if_inc = val;
 80041b2:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80041b6:	f365 0382 	bfi	r3, r5, #2, #1
 80041ba:	aa02      	add	r2, sp, #8
 80041bc:	f802 3d04 	strb.w	r3, [r2, #-4]!
		ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL3_C, &reg.byte, 1);
 80041c0:	2301      	movs	r3, #1
 80041c2:	2112      	movs	r1, #18
 80041c4:	4620      	mov	r0, r4
 80041c6:	f7ff fe80 	bl	8003eca <lsm6dsl_write_reg>
 80041ca:	4603      	mov	r3, r0
	return ret;
 80041cc:	e7ee      	b.n	80041ac <lsm6dsl_auto_increment_set+0x16>

080041ce <lsm6dsl_pin_int1_route_set>:
 *                            MASTER_CONFIG(drdy_on_int1)
 *
 */
int32_t lsm6dsl_pin_int1_route_set(lsm6dsl_ctx_t *ctx,
				   lsm6dsl_int1_route_t val)
{
 80041ce:	b530      	push	{r4, r5, lr}
 80041d0:	b085      	sub	sp, #20
 80041d2:	4604      	mov	r4, r0
 80041d4:	9101      	str	r1, [sp, #4]
	lsm6dsl_reg_t reg;
	int32_t ret;

	ret = lsm6dsl_read_reg(ctx, LSM6DSL_INT1_CTRL, &reg.byte, 1);
 80041d6:	2301      	movs	r3, #1
 80041d8:	aa03      	add	r2, sp, #12
 80041da:	210d      	movs	r1, #13
 80041dc:	f7ff fe70 	bl	8003ec0 <lsm6dsl_read_reg>
	if (ret == 0) {
 80041e0:	4603      	mov	r3, r0
 80041e2:	b110      	cbz	r0, 80041ea <lsm6dsl_pin_int1_route_set+0x1c>
			}
		}
	}

	return ret;
}
 80041e4:	4618      	mov	r0, r3
 80041e6:	b005      	add	sp, #20
 80041e8:	bd30      	pop	{r4, r5, pc}
		reg.int1_ctrl.int1_drdy_xl = val.int1_drdy_xl;
 80041ea:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80041ee:	f89d 300c 	ldrb.w	r3, [sp, #12]
 80041f2:	f362 0300 	bfi	r3, r2, #0, #1
		reg.int1_ctrl.int1_drdy_g = val.int1_drdy_g;
 80041f6:	f3c2 0140 	ubfx	r1, r2, #1, #1
 80041fa:	f361 0341 	bfi	r3, r1, #1, #1
		reg.int1_ctrl.int1_boot = val.int1_boot;
 80041fe:	f3c2 0180 	ubfx	r1, r2, #2, #1
 8004202:	f361 0382 	bfi	r3, r1, #2, #1
		reg.int1_ctrl.int1_fth = val.int1_fth;
 8004206:	f3c2 01c0 	ubfx	r1, r2, #3, #1
 800420a:	f361 03c3 	bfi	r3, r1, #3, #1
		reg.int1_ctrl.int1_fifo_ovr = val.int1_fifo_ovr;
 800420e:	f3c2 1100 	ubfx	r1, r2, #4, #1
 8004212:	f361 1304 	bfi	r3, r1, #4, #1
		reg.int1_ctrl.int1_full_flag = val.int1_full_flag;
 8004216:	f3c2 1140 	ubfx	r1, r2, #5, #1
 800421a:	f361 1345 	bfi	r3, r1, #5, #1
		reg.int1_ctrl.int1_sign_mot = val.int1_sign_mot;
 800421e:	f3c2 1180 	ubfx	r1, r2, #6, #1
 8004222:	f361 1386 	bfi	r3, r1, #6, #1
		reg.int1_ctrl.int1_step_detector = val.int1_step_detector;
 8004226:	09d2      	lsrs	r2, r2, #7
 8004228:	f362 13c7 	bfi	r3, r2, #7, #1
 800422c:	aa04      	add	r2, sp, #16
 800422e:	f802 3d04 	strb.w	r3, [r2, #-4]!
		ret = lsm6dsl_write_reg(ctx, LSM6DSL_INT1_CTRL, &reg.byte, 1);
 8004232:	2301      	movs	r3, #1
 8004234:	210d      	movs	r1, #13
 8004236:	4620      	mov	r0, r4
 8004238:	f7ff fe47 	bl	8003eca <lsm6dsl_write_reg>
		if (ret == 0) {
 800423c:	4603      	mov	r3, r0
 800423e:	2800      	cmp	r0, #0
 8004240:	d1d0      	bne.n	80041e4 <lsm6dsl_pin_int1_route_set+0x16>
			ret = lsm6dsl_read_reg(ctx, LSM6DSL_MD1_CFG, &reg.byte, 1);
 8004242:	2301      	movs	r3, #1
 8004244:	aa03      	add	r2, sp, #12
 8004246:	215e      	movs	r1, #94	; 0x5e
 8004248:	4620      	mov	r0, r4
 800424a:	f7ff fe39 	bl	8003ec0 <lsm6dsl_read_reg>
			if (ret == 0) {
 800424e:	4603      	mov	r3, r0
 8004250:	2800      	cmp	r0, #0
 8004252:	d1c7      	bne.n	80041e4 <lsm6dsl_pin_int1_route_set+0x16>
				reg.md1_cfg.int1_timer = val.int1_timer;
 8004254:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8004258:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800425c:	f362 0300 	bfi	r3, r2, #0, #1
				reg.md1_cfg.int1_tilt = val.int1_tilt;
 8004260:	f3c2 0140 	ubfx	r1, r2, #1, #1
 8004264:	f361 0341 	bfi	r3, r1, #1, #1
				reg.md1_cfg.int1_6d = val.int1_6d;
 8004268:	f3c2 0180 	ubfx	r1, r2, #2, #1
 800426c:	f361 0382 	bfi	r3, r1, #2, #1
				reg.md1_cfg.int1_double_tap = val.int1_double_tap;
 8004270:	f3c2 01c0 	ubfx	r1, r2, #3, #1
 8004274:	f361 03c3 	bfi	r3, r1, #3, #1
				reg.md1_cfg.int1_ff = val.int1_ff;
 8004278:	f3c2 1100 	ubfx	r1, r2, #4, #1
 800427c:	f361 1304 	bfi	r3, r1, #4, #1
				reg.md1_cfg.int1_wu = val.int1_wu;
 8004280:	f3c2 1140 	ubfx	r1, r2, #5, #1
 8004284:	f361 1345 	bfi	r3, r1, #5, #1
				reg.md1_cfg.int1_single_tap = val.int1_single_tap;
 8004288:	f3c2 1180 	ubfx	r1, r2, #6, #1
 800428c:	f361 1386 	bfi	r3, r1, #6, #1
				reg.md1_cfg.int1_inact_state = val.int1_inact_state;
 8004290:	09d2      	lsrs	r2, r2, #7
 8004292:	f362 13c7 	bfi	r3, r2, #7, #1
 8004296:	aa04      	add	r2, sp, #16
 8004298:	f802 3d04 	strb.w	r3, [r2, #-4]!
				ret = lsm6dsl_write_reg(ctx, LSM6DSL_MD1_CFG, &reg.byte, 1);
 800429c:	2301      	movs	r3, #1
 800429e:	215e      	movs	r1, #94	; 0x5e
 80042a0:	4620      	mov	r0, r4
 80042a2:	f7ff fe12 	bl	8003eca <lsm6dsl_write_reg>
				if (ret == 0) {
 80042a6:	4603      	mov	r3, r0
 80042a8:	2800      	cmp	r0, #0
 80042aa:	d19b      	bne.n	80041e4 <lsm6dsl_pin_int1_route_set+0x16>
					ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL4_C, &reg.byte, 1);
 80042ac:	2301      	movs	r3, #1
 80042ae:	aa03      	add	r2, sp, #12
 80042b0:	2113      	movs	r1, #19
 80042b2:	4620      	mov	r0, r4
 80042b4:	f7ff fe04 	bl	8003ec0 <lsm6dsl_read_reg>
					if (ret == 0) {
 80042b8:	4603      	mov	r3, r0
 80042ba:	2800      	cmp	r0, #0
 80042bc:	d192      	bne.n	80041e4 <lsm6dsl_pin_int1_route_set+0x16>
						reg.ctrl4_c.den_drdy_int1 = val.den_drdy_int1;
 80042be:	f89d 5006 	ldrb.w	r5, [sp, #6]
 80042c2:	f005 0501 	and.w	r5, r5, #1
 80042c6:	f89d 300c 	ldrb.w	r3, [sp, #12]
 80042ca:	f365 1304 	bfi	r3, r5, #4, #1
 80042ce:	aa04      	add	r2, sp, #16
 80042d0:	f802 3d04 	strb.w	r3, [r2, #-4]!
						ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL4_C, &reg.byte, 1);
 80042d4:	2301      	movs	r3, #1
 80042d6:	2113      	movs	r1, #19
 80042d8:	4620      	mov	r0, r4
 80042da:	f7ff fdf6 	bl	8003eca <lsm6dsl_write_reg>
						if (ret == 0) {
 80042de:	4603      	mov	r3, r0
 80042e0:	2800      	cmp	r0, #0
 80042e2:	f47f af7f 	bne.w	80041e4 <lsm6dsl_pin_int1_route_set+0x16>
							ret = lsm6dsl_read_reg(ctx, LSM6DSL_MASTER_CONFIG,
 80042e6:	2301      	movs	r3, #1
 80042e8:	aa03      	add	r2, sp, #12
 80042ea:	211a      	movs	r1, #26
 80042ec:	4620      	mov	r0, r4
 80042ee:	f7ff fde7 	bl	8003ec0 <lsm6dsl_read_reg>
							if (ret == 0) {
 80042f2:	4603      	mov	r3, r0
 80042f4:	2800      	cmp	r0, #0
 80042f6:	f47f af75 	bne.w	80041e4 <lsm6dsl_pin_int1_route_set+0x16>
								reg.master_config.drdy_on_int1 = val.den_drdy_int1;
 80042fa:	f89d 300c 	ldrb.w	r3, [sp, #12]
 80042fe:	f365 13c7 	bfi	r3, r5, #7, #1
 8004302:	aa04      	add	r2, sp, #16
 8004304:	f802 3d04 	strb.w	r3, [r2, #-4]!
								ret = lsm6dsl_write_reg(ctx, LSM6DSL_MASTER_CONFIG,
 8004308:	2301      	movs	r3, #1
 800430a:	211a      	movs	r1, #26
 800430c:	4620      	mov	r0, r4
 800430e:	f7ff fddc 	bl	8003eca <lsm6dsl_write_reg>
								if (ret == 0) {
 8004312:	4603      	mov	r3, r0
 8004314:	2800      	cmp	r0, #0
 8004316:	f47f af65 	bne.w	80041e4 <lsm6dsl_pin_int1_route_set+0x16>
									ret = lsm6dsl_read_reg(ctx, LSM6DSL_TAP_CFG, &reg.byte, 1);
 800431a:	2301      	movs	r3, #1
 800431c:	aa03      	add	r2, sp, #12
 800431e:	2158      	movs	r1, #88	; 0x58
 8004320:	4620      	mov	r0, r4
 8004322:	f7ff fdcd 	bl	8003ec0 <lsm6dsl_read_reg>
									    (val.int1_double_tap != 0x00U) ||
 8004326:	f89d 3005 	ldrb.w	r3, [sp, #5]
									if ((val.int1_6d != 0x00U) ||
 800432a:	f013 0ffc 	tst.w	r3, #252	; 0xfc
 800432e:	d00d      	beq.n	800434c <lsm6dsl_pin_int1_route_set+0x17e>
										reg.tap_cfg.interrupts_enable = PROPERTY_ENABLE;
 8004330:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8004334:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004338:	f88d 300c 	strb.w	r3, [sp, #12]
									ret = lsm6dsl_write_reg(ctx, LSM6DSL_TAP_CFG, &reg.byte, 1);
 800433c:	2301      	movs	r3, #1
 800433e:	aa03      	add	r2, sp, #12
 8004340:	2158      	movs	r1, #88	; 0x58
 8004342:	4620      	mov	r0, r4
 8004344:	f7ff fdc1 	bl	8003eca <lsm6dsl_write_reg>
 8004348:	4603      	mov	r3, r0
	return ret;
 800434a:	e74b      	b.n	80041e4 <lsm6dsl_pin_int1_route_set+0x16>
										reg.tap_cfg.interrupts_enable = PROPERTY_DISABLE;
 800434c:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8004350:	f36f 13c7 	bfc	r3, #7, #1
 8004354:	f88d 300c 	strb.w	r3, [sp, #12]
 8004358:	e7f0      	b.n	800433c <lsm6dsl_pin_int1_route_set+0x16e>

0800435a <lsm6dsl_pin_int1_route_get>:
 *                               MASTER_CONFIG(drdy_on_int1)
 *
 */
int32_t lsm6dsl_pin_int1_route_get(lsm6dsl_ctx_t *ctx,
				   lsm6dsl_int1_route_t *val)
{
 800435a:	b530      	push	{r4, r5, lr}
 800435c:	b083      	sub	sp, #12
 800435e:	4605      	mov	r5, r0
 8004360:	460c      	mov	r4, r1
	lsm6dsl_reg_t reg;
	int32_t ret;

	ret = lsm6dsl_read_reg(ctx, LSM6DSL_INT1_CTRL, &reg.byte, 1);
 8004362:	2301      	movs	r3, #1
 8004364:	aa01      	add	r2, sp, #4
 8004366:	210d      	movs	r1, #13
 8004368:	f7ff fdaa 	bl	8003ec0 <lsm6dsl_read_reg>
	if (ret == 0) {
 800436c:	4603      	mov	r3, r0
 800436e:	b110      	cbz	r0, 8004376 <lsm6dsl_pin_int1_route_get+0x1c>
				val->den_drdy_int1 = reg.master_config.drdy_on_int1;
			}
		}
	}
	return ret;
}
 8004370:	4618      	mov	r0, r3
 8004372:	b003      	add	sp, #12
 8004374:	bd30      	pop	{r4, r5, pc}
		val->int1_drdy_xl = reg.int1_ctrl.int1_drdy_xl;
 8004376:	aa02      	add	r2, sp, #8
 8004378:	f812 1d04 	ldrb.w	r1, [r2, #-4]!
 800437c:	7823      	ldrb	r3, [r4, #0]
 800437e:	f361 0300 	bfi	r3, r1, #0, #1
		val->int1_drdy_g = reg.int1_ctrl.int1_drdy_g;
 8004382:	f3c1 0040 	ubfx	r0, r1, #1, #1
 8004386:	f360 0341 	bfi	r3, r0, #1, #1
		val->int1_boot = reg.int1_ctrl.int1_boot;
 800438a:	f3c1 0080 	ubfx	r0, r1, #2, #1
 800438e:	f360 0382 	bfi	r3, r0, #2, #1
		val->int1_fth = reg.int1_ctrl.int1_fth;
 8004392:	f3c1 00c0 	ubfx	r0, r1, #3, #1
 8004396:	f360 03c3 	bfi	r3, r0, #3, #1
		val->int1_fifo_ovr = reg.int1_ctrl.int1_fifo_ovr;
 800439a:	f3c1 1000 	ubfx	r0, r1, #4, #1
 800439e:	f360 1304 	bfi	r3, r0, #4, #1
		val->int1_full_flag = reg.int1_ctrl.int1_full_flag;
 80043a2:	f3c1 1040 	ubfx	r0, r1, #5, #1
 80043a6:	f360 1345 	bfi	r3, r0, #5, #1
		val->int1_sign_mot = reg.int1_ctrl.int1_sign_mot;
 80043aa:	f3c1 1080 	ubfx	r0, r1, #6, #1
 80043ae:	f360 1386 	bfi	r3, r0, #6, #1
		val->int1_step_detector = reg.int1_ctrl.int1_step_detector;
 80043b2:	09c9      	lsrs	r1, r1, #7
 80043b4:	f361 13c7 	bfi	r3, r1, #7, #1
 80043b8:	7023      	strb	r3, [r4, #0]
		ret = lsm6dsl_read_reg(ctx, LSM6DSL_MD1_CFG, &reg.byte, 1);
 80043ba:	2301      	movs	r3, #1
 80043bc:	215e      	movs	r1, #94	; 0x5e
 80043be:	4628      	mov	r0, r5
 80043c0:	f7ff fd7e 	bl	8003ec0 <lsm6dsl_read_reg>
		if (ret == 0) {
 80043c4:	4603      	mov	r3, r0
 80043c6:	2800      	cmp	r0, #0
 80043c8:	d1d2      	bne.n	8004370 <lsm6dsl_pin_int1_route_get+0x16>
			val->int1_timer = reg.md1_cfg.int1_timer;
 80043ca:	aa02      	add	r2, sp, #8
 80043cc:	f812 1d04 	ldrb.w	r1, [r2, #-4]!
 80043d0:	7863      	ldrb	r3, [r4, #1]
 80043d2:	f361 0300 	bfi	r3, r1, #0, #1
			val->int1_tilt = reg.md1_cfg.int1_tilt;
 80043d6:	f3c1 0040 	ubfx	r0, r1, #1, #1
 80043da:	f360 0341 	bfi	r3, r0, #1, #1
			val->int1_6d = reg.md1_cfg.int1_6d;
 80043de:	f3c1 0080 	ubfx	r0, r1, #2, #1
 80043e2:	f360 0382 	bfi	r3, r0, #2, #1
			val->int1_double_tap = reg.md1_cfg.int1_double_tap;
 80043e6:	f3c1 00c0 	ubfx	r0, r1, #3, #1
 80043ea:	f360 03c3 	bfi	r3, r0, #3, #1
			val->int1_ff = reg.md1_cfg.int1_ff;
 80043ee:	f3c1 1000 	ubfx	r0, r1, #4, #1
 80043f2:	f360 1304 	bfi	r3, r0, #4, #1
			val->int1_wu = reg.md1_cfg.int1_wu;
 80043f6:	f3c1 1040 	ubfx	r0, r1, #5, #1
 80043fa:	f360 1345 	bfi	r3, r0, #5, #1
			val->int1_single_tap = reg.md1_cfg.int1_single_tap;
 80043fe:	f3c1 1080 	ubfx	r0, r1, #6, #1
 8004402:	f360 1386 	bfi	r3, r0, #6, #1
			val->int1_inact_state = reg.md1_cfg.int1_inact_state;
 8004406:	09c9      	lsrs	r1, r1, #7
 8004408:	f361 13c7 	bfi	r3, r1, #7, #1
 800440c:	7063      	strb	r3, [r4, #1]
			ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL4_C, &reg.byte, 1);
 800440e:	2301      	movs	r3, #1
 8004410:	2113      	movs	r1, #19
 8004412:	4628      	mov	r0, r5
 8004414:	f7ff fd54 	bl	8003ec0 <lsm6dsl_read_reg>
			if (ret == 0) {
 8004418:	4603      	mov	r3, r0
 800441a:	2800      	cmp	r0, #0
 800441c:	d1a8      	bne.n	8004370 <lsm6dsl_pin_int1_route_get+0x16>
				val->den_drdy_int1 = reg.ctrl4_c.den_drdy_int1;
 800441e:	aa02      	add	r2, sp, #8
 8004420:	f812 3d04 	ldrb.w	r3, [r2, #-4]!
 8004424:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8004428:	78a1      	ldrb	r1, [r4, #2]
 800442a:	f363 0100 	bfi	r1, r3, #0, #1
 800442e:	70a1      	strb	r1, [r4, #2]
				ret = lsm6dsl_read_reg(ctx, LSM6DSL_MASTER_CONFIG, &reg.byte, 1);
 8004430:	2301      	movs	r3, #1
 8004432:	211a      	movs	r1, #26
 8004434:	4628      	mov	r0, r5
 8004436:	f7ff fd43 	bl	8003ec0 <lsm6dsl_read_reg>
 800443a:	4603      	mov	r3, r0
				val->den_drdy_int1 = reg.master_config.drdy_on_int1;
 800443c:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8004440:	09d2      	lsrs	r2, r2, #7
 8004442:	78a1      	ldrb	r1, [r4, #2]
 8004444:	f362 0100 	bfi	r1, r2, #0, #1
 8004448:	70a1      	strb	r1, [r4, #2]
	return ret;
 800444a:	e791      	b.n	8004370 <lsm6dsl_pin_int1_route_get+0x16>

0800444c <lsm6dsl_pin_int2_route_set>:
 *                               MD2_CFG
 *
 */
int32_t lsm6dsl_pin_int2_route_set(lsm6dsl_ctx_t *ctx,
				   lsm6dsl_int2_route_t val)
{
 800444c:	b510      	push	{r4, lr}
 800444e:	b084      	sub	sp, #16
 8004450:	4604      	mov	r4, r0
 8004452:	9101      	str	r1, [sp, #4]
	lsm6dsl_reg_t reg;
	int32_t ret;

	ret = lsm6dsl_read_reg(ctx, LSM6DSL_INT2_CTRL, &reg.byte, 1);
 8004454:	2301      	movs	r3, #1
 8004456:	aa03      	add	r2, sp, #12
 8004458:	210e      	movs	r1, #14
 800445a:	f7ff fd31 	bl	8003ec0 <lsm6dsl_read_reg>
	if (ret == 0) {
 800445e:	4603      	mov	r3, r0
 8004460:	b110      	cbz	r0, 8004468 <lsm6dsl_pin_int2_route_set+0x1c>
			}
		}
	}

	return ret;
}
 8004462:	4618      	mov	r0, r3
 8004464:	b004      	add	sp, #16
 8004466:	bd10      	pop	{r4, pc}
		reg.int2_ctrl.int2_drdy_xl = val.int2_drdy_xl;
 8004468:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800446c:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8004470:	f362 0300 	bfi	r3, r2, #0, #1
		reg.int2_ctrl.int2_drdy_g = val.int2_drdy_g;
 8004474:	f3c2 0140 	ubfx	r1, r2, #1, #1
 8004478:	f361 0341 	bfi	r3, r1, #1, #1
		reg.int2_ctrl.int2_drdy_temp = val.int2_drdy_temp;
 800447c:	f3c2 0180 	ubfx	r1, r2, #2, #1
 8004480:	f361 0382 	bfi	r3, r1, #2, #1
		reg.int2_ctrl.int2_fth = val.int2_fth;
 8004484:	f3c2 01c0 	ubfx	r1, r2, #3, #1
 8004488:	f361 03c3 	bfi	r3, r1, #3, #1
		reg.int2_ctrl.int2_fifo_ovr = val.int2_fifo_ovr;
 800448c:	f3c2 1100 	ubfx	r1, r2, #4, #1
 8004490:	f361 1304 	bfi	r3, r1, #4, #1
		reg.int2_ctrl.int2_full_flag = val.int2_full_flag;
 8004494:	f3c2 1140 	ubfx	r1, r2, #5, #1
 8004498:	f361 1345 	bfi	r3, r1, #5, #1
		reg.int2_ctrl.int2_step_count_ov = val.int2_step_count_ov;
 800449c:	f3c2 1180 	ubfx	r1, r2, #6, #1
 80044a0:	f361 1386 	bfi	r3, r1, #6, #1
		reg.int2_ctrl.int2_step_delta = val.int2_step_delta;
 80044a4:	09d2      	lsrs	r2, r2, #7
 80044a6:	f362 13c7 	bfi	r3, r2, #7, #1
 80044aa:	aa04      	add	r2, sp, #16
 80044ac:	f802 3d04 	strb.w	r3, [r2, #-4]!
		ret = lsm6dsl_write_reg(ctx, LSM6DSL_INT2_CTRL, &reg.byte, 1);
 80044b0:	2301      	movs	r3, #1
 80044b2:	210e      	movs	r1, #14
 80044b4:	4620      	mov	r0, r4
 80044b6:	f7ff fd08 	bl	8003eca <lsm6dsl_write_reg>
		if (ret == 0) {
 80044ba:	4603      	mov	r3, r0
 80044bc:	2800      	cmp	r0, #0
 80044be:	d1d0      	bne.n	8004462 <lsm6dsl_pin_int2_route_set+0x16>
			ret = lsm6dsl_read_reg(ctx, LSM6DSL_MD2_CFG, &reg.byte, 1);
 80044c0:	2301      	movs	r3, #1
 80044c2:	aa03      	add	r2, sp, #12
 80044c4:	215f      	movs	r1, #95	; 0x5f
 80044c6:	4620      	mov	r0, r4
 80044c8:	f7ff fcfa 	bl	8003ec0 <lsm6dsl_read_reg>
			if (ret == 0) {
 80044cc:	4603      	mov	r3, r0
 80044ce:	2800      	cmp	r0, #0
 80044d0:	d1c7      	bne.n	8004462 <lsm6dsl_pin_int2_route_set+0x16>
				reg.md2_cfg.int2_iron = val.int2_iron;
 80044d2:	f89d 2005 	ldrb.w	r2, [sp, #5]
 80044d6:	f89d 300c 	ldrb.w	r3, [sp, #12]
 80044da:	f362 0300 	bfi	r3, r2, #0, #1
				reg.md2_cfg.int2_tilt = val.int2_tilt;
 80044de:	f3c2 0140 	ubfx	r1, r2, #1, #1
 80044e2:	f361 0341 	bfi	r3, r1, #1, #1
				reg.md2_cfg.int2_6d = val.int2_6d;
 80044e6:	f3c2 0180 	ubfx	r1, r2, #2, #1
 80044ea:	f361 0382 	bfi	r3, r1, #2, #1
				reg.md2_cfg.int2_double_tap = val.int2_double_tap;
 80044ee:	f3c2 01c0 	ubfx	r1, r2, #3, #1
 80044f2:	f361 03c3 	bfi	r3, r1, #3, #1
				reg.md2_cfg.int2_ff = val.int2_ff;
 80044f6:	f3c2 1100 	ubfx	r1, r2, #4, #1
 80044fa:	f361 1304 	bfi	r3, r1, #4, #1
				reg.md2_cfg.int2_wu = val.int2_wu;
 80044fe:	f3c2 1140 	ubfx	r1, r2, #5, #1
 8004502:	f361 1345 	bfi	r3, r1, #5, #1
				reg.md2_cfg.int2_single_tap = val.int2_single_tap;
 8004506:	f3c2 1180 	ubfx	r1, r2, #6, #1
 800450a:	f361 1386 	bfi	r3, r1, #6, #1
				reg.md2_cfg.int2_inact_state = val.int2_inact_state;
 800450e:	09d2      	lsrs	r2, r2, #7
 8004510:	f362 13c7 	bfi	r3, r2, #7, #1
 8004514:	aa04      	add	r2, sp, #16
 8004516:	f802 3d04 	strb.w	r3, [r2, #-4]!
				ret = lsm6dsl_write_reg(ctx, LSM6DSL_MD2_CFG, &reg.byte, 1);
 800451a:	2301      	movs	r3, #1
 800451c:	215f      	movs	r1, #95	; 0x5f
 800451e:	4620      	mov	r0, r4
 8004520:	f7ff fcd3 	bl	8003eca <lsm6dsl_write_reg>
				if (ret == 0) {
 8004524:	4603      	mov	r3, r0
 8004526:	2800      	cmp	r0, #0
 8004528:	d19b      	bne.n	8004462 <lsm6dsl_pin_int2_route_set+0x16>
					ret = lsm6dsl_read_reg(ctx, LSM6DSL_DRDY_PULSE_CFG_G,
 800452a:	2301      	movs	r3, #1
 800452c:	aa03      	add	r2, sp, #12
 800452e:	210b      	movs	r1, #11
 8004530:	4620      	mov	r0, r4
 8004532:	f7ff fcc5 	bl	8003ec0 <lsm6dsl_read_reg>
					if (ret == 0) {
 8004536:	4603      	mov	r3, r0
 8004538:	2800      	cmp	r0, #0
 800453a:	d192      	bne.n	8004462 <lsm6dsl_pin_int2_route_set+0x16>
						reg.drdy_pulse_cfg_g.int2_wrist_tilt = val.int2_wrist_tilt;
 800453c:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8004540:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8004544:	f362 0300 	bfi	r3, r2, #0, #1
 8004548:	aa04      	add	r2, sp, #16
 800454a:	f802 3d04 	strb.w	r3, [r2, #-4]!
						ret = lsm6dsl_write_reg(ctx, LSM6DSL_DRDY_PULSE_CFG_G,
 800454e:	2301      	movs	r3, #1
 8004550:	210b      	movs	r1, #11
 8004552:	4620      	mov	r0, r4
 8004554:	f7ff fcb9 	bl	8003eca <lsm6dsl_write_reg>
						if (ret == 0) {
 8004558:	4603      	mov	r3, r0
 800455a:	2800      	cmp	r0, #0
 800455c:	d181      	bne.n	8004462 <lsm6dsl_pin_int2_route_set+0x16>
							ret = lsm6dsl_read_reg(ctx, LSM6DSL_TAP_CFG, &reg.byte, 1);
 800455e:	2301      	movs	r3, #1
 8004560:	aa03      	add	r2, sp, #12
 8004562:	2158      	movs	r1, #88	; 0x58
 8004564:	4620      	mov	r0, r4
 8004566:	f7ff fcab 	bl	8003ec0 <lsm6dsl_read_reg>
							if (ret == 0) {
 800456a:	4603      	mov	r3, r0
 800456c:	2800      	cmp	r0, #0
 800456e:	f47f af78 	bne.w	8004462 <lsm6dsl_pin_int2_route_set+0x16>
								    (val.int2_double_tap != 0x00U) ||
 8004572:	f89d 3005 	ldrb.w	r3, [sp, #5]
								if ((val.int2_6d != 0x00U) ||
 8004576:	f013 0ffc 	tst.w	r3, #252	; 0xfc
 800457a:	d00d      	beq.n	8004598 <lsm6dsl_pin_int2_route_set+0x14c>
									reg.tap_cfg.interrupts_enable = PROPERTY_ENABLE;
 800457c:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8004580:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004584:	f88d 300c 	strb.w	r3, [sp, #12]
								ret = lsm6dsl_write_reg(ctx, LSM6DSL_TAP_CFG, &reg.byte, 1);
 8004588:	2301      	movs	r3, #1
 800458a:	aa03      	add	r2, sp, #12
 800458c:	2158      	movs	r1, #88	; 0x58
 800458e:	4620      	mov	r0, r4
 8004590:	f7ff fc9b 	bl	8003eca <lsm6dsl_write_reg>
 8004594:	4603      	mov	r3, r0
	return ret;
 8004596:	e764      	b.n	8004462 <lsm6dsl_pin_int2_route_set+0x16>
									reg.tap_cfg.interrupts_enable = PROPERTY_DISABLE;
 8004598:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800459c:	f36f 13c7 	bfc	r3, #7, #1
 80045a0:	f88d 300c 	strb.w	r3, [sp, #12]
 80045a4:	e7f0      	b.n	8004588 <lsm6dsl_pin_int2_route_set+0x13c>

080045a6 <lsm6dsl_pin_int2_route_get>:
 *                               MD2_CFG
 *
 */
int32_t lsm6dsl_pin_int2_route_get(lsm6dsl_ctx_t *ctx,
				   lsm6dsl_int2_route_t *val)
{
 80045a6:	b530      	push	{r4, r5, lr}
 80045a8:	b083      	sub	sp, #12
 80045aa:	4605      	mov	r5, r0
 80045ac:	460c      	mov	r4, r1
	lsm6dsl_reg_t reg;
	int32_t ret;

	ret = lsm6dsl_read_reg(ctx, LSM6DSL_INT2_CTRL, &reg.byte, 1);
 80045ae:	2301      	movs	r3, #1
 80045b0:	aa01      	add	r2, sp, #4
 80045b2:	210e      	movs	r1, #14
 80045b4:	f7ff fc84 	bl	8003ec0 <lsm6dsl_read_reg>
	if (ret == 0) {
 80045b8:	4603      	mov	r3, r0
 80045ba:	b110      	cbz	r0, 80045c2 <lsm6dsl_pin_int2_route_get+0x1c>
			ret = lsm6dsl_read_reg(ctx, LSM6DSL_DRDY_PULSE_CFG_G, &reg.byte, 1);
			val->int2_wrist_tilt = reg.drdy_pulse_cfg_g.int2_wrist_tilt;
		}
	}
	return ret;
}
 80045bc:	4618      	mov	r0, r3
 80045be:	b003      	add	sp, #12
 80045c0:	bd30      	pop	{r4, r5, pc}
		val->int2_drdy_xl = reg.int2_ctrl.int2_drdy_xl;
 80045c2:	aa02      	add	r2, sp, #8
 80045c4:	f812 1d04 	ldrb.w	r1, [r2, #-4]!
 80045c8:	7823      	ldrb	r3, [r4, #0]
 80045ca:	f361 0300 	bfi	r3, r1, #0, #1
		val->int2_drdy_g = reg.int2_ctrl.int2_drdy_g;
 80045ce:	f3c1 0040 	ubfx	r0, r1, #1, #1
 80045d2:	f360 0341 	bfi	r3, r0, #1, #1
		val->int2_drdy_temp = reg.int2_ctrl.int2_drdy_temp;
 80045d6:	f3c1 0080 	ubfx	r0, r1, #2, #1
 80045da:	f360 0382 	bfi	r3, r0, #2, #1
		val->int2_fth = reg.int2_ctrl.int2_fth;
 80045de:	f3c1 00c0 	ubfx	r0, r1, #3, #1
 80045e2:	f360 03c3 	bfi	r3, r0, #3, #1
		val->int2_fifo_ovr = reg.int2_ctrl.int2_fifo_ovr;
 80045e6:	f3c1 1000 	ubfx	r0, r1, #4, #1
 80045ea:	f360 1304 	bfi	r3, r0, #4, #1
		val->int2_full_flag = reg.int2_ctrl.int2_full_flag;
 80045ee:	f3c1 1040 	ubfx	r0, r1, #5, #1
 80045f2:	f360 1345 	bfi	r3, r0, #5, #1
		val->int2_step_count_ov = reg.int2_ctrl.int2_step_count_ov;
 80045f6:	f3c1 1080 	ubfx	r0, r1, #6, #1
 80045fa:	f360 1386 	bfi	r3, r0, #6, #1
		val->int2_step_delta = reg.int2_ctrl.int2_step_delta;
 80045fe:	09c9      	lsrs	r1, r1, #7
 8004600:	f361 13c7 	bfi	r3, r1, #7, #1
 8004604:	7023      	strb	r3, [r4, #0]
		ret = lsm6dsl_read_reg(ctx, LSM6DSL_MD2_CFG, &reg.byte, 1);
 8004606:	2301      	movs	r3, #1
 8004608:	215f      	movs	r1, #95	; 0x5f
 800460a:	4628      	mov	r0, r5
 800460c:	f7ff fc58 	bl	8003ec0 <lsm6dsl_read_reg>
		if (ret == 0) {
 8004610:	4603      	mov	r3, r0
 8004612:	2800      	cmp	r0, #0
 8004614:	d1d2      	bne.n	80045bc <lsm6dsl_pin_int2_route_get+0x16>
			val->int2_iron = reg.md2_cfg.int2_iron;
 8004616:	aa02      	add	r2, sp, #8
 8004618:	f812 1d04 	ldrb.w	r1, [r2, #-4]!
 800461c:	7863      	ldrb	r3, [r4, #1]
 800461e:	f361 0300 	bfi	r3, r1, #0, #1
			val->int2_tilt = reg.md2_cfg.int2_tilt;
 8004622:	f3c1 0040 	ubfx	r0, r1, #1, #1
 8004626:	f360 0341 	bfi	r3, r0, #1, #1
			val->int2_6d = reg.md2_cfg.int2_6d;
 800462a:	f3c1 0080 	ubfx	r0, r1, #2, #1
 800462e:	f360 0382 	bfi	r3, r0, #2, #1
			val->int2_double_tap = reg.md2_cfg.int2_double_tap;
 8004632:	f3c1 00c0 	ubfx	r0, r1, #3, #1
 8004636:	f360 03c3 	bfi	r3, r0, #3, #1
			val->int2_ff = reg.md2_cfg.int2_ff;
 800463a:	f3c1 1000 	ubfx	r0, r1, #4, #1
 800463e:	f360 1304 	bfi	r3, r0, #4, #1
			val->int2_wu = reg.md2_cfg.int2_wu;
 8004642:	f3c1 1040 	ubfx	r0, r1, #5, #1
 8004646:	f360 1345 	bfi	r3, r0, #5, #1
			val->int2_single_tap = reg.md2_cfg.int2_single_tap;
 800464a:	f3c1 1080 	ubfx	r0, r1, #6, #1
 800464e:	f360 1386 	bfi	r3, r0, #6, #1
			val->int2_inact_state = reg.md2_cfg.int2_inact_state;
 8004652:	09c9      	lsrs	r1, r1, #7
 8004654:	f361 13c7 	bfi	r3, r1, #7, #1
 8004658:	7063      	strb	r3, [r4, #1]
			ret = lsm6dsl_read_reg(ctx, LSM6DSL_DRDY_PULSE_CFG_G, &reg.byte, 1);
 800465a:	2301      	movs	r3, #1
 800465c:	210b      	movs	r1, #11
 800465e:	4628      	mov	r0, r5
 8004660:	f7ff fc2e 	bl	8003ec0 <lsm6dsl_read_reg>
 8004664:	4603      	mov	r3, r0
			val->int2_wrist_tilt = reg.drdy_pulse_cfg_g.int2_wrist_tilt;
 8004666:	f89d 1004 	ldrb.w	r1, [sp, #4]
 800466a:	78a2      	ldrb	r2, [r4, #2]
 800466c:	f361 0200 	bfi	r2, r1, #0, #1
 8004670:	70a2      	strb	r2, [r4, #2]
	return ret;
 8004672:	e7a3      	b.n	80045bc <lsm6dsl_pin_int2_route_get+0x16>

08004674 <lsm6dsl_6d_threshold_set>:
 * @param  lsm6dsl_ctx_t *ctx: read / write interface definitions
 * @param  lsm6dsl_sixd_ths_t: change the values of sixd_ths in reg TAP_THS_6D
 *
 */
int32_t lsm6dsl_6d_threshold_set(lsm6dsl_ctx_t *ctx, lsm6dsl_sixd_ths_t val)
{
 8004674:	b530      	push	{r4, r5, lr}
 8004676:	b083      	sub	sp, #12
 8004678:	4604      	mov	r4, r0
 800467a:	460d      	mov	r5, r1
	lsm6dsl_reg_t reg;
	int32_t ret;

	ret = lsm6dsl_read_reg(ctx, LSM6DSL_TAP_THS_6D, &reg.byte, 1);
 800467c:	2301      	movs	r3, #1
 800467e:	aa01      	add	r2, sp, #4
 8004680:	2159      	movs	r1, #89	; 0x59
 8004682:	f7ff fc1d 	bl	8003ec0 <lsm6dsl_read_reg>
	if (ret == 0) {
 8004686:	4603      	mov	r3, r0
 8004688:	b110      	cbz	r0, 8004690 <lsm6dsl_6d_threshold_set+0x1c>
		reg.tap_ths_6d.sixd_ths = (uint8_t)val;
		ret = lsm6dsl_write_reg(ctx, LSM6DSL_TAP_THS_6D, &reg.byte, 1);
	}
	return ret;
}
 800468a:	4618      	mov	r0, r3
 800468c:	b003      	add	sp, #12
 800468e:	bd30      	pop	{r4, r5, pc}
		reg.tap_ths_6d.sixd_ths = (uint8_t)val;
 8004690:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8004694:	f365 1346 	bfi	r3, r5, #5, #2
 8004698:	aa02      	add	r2, sp, #8
 800469a:	f802 3d04 	strb.w	r3, [r2, #-4]!
		ret = lsm6dsl_write_reg(ctx, LSM6DSL_TAP_THS_6D, &reg.byte, 1);
 800469e:	2301      	movs	r3, #1
 80046a0:	2159      	movs	r1, #89	; 0x59
 80046a2:	4620      	mov	r0, r4
 80046a4:	f7ff fc11 	bl	8003eca <lsm6dsl_write_reg>
 80046a8:	4603      	mov	r3, r0
	return ret;
 80046aa:	e7ee      	b.n	800468a <lsm6dsl_6d_threshold_set+0x16>

080046ac <lsm6dsl_fifo_mode_set>:
 * @param  lsm6dsl_fifo_mode_t: change the values of fifo_mode in
 *                              reg FIFO_CTRL5
 *
 */
int32_t lsm6dsl_fifo_mode_set(lsm6dsl_ctx_t *ctx, lsm6dsl_fifo_mode_t val)
{
 80046ac:	b530      	push	{r4, r5, lr}
 80046ae:	b083      	sub	sp, #12
 80046b0:	4604      	mov	r4, r0
 80046b2:	460d      	mov	r5, r1
	lsm6dsl_reg_t reg;
	int32_t ret;

	ret = lsm6dsl_read_reg(ctx, LSM6DSL_FIFO_CTRL5, &reg.byte, 1);
 80046b4:	2301      	movs	r3, #1
 80046b6:	aa01      	add	r2, sp, #4
 80046b8:	210a      	movs	r1, #10
 80046ba:	f7ff fc01 	bl	8003ec0 <lsm6dsl_read_reg>
	if (ret == 0) {
 80046be:	4603      	mov	r3, r0
 80046c0:	b110      	cbz	r0, 80046c8 <lsm6dsl_fifo_mode_set+0x1c>
		reg.fifo_ctrl5.fifo_mode = (uint8_t)val;
		ret = lsm6dsl_write_reg(ctx, LSM6DSL_FIFO_CTRL5, &reg.byte, 1);
	}
	return ret;
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	b003      	add	sp, #12
 80046c6:	bd30      	pop	{r4, r5, pc}
		reg.fifo_ctrl5.fifo_mode = (uint8_t)val;
 80046c8:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80046cc:	f365 0302 	bfi	r3, r5, #0, #3
 80046d0:	aa02      	add	r2, sp, #8
 80046d2:	f802 3d04 	strb.w	r3, [r2, #-4]!
		ret = lsm6dsl_write_reg(ctx, LSM6DSL_FIFO_CTRL5, &reg.byte, 1);
 80046d6:	2301      	movs	r3, #1
 80046d8:	210a      	movs	r1, #10
 80046da:	4620      	mov	r0, r4
 80046dc:	f7ff fbf5 	bl	8003eca <lsm6dsl_write_reg>
 80046e0:	4603      	mov	r3, r0
	return ret;
 80046e2:	e7ee      	b.n	80046c2 <lsm6dsl_fifo_mode_set+0x16>

080046e4 <ComputeDevicePresetMode>:
/* Group PAL Parameters Functions */
static VL53L1_Error ComputeDevicePresetMode(
	VL53L1_PresetModes PresetMode,
	VL53L1_DistanceModes DistanceMode,
	VL53L1_DevicePresetModes *pDevicePresetMode)
{
 80046e4:	b410      	push	{r4}
 80046e6:	b085      	sub	sp, #20
	VL53L1_Error Status = VL53L1_ERROR_NONE;

	uint8_t DistIdx;
	VL53L1_DevicePresetModes LightModes[3] = {
 80046e8:	4c1f      	ldr	r4, [pc, #124]	; (8004768 <ComputeDevicePresetMode+0x84>)
 80046ea:	6823      	ldr	r3, [r4, #0]
 80046ec:	f8ad 300c 	strh.w	r3, [sp, #12]
 80046f0:	0c1b      	lsrs	r3, r3, #16
 80046f2:	f88d 300e 	strb.w	r3, [sp, #14]
		VL53L1_DEVICEPRESETMODE_STANDARD_RANGING,
		VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_LONG_RANGE
	};


	VL53L1_DevicePresetModes TimedModes[3] = {
 80046f6:	6863      	ldr	r3, [r4, #4]
 80046f8:	f8ad 3008 	strh.w	r3, [sp, #8]
 80046fc:	0c1b      	lsrs	r3, r3, #16
 80046fe:	f88d 300a 	strb.w	r3, [sp, #10]
		VL53L1_DEVICEPRESETMODE_TIMED_RANGING_SHORT_RANGE,
		VL53L1_DEVICEPRESETMODE_TIMED_RANGING,
		VL53L1_DEVICEPRESETMODE_TIMED_RANGING_LONG_RANGE
	};

	VL53L1_DevicePresetModes LowPowerTimedModes[3] = {
 8004702:	68a3      	ldr	r3, [r4, #8]
 8004704:	f8ad 3004 	strh.w	r3, [sp, #4]
 8004708:	0c1b      	lsrs	r3, r3, #16
 800470a:	f88d 3006 	strb.w	r3, [sp, #6]
		VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_SHORT_RANGE,
		VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_MEDIUM_RANGE,
		VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_LONG_RANGE
	};

	*pDevicePresetMode = VL53L1_DEVICEPRESETMODE_STANDARD_RANGING;
 800470e:	2301      	movs	r3, #1
 8004710:	7013      	strb	r3, [r2, #0]

	switch (DistanceMode) {
 8004712:	4299      	cmp	r1, r3
 8004714:	d003      	beq.n	800471e <ComputeDevicePresetMode+0x3a>
 8004716:	2902      	cmp	r1, #2
 8004718:	d00b      	beq.n	8004732 <ComputeDevicePresetMode+0x4e>
		break;
	case VL53L1_DISTANCEMODE_MEDIUM:
		DistIdx = 1;
		break;
	default:
		DistIdx = 2;
 800471a:	2302      	movs	r3, #2
 800471c:	e000      	b.n	8004720 <ComputeDevicePresetMode+0x3c>
		DistIdx = 0;
 800471e:	2300      	movs	r3, #0
	}

	switch (PresetMode) {
 8004720:	2804      	cmp	r0, #4
 8004722:	d008      	beq.n	8004736 <ComputeDevicePresetMode+0x52>
 8004724:	2808      	cmp	r0, #8
 8004726:	d017      	beq.n	8004758 <ComputeDevicePresetMode+0x74>
 8004728:	2803      	cmp	r0, #3
 800472a:	d00e      	beq.n	800474a <ComputeDevicePresetMode+0x66>
		*pDevicePresetMode = LowPowerTimedModes[DistIdx];
		break;

	default:
		/* Unsupported mode */
		Status = VL53L1_ERROR_MODE_NOT_SUPPORTED;
 800472c:	f06f 0007 	mvn.w	r0, #7
 8004730:	e007      	b.n	8004742 <ComputeDevicePresetMode+0x5e>
		DistIdx = 1;
 8004732:	2301      	movs	r3, #1
 8004734:	e7f4      	b.n	8004720 <ComputeDevicePresetMode+0x3c>
		*pDevicePresetMode = LightModes[DistIdx];
 8004736:	a904      	add	r1, sp, #16
 8004738:	440b      	add	r3, r1
 800473a:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 800473e:	7013      	strb	r3, [r2, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8004740:	2000      	movs	r0, #0
	}

	return Status;
}
 8004742:	b005      	add	sp, #20
 8004744:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004748:	4770      	bx	lr
		*pDevicePresetMode = TimedModes[DistIdx];
 800474a:	a904      	add	r1, sp, #16
 800474c:	440b      	add	r3, r1
 800474e:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8004752:	7013      	strb	r3, [r2, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8004754:	2000      	movs	r0, #0
		break;
 8004756:	e7f4      	b.n	8004742 <ComputeDevicePresetMode+0x5e>
		*pDevicePresetMode = LowPowerTimedModes[DistIdx];
 8004758:	a904      	add	r1, sp, #16
 800475a:	440b      	add	r3, r1
 800475c:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8004760:	7013      	strb	r3, [r2, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8004762:	2000      	movs	r0, #0
		break;
 8004764:	e7ed      	b.n	8004742 <ComputeDevicePresetMode+0x5e>
 8004766:	bf00      	nop
 8004768:	0801fe70 	.word	0x0801fe70

0800476c <SetPresetMode>:

static VL53L1_Error SetPresetMode(VL53L1_DEV Dev,
				  VL53L1_PresetModes PresetMode,
				  VL53L1_DistanceModes DistanceMode,
				  uint32_t inter_measurement_period_ms)
{
 800476c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800476e:	b089      	sub	sp, #36	; 0x24
 8004770:	4605      	mov	r5, r0
 8004772:	460c      	mov	r4, r1
 8004774:	4611      	mov	r1, r2
 8004776:	461f      	mov	r7, r3
	uint32_t mm_config_timeout_us;
	uint32_t lld_range_config_timeout_us;

	LOG_FUNCTION_START("%d", (int)PresetMode);

	if ((PresetMode == VL53L1_PRESETMODE_AUTONOMOUS) ||
 8004778:	2c03      	cmp	r4, #3
 800477a:	d014      	beq.n	80047a6 <SetPresetMode+0x3a>
 800477c:	2c08      	cmp	r4, #8
 800477e:	d010      	beq.n	80047a2 <SetPresetMode+0x36>
	    (PresetMode == VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS))
		measurement_mode = VL53L1_DEVICEMEASUREMENTMODE_TIMED;
	else
		measurement_mode = VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK;
 8004780:	2620      	movs	r6, #32


	Status = ComputeDevicePresetMode(PresetMode, DistanceMode,
 8004782:	f10d 021f 	add.w	r2, sp, #31
 8004786:	4620      	mov	r0, r4
 8004788:	f7ff ffac 	bl	80046e4 <ComputeDevicePresetMode>
					 &device_preset_mode);

	if (Status == VL53L1_ERROR_NONE)
 800478c:	4603      	mov	r3, r0
 800478e:	b160      	cbz	r0, 80047aa <SetPresetMode+0x3e>
							   &dss_config__target_total_rate_mcps,
							   &phasecal_config_timeout_us,
							   &mm_config_timeout_us,
							   &lld_range_config_timeout_us);

	if (Status == VL53L1_ERROR_NONE)
 8004790:	b1c3      	cbz	r3, 80047c4 <SetPresetMode+0x58>
			phasecal_config_timeout_us,
			mm_config_timeout_us,
			lld_range_config_timeout_us,
			inter_measurement_period_ms);

	if (Status == VL53L1_ERROR_NONE)
 8004792:	b903      	cbnz	r3, 8004796 <SetPresetMode+0x2a>
		VL53L1DevDataSet(Dev, LLData.measurement_mode, measurement_mode);
 8004794:	70ae      	strb	r6, [r5, #2]

	if (Status == VL53L1_ERROR_NONE)
 8004796:	b90b      	cbnz	r3, 800479c <SetPresetMode+0x30>
		VL53L1DevDataSet(Dev, CurrentParameters.PresetMode, PresetMode);
 8004798:	f885 437c 	strb.w	r4, [r5, #892]	; 0x37c

	LOG_FUNCTION_END(Status);
	return Status;
}
 800479c:	4618      	mov	r0, r3
 800479e:	b009      	add	sp, #36	; 0x24
 80047a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		measurement_mode = VL53L1_DEVICEMEASUREMENTMODE_TIMED;
 80047a2:	2640      	movs	r6, #64	; 0x40
 80047a4:	e7ed      	b.n	8004782 <SetPresetMode+0x16>
 80047a6:	2640      	movs	r6, #64	; 0x40
 80047a8:	e7eb      	b.n	8004782 <SetPresetMode+0x16>
		Status = VL53L1_get_preset_mode_timing_cfg(Dev,
 80047aa:	f89d 101f 	ldrb.w	r1, [sp, #31]
 80047ae:	ab04      	add	r3, sp, #16
 80047b0:	9301      	str	r3, [sp, #4]
 80047b2:	ab05      	add	r3, sp, #20
 80047b4:	9300      	str	r3, [sp, #0]
 80047b6:	ab06      	add	r3, sp, #24
 80047b8:	aa07      	add	r2, sp, #28
 80047ba:	4628      	mov	r0, r5
 80047bc:	f000 fadb 	bl	8004d76 <VL53L1_get_preset_mode_timing_cfg>
 80047c0:	4603      	mov	r3, r0
 80047c2:	e7e5      	b.n	8004790 <SetPresetMode+0x24>
		Status = VL53L1_set_preset_mode(
 80047c4:	f89d 101f 	ldrb.w	r1, [sp, #31]
 80047c8:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 80047cc:	9702      	str	r7, [sp, #8]
 80047ce:	9b04      	ldr	r3, [sp, #16]
 80047d0:	9301      	str	r3, [sp, #4]
 80047d2:	9b05      	ldr	r3, [sp, #20]
 80047d4:	9300      	str	r3, [sp, #0]
 80047d6:	9b06      	ldr	r3, [sp, #24]
 80047d8:	4628      	mov	r0, r5
 80047da:	f000 fb1c 	bl	8004e16 <VL53L1_set_preset_mode>
 80047de:	4603      	mov	r3, r0
 80047e0:	e7d7      	b.n	8004792 <SetPresetMode+0x26>

080047e2 <SetLimitValue>:
	return Status;
}

static VL53L1_Error SetLimitValue(VL53L1_DEV Dev, uint16_t LimitCheckId,
				  FixPoint1616_t value)
{
 80047e2:	b508      	push	{r3, lr}
	VL53L1_Error Status = VL53L1_ERROR_NONE;
	uint16_t tmpuint16; /* temporary variable */

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 80047e4:	b121      	cbz	r1, 80047f0 <SetLimitValue+0xe>
 80047e6:	2901      	cmp	r1, #1
 80047e8:	d008      	beq.n	80047fc <SetLimitValue+0x1a>
	case VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		tmpuint16 = VL53L1_FIXPOINT1616TOFIXPOINT97(value);
		VL53L1_set_lite_min_count_rate(Dev, tmpuint16);
		break;
	default:
		Status = VL53L1_ERROR_INVALID_PARAMS;
 80047ea:	f06f 0003 	mvn.w	r0, #3
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 80047ee:	bd08      	pop	{r3, pc}
		VL53L1_set_lite_sigma_threshold(Dev, tmpuint16);
 80047f0:	f3c2 318f 	ubfx	r1, r2, #14, #16
 80047f4:	f000 fbf9 	bl	8004fea <VL53L1_set_lite_sigma_threshold>
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 80047f8:	2000      	movs	r0, #0
		break;
 80047fa:	bd08      	pop	{r3, pc}
		VL53L1_set_lite_min_count_rate(Dev, tmpuint16);
 80047fc:	f3c2 214f 	ubfx	r1, r2, #9, #16
 8004800:	f000 fbf7 	bl	8004ff2 <VL53L1_set_lite_min_count_rate>
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8004804:	2000      	movs	r0, #0
		break;
 8004806:	bd08      	pop	{r3, pc}

08004808 <VL53L1_SetDeviceAddress>:
{
 8004808:	b508      	push	{r3, lr}
	Status = VL53L1_WrByte(Dev, VL53L1_I2C_SLAVE__DEVICE_ADDRESS,
 800480a:	084a      	lsrs	r2, r1, #1
 800480c:	2101      	movs	r1, #1
 800480e:	f00a f949 	bl	800eaa4 <VL53L1_WrByte>
}
 8004812:	bd08      	pop	{r3, pc}

08004814 <VL53L1_WaitDeviceBooted>:
{
 8004814:	b508      	push	{r3, lr}
	Status = VL53L1_poll_for_boot_completion(Dev,
 8004816:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800481a:	f001 fb3a 	bl	8005e92 <VL53L1_poll_for_boot_completion>
}
 800481e:	bd08      	pop	{r3, pc}

08004820 <VL53L1_SetDistanceMode>:
{
 8004820:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004824:	b084      	sub	sp, #16
	PresetMode = VL53L1DevDataGet(Dev, CurrentParameters.PresetMode);
 8004826:	f890 637c 	ldrb.w	r6, [r0, #892]	; 0x37c
	    (DistanceMode != VL53L1_DISTANCEMODE_MEDIUM) &&
 800482a:	1e4b      	subs	r3, r1, #1
 800482c:	b2db      	uxtb	r3, r3
	if ((DistanceMode != VL53L1_DISTANCEMODE_SHORT) &&
 800482e:	2b02      	cmp	r3, #2
 8004830:	d83d      	bhi.n	80048ae <VL53L1_SetDistanceMode+0x8e>
		if ((DistanceMode == VL53L1_DISTANCEMODE_SHORT) ||
 8004832:	2b01      	cmp	r3, #1
 8004834:	d917      	bls.n	8004866 <VL53L1_SetDistanceMode+0x46>
			InternalDistanceMode = VL53L1_DISTANCEMODE_LONG;
 8004836:	2703      	movs	r7, #3
 8004838:	460d      	mov	r5, r1
 800483a:	4604      	mov	r4, r0
		Status = VL53L1_get_user_zone(Dev, &user_zone);
 800483c:	4669      	mov	r1, sp
 800483e:	f000 fa20 	bl	8004c82 <VL53L1_get_user_zone>
	inter_measurement_period_ms = VL53L1DevDataGet(Dev,
 8004842:	f8d4 8014 	ldr.w	r8, [r4, #20]
	if (Status == VL53L1_ERROR_NONE)
 8004846:	4603      	mov	r3, r0
 8004848:	b178      	cbz	r0, 800486a <VL53L1_SetDistanceMode+0x4a>
	if (Status == VL53L1_ERROR_NONE)
 800484a:	b1b3      	cbz	r3, 800487a <VL53L1_SetDistanceMode+0x5a>
	if (Status == VL53L1_ERROR_NONE) {
 800484c:	b92b      	cbnz	r3, 800485a <VL53L1_SetDistanceMode+0x3a>
		VL53L1DevDataSet(Dev, CurrentParameters.InternalDistanceMode,
 800484e:	f884 737e 	strb.w	r7, [r4, #894]	; 0x37e
		VL53L1DevDataSet(Dev, CurrentParameters.NewDistanceMode,
 8004852:	f884 737f 	strb.w	r7, [r4, #895]	; 0x37f
		VL53L1DevDataSet(Dev, CurrentParameters.DistanceMode,
 8004856:	f884 537d 	strb.w	r5, [r4, #893]	; 0x37d
	if (Status == VL53L1_ERROR_NONE) {
 800485a:	b1b3      	cbz	r3, 800488a <VL53L1_SetDistanceMode+0x6a>
	if (Status == VL53L1_ERROR_NONE)
 800485c:	b30b      	cbz	r3, 80048a2 <VL53L1_SetDistanceMode+0x82>
}
 800485e:	4618      	mov	r0, r3
 8004860:	b004      	add	sp, #16
 8004862:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			InternalDistanceMode = DistanceMode;
 8004866:	460f      	mov	r7, r1
 8004868:	e7e6      	b.n	8004838 <VL53L1_SetDistanceMode+0x18>
		Status = VL53L1_get_timeouts_us(Dev, &PhaseCalTimeoutUs,
 800486a:	ab03      	add	r3, sp, #12
 800486c:	aa02      	add	r2, sp, #8
 800486e:	a901      	add	r1, sp, #4
 8004870:	4620      	mov	r0, r4
 8004872:	f000 f9a1 	bl	8004bb8 <VL53L1_get_timeouts_us>
 8004876:	4603      	mov	r3, r0
 8004878:	e7e7      	b.n	800484a <VL53L1_SetDistanceMode+0x2a>
		Status = SetPresetMode(Dev,
 800487a:	4643      	mov	r3, r8
 800487c:	463a      	mov	r2, r7
 800487e:	4631      	mov	r1, r6
 8004880:	4620      	mov	r0, r4
 8004882:	f7ff ff73 	bl	800476c <SetPresetMode>
 8004886:	4603      	mov	r3, r0
 8004888:	e7e0      	b.n	800484c <VL53L1_SetDistanceMode+0x2c>
		Status = VL53L1_set_timeouts_us(Dev, PhaseCalTimeoutUs,
 800488a:	9b03      	ldr	r3, [sp, #12]
 800488c:	9a02      	ldr	r2, [sp, #8]
 800488e:	9901      	ldr	r1, [sp, #4]
 8004890:	4620      	mov	r0, r4
 8004892:	f000 f972 	bl	8004b7a <VL53L1_set_timeouts_us>
		if (Status == VL53L1_ERROR_NONE)
 8004896:	4603      	mov	r3, r0
 8004898:	2800      	cmp	r0, #0
 800489a:	d1df      	bne.n	800485c <VL53L1_SetDistanceMode+0x3c>
			VL53L1DevDataSet(Dev, LLData.range_config_timeout_us,
 800489c:	9a03      	ldr	r2, [sp, #12]
 800489e:	6122      	str	r2, [r4, #16]
 80048a0:	e7dc      	b.n	800485c <VL53L1_SetDistanceMode+0x3c>
		Status = VL53L1_set_user_zone(Dev, &user_zone);
 80048a2:	4669      	mov	r1, sp
 80048a4:	4620      	mov	r0, r4
 80048a6:	f000 f9db 	bl	8004c60 <VL53L1_set_user_zone>
 80048aa:	4603      	mov	r3, r0
 80048ac:	e7d7      	b.n	800485e <VL53L1_SetDistanceMode+0x3e>
		return VL53L1_ERROR_INVALID_PARAMS;
 80048ae:	f06f 0303 	mvn.w	r3, #3
 80048b2:	e7d4      	b.n	800485e <VL53L1_SetDistanceMode+0x3e>

080048b4 <VL53L1_SetInterMeasurementPeriodMilliSeconds>:
{
 80048b4:	b508      	push	{r3, lr}
	adjustedIMP += (adjustedIMP * 64) / 1000;
 80048b6:	018b      	lsls	r3, r1, #6
 80048b8:	4a03      	ldr	r2, [pc, #12]	; (80048c8 <VL53L1_SetInterMeasurementPeriodMilliSeconds+0x14>)
 80048ba:	fba2 2303 	umull	r2, r3, r2, r3
	Status = VL53L1_set_inter_measurement_period_ms(Dev,
 80048be:	eb01 1193 	add.w	r1, r1, r3, lsr #6
 80048c2:	f000 f94b 	bl	8004b5c <VL53L1_set_inter_measurement_period_ms>
}
 80048c6:	bd08      	pop	{r3, pc}
 80048c8:	10624dd3 	.word	0x10624dd3

080048cc <VL53L1_SetLimitCheckEnable>:


VL53L1_Error VL53L1_SetLimitCheckEnable(VL53L1_DEV Dev, uint16_t LimitCheckId,
					uint8_t LimitCheckEnable)
{
 80048cc:	b570      	push	{r4, r5, r6, lr}
 80048ce:	4604      	mov	r4, r0
 80048d0:	460d      	mov	r5, r1
 80048d2:	4616      	mov	r6, r2
	FixPoint1616_t TempFix1616 = 0;

	LOG_FUNCTION_START("");


	if (LimitCheckId >= VL53L1_CHECKENABLE_NUMBER_OF_CHECKS) {
 80048d4:	2901      	cmp	r1, #1
 80048d6:	d813      	bhi.n	8004900 <VL53L1_SetLimitCheckEnable+0x34>
		Status = VL53L1_ERROR_INVALID_PARAMS;
	} else {
		/* TempFix1616 contains either 0 or the limit value */
		if (LimitCheckEnable == 0)
 80048d8:	b182      	cbz	r2, 80048fc <VL53L1_SetLimitCheckEnable+0x30>
			TempFix1616 = 0;
		else
			VL53L1_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80048da:	f101 03e0 	add.w	r3, r1, #224	; 0xe0
 80048de:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80048e2:	689a      	ldr	r2, [r3, #8]
						      LimitCheckId, TempFix1616);

		Status = SetLimitValue(Dev, LimitCheckId, TempFix1616);
 80048e4:	4629      	mov	r1, r5
 80048e6:	4620      	mov	r0, r4
 80048e8:	f7ff ff7b 	bl	80047e2 <SetLimitValue>
	}

	if (Status == VL53L1_ERROR_NONE)
 80048ec:	b928      	cbnz	r0, 80048fa <VL53L1_SetLimitCheckEnable+0x2e>
		VL53L1_SETARRAYPARAMETERFIELD(Dev,
 80048ee:	3600      	adds	r6, #0
 80048f0:	bf18      	it	ne
 80048f2:	2601      	movne	r6, #1
 80048f4:	442c      	add	r4, r5
 80048f6:	f884 6384 	strb.w	r6, [r4, #900]	; 0x384



	LOG_FUNCTION_END(Status);
	return Status;
}
 80048fa:	bd70      	pop	{r4, r5, r6, pc}
			TempFix1616 = 0;
 80048fc:	2200      	movs	r2, #0
 80048fe:	e7f1      	b.n	80048e4 <VL53L1_SetLimitCheckEnable+0x18>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 8004900:	f06f 0003 	mvn.w	r0, #3
 8004904:	e7f2      	b.n	80048ec <VL53L1_SetLimitCheckEnable+0x20>

08004906 <VL53L1_SetLimitCheckValue>:
	VL53L1_Error Status = VL53L1_ERROR_NONE;
	uint8_t LimitChecksEnable;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L1_CHECKENABLE_NUMBER_OF_CHECKS) {
 8004906:	2901      	cmp	r1, #1
 8004908:	d818      	bhi.n	800493c <VL53L1_SetLimitCheckValue+0x36>
		Status = VL53L1_ERROR_INVALID_PARAMS;
	} else {
		VL53L1_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800490a:	1843      	adds	r3, r0, r1
 800490c:	f893 3384 	ldrb.w	r3, [r3, #900]	; 0x384
					      LimitCheckId,
					      LimitChecksEnable);

		if (LimitChecksEnable == 0) {
 8004910:	b92b      	cbnz	r3, 800491e <VL53L1_SetLimitCheckValue+0x18>
			/* disabled write only internal value */
			VL53L1_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004912:	31e0      	adds	r1, #224	; 0xe0
 8004914:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8004918:	608a      	str	r2, [r1, #8]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 800491a:	4618      	mov	r0, r3
 800491c:	4770      	bx	lr
{
 800491e:	b570      	push	{r4, r5, r6, lr}
 8004920:	4616      	mov	r6, r2
 8004922:	460c      	mov	r4, r1
 8004924:	4605      	mov	r5, r0
			Status = SetLimitValue(Dev, LimitCheckId,
 8004926:	f7ff ff5c 	bl	80047e2 <SetLimitValue>
			if (Status == VL53L1_ERROR_NONE) {
 800492a:	4603      	mov	r3, r0
 800492c:	b920      	cbnz	r0, 8004938 <VL53L1_SetLimitCheckValue+0x32>
				VL53L1_SETARRAYPARAMETERFIELD(Dev,
 800492e:	f104 01e0 	add.w	r1, r4, #224	; 0xe0
 8004932:	eb05 0181 	add.w	r1, r5, r1, lsl #2
 8004936:	608e      	str	r6, [r1, #8]
}
 8004938:	4618      	mov	r0, r3
 800493a:	bd70      	pop	{r4, r5, r6, pc}
		Status = VL53L1_ERROR_INVALID_PARAMS;
 800493c:	f06f 0303 	mvn.w	r3, #3
 8004940:	e7eb      	b.n	800491a <VL53L1_SetLimitCheckValue+0x14>

08004942 <VL53L1_DataInit>:
{
 8004942:	b570      	push	{r4, r5, r6, lr}
 8004944:	4606      	mov	r6, r0
		Status = VL53L1_data_init(Dev, 1);
 8004946:	2101      	movs	r1, #1
 8004948:	f000 fb62 	bl	8005010 <VL53L1_data_init>
	if (Status == VL53L1_ERROR_NONE) {
 800494c:	4604      	mov	r4, r0
 800494e:	b928      	cbnz	r0, 800495c <VL53L1_DataInit+0x1a>
		VL53L1DevDataSet(Dev, PalState, VL53L1_STATE_WAIT_STATICINIT);
 8004950:	2301      	movs	r3, #1
 8004952:	f886 3378 	strb.w	r3, [r6, #888]	; 0x378
		VL53L1DevDataSet(Dev, CurrentParameters.PresetMode,
 8004956:	2308      	movs	r3, #8
 8004958:	f886 337c 	strb.w	r3, [r6, #892]	; 0x37c
{
 800495c:	2500      	movs	r5, #0
	for (i = 0; i < VL53L1_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800495e:	2d01      	cmp	r5, #1
 8004960:	d80a      	bhi.n	8004978 <VL53L1_DataInit+0x36>
		if (Status == VL53L1_ERROR_NONE)
 8004962:	b94c      	cbnz	r4, 8004978 <VL53L1_DataInit+0x36>
			Status |= VL53L1_SetLimitCheckEnable(Dev, i, 1);
 8004964:	2201      	movs	r2, #1
 8004966:	4629      	mov	r1, r5
 8004968:	4630      	mov	r0, r6
 800496a:	f7ff ffaf 	bl	80048cc <VL53L1_SetLimitCheckEnable>
 800496e:	4304      	orrs	r4, r0
 8004970:	b264      	sxtb	r4, r4
	for (i = 0; i < VL53L1_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8004972:	3501      	adds	r5, #1
 8004974:	b2ed      	uxtb	r5, r5
 8004976:	e7f2      	b.n	800495e <VL53L1_DataInit+0x1c>
	if (Status == VL53L1_ERROR_NONE) {
 8004978:	b114      	cbz	r4, 8004980 <VL53L1_DataInit+0x3e>
	if (Status == VL53L1_ERROR_NONE) {
 800497a:	b14c      	cbz	r4, 8004990 <VL53L1_DataInit+0x4e>
}
 800497c:	4620      	mov	r0, r4
 800497e:	bd70      	pop	{r4, r5, r6, pc}
		Status = VL53L1_SetLimitCheckValue(Dev,
 8004980:	f44f 1290 	mov.w	r2, #1179648	; 0x120000
 8004984:	2100      	movs	r1, #0
 8004986:	4630      	mov	r0, r6
 8004988:	f7ff ffbd 	bl	8004906 <VL53L1_SetLimitCheckValue>
 800498c:	4604      	mov	r4, r0
 800498e:	e7f4      	b.n	800497a <VL53L1_DataInit+0x38>
		Status = VL53L1_SetLimitCheckValue(Dev,
 8004990:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004994:	2101      	movs	r1, #1
 8004996:	4630      	mov	r0, r6
 8004998:	f7ff ffb5 	bl	8004906 <VL53L1_SetLimitCheckValue>
 800499c:	4604      	mov	r4, r0
 800499e:	e7ed      	b.n	800497c <VL53L1_DataInit+0x3a>

080049a0 <VL53L1_GetSequenceStepEnable>:
}


VL53L1_Error VL53L1_GetSequenceStepEnable(VL53L1_DEV Dev,
					  VL53L1_SequenceStepId SequenceStepId, uint8_t *pSequenceStepEnabled)
{
 80049a0:	b508      	push	{r3, lr}
	VL53L1_Error Status = VL53L1_ERROR_NONE;

	LOG_FUNCTION_START("");

	Status = VL53L1_get_sequence_config_bit(Dev,
 80049a2:	f000 f947 	bl	8004c34 <VL53L1_get_sequence_config_bit>
						(VL53L1_DeviceSequenceConfig)SequenceStepId,
						pSequenceStepEnabled);

	LOG_FUNCTION_END(Status);
	return Status;
}
 80049a6:	bd08      	pop	{r3, pc}

080049a8 <VL53L1_SetMeasurementTimingBudgetMicroSeconds>:
{
 80049a8:	b570      	push	{r4, r5, r6, lr}
 80049aa:	b086      	sub	sp, #24
 80049ac:	4606      	mov	r6, r0
 80049ae:	460d      	mov	r5, r1
	if (MeasurementTimingBudgetMicroSeconds > 10000000)
 80049b0:	4b49      	ldr	r3, [pc, #292]	; (8004ad8 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x130>)
 80049b2:	4299      	cmp	r1, r3
 80049b4:	d813      	bhi.n	80049de <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x36>
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 80049b6:	2400      	movs	r4, #0
	if (Status == VL53L1_ERROR_NONE) {
 80049b8:	b1a4      	cbz	r4, 80049e4 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x3c>
	if (Status == VL53L1_ERROR_NONE) {
 80049ba:	b1dc      	cbz	r4, 80049f4 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x4c>
	if (Status == VL53L1_ERROR_NONE)
 80049bc:	b314      	cbz	r4, 8004a04 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x5c>
	if (Status == VL53L1_ERROR_NONE) {
 80049be:	2c00      	cmp	r4, #0
 80049c0:	d16a      	bne.n	8004a98 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xf0>
		PresetMode = VL53L1DevDataGet(Dev, CurrentParameters.PresetMode);
 80049c2:	f896 337c 	ldrb.w	r3, [r6, #892]	; 0x37c
		switch (PresetMode) {
 80049c6:	2b04      	cmp	r3, #4
 80049c8:	d024      	beq.n	8004a14 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x6c>
 80049ca:	2b08      	cmp	r3, #8
 80049cc:	d046      	beq.n	8004a5c <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xb4>
 80049ce:	2b03      	cmp	r3, #3
 80049d0:	d032      	beq.n	8004a38 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x90>
	uint32_t FDAMaxTimingBudgetUs = FDA_MAX_TIMING_BUDGET_US;
 80049d2:	4942      	ldr	r1, [pc, #264]	; (8004adc <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x134>)
		divisor = 1;
 80049d4:	2001      	movs	r0, #1
		TimingGuard = 0;
 80049d6:	2200      	movs	r2, #0
			Status = VL53L1_ERROR_MODE_NOT_SUPPORTED;
 80049d8:	f06f 0407 	mvn.w	r4, #7
 80049dc:	e04f      	b.n	8004a7e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xd6>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 80049de:	f06f 0403 	mvn.w	r4, #3
 80049e2:	e7e9      	b.n	80049b8 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x10>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 80049e4:	f10d 0217 	add.w	r2, sp, #23
 80049e8:	2105      	movs	r1, #5
 80049ea:	4630      	mov	r0, r6
 80049ec:	f7ff ffd8 	bl	80049a0 <VL53L1_GetSequenceStepEnable>
 80049f0:	4604      	mov	r4, r0
 80049f2:	e7e2      	b.n	80049ba <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x12>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 80049f4:	f10d 0216 	add.w	r2, sp, #22
 80049f8:	2106      	movs	r1, #6
 80049fa:	4630      	mov	r0, r6
 80049fc:	f7ff ffd0 	bl	80049a0 <VL53L1_GetSequenceStepEnable>
 8004a00:	4604      	mov	r4, r0
 8004a02:	e7db      	b.n	80049bc <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x14>
		Status = VL53L1_get_timeouts_us(Dev,
 8004a04:	ab04      	add	r3, sp, #16
 8004a06:	aa03      	add	r2, sp, #12
 8004a08:	a902      	add	r1, sp, #8
 8004a0a:	4630      	mov	r0, r6
 8004a0c:	f000 f8d4 	bl	8004bb8 <VL53L1_get_timeouts_us>
 8004a10:	4604      	mov	r4, r0
 8004a12:	e7d4      	b.n	80049be <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x16>
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 8004a14:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8004a18:	2b01      	cmp	r3, #1
 8004a1a:	d045      	beq.n	8004aa8 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x100>
 8004a1c:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8004a20:	2b01      	cmp	r3, #1
 8004a22:	d004      	beq.n	8004a2e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x86>
	uint32_t FDAMaxTimingBudgetUs = FDA_MAX_TIMING_BUDGET_US;
 8004a24:	492d      	ldr	r1, [pc, #180]	; (8004adc <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x134>)
		divisor = 1;
 8004a26:	2001      	movs	r0, #1
				TimingGuard = 1000;
 8004a28:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004a2c:	e027      	b.n	8004a7e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xd6>
	uint32_t FDAMaxTimingBudgetUs = FDA_MAX_TIMING_BUDGET_US;
 8004a2e:	492b      	ldr	r1, [pc, #172]	; (8004adc <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x134>)
		divisor = 1;
 8004a30:	2001      	movs	r0, #1
				TimingGuard = 5000;
 8004a32:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a36:	e022      	b.n	8004a7e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xd6>
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 8004a38:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8004a3c:	2b01      	cmp	r3, #1
 8004a3e:	d038      	beq.n	8004ab2 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x10a>
 8004a40:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8004a44:	2b01      	cmp	r3, #1
 8004a46:	d004      	beq.n	8004a52 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xaa>
			FDAMaxTimingBudgetUs *= 2;
 8004a48:	4925      	ldr	r1, [pc, #148]	; (8004ae0 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x138>)
			divisor = 2;
 8004a4a:	2002      	movs	r0, #2
				TimingGuard = 21600;
 8004a4c:	f245 4260 	movw	r2, #21600	; 0x5460
 8004a50:	e015      	b.n	8004a7e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xd6>
			FDAMaxTimingBudgetUs *= 2;
 8004a52:	4923      	ldr	r1, [pc, #140]	; (8004ae0 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x138>)
			divisor = 2;
 8004a54:	2002      	movs	r0, #2
				TimingGuard = 26600;
 8004a56:	f246 72e8 	movw	r2, #26600	; 0x67e8
 8004a5a:	e010      	b.n	8004a7e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xd6>
			VL53L1_get_tuning_parm(Dev,
 8004a5c:	aa01      	add	r2, sp, #4
 8004a5e:	f248 0136 	movw	r1, #32822	; 0x8036
 8004a62:	4630      	mov	r0, r6
 8004a64:	f000 fb2e 	bl	80050c4 <VL53L1_get_tuning_parm>
			if (vhv_loops > 0) {
 8004a68:	9b01      	ldr	r3, [sp, #4]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	dd1a      	ble.n	8004aa4 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xfc>
				vhv += vhv_loops *
 8004a6e:	22f5      	movs	r2, #245	; 0xf5
 8004a70:	fb02 f203 	mul.w	r2, r2, r3
 8004a74:	32f5      	adds	r2, #245	; 0xf5
			TimingGuard = LOWPOWER_AUTO_OVERHEAD_BEFORE_A_RANGING +
 8004a76:	f602 52dc 	addw	r2, r2, #3548	; 0xddc
			FDAMaxTimingBudgetUs *= 2;
 8004a7a:	4919      	ldr	r1, [pc, #100]	; (8004ae0 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x138>)
			divisor = 2;
 8004a7c:	2002      	movs	r0, #2
		if (MeasurementTimingBudgetMicroSeconds <= TimingGuard)
 8004a7e:	42aa      	cmp	r2, r5
 8004a80:	d21c      	bcs.n	8004abc <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x114>
					- TimingGuard);
 8004a82:	1aaa      	subs	r2, r5, r2
			TimingBudget = (MeasurementTimingBudgetMicroSeconds
 8004a84:	9204      	str	r2, [sp, #16]
		if (Status == VL53L1_ERROR_NONE) {
 8004a86:	b93c      	cbnz	r4, 8004a98 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xf0>
			if (TimingBudget > FDAMaxTimingBudgetUs)
 8004a88:	9b04      	ldr	r3, [sp, #16]
 8004a8a:	4299      	cmp	r1, r3
 8004a8c:	d219      	bcs.n	8004ac2 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x11a>
				Status = VL53L1_ERROR_INVALID_PARAMS;
 8004a8e:	f06f 0403 	mvn.w	r4, #3
			if (Status == VL53L1_ERROR_NONE)
 8004a92:	b90c      	cbnz	r4, 8004a98 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xf0>
				VL53L1DevDataSet(Dev,
 8004a94:	9b04      	ldr	r3, [sp, #16]
 8004a96:	6133      	str	r3, [r6, #16]
	if (Status == VL53L1_ERROR_NONE) {
 8004a98:	b90c      	cbnz	r4, 8004a9e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xf6>
		VL53L1DevDataSet(Dev,
 8004a9a:	f8c6 5380 	str.w	r5, [r6, #896]	; 0x380
}
 8004a9e:	4620      	mov	r0, r4
 8004aa0:	b006      	add	sp, #24
 8004aa2:	bd70      	pop	{r4, r5, r6, pc}
			vhv = LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
 8004aa4:	22f5      	movs	r2, #245	; 0xf5
 8004aa6:	e7e6      	b.n	8004a76 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xce>
	uint32_t FDAMaxTimingBudgetUs = FDA_MAX_TIMING_BUDGET_US;
 8004aa8:	490c      	ldr	r1, [pc, #48]	; (8004adc <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x134>)
		divisor = 1;
 8004aaa:	2001      	movs	r0, #1
				TimingGuard = 5000;
 8004aac:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ab0:	e7e5      	b.n	8004a7e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xd6>
			FDAMaxTimingBudgetUs *= 2;
 8004ab2:	490b      	ldr	r1, [pc, #44]	; (8004ae0 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x138>)
			divisor = 2;
 8004ab4:	2002      	movs	r0, #2
				TimingGuard = 26600;
 8004ab6:	f246 72e8 	movw	r2, #26600	; 0x67e8
 8004aba:	e7e0      	b.n	8004a7e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xd6>
			Status = VL53L1_ERROR_INVALID_PARAMS;
 8004abc:	f06f 0403 	mvn.w	r4, #3
 8004ac0:	e7e1      	b.n	8004a86 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xde>
				TimingBudget /= divisor;
 8004ac2:	fbb3 f3f0 	udiv	r3, r3, r0
 8004ac6:	9304      	str	r3, [sp, #16]
				Status = VL53L1_set_timeouts_us(
 8004ac8:	9a03      	ldr	r2, [sp, #12]
 8004aca:	9902      	ldr	r1, [sp, #8]
 8004acc:	4630      	mov	r0, r6
 8004ace:	f000 f854 	bl	8004b7a <VL53L1_set_timeouts_us>
 8004ad2:	4604      	mov	r4, r0
 8004ad4:	e7dd      	b.n	8004a92 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xea>
 8004ad6:	bf00      	nop
 8004ad8:	00989680 	.word	0x00989680
 8004adc:	00086470 	.word	0x00086470
 8004ae0:	0010c8e0 	.word	0x0010c8e0

08004ae4 <VL53L1_SetPresetMode>:
{
 8004ae4:	b538      	push	{r3, r4, r5, lr}
 8004ae6:	4604      	mov	r4, r0
 8004ae8:	460d      	mov	r5, r1
	Status = SetPresetMode(Dev,
 8004aea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004aee:	2203      	movs	r2, #3
 8004af0:	f7ff fe3c 	bl	800476c <SetPresetMode>
	if (Status == VL53L1_ERROR_NONE) {
 8004af4:	4603      	mov	r3, r0
 8004af6:	b9b8      	cbnz	r0, 8004b28 <VL53L1_SetPresetMode+0x44>
		VL53L1DevDataSet(Dev, CurrentParameters.InternalDistanceMode,
 8004af8:	2303      	movs	r3, #3
 8004afa:	f884 337e 	strb.w	r3, [r4, #894]	; 0x37e
		VL53L1DevDataSet(Dev, CurrentParameters.NewDistanceMode,
 8004afe:	f884 337f 	strb.w	r3, [r4, #895]	; 0x37f
		if ((PresetMode == VL53L1_PRESETMODE_LITE_RANGING) ||
 8004b02:	1eeb      	subs	r3, r5, #3
 8004b04:	b2db      	uxtb	r3, r3
 8004b06:	2b01      	cmp	r3, #1
 8004b08:	d908      	bls.n	8004b1c <VL53L1_SetPresetMode+0x38>
		    (PresetMode == VL53L1_PRESETMODE_AUTONOMOUS) ||
 8004b0a:	2d08      	cmp	r5, #8
 8004b0c:	d006      	beq.n	8004b1c <VL53L1_SetPresetMode+0x38>
			Status = VL53L1_SetMeasurementTimingBudgetMicroSeconds(
 8004b0e:	f248 2135 	movw	r1, #33333	; 0x8235
 8004b12:	4620      	mov	r0, r4
 8004b14:	f7ff ff48 	bl	80049a8 <VL53L1_SetMeasurementTimingBudgetMicroSeconds>
 8004b18:	4603      	mov	r3, r0
 8004b1a:	e005      	b.n	8004b28 <VL53L1_SetPresetMode+0x44>
			Status = VL53L1_SetMeasurementTimingBudgetMicroSeconds(
 8004b1c:	f24a 0128 	movw	r1, #41000	; 0xa028
 8004b20:	4620      	mov	r0, r4
 8004b22:	f7ff ff41 	bl	80049a8 <VL53L1_SetMeasurementTimingBudgetMicroSeconds>
 8004b26:	4603      	mov	r3, r0
	if (Status == VL53L1_ERROR_NONE) {
 8004b28:	b10b      	cbz	r3, 8004b2e <VL53L1_SetPresetMode+0x4a>
}
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	bd38      	pop	{r3, r4, r5, pc}
		Status = VL53L1_SetInterMeasurementPeriodMilliSeconds(Dev,
 8004b2e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004b32:	4620      	mov	r0, r4
 8004b34:	f7ff febe 	bl	80048b4 <VL53L1_SetInterMeasurementPeriodMilliSeconds>
 8004b38:	4603      	mov	r3, r0
 8004b3a:	e7f6      	b.n	8004b2a <VL53L1_SetPresetMode+0x46>

08004b3c <VL53L1_StaticInit>:
{
 8004b3c:	b508      	push	{r3, lr}
	VL53L1DevDataSet(Dev, PalState, VL53L1_STATE_IDLE);
 8004b3e:	2203      	movs	r2, #3
 8004b40:	f880 2378 	strb.w	r2, [r0, #888]	; 0x378
	VL53L1DevDataSet(Dev, LLData.measurement_mode, measurement_mode);
 8004b44:	2120      	movs	r1, #32
 8004b46:	7081      	strb	r1, [r0, #2]
	VL53L1DevDataSet(Dev, CurrentParameters.NewDistanceMode,
 8004b48:	f880 237f 	strb.w	r2, [r0, #895]	; 0x37f
	VL53L1DevDataSet(Dev, CurrentParameters.InternalDistanceMode,
 8004b4c:	f880 237e 	strb.w	r2, [r0, #894]	; 0x37e
	VL53L1DevDataSet(Dev, CurrentParameters.DistanceMode,
 8004b50:	f880 237d 	strb.w	r2, [r0, #893]	; 0x37d
	Status = VL53L1_SetPresetMode(Dev,
 8004b54:	2108      	movs	r1, #8
 8004b56:	f7ff ffc5 	bl	8004ae4 <VL53L1_SetPresetMode>
}
 8004b5a:	bd08      	pop	{r3, pc}

08004b5c <VL53L1_set_inter_measurement_period_ms>:


VL53L1_Error VL53L1_set_inter_measurement_period_ms(
	VL53L1_DEV Dev,
	uint32_t inter_measurement_period_ms)
{
 8004b5c:	4602      	mov	r2, r0
	VL53L1_Error status = VL53L1_ERROR_NONE;
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	if (pdev->dbg_results.result__osc_calibrate_val == 0)
 8004b5e:	f8b0 32b4 	ldrh.w	r3, [r0, #692]	; 0x2b4
 8004b62:	b13b      	cbz	r3, 8004b74 <VL53L1_set_inter_measurement_period_ms+0x18>
	VL53L1_Error status = VL53L1_ERROR_NONE;
 8004b64:	2000      	movs	r0, #0
		status = VL53L1_ERROR_DIVISION_BY_ZERO;

	if (status == VL53L1_ERROR_NONE) {
 8004b66:	b920      	cbnz	r0, 8004b72 <VL53L1_set_inter_measurement_period_ms+0x16>
		pdev->inter_measurement_period_ms = inter_measurement_period_ms;
 8004b68:	6151      	str	r1, [r2, #20]
		pdev->tim_cfg.system__intermeasurement_period = \
			inter_measurement_period_ms *
 8004b6a:	fb03 f301 	mul.w	r3, r3, r1
		pdev->tim_cfg.system__intermeasurement_period = \
 8004b6e:	f8c2 31ac 	str.w	r3, [r2, #428]	; 0x1ac
	}

	LOG_FUNCTION_END(status);

	return status;
}
 8004b72:	4770      	bx	lr
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 8004b74:	f06f 000e 	mvn.w	r0, #14
 8004b78:	e7f5      	b.n	8004b66 <VL53L1_set_inter_measurement_period_ms+0xa>

08004b7a <VL53L1_set_timeouts_us>:
VL53L1_Error VL53L1_set_timeouts_us(
	VL53L1_DEV Dev,
	uint32_t phasecal_config_timeout_us,
	uint32_t mm_config_timeout_us,
	uint32_t range_config_timeout_us)
{
 8004b7a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b7c:	b083      	sub	sp, #12
 8004b7e:	4604      	mov	r4, r0
	VL53L1_LLDriverData_t *pdev =
		VL53L1DevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	if (pdev->stat_nvm.osc_measured__fast_osc__frequency == 0)
 8004b80:	f8b0 715e 	ldrh.w	r7, [r0, #350]	; 0x15e
 8004b84:	b11f      	cbz	r7, 8004b8e <VL53L1_set_timeouts_us+0x14>
	VL53L1_Error status = VL53L1_ERROR_NONE;
 8004b86:	2000      	movs	r0, #0
		status = VL53L1_ERROR_DIVISION_BY_ZERO;

	if (status == VL53L1_ERROR_NONE) {
 8004b88:	b120      	cbz	r0, 8004b94 <VL53L1_set_timeouts_us+0x1a>
	}

	LOG_FUNCTION_END(status);

	return status;
}
 8004b8a:	b003      	add	sp, #12
 8004b8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 8004b8e:	f06f 000e 	mvn.w	r0, #14
 8004b92:	e7f9      	b.n	8004b88 <VL53L1_set_timeouts_us+0xe>
 8004b94:	461e      	mov	r6, r3
 8004b96:	4615      	mov	r5, r2
 8004b98:	4608      	mov	r0, r1
		pdev->phasecal_config_timeout_us = phasecal_config_timeout_us;
 8004b9a:	60a1      	str	r1, [r4, #8]
		pdev->mm_config_timeout_us = mm_config_timeout_us;
 8004b9c:	60e2      	str	r2, [r4, #12]
		pdev->range_config_timeout_us = range_config_timeout_us;
 8004b9e:	6123      	str	r3, [r4, #16]
			VL53L1_calc_timeout_register_values(
 8004ba0:	f504 73c2 	add.w	r3, r4, #388	; 0x184
 8004ba4:	f504 74ce 	add.w	r4, r4, #412	; 0x19c
		status =
 8004ba8:	9401      	str	r4, [sp, #4]
 8004baa:	9300      	str	r3, [sp, #0]
 8004bac:	463b      	mov	r3, r7
 8004bae:	4632      	mov	r2, r6
 8004bb0:	4629      	mov	r1, r5
 8004bb2:	f000 ff73 	bl	8005a9c <VL53L1_calc_timeout_register_values>
 8004bb6:	e7e8      	b.n	8004b8a <VL53L1_set_timeouts_us+0x10>

08004bb8 <VL53L1_get_timeouts_us>:
VL53L1_Error VL53L1_get_timeouts_us(
	VL53L1_DEV Dev,
	uint32_t            *pphasecal_config_timeout_us,
	uint32_t            *pmm_config_timeout_us,
	uint32_t                        *prange_config_timeout_us)
{
 8004bb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	uint32_t macro_period_us = 0;
	uint16_t timeout_encoded = 0;

	LOG_FUNCTION_START("");

	if (pdev->stat_nvm.osc_measured__fast_osc__frequency == 0)
 8004bbc:	f8b0 515e 	ldrh.w	r5, [r0, #350]	; 0x15e
 8004bc0:	b125      	cbz	r5, 8004bcc <VL53L1_get_timeouts_us+0x14>
	VL53L1_Error status = VL53L1_ERROR_NONE;
 8004bc2:	2600      	movs	r6, #0
		status = VL53L1_ERROR_DIVISION_BY_ZERO;

	if (status == VL53L1_ERROR_NONE) {
 8004bc4:	b12e      	cbz	r6, 8004bd2 <VL53L1_get_timeouts_us+0x1a>
	}

	LOG_FUNCTION_END(status);

	return status;
}
 8004bc6:	4630      	mov	r0, r6
 8004bc8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 8004bcc:	f06f 060e 	mvn.w	r6, #14
 8004bd0:	e7f8      	b.n	8004bc4 <VL53L1_get_timeouts_us+0xc>
 8004bd2:	461f      	mov	r7, r3
 8004bd4:	4690      	mov	r8, r2
 8004bd6:	4689      	mov	r9, r1
 8004bd8:	4604      	mov	r4, r0
		macro_period_us =
 8004bda:	f890 11a2 	ldrb.w	r1, [r0, #418]	; 0x1a2
 8004bde:	4628      	mov	r0, r5
 8004be0:	f000 fee7 	bl	80059b2 <VL53L1_calc_macro_period_us>
 8004be4:	4605      	mov	r5, r0
			VL53L1_calc_timeout_us(
 8004be6:	4601      	mov	r1, r0
 8004be8:	f894 018b 	ldrb.w	r0, [r4, #395]	; 0x18b
 8004bec:	f000 ff26 	bl	8005a3c <VL53L1_calc_timeout_us>
		*pphasecal_config_timeout_us =
 8004bf0:	f8c9 0000 	str.w	r0, [r9]
		timeout_encoded =
 8004bf4:	f894 319c 	ldrb.w	r3, [r4, #412]	; 0x19c
				  (uint16_t)pdev->tim_cfg.mm_config__timeout_macrop_a_lo;
 8004bf8:	f894 019d 	ldrb.w	r0, [r4, #413]	; 0x19d
		timeout_encoded = (timeout_encoded << 8) +
 8004bfc:	eb00 2003 	add.w	r0, r0, r3, lsl #8
			VL53L1_calc_decoded_timeout_us(
 8004c00:	4629      	mov	r1, r5
 8004c02:	b280      	uxth	r0, r0
 8004c04:	f000 ff42 	bl	8005a8c <VL53L1_calc_decoded_timeout_us>
		*pmm_config_timeout_us =
 8004c08:	f8c8 0000 	str.w	r0, [r8]
		timeout_encoded =
 8004c0c:	f894 31a0 	ldrb.w	r3, [r4, #416]	; 0x1a0
				  (uint16_t)pdev->tim_cfg.range_config__timeout_macrop_a_lo;
 8004c10:	f894 01a1 	ldrb.w	r0, [r4, #417]	; 0x1a1
		timeout_encoded = (timeout_encoded << 8) +
 8004c14:	eb00 2003 	add.w	r0, r0, r3, lsl #8
			VL53L1_calc_decoded_timeout_us(
 8004c18:	4629      	mov	r1, r5
 8004c1a:	b280      	uxth	r0, r0
 8004c1c:	f000 ff36 	bl	8005a8c <VL53L1_calc_decoded_timeout_us>
		*prange_config_timeout_us =
 8004c20:	6038      	str	r0, [r7, #0]
		pdev->phasecal_config_timeout_us = *pphasecal_config_timeout_us;
 8004c22:	f8d9 3000 	ldr.w	r3, [r9]
 8004c26:	60a3      	str	r3, [r4, #8]
		pdev->mm_config_timeout_us = *pmm_config_timeout_us;
 8004c28:	f8d8 3000 	ldr.w	r3, [r8]
 8004c2c:	60e3      	str	r3, [r4, #12]
		pdev->range_config_timeout_us = *prange_config_timeout_us;
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	6123      	str	r3, [r4, #16]
 8004c32:	e7c8      	b.n	8004bc6 <VL53L1_get_timeouts_us+0xe>

08004c34 <VL53L1_get_sequence_config_bit>:
	VL53L1_LLDriverData_t *pdev =
		VL53L1DevStructGetLLDriverHandle(Dev);

	uint8_t bit_mask = 0x01;

	if (bit_id <= VL53L1_DEVICESEQUENCECONFIG_RANGE) {
 8004c34:	2907      	cmp	r1, #7
 8004c36:	d80e      	bhi.n	8004c56 <VL53L1_get_sequence_config_bit+0x22>
		if (bit_id > 0) {
 8004c38:	b159      	cbz	r1, 8004c52 <VL53L1_get_sequence_config_bit+0x1e>
			bit_mask = 0x01 << bit_id;
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	408b      	lsls	r3, r1
 8004c3e:	b2db      	uxtb	r3, r3
		}

		*pvalue =
			pdev->dyn_cfg.system__sequence_config & bit_mask;
 8004c40:	f890 01c5 	ldrb.w	r0, [r0, #453]	; 0x1c5
		*pvalue =
 8004c44:	4003      	ands	r3, r0
 8004c46:	7013      	strb	r3, [r2, #0]

		if (bit_id > 0) {
 8004c48:	b141      	cbz	r1, 8004c5c <VL53L1_get_sequence_config_bit+0x28>
			*pvalue = *pvalue >> bit_id;
 8004c4a:	410b      	asrs	r3, r1
 8004c4c:	7013      	strb	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 8004c4e:	2000      	movs	r0, #0
 8004c50:	4770      	bx	lr
	uint8_t bit_mask = 0x01;
 8004c52:	2301      	movs	r3, #1
 8004c54:	e7f4      	b.n	8004c40 <VL53L1_get_sequence_config_bit+0xc>
		}
	} else {
		status = VL53L1_ERROR_INVALID_PARAMS;
 8004c56:	f06f 0003 	mvn.w	r0, #3
 8004c5a:	4770      	bx	lr
	VL53L1_Error status = VL53L1_ERROR_NONE;
 8004c5c:	2000      	movs	r0, #0
	}

	return status;
}
 8004c5e:	4770      	bx	lr

08004c60 <VL53L1_set_user_zone>:


VL53L1_Error VL53L1_set_user_zone(
	VL53L1_DEV Dev,
	VL53L1_user_zone_t     *puser_zone)
{
 8004c60:	b538      	push	{r3, r4, r5, lr}
 8004c62:	4605      	mov	r5, r0
 8004c64:	460c      	mov	r4, r1
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	/* convert (row,col) location into a SPAD number */
	VL53L1_encode_row_col(
 8004c66:	f200 12c3 	addw	r2, r0, #451	; 0x1c3
 8004c6a:	7809      	ldrb	r1, [r1, #0]
 8004c6c:	7860      	ldrb	r0, [r4, #1]
 8004c6e:	f000 ff57 	bl	8005b20 <VL53L1_encode_row_col>
		puser_zone->y_centre,
		puser_zone->x_centre,
		&(pdev->dyn_cfg.roi_config__user_roi_centre_spad));

	/* merge x and y sizes */
	VL53L1_encode_zone_size(
 8004c72:	f505 72e2 	add.w	r2, r5, #452	; 0x1c4
 8004c76:	78e1      	ldrb	r1, [r4, #3]
 8004c78:	78a0      	ldrb	r0, [r4, #2]
 8004c7a:	f000 ff67 	bl	8005b4c <VL53L1_encode_zone_size>
	/* need to add checks to ensure ROI is within array */

	LOG_FUNCTION_END(status);

	return status;
}
 8004c7e:	2000      	movs	r0, #0
 8004c80:	bd38      	pop	{r3, r4, r5, pc}

08004c82 <VL53L1_get_user_zone>:


VL53L1_Error VL53L1_get_user_zone(
	VL53L1_DEV Dev,
	VL53L1_user_zone_t     *puser_zone)
{
 8004c82:	b538      	push	{r3, r4, r5, lr}
 8004c84:	4605      	mov	r5, r0
 8004c86:	460c      	mov	r4, r1
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	/* convert SPAD number into (row,col) location*/
	VL53L1_decode_row_col(
 8004c88:	460a      	mov	r2, r1
 8004c8a:	3101      	adds	r1, #1
 8004c8c:	f890 01c3 	ldrb.w	r0, [r0, #451]	; 0x1c3
 8004c90:	f000 ff8f 	bl	8005bb2 <VL53L1_decode_row_col>
		pdev->dyn_cfg.roi_config__user_roi_centre_spad,
		&(puser_zone->y_centre),
		&(puser_zone->x_centre));

	/* extract x and y sizes */
	VL53L1_decode_zone_size(
 8004c94:	1ce2      	adds	r2, r4, #3
 8004c96:	1ca1      	adds	r1, r4, #2
 8004c98:	f895 01c4 	ldrb.w	r0, [r5, #452]	; 0x1c4
 8004c9c:	f000 ff50 	bl	8005b40 <VL53L1_decode_zone_size>
		&(puser_zone->height));

	LOG_FUNCTION_END(status);

	return status;
}
 8004ca0:	2000      	movs	r0, #0
 8004ca2:	bd38      	pop	{r3, r4, r5, pc}

08004ca4 <VL53L1_get_mode_mitigation_roi>:


VL53L1_Error VL53L1_get_mode_mitigation_roi(
	VL53L1_DEV Dev,
	VL53L1_user_zone_t     *pmm_roi)
{
 8004ca4:	b570      	push	{r4, r5, r6, lr}
 8004ca6:	b082      	sub	sp, #8
 8004ca8:	4606      	mov	r6, r0
 8004caa:	460c      	mov	r4, r1
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);

	uint8_t x = 0;
 8004cac:	2500      	movs	r5, #0
 8004cae:	f88d 5007 	strb.w	r5, [sp, #7]
	uint8_t y = 0;
 8004cb2:	f88d 5006 	strb.w	r5, [sp, #6]
	uint8_t xy_size = 0;

	LOG_FUNCTION_START("");

	/* convert SPAD number into (row,col) location */
	VL53L1_decode_row_col(
 8004cb6:	f10d 0207 	add.w	r2, sp, #7
 8004cba:	f10d 0106 	add.w	r1, sp, #6
 8004cbe:	f890 022a 	ldrb.w	r0, [r0, #554]	; 0x22a
 8004cc2:	f000 ff76 	bl	8005bb2 <VL53L1_decode_row_col>
		pdev->nvm_copy_data.roi_config__mode_roi_centre_spad,
		&y,
		&x);

	pmm_roi->x_centre = x;
 8004cc6:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8004cca:	7023      	strb	r3, [r4, #0]
	pmm_roi->y_centre = y;
 8004ccc:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8004cd0:	7063      	strb	r3, [r4, #1]
	 * versus the API sense
	 *
	 * MS Nibble = height
	 * LS Nibble = width
	 */
	xy_size = pdev->nvm_copy_data.roi_config__mode_roi_xy_size;
 8004cd2:	f896 322b 	ldrb.w	r3, [r6, #555]	; 0x22b

	pmm_roi->height = xy_size >> 4;
 8004cd6:	091a      	lsrs	r2, r3, #4
 8004cd8:	70e2      	strb	r2, [r4, #3]
	pmm_roi->width = xy_size & 0x0F;
 8004cda:	f003 030f 	and.w	r3, r3, #15
 8004cde:	70a3      	strb	r3, [r4, #2]

	LOG_FUNCTION_END(status);

	return status;
}
 8004ce0:	4628      	mov	r0, r5
 8004ce2:	b002      	add	sp, #8
 8004ce4:	bd70      	pop	{r4, r5, r6, pc}

08004ce6 <VL53L1_read_p2p_data>:
{
 8004ce6:	b570      	push	{r4, r5, r6, lr}
 8004ce8:	4604      	mov	r4, r0
		status = VL53L1_get_static_nvm_managed(
 8004cea:	f500 71ac 	add.w	r1, r0, #344	; 0x158
 8004cee:	f000 ffa1 	bl	8005c34 <VL53L1_get_static_nvm_managed>
	if (status == VL53L1_ERROR_NONE)
 8004cf2:	4605      	mov	r5, r0
 8004cf4:	b1d0      	cbz	r0, 8004d2c <VL53L1_read_p2p_data+0x46>
	if (status == VL53L1_ERROR_NONE) {
 8004cf6:	b305      	cbz	r5, 8004d3a <VL53L1_read_p2p_data+0x54>
	if (status == VL53L1_ERROR_NONE)
 8004cf8:	b375      	cbz	r5, 8004d58 <VL53L1_read_p2p_data+0x72>
	if (pdev->stat_nvm.osc_measured__fast_osc__frequency < 0x1000) {
 8004cfa:	f8b4 315e 	ldrh.w	r3, [r4, #350]	; 0x15e
 8004cfe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d02:	d203      	bcs.n	8004d0c <VL53L1_read_p2p_data+0x26>
		pdev->stat_nvm.osc_measured__fast_osc__frequency = 0xBCCC;
 8004d04:	f64b 43cc 	movw	r3, #48332	; 0xbccc
 8004d08:	f8a4 315e 	strh.w	r3, [r4, #350]	; 0x15e
	if (status == VL53L1_ERROR_NONE)
 8004d0c:	b365      	cbz	r5, 8004d68 <VL53L1_read_p2p_data+0x82>
	if (pdev->optical_centre.x_centre == 0 &&
 8004d0e:	f8b4 30a2 	ldrh.w	r3, [r4, #162]	; 0xa2
 8004d12:	b94b      	cbnz	r3, 8004d28 <VL53L1_read_p2p_data+0x42>
			pdev->mm_roi.x_centre << 4;
 8004d14:	f894 309e 	ldrb.w	r3, [r4, #158]	; 0x9e
 8004d18:	011b      	lsls	r3, r3, #4
		pdev->optical_centre.x_centre =
 8004d1a:	f884 30a2 	strb.w	r3, [r4, #162]	; 0xa2
			pdev->mm_roi.y_centre << 4;
 8004d1e:	f894 309f 	ldrb.w	r3, [r4, #159]	; 0x9f
 8004d22:	011b      	lsls	r3, r3, #4
		pdev->optical_centre.y_centre =
 8004d24:	f884 30a3 	strb.w	r3, [r4, #163]	; 0xa3
}
 8004d28:	4628      	mov	r0, r5
 8004d2a:	bd70      	pop	{r4, r5, r6, pc}
		status = VL53L1_get_customer_nvm_managed(
 8004d2c:	f104 0142 	add.w	r1, r4, #66	; 0x42
 8004d30:	4620      	mov	r0, r4
 8004d32:	f000 ffe0 	bl	8005cf6 <VL53L1_get_customer_nvm_managed>
 8004d36:	4605      	mov	r5, r0
 8004d38:	e7dd      	b.n	8004cf6 <VL53L1_read_p2p_data+0x10>
		status = VL53L1_get_nvm_copy_data(
 8004d3a:	f504 76fd 	add.w	r6, r4, #506	; 0x1fa
 8004d3e:	4631      	mov	r1, r6
 8004d40:	4620      	mov	r0, r4
 8004d42:	f001 f891 	bl	8005e68 <VL53L1_get_nvm_copy_data>
		if (status == VL53L1_ERROR_NONE)
 8004d46:	4605      	mov	r5, r0
 8004d48:	2800      	cmp	r0, #0
 8004d4a:	d1d5      	bne.n	8004cf8 <VL53L1_read_p2p_data+0x12>
			VL53L1_copy_rtn_good_spads_to_buffer(
 8004d4c:	f104 01f0 	add.w	r1, r4, #240	; 0xf0
 8004d50:	4630      	mov	r0, r6
 8004d52:	f000 fdba 	bl	80058ca <VL53L1_copy_rtn_good_spads_to_buffer>
 8004d56:	e7cf      	b.n	8004cf8 <VL53L1_read_p2p_data+0x12>
		status =
 8004d58:	f504 722d 	add.w	r2, r4, #692	; 0x2b4
 8004d5c:	21de      	movs	r1, #222	; 0xde
 8004d5e:	4620      	mov	r0, r4
 8004d60:	f009 fece 	bl	800eb00 <VL53L1_RdWord>
 8004d64:	4605      	mov	r5, r0
 8004d66:	e7c8      	b.n	8004cfa <VL53L1_read_p2p_data+0x14>
		status =
 8004d68:	f104 019e 	add.w	r1, r4, #158	; 0x9e
 8004d6c:	4620      	mov	r0, r4
 8004d6e:	f7ff ff99 	bl	8004ca4 <VL53L1_get_mode_mitigation_roi>
 8004d72:	4605      	mov	r5, r0
 8004d74:	e7cb      	b.n	8004d0e <VL53L1_read_p2p_data+0x28>

08004d76 <VL53L1_get_preset_mode_timing_cfg>:
	VL53L1_DevicePresetModes device_preset_mode,
	uint16_t                    *pdss_config__target_total_rate_mcps,
	uint32_t                    *pphasecal_config_timeout_us,
	uint32_t                    *pmm_config_timeout_us,
	uint32_t                    *prange_config_timeout_us)
{
 8004d76:	b500      	push	{lr}
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");


	switch (device_preset_mode) {
 8004d78:	3901      	subs	r1, #1
 8004d7a:	2925      	cmp	r1, #37	; 0x25
 8004d7c:	d847      	bhi.n	8004e0e <VL53L1_get_preset_mode_timing_cfg+0x98>
 8004d7e:	e8df f001 	tbb	[pc, r1]
 8004d82:	1313      	.short	0x1313
 8004d84:	24131313 	.word	0x24131313
 8004d88:	46462424 	.word	0x46462424
 8004d8c:	46464646 	.word	0x46464646
 8004d90:	24134646 	.word	0x24134646
 8004d94:	46464646 	.word	0x46464646
 8004d98:	46464646 	.word	0x46464646
 8004d9c:	46464646 	.word	0x46464646
 8004da0:	46464646 	.word	0x46464646
 8004da4:	35353546 	.word	0x35353546
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_LONG_RANGE:
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM1_CAL:
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM2_CAL:
	case VL53L1_DEVICEPRESETMODE_OLT:
		*pdss_config__target_total_rate_mcps =
			pdev->tuning_parms.tp_dss_target_lite_mcps;
 8004da8:	f8b0 10ca 	ldrh.w	r1, [r0, #202]	; 0xca
		*pdss_config__target_total_rate_mcps =
 8004dac:	8011      	strh	r1, [r2, #0]
		*pphasecal_config_timeout_us =
			pdev->tuning_parms.tp_phasecal_timeout_lite_us;
 8004dae:	f8d0 20d0 	ldr.w	r2, [r0, #208]	; 0xd0
		*pphasecal_config_timeout_us =
 8004db2:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
			pdev->tuning_parms.tp_mm_timeout_lite_us;
 8004db4:	f8d0 30d8 	ldr.w	r3, [r0, #216]	; 0xd8
		*pmm_config_timeout_us =
 8004db8:	9a01      	ldr	r2, [sp, #4]
 8004dba:	6013      	str	r3, [r2, #0]
		*prange_config_timeout_us =
			pdev->tuning_parms.tp_range_timeout_lite_us;
 8004dbc:	f8d0 30e4 	ldr.w	r3, [r0, #228]	; 0xe4
		*prange_config_timeout_us =
 8004dc0:	9a02      	ldr	r2, [sp, #8]
 8004dc2:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 8004dc4:	2000      	movs	r0, #0
		break;
 8004dc6:	f85d fb04 	ldr.w	pc, [sp], #4
	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING:
	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_SHORT_RANGE:
	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_LONG_RANGE:
	case VL53L1_DEVICEPRESETMODE_SINGLESHOT_RANGING:
		*pdss_config__target_total_rate_mcps =
			pdev->tuning_parms.tp_dss_target_timed_mcps;
 8004dca:	f8b0 10cc 	ldrh.w	r1, [r0, #204]	; 0xcc
		*pdss_config__target_total_rate_mcps =
 8004dce:	8011      	strh	r1, [r2, #0]
		*pphasecal_config_timeout_us =
			pdev->tuning_parms.tp_phasecal_timeout_timed_us;
 8004dd0:	f8d0 20d4 	ldr.w	r2, [r0, #212]	; 0xd4
		*pphasecal_config_timeout_us =
 8004dd4:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
			pdev->tuning_parms.tp_mm_timeout_timed_us;
 8004dd6:	f8d0 30dc 	ldr.w	r3, [r0, #220]	; 0xdc
		*pmm_config_timeout_us =
 8004dda:	9a01      	ldr	r2, [sp, #4]
 8004ddc:	6013      	str	r3, [r2, #0]
		*prange_config_timeout_us =
			pdev->tuning_parms.tp_range_timeout_timed_us;
 8004dde:	f8d0 30e8 	ldr.w	r3, [r0, #232]	; 0xe8
		*prange_config_timeout_us =
 8004de2:	9a02      	ldr	r2, [sp, #8]
 8004de4:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 8004de6:	2000      	movs	r0, #0
		break;
 8004de8:	f85d fb04 	ldr.w	pc, [sp], #4

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_SHORT_RANGE:
	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_MEDIUM_RANGE:
	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_LONG_RANGE:
		*pdss_config__target_total_rate_mcps =
			pdev->tuning_parms.tp_dss_target_timed_mcps;
 8004dec:	f8b0 10cc 	ldrh.w	r1, [r0, #204]	; 0xcc
		*pdss_config__target_total_rate_mcps =
 8004df0:	8011      	strh	r1, [r2, #0]
		*pphasecal_config_timeout_us =
			pdev->tuning_parms.tp_phasecal_timeout_timed_us;
 8004df2:	f8d0 20d4 	ldr.w	r2, [r0, #212]	; 0xd4
		*pphasecal_config_timeout_us =
 8004df6:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
			pdev->tuning_parms.tp_mm_timeout_lpa_us;
 8004df8:	f8d0 30e0 	ldr.w	r3, [r0, #224]	; 0xe0
		*pmm_config_timeout_us =
 8004dfc:	9a01      	ldr	r2, [sp, #4]
 8004dfe:	6013      	str	r3, [r2, #0]
		*prange_config_timeout_us =
			pdev->tuning_parms.tp_range_timeout_lpa_us;
 8004e00:	f8d0 30ec 	ldr.w	r3, [r0, #236]	; 0xec
		*prange_config_timeout_us =
 8004e04:	9a02      	ldr	r2, [sp, #8]
 8004e06:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 8004e08:	2000      	movs	r0, #0
		break;
 8004e0a:	f85d fb04 	ldr.w	pc, [sp], #4

	default:
		status = VL53L1_ERROR_INVALID_PARAMS;
 8004e0e:	f06f 0003 	mvn.w	r0, #3
	}

	LOG_FUNCTION_END(status);

	return status;
}
 8004e12:	f85d fb04 	ldr.w	pc, [sp], #4

08004e16 <VL53L1_set_preset_mode>:
	uint16_t dss_config__target_total_rate_mcps,
	uint32_t phasecal_config_timeout_us,
	uint32_t mm_config_timeout_us,
	uint32_t range_config_timeout_us,
	uint32_t inter_measurement_period_ms)
{
 8004e16:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e1a:	b089      	sub	sp, #36	; 0x24
 8004e1c:	4604      	mov	r4, r0
 8004e1e:	460d      	mov	r5, r1
 8004e20:	4616      	mov	r6, r2
 8004e22:	9307      	str	r3, [sp, #28]

	VL53L1_Error status = VL53L1_ERROR_NONE;
	VL53L1_LLDriverData_t *pdev =
		VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_static_config_t        *pstatic = &(pdev->stat_cfg);
 8004e24:	f500 77b2 	add.w	r7, r0, #356	; 0x164
	VL53L1_general_config_t       *pgeneral = &(pdev->gen_cfg);
 8004e28:	f500 78c2 	add.w	r8, r0, #388	; 0x184
	VL53L1_timing_config_t        *ptiming = &(pdev->tim_cfg);
 8004e2c:	f500 73ce 	add.w	r3, r0, #412	; 0x19c
 8004e30:	9305      	str	r3, [sp, #20]
	VL53L1_dynamic_config_t       *pdynamic = &(pdev->dyn_cfg);
 8004e32:	f500 73da 	add.w	r3, r0, #436	; 0x1b4
 8004e36:	9306      	str	r3, [sp, #24]
	VL53L1_system_control_t       *psystem = &(pdev->sys_ctrl);
 8004e38:	f500 79e4 	add.w	r9, r0, #456	; 0x1c8
	VL53L1_tuning_parm_storage_t  *ptuning_parms = &(pdev->tuning_parms);
 8004e3c:	f100 0aa4 	add.w	sl, r0, #164	; 0xa4
	VL53L1_low_power_auto_data_t  *plpadata =
 8004e40:	f500 7b39 	add.w	fp, r0, #740	; 0x2e4
		&(pdev->low_power_auto_data);

	LOG_FUNCTION_START("");

	/* save input settings */
	pdev->preset_mode = device_preset_mode;
 8004e44:	7041      	strb	r1, [r0, #1]
	pdev->mm_config_timeout_us = mm_config_timeout_us;
 8004e46:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004e48:	60c3      	str	r3, [r0, #12]
	pdev->range_config_timeout_us = range_config_timeout_us;
 8004e4a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004e4c:	6103      	str	r3, [r0, #16]
	pdev->inter_measurement_period_ms = inter_measurement_period_ms;
 8004e4e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004e50:	6143      	str	r3, [r0, #20]

	/* Reset LL Driver state variables */

	VL53L1_init_ll_driver_state(
 8004e52:	2103      	movs	r1, #3
 8004e54:	f000 fd26 	bl	80058a4 <VL53L1_init_ll_driver_state>
		Dev,
		VL53L1_DEVICESTATE_SW_STANDBY);

	/* apply selected preset */

	switch (device_preset_mode) {
 8004e58:	3d01      	subs	r5, #1
 8004e5a:	2d25      	cmp	r5, #37	; 0x25
 8004e5c:	f200 80b6 	bhi.w	8004fcc <VL53L1_set_preset_mode+0x1b6>
 8004e60:	e8df f005 	tbb	[pc, r5]
 8004e64:	40352a13 	.word	0x40352a13
 8004e68:	6c61564b 	.word	0x6c61564b
 8004e6c:	b4b4b4b4 	.word	0xb4b4b4b4
 8004e70:	b4b4b4b4 	.word	0xb4b4b4b4
 8004e74:	b4b48277 	.word	0xb4b48277
 8004e78:	b4b4b4b4 	.word	0xb4b4b4b4
 8004e7c:	b4b4b4b4 	.word	0xb4b4b4b4
 8004e80:	b4b4b4b4 	.word	0xb4b4b4b4
 8004e84:	8db4b4b4 	.word	0x8db4b4b4
 8004e88:	a79a      	.short	0xa79a
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING:
		status = VL53L1_preset_mode_standard_ranging(
 8004e8a:	f8cd a004 	str.w	sl, [sp, #4]
 8004e8e:	f8cd 9000 	str.w	r9, [sp]
 8004e92:	9b06      	ldr	r3, [sp, #24]
 8004e94:	9a05      	ldr	r2, [sp, #20]
 8004e96:	4641      	mov	r1, r8
 8004e98:	4638      	mov	r0, r7
 8004e9a:	f000 fb1f 	bl	80054dc <VL53L1_preset_mode_standard_ranging>
		break;
	}

	/* update DSS target */

	if (status == VL53L1_ERROR_NONE) {
 8004e9e:	b910      	cbnz	r0, 8004ea6 <VL53L1_set_preset_mode+0x90>
		pstatic->dss_config__target_total_rate_mcps =
 8004ea0:	f8a4 6164 	strh.w	r6, [r4, #356]	; 0x164
			dss_config__target_total_rate_mcps;
		pdev->dss_config__target_total_rate_mcps =
 8004ea4:	8326      	strh	r6, [r4, #24]
	/*
	 * Update the register timeout values based on input
	 * real time values and preset mode VCSEL periods
	 */

	if (status == VL53L1_ERROR_NONE)
 8004ea6:	2800      	cmp	r0, #0
 8004ea8:	f000 8093 	beq.w	8004fd2 <VL53L1_set_preset_mode+0x1bc>
				Dev,
				phasecal_config_timeout_us,
				mm_config_timeout_us,
				range_config_timeout_us);

	if (status == VL53L1_ERROR_NONE)
 8004eac:	2800      	cmp	r0, #0
 8004eae:	f000 8097 	beq.w	8004fe0 <VL53L1_set_preset_mode+0x1ca>
				inter_measurement_period_ms);

	LOG_FUNCTION_END(status);

	return status;
}
 8004eb2:	b009      	add	sp, #36	; 0x24
 8004eb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		status = VL53L1_preset_mode_standard_ranging_short_range(
 8004eb8:	f8cd a004 	str.w	sl, [sp, #4]
 8004ebc:	f8cd 9000 	str.w	r9, [sp]
 8004ec0:	9b06      	ldr	r3, [sp, #24]
 8004ec2:	9a05      	ldr	r2, [sp, #20]
 8004ec4:	4641      	mov	r1, r8
 8004ec6:	4638      	mov	r0, r7
 8004ec8:	f000 fbac 	bl	8005624 <VL53L1_preset_mode_standard_ranging_short_range>
		break;
 8004ecc:	e7e7      	b.n	8004e9e <VL53L1_set_preset_mode+0x88>
		status = VL53L1_preset_mode_standard_ranging_long_range(
 8004ece:	f8cd a004 	str.w	sl, [sp, #4]
 8004ed2:	f8cd 9000 	str.w	r9, [sp]
 8004ed6:	9b06      	ldr	r3, [sp, #24]
 8004ed8:	9a05      	ldr	r2, [sp, #20]
 8004eda:	4641      	mov	r1, r8
 8004edc:	4638      	mov	r0, r7
 8004ede:	f000 fbc2 	bl	8005666 <VL53L1_preset_mode_standard_ranging_long_range>
		break;
 8004ee2:	e7dc      	b.n	8004e9e <VL53L1_set_preset_mode+0x88>
		status = VL53L1_preset_mode_standard_ranging_mm1_cal(
 8004ee4:	f8cd a004 	str.w	sl, [sp, #4]
 8004ee8:	f8cd 9000 	str.w	r9, [sp]
 8004eec:	9b06      	ldr	r3, [sp, #24]
 8004eee:	9a05      	ldr	r2, [sp, #20]
 8004ef0:	4641      	mov	r1, r8
 8004ef2:	4638      	mov	r0, r7
 8004ef4:	f000 fbd8 	bl	80056a8 <VL53L1_preset_mode_standard_ranging_mm1_cal>
		break;
 8004ef8:	e7d1      	b.n	8004e9e <VL53L1_set_preset_mode+0x88>
		status = VL53L1_preset_mode_standard_ranging_mm2_cal(
 8004efa:	f8cd a004 	str.w	sl, [sp, #4]
 8004efe:	f8cd 9000 	str.w	r9, [sp]
 8004f02:	9b06      	ldr	r3, [sp, #24]
 8004f04:	9a05      	ldr	r2, [sp, #20]
 8004f06:	4641      	mov	r1, r8
 8004f08:	4638      	mov	r0, r7
 8004f0a:	f000 fbe0 	bl	80056ce <VL53L1_preset_mode_standard_ranging_mm2_cal>
		break;
 8004f0e:	e7c6      	b.n	8004e9e <VL53L1_set_preset_mode+0x88>
		status = VL53L1_preset_mode_timed_ranging(
 8004f10:	f8cd a004 	str.w	sl, [sp, #4]
 8004f14:	f8cd 9000 	str.w	r9, [sp]
 8004f18:	9b06      	ldr	r3, [sp, #24]
 8004f1a:	9a05      	ldr	r2, [sp, #20]
 8004f1c:	4641      	mov	r1, r8
 8004f1e:	4638      	mov	r0, r7
 8004f20:	f000 fbe8 	bl	80056f4 <VL53L1_preset_mode_timed_ranging>
		break;
 8004f24:	e7bb      	b.n	8004e9e <VL53L1_set_preset_mode+0x88>
		status = VL53L1_preset_mode_timed_ranging_short_range(
 8004f26:	f8cd a004 	str.w	sl, [sp, #4]
 8004f2a:	f8cd 9000 	str.w	r9, [sp]
 8004f2e:	9b06      	ldr	r3, [sp, #24]
 8004f30:	9a05      	ldr	r2, [sp, #20]
 8004f32:	4641      	mov	r1, r8
 8004f34:	4638      	mov	r0, r7
 8004f36:	f000 fbfc 	bl	8005732 <VL53L1_preset_mode_timed_ranging_short_range>
		break;
 8004f3a:	e7b0      	b.n	8004e9e <VL53L1_set_preset_mode+0x88>
		status = VL53L1_preset_mode_timed_ranging_long_range(
 8004f3c:	f8cd a004 	str.w	sl, [sp, #4]
 8004f40:	f8cd 9000 	str.w	r9, [sp]
 8004f44:	9b06      	ldr	r3, [sp, #24]
 8004f46:	9a05      	ldr	r2, [sp, #20]
 8004f48:	4641      	mov	r1, r8
 8004f4a:	4638      	mov	r0, r7
 8004f4c:	f000 fc11 	bl	8005772 <VL53L1_preset_mode_timed_ranging_long_range>
		break;
 8004f50:	e7a5      	b.n	8004e9e <VL53L1_set_preset_mode+0x88>
		status = VL53L1_preset_mode_olt(
 8004f52:	f8cd a004 	str.w	sl, [sp, #4]
 8004f56:	f8cd 9000 	str.w	r9, [sp]
 8004f5a:	9b06      	ldr	r3, [sp, #24]
 8004f5c:	9a05      	ldr	r2, [sp, #20]
 8004f5e:	4641      	mov	r1, r8
 8004f60:	4638      	mov	r0, r7
 8004f62:	f000 fc83 	bl	800586c <VL53L1_preset_mode_olt>
		break;
 8004f66:	e79a      	b.n	8004e9e <VL53L1_set_preset_mode+0x88>
		status = VL53L1_preset_mode_singleshot_ranging(
 8004f68:	f8cd a004 	str.w	sl, [sp, #4]
 8004f6c:	f8cd 9000 	str.w	r9, [sp]
 8004f70:	9b06      	ldr	r3, [sp, #24]
 8004f72:	9a05      	ldr	r2, [sp, #20]
 8004f74:	4641      	mov	r1, r8
 8004f76:	4638      	mov	r0, r7
 8004f78:	f000 fc5c 	bl	8005834 <VL53L1_preset_mode_singleshot_ranging>
		break;
 8004f7c:	e78f      	b.n	8004e9e <VL53L1_set_preset_mode+0x88>
		status = VL53L1_preset_mode_low_power_auto_short_ranging(
 8004f7e:	f8cd b008 	str.w	fp, [sp, #8]
 8004f82:	f8cd a004 	str.w	sl, [sp, #4]
 8004f86:	f8cd 9000 	str.w	r9, [sp]
 8004f8a:	9b06      	ldr	r3, [sp, #24]
 8004f8c:	9a05      	ldr	r2, [sp, #20]
 8004f8e:	4641      	mov	r1, r8
 8004f90:	4638      	mov	r0, r7
 8004f92:	f000 fc23 	bl	80057dc <VL53L1_preset_mode_low_power_auto_short_ranging>
		break;
 8004f96:	e782      	b.n	8004e9e <VL53L1_set_preset_mode+0x88>
		status = VL53L1_preset_mode_low_power_auto_ranging(
 8004f98:	f8cd b008 	str.w	fp, [sp, #8]
 8004f9c:	f8cd a004 	str.w	sl, [sp, #4]
 8004fa0:	f8cd 9000 	str.w	r9, [sp]
 8004fa4:	9b06      	ldr	r3, [sp, #24]
 8004fa6:	9a05      	ldr	r2, [sp, #20]
 8004fa8:	4641      	mov	r1, r8
 8004faa:	4638      	mov	r0, r7
 8004fac:	f000 fc00 	bl	80057b0 <VL53L1_preset_mode_low_power_auto_ranging>
		break;
 8004fb0:	e775      	b.n	8004e9e <VL53L1_set_preset_mode+0x88>
		status = VL53L1_preset_mode_low_power_auto_long_ranging(
 8004fb2:	f8cd b008 	str.w	fp, [sp, #8]
 8004fb6:	f8cd a004 	str.w	sl, [sp, #4]
 8004fba:	f8cd 9000 	str.w	r9, [sp]
 8004fbe:	9b06      	ldr	r3, [sp, #24]
 8004fc0:	9a05      	ldr	r2, [sp, #20]
 8004fc2:	4641      	mov	r1, r8
 8004fc4:	4638      	mov	r0, r7
 8004fc6:	f000 fc1f 	bl	8005808 <VL53L1_preset_mode_low_power_auto_long_ranging>
		break;
 8004fca:	e768      	b.n	8004e9e <VL53L1_set_preset_mode+0x88>
		status = VL53L1_ERROR_INVALID_PARAMS;
 8004fcc:	f06f 0003 	mvn.w	r0, #3
 8004fd0:	e765      	b.n	8004e9e <VL53L1_set_preset_mode+0x88>
		status =
 8004fd2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004fd4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004fd6:	9907      	ldr	r1, [sp, #28]
 8004fd8:	4620      	mov	r0, r4
 8004fda:	f7ff fdce 	bl	8004b7a <VL53L1_set_timeouts_us>
 8004fde:	e765      	b.n	8004eac <VL53L1_set_preset_mode+0x96>
		status =
 8004fe0:	9914      	ldr	r1, [sp, #80]	; 0x50
 8004fe2:	4620      	mov	r0, r4
 8004fe4:	f7ff fdba 	bl	8004b5c <VL53L1_set_inter_measurement_period_ms>
 8004fe8:	e763      	b.n	8004eb2 <VL53L1_set_preset_mode+0x9c>

08004fea <VL53L1_set_lite_sigma_threshold>:

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	pdev->tim_cfg.range_config__sigma_thresh = lite_sigma;
 8004fea:	f8a0 11a6 	strh.w	r1, [r0, #422]	; 0x1a6

	LOG_FUNCTION_END(status);

	return status;
}
 8004fee:	2000      	movs	r0, #0
 8004ff0:	4770      	bx	lr

08004ff2 <VL53L1_set_lite_min_count_rate>:

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	pdev->tim_cfg.range_config__min_count_rate_rtn_limit_mcps =
 8004ff2:	f8a0 11a8 	strh.w	r1, [r0, #424]	; 0x1a8
		lite_mincountrate;

	LOG_FUNCTION_END(status);

	return status;
}
 8004ff6:	2000      	movs	r0, #0
 8004ff8:	4770      	bx	lr

08004ffa <VL53L1_set_vhv_loopbound>:
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
		(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 8004ffa:	f890 3160 	ldrb.w	r3, [r0, #352]	; 0x160
 8004ffe:	f003 0303 	and.w	r3, r3, #3
		(vhv_loopbound * 4);
 8005002:	0089      	lsls	r1, r1, #2
 8005004:	b2c9      	uxtb	r1, r1
		(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 8005006:	440b      	add	r3, r1
	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
 8005008:	f880 3160 	strb.w	r3, [r0, #352]	; 0x160

	LOG_FUNCTION_END(status);

	return status;
}
 800500c:	2000      	movs	r0, #0
 800500e:	4770      	bx	lr

08005010 <VL53L1_data_init>:
{
 8005010:	b530      	push	{r4, r5, lr}
 8005012:	b085      	sub	sp, #20
 8005014:	4604      	mov	r4, r0
 8005016:	460d      	mov	r5, r1
	VL53L1_init_ll_driver_state(
 8005018:	2162      	movs	r1, #98	; 0x62
 800501a:	f000 fc43 	bl	80058a4 <VL53L1_init_ll_driver_state>
	pdev->wait_method = VL53L1_WAIT_METHOD_BLOCKING;
 800501e:	2300      	movs	r3, #0
 8005020:	7023      	strb	r3, [r4, #0]
	pdev->preset_mode = VL53L1_DEVICEPRESETMODE_STANDARD_RANGING;
 8005022:	2201      	movs	r2, #1
 8005024:	7062      	strb	r2, [r4, #1]
	pdev->measurement_mode = VL53L1_DEVICEMEASUREMENTMODE_STOP;
 8005026:	70a3      	strb	r3, [r4, #2]
	pdev->offset_calibration_mode =
 8005028:	70e2      	strb	r2, [r4, #3]
	pdev->offset_correction_mode =
 800502a:	7122      	strb	r2, [r4, #4]
	pdev->phasecal_config_timeout_us = 1000;
 800502c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005030:	60a2      	str	r2, [r4, #8]
	pdev->mm_config_timeout_us = 2000;
 8005032:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005036:	60e2      	str	r2, [r4, #12]
	pdev->range_config_timeout_us = 13000;
 8005038:	f243 22c8 	movw	r2, #13000	; 0x32c8
 800503c:	6122      	str	r2, [r4, #16]
	pdev->inter_measurement_period_ms = 100;
 800503e:	2264      	movs	r2, #100	; 0x64
 8005040:	6162      	str	r2, [r4, #20]
	pdev->dss_config__target_total_rate_mcps = 0x0A00;
 8005042:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 8005046:	8322      	strh	r2, [r4, #24]
	pdev->debug_mode = 0x00;
 8005048:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
	pdev->gain_cal.standard_ranging_gain_factor =
 800504c:	f240 73db 	movw	r3, #2011	; 0x7db
 8005050:	f8a4 309c 	strh.w	r3, [r4, #156]	; 0x9c
	VL53L1_init_version(Dev);
 8005054:	4620      	mov	r0, r4
 8005056:	f000 fc18 	bl	800588a <VL53L1_init_version>
	if (read_p2p_data > 0 && status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 800505a:	bb0d      	cbnz	r5, 80050a0 <VL53L1_data_init+0x90>
	status =
 800505c:	f504 7088 	add.w	r0, r4, #272	; 0x110
 8005060:	f000 f993 	bl	800538a <VL53L1_init_refspadchar_config_struct>
	status =
 8005064:	f504 7090 	add.w	r0, r4, #288	; 0x120
 8005068:	f000 f9a1 	bl	80053ae <VL53L1_init_ssc_config_struct>
	status =
 800506c:	f504 7196 	add.w	r1, r4, #300	; 0x12c
 8005070:	f104 0042 	add.w	r0, r4, #66	; 0x42
 8005074:	f000 f9aa 	bl	80053cc <VL53L1_init_xtalk_config_struct>
	status =
 8005078:	f504 70a2 	add.w	r0, r4, #324	; 0x144
 800507c:	f000 f9d1 	bl	8005422 <VL53L1_init_offset_cal_config_struct>
	status =
 8005080:	f104 00a4 	add.w	r0, r4, #164	; 0xa4
 8005084:	f000 f9df 	bl	8005446 <VL53L1_init_tuning_parm_storage_struct>
	status = VL53L1_set_vhv_loopbound(Dev,
 8005088:	2120      	movs	r1, #32
 800508a:	4620      	mov	r0, r4
 800508c:	f7ff ffb5 	bl	8004ffa <VL53L1_set_vhv_loopbound>
	if (status == VL53L1_ERROR_NONE)
 8005090:	4605      	mov	r5, r0
 8005092:	b148      	cbz	r0, 80050a8 <VL53L1_data_init+0x98>
	VL53L1_low_power_auto_data_init(
 8005094:	4620      	mov	r0, r4
 8005096:	f000 fd5e 	bl	8005b56 <VL53L1_low_power_auto_data_init>
}
 800509a:	4628      	mov	r0, r5
 800509c:	b005      	add	sp, #20
 800509e:	bd30      	pop	{r4, r5, pc}
		status = VL53L1_read_p2p_data(Dev);
 80050a0:	4620      	mov	r0, r4
 80050a2:	f7ff fe20 	bl	8004ce6 <VL53L1_read_p2p_data>
 80050a6:	e7d9      	b.n	800505c <VL53L1_data_init+0x4c>
		status = VL53L1_set_preset_mode(
 80050a8:	7861      	ldrb	r1, [r4, #1]
 80050aa:	8b22      	ldrh	r2, [r4, #24]
 80050ac:	68e3      	ldr	r3, [r4, #12]
 80050ae:	6920      	ldr	r0, [r4, #16]
 80050b0:	6965      	ldr	r5, [r4, #20]
 80050b2:	9502      	str	r5, [sp, #8]
 80050b4:	9001      	str	r0, [sp, #4]
 80050b6:	9300      	str	r3, [sp, #0]
 80050b8:	68a3      	ldr	r3, [r4, #8]
 80050ba:	4620      	mov	r0, r4
 80050bc:	f7ff feab 	bl	8004e16 <VL53L1_set_preset_mode>
 80050c0:	4605      	mov	r5, r0
 80050c2:	e7e7      	b.n	8005094 <VL53L1_data_init+0x84>

080050c4 <VL53L1_get_tuning_parm>:

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	switch (tuning_parm_key) {
 80050c4:	f5a1 4100 	sub.w	r1, r1, #32768	; 0x8000
 80050c8:	2938      	cmp	r1, #56	; 0x38
 80050ca:	f200 8158 	bhi.w	800537e <VL53L1_get_tuning_parm+0x2ba>
 80050ce:	e8df f011 	tbh	[pc, r1, lsl #1]
 80050d2:	0039      	.short	0x0039
 80050d4:	0043003e 	.word	0x0043003e
 80050d8:	004d0048 	.word	0x004d0048
 80050dc:	00570052 	.word	0x00570052
 80050e0:	0061005c 	.word	0x0061005c
 80050e4:	006b0066 	.word	0x006b0066
 80050e8:	00750070 	.word	0x00750070
 80050ec:	007f007a 	.word	0x007f007a
 80050f0:	00890084 	.word	0x00890084
 80050f4:	0093008e 	.word	0x0093008e
 80050f8:	009d0098 	.word	0x009d0098
 80050fc:	00a700a2 	.word	0x00a700a2
 8005100:	00b100ac 	.word	0x00b100ac
 8005104:	00bb00b6 	.word	0x00bb00b6
 8005108:	00c500c0 	.word	0x00c500c0
 800510c:	00cf00ca 	.word	0x00cf00ca
 8005110:	00d900d4 	.word	0x00d900d4
 8005114:	00e300de 	.word	0x00e300de
 8005118:	00ed00e8 	.word	0x00ed00e8
 800511c:	00f700f2 	.word	0x00f700f2
 8005120:	010100fc 	.word	0x010100fc
 8005124:	010b0106 	.word	0x010b0106
 8005128:	01150110 	.word	0x01150110
 800512c:	011f011a 	.word	0x011f011a
 8005130:	01290124 	.word	0x01290124
 8005134:	0133012e 	.word	0x0133012e
 8005138:	013d0138 	.word	0x013d0138
 800513c:	01470142 	.word	0x01470142
 8005140:	0151014c 	.word	0x0151014c
	case VL53L1_TUNINGPARM_VERSION:
		*ptuning_parm_value =
			(int32_t)pdev->tuning_parms.tp_tuning_parm_version;
 8005144:	f8b0 30a4 	ldrh.w	r3, [r0, #164]	; 0xa4
		*ptuning_parm_value =
 8005148:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 800514a:	2000      	movs	r0, #0
		break;
 800514c:	4770      	bx	lr
	case VL53L1_TUNINGPARM_KEY_TABLE_VERSION:
		*ptuning_parm_value =
			(int32_t)pdev->tuning_parms.tp_tuning_parm_key_table_version;
 800514e:	f8b0 30a6 	ldrh.w	r3, [r0, #166]	; 0xa6
		*ptuning_parm_value =
 8005152:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 8005154:	2000      	movs	r0, #0
		break;
 8005156:	4770      	bx	lr
	case VL53L1_TUNINGPARM_LLD_VERSION:
		*ptuning_parm_value =
			(int32_t)pdev->tuning_parms.tp_tuning_parm_lld_version;
 8005158:	f8b0 30a8 	ldrh.w	r3, [r0, #168]	; 0xa8
		*ptuning_parm_value =
 800515c:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 800515e:	2000      	movs	r0, #0
		break;
 8005160:	4770      	bx	lr
	case VL53L1_TUNINGPARM_CONSISTENCY_LITE_PHASE_TOLERANCE:
		*ptuning_parm_value =
			(int32_t)pdev->tuning_parms.tp_consistency_lite_phase_tolerance;
 8005162:	f890 30b0 	ldrb.w	r3, [r0, #176]	; 0xb0
		*ptuning_parm_value =
 8005166:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 8005168:	2000      	movs	r0, #0
		break;
 800516a:	4770      	bx	lr
	case VL53L1_TUNINGPARM_PHASECAL_TARGET:
		*ptuning_parm_value =
			(int32_t)pdev->tuning_parms.tp_phasecal_target;
 800516c:	f890 30b1 	ldrb.w	r3, [r0, #177]	; 0xb1
		*ptuning_parm_value =
 8005170:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 8005172:	2000      	movs	r0, #0
		break;
 8005174:	4770      	bx	lr
	case VL53L1_TUNINGPARM_LITE_CAL_REPEAT_RATE:
		*ptuning_parm_value =
			(int32_t)pdev->tuning_parms.tp_cal_repeat_rate;
 8005176:	f8b0 30b2 	ldrh.w	r3, [r0, #178]	; 0xb2
		*ptuning_parm_value =
 800517a:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 800517c:	2000      	movs	r0, #0
		break;
 800517e:	4770      	bx	lr
	case VL53L1_TUNINGPARM_LITE_RANGING_GAIN_FACTOR:
		*ptuning_parm_value =
			(int32_t)pdev->gain_cal.standard_ranging_gain_factor;
 8005180:	f8b0 309c 	ldrh.w	r3, [r0, #156]	; 0x9c
		*ptuning_parm_value =
 8005184:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 8005186:	2000      	movs	r0, #0
		break;
 8005188:	4770      	bx	lr
	case VL53L1_TUNINGPARM_LITE_MIN_CLIP_MM:
		*ptuning_parm_value =
			(int32_t)pdev->tuning_parms.tp_lite_min_clip;
 800518a:	f890 30b4 	ldrb.w	r3, [r0, #180]	; 0xb4
		*ptuning_parm_value =
 800518e:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 8005190:	2000      	movs	r0, #0
		break;
 8005192:	4770      	bx	lr
	case VL53L1_TUNINGPARM_LITE_LONG_SIGMA_THRESH_MM:
		*ptuning_parm_value =
			(int32_t)pdev->tuning_parms.tp_lite_long_sigma_thresh_mm;
 8005194:	f8b0 30b6 	ldrh.w	r3, [r0, #182]	; 0xb6
		*ptuning_parm_value =
 8005198:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 800519a:	2000      	movs	r0, #0
		break;
 800519c:	4770      	bx	lr
	case VL53L1_TUNINGPARM_LITE_MED_SIGMA_THRESH_MM:
		*ptuning_parm_value =
			(int32_t)pdev->tuning_parms.tp_lite_med_sigma_thresh_mm;
 800519e:	f8b0 30b8 	ldrh.w	r3, [r0, #184]	; 0xb8
		*ptuning_parm_value =
 80051a2:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 80051a4:	2000      	movs	r0, #0
		break;
 80051a6:	4770      	bx	lr
	case VL53L1_TUNINGPARM_LITE_SHORT_SIGMA_THRESH_MM:
		*ptuning_parm_value =
			(int32_t)pdev->tuning_parms.tp_lite_short_sigma_thresh_mm;
 80051a8:	f8b0 30ba 	ldrh.w	r3, [r0, #186]	; 0xba
		*ptuning_parm_value =
 80051ac:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 80051ae:	2000      	movs	r0, #0
		break;
 80051b0:	4770      	bx	lr
	case VL53L1_TUNINGPARM_LITE_LONG_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value =
			(int32_t)pdev->tuning_parms.tp_lite_long_min_count_rate_rtn_mcps;
 80051b2:	f8b0 30bc 	ldrh.w	r3, [r0, #188]	; 0xbc
		*ptuning_parm_value =
 80051b6:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 80051b8:	2000      	movs	r0, #0
		break;
 80051ba:	4770      	bx	lr
	case VL53L1_TUNINGPARM_LITE_MED_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value =
			(int32_t)pdev->tuning_parms.tp_lite_med_min_count_rate_rtn_mcps;
 80051bc:	f8b0 30be 	ldrh.w	r3, [r0, #190]	; 0xbe
		*ptuning_parm_value =
 80051c0:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 80051c2:	2000      	movs	r0, #0
		break;
 80051c4:	4770      	bx	lr
	case VL53L1_TUNINGPARM_LITE_SHORT_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value =
			(int32_t)pdev->tuning_parms.tp_lite_short_min_count_rate_rtn_mcps;
 80051c6:	f8b0 30c0 	ldrh.w	r3, [r0, #192]	; 0xc0
		*ptuning_parm_value =
 80051ca:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 80051cc:	2000      	movs	r0, #0
		break;
 80051ce:	4770      	bx	lr
	case VL53L1_TUNINGPARM_LITE_SIGMA_EST_PULSE_WIDTH:
		*ptuning_parm_value =
			(int32_t)pdev->tuning_parms.tp_lite_sigma_est_pulse_width_ns;
 80051d0:	f890 30c2 	ldrb.w	r3, [r0, #194]	; 0xc2
		*ptuning_parm_value =
 80051d4:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 80051d6:	2000      	movs	r0, #0
		break;
 80051d8:	4770      	bx	lr
	case VL53L1_TUNINGPARM_LITE_SIGMA_EST_AMB_WIDTH_NS:
		*ptuning_parm_value =
			(int32_t)pdev->tuning_parms.tp_lite_sigma_est_amb_width_ns;
 80051da:	f890 30c3 	ldrb.w	r3, [r0, #195]	; 0xc3
		*ptuning_parm_value =
 80051de:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 80051e0:	2000      	movs	r0, #0
		break;
 80051e2:	4770      	bx	lr
	case VL53L1_TUNINGPARM_LITE_SIGMA_REF_MM:
		*ptuning_parm_value =
			(int32_t)pdev->tuning_parms.tp_lite_sigma_ref_mm;
 80051e4:	f890 30c4 	ldrb.w	r3, [r0, #196]	; 0xc4
		*ptuning_parm_value =
 80051e8:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 80051ea:	2000      	movs	r0, #0
		break;
 80051ec:	4770      	bx	lr
	case VL53L1_TUNINGPARM_LITE_RIT_MULT:
		*ptuning_parm_value =
			(int32_t)pdev->xtalk_cfg.crosstalk_range_ignore_threshold_mult;
 80051ee:	f890 3140 	ldrb.w	r3, [r0, #320]	; 0x140
		*ptuning_parm_value =
 80051f2:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 80051f4:	2000      	movs	r0, #0
		break;
 80051f6:	4770      	bx	lr
	case VL53L1_TUNINGPARM_LITE_SEED_CONFIG:
		*ptuning_parm_value =
			(int32_t)pdev->tuning_parms.tp_lite_seed_cfg;
 80051f8:	f890 30c5 	ldrb.w	r3, [r0, #197]	; 0xc5
		*ptuning_parm_value =
 80051fc:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 80051fe:	2000      	movs	r0, #0
		break;
 8005200:	4770      	bx	lr
	case VL53L1_TUNINGPARM_LITE_QUANTIFIER:
		*ptuning_parm_value =
			(int32_t)pdev->tuning_parms.tp_lite_quantifier;
 8005202:	f890 30c7 	ldrb.w	r3, [r0, #199]	; 0xc7
		*ptuning_parm_value =
 8005206:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 8005208:	2000      	movs	r0, #0
		break;
 800520a:	4770      	bx	lr
	case VL53L1_TUNINGPARM_LITE_FIRST_ORDER_SELECT:
		*ptuning_parm_value =
			(int32_t)pdev->tuning_parms.tp_lite_first_order_select;
 800520c:	f890 30c8 	ldrb.w	r3, [r0, #200]	; 0xc8
		*ptuning_parm_value =
 8005210:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 8005212:	2000      	movs	r0, #0
		break;
 8005214:	4770      	bx	lr
	case VL53L1_TUNINGPARM_LITE_XTALK_MARGIN_KCPS:
		*ptuning_parm_value =
			(int32_t)pdev->xtalk_cfg.lite_mode_crosstalk_margin_kcps;
 8005216:	f9b0 313e 	ldrsh.w	r3, [r0, #318]	; 0x13e
		*ptuning_parm_value =
 800521a:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 800521c:	2000      	movs	r0, #0
		break;
 800521e:	4770      	bx	lr
	case VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_LONG_RANGE:
		*ptuning_parm_value =
			(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_long;
 8005220:	f890 30aa 	ldrb.w	r3, [r0, #170]	; 0xaa
		*ptuning_parm_value =
 8005224:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 8005226:	2000      	movs	r0, #0
		break;
 8005228:	4770      	bx	lr
	case VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_MED_RANGE:
		*ptuning_parm_value =
			(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_med;
 800522a:	f890 30ab 	ldrb.w	r3, [r0, #171]	; 0xab
		*ptuning_parm_value =
 800522e:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 8005230:	2000      	movs	r0, #0
		break;
 8005232:	4770      	bx	lr
	case VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_SHORT_RANGE:
		*ptuning_parm_value =
			(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_short;
 8005234:	f890 30ac 	ldrb.w	r3, [r0, #172]	; 0xac
		*ptuning_parm_value =
 8005238:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 800523a:	2000      	movs	r0, #0
		break;
 800523c:	4770      	bx	lr
	case VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_LONG_RANGE:
		*ptuning_parm_value =
			(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_long;
 800523e:	f890 30ad 	ldrb.w	r3, [r0, #173]	; 0xad
		*ptuning_parm_value =
 8005242:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 8005244:	2000      	movs	r0, #0
		break;
 8005246:	4770      	bx	lr
	case VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_MED_RANGE:
		*ptuning_parm_value =
			(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_med;
 8005248:	f890 30ae 	ldrb.w	r3, [r0, #174]	; 0xae
		*ptuning_parm_value =
 800524c:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 800524e:	2000      	movs	r0, #0
		break;
 8005250:	4770      	bx	lr
	case VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_SHORT_RANGE:
		*ptuning_parm_value =
			(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_short;
 8005252:	f890 30af 	ldrb.w	r3, [r0, #175]	; 0xaf
		*ptuning_parm_value =
 8005256:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 8005258:	2000      	movs	r0, #0
		break;
 800525a:	4770      	bx	lr
	case VL53L1_TUNINGPARM_TIMED_SEED_CONFIG:
		*ptuning_parm_value =
			(int32_t)pdev->tuning_parms.tp_timed_seed_cfg;
 800525c:	f890 30c6 	ldrb.w	r3, [r0, #198]	; 0xc6
		*ptuning_parm_value =
 8005260:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 8005262:	2000      	movs	r0, #0
		break;
 8005264:	4770      	bx	lr
	case VL53L1_TUNINGPARM_VHV_LOOPBOUND:
		*ptuning_parm_value =
			(int32_t)pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound;
 8005266:	f890 3160 	ldrb.w	r3, [r0, #352]	; 0x160
		*ptuning_parm_value =
 800526a:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 800526c:	2000      	movs	r0, #0
		break;
 800526e:	4770      	bx	lr
	case VL53L1_TUNINGPARM_REFSPADCHAR_DEVICE_TEST_MODE:
		*ptuning_parm_value =
			(int32_t)pdev->refspadchar.device_test_mode;
 8005270:	f890 3110 	ldrb.w	r3, [r0, #272]	; 0x110
		*ptuning_parm_value =
 8005274:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 8005276:	2000      	movs	r0, #0
		break;
 8005278:	4770      	bx	lr
	case VL53L1_TUNINGPARM_REFSPADCHAR_VCSEL_PERIOD:
		*ptuning_parm_value =
			(int32_t)pdev->refspadchar.vcsel_period;
 800527a:	f890 3111 	ldrb.w	r3, [r0, #273]	; 0x111
		*ptuning_parm_value =
 800527e:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 8005280:	2000      	movs	r0, #0
		break;
 8005282:	4770      	bx	lr
	case VL53L1_TUNINGPARM_REFSPADCHAR_PHASECAL_TIMEOUT_US:
		*ptuning_parm_value =
			(int32_t)pdev->refspadchar.timeout_us;
 8005284:	f8d0 3114 	ldr.w	r3, [r0, #276]	; 0x114
		*ptuning_parm_value =
 8005288:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 800528a:	2000      	movs	r0, #0
		break;
 800528c:	4770      	bx	lr
	case VL53L1_TUNINGPARM_REFSPADCHAR_TARGET_COUNT_RATE_MCPS:
		*ptuning_parm_value =
			(int32_t)pdev->refspadchar.target_count_rate_mcps;
 800528e:	f8b0 3118 	ldrh.w	r3, [r0, #280]	; 0x118
		*ptuning_parm_value =
 8005292:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 8005294:	2000      	movs	r0, #0
		break;
 8005296:	4770      	bx	lr
	case VL53L1_TUNINGPARM_REFSPADCHAR_MIN_COUNTRATE_LIMIT_MCPS:
		*ptuning_parm_value =
			(int32_t)pdev->refspadchar.min_count_rate_limit_mcps;
 8005298:	f8b0 311a 	ldrh.w	r3, [r0, #282]	; 0x11a
		*ptuning_parm_value =
 800529c:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 800529e:	2000      	movs	r0, #0
		break;
 80052a0:	4770      	bx	lr
	case VL53L1_TUNINGPARM_REFSPADCHAR_MAX_COUNTRATE_LIMIT_MCPS:
		*ptuning_parm_value =
			(int32_t)pdev->refspadchar.max_count_rate_limit_mcps;
 80052a2:	f8b0 311c 	ldrh.w	r3, [r0, #284]	; 0x11c
		*ptuning_parm_value =
 80052a6:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 80052a8:	2000      	movs	r0, #0
		break;
 80052aa:	4770      	bx	lr
	case VL53L1_TUNINGPARM_OFFSET_CAL_DSS_RATE_MCPS:
		*ptuning_parm_value =
			(int32_t)pdev->offsetcal_cfg.dss_config__target_total_rate_mcps;;
 80052ac:	f8b0 3144 	ldrh.w	r3, [r0, #324]	; 0x144
		*ptuning_parm_value =
 80052b0:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 80052b2:	2000      	movs	r0, #0
		break;
 80052b4:	4770      	bx	lr
	case VL53L1_TUNINGPARM_OFFSET_CAL_PHASECAL_TIMEOUT_US:
		*ptuning_parm_value =
			(int32_t)pdev->offsetcal_cfg.phasecal_config_timeout_us;
 80052b6:	f8d0 3148 	ldr.w	r3, [r0, #328]	; 0x148
		*ptuning_parm_value =
 80052ba:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 80052bc:	2000      	movs	r0, #0
		break;
 80052be:	4770      	bx	lr
	case VL53L1_TUNINGPARM_OFFSET_CAL_MM_TIMEOUT_US:
		*ptuning_parm_value =
			(int32_t)pdev->offsetcal_cfg.mm_config_timeout_us;
 80052c0:	f8d0 3150 	ldr.w	r3, [r0, #336]	; 0x150
		*ptuning_parm_value =
 80052c4:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 80052c6:	2000      	movs	r0, #0
		break;
 80052c8:	4770      	bx	lr
	case VL53L1_TUNINGPARM_OFFSET_CAL_RANGE_TIMEOUT_US:
		*ptuning_parm_value =
			(int32_t)pdev->offsetcal_cfg.range_config_timeout_us;
 80052ca:	f8d0 314c 	ldr.w	r3, [r0, #332]	; 0x14c
		*ptuning_parm_value =
 80052ce:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 80052d0:	2000      	movs	r0, #0
		break;
 80052d2:	4770      	bx	lr
	case VL53L1_TUNINGPARM_OFFSET_CAL_PRE_SAMPLES:
		*ptuning_parm_value =
			(int32_t)pdev->offsetcal_cfg.pre_num_of_samples;
 80052d4:	f890 3154 	ldrb.w	r3, [r0, #340]	; 0x154
		*ptuning_parm_value =
 80052d8:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 80052da:	2000      	movs	r0, #0
		break;
 80052dc:	4770      	bx	lr
	case VL53L1_TUNINGPARM_OFFSET_CAL_MM1_SAMPLES:
		*ptuning_parm_value =
			(int32_t)pdev->offsetcal_cfg.mm1_num_of_samples;
 80052de:	f890 3155 	ldrb.w	r3, [r0, #341]	; 0x155
		*ptuning_parm_value =
 80052e2:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 80052e4:	2000      	movs	r0, #0
		break;
 80052e6:	4770      	bx	lr
	case VL53L1_TUNINGPARM_OFFSET_CAL_MM2_SAMPLES:
		*ptuning_parm_value =
			(int32_t)pdev->offsetcal_cfg.mm2_num_of_samples;
 80052e8:	f890 3156 	ldrb.w	r3, [r0, #342]	; 0x156
		*ptuning_parm_value =
 80052ec:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 80052ee:	2000      	movs	r0, #0
		break;
 80052f0:	4770      	bx	lr
	case VL53L1_TUNINGPARM_SPADMAP_VCSEL_PERIOD:
		*ptuning_parm_value =
			(int32_t)pdev->ssc_cfg.vcsel_period;
 80052f2:	f890 3121 	ldrb.w	r3, [r0, #289]	; 0x121
		*ptuning_parm_value =
 80052f6:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 80052f8:	2000      	movs	r0, #0
		break;
 80052fa:	4770      	bx	lr
	case VL53L1_TUNINGPARM_SPADMAP_VCSEL_START:
		*ptuning_parm_value =
			(int32_t)pdev->ssc_cfg.vcsel_start;
 80052fc:	f890 3122 	ldrb.w	r3, [r0, #290]	; 0x122
		*ptuning_parm_value =
 8005300:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 8005302:	2000      	movs	r0, #0
		break;
 8005304:	4770      	bx	lr
	case VL53L1_TUNINGPARM_SPADMAP_RATE_LIMIT_MCPS:
		*ptuning_parm_value =
			(int32_t)pdev->ssc_cfg.rate_limit_mcps;
 8005306:	f8b0 3128 	ldrh.w	r3, [r0, #296]	; 0x128
		*ptuning_parm_value =
 800530a:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 800530c:	2000      	movs	r0, #0
		break;
 800530e:	4770      	bx	lr
	case VL53L1_TUNINGPARM_LITE_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS:
		*ptuning_parm_value =
			(int32_t)pdev->tuning_parms.tp_dss_target_lite_mcps;
 8005310:	f8b0 30ca 	ldrh.w	r3, [r0, #202]	; 0xca
		*ptuning_parm_value =
 8005314:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 8005316:	2000      	movs	r0, #0
		break;
 8005318:	4770      	bx	lr
	case VL53L1_TUNINGPARM_TIMED_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS:
		*ptuning_parm_value =
			(int32_t)pdev->tuning_parms.tp_dss_target_timed_mcps;
 800531a:	f8b0 30cc 	ldrh.w	r3, [r0, #204]	; 0xcc
		*ptuning_parm_value =
 800531e:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 8005320:	2000      	movs	r0, #0
		break;
 8005322:	4770      	bx	lr
	case VL53L1_TUNINGPARM_LITE_PHASECAL_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
			(int32_t)pdev->tuning_parms.tp_phasecal_timeout_lite_us;
 8005324:	f8d0 30d0 	ldr.w	r3, [r0, #208]	; 0xd0
		*ptuning_parm_value =
 8005328:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 800532a:	2000      	movs	r0, #0
		break;
 800532c:	4770      	bx	lr
	case VL53L1_TUNINGPARM_TIMED_PHASECAL_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
			(int32_t)pdev->tuning_parms.tp_phasecal_timeout_timed_us;
 800532e:	f8d0 30d4 	ldr.w	r3, [r0, #212]	; 0xd4
		*ptuning_parm_value =
 8005332:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 8005334:	2000      	movs	r0, #0
		break;
 8005336:	4770      	bx	lr
	case VL53L1_TUNINGPARM_LITE_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
			(int32_t)pdev->tuning_parms.tp_mm_timeout_lite_us;
 8005338:	f8d0 30d8 	ldr.w	r3, [r0, #216]	; 0xd8
		*ptuning_parm_value =
 800533c:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 800533e:	2000      	movs	r0, #0
		break;
 8005340:	4770      	bx	lr
	case VL53L1_TUNINGPARM_TIMED_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
			(int32_t)pdev->tuning_parms.tp_mm_timeout_timed_us;
 8005342:	f8d0 30dc 	ldr.w	r3, [r0, #220]	; 0xdc
		*ptuning_parm_value =
 8005346:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 8005348:	2000      	movs	r0, #0
		break;
 800534a:	4770      	bx	lr
	case VL53L1_TUNINGPARM_LITE_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
			(int32_t)pdev->tuning_parms.tp_range_timeout_lite_us;
 800534c:	f8d0 30e4 	ldr.w	r3, [r0, #228]	; 0xe4
		*ptuning_parm_value =
 8005350:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 8005352:	2000      	movs	r0, #0
		break;
 8005354:	4770      	bx	lr
	case VL53L1_TUNINGPARM_TIMED_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
			(int32_t)pdev->tuning_parms.tp_range_timeout_timed_us;
 8005356:	f8d0 30e8 	ldr.w	r3, [r0, #232]	; 0xe8
		*ptuning_parm_value =
 800535a:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 800535c:	2000      	movs	r0, #0
		break;
 800535e:	4770      	bx	lr
	case VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND:
		*ptuning_parm_value =
			(int32_t)pdev->low_power_auto_data.vhv_loop_bound;
 8005360:	f890 32e4 	ldrb.w	r3, [r0, #740]	; 0x2e4
		*ptuning_parm_value =
 8005364:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 8005366:	2000      	movs	r0, #0
		break;
 8005368:	4770      	bx	lr
	case VL53L1_TUNINGPARM_LOWPOWERAUTO_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
			(int32_t)pdev->tuning_parms.tp_mm_timeout_lpa_us;
 800536a:	f8d0 30e0 	ldr.w	r3, [r0, #224]	; 0xe0
		*ptuning_parm_value =
 800536e:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 8005370:	2000      	movs	r0, #0
		break;
 8005372:	4770      	bx	lr
	case VL53L1_TUNINGPARM_LOWPOWERAUTO_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
			(int32_t)pdev->tuning_parms.tp_range_timeout_lpa_us;
 8005374:	f8d0 30ec 	ldr.w	r3, [r0, #236]	; 0xec
		*ptuning_parm_value =
 8005378:	6013      	str	r3, [r2, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 800537a:	2000      	movs	r0, #0
		break;
 800537c:	4770      	bx	lr


	default:
		*ptuning_parm_value = 0x7FFFFFFF;
 800537e:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8005382:	6013      	str	r3, [r2, #0]
		status = VL53L1_ERROR_INVALID_PARAMS;
 8005384:	f06f 0003 	mvn.w	r0, #3
	}

	LOG_FUNCTION_END(status);

	return status;
}
 8005388:	4770      	bx	lr

0800538a <VL53L1_init_refspadchar_config_struct>:
	 * target_count_rate_mcps    = 0x0A00 - 9.7 -> 20.0 Mcps
	 * min_count_rate_limit_mcps = 0x0500 - 9.7 -> 10.0 Mcps
	 * max_count_rate_limit_mcps = 0x1400 - 9.7 -> 40.0 Mcps
	 */

	pdata->device_test_mode =
 800538a:	2308      	movs	r3, #8
 800538c:	7003      	strb	r3, [r0, #0]
		VL53L1_TUNINGPARM_REFSPADCHAR_DEVICE_TEST_MODE_DEFAULT;
	pdata->vcsel_period =
 800538e:	230b      	movs	r3, #11
 8005390:	7043      	strb	r3, [r0, #1]
		VL53L1_TUNINGPARM_REFSPADCHAR_VCSEL_PERIOD_DEFAULT;
	pdata->timeout_us =
 8005392:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005396:	6043      	str	r3, [r0, #4]
		VL53L1_TUNINGPARM_REFSPADCHAR_PHASECAL_TIMEOUT_US_DEFAULT;
	pdata->target_count_rate_mcps =
 8005398:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 800539c:	8103      	strh	r3, [r0, #8]
		VL53L1_TUNINGPARM_REFSPADCHAR_TARGET_COUNT_RATE_MCPS_DEFAULT;
	pdata->min_count_rate_limit_mcps =
 800539e:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 80053a2:	8143      	strh	r3, [r0, #10]
		VL53L1_TUNINGPARM_REFSPADCHAR_MIN_COUNTRATE_LIMIT_MCPS_DEFAULT;
	pdata->max_count_rate_limit_mcps =
 80053a4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80053a8:	8183      	strh	r3, [r0, #12]
		VL53L1_TUNINGPARM_REFSPADCHAR_MAX_COUNTRATE_LIMIT_MCPS_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
}
 80053aa:	2000      	movs	r0, #0
 80053ac:	4770      	bx	lr

080053ae <VL53L1_init_ssc_config_struct>:


#ifndef VL53L1_NOCALIB
VL53L1_Error VL53L1_init_ssc_config_struct(
	VL53L1_ssc_config_t   *pdata)
{
 80053ae:	4603      	mov	r3, r0
	/* SPAD Select Check Configuration */

	/* 0 - store RTN count rates
	 * 1 - store REF count rates
	 */
	pdata->array_select = VL53L1_DEVICESSCARRAY_RTN;
 80053b0:	2000      	movs	r0, #0
 80053b2:	7018      	strb	r0, [r3, #0]

	/* VCSEL period register value  0x12 (18) -> 38 VCSEL clocks */
	pdata->vcsel_period =
 80053b4:	2212      	movs	r2, #18
 80053b6:	705a      	strb	r2, [r3, #1]
		VL53L1_TUNINGPARM_SPADMAP_VCSEL_PERIOD_DEFAULT;

	/* VCSEL pulse start */
	pdata->vcsel_start =
 80053b8:	220f      	movs	r2, #15
 80053ba:	709a      	strb	r2, [r3, #2]
		VL53L1_TUNINGPARM_SPADMAP_VCSEL_START_DEFAULT;

	/* VCSEL pulse width */
	pdata->vcsel_width = 0x02;
 80053bc:	2202      	movs	r2, #2
 80053be:	70da      	strb	r2, [r3, #3]

	/* SSC timeout [us] */
	pdata->timeout_us = 36000;
 80053c0:	f648 42a0 	movw	r2, #36000	; 0x8ca0
 80053c4:	605a      	str	r2, [r3, #4]

	/* SSC rate limit [Mcps]
	 * - 9.7 for VCSEL ON
	 * - 1.15 for VCSEL OFF
	 */
	pdata->rate_limit_mcps =
 80053c6:	220c      	movs	r2, #12
 80053c8:	811a      	strh	r2, [r3, #8]
		VL53L1_TUNINGPARM_SPADMAP_RATE_LIMIT_MCPS_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
}
 80053ca:	4770      	bx	lr

080053cc <VL53L1_init_xtalk_config_struct>:


VL53L1_Error VL53L1_init_xtalk_config_struct(
	VL53L1_customer_nvm_managed_t *pnvm,
	VL53L1_xtalk_config_t   *pdata)
{
 80053cc:	b570      	push	{r4, r5, r6, lr}
	 */

	/* Store xtalk data into golden copy */

	pdata->algo__crosstalk_compensation_plane_offset_kcps =
		pnvm->algo__crosstalk_compensation_plane_offset_kcps;
 80053ce:	8944      	ldrh	r4, [r0, #10]
	pdata->algo__crosstalk_compensation_plane_offset_kcps =
 80053d0:	600c      	str	r4, [r1, #0]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps =
		pnvm->algo__crosstalk_compensation_x_plane_gradient_kcps;
 80053d2:	f9b0 500c 	ldrsh.w	r5, [r0, #12]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps =
 80053d6:	808d      	strh	r5, [r1, #4]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps =
		pnvm->algo__crosstalk_compensation_y_plane_gradient_kcps;
 80053d8:	f9b0 200e 	ldrsh.w	r2, [r0, #14]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps =
 80053dc:	80ca      	strh	r2, [r1, #6]

	/* Store NVM defaults for later use */

	pdata->nvm_default__crosstalk_compensation_plane_offset_kcps =
		(uint32_t)pnvm->algo__crosstalk_compensation_plane_offset_kcps;
 80053de:	8943      	ldrh	r3, [r0, #10]
	pdata->nvm_default__crosstalk_compensation_plane_offset_kcps =
 80053e0:	608b      	str	r3, [r1, #8]
	pdata->nvm_default__crosstalk_compensation_x_plane_gradient_kcps =
		pnvm->algo__crosstalk_compensation_x_plane_gradient_kcps;
 80053e2:	f9b0 300c 	ldrsh.w	r3, [r0, #12]
	pdata->nvm_default__crosstalk_compensation_x_plane_gradient_kcps =
 80053e6:	818b      	strh	r3, [r1, #12]
	pdata->nvm_default__crosstalk_compensation_y_plane_gradient_kcps =
		pnvm->algo__crosstalk_compensation_y_plane_gradient_kcps;
 80053e8:	f9b0 300e 	ldrsh.w	r3, [r0, #14]
	pdata->nvm_default__crosstalk_compensation_y_plane_gradient_kcps =
 80053ec:	81cb      	strh	r3, [r1, #14]

	pdata->lite_mode_crosstalk_margin_kcps =
 80053ee:	2300      	movs	r3, #0
 80053f0:	824b      	strh	r3, [r1, #18]
		VL53L1_TUNINGPARM_LITE_XTALK_MARGIN_KCPS_DEFAULT;

	/* Default for Range Ignore Threshold Mult = 2.0 */

	pdata->crosstalk_range_ignore_threshold_mult =
 80053f2:	2340      	movs	r3, #64	; 0x40
 80053f4:	750b      	strb	r3, [r1, #20]
		VL53L1_TUNINGPARM_LITE_RIT_MULT_DEFAULT;

	if ((pdata->algo__crosstalk_compensation_plane_offset_kcps == 0x00)
 80053f6:	b91c      	cbnz	r4, 8005400 <VL53L1_init_xtalk_config_struct+0x34>
	    && (pdata->algo__crosstalk_compensation_x_plane_gradient_kcps == 0x00)
	    && (pdata->algo__crosstalk_compensation_y_plane_gradient_kcps == 0x00))
 80053f8:	684b      	ldr	r3, [r1, #4]
 80053fa:	b90b      	cbnz	r3, 8005400 <VL53L1_init_xtalk_config_struct+0x34>
		pdata->global_crosstalk_compensation_enable = 0x00;
 80053fc:	740b      	strb	r3, [r1, #16]
 80053fe:	e001      	b.n	8005404 <VL53L1_init_xtalk_config_struct+0x38>
	else
		pdata->global_crosstalk_compensation_enable = 0x01;
 8005400:	2301      	movs	r3, #1
 8005402:	740b      	strb	r3, [r1, #16]


	if ((status == VL53L1_ERROR_NONE) &&
	    (pdata->global_crosstalk_compensation_enable == 0x01)) {
 8005404:	7c0b      	ldrb	r3, [r1, #16]
	if ((status == VL53L1_ERROR_NONE) &&
 8005406:	2b01      	cmp	r3, #1
 8005408:	d003      	beq.n	8005412 <VL53L1_init_xtalk_config_struct+0x46>
				pdata->algo__crosstalk_compensation_plane_offset_kcps,
				pdata->algo__crosstalk_compensation_x_plane_gradient_kcps,
				pdata->algo__crosstalk_compensation_y_plane_gradient_kcps,
				pdata->crosstalk_range_ignore_threshold_mult);
	} else {
		pdata->crosstalk_range_ignore_threshold_rate_mcps = 0;
 800540a:	2300      	movs	r3, #0
 800540c:	82cb      	strh	r3, [r1, #22]
	}

	LOG_FUNCTION_END(status);

	return status;
}
 800540e:	2000      	movs	r0, #0
 8005410:	bd70      	pop	{r4, r5, r6, pc}
 8005412:	460e      	mov	r6, r1
			VL53L1_calc_range_ignore_threshold(
 8005414:	2340      	movs	r3, #64	; 0x40
 8005416:	4629      	mov	r1, r5
 8005418:	4620      	mov	r0, r4
 800541a:	f000 fadb 	bl	80059d4 <VL53L1_calc_range_ignore_threshold>
		pdata->crosstalk_range_ignore_threshold_rate_mcps =
 800541e:	82f0      	strh	r0, [r6, #22]
 8005420:	e7f5      	b.n	800540e <VL53L1_init_xtalk_config_struct+0x42>

08005422 <VL53L1_init_offset_cal_config_struct>:

	LOG_FUNCTION_START("");

	/* Preset Timeout and DSS defaults */

	pdata->dss_config__target_total_rate_mcps =
 8005422:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8005426:	8003      	strh	r3, [r0, #0]
		VL53L1_TUNINGPARM_OFFSET_CAL_DSS_RATE_MCPS_DEFAULT;
	/* 20.0 Mcps */
	pdata->phasecal_config_timeout_us =
 8005428:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800542c:	6043      	str	r3, [r0, #4]
		VL53L1_TUNINGPARM_OFFSET_CAL_PHASECAL_TIMEOUT_US_DEFAULT;
	/* 1000 us */
	pdata->range_config_timeout_us =
 800542e:	f243 23c8 	movw	r3, #13000	; 0x32c8
 8005432:	6083      	str	r3, [r0, #8]
		VL53L1_TUNINGPARM_OFFSET_CAL_RANGE_TIMEOUT_US_DEFAULT;
	/* 13000 us */
	pdata->mm_config_timeout_us =
 8005434:	60c3      	str	r3, [r0, #12]
		VL53L1_TUNINGPARM_OFFSET_CAL_MM_TIMEOUT_US_DEFAULT;
	/* 13000 us - Added as part of Patch_AddedOffsetCalMMTuningParm_11791 */

	/* Init number of averaged samples */

	pdata->pre_num_of_samples =
 8005436:	2308      	movs	r3, #8
 8005438:	7403      	strb	r3, [r0, #16]
		VL53L1_TUNINGPARM_OFFSET_CAL_PRE_SAMPLES_DEFAULT;
	pdata->mm1_num_of_samples =
 800543a:	2328      	movs	r3, #40	; 0x28
 800543c:	7443      	strb	r3, [r0, #17]
		VL53L1_TUNINGPARM_OFFSET_CAL_MM1_SAMPLES_DEFAULT;
	pdata->mm2_num_of_samples =
 800543e:	2309      	movs	r3, #9
 8005440:	7483      	strb	r3, [r0, #18]
		VL53L1_TUNINGPARM_OFFSET_CAL_MM2_SAMPLES_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
}
 8005442:	2000      	movs	r0, #0
 8005444:	4770      	bx	lr

08005446 <VL53L1_init_tuning_parm_storage_struct>:
#endif

VL53L1_Error VL53L1_init_tuning_parm_storage_struct(
	VL53L1_tuning_parm_storage_t   *pdata)
{
 8005446:	4603      	mov	r3, r0
	 *
	 * - Custom overwrite possible from vl53l1_set_tuning_parms()
	 * - via tuning file input
	 */

	pdata->tp_tuning_parm_version =
 8005448:	f248 0203 	movw	r2, #32771	; 0x8003
 800544c:	8002      	strh	r2, [r0, #0]
		VL53L1_TUNINGPARM_VERSION_DEFAULT;
	pdata->tp_tuning_parm_key_table_version =
 800544e:	f248 0201 	movw	r2, #32769	; 0x8001
 8005452:	8042      	strh	r2, [r0, #2]
		VL53L1_TUNINGPARM_KEY_TABLE_VERSION_DEFAULT;
	pdata->tp_tuning_parm_lld_version =
 8005454:	f248 0241 	movw	r2, #32833	; 0x8041
 8005458:	8082      	strh	r2, [r0, #4]
		VL53L1_TUNINGPARM_LLD_VERSION_DEFAULT;
	pdata->tp_init_phase_rtn_lite_long =
 800545a:	200e      	movs	r0, #14
 800545c:	7198      	strb	r0, [r3, #6]
		VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_LONG_RANGE_DEFAULT;
	pdata->tp_init_phase_rtn_lite_med =
 800545e:	210a      	movs	r1, #10
 8005460:	71d9      	strb	r1, [r3, #7]
		VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_MED_RANGE_DEFAULT;
	pdata->tp_init_phase_rtn_lite_short =
 8005462:	2206      	movs	r2, #6
 8005464:	721a      	strb	r2, [r3, #8]
		VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_SHORT_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_long =
 8005466:	7258      	strb	r0, [r3, #9]
		VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_LONG_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_med =
 8005468:	7299      	strb	r1, [r3, #10]
		VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_MED_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_short =
 800546a:	72da      	strb	r2, [r3, #11]
		VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_SHORT_RANGE_DEFAULT;
	pdata->tp_consistency_lite_phase_tolerance =
 800546c:	2102      	movs	r1, #2
 800546e:	7319      	strb	r1, [r3, #12]
		VL53L1_TUNINGPARM_CONSISTENCY_LITE_PHASE_TOLERANCE_DEFAULT;
	pdata->tp_phasecal_target =
 8005470:	2221      	movs	r2, #33	; 0x21
 8005472:	735a      	strb	r2, [r3, #13]
		VL53L1_TUNINGPARM_PHASECAL_TARGET_DEFAULT;
	pdata->tp_cal_repeat_rate =
 8005474:	2000      	movs	r0, #0
 8005476:	81d8      	strh	r0, [r3, #14]
		VL53L1_TUNINGPARM_LITE_CAL_REPEAT_RATE_DEFAULT;
	pdata->tp_lite_min_clip =
 8005478:	7418      	strb	r0, [r3, #16]
		VL53L1_TUNINGPARM_LITE_MIN_CLIP_MM_DEFAULT;
	pdata->tp_lite_long_sigma_thresh_mm =
 800547a:	f44f 72b4 	mov.w	r2, #360	; 0x168
 800547e:	825a      	strh	r2, [r3, #18]
		VL53L1_TUNINGPARM_LITE_LONG_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_med_sigma_thresh_mm =
 8005480:	829a      	strh	r2, [r3, #20]
		VL53L1_TUNINGPARM_LITE_MED_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_short_sigma_thresh_mm =
 8005482:	82da      	strh	r2, [r3, #22]
		VL53L1_TUNINGPARM_LITE_SHORT_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_long_min_count_rate_rtn_mcps =
 8005484:	22c0      	movs	r2, #192	; 0xc0
 8005486:	831a      	strh	r2, [r3, #24]
		VL53L1_TUNINGPARM_LITE_LONG_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_med_min_count_rate_rtn_mcps =
 8005488:	835a      	strh	r2, [r3, #26]
		VL53L1_TUNINGPARM_LITE_MED_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_short_min_count_rate_rtn_mcps =
 800548a:	839a      	strh	r2, [r3, #28]
		VL53L1_TUNINGPARM_LITE_SHORT_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_sigma_est_pulse_width_ns =
 800548c:	2208      	movs	r2, #8
 800548e:	779a      	strb	r2, [r3, #30]
		VL53L1_TUNINGPARM_LITE_SIGMA_EST_PULSE_WIDTH_DEFAULT;
	pdata->tp_lite_sigma_est_amb_width_ns =
 8005490:	2210      	movs	r2, #16
 8005492:	77da      	strb	r2, [r3, #31]
		VL53L1_TUNINGPARM_LITE_SIGMA_EST_AMB_WIDTH_NS_DEFAULT;
	pdata->tp_lite_sigma_ref_mm =
 8005494:	2201      	movs	r2, #1
 8005496:	f883 2020 	strb.w	r2, [r3, #32]
		VL53L1_TUNINGPARM_LITE_SIGMA_REF_MM_DEFAULT;
	pdata->tp_lite_seed_cfg =
 800549a:	f883 1021 	strb.w	r1, [r3, #33]	; 0x21
		VL53L1_TUNINGPARM_LITE_SEED_CONFIG_DEFAULT;
	pdata->tp_timed_seed_cfg =
 800549e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		VL53L1_TUNINGPARM_TIMED_SEED_CONFIG_DEFAULT;
	pdata->tp_lite_quantifier =
 80054a2:	f883 1023 	strb.w	r1, [r3, #35]	; 0x23
		VL53L1_TUNINGPARM_LITE_QUANTIFIER_DEFAULT;
	pdata->tp_lite_first_order_select =
 80054a6:	f883 0024 	strb.w	r0, [r3, #36]	; 0x24
		VL53L1_TUNINGPARM_LITE_FIRST_ORDER_SELECT_DEFAULT;

	/* Preset Mode Configurations */
	/* - New parms added as part of Patch_TuningParmPresetModeAddition_11839 */

	pdata->tp_dss_target_lite_mcps =
 80054aa:	f44f 6120 	mov.w	r1, #2560	; 0xa00
 80054ae:	84d9      	strh	r1, [r3, #38]	; 0x26
		VL53L1_TUNINGPARM_LITE_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS_DEFAULT;
	pdata->tp_dss_target_timed_mcps =
 80054b0:	8519      	strh	r1, [r3, #40]	; 0x28
		VL53L1_TUNINGPARM_TIMED_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS_DEFAULT;
	pdata->tp_phasecal_timeout_lite_us =
 80054b2:	f248 0130 	movw	r1, #32816	; 0x8030
 80054b6:	62d9      	str	r1, [r3, #44]	; 0x2c
		VL53L1_TUNINGPARM_LITE_PHASECAL_CONFIG_TIMEOUT_US;
	pdata->tp_phasecal_timeout_timed_us =
 80054b8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80054bc:	6319      	str	r1, [r3, #48]	; 0x30
		VL53L1_TUNINGPARM_TIMED_PHASECAL_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_mm_timeout_lite_us =
 80054be:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80054c2:	6359      	str	r1, [r3, #52]	; 0x34
		VL53L1_TUNINGPARM_LITE_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_mm_timeout_timed_us =
 80054c4:	6399      	str	r1, [r3, #56]	; 0x38
		VL53L1_TUNINGPARM_TIMED_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_lite_us =
 80054c6:	f24f 6118 	movw	r1, #63000	; 0xf618
 80054ca:	6419      	str	r1, [r3, #64]	; 0x40
		VL53L1_TUNINGPARM_LITE_RANGE_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_timed_us =
 80054cc:	f243 21c8 	movw	r1, #13000	; 0x32c8
 80054d0:	6459      	str	r1, [r3, #68]	; 0x44
		VL53L1_TUNINGPARM_TIMED_RANGE_CONFIG_TIMEOUT_US_DEFAULT;

	/* Added for Patch_LowPowerAutoMode */

	pdata->tp_mm_timeout_lpa_us =
 80054d2:	63da      	str	r2, [r3, #60]	; 0x3c
		VL53L1_TUNINGPARM_LOWPOWERAUTO_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_lpa_us =
 80054d4:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80054d8:	649a      	str	r2, [r3, #72]	; 0x48


	LOG_FUNCTION_END(status);

	return status;
}
 80054da:	4770      	bx	lr

080054dc <VL53L1_preset_mode_standard_ranging>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 80054dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80054e0:	4604      	mov	r4, r0
 80054e2:	9f08      	ldr	r7, [sp, #32]
 80054e4:	9d09      	ldr	r5, [sp, #36]	; 0x24
	LOG_FUNCTION_START("");

	/* Static Configuration */

	/* dss_config__target_total_rate_mcps = 20.0 Mcps 9.7 fp */
	pstatic->dss_config__target_total_rate_mcps = 0x0A00;
 80054e6:	f44f 6020 	mov.w	r0, #2560	; 0xa00
 80054ea:	8020      	strh	r0, [r4, #0]
	pstatic->debug__ctrl = 0x00;
 80054ec:	2000      	movs	r0, #0
 80054ee:	70a0      	strb	r0, [r4, #2]
	pstatic->test_mode__ctrl = 0x00;
 80054f0:	70e0      	strb	r0, [r4, #3]
	pstatic->clk_gating__ctrl = 0x00;
 80054f2:	7120      	strb	r0, [r4, #4]
	pstatic->nvm_bist__ctrl = 0x00;
 80054f4:	7160      	strb	r0, [r4, #5]
	pstatic->nvm_bist__num_nvm_words = 0x00;
 80054f6:	71a0      	strb	r0, [r4, #6]
	pstatic->nvm_bist__start_address = 0x00;
 80054f8:	71e0      	strb	r0, [r4, #7]
	pstatic->host_if__status = 0x00;
 80054fa:	7220      	strb	r0, [r4, #8]
	pstatic->pad_i2c_hv__config = 0x00;
 80054fc:	7260      	strb	r0, [r4, #9]
	pstatic->pad_i2c_hv__extsup_config = 0x00;
 80054fe:	72a0      	strb	r0, [r4, #10]

	/*
	 *  0 - gpio__extsup_hv
	 *  1 - gpio__vmodeint_hv
	 */
	pstatic->gpio_hv_pad__ctrl = 0x00;
 8005500:	72e0      	strb	r0, [r4, #11]
	 * Set interrupt active low
	 *
	 *  3:0 - gpio__mux_select_hv
	 *    4 - gpio__mux_active_high_hv
	 */
	pstatic->gpio_hv_mux__ctrl = \
 8005502:	2611      	movs	r6, #17
 8005504:	7326      	strb	r6, [r4, #12]
		VL53L1_DEVICEINTERRUPTPOLARITY_ACTIVE_LOW | \
		VL53L1_DEVICEGPIOMODE_OUTPUT_RANGE_AND_ERROR_INTERRUPTS;

	pstatic->gpio__tio_hv_status = 0x02;
 8005506:	f04f 0e02 	mov.w	lr, #2
 800550a:	f884 e00d 	strb.w	lr, [r4, #13]
	pstatic->gpio__fio_hv_status = 0x00;
 800550e:	73a0      	strb	r0, [r4, #14]
	pstatic->ana_config__spad_sel_pswidth = 0x02;
 8005510:	f884 e00f 	strb.w	lr, [r4, #15]
	pstatic->ana_config__vcsel_pulse_width_offset = 0x08;
 8005514:	f04f 0808 	mov.w	r8, #8
 8005518:	f884 8010 	strb.w	r8, [r4, #16]
	pstatic->ana_config__fast_osc__config_ctrl = 0x00;
 800551c:	7460      	strb	r0, [r4, #17]

	pstatic->sigma_estimator__effective_pulse_width_ns =
		ptuning_parms->tp_lite_sigma_est_pulse_width_ns;
 800551e:	7fae      	ldrb	r6, [r5, #30]
	pstatic->sigma_estimator__effective_pulse_width_ns =
 8005520:	74a6      	strb	r6, [r4, #18]
	pstatic->sigma_estimator__effective_ambient_width_ns =
		ptuning_parms->tp_lite_sigma_est_amb_width_ns;
 8005522:	7fee      	ldrb	r6, [r5, #31]
	pstatic->sigma_estimator__effective_ambient_width_ns =
 8005524:	74e6      	strb	r6, [r4, #19]
	pstatic->sigma_estimator__sigma_ref_mm =
		ptuning_parms->tp_lite_sigma_ref_mm;
 8005526:	f895 6020 	ldrb.w	r6, [r5, #32]
	pstatic->sigma_estimator__sigma_ref_mm =
 800552a:	7526      	strb	r6, [r4, #20]
	/* Minimum allowable value of 1 - 0 disables the feature */
	pstatic->algo__crosstalk_compensation_valid_height_mm = 0x01;
 800552c:	2601      	movs	r6, #1
 800552e:	7566      	strb	r6, [r4, #21]
	pstatic->spare_host_config__static_config_spare_0 = 0x00;
 8005530:	75a0      	strb	r0, [r4, #22]
	pstatic->spare_host_config__static_config_spare_1 = 0x00;
 8005532:	75e0      	strb	r0, [r4, #23]

	pstatic->algo__range_ignore_threshold_mcps = 0x0000;
 8005534:	8320      	strh	r0, [r4, #24]

	/* set RIT distance to 20 mm */
	pstatic->algo__range_ignore_valid_height_mm = 0xff;
 8005536:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800553a:	f884 c01a 	strb.w	ip, [r4, #26]
	pstatic->algo__range_min_clip =
		ptuning_parms->tp_lite_min_clip;
 800553e:	f895 9010 	ldrb.w	r9, [r5, #16]
	pstatic->algo__range_min_clip =
 8005542:	f884 901b 	strb.w	r9, [r4, #27]
	 * Phase consistency check limit - format 1.3 fp
	 * 0x02 -> 0.25
	 * 0x08 -> 1.00
	 */
	pstatic->algo__consistency_check__tolerance =
		ptuning_parms->tp_consistency_lite_phase_tolerance;
 8005546:	f895 900c 	ldrb.w	r9, [r5, #12]
	pstatic->algo__consistency_check__tolerance =
 800554a:	f884 901c 	strb.w	r9, [r4, #28]
	pstatic->spare_host_config__static_config_spare_2 = 0x00;
 800554e:	7760      	strb	r0, [r4, #29]
	pstatic->sd_config__reset_stages_msb = 0x00;
 8005550:	77a0      	strb	r0, [r4, #30]
	pstatic->sd_config__reset_stages_lsb = 0x00;
 8005552:	77e0      	strb	r0, [r4, #31]

	pgeneral->gph_config__stream_count_update_value = 0x00;
 8005554:	7008      	strb	r0, [r1, #0]
	pgeneral->global_config__stream_divider = 0x00;
 8005556:	7048      	strb	r0, [r1, #1]
	pgeneral->system__interrupt_config_gpio =
 8005558:	f04f 0920 	mov.w	r9, #32
 800555c:	f881 9002 	strb.w	r9, [r1, #2]
		VL53L1_INTERRUPT_CONFIG_NEW_SAMPLE_READY;
	pgeneral->cal_config__vcsel_start = 0x0B;
 8005560:	240b      	movs	r4, #11
 8005562:	70cc      	strb	r4, [r1, #3]
	 * 60 * 60 ranges (once every minute @ 60Hz)
	 * 0 - disables
	 * 12-bit value -> 4095 max
	 */
	pgeneral->cal_config__repeat_rate =
		ptuning_parms->tp_cal_repeat_rate;
 8005564:	f8b5 a00e 	ldrh.w	sl, [r5, #14]
	pgeneral->cal_config__repeat_rate =
 8005568:	f8a1 a004 	strh.w	sl, [r1, #4]
	pgeneral->global_config__vcsel_width = 0x02;
 800556c:	f881 e006 	strb.w	lr, [r1, #6]
	/* 13 macro periods gives a timeout of 1ms */
	pgeneral->phasecal_config__timeout_macrop = 0x0D;
 8005570:	f04f 0a0d 	mov.w	sl, #13
 8005574:	f881 a007 	strb.w	sl, [r1, #7]
	/* Phase cal target phase 2.0625 - 4.4 fp -> 0x21*/
	pgeneral->phasecal_config__target =
		ptuning_parms->tp_phasecal_target;
 8005578:	f895 a00d 	ldrb.w	sl, [r5, #13]
	pgeneral->phasecal_config__target =
 800557c:	f881 a008 	strb.w	sl, [r1, #8]
	pgeneral->phasecal_config__override = 0x00;
 8005580:	7248      	strb	r0, [r1, #9]
	pgeneral->dss_config__roi_mode_control =
 8005582:	728e      	strb	r6, [r1, #10]
		VL53L1_DEVICEDSSMODE__TARGET_RATE;
	/* format for threshold high and low is 9.7 fp */
	pgeneral->system__thresh_rate_high = 0x0000;
 8005584:	8188      	strh	r0, [r1, #12]
	pgeneral->system__thresh_rate_low = 0x0000;
 8005586:	81c8      	strh	r0, [r1, #14]
	/* The format for manual effective spads is 8.8 -> 0x8C00 = 140.00 */
	pgeneral->dss_config__manual_effective_spads_select = 0x8C00;
 8005588:	f44f 4a0c 	mov.w	sl, #35840	; 0x8c00
 800558c:	f8a1 a010 	strh.w	sl, [r1, #16]
	pgeneral->dss_config__manual_block_select = 0x00;
 8005590:	7488      	strb	r0, [r1, #18]
	 * Aperture attenuation value - format 0.8
	 *
	 * Nominal:  5x   -> 0.200000 * 256 = 51 = 0x33
	 * Measured: 4.6x -> 0.217391 * 256 = 56 = 0x38
	 */
	pgeneral->dss_config__aperture_attenuation = 0x38;
 8005592:	f04f 0a38 	mov.w	sl, #56	; 0x38
 8005596:	f881 a013 	strb.w	sl, [r1, #19]
	pgeneral->dss_config__max_spads_limit = 0xFF;
 800559a:	f881 c014 	strb.w	ip, [r1, #20]
	pgeneral->dss_config__min_spads_limit = 0x01;
 800559e:	754e      	strb	r6, [r1, #21]

	/* Timing Configuration */

	/* Default timing of 2ms */
	ptiming->mm_config__timeout_macrop_a_hi = 0x00;
 80055a0:	7010      	strb	r0, [r2, #0]
	ptiming->mm_config__timeout_macrop_a_lo = 0x1a;
 80055a2:	211a      	movs	r1, #26
 80055a4:	7051      	strb	r1, [r2, #1]
	ptiming->mm_config__timeout_macrop_b_hi = 0x00;
 80055a6:	7090      	strb	r0, [r2, #2]
	ptiming->mm_config__timeout_macrop_b_lo = 0x20;
 80055a8:	f882 9003 	strb.w	r9, [r2, #3]
	/* Setup for 30ms default */
	ptiming->range_config__timeout_macrop_a_hi = 0x01;
 80055ac:	7116      	strb	r6, [r2, #4]
	ptiming->range_config__timeout_macrop_a_lo = 0xCC;
 80055ae:	21cc      	movs	r1, #204	; 0xcc
 80055b0:	7151      	strb	r1, [r2, #5]
	/* register value 11 gives a 24 VCSEL period */
	ptiming->range_config__vcsel_period_a = 0x0B;
 80055b2:	7194      	strb	r4, [r2, #6]
	/* Setup for 30ms default */
	ptiming->range_config__timeout_macrop_b_hi = 0x01;
 80055b4:	71d6      	strb	r6, [r2, #7]
	ptiming->range_config__timeout_macrop_b_lo = 0xF5;
 80055b6:	21f5      	movs	r1, #245	; 0xf5
 80055b8:	7211      	strb	r1, [r2, #8]
	/* register value  09 gives a 20 VCSEL period */
	ptiming->range_config__vcsel_period_b = 0x09;
 80055ba:	2109      	movs	r1, #9
 80055bc:	7251      	strb	r1, [r2, #9]
	 *
	 * 0x003C -> 15.0 mm
	 * 0x0050 -> 20.0 mm
	 */
	ptiming->range_config__sigma_thresh =
		ptuning_parms->tp_lite_med_sigma_thresh_mm;
 80055be:	f8b5 9014 	ldrh.w	r9, [r5, #20]
	ptiming->range_config__sigma_thresh =
 80055c2:	f8a2 900a 	strh.w	r9, [r2, #10]
	 *  Rate Limit - format 9.7fp
	 *  0x0020 -> 0.250 Mcps
	 *  0x0080 -> 1.000 Mcps
	 */
	ptiming->range_config__min_count_rate_rtn_limit_mcps =
		ptuning_parms->tp_lite_med_min_count_rate_rtn_mcps;
 80055c6:	f8b5 901a 	ldrh.w	r9, [r5, #26]
	ptiming->range_config__min_count_rate_rtn_limit_mcps =
 80055ca:	f8a2 900c 	strh.w	r9, [r2, #12]

	/* Phase limit register formats = 5.3
	 * low   = 0x08 ->  1.0
	 * high  = 0x78 -> 15.0 -> 3.0m
	 */
	ptiming->range_config__valid_phase_low = 0x08;
 80055ce:	f882 800e 	strb.w	r8, [r2, #14]
	ptiming->range_config__valid_phase_high = 0x78;
 80055d2:	f04f 0878 	mov.w	r8, #120	; 0x78
 80055d6:	f882 800f 	strb.w	r8, [r2, #15]
	ptiming->system__intermeasurement_period = 0x00000000;
 80055da:	6110      	str	r0, [r2, #16]
	ptiming->system__fractional_enable = 0x00;
 80055dc:	7510      	strb	r0, [r2, #20]

	/* Dynamic Configuration */

	pdynamic->system__grouped_parameter_hold_0 = 0x01;
 80055de:	701e      	strb	r6, [r3, #0]

	pdynamic->system__thresh_high = 0x0000;
 80055e0:	8058      	strh	r0, [r3, #2]
	pdynamic->system__thresh_low = 0x0000;
 80055e2:	8098      	strh	r0, [r3, #4]
	pdynamic->system__enable_xtalk_per_quadrant = 0x00;
 80055e4:	7198      	strb	r0, [r3, #6]
	pdynamic->system__seed_config =
		ptuning_parms->tp_lite_seed_cfg;
 80055e6:	f895 2021 	ldrb.w	r2, [r5, #33]	; 0x21
	pdynamic->system__seed_config =
 80055ea:	71da      	strb	r2, [r3, #7]

	/* Timing A */
	pdynamic->sd_config__woi_sd0 = 0x0B;
 80055ec:	721c      	strb	r4, [r3, #8]
	/* Timing B */
	pdynamic->sd_config__woi_sd1 = 0x09;
 80055ee:	7259      	strb	r1, [r3, #9]

	pdynamic->sd_config__initial_phase_sd0 =
		ptuning_parms->tp_init_phase_rtn_lite_med;
 80055f0:	79ea      	ldrb	r2, [r5, #7]
	pdynamic->sd_config__initial_phase_sd0 =
 80055f2:	729a      	strb	r2, [r3, #10]
	pdynamic->sd_config__initial_phase_sd1 =
		ptuning_parms->tp_init_phase_ref_lite_med;;
 80055f4:	7aaa      	ldrb	r2, [r5, #10]
	pdynamic->sd_config__initial_phase_sd1 =
 80055f6:	72da      	strb	r2, [r3, #11]

	pdynamic->system__grouped_parameter_hold_1 = 0x01;
 80055f8:	731e      	strb	r6, [r3, #12]
	 *
	 *  Setting below 2nd order, Quantifier = 1024
	 */

	pdynamic->sd_config__first_order_select =
		ptuning_parms->tp_lite_first_order_select;
 80055fa:	f895 2024 	ldrb.w	r2, [r5, #36]	; 0x24
	pdynamic->sd_config__first_order_select =
 80055fe:	735a      	strb	r2, [r3, #13]
	pdynamic->sd_config__quantifier =
		ptuning_parms->tp_lite_quantifier;
 8005600:	f895 2023 	ldrb.w	r2, [r5, #35]	; 0x23
	pdynamic->sd_config__quantifier =
 8005604:	739a      	strb	r2, [r3, #14]

	/* Below defaults will be overwritten by zone_cfg
	 * Spad no = 199 (0xC7)
	 * Spad no =  63 (0x3F)
	 */
	pdynamic->roi_config__user_roi_centre_spad = 0xC7;
 8005606:	22c7      	movs	r2, #199	; 0xc7
 8005608:	73da      	strb	r2, [r3, #15]
	/* 16x16 ROI */
	pdynamic->roi_config__user_roi_requested_global_xy_size = 0xFF;
 800560a:	f883 c010 	strb.w	ip, [r3, #16]


	pdynamic->system__sequence_config = \
 800560e:	22db      	movs	r2, #219	; 0xdb
 8005610:	745a      	strb	r2, [r3, #17]
		VL53L1_SEQUENCE_DSS1_EN | \
		VL53L1_SEQUENCE_DSS2_EN | \
		VL53L1_SEQUENCE_MM2_EN | \
		VL53L1_SEQUENCE_RANGE_EN;

	pdynamic->system__grouped_parameter_hold = 0x02;
 8005612:	f883 e012 	strb.w	lr, [r3, #18]

	/* System control */


	psystem->system__stream_count_ctrl = 0x00;
 8005616:	7078      	strb	r0, [r7, #1]
	psystem->firmware__enable = 0x01;
 8005618:	70be      	strb	r6, [r7, #2]
	psystem->system__interrupt_clear = \
 800561a:	70fe      	strb	r6, [r7, #3]
		VL53L1_CLEAR_RANGE_INT;

	psystem->system__mode_start = \
 800561c:	2321      	movs	r3, #33	; 0x21
 800561e:	713b      	strb	r3, [r7, #4]
		VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK;

	LOG_FUNCTION_END(status);

	return status;
}
 8005620:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08005624 <VL53L1_preset_mode_standard_ranging_short_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 8005624:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005626:	b083      	sub	sp, #12
 8005628:	4614      	mov	r4, r2
 800562a:	461e      	mov	r6, r3
 800562c:	9d09      	ldr	r5, [sp, #36]	; 0x24

	/* Call standard ranging configuration followed by
	 * overrides for the  short range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 800562e:	9501      	str	r5, [sp, #4]
 8005630:	9f08      	ldr	r7, [sp, #32]
 8005632:	9700      	str	r7, [sp, #0]
 8005634:	f7ff ff52 	bl	80054dc <VL53L1_preset_mode_standard_ranging>
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 8005638:	4603      	mov	r3, r0
 800563a:	b988      	cbnz	r0, 8005660 <VL53L1_preset_mode_standard_ranging_short_range+0x3c>
		 * min_count_rate_rtn_limit_mcps = 0x0080 ->  9.7fp ->  1.0 Mcps
		 * valid_phase_low               = 0x08 -> 5.3fp -> 1.0
		 * valid_phase_high              = 0x38 -> 5.3fp -> 7.0 -> 1.4m
		 */

		ptiming->range_config__vcsel_period_a = 0x07;
 800563c:	2107      	movs	r1, #7
 800563e:	71a1      	strb	r1, [r4, #6]
		ptiming->range_config__vcsel_period_b = 0x05;
 8005640:	2205      	movs	r2, #5
 8005642:	7262      	strb	r2, [r4, #9]
		ptiming->range_config__sigma_thresh =
			ptuning_parms->tp_lite_short_sigma_thresh_mm;
 8005644:	8ae8      	ldrh	r0, [r5, #22]
		ptiming->range_config__sigma_thresh =
 8005646:	8160      	strh	r0, [r4, #10]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
			ptuning_parms->tp_lite_short_min_count_rate_rtn_mcps;
 8005648:	8ba8      	ldrh	r0, [r5, #28]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
 800564a:	81a0      	strh	r0, [r4, #12]
		ptiming->range_config__valid_phase_low = 0x08;
 800564c:	2008      	movs	r0, #8
 800564e:	73a0      	strb	r0, [r4, #14]
		ptiming->range_config__valid_phase_high = 0x38;
 8005650:	2038      	movs	r0, #56	; 0x38
 8005652:	73e0      	strb	r0, [r4, #15]
		/* Dynamic Configuration
		 * SD0 -> Timing A
		 * SD1 -> Timing B
		 */

		pdynamic->sd_config__woi_sd0 = 0x07;
 8005654:	7231      	strb	r1, [r6, #8]
		pdynamic->sd_config__woi_sd1 = 0x05;
 8005656:	7272      	strb	r2, [r6, #9]
		pdynamic->sd_config__initial_phase_sd0 =
			ptuning_parms->tp_init_phase_rtn_lite_short;
 8005658:	7a2a      	ldrb	r2, [r5, #8]
		pdynamic->sd_config__initial_phase_sd0 =
 800565a:	72b2      	strb	r2, [r6, #10]
		pdynamic->sd_config__initial_phase_sd1 =
			ptuning_parms->tp_init_phase_ref_lite_short;
 800565c:	7aea      	ldrb	r2, [r5, #11]
		pdynamic->sd_config__initial_phase_sd1 =
 800565e:	72f2      	strb	r2, [r6, #11]
	}

	LOG_FUNCTION_END(status);

	return status;
}
 8005660:	4618      	mov	r0, r3
 8005662:	b003      	add	sp, #12
 8005664:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005666 <VL53L1_preset_mode_standard_ranging_long_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 8005666:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005668:	b083      	sub	sp, #12
 800566a:	4614      	mov	r4, r2
 800566c:	461e      	mov	r6, r3
 800566e:	9d09      	ldr	r5, [sp, #36]	; 0x24

	/* Call standard ranging configuration with
	 * overrides for long range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 8005670:	9501      	str	r5, [sp, #4]
 8005672:	9f08      	ldr	r7, [sp, #32]
 8005674:	9700      	str	r7, [sp, #0]
 8005676:	f7ff ff31 	bl	80054dc <VL53L1_preset_mode_standard_ranging>
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800567a:	4603      	mov	r3, r0
 800567c:	b988      	cbnz	r0, 80056a2 <VL53L1_preset_mode_standard_ranging_long_range+0x3c>
		 * min_count_rate_rtn_limit_mcps = 0x0080 ->  9.7fp ->  1.0 Mcps
		 * valid_phase_low               = 0x08 -> 5.3fp ->  1.0
		 * valid_phase_high              = 0xB8 -> 5.3fp -> 23.0 -> 4.6m
		 */

		ptiming->range_config__vcsel_period_a = 0x0F;
 800567e:	210f      	movs	r1, #15
 8005680:	71a1      	strb	r1, [r4, #6]
		ptiming->range_config__vcsel_period_b = 0x0D;
 8005682:	220d      	movs	r2, #13
 8005684:	7262      	strb	r2, [r4, #9]
		ptiming->range_config__sigma_thresh =
			ptuning_parms->tp_lite_long_sigma_thresh_mm;
 8005686:	8a68      	ldrh	r0, [r5, #18]
		ptiming->range_config__sigma_thresh =
 8005688:	8160      	strh	r0, [r4, #10]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
			ptuning_parms->tp_lite_long_min_count_rate_rtn_mcps;
 800568a:	8b28      	ldrh	r0, [r5, #24]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
 800568c:	81a0      	strh	r0, [r4, #12]
		ptiming->range_config__valid_phase_low = 0x08;
 800568e:	2008      	movs	r0, #8
 8005690:	73a0      	strb	r0, [r4, #14]
		ptiming->range_config__valid_phase_high = 0xB8;
 8005692:	20b8      	movs	r0, #184	; 0xb8
 8005694:	73e0      	strb	r0, [r4, #15]
		/* Dynamic Configuration
		 * SD0 -> Timing A
		 * SD1 -> Timing B
		 */

		pdynamic->sd_config__woi_sd0 = 0x0F;
 8005696:	7231      	strb	r1, [r6, #8]
		pdynamic->sd_config__woi_sd1 = 0x0D;
 8005698:	7272      	strb	r2, [r6, #9]
		pdynamic->sd_config__initial_phase_sd0 =
			ptuning_parms->tp_init_phase_rtn_lite_long;
 800569a:	79aa      	ldrb	r2, [r5, #6]
		pdynamic->sd_config__initial_phase_sd0 =
 800569c:	72b2      	strb	r2, [r6, #10]
		pdynamic->sd_config__initial_phase_sd1 =
			ptuning_parms->tp_init_phase_ref_lite_long;
 800569e:	7a6a      	ldrb	r2, [r5, #9]
		pdynamic->sd_config__initial_phase_sd1 =
 80056a0:	72f2      	strb	r2, [r6, #11]
	}

	LOG_FUNCTION_END(status);

	return status;
}
 80056a2:	4618      	mov	r0, r3
 80056a4:	b003      	add	sp, #12
 80056a6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080056a8 <VL53L1_preset_mode_standard_ranging_mm1_cal>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 80056a8:	b570      	push	{r4, r5, r6, lr}
 80056aa:	b082      	sub	sp, #8
 80056ac:	460e      	mov	r6, r1
 80056ae:	461d      	mov	r5, r3

	/* Call standard ranging configuration with
	 * overrides for long range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 80056b0:	9c07      	ldr	r4, [sp, #28]
 80056b2:	9401      	str	r4, [sp, #4]
 80056b4:	9c06      	ldr	r4, [sp, #24]
 80056b6:	9400      	str	r4, [sp, #0]
 80056b8:	f7ff ff10 	bl	80054dc <VL53L1_preset_mode_standard_ranging>
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 80056bc:	4603      	mov	r3, r0
 80056be:	b918      	cbnz	r0, 80056c8 <VL53L1_preset_mode_standard_ranging_mm1_cal+0x20>
		pgeneral->dss_config__roi_mode_control =
 80056c0:	2202      	movs	r2, #2
 80056c2:	72b2      	strb	r2, [r6, #10]
			VL53L1_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;

		pdynamic->system__sequence_config = \
 80056c4:	223b      	movs	r2, #59	; 0x3b
 80056c6:	746a      	strb	r2, [r5, #17]
	}

	LOG_FUNCTION_END(status);

	return status;
}
 80056c8:	4618      	mov	r0, r3
 80056ca:	b002      	add	sp, #8
 80056cc:	bd70      	pop	{r4, r5, r6, pc}

080056ce <VL53L1_preset_mode_standard_ranging_mm2_cal>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 80056ce:	b570      	push	{r4, r5, r6, lr}
 80056d0:	b082      	sub	sp, #8
 80056d2:	460e      	mov	r6, r1
 80056d4:	461d      	mov	r5, r3

	/* Call standard ranging configuration with
	 * overrides for long range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 80056d6:	9c07      	ldr	r4, [sp, #28]
 80056d8:	9401      	str	r4, [sp, #4]
 80056da:	9c06      	ldr	r4, [sp, #24]
 80056dc:	9400      	str	r4, [sp, #0]
 80056de:	f7ff fefd 	bl	80054dc <VL53L1_preset_mode_standard_ranging>
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 80056e2:	4603      	mov	r3, r0
 80056e4:	b918      	cbnz	r0, 80056ee <VL53L1_preset_mode_standard_ranging_mm2_cal+0x20>
		pgeneral->dss_config__roi_mode_control =
 80056e6:	2202      	movs	r2, #2
 80056e8:	72b2      	strb	r2, [r6, #10]
			VL53L1_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;

		pdynamic->system__sequence_config = \
 80056ea:	225b      	movs	r2, #91	; 0x5b
 80056ec:	746a      	strb	r2, [r5, #17]
	}

	LOG_FUNCTION_END(status);

	return status;
}
 80056ee:	4618      	mov	r0, r3
 80056f0:	b002      	add	sp, #8
 80056f2:	bd70      	pop	{r4, r5, r6, pc}

080056f4 <VL53L1_preset_mode_timed_ranging>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 80056f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80056f6:	b083      	sub	sp, #12
 80056f8:	4614      	mov	r4, r2
 80056fa:	461f      	mov	r7, r3
 80056fc:	9d08      	ldr	r5, [sp, #32]
 80056fe:	9e09      	ldr	r6, [sp, #36]	; 0x24

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging(
 8005700:	9601      	str	r6, [sp, #4]
 8005702:	9500      	str	r5, [sp, #0]
 8005704:	f7ff feea 	bl	80054dc <VL53L1_preset_mode_standard_ranging>
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 8005708:	4602      	mov	r2, r0
 800570a:	b978      	cbnz	r0, 800572c <VL53L1_preset_mode_timed_ranging+0x38>
		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 800570c:	2300      	movs	r3, #0
 800570e:	74bb      	strb	r3, [r7, #18]

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi = 0x00;
 8005710:	7123      	strb	r3, [r4, #4]
		ptiming->range_config__timeout_macrop_a_lo = 0xB1;
 8005712:	21b1      	movs	r1, #177	; 0xb1
 8005714:	7161      	strb	r1, [r4, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi = 0x00;
 8005716:	71e3      	strb	r3, [r4, #7]
		ptiming->range_config__timeout_macrop_b_lo = 0xD4;
 8005718:	23d4      	movs	r3, #212	; 0xd4
 800571a:	7223      	strb	r3, [r4, #8]

		/* Timing Configuration */

		ptiming->system__intermeasurement_period = 0x00000600;
 800571c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8005720:	6123      	str	r3, [r4, #16]
		pdynamic->system__seed_config =
			ptuning_parms->tp_timed_seed_cfg;
 8005722:	f896 3022 	ldrb.w	r3, [r6, #34]	; 0x22
		pdynamic->system__seed_config =
 8005726:	71fb      	strb	r3, [r7, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start =
 8005728:	2340      	movs	r3, #64	; 0x40
 800572a:	712b      	strb	r3, [r5, #4]
	}

	LOG_FUNCTION_END(status);

	return status;
}
 800572c:	4610      	mov	r0, r2
 800572e:	b003      	add	sp, #12
 8005730:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005732 <VL53L1_preset_mode_timed_ranging_short_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 8005732:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005734:	b083      	sub	sp, #12
 8005736:	4614      	mov	r4, r2
 8005738:	461f      	mov	r7, r3
 800573a:	9d08      	ldr	r5, [sp, #32]
 800573c:	9e09      	ldr	r6, [sp, #36]	; 0x24

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging_short_range(
 800573e:	9601      	str	r6, [sp, #4]
 8005740:	9500      	str	r5, [sp, #0]
 8005742:	f7ff ff6f 	bl	8005624 <VL53L1_preset_mode_standard_ranging_short_range>
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 8005746:	4603      	mov	r3, r0
 8005748:	b980      	cbnz	r0, 800576c <VL53L1_preset_mode_timed_ranging_short_range+0x3a>
		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 800574a:	2200      	movs	r2, #0
 800574c:	74ba      	strb	r2, [r7, #18]


		/* Timing Configuration */

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi = 0x01;
 800574e:	2201      	movs	r2, #1
 8005750:	7122      	strb	r2, [r4, #4]
		ptiming->range_config__timeout_macrop_a_lo = 0x84;
 8005752:	2184      	movs	r1, #132	; 0x84
 8005754:	7161      	strb	r1, [r4, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi = 0x01;
 8005756:	71e2      	strb	r2, [r4, #7]
		ptiming->range_config__timeout_macrop_b_lo = 0xB1;
 8005758:	22b1      	movs	r2, #177	; 0xb1
 800575a:	7222      	strb	r2, [r4, #8]

		ptiming->system__intermeasurement_period = 0x00000600;
 800575c:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8005760:	6122      	str	r2, [r4, #16]
		pdynamic->system__seed_config =
			ptuning_parms->tp_timed_seed_cfg;
 8005762:	f896 2022 	ldrb.w	r2, [r6, #34]	; 0x22
		pdynamic->system__seed_config =
 8005766:	71fa      	strb	r2, [r7, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start =
 8005768:	2240      	movs	r2, #64	; 0x40
 800576a:	712a      	strb	r2, [r5, #4]
	}

	LOG_FUNCTION_END(status);

	return status;
}
 800576c:	4618      	mov	r0, r3
 800576e:	b003      	add	sp, #12
 8005770:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005772 <VL53L1_preset_mode_timed_ranging_long_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 8005772:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005774:	b083      	sub	sp, #12
 8005776:	4614      	mov	r4, r2
 8005778:	461f      	mov	r7, r3
 800577a:	9d08      	ldr	r5, [sp, #32]
 800577c:	9e09      	ldr	r6, [sp, #36]	; 0x24

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging_long_range(
 800577e:	9601      	str	r6, [sp, #4]
 8005780:	9500      	str	r5, [sp, #0]
 8005782:	f7ff ff70 	bl	8005666 <VL53L1_preset_mode_standard_ranging_long_range>
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 8005786:	4602      	mov	r2, r0
 8005788:	b978      	cbnz	r0, 80057aa <VL53L1_preset_mode_timed_ranging_long_range+0x38>
		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 800578a:	2300      	movs	r3, #0
 800578c:	74bb      	strb	r3, [r7, #18]


		/* Timing Configuration */

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi = 0x00;
 800578e:	7123      	strb	r3, [r4, #4]
		ptiming->range_config__timeout_macrop_a_lo = 0x97;
 8005790:	2197      	movs	r1, #151	; 0x97
 8005792:	7161      	strb	r1, [r4, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi = 0x00;
 8005794:	71e3      	strb	r3, [r4, #7]
		ptiming->range_config__timeout_macrop_b_lo = 0xB1;
 8005796:	23b1      	movs	r3, #177	; 0xb1
 8005798:	7223      	strb	r3, [r4, #8]

		ptiming->system__intermeasurement_period = 0x00000600;
 800579a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800579e:	6123      	str	r3, [r4, #16]
		pdynamic->system__seed_config =
			ptuning_parms->tp_timed_seed_cfg;
 80057a0:	f896 3022 	ldrb.w	r3, [r6, #34]	; 0x22
		pdynamic->system__seed_config =
 80057a4:	71fb      	strb	r3, [r7, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start =
 80057a6:	2340      	movs	r3, #64	; 0x40
 80057a8:	712b      	strb	r3, [r5, #4]
	}

	LOG_FUNCTION_END(status);

	return status;
}
 80057aa:	4610      	mov	r0, r2
 80057ac:	b003      	add	sp, #12
 80057ae:	bdf0      	pop	{r4, r5, r6, r7, pc}

080057b0 <VL53L1_preset_mode_low_power_auto_ranging>:
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms,
	VL53L1_low_power_auto_data_t *plpadata)
{
 80057b0:	b570      	push	{r4, r5, r6, lr}
 80057b2:	b082      	sub	sp, #8
 80057b4:	460d      	mov	r5, r1
 80057b6:	461e      	mov	r6, r3

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_timed_ranging(
 80057b8:	9c07      	ldr	r4, [sp, #28]
 80057ba:	9401      	str	r4, [sp, #4]
 80057bc:	9c06      	ldr	r4, [sp, #24]
 80057be:	9400      	str	r4, [sp, #0]
 80057c0:	f7ff ff98 	bl	80056f4 <VL53L1_preset_mode_timed_ranging>
		psystem,
		ptuning_parms);

	/* now setup the low power auto mode */

	if (status == VL53L1_ERROR_NONE) {
 80057c4:	4603      	mov	r3, r0
 80057c6:	b110      	cbz	r0, 80057ce <VL53L1_preset_mode_low_power_auto_ranging+0x1e>
	}

	LOG_FUNCTION_END(status);

	return status;
}
 80057c8:	4618      	mov	r0, r3
 80057ca:	b002      	add	sp, #8
 80057cc:	bd70      	pop	{r4, r5, r6, pc}
		status = VL53L1_config_low_power_auto_mode(
 80057ce:	9a08      	ldr	r2, [sp, #32]
 80057d0:	4631      	mov	r1, r6
 80057d2:	4628      	mov	r0, r5
 80057d4:	f000 f9d5 	bl	8005b82 <VL53L1_config_low_power_auto_mode>
 80057d8:	4603      	mov	r3, r0
 80057da:	e7f5      	b.n	80057c8 <VL53L1_preset_mode_low_power_auto_ranging+0x18>

080057dc <VL53L1_preset_mode_low_power_auto_short_ranging>:
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms,
	VL53L1_low_power_auto_data_t *plpadata)
{
 80057dc:	b570      	push	{r4, r5, r6, lr}
 80057de:	b082      	sub	sp, #8
 80057e0:	460d      	mov	r5, r1
 80057e2:	461e      	mov	r6, r3

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_timed_ranging_short_range(
 80057e4:	9c07      	ldr	r4, [sp, #28]
 80057e6:	9401      	str	r4, [sp, #4]
 80057e8:	9c06      	ldr	r4, [sp, #24]
 80057ea:	9400      	str	r4, [sp, #0]
 80057ec:	f7ff ffa1 	bl	8005732 <VL53L1_preset_mode_timed_ranging_short_range>
		psystem,
		ptuning_parms);

	/* now setup the low power auto mode */

	if (status == VL53L1_ERROR_NONE) {
 80057f0:	4603      	mov	r3, r0
 80057f2:	b110      	cbz	r0, 80057fa <VL53L1_preset_mode_low_power_auto_short_ranging+0x1e>
	}

	LOG_FUNCTION_END(status);

	return status;
}
 80057f4:	4618      	mov	r0, r3
 80057f6:	b002      	add	sp, #8
 80057f8:	bd70      	pop	{r4, r5, r6, pc}
		status = VL53L1_config_low_power_auto_mode(
 80057fa:	9a08      	ldr	r2, [sp, #32]
 80057fc:	4631      	mov	r1, r6
 80057fe:	4628      	mov	r0, r5
 8005800:	f000 f9bf 	bl	8005b82 <VL53L1_config_low_power_auto_mode>
 8005804:	4603      	mov	r3, r0
 8005806:	e7f5      	b.n	80057f4 <VL53L1_preset_mode_low_power_auto_short_ranging+0x18>

08005808 <VL53L1_preset_mode_low_power_auto_long_ranging>:
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms,
	VL53L1_low_power_auto_data_t *plpadata)
{
 8005808:	b570      	push	{r4, r5, r6, lr}
 800580a:	b082      	sub	sp, #8
 800580c:	460d      	mov	r5, r1
 800580e:	461e      	mov	r6, r3

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_timed_ranging_long_range(
 8005810:	9c07      	ldr	r4, [sp, #28]
 8005812:	9401      	str	r4, [sp, #4]
 8005814:	9c06      	ldr	r4, [sp, #24]
 8005816:	9400      	str	r4, [sp, #0]
 8005818:	f7ff ffab 	bl	8005772 <VL53L1_preset_mode_timed_ranging_long_range>
		psystem,
		ptuning_parms);

	/* now setup the low power auto mode */

	if (status == VL53L1_ERROR_NONE) {
 800581c:	4603      	mov	r3, r0
 800581e:	b110      	cbz	r0, 8005826 <VL53L1_preset_mode_low_power_auto_long_ranging+0x1e>
	}

	LOG_FUNCTION_END(status);

	return status;
}
 8005820:	4618      	mov	r0, r3
 8005822:	b002      	add	sp, #8
 8005824:	bd70      	pop	{r4, r5, r6, pc}
		status = VL53L1_config_low_power_auto_mode(
 8005826:	9a08      	ldr	r2, [sp, #32]
 8005828:	4631      	mov	r1, r6
 800582a:	4628      	mov	r0, r5
 800582c:	f000 f9a9 	bl	8005b82 <VL53L1_config_low_power_auto_mode>
 8005830:	4603      	mov	r3, r0
 8005832:	e7f5      	b.n	8005820 <VL53L1_preset_mode_low_power_auto_long_ranging+0x18>

08005834 <VL53L1_preset_mode_singleshot_ranging>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 8005834:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005836:	b083      	sub	sp, #12
 8005838:	4614      	mov	r4, r2
 800583a:	461f      	mov	r7, r3
 800583c:	9d08      	ldr	r5, [sp, #32]
 800583e:	9e09      	ldr	r6, [sp, #36]	; 0x24

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging(
 8005840:	9601      	str	r6, [sp, #4]
 8005842:	9500      	str	r5, [sp, #0]
 8005844:	f7ff fe4a 	bl	80054dc <VL53L1_preset_mode_standard_ranging>
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 8005848:	4602      	mov	r2, r0
 800584a:	b960      	cbnz	r0, 8005866 <VL53L1_preset_mode_singleshot_ranging+0x32>
		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 800584c:	2300      	movs	r3, #0
 800584e:	74bb      	strb	r3, [r7, #18]

		/* Timing Configuration */

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi = 0x00;
 8005850:	7123      	strb	r3, [r4, #4]
		ptiming->range_config__timeout_macrop_a_lo = 0xB1;
 8005852:	21b1      	movs	r1, #177	; 0xb1
 8005854:	7161      	strb	r1, [r4, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi = 0x00;
 8005856:	71e3      	strb	r3, [r4, #7]
		ptiming->range_config__timeout_macrop_b_lo = 0xD4;
 8005858:	23d4      	movs	r3, #212	; 0xd4
 800585a:	7223      	strb	r3, [r4, #8]

		pdynamic->system__seed_config =
			ptuning_parms->tp_timed_seed_cfg;
 800585c:	f896 3022 	ldrb.w	r3, [r6, #34]	; 0x22
		pdynamic->system__seed_config =
 8005860:	71fb      	strb	r3, [r7, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start = \
 8005862:	2310      	movs	r3, #16
 8005864:	712b      	strb	r3, [r5, #4]
	}

	LOG_FUNCTION_END(status);

	return status;
}
 8005866:	4610      	mov	r0, r2
 8005868:	b003      	add	sp, #12
 800586a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800586c <VL53L1_preset_mode_olt>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800586c:	b530      	push	{r4, r5, lr}
 800586e:	b083      	sub	sp, #12
 8005870:	9c06      	ldr	r4, [sp, #24]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging(
 8005872:	9d07      	ldr	r5, [sp, #28]
 8005874:	9501      	str	r5, [sp, #4]
 8005876:	9400      	str	r4, [sp, #0]
 8005878:	f7ff fe30 	bl	80054dc <VL53L1_preset_mode_standard_ranging>
		psystem,
		ptuning_parms);

	/* now override OLT specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800587c:	4603      	mov	r3, r0
 800587e:	b908      	cbnz	r0, 8005884 <VL53L1_preset_mode_olt+0x18>
		/* Disables requirement for host handshake */
		psystem->system__stream_count_ctrl = 0x01;
 8005880:	2201      	movs	r2, #1
 8005882:	7062      	strb	r2, [r4, #1]
	}

	LOG_FUNCTION_END(status);

	return status;
}
 8005884:	4618      	mov	r0, r3
 8005886:	b003      	add	sp, #12
 8005888:	bd30      	pop	{r4, r5, pc}

0800588a <VL53L1_init_version>:
	 * Initialise version structure
	 */

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);

	pdev->version.ll_major = VL53L1_LL_API_IMPLEMENTATION_VER_MAJOR;
 800588a:	2301      	movs	r3, #1
 800588c:	f880 3028 	strb.w	r3, [r0, #40]	; 0x28
	pdev->version.ll_minor = VL53L1_LL_API_IMPLEMENTATION_VER_MINOR;
 8005890:	2302      	movs	r3, #2
 8005892:	f880 3029 	strb.w	r3, [r0, #41]	; 0x29
	pdev->version.ll_build = VL53L1_LL_API_IMPLEMENTATION_VER_SUB;
 8005896:	230a      	movs	r3, #10
 8005898:	f880 302a 	strb.w	r3, [r0, #42]	; 0x2a
	pdev->version.ll_revision = VL53L1_LL_API_IMPLEMENTATION_VER_REVISION;
 800589c:	f44f 63e6 	mov.w	r3, #1840	; 0x730
 80058a0:	6243      	str	r3, [r0, #36]	; 0x24
 80058a2:	4770      	bx	lr

080058a4 <VL53L1_init_ll_driver_state>:
	 */

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
	VL53L1_ll_driver_state_t *pstate = &(pdev->ll_state);

	pstate->cfg_device_state = device_state;
 80058a4:	f880 102c 	strb.w	r1, [r0, #44]	; 0x2c
	pstate->cfg_stream_count = 0;
 80058a8:	2300      	movs	r3, #0
 80058aa:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d
	pstate->cfg_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 80058ae:	2202      	movs	r2, #2
 80058b0:	f880 202e 	strb.w	r2, [r0, #46]	; 0x2e
	pstate->cfg_timing_status = 0;
 80058b4:	f880 302f 	strb.w	r3, [r0, #47]	; 0x2f

	pstate->rd_device_state = device_state;
 80058b8:	f880 1030 	strb.w	r1, [r0, #48]	; 0x30
	pstate->rd_stream_count = 0;
 80058bc:	f880 3031 	strb.w	r3, [r0, #49]	; 0x31
	pstate->rd_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 80058c0:	f880 2032 	strb.w	r2, [r0, #50]	; 0x32
	pstate->rd_timing_status = 0;
 80058c4:	f880 3033 	strb.w	r3, [r0, #51]	; 0x33
 80058c8:	4770      	bx	lr

080058ca <VL53L1_copy_rtn_good_spads_to_buffer>:
{
	/*
	 * Convenience function to copy return SPAD enables to buffer
	 */

	*(pbuffer + 0) = pdata->global_config__spad_enables_rtn_0;
 80058ca:	7c03      	ldrb	r3, [r0, #16]
 80058cc:	700b      	strb	r3, [r1, #0]
	*(pbuffer + 1) = pdata->global_config__spad_enables_rtn_1;
 80058ce:	7c43      	ldrb	r3, [r0, #17]
 80058d0:	704b      	strb	r3, [r1, #1]
	*(pbuffer + 2) = pdata->global_config__spad_enables_rtn_2;
 80058d2:	7c83      	ldrb	r3, [r0, #18]
 80058d4:	708b      	strb	r3, [r1, #2]
	*(pbuffer + 3) = pdata->global_config__spad_enables_rtn_3;
 80058d6:	7cc3      	ldrb	r3, [r0, #19]
 80058d8:	70cb      	strb	r3, [r1, #3]
	*(pbuffer + 4) = pdata->global_config__spad_enables_rtn_4;
 80058da:	7d03      	ldrb	r3, [r0, #20]
 80058dc:	710b      	strb	r3, [r1, #4]
	*(pbuffer + 5) = pdata->global_config__spad_enables_rtn_5;
 80058de:	7d43      	ldrb	r3, [r0, #21]
 80058e0:	714b      	strb	r3, [r1, #5]
	*(pbuffer + 6) = pdata->global_config__spad_enables_rtn_6;
 80058e2:	7d83      	ldrb	r3, [r0, #22]
 80058e4:	718b      	strb	r3, [r1, #6]
	*(pbuffer + 7) = pdata->global_config__spad_enables_rtn_7;
 80058e6:	7dc3      	ldrb	r3, [r0, #23]
 80058e8:	71cb      	strb	r3, [r1, #7]
	*(pbuffer + 8) = pdata->global_config__spad_enables_rtn_8;
 80058ea:	7e03      	ldrb	r3, [r0, #24]
 80058ec:	720b      	strb	r3, [r1, #8]
	*(pbuffer + 9) = pdata->global_config__spad_enables_rtn_9;
 80058ee:	7e43      	ldrb	r3, [r0, #25]
 80058f0:	724b      	strb	r3, [r1, #9]
	*(pbuffer + 10) = pdata->global_config__spad_enables_rtn_10;
 80058f2:	7e83      	ldrb	r3, [r0, #26]
 80058f4:	728b      	strb	r3, [r1, #10]
	*(pbuffer + 11) = pdata->global_config__spad_enables_rtn_11;
 80058f6:	7ec3      	ldrb	r3, [r0, #27]
 80058f8:	72cb      	strb	r3, [r1, #11]
	*(pbuffer + 12) = pdata->global_config__spad_enables_rtn_12;
 80058fa:	7f03      	ldrb	r3, [r0, #28]
 80058fc:	730b      	strb	r3, [r1, #12]
	*(pbuffer + 13) = pdata->global_config__spad_enables_rtn_13;
 80058fe:	7f43      	ldrb	r3, [r0, #29]
 8005900:	734b      	strb	r3, [r1, #13]
	*(pbuffer + 14) = pdata->global_config__spad_enables_rtn_14;
 8005902:	7f83      	ldrb	r3, [r0, #30]
 8005904:	738b      	strb	r3, [r1, #14]
	*(pbuffer + 15) = pdata->global_config__spad_enables_rtn_15;
 8005906:	7fc3      	ldrb	r3, [r0, #31]
 8005908:	73cb      	strb	r3, [r1, #15]
	*(pbuffer + 16) = pdata->global_config__spad_enables_rtn_16;
 800590a:	f890 3020 	ldrb.w	r3, [r0, #32]
 800590e:	740b      	strb	r3, [r1, #16]
	*(pbuffer + 17) = pdata->global_config__spad_enables_rtn_17;
 8005910:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8005914:	744b      	strb	r3, [r1, #17]
	*(pbuffer + 18) = pdata->global_config__spad_enables_rtn_18;
 8005916:	f890 3022 	ldrb.w	r3, [r0, #34]	; 0x22
 800591a:	748b      	strb	r3, [r1, #18]
	*(pbuffer + 19) = pdata->global_config__spad_enables_rtn_19;
 800591c:	f890 3023 	ldrb.w	r3, [r0, #35]	; 0x23
 8005920:	74cb      	strb	r3, [r1, #19]
	*(pbuffer + 20) = pdata->global_config__spad_enables_rtn_20;
 8005922:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8005926:	750b      	strb	r3, [r1, #20]
	*(pbuffer + 21) = pdata->global_config__spad_enables_rtn_21;
 8005928:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 800592c:	754b      	strb	r3, [r1, #21]
	*(pbuffer + 22) = pdata->global_config__spad_enables_rtn_22;
 800592e:	f890 3026 	ldrb.w	r3, [r0, #38]	; 0x26
 8005932:	758b      	strb	r3, [r1, #22]
	*(pbuffer + 23) = pdata->global_config__spad_enables_rtn_23;
 8005934:	f890 3027 	ldrb.w	r3, [r0, #39]	; 0x27
 8005938:	75cb      	strb	r3, [r1, #23]
	*(pbuffer + 24) = pdata->global_config__spad_enables_rtn_24;
 800593a:	f890 3028 	ldrb.w	r3, [r0, #40]	; 0x28
 800593e:	760b      	strb	r3, [r1, #24]
	*(pbuffer + 25) = pdata->global_config__spad_enables_rtn_25;
 8005940:	f890 3029 	ldrb.w	r3, [r0, #41]	; 0x29
 8005944:	764b      	strb	r3, [r1, #25]
	*(pbuffer + 26) = pdata->global_config__spad_enables_rtn_26;
 8005946:	f890 302a 	ldrb.w	r3, [r0, #42]	; 0x2a
 800594a:	768b      	strb	r3, [r1, #26]
	*(pbuffer + 27) = pdata->global_config__spad_enables_rtn_27;
 800594c:	f890 302b 	ldrb.w	r3, [r0, #43]	; 0x2b
 8005950:	76cb      	strb	r3, [r1, #27]
	*(pbuffer + 28) = pdata->global_config__spad_enables_rtn_28;
 8005952:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8005956:	770b      	strb	r3, [r1, #28]
	*(pbuffer + 29) = pdata->global_config__spad_enables_rtn_29;
 8005958:	f890 302d 	ldrb.w	r3, [r0, #45]	; 0x2d
 800595c:	774b      	strb	r3, [r1, #29]
	*(pbuffer + 30) = pdata->global_config__spad_enables_rtn_30;
 800595e:	f890 302e 	ldrb.w	r3, [r0, #46]	; 0x2e
 8005962:	778b      	strb	r3, [r1, #30]
	*(pbuffer + 31) = pdata->global_config__spad_enables_rtn_31;
 8005964:	f890 302f 	ldrb.w	r3, [r0, #47]	; 0x2f
 8005968:	77cb      	strb	r3, [r1, #31]
 800596a:	4770      	bx	lr

0800596c <VL53L1_i2c_decode_uint16_t>:
	/*
	 * Decodes a uint16_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	uint16_t value = 0x00;
 800596c:	2200      	movs	r2, #0

	while (count-- > 0) {
 800596e:	e005      	b.n	800597c <VL53L1_i2c_decode_uint16_t+0x10>
		value = (value << 8) | (uint16_t)*pbuffer++;
 8005970:	7808      	ldrb	r0, [r1, #0]
 8005972:	ea40 2202 	orr.w	r2, r0, r2, lsl #8
 8005976:	b292      	uxth	r2, r2
 8005978:	3101      	adds	r1, #1
	while (count-- > 0) {
 800597a:	4618      	mov	r0, r3
 800597c:	1e43      	subs	r3, r0, #1
 800597e:	b29b      	uxth	r3, r3
 8005980:	2800      	cmp	r0, #0
 8005982:	d1f5      	bne.n	8005970 <VL53L1_i2c_decode_uint16_t+0x4>
	}

	return value;
}
 8005984:	4610      	mov	r0, r2
 8005986:	4770      	bx	lr

08005988 <VL53L1_i2c_decode_int16_t>:
	 */

	int16_t value = 0x00;

	/* implement sign extension */
	if (*pbuffer >= 0x80) {
 8005988:	f991 3000 	ldrsb.w	r3, [r1]
 800598c:	2b00      	cmp	r3, #0
 800598e:	db01      	blt.n	8005994 <VL53L1_i2c_decode_int16_t+0xc>
	int16_t value = 0x00;
 8005990:	2300      	movs	r3, #0
 8005992:	e008      	b.n	80059a6 <VL53L1_i2c_decode_int16_t+0x1e>
		value = 0xFFFF;
 8005994:	f04f 33ff 	mov.w	r3, #4294967295
 8005998:	e005      	b.n	80059a6 <VL53L1_i2c_decode_int16_t+0x1e>
	}

	while (count-- > 0) {
		value = (value << 8) | (int16_t)*pbuffer++;
 800599a:	021b      	lsls	r3, r3, #8
 800599c:	b21b      	sxth	r3, r3
 800599e:	7808      	ldrb	r0, [r1, #0]
 80059a0:	4303      	orrs	r3, r0
 80059a2:	3101      	adds	r1, #1
	while (count-- > 0) {
 80059a4:	4610      	mov	r0, r2
 80059a6:	1e42      	subs	r2, r0, #1
 80059a8:	b292      	uxth	r2, r2
 80059aa:	2800      	cmp	r0, #0
 80059ac:	d1f5      	bne.n	800599a <VL53L1_i2c_decode_int16_t+0x12>
	}

	return value;
}
 80059ae:	4618      	mov	r0, r3
 80059b0:	4770      	bx	lr

080059b2 <VL53L1_calc_macro_period_us>:
#endif

uint32_t VL53L1_calc_macro_period_us(
	uint16_t fast_osc_frequency,
	uint8_t vcsel_period)
{
 80059b2:	b538      	push	{r3, r4, r5, lr}
 80059b4:	460d      	mov	r5, r1

	/*  Calculate PLL period in [us] from the  fast_osc_frequency
	 *  Fast osc frequency fixed point format = unsigned 4.12
	 */

	pll_period_us = VL53L1_calc_pll_period_us(fast_osc_frequency);
 80059b6:	f000 f8f1 	bl	8005b9c <VL53L1_calc_pll_period_us>
 80059ba:	4604      	mov	r4, r0

	/*  VCSEL period
	 *  - the real VCSEL period in PLL clocks = 2*(VCSEL_PERIOD+1)
	 */

	vcsel_period_pclks = VL53L1_decode_vcsel_period(vcsel_period);
 80059bc:	4628      	mov	r0, r5
 80059be:	f000 f8f2 	bl	8005ba6 <VL53L1_decode_vcsel_period>
	 *  Max bits (24 - 6) + 12 = 30-bits usage
	 *
	 *  Downshift by 6 before multiplying by the VCSEL Period
	 */

	macro_period_us =
 80059c2:	eb04 04c4 	add.w	r4, r4, r4, lsl #3
 80059c6:	0223      	lsls	r3, r4, #8
		(uint32_t)VL53L1_MACRO_PERIOD_VCSEL_PERIODS *
		pll_period_us;
	macro_period_us = macro_period_us >> 6;
 80059c8:	099b      	lsrs	r3, r3, #6

	macro_period_us = macro_period_us * (uint32_t)vcsel_period_pclks;
 80059ca:	fb00 f003 	mul.w	r0, r0, r3
#endif

	LOG_FUNCTION_END(0);

	return macro_period_us;
}
 80059ce:	0980      	lsrs	r0, r0, #6
 80059d0:	bd38      	pop	{r3, r4, r5, pc}
	...

080059d4 <VL53L1_calc_range_ignore_threshold>:
uint16_t VL53L1_calc_range_ignore_threshold(
	uint32_t central_rate,
	int16_t x_gradient,
	int16_t y_gradient,
	uint8_t rate_mult)
{
 80059d4:	b510      	push	{r4, lr}

	LOG_FUNCTION_START("");

	/* Shift central_rate to .13 fractional for simple addition */

	central_rate_int = ((int32_t)central_rate * (1 << 4)) / (1000);
 80059d6:	0100      	lsls	r0, r0, #4
 80059d8:	4c14      	ldr	r4, [pc, #80]	; (8005a2c <VL53L1_calc_range_ignore_threshold+0x58>)
 80059da:	fb84 e400 	smull	lr, r4, r4, r0
 80059de:	17c0      	asrs	r0, r0, #31
 80059e0:	ebc0 10a4 	rsb	r0, r0, r4, asr #6

	if (x_gradient < 0) {
 80059e4:	2900      	cmp	r1, #0
 80059e6:	db17      	blt.n	8005a18 <VL53L1_calc_range_ignore_threshold+0x44>
	int16_t x_gradient_int = 0;
 80059e8:	2100      	movs	r1, #0
		x_gradient_int = x_gradient * -1;
	}

	if (y_gradient < 0) {
 80059ea:	2a00      	cmp	r2, #0
 80059ec:	db17      	blt.n	8005a1e <VL53L1_calc_range_ignore_threshold+0x4a>
	int16_t y_gradient_int = 0;
 80059ee:	2200      	movs	r2, #0

	/* Calculate full rate per spad - worst case from measured xtalk */
	/* Generated here from .11 fractional kcps */
	/* Additional factor of 4 applied to bring fractional precision to .13 */

	range_ignore_thresh_int = (8 * x_gradient_int * 4) + (8 * y_gradient_int * 4);
 80059f0:	440a      	add	r2, r1
 80059f2:	0152      	lsls	r2, r2, #5

	/* Convert Kcps to Mcps */

	range_ignore_thresh_int = range_ignore_thresh_int / 1000;
 80059f4:	490d      	ldr	r1, [pc, #52]	; (8005a2c <VL53L1_calc_range_ignore_threshold+0x58>)
 80059f6:	fb81 4102 	smull	r4, r1, r1, r2
 80059fa:	17d2      	asrs	r2, r2, #31
 80059fc:	ebc2 12a1 	rsb	r2, r2, r1, asr #6

	/* Combine with Central Rate - Mcps .13 format*/

	range_ignore_thresh_int = range_ignore_thresh_int + central_rate_int;
 8005a00:	4402      	add	r2, r0

	/* Mult by user input */

	range_ignore_thresh_int = (int32_t)rate_mult * range_ignore_thresh_int;
 8005a02:	fb03 f302 	mul.w	r3, r3, r2

	range_ignore_thresh_int = (range_ignore_thresh_int + (1 << 4)) / (1 << 5);
 8005a06:	3310      	adds	r3, #16
 8005a08:	d40c      	bmi.n	8005a24 <VL53L1_calc_range_ignore_threshold+0x50>
 8005a0a:	115b      	asrs	r3, r3, #5

	/* Finally clip and output in correct format */

	if (range_ignore_thresh_int > 0xFFFF) {
 8005a0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a10:	db0a      	blt.n	8005a28 <VL53L1_calc_range_ignore_threshold+0x54>
		range_ignore_thresh_kcps = 0xFFFF;
 8005a12:	f64f 70ff 	movw	r0, #65535	; 0xffff
#endif

	LOG_FUNCTION_END(0);

	return range_ignore_thresh_kcps;
}
 8005a16:	bd10      	pop	{r4, pc}
		x_gradient_int = x_gradient * -1;
 8005a18:	4249      	negs	r1, r1
 8005a1a:	b209      	sxth	r1, r1
 8005a1c:	e7e5      	b.n	80059ea <VL53L1_calc_range_ignore_threshold+0x16>
		y_gradient_int = y_gradient * -1;
 8005a1e:	4252      	negs	r2, r2
 8005a20:	b212      	sxth	r2, r2
 8005a22:	e7e5      	b.n	80059f0 <VL53L1_calc_range_ignore_threshold+0x1c>
	range_ignore_thresh_int = (range_ignore_thresh_int + (1 << 4)) / (1 << 5);
 8005a24:	331f      	adds	r3, #31
 8005a26:	e7f0      	b.n	8005a0a <VL53L1_calc_range_ignore_threshold+0x36>
		range_ignore_thresh_kcps = (uint16_t)range_ignore_thresh_int;
 8005a28:	b298      	uxth	r0, r3
 8005a2a:	bd10      	pop	{r4, pc}
 8005a2c:	10624dd3 	.word	0x10624dd3

08005a30 <VL53L1_calc_timeout_mclks>:
	uint32_t timeout_mclks = 0;

	LOG_FUNCTION_START("");

	timeout_mclks =
		((timeout_us << 12) + (macro_period_us >> 1)) /
 8005a30:	084b      	lsrs	r3, r1, #1
 8005a32:	eb03 3000 	add.w	r0, r3, r0, lsl #12
		macro_period_us;

	LOG_FUNCTION_END(0);

	return timeout_mclks;
}
 8005a36:	fbb0 f0f1 	udiv	r0, r0, r1
 8005a3a:	4770      	bx	lr

08005a3c <VL53L1_calc_timeout_us>:
	uint32_t timeout_us = 0;
	uint64_t tmp = 0;

	LOG_FUNCTION_START("");

	tmp = (uint64_t)timeout_mclks * (uint64_t)macro_period_us;
 8005a3c:	fba0 0101 	umull	r0, r1, r0, r1
	tmp += 0x00800;
 8005a40:	f510 6200 	adds.w	r2, r0, #2048	; 0x800
 8005a44:	f141 0300 	adc.w	r3, r1, #0
	tmp = tmp >> 12;
 8005a48:	0b10      	lsrs	r0, r2, #12
#endif

	LOG_FUNCTION_END(0);

	return timeout_us;
}
 8005a4a:	ea40 5003 	orr.w	r0, r0, r3, lsl #20
 8005a4e:	4770      	bx	lr

08005a50 <VL53L1_encode_timeout>:

	uint16_t encoded_timeout = 0;
	uint32_t ls_byte = 0;
	uint16_t ms_byte = 0;

	if (timeout_mclks > 0) {
 8005a50:	b170      	cbz	r0, 8005a70 <VL53L1_encode_timeout+0x20>
		ls_byte = timeout_mclks - 1;
 8005a52:	3801      	subs	r0, #1
	uint16_t ms_byte = 0;
 8005a54:	2300      	movs	r3, #0

		while ((ls_byte & 0xFFFFFF00) > 0) {
 8005a56:	e002      	b.n	8005a5e <VL53L1_encode_timeout+0xe>
			ls_byte = ls_byte >> 1;
 8005a58:	0840      	lsrs	r0, r0, #1
			ms_byte++;
 8005a5a:	3301      	adds	r3, #1
 8005a5c:	b29b      	uxth	r3, r3
		while ((ls_byte & 0xFFFFFF00) > 0) {
 8005a5e:	f030 02ff 	bics.w	r2, r0, #255	; 0xff
 8005a62:	d1f9      	bne.n	8005a58 <VL53L1_encode_timeout+0x8>
		}

		encoded_timeout = (ms_byte << 8)
 8005a64:	021b      	lsls	r3, r3, #8
 8005a66:	b29b      	uxth	r3, r3
 8005a68:	fa53 f080 	uxtab	r0, r3, r0
 8005a6c:	b280      	uxth	r0, r0
 8005a6e:	4770      	bx	lr
	uint16_t encoded_timeout = 0;
 8005a70:	2000      	movs	r0, #0
				  + (uint16_t)(ls_byte & 0x000000FF);
	}

	return encoded_timeout;
}
 8005a72:	4770      	bx	lr

08005a74 <VL53L1_calc_encoded_timeout>:
{
 8005a74:	b508      	push	{r3, lr}
	timeout_mclks =
 8005a76:	f7ff ffdb 	bl	8005a30 <VL53L1_calc_timeout_mclks>
	timeout_encoded =
 8005a7a:	f7ff ffe9 	bl	8005a50 <VL53L1_encode_timeout>
}
 8005a7e:	bd08      	pop	{r3, pc}

08005a80 <VL53L1_decode_timeout>:
	 * format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;

	timeout_macro_clks = ((uint32_t)(encoded_timeout & 0x00FF)
 8005a80:	b2c3      	uxtb	r3, r0
			      << (uint32_t)((encoded_timeout & 0xFF00) >> 8)) + 1;
 8005a82:	0a00      	lsrs	r0, r0, #8
 8005a84:	fa03 f000 	lsl.w	r0, r3, r0

	return timeout_macro_clks;
}
 8005a88:	3001      	adds	r0, #1
 8005a8a:	4770      	bx	lr

08005a8c <VL53L1_calc_decoded_timeout_us>:
{
 8005a8c:	b510      	push	{r4, lr}
 8005a8e:	460c      	mov	r4, r1
	timeout_mclks =
 8005a90:	f7ff fff6 	bl	8005a80 <VL53L1_decode_timeout>
	timeout_us =
 8005a94:	4621      	mov	r1, r4
 8005a96:	f7ff ffd1 	bl	8005a3c <VL53L1_calc_timeout_us>
}
 8005a9a:	bd10      	pop	{r4, pc}

08005a9c <VL53L1_calc_timeout_register_values>:
	uint32_t mm_config_timeout_us,
	uint32_t range_config_timeout_us,
	uint16_t fast_osc_frequency,
	VL53L1_general_config_t *pgeneral,
	VL53L1_timing_config_t  *ptiming)
{
 8005a9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005aa0:	9c09      	ldr	r4, [sp, #36]	; 0x24
	uint32_t timeout_mclks = 0;
	uint16_t timeout_encoded = 0;

	LOG_FUNCTION_START("");

	if (fast_osc_frequency == 0) {
 8005aa2:	b3cb      	cbz	r3, 8005b18 <VL53L1_calc_timeout_register_values+0x7c>
 8005aa4:	461f      	mov	r7, r3
 8005aa6:	4615      	mov	r5, r2
 8005aa8:	460e      	mov	r6, r1
 8005aaa:	4680      	mov	r8, r0
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
	} else {
		/* Update Macro Period for Range A VCSEL Period */
		macro_period_us =
 8005aac:	79a1      	ldrb	r1, [r4, #6]
 8005aae:	4618      	mov	r0, r3
 8005ab0:	f7ff ff7f 	bl	80059b2 <VL53L1_calc_macro_period_us>
 8005ab4:	4681      	mov	r9, r0
			VL53L1_calc_macro_period_us(
				fast_osc_frequency,
				ptiming->range_config__vcsel_period_a);

		/*  Update Phase timeout - uses Timing A */
		timeout_mclks =
 8005ab6:	4601      	mov	r1, r0
 8005ab8:	4640      	mov	r0, r8
 8005aba:	f7ff ffb9 	bl	8005a30 <VL53L1_calc_timeout_mclks>
			VL53L1_calc_timeout_mclks(
				phasecal_config_timeout_us,
				macro_period_us);

		/* clip as the phase cal timeout register is only 8-bits */
		if (timeout_mclks > 0xFF)
 8005abe:	28ff      	cmp	r0, #255	; 0xff
 8005ac0:	d900      	bls.n	8005ac4 <VL53L1_calc_timeout_register_values+0x28>
			timeout_mclks = 0xFF;
 8005ac2:	20ff      	movs	r0, #255	; 0xff

		pgeneral->phasecal_config__timeout_macrop =
 8005ac4:	9b08      	ldr	r3, [sp, #32]
 8005ac6:	71d8      	strb	r0, [r3, #7]
			(uint8_t)timeout_mclks;

		/*  Update MM Timing A timeout */
		timeout_encoded =
 8005ac8:	4649      	mov	r1, r9
 8005aca:	4630      	mov	r0, r6
 8005acc:	f7ff ffd2 	bl	8005a74 <VL53L1_calc_encoded_timeout>
			VL53L1_calc_encoded_timeout(
				mm_config_timeout_us,
				macro_period_us);

		ptiming->mm_config__timeout_macrop_a_hi =
			(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 8005ad0:	f3c0 2307 	ubfx	r3, r0, #8, #8
		ptiming->mm_config__timeout_macrop_a_hi =
 8005ad4:	7023      	strb	r3, [r4, #0]
		ptiming->mm_config__timeout_macrop_a_lo =
 8005ad6:	7060      	strb	r0, [r4, #1]
			(uint8_t)(timeout_encoded & 0x00FF);

		/* Update Range Timing A timeout */
		timeout_encoded =
 8005ad8:	4649      	mov	r1, r9
 8005ada:	4628      	mov	r0, r5
 8005adc:	f7ff ffca 	bl	8005a74 <VL53L1_calc_encoded_timeout>
			VL53L1_calc_encoded_timeout(
				range_config_timeout_us,
				macro_period_us);

		ptiming->range_config__timeout_macrop_a_hi =
			(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 8005ae0:	f3c0 2307 	ubfx	r3, r0, #8, #8
		ptiming->range_config__timeout_macrop_a_hi =
 8005ae4:	7123      	strb	r3, [r4, #4]
		ptiming->range_config__timeout_macrop_a_lo =
 8005ae6:	7160      	strb	r0, [r4, #5]
			(uint8_t)(timeout_encoded & 0x00FF);

		/* Update Macro Period for Range B VCSEL Period */
		macro_period_us =
 8005ae8:	7a61      	ldrb	r1, [r4, #9]
 8005aea:	4638      	mov	r0, r7
 8005aec:	f7ff ff61 	bl	80059b2 <VL53L1_calc_macro_period_us>
 8005af0:	4607      	mov	r7, r0
			VL53L1_calc_macro_period_us(
				fast_osc_frequency,
				ptiming->range_config__vcsel_period_b);

		/* Update MM Timing B timeout */
		timeout_encoded =
 8005af2:	4601      	mov	r1, r0
 8005af4:	4630      	mov	r0, r6
 8005af6:	f7ff ffbd 	bl	8005a74 <VL53L1_calc_encoded_timeout>
			VL53L1_calc_encoded_timeout(
				mm_config_timeout_us,
				macro_period_us);

		ptiming->mm_config__timeout_macrop_b_hi =
			(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 8005afa:	f3c0 2307 	ubfx	r3, r0, #8, #8
		ptiming->mm_config__timeout_macrop_b_hi =
 8005afe:	70a3      	strb	r3, [r4, #2]
		ptiming->mm_config__timeout_macrop_b_lo =
 8005b00:	70e0      	strb	r0, [r4, #3]
			(uint8_t)(timeout_encoded & 0x00FF);

		/* Update Range Timing B timeout */
		timeout_encoded = VL53L1_calc_encoded_timeout(
 8005b02:	4639      	mov	r1, r7
 8005b04:	4628      	mov	r0, r5
 8005b06:	f7ff ffb5 	bl	8005a74 <VL53L1_calc_encoded_timeout>
			range_config_timeout_us,
			macro_period_us);

		ptiming->range_config__timeout_macrop_b_hi =
			(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 8005b0a:	f3c0 2307 	ubfx	r3, r0, #8, #8
		ptiming->range_config__timeout_macrop_b_hi =
 8005b0e:	71e3      	strb	r3, [r4, #7]
		ptiming->range_config__timeout_macrop_b_lo =
 8005b10:	7220      	strb	r0, [r4, #8]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 8005b12:	2000      	movs	r0, #0
 8005b14:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 8005b18:	f06f 000e 	mvn.w	r0, #14
	}

	LOG_FUNCTION_END(0);

	return status;
}
 8005b1c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08005b20 <VL53L1_encode_row_col>:
{
	/**
	 *  Encodes the input array(row,col) location as SPAD number.
	 */

	if (row > 7) {
 8005b20:	2807      	cmp	r0, #7
 8005b22:	d807      	bhi.n	8005b34 <VL53L1_encode_row_col+0x14>
		*pspad_number = 128 + (col << 3) + (15 - row);
	} else {
		*pspad_number = ((15 - col) << 3) + row;
 8005b24:	f1c1 010f 	rsb	r1, r1, #15
 8005b28:	b2c9      	uxtb	r1, r1
 8005b2a:	00c9      	lsls	r1, r1, #3
 8005b2c:	b2c9      	uxtb	r1, r1
 8005b2e:	4408      	add	r0, r1
 8005b30:	7010      	strb	r0, [r2, #0]
 8005b32:	4770      	bx	lr
		*pspad_number = 128 + (col << 3) + (15 - row);
 8005b34:	00c9      	lsls	r1, r1, #3
 8005b36:	b2c9      	uxtb	r1, r1
 8005b38:	1a08      	subs	r0, r1, r0
 8005b3a:	3871      	subs	r0, #113	; 0x71
 8005b3c:	7010      	strb	r0, [r2, #0]
 8005b3e:	4770      	bx	lr

08005b40 <VL53L1_decode_zone_size>:
	 *
	 * MS Nibble = height
	 * LS Nibble = width
	 */

	*pheight = encoded_xy_size >> 4;
 8005b40:	0903      	lsrs	r3, r0, #4
 8005b42:	7013      	strb	r3, [r2, #0]
	*pwidth = encoded_xy_size & 0x0F;
 8005b44:	f000 000f 	and.w	r0, r0, #15
 8005b48:	7008      	strb	r0, [r1, #0]
 8005b4a:	4770      	bx	lr

08005b4c <VL53L1_encode_zone_size>:
	 *
	 * MS Nibble = height
	 * LS Nibble = width
	 */

	*pencoded_xy_size = (height << 4) + width;
 8005b4c:	0109      	lsls	r1, r1, #4
 8005b4e:	b2c9      	uxtb	r1, r1
 8005b50:	4401      	add	r1, r0
 8005b52:	7011      	strb	r1, [r2, #0]
 8005b54:	4770      	bx	lr

08005b56 <VL53L1_low_power_auto_data_init>:

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	pdev->low_power_auto_data.vhv_loop_bound =
 8005b56:	2303      	movs	r3, #3
 8005b58:	f880 32e4 	strb.w	r3, [r0, #740]	; 0x2e4
		VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND_DEFAULT;
	pdev->low_power_auto_data.is_low_power_auto_mode = 0;
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	f880 32e5 	strb.w	r3, [r0, #741]	; 0x2e5
	pdev->low_power_auto_data.low_power_auto_range_count = 0;
 8005b62:	f880 32e6 	strb.w	r3, [r0, #742]	; 0x2e6
	pdev->low_power_auto_data.saved_interrupt_config = 0;
 8005b66:	f880 32e7 	strb.w	r3, [r0, #743]	; 0x2e7
	pdev->low_power_auto_data.saved_vhv_init = 0;
 8005b6a:	f880 32e8 	strb.w	r3, [r0, #744]	; 0x2e8
	pdev->low_power_auto_data.saved_vhv_timeout = 0;
 8005b6e:	f880 32e9 	strb.w	r3, [r0, #745]	; 0x2e9
	pdev->low_power_auto_data.first_run_phasecal_result = 0;
 8005b72:	f880 32ea 	strb.w	r3, [r0, #746]	; 0x2ea
	pdev->low_power_auto_data.dss__total_rate_per_spad_mcps = 0;
 8005b76:	f8c0 32ec 	str.w	r3, [r0, #748]	; 0x2ec
	pdev->low_power_auto_data.dss__required_spads = 0;
 8005b7a:	f8a0 32f0 	strh.w	r3, [r0, #752]	; 0x2f0

	LOG_FUNCTION_END(status);

	return status;
}
 8005b7e:	4618      	mov	r0, r3
 8005b80:	4770      	bx	lr

08005b82 <VL53L1_config_low_power_auto_mode>:
	VL53L1_Error status = VL53L1_ERROR_NONE;

	LOG_FUNCTION_START("");

	/* set low power auto mode */
	plpadata->is_low_power_auto_mode = 1;
 8005b82:	2301      	movs	r3, #1
 8005b84:	7053      	strb	r3, [r2, #1]

	/* set low power range count to 0 */
	plpadata->low_power_auto_range_count = 0;
 8005b86:	2300      	movs	r3, #0
 8005b88:	7093      	strb	r3, [r2, #2]

	/* Turn off MM1/MM2 and DSS2 */
	pdynamic->system__sequence_config = \
 8005b8a:	228b      	movs	r2, #139	; 0x8b
 8005b8c:	744a      	strb	r2, [r1, #17]
		/* VL53L1_SEQUENCE_MM1_EN | \*/
		/* VL53L1_SEQUENCE_MM2_EN | \*/
		VL53L1_SEQUENCE_RANGE_EN;

	/* Set DSS to manual/expected SPADs */
	pgeneral->dss_config__manual_effective_spads_select = 200 << 8;
 8005b8e:	f44f 4248 	mov.w	r2, #51200	; 0xc800
 8005b92:	8202      	strh	r2, [r0, #16]
	pgeneral->dss_config__roi_mode_control =
 8005b94:	2202      	movs	r2, #2
 8005b96:	7282      	strb	r2, [r0, #10]
		VL53L1_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;

	LOG_FUNCTION_END(status);

	return status;
}
 8005b98:	4618      	mov	r0, r3
 8005b9a:	4770      	bx	lr

08005b9c <VL53L1_calc_pll_period_us>:
#endif

	LOG_FUNCTION_END(0);

	return pll_period_us;
}
 8005b9c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005ba0:	fb93 f0f0 	sdiv	r0, r3, r0
 8005ba4:	4770      	bx	lr

08005ba6 <VL53L1_decode_vcsel_period>:
	 * the real period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 8005ba6:	3001      	adds	r0, #1
 8005ba8:	b2c0      	uxtb	r0, r0
 8005baa:	0040      	lsls	r0, r0, #1

	return vcsel_period_pclks;
}
 8005bac:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
 8005bb0:	4770      	bx	lr

08005bb2 <VL53L1_decode_row_col>:
	/**
	 *  Decodes the array (row,col) location from
	 *  the input SPAD number
	 */

	if (spad_number > 127) {
 8005bb2:	f010 0f80 	tst.w	r0, #128	; 0x80
 8005bb6:	d107      	bne.n	8005bc8 <VL53L1_decode_row_col+0x16>
		*prow = 8 + ((255 - spad_number) & 0x07);
		*pcol = (spad_number - 128) >> 3;
	} else {
		*prow = spad_number & 0x07;
 8005bb8:	f000 0307 	and.w	r3, r0, #7
 8005bbc:	700b      	strb	r3, [r1, #0]
		*pcol = (127 - spad_number) >> 3;
 8005bbe:	f1c0 007f 	rsb	r0, r0, #127	; 0x7f
 8005bc2:	10c0      	asrs	r0, r0, #3
 8005bc4:	7010      	strb	r0, [r2, #0]
 8005bc6:	4770      	bx	lr
		*prow = 8 + ((255 - spad_number) & 0x07);
 8005bc8:	43c3      	mvns	r3, r0
 8005bca:	f003 0307 	and.w	r3, r3, #7
 8005bce:	3308      	adds	r3, #8
 8005bd0:	700b      	strb	r3, [r1, #0]
		*pcol = (spad_number - 128) >> 3;
 8005bd2:	3880      	subs	r0, #128	; 0x80
 8005bd4:	10c0      	asrs	r0, r0, #3
 8005bd6:	7010      	strb	r0, [r2, #0]
 8005bd8:	4770      	bx	lr

08005bda <VL53L1_i2c_decode_static_nvm_managed>:

	VL53L1_Error status = VL53L1_ERROR_NONE;

	LOG_FUNCTION_START("");

	if (VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 8005bda:	280a      	cmp	r0, #10
 8005bdc:	d927      	bls.n	8005c2e <VL53L1_i2c_decode_static_nvm_managed+0x54>
{
 8005bde:	b538      	push	{r3, r4, r5, lr}
 8005be0:	4614      	mov	r4, r2
 8005be2:	460d      	mov	r5, r1
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;

	pdata->i2c_slave__device_address =
		(*(pbuffer + 0)) & 0x7F;
 8005be4:	780b      	ldrb	r3, [r1, #0]
 8005be6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	pdata->i2c_slave__device_address =
 8005bea:	7013      	strb	r3, [r2, #0]
	pdata->ana_config__vhv_ref_sel_vddpix =
		(*(pbuffer + 1)) & 0xF;
 8005bec:	784b      	ldrb	r3, [r1, #1]
 8005bee:	f003 030f 	and.w	r3, r3, #15
	pdata->ana_config__vhv_ref_sel_vddpix =
 8005bf2:	7053      	strb	r3, [r2, #1]
	pdata->ana_config__vhv_ref_sel_vquench =
		(*(pbuffer + 2)) & 0x7F;
 8005bf4:	788b      	ldrb	r3, [r1, #2]
 8005bf6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	pdata->ana_config__vhv_ref_sel_vquench =
 8005bfa:	7093      	strb	r3, [r2, #2]
	pdata->ana_config__reg_avdd1v2_sel =
		(*(pbuffer + 3)) & 0x3;
 8005bfc:	78cb      	ldrb	r3, [r1, #3]
 8005bfe:	f003 0303 	and.w	r3, r3, #3
	pdata->ana_config__reg_avdd1v2_sel =
 8005c02:	70d3      	strb	r3, [r2, #3]
	pdata->ana_config__fast_osc__trim =
		(*(pbuffer + 4)) & 0x7F;
 8005c04:	790b      	ldrb	r3, [r1, #4]
 8005c06:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	pdata->ana_config__fast_osc__trim =
 8005c0a:	7113      	strb	r3, [r2, #4]
	pdata->osc_measured__fast_osc__frequency =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer + 5));
 8005c0c:	3105      	adds	r1, #5
 8005c0e:	2002      	movs	r0, #2
 8005c10:	f7ff feac 	bl	800596c <VL53L1_i2c_decode_uint16_t>
	pdata->osc_measured__fast_osc__frequency =
 8005c14:	80e0      	strh	r0, [r4, #6]
	pdata->vhv_config__timeout_macrop_loop_bound =
 8005c16:	79eb      	ldrb	r3, [r5, #7]
 8005c18:	7223      	strb	r3, [r4, #8]
		(*(pbuffer + 7));
	pdata->vhv_config__count_thresh =
 8005c1a:	7a2b      	ldrb	r3, [r5, #8]
 8005c1c:	7263      	strb	r3, [r4, #9]
		(*(pbuffer + 8));
	pdata->vhv_config__offset =
		(*(pbuffer + 9)) & 0x3F;
 8005c1e:	7a6b      	ldrb	r3, [r5, #9]
 8005c20:	f003 033f 	and.w	r3, r3, #63	; 0x3f
	pdata->vhv_config__offset =
 8005c24:	72a3      	strb	r3, [r4, #10]
	pdata->vhv_config__init =
 8005c26:	7aab      	ldrb	r3, [r5, #10]
 8005c28:	72e3      	strb	r3, [r4, #11]
		(*(pbuffer + 10));

	LOG_FUNCTION_END(status);

	return status;
 8005c2a:	2000      	movs	r0, #0
 8005c2c:	bd38      	pop	{r3, r4, r5, pc}
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8005c2e:	f06f 0009 	mvn.w	r0, #9
 8005c32:	4770      	bx	lr

08005c34 <VL53L1_get_static_nvm_managed>:


VL53L1_Error VL53L1_get_static_nvm_managed(
	VL53L1_DEV Dev,
	VL53L1_static_nvm_managed_t  *pdata)
{
 8005c34:	b510      	push	{r4, lr}
 8005c36:	b084      	sub	sp, #16
 8005c38:	460c      	mov	r4, r1
	uint8_t comms_buffer[VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
		status = VL53L1_ReadMulti(
 8005c3a:	230b      	movs	r3, #11
 8005c3c:	aa01      	add	r2, sp, #4
 8005c3e:	2101      	movs	r1, #1
 8005c40:	f008 ff14 	bl	800ea6c <VL53L1_ReadMulti>
			Dev,
			VL53L1_I2C_SLAVE__DEVICE_ADDRESS,
			comms_buffer,
			VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES);

	if (status == VL53L1_ERROR_NONE)
 8005c44:	4603      	mov	r3, r0
 8005c46:	b110      	cbz	r0, 8005c4e <VL53L1_get_static_nvm_managed+0x1a>
			pdata);

	LOG_FUNCTION_END(status);

	return status;
}
 8005c48:	4618      	mov	r0, r3
 8005c4a:	b004      	add	sp, #16
 8005c4c:	bd10      	pop	{r4, pc}
		status = VL53L1_i2c_decode_static_nvm_managed(
 8005c4e:	4622      	mov	r2, r4
 8005c50:	a901      	add	r1, sp, #4
 8005c52:	200b      	movs	r0, #11
 8005c54:	f7ff ffc1 	bl	8005bda <VL53L1_i2c_decode_static_nvm_managed>
 8005c58:	4603      	mov	r3, r0
 8005c5a:	e7f5      	b.n	8005c48 <VL53L1_get_static_nvm_managed+0x14>

08005c5c <VL53L1_i2c_decode_customer_nvm_managed>:

	VL53L1_Error status = VL53L1_ERROR_NONE;

	LOG_FUNCTION_START("");

	if (VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 8005c5c:	2816      	cmp	r0, #22
 8005c5e:	d947      	bls.n	8005cf0 <VL53L1_i2c_decode_customer_nvm_managed+0x94>
{
 8005c60:	b538      	push	{r3, r4, r5, lr}
 8005c62:	4614      	mov	r4, r2
 8005c64:	460d      	mov	r5, r1
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;

	pdata->global_config__spad_enables_ref_0 =
		(*(pbuffer + 0));
 8005c66:	780b      	ldrb	r3, [r1, #0]
	pdata->global_config__spad_enables_ref_0 =
 8005c68:	7013      	strb	r3, [r2, #0]
	pdata->global_config__spad_enables_ref_1 =
 8005c6a:	784b      	ldrb	r3, [r1, #1]
 8005c6c:	7053      	strb	r3, [r2, #1]
		(*(pbuffer + 1));
	pdata->global_config__spad_enables_ref_2 =
 8005c6e:	788b      	ldrb	r3, [r1, #2]
 8005c70:	7093      	strb	r3, [r2, #2]
		(*(pbuffer + 2));
	pdata->global_config__spad_enables_ref_3 =
 8005c72:	78cb      	ldrb	r3, [r1, #3]
 8005c74:	70d3      	strb	r3, [r2, #3]
		(*(pbuffer + 3));
	pdata->global_config__spad_enables_ref_4 =
 8005c76:	790b      	ldrb	r3, [r1, #4]
 8005c78:	7113      	strb	r3, [r2, #4]
		(*(pbuffer + 4));
	pdata->global_config__spad_enables_ref_5 =
		(*(pbuffer + 5)) & 0xF;
 8005c7a:	794b      	ldrb	r3, [r1, #5]
 8005c7c:	f003 030f 	and.w	r3, r3, #15
	pdata->global_config__spad_enables_ref_5 =
 8005c80:	7153      	strb	r3, [r2, #5]
	pdata->global_config__ref_en_start_select =
 8005c82:	798b      	ldrb	r3, [r1, #6]
 8005c84:	7193      	strb	r3, [r2, #6]
		(*(pbuffer + 6));
	pdata->ref_spad_man__num_requested_ref_spads =
		(*(pbuffer + 7)) & 0x3F;
 8005c86:	79cb      	ldrb	r3, [r1, #7]
 8005c88:	f003 033f 	and.w	r3, r3, #63	; 0x3f
	pdata->ref_spad_man__num_requested_ref_spads =
 8005c8c:	71d3      	strb	r3, [r2, #7]
	pdata->ref_spad_man__ref_location =
		(*(pbuffer + 8)) & 0x3;
 8005c8e:	7a0b      	ldrb	r3, [r1, #8]
 8005c90:	f003 0303 	and.w	r3, r3, #3
	pdata->ref_spad_man__ref_location =
 8005c94:	7213      	strb	r3, [r2, #8]
	pdata->algo__crosstalk_compensation_plane_offset_kcps =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer + 9));
 8005c96:	3109      	adds	r1, #9
 8005c98:	2002      	movs	r0, #2
 8005c9a:	f7ff fe67 	bl	800596c <VL53L1_i2c_decode_uint16_t>
	pdata->algo__crosstalk_compensation_plane_offset_kcps =
 8005c9e:	8160      	strh	r0, [r4, #10]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps =
		(VL53L1_i2c_decode_int16_t(2, pbuffer + 11));
 8005ca0:	f105 010b 	add.w	r1, r5, #11
 8005ca4:	2002      	movs	r0, #2
 8005ca6:	f7ff fe6f 	bl	8005988 <VL53L1_i2c_decode_int16_t>
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps =
 8005caa:	81a0      	strh	r0, [r4, #12]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps =
		(VL53L1_i2c_decode_int16_t(2, pbuffer + 13));
 8005cac:	f105 010d 	add.w	r1, r5, #13
 8005cb0:	2002      	movs	r0, #2
 8005cb2:	f7ff fe69 	bl	8005988 <VL53L1_i2c_decode_int16_t>
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps =
 8005cb6:	81e0      	strh	r0, [r4, #14]
	pdata->ref_spad_char__total_rate_target_mcps =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer + 15));
 8005cb8:	f105 010f 	add.w	r1, r5, #15
 8005cbc:	2002      	movs	r0, #2
 8005cbe:	f7ff fe55 	bl	800596c <VL53L1_i2c_decode_uint16_t>
	pdata->ref_spad_char__total_rate_target_mcps =
 8005cc2:	8220      	strh	r0, [r4, #16]
	pdata->algo__part_to_part_range_offset_mm =
		(VL53L1_i2c_decode_int16_t(2, pbuffer + 17)) & 0x1FFF;
 8005cc4:	f105 0111 	add.w	r1, r5, #17
 8005cc8:	2002      	movs	r0, #2
 8005cca:	f7ff fe5d 	bl	8005988 <VL53L1_i2c_decode_int16_t>
 8005cce:	f3c0 000c 	ubfx	r0, r0, #0, #13
	pdata->algo__part_to_part_range_offset_mm =
 8005cd2:	8260      	strh	r0, [r4, #18]
	pdata->mm_config__inner_offset_mm =
		(VL53L1_i2c_decode_int16_t(2, pbuffer + 19));
 8005cd4:	f105 0113 	add.w	r1, r5, #19
 8005cd8:	2002      	movs	r0, #2
 8005cda:	f7ff fe55 	bl	8005988 <VL53L1_i2c_decode_int16_t>
	pdata->mm_config__inner_offset_mm =
 8005cde:	82a0      	strh	r0, [r4, #20]
	pdata->mm_config__outer_offset_mm =
		(VL53L1_i2c_decode_int16_t(2, pbuffer + 21));
 8005ce0:	f105 0115 	add.w	r1, r5, #21
 8005ce4:	2002      	movs	r0, #2
 8005ce6:	f7ff fe4f 	bl	8005988 <VL53L1_i2c_decode_int16_t>
	pdata->mm_config__outer_offset_mm =
 8005cea:	82e0      	strh	r0, [r4, #22]

	LOG_FUNCTION_END(status);

	return status;
 8005cec:	2000      	movs	r0, #0
 8005cee:	bd38      	pop	{r3, r4, r5, pc}
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8005cf0:	f06f 0009 	mvn.w	r0, #9
 8005cf4:	4770      	bx	lr

08005cf6 <VL53L1_get_customer_nvm_managed>:


VL53L1_Error VL53L1_get_customer_nvm_managed(
	VL53L1_DEV Dev,
	VL53L1_customer_nvm_managed_t  *pdata)
{
 8005cf6:	b510      	push	{r4, lr}
 8005cf8:	b086      	sub	sp, #24
 8005cfa:	460c      	mov	r4, r1
	uint8_t comms_buffer[VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
		status = VL53L1_ReadMulti(
 8005cfc:	2317      	movs	r3, #23
 8005cfe:	466a      	mov	r2, sp
 8005d00:	210d      	movs	r1, #13
 8005d02:	f008 feb3 	bl	800ea6c <VL53L1_ReadMulti>
			Dev,
			VL53L1_GLOBAL_CONFIG__SPAD_ENABLES_REF_0,
			comms_buffer,
			VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES);

	if (status == VL53L1_ERROR_NONE)
 8005d06:	4603      	mov	r3, r0
 8005d08:	b110      	cbz	r0, 8005d10 <VL53L1_get_customer_nvm_managed+0x1a>
			pdata);

	LOG_FUNCTION_END(status);

	return status;
}
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	b006      	add	sp, #24
 8005d0e:	bd10      	pop	{r4, pc}
		status = VL53L1_i2c_decode_customer_nvm_managed(
 8005d10:	4622      	mov	r2, r4
 8005d12:	4669      	mov	r1, sp
 8005d14:	2017      	movs	r0, #23
 8005d16:	f7ff ffa1 	bl	8005c5c <VL53L1_i2c_decode_customer_nvm_managed>
 8005d1a:	4603      	mov	r3, r0
 8005d1c:	e7f5      	b.n	8005d0a <VL53L1_get_customer_nvm_managed+0x14>

08005d1e <VL53L1_i2c_decode_nvm_copy_data>:

	VL53L1_Error status = VL53L1_ERROR_NONE;

	LOG_FUNCTION_START("");

	if (VL53L1_NVM_COPY_DATA_I2C_SIZE_BYTES > buf_size)
 8005d1e:	2830      	cmp	r0, #48	; 0x30
 8005d20:	f240 809f 	bls.w	8005e62 <VL53L1_i2c_decode_nvm_copy_data+0x144>
{
 8005d24:	b538      	push	{r3, r4, r5, lr}
 8005d26:	4614      	mov	r4, r2
 8005d28:	460d      	mov	r5, r1
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;

	pdata->identification__model_id =
		(*(pbuffer + 0));
 8005d2a:	780b      	ldrb	r3, [r1, #0]
	pdata->identification__model_id =
 8005d2c:	7013      	strb	r3, [r2, #0]
	pdata->identification__module_type =
 8005d2e:	784b      	ldrb	r3, [r1, #1]
 8005d30:	7053      	strb	r3, [r2, #1]
		(*(pbuffer + 1));
	pdata->identification__revision_id =
 8005d32:	788b      	ldrb	r3, [r1, #2]
 8005d34:	7093      	strb	r3, [r2, #2]
		(*(pbuffer + 2));
	pdata->identification__module_id =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer + 3));
 8005d36:	3103      	adds	r1, #3
 8005d38:	2002      	movs	r0, #2
 8005d3a:	f7ff fe17 	bl	800596c <VL53L1_i2c_decode_uint16_t>
	pdata->identification__module_id =
 8005d3e:	80a0      	strh	r0, [r4, #4]
	pdata->ana_config__fast_osc__trim_max =
		(*(pbuffer + 5)) & 0x7F;
 8005d40:	796b      	ldrb	r3, [r5, #5]
 8005d42:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	pdata->ana_config__fast_osc__trim_max =
 8005d46:	71a3      	strb	r3, [r4, #6]
	pdata->ana_config__fast_osc__freq_set =
		(*(pbuffer + 6)) & 0x7;
 8005d48:	79ab      	ldrb	r3, [r5, #6]
 8005d4a:	f003 0307 	and.w	r3, r3, #7
	pdata->ana_config__fast_osc__freq_set =
 8005d4e:	71e3      	strb	r3, [r4, #7]
	pdata->ana_config__vcsel_trim =
		(*(pbuffer + 7)) & 0x7;
 8005d50:	79eb      	ldrb	r3, [r5, #7]
 8005d52:	f003 0307 	and.w	r3, r3, #7
	pdata->ana_config__vcsel_trim =
 8005d56:	7223      	strb	r3, [r4, #8]
	pdata->ana_config__vcsel_selion =
		(*(pbuffer + 8)) & 0x3F;
 8005d58:	7a2b      	ldrb	r3, [r5, #8]
 8005d5a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
	pdata->ana_config__vcsel_selion =
 8005d5e:	7263      	strb	r3, [r4, #9]
	pdata->ana_config__vcsel_selion_max =
		(*(pbuffer + 9)) & 0x3F;
 8005d60:	7a6b      	ldrb	r3, [r5, #9]
 8005d62:	f003 033f 	and.w	r3, r3, #63	; 0x3f
	pdata->ana_config__vcsel_selion_max =
 8005d66:	72a3      	strb	r3, [r4, #10]
	pdata->protected_laser_safety__lock_bit =
		(*(pbuffer + 10)) & 0x1;
 8005d68:	7aab      	ldrb	r3, [r5, #10]
 8005d6a:	f003 0301 	and.w	r3, r3, #1
	pdata->protected_laser_safety__lock_bit =
 8005d6e:	72e3      	strb	r3, [r4, #11]
	pdata->laser_safety__key =
		(*(pbuffer + 11)) & 0x7F;
 8005d70:	7aeb      	ldrb	r3, [r5, #11]
 8005d72:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	pdata->laser_safety__key =
 8005d76:	7323      	strb	r3, [r4, #12]
	pdata->laser_safety__key_ro =
		(*(pbuffer + 12)) & 0x1;
 8005d78:	7b2b      	ldrb	r3, [r5, #12]
 8005d7a:	f003 0301 	and.w	r3, r3, #1
	pdata->laser_safety__key_ro =
 8005d7e:	7363      	strb	r3, [r4, #13]
	pdata->laser_safety__clip =
		(*(pbuffer + 13)) & 0x3F;
 8005d80:	7b6b      	ldrb	r3, [r5, #13]
 8005d82:	f003 033f 	and.w	r3, r3, #63	; 0x3f
	pdata->laser_safety__clip =
 8005d86:	73a3      	strb	r3, [r4, #14]
	pdata->laser_safety__mult =
		(*(pbuffer + 14)) & 0x3F;
 8005d88:	7bab      	ldrb	r3, [r5, #14]
 8005d8a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
	pdata->laser_safety__mult =
 8005d8e:	73e3      	strb	r3, [r4, #15]
	pdata->global_config__spad_enables_rtn_0 =
 8005d90:	7beb      	ldrb	r3, [r5, #15]
 8005d92:	7423      	strb	r3, [r4, #16]
		(*(pbuffer + 15));
	pdata->global_config__spad_enables_rtn_1 =
 8005d94:	7c2b      	ldrb	r3, [r5, #16]
 8005d96:	7463      	strb	r3, [r4, #17]
		(*(pbuffer + 16));
	pdata->global_config__spad_enables_rtn_2 =
 8005d98:	7c6b      	ldrb	r3, [r5, #17]
 8005d9a:	74a3      	strb	r3, [r4, #18]
		(*(pbuffer + 17));
	pdata->global_config__spad_enables_rtn_3 =
 8005d9c:	7cab      	ldrb	r3, [r5, #18]
 8005d9e:	74e3      	strb	r3, [r4, #19]
		(*(pbuffer + 18));
	pdata->global_config__spad_enables_rtn_4 =
 8005da0:	7ceb      	ldrb	r3, [r5, #19]
 8005da2:	7523      	strb	r3, [r4, #20]
		(*(pbuffer + 19));
	pdata->global_config__spad_enables_rtn_5 =
 8005da4:	7d2b      	ldrb	r3, [r5, #20]
 8005da6:	7563      	strb	r3, [r4, #21]
		(*(pbuffer + 20));
	pdata->global_config__spad_enables_rtn_6 =
 8005da8:	7d6b      	ldrb	r3, [r5, #21]
 8005daa:	75a3      	strb	r3, [r4, #22]
		(*(pbuffer + 21));
	pdata->global_config__spad_enables_rtn_7 =
 8005dac:	7dab      	ldrb	r3, [r5, #22]
 8005dae:	75e3      	strb	r3, [r4, #23]
		(*(pbuffer + 22));
	pdata->global_config__spad_enables_rtn_8 =
 8005db0:	7deb      	ldrb	r3, [r5, #23]
 8005db2:	7623      	strb	r3, [r4, #24]
		(*(pbuffer + 23));
	pdata->global_config__spad_enables_rtn_9 =
 8005db4:	7e2b      	ldrb	r3, [r5, #24]
 8005db6:	7663      	strb	r3, [r4, #25]
		(*(pbuffer + 24));
	pdata->global_config__spad_enables_rtn_10 =
 8005db8:	7e6b      	ldrb	r3, [r5, #25]
 8005dba:	76a3      	strb	r3, [r4, #26]
		(*(pbuffer + 25));
	pdata->global_config__spad_enables_rtn_11 =
 8005dbc:	7eab      	ldrb	r3, [r5, #26]
 8005dbe:	76e3      	strb	r3, [r4, #27]
		(*(pbuffer + 26));
	pdata->global_config__spad_enables_rtn_12 =
 8005dc0:	7eeb      	ldrb	r3, [r5, #27]
 8005dc2:	7723      	strb	r3, [r4, #28]
		(*(pbuffer + 27));
	pdata->global_config__spad_enables_rtn_13 =
 8005dc4:	7f2b      	ldrb	r3, [r5, #28]
 8005dc6:	7763      	strb	r3, [r4, #29]
		(*(pbuffer + 28));
	pdata->global_config__spad_enables_rtn_14 =
 8005dc8:	7f6b      	ldrb	r3, [r5, #29]
 8005dca:	77a3      	strb	r3, [r4, #30]
		(*(pbuffer + 29));
	pdata->global_config__spad_enables_rtn_15 =
 8005dcc:	7fab      	ldrb	r3, [r5, #30]
 8005dce:	77e3      	strb	r3, [r4, #31]
		(*(pbuffer + 30));
	pdata->global_config__spad_enables_rtn_16 =
 8005dd0:	7feb      	ldrb	r3, [r5, #31]
 8005dd2:	f884 3020 	strb.w	r3, [r4, #32]
		(*(pbuffer + 31));
	pdata->global_config__spad_enables_rtn_17 =
 8005dd6:	f895 3020 	ldrb.w	r3, [r5, #32]
 8005dda:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
		(*(pbuffer + 32));
	pdata->global_config__spad_enables_rtn_18 =
 8005dde:	f895 3021 	ldrb.w	r3, [r5, #33]	; 0x21
 8005de2:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
		(*(pbuffer + 33));
	pdata->global_config__spad_enables_rtn_19 =
 8005de6:	f895 3022 	ldrb.w	r3, [r5, #34]	; 0x22
 8005dea:	f884 3023 	strb.w	r3, [r4, #35]	; 0x23
		(*(pbuffer + 34));
	pdata->global_config__spad_enables_rtn_20 =
 8005dee:	f895 3023 	ldrb.w	r3, [r5, #35]	; 0x23
 8005df2:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
		(*(pbuffer + 35));
	pdata->global_config__spad_enables_rtn_21 =
 8005df6:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
 8005dfa:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
		(*(pbuffer + 36));
	pdata->global_config__spad_enables_rtn_22 =
 8005dfe:	f895 3025 	ldrb.w	r3, [r5, #37]	; 0x25
 8005e02:	f884 3026 	strb.w	r3, [r4, #38]	; 0x26
		(*(pbuffer + 37));
	pdata->global_config__spad_enables_rtn_23 =
 8005e06:	f895 3026 	ldrb.w	r3, [r5, #38]	; 0x26
 8005e0a:	f884 3027 	strb.w	r3, [r4, #39]	; 0x27
		(*(pbuffer + 38));
	pdata->global_config__spad_enables_rtn_24 =
 8005e0e:	f895 3027 	ldrb.w	r3, [r5, #39]	; 0x27
 8005e12:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
		(*(pbuffer + 39));
	pdata->global_config__spad_enables_rtn_25 =
 8005e16:	f895 3028 	ldrb.w	r3, [r5, #40]	; 0x28
 8005e1a:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
		(*(pbuffer + 40));
	pdata->global_config__spad_enables_rtn_26 =
 8005e1e:	f895 3029 	ldrb.w	r3, [r5, #41]	; 0x29
 8005e22:	f884 302a 	strb.w	r3, [r4, #42]	; 0x2a
		(*(pbuffer + 41));
	pdata->global_config__spad_enables_rtn_27 =
 8005e26:	f895 302a 	ldrb.w	r3, [r5, #42]	; 0x2a
 8005e2a:	f884 302b 	strb.w	r3, [r4, #43]	; 0x2b
		(*(pbuffer + 42));
	pdata->global_config__spad_enables_rtn_28 =
 8005e2e:	f895 302b 	ldrb.w	r3, [r5, #43]	; 0x2b
 8005e32:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
		(*(pbuffer + 43));
	pdata->global_config__spad_enables_rtn_29 =
 8005e36:	f895 302c 	ldrb.w	r3, [r5, #44]	; 0x2c
 8005e3a:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
		(*(pbuffer + 44));
	pdata->global_config__spad_enables_rtn_30 =
 8005e3e:	f895 302d 	ldrb.w	r3, [r5, #45]	; 0x2d
 8005e42:	f884 302e 	strb.w	r3, [r4, #46]	; 0x2e
		(*(pbuffer + 45));
	pdata->global_config__spad_enables_rtn_31 =
 8005e46:	f895 302e 	ldrb.w	r3, [r5, #46]	; 0x2e
 8005e4a:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
		(*(pbuffer + 46));
	pdata->roi_config__mode_roi_centre_spad =
 8005e4e:	f895 302f 	ldrb.w	r3, [r5, #47]	; 0x2f
 8005e52:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
		(*(pbuffer + 47));
	pdata->roi_config__mode_roi_xy_size =
 8005e56:	f895 3030 	ldrb.w	r3, [r5, #48]	; 0x30
 8005e5a:	f884 3031 	strb.w	r3, [r4, #49]	; 0x31
		(*(pbuffer + 48));

	LOG_FUNCTION_END(status);

	return status;
 8005e5e:	2000      	movs	r0, #0
 8005e60:	bd38      	pop	{r3, r4, r5, pc}
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8005e62:	f06f 0009 	mvn.w	r0, #9
 8005e66:	4770      	bx	lr

08005e68 <VL53L1_get_nvm_copy_data>:


VL53L1_Error VL53L1_get_nvm_copy_data(
	VL53L1_DEV Dev,
	VL53L1_nvm_copy_data_t    *pdata)
{
 8005e68:	b510      	push	{r4, lr}
 8005e6a:	b08e      	sub	sp, #56	; 0x38
 8005e6c:	460c      	mov	r4, r1
	uint8_t comms_buffer[VL53L1_NVM_COPY_DATA_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
		status = VL53L1_ReadMulti(
 8005e6e:	2331      	movs	r3, #49	; 0x31
 8005e70:	aa01      	add	r2, sp, #4
 8005e72:	f240 110f 	movw	r1, #271	; 0x10f
 8005e76:	f008 fdf9 	bl	800ea6c <VL53L1_ReadMulti>
			Dev,
			VL53L1_IDENTIFICATION__MODEL_ID,
			comms_buffer,
			VL53L1_NVM_COPY_DATA_I2C_SIZE_BYTES);

	if (status == VL53L1_ERROR_NONE)
 8005e7a:	4603      	mov	r3, r0
 8005e7c:	b110      	cbz	r0, 8005e84 <VL53L1_get_nvm_copy_data+0x1c>
			pdata);

	LOG_FUNCTION_END(status);

	return status;
}
 8005e7e:	4618      	mov	r0, r3
 8005e80:	b00e      	add	sp, #56	; 0x38
 8005e82:	bd10      	pop	{r4, pc}
		status = VL53L1_i2c_decode_nvm_copy_data(
 8005e84:	4622      	mov	r2, r4
 8005e86:	a901      	add	r1, sp, #4
 8005e88:	2031      	movs	r0, #49	; 0x31
 8005e8a:	f7ff ff48 	bl	8005d1e <VL53L1_i2c_decode_nvm_copy_data>
 8005e8e:	4603      	mov	r3, r0
 8005e90:	e7f5      	b.n	8005e7e <VL53L1_get_nvm_copy_data+0x16>

08005e92 <VL53L1_poll_for_boot_completion>:


VL53L1_Error VL53L1_poll_for_boot_completion(
	VL53L1_DEV Dev,
	uint32_t timeout_ms)
{
 8005e92:	b570      	push	{r4, r5, r6, lr}
 8005e94:	b082      	sub	sp, #8
 8005e96:	4605      	mov	r5, r0
 8005e98:	460e      	mov	r6, r1
	 * it copies the NVM data into the G02 host register banks
	 * The host must wait the required time to allow the copy
	 * to complete before attempting to read the firmware status
	 */

	status = VL53L1_WaitUs(
 8005e9a:	f44f 6196 	mov.w	r1, #1200	; 0x4b0
 8005e9e:	f008 fe5b 	bl	800eb58 <VL53L1_WaitUs>
		Dev,
		VL53L1_FIRMWARE_BOOT_TIME_US);

	if (status == VL53L1_ERROR_NONE)
 8005ea2:	4604      	mov	r4, r0
 8005ea4:	b118      	cbz	r0, 8005eae <VL53L1_poll_for_boot_completion+0x1c>
				VL53L1_FIRMWARE__SYSTEM_STATUS,
				0x01,
				0x01,
				VL53L1_POLLING_DELAY_MS);

	if (status == VL53L1_ERROR_NONE)
 8005ea6:	b164      	cbz	r4, 8005ec2 <VL53L1_poll_for_boot_completion+0x30>
		VL53L1_init_ll_driver_state(Dev, VL53L1_DEVICESTATE_SW_STANDBY);

	LOG_FUNCTION_END(status);

	return status;
}
 8005ea8:	4620      	mov	r0, r4
 8005eaa:	b002      	add	sp, #8
 8005eac:	bd70      	pop	{r4, r5, r6, pc}
		status =
 8005eae:	2301      	movs	r3, #1
 8005eb0:	9301      	str	r3, [sp, #4]
 8005eb2:	9300      	str	r3, [sp, #0]
 8005eb4:	22e5      	movs	r2, #229	; 0xe5
 8005eb6:	4631      	mov	r1, r6
 8005eb8:	4628      	mov	r0, r5
 8005eba:	f008 fe5b 	bl	800eb74 <VL53L1_WaitValueMaskEx>
 8005ebe:	4604      	mov	r4, r0
 8005ec0:	e7f1      	b.n	8005ea6 <VL53L1_poll_for_boot_completion+0x14>
		VL53L1_init_ll_driver_state(Dev, VL53L1_DEVICESTATE_SW_STANDBY);
 8005ec2:	2103      	movs	r1, #3
 8005ec4:	4628      	mov	r0, r5
 8005ec6:	f7ff fced 	bl	80058a4 <VL53L1_init_ll_driver_state>
 8005eca:	e7ed      	b.n	8005ea8 <VL53L1_poll_for_boot_completion+0x16>

08005ecc <HTS221_0_Probe>:
 * @param  Functions Environmental sensor functions. Could be :
 *         - ENV_TEMPERATURE and/or ENV_HUMIDITY
 * @retval BSP status
 */
static int32_t HTS221_0_Probe(uint32_t Functions)
{
 8005ecc:	b570      	push	{r4, r5, r6, lr}
 8005ece:	b08c      	sub	sp, #48	; 0x30
 8005ed0:	4604      	mov	r4, r0
	int32_t ret = BSP_ERROR_NONE;
	static HTS221_Object_t hts221_obj_0;
	HTS221_Capabilities_t cap;

	/* Configure the environmental sensor driver */
	io_ctx.BusType = HTS221_I2C_BUS; /* I2C */
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	9307      	str	r3, [sp, #28]
	io_ctx.Address = HTS221_I2C_ADDRESS;
 8005ed6:	23bf      	movs	r3, #191	; 0xbf
 8005ed8:	f88d 3020 	strb.w	r3, [sp, #32]
	io_ctx.Init = IKS01A2_I2C_Init;
 8005edc:	4b32      	ldr	r3, [pc, #200]	; (8005fa8 <HTS221_0_Probe+0xdc>)
 8005ede:	9305      	str	r3, [sp, #20]
	io_ctx.DeInit = IKS01A2_I2C_DeInit;
 8005ee0:	4b32      	ldr	r3, [pc, #200]	; (8005fac <HTS221_0_Probe+0xe0>)
 8005ee2:	9306      	str	r3, [sp, #24]
	io_ctx.ReadReg = IKS01A2_I2C_ReadReg;
 8005ee4:	4b32      	ldr	r3, [pc, #200]	; (8005fb0 <HTS221_0_Probe+0xe4>)
 8005ee6:	930a      	str	r3, [sp, #40]	; 0x28
	io_ctx.WriteReg = IKS01A2_I2C_WriteReg;
 8005ee8:	4b32      	ldr	r3, [pc, #200]	; (8005fb4 <HTS221_0_Probe+0xe8>)
 8005eea:	9309      	str	r3, [sp, #36]	; 0x24
	io_ctx.GetTick = IKS01A2_GetTick;
 8005eec:	4b32      	ldr	r3, [pc, #200]	; (8005fb8 <HTS221_0_Probe+0xec>)
 8005eee:	930b      	str	r3, [sp, #44]	; 0x2c

	if (HTS221_RegisterBusIO(&hts221_obj_0, &io_ctx) != HTS221_OK) {
 8005ef0:	a905      	add	r1, sp, #20
 8005ef2:	4832      	ldr	r0, [pc, #200]	; (8005fbc <HTS221_0_Probe+0xf0>)
 8005ef4:	f7fb fa82 	bl	80013fc <HTS221_RegisterBusIO>
 8005ef8:	2800      	cmp	r0, #0
 8005efa:	d14b      	bne.n	8005f94 <HTS221_0_Probe+0xc8>
		ret = BSP_ERROR_UNKNOWN_COMPONENT;
	}else if (HTS221_ReadID(&hts221_obj_0, &id) != HTS221_OK) {
 8005efc:	f10d 0113 	add.w	r1, sp, #19
 8005f00:	482e      	ldr	r0, [pc, #184]	; (8005fbc <HTS221_0_Probe+0xf0>)
 8005f02:	f7fb f961 	bl	80011c8 <HTS221_ReadID>
 8005f06:	4605      	mov	r5, r0
 8005f08:	2800      	cmp	r0, #0
 8005f0a:	d146      	bne.n	8005f9a <HTS221_0_Probe+0xce>
		ret = BSP_ERROR_UNKNOWN_COMPONENT;
	}else if (id != HTS221_ID) {
 8005f0c:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8005f10:	2bbc      	cmp	r3, #188	; 0xbc
 8005f12:	d145      	bne.n	8005fa0 <HTS221_0_Probe+0xd4>
		ret = BSP_ERROR_UNKNOWN_COMPONENT;
	}else {
		(void)HTS221_GetCapabilities(&hts221_obj_0, &cap);
 8005f14:	4e29      	ldr	r6, [pc, #164]	; (8005fbc <HTS221_0_Probe+0xf0>)
 8005f16:	4669      	mov	r1, sp
 8005f18:	4630      	mov	r0, r6
 8005f1a:	f7fb f841 	bl	8000fa0 <HTS221_GetCapabilities>
		EnvCtx[IKS01A2_HTS221_0].Functions = ((uint32_t)cap.Temperature) | ((uint32_t)cap.Pressure << 1) | ((
 8005f1e:	f89d 2000 	ldrb.w	r2, [sp]
 8005f22:	f89d 3001 	ldrb.w	r3, [sp, #1]
 8005f26:	ea42 0343 	orr.w	r3, r2, r3, lsl #1
															    uint32_t)cap.Humidity << 2);
 8005f2a:	f89d 1002 	ldrb.w	r1, [sp, #2]
		EnvCtx[IKS01A2_HTS221_0].Functions = ((uint32_t)cap.Temperature) | ((uint32_t)cap.Pressure << 1) | ((
 8005f2e:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
 8005f32:	4923      	ldr	r1, [pc, #140]	; (8005fc0 <HTS221_0_Probe+0xf4>)
 8005f34:	600b      	str	r3, [r1, #0]

		EnvCompObj[IKS01A2_HTS221_0] = &hts221_obj_0;
 8005f36:	4b23      	ldr	r3, [pc, #140]	; (8005fc4 <HTS221_0_Probe+0xf8>)
 8005f38:	601e      	str	r6, [r3, #0]
		/* The second cast (void *) is added to bypass Misra R11.3 rule */
		EnvDrv[IKS01A2_HTS221_0] = (ENV_SENSOR_CommonDrv_t *)(void *)&HTS221_COMMON_Driver;
 8005f3a:	4923      	ldr	r1, [pc, #140]	; (8005fc8 <HTS221_0_Probe+0xfc>)
 8005f3c:	4b23      	ldr	r3, [pc, #140]	; (8005fcc <HTS221_0_Probe+0x100>)
 8005f3e:	6019      	str	r1, [r3, #0]

		if (((Functions & ENV_TEMPERATURE) == ENV_TEMPERATURE) && (cap.Temperature == 1U)) {
 8005f40:	f014 0f01 	tst.w	r4, #1
 8005f44:	d001      	beq.n	8005f4a <HTS221_0_Probe+0x7e>
 8005f46:	2a01      	cmp	r2, #1
 8005f48:	d009      	beq.n	8005f5e <HTS221_0_Probe+0x92>
				ret = BSP_ERROR_COMPONENT_FAILURE;
			}else {
				ret = BSP_ERROR_NONE;
			}
		}
		if (((Functions & ENV_HUMIDITY) == ENV_HUMIDITY) && (cap.Humidity == 1U)) {
 8005f4a:	f014 0f04 	tst.w	r4, #4
 8005f4e:	d003      	beq.n	8005f58 <HTS221_0_Probe+0x8c>
 8005f50:	f89d 3002 	ldrb.w	r3, [sp, #2]
 8005f54:	2b01      	cmp	r3, #1
 8005f56:	d00e      	beq.n	8005f76 <HTS221_0_Probe+0xaa>
			}
		}
	}

	return ret;
}
 8005f58:	4628      	mov	r0, r5
 8005f5a:	b00c      	add	sp, #48	; 0x30
 8005f5c:	bd70      	pop	{r4, r5, r6, pc}
			EnvFuncDrv[IKS01A2_HTS221_0][FunctionIndex[ENV_TEMPERATURE]] = (ENV_SENSOR_FuncDrv_t *)(void *)&HTS221_TEMP_Driver;
 8005f5e:	4a1c      	ldr	r2, [pc, #112]	; (8005fd0 <HTS221_0_Probe+0x104>)
 8005f60:	4b1c      	ldr	r3, [pc, #112]	; (8005fd4 <HTS221_0_Probe+0x108>)
 8005f62:	601a      	str	r2, [r3, #0]
			if (EnvDrv[IKS01A2_HTS221_0]->Init(EnvCompObj[IKS01A2_HTS221_0]) != HTS221_OK) {
 8005f64:	680b      	ldr	r3, [r1, #0]
 8005f66:	4630      	mov	r0, r6
 8005f68:	4798      	blx	r3
 8005f6a:	4605      	mov	r5, r0
 8005f6c:	2800      	cmp	r0, #0
 8005f6e:	d0ec      	beq.n	8005f4a <HTS221_0_Probe+0x7e>
				ret = BSP_ERROR_COMPONENT_FAILURE;
 8005f70:	f06f 0504 	mvn.w	r5, #4
 8005f74:	e7e9      	b.n	8005f4a <HTS221_0_Probe+0x7e>
			EnvFuncDrv[IKS01A2_HTS221_0][FunctionIndex[ENV_HUMIDITY]] = (ENV_SENSOR_FuncDrv_t *)(void *)&HTS221_HUM_Driver;
 8005f76:	4a18      	ldr	r2, [pc, #96]	; (8005fd8 <HTS221_0_Probe+0x10c>)
 8005f78:	4b16      	ldr	r3, [pc, #88]	; (8005fd4 <HTS221_0_Probe+0x108>)
 8005f7a:	609a      	str	r2, [r3, #8]
			if (EnvDrv[IKS01A2_HTS221_0]->Init(EnvCompObj[IKS01A2_HTS221_0]) != HTS221_OK) {
 8005f7c:	4b13      	ldr	r3, [pc, #76]	; (8005fcc <HTS221_0_Probe+0x100>)
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	4a10      	ldr	r2, [pc, #64]	; (8005fc4 <HTS221_0_Probe+0xf8>)
 8005f84:	6810      	ldr	r0, [r2, #0]
 8005f86:	4798      	blx	r3
 8005f88:	4605      	mov	r5, r0
 8005f8a:	2800      	cmp	r0, #0
 8005f8c:	d0e4      	beq.n	8005f58 <HTS221_0_Probe+0x8c>
				ret = BSP_ERROR_COMPONENT_FAILURE;
 8005f8e:	f06f 0504 	mvn.w	r5, #4
 8005f92:	e7e1      	b.n	8005f58 <HTS221_0_Probe+0x8c>
		ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8005f94:	f06f 0506 	mvn.w	r5, #6
 8005f98:	e7de      	b.n	8005f58 <HTS221_0_Probe+0x8c>
		ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8005f9a:	f06f 0506 	mvn.w	r5, #6
 8005f9e:	e7db      	b.n	8005f58 <HTS221_0_Probe+0x8c>
		ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8005fa0:	f06f 0506 	mvn.w	r5, #6
	return ret;
 8005fa4:	e7d8      	b.n	8005f58 <HTS221_0_Probe+0x8c>
 8005fa6:	bf00      	nop
 8005fa8:	0800de05 	.word	0x0800de05
 8005fac:	0800de09 	.word	0x0800de09
 8005fb0:	0800de55 	.word	0x0800de55
 8005fb4:	0800de29 	.word	0x0800de29
 8005fb8:	0800de81 	.word	0x0800de81
 8005fbc:	2000247c 	.word	0x2000247c
 8005fc0:	20002454 	.word	0x20002454
 8005fc4:	200034ec 	.word	0x200034ec
 8005fc8:	200011c0 	.word	0x200011c0
 8005fcc:	2000245c 	.word	0x2000245c
 8005fd0:	200011e4 	.word	0x200011e4
 8005fd4:	20002464 	.word	0x20002464
 8005fd8:	200011d0 	.word	0x200011d0

08005fdc <LPS22HB_0_Probe>:
 * @param  Functions Environmental sensor functions. Could be :
 *         - ENV_TEMPERATURE and/or ENV_PRESSURE
 * @retval BSP status
 */
static int32_t LPS22HB_0_Probe(uint32_t Functions)
{
 8005fdc:	b570      	push	{r4, r5, r6, lr}
 8005fde:	b08c      	sub	sp, #48	; 0x30
 8005fe0:	4604      	mov	r4, r0
	int32_t ret = BSP_ERROR_NONE;
	static LPS22HB_Object_t lps22hb_obj_0;
	LPS22HB_Capabilities_t cap;

	/* Configure the pressure driver */
	io_ctx.BusType = LPS22HB_I2C_BUS; /* I2C */
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	9307      	str	r3, [sp, #28]
	io_ctx.Address = LPS22HB_I2C_ADD_H;
 8005fe6:	23bb      	movs	r3, #187	; 0xbb
 8005fe8:	f88d 3020 	strb.w	r3, [sp, #32]
	io_ctx.Init = IKS01A2_I2C_Init;
 8005fec:	4b32      	ldr	r3, [pc, #200]	; (80060b8 <LPS22HB_0_Probe+0xdc>)
 8005fee:	9305      	str	r3, [sp, #20]
	io_ctx.DeInit = IKS01A2_I2C_DeInit;
 8005ff0:	4b32      	ldr	r3, [pc, #200]	; (80060bc <LPS22HB_0_Probe+0xe0>)
 8005ff2:	9306      	str	r3, [sp, #24]
	io_ctx.ReadReg = IKS01A2_I2C_ReadReg;
 8005ff4:	4b32      	ldr	r3, [pc, #200]	; (80060c0 <LPS22HB_0_Probe+0xe4>)
 8005ff6:	930a      	str	r3, [sp, #40]	; 0x28
	io_ctx.WriteReg = IKS01A2_I2C_WriteReg;
 8005ff8:	4b32      	ldr	r3, [pc, #200]	; (80060c4 <LPS22HB_0_Probe+0xe8>)
 8005ffa:	9309      	str	r3, [sp, #36]	; 0x24
	io_ctx.GetTick = IKS01A2_GetTick;
 8005ffc:	4b32      	ldr	r3, [pc, #200]	; (80060c8 <LPS22HB_0_Probe+0xec>)
 8005ffe:	930b      	str	r3, [sp, #44]	; 0x2c

	if (LPS22HB_RegisterBusIO(&lps22hb_obj_0, &io_ctx) != LPS22HB_OK) {
 8006000:	a905      	add	r1, sp, #20
 8006002:	4832      	ldr	r0, [pc, #200]	; (80060cc <LPS22HB_0_Probe+0xf0>)
 8006004:	f7fc fa30 	bl	8002468 <LPS22HB_RegisterBusIO>
 8006008:	2800      	cmp	r0, #0
 800600a:	d14b      	bne.n	80060a4 <LPS22HB_0_Probe+0xc8>
		ret = BSP_ERROR_UNKNOWN_COMPONENT;
	}else if (LPS22HB_ReadID(&lps22hb_obj_0, &id) != LPS22HB_OK) {
 800600c:	f10d 0113 	add.w	r1, sp, #19
 8006010:	482e      	ldr	r0, [pc, #184]	; (80060cc <LPS22HB_0_Probe+0xf0>)
 8006012:	f7fc f8df 	bl	80021d4 <LPS22HB_ReadID>
 8006016:	4605      	mov	r5, r0
 8006018:	2800      	cmp	r0, #0
 800601a:	d146      	bne.n	80060aa <LPS22HB_0_Probe+0xce>
		ret = BSP_ERROR_UNKNOWN_COMPONENT;
	}else if (id != LPS22HB_ID) {
 800601c:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8006020:	2bb1      	cmp	r3, #177	; 0xb1
 8006022:	d145      	bne.n	80060b0 <LPS22HB_0_Probe+0xd4>
		ret = BSP_ERROR_UNKNOWN_COMPONENT;
	}else {
		(void)LPS22HB_GetCapabilities(&lps22hb_obj_0, &cap);
 8006024:	4e29      	ldr	r6, [pc, #164]	; (80060cc <LPS22HB_0_Probe+0xf0>)
 8006026:	4669      	mov	r1, sp
 8006028:	4630      	mov	r0, r6
 800602a:	f7fb ffd3 	bl	8001fd4 <LPS22HB_GetCapabilities>

		EnvCtx[IKS01A2_LPS22HB_0].Functions = ((uint32_t)cap.Temperature) | ((uint32_t)cap.Pressure << 1) | ((
 800602e:	f89d 2000 	ldrb.w	r2, [sp]
 8006032:	f89d 3001 	ldrb.w	r3, [sp, #1]
 8006036:	ea42 0343 	orr.w	r3, r2, r3, lsl #1
															     uint32_t)cap.Humidity << 2);
 800603a:	f89d 1002 	ldrb.w	r1, [sp, #2]
		EnvCtx[IKS01A2_LPS22HB_0].Functions = ((uint32_t)cap.Temperature) | ((uint32_t)cap.Pressure << 1) | ((
 800603e:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
 8006042:	4923      	ldr	r1, [pc, #140]	; (80060d0 <LPS22HB_0_Probe+0xf4>)
 8006044:	604b      	str	r3, [r1, #4]

		EnvCompObj[IKS01A2_LPS22HB_0] = &lps22hb_obj_0;
 8006046:	4b23      	ldr	r3, [pc, #140]	; (80060d4 <LPS22HB_0_Probe+0xf8>)
 8006048:	605e      	str	r6, [r3, #4]
		/* The second cast (void *) is added to bypass Misra R11.3 rule */
		EnvDrv[IKS01A2_LPS22HB_0] = (ENV_SENSOR_CommonDrv_t *)(void *)&LPS22HB_COMMON_Driver;
 800604a:	4923      	ldr	r1, [pc, #140]	; (80060d8 <LPS22HB_0_Probe+0xfc>)
 800604c:	4b23      	ldr	r3, [pc, #140]	; (80060dc <LPS22HB_0_Probe+0x100>)
 800604e:	6059      	str	r1, [r3, #4]

		if (((Functions & ENV_TEMPERATURE) == ENV_TEMPERATURE) && (cap.Temperature == 1U)) {
 8006050:	f014 0f01 	tst.w	r4, #1
 8006054:	d001      	beq.n	800605a <LPS22HB_0_Probe+0x7e>
 8006056:	2a01      	cmp	r2, #1
 8006058:	d009      	beq.n	800606e <LPS22HB_0_Probe+0x92>
				ret = BSP_ERROR_COMPONENT_FAILURE;
			}else {
				ret = BSP_ERROR_NONE;
			}
		}
		if (((Functions & ENV_PRESSURE) == ENV_PRESSURE) && (cap.Pressure == 1U)) {
 800605a:	f014 0f02 	tst.w	r4, #2
 800605e:	d003      	beq.n	8006068 <LPS22HB_0_Probe+0x8c>
 8006060:	f89d 3001 	ldrb.w	r3, [sp, #1]
 8006064:	2b01      	cmp	r3, #1
 8006066:	d00e      	beq.n	8006086 <LPS22HB_0_Probe+0xaa>
				ret = BSP_ERROR_NONE;
			}
		}
	}
	return ret;
}
 8006068:	4628      	mov	r0, r5
 800606a:	b00c      	add	sp, #48	; 0x30
 800606c:	bd70      	pop	{r4, r5, r6, pc}
			EnvFuncDrv[IKS01A2_LPS22HB_0][FunctionIndex[ENV_TEMPERATURE]] = (ENV_SENSOR_FuncDrv_t *)(void *)&LPS22HB_TEMP_Driver;
 800606e:	4a1c      	ldr	r2, [pc, #112]	; (80060e0 <LPS22HB_0_Probe+0x104>)
 8006070:	4b1c      	ldr	r3, [pc, #112]	; (80060e4 <LPS22HB_0_Probe+0x108>)
 8006072:	60da      	str	r2, [r3, #12]
			if (EnvDrv[IKS01A2_LPS22HB_0]->Init(EnvCompObj[IKS01A2_LPS22HB_0]) != LPS22HB_OK) {
 8006074:	680b      	ldr	r3, [r1, #0]
 8006076:	4630      	mov	r0, r6
 8006078:	4798      	blx	r3
 800607a:	4605      	mov	r5, r0
 800607c:	2800      	cmp	r0, #0
 800607e:	d0ec      	beq.n	800605a <LPS22HB_0_Probe+0x7e>
				ret = BSP_ERROR_COMPONENT_FAILURE;
 8006080:	f06f 0504 	mvn.w	r5, #4
 8006084:	e7e9      	b.n	800605a <LPS22HB_0_Probe+0x7e>
			EnvFuncDrv[IKS01A2_LPS22HB_0][FunctionIndex[ENV_PRESSURE]] = (ENV_SENSOR_FuncDrv_t *)(void *)&LPS22HB_PRESS_Driver;
 8006086:	4a18      	ldr	r2, [pc, #96]	; (80060e8 <LPS22HB_0_Probe+0x10c>)
 8006088:	4b16      	ldr	r3, [pc, #88]	; (80060e4 <LPS22HB_0_Probe+0x108>)
 800608a:	611a      	str	r2, [r3, #16]
			if (EnvDrv[IKS01A2_LPS22HB_0]->Init(EnvCompObj[IKS01A2_LPS22HB_0]) != LPS22HB_OK) {
 800608c:	4b13      	ldr	r3, [pc, #76]	; (80060dc <LPS22HB_0_Probe+0x100>)
 800608e:	685b      	ldr	r3, [r3, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	4a10      	ldr	r2, [pc, #64]	; (80060d4 <LPS22HB_0_Probe+0xf8>)
 8006094:	6850      	ldr	r0, [r2, #4]
 8006096:	4798      	blx	r3
 8006098:	4605      	mov	r5, r0
 800609a:	2800      	cmp	r0, #0
 800609c:	d0e4      	beq.n	8006068 <LPS22HB_0_Probe+0x8c>
				ret = BSP_ERROR_COMPONENT_FAILURE;
 800609e:	f06f 0504 	mvn.w	r5, #4
 80060a2:	e7e1      	b.n	8006068 <LPS22HB_0_Probe+0x8c>
		ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80060a4:	f06f 0506 	mvn.w	r5, #6
 80060a8:	e7de      	b.n	8006068 <LPS22HB_0_Probe+0x8c>
		ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80060aa:	f06f 0506 	mvn.w	r5, #6
 80060ae:	e7db      	b.n	8006068 <LPS22HB_0_Probe+0x8c>
		ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80060b0:	f06f 0506 	mvn.w	r5, #6
	return ret;
 80060b4:	e7d8      	b.n	8006068 <LPS22HB_0_Probe+0x8c>
 80060b6:	bf00      	nop
 80060b8:	0800de05 	.word	0x0800de05
 80060bc:	0800de09 	.word	0x0800de09
 80060c0:	0800de55 	.word	0x0800de55
 80060c4:	0800de29 	.word	0x0800de29
 80060c8:	0800de81 	.word	0x0800de81
 80060cc:	200024a8 	.word	0x200024a8
 80060d0:	20002454 	.word	0x20002454
 80060d4:	200034ec 	.word	0x200034ec
 80060d8:	2000135c 	.word	0x2000135c
 80060dc:	2000245c 	.word	0x2000245c
 80060e0:	20001380 	.word	0x20001380
 80060e4:	20002464 	.word	0x20002464
 80060e8:	2000136c 	.word	0x2000136c

080060ec <IKS01A2_ENV_SENSOR_Init>:
{
 80060ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80060f0:	b085      	sub	sp, #20
 80060f2:	460f      	mov	r7, r1
	switch (Instance) {
 80060f4:	4606      	mov	r6, r0
 80060f6:	b158      	cbz	r0, 8006110 <IKS01A2_ENV_SENSOR_Init+0x24>
 80060f8:	2801      	cmp	r0, #1
 80060fa:	d030      	beq.n	800615e <IKS01A2_ENV_SENSOR_Init+0x72>
	uint32_t component_functions = 0;
 80060fc:	f04f 0900 	mov.w	r9, #0
		ret = BSP_ERROR_WRONG_PARAM;
 8006100:	f06f 0801 	mvn.w	r8, #1
	if (ret != BSP_ERROR_NONE) {
 8006104:	f1b8 0f00 	cmp.w	r8, #0
 8006108:	d16f      	bne.n	80061ea <IKS01A2_ENV_SENSOR_Init+0xfe>
 800610a:	2400      	movs	r4, #0
 800610c:	2501      	movs	r5, #1
 800610e:	e04f      	b.n	80061b0 <IKS01A2_ENV_SENSOR_Init+0xc4>
		if (HTS221_0_Probe(Functions) != BSP_ERROR_NONE) {
 8006110:	4608      	mov	r0, r1
 8006112:	f7ff fedb 	bl	8005ecc <HTS221_0_Probe>
 8006116:	2800      	cmp	r0, #0
 8006118:	d165      	bne.n	80061e6 <IKS01A2_ENV_SENSOR_Init+0xfa>
		if (EnvDrv[Instance]->GetCapabilities(EnvCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE) {
 800611a:	4b3a      	ldr	r3, [pc, #232]	; (8006204 <IKS01A2_ENV_SENSOR_Init+0x118>)
 800611c:	f853 3026 	ldr.w	r3, [r3, r6, lsl #2]
 8006120:	68db      	ldr	r3, [r3, #12]
 8006122:	4669      	mov	r1, sp
 8006124:	4a38      	ldr	r2, [pc, #224]	; (8006208 <IKS01A2_ENV_SENSOR_Init+0x11c>)
 8006126:	f852 0026 	ldr.w	r0, [r2, r6, lsl #2]
 800612a:	4798      	blx	r3
 800612c:	4680      	mov	r8, r0
 800612e:	2800      	cmp	r0, #0
 8006130:	d15f      	bne.n	80061f2 <IKS01A2_ENV_SENSOR_Init+0x106>
		if (cap.Temperature == 1U) {
 8006132:	f89d 3000 	ldrb.w	r3, [sp]
 8006136:	2b01      	cmp	r3, #1
 8006138:	d00b      	beq.n	8006152 <IKS01A2_ENV_SENSOR_Init+0x66>
	uint32_t component_functions = 0;
 800613a:	46b1      	mov	r9, r6
		if (cap.Humidity == 1U) {
 800613c:	f89d 3002 	ldrb.w	r3, [sp, #2]
 8006140:	2b01      	cmp	r3, #1
 8006142:	d009      	beq.n	8006158 <IKS01A2_ENV_SENSOR_Init+0x6c>
		if (cap.Pressure == 1U) {
 8006144:	f89d 3001 	ldrb.w	r3, [sp, #1]
 8006148:	2b01      	cmp	r3, #1
 800614a:	d1db      	bne.n	8006104 <IKS01A2_ENV_SENSOR_Init+0x18>
			component_functions |= ENV_PRESSURE;
 800614c:	f049 0902 	orr.w	r9, r9, #2
 8006150:	e7d8      	b.n	8006104 <IKS01A2_ENV_SENSOR_Init+0x18>
			component_functions |= ENV_TEMPERATURE;
 8006152:	f04f 0901 	mov.w	r9, #1
 8006156:	e7f1      	b.n	800613c <IKS01A2_ENV_SENSOR_Init+0x50>
			component_functions |= ENV_HUMIDITY;
 8006158:	f049 0904 	orr.w	r9, r9, #4
 800615c:	e7f2      	b.n	8006144 <IKS01A2_ENV_SENSOR_Init+0x58>
		if (LPS22HB_0_Probe(Functions) != BSP_ERROR_NONE) {
 800615e:	4608      	mov	r0, r1
 8006160:	f7ff ff3c 	bl	8005fdc <LPS22HB_0_Probe>
 8006164:	2800      	cmp	r0, #0
 8006166:	d147      	bne.n	80061f8 <IKS01A2_ENV_SENSOR_Init+0x10c>
		if (EnvDrv[Instance]->GetCapabilities(EnvCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE) {
 8006168:	4b26      	ldr	r3, [pc, #152]	; (8006204 <IKS01A2_ENV_SENSOR_Init+0x118>)
 800616a:	f853 3026 	ldr.w	r3, [r3, r6, lsl #2]
 800616e:	68db      	ldr	r3, [r3, #12]
 8006170:	4669      	mov	r1, sp
 8006172:	4a25      	ldr	r2, [pc, #148]	; (8006208 <IKS01A2_ENV_SENSOR_Init+0x11c>)
 8006174:	f852 0026 	ldr.w	r0, [r2, r6, lsl #2]
 8006178:	4798      	blx	r3
 800617a:	4680      	mov	r8, r0
 800617c:	2800      	cmp	r0, #0
 800617e:	d13e      	bne.n	80061fe <IKS01A2_ENV_SENSOR_Init+0x112>
		if (cap.Temperature == 1U) {
 8006180:	f89d 3000 	ldrb.w	r3, [sp]
 8006184:	2b01      	cmp	r3, #1
 8006186:	d00c      	beq.n	80061a2 <IKS01A2_ENV_SENSOR_Init+0xb6>
	uint32_t component_functions = 0;
 8006188:	f04f 0900 	mov.w	r9, #0
		if (cap.Humidity == 1U) {
 800618c:	f89d 3002 	ldrb.w	r3, [sp, #2]
 8006190:	2b01      	cmp	r3, #1
 8006192:	d008      	beq.n	80061a6 <IKS01A2_ENV_SENSOR_Init+0xba>
		if (cap.Pressure == 1U) {
 8006194:	f89d 3001 	ldrb.w	r3, [sp, #1]
 8006198:	2b01      	cmp	r3, #1
 800619a:	d1b3      	bne.n	8006104 <IKS01A2_ENV_SENSOR_Init+0x18>
			component_functions |= ENV_PRESSURE;
 800619c:	f049 0902 	orr.w	r9, r9, #2
 80061a0:	e7b0      	b.n	8006104 <IKS01A2_ENV_SENSOR_Init+0x18>
			component_functions |= ENV_TEMPERATURE;
 80061a2:	46b1      	mov	r9, r6
 80061a4:	e7f2      	b.n	800618c <IKS01A2_ENV_SENSOR_Init+0xa0>
			component_functions |= ENV_HUMIDITY;
 80061a6:	f049 0904 	orr.w	r9, r9, #4
 80061aa:	e7f3      	b.n	8006194 <IKS01A2_ENV_SENSOR_Init+0xa8>
		function = function << 1;
 80061ac:	006d      	lsls	r5, r5, #1
	for (i = 0; i < IKS01A2_ENV_FUNCTIONS_NBR; i++) {
 80061ae:	3401      	adds	r4, #1
 80061b0:	2c02      	cmp	r4, #2
 80061b2:	d81a      	bhi.n	80061ea <IKS01A2_ENV_SENSOR_Init+0xfe>
		if (((Functions & function) == function) && ((component_functions & function) == function)) {
 80061b4:	ea35 0307 	bics.w	r3, r5, r7
 80061b8:	d1f8      	bne.n	80061ac <IKS01A2_ENV_SENSOR_Init+0xc0>
 80061ba:	ea35 0309 	bics.w	r3, r5, r9
 80061be:	d1f5      	bne.n	80061ac <IKS01A2_ENV_SENSOR_Init+0xc0>
			if (EnvFuncDrv[Instance][FunctionIndex[function]]->Enable(EnvCompObj[Instance]) != BSP_ERROR_NONE) {
 80061c0:	4b12      	ldr	r3, [pc, #72]	; (800620c <IKS01A2_ENV_SENSOR_Init+0x120>)
 80061c2:	f853 2025 	ldr.w	r2, [r3, r5, lsl #2]
 80061c6:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 80061ca:	4413      	add	r3, r2
 80061cc:	4a10      	ldr	r2, [pc, #64]	; (8006210 <IKS01A2_ENV_SENSOR_Init+0x124>)
 80061ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	4a0c      	ldr	r2, [pc, #48]	; (8006208 <IKS01A2_ENV_SENSOR_Init+0x11c>)
 80061d6:	f852 0026 	ldr.w	r0, [r2, r6, lsl #2]
 80061da:	4798      	blx	r3
 80061dc:	2800      	cmp	r0, #0
 80061de:	d0e5      	beq.n	80061ac <IKS01A2_ENV_SENSOR_Init+0xc0>
				return BSP_ERROR_COMPONENT_FAILURE;
 80061e0:	f06f 0804 	mvn.w	r8, #4
 80061e4:	e001      	b.n	80061ea <IKS01A2_ENV_SENSOR_Init+0xfe>
			return BSP_ERROR_NO_INIT;
 80061e6:	f04f 38ff 	mov.w	r8, #4294967295
}
 80061ea:	4640      	mov	r0, r8
 80061ec:	b005      	add	sp, #20
 80061ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			return BSP_ERROR_UNKNOWN_COMPONENT;
 80061f2:	f06f 0806 	mvn.w	r8, #6
 80061f6:	e7f8      	b.n	80061ea <IKS01A2_ENV_SENSOR_Init+0xfe>
			return BSP_ERROR_NO_INIT;
 80061f8:	f04f 38ff 	mov.w	r8, #4294967295
 80061fc:	e7f5      	b.n	80061ea <IKS01A2_ENV_SENSOR_Init+0xfe>
			return BSP_ERROR_UNKNOWN_COMPONENT;
 80061fe:	f06f 0806 	mvn.w	r8, #6
 8006202:	e7f2      	b.n	80061ea <IKS01A2_ENV_SENSOR_Init+0xfe>
 8006204:	2000245c 	.word	0x2000245c
 8006208:	200034ec 	.word	0x200034ec
 800620c:	08020074 	.word	0x08020074
 8006210:	20002464 	.word	0x20002464

08006214 <IKS01A2_ENV_SENSOR_GetCapabilities>:
{
 8006214:	b508      	push	{r3, lr}
	if (Instance >= IKS01A2_ENV_INSTANCES_NBR) {
 8006216:	2801      	cmp	r0, #1
 8006218:	d80e      	bhi.n	8006238 <IKS01A2_ENV_SENSOR_GetCapabilities+0x24>
	}else if (EnvDrv[Instance]->GetCapabilities(EnvCompObj[Instance], Capabilities) != BSP_ERROR_NONE) {
 800621a:	4b09      	ldr	r3, [pc, #36]	; (8006240 <IKS01A2_ENV_SENSOR_GetCapabilities+0x2c>)
 800621c:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8006220:	68db      	ldr	r3, [r3, #12]
 8006222:	4a08      	ldr	r2, [pc, #32]	; (8006244 <IKS01A2_ENV_SENSOR_GetCapabilities+0x30>)
 8006224:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8006228:	4798      	blx	r3
 800622a:	4603      	mov	r3, r0
 800622c:	b908      	cbnz	r0, 8006232 <IKS01A2_ENV_SENSOR_GetCapabilities+0x1e>
}
 800622e:	4618      	mov	r0, r3
 8006230:	bd08      	pop	{r3, pc}
		ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8006232:	f06f 0306 	mvn.w	r3, #6
 8006236:	e7fa      	b.n	800622e <IKS01A2_ENV_SENSOR_GetCapabilities+0x1a>
		ret = BSP_ERROR_WRONG_PARAM;
 8006238:	f06f 0301 	mvn.w	r3, #1
	return ret;
 800623c:	e7f7      	b.n	800622e <IKS01A2_ENV_SENSOR_GetCapabilities+0x1a>
 800623e:	bf00      	nop
 8006240:	2000245c 	.word	0x2000245c
 8006244:	200034ec 	.word	0x200034ec

08006248 <IKS01A2_ENV_SENSOR_Enable>:
{
 8006248:	b508      	push	{r3, lr}
	if (Instance >= IKS01A2_ENV_INSTANCES_NBR) {
 800624a:	2801      	cmp	r0, #1
 800624c:	d81a      	bhi.n	8006284 <IKS01A2_ENV_SENSOR_Enable+0x3c>
		if ((EnvCtx[Instance].Functions & Function) == Function) {
 800624e:	4b10      	ldr	r3, [pc, #64]	; (8006290 <IKS01A2_ENV_SENSOR_Enable+0x48>)
 8006250:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8006254:	ea31 0303 	bics.w	r3, r1, r3
 8006258:	d117      	bne.n	800628a <IKS01A2_ENV_SENSOR_Enable+0x42>
			if (EnvFuncDrv[Instance][FunctionIndex[Function]]->Enable(EnvCompObj[Instance]) != BSP_ERROR_NONE) {
 800625a:	4b0e      	ldr	r3, [pc, #56]	; (8006294 <IKS01A2_ENV_SENSOR_Enable+0x4c>)
 800625c:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
 8006260:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 8006264:	4413      	add	r3, r2
 8006266:	4a0c      	ldr	r2, [pc, #48]	; (8006298 <IKS01A2_ENV_SENSOR_Enable+0x50>)
 8006268:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4a0b      	ldr	r2, [pc, #44]	; (800629c <IKS01A2_ENV_SENSOR_Enable+0x54>)
 8006270:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8006274:	4798      	blx	r3
 8006276:	4603      	mov	r3, r0
 8006278:	b908      	cbnz	r0, 800627e <IKS01A2_ENV_SENSOR_Enable+0x36>
}
 800627a:	4618      	mov	r0, r3
 800627c:	bd08      	pop	{r3, pc}
				ret = BSP_ERROR_COMPONENT_FAILURE;
 800627e:	f06f 0304 	mvn.w	r3, #4
 8006282:	e7fa      	b.n	800627a <IKS01A2_ENV_SENSOR_Enable+0x32>
		ret = BSP_ERROR_WRONG_PARAM;
 8006284:	f06f 0301 	mvn.w	r3, #1
 8006288:	e7f7      	b.n	800627a <IKS01A2_ENV_SENSOR_Enable+0x32>
			ret = BSP_ERROR_WRONG_PARAM;
 800628a:	f06f 0301 	mvn.w	r3, #1
	return ret;
 800628e:	e7f4      	b.n	800627a <IKS01A2_ENV_SENSOR_Enable+0x32>
 8006290:	20002454 	.word	0x20002454
 8006294:	08020074 	.word	0x08020074
 8006298:	20002464 	.word	0x20002464
 800629c:	200034ec 	.word	0x200034ec

080062a0 <IKS01A2_ENV_SENSOR_SetOutputDataRate>:
{
 80062a0:	b508      	push	{r3, lr}
	if (Instance >= IKS01A2_ENV_INSTANCES_NBR) {
 80062a2:	2801      	cmp	r0, #1
 80062a4:	d81a      	bhi.n	80062dc <IKS01A2_ENV_SENSOR_SetOutputDataRate+0x3c>
		if ((EnvCtx[Instance].Functions & Function) == Function) {
 80062a6:	4b10      	ldr	r3, [pc, #64]	; (80062e8 <IKS01A2_ENV_SENSOR_SetOutputDataRate+0x48>)
 80062a8:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80062ac:	ea31 0303 	bics.w	r3, r1, r3
 80062b0:	d117      	bne.n	80062e2 <IKS01A2_ENV_SENSOR_SetOutputDataRate+0x42>
			if (EnvFuncDrv[Instance][FunctionIndex[Function]]->SetOutputDataRate(EnvCompObj[Instance], Odr) != BSP_ERROR_NONE) {
 80062b2:	4b0e      	ldr	r3, [pc, #56]	; (80062ec <IKS01A2_ENV_SENSOR_SetOutputDataRate+0x4c>)
 80062b4:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
 80062b8:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 80062bc:	4413      	add	r3, r2
 80062be:	4a0c      	ldr	r2, [pc, #48]	; (80062f0 <IKS01A2_ENV_SENSOR_SetOutputDataRate+0x50>)
 80062c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80062c4:	68db      	ldr	r3, [r3, #12]
 80062c6:	4a0b      	ldr	r2, [pc, #44]	; (80062f4 <IKS01A2_ENV_SENSOR_SetOutputDataRate+0x54>)
 80062c8:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 80062cc:	4798      	blx	r3
 80062ce:	4603      	mov	r3, r0
 80062d0:	b908      	cbnz	r0, 80062d6 <IKS01A2_ENV_SENSOR_SetOutputDataRate+0x36>
}
 80062d2:	4618      	mov	r0, r3
 80062d4:	bd08      	pop	{r3, pc}
				ret = BSP_ERROR_COMPONENT_FAILURE;
 80062d6:	f06f 0304 	mvn.w	r3, #4
 80062da:	e7fa      	b.n	80062d2 <IKS01A2_ENV_SENSOR_SetOutputDataRate+0x32>
		ret = BSP_ERROR_WRONG_PARAM;
 80062dc:	f06f 0301 	mvn.w	r3, #1
 80062e0:	e7f7      	b.n	80062d2 <IKS01A2_ENV_SENSOR_SetOutputDataRate+0x32>
			ret = BSP_ERROR_WRONG_PARAM;
 80062e2:	f06f 0301 	mvn.w	r3, #1
	return ret;
 80062e6:	e7f4      	b.n	80062d2 <IKS01A2_ENV_SENSOR_SetOutputDataRate+0x32>
 80062e8:	20002454 	.word	0x20002454
 80062ec:	08020074 	.word	0x08020074
 80062f0:	20002464 	.word	0x20002464
 80062f4:	200034ec 	.word	0x200034ec

080062f8 <IKS01A2_ENV_SENSOR_GetValue>:
{
 80062f8:	b508      	push	{r3, lr}
	if (Instance >= IKS01A2_ENV_INSTANCES_NBR) {
 80062fa:	2801      	cmp	r0, #1
 80062fc:	d81c      	bhi.n	8006338 <IKS01A2_ENV_SENSOR_GetValue+0x40>
		if ((EnvCtx[Instance].Functions & Function) == Function) {
 80062fe:	4b11      	ldr	r3, [pc, #68]	; (8006344 <IKS01A2_ENV_SENSOR_GetValue+0x4c>)
 8006300:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8006304:	ea31 0303 	bics.w	r3, r1, r3
 8006308:	d119      	bne.n	800633e <IKS01A2_ENV_SENSOR_GetValue+0x46>
 800630a:	460b      	mov	r3, r1
			if (EnvFuncDrv[Instance][FunctionIndex[Function]]->GetValue(EnvCompObj[Instance], Value) != BSP_ERROR_NONE) {
 800630c:	490e      	ldr	r1, [pc, #56]	; (8006348 <IKS01A2_ENV_SENSOR_GetValue+0x50>)
 800630e:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8006312:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 8006316:	440b      	add	r3, r1
 8006318:	490c      	ldr	r1, [pc, #48]	; (800634c <IKS01A2_ENV_SENSOR_GetValue+0x54>)
 800631a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800631e:	691b      	ldr	r3, [r3, #16]
 8006320:	4611      	mov	r1, r2
 8006322:	4a0b      	ldr	r2, [pc, #44]	; (8006350 <IKS01A2_ENV_SENSOR_GetValue+0x58>)
 8006324:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8006328:	4798      	blx	r3
 800632a:	4603      	mov	r3, r0
 800632c:	b908      	cbnz	r0, 8006332 <IKS01A2_ENV_SENSOR_GetValue+0x3a>
}
 800632e:	4618      	mov	r0, r3
 8006330:	bd08      	pop	{r3, pc}
				ret = BSP_ERROR_COMPONENT_FAILURE;
 8006332:	f06f 0304 	mvn.w	r3, #4
 8006336:	e7fa      	b.n	800632e <IKS01A2_ENV_SENSOR_GetValue+0x36>
		ret = BSP_ERROR_WRONG_PARAM;
 8006338:	f06f 0301 	mvn.w	r3, #1
 800633c:	e7f7      	b.n	800632e <IKS01A2_ENV_SENSOR_GetValue+0x36>
			ret = BSP_ERROR_WRONG_PARAM;
 800633e:	f06f 0301 	mvn.w	r3, #1
	return ret;
 8006342:	e7f4      	b.n	800632e <IKS01A2_ENV_SENSOR_GetValue+0x36>
 8006344:	20002454 	.word	0x20002454
 8006348:	08020074 	.word	0x08020074
 800634c:	20002464 	.word	0x20002464
 8006350:	200034ec 	.word	0x200034ec

08006354 <LSM6DSL_0_Probe>:
/**
 * @brief  Register Bus IOs for instance 0 if component ID is OK
 * @retval BSP status
 */
static int32_t LSM6DSL_0_Probe(uint32_t Functions)
{
 8006354:	b570      	push	{r4, r5, r6, lr}
 8006356:	b090      	sub	sp, #64	; 0x40
 8006358:	4604      	mov	r4, r0
	static LSM6DSL_Object_t lsm6dsl_obj_0;
	LSM6DSL_Capabilities_t cap;
	int32_t ret = BSP_ERROR_NONE;

	/* Configure the accelero driver */
	io_ctx.BusType = LSM6DSL_I2C_BUS; /* I2C */
 800635a:	2300      	movs	r3, #0
 800635c:	930b      	str	r3, [sp, #44]	; 0x2c
	io_ctx.Address = LSM6DSL_I2C_ADD_H;
 800635e:	23d7      	movs	r3, #215	; 0xd7
 8006360:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
	io_ctx.Init = IKS01A2_I2C_Init;
 8006364:	4b32      	ldr	r3, [pc, #200]	; (8006430 <LSM6DSL_0_Probe+0xdc>)
 8006366:	9309      	str	r3, [sp, #36]	; 0x24
	io_ctx.DeInit = IKS01A2_I2C_DeInit;
 8006368:	4b32      	ldr	r3, [pc, #200]	; (8006434 <LSM6DSL_0_Probe+0xe0>)
 800636a:	930a      	str	r3, [sp, #40]	; 0x28
	io_ctx.ReadReg = IKS01A2_I2C_ReadReg;
 800636c:	4b32      	ldr	r3, [pc, #200]	; (8006438 <LSM6DSL_0_Probe+0xe4>)
 800636e:	930e      	str	r3, [sp, #56]	; 0x38
	io_ctx.WriteReg = IKS01A2_I2C_WriteReg;
 8006370:	4b32      	ldr	r3, [pc, #200]	; (800643c <LSM6DSL_0_Probe+0xe8>)
 8006372:	930d      	str	r3, [sp, #52]	; 0x34
	io_ctx.GetTick = IKS01A2_GetTick;
 8006374:	4b32      	ldr	r3, [pc, #200]	; (8006440 <LSM6DSL_0_Probe+0xec>)
 8006376:	930f      	str	r3, [sp, #60]	; 0x3c

	if (LSM6DSL_RegisterBusIO(&lsm6dsl_obj_0, &io_ctx) != LSM6DSL_OK) {
 8006378:	a909      	add	r1, sp, #36	; 0x24
 800637a:	4832      	ldr	r0, [pc, #200]	; (8006444 <LSM6DSL_0_Probe+0xf0>)
 800637c:	f7fd fd08 	bl	8003d90 <LSM6DSL_RegisterBusIO>
 8006380:	2800      	cmp	r0, #0
 8006382:	d14b      	bne.n	800641c <LSM6DSL_0_Probe+0xc8>
		ret = BSP_ERROR_UNKNOWN_COMPONENT;
	}else if (LSM6DSL_ReadID(&lsm6dsl_obj_0, &id) != LSM6DSL_OK) {
 8006384:	f10d 0123 	add.w	r1, sp, #35	; 0x23
 8006388:	482e      	ldr	r0, [pc, #184]	; (8006444 <LSM6DSL_0_Probe+0xf0>)
 800638a:	f7fd fa76 	bl	800387a <LSM6DSL_ReadID>
 800638e:	4605      	mov	r5, r0
 8006390:	2800      	cmp	r0, #0
 8006392:	d146      	bne.n	8006422 <LSM6DSL_0_Probe+0xce>
		ret = BSP_ERROR_UNKNOWN_COMPONENT;
	}else if (id != LSM6DSL_ID) {
 8006394:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006398:	2b6a      	cmp	r3, #106	; 0x6a
 800639a:	d145      	bne.n	8006428 <LSM6DSL_0_Probe+0xd4>
		ret = BSP_ERROR_UNKNOWN_COMPONENT;
	}else {
		(void)LSM6DSL_GetCapabilities(&lsm6dsl_obj_0, &cap);
 800639c:	4e29      	ldr	r6, [pc, #164]	; (8006444 <LSM6DSL_0_Probe+0xf0>)
 800639e:	a901      	add	r1, sp, #4
 80063a0:	4630      	mov	r0, r6
 80063a2:	f7fc ffe7 	bl	8003374 <LSM6DSL_GetCapabilities>
		MotionCtx[IKS01A2_LSM6DSL_0].Functions = ((uint32_t)cap.Gyro) | ((uint32_t)cap.Acc << 1) | ((uint32_t)cap.Magneto << 2);
 80063a6:	f89d 2005 	ldrb.w	r2, [sp, #5]
 80063aa:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80063ae:	ea42 0343 	orr.w	r3, r2, r3, lsl #1
 80063b2:	f89d 1006 	ldrb.w	r1, [sp, #6]
 80063b6:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
 80063ba:	4923      	ldr	r1, [pc, #140]	; (8006448 <LSM6DSL_0_Probe+0xf4>)
 80063bc:	600b      	str	r3, [r1, #0]

		MotionCompObj[IKS01A2_LSM6DSL_0] = &lsm6dsl_obj_0;
 80063be:	4b23      	ldr	r3, [pc, #140]	; (800644c <LSM6DSL_0_Probe+0xf8>)
 80063c0:	601e      	str	r6, [r3, #0]
		/* The second cast (void *) is added to bypass Misra R11.3 rule */
		MotionDrv[IKS01A2_LSM6DSL_0] = (MOTION_SENSOR_CommonDrv_t *)(void *)&LSM6DSL_COMMON_Driver;
 80063c2:	4923      	ldr	r1, [pc, #140]	; (8006450 <LSM6DSL_0_Probe+0xfc>)
 80063c4:	4b23      	ldr	r3, [pc, #140]	; (8006454 <LSM6DSL_0_Probe+0x100>)
 80063c6:	6019      	str	r1, [r3, #0]

		if (((Functions & MOTION_GYRO) == MOTION_GYRO) && (cap.Gyro == 1U)) {
 80063c8:	f014 0f01 	tst.w	r4, #1
 80063cc:	d001      	beq.n	80063d2 <LSM6DSL_0_Probe+0x7e>
 80063ce:	2a01      	cmp	r2, #1
 80063d0:	d009      	beq.n	80063e6 <LSM6DSL_0_Probe+0x92>
				ret = BSP_ERROR_COMPONENT_FAILURE;
			}else {
				ret = BSP_ERROR_NONE;
			}
		}
		if (((Functions & MOTION_ACCELERO) == MOTION_ACCELERO) && (cap.Acc == 1U)) {
 80063d2:	f014 0f02 	tst.w	r4, #2
 80063d6:	d003      	beq.n	80063e0 <LSM6DSL_0_Probe+0x8c>
 80063d8:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80063dc:	2b01      	cmp	r3, #1
 80063de:	d00e      	beq.n	80063fe <LSM6DSL_0_Probe+0xaa>
				ret = BSP_ERROR_NONE;
			}
		}
	}
	return ret;
}
 80063e0:	4628      	mov	r0, r5
 80063e2:	b010      	add	sp, #64	; 0x40
 80063e4:	bd70      	pop	{r4, r5, r6, pc}
			MotionFuncDrv[IKS01A2_LSM6DSL_0][FunctionIndex[MOTION_GYRO]] = (MOTION_SENSOR_FuncDrv_t *)(void *)&LSM6DSL_GYRO_Driver;
 80063e6:	4a1c      	ldr	r2, [pc, #112]	; (8006458 <LSM6DSL_0_Probe+0x104>)
 80063e8:	4b1c      	ldr	r3, [pc, #112]	; (800645c <LSM6DSL_0_Probe+0x108>)
 80063ea:	601a      	str	r2, [r3, #0]
			if (MotionDrv[IKS01A2_LSM6DSL_0]->Init(MotionCompObj[IKS01A2_LSM6DSL_0]) != LSM6DSL_OK) {
 80063ec:	680b      	ldr	r3, [r1, #0]
 80063ee:	4630      	mov	r0, r6
 80063f0:	4798      	blx	r3
 80063f2:	4605      	mov	r5, r0
 80063f4:	2800      	cmp	r0, #0
 80063f6:	d0ec      	beq.n	80063d2 <LSM6DSL_0_Probe+0x7e>
				ret = BSP_ERROR_COMPONENT_FAILURE;
 80063f8:	f06f 0504 	mvn.w	r5, #4
 80063fc:	e7e9      	b.n	80063d2 <LSM6DSL_0_Probe+0x7e>
			MotionFuncDrv[IKS01A2_LSM6DSL_0][FunctionIndex[MOTION_ACCELERO]] = (MOTION_SENSOR_FuncDrv_t *)(
 80063fe:	4a18      	ldr	r2, [pc, #96]	; (8006460 <LSM6DSL_0_Probe+0x10c>)
 8006400:	4b16      	ldr	r3, [pc, #88]	; (800645c <LSM6DSL_0_Probe+0x108>)
 8006402:	605a      	str	r2, [r3, #4]
			if (MotionDrv[IKS01A2_LSM6DSL_0]->Init(MotionCompObj[IKS01A2_LSM6DSL_0]) != LSM6DSL_OK) {
 8006404:	4b13      	ldr	r3, [pc, #76]	; (8006454 <LSM6DSL_0_Probe+0x100>)
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	4a10      	ldr	r2, [pc, #64]	; (800644c <LSM6DSL_0_Probe+0xf8>)
 800640c:	6810      	ldr	r0, [r2, #0]
 800640e:	4798      	blx	r3
 8006410:	4605      	mov	r5, r0
 8006412:	2800      	cmp	r0, #0
 8006414:	d0e4      	beq.n	80063e0 <LSM6DSL_0_Probe+0x8c>
				ret = BSP_ERROR_COMPONENT_FAILURE;
 8006416:	f06f 0504 	mvn.w	r5, #4
 800641a:	e7e1      	b.n	80063e0 <LSM6DSL_0_Probe+0x8c>
		ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800641c:	f06f 0506 	mvn.w	r5, #6
 8006420:	e7de      	b.n	80063e0 <LSM6DSL_0_Probe+0x8c>
		ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8006422:	f06f 0506 	mvn.w	r5, #6
 8006426:	e7db      	b.n	80063e0 <LSM6DSL_0_Probe+0x8c>
		ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8006428:	f06f 0506 	mvn.w	r5, #6
	return ret;
 800642c:	e7d8      	b.n	80063e0 <LSM6DSL_0_Probe+0x8c>
 800642e:	bf00      	nop
 8006430:	0800de05 	.word	0x0800de05
 8006434:	0800de09 	.word	0x0800de09
 8006438:	0800de55 	.word	0x0800de55
 800643c:	0800de29 	.word	0x0800de29
 8006440:	0800de81 	.word	0x0800de81
 8006444:	20002568 	.word	0x20002568
 8006448:	200024d4 	.word	0x200024d4
 800644c:	200034f4 	.word	0x200034f4
 8006450:	20001420 	.word	0x20001420
 8006454:	200024e0 	.word	0x200024e0
 8006458:	20001430 	.word	0x20001430
 800645c:	200024ec 	.word	0x200024ec
 8006460:	200013fc 	.word	0x200013fc

08006464 <LSM303AGR_ACC_0_Probe>:
/**
 * @brief  Register Bus IOs for instance 1 if component ID is OK
 * @retval error status
 */
static int32_t LSM303AGR_ACC_0_Probe(uint32_t Functions)
{
 8006464:	b570      	push	{r4, r5, r6, lr}
 8006466:	b090      	sub	sp, #64	; 0x40
 8006468:	4606      	mov	r6, r0
	static LSM303AGR_ACC_Object_t lsm303agr_acc_obj_0;
	LSM303AGR_Capabilities_t cap;
	int32_t ret = BSP_ERROR_NONE;

	/* Configure the accelero driver */
	io_ctx.BusType = LSM303AGR_I2C_BUS; /* I2C */
 800646a:	2300      	movs	r3, #0
 800646c:	930b      	str	r3, [sp, #44]	; 0x2c
	io_ctx.Address = LSM303AGR_I2C_ADD_XL;
 800646e:	2333      	movs	r3, #51	; 0x33
 8006470:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
	io_ctx.Init = IKS01A2_I2C_Init;
 8006474:	4b27      	ldr	r3, [pc, #156]	; (8006514 <LSM303AGR_ACC_0_Probe+0xb0>)
 8006476:	9309      	str	r3, [sp, #36]	; 0x24
	io_ctx.DeInit = IKS01A2_I2C_DeInit;
 8006478:	4b27      	ldr	r3, [pc, #156]	; (8006518 <LSM303AGR_ACC_0_Probe+0xb4>)
 800647a:	930a      	str	r3, [sp, #40]	; 0x28
	io_ctx.ReadReg = IKS01A2_I2C_ReadReg;
 800647c:	4b27      	ldr	r3, [pc, #156]	; (800651c <LSM303AGR_ACC_0_Probe+0xb8>)
 800647e:	930e      	str	r3, [sp, #56]	; 0x38
	io_ctx.WriteReg = IKS01A2_I2C_WriteReg;
 8006480:	4b27      	ldr	r3, [pc, #156]	; (8006520 <LSM303AGR_ACC_0_Probe+0xbc>)
 8006482:	930d      	str	r3, [sp, #52]	; 0x34
	io_ctx.GetTick = IKS01A2_GetTick;
 8006484:	4b27      	ldr	r3, [pc, #156]	; (8006524 <LSM303AGR_ACC_0_Probe+0xc0>)
 8006486:	930f      	str	r3, [sp, #60]	; 0x3c

	if (LSM303AGR_ACC_RegisterBusIO(&lsm303agr_acc_obj_0, &io_ctx) != LSM303AGR_OK) {
 8006488:	a909      	add	r1, sp, #36	; 0x24
 800648a:	4827      	ldr	r0, [pc, #156]	; (8006528 <LSM303AGR_ACC_0_Probe+0xc4>)
 800648c:	f7fc fdb2 	bl	8002ff4 <LSM303AGR_ACC_RegisterBusIO>
 8006490:	2800      	cmp	r0, #0
 8006492:	d135      	bne.n	8006500 <LSM303AGR_ACC_0_Probe+0x9c>
		ret = BSP_ERROR_UNKNOWN_COMPONENT;
	}else if (LSM303AGR_ACC_ReadID(&lsm303agr_acc_obj_0, &id) != LSM303AGR_OK) {
 8006494:	f10d 0123 	add.w	r1, sp, #35	; 0x23
 8006498:	4823      	ldr	r0, [pc, #140]	; (8006528 <LSM303AGR_ACC_0_Probe+0xc4>)
 800649a:	f7fc fa55 	bl	8002948 <LSM303AGR_ACC_ReadID>
 800649e:	4604      	mov	r4, r0
 80064a0:	2800      	cmp	r0, #0
 80064a2:	d130      	bne.n	8006506 <LSM303AGR_ACC_0_Probe+0xa2>
		ret = BSP_ERROR_UNKNOWN_COMPONENT;
	}else if (id != (uint8_t)LSM303AGR_ID_XL) {
 80064a4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80064a8:	2b33      	cmp	r3, #51	; 0x33
 80064aa:	d12f      	bne.n	800650c <LSM303AGR_ACC_0_Probe+0xa8>
		ret = BSP_ERROR_UNKNOWN_COMPONENT;
	}else {
		(void)LSM303AGR_ACC_GetCapabilities(&lsm303agr_acc_obj_0, &cap);
 80064ac:	4d1e      	ldr	r5, [pc, #120]	; (8006528 <LSM303AGR_ACC_0_Probe+0xc4>)
 80064ae:	a901      	add	r1, sp, #4
 80064b0:	4628      	mov	r0, r5
 80064b2:	f7fc f8eb 	bl	800268c <LSM303AGR_ACC_GetCapabilities>
		MotionCtx[IKS01A2_LSM303AGR_ACC_0].Functions = ((uint32_t)cap.Gyro) | ((uint32_t)cap.Acc << 1) | ((
 80064b6:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80064ba:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80064be:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
															  uint32_t)cap.Magneto << 2);
 80064c2:	f89d 1006 	ldrb.w	r1, [sp, #6]
		MotionCtx[IKS01A2_LSM303AGR_ACC_0].Functions = ((uint32_t)cap.Gyro) | ((uint32_t)cap.Acc << 1) | ((
 80064c6:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
 80064ca:	4918      	ldr	r1, [pc, #96]	; (800652c <LSM303AGR_ACC_0_Probe+0xc8>)
 80064cc:	604b      	str	r3, [r1, #4]

		MotionCompObj[IKS01A2_LSM303AGR_ACC_0] = &lsm303agr_acc_obj_0;
 80064ce:	4b18      	ldr	r3, [pc, #96]	; (8006530 <LSM303AGR_ACC_0_Probe+0xcc>)
 80064d0:	605d      	str	r5, [r3, #4]
		/* The second cast (void *) is added to bypass Misra R11.3 rule */
		MotionDrv[IKS01A2_LSM303AGR_ACC_0] = (MOTION_SENSOR_CommonDrv_t *)(void *)&LSM303AGR_ACC_COMMON_Driver;
 80064d2:	4918      	ldr	r1, [pc, #96]	; (8006534 <LSM303AGR_ACC_0_Probe+0xd0>)
 80064d4:	4b18      	ldr	r3, [pc, #96]	; (8006538 <LSM303AGR_ACC_0_Probe+0xd4>)
 80064d6:	6059      	str	r1, [r3, #4]

		if (((Functions & MOTION_ACCELERO) == MOTION_ACCELERO) && (cap.Acc == 1U)) {
 80064d8:	f016 0f02 	tst.w	r6, #2
 80064dc:	d001      	beq.n	80064e2 <LSM303AGR_ACC_0_Probe+0x7e>
 80064de:	2a01      	cmp	r2, #1
 80064e0:	d002      	beq.n	80064e8 <LSM303AGR_ACC_0_Probe+0x84>
			}
		}
	}

	return ret;
}
 80064e2:	4620      	mov	r0, r4
 80064e4:	b010      	add	sp, #64	; 0x40
 80064e6:	bd70      	pop	{r4, r5, r6, pc}
			MotionFuncDrv[IKS01A2_LSM303AGR_ACC_0][FunctionIndex[MOTION_ACCELERO]] = (MOTION_SENSOR_FuncDrv_t *)(
 80064e8:	4a14      	ldr	r2, [pc, #80]	; (800653c <LSM303AGR_ACC_0_Probe+0xd8>)
 80064ea:	4b15      	ldr	r3, [pc, #84]	; (8006540 <LSM303AGR_ACC_0_Probe+0xdc>)
 80064ec:	611a      	str	r2, [r3, #16]
			if (MotionDrv[IKS01A2_LSM303AGR_ACC_0]->Init(MotionCompObj[IKS01A2_LSM303AGR_ACC_0]) != LSM303AGR_OK) {
 80064ee:	680b      	ldr	r3, [r1, #0]
 80064f0:	4628      	mov	r0, r5
 80064f2:	4798      	blx	r3
 80064f4:	4604      	mov	r4, r0
 80064f6:	2800      	cmp	r0, #0
 80064f8:	d0f3      	beq.n	80064e2 <LSM303AGR_ACC_0_Probe+0x7e>
				ret = BSP_ERROR_COMPONENT_FAILURE;
 80064fa:	f06f 0404 	mvn.w	r4, #4
 80064fe:	e7f0      	b.n	80064e2 <LSM303AGR_ACC_0_Probe+0x7e>
		ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8006500:	f06f 0406 	mvn.w	r4, #6
 8006504:	e7ed      	b.n	80064e2 <LSM303AGR_ACC_0_Probe+0x7e>
		ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8006506:	f06f 0406 	mvn.w	r4, #6
 800650a:	e7ea      	b.n	80064e2 <LSM303AGR_ACC_0_Probe+0x7e>
		ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800650c:	f06f 0406 	mvn.w	r4, #6
	return ret;
 8006510:	e7e7      	b.n	80064e2 <LSM303AGR_ACC_0_Probe+0x7e>
 8006512:	bf00      	nop
 8006514:	0800de05 	.word	0x0800de05
 8006518:	0800de09 	.word	0x0800de09
 800651c:	0800de55 	.word	0x0800de55
 8006520:	0800de29 	.word	0x0800de29
 8006524:	0800de81 	.word	0x0800de81
 8006528:	20002510 	.word	0x20002510
 800652c:	200024d4 	.word	0x200024d4
 8006530:	200034f4 	.word	0x200034f4
 8006534:	20001394 	.word	0x20001394
 8006538:	200024e0 	.word	0x200024e0
 800653c:	200013a4 	.word	0x200013a4
 8006540:	200024ec 	.word	0x200024ec

08006544 <LSM303AGR_MAG_0_Probe>:
/**
 * @brief  Register Bus IOs for instance 1 if component ID is OK
 * @retval error status
 */
static int32_t LSM303AGR_MAG_0_Probe(uint32_t Functions)
{
 8006544:	b570      	push	{r4, r5, r6, lr}
 8006546:	b090      	sub	sp, #64	; 0x40
 8006548:	4606      	mov	r6, r0
	static LSM303AGR_MAG_Object_t lsm303agr_mag_obj_0;
	LSM303AGR_Capabilities_t cap;
	int32_t ret = BSP_ERROR_NONE;

	/* Configure the magneto driver */
	io_ctx.BusType = LSM303AGR_I2C_BUS; /* I2C */
 800654a:	2300      	movs	r3, #0
 800654c:	930b      	str	r3, [sp, #44]	; 0x2c
	io_ctx.Address = LSM303AGR_I2C_ADD_MG;
 800654e:	233d      	movs	r3, #61	; 0x3d
 8006550:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
	io_ctx.Init = IKS01A2_I2C_Init;
 8006554:	4b27      	ldr	r3, [pc, #156]	; (80065f4 <LSM303AGR_MAG_0_Probe+0xb0>)
 8006556:	9309      	str	r3, [sp, #36]	; 0x24
	io_ctx.DeInit = IKS01A2_I2C_DeInit;
 8006558:	4b27      	ldr	r3, [pc, #156]	; (80065f8 <LSM303AGR_MAG_0_Probe+0xb4>)
 800655a:	930a      	str	r3, [sp, #40]	; 0x28
	io_ctx.ReadReg = IKS01A2_I2C_ReadReg;
 800655c:	4b27      	ldr	r3, [pc, #156]	; (80065fc <LSM303AGR_MAG_0_Probe+0xb8>)
 800655e:	930e      	str	r3, [sp, #56]	; 0x38
	io_ctx.WriteReg = IKS01A2_I2C_WriteReg;
 8006560:	4b27      	ldr	r3, [pc, #156]	; (8006600 <LSM303AGR_MAG_0_Probe+0xbc>)
 8006562:	930d      	str	r3, [sp, #52]	; 0x34
	io_ctx.GetTick = IKS01A2_GetTick;
 8006564:	4b27      	ldr	r3, [pc, #156]	; (8006604 <LSM303AGR_MAG_0_Probe+0xc0>)
 8006566:	930f      	str	r3, [sp, #60]	; 0x3c

	if (LSM303AGR_MAG_RegisterBusIO(&lsm303agr_mag_obj_0, &io_ctx) != LSM303AGR_OK) {
 8006568:	a909      	add	r1, sp, #36	; 0x24
 800656a:	4827      	ldr	r0, [pc, #156]	; (8006608 <LSM303AGR_MAG_0_Probe+0xc4>)
 800656c:	f7fc fd80 	bl	8003070 <LSM303AGR_MAG_RegisterBusIO>
 8006570:	2800      	cmp	r0, #0
 8006572:	d135      	bne.n	80065e0 <LSM303AGR_MAG_0_Probe+0x9c>
		ret = BSP_ERROR_UNKNOWN_COMPONENT;
	}else if (LSM303AGR_MAG_ReadID(&lsm303agr_mag_obj_0, &id) != LSM303AGR_OK) {
 8006574:	f10d 0123 	add.w	r1, sp, #35	; 0x23
 8006578:	4823      	ldr	r0, [pc, #140]	; (8006608 <LSM303AGR_MAG_0_Probe+0xc4>)
 800657a:	f7fc fc9d 	bl	8002eb8 <LSM303AGR_MAG_ReadID>
 800657e:	4604      	mov	r4, r0
 8006580:	2800      	cmp	r0, #0
 8006582:	d130      	bne.n	80065e6 <LSM303AGR_MAG_0_Probe+0xa2>
		ret = BSP_ERROR_UNKNOWN_COMPONENT;
	}else if (id != (uint8_t)LSM303AGR_ID_MG) {
 8006584:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006588:	2b40      	cmp	r3, #64	; 0x40
 800658a:	d12f      	bne.n	80065ec <LSM303AGR_MAG_0_Probe+0xa8>
		ret = BSP_ERROR_UNKNOWN_COMPONENT;
	}else {
		(void)LSM303AGR_MAG_GetCapabilities(&lsm303agr_mag_obj_0, &cap);
 800658c:	4d1e      	ldr	r5, [pc, #120]	; (8006608 <LSM303AGR_MAG_0_Probe+0xc4>)
 800658e:	a901      	add	r1, sp, #4
 8006590:	4628      	mov	r0, r5
 8006592:	f7fc f88d 	bl	80026b0 <LSM303AGR_MAG_GetCapabilities>
		MotionCtx[IKS01A2_LSM303AGR_MAG_0].Functions = ((uint32_t)cap.Gyro) | ((uint32_t)cap.Acc << 1) | ((
 8006596:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800659a:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800659e:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
															  uint32_t)cap.Magneto << 2);
 80065a2:	f89d 2006 	ldrb.w	r2, [sp, #6]
		MotionCtx[IKS01A2_LSM303AGR_MAG_0].Functions = ((uint32_t)cap.Gyro) | ((uint32_t)cap.Acc << 1) | ((
 80065a6:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
 80065aa:	4918      	ldr	r1, [pc, #96]	; (800660c <LSM303AGR_MAG_0_Probe+0xc8>)
 80065ac:	608b      	str	r3, [r1, #8]

		MotionCompObj[IKS01A2_LSM303AGR_MAG_0] = &lsm303agr_mag_obj_0;
 80065ae:	4b18      	ldr	r3, [pc, #96]	; (8006610 <LSM303AGR_MAG_0_Probe+0xcc>)
 80065b0:	609d      	str	r5, [r3, #8]
		/* The second cast (void *) is added to bypass Misra R11.3 rule */
		MotionDrv[IKS01A2_LSM303AGR_MAG_0] = (MOTION_SENSOR_CommonDrv_t *)(void *)&LSM303AGR_MAG_COMMON_Driver;
 80065b2:	4918      	ldr	r1, [pc, #96]	; (8006614 <LSM303AGR_MAG_0_Probe+0xd0>)
 80065b4:	4b18      	ldr	r3, [pc, #96]	; (8006618 <LSM303AGR_MAG_0_Probe+0xd4>)
 80065b6:	6099      	str	r1, [r3, #8]

		if (((Functions & MOTION_MAGNETO) == MOTION_MAGNETO) && (cap.Magneto == 1U)) {
 80065b8:	f016 0f04 	tst.w	r6, #4
 80065bc:	d001      	beq.n	80065c2 <LSM303AGR_MAG_0_Probe+0x7e>
 80065be:	2a01      	cmp	r2, #1
 80065c0:	d002      	beq.n	80065c8 <LSM303AGR_MAG_0_Probe+0x84>
			}
		}
	}

	return ret;
}
 80065c2:	4620      	mov	r0, r4
 80065c4:	b010      	add	sp, #64	; 0x40
 80065c6:	bd70      	pop	{r4, r5, r6, pc}
			MotionFuncDrv[IKS01A2_LSM303AGR_MAG_0][FunctionIndex[MOTION_MAGNETO]] = (MOTION_SENSOR_FuncDrv_t *)(
 80065c8:	4a14      	ldr	r2, [pc, #80]	; (800661c <LSM303AGR_MAG_0_Probe+0xd8>)
 80065ca:	4b15      	ldr	r3, [pc, #84]	; (8006620 <LSM303AGR_MAG_0_Probe+0xdc>)
 80065cc:	621a      	str	r2, [r3, #32]
			if (MotionDrv[IKS01A2_LSM303AGR_MAG_0]->Init(MotionCompObj[IKS01A2_LSM303AGR_MAG_0]) != LSM303AGR_OK) {
 80065ce:	680b      	ldr	r3, [r1, #0]
 80065d0:	4628      	mov	r0, r5
 80065d2:	4798      	blx	r3
 80065d4:	4604      	mov	r4, r0
 80065d6:	2800      	cmp	r0, #0
 80065d8:	d0f3      	beq.n	80065c2 <LSM303AGR_MAG_0_Probe+0x7e>
				ret = BSP_ERROR_COMPONENT_FAILURE;
 80065da:	f06f 0404 	mvn.w	r4, #4
 80065de:	e7f0      	b.n	80065c2 <LSM303AGR_MAG_0_Probe+0x7e>
		ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80065e0:	f06f 0406 	mvn.w	r4, #6
 80065e4:	e7ed      	b.n	80065c2 <LSM303AGR_MAG_0_Probe+0x7e>
		ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80065e6:	f06f 0406 	mvn.w	r4, #6
 80065ea:	e7ea      	b.n	80065c2 <LSM303AGR_MAG_0_Probe+0x7e>
		ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80065ec:	f06f 0406 	mvn.w	r4, #6
	return ret;
 80065f0:	e7e7      	b.n	80065c2 <LSM303AGR_MAG_0_Probe+0x7e>
 80065f2:	bf00      	nop
 80065f4:	0800de05 	.word	0x0800de05
 80065f8:	0800de09 	.word	0x0800de09
 80065fc:	0800de55 	.word	0x0800de55
 8006600:	0800de29 	.word	0x0800de29
 8006604:	0800de81 	.word	0x0800de81
 8006608:	2000253c 	.word	0x2000253c
 800660c:	200024d4 	.word	0x200024d4
 8006610:	200034f4 	.word	0x200034f4
 8006614:	200013c8 	.word	0x200013c8
 8006618:	200024e0 	.word	0x200024e0
 800661c:	200013d8 	.word	0x200013d8
 8006620:	200024ec 	.word	0x200024ec

08006624 <IKS01A2_MOTION_SENSOR_Init>:
{
 8006624:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006628:	b089      	sub	sp, #36	; 0x24
 800662a:	4606      	mov	r6, r0
 800662c:	460f      	mov	r7, r1
	switch (Instance) {
 800662e:	2801      	cmp	r0, #1
 8006630:	d036      	beq.n	80066a0 <IKS01A2_MOTION_SENSOR_Init+0x7c>
 8006632:	b160      	cbz	r0, 800664e <IKS01A2_MOTION_SENSOR_Init+0x2a>
 8006634:	2802      	cmp	r0, #2
 8006636:	d05b      	beq.n	80066f0 <IKS01A2_MOTION_SENSOR_Init+0xcc>
	uint32_t component_functions = 0;
 8006638:	f04f 0900 	mov.w	r9, #0
		ret = BSP_ERROR_WRONG_PARAM;
 800663c:	f06f 0801 	mvn.w	r8, #1
	if (ret != BSP_ERROR_NONE) {
 8006640:	f1b8 0f00 	cmp.w	r8, #0
 8006644:	f040 809a 	bne.w	800677c <IKS01A2_MOTION_SENSOR_Init+0x158>
 8006648:	2400      	movs	r4, #0
 800664a:	2501      	movs	r5, #1
 800664c:	e079      	b.n	8006742 <IKS01A2_MOTION_SENSOR_Init+0x11e>
		if (LSM6DSL_0_Probe(Functions) != BSP_ERROR_NONE) {
 800664e:	4608      	mov	r0, r1
 8006650:	f7ff fe80 	bl	8006354 <LSM6DSL_0_Probe>
 8006654:	2800      	cmp	r0, #0
 8006656:	f040 808f 	bne.w	8006778 <IKS01A2_MOTION_SENSOR_Init+0x154>
		if (MotionDrv[Instance]->GetCapabilities(MotionCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE) {
 800665a:	4b52      	ldr	r3, [pc, #328]	; (80067a4 <IKS01A2_MOTION_SENSOR_Init+0x180>)
 800665c:	f853 3026 	ldr.w	r3, [r3, r6, lsl #2]
 8006660:	68db      	ldr	r3, [r3, #12]
 8006662:	a901      	add	r1, sp, #4
 8006664:	4a50      	ldr	r2, [pc, #320]	; (80067a8 <IKS01A2_MOTION_SENSOR_Init+0x184>)
 8006666:	f852 0026 	ldr.w	r0, [r2, r6, lsl #2]
 800666a:	4798      	blx	r3
 800666c:	4680      	mov	r8, r0
 800666e:	2800      	cmp	r0, #0
 8006670:	f040 8088 	bne.w	8006784 <IKS01A2_MOTION_SENSOR_Init+0x160>
		if (cap.Acc == 1U) {
 8006674:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8006678:	2b01      	cmp	r3, #1
 800667a:	d00b      	beq.n	8006694 <IKS01A2_MOTION_SENSOR_Init+0x70>
	uint32_t component_functions = 0;
 800667c:	46b1      	mov	r9, r6
		if (cap.Gyro == 1U) {
 800667e:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8006682:	2b01      	cmp	r3, #1
 8006684:	d009      	beq.n	800669a <IKS01A2_MOTION_SENSOR_Init+0x76>
		if (cap.Magneto == 1U) {
 8006686:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800668a:	2b01      	cmp	r3, #1
 800668c:	d1d8      	bne.n	8006640 <IKS01A2_MOTION_SENSOR_Init+0x1c>
			component_functions |= MOTION_MAGNETO;
 800668e:	f049 0904 	orr.w	r9, r9, #4
 8006692:	e7d5      	b.n	8006640 <IKS01A2_MOTION_SENSOR_Init+0x1c>
			component_functions |= MOTION_ACCELERO;
 8006694:	f04f 0902 	mov.w	r9, #2
 8006698:	e7f1      	b.n	800667e <IKS01A2_MOTION_SENSOR_Init+0x5a>
			component_functions |= MOTION_GYRO;
 800669a:	f049 0901 	orr.w	r9, r9, #1
 800669e:	e7f2      	b.n	8006686 <IKS01A2_MOTION_SENSOR_Init+0x62>
		if (LSM303AGR_ACC_0_Probe(Functions) != BSP_ERROR_NONE) {
 80066a0:	4608      	mov	r0, r1
 80066a2:	f7ff fedf 	bl	8006464 <LSM303AGR_ACC_0_Probe>
 80066a6:	2800      	cmp	r0, #0
 80066a8:	d16f      	bne.n	800678a <IKS01A2_MOTION_SENSOR_Init+0x166>
		if (MotionDrv[Instance]->GetCapabilities(MotionCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE) {
 80066aa:	4b3e      	ldr	r3, [pc, #248]	; (80067a4 <IKS01A2_MOTION_SENSOR_Init+0x180>)
 80066ac:	f853 3026 	ldr.w	r3, [r3, r6, lsl #2]
 80066b0:	68db      	ldr	r3, [r3, #12]
 80066b2:	a901      	add	r1, sp, #4
 80066b4:	4a3c      	ldr	r2, [pc, #240]	; (80067a8 <IKS01A2_MOTION_SENSOR_Init+0x184>)
 80066b6:	f852 0026 	ldr.w	r0, [r2, r6, lsl #2]
 80066ba:	4798      	blx	r3
 80066bc:	4680      	mov	r8, r0
 80066be:	2800      	cmp	r0, #0
 80066c0:	d166      	bne.n	8006790 <IKS01A2_MOTION_SENSOR_Init+0x16c>
		if (cap.Acc == 1U) {
 80066c2:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80066c6:	2b01      	cmp	r3, #1
 80066c8:	d00c      	beq.n	80066e4 <IKS01A2_MOTION_SENSOR_Init+0xc0>
	uint32_t component_functions = 0;
 80066ca:	f04f 0900 	mov.w	r9, #0
		if (cap.Gyro == 1U) {
 80066ce:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80066d2:	2b01      	cmp	r3, #1
 80066d4:	d009      	beq.n	80066ea <IKS01A2_MOTION_SENSOR_Init+0xc6>
		if (cap.Magneto == 1U) {
 80066d6:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80066da:	2b01      	cmp	r3, #1
 80066dc:	d1b0      	bne.n	8006640 <IKS01A2_MOTION_SENSOR_Init+0x1c>
			component_functions |= MOTION_MAGNETO;
 80066de:	f049 0904 	orr.w	r9, r9, #4
 80066e2:	e7ad      	b.n	8006640 <IKS01A2_MOTION_SENSOR_Init+0x1c>
			component_functions |= MOTION_ACCELERO;
 80066e4:	f04f 0902 	mov.w	r9, #2
 80066e8:	e7f1      	b.n	80066ce <IKS01A2_MOTION_SENSOR_Init+0xaa>
			component_functions |= MOTION_GYRO;
 80066ea:	f049 0901 	orr.w	r9, r9, #1
 80066ee:	e7f2      	b.n	80066d6 <IKS01A2_MOTION_SENSOR_Init+0xb2>
		if (LSM303AGR_MAG_0_Probe(Functions) != BSP_ERROR_NONE) {
 80066f0:	4608      	mov	r0, r1
 80066f2:	f7ff ff27 	bl	8006544 <LSM303AGR_MAG_0_Probe>
 80066f6:	2800      	cmp	r0, #0
 80066f8:	d14d      	bne.n	8006796 <IKS01A2_MOTION_SENSOR_Init+0x172>
		if (MotionDrv[Instance]->GetCapabilities(MotionCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE) {
 80066fa:	4b2a      	ldr	r3, [pc, #168]	; (80067a4 <IKS01A2_MOTION_SENSOR_Init+0x180>)
 80066fc:	f853 3026 	ldr.w	r3, [r3, r6, lsl #2]
 8006700:	68db      	ldr	r3, [r3, #12]
 8006702:	a901      	add	r1, sp, #4
 8006704:	4a28      	ldr	r2, [pc, #160]	; (80067a8 <IKS01A2_MOTION_SENSOR_Init+0x184>)
 8006706:	f852 0026 	ldr.w	r0, [r2, r6, lsl #2]
 800670a:	4798      	blx	r3
 800670c:	4680      	mov	r8, r0
 800670e:	2800      	cmp	r0, #0
 8006710:	d144      	bne.n	800679c <IKS01A2_MOTION_SENSOR_Init+0x178>
		if (cap.Acc == 1U) {
 8006712:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8006716:	2b01      	cmp	r3, #1
 8006718:	d00c      	beq.n	8006734 <IKS01A2_MOTION_SENSOR_Init+0x110>
	uint32_t component_functions = 0;
 800671a:	f04f 0900 	mov.w	r9, #0
		if (cap.Gyro == 1U) {
 800671e:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8006722:	2b01      	cmp	r3, #1
 8006724:	d008      	beq.n	8006738 <IKS01A2_MOTION_SENSOR_Init+0x114>
		if (cap.Magneto == 1U) {
 8006726:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800672a:	2b01      	cmp	r3, #1
 800672c:	d188      	bne.n	8006640 <IKS01A2_MOTION_SENSOR_Init+0x1c>
			component_functions |= MOTION_MAGNETO;
 800672e:	f049 0904 	orr.w	r9, r9, #4
 8006732:	e785      	b.n	8006640 <IKS01A2_MOTION_SENSOR_Init+0x1c>
			component_functions |= MOTION_ACCELERO;
 8006734:	46b1      	mov	r9, r6
 8006736:	e7f2      	b.n	800671e <IKS01A2_MOTION_SENSOR_Init+0xfa>
			component_functions |= MOTION_GYRO;
 8006738:	f049 0901 	orr.w	r9, r9, #1
 800673c:	e7f3      	b.n	8006726 <IKS01A2_MOTION_SENSOR_Init+0x102>
		function = function << 1;
 800673e:	006d      	lsls	r5, r5, #1
	for (i = 0; i < IKS01A2_MOTION_FUNCTIONS_NBR; i++) {
 8006740:	3401      	adds	r4, #1
 8006742:	2c02      	cmp	r4, #2
 8006744:	d81a      	bhi.n	800677c <IKS01A2_MOTION_SENSOR_Init+0x158>
		if (((Functions & function) == function) && ((component_functions & function) == function)) {
 8006746:	ea35 0307 	bics.w	r3, r5, r7
 800674a:	d1f8      	bne.n	800673e <IKS01A2_MOTION_SENSOR_Init+0x11a>
 800674c:	ea35 0309 	bics.w	r3, r5, r9
 8006750:	d1f5      	bne.n	800673e <IKS01A2_MOTION_SENSOR_Init+0x11a>
			if (MotionFuncDrv[Instance][FunctionIndex[function]]->Enable(MotionCompObj[Instance]) != BSP_ERROR_NONE) {
 8006752:	4b16      	ldr	r3, [pc, #88]	; (80067ac <IKS01A2_MOTION_SENSOR_Init+0x188>)
 8006754:	f853 2025 	ldr.w	r2, [r3, r5, lsl #2]
 8006758:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 800675c:	4413      	add	r3, r2
 800675e:	4a14      	ldr	r2, [pc, #80]	; (80067b0 <IKS01A2_MOTION_SENSOR_Init+0x18c>)
 8006760:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	4a10      	ldr	r2, [pc, #64]	; (80067a8 <IKS01A2_MOTION_SENSOR_Init+0x184>)
 8006768:	f852 0026 	ldr.w	r0, [r2, r6, lsl #2]
 800676c:	4798      	blx	r3
 800676e:	2800      	cmp	r0, #0
 8006770:	d0e5      	beq.n	800673e <IKS01A2_MOTION_SENSOR_Init+0x11a>
				return BSP_ERROR_COMPONENT_FAILURE;
 8006772:	f06f 0804 	mvn.w	r8, #4
 8006776:	e001      	b.n	800677c <IKS01A2_MOTION_SENSOR_Init+0x158>
			return BSP_ERROR_NO_INIT;
 8006778:	f04f 38ff 	mov.w	r8, #4294967295
}
 800677c:	4640      	mov	r0, r8
 800677e:	b009      	add	sp, #36	; 0x24
 8006780:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			return BSP_ERROR_UNKNOWN_COMPONENT;
 8006784:	f06f 0806 	mvn.w	r8, #6
 8006788:	e7f8      	b.n	800677c <IKS01A2_MOTION_SENSOR_Init+0x158>
			return BSP_ERROR_NO_INIT;
 800678a:	f04f 38ff 	mov.w	r8, #4294967295
 800678e:	e7f5      	b.n	800677c <IKS01A2_MOTION_SENSOR_Init+0x158>
			return BSP_ERROR_UNKNOWN_COMPONENT;
 8006790:	f06f 0806 	mvn.w	r8, #6
 8006794:	e7f2      	b.n	800677c <IKS01A2_MOTION_SENSOR_Init+0x158>
			return BSP_ERROR_NO_INIT;
 8006796:	f04f 38ff 	mov.w	r8, #4294967295
 800679a:	e7ef      	b.n	800677c <IKS01A2_MOTION_SENSOR_Init+0x158>
			return BSP_ERROR_UNKNOWN_COMPONENT;
 800679c:	f06f 0806 	mvn.w	r8, #6
 80067a0:	e7ec      	b.n	800677c <IKS01A2_MOTION_SENSOR_Init+0x158>
 80067a2:	bf00      	nop
 80067a4:	200024e0 	.word	0x200024e0
 80067a8:	200034f4 	.word	0x200034f4
 80067ac:	08020088 	.word	0x08020088
 80067b0:	200024ec 	.word	0x200024ec

080067b4 <IKS01A2_MOTION_SENSOR_GetCapabilities>:
{
 80067b4:	b508      	push	{r3, lr}
	if (Instance >= IKS01A2_MOTION_INSTANCES_NBR) {
 80067b6:	2802      	cmp	r0, #2
 80067b8:	d80e      	bhi.n	80067d8 <IKS01A2_MOTION_SENSOR_GetCapabilities+0x24>
	}else if (MotionDrv[Instance]->GetCapabilities(MotionCompObj[Instance], Capabilities) != BSP_ERROR_NONE) {
 80067ba:	4b09      	ldr	r3, [pc, #36]	; (80067e0 <IKS01A2_MOTION_SENSOR_GetCapabilities+0x2c>)
 80067bc:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80067c0:	68db      	ldr	r3, [r3, #12]
 80067c2:	4a08      	ldr	r2, [pc, #32]	; (80067e4 <IKS01A2_MOTION_SENSOR_GetCapabilities+0x30>)
 80067c4:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 80067c8:	4798      	blx	r3
 80067ca:	4603      	mov	r3, r0
 80067cc:	b908      	cbnz	r0, 80067d2 <IKS01A2_MOTION_SENSOR_GetCapabilities+0x1e>
}
 80067ce:	4618      	mov	r0, r3
 80067d0:	bd08      	pop	{r3, pc}
		ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80067d2:	f06f 0306 	mvn.w	r3, #6
 80067d6:	e7fa      	b.n	80067ce <IKS01A2_MOTION_SENSOR_GetCapabilities+0x1a>
		ret = BSP_ERROR_WRONG_PARAM;
 80067d8:	f06f 0301 	mvn.w	r3, #1
	return ret;
 80067dc:	e7f7      	b.n	80067ce <IKS01A2_MOTION_SENSOR_GetCapabilities+0x1a>
 80067de:	bf00      	nop
 80067e0:	200024e0 	.word	0x200024e0
 80067e4:	200034f4 	.word	0x200034f4

080067e8 <IKS01A2_MOTION_SENSOR_Enable>:
{
 80067e8:	b508      	push	{r3, lr}
	if (Instance >= IKS01A2_MOTION_INSTANCES_NBR) {
 80067ea:	2802      	cmp	r0, #2
 80067ec:	d81a      	bhi.n	8006824 <IKS01A2_MOTION_SENSOR_Enable+0x3c>
		if ((MotionCtx[Instance].Functions & Function) == Function) {
 80067ee:	4b10      	ldr	r3, [pc, #64]	; (8006830 <IKS01A2_MOTION_SENSOR_Enable+0x48>)
 80067f0:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80067f4:	ea31 0303 	bics.w	r3, r1, r3
 80067f8:	d117      	bne.n	800682a <IKS01A2_MOTION_SENSOR_Enable+0x42>
			if (MotionFuncDrv[Instance][FunctionIndex[Function]]->Enable(MotionCompObj[Instance]) != BSP_ERROR_NONE) {
 80067fa:	4b0e      	ldr	r3, [pc, #56]	; (8006834 <IKS01A2_MOTION_SENSOR_Enable+0x4c>)
 80067fc:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
 8006800:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 8006804:	4413      	add	r3, r2
 8006806:	4a0c      	ldr	r2, [pc, #48]	; (8006838 <IKS01A2_MOTION_SENSOR_Enable+0x50>)
 8006808:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	4a0b      	ldr	r2, [pc, #44]	; (800683c <IKS01A2_MOTION_SENSOR_Enable+0x54>)
 8006810:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8006814:	4798      	blx	r3
 8006816:	4603      	mov	r3, r0
 8006818:	b908      	cbnz	r0, 800681e <IKS01A2_MOTION_SENSOR_Enable+0x36>
}
 800681a:	4618      	mov	r0, r3
 800681c:	bd08      	pop	{r3, pc}
				ret = BSP_ERROR_COMPONENT_FAILURE;
 800681e:	f06f 0304 	mvn.w	r3, #4
 8006822:	e7fa      	b.n	800681a <IKS01A2_MOTION_SENSOR_Enable+0x32>
		ret = BSP_ERROR_WRONG_PARAM;
 8006824:	f06f 0301 	mvn.w	r3, #1
 8006828:	e7f7      	b.n	800681a <IKS01A2_MOTION_SENSOR_Enable+0x32>
			ret = BSP_ERROR_WRONG_PARAM;
 800682a:	f06f 0301 	mvn.w	r3, #1
	return ret;
 800682e:	e7f4      	b.n	800681a <IKS01A2_MOTION_SENSOR_Enable+0x32>
 8006830:	200024d4 	.word	0x200024d4
 8006834:	08020088 	.word	0x08020088
 8006838:	200024ec 	.word	0x200024ec
 800683c:	200034f4 	.word	0x200034f4

08006840 <IKS01A2_MOTION_SENSOR_GetAxes>:
{
 8006840:	b508      	push	{r3, lr}
	if (Instance >= IKS01A2_MOTION_INSTANCES_NBR) {
 8006842:	2802      	cmp	r0, #2
 8006844:	d81c      	bhi.n	8006880 <IKS01A2_MOTION_SENSOR_GetAxes+0x40>
		if ((MotionCtx[Instance].Functions & Function) == Function) {
 8006846:	4b11      	ldr	r3, [pc, #68]	; (800688c <IKS01A2_MOTION_SENSOR_GetAxes+0x4c>)
 8006848:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800684c:	ea31 0303 	bics.w	r3, r1, r3
 8006850:	d119      	bne.n	8006886 <IKS01A2_MOTION_SENSOR_GetAxes+0x46>
 8006852:	460b      	mov	r3, r1
			if (MotionFuncDrv[Instance][FunctionIndex[Function]]->GetAxes(MotionCompObj[Instance], Axes) != BSP_ERROR_NONE) {
 8006854:	490e      	ldr	r1, [pc, #56]	; (8006890 <IKS01A2_MOTION_SENSOR_GetAxes+0x50>)
 8006856:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800685a:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 800685e:	440b      	add	r3, r1
 8006860:	490c      	ldr	r1, [pc, #48]	; (8006894 <IKS01A2_MOTION_SENSOR_GetAxes+0x54>)
 8006862:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006866:	69db      	ldr	r3, [r3, #28]
 8006868:	4611      	mov	r1, r2
 800686a:	4a0b      	ldr	r2, [pc, #44]	; (8006898 <IKS01A2_MOTION_SENSOR_GetAxes+0x58>)
 800686c:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8006870:	4798      	blx	r3
 8006872:	4603      	mov	r3, r0
 8006874:	b908      	cbnz	r0, 800687a <IKS01A2_MOTION_SENSOR_GetAxes+0x3a>
}
 8006876:	4618      	mov	r0, r3
 8006878:	bd08      	pop	{r3, pc}
				ret = BSP_ERROR_COMPONENT_FAILURE;
 800687a:	f06f 0304 	mvn.w	r3, #4
 800687e:	e7fa      	b.n	8006876 <IKS01A2_MOTION_SENSOR_GetAxes+0x36>
		ret = BSP_ERROR_WRONG_PARAM;
 8006880:	f06f 0301 	mvn.w	r3, #1
 8006884:	e7f7      	b.n	8006876 <IKS01A2_MOTION_SENSOR_GetAxes+0x36>
			ret = BSP_ERROR_WRONG_PARAM;
 8006886:	f06f 0301 	mvn.w	r3, #1
	return ret;
 800688a:	e7f4      	b.n	8006876 <IKS01A2_MOTION_SENSOR_GetAxes+0x36>
 800688c:	200024d4 	.word	0x200024d4
 8006890:	08020088 	.word	0x08020088
 8006894:	200024ec 	.word	0x200024ec
 8006898:	200034f4 	.word	0x200034f4

0800689c <IKS01A2_MOTION_SENSOR_SetOutputDataRate>:
{
 800689c:	b508      	push	{r3, lr}
	if (Instance >= IKS01A2_MOTION_INSTANCES_NBR) {
 800689e:	2802      	cmp	r0, #2
 80068a0:	d81a      	bhi.n	80068d8 <IKS01A2_MOTION_SENSOR_SetOutputDataRate+0x3c>
		if ((MotionCtx[Instance].Functions & Function) == Function) {
 80068a2:	4b10      	ldr	r3, [pc, #64]	; (80068e4 <IKS01A2_MOTION_SENSOR_SetOutputDataRate+0x48>)
 80068a4:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80068a8:	ea31 0303 	bics.w	r3, r1, r3
 80068ac:	d117      	bne.n	80068de <IKS01A2_MOTION_SENSOR_SetOutputDataRate+0x42>
			if (MotionFuncDrv[Instance][FunctionIndex[Function]]->SetOutputDataRate(MotionCompObj[Instance], Odr) != BSP_ERROR_NONE) {
 80068ae:	4b0e      	ldr	r3, [pc, #56]	; (80068e8 <IKS01A2_MOTION_SENSOR_SetOutputDataRate+0x4c>)
 80068b0:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
 80068b4:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 80068b8:	4413      	add	r3, r2
 80068ba:	4a0c      	ldr	r2, [pc, #48]	; (80068ec <IKS01A2_MOTION_SENSOR_SetOutputDataRate+0x50>)
 80068bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80068c0:	691b      	ldr	r3, [r3, #16]
 80068c2:	4a0b      	ldr	r2, [pc, #44]	; (80068f0 <IKS01A2_MOTION_SENSOR_SetOutputDataRate+0x54>)
 80068c4:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 80068c8:	4798      	blx	r3
 80068ca:	4603      	mov	r3, r0
 80068cc:	b908      	cbnz	r0, 80068d2 <IKS01A2_MOTION_SENSOR_SetOutputDataRate+0x36>
}
 80068ce:	4618      	mov	r0, r3
 80068d0:	bd08      	pop	{r3, pc}
				ret = BSP_ERROR_COMPONENT_FAILURE;
 80068d2:	f06f 0304 	mvn.w	r3, #4
 80068d6:	e7fa      	b.n	80068ce <IKS01A2_MOTION_SENSOR_SetOutputDataRate+0x32>
		ret = BSP_ERROR_WRONG_PARAM;
 80068d8:	f06f 0301 	mvn.w	r3, #1
 80068dc:	e7f7      	b.n	80068ce <IKS01A2_MOTION_SENSOR_SetOutputDataRate+0x32>
			ret = BSP_ERROR_WRONG_PARAM;
 80068de:	f06f 0301 	mvn.w	r3, #1
	return ret;
 80068e2:	e7f4      	b.n	80068ce <IKS01A2_MOTION_SENSOR_SetOutputDataRate+0x32>
 80068e4:	200024d4 	.word	0x200024d4
 80068e8:	08020088 	.word	0x08020088
 80068ec:	200024ec 	.word	0x200024ec
 80068f0:	200034f4 	.word	0x200034f4

080068f4 <IKS01A2_MOTION_SENSOR_SetFullScale>:
{
 80068f4:	b508      	push	{r3, lr}
	if (Instance >= IKS01A2_MOTION_INSTANCES_NBR) {
 80068f6:	2802      	cmp	r0, #2
 80068f8:	d81c      	bhi.n	8006934 <IKS01A2_MOTION_SENSOR_SetFullScale+0x40>
		if ((MotionCtx[Instance].Functions & Function) == Function) {
 80068fa:	4b11      	ldr	r3, [pc, #68]	; (8006940 <IKS01A2_MOTION_SENSOR_SetFullScale+0x4c>)
 80068fc:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8006900:	ea31 0303 	bics.w	r3, r1, r3
 8006904:	d119      	bne.n	800693a <IKS01A2_MOTION_SENSOR_SetFullScale+0x46>
 8006906:	460b      	mov	r3, r1
			if (MotionFuncDrv[Instance][FunctionIndex[Function]]->SetFullScale(MotionCompObj[Instance],
 8006908:	490e      	ldr	r1, [pc, #56]	; (8006944 <IKS01A2_MOTION_SENSOR_SetFullScale+0x50>)
 800690a:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800690e:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 8006912:	440b      	add	r3, r1
 8006914:	490c      	ldr	r1, [pc, #48]	; (8006948 <IKS01A2_MOTION_SENSOR_SetFullScale+0x54>)
 8006916:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800691a:	699b      	ldr	r3, [r3, #24]
 800691c:	4611      	mov	r1, r2
 800691e:	4a0b      	ldr	r2, [pc, #44]	; (800694c <IKS01A2_MOTION_SENSOR_SetFullScale+0x58>)
 8006920:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8006924:	4798      	blx	r3
 8006926:	4603      	mov	r3, r0
 8006928:	b908      	cbnz	r0, 800692e <IKS01A2_MOTION_SENSOR_SetFullScale+0x3a>
}
 800692a:	4618      	mov	r0, r3
 800692c:	bd08      	pop	{r3, pc}
				ret = BSP_ERROR_COMPONENT_FAILURE;
 800692e:	f06f 0304 	mvn.w	r3, #4
 8006932:	e7fa      	b.n	800692a <IKS01A2_MOTION_SENSOR_SetFullScale+0x36>
		ret = BSP_ERROR_WRONG_PARAM;
 8006934:	f06f 0301 	mvn.w	r3, #1
 8006938:	e7f7      	b.n	800692a <IKS01A2_MOTION_SENSOR_SetFullScale+0x36>
			ret = BSP_ERROR_WRONG_PARAM;
 800693a:	f06f 0301 	mvn.w	r3, #1
	return ret;
 800693e:	e7f4      	b.n	800692a <IKS01A2_MOTION_SENSOR_SetFullScale+0x36>
 8006940:	200024d4 	.word	0x200024d4
 8006944:	08020088 	.word	0x08020088
 8006948:	200024ec 	.word	0x200024ec
 800694c:	200034f4 	.word	0x200034f4

08006950 <IKS01A2_MOTION_SENSOR_Enable_6D_Orientation>:
 * @param  IntPin the interrupt pin to be used
 * @note   This function sets the LSM6DSL accelerometer ODR to 416Hz and the LSM6DSL accelerometer full scale to 2g
 * @retval BSP status
 */
int32_t IKS01A2_MOTION_SENSOR_Enable_6D_Orientation(uint32_t Instance, IKS01A2_MOTION_SENSOR_IntPin_t IntPin)
{
 8006950:	b508      	push	{r3, lr}
	int32_t ret;

	switch (Instance) {
 8006952:	b128      	cbz	r0, 8006960 <IKS01A2_MOTION_SENSOR_Enable_6D_Orientation+0x10>
 8006954:	2802      	cmp	r0, #2
 8006956:	d80e      	bhi.n	8006976 <IKS01A2_MOTION_SENSOR_Enable_6D_Orientation+0x26>
		break;
#endif

#if (USE_IKS01A2_MOTION_SENSOR_LSM303AGR_ACC_0 == 1)
	case IKS01A2_LSM303AGR_ACC_0:
		ret = BSP_ERROR_COMPONENT_FAILURE;
 8006958:	f06f 0304 	mvn.w	r3, #4
		ret = BSP_ERROR_WRONG_PARAM;
		break;
	}

	return ret;
}
 800695c:	4618      	mov	r0, r3
 800695e:	bd08      	pop	{r3, pc}
		if (LSM6DSL_ACC_Enable_6D_Orientation(MotionCompObj[Instance], (LSM6DSL_SensorIntPin_t)IntPin) != BSP_ERROR_NONE) {
 8006960:	4a06      	ldr	r2, [pc, #24]	; (800697c <IKS01A2_MOTION_SENSOR_Enable_6D_Orientation+0x2c>)
 8006962:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8006966:	f7fd fa51 	bl	8003e0c <LSM6DSL_ACC_Enable_6D_Orientation>
 800696a:	4603      	mov	r3, r0
 800696c:	2800      	cmp	r0, #0
 800696e:	d0f5      	beq.n	800695c <IKS01A2_MOTION_SENSOR_Enable_6D_Orientation+0xc>
			ret = BSP_ERROR_COMPONENT_FAILURE;
 8006970:	f06f 0304 	mvn.w	r3, #4
 8006974:	e7f2      	b.n	800695c <IKS01A2_MOTION_SENSOR_Enable_6D_Orientation+0xc>
		ret = BSP_ERROR_WRONG_PARAM;
 8006976:	f06f 0301 	mvn.w	r3, #1
	return ret;
 800697a:	e7ef      	b.n	800695c <IKS01A2_MOTION_SENSOR_Enable_6D_Orientation+0xc>
 800697c:	200034f4 	.word	0x200034f4

08006980 <BSP_LED_Init>:
 * @param  Led: Specifies the Led to be configured.
 *   This parameter can be one of following parameters:
 *     @arg LED2
 */
void BSP_LED_Init(Led_TypeDef Led)
{
 8006980:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006982:	b087      	sub	sp, #28
 8006984:	4606      	mov	r6, r0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* Enable the GPIO_LED Clock */
	LEDx_GPIO_CLK_ENABLE(Led);
 8006986:	2400      	movs	r4, #0
 8006988:	9400      	str	r4, [sp, #0]
 800698a:	4b0f      	ldr	r3, [pc, #60]	; (80069c8 <BSP_LED_Init+0x48>)
 800698c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800698e:	f042 0201 	orr.w	r2, r2, #1
 8006992:	631a      	str	r2, [r3, #48]	; 0x30
 8006994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006996:	f003 0301 	and.w	r3, r3, #1
 800699a:	9300      	str	r3, [sp, #0]
 800699c:	9b00      	ldr	r3, [sp, #0]

	/* Configure the GPIO_LED pin */
	GPIO_InitStruct.Pin = GPIO_PIN[Led];
 800699e:	2720      	movs	r7, #32
 80069a0:	9701      	str	r7, [sp, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80069a2:	2301      	movs	r3, #1
 80069a4:	9302      	str	r3, [sp, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80069a6:	9403      	str	r4, [sp, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 80069a8:	2302      	movs	r3, #2
 80069aa:	9304      	str	r3, [sp, #16]

	HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 80069ac:	4d07      	ldr	r5, [pc, #28]	; (80069cc <BSP_LED_Init+0x4c>)
 80069ae:	a901      	add	r1, sp, #4
 80069b0:	f855 0020 	ldr.w	r0, [r5, r0, lsl #2]
 80069b4:	f001 fc8c 	bl	80082d0 <HAL_GPIO_Init>

	HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
 80069b8:	4622      	mov	r2, r4
 80069ba:	4639      	mov	r1, r7
 80069bc:	f855 0026 	ldr.w	r0, [r5, r6, lsl #2]
 80069c0:	f001 fe8e 	bl	80086e0 <HAL_GPIO_WritePin>
}
 80069c4:	b007      	add	sp, #28
 80069c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80069c8:	40023800 	.word	0x40023800
 80069cc:	20001458 	.word	0x20001458

080069d0 <BSP_LED_On>:
 * @param  Led: Specifies the Led to be set on.
 *   This parameter can be one of following parameters:
 *     @arg LED2
 */
void BSP_LED_On(Led_TypeDef Led)
{
 80069d0:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET);
 80069d2:	2201      	movs	r2, #1
 80069d4:	2120      	movs	r1, #32
 80069d6:	4b03      	ldr	r3, [pc, #12]	; (80069e4 <BSP_LED_On+0x14>)
 80069d8:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 80069dc:	f001 fe80 	bl	80086e0 <HAL_GPIO_WritePin>
 80069e0:	bd08      	pop	{r3, pc}
 80069e2:	bf00      	nop
 80069e4:	20001458 	.word	0x20001458

080069e8 <BSP_LED_Off>:
 * @param  Led: Specifies the Led to be set off.
 *   This parameter can be one of following parameters:
 *     @arg LED2
 */
void BSP_LED_Off(Led_TypeDef Led)
{
 80069e8:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
 80069ea:	2200      	movs	r2, #0
 80069ec:	2120      	movs	r1, #32
 80069ee:	4b03      	ldr	r3, [pc, #12]	; (80069fc <BSP_LED_Off+0x14>)
 80069f0:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 80069f4:	f001 fe74 	bl	80086e0 <HAL_GPIO_WritePin>
 80069f8:	bd08      	pop	{r3, pc}
 80069fa:	bf00      	nop
 80069fc:	20001458 	.word	0x20001458

08006a00 <BSP_PB_Init>:
 *     @arg BUTTON_MODE_GPIO: Button will be used as simple IO
 *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
 *                            generation capability
 */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8006a00:	b530      	push	{r4, r5, lr}
 8006a02:	b087      	sub	sp, #28
 8006a04:	4605      	mov	r5, r0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* Enable the BUTTON Clock */
	BUTTONx_GPIO_CLK_ENABLE(Button);
 8006a06:	2300      	movs	r3, #0
 8006a08:	9300      	str	r3, [sp, #0]
 8006a0a:	4b1a      	ldr	r3, [pc, #104]	; (8006a74 <BSP_PB_Init+0x74>)
 8006a0c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a0e:	f042 0204 	orr.w	r2, r2, #4
 8006a12:	631a      	str	r2, [r3, #48]	; 0x30
 8006a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a16:	f003 0304 	and.w	r3, r3, #4
 8006a1a:	9300      	str	r3, [sp, #0]
 8006a1c:	9b00      	ldr	r3, [sp, #0]

	if (ButtonMode == BUTTON_MODE_GPIO) {
 8006a1e:	460c      	mov	r4, r1
 8006a20:	b119      	cbz	r1, 8006a2a <BSP_PB_Init+0x2a>
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
		GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
		HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
	}

	if (ButtonMode == BUTTON_MODE_EXTI) {
 8006a22:	2c01      	cmp	r4, #1
 8006a24:	d010      	beq.n	8006a48 <BSP_PB_Init+0x48>

		/* Enable and set Button EXTI Interrupt to the lowest priority */
		HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
		HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
	}
}
 8006a26:	b007      	add	sp, #28
 8006a28:	bd30      	pop	{r4, r5, pc}
		GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 8006a2a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006a2e:	9301      	str	r3, [sp, #4]
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006a30:	2300      	movs	r3, #0
 8006a32:	9302      	str	r3, [sp, #8]
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8006a34:	2302      	movs	r3, #2
 8006a36:	9303      	str	r3, [sp, #12]
		GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8006a38:	9304      	str	r3, [sp, #16]
		HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 8006a3a:	a901      	add	r1, sp, #4
 8006a3c:	4b0e      	ldr	r3, [pc, #56]	; (8006a78 <BSP_PB_Init+0x78>)
 8006a3e:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8006a42:	f001 fc45 	bl	80082d0 <HAL_GPIO_Init>
 8006a46:	e7ec      	b.n	8006a22 <BSP_PB_Init+0x22>
		GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 8006a48:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006a4c:	9301      	str	r3, [sp, #4]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a4e:	2400      	movs	r4, #0
 8006a50:	9403      	str	r4, [sp, #12]
		GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8006a52:	4b0a      	ldr	r3, [pc, #40]	; (8006a7c <BSP_PB_Init+0x7c>)
 8006a54:	9302      	str	r3, [sp, #8]
		HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 8006a56:	a901      	add	r1, sp, #4
 8006a58:	4b07      	ldr	r3, [pc, #28]	; (8006a78 <BSP_PB_Init+0x78>)
 8006a5a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006a5e:	f001 fc37 	bl	80082d0 <HAL_GPIO_Init>
		HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 8006a62:	4622      	mov	r2, r4
 8006a64:	210f      	movs	r1, #15
 8006a66:	2028      	movs	r0, #40	; 0x28
 8006a68:	f001 f818 	bl	8007a9c <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 8006a6c:	2028      	movs	r0, #40	; 0x28
 8006a6e:	f001 f859 	bl	8007b24 <HAL_NVIC_EnableIRQ>
}
 8006a72:	e7d8      	b.n	8006a26 <BSP_PB_Init+0x26>
 8006a74:	40023800 	.word	0x40023800
 8006a78:	20001454 	.word	0x20001454
 8006a7c:	10210000 	.word	0x10210000

08006a80 <_I2cFailRecover>:
 * We may get reset in middle of an i2c access (h/w reset button, debug or f/w load)
 * hence some agent on bus may be in middle of a transaction and can create issue or even prevent starting (SDA is low)
 * this routine does use gpio to manipulate and recover i2c bus line in all cases.
 */
static void _I2cFailRecover()
{
 8006a80:	b570      	push	{r4, r5, r6, lr}
 8006a82:	b088      	sub	sp, #32
	// We can't assume bus state based on SDA and SCL state (we may be in a data or NAK bit so SCL=SDA=1)
	// by setting SDA high and toggling SCL at least 10 time we ensure whatever agent and state
	// all agent should end up seeing a "stop" and bus get back to an known idle i2c  bus state

	// Enable I/O
	__GPIOB_CLK_ENABLE();
 8006a84:	2600      	movs	r6, #0
 8006a86:	9601      	str	r6, [sp, #4]
 8006a88:	4b3d      	ldr	r3, [pc, #244]	; (8006b80 <_I2cFailRecover+0x100>)
 8006a8a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a8c:	f042 0202 	orr.w	r2, r2, #2
 8006a90:	631a      	str	r2, [r3, #48]	; 0x30
 8006a92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a94:	f003 0302 	and.w	r3, r3, #2
 8006a98:	9301      	str	r3, [sp, #4]
 8006a9a:	9b01      	ldr	r3, [sp, #4]

	/**I2C1 GPIO Configuration
	   PB8     ------> I2C1_SCL
	   PB9     ------> I2C1_SDA
	 */
	GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 8006a9c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8006aa0:	9303      	str	r3, [sp, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006aa2:	2312      	movs	r3, #18
 8006aa4:	9304      	str	r3, [sp, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006aa6:	2301      	movs	r3, #1
 8006aa8:	9305      	str	r3, [sp, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006aaa:	2303      	movs	r3, #3
 8006aac:	9306      	str	r3, [sp, #24]
	GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8006aae:	2304      	movs	r3, #4
 8006ab0:	9307      	str	r3, [sp, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006ab2:	a903      	add	r1, sp, #12
 8006ab4:	4833      	ldr	r0, [pc, #204]	; (8006b84 <_I2cFailRecover+0x104>)
 8006ab6:	f001 fc0b 	bl	80082d0 <HAL_GPIO_Init>
 8006aba:	e01f      	b.n	8006afc <_I2cFailRecover+0x7c>

	//TODO we could do this faster by not using HAL delay 1ms for clk timing
	do {
		for (i = 0; i < 10; i++) {
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 8006abc:	4d31      	ldr	r5, [pc, #196]	; (8006b84 <_I2cFailRecover+0x104>)
 8006abe:	2200      	movs	r2, #0
 8006ac0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006ac4:	4628      	mov	r0, r5
 8006ac6:	f001 fe0b 	bl	80086e0 <HAL_GPIO_WritePin>
			HAL_Delay(1);
 8006aca:	2001      	movs	r0, #1
 8006acc:	f000 fc78 	bl	80073c0 <HAL_Delay>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 8006ad0:	2201      	movs	r2, #1
 8006ad2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006ad6:	4628      	mov	r0, r5
 8006ad8:	f001 fe02 	bl	80086e0 <HAL_GPIO_WritePin>
			HAL_Delay(1);
 8006adc:	2001      	movs	r0, #1
 8006ade:	f000 fc6f 	bl	80073c0 <HAL_Delay>
		for (i = 0; i < 10; i++) {
 8006ae2:	3401      	adds	r4, #1
 8006ae4:	2c09      	cmp	r4, #9
 8006ae6:	dde9      	ble.n	8006abc <_I2cFailRecover+0x3c>
		}
//        if( HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9) == 0 ){
//            static int RetryRecover;
//            RetryRecover++;
//        }
	} while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9) == 0 && nRetry++ < 7);
 8006ae8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006aec:	4825      	ldr	r0, [pc, #148]	; (8006b84 <_I2cFailRecover+0x104>)
 8006aee:	f001 fde3 	bl	80086b8 <HAL_GPIO_ReadPin>
 8006af2:	b928      	cbnz	r0, 8006b00 <_I2cFailRecover+0x80>
 8006af4:	1c73      	adds	r3, r6, #1
 8006af6:	2e06      	cmp	r6, #6
 8006af8:	dc02      	bgt.n	8006b00 <_I2cFailRecover+0x80>
 8006afa:	461e      	mov	r6, r3
		for (i = 0; i < 10; i++) {
 8006afc:	2400      	movs	r4, #0
 8006afe:	e7f1      	b.n	8006ae4 <_I2cFailRecover+0x64>

	if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9) == 0) {
 8006b00:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006b04:	481f      	ldr	r0, [pc, #124]	; (8006b84 <_I2cFailRecover+0x104>)
 8006b06:	f001 fdd7 	bl	80086b8 <HAL_GPIO_ReadPin>
 8006b0a:	b108      	cbz	r0, 8006b10 <_I2cFailRecover+0x90>
			HAL_Delay(33);
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
			HAL_Delay(33 * 20);
		} while (1);
	}
}
 8006b0c:	b008      	add	sp, #32
 8006b0e:	bd70      	pop	{r4, r5, r6, pc}
		__GPIOA_CLK_ENABLE();
 8006b10:	2100      	movs	r1, #0
 8006b12:	9102      	str	r1, [sp, #8]
 8006b14:	4b1a      	ldr	r3, [pc, #104]	; (8006b80 <_I2cFailRecover+0x100>)
 8006b16:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006b18:	f042 0201 	orr.w	r2, r2, #1
 8006b1c:	631a      	str	r2, [r3, #48]	; 0x30
 8006b1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b20:	f003 0301 	and.w	r3, r3, #1
 8006b24:	9302      	str	r3, [sp, #8]
 8006b26:	9b02      	ldr	r3, [sp, #8]
		GPIO_InitStruct.Pin = GPIO_PIN_5;
 8006b28:	2320      	movs	r3, #32
 8006b2a:	9303      	str	r3, [sp, #12]
		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006b2c:	2301      	movs	r3, #1
 8006b2e:	9304      	str	r3, [sp, #16]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006b30:	9105      	str	r1, [sp, #20]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006b32:	a903      	add	r1, sp, #12
 8006b34:	4814      	ldr	r0, [pc, #80]	; (8006b88 <_I2cFailRecover+0x108>)
 8006b36:	f001 fbcb 	bl	80082d0 <HAL_GPIO_Init>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8006b3a:	4c13      	ldr	r4, [pc, #76]	; (8006b88 <_I2cFailRecover+0x108>)
 8006b3c:	2201      	movs	r2, #1
 8006b3e:	2120      	movs	r1, #32
 8006b40:	4620      	mov	r0, r4
 8006b42:	f001 fdcd 	bl	80086e0 <HAL_GPIO_WritePin>
			HAL_Delay(33);
 8006b46:	2021      	movs	r0, #33	; 0x21
 8006b48:	f000 fc3a 	bl	80073c0 <HAL_Delay>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	2120      	movs	r1, #32
 8006b50:	4620      	mov	r0, r4
 8006b52:	f001 fdc5 	bl	80086e0 <HAL_GPIO_WritePin>
			HAL_Delay(33);
 8006b56:	2021      	movs	r0, #33	; 0x21
 8006b58:	f000 fc32 	bl	80073c0 <HAL_Delay>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8006b5c:	2201      	movs	r2, #1
 8006b5e:	2120      	movs	r1, #32
 8006b60:	4620      	mov	r0, r4
 8006b62:	f001 fdbd 	bl	80086e0 <HAL_GPIO_WritePin>
			HAL_Delay(33);
 8006b66:	2021      	movs	r0, #33	; 0x21
 8006b68:	f000 fc2a 	bl	80073c0 <HAL_Delay>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	2120      	movs	r1, #32
 8006b70:	4620      	mov	r0, r4
 8006b72:	f001 fdb5 	bl	80086e0 <HAL_GPIO_WritePin>
			HAL_Delay(33 * 20);
 8006b76:	f44f 7025 	mov.w	r0, #660	; 0x294
 8006b7a:	f000 fc21 	bl	80073c0 <HAL_Delay>
 8006b7e:	e7dc      	b.n	8006b3a <_I2cFailRecover+0xba>
 8006b80:	40023800 	.word	0x40023800
 8006b84:	40020400 	.word	0x40020400
 8006b88:	40020000 	.word	0x40020000

08006b8c <_ExpanderRd>:
 * @param data       read data buffer
 * @param n_data     number of byte to read
 * @return           of if ok else i2c I/O operation status
 */
static int _ExpanderRd(int I2cExpAddr, int index, uint8_t *data, int n_data)
{
 8006b8c:	b570      	push	{r4, r5, r6, lr}
 8006b8e:	b084      	sub	sp, #16
 8006b90:	4616      	mov	r6, r2
 8006b92:	461d      	mov	r5, r3
	int status;
	uint8_t RegAddr;
	RegAddr = index;
 8006b94:	aa04      	add	r2, sp, #16
 8006b96:	f802 1d01 	strb.w	r1, [r2, #-1]!
	XNUCLEO53L1A1_GetI2cBus();
	do {
		status = HAL_I2C_Master_Transmit(&XNUCLEO53L1A1_hi2c, I2cExpAddr, &RegAddr, 1, 100);
 8006b9a:	b284      	uxth	r4, r0
 8006b9c:	2364      	movs	r3, #100	; 0x64
 8006b9e:	9300      	str	r3, [sp, #0]
 8006ba0:	2301      	movs	r3, #1
 8006ba2:	4621      	mov	r1, r4
 8006ba4:	4808      	ldr	r0, [pc, #32]	; (8006bc8 <_ExpanderRd+0x3c>)
 8006ba6:	f002 fb49 	bl	800923c <HAL_I2C_Master_Transmit>
		if (status)
 8006baa:	b108      	cbz	r0, 8006bb0 <_ExpanderRd+0x24>
			break;
		status = HAL_I2C_Master_Receive(&XNUCLEO53L1A1_hi2c, I2cExpAddr, data, n_data, n_data * 100);
	} while (0);
	XNUCLEO53L1A1_PutI2cBus();
	return status;
}
 8006bac:	b004      	add	sp, #16
 8006bae:	bd70      	pop	{r4, r5, r6, pc}
		status = HAL_I2C_Master_Receive(&XNUCLEO53L1A1_hi2c, I2cExpAddr, data, n_data, n_data * 100);
 8006bb0:	2364      	movs	r3, #100	; 0x64
 8006bb2:	fb03 f305 	mul.w	r3, r3, r5
 8006bb6:	9300      	str	r3, [sp, #0]
 8006bb8:	b2ab      	uxth	r3, r5
 8006bba:	4632      	mov	r2, r6
 8006bbc:	4621      	mov	r1, r4
 8006bbe:	4802      	ldr	r0, [pc, #8]	; (8006bc8 <_ExpanderRd+0x3c>)
 8006bc0:	f002 fbfe 	bl	80093c0 <HAL_I2C_Master_Receive>
	return status;
 8006bc4:	e7f2      	b.n	8006bac <_ExpanderRd+0x20>
 8006bc6:	bf00      	nop
 8006bc8:	20003500 	.word	0x20003500

08006bcc <_ExpanderWR>:
 * @param data       data buffer
 * @param n_data     number of byte to write
 * @return           of if ok else i2c I/O operation status
 */
static int _ExpanderWR(int I2cExpAddr, int index, uint8_t *data, int n_data)
{
 8006bcc:	b570      	push	{r4, r5, r6, lr}
 8006bce:	b086      	sub	sp, #24
 8006bd0:	4606      	mov	r6, r0
 8006bd2:	4610      	mov	r0, r2
 8006bd4:	461c      	mov	r4, r3
	int status;
	uint8_t RegAddr[0x10];
	RegAddr[0] = index;
 8006bd6:	ad06      	add	r5, sp, #24
 8006bd8:	f805 1d10 	strb.w	r1, [r5, #-16]!
	memcpy(RegAddr + 1, data, n_data);
 8006bdc:	461a      	mov	r2, r3
 8006bde:	4601      	mov	r1, r0
 8006be0:	f10d 0009 	add.w	r0, sp, #9
 8006be4:	f016 faec 	bl	801d1c0 <memcpy>
	XNUCLEO53L1A1_GetI2cBus();
	status = HAL_I2C_Master_Transmit(&XNUCLEO53L1A1_hi2c, I2cExpAddr, RegAddr, n_data + 1, 100);
 8006be8:	1c63      	adds	r3, r4, #1
 8006bea:	2264      	movs	r2, #100	; 0x64
 8006bec:	9200      	str	r2, [sp, #0]
 8006bee:	b29b      	uxth	r3, r3
 8006bf0:	462a      	mov	r2, r5
 8006bf2:	b2b1      	uxth	r1, r6
 8006bf4:	4802      	ldr	r0, [pc, #8]	; (8006c00 <_ExpanderWR+0x34>)
 8006bf6:	f002 fb21 	bl	800923c <HAL_I2C_Master_Transmit>
	XNUCLEO53L1A1_PutI2cBus();
	return status;
}
 8006bfa:	b006      	add	sp, #24
 8006bfc:	bd70      	pop	{r4, r5, r6, pc}
 8006bfe:	bf00      	nop
 8006c00:	20003500 	.word	0x20003500

08006c04 <_ExpandersSetAllIO>:
{
 8006c04:	b508      	push	{r3, lr}
	status = _ExpanderWR(I2cExpAddr0, GPSR, &CurIOVal.bytes[0], 2);
 8006c06:	2302      	movs	r3, #2
 8006c08:	4a08      	ldr	r2, [pc, #32]	; (8006c2c <_ExpandersSetAllIO+0x28>)
 8006c0a:	2112      	movs	r1, #18
 8006c0c:	2086      	movs	r0, #134	; 0x86
 8006c0e:	f7ff ffdd 	bl	8006bcc <_ExpanderWR>
	if (status) {
 8006c12:	4603      	mov	r3, r0
 8006c14:	b108      	cbz	r0, 8006c1a <_ExpandersSetAllIO+0x16>
}
 8006c16:	4618      	mov	r0, r3
 8006c18:	bd08      	pop	{r3, pc}
	status = _ExpanderWR(I2cExpAddr1, GPSR, &CurIOVal.bytes[2], 2);
 8006c1a:	2302      	movs	r3, #2
 8006c1c:	4a04      	ldr	r2, [pc, #16]	; (8006c30 <_ExpandersSetAllIO+0x2c>)
 8006c1e:	2112      	movs	r1, #18
 8006c20:	2084      	movs	r0, #132	; 0x84
 8006c22:	f7ff ffd3 	bl	8006bcc <_ExpanderWR>
 8006c26:	4603      	mov	r3, r0
	return status;
 8006c28:	e7f5      	b.n	8006c16 <_ExpandersSetAllIO+0x12>
 8006c2a:	bf00      	nop
 8006c2c:	20002598 	.word	0x20002598
 8006c30:	2000259a 	.word	0x2000259a

08006c34 <XNUCLEO53L1A1_I2C1Configure>:
{
 8006c34:	b510      	push	{r4, lr}
 8006c36:	b088      	sub	sp, #32
	_I2cFailRecover();
 8006c38:	f7ff ff22 	bl	8006a80 <_I2cFailRecover>
	__GPIOB_CLK_ENABLE();
 8006c3c:	2400      	movs	r4, #0
 8006c3e:	9401      	str	r4, [sp, #4]
 8006c40:	4b19      	ldr	r3, [pc, #100]	; (8006ca8 <XNUCLEO53L1A1_I2C1Configure+0x74>)
 8006c42:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006c44:	f042 0202 	orr.w	r2, r2, #2
 8006c48:	631a      	str	r2, [r3, #48]	; 0x30
 8006c4a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006c4c:	f002 0202 	and.w	r2, r2, #2
 8006c50:	9201      	str	r2, [sp, #4]
 8006c52:	9a01      	ldr	r2, [sp, #4]
	__I2C1_CLK_ENABLE();
 8006c54:	9402      	str	r4, [sp, #8]
 8006c56:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006c58:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8006c5c:	641a      	str	r2, [r3, #64]	; 0x40
 8006c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006c64:	9302      	str	r3, [sp, #8]
 8006c66:	9b02      	ldr	r3, [sp, #8]
	GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 8006c68:	f44f 7340 	mov.w	r3, #768	; 0x300
 8006c6c:	9303      	str	r3, [sp, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006c6e:	2312      	movs	r3, #18
 8006c70:	9304      	str	r3, [sp, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c72:	9405      	str	r4, [sp, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 8006c74:	9406      	str	r4, [sp, #24]
	GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8006c76:	2304      	movs	r3, #4
 8006c78:	9307      	str	r3, [sp, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006c7a:	a903      	add	r1, sp, #12
 8006c7c:	480b      	ldr	r0, [pc, #44]	; (8006cac <XNUCLEO53L1A1_I2C1Configure+0x78>)
 8006c7e:	f001 fb27 	bl	80082d0 <HAL_GPIO_Init>
	XNUCLEO53L1A1_hi2c.Instance = I2C1;
 8006c82:	480b      	ldr	r0, [pc, #44]	; (8006cb0 <XNUCLEO53L1A1_I2C1Configure+0x7c>)
 8006c84:	4b0b      	ldr	r3, [pc, #44]	; (8006cb4 <XNUCLEO53L1A1_I2C1Configure+0x80>)
 8006c86:	6003      	str	r3, [r0, #0]
	XNUCLEO53L1A1_hi2c.Init.ClockSpeed = 400000;
 8006c88:	4b0b      	ldr	r3, [pc, #44]	; (8006cb8 <XNUCLEO53L1A1_I2C1Configure+0x84>)
 8006c8a:	6043      	str	r3, [r0, #4]
	XNUCLEO53L1A1_hi2c.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8006c8c:	6084      	str	r4, [r0, #8]
	XNUCLEO53L1A1_hi2c.Init.OwnAddress1 = 0;
 8006c8e:	60c4      	str	r4, [r0, #12]
	XNUCLEO53L1A1_hi2c.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006c90:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006c94:	6103      	str	r3, [r0, #16]
	XNUCLEO53L1A1_hi2c.Init.DualAddressMode = I2C_DUALADDRESS_DISABLED;
 8006c96:	6144      	str	r4, [r0, #20]
	XNUCLEO53L1A1_hi2c.Init.OwnAddress2 = 0;
 8006c98:	6184      	str	r4, [r0, #24]
	XNUCLEO53L1A1_hi2c.Init.GeneralCallMode = I2C_GENERALCALL_DISABLED;
 8006c9a:	61c4      	str	r4, [r0, #28]
	XNUCLEO53L1A1_hi2c.Init.NoStretchMode = I2C_NOSTRETCH_DISABLED;
 8006c9c:	6204      	str	r4, [r0, #32]
	status = HAL_I2C_Init(&XNUCLEO53L1A1_hi2c);
 8006c9e:	f002 f9a5 	bl	8008fec <HAL_I2C_Init>
}
 8006ca2:	b008      	add	sp, #32
 8006ca4:	bd10      	pop	{r4, pc}
 8006ca6:	bf00      	nop
 8006ca8:	40023800 	.word	0x40023800
 8006cac:	40020400 	.word	0x40020400
 8006cb0:	20003500 	.word	0x20003500
 8006cb4:	40005400 	.word	0x40005400
 8006cb8:	00061a80 	.word	0x00061a80

08006cbc <XNUCLEO53L1A1_Init>:
{
 8006cbc:	b500      	push	{lr}
 8006cbe:	b083      	sub	sp, #12
	XNUCLEO53L1A1_I2C1Configure();
 8006cc0:	f7ff ffb8 	bl	8006c34 <XNUCLEO53L1A1_I2C1Configure>
	status = _ExpanderRd(I2cExpAddr0, 0, ExpanderData, 2);
 8006cc4:	2302      	movs	r3, #2
 8006cc6:	aa01      	add	r2, sp, #4
 8006cc8:	2100      	movs	r1, #0
 8006cca:	2086      	movs	r0, #134	; 0x86
 8006ccc:	f7ff ff5e 	bl	8006b8c <_ExpanderRd>
	if (status != 0 || ExpanderData[0] != 0x00 || ExpanderData[1] != 0x16) {
 8006cd0:	4603      	mov	r3, r0
 8006cd2:	b930      	cbnz	r0, 8006ce2 <XNUCLEO53L1A1_Init+0x26>
 8006cd4:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8006cd8:	b91a      	cbnz	r2, 8006ce2 <XNUCLEO53L1A1_Init+0x26>
 8006cda:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8006cde:	2a16      	cmp	r2, #22
 8006ce0:	d003      	beq.n	8006cea <XNUCLEO53L1A1_Init+0x2e>
}
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	b003      	add	sp, #12
 8006ce6:	f85d fb04 	ldr.w	pc, [sp], #4
	status = _ExpanderRd(I2cExpAddr1, 0, ExpanderData, 2);
 8006cea:	2302      	movs	r3, #2
 8006cec:	aa01      	add	r2, sp, #4
 8006cee:	2100      	movs	r1, #0
 8006cf0:	2084      	movs	r0, #132	; 0x84
 8006cf2:	f7ff ff4b 	bl	8006b8c <_ExpanderRd>
	if (status != 0 || ExpanderData[0] != 0x00 || ExpanderData[1] != 0x16) {
 8006cf6:	4603      	mov	r3, r0
 8006cf8:	2800      	cmp	r0, #0
 8006cfa:	d1f2      	bne.n	8006ce2 <XNUCLEO53L1A1_Init+0x26>
 8006cfc:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8006d00:	2a00      	cmp	r2, #0
 8006d02:	d1ee      	bne.n	8006ce2 <XNUCLEO53L1A1_Init+0x26>
 8006d04:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8006d08:	2a16      	cmp	r2, #22
 8006d0a:	d1ea      	bne.n	8006ce2 <XNUCLEO53L1A1_Init+0x26>
	CurIOVal.u32 = 0x0;
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	4b13      	ldr	r3, [pc, #76]	; (8006d5c <XNUCLEO53L1A1_Init+0xa0>)
 8006d10:	601a      	str	r2, [r3, #0]
	ExpanderData[0] = 0xFF;
 8006d12:	23ff      	movs	r3, #255	; 0xff
 8006d14:	f88d 3004 	strb.w	r3, [sp, #4]
	ExpanderData[1] = 0xFF;
 8006d18:	f88d 3005 	strb.w	r3, [sp, #5]
	status = _ExpanderWR(I2cExpAddr0, GPDR, ExpanderData, 2);
 8006d1c:	2302      	movs	r3, #2
 8006d1e:	aa01      	add	r2, sp, #4
 8006d20:	2114      	movs	r1, #20
 8006d22:	2086      	movs	r0, #134	; 0x86
 8006d24:	f7ff ff52 	bl	8006bcc <_ExpanderWR>
	if (status) {
 8006d28:	4603      	mov	r3, r0
 8006d2a:	2800      	cmp	r0, #0
 8006d2c:	d1d9      	bne.n	8006ce2 <XNUCLEO53L1A1_Init+0x26>
	ExpanderData[0] = 0xFF;
 8006d2e:	23ff      	movs	r3, #255	; 0xff
 8006d30:	f88d 3004 	strb.w	r3, [sp, #4]
	ExpanderData[1] = 0xBF; // all but bit 14-15 that is pb1 and xhurt
 8006d34:	23bf      	movs	r3, #191	; 0xbf
 8006d36:	f88d 3005 	strb.w	r3, [sp, #5]
	status = _ExpanderWR(I2cExpAddr1, GPDR, ExpanderData, 2);
 8006d3a:	2302      	movs	r3, #2
 8006d3c:	aa01      	add	r2, sp, #4
 8006d3e:	2114      	movs	r1, #20
 8006d40:	2084      	movs	r0, #132	; 0x84
 8006d42:	f7ff ff43 	bl	8006bcc <_ExpanderWR>
	if (status) {
 8006d46:	4603      	mov	r3, r0
 8006d48:	2800      	cmp	r0, #0
 8006d4a:	d1ca      	bne.n	8006ce2 <XNUCLEO53L1A1_Init+0x26>
	CurIOVal.u32 = 0x7F + (0x7F << 7) + (0x7F << 16) + (0x7F << (16 + 7));
 8006d4c:	f06f 22c0 	mvn.w	r2, #3221274624	; 0xc000c000
 8006d50:	4b02      	ldr	r3, [pc, #8]	; (8006d5c <XNUCLEO53L1A1_Init+0xa0>)
 8006d52:	601a      	str	r2, [r3, #0]
	status = _ExpandersSetAllIO();
 8006d54:	f7ff ff56 	bl	8006c04 <_ExpandersSetAllIO>
 8006d58:	4603      	mov	r3, r0
	return status;
 8006d5a:	e7c2      	b.n	8006ce2 <XNUCLEO53L1A1_Init+0x26>
 8006d5c:	20002598 	.word	0x20002598

08006d60 <XNUCLEO53L1A1_ResetId>:
{
 8006d60:	b508      	push	{r3, lr}
	switch (DevNo) {
 8006d62:	2802      	cmp	r0, #2
 8006d64:	d02c      	beq.n	8006dc0 <XNUCLEO53L1A1_ResetId+0x60>
 8006d66:	dd08      	ble.n	8006d7a <XNUCLEO53L1A1_ResetId+0x1a>
 8006d68:	286c      	cmp	r0, #108	; 0x6c
 8006d6a:	d019      	beq.n	8006da0 <XNUCLEO53L1A1_ResetId+0x40>
 8006d6c:	2872      	cmp	r0, #114	; 0x72
 8006d6e:	d027      	beq.n	8006dc0 <XNUCLEO53L1A1_ResetId+0x60>
 8006d70:	2863      	cmp	r0, #99	; 0x63
 8006d72:	d005      	beq.n	8006d80 <XNUCLEO53L1A1_ResetId+0x20>
		status = -1;
 8006d74:	f04f 30ff 	mov.w	r0, #4294967295
}
 8006d78:	bd08      	pop	{r3, pc}
	switch (DevNo) {
 8006d7a:	b188      	cbz	r0, 8006da0 <XNUCLEO53L1A1_ResetId+0x40>
 8006d7c:	2801      	cmp	r0, #1
 8006d7e:	d1f9      	bne.n	8006d74 <XNUCLEO53L1A1_ResetId+0x14>
		CurIOVal.bytes[3] &= ~0x80; /* bit 15 expender 1  => byte #3 */
 8006d80:	4a17      	ldr	r2, [pc, #92]	; (8006de0 <XNUCLEO53L1A1_ResetId+0x80>)
 8006d82:	78d3      	ldrb	r3, [r2, #3]
 8006d84:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006d88:	70d3      	strb	r3, [r2, #3]
		if (state)
 8006d8a:	b111      	cbz	r1, 8006d92 <XNUCLEO53L1A1_ResetId+0x32>
			CurIOVal.bytes[3] |= 0x80; /* bit 15 expender 1  => byte #3 */
 8006d8c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006d90:	70d3      	strb	r3, [r2, #3]
		status = _ExpanderWR(I2cExpAddr1, GPSR + 1, &CurIOVal.bytes[3], 1);
 8006d92:	2301      	movs	r3, #1
 8006d94:	4a13      	ldr	r2, [pc, #76]	; (8006de4 <XNUCLEO53L1A1_ResetId+0x84>)
 8006d96:	2113      	movs	r1, #19
 8006d98:	2084      	movs	r0, #132	; 0x84
 8006d9a:	f7ff ff17 	bl	8006bcc <_ExpanderWR>
		break;
 8006d9e:	bd08      	pop	{r3, pc}
		CurIOVal.bytes[1] &= ~0x40; /* bit 14 expender 0 => byte #1*/
 8006da0:	4a0f      	ldr	r2, [pc, #60]	; (8006de0 <XNUCLEO53L1A1_ResetId+0x80>)
 8006da2:	7853      	ldrb	r3, [r2, #1]
 8006da4:	f003 03bf 	and.w	r3, r3, #191	; 0xbf
 8006da8:	7053      	strb	r3, [r2, #1]
		if (state)
 8006daa:	b111      	cbz	r1, 8006db2 <XNUCLEO53L1A1_ResetId+0x52>
			CurIOVal.bytes[1] |= 0x40; /* bit 14 expender 0 => byte #1*/
 8006dac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006db0:	7053      	strb	r3, [r2, #1]
		status = _ExpanderWR(I2cExpAddr0, GPSR + 1, &CurIOVal.bytes[1], 1);
 8006db2:	2301      	movs	r3, #1
 8006db4:	4a0c      	ldr	r2, [pc, #48]	; (8006de8 <XNUCLEO53L1A1_ResetId+0x88>)
 8006db6:	2113      	movs	r1, #19
 8006db8:	2086      	movs	r0, #134	; 0x86
 8006dba:	f7ff ff07 	bl	8006bcc <_ExpanderWR>
		break;
 8006dbe:	bd08      	pop	{r3, pc}
		CurIOVal.bytes[1] &= ~0x80; /* bit 15 expender 0  => byte #1 */
 8006dc0:	4a07      	ldr	r2, [pc, #28]	; (8006de0 <XNUCLEO53L1A1_ResetId+0x80>)
 8006dc2:	7853      	ldrb	r3, [r2, #1]
 8006dc4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006dc8:	7053      	strb	r3, [r2, #1]
		if (state)
 8006dca:	b111      	cbz	r1, 8006dd2 <XNUCLEO53L1A1_ResetId+0x72>
			CurIOVal.bytes[1] |= 0x80; /* bit 15 expender 0 => byte #1*/
 8006dcc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006dd0:	7053      	strb	r3, [r2, #1]
		status = _ExpanderWR(I2cExpAddr0, GPSR + 1, &CurIOVal.bytes[1], 1);
 8006dd2:	2301      	movs	r3, #1
 8006dd4:	4a04      	ldr	r2, [pc, #16]	; (8006de8 <XNUCLEO53L1A1_ResetId+0x88>)
 8006dd6:	2113      	movs	r1, #19
 8006dd8:	2086      	movs	r0, #134	; 0x86
 8006dda:	f7ff fef7 	bl	8006bcc <_ExpanderWR>
		break;
 8006dde:	bd08      	pop	{r3, pc}
 8006de0:	20002598 	.word	0x20002598
 8006de4:	2000259b 	.word	0x2000259b
 8006de8:	20002599 	.word	0x20002599

08006dec <L6206_Board_DisableBridge>:
* @brief Disable the power bridges (leave the output bridges HiZ)
* @param[in]  bridgeId (from 0 for bridge A to 1 for bridge B)
* @retval None
**********************************************************/
void L6206_Board_DisableBridge(uint8_t bridgeId)
{
 8006dec:	b570      	push	{r4, r5, r6, lr}
 8006dee:	b086      	sub	sp, #24
	GPIO_InitTypeDef GPIO_InitStruct;
	uint32_t gpioPin;
	GPIO_TypeDef* gpioPort;

	if (bridgeId == 0) {
 8006df0:	b1b0      	cbz	r0, 8006e20 <L6206_Board_DisableBridge+0x34>
		gpioPin = BSP_MOTOR_CONTROL_BOARD_EN_AND_FLAG_A_PIN;
		gpioPort = BSP_MOTOR_CONTROL_BOARD_EN_AND_FLAG_A_PORT;
	}else {
		gpioPin = BSP_MOTOR_CONTROL_BOARD_EN_AND_FLAG_B_PIN;
		gpioPort = BSP_MOTOR_CONTROL_BOARD_EN_AND_FLAG_B_PORT;
 8006df2:	4d0d      	ldr	r5, [pc, #52]	; (8006e28 <L6206_Board_DisableBridge+0x3c>)
		gpioPin = BSP_MOTOR_CONTROL_BOARD_EN_AND_FLAG_B_PIN;
 8006df4:	2402      	movs	r4, #2
	}

	/* Configure the GPIO connected to EN pin as an output */
	GPIO_InitStruct.Pin = gpioPin;
 8006df6:	9401      	str	r4, [sp, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006df8:	2301      	movs	r3, #1
 8006dfa:	9302      	str	r3, [sp, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006dfc:	2600      	movs	r6, #0
 8006dfe:	9603      	str	r6, [sp, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_MEDIUM;
 8006e00:	9304      	str	r3, [sp, #16]
	HAL_GPIO_Init(gpioPort, &GPIO_InitStruct);
 8006e02:	a901      	add	r1, sp, #4
 8006e04:	4628      	mov	r0, r5
 8006e06:	f001 fa63 	bl	80082d0 <HAL_GPIO_Init>
   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
   Can only be executed in Privileged modes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __disable_irq(void)
{
	__ASM volatile ("cpsid i" : : : "memory");
 8006e0a:	b672      	cpsid	i

	__disable_irq();
	HAL_GPIO_WritePin(gpioPort, gpioPin, GPIO_PIN_RESET);
 8006e0c:	4632      	mov	r2, r6
 8006e0e:	4621      	mov	r1, r4
 8006e10:	4628      	mov	r0, r5
 8006e12:	f001 fc65 	bl	80086e0 <HAL_GPIO_WritePin>
	__HAL_GPIO_EXTI_CLEAR_IT(gpioPin);
 8006e16:	4b05      	ldr	r3, [pc, #20]	; (8006e2c <L6206_Board_DisableBridge+0x40>)
 8006e18:	615c      	str	r4, [r3, #20]
	__ASM volatile ("cpsie i" : : : "memory");
 8006e1a:	b662      	cpsie	i
	__enable_irq();
}
 8006e1c:	b006      	add	sp, #24
 8006e1e:	bd70      	pop	{r4, r5, r6, pc}
		gpioPort = BSP_MOTOR_CONTROL_BOARD_EN_AND_FLAG_A_PORT;
 8006e20:	4d03      	ldr	r5, [pc, #12]	; (8006e30 <L6206_Board_DisableBridge+0x44>)
		gpioPin = BSP_MOTOR_CONTROL_BOARD_EN_AND_FLAG_A_PIN;
 8006e22:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8006e26:	e7e6      	b.n	8006df6 <L6206_Board_DisableBridge+0xa>
 8006e28:	40020800 	.word	0x40020800
 8006e2c:	40013c00 	.word	0x40013c00
 8006e30:	40020000 	.word	0x40020000

08006e34 <L6206_Board_EnableBridge>:
* @param[in]  bridgeId (from 0 for bridge A to 1 for bridge B)
* @param[in]  addDelay if different from 0, a delay is added after bridge activation
* @retval None
**********************************************************/
void L6206_Board_EnableBridge(uint8_t bridgeId, uint8_t addDelay)
{
 8006e34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e36:	b087      	sub	sp, #28
 8006e38:	460f      	mov	r7, r1
	GPIO_InitTypeDef GPIO_InitStruct;
	uint32_t gpioPin;
	GPIO_TypeDef* gpioPort;
	IRQn_Type flagIrqn;

	if (bridgeId == 0) {
 8006e3a:	b9e8      	cbnz	r0, 8006e78 <L6206_Board_EnableBridge+0x44>
		gpioPin = BSP_MOTOR_CONTROL_BOARD_EN_AND_FLAG_A_PIN;
		gpioPort = BSP_MOTOR_CONTROL_BOARD_EN_AND_FLAG_A_PORT;
		flagIrqn = EXTI_FLAG_A_IRQn;
 8006e3c:	2528      	movs	r5, #40	; 0x28
		gpioPort = BSP_MOTOR_CONTROL_BOARD_EN_AND_FLAG_A_PORT;
 8006e3e:	4e12      	ldr	r6, [pc, #72]	; (8006e88 <L6206_Board_EnableBridge+0x54>)
		gpioPin = BSP_MOTOR_CONTROL_BOARD_EN_AND_FLAG_A_PIN;
 8006e40:	f44f 6480 	mov.w	r4, #1024	; 0x400
		gpioPin = BSP_MOTOR_CONTROL_BOARD_EN_AND_FLAG_B_PIN;
		gpioPort = BSP_MOTOR_CONTROL_BOARD_EN_AND_FLAG_B_PORT;
		flagIrqn = EXTI_FLAG_B_IRQn;
	}

	HAL_GPIO_WritePin(gpioPort, gpioPin, GPIO_PIN_SET);
 8006e44:	2201      	movs	r2, #1
 8006e46:	4621      	mov	r1, r4
 8006e48:	4630      	mov	r0, r6
 8006e4a:	f001 fc49 	bl	80086e0 <HAL_GPIO_WritePin>
	if (addDelay != 0) {
 8006e4e:	b9bf      	cbnz	r7, 8006e80 <L6206_Board_EnableBridge+0x4c>
		HAL_Delay(BSP_MOTOR_CONTROL_BOARD_BRIDGE_TURN_ON_DELAY);
	}
	/* Configure the GPIO connected to EN pin to take interrupt */
	GPIO_InitStruct.Pin = gpioPin;
 8006e50:	9401      	str	r4, [sp, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8006e52:	4b0e      	ldr	r3, [pc, #56]	; (8006e8c <L6206_Board_EnableBridge+0x58>)
 8006e54:	9302      	str	r3, [sp, #8]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006e56:	2301      	movs	r3, #1
 8006e58:	9303      	str	r3, [sp, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_MEDIUM;
 8006e5a:	9304      	str	r3, [sp, #16]
	HAL_GPIO_Init(gpioPort, &GPIO_InitStruct);
 8006e5c:	a901      	add	r1, sp, #4
 8006e5e:	4630      	mov	r0, r6
 8006e60:	f001 fa36 	bl	80082d0 <HAL_GPIO_Init>

	__HAL_GPIO_EXTI_CLEAR_IT(gpioPin);
 8006e64:	4b0a      	ldr	r3, [pc, #40]	; (8006e90 <L6206_Board_EnableBridge+0x5c>)
 8006e66:	615c      	str	r4, [r3, #20]
	HAL_NVIC_ClearPendingIRQ(flagIrqn);
 8006e68:	4628      	mov	r0, r5
 8006e6a:	f000 fe9f 	bl	8007bac <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_EnableIRQ(flagIrqn);
 8006e6e:	4628      	mov	r0, r5
 8006e70:	f000 fe58 	bl	8007b24 <HAL_NVIC_EnableIRQ>
}
 8006e74:	b007      	add	sp, #28
 8006e76:	bdf0      	pop	{r4, r5, r6, r7, pc}
		flagIrqn = EXTI_FLAG_B_IRQn;
 8006e78:	2507      	movs	r5, #7
		gpioPort = BSP_MOTOR_CONTROL_BOARD_EN_AND_FLAG_B_PORT;
 8006e7a:	4e06      	ldr	r6, [pc, #24]	; (8006e94 <L6206_Board_EnableBridge+0x60>)
		gpioPin = BSP_MOTOR_CONTROL_BOARD_EN_AND_FLAG_B_PIN;
 8006e7c:	2402      	movs	r4, #2
 8006e7e:	e7e1      	b.n	8006e44 <L6206_Board_EnableBridge+0x10>
		HAL_Delay(BSP_MOTOR_CONTROL_BOARD_BRIDGE_TURN_ON_DELAY);
 8006e80:	2014      	movs	r0, #20
 8006e82:	f000 fa9d 	bl	80073c0 <HAL_Delay>
 8006e86:	e7e3      	b.n	8006e50 <L6206_Board_EnableBridge+0x1c>
 8006e88:	40020000 	.word	0x40020000
 8006e8c:	10210000 	.word	0x10210000
 8006e90:	40013c00 	.word	0x40013c00
 8006e94:	40020800 	.word	0x40020800

08006e98 <L6206_Board_GetFlagPinState>:
* @brief  Returns the FLAG pin state.
* @param[in]  bridgeId (from 0 for bridge A to 1 for bridge B)
* @retval The FLAG pin value.
**********************************************************/
uint32_t L6206_Board_GetFlagPinState(uint8_t bridgeId)
{
 8006e98:	b508      	push	{r3, lr}
	uint32_t gpioPin;
	GPIO_TypeDef* gpioPort;

	if (bridgeId == 0) {
 8006e9a:	b120      	cbz	r0, 8006ea6 <L6206_Board_GetFlagPinState+0xe>
		gpioPin = BSP_MOTOR_CONTROL_BOARD_EN_AND_FLAG_A_PIN;
		gpioPort = BSP_MOTOR_CONTROL_BOARD_EN_AND_FLAG_A_PORT;
	}else {
		gpioPin = BSP_MOTOR_CONTROL_BOARD_EN_AND_FLAG_B_PIN;
		gpioPort = BSP_MOTOR_CONTROL_BOARD_EN_AND_FLAG_B_PORT;
 8006e9c:	4804      	ldr	r0, [pc, #16]	; (8006eb0 <L6206_Board_GetFlagPinState+0x18>)
		gpioPin = BSP_MOTOR_CONTROL_BOARD_EN_AND_FLAG_B_PIN;
 8006e9e:	2102      	movs	r1, #2
	}
	return HAL_GPIO_ReadPin(gpioPort, gpioPin);
 8006ea0:	f001 fc0a 	bl	80086b8 <HAL_GPIO_ReadPin>
}
 8006ea4:	bd08      	pop	{r3, pc}
		gpioPort = BSP_MOTOR_CONTROL_BOARD_EN_AND_FLAG_A_PORT;
 8006ea6:	4803      	ldr	r0, [pc, #12]	; (8006eb4 <L6206_Board_GetFlagPinState+0x1c>)
		gpioPin = BSP_MOTOR_CONTROL_BOARD_EN_AND_FLAG_A_PIN;
 8006ea8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006eac:	e7f8      	b.n	8006ea0 <L6206_Board_GetFlagPinState+0x8>
 8006eae:	bf00      	nop
 8006eb0:	40020800 	.word	0x40020800
 8006eb4:	40020000 	.word	0x40020000

08006eb8 <L6206_Board_GpioInit>:
/******************************************************//**
* @brief  Initiliases the GPIOs used by the L6206s
* @retval None
**********************************************************/
void L6206_Board_GpioInit(void)
{
 8006eb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006eba:	b089      	sub	sp, #36	; 0x24
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIO Ports Clock Enable */
	__GPIOC_CLK_ENABLE();
 8006ebc:	2400      	movs	r4, #0
 8006ebe:	9400      	str	r4, [sp, #0]
 8006ec0:	4b27      	ldr	r3, [pc, #156]	; (8006f60 <L6206_Board_GpioInit+0xa8>)
 8006ec2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006ec4:	f042 0204 	orr.w	r2, r2, #4
 8006ec8:	631a      	str	r2, [r3, #48]	; 0x30
 8006eca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006ecc:	f002 0204 	and.w	r2, r2, #4
 8006ed0:	9200      	str	r2, [sp, #0]
 8006ed2:	9a00      	ldr	r2, [sp, #0]
	__GPIOA_CLK_ENABLE();
 8006ed4:	9401      	str	r4, [sp, #4]
 8006ed6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006ed8:	f042 0201 	orr.w	r2, r2, #1
 8006edc:	631a      	str	r2, [r3, #48]	; 0x30
 8006ede:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006ee0:	f002 0201 	and.w	r2, r2, #1
 8006ee4:	9201      	str	r2, [sp, #4]
 8006ee6:	9a01      	ldr	r2, [sp, #4]
	__GPIOB_CLK_ENABLE();
 8006ee8:	9402      	str	r4, [sp, #8]
 8006eea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006eec:	f042 0202 	orr.w	r2, r2, #2
 8006ef0:	631a      	str	r2, [r3, #48]	; 0x30
 8006ef2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ef4:	f003 0302 	and.w	r3, r3, #2
 8006ef8:	9302      	str	r3, [sp, #8]
 8006efa:	9b02      	ldr	r3, [sp, #8]

	/* Configure L6206 Enable pin of Bridge A ------------------------------*/
	/* This pin is reconfigured later for OCD and OVT as GPIO_MODE_IT_FALLING with GPIO_PULLUP */
	GPIO_InitStruct.Pin = BSP_MOTOR_CONTROL_BOARD_EN_AND_FLAG_A_PIN;
 8006efc:	f44f 6780 	mov.w	r7, #1024	; 0x400
 8006f00:	9703      	str	r7, [sp, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006f02:	2501      	movs	r5, #1
 8006f04:	9504      	str	r5, [sp, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f06:	9405      	str	r4, [sp, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_MEDIUM;
 8006f08:	9506      	str	r5, [sp, #24]
	HAL_GPIO_Init(BSP_MOTOR_CONTROL_BOARD_EN_AND_FLAG_A_PORT, &GPIO_InitStruct);
 8006f0a:	4e16      	ldr	r6, [pc, #88]	; (8006f64 <L6206_Board_GpioInit+0xac>)
 8006f0c:	a903      	add	r1, sp, #12
 8006f0e:	4630      	mov	r0, r6
 8006f10:	f001 f9de 	bl	80082d0 <HAL_GPIO_Init>
	HAL_GPIO_WritePin(BSP_MOTOR_CONTROL_BOARD_EN_AND_FLAG_A_PORT, BSP_MOTOR_CONTROL_BOARD_EN_AND_FLAG_A_PIN, GPIO_PIN_RESET);
 8006f14:	4622      	mov	r2, r4
 8006f16:	4639      	mov	r1, r7
 8006f18:	4630      	mov	r0, r6
 8006f1a:	f001 fbe1 	bl	80086e0 <HAL_GPIO_WritePin>

	/* Set Priority of External Line Interrupt used for the OCD OVT interrupt*/
	HAL_NVIC_SetPriority(EXTI_FLAG_A_IRQn, BSP_MOTOR_CONTROL_BOARD_EN_AND_FLAG_A_PRIORITY, 0);
 8006f1e:	4622      	mov	r2, r4
 8006f20:	2104      	movs	r1, #4
 8006f22:	2028      	movs	r0, #40	; 0x28
 8006f24:	f000 fdba 	bl	8007a9c <HAL_NVIC_SetPriority>

	/* Enable the External Line Interrupt used for the OCD OVT interrupt*/
	HAL_NVIC_EnableIRQ(EXTI_FLAG_A_IRQn);
 8006f28:	2028      	movs	r0, #40	; 0x28
 8006f2a:	f000 fdfb 	bl	8007b24 <HAL_NVIC_EnableIRQ>

/* Configure L6206 Enable pin of Bridge B ------------------------------*/
	/* This pin is reconfigured later for OCD and OVT as GPIO_MODE_IT_FALLING with GPIO_PULLUP */
	GPIO_InitStruct.Pin = BSP_MOTOR_CONTROL_BOARD_EN_AND_FLAG_B_PIN;
 8006f2e:	2602      	movs	r6, #2
 8006f30:	9603      	str	r6, [sp, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006f32:	9504      	str	r5, [sp, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f34:	9405      	str	r4, [sp, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_MEDIUM;
 8006f36:	9506      	str	r5, [sp, #24]
	HAL_GPIO_Init(BSP_MOTOR_CONTROL_BOARD_EN_AND_FLAG_B_PORT, &GPIO_InitStruct);
 8006f38:	4d0b      	ldr	r5, [pc, #44]	; (8006f68 <L6206_Board_GpioInit+0xb0>)
 8006f3a:	a903      	add	r1, sp, #12
 8006f3c:	4628      	mov	r0, r5
 8006f3e:	f001 f9c7 	bl	80082d0 <HAL_GPIO_Init>
	HAL_GPIO_WritePin(BSP_MOTOR_CONTROL_BOARD_EN_AND_FLAG_B_PORT, BSP_MOTOR_CONTROL_BOARD_EN_AND_FLAG_B_PIN, GPIO_PIN_RESET);
 8006f42:	4622      	mov	r2, r4
 8006f44:	4631      	mov	r1, r6
 8006f46:	4628      	mov	r0, r5
 8006f48:	f001 fbca 	bl	80086e0 <HAL_GPIO_WritePin>

	/* Set Priority of External Line Interrupt used for the OCD OVT interrupt*/
	HAL_NVIC_SetPriority(EXTI_FLAG_B_IRQn, BSP_MOTOR_CONTROL_BOARD_EN_AND_FLAG_B_PRIORITY, 0);
 8006f4c:	4622      	mov	r2, r4
 8006f4e:	2104      	movs	r1, #4
 8006f50:	2007      	movs	r0, #7
 8006f52:	f000 fda3 	bl	8007a9c <HAL_NVIC_SetPriority>

	/* Enable the External Line Interrupt used for the OCD OVT interrupt*/
	HAL_NVIC_EnableIRQ(EXTI_FLAG_B_IRQn);
 8006f56:	2007      	movs	r0, #7
 8006f58:	f000 fde4 	bl	8007b24 <HAL_NVIC_EnableIRQ>
}
 8006f5c:	b009      	add	sp, #36	; 0x24
 8006f5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f60:	40023800 	.word	0x40023800
 8006f64:	40020000 	.word	0x40020000
 8006f68:	40020800 	.word	0x40020800

08006f6c <L6206_Board_PwmDeInit>:
* @param[in] bridgeInput 0 for input 1A, 1 for input 2A,
* 2 for input 1B, 3 for input 2B
* @retval None
**********************************************************/
void L6206_Board_PwmDeInit(uint8_t bridgeInput)
{
 8006f6c:	b508      	push	{r3, lr}
	TIM_HandleTypeDef *pHTim;

	switch (bridgeInput) {
 8006f6e:	2802      	cmp	r0, #2
 8006f70:	d011      	beq.n	8006f96 <L6206_Board_PwmDeInit+0x2a>
 8006f72:	2803      	cmp	r0, #3
 8006f74:	d016      	beq.n	8006fa4 <L6206_Board_PwmDeInit+0x38>
 8006f76:	2801      	cmp	r0, #1
 8006f78:	d007      	beq.n	8006f8a <L6206_Board_PwmDeInit+0x1e>
	case 0:
	default:
		pHTim = &hTimPwm1A;
		pHTim->Instance = BSP_MOTOR_CONTROL_BOARD_TIMER_PWM1A;
 8006f7a:	480e      	ldr	r0, [pc, #56]	; (8006fb4 <L6206_Board_PwmDeInit+0x48>)
 8006f7c:	4b0e      	ldr	r3, [pc, #56]	; (8006fb8 <L6206_Board_PwmDeInit+0x4c>)
 8006f7e:	6003      	str	r3, [r0, #0]
		pHTim->Channel = BSP_MOTOR_CONTROL_BOARD_HAL_ACT_CHAN_TIMER_PWM1A;
 8006f80:	2301      	movs	r3, #1
 8006f82:	7603      	strb	r3, [r0, #24]
		pHTim->Instance = BSP_MOTOR_CONTROL_BOARD_TIMER_PWM2B;
		pHTim->Channel = BSP_MOTOR_CONTROL_BOARD_HAL_ACT_CHAN_TIMER_PWM2B;

		break;
	}
	HAL_TIM_PWM_DeInit(pHTim);
 8006f84:	f004 fc56 	bl	800b834 <HAL_TIM_PWM_DeInit>
 8006f88:	bd08      	pop	{r3, pc}
		pHTim->Instance = BSP_MOTOR_CONTROL_BOARD_TIMER_PWM2A;
 8006f8a:	480c      	ldr	r0, [pc, #48]	; (8006fbc <L6206_Board_PwmDeInit+0x50>)
 8006f8c:	4b0a      	ldr	r3, [pc, #40]	; (8006fb8 <L6206_Board_PwmDeInit+0x4c>)
 8006f8e:	6003      	str	r3, [r0, #0]
		pHTim->Channel = BSP_MOTOR_CONTROL_BOARD_HAL_ACT_CHAN_TIMER_PWM2A;
 8006f90:	2302      	movs	r3, #2
 8006f92:	7603      	strb	r3, [r0, #24]
		break;
 8006f94:	e7f6      	b.n	8006f84 <L6206_Board_PwmDeInit+0x18>
		pHTim->Instance = BSP_MOTOR_CONTROL_BOARD_TIMER_PWM1B;
 8006f96:	480a      	ldr	r0, [pc, #40]	; (8006fc0 <L6206_Board_PwmDeInit+0x54>)
 8006f98:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006f9c:	6003      	str	r3, [r0, #0]
		pHTim->Channel = BSP_MOTOR_CONTROL_BOARD_HAL_ACT_CHAN_TIMER_PWM1B;
 8006f9e:	2301      	movs	r3, #1
 8006fa0:	7603      	strb	r3, [r0, #24]
		break;
 8006fa2:	e7ef      	b.n	8006f84 <L6206_Board_PwmDeInit+0x18>
		pHTim->Instance = BSP_MOTOR_CONTROL_BOARD_TIMER_PWM2B;
 8006fa4:	4807      	ldr	r0, [pc, #28]	; (8006fc4 <L6206_Board_PwmDeInit+0x58>)
 8006fa6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006faa:	6003      	str	r3, [r0, #0]
		pHTim->Channel = BSP_MOTOR_CONTROL_BOARD_HAL_ACT_CHAN_TIMER_PWM2B;
 8006fac:	2302      	movs	r3, #2
 8006fae:	7603      	strb	r3, [r0, #24]
		break;
 8006fb0:	e7e8      	b.n	8006f84 <L6206_Board_PwmDeInit+0x18>
 8006fb2:	bf00      	nop
 8006fb4:	20003608 	.word	0x20003608
 8006fb8:	40000400 	.word	0x40000400
 8006fbc:	20003554 	.word	0x20003554
 8006fc0:	20003590 	.word	0x20003590
 8006fc4:	200035cc 	.word	0x200035cc

08006fc8 <L6206_Board_PwmInit>:
* @param[in] bridgeInput 0 for input 1A, 1 for input 2A,
* 2 for input 1B, 3 for input 2B
* @retval None
**********************************************************/
void L6206_Board_PwmInit(uint8_t bridgeInput)
{
 8006fc8:	b570      	push	{r4, r5, r6, lr}
 8006fca:	b08a      	sub	sp, #40	; 0x28
	TIM_OC_InitTypeDef sConfigOC;
	TIM_MasterConfigTypeDef sMasterConfig;
	TIM_HandleTypeDef *pHTim;
	uint32_t channel;

	switch (bridgeInput) {
 8006fcc:	2802      	cmp	r0, #2
 8006fce:	d02b      	beq.n	8007028 <L6206_Board_PwmInit+0x60>
 8006fd0:	2803      	cmp	r0, #3
 8006fd2:	d031      	beq.n	8007038 <L6206_Board_PwmInit+0x70>
 8006fd4:	2801      	cmp	r0, #1
 8006fd6:	d020      	beq.n	800701a <L6206_Board_PwmInit+0x52>
	case 0:
	default:
		pHTim = &hTimPwm1A;
		pHTim->Instance = BSP_MOTOR_CONTROL_BOARD_TIMER_PWM1A;
 8006fd8:	4c1b      	ldr	r4, [pc, #108]	; (8007048 <L6206_Board_PwmInit+0x80>)
 8006fda:	4b1c      	ldr	r3, [pc, #112]	; (800704c <L6206_Board_PwmInit+0x84>)
 8006fdc:	6023      	str	r3, [r4, #0]
		pHTim->Channel = BSP_MOTOR_CONTROL_BOARD_HAL_ACT_CHAN_TIMER_PWM1A;
 8006fde:	2301      	movs	r3, #1
 8006fe0:	7623      	strb	r3, [r4, #24]
		channel = BSP_MOTOR_CONTROL_BOARD_CHAN_TIMER_PWM1A;
 8006fe2:	2600      	movs	r6, #0
		pHTim->Instance = BSP_MOTOR_CONTROL_BOARD_TIMER_PWM2B;
		pHTim->Channel = BSP_MOTOR_CONTROL_BOARD_HAL_ACT_CHAN_TIMER_PWM2B;
		channel = BSP_MOTOR_CONTROL_BOARD_CHAN_TIMER_PWM2B;
		break;
	}
	pHTim->Init.Prescaler = TIMER_PRESCALER - 1;
 8006fe4:	233f      	movs	r3, #63	; 0x3f
 8006fe6:	6063      	str	r3, [r4, #4]
	pHTim->Init.CounterMode = TIM_COUNTERMODE_UP;
 8006fe8:	2500      	movs	r5, #0
 8006fea:	60a5      	str	r5, [r4, #8]
	pHTim->Init.Period = 0;
 8006fec:	60e5      	str	r5, [r4, #12]
	pHTim->Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006fee:	6125      	str	r5, [r4, #16]
	HAL_TIM_PWM_Init(pHTim);
 8006ff0:	4620      	mov	r0, r4
 8006ff2:	f005 f85b 	bl	800c0ac <HAL_TIM_PWM_Init>

	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006ff6:	2360      	movs	r3, #96	; 0x60
 8006ff8:	9303      	str	r3, [sp, #12]
	sConfigOC.Pulse = 0;
 8006ffa:	9504      	str	r5, [sp, #16]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006ffc:	9505      	str	r5, [sp, #20]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006ffe:	9507      	str	r5, [sp, #28]
	HAL_TIM_PWM_ConfigChannel(pHTim, &sConfigOC, channel);
 8007000:	4632      	mov	r2, r6
 8007002:	a903      	add	r1, sp, #12
 8007004:	4620      	mov	r0, r4
 8007006:	f005 f8ef 	bl	800c1e8 <HAL_TIM_PWM_ConfigChannel>

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800700a:	9501      	str	r5, [sp, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800700c:	9502      	str	r5, [sp, #8]
	HAL_TIMEx_MasterConfigSynchronization(pHTim, &sMasterConfig);
 800700e:	a901      	add	r1, sp, #4
 8007010:	4620      	mov	r0, r4
 8007012:	f005 fb07 	bl	800c624 <HAL_TIMEx_MasterConfigSynchronization>
}
 8007016:	b00a      	add	sp, #40	; 0x28
 8007018:	bd70      	pop	{r4, r5, r6, pc}
		pHTim->Instance = BSP_MOTOR_CONTROL_BOARD_TIMER_PWM2A;
 800701a:	4c0d      	ldr	r4, [pc, #52]	; (8007050 <L6206_Board_PwmInit+0x88>)
 800701c:	4b0b      	ldr	r3, [pc, #44]	; (800704c <L6206_Board_PwmInit+0x84>)
 800701e:	6023      	str	r3, [r4, #0]
		pHTim->Channel = BSP_MOTOR_CONTROL_BOARD_HAL_ACT_CHAN_TIMER_PWM2A;
 8007020:	2302      	movs	r3, #2
 8007022:	7623      	strb	r3, [r4, #24]
		channel = BSP_MOTOR_CONTROL_BOARD_CHAN_TIMER_PWM2A;
 8007024:	2604      	movs	r6, #4
		break;
 8007026:	e7dd      	b.n	8006fe4 <L6206_Board_PwmInit+0x1c>
		pHTim->Instance = BSP_MOTOR_CONTROL_BOARD_TIMER_PWM1B;
 8007028:	4c0a      	ldr	r4, [pc, #40]	; (8007054 <L6206_Board_PwmInit+0x8c>)
 800702a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800702e:	6023      	str	r3, [r4, #0]
		pHTim->Channel = BSP_MOTOR_CONTROL_BOARD_HAL_ACT_CHAN_TIMER_PWM1B;
 8007030:	2301      	movs	r3, #1
 8007032:	7623      	strb	r3, [r4, #24]
		channel = BSP_MOTOR_CONTROL_BOARD_CHAN_TIMER_PWM1B;
 8007034:	2600      	movs	r6, #0
		break;
 8007036:	e7d5      	b.n	8006fe4 <L6206_Board_PwmInit+0x1c>
		pHTim->Instance = BSP_MOTOR_CONTROL_BOARD_TIMER_PWM2B;
 8007038:	4c07      	ldr	r4, [pc, #28]	; (8007058 <L6206_Board_PwmInit+0x90>)
 800703a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800703e:	6023      	str	r3, [r4, #0]
		pHTim->Channel = BSP_MOTOR_CONTROL_BOARD_HAL_ACT_CHAN_TIMER_PWM2B;
 8007040:	2302      	movs	r3, #2
 8007042:	7623      	strb	r3, [r4, #24]
		channel = BSP_MOTOR_CONTROL_BOARD_CHAN_TIMER_PWM2B;
 8007044:	2604      	movs	r6, #4
		break;
 8007046:	e7cd      	b.n	8006fe4 <L6206_Board_PwmInit+0x1c>
 8007048:	20003608 	.word	0x20003608
 800704c:	40000400 	.word	0x40000400
 8007050:	20003554 	.word	0x20003554
 8007054:	20003590 	.word	0x20003590
 8007058:	200035cc 	.word	0x200035cc

0800705c <L6206_Board_PwmSetFreq>:
* @param[in] duty Duty cycle
* @retval None
* @note The frequency is directly the current speed of the device
**********************************************************/
void L6206_Board_PwmSetFreq(uint8_t bridgeInput, uint32_t newFreq, uint8_t duty)
{
 800705c:	b570      	push	{r4, r5, r6, lr}
 800705e:	4606      	mov	r6, r0
 8007060:	460d      	mov	r5, r1
 8007062:	4614      	mov	r4, r2
	uint32_t sysFreq = HAL_RCC_GetSysClockFreq();
 8007064:	f003 fcb8 	bl	800a9d8 <HAL_RCC_GetSysClockFreq>
	TIM_HandleTypeDef *pHTim;
	uint32_t period;
	uint32_t pulse;
	uint32_t channel;

	switch (bridgeInput) {
 8007068:	2e02      	cmp	r6, #2
 800706a:	d027      	beq.n	80070bc <L6206_Board_PwmSetFreq+0x60>
 800706c:	2e03      	cmp	r6, #3
 800706e:	d02b      	beq.n	80070c8 <L6206_Board_PwmSetFreq+0x6c>
 8007070:	2e01      	cmp	r6, #1
 8007072:	d01e      	beq.n	80070b2 <L6206_Board_PwmSetFreq+0x56>
	case 0:
	default:
		pHTim = &hTimPwm1A;
		pHTim->Instance = BSP_MOTOR_CONTROL_BOARD_TIMER_PWM1A;
 8007074:	4b18      	ldr	r3, [pc, #96]	; (80070d8 <L6206_Board_PwmSetFreq+0x7c>)
 8007076:	4a19      	ldr	r2, [pc, #100]	; (80070dc <L6206_Board_PwmSetFreq+0x80>)
 8007078:	601a      	str	r2, [r3, #0]
		channel = BSP_MOTOR_CONTROL_BOARD_CHAN_TIMER_PWM1A;
 800707a:	2100      	movs	r1, #0
		pHTim->Instance = BSP_MOTOR_CONTROL_BOARD_TIMER_PWM2B;
		channel = BSP_MOTOR_CONTROL_BOARD_CHAN_TIMER_PWM2B;
		break;
	}

	period = (uint32_t)((uint32_t)sysFreq / (uint32_t)(TIMER_PRESCALER * newFreq)) - 1;
 800707c:	01ad      	lsls	r5, r5, #6
 800707e:	fbb0 f0f5 	udiv	r0, r0, r5
 8007082:	3801      	subs	r0, #1


	__HAL_TIM_SetAutoreload(pHTim, period);
 8007084:	681a      	ldr	r2, [r3, #0]
 8007086:	62d0      	str	r0, [r2, #44]	; 0x2c
 8007088:	60d8      	str	r0, [r3, #12]

	if (duty == 0) {
 800708a:	b31c      	cbz	r4, 80070d4 <L6206_Board_PwmSetFreq+0x78>
		pulse = 0;
	}else {
		if (duty > 100) duty = 100;
 800708c:	2c64      	cmp	r4, #100	; 0x64
 800708e:	d900      	bls.n	8007092 <L6206_Board_PwmSetFreq+0x36>
 8007090:	2464      	movs	r4, #100	; 0x64
		pulse = (uint32_t)(((uint32_t)period * (uint32_t)duty) / 100) + 1;
 8007092:	fb04 f400 	mul.w	r4, r4, r0
 8007096:	4a12      	ldr	r2, [pc, #72]	; (80070e0 <L6206_Board_PwmSetFreq+0x84>)
 8007098:	fba2 2404 	umull	r2, r4, r2, r4
 800709c:	0964      	lsrs	r4, r4, #5
 800709e:	3401      	adds	r4, #1
	}
	__HAL_TIM_SetCompare(pHTim, channel, pulse);
 80070a0:	681a      	ldr	r2, [r3, #0]
 80070a2:	3234      	adds	r2, #52	; 0x34
 80070a4:	0888      	lsrs	r0, r1, #2
 80070a6:	f842 4020 	str.w	r4, [r2, r0, lsl #2]
	HAL_TIM_PWM_Start(pHTim, channel);
 80070aa:	4618      	mov	r0, r3
 80070ac:	f005 f9f4 	bl	800c498 <HAL_TIM_PWM_Start>
 80070b0:	bd70      	pop	{r4, r5, r6, pc}
		pHTim->Instance = BSP_MOTOR_CONTROL_BOARD_TIMER_PWM2A;
 80070b2:	4b0c      	ldr	r3, [pc, #48]	; (80070e4 <L6206_Board_PwmSetFreq+0x88>)
 80070b4:	4a09      	ldr	r2, [pc, #36]	; (80070dc <L6206_Board_PwmSetFreq+0x80>)
 80070b6:	601a      	str	r2, [r3, #0]
		channel = BSP_MOTOR_CONTROL_BOARD_CHAN_TIMER_PWM2A;
 80070b8:	2104      	movs	r1, #4
		break;
 80070ba:	e7df      	b.n	800707c <L6206_Board_PwmSetFreq+0x20>
		pHTim->Instance = BSP_MOTOR_CONTROL_BOARD_TIMER_PWM1B;
 80070bc:	4b0a      	ldr	r3, [pc, #40]	; (80070e8 <L6206_Board_PwmSetFreq+0x8c>)
 80070be:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80070c2:	601a      	str	r2, [r3, #0]
		channel = BSP_MOTOR_CONTROL_BOARD_CHAN_TIMER_PWM1B;
 80070c4:	2100      	movs	r1, #0
		break;
 80070c6:	e7d9      	b.n	800707c <L6206_Board_PwmSetFreq+0x20>
		pHTim->Instance = BSP_MOTOR_CONTROL_BOARD_TIMER_PWM2B;
 80070c8:	4b08      	ldr	r3, [pc, #32]	; (80070ec <L6206_Board_PwmSetFreq+0x90>)
 80070ca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80070ce:	601a      	str	r2, [r3, #0]
		channel = BSP_MOTOR_CONTROL_BOARD_CHAN_TIMER_PWM2B;
 80070d0:	2104      	movs	r1, #4
		break;
 80070d2:	e7d3      	b.n	800707c <L6206_Board_PwmSetFreq+0x20>
		pulse = 0;
 80070d4:	2400      	movs	r4, #0
 80070d6:	e7e3      	b.n	80070a0 <L6206_Board_PwmSetFreq+0x44>
 80070d8:	20003608 	.word	0x20003608
 80070dc:	40000400 	.word	0x40000400
 80070e0:	51eb851f 	.word	0x51eb851f
 80070e4:	20003554 	.word	0x20003554
 80070e8:	20003590 	.word	0x20003590
 80070ec:	200035cc 	.word	0x200035cc

080070f0 <L6206_Board_PwmStop>:
* @param[in] bridgeInput 0 for input 1A, 1 for input 2A,
* 2 for input 1B, 3 for input 2B
* @retval None
**********************************************************/
void L6206_Board_PwmStop(uint8_t bridgeInput)
{
 80070f0:	b508      	push	{r3, lr}
	switch (bridgeInput) {
 80070f2:	2803      	cmp	r0, #3
 80070f4:	d816      	bhi.n	8007124 <L6206_Board_PwmStop+0x34>
 80070f6:	e8df f000 	tbb	[pc, r0]
 80070fa:	0702      	.short	0x0702
 80070fc:	110c      	.short	0x110c
	case 0:
		HAL_TIM_PWM_Stop(&hTimPwm1A, BSP_MOTOR_CONTROL_BOARD_CHAN_TIMER_PWM1A);
 80070fe:	2100      	movs	r1, #0
 8007100:	4809      	ldr	r0, [pc, #36]	; (8007128 <L6206_Board_PwmStop+0x38>)
 8007102:	f005 fa21 	bl	800c548 <HAL_TIM_PWM_Stop>
		break;
 8007106:	bd08      	pop	{r3, pc}
	case  1:
		HAL_TIM_PWM_Stop(&hTimPwm2A, BSP_MOTOR_CONTROL_BOARD_CHAN_TIMER_PWM2A);
 8007108:	2104      	movs	r1, #4
 800710a:	4808      	ldr	r0, [pc, #32]	; (800712c <L6206_Board_PwmStop+0x3c>)
 800710c:	f005 fa1c 	bl	800c548 <HAL_TIM_PWM_Stop>
		break;
 8007110:	bd08      	pop	{r3, pc}
	case  2:
		HAL_TIM_PWM_Stop(&hTimPwm1B, BSP_MOTOR_CONTROL_BOARD_CHAN_TIMER_PWM1B);
 8007112:	2100      	movs	r1, #0
 8007114:	4806      	ldr	r0, [pc, #24]	; (8007130 <L6206_Board_PwmStop+0x40>)
 8007116:	f005 fa17 	bl	800c548 <HAL_TIM_PWM_Stop>
		break;
 800711a:	bd08      	pop	{r3, pc}
	case  3:
		HAL_TIM_PWM_Stop(&hTimPwm2B, BSP_MOTOR_CONTROL_BOARD_CHAN_TIMER_PWM2B);
 800711c:	2104      	movs	r1, #4
 800711e:	4805      	ldr	r0, [pc, #20]	; (8007134 <L6206_Board_PwmStop+0x44>)
 8007120:	f005 fa12 	bl	800c548 <HAL_TIM_PWM_Stop>
 8007124:	bd08      	pop	{r3, pc}
 8007126:	bf00      	nop
 8007128:	20003608 	.word	0x20003608
 800712c:	20003554 	.word	0x20003554
 8007130:	20003590 	.word	0x20003590
 8007134:	200035cc 	.word	0x200035cc

08007138 <L6474_GetMotorHandle>:
 */
/// Get motor handle for L6474
__weak motorDrv_t* L6474_GetMotorHandle(void)
{
	return((motorDrv_t* )0);
}
 8007138:	2000      	movs	r0, #0
 800713a:	4770      	bx	lr

0800713c <l647x_GetMotorHandle>:
/// Get motor handle for L647x
__weak motorDrv_t* l647x_GetMotorHandle(void)
{
	return((motorDrv_t* )0);
}
 800713c:	2000      	movs	r0, #0
 800713e:	4770      	bx	lr

08007140 <l648x_GetMotorHandle>:
/// Get motor handle for L648x
__weak motorDrv_t* l648x_GetMotorHandle(void)
{
	return((motorDrv_t* )0);
}
 8007140:	2000      	movs	r0, #0
 8007142:	4770      	bx	lr

08007144 <Powerstep01_GetMotorHandle>:
/// Get motor handle for Powerstep
__weak motorDrv_t* Powerstep01_GetMotorHandle(void)
{
	return((motorDrv_t* )0);
}
 8007144:	2000      	movs	r0, #0
 8007146:	4770      	bx	lr

08007148 <L6208_GetMotorHandle>:
}
/// Get motor handle for L6208
__weak motorDrv_t* L6208_GetMotorHandle(void)
{
	return((motorDrv_t* )0);
}
 8007148:	2000      	movs	r0, #0
 800714a:	4770      	bx	lr

0800714c <Stspin220_GetMotorHandle>:
/// Get motor handle for STSPIN220
__weak motorDrv_t* Stspin220_GetMotorHandle(void)
{
	return((motorDrv_t* )0);
}
 800714c:	2000      	movs	r0, #0
 800714e:	4770      	bx	lr

08007150 <Stspin240_250_GetMotorHandle>:
/// Get motor handle for STSPIN240
__weak motorDrv_t* Stspin240_250_GetMotorHandle(void)
{
	return((motorDrv_t* )0);
}
 8007150:	2000      	movs	r0, #0
 8007152:	4770      	bx	lr

08007154 <BSP_MotorControl_ErrorHandler>:
* @brief Motor control error handler
* @param[in] error number of the error
* @retval None
**********************************************************/
void BSP_MotorControl_ErrorHandler(uint16_t error)
{
 8007154:	b508      	push	{r3, lr}
	if ((motorDrvHandle != 0) && (motorDrvHandle->ErrorHandler != 0)) {
 8007156:	4b04      	ldr	r3, [pc, #16]	; (8007168 <BSP_MotorControl_ErrorHandler+0x14>)
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	b123      	cbz	r3, 8007166 <BSP_MotorControl_ErrorHandler+0x12>
 800715c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8007160:	b10b      	cbz	r3, 8007166 <BSP_MotorControl_ErrorHandler+0x12>
		motorDrvHandle->ErrorHandler(error);
 8007162:	4798      	blx	r3
	}else {
		while (1) {
			/* Infinite loop as Error handler must be defined*/
		}
	}
}
 8007164:	bd08      	pop	{r3, pc}
 8007166:	e7fe      	b.n	8007166 <BSP_MotorControl_ErrorHandler+0x12>
 8007168:	200025a0 	.word	0x200025a0

0800716c <BSP_MotorControl_AttachErrorHandler>:
{
 800716c:	b508      	push	{r3, lr}
	if ((motorDrvHandle != 0) && (motorDrvHandle->AttachErrorHandler != 0)) {
 800716e:	4b06      	ldr	r3, [pc, #24]	; (8007188 <BSP_MotorControl_AttachErrorHandler+0x1c>)
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	b11b      	cbz	r3, 800717c <BSP_MotorControl_AttachErrorHandler+0x10>
 8007174:	689b      	ldr	r3, [r3, #8]
 8007176:	b10b      	cbz	r3, 800717c <BSP_MotorControl_AttachErrorHandler+0x10>
		motorDrvHandle->AttachErrorHandler(callback);
 8007178:	4798      	blx	r3
 800717a:	bd08      	pop	{r3, pc}
		MOTOR_CONTROL_ERROR_UNDEFINED_FUNCTION(2);
 800717c:	f640 0002 	movw	r0, #2050	; 0x802
 8007180:	f7ff ffe8 	bl	8007154 <BSP_MotorControl_ErrorHandler>
 8007184:	bd08      	pop	{r3, pc}
 8007186:	bf00      	nop
 8007188:	200025a0 	.word	0x200025a0

0800718c <BSP_MotorControl_AttachFlagInterrupt>:
{
 800718c:	b508      	push	{r3, lr}
	if ((motorDrvHandle != 0) && (motorDrvHandle->AttachFlagInterrupt != 0)) {
 800718e:	4b06      	ldr	r3, [pc, #24]	; (80071a8 <BSP_MotorControl_AttachFlagInterrupt+0x1c>)
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	b11b      	cbz	r3, 800719c <BSP_MotorControl_AttachFlagInterrupt+0x10>
 8007194:	68db      	ldr	r3, [r3, #12]
 8007196:	b10b      	cbz	r3, 800719c <BSP_MotorControl_AttachFlagInterrupt+0x10>
		motorDrvHandle->AttachFlagInterrupt(callback);
 8007198:	4798      	blx	r3
 800719a:	bd08      	pop	{r3, pc}
		MOTOR_CONTROL_ERROR_UNDEFINED_FUNCTION(3);
 800719c:	f640 0003 	movw	r0, #2051	; 0x803
 80071a0:	f7ff ffd8 	bl	8007154 <BSP_MotorControl_ErrorHandler>
 80071a4:	bd08      	pop	{r3, pc}
 80071a6:	bf00      	nop
 80071a8:	200025a0 	.word	0x200025a0

080071ac <BSP_MotorControl_Init>:
* @param[in] id Component Id (L6474, Powerstep01,...)
* @param[in] initDeviceParameters Initialization structure for one device
* @retval None
**********************************************************/
void BSP_MotorControl_Init(uint16_t id, void* initDeviceParameters)
{
 80071ac:	b508      	push	{r3, lr}
	if ((motorDrvHandle != 0) && (motorDrvHandle->Init != 0)) {
 80071ae:	4b06      	ldr	r3, [pc, #24]	; (80071c8 <BSP_MotorControl_Init+0x1c>)
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	b123      	cbz	r3, 80071be <BSP_MotorControl_Init+0x12>
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	b113      	cbz	r3, 80071be <BSP_MotorControl_Init+0x12>
		motorDrvHandle->Init(initDeviceParameters);
 80071b8:	4608      	mov	r0, r1
 80071ba:	4798      	blx	r3
 80071bc:	bd08      	pop	{r3, pc}
	}else {
		MOTOR_CONTROL_ERROR_UNDEFINED_FUNCTION(0);
 80071be:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80071c2:	f7ff ffc7 	bl	8007154 <BSP_MotorControl_ErrorHandler>
 80071c6:	bd08      	pop	{r3, pc}
 80071c8:	200025a0 	.word	0x200025a0

080071cc <BSP_MotorControl_GetDeviceState>:
*            motorId from 0 to MAX_NUMBER_OF_BRUSH_DC_MOTORS for Brush DC motor
* @retval State ACCELERATING, DECELERATING, STEADY or INACTIVE for stepper motor,
                 STEADY or INACTIVE for Brush DC motor
**********************************************************/
motorState_t BSP_MotorControl_GetDeviceState(uint8_t deviceId)
{
 80071cc:	b508      	push	{r3, lr}
	motorState_t state = INACTIVE;

	if ((motorDrvHandle != 0) && (motorDrvHandle->GetDeviceState != 0)) {
 80071ce:	4b06      	ldr	r3, [pc, #24]	; (80071e8 <BSP_MotorControl_GetDeviceState+0x1c>)
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	b11b      	cbz	r3, 80071dc <BSP_MotorControl_GetDeviceState+0x10>
 80071d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071d6:	b10b      	cbz	r3, 80071dc <BSP_MotorControl_GetDeviceState+0x10>
		state = motorDrvHandle->GetDeviceState(deviceId);
 80071d8:	4798      	blx	r3
 80071da:	bd08      	pop	{r3, pc}
	}else {
		MOTOR_CONTROL_ERROR_UNDEFINED_FUNCTION(9);
 80071dc:	f640 0009 	movw	r0, #2057	; 0x809
 80071e0:	f7ff ffb8 	bl	8007154 <BSP_MotorControl_ErrorHandler>
	motorState_t state = INACTIVE;
 80071e4:	2008      	movs	r0, #8
	}
	return(state);
}
 80071e6:	bd08      	pop	{r3, pc}
 80071e8:	200025a0 	.word	0x200025a0

080071ec <BSP_MotorControl_CmdGetStatus>:
* the flags of the status register are reset.
* This is not the case when the status register is read with the
* GetParam command (via the functions ReadStatusRegister or CmdGetParam).
**********************************************************/
uint16_t BSP_MotorControl_CmdGetStatus(uint8_t deviceId)
{
 80071ec:	b508      	push	{r3, lr}
	uint16_t status = 0;
	if ((motorDrvHandle != 0) && (motorDrvHandle->CmdGetStatus != 0)) {
 80071ee:	4b07      	ldr	r3, [pc, #28]	; (800720c <BSP_MotorControl_CmdGetStatus+0x20>)
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	b123      	cbz	r3, 80071fe <BSP_MotorControl_CmdGetStatus+0x12>
 80071f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071f8:	b10b      	cbz	r3, 80071fe <BSP_MotorControl_CmdGetStatus+0x12>
		status = motorDrvHandle->CmdGetStatus(deviceId);
 80071fa:	4798      	blx	r3
 80071fc:	bd08      	pop	{r3, pc}
	}else {
		MOTOR_CONTROL_ERROR_UNDEFINED_FUNCTION(34);
 80071fe:	f640 0022 	movw	r0, #2082	; 0x822
 8007202:	f7ff ffa7 	bl	8007154 <BSP_MotorControl_ErrorHandler>
	uint16_t status = 0;
 8007206:	2000      	movs	r0, #0
	}
	return(status);
}
 8007208:	bd08      	pop	{r3, pc}
 800720a:	bf00      	nop
 800720c:	200025a0 	.word	0x200025a0

08007210 <BSP_MotorControl_SetDualFullBridgeConfig>:
* for Stspin240, 0 for a mono brush DC configuration, 1 for a dual brush DC configuration
* for Stspin250, 0 only as no dual brush DC configuration is supported
* @retval None
**********************************************************/
void BSP_MotorControl_SetDualFullBridgeConfig(uint8_t config)
{
 8007210:	b508      	push	{r3, lr}
	if ((motorDrvHandle != 0) && (motorDrvHandle->SetDualFullBridgeConfig != 0)) {
 8007212:	4b06      	ldr	r3, [pc, #24]	; (800722c <BSP_MotorControl_SetDualFullBridgeConfig+0x1c>)
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	b123      	cbz	r3, 8007222 <BSP_MotorControl_SetDualFullBridgeConfig+0x12>
 8007218:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 800721c:	b10b      	cbz	r3, 8007222 <BSP_MotorControl_SetDualFullBridgeConfig+0x12>
		motorDrvHandle->SetDualFullBridgeConfig(config);
 800721e:	4798      	blx	r3
 8007220:	bd08      	pop	{r3, pc}
	}else {
		MOTOR_CONTROL_ERROR_UNDEFINED_FUNCTION(65);
 8007222:	f640 0041 	movw	r0, #2113	; 0x841
 8007226:	f7ff ff95 	bl	8007154 <BSP_MotorControl_ErrorHandler>
 800722a:	bd08      	pop	{r3, pc}
 800722c:	200025a0 	.word	0x200025a0

08007230 <BSP_MotorControl_SetBridgeInputPwmFreq>:
* bridgeId must be 0 for L6208 (both bridges are set with the same frequency)
* @param[in] newFreq in Hz up to 100000Hz
* @retval None
**********************************************************/
void BSP_MotorControl_SetBridgeInputPwmFreq(uint8_t bridgeId, uint32_t newFreq)
{
 8007230:	b508      	push	{r3, lr}
	if ((motorDrvHandle != 0) && (motorDrvHandle->SetBridgeInputPwmFreq != 0)) {
 8007232:	4b06      	ldr	r3, [pc, #24]	; (800724c <BSP_MotorControl_SetBridgeInputPwmFreq+0x1c>)
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	b123      	cbz	r3, 8007242 <BSP_MotorControl_SetBridgeInputPwmFreq+0x12>
 8007238:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800723c:	b10b      	cbz	r3, 8007242 <BSP_MotorControl_SetBridgeInputPwmFreq+0x12>
		motorDrvHandle->SetBridgeInputPwmFreq(bridgeId, newFreq);
 800723e:	4798      	blx	r3
 8007240:	bd08      	pop	{r3, pc}
	}else {
		MOTOR_CONTROL_ERROR_UNDEFINED_FUNCTION(67);
 8007242:	f640 0043 	movw	r0, #2115	; 0x843
 8007246:	f7ff ff85 	bl	8007154 <BSP_MotorControl_ErrorHandler>
 800724a:	bd08      	pop	{r3, pc}
 800724c:	200025a0 	.word	0x200025a0

08007250 <BSP_MotorControl_SetNbDevices>:
* from 1 to MAX_NUMBER_OF_DEVICES
* @retval TRUE if successfull, FALSE if failure, attempt
* to set a number of devices greater than MAX_NUMBER_OF_DEVICES
**********************************************************/
bool BSP_MotorControl_SetNbDevices(uint16_t id, uint8_t nbDevices)
{
 8007250:	b510      	push	{r4, lr}
 8007252:	460c      	mov	r4, r1
	MotorControlBoardId = id;
 8007254:	4b2f      	ldr	r3, [pc, #188]	; (8007314 <BSP_MotorControl_SetNbDevices+0xc4>)
 8007256:	8018      	strh	r0, [r3, #0]
	bool status = FALSE;
	if (id == BSP_MOTOR_CONTROL_BOARD_ID_L6474) {
 8007258:	f641 134a 	movw	r3, #6474	; 0x194a
 800725c:	4298      	cmp	r0, r3
 800725e:	d022      	beq.n	80072a6 <BSP_MotorControl_SetNbDevices+0x56>
		motorDrvHandle = L6474_GetMotorHandle();
	}else if (id == BSP_MOTOR_CONTROL_BOARD_ID_POWERSTEP01) {
 8007260:	2801      	cmp	r0, #1
 8007262:	d025      	beq.n	80072b0 <BSP_MotorControl_SetNbDevices+0x60>
		motorDrvHandle = Powerstep01_GetMotorHandle();
	}else if (id == BSP_MOTOR_CONTROL_BOARD_ID_L6206) {
 8007264:	f641 033e 	movw	r3, #6206	; 0x183e
 8007268:	4298      	cmp	r0, r3
 800726a:	d026      	beq.n	80072ba <BSP_MotorControl_SetNbDevices+0x6a>
		motorDrvHandle = L6206_GetMotorHandle();
	}else if (id == BSP_MOTOR_CONTROL_BOARD_ID_L6208) {
 800726c:	f5b0 5fc2 	cmp.w	r0, #6208	; 0x1840
 8007270:	d028      	beq.n	80072c4 <BSP_MotorControl_SetNbDevices+0x74>
		motorDrvHandle = L6208_GetMotorHandle();
	}else if (id == BSP_MOTOR_CONTROL_BOARD_ID_STSPIN220) {
 8007272:	28dc      	cmp	r0, #220	; 0xdc
 8007274:	d02b      	beq.n	80072ce <BSP_MotorControl_SetNbDevices+0x7e>
		motorDrvHandle = Stspin220_GetMotorHandle();
	}else if ((id == BSP_MOTOR_CONTROL_BOARD_ID_L6470) ||
 8007276:	f641 1346 	movw	r3, #6470	; 0x1946
 800727a:	4298      	cmp	r0, r3
 800727c:	d02c      	beq.n	80072d8 <BSP_MotorControl_SetNbDevices+0x88>
 800727e:	f641 1348 	movw	r3, #6472	; 0x1948
 8007282:	4298      	cmp	r0, r3
 8007284:	d028      	beq.n	80072d8 <BSP_MotorControl_SetNbDevices+0x88>
		  (id == BSP_MOTOR_CONTROL_BOARD_ID_L6472)) {
		motorDrvHandle = l647x_GetMotorHandle();
	}else if ((id == BSP_MOTOR_CONTROL_BOARD_ID_L6480) ||
 8007286:	f641 1350 	movw	r3, #6480	; 0x1950
 800728a:	4298      	cmp	r0, r3
 800728c:	d031      	beq.n	80072f2 <BSP_MotorControl_SetNbDevices+0xa2>
 800728e:	f641 1352 	movw	r3, #6482	; 0x1952
 8007292:	4298      	cmp	r0, r3
 8007294:	d02d      	beq.n	80072f2 <BSP_MotorControl_SetNbDevices+0xa2>
		  (id == BSP_MOTOR_CONTROL_BOARD_ID_L6482)) {
		motorDrvHandle = l648x_GetMotorHandle();
	}else if ((id == BSP_MOTOR_CONTROL_BOARD_ID_STSPIN240) ||
 8007296:	28f0      	cmp	r0, #240	; 0xf0
 8007298:	d030      	beq.n	80072fc <BSP_MotorControl_SetNbDevices+0xac>
 800729a:	28fa      	cmp	r0, #250	; 0xfa
 800729c:	d02e      	beq.n	80072fc <BSP_MotorControl_SetNbDevices+0xac>
		  (id == BSP_MOTOR_CONTROL_BOARD_ID_STSPIN250)) {
		motorDrvHandle = Stspin240_250_GetMotorHandle();
	}else {
		motorDrvHandle = 0;
 800729e:	2200      	movs	r2, #0
 80072a0:	4b1d      	ldr	r3, [pc, #116]	; (8007318 <BSP_MotorControl_SetNbDevices+0xc8>)
 80072a2:	601a      	str	r2, [r3, #0]
 80072a4:	e01c      	b.n	80072e0 <BSP_MotorControl_SetNbDevices+0x90>
		motorDrvHandle = L6474_GetMotorHandle();
 80072a6:	f7ff ff47 	bl	8007138 <L6474_GetMotorHandle>
 80072aa:	4b1b      	ldr	r3, [pc, #108]	; (8007318 <BSP_MotorControl_SetNbDevices+0xc8>)
 80072ac:	6018      	str	r0, [r3, #0]
 80072ae:	e017      	b.n	80072e0 <BSP_MotorControl_SetNbDevices+0x90>
		motorDrvHandle = Powerstep01_GetMotorHandle();
 80072b0:	f7ff ff48 	bl	8007144 <Powerstep01_GetMotorHandle>
 80072b4:	4b18      	ldr	r3, [pc, #96]	; (8007318 <BSP_MotorControl_SetNbDevices+0xc8>)
 80072b6:	6018      	str	r0, [r3, #0]
 80072b8:	e012      	b.n	80072e0 <BSP_MotorControl_SetNbDevices+0x90>
		motorDrvHandle = L6206_GetMotorHandle();
 80072ba:	f7fa fb29 	bl	8001910 <L6206_GetMotorHandle>
 80072be:	4b16      	ldr	r3, [pc, #88]	; (8007318 <BSP_MotorControl_SetNbDevices+0xc8>)
 80072c0:	6018      	str	r0, [r3, #0]
 80072c2:	e00d      	b.n	80072e0 <BSP_MotorControl_SetNbDevices+0x90>
		motorDrvHandle = L6208_GetMotorHandle();
 80072c4:	f7ff ff40 	bl	8007148 <L6208_GetMotorHandle>
 80072c8:	4b13      	ldr	r3, [pc, #76]	; (8007318 <BSP_MotorControl_SetNbDevices+0xc8>)
 80072ca:	6018      	str	r0, [r3, #0]
 80072cc:	e008      	b.n	80072e0 <BSP_MotorControl_SetNbDevices+0x90>
		motorDrvHandle = Stspin220_GetMotorHandle();
 80072ce:	f7ff ff3d 	bl	800714c <Stspin220_GetMotorHandle>
 80072d2:	4b11      	ldr	r3, [pc, #68]	; (8007318 <BSP_MotorControl_SetNbDevices+0xc8>)
 80072d4:	6018      	str	r0, [r3, #0]
 80072d6:	e003      	b.n	80072e0 <BSP_MotorControl_SetNbDevices+0x90>
		motorDrvHandle = l647x_GetMotorHandle();
 80072d8:	f7ff ff30 	bl	800713c <l647x_GetMotorHandle>
 80072dc:	4b0e      	ldr	r3, [pc, #56]	; (8007318 <BSP_MotorControl_SetNbDevices+0xc8>)
 80072de:	6018      	str	r0, [r3, #0]
	}
	if ((motorDrvHandle != 0) &&
 80072e0:	4b0d      	ldr	r3, [pc, #52]	; (8007318 <BSP_MotorControl_SetNbDevices+0xc8>)
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	b193      	cbz	r3, 800730c <BSP_MotorControl_SetNbDevices+0xbc>
	    (motorDrvHandle->SetNbDevices != 0) &&
 80072e6:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
	if ((motorDrvHandle != 0) &&
 80072ea:	b18b      	cbz	r3, 8007310 <BSP_MotorControl_SetNbDevices+0xc0>
	    (motorDrvHandle->SetNbDevices != 0) &&
 80072ec:	b95c      	cbnz	r4, 8007306 <BSP_MotorControl_SetNbDevices+0xb6>
	bool status = FALSE;
 80072ee:	2000      	movs	r0, #0
	    (nbDevices != 0)) {
		status = motorDrvHandle->SetNbDevices(nbDevices);
	}
	return(status);
}
 80072f0:	bd10      	pop	{r4, pc}
		motorDrvHandle = l648x_GetMotorHandle();
 80072f2:	f7ff ff25 	bl	8007140 <l648x_GetMotorHandle>
 80072f6:	4b08      	ldr	r3, [pc, #32]	; (8007318 <BSP_MotorControl_SetNbDevices+0xc8>)
 80072f8:	6018      	str	r0, [r3, #0]
 80072fa:	e7f1      	b.n	80072e0 <BSP_MotorControl_SetNbDevices+0x90>
		motorDrvHandle = Stspin240_250_GetMotorHandle();
 80072fc:	f7ff ff28 	bl	8007150 <Stspin240_250_GetMotorHandle>
 8007300:	4b05      	ldr	r3, [pc, #20]	; (8007318 <BSP_MotorControl_SetNbDevices+0xc8>)
 8007302:	6018      	str	r0, [r3, #0]
 8007304:	e7ec      	b.n	80072e0 <BSP_MotorControl_SetNbDevices+0x90>
		status = motorDrvHandle->SetNbDevices(nbDevices);
 8007306:	4620      	mov	r0, r4
 8007308:	4798      	blx	r3
 800730a:	bd10      	pop	{r4, pc}
	bool status = FALSE;
 800730c:	2000      	movs	r0, #0
 800730e:	bd10      	pop	{r4, pc}
 8007310:	2000      	movs	r0, #0
 8007312:	bd10      	pop	{r4, pc}
 8007314:	2000259c 	.word	0x2000259c
 8007318:	200025a0 	.word	0x200025a0

0800731c <HAL_InitTick>:
 *       implementation  in user file.
 * @param TickPriority Tick interrupt priority.
 * @retval HAL status
 */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800731c:	b510      	push	{r4, lr}
 800731e:	4604      	mov	r4, r0
	/* Configure the SysTick to have interrupt in 1ms time basis*/
	if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U) {
 8007320:	4b0e      	ldr	r3, [pc, #56]	; (800735c <HAL_InitTick+0x40>)
 8007322:	7818      	ldrb	r0, [r3, #0]
 8007324:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007328:	fbb3 f3f0 	udiv	r3, r3, r0
 800732c:	4a0c      	ldr	r2, [pc, #48]	; (8007360 <HAL_InitTick+0x44>)
 800732e:	6810      	ldr	r0, [r2, #0]
 8007330:	fbb0 f0f3 	udiv	r0, r0, r3
 8007334:	f000 fc24 	bl	8007b80 <HAL_SYSTICK_Config>
 8007338:	b968      	cbnz	r0, 8007356 <HAL_InitTick+0x3a>
		return HAL_ERROR;
	}

	/* Configure the SysTick IRQ priority */
	if (TickPriority < (1UL << __NVIC_PRIO_BITS)) {
 800733a:	2c0f      	cmp	r4, #15
 800733c:	d901      	bls.n	8007342 <HAL_InitTick+0x26>
		HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
		uwTickPrio = TickPriority;
	}else {
		return HAL_ERROR;
 800733e:	2001      	movs	r0, #1
	}

	/* Return function status */
	return HAL_OK;
}
 8007340:	bd10      	pop	{r4, pc}
		HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007342:	2200      	movs	r2, #0
 8007344:	4621      	mov	r1, r4
 8007346:	f04f 30ff 	mov.w	r0, #4294967295
 800734a:	f000 fba7 	bl	8007a9c <HAL_NVIC_SetPriority>
		uwTickPrio = TickPriority;
 800734e:	4b05      	ldr	r3, [pc, #20]	; (8007364 <HAL_InitTick+0x48>)
 8007350:	601c      	str	r4, [r3, #0]
	return HAL_OK;
 8007352:	2000      	movs	r0, #0
 8007354:	bd10      	pop	{r4, pc}
		return HAL_ERROR;
 8007356:	2001      	movs	r0, #1
 8007358:	bd10      	pop	{r4, pc}
 800735a:	bf00      	nop
 800735c:	2000145c 	.word	0x2000145c
 8007360:	20001468 	.word	0x20001468
 8007364:	20001460 	.word	0x20001460

08007368 <HAL_Init>:
{
 8007368:	b508      	push	{r3, lr}
	__HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800736a:	4b0b      	ldr	r3, [pc, #44]	; (8007398 <HAL_Init+0x30>)
 800736c:	681a      	ldr	r2, [r3, #0]
 800736e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007372:	601a      	str	r2, [r3, #0]
	__HAL_FLASH_DATA_CACHE_ENABLE();
 8007374:	681a      	ldr	r2, [r3, #0]
 8007376:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800737a:	601a      	str	r2, [r3, #0]
	__HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800737c:	681a      	ldr	r2, [r3, #0]
 800737e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007382:	601a      	str	r2, [r3, #0]
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007384:	2003      	movs	r0, #3
 8007386:	f000 fb6b 	bl	8007a60 <HAL_NVIC_SetPriorityGrouping>
	HAL_InitTick(TICK_INT_PRIORITY);
 800738a:	2000      	movs	r0, #0
 800738c:	f7ff ffc6 	bl	800731c <HAL_InitTick>
	HAL_MspInit();
 8007390:	f006 ff66 	bl	800e260 <HAL_MspInit>
}
 8007394:	2000      	movs	r0, #0
 8007396:	bd08      	pop	{r3, pc}
 8007398:	40023c00 	.word	0x40023c00

0800739c <HAL_IncTick>:
 *      implementations in user file.
 * @retval None
 */
__weak void HAL_IncTick(void)
{
	uwTick += uwTickFreq;
 800739c:	4a03      	ldr	r2, [pc, #12]	; (80073ac <HAL_IncTick+0x10>)
 800739e:	6811      	ldr	r1, [r2, #0]
 80073a0:	4b03      	ldr	r3, [pc, #12]	; (80073b0 <HAL_IncTick+0x14>)
 80073a2:	781b      	ldrb	r3, [r3, #0]
 80073a4:	440b      	add	r3, r1
 80073a6:	6013      	str	r3, [r2, #0]
 80073a8:	4770      	bx	lr
 80073aa:	bf00      	nop
 80073ac:	20003644 	.word	0x20003644
 80073b0:	2000145c 	.word	0x2000145c

080073b4 <HAL_GetTick>:
 *       implementations in user file.
 * @retval tick value
 */
__weak uint32_t HAL_GetTick(void)
{
	return uwTick;
 80073b4:	4b01      	ldr	r3, [pc, #4]	; (80073bc <HAL_GetTick+0x8>)
 80073b6:	6818      	ldr	r0, [r3, #0]
}
 80073b8:	4770      	bx	lr
 80073ba:	bf00      	nop
 80073bc:	20003644 	.word	0x20003644

080073c0 <HAL_Delay>:
 *       implementations in user file.
 * @param Delay specifies the delay time length, in milliseconds.
 * @retval None
 */
__weak void HAL_Delay(uint32_t Delay)
{
 80073c0:	b538      	push	{r3, r4, r5, lr}
 80073c2:	4604      	mov	r4, r0
	uint32_t tickstart = HAL_GetTick();
 80073c4:	f7ff fff6 	bl	80073b4 <HAL_GetTick>
 80073c8:	4605      	mov	r5, r0
	uint32_t wait = Delay;

	/* Add a freq to guarantee minimum wait */
	if (wait < HAL_MAX_DELAY) {
 80073ca:	f1b4 3fff 	cmp.w	r4, #4294967295
 80073ce:	d002      	beq.n	80073d6 <HAL_Delay+0x16>
		wait += (uint32_t)(uwTickFreq);
 80073d0:	4b04      	ldr	r3, [pc, #16]	; (80073e4 <HAL_Delay+0x24>)
 80073d2:	781b      	ldrb	r3, [r3, #0]
 80073d4:	441c      	add	r4, r3
	}

	while ((HAL_GetTick() - tickstart) < wait) {
 80073d6:	f7ff ffed 	bl	80073b4 <HAL_GetTick>
 80073da:	1b40      	subs	r0, r0, r5
 80073dc:	4284      	cmp	r4, r0
 80073de:	d8fa      	bhi.n	80073d6 <HAL_Delay+0x16>
	}
}
 80073e0:	bd38      	pop	{r3, r4, r5, pc}
 80073e2:	bf00      	nop
 80073e4:	2000145c 	.word	0x2000145c

080073e8 <ADC_Init>:
 * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
 *         the configuration information for the specified ADC.
 * @retval None
 */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80073e8:	b510      	push	{r4, lr}
 80073ea:	4604      	mov	r4, r0
	/* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
	/* control register)                                                    */
	tmpADC_Common = ADC_COMMON_REGISTER(hadc);

	/* Set the ADC clock prescaler */
	tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80073ec:	4b4e      	ldr	r3, [pc, #312]	; (8007528 <ADC_Init+0x140>)
 80073ee:	685a      	ldr	r2, [r3, #4]
 80073f0:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80073f4:	605a      	str	r2, [r3, #4]
	tmpADC_Common->CCR |= hadc->Init.ClockPrescaler;
 80073f6:	685a      	ldr	r2, [r3, #4]
 80073f8:	6841      	ldr	r1, [r0, #4]
 80073fa:	430a      	orrs	r2, r1
 80073fc:	605a      	str	r2, [r3, #4]

	/* Set ADC scan mode */
	hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80073fe:	6802      	ldr	r2, [r0, #0]
 8007400:	6853      	ldr	r3, [r2, #4]
 8007402:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007406:	6053      	str	r3, [r2, #4]
	hadc->Instance->CR1 |= ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8007408:	6802      	ldr	r2, [r0, #0]
 800740a:	6853      	ldr	r3, [r2, #4]
 800740c:	6901      	ldr	r1, [r0, #16]
 800740e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8007412:	6053      	str	r3, [r2, #4]

	/* Set ADC resolution */
	hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8007414:	6802      	ldr	r2, [r0, #0]
 8007416:	6853      	ldr	r3, [r2, #4]
 8007418:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 800741c:	6053      	str	r3, [r2, #4]
	hadc->Instance->CR1 |= hadc->Init.Resolution;
 800741e:	6802      	ldr	r2, [r0, #0]
 8007420:	6853      	ldr	r3, [r2, #4]
 8007422:	6881      	ldr	r1, [r0, #8]
 8007424:	430b      	orrs	r3, r1
 8007426:	6053      	str	r3, [r2, #4]

	/* Set ADC data alignment */
	hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8007428:	6802      	ldr	r2, [r0, #0]
 800742a:	6893      	ldr	r3, [r2, #8]
 800742c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007430:	6093      	str	r3, [r2, #8]
	hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8007432:	6802      	ldr	r2, [r0, #0]
 8007434:	6893      	ldr	r3, [r2, #8]
 8007436:	68c1      	ldr	r1, [r0, #12]
 8007438:	430b      	orrs	r3, r1
 800743a:	6093      	str	r3, [r2, #8]
	/* Enable external trigger if trigger selection is different of software  */
	/* start.                                                                 */
	/* Note: This configuration keeps the hardware feature of parameter       */
	/*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
	/*       software start.                                                  */
	if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START) {
 800743c:	6a82      	ldr	r2, [r0, #40]	; 0x28
 800743e:	4b3b      	ldr	r3, [pc, #236]	; (800752c <ADC_Init+0x144>)
 8007440:	429a      	cmp	r2, r3
 8007442:	d059      	beq.n	80074f8 <ADC_Init+0x110>
		/* Select external trigger to start conversion */
		hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8007444:	6802      	ldr	r2, [r0, #0]
 8007446:	6893      	ldr	r3, [r2, #8]
 8007448:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 800744c:	6093      	str	r3, [r2, #8]
		hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800744e:	6802      	ldr	r2, [r0, #0]
 8007450:	6893      	ldr	r3, [r2, #8]
 8007452:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8007454:	430b      	orrs	r3, r1
 8007456:	6093      	str	r3, [r2, #8]

		/* Select external trigger polarity */
		hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8007458:	6802      	ldr	r2, [r0, #0]
 800745a:	6893      	ldr	r3, [r2, #8]
 800745c:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8007460:	6093      	str	r3, [r2, #8]
		hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8007462:	6802      	ldr	r2, [r0, #0]
 8007464:	6893      	ldr	r3, [r2, #8]
 8007466:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8007468:	430b      	orrs	r3, r1
 800746a:	6093      	str	r3, [r2, #8]
		hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
		hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
	}

	/* Enable or disable ADC continuous conversion mode */
	hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800746c:	6822      	ldr	r2, [r4, #0]
 800746e:	6893      	ldr	r3, [r2, #8]
 8007470:	f023 0302 	bic.w	r3, r3, #2
 8007474:	6093      	str	r3, [r2, #8]
	hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 8007476:	6822      	ldr	r2, [r4, #0]
 8007478:	6893      	ldr	r3, [r2, #8]
 800747a:	69a1      	ldr	r1, [r4, #24]
 800747c:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 8007480:	6093      	str	r3, [r2, #8]

	if (hadc->Init.DiscontinuousConvMode != DISABLE) {
 8007482:	6a23      	ldr	r3, [r4, #32]
 8007484:	2b00      	cmp	r3, #0
 8007486:	d048      	beq.n	800751a <ADC_Init+0x132>
		assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
 8007488:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800748a:	3b01      	subs	r3, #1
 800748c:	2b07      	cmp	r3, #7
 800748e:	d83e      	bhi.n	800750e <ADC_Init+0x126>

		/* Enable the selected ADC regular discontinuous mode */
		hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8007490:	6822      	ldr	r2, [r4, #0]
 8007492:	6853      	ldr	r3, [r2, #4]
 8007494:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007498:	6053      	str	r3, [r2, #4]

		/* Set the number of channels to be converted in discontinuous mode */
		hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800749a:	6822      	ldr	r2, [r4, #0]
 800749c:	6853      	ldr	r3, [r2, #4]
 800749e:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80074a2:	6053      	str	r3, [r2, #4]
		hadc->Instance->CR1 |= ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80074a4:	6821      	ldr	r1, [r4, #0]
 80074a6:	684b      	ldr	r3, [r1, #4]
 80074a8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80074aa:	3a01      	subs	r2, #1
 80074ac:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
 80074b0:	604b      	str	r3, [r1, #4]
		/* Disable the selected ADC regular discontinuous mode */
		hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
	}

	/* Set ADC number of conversion */
	hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80074b2:	6822      	ldr	r2, [r4, #0]
 80074b4:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80074b6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80074ba:	62d3      	str	r3, [r2, #44]	; 0x2c
	hadc->Instance->SQR1 |= ADC_SQR1(hadc->Init.NbrOfConversion);
 80074bc:	6821      	ldr	r1, [r4, #0]
 80074be:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 80074c0:	69e2      	ldr	r2, [r4, #28]
 80074c2:	3a01      	subs	r2, #1
 80074c4:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 80074c8:	62cb      	str	r3, [r1, #44]	; 0x2c

	/* Enable or disable ADC DMA continuous request */
	hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80074ca:	6822      	ldr	r2, [r4, #0]
 80074cc:	6893      	ldr	r3, [r2, #8]
 80074ce:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80074d2:	6093      	str	r3, [r2, #8]
	hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 80074d4:	6822      	ldr	r2, [r4, #0]
 80074d6:	6893      	ldr	r3, [r2, #8]
 80074d8:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80074da:	ea43 2341 	orr.w	r3, r3, r1, lsl #9
 80074de:	6093      	str	r3, [r2, #8]

	/* Enable or disable ADC end of conversion selection */
	hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80074e0:	6822      	ldr	r2, [r4, #0]
 80074e2:	6893      	ldr	r3, [r2, #8]
 80074e4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80074e8:	6093      	str	r3, [r2, #8]
	hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80074ea:	6822      	ldr	r2, [r4, #0]
 80074ec:	6893      	ldr	r3, [r2, #8]
 80074ee:	6961      	ldr	r1, [r4, #20]
 80074f0:	ea43 2381 	orr.w	r3, r3, r1, lsl #10
 80074f4:	6093      	str	r3, [r2, #8]
 80074f6:	bd10      	pop	{r4, pc}
		hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80074f8:	6802      	ldr	r2, [r0, #0]
 80074fa:	6893      	ldr	r3, [r2, #8]
 80074fc:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8007500:	6093      	str	r3, [r2, #8]
		hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8007502:	6802      	ldr	r2, [r0, #0]
 8007504:	6893      	ldr	r3, [r2, #8]
 8007506:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 800750a:	6093      	str	r3, [r2, #8]
 800750c:	e7ae      	b.n	800746c <ADC_Init+0x84>
		assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
 800750e:	f240 51d1 	movw	r1, #1489	; 0x5d1
 8007512:	4807      	ldr	r0, [pc, #28]	; (8007530 <ADC_Init+0x148>)
 8007514:	f006 f91a 	bl	800d74c <assert_failed>
 8007518:	e7ba      	b.n	8007490 <ADC_Init+0xa8>
		hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800751a:	6822      	ldr	r2, [r4, #0]
 800751c:	6853      	ldr	r3, [r2, #4]
 800751e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007522:	6053      	str	r3, [r2, #4]
 8007524:	e7c5      	b.n	80074b2 <ADC_Init+0xca>
 8007526:	bf00      	nop
 8007528:	40012300 	.word	0x40012300
 800752c:	0f000001 	.word	0x0f000001
 8007530:	0802009c 	.word	0x0802009c

08007534 <HAL_ADC_Init>:
	if (hadc == NULL) {
 8007534:	2800      	cmp	r0, #0
 8007536:	f000 80d9 	beq.w	80076ec <HAL_ADC_Init+0x1b8>
{
 800753a:	b510      	push	{r4, lr}
 800753c:	4604      	mov	r4, r0
	assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 800753e:	6802      	ldr	r2, [r0, #0]
 8007540:	4b6b      	ldr	r3, [pc, #428]	; (80076f0 <HAL_ADC_Init+0x1bc>)
 8007542:	429a      	cmp	r2, r3
 8007544:	d004      	beq.n	8007550 <HAL_ADC_Init+0x1c>
 8007546:	f44f 7185 	mov.w	r1, #266	; 0x10a
 800754a:	486a      	ldr	r0, [pc, #424]	; (80076f4 <HAL_ADC_Init+0x1c0>)
 800754c:	f006 f8fe 	bl	800d74c <assert_failed>
	assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 8007550:	6863      	ldr	r3, [r4, #4]
 8007552:	b16b      	cbz	r3, 8007570 <HAL_ADC_Init+0x3c>
 8007554:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007558:	d00a      	beq.n	8007570 <HAL_ADC_Init+0x3c>
 800755a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800755e:	d007      	beq.n	8007570 <HAL_ADC_Init+0x3c>
 8007560:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007564:	d004      	beq.n	8007570 <HAL_ADC_Init+0x3c>
 8007566:	f240 110b 	movw	r1, #267	; 0x10b
 800756a:	4862      	ldr	r0, [pc, #392]	; (80076f4 <HAL_ADC_Init+0x1c0>)
 800756c:	f006 f8ee 	bl	800d74c <assert_failed>
	assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 8007570:	68a3      	ldr	r3, [r4, #8]
 8007572:	b16b      	cbz	r3, 8007590 <HAL_ADC_Init+0x5c>
 8007574:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007578:	d00a      	beq.n	8007590 <HAL_ADC_Init+0x5c>
 800757a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800757e:	d007      	beq.n	8007590 <HAL_ADC_Init+0x5c>
 8007580:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007584:	d004      	beq.n	8007590 <HAL_ADC_Init+0x5c>
 8007586:	f44f 7186 	mov.w	r1, #268	; 0x10c
 800758a:	485a      	ldr	r0, [pc, #360]	; (80076f4 <HAL_ADC_Init+0x1c0>)
 800758c:	f006 f8de 	bl	800d74c <assert_failed>
	assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ScanConvMode));
 8007590:	6923      	ldr	r3, [r4, #16]
 8007592:	2b01      	cmp	r3, #1
 8007594:	d904      	bls.n	80075a0 <HAL_ADC_Init+0x6c>
 8007596:	f240 110d 	movw	r1, #269	; 0x10d
 800759a:	4856      	ldr	r0, [pc, #344]	; (80076f4 <HAL_ADC_Init+0x1c0>)
 800759c:	f006 f8d6 	bl	800d74c <assert_failed>
	assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 80075a0:	69a3      	ldr	r3, [r4, #24]
 80075a2:	2b01      	cmp	r3, #1
 80075a4:	d904      	bls.n	80075b0 <HAL_ADC_Init+0x7c>
 80075a6:	f44f 7187 	mov.w	r1, #270	; 0x10e
 80075aa:	4852      	ldr	r0, [pc, #328]	; (80076f4 <HAL_ADC_Init+0x1c0>)
 80075ac:	f006 f8ce 	bl	800d74c <assert_failed>
	assert_param(IS_ADC_EXT_TRIG(hadc->Init.ExternalTrigConv));
 80075b0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80075b2:	b3a3      	cbz	r3, 800761e <HAL_ADC_Init+0xea>
 80075b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80075b8:	d031      	beq.n	800761e <HAL_ADC_Init+0xea>
 80075ba:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80075be:	d02e      	beq.n	800761e <HAL_ADC_Init+0xea>
 80075c0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80075c4:	d02b      	beq.n	800761e <HAL_ADC_Init+0xea>
 80075c6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80075ca:	d028      	beq.n	800761e <HAL_ADC_Init+0xea>
 80075cc:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 80075d0:	d025      	beq.n	800761e <HAL_ADC_Init+0xea>
 80075d2:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 80075d6:	d022      	beq.n	800761e <HAL_ADC_Init+0xea>
 80075d8:	f1b3 6fe0 	cmp.w	r3, #117440512	; 0x7000000
 80075dc:	d01f      	beq.n	800761e <HAL_ADC_Init+0xea>
 80075de:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80075e2:	d01c      	beq.n	800761e <HAL_ADC_Init+0xea>
 80075e4:	f1b3 6f10 	cmp.w	r3, #150994944	; 0x9000000
 80075e8:	d019      	beq.n	800761e <HAL_ADC_Init+0xea>
 80075ea:	f1b3 6f20 	cmp.w	r3, #167772160	; 0xa000000
 80075ee:	d016      	beq.n	800761e <HAL_ADC_Init+0xea>
 80075f0:	f1b3 6f30 	cmp.w	r3, #184549376	; 0xb000000
 80075f4:	d013      	beq.n	800761e <HAL_ADC_Init+0xea>
 80075f6:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80075fa:	d010      	beq.n	800761e <HAL_ADC_Init+0xea>
 80075fc:	f1b3 6f50 	cmp.w	r3, #218103808	; 0xd000000
 8007600:	d00d      	beq.n	800761e <HAL_ADC_Init+0xea>
 8007602:	f1b3 6f60 	cmp.w	r3, #234881024	; 0xe000000
 8007606:	d00a      	beq.n	800761e <HAL_ADC_Init+0xea>
 8007608:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 800760c:	d007      	beq.n	800761e <HAL_ADC_Init+0xea>
 800760e:	4a3a      	ldr	r2, [pc, #232]	; (80076f8 <HAL_ADC_Init+0x1c4>)
 8007610:	4293      	cmp	r3, r2
 8007612:	d004      	beq.n	800761e <HAL_ADC_Init+0xea>
 8007614:	f240 110f 	movw	r1, #271	; 0x10f
 8007618:	4836      	ldr	r0, [pc, #216]	; (80076f4 <HAL_ADC_Init+0x1c0>)
 800761a:	f006 f897 	bl	800d74c <assert_failed>
	assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 800761e:	68e3      	ldr	r3, [r4, #12]
 8007620:	b13b      	cbz	r3, 8007632 <HAL_ADC_Init+0xfe>
 8007622:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007626:	d004      	beq.n	8007632 <HAL_ADC_Init+0xfe>
 8007628:	f44f 7188 	mov.w	r1, #272	; 0x110
 800762c:	4831      	ldr	r0, [pc, #196]	; (80076f4 <HAL_ADC_Init+0x1c0>)
 800762e:	f006 f88d 	bl	800d74c <assert_failed>
	assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 8007632:	69e3      	ldr	r3, [r4, #28]
 8007634:	3b01      	subs	r3, #1
 8007636:	2b0f      	cmp	r3, #15
 8007638:	d831      	bhi.n	800769e <HAL_ADC_Init+0x16a>
	assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 800763a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800763c:	2b01      	cmp	r3, #1
 800763e:	d904      	bls.n	800764a <HAL_ADC_Init+0x116>
 8007640:	f44f 7189 	mov.w	r1, #274	; 0x112
 8007644:	482b      	ldr	r0, [pc, #172]	; (80076f4 <HAL_ADC_Init+0x1c0>)
 8007646:	f006 f881 	bl	800d74c <assert_failed>
	assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 800764a:	6963      	ldr	r3, [r4, #20]
 800764c:	2b02      	cmp	r3, #2
 800764e:	d82c      	bhi.n	80076aa <HAL_ADC_Init+0x176>
	assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8007650:	6a23      	ldr	r3, [r4, #32]
 8007652:	2b01      	cmp	r3, #1
 8007654:	d904      	bls.n	8007660 <HAL_ADC_Init+0x12c>
 8007656:	f44f 718a 	mov.w	r1, #276	; 0x114
 800765a:	4826      	ldr	r0, [pc, #152]	; (80076f4 <HAL_ADC_Init+0x1c0>)
 800765c:	f006 f876 	bl	800d74c <assert_failed>
	if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START) {
 8007660:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8007662:	4b25      	ldr	r3, [pc, #148]	; (80076f8 <HAL_ADC_Init+0x1c4>)
 8007664:	429a      	cmp	r2, r3
 8007666:	d00f      	beq.n	8007688 <HAL_ADC_Init+0x154>
		assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8007668:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800766a:	b16b      	cbz	r3, 8007688 <HAL_ADC_Init+0x154>
 800766c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007670:	d00a      	beq.n	8007688 <HAL_ADC_Init+0x154>
 8007672:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007676:	d007      	beq.n	8007688 <HAL_ADC_Init+0x154>
 8007678:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800767c:	d004      	beq.n	8007688 <HAL_ADC_Init+0x154>
 800767e:	f240 1117 	movw	r1, #279	; 0x117
 8007682:	481c      	ldr	r0, [pc, #112]	; (80076f4 <HAL_ADC_Init+0x1c0>)
 8007684:	f006 f862 	bl	800d74c <assert_failed>
	if (hadc->State == HAL_ADC_STATE_RESET) {
 8007688:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800768a:	b1a3      	cbz	r3, 80076b6 <HAL_ADC_Init+0x182>
	if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL)) {
 800768c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800768e:	f013 0f10 	tst.w	r3, #16
 8007692:	d017      	beq.n	80076c4 <HAL_ADC_Init+0x190>
		tmp_hal_status = HAL_ERROR;
 8007694:	2001      	movs	r0, #1
	__HAL_UNLOCK(hadc);
 8007696:	2300      	movs	r3, #0
 8007698:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
	return tmp_hal_status;
 800769c:	bd10      	pop	{r4, pc}
	assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 800769e:	f240 1111 	movw	r1, #273	; 0x111
 80076a2:	4814      	ldr	r0, [pc, #80]	; (80076f4 <HAL_ADC_Init+0x1c0>)
 80076a4:	f006 f852 	bl	800d74c <assert_failed>
 80076a8:	e7c7      	b.n	800763a <HAL_ADC_Init+0x106>
	assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 80076aa:	f240 1113 	movw	r1, #275	; 0x113
 80076ae:	4811      	ldr	r0, [pc, #68]	; (80076f4 <HAL_ADC_Init+0x1c0>)
 80076b0:	f006 f84c 	bl	800d74c <assert_failed>
 80076b4:	e7cc      	b.n	8007650 <HAL_ADC_Init+0x11c>
		ADC_CLEAR_ERRORCODE(hadc);
 80076b6:	6463      	str	r3, [r4, #68]	; 0x44
		hadc->Lock = HAL_UNLOCKED;
 80076b8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
		HAL_ADC_MspInit(hadc);
 80076bc:	4620      	mov	r0, r4
 80076be:	f005 fd87 	bl	800d1d0 <HAL_ADC_MspInit>
 80076c2:	e7e3      	b.n	800768c <HAL_ADC_Init+0x158>
		ADC_STATE_CLR_SET(hadc->State,
 80076c4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80076c6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80076ca:	f023 0302 	bic.w	r3, r3, #2
 80076ce:	f043 0302 	orr.w	r3, r3, #2
 80076d2:	6423      	str	r3, [r4, #64]	; 0x40
		ADC_Init(hadc);
 80076d4:	4620      	mov	r0, r4
 80076d6:	f7ff fe87 	bl	80073e8 <ADC_Init>
		ADC_CLEAR_ERRORCODE(hadc);
 80076da:	2000      	movs	r0, #0
 80076dc:	6460      	str	r0, [r4, #68]	; 0x44
		ADC_STATE_CLR_SET(hadc->State,
 80076de:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80076e0:	f023 0303 	bic.w	r3, r3, #3
 80076e4:	f043 0301 	orr.w	r3, r3, #1
 80076e8:	6423      	str	r3, [r4, #64]	; 0x40
 80076ea:	e7d4      	b.n	8007696 <HAL_ADC_Init+0x162>
		return HAL_ERROR;
 80076ec:	2001      	movs	r0, #1
 80076ee:	4770      	bx	lr
 80076f0:	40012000 	.word	0x40012000
 80076f4:	0802009c 	.word	0x0802009c
 80076f8:	0f000001 	.word	0x0f000001

080076fc <HAL_ADC_ConvCpltCallback>:
{
 80076fc:	4770      	bx	lr

080076fe <HAL_ADC_LevelOutOfWindowCallback>:
{
 80076fe:	4770      	bx	lr

08007700 <HAL_ADC_ErrorCallback>:
{
 8007700:	4770      	bx	lr
	...

08007704 <HAL_ADC_IRQHandler>:
{
 8007704:	b538      	push	{r3, r4, r5, lr}
 8007706:	4604      	mov	r4, r0
	assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8007708:	6983      	ldr	r3, [r0, #24]
 800770a:	2b01      	cmp	r3, #1
 800770c:	d904      	bls.n	8007718 <HAL_ADC_IRQHandler+0x14>
 800770e:	f240 3146 	movw	r1, #838	; 0x346
 8007712:	485e      	ldr	r0, [pc, #376]	; (800788c <HAL_ADC_IRQHandler+0x188>)
 8007714:	f006 f81a 	bl	800d74c <assert_failed>
	assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 8007718:	69e3      	ldr	r3, [r4, #28]
 800771a:	3b01      	subs	r3, #1
 800771c:	2b0f      	cmp	r3, #15
 800771e:	f200 8090 	bhi.w	8007842 <HAL_ADC_IRQHandler+0x13e>
	assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 8007722:	6963      	ldr	r3, [r4, #20]
 8007724:	2b02      	cmp	r3, #2
 8007726:	f200 8092 	bhi.w	800784e <HAL_ADC_IRQHandler+0x14a>
	tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 800772a:	6822      	ldr	r2, [r4, #0]
 800772c:	6811      	ldr	r1, [r2, #0]
	tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 800772e:	6853      	ldr	r3, [r2, #4]
 8007730:	f003 0320 	and.w	r3, r3, #32
	if (tmp1 && tmp2) {
 8007734:	f011 0f02 	tst.w	r1, #2
 8007738:	d02d      	beq.n	8007796 <HAL_ADC_IRQHandler+0x92>
 800773a:	b363      	cbz	r3, 8007796 <HAL_ADC_IRQHandler+0x92>
		if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL)) {
 800773c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800773e:	f013 0f10 	tst.w	r3, #16
 8007742:	d103      	bne.n	800774c <HAL_ADC_IRQHandler+0x48>
			SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007744:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007746:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800774a:	6423      	str	r3, [r4, #64]	; 0x40
		if (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 800774c:	6893      	ldr	r3, [r2, #8]
 800774e:	f013 5f40 	tst.w	r3, #805306368	; 0x30000000
 8007752:	d119      	bne.n	8007788 <HAL_ADC_IRQHandler+0x84>
		    (hadc->Init.ContinuousConvMode == DISABLE) &&
 8007754:	69a3      	ldr	r3, [r4, #24]
		if (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8007756:	b9bb      	cbnz	r3, 8007788 <HAL_ADC_IRQHandler+0x84>
		    (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8007758:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
		    (hadc->Init.ContinuousConvMode == DISABLE) &&
 800775a:	f413 0f70 	tst.w	r3, #15728640	; 0xf00000
 800775e:	d003      	beq.n	8007768 <HAL_ADC_IRQHandler+0x64>
		     HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS))) {
 8007760:	6893      	ldr	r3, [r2, #8]
		    (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8007762:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8007766:	d10f      	bne.n	8007788 <HAL_ADC_IRQHandler+0x84>
			__HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8007768:	6853      	ldr	r3, [r2, #4]
 800776a:	f023 0320 	bic.w	r3, r3, #32
 800776e:	6053      	str	r3, [r2, #4]
			CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007770:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007772:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007776:	6423      	str	r3, [r4, #64]	; 0x40
			if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY)) {
 8007778:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800777a:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 800777e:	d103      	bne.n	8007788 <HAL_ADC_IRQHandler+0x84>
				SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007780:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007782:	f043 0301 	orr.w	r3, r3, #1
 8007786:	6423      	str	r3, [r4, #64]	; 0x40
		HAL_ADC_ConvCpltCallback(hadc);
 8007788:	4620      	mov	r0, r4
 800778a:	f7ff ffb7 	bl	80076fc <HAL_ADC_ConvCpltCallback>
		__HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800778e:	6823      	ldr	r3, [r4, #0]
 8007790:	f06f 0212 	mvn.w	r2, #18
 8007794:	601a      	str	r2, [r3, #0]
	tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8007796:	6823      	ldr	r3, [r4, #0]
 8007798:	6819      	ldr	r1, [r3, #0]
	tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);
 800779a:	685a      	ldr	r2, [r3, #4]
 800779c:	f002 0280 	and.w	r2, r2, #128	; 0x80
	if (tmp1 && tmp2) {
 80077a0:	f011 0f04 	tst.w	r1, #4
 80077a4:	d036      	beq.n	8007814 <HAL_ADC_IRQHandler+0x110>
 80077a6:	2a00      	cmp	r2, #0
 80077a8:	d034      	beq.n	8007814 <HAL_ADC_IRQHandler+0x110>
		if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL)) {
 80077aa:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80077ac:	f012 0f10 	tst.w	r2, #16
 80077b0:	d103      	bne.n	80077ba <HAL_ADC_IRQHandler+0xb6>
			SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80077b2:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80077b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80077b8:	6422      	str	r2, [r4, #64]	; 0x40
		if (ADC_IS_SOFTWARE_START_INJECTED(hadc) &&
 80077ba:	689a      	ldr	r2, [r3, #8]
 80077bc:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 80077c0:	d121      	bne.n	8007806 <HAL_ADC_IRQHandler+0x102>
		    (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 80077c2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
		if (ADC_IS_SOFTWARE_START_INJECTED(hadc) &&
 80077c4:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 80077c8:	d003      	beq.n	80077d2 <HAL_ADC_IRQHandler+0xce>
		     HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80077ca:	689a      	ldr	r2, [r3, #8]
		    (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 80077cc:	f412 6f80 	tst.w	r2, #1024	; 0x400
 80077d0:	d119      	bne.n	8007806 <HAL_ADC_IRQHandler+0x102>
		    (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80077d2:	685a      	ldr	r2, [r3, #4]
		     HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80077d4:	f412 6f80 	tst.w	r2, #1024	; 0x400
 80077d8:	d115      	bne.n	8007806 <HAL_ADC_IRQHandler+0x102>
		     (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 80077da:	689a      	ldr	r2, [r3, #8]
		    (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80077dc:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 80077e0:	d111      	bne.n	8007806 <HAL_ADC_IRQHandler+0x102>
		      (hadc->Init.ContinuousConvMode == DISABLE)))) {
 80077e2:	69a2      	ldr	r2, [r4, #24]
		     (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 80077e4:	b97a      	cbnz	r2, 8007806 <HAL_ADC_IRQHandler+0x102>
			__HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80077e6:	685a      	ldr	r2, [r3, #4]
 80077e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80077ec:	605a      	str	r2, [r3, #4]
			CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80077ee:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80077f0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80077f4:	6423      	str	r3, [r4, #64]	; 0x40
			if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY)) {
 80077f6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80077f8:	f413 7f80 	tst.w	r3, #256	; 0x100
 80077fc:	d103      	bne.n	8007806 <HAL_ADC_IRQHandler+0x102>
				SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80077fe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007800:	f043 0301 	orr.w	r3, r3, #1
 8007804:	6423      	str	r3, [r4, #64]	; 0x40
		HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8007806:	4620      	mov	r0, r4
 8007808:	f000 f928 	bl	8007a5c <HAL_ADCEx_InjectedConvCpltCallback>
		__HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800780c:	6823      	ldr	r3, [r4, #0]
 800780e:	f06f 020c 	mvn.w	r2, #12
 8007812:	601a      	str	r2, [r3, #0]
	tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8007814:	6822      	ldr	r2, [r4, #0]
 8007816:	6811      	ldr	r1, [r2, #0]
	tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);
 8007818:	6853      	ldr	r3, [r2, #4]
 800781a:	f003 0340 	and.w	r3, r3, #64	; 0x40
	if (tmp1 && tmp2) {
 800781e:	f011 0f01 	tst.w	r1, #1
 8007822:	d004      	beq.n	800782e <HAL_ADC_IRQHandler+0x12a>
 8007824:	b11b      	cbz	r3, 800782e <HAL_ADC_IRQHandler+0x12a>
		if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD)) {
 8007826:	6813      	ldr	r3, [r2, #0]
 8007828:	f013 0f01 	tst.w	r3, #1
 800782c:	d115      	bne.n	800785a <HAL_ADC_IRQHandler+0x156>
	tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 800782e:	6822      	ldr	r2, [r4, #0]
 8007830:	6811      	ldr	r1, [r2, #0]
	tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8007832:	6853      	ldr	r3, [r2, #4]
 8007834:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
	if (tmp1 && tmp2) {
 8007838:	f011 0f20 	tst.w	r1, #32
 800783c:	d000      	beq.n	8007840 <HAL_ADC_IRQHandler+0x13c>
 800783e:	b9c3      	cbnz	r3, 8007872 <HAL_ADC_IRQHandler+0x16e>
 8007840:	bd38      	pop	{r3, r4, r5, pc}
	assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 8007842:	f240 3147 	movw	r1, #839	; 0x347
 8007846:	4811      	ldr	r0, [pc, #68]	; (800788c <HAL_ADC_IRQHandler+0x188>)
 8007848:	f005 ff80 	bl	800d74c <assert_failed>
 800784c:	e769      	b.n	8007722 <HAL_ADC_IRQHandler+0x1e>
	assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 800784e:	f44f 7152 	mov.w	r1, #840	; 0x348
 8007852:	480e      	ldr	r0, [pc, #56]	; (800788c <HAL_ADC_IRQHandler+0x188>)
 8007854:	f005 ff7a 	bl	800d74c <assert_failed>
 8007858:	e767      	b.n	800772a <HAL_ADC_IRQHandler+0x26>
			SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800785a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800785c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007860:	6423      	str	r3, [r4, #64]	; 0x40
			HAL_ADC_LevelOutOfWindowCallback(hadc);
 8007862:	4620      	mov	r0, r4
 8007864:	f7ff ff4b 	bl	80076fe <HAL_ADC_LevelOutOfWindowCallback>
			__HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8007868:	6823      	ldr	r3, [r4, #0]
 800786a:	f06f 0201 	mvn.w	r2, #1
 800786e:	601a      	str	r2, [r3, #0]
 8007870:	e7dd      	b.n	800782e <HAL_ADC_IRQHandler+0x12a>
		SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8007872:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8007874:	f043 0302 	orr.w	r3, r3, #2
 8007878:	6463      	str	r3, [r4, #68]	; 0x44
		__HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800787a:	f06f 0520 	mvn.w	r5, #32
 800787e:	6015      	str	r5, [r2, #0]
		HAL_ADC_ErrorCallback(hadc);
 8007880:	4620      	mov	r0, r4
 8007882:	f7ff ff3d 	bl	8007700 <HAL_ADC_ErrorCallback>
		__HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8007886:	6823      	ldr	r3, [r4, #0]
 8007888:	601d      	str	r5, [r3, #0]
}
 800788a:	e7d9      	b.n	8007840 <HAL_ADC_IRQHandler+0x13c>
 800788c:	0802009c 	.word	0x0802009c

08007890 <HAL_ADC_ConfigChannel>:
{
 8007890:	b530      	push	{r4, r5, lr}
 8007892:	b083      	sub	sp, #12
 8007894:	4605      	mov	r5, r0
 8007896:	460c      	mov	r4, r1
	__IO uint32_t counter = 0U;
 8007898:	2300      	movs	r3, #0
 800789a:	9301      	str	r3, [sp, #4]
	assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 800789c:	680b      	ldr	r3, [r1, #0]
 800789e:	2b12      	cmp	r3, #18
 80078a0:	d84e      	bhi.n	8007940 <HAL_ADC_ConfigChannel+0xb0>
	assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 80078a2:	6863      	ldr	r3, [r4, #4]
 80078a4:	3b01      	subs	r3, #1
 80078a6:	2b0f      	cmp	r3, #15
 80078a8:	d850      	bhi.n	800794c <HAL_ADC_ConfigChannel+0xbc>
	assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 80078aa:	68a3      	ldr	r3, [r4, #8]
 80078ac:	2b07      	cmp	r3, #7
 80078ae:	d853      	bhi.n	8007958 <HAL_ADC_ConfigChannel+0xc8>
	__HAL_LOCK(hadc);
 80078b0:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 80078b4:	2b01      	cmp	r3, #1
 80078b6:	f000 80c7 	beq.w	8007a48 <HAL_ADC_ConfigChannel+0x1b8>
 80078ba:	2301      	movs	r3, #1
 80078bc:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
	if (sConfig->Channel > ADC_CHANNEL_9) {
 80078c0:	6823      	ldr	r3, [r4, #0]
 80078c2:	2b09      	cmp	r3, #9
 80078c4:	d94e      	bls.n	8007964 <HAL_ADC_ConfigChannel+0xd4>
		hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80078c6:	6828      	ldr	r0, [r5, #0]
 80078c8:	68c2      	ldr	r2, [r0, #12]
 80078ca:	b29b      	uxth	r3, r3
 80078cc:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80078d0:	3b1e      	subs	r3, #30
 80078d2:	2107      	movs	r1, #7
 80078d4:	fa01 f303 	lsl.w	r3, r1, r3
 80078d8:	ea22 0303 	bic.w	r3, r2, r3
 80078dc:	60c3      	str	r3, [r0, #12]
		hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80078de:	6828      	ldr	r0, [r5, #0]
 80078e0:	68c2      	ldr	r2, [r0, #12]
 80078e2:	68a1      	ldr	r1, [r4, #8]
 80078e4:	8823      	ldrh	r3, [r4, #0]
 80078e6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80078ea:	3b1e      	subs	r3, #30
 80078ec:	fa01 f303 	lsl.w	r3, r1, r3
 80078f0:	4313      	orrs	r3, r2
 80078f2:	60c3      	str	r3, [r0, #12]
	if (sConfig->Rank < 7U) {
 80078f4:	6863      	ldr	r3, [r4, #4]
 80078f6:	2b06      	cmp	r3, #6
 80078f8:	d84a      	bhi.n	8007990 <HAL_ADC_ConfigChannel+0x100>
		hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80078fa:	6828      	ldr	r0, [r5, #0]
 80078fc:	6b42      	ldr	r2, [r0, #52]	; 0x34
 80078fe:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8007902:	3b05      	subs	r3, #5
 8007904:	211f      	movs	r1, #31
 8007906:	fa01 f303 	lsl.w	r3, r1, r3
 800790a:	ea22 0303 	bic.w	r3, r2, r3
 800790e:	6343      	str	r3, [r0, #52]	; 0x34
		hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8007910:	6828      	ldr	r0, [r5, #0]
 8007912:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8007914:	6863      	ldr	r3, [r4, #4]
 8007916:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800791a:	3b05      	subs	r3, #5
 800791c:	8821      	ldrh	r1, [r4, #0]
 800791e:	fa01 f303 	lsl.w	r3, r1, r3
 8007922:	4313      	orrs	r3, r2
 8007924:	6343      	str	r3, [r0, #52]	; 0x34
	if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT)) {
 8007926:	682a      	ldr	r2, [r5, #0]
 8007928:	4b48      	ldr	r3, [pc, #288]	; (8007a4c <HAL_ADC_ConfigChannel+0x1bc>)
 800792a:	429a      	cmp	r2, r3
 800792c:	d060      	beq.n	80079f0 <HAL_ADC_ConfigChannel+0x160>
	if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT))) {
 800792e:	682a      	ldr	r2, [r5, #0]
 8007930:	4b46      	ldr	r3, [pc, #280]	; (8007a4c <HAL_ADC_ConfigChannel+0x1bc>)
 8007932:	429a      	cmp	r2, r3
 8007934:	d065      	beq.n	8007a02 <HAL_ADC_ConfigChannel+0x172>
	__HAL_UNLOCK(hadc);
 8007936:	2000      	movs	r0, #0
 8007938:	f885 003c 	strb.w	r0, [r5, #60]	; 0x3c
}
 800793c:	b003      	add	sp, #12
 800793e:	bd30      	pop	{r4, r5, pc}
	assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8007940:	f44f 619a 	mov.w	r1, #1232	; 0x4d0
 8007944:	4842      	ldr	r0, [pc, #264]	; (8007a50 <HAL_ADC_ConfigChannel+0x1c0>)
 8007946:	f005 ff01 	bl	800d74c <assert_failed>
 800794a:	e7aa      	b.n	80078a2 <HAL_ADC_ConfigChannel+0x12>
	assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 800794c:	f240 41d1 	movw	r1, #1233	; 0x4d1
 8007950:	483f      	ldr	r0, [pc, #252]	; (8007a50 <HAL_ADC_ConfigChannel+0x1c0>)
 8007952:	f005 fefb 	bl	800d74c <assert_failed>
 8007956:	e7a8      	b.n	80078aa <HAL_ADC_ConfigChannel+0x1a>
	assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 8007958:	f240 41d2 	movw	r1, #1234	; 0x4d2
 800795c:	483c      	ldr	r0, [pc, #240]	; (8007a50 <HAL_ADC_ConfigChannel+0x1c0>)
 800795e:	f005 fef5 	bl	800d74c <assert_failed>
 8007962:	e7a5      	b.n	80078b0 <HAL_ADC_ConfigChannel+0x20>
		hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8007964:	6828      	ldr	r0, [r5, #0]
 8007966:	6902      	ldr	r2, [r0, #16]
 8007968:	b29b      	uxth	r3, r3
 800796a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800796e:	2107      	movs	r1, #7
 8007970:	fa01 f303 	lsl.w	r3, r1, r3
 8007974:	ea22 0303 	bic.w	r3, r2, r3
 8007978:	6103      	str	r3, [r0, #16]
		hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800797a:	6828      	ldr	r0, [r5, #0]
 800797c:	6902      	ldr	r2, [r0, #16]
 800797e:	68a1      	ldr	r1, [r4, #8]
 8007980:	8823      	ldrh	r3, [r4, #0]
 8007982:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8007986:	fa01 f303 	lsl.w	r3, r1, r3
 800798a:	4313      	orrs	r3, r2
 800798c:	6103      	str	r3, [r0, #16]
 800798e:	e7b1      	b.n	80078f4 <HAL_ADC_ConfigChannel+0x64>
	else if (sConfig->Rank < 13U) {
 8007990:	2b0c      	cmp	r3, #12
 8007992:	d816      	bhi.n	80079c2 <HAL_ADC_ConfigChannel+0x132>
		hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8007994:	6828      	ldr	r0, [r5, #0]
 8007996:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8007998:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800799c:	3b23      	subs	r3, #35	; 0x23
 800799e:	211f      	movs	r1, #31
 80079a0:	fa01 f303 	lsl.w	r3, r1, r3
 80079a4:	ea22 0303 	bic.w	r3, r2, r3
 80079a8:	6303      	str	r3, [r0, #48]	; 0x30
		hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80079aa:	6828      	ldr	r0, [r5, #0]
 80079ac:	6b02      	ldr	r2, [r0, #48]	; 0x30
 80079ae:	6863      	ldr	r3, [r4, #4]
 80079b0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80079b4:	3b23      	subs	r3, #35	; 0x23
 80079b6:	8821      	ldrh	r1, [r4, #0]
 80079b8:	fa01 f303 	lsl.w	r3, r1, r3
 80079bc:	4313      	orrs	r3, r2
 80079be:	6303      	str	r3, [r0, #48]	; 0x30
 80079c0:	e7b1      	b.n	8007926 <HAL_ADC_ConfigChannel+0x96>
		hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80079c2:	6828      	ldr	r0, [r5, #0]
 80079c4:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 80079c6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80079ca:	3b41      	subs	r3, #65	; 0x41
 80079cc:	211f      	movs	r1, #31
 80079ce:	fa01 f303 	lsl.w	r3, r1, r3
 80079d2:	ea22 0303 	bic.w	r3, r2, r3
 80079d6:	62c3      	str	r3, [r0, #44]	; 0x2c
		hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80079d8:	6828      	ldr	r0, [r5, #0]
 80079da:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 80079dc:	6863      	ldr	r3, [r4, #4]
 80079de:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80079e2:	3b41      	subs	r3, #65	; 0x41
 80079e4:	8821      	ldrh	r1, [r4, #0]
 80079e6:	fa01 f303 	lsl.w	r3, r1, r3
 80079ea:	4313      	orrs	r3, r2
 80079ec:	62c3      	str	r3, [r0, #44]	; 0x2c
 80079ee:	e79a      	b.n	8007926 <HAL_ADC_ConfigChannel+0x96>
	if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT)) {
 80079f0:	6823      	ldr	r3, [r4, #0]
 80079f2:	2b12      	cmp	r3, #18
 80079f4:	d19b      	bne.n	800792e <HAL_ADC_ConfigChannel+0x9e>
		tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80079f6:	4a17      	ldr	r2, [pc, #92]	; (8007a54 <HAL_ADC_ConfigChannel+0x1c4>)
 80079f8:	6853      	ldr	r3, [r2, #4]
 80079fa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80079fe:	6053      	str	r3, [r2, #4]
 8007a00:	e795      	b.n	800792e <HAL_ADC_ConfigChannel+0x9e>
	if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT))) {
 8007a02:	6823      	ldr	r3, [r4, #0]
 8007a04:	3b10      	subs	r3, #16
 8007a06:	2b01      	cmp	r3, #1
 8007a08:	d895      	bhi.n	8007936 <HAL_ADC_ConfigChannel+0xa6>
		tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8007a0a:	4a12      	ldr	r2, [pc, #72]	; (8007a54 <HAL_ADC_ConfigChannel+0x1c4>)
 8007a0c:	6853      	ldr	r3, [r2, #4]
 8007a0e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8007a12:	6053      	str	r3, [r2, #4]
		if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)) {
 8007a14:	6823      	ldr	r3, [r4, #0]
 8007a16:	2b10      	cmp	r3, #16
 8007a18:	d18d      	bne.n	8007936 <HAL_ADC_ConfigChannel+0xa6>
			counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8007a1a:	4b0f      	ldr	r3, [pc, #60]	; (8007a58 <HAL_ADC_ConfigChannel+0x1c8>)
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	f102 7246 	add.w	r2, r2, #51904512	; 0x3180000
 8007a22:	f502 322e 	add.w	r2, r2, #178176	; 0x2b800
 8007a26:	f202 3283 	addw	r2, r2, #899	; 0x383
 8007a2a:	fba2 2303 	umull	r2, r3, r2, r3
 8007a2e:	0c9b      	lsrs	r3, r3, #18
 8007a30:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8007a34:	005a      	lsls	r2, r3, #1
 8007a36:	9201      	str	r2, [sp, #4]
			while (counter != 0U) {
 8007a38:	e002      	b.n	8007a40 <HAL_ADC_ConfigChannel+0x1b0>
				counter--;
 8007a3a:	9b01      	ldr	r3, [sp, #4]
 8007a3c:	3b01      	subs	r3, #1
 8007a3e:	9301      	str	r3, [sp, #4]
			while (counter != 0U) {
 8007a40:	9b01      	ldr	r3, [sp, #4]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d1f9      	bne.n	8007a3a <HAL_ADC_ConfigChannel+0x1aa>
 8007a46:	e776      	b.n	8007936 <HAL_ADC_ConfigChannel+0xa6>
	__HAL_LOCK(hadc);
 8007a48:	2002      	movs	r0, #2
 8007a4a:	e777      	b.n	800793c <HAL_ADC_ConfigChannel+0xac>
 8007a4c:	40012000 	.word	0x40012000
 8007a50:	0802009c 	.word	0x0802009c
 8007a54:	40012300 	.word	0x40012300
 8007a58:	20001468 	.word	0x20001468

08007a5c <HAL_ADCEx_InjectedConvCpltCallback>:
 * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
 *         the configuration information for the specified ADC.
 * @retval None
 */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8007a5c:	4770      	bx	lr
	...

08007a60 <HAL_NVIC_SetPriorityGrouping>:
 * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
 *         The pending IRQ priority will be managed only by the subpriority.
 * @retval None
 */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007a60:	b510      	push	{r4, lr}
 8007a62:	4604      	mov	r4, r0
	/* Check the parameters */
	assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8007a64:	1ec3      	subs	r3, r0, #3
 8007a66:	2b04      	cmp	r3, #4
 8007a68:	d80f      	bhi.n	8007a8a <HAL_NVIC_SetPriorityGrouping+0x2a>
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
	uint32_t reg_value;
	uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);       /* only values 0..7 are used          */

	reg_value = SCB->AIRCR;                                               /* read old register configuration    */
 8007a6a:	4a0a      	ldr	r2, [pc, #40]	; (8007a94 <HAL_NVIC_SetPriorityGrouping+0x34>)
 8007a6c:	68d3      	ldr	r3, [r2, #12]
	reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007a6e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8007a72:	041b      	lsls	r3, r3, #16
 8007a74:	0c1b      	lsrs	r3, r3, #16
	reg_value = (reg_value |
		     ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
		     (PriorityGroupTmp << 8U));                               /* Insert write key and priorty group */
 8007a76:	0224      	lsls	r4, r4, #8
 8007a78:	f404 64e0 	and.w	r4, r4, #1792	; 0x700
		     ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007a7c:	4323      	orrs	r3, r4
	reg_value = (reg_value |
 8007a7e:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007a82:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	SCB->AIRCR = reg_value;
 8007a86:	60d3      	str	r3, [r2, #12]
 8007a88:	bd10      	pop	{r4, pc}
 8007a8a:	21a2      	movs	r1, #162	; 0xa2
 8007a8c:	4802      	ldr	r0, [pc, #8]	; (8007a98 <HAL_NVIC_SetPriorityGrouping+0x38>)
 8007a8e:	f005 fe5d 	bl	800d74c <assert_failed>
 8007a92:	e7ea      	b.n	8007a6a <HAL_NVIC_SetPriorityGrouping+0xa>
 8007a94:	e000ed00 	.word	0xe000ed00
 8007a98:	080200d4 	.word	0x080200d4

08007a9c <HAL_NVIC_SetPriority>:
 *         This parameter can be a value between 0 and 15
 *         A lower priority value indicates a higher priority.
 * @retval None
 */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007a9c:	b570      	push	{r4, r5, r6, lr}
 8007a9e:	4605      	mov	r5, r0
 8007aa0:	460c      	mov	r4, r1
 8007aa2:	4616      	mov	r6, r2
	uint32_t prioritygroup = 0x00U;

	/* Check the parameters */
	assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8007aa4:	2a0f      	cmp	r2, #15
 8007aa6:	d824      	bhi.n	8007af2 <HAL_NVIC_SetPriority+0x56>
	assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8007aa8:	2c0f      	cmp	r4, #15
 8007aaa:	d827      	bhi.n	8007afc <HAL_NVIC_SetPriority+0x60>
   \details Reads the priority grouping field from the NVIC Interrupt Controller.
   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
	return((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007aac:	4b1a      	ldr	r3, [pc, #104]	; (8007b18 <HAL_NVIC_SetPriority+0x7c>)
 8007aae:	68db      	ldr	r3, [r3, #12]
 8007ab0:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
	uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used          */
	uint32_t PreemptPriorityBits;
	uint32_t SubPriorityBits;

	PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007ab4:	f1c3 0207 	rsb	r2, r3, #7
 8007ab8:	2a04      	cmp	r2, #4
 8007aba:	bf28      	it	cs
 8007abc:	2204      	movcs	r2, #4
	SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007abe:	1d19      	adds	r1, r3, #4
 8007ac0:	2906      	cmp	r1, #6
 8007ac2:	d920      	bls.n	8007b06 <HAL_NVIC_SetPriority+0x6a>
 8007ac4:	3b03      	subs	r3, #3

	return(
		((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007ac6:	2101      	movs	r1, #1
 8007ac8:	fa01 f202 	lsl.w	r2, r1, r2
 8007acc:	3a01      	subs	r2, #1
 8007ace:	4014      	ands	r4, r2
 8007ad0:	409c      	lsls	r4, r3
		((SubPriority & (uint32_t)((1UL << (SubPriorityBits)) - 1UL)))
 8007ad2:	fa01 f303 	lsl.w	r3, r1, r3
 8007ad6:	3b01      	subs	r3, #1
 8007ad8:	4033      	ands	r3, r6
		((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007ada:	431c      	orrs	r4, r3
	if ((int32_t)(IRQn) < 0) {
 8007adc:	2d00      	cmp	r5, #0
 8007ade:	db14      	blt.n	8007b0a <HAL_NVIC_SetPriority+0x6e>
		NVIC->IP[((uint32_t)(int32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007ae0:	0124      	lsls	r4, r4, #4
 8007ae2:	b2e4      	uxtb	r4, r4
 8007ae4:	f105 4560 	add.w	r5, r5, #3758096384	; 0xe0000000
 8007ae8:	f505 4561 	add.w	r5, r5, #57600	; 0xe100
 8007aec:	f885 4300 	strb.w	r4, [r5, #768]	; 0x300
 8007af0:	bd70      	pop	{r4, r5, r6, pc}
	assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8007af2:	21ba      	movs	r1, #186	; 0xba
 8007af4:	4809      	ldr	r0, [pc, #36]	; (8007b1c <HAL_NVIC_SetPriority+0x80>)
 8007af6:	f005 fe29 	bl	800d74c <assert_failed>
 8007afa:	e7d5      	b.n	8007aa8 <HAL_NVIC_SetPriority+0xc>
	assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8007afc:	21bb      	movs	r1, #187	; 0xbb
 8007afe:	4807      	ldr	r0, [pc, #28]	; (8007b1c <HAL_NVIC_SetPriority+0x80>)
 8007b00:	f005 fe24 	bl	800d74c <assert_failed>
 8007b04:	e7d2      	b.n	8007aac <HAL_NVIC_SetPriority+0x10>
	SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007b06:	2300      	movs	r3, #0
 8007b08:	e7dd      	b.n	8007ac6 <HAL_NVIC_SetPriority+0x2a>
		SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL) - 4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007b0a:	f005 050f 	and.w	r5, r5, #15
 8007b0e:	0124      	lsls	r4, r4, #4
 8007b10:	b2e4      	uxtb	r4, r4
 8007b12:	4b03      	ldr	r3, [pc, #12]	; (8007b20 <HAL_NVIC_SetPriority+0x84>)
 8007b14:	555c      	strb	r4, [r3, r5]
 8007b16:	bd70      	pop	{r4, r5, r6, pc}
 8007b18:	e000ed00 	.word	0xe000ed00
 8007b1c:	080200d4 	.word	0x080200d4
 8007b20:	e000ed14 	.word	0xe000ed14

08007b24 <HAL_NVIC_EnableIRQ>:
 *         This parameter can be an enumerator of IRQn_Type enumeration
 *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
 * @retval None
 */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007b24:	b510      	push	{r4, lr}
	/* Check the parameters */
	assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8007b26:	1e04      	subs	r4, r0, #0
 8007b28:	db09      	blt.n	8007b3e <HAL_NVIC_EnableIRQ+0x1a>
	NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8007b2a:	0962      	lsrs	r2, r4, #5
 8007b2c:	f004 041f 	and.w	r4, r4, #31
 8007b30:	2301      	movs	r3, #1
 8007b32:	fa03 f404 	lsl.w	r4, r3, r4
 8007b36:	4b04      	ldr	r3, [pc, #16]	; (8007b48 <HAL_NVIC_EnableIRQ+0x24>)
 8007b38:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007b3c:	bd10      	pop	{r4, pc}
 8007b3e:	21ce      	movs	r1, #206	; 0xce
 8007b40:	4802      	ldr	r0, [pc, #8]	; (8007b4c <HAL_NVIC_EnableIRQ+0x28>)
 8007b42:	f005 fe03 	bl	800d74c <assert_failed>
 8007b46:	e7f0      	b.n	8007b2a <HAL_NVIC_EnableIRQ+0x6>
 8007b48:	e000e100 	.word	0xe000e100
 8007b4c:	080200d4 	.word	0x080200d4

08007b50 <HAL_NVIC_DisableIRQ>:
 *         This parameter can be an enumerator of IRQn_Type enumeration
 *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
 * @retval None
 */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8007b50:	b510      	push	{r4, lr}
	/* Check the parameters */
	assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8007b52:	1e04      	subs	r4, r0, #0
 8007b54:	db0a      	blt.n	8007b6c <HAL_NVIC_DisableIRQ+0x1c>
	NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8007b56:	0963      	lsrs	r3, r4, #5
 8007b58:	f004 041f 	and.w	r4, r4, #31
 8007b5c:	2201      	movs	r2, #1
 8007b5e:	fa02 f404 	lsl.w	r4, r2, r4
 8007b62:	3320      	adds	r3, #32
 8007b64:	4a04      	ldr	r2, [pc, #16]	; (8007b78 <HAL_NVIC_DisableIRQ+0x28>)
 8007b66:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
 8007b6a:	bd10      	pop	{r4, pc}
 8007b6c:	21de      	movs	r1, #222	; 0xde
 8007b6e:	4803      	ldr	r0, [pc, #12]	; (8007b7c <HAL_NVIC_DisableIRQ+0x2c>)
 8007b70:	f005 fdec 	bl	800d74c <assert_failed>
 8007b74:	e7ef      	b.n	8007b56 <HAL_NVIC_DisableIRQ+0x6>
 8007b76:	bf00      	nop
 8007b78:	e000e100 	.word	0xe000e100
 8007b7c:	080200d4 	.word	0x080200d4

08007b80 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
	if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) {
 8007b80:	3801      	subs	r0, #1
 8007b82:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8007b86:	d20a      	bcs.n	8007b9e <HAL_SYSTICK_Config+0x1e>
		return(1UL);                                        /* Reload value impossible */
	}

	SysTick->LOAD = (uint32_t)(ticks - 1UL);                    /* set reload register */
 8007b88:	4b06      	ldr	r3, [pc, #24]	; (8007ba4 <HAL_SYSTICK_Config+0x24>)
 8007b8a:	6058      	str	r0, [r3, #4]
		SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL) - 4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007b8c:	21f0      	movs	r1, #240	; 0xf0
 8007b8e:	4a06      	ldr	r2, [pc, #24]	; (8007ba8 <HAL_SYSTICK_Config+0x28>)
 8007b90:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
	NVIC_SetPriority(SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
	SysTick->VAL = 0UL;                                         /* Load the SysTick Counter Value */
 8007b94:	2000      	movs	r0, #0
 8007b96:	6098      	str	r0, [r3, #8]
	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
 8007b98:	2207      	movs	r2, #7
 8007b9a:	601a      	str	r2, [r3, #0]
 8007b9c:	4770      	bx	lr
		return(1UL);                                        /* Reload value impossible */
 8007b9e:	2001      	movs	r0, #1
 *                  - 1  Function failed.
 */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
	return SysTick_Config(TicksNumb);
}
 8007ba0:	4770      	bx	lr
 8007ba2:	bf00      	nop
 8007ba4:	e000e010 	.word	0xe000e010
 8007ba8:	e000ed00 	.word	0xe000ed00

08007bac <HAL_NVIC_ClearPendingIRQ>:
 *         This parameter can be an enumerator of IRQn_Type enumeration
 *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
 * @retval None
 */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8007bac:	b510      	push	{r4, lr}
	/* Check the parameters */
	assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8007bae:	1e04      	subs	r4, r0, #0
 8007bb0:	db0a      	blt.n	8007bc8 <HAL_NVIC_ClearPendingIRQ+0x1c>
	NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8007bb2:	0963      	lsrs	r3, r4, #5
 8007bb4:	f004 041f 	and.w	r4, r4, #31
 8007bb8:	2201      	movs	r2, #1
 8007bba:	fa02 f404 	lsl.w	r4, r2, r4
 8007bbe:	3360      	adds	r3, #96	; 0x60
 8007bc0:	4a04      	ldr	r2, [pc, #16]	; (8007bd4 <HAL_NVIC_ClearPendingIRQ+0x28>)
 8007bc2:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
 8007bc6:	bd10      	pop	{r4, pc}
 8007bc8:	f44f 71da 	mov.w	r1, #436	; 0x1b4
 8007bcc:	4802      	ldr	r0, [pc, #8]	; (8007bd8 <HAL_NVIC_ClearPendingIRQ+0x2c>)
 8007bce:	f005 fdbd 	bl	800d74c <assert_failed>
 8007bd2:	e7ee      	b.n	8007bb2 <HAL_NVIC_ClearPendingIRQ+0x6>
 8007bd4:	e000e100 	.word	0xe000e100
 8007bd8:	080200d4 	.word	0x080200d4

08007bdc <DMA_SetConfig>:
 * @param  DstAddress The destination memory Buffer address
 * @param  DataLength The length of data to be transferred from source to destination
 * @retval HAL status
 */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007bdc:	b430      	push	{r4, r5}
	/* Clear DBM bit */
	hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8007bde:	6805      	ldr	r5, [r0, #0]
 8007be0:	682c      	ldr	r4, [r5, #0]
 8007be2:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
 8007be6:	602c      	str	r4, [r5, #0]

	/* Configure DMA Stream data length */
	hdma->Instance->NDTR = DataLength;
 8007be8:	6804      	ldr	r4, [r0, #0]
 8007bea:	6063      	str	r3, [r4, #4]

	/* Memory to Peripheral */
	if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH) {
 8007bec:	6883      	ldr	r3, [r0, #8]
 8007bee:	2b40      	cmp	r3, #64	; 0x40
 8007bf0:	d005      	beq.n	8007bfe <DMA_SetConfig+0x22>
		hdma->Instance->M0AR = SrcAddress;
	}
	/* Peripheral to Memory */
	else{
		/* Configure DMA Stream source address */
		hdma->Instance->PAR = SrcAddress;
 8007bf2:	6803      	ldr	r3, [r0, #0]
 8007bf4:	6099      	str	r1, [r3, #8]

		/* Configure DMA Stream destination address */
		hdma->Instance->M0AR = DstAddress;
 8007bf6:	6803      	ldr	r3, [r0, #0]
 8007bf8:	60da      	str	r2, [r3, #12]
	}
}
 8007bfa:	bc30      	pop	{r4, r5}
 8007bfc:	4770      	bx	lr
		hdma->Instance->PAR = DstAddress;
 8007bfe:	6803      	ldr	r3, [r0, #0]
 8007c00:	609a      	str	r2, [r3, #8]
		hdma->Instance->M0AR = SrcAddress;
 8007c02:	6803      	ldr	r3, [r0, #0]
 8007c04:	60d9      	str	r1, [r3, #12]
 8007c06:	e7f8      	b.n	8007bfa <DMA_SetConfig+0x1e>

08007c08 <DMA_CalcBaseAndBitshift>:
 *                     the configuration information for the specified DMA Stream.
 * @retval Stream base address
 */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
	uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007c08:	6802      	ldr	r2, [r0, #0]
 8007c0a:	b2d3      	uxtb	r3, r2
 8007c0c:	3b10      	subs	r3, #16
 8007c0e:	490b      	ldr	r1, [pc, #44]	; (8007c3c <DMA_CalcBaseAndBitshift+0x34>)
 8007c10:	fba1 1303 	umull	r1, r3, r1, r3
 8007c14:	091b      	lsrs	r3, r3, #4

	/* lookup table for necessary bitshift of flags within status registers */
	static const uint8_t flagBitshiftOffset[8U] = { 0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U };
	hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8007c16:	490a      	ldr	r1, [pc, #40]	; (8007c40 <DMA_CalcBaseAndBitshift+0x38>)
 8007c18:	5cc9      	ldrb	r1, [r1, r3]
 8007c1a:	65c1      	str	r1, [r0, #92]	; 0x5c

	if (stream_number > 3U) {
 8007c1c:	2b03      	cmp	r3, #3
 8007c1e:	d806      	bhi.n	8007c2e <DMA_CalcBaseAndBitshift+0x26>
		/* return pointer to HISR and HIFCR */
		hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
	}else {
		/* return pointer to LISR and LIFCR */
		hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8007c20:	f422 727f 	bic.w	r2, r2, #1020	; 0x3fc
 8007c24:	f022 0203 	bic.w	r2, r2, #3
 8007c28:	6582      	str	r2, [r0, #88]	; 0x58
	}

	return hdma->StreamBaseAddress;
}
 8007c2a:	6d80      	ldr	r0, [r0, #88]	; 0x58
 8007c2c:	4770      	bx	lr
		hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8007c2e:	f422 727f 	bic.w	r2, r2, #1020	; 0x3fc
 8007c32:	f022 0203 	bic.w	r2, r2, #3
 8007c36:	3204      	adds	r2, #4
 8007c38:	6582      	str	r2, [r0, #88]	; 0x58
 8007c3a:	e7f6      	b.n	8007c2a <DMA_CalcBaseAndBitshift+0x22>
 8007c3c:	aaaaaaab 	.word	0xaaaaaaab
 8007c40:	08020148 	.word	0x08020148

08007c44 <DMA_CheckFifoParam>:
 * @retval HAL status
 */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
	HAL_StatusTypeDef status = HAL_OK;
	uint32_t tmp = hdma->Init.FIFOThreshold;
 8007c44:	6a83      	ldr	r3, [r0, #40]	; 0x28

	/* Memory Data size equal to Byte */
	if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE) {
 8007c46:	6982      	ldr	r2, [r0, #24]
 8007c48:	b992      	cbnz	r2, 8007c70 <DMA_CheckFifoParam+0x2c>
		switch (tmp) {
 8007c4a:	2b01      	cmp	r3, #1
 8007c4c:	d00a      	beq.n	8007c64 <DMA_CheckFifoParam+0x20>
 8007c4e:	b11b      	cbz	r3, 8007c58 <DMA_CheckFifoParam+0x14>
 8007c50:	2b02      	cmp	r3, #2
 8007c52:	d001      	beq.n	8007c58 <DMA_CheckFifoParam+0x14>
	HAL_StatusTypeDef status = HAL_OK;
 8007c54:	2000      	movs	r0, #0
 8007c56:	4770      	bx	lr
		case DMA_FIFO_THRESHOLD_1QUARTERFULL:
		case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
			if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1) {
 8007c58:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8007c5a:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8007c5e:	d12c      	bne.n	8007cba <DMA_CheckFifoParam+0x76>
	HAL_StatusTypeDef status = HAL_OK;
 8007c60:	2000      	movs	r0, #0
 8007c62:	4770      	bx	lr
				status = HAL_ERROR;
			}
			break;
		case DMA_FIFO_THRESHOLD_HALFFULL:
			if (hdma->Init.MemBurst == DMA_MBURST_INC16) {
 8007c64:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8007c66:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007c6a:	d028      	beq.n	8007cbe <DMA_CheckFifoParam+0x7a>
	HAL_StatusTypeDef status = HAL_OK;
 8007c6c:	2000      	movs	r0, #0
 8007c6e:	4770      	bx	lr
		default:
			break;
		}
	}
	/* Memory Data size equal to Half-Word */
	else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD) {
 8007c70:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8007c74:	d005      	beq.n	8007c82 <DMA_CheckFifoParam+0x3e>
			break;
		}
	}
	/* Memory Data size equal to Word */
	else{
		switch (tmp) {
 8007c76:	2b02      	cmp	r3, #2
 8007c78:	d929      	bls.n	8007cce <DMA_CheckFifoParam+0x8a>
 8007c7a:	2b03      	cmp	r3, #3
 8007c7c:	d015      	beq.n	8007caa <DMA_CheckFifoParam+0x66>
	HAL_StatusTypeDef status = HAL_OK;
 8007c7e:	2000      	movs	r0, #0
 8007c80:	4770      	bx	lr
		switch (tmp) {
 8007c82:	2b03      	cmp	r3, #3
 8007c84:	d803      	bhi.n	8007c8e <DMA_CheckFifoParam+0x4a>
 8007c86:	e8df f003 	tbb	[pc, r3]
 8007c8a:	041c      	.short	0x041c
 8007c8c:	0a1c      	.short	0x0a1c
	HAL_StatusTypeDef status = HAL_OK;
 8007c8e:	2000      	movs	r0, #0
 8007c90:	4770      	bx	lr
			if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1) {
 8007c92:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8007c94:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8007c98:	d115      	bne.n	8007cc6 <DMA_CheckFifoParam+0x82>
	HAL_StatusTypeDef status = HAL_OK;
 8007c9a:	2000      	movs	r0, #0
 8007c9c:	4770      	bx	lr
			if (hdma->Init.MemBurst == DMA_MBURST_INC16) {
 8007c9e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8007ca0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007ca4:	d011      	beq.n	8007cca <DMA_CheckFifoParam+0x86>
	HAL_StatusTypeDef status = HAL_OK;
 8007ca6:	2000      	movs	r0, #0
 8007ca8:	4770      	bx	lr
		case DMA_FIFO_THRESHOLD_HALFFULL:
		case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
			status = HAL_ERROR;
			break;
		case DMA_FIFO_THRESHOLD_FULL:
			if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1) {
 8007caa:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8007cac:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8007cb0:	d001      	beq.n	8007cb6 <DMA_CheckFifoParam+0x72>
				status = HAL_ERROR;
 8007cb2:	2001      	movs	r0, #1
			break;
		}
	}

	return status;
}
 8007cb4:	4770      	bx	lr
	HAL_StatusTypeDef status = HAL_OK;
 8007cb6:	2000      	movs	r0, #0
 8007cb8:	4770      	bx	lr
				status = HAL_ERROR;
 8007cba:	2001      	movs	r0, #1
 8007cbc:	4770      	bx	lr
				status = HAL_ERROR;
 8007cbe:	2001      	movs	r0, #1
 8007cc0:	4770      	bx	lr
			status = HAL_ERROR;
 8007cc2:	2001      	movs	r0, #1
 8007cc4:	4770      	bx	lr
				status = HAL_ERROR;
 8007cc6:	2001      	movs	r0, #1
 8007cc8:	4770      	bx	lr
				status = HAL_ERROR;
 8007cca:	2001      	movs	r0, #1
 8007ccc:	4770      	bx	lr
			status = HAL_ERROR;
 8007cce:	2001      	movs	r0, #1
 8007cd0:	4770      	bx	lr
	...

08007cd4 <HAL_DMA_Init>:
{
 8007cd4:	b570      	push	{r4, r5, r6, lr}
 8007cd6:	4604      	mov	r4, r0
	uint32_t tickstart = HAL_GetTick();
 8007cd8:	f7ff fb6c 	bl	80073b4 <HAL_GetTick>
	if (hdma == NULL) {
 8007cdc:	2c00      	cmp	r4, #0
 8007cde:	f000 8131 	beq.w	8007f44 <HAL_DMA_Init+0x270>
 8007ce2:	4605      	mov	r5, r0
	assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 8007ce4:	6823      	ldr	r3, [r4, #0]
 8007ce6:	4a98      	ldr	r2, [pc, #608]	; (8007f48 <HAL_DMA_Init+0x274>)
 8007ce8:	4293      	cmp	r3, r2
 8007cea:	d031      	beq.n	8007d50 <HAL_DMA_Init+0x7c>
 8007cec:	3218      	adds	r2, #24
 8007cee:	4293      	cmp	r3, r2
 8007cf0:	d02e      	beq.n	8007d50 <HAL_DMA_Init+0x7c>
 8007cf2:	3218      	adds	r2, #24
 8007cf4:	4293      	cmp	r3, r2
 8007cf6:	d02b      	beq.n	8007d50 <HAL_DMA_Init+0x7c>
 8007cf8:	3218      	adds	r2, #24
 8007cfa:	4293      	cmp	r3, r2
 8007cfc:	d028      	beq.n	8007d50 <HAL_DMA_Init+0x7c>
 8007cfe:	3218      	adds	r2, #24
 8007d00:	4293      	cmp	r3, r2
 8007d02:	d025      	beq.n	8007d50 <HAL_DMA_Init+0x7c>
 8007d04:	3218      	adds	r2, #24
 8007d06:	4293      	cmp	r3, r2
 8007d08:	d022      	beq.n	8007d50 <HAL_DMA_Init+0x7c>
 8007d0a:	3218      	adds	r2, #24
 8007d0c:	4293      	cmp	r3, r2
 8007d0e:	d01f      	beq.n	8007d50 <HAL_DMA_Init+0x7c>
 8007d10:	3218      	adds	r2, #24
 8007d12:	4293      	cmp	r3, r2
 8007d14:	d01c      	beq.n	8007d50 <HAL_DMA_Init+0x7c>
 8007d16:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8007d1a:	4293      	cmp	r3, r2
 8007d1c:	d018      	beq.n	8007d50 <HAL_DMA_Init+0x7c>
 8007d1e:	3218      	adds	r2, #24
 8007d20:	4293      	cmp	r3, r2
 8007d22:	d015      	beq.n	8007d50 <HAL_DMA_Init+0x7c>
 8007d24:	3218      	adds	r2, #24
 8007d26:	4293      	cmp	r3, r2
 8007d28:	d012      	beq.n	8007d50 <HAL_DMA_Init+0x7c>
 8007d2a:	3218      	adds	r2, #24
 8007d2c:	4293      	cmp	r3, r2
 8007d2e:	d00f      	beq.n	8007d50 <HAL_DMA_Init+0x7c>
 8007d30:	3218      	adds	r2, #24
 8007d32:	4293      	cmp	r3, r2
 8007d34:	d00c      	beq.n	8007d50 <HAL_DMA_Init+0x7c>
 8007d36:	3218      	adds	r2, #24
 8007d38:	4293      	cmp	r3, r2
 8007d3a:	d009      	beq.n	8007d50 <HAL_DMA_Init+0x7c>
 8007d3c:	3218      	adds	r2, #24
 8007d3e:	4293      	cmp	r3, r2
 8007d40:	d006      	beq.n	8007d50 <HAL_DMA_Init+0x7c>
 8007d42:	3218      	adds	r2, #24
 8007d44:	4293      	cmp	r3, r2
 8007d46:	d003      	beq.n	8007d50 <HAL_DMA_Init+0x7c>
 8007d48:	21c6      	movs	r1, #198	; 0xc6
 8007d4a:	4880      	ldr	r0, [pc, #512]	; (8007f4c <HAL_DMA_Init+0x278>)
 8007d4c:	f005 fcfe 	bl	800d74c <assert_failed>
	assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 8007d50:	6863      	ldr	r3, [r4, #4]
 8007d52:	b1c3      	cbz	r3, 8007d86 <HAL_DMA_Init+0xb2>
 8007d54:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007d58:	d015      	beq.n	8007d86 <HAL_DMA_Init+0xb2>
 8007d5a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007d5e:	d012      	beq.n	8007d86 <HAL_DMA_Init+0xb2>
 8007d60:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8007d64:	d00f      	beq.n	8007d86 <HAL_DMA_Init+0xb2>
 8007d66:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007d6a:	d00c      	beq.n	8007d86 <HAL_DMA_Init+0xb2>
 8007d6c:	f1b3 6f20 	cmp.w	r3, #167772160	; 0xa000000
 8007d70:	d009      	beq.n	8007d86 <HAL_DMA_Init+0xb2>
 8007d72:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8007d76:	d006      	beq.n	8007d86 <HAL_DMA_Init+0xb2>
 8007d78:	f1b3 6f60 	cmp.w	r3, #234881024	; 0xe000000
 8007d7c:	d003      	beq.n	8007d86 <HAL_DMA_Init+0xb2>
 8007d7e:	21c7      	movs	r1, #199	; 0xc7
 8007d80:	4872      	ldr	r0, [pc, #456]	; (8007f4c <HAL_DMA_Init+0x278>)
 8007d82:	f005 fce3 	bl	800d74c <assert_failed>
	assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8007d86:	68a3      	ldr	r3, [r4, #8]
 8007d88:	b13b      	cbz	r3, 8007d9a <HAL_DMA_Init+0xc6>
 8007d8a:	2b40      	cmp	r3, #64	; 0x40
 8007d8c:	d005      	beq.n	8007d9a <HAL_DMA_Init+0xc6>
 8007d8e:	2b80      	cmp	r3, #128	; 0x80
 8007d90:	d003      	beq.n	8007d9a <HAL_DMA_Init+0xc6>
 8007d92:	21c8      	movs	r1, #200	; 0xc8
 8007d94:	486d      	ldr	r0, [pc, #436]	; (8007f4c <HAL_DMA_Init+0x278>)
 8007d96:	f005 fcd9 	bl	800d74c <assert_failed>
	assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8007d9a:	68e3      	ldr	r3, [r4, #12]
 8007d9c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007da0:	d001      	beq.n	8007da6 <HAL_DMA_Init+0xd2>
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d17d      	bne.n	8007ea2 <HAL_DMA_Init+0x1ce>
	assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8007da6:	6923      	ldr	r3, [r4, #16]
 8007da8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007dac:	d001      	beq.n	8007db2 <HAL_DMA_Init+0xde>
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d17c      	bne.n	8007eac <HAL_DMA_Init+0x1d8>
	assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8007db2:	6963      	ldr	r3, [r4, #20]
 8007db4:	b14b      	cbz	r3, 8007dca <HAL_DMA_Init+0xf6>
 8007db6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007dba:	d006      	beq.n	8007dca <HAL_DMA_Init+0xf6>
 8007dbc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007dc0:	d003      	beq.n	8007dca <HAL_DMA_Init+0xf6>
 8007dc2:	21cb      	movs	r1, #203	; 0xcb
 8007dc4:	4861      	ldr	r0, [pc, #388]	; (8007f4c <HAL_DMA_Init+0x278>)
 8007dc6:	f005 fcc1 	bl	800d74c <assert_failed>
	assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8007dca:	69a3      	ldr	r3, [r4, #24]
 8007dcc:	b14b      	cbz	r3, 8007de2 <HAL_DMA_Init+0x10e>
 8007dce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007dd2:	d006      	beq.n	8007de2 <HAL_DMA_Init+0x10e>
 8007dd4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007dd8:	d003      	beq.n	8007de2 <HAL_DMA_Init+0x10e>
 8007dda:	21cc      	movs	r1, #204	; 0xcc
 8007ddc:	485b      	ldr	r0, [pc, #364]	; (8007f4c <HAL_DMA_Init+0x278>)
 8007dde:	f005 fcb5 	bl	800d74c <assert_failed>
	assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8007de2:	69e3      	ldr	r3, [r4, #28]
 8007de4:	b143      	cbz	r3, 8007df8 <HAL_DMA_Init+0x124>
 8007de6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007dea:	d005      	beq.n	8007df8 <HAL_DMA_Init+0x124>
 8007dec:	2b20      	cmp	r3, #32
 8007dee:	d003      	beq.n	8007df8 <HAL_DMA_Init+0x124>
 8007df0:	21cd      	movs	r1, #205	; 0xcd
 8007df2:	4856      	ldr	r0, [pc, #344]	; (8007f4c <HAL_DMA_Init+0x278>)
 8007df4:	f005 fcaa 	bl	800d74c <assert_failed>
	assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8007df8:	6a23      	ldr	r3, [r4, #32]
 8007dfa:	b163      	cbz	r3, 8007e16 <HAL_DMA_Init+0x142>
 8007dfc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007e00:	d009      	beq.n	8007e16 <HAL_DMA_Init+0x142>
 8007e02:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007e06:	d006      	beq.n	8007e16 <HAL_DMA_Init+0x142>
 8007e08:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007e0c:	d003      	beq.n	8007e16 <HAL_DMA_Init+0x142>
 8007e0e:	21ce      	movs	r1, #206	; 0xce
 8007e10:	484e      	ldr	r0, [pc, #312]	; (8007f4c <HAL_DMA_Init+0x278>)
 8007e12:	f005 fc9b 	bl	800d74c <assert_failed>
	assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 8007e16:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007e18:	b12b      	cbz	r3, 8007e26 <HAL_DMA_Init+0x152>
 8007e1a:	2b04      	cmp	r3, #4
 8007e1c:	d003      	beq.n	8007e26 <HAL_DMA_Init+0x152>
 8007e1e:	21cf      	movs	r1, #207	; 0xcf
 8007e20:	484a      	ldr	r0, [pc, #296]	; (8007f4c <HAL_DMA_Init+0x278>)
 8007e22:	f005 fc93 	bl	800d74c <assert_failed>
	if (hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE) {
 8007e26:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007e28:	b303      	cbz	r3, 8007e6c <HAL_DMA_Init+0x198>
		assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 8007e2a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007e2c:	2b03      	cmp	r3, #3
 8007e2e:	d842      	bhi.n	8007eb6 <HAL_DMA_Init+0x1e2>
		assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 8007e30:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8007e32:	b163      	cbz	r3, 8007e4e <HAL_DMA_Init+0x17a>
 8007e34:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007e38:	d009      	beq.n	8007e4e <HAL_DMA_Init+0x17a>
 8007e3a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007e3e:	d006      	beq.n	8007e4e <HAL_DMA_Init+0x17a>
 8007e40:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007e44:	d003      	beq.n	8007e4e <HAL_DMA_Init+0x17a>
 8007e46:	21d4      	movs	r1, #212	; 0xd4
 8007e48:	4840      	ldr	r0, [pc, #256]	; (8007f4c <HAL_DMA_Init+0x278>)
 8007e4a:	f005 fc7f 	bl	800d74c <assert_failed>
		assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
 8007e4e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8007e50:	b163      	cbz	r3, 8007e6c <HAL_DMA_Init+0x198>
 8007e52:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007e56:	d009      	beq.n	8007e6c <HAL_DMA_Init+0x198>
 8007e58:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007e5c:	d006      	beq.n	8007e6c <HAL_DMA_Init+0x198>
 8007e5e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8007e62:	d003      	beq.n	8007e6c <HAL_DMA_Init+0x198>
 8007e64:	21d5      	movs	r1, #213	; 0xd5
 8007e66:	4839      	ldr	r0, [pc, #228]	; (8007f4c <HAL_DMA_Init+0x278>)
 8007e68:	f005 fc70 	bl	800d74c <assert_failed>
	__HAL_UNLOCK(hdma);
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
	hdma->State = HAL_DMA_STATE_BUSY;
 8007e72:	2302      	movs	r3, #2
 8007e74:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
	__HAL_DMA_DISABLE(hdma);
 8007e78:	6822      	ldr	r2, [r4, #0]
 8007e7a:	6813      	ldr	r3, [r2, #0]
 8007e7c:	f023 0301 	bic.w	r3, r3, #1
 8007e80:	6013      	str	r3, [r2, #0]
	while ((hdma->Instance->CR & DMA_SxCR_EN) != RESET) {
 8007e82:	6823      	ldr	r3, [r4, #0]
 8007e84:	681a      	ldr	r2, [r3, #0]
 8007e86:	f012 0f01 	tst.w	r2, #1
 8007e8a:	d019      	beq.n	8007ec0 <HAL_DMA_Init+0x1ec>
		if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT) {
 8007e8c:	f7ff fa92 	bl	80073b4 <HAL_GetTick>
 8007e90:	1b40      	subs	r0, r0, r5
 8007e92:	2805      	cmp	r0, #5
 8007e94:	d9f5      	bls.n	8007e82 <HAL_DMA_Init+0x1ae>
			hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007e96:	2320      	movs	r3, #32
 8007e98:	6563      	str	r3, [r4, #84]	; 0x54
			hdma->State = HAL_DMA_STATE_TIMEOUT;
 8007e9a:	2003      	movs	r0, #3
 8007e9c:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
			return HAL_TIMEOUT;
 8007ea0:	bd70      	pop	{r4, r5, r6, pc}
	assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8007ea2:	21c9      	movs	r1, #201	; 0xc9
 8007ea4:	4829      	ldr	r0, [pc, #164]	; (8007f4c <HAL_DMA_Init+0x278>)
 8007ea6:	f005 fc51 	bl	800d74c <assert_failed>
 8007eaa:	e77c      	b.n	8007da6 <HAL_DMA_Init+0xd2>
	assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8007eac:	21ca      	movs	r1, #202	; 0xca
 8007eae:	4827      	ldr	r0, [pc, #156]	; (8007f4c <HAL_DMA_Init+0x278>)
 8007eb0:	f005 fc4c 	bl	800d74c <assert_failed>
 8007eb4:	e77d      	b.n	8007db2 <HAL_DMA_Init+0xde>
		assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 8007eb6:	21d3      	movs	r1, #211	; 0xd3
 8007eb8:	4824      	ldr	r0, [pc, #144]	; (8007f4c <HAL_DMA_Init+0x278>)
 8007eba:	f005 fc47 	bl	800d74c <assert_failed>
 8007ebe:	e7b7      	b.n	8007e30 <HAL_DMA_Init+0x15c>
	tmp = hdma->Instance->CR;
 8007ec0:	681a      	ldr	r2, [r3, #0]
	tmp &= ((uint32_t) ~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8007ec2:	4923      	ldr	r1, [pc, #140]	; (8007f50 <HAL_DMA_Init+0x27c>)
 8007ec4:	4011      	ands	r1, r2
	tmp |= hdma->Init.Channel | hdma->Init.Direction |
 8007ec6:	6862      	ldr	r2, [r4, #4]
 8007ec8:	68a0      	ldr	r0, [r4, #8]
 8007eca:	4302      	orrs	r2, r0
	       hdma->Init.PeriphInc | hdma->Init.MemInc |
 8007ecc:	68e0      	ldr	r0, [r4, #12]
	tmp |= hdma->Init.Channel | hdma->Init.Direction |
 8007ece:	4302      	orrs	r2, r0
	       hdma->Init.PeriphInc | hdma->Init.MemInc |
 8007ed0:	6920      	ldr	r0, [r4, #16]
 8007ed2:	4302      	orrs	r2, r0
	       hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007ed4:	6960      	ldr	r0, [r4, #20]
	       hdma->Init.PeriphInc | hdma->Init.MemInc |
 8007ed6:	4302      	orrs	r2, r0
	       hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007ed8:	69a0      	ldr	r0, [r4, #24]
 8007eda:	4302      	orrs	r2, r0
	       hdma->Init.Mode | hdma->Init.Priority;
 8007edc:	69e0      	ldr	r0, [r4, #28]
	       hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007ede:	4302      	orrs	r2, r0
	       hdma->Init.Mode | hdma->Init.Priority;
 8007ee0:	6a20      	ldr	r0, [r4, #32]
 8007ee2:	4302      	orrs	r2, r0
	tmp |= hdma->Init.Channel | hdma->Init.Direction |
 8007ee4:	430a      	orrs	r2, r1
	if (hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE) {
 8007ee6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8007ee8:	2904      	cmp	r1, #4
 8007eea:	d016      	beq.n	8007f1a <HAL_DMA_Init+0x246>
	hdma->Instance->CR = tmp;
 8007eec:	601a      	str	r2, [r3, #0]
	tmp = hdma->Instance->FCR;
 8007eee:	6826      	ldr	r6, [r4, #0]
 8007ef0:	6975      	ldr	r5, [r6, #20]
	tmp &= (uint32_t) ~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007ef2:	f025 0507 	bic.w	r5, r5, #7
	tmp |= hdma->Init.FIFOMode;
 8007ef6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007ef8:	431d      	orrs	r5, r3
	if (hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE) {
 8007efa:	2b04      	cmp	r3, #4
 8007efc:	d012      	beq.n	8007f24 <HAL_DMA_Init+0x250>
	hdma->Instance->FCR = tmp;
 8007efe:	6175      	str	r5, [r6, #20]
	regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007f00:	4620      	mov	r0, r4
 8007f02:	f7ff fe81 	bl	8007c08 <DMA_CalcBaseAndBitshift>
	regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007f06:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8007f08:	233f      	movs	r3, #63	; 0x3f
 8007f0a:	4093      	lsls	r3, r2
 8007f0c:	6083      	str	r3, [r0, #8]
	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007f0e:	2000      	movs	r0, #0
 8007f10:	6560      	str	r0, [r4, #84]	; 0x54
	hdma->State = HAL_DMA_STATE_READY;
 8007f12:	2301      	movs	r3, #1
 8007f14:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
	return HAL_OK;
 8007f18:	bd70      	pop	{r4, r5, r6, pc}
		tmp |= hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8007f1a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8007f1c:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8007f1e:	4301      	orrs	r1, r0
 8007f20:	430a      	orrs	r2, r1
 8007f22:	e7e3      	b.n	8007eec <HAL_DMA_Init+0x218>
		tmp |= hdma->Init.FIFOThreshold;
 8007f24:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007f26:	431d      	orrs	r5, r3
		if (hdma->Init.MemBurst != DMA_MBURST_SINGLE) {
 8007f28:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d0e7      	beq.n	8007efe <HAL_DMA_Init+0x22a>
			if (DMA_CheckFifoParam(hdma) != HAL_OK) {
 8007f2e:	4620      	mov	r0, r4
 8007f30:	f7ff fe88 	bl	8007c44 <DMA_CheckFifoParam>
 8007f34:	2800      	cmp	r0, #0
 8007f36:	d0e2      	beq.n	8007efe <HAL_DMA_Init+0x22a>
				hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007f38:	2340      	movs	r3, #64	; 0x40
 8007f3a:	6563      	str	r3, [r4, #84]	; 0x54
				hdma->State = HAL_DMA_STATE_READY;
 8007f3c:	2001      	movs	r0, #1
 8007f3e:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
				return HAL_ERROR;
 8007f42:	bd70      	pop	{r4, r5, r6, pc}
		return HAL_ERROR;
 8007f44:	2001      	movs	r0, #1
}
 8007f46:	bd70      	pop	{r4, r5, r6, pc}
 8007f48:	40026010 	.word	0x40026010
 8007f4c:	08020110 	.word	0x08020110
 8007f50:	f010803f 	.word	0xf010803f

08007f54 <HAL_DMA_DeInit>:
	if (hdma == NULL) {
 8007f54:	2800      	cmp	r0, #0
 8007f56:	d05e      	beq.n	8008016 <HAL_DMA_DeInit+0xc2>
{
 8007f58:	b538      	push	{r3, r4, r5, lr}
 8007f5a:	4604      	mov	r4, r0
	if (hdma->State == HAL_DMA_STATE_BUSY) {
 8007f5c:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8007f60:	b2db      	uxtb	r3, r3
 8007f62:	2b02      	cmp	r3, #2
 8007f64:	d059      	beq.n	800801a <HAL_DMA_DeInit+0xc6>
	assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 8007f66:	6803      	ldr	r3, [r0, #0]
 8007f68:	4a2d      	ldr	r2, [pc, #180]	; (8008020 <HAL_DMA_DeInit+0xcc>)
 8007f6a:	4293      	cmp	r3, r2
 8007f6c:	d032      	beq.n	8007fd4 <HAL_DMA_DeInit+0x80>
 8007f6e:	3218      	adds	r2, #24
 8007f70:	4293      	cmp	r3, r2
 8007f72:	d02f      	beq.n	8007fd4 <HAL_DMA_DeInit+0x80>
 8007f74:	3218      	adds	r2, #24
 8007f76:	4293      	cmp	r3, r2
 8007f78:	d02c      	beq.n	8007fd4 <HAL_DMA_DeInit+0x80>
 8007f7a:	3218      	adds	r2, #24
 8007f7c:	4293      	cmp	r3, r2
 8007f7e:	d029      	beq.n	8007fd4 <HAL_DMA_DeInit+0x80>
 8007f80:	3218      	adds	r2, #24
 8007f82:	4293      	cmp	r3, r2
 8007f84:	d026      	beq.n	8007fd4 <HAL_DMA_DeInit+0x80>
 8007f86:	3218      	adds	r2, #24
 8007f88:	4293      	cmp	r3, r2
 8007f8a:	d023      	beq.n	8007fd4 <HAL_DMA_DeInit+0x80>
 8007f8c:	3218      	adds	r2, #24
 8007f8e:	4293      	cmp	r3, r2
 8007f90:	d020      	beq.n	8007fd4 <HAL_DMA_DeInit+0x80>
 8007f92:	3218      	adds	r2, #24
 8007f94:	4293      	cmp	r3, r2
 8007f96:	d01d      	beq.n	8007fd4 <HAL_DMA_DeInit+0x80>
 8007f98:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8007f9c:	4293      	cmp	r3, r2
 8007f9e:	d019      	beq.n	8007fd4 <HAL_DMA_DeInit+0x80>
 8007fa0:	3218      	adds	r2, #24
 8007fa2:	4293      	cmp	r3, r2
 8007fa4:	d016      	beq.n	8007fd4 <HAL_DMA_DeInit+0x80>
 8007fa6:	3218      	adds	r2, #24
 8007fa8:	4293      	cmp	r3, r2
 8007faa:	d013      	beq.n	8007fd4 <HAL_DMA_DeInit+0x80>
 8007fac:	3218      	adds	r2, #24
 8007fae:	4293      	cmp	r3, r2
 8007fb0:	d010      	beq.n	8007fd4 <HAL_DMA_DeInit+0x80>
 8007fb2:	3218      	adds	r2, #24
 8007fb4:	4293      	cmp	r3, r2
 8007fb6:	d00d      	beq.n	8007fd4 <HAL_DMA_DeInit+0x80>
 8007fb8:	3218      	adds	r2, #24
 8007fba:	4293      	cmp	r3, r2
 8007fbc:	d00a      	beq.n	8007fd4 <HAL_DMA_DeInit+0x80>
 8007fbe:	3218      	adds	r2, #24
 8007fc0:	4293      	cmp	r3, r2
 8007fc2:	d007      	beq.n	8007fd4 <HAL_DMA_DeInit+0x80>
 8007fc4:	3218      	adds	r2, #24
 8007fc6:	4293      	cmp	r3, r2
 8007fc8:	d004      	beq.n	8007fd4 <HAL_DMA_DeInit+0x80>
 8007fca:	f240 114d 	movw	r1, #333	; 0x14d
 8007fce:	4815      	ldr	r0, [pc, #84]	; (8008024 <HAL_DMA_DeInit+0xd0>)
 8007fd0:	f005 fbbc 	bl	800d74c <assert_failed>
	__HAL_DMA_DISABLE(hdma);
 8007fd4:	6822      	ldr	r2, [r4, #0]
 8007fd6:	6813      	ldr	r3, [r2, #0]
 8007fd8:	f023 0301 	bic.w	r3, r3, #1
 8007fdc:	6013      	str	r3, [r2, #0]
	hdma->Instance->CR = 0U;
 8007fde:	6823      	ldr	r3, [r4, #0]
 8007fe0:	2500      	movs	r5, #0
 8007fe2:	601d      	str	r5, [r3, #0]
	hdma->Instance->NDTR = 0U;
 8007fe4:	6823      	ldr	r3, [r4, #0]
 8007fe6:	605d      	str	r5, [r3, #4]
	hdma->Instance->PAR = 0U;
 8007fe8:	6823      	ldr	r3, [r4, #0]
 8007fea:	609d      	str	r5, [r3, #8]
	hdma->Instance->M0AR = 0U;
 8007fec:	6823      	ldr	r3, [r4, #0]
 8007fee:	60dd      	str	r5, [r3, #12]
	hdma->Instance->M1AR = 0U;
 8007ff0:	6823      	ldr	r3, [r4, #0]
 8007ff2:	611d      	str	r5, [r3, #16]
	hdma->Instance->FCR = 0x00000021U;
 8007ff4:	6823      	ldr	r3, [r4, #0]
 8007ff6:	2221      	movs	r2, #33	; 0x21
 8007ff8:	615a      	str	r2, [r3, #20]
	regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007ffa:	4620      	mov	r0, r4
 8007ffc:	f7ff fe04 	bl	8007c08 <DMA_CalcBaseAndBitshift>
	regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008000:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8008002:	233f      	movs	r3, #63	; 0x3f
 8008004:	4093      	lsls	r3, r2
 8008006:	6083      	str	r3, [r0, #8]
	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008008:	6565      	str	r5, [r4, #84]	; 0x54
	hdma->State = HAL_DMA_STATE_RESET;
 800800a:	f884 5035 	strb.w	r5, [r4, #53]	; 0x35
	__HAL_UNLOCK(hdma);
 800800e:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
	return HAL_OK;
 8008012:	4628      	mov	r0, r5
 8008014:	bd38      	pop	{r3, r4, r5, pc}
		return HAL_ERROR;
 8008016:	2001      	movs	r0, #1
 8008018:	4770      	bx	lr
		return HAL_BUSY;
 800801a:	2002      	movs	r0, #2
}
 800801c:	bd38      	pop	{r3, r4, r5, pc}
 800801e:	bf00      	nop
 8008020:	40026010 	.word	0x40026010
 8008024:	08020110 	.word	0x08020110

08008028 <HAL_DMA_Start_IT>:
{
 8008028:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800802c:	4604      	mov	r4, r0
 800802e:	460f      	mov	r7, r1
 8008030:	4690      	mov	r8, r2
 8008032:	461d      	mov	r5, r3
	DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008034:	6d86      	ldr	r6, [r0, #88]	; 0x58
	assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8008036:	1e5a      	subs	r2, r3, #1
 8008038:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 800803c:	429a      	cmp	r2, r3
 800803e:	d811      	bhi.n	8008064 <HAL_DMA_Start_IT+0x3c>
	__HAL_LOCK(hdma);
 8008040:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 8008044:	2b01      	cmp	r3, #1
 8008046:	d03b      	beq.n	80080c0 <HAL_DMA_Start_IT+0x98>
 8008048:	2301      	movs	r3, #1
 800804a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
	if (HAL_DMA_STATE_READY == hdma->State) {
 800804e:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8008052:	b2db      	uxtb	r3, r3
 8008054:	2b01      	cmp	r3, #1
 8008056:	d00b      	beq.n	8008070 <HAL_DMA_Start_IT+0x48>
		__HAL_UNLOCK(hdma);
 8008058:	2300      	movs	r3, #0
 800805a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
		status = HAL_BUSY;
 800805e:	2002      	movs	r0, #2
 8008060:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8008064:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
 8008068:	4817      	ldr	r0, [pc, #92]	; (80080c8 <HAL_DMA_Start_IT+0xa0>)
 800806a:	f005 fb6f 	bl	800d74c <assert_failed>
 800806e:	e7e7      	b.n	8008040 <HAL_DMA_Start_IT+0x18>
		hdma->State = HAL_DMA_STATE_BUSY;
 8008070:	2302      	movs	r3, #2
 8008072:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
		hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008076:	2300      	movs	r3, #0
 8008078:	6563      	str	r3, [r4, #84]	; 0x54
		DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800807a:	462b      	mov	r3, r5
 800807c:	4642      	mov	r2, r8
 800807e:	4639      	mov	r1, r7
 8008080:	4620      	mov	r0, r4
 8008082:	f7ff fdab 	bl	8007bdc <DMA_SetConfig>
		regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008086:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8008088:	233f      	movs	r3, #63	; 0x3f
 800808a:	4093      	lsls	r3, r2
 800808c:	60b3      	str	r3, [r6, #8]
		hdma->Instance->CR |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800808e:	6822      	ldr	r2, [r4, #0]
 8008090:	6813      	ldr	r3, [r2, #0]
 8008092:	f043 0316 	orr.w	r3, r3, #22
 8008096:	6013      	str	r3, [r2, #0]
		hdma->Instance->FCR |= DMA_IT_FE;
 8008098:	6822      	ldr	r2, [r4, #0]
 800809a:	6953      	ldr	r3, [r2, #20]
 800809c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80080a0:	6153      	str	r3, [r2, #20]
		if (hdma->XferHalfCpltCallback != NULL) {
 80080a2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80080a4:	b123      	cbz	r3, 80080b0 <HAL_DMA_Start_IT+0x88>
			hdma->Instance->CR |= DMA_IT_HT;
 80080a6:	6822      	ldr	r2, [r4, #0]
 80080a8:	6813      	ldr	r3, [r2, #0]
 80080aa:	f043 0308 	orr.w	r3, r3, #8
 80080ae:	6013      	str	r3, [r2, #0]
		__HAL_DMA_ENABLE(hdma);
 80080b0:	6822      	ldr	r2, [r4, #0]
 80080b2:	6813      	ldr	r3, [r2, #0]
 80080b4:	f043 0301 	orr.w	r3, r3, #1
 80080b8:	6013      	str	r3, [r2, #0]
	HAL_StatusTypeDef status = HAL_OK;
 80080ba:	2000      	movs	r0, #0
 80080bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__HAL_LOCK(hdma);
 80080c0:	2002      	movs	r0, #2
}
 80080c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80080c6:	bf00      	nop
 80080c8:	08020110 	.word	0x08020110

080080cc <HAL_DMA_Abort_IT>:
	if (hdma->State != HAL_DMA_STATE_BUSY) {
 80080cc:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 80080d0:	b2db      	uxtb	r3, r3
 80080d2:	2b02      	cmp	r3, #2
 80080d4:	d003      	beq.n	80080de <HAL_DMA_Abort_IT+0x12>
		hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80080d6:	2380      	movs	r3, #128	; 0x80
 80080d8:	6543      	str	r3, [r0, #84]	; 0x54
		return HAL_ERROR;
 80080da:	2001      	movs	r0, #1
 80080dc:	4770      	bx	lr
		hdma->State = HAL_DMA_STATE_ABORT;
 80080de:	2305      	movs	r3, #5
 80080e0:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
		__HAL_DMA_DISABLE(hdma);
 80080e4:	6802      	ldr	r2, [r0, #0]
 80080e6:	6813      	ldr	r3, [r2, #0]
 80080e8:	f023 0301 	bic.w	r3, r3, #1
 80080ec:	6013      	str	r3, [r2, #0]
	return HAL_OK;
 80080ee:	2000      	movs	r0, #0
}
 80080f0:	4770      	bx	lr
	...

080080f4 <HAL_DMA_IRQHandler>:
{
 80080f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80080f6:	b083      	sub	sp, #12
 80080f8:	4604      	mov	r4, r0
	__IO uint32_t count = 0U;
 80080fa:	2300      	movs	r3, #0
 80080fc:	9301      	str	r3, [sp, #4]
	uint32_t timeout = SystemCoreClock / 9600U;
 80080fe:	4b72      	ldr	r3, [pc, #456]	; (80082c8 <HAL_DMA_IRQHandler+0x1d4>)
 8008100:	681d      	ldr	r5, [r3, #0]
 8008102:	4b72      	ldr	r3, [pc, #456]	; (80082cc <HAL_DMA_IRQHandler+0x1d8>)
 8008104:	fba3 3505 	umull	r3, r5, r3, r5
 8008108:	0aad      	lsrs	r5, r5, #10
	DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800810a:	6d87      	ldr	r7, [r0, #88]	; 0x58
	tmpisr = regs->ISR;
 800810c:	683e      	ldr	r6, [r7, #0]
	if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET) {
 800810e:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8008110:	2308      	movs	r3, #8
 8008112:	4093      	lsls	r3, r2
 8008114:	421e      	tst	r6, r3
 8008116:	d010      	beq.n	800813a <HAL_DMA_IRQHandler+0x46>
		if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET) {
 8008118:	6803      	ldr	r3, [r0, #0]
 800811a:	681a      	ldr	r2, [r3, #0]
 800811c:	f012 0f04 	tst.w	r2, #4
 8008120:	d00b      	beq.n	800813a <HAL_DMA_IRQHandler+0x46>
			hdma->Instance->CR &= ~(DMA_IT_TE);
 8008122:	681a      	ldr	r2, [r3, #0]
 8008124:	f022 0204 	bic.w	r2, r2, #4
 8008128:	601a      	str	r2, [r3, #0]
			regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800812a:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 800812c:	2308      	movs	r3, #8
 800812e:	4093      	lsls	r3, r2
 8008130:	60bb      	str	r3, [r7, #8]
			hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8008132:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8008134:	f043 0301 	orr.w	r3, r3, #1
 8008138:	6543      	str	r3, [r0, #84]	; 0x54
	if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET) {
 800813a:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800813c:	2301      	movs	r3, #1
 800813e:	4093      	lsls	r3, r2
 8008140:	421e      	tst	r6, r3
 8008142:	d009      	beq.n	8008158 <HAL_DMA_IRQHandler+0x64>
		if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET) {
 8008144:	6822      	ldr	r2, [r4, #0]
 8008146:	6952      	ldr	r2, [r2, #20]
 8008148:	f012 0f80 	tst.w	r2, #128	; 0x80
 800814c:	d004      	beq.n	8008158 <HAL_DMA_IRQHandler+0x64>
			regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800814e:	60bb      	str	r3, [r7, #8]
			hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8008150:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8008152:	f043 0302 	orr.w	r3, r3, #2
 8008156:	6563      	str	r3, [r4, #84]	; 0x54
	if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET) {
 8008158:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800815a:	2304      	movs	r3, #4
 800815c:	4093      	lsls	r3, r2
 800815e:	421e      	tst	r6, r3
 8008160:	d009      	beq.n	8008176 <HAL_DMA_IRQHandler+0x82>
		if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET) {
 8008162:	6822      	ldr	r2, [r4, #0]
 8008164:	6812      	ldr	r2, [r2, #0]
 8008166:	f012 0f02 	tst.w	r2, #2
 800816a:	d004      	beq.n	8008176 <HAL_DMA_IRQHandler+0x82>
			regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800816c:	60bb      	str	r3, [r7, #8]
			hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800816e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8008170:	f043 0304 	orr.w	r3, r3, #4
 8008174:	6563      	str	r3, [r4, #84]	; 0x54
	if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET) {
 8008176:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8008178:	2310      	movs	r3, #16
 800817a:	4093      	lsls	r3, r2
 800817c:	421e      	tst	r6, r3
 800817e:	d024      	beq.n	80081ca <HAL_DMA_IRQHandler+0xd6>
		if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET) {
 8008180:	6822      	ldr	r2, [r4, #0]
 8008182:	6812      	ldr	r2, [r2, #0]
 8008184:	f012 0f08 	tst.w	r2, #8
 8008188:	d01f      	beq.n	80081ca <HAL_DMA_IRQHandler+0xd6>
			regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800818a:	60bb      	str	r3, [r7, #8]
			if (((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET) {
 800818c:	6823      	ldr	r3, [r4, #0]
 800818e:	681a      	ldr	r2, [r3, #0]
 8008190:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 8008194:	d00d      	beq.n	80081b2 <HAL_DMA_IRQHandler+0xbe>
				if ((hdma->Instance->CR & DMA_SxCR_CT) == RESET) {
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 800819c:	d104      	bne.n	80081a8 <HAL_DMA_IRQHandler+0xb4>
					if (hdma->XferHalfCpltCallback != NULL) {
 800819e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80081a0:	b19b      	cbz	r3, 80081ca <HAL_DMA_IRQHandler+0xd6>
						hdma->XferHalfCpltCallback(hdma);
 80081a2:	4620      	mov	r0, r4
 80081a4:	4798      	blx	r3
 80081a6:	e010      	b.n	80081ca <HAL_DMA_IRQHandler+0xd6>
					if (hdma->XferM1HalfCpltCallback != NULL) {
 80081a8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80081aa:	b173      	cbz	r3, 80081ca <HAL_DMA_IRQHandler+0xd6>
						hdma->XferM1HalfCpltCallback(hdma);
 80081ac:	4620      	mov	r0, r4
 80081ae:	4798      	blx	r3
 80081b0:	e00b      	b.n	80081ca <HAL_DMA_IRQHandler+0xd6>
				if ((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET) {
 80081b2:	681a      	ldr	r2, [r3, #0]
 80081b4:	f412 7f80 	tst.w	r2, #256	; 0x100
 80081b8:	d103      	bne.n	80081c2 <HAL_DMA_IRQHandler+0xce>
					hdma->Instance->CR &= ~(DMA_IT_HT);
 80081ba:	681a      	ldr	r2, [r3, #0]
 80081bc:	f022 0208 	bic.w	r2, r2, #8
 80081c0:	601a      	str	r2, [r3, #0]
				if (hdma->XferHalfCpltCallback != NULL) {
 80081c2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80081c4:	b10b      	cbz	r3, 80081ca <HAL_DMA_IRQHandler+0xd6>
					hdma->XferHalfCpltCallback(hdma);
 80081c6:	4620      	mov	r0, r4
 80081c8:	4798      	blx	r3
	if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET) {
 80081ca:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80081cc:	2320      	movs	r3, #32
 80081ce:	4093      	lsls	r3, r2
 80081d0:	421e      	tst	r6, r3
 80081d2:	d055      	beq.n	8008280 <HAL_DMA_IRQHandler+0x18c>
		if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET) {
 80081d4:	6822      	ldr	r2, [r4, #0]
 80081d6:	6812      	ldr	r2, [r2, #0]
 80081d8:	f012 0f10 	tst.w	r2, #16
 80081dc:	d050      	beq.n	8008280 <HAL_DMA_IRQHandler+0x18c>
			regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80081de:	60bb      	str	r3, [r7, #8]
			if (HAL_DMA_STATE_ABORT == hdma->State) {
 80081e0:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 80081e4:	b2db      	uxtb	r3, r3
 80081e6:	2b05      	cmp	r3, #5
 80081e8:	d00e      	beq.n	8008208 <HAL_DMA_IRQHandler+0x114>
			if (((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET) {
 80081ea:	6823      	ldr	r3, [r4, #0]
 80081ec:	681a      	ldr	r2, [r3, #0]
 80081ee:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 80081f2:	d033      	beq.n	800825c <HAL_DMA_IRQHandler+0x168>
				if ((hdma->Instance->CR & DMA_SxCR_CT) == RESET) {
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 80081fa:	d12a      	bne.n	8008252 <HAL_DMA_IRQHandler+0x15e>
					if (hdma->XferM1CpltCallback != NULL) {
 80081fc:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d03e      	beq.n	8008280 <HAL_DMA_IRQHandler+0x18c>
						hdma->XferM1CpltCallback(hdma);
 8008202:	4620      	mov	r0, r4
 8008204:	4798      	blx	r3
 8008206:	e03b      	b.n	8008280 <HAL_DMA_IRQHandler+0x18c>
				hdma->Instance->CR &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8008208:	6822      	ldr	r2, [r4, #0]
 800820a:	6813      	ldr	r3, [r2, #0]
 800820c:	f023 0316 	bic.w	r3, r3, #22
 8008210:	6013      	str	r3, [r2, #0]
				hdma->Instance->FCR &= ~(DMA_IT_FE);
 8008212:	6822      	ldr	r2, [r4, #0]
 8008214:	6953      	ldr	r3, [r2, #20]
 8008216:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800821a:	6153      	str	r3, [r2, #20]
				if ((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL)) {
 800821c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800821e:	b1a3      	cbz	r3, 800824a <HAL_DMA_IRQHandler+0x156>
					hdma->Instance->CR &= ~(DMA_IT_HT);
 8008220:	6822      	ldr	r2, [r4, #0]
 8008222:	6813      	ldr	r3, [r2, #0]
 8008224:	f023 0308 	bic.w	r3, r3, #8
 8008228:	6013      	str	r3, [r2, #0]
				regs->IFCR = 0x3FU << hdma->StreamIndex;
 800822a:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800822c:	233f      	movs	r3, #63	; 0x3f
 800822e:	4093      	lsls	r3, r2
 8008230:	60bb      	str	r3, [r7, #8]
				__HAL_UNLOCK(hdma);
 8008232:	2300      	movs	r3, #0
 8008234:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
				hdma->State = HAL_DMA_STATE_READY;
 8008238:	2301      	movs	r3, #1
 800823a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
				if (hdma->XferAbortCallback != NULL) {
 800823e:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8008240:	2b00      	cmp	r3, #0
 8008242:	d03f      	beq.n	80082c4 <HAL_DMA_IRQHandler+0x1d0>
					hdma->XferAbortCallback(hdma);
 8008244:	4620      	mov	r0, r4
 8008246:	4798      	blx	r3
 8008248:	e03c      	b.n	80082c4 <HAL_DMA_IRQHandler+0x1d0>
				if ((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL)) {
 800824a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800824c:	2b00      	cmp	r3, #0
 800824e:	d1e7      	bne.n	8008220 <HAL_DMA_IRQHandler+0x12c>
 8008250:	e7eb      	b.n	800822a <HAL_DMA_IRQHandler+0x136>
					if (hdma->XferCpltCallback != NULL) {
 8008252:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008254:	b1a3      	cbz	r3, 8008280 <HAL_DMA_IRQHandler+0x18c>
						hdma->XferCpltCallback(hdma);
 8008256:	4620      	mov	r0, r4
 8008258:	4798      	blx	r3
 800825a:	e011      	b.n	8008280 <HAL_DMA_IRQHandler+0x18c>
				if ((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET) {
 800825c:	681a      	ldr	r2, [r3, #0]
 800825e:	f412 7f80 	tst.w	r2, #256	; 0x100
 8008262:	d109      	bne.n	8008278 <HAL_DMA_IRQHandler+0x184>
					hdma->Instance->CR &= ~(DMA_IT_TC);
 8008264:	681a      	ldr	r2, [r3, #0]
 8008266:	f022 0210 	bic.w	r2, r2, #16
 800826a:	601a      	str	r2, [r3, #0]
					__HAL_UNLOCK(hdma);
 800826c:	2300      	movs	r3, #0
 800826e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
					hdma->State = HAL_DMA_STATE_READY;
 8008272:	2301      	movs	r3, #1
 8008274:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
				if (hdma->XferCpltCallback != NULL) {
 8008278:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800827a:	b10b      	cbz	r3, 8008280 <HAL_DMA_IRQHandler+0x18c>
					hdma->XferCpltCallback(hdma);
 800827c:	4620      	mov	r0, r4
 800827e:	4798      	blx	r3
	if (hdma->ErrorCode != HAL_DMA_ERROR_NONE) {
 8008280:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8008282:	b1fb      	cbz	r3, 80082c4 <HAL_DMA_IRQHandler+0x1d0>
		if ((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET) {
 8008284:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8008286:	f013 0f01 	tst.w	r3, #1
 800828a:	d017      	beq.n	80082bc <HAL_DMA_IRQHandler+0x1c8>
			hdma->State = HAL_DMA_STATE_ABORT;
 800828c:	2305      	movs	r3, #5
 800828e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
			__HAL_DMA_DISABLE(hdma);
 8008292:	6822      	ldr	r2, [r4, #0]
 8008294:	6813      	ldr	r3, [r2, #0]
 8008296:	f023 0301 	bic.w	r3, r3, #1
 800829a:	6013      	str	r3, [r2, #0]
				if (++count > timeout) {
 800829c:	9b01      	ldr	r3, [sp, #4]
 800829e:	3301      	adds	r3, #1
 80082a0:	9301      	str	r3, [sp, #4]
 80082a2:	429d      	cmp	r5, r3
 80082a4:	d304      	bcc.n	80082b0 <HAL_DMA_IRQHandler+0x1bc>
			} while ((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80082a6:	6823      	ldr	r3, [r4, #0]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	f013 0f01 	tst.w	r3, #1
 80082ae:	d1f5      	bne.n	800829c <HAL_DMA_IRQHandler+0x1a8>
			__HAL_UNLOCK(hdma);
 80082b0:	2300      	movs	r3, #0
 80082b2:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
			hdma->State = HAL_DMA_STATE_READY;
 80082b6:	2301      	movs	r3, #1
 80082b8:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
		if (hdma->XferErrorCallback != NULL) {
 80082bc:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80082be:	b10b      	cbz	r3, 80082c4 <HAL_DMA_IRQHandler+0x1d0>
			hdma->XferErrorCallback(hdma);
 80082c0:	4620      	mov	r0, r4
 80082c2:	4798      	blx	r3
}
 80082c4:	b003      	add	sp, #12
 80082c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80082c8:	20001468 	.word	0x20001468
 80082cc:	1b4e81b5 	.word	0x1b4e81b5

080082d0 <HAL_GPIO_Init>:
 * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
 *         the configuration information for the specified GPIO peripheral.
 * @retval None
 */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80082d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082d4:	b082      	sub	sp, #8
 80082d6:	4680      	mov	r8, r0
 80082d8:	460f      	mov	r7, r1
	uint32_t ioposition = 0x00U;
	uint32_t iocurrent = 0x00U;
	uint32_t temp = 0x00U;

	/* Check the parameters */
	assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80082da:	4ba4      	ldr	r3, [pc, #656]	; (800856c <HAL_GPIO_Init+0x29c>)
 80082dc:	4298      	cmp	r0, r3
 80082de:	d017      	beq.n	8008310 <HAL_GPIO_Init+0x40>
 80082e0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80082e4:	4298      	cmp	r0, r3
 80082e6:	d013      	beq.n	8008310 <HAL_GPIO_Init+0x40>
 80082e8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80082ec:	4298      	cmp	r0, r3
 80082ee:	d00f      	beq.n	8008310 <HAL_GPIO_Init+0x40>
 80082f0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80082f4:	4298      	cmp	r0, r3
 80082f6:	d00b      	beq.n	8008310 <HAL_GPIO_Init+0x40>
 80082f8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80082fc:	4298      	cmp	r0, r3
 80082fe:	d007      	beq.n	8008310 <HAL_GPIO_Init+0x40>
 8008300:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8008304:	4298      	cmp	r0, r3
 8008306:	d003      	beq.n	8008310 <HAL_GPIO_Init+0x40>
 8008308:	21c3      	movs	r1, #195	; 0xc3
 800830a:	4899      	ldr	r0, [pc, #612]	; (8008570 <HAL_GPIO_Init+0x2a0>)
 800830c:	f005 fa1e 	bl	800d74c <assert_failed>
	assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8008310:	683b      	ldr	r3, [r7, #0]
 8008312:	b29a      	uxth	r2, r3
 8008314:	b112      	cbz	r2, 800831c <HAL_GPIO_Init+0x4c>
 8008316:	0c1b      	lsrs	r3, r3, #16
 8008318:	041b      	lsls	r3, r3, #16
 800831a:	b11b      	cbz	r3, 8008324 <HAL_GPIO_Init+0x54>
 800831c:	21c4      	movs	r1, #196	; 0xc4
 800831e:	4894      	ldr	r0, [pc, #592]	; (8008570 <HAL_GPIO_Init+0x2a0>)
 8008320:	f005 fa14 	bl	800d74c <assert_failed>
	assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	2b01      	cmp	r3, #1
 8008328:	d922      	bls.n	8008370 <HAL_GPIO_Init+0xa0>
 800832a:	2b11      	cmp	r3, #17
 800832c:	d020      	beq.n	8008370 <HAL_GPIO_Init+0xa0>
 800832e:	2b02      	cmp	r3, #2
 8008330:	d01e      	beq.n	8008370 <HAL_GPIO_Init+0xa0>
 8008332:	2b12      	cmp	r3, #18
 8008334:	d01c      	beq.n	8008370 <HAL_GPIO_Init+0xa0>
 8008336:	4a8f      	ldr	r2, [pc, #572]	; (8008574 <HAL_GPIO_Init+0x2a4>)
 8008338:	4293      	cmp	r3, r2
 800833a:	d019      	beq.n	8008370 <HAL_GPIO_Init+0xa0>
 800833c:	f502 1280 	add.w	r2, r2, #1048576	; 0x100000
 8008340:	4293      	cmp	r3, r2
 8008342:	d015      	beq.n	8008370 <HAL_GPIO_Init+0xa0>
 8008344:	f502 1280 	add.w	r2, r2, #1048576	; 0x100000
 8008348:	4293      	cmp	r3, r2
 800834a:	d011      	beq.n	8008370 <HAL_GPIO_Init+0xa0>
 800834c:	f5a2 12f8 	sub.w	r2, r2, #2031616	; 0x1f0000
 8008350:	4293      	cmp	r3, r2
 8008352:	d00d      	beq.n	8008370 <HAL_GPIO_Init+0xa0>
 8008354:	f502 1280 	add.w	r2, r2, #1048576	; 0x100000
 8008358:	4293      	cmp	r3, r2
 800835a:	d009      	beq.n	8008370 <HAL_GPIO_Init+0xa0>
 800835c:	f502 1280 	add.w	r2, r2, #1048576	; 0x100000
 8008360:	4293      	cmp	r3, r2
 8008362:	d005      	beq.n	8008370 <HAL_GPIO_Init+0xa0>
 8008364:	2b03      	cmp	r3, #3
 8008366:	d003      	beq.n	8008370 <HAL_GPIO_Init+0xa0>
 8008368:	21c5      	movs	r1, #197	; 0xc5
 800836a:	4881      	ldr	r0, [pc, #516]	; (8008570 <HAL_GPIO_Init+0x2a0>)
 800836c:	f005 f9ee 	bl	800d74c <assert_failed>
	assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8008370:	68bb      	ldr	r3, [r7, #8]
 8008372:	2b02      	cmp	r3, #2
 8008374:	d801      	bhi.n	800837a <HAL_GPIO_Init+0xaa>
				/* Enable SYSCFG Clock */
				__HAL_RCC_SYSCFG_CLK_ENABLE();

				temp = SYSCFG->EXTICR[position >> 2U];
				temp &= ~(0x0FU << (4U * (position & 0x03U)));
				temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8008376:	2500      	movs	r5, #0
 8008378:	e0b9      	b.n	80084ee <HAL_GPIO_Init+0x21e>
	assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 800837a:	21c6      	movs	r1, #198	; 0xc6
 800837c:	487c      	ldr	r0, [pc, #496]	; (8008570 <HAL_GPIO_Init+0x2a0>)
 800837e:	f005 f9e5 	bl	800d74c <assert_failed>
 8008382:	e7f8      	b.n	8008376 <HAL_GPIO_Init+0xa6>
				assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8008384:	693b      	ldr	r3, [r7, #16]
 8008386:	b1cb      	cbz	r3, 80083bc <HAL_GPIO_Init+0xec>
 8008388:	2b09      	cmp	r3, #9
 800838a:	d017      	beq.n	80083bc <HAL_GPIO_Init+0xec>
 800838c:	2b01      	cmp	r3, #1
 800838e:	d015      	beq.n	80083bc <HAL_GPIO_Init+0xec>
 8008390:	2b02      	cmp	r3, #2
 8008392:	d013      	beq.n	80083bc <HAL_GPIO_Init+0xec>
 8008394:	2b04      	cmp	r3, #4
 8008396:	d011      	beq.n	80083bc <HAL_GPIO_Init+0xec>
 8008398:	2b05      	cmp	r3, #5
 800839a:	d00f      	beq.n	80083bc <HAL_GPIO_Init+0xec>
 800839c:	2b06      	cmp	r3, #6
 800839e:	d00d      	beq.n	80083bc <HAL_GPIO_Init+0xec>
 80083a0:	2b07      	cmp	r3, #7
 80083a2:	d00b      	beq.n	80083bc <HAL_GPIO_Init+0xec>
 80083a4:	2b08      	cmp	r3, #8
 80083a6:	d009      	beq.n	80083bc <HAL_GPIO_Init+0xec>
 80083a8:	2b0a      	cmp	r3, #10
 80083aa:	d007      	beq.n	80083bc <HAL_GPIO_Init+0xec>
 80083ac:	2b0c      	cmp	r3, #12
 80083ae:	d005      	beq.n	80083bc <HAL_GPIO_Init+0xec>
 80083b0:	2b0f      	cmp	r3, #15
 80083b2:	d003      	beq.n	80083bc <HAL_GPIO_Init+0xec>
 80083b4:	21d4      	movs	r1, #212	; 0xd4
 80083b6:	486e      	ldr	r0, [pc, #440]	; (8008570 <HAL_GPIO_Init+0x2a0>)
 80083b8:	f005 f9c8 	bl	800d74c <assert_failed>
				temp = GPIOx->AFR[position >> 3U];
 80083bc:	08ea      	lsrs	r2, r5, #3
 80083be:	3208      	adds	r2, #8
 80083c0:	f858 3022 	ldr.w	r3, [r8, r2, lsl #2]
				temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U));
 80083c4:	f005 0107 	and.w	r1, r5, #7
 80083c8:	0089      	lsls	r1, r1, #2
 80083ca:	200f      	movs	r0, #15
 80083cc:	4088      	lsls	r0, r1
 80083ce:	ea23 0300 	bic.w	r3, r3, r0
				temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80083d2:	6938      	ldr	r0, [r7, #16]
 80083d4:	fa00 f101 	lsl.w	r1, r0, r1
 80083d8:	430b      	orrs	r3, r1
				GPIOx->AFR[position >> 3U] = temp;
 80083da:	f848 3022 	str.w	r3, [r8, r2, lsl #2]
 80083de:	e096      	b.n	800850e <HAL_GPIO_Init+0x23e>
				assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	2b03      	cmp	r3, #3
 80083e4:	f200 80b0 	bhi.w	8008548 <HAL_GPIO_Init+0x278>
				temp = GPIOx->OSPEEDR;
 80083e8:	f8d8 3008 	ldr.w	r3, [r8, #8]
				temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80083ec:	4033      	ands	r3, r6
				temp |= (GPIO_Init->Speed << (position * 2U));
 80083ee:	68fa      	ldr	r2, [r7, #12]
 80083f0:	fa02 f20a 	lsl.w	r2, r2, sl
 80083f4:	4313      	orrs	r3, r2
				GPIOx->OSPEEDR = temp;
 80083f6:	f8c8 3008 	str.w	r3, [r8, #8]
				temp = GPIOx->OTYPER;
 80083fa:	f8d8 3004 	ldr.w	r3, [r8, #4]
				temp &= ~(GPIO_OTYPER_OT_0 << position);
 80083fe:	ea23 0404 	bic.w	r4, r3, r4
				temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8008408:	40ab      	lsls	r3, r5
 800840a:	431c      	orrs	r4, r3
				GPIOx->OTYPER = temp;
 800840c:	f8c8 4004 	str.w	r4, [r8, #4]
			temp = GPIOx->PUPDR;
 8008410:	f8d8 300c 	ldr.w	r3, [r8, #12]
			temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8008414:	401e      	ands	r6, r3
			temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008416:	68bb      	ldr	r3, [r7, #8]
 8008418:	fa03 f30a 	lsl.w	r3, r3, sl
 800841c:	431e      	orrs	r6, r3
			GPIOx->PUPDR = temp;
 800841e:	f8c8 600c 	str.w	r6, [r8, #12]
			if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) {
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8008428:	d060      	beq.n	80084ec <HAL_GPIO_Init+0x21c>
				__HAL_RCC_SYSCFG_CLK_ENABLE();
 800842a:	2300      	movs	r3, #0
 800842c:	9301      	str	r3, [sp, #4]
 800842e:	4b52      	ldr	r3, [pc, #328]	; (8008578 <HAL_GPIO_Init+0x2a8>)
 8008430:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008432:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008436:	645a      	str	r2, [r3, #68]	; 0x44
 8008438:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800843a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800843e:	9301      	str	r3, [sp, #4]
 8008440:	9b01      	ldr	r3, [sp, #4]
				temp = SYSCFG->EXTICR[position >> 2U];
 8008442:	08aa      	lsrs	r2, r5, #2
 8008444:	1c91      	adds	r1, r2, #2
 8008446:	4b4d      	ldr	r3, [pc, #308]	; (800857c <HAL_GPIO_Init+0x2ac>)
 8008448:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
				temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800844c:	f005 0103 	and.w	r1, r5, #3
 8008450:	0089      	lsls	r1, r1, #2
 8008452:	200f      	movs	r0, #15
 8008454:	4088      	lsls	r0, r1
 8008456:	ea23 0300 	bic.w	r3, r3, r0
				temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800845a:	4844      	ldr	r0, [pc, #272]	; (800856c <HAL_GPIO_Init+0x29c>)
 800845c:	4580      	cmp	r8, r0
 800845e:	d07a      	beq.n	8008556 <HAL_GPIO_Init+0x286>
 8008460:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8008464:	4580      	cmp	r8, r0
 8008466:	d078      	beq.n	800855a <HAL_GPIO_Init+0x28a>
 8008468:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800846c:	4580      	cmp	r8, r0
 800846e:	d076      	beq.n	800855e <HAL_GPIO_Init+0x28e>
 8008470:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8008474:	4580      	cmp	r8, r0
 8008476:	d074      	beq.n	8008562 <HAL_GPIO_Init+0x292>
 8008478:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800847c:	4580      	cmp	r8, r0
 800847e:	d068      	beq.n	8008552 <HAL_GPIO_Init+0x282>
 8008480:	2007      	movs	r0, #7
 8008482:	fa00 f101 	lsl.w	r1, r0, r1
 8008486:	430b      	orrs	r3, r1
				SYSCFG->EXTICR[position >> 2U] = temp;
 8008488:	3202      	adds	r2, #2
 800848a:	493c      	ldr	r1, [pc, #240]	; (800857c <HAL_GPIO_Init+0x2ac>)
 800848c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

				/* Clear EXTI line configuration */
				temp = EXTI->IMR;
 8008490:	4b3b      	ldr	r3, [pc, #236]	; (8008580 <HAL_GPIO_Init+0x2b0>)
 8008492:	681a      	ldr	r2, [r3, #0]
				temp &= ~((uint32_t)iocurrent);
 8008494:	ea6f 0309 	mvn.w	r3, r9
 8008498:	ea02 0103 	and.w	r1, r2, r3
				if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT) {
 800849c:	6878      	ldr	r0, [r7, #4]
 800849e:	f410 3f80 	tst.w	r0, #65536	; 0x10000
 80084a2:	d001      	beq.n	80084a8 <HAL_GPIO_Init+0x1d8>
					temp |= iocurrent;
 80084a4:	ea49 0102 	orr.w	r1, r9, r2
				}
				EXTI->IMR = temp;
 80084a8:	4a35      	ldr	r2, [pc, #212]	; (8008580 <HAL_GPIO_Init+0x2b0>)
 80084aa:	6011      	str	r1, [r2, #0]

				temp = EXTI->EMR;
 80084ac:	6852      	ldr	r2, [r2, #4]
				temp &= ~((uint32_t)iocurrent);
 80084ae:	ea03 0102 	and.w	r1, r3, r2
				if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT) {
 80084b2:	6878      	ldr	r0, [r7, #4]
 80084b4:	f410 3f00 	tst.w	r0, #131072	; 0x20000
 80084b8:	d001      	beq.n	80084be <HAL_GPIO_Init+0x1ee>
					temp |= iocurrent;
 80084ba:	ea49 0102 	orr.w	r1, r9, r2
				}
				EXTI->EMR = temp;
 80084be:	4a30      	ldr	r2, [pc, #192]	; (8008580 <HAL_GPIO_Init+0x2b0>)
 80084c0:	6051      	str	r1, [r2, #4]

				/* Clear Rising Falling edge configuration */
				temp = EXTI->RTSR;
 80084c2:	6892      	ldr	r2, [r2, #8]
				temp &= ~((uint32_t)iocurrent);
 80084c4:	ea03 0102 	and.w	r1, r3, r2
				if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE) {
 80084c8:	6878      	ldr	r0, [r7, #4]
 80084ca:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
 80084ce:	d001      	beq.n	80084d4 <HAL_GPIO_Init+0x204>
					temp |= iocurrent;
 80084d0:	ea49 0102 	orr.w	r1, r9, r2
				}
				EXTI->RTSR = temp;
 80084d4:	4a2a      	ldr	r2, [pc, #168]	; (8008580 <HAL_GPIO_Init+0x2b0>)
 80084d6:	6091      	str	r1, [r2, #8]

				temp = EXTI->FTSR;
 80084d8:	68d2      	ldr	r2, [r2, #12]
				temp &= ~((uint32_t)iocurrent);
 80084da:	4013      	ands	r3, r2
				if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE) {
 80084dc:	6879      	ldr	r1, [r7, #4]
 80084de:	f411 1f00 	tst.w	r1, #2097152	; 0x200000
 80084e2:	d001      	beq.n	80084e8 <HAL_GPIO_Init+0x218>
					temp |= iocurrent;
 80084e4:	ea49 0302 	orr.w	r3, r9, r2
				}
				EXTI->FTSR = temp;
 80084e8:	4a25      	ldr	r2, [pc, #148]	; (8008580 <HAL_GPIO_Init+0x2b0>)
 80084ea:	60d3      	str	r3, [r2, #12]
	for (position = 0U; position < GPIO_NUMBER; position++) {
 80084ec:	3501      	adds	r5, #1
 80084ee:	2d0f      	cmp	r5, #15
 80084f0:	d839      	bhi.n	8008566 <HAL_GPIO_Init+0x296>
		ioposition = 0x01U << position;
 80084f2:	2401      	movs	r4, #1
 80084f4:	40ac      	lsls	r4, r5
		iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80084f6:	683b      	ldr	r3, [r7, #0]
 80084f8:	ea04 0903 	and.w	r9, r4, r3
		if (iocurrent == ioposition) {
 80084fc:	454c      	cmp	r4, r9
 80084fe:	d1f5      	bne.n	80084ec <HAL_GPIO_Init+0x21c>
			if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) {
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	2b02      	cmp	r3, #2
 8008504:	f43f af3e 	beq.w	8008384 <HAL_GPIO_Init+0xb4>
 8008508:	2b12      	cmp	r3, #18
 800850a:	f43f af3b 	beq.w	8008384 <HAL_GPIO_Init+0xb4>
			temp = GPIOx->MODER;
 800850e:	f8d8 3000 	ldr.w	r3, [r8]
			temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8008512:	ea4f 0a45 	mov.w	sl, r5, lsl #1
 8008516:	2603      	movs	r6, #3
 8008518:	fa06 f60a 	lsl.w	r6, r6, sl
 800851c:	43f6      	mvns	r6, r6
 800851e:	4033      	ands	r3, r6
			temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008520:	687a      	ldr	r2, [r7, #4]
 8008522:	f002 0203 	and.w	r2, r2, #3
 8008526:	fa02 f20a 	lsl.w	r2, r2, sl
 800852a:	4313      	orrs	r3, r2
			GPIOx->MODER = temp;
 800852c:	f8c8 3000 	str.w	r3, [r8]
			if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	1e5a      	subs	r2, r3, #1
 8008534:	2a01      	cmp	r2, #1
 8008536:	f67f af53 	bls.w	80083e0 <HAL_GPIO_Init+0x110>
 800853a:	2b11      	cmp	r3, #17
 800853c:	f43f af50 	beq.w	80083e0 <HAL_GPIO_Init+0x110>
			    (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) {
 8008540:	2b12      	cmp	r3, #18
 8008542:	f47f af65 	bne.w	8008410 <HAL_GPIO_Init+0x140>
 8008546:	e74b      	b.n	80083e0 <HAL_GPIO_Init+0x110>
				assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8008548:	21e6      	movs	r1, #230	; 0xe6
 800854a:	4809      	ldr	r0, [pc, #36]	; (8008570 <HAL_GPIO_Init+0x2a0>)
 800854c:	f005 f8fe 	bl	800d74c <assert_failed>
 8008550:	e74a      	b.n	80083e8 <HAL_GPIO_Init+0x118>
				temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8008552:	2004      	movs	r0, #4
 8008554:	e795      	b.n	8008482 <HAL_GPIO_Init+0x1b2>
 8008556:	2000      	movs	r0, #0
 8008558:	e793      	b.n	8008482 <HAL_GPIO_Init+0x1b2>
 800855a:	2001      	movs	r0, #1
 800855c:	e791      	b.n	8008482 <HAL_GPIO_Init+0x1b2>
 800855e:	2002      	movs	r0, #2
 8008560:	e78f      	b.n	8008482 <HAL_GPIO_Init+0x1b2>
 8008562:	2003      	movs	r0, #3
 8008564:	e78d      	b.n	8008482 <HAL_GPIO_Init+0x1b2>
			}
		}
	}
}
 8008566:	b002      	add	sp, #8
 8008568:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800856c:	40020000 	.word	0x40020000
 8008570:	08020150 	.word	0x08020150
 8008574:	10110000 	.word	0x10110000
 8008578:	40023800 	.word	0x40023800
 800857c:	40013800 	.word	0x40013800
 8008580:	40013c00 	.word	0x40013c00

08008584 <HAL_GPIO_DeInit>:
 * @param  GPIO_Pin specifies the port bit to be written.
 *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
 * @retval None
 */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8008584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008586:	4604      	mov	r4, r0
 8008588:	460d      	mov	r5, r1
	uint32_t ioposition = 0x00U;
	uint32_t iocurrent = 0x00U;
	uint32_t tmp = 0x00U;

	/* Check the parameters */
	assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800858a:	4b47      	ldr	r3, [pc, #284]	; (80086a8 <HAL_GPIO_DeInit+0x124>)
 800858c:	4298      	cmp	r0, r3
 800858e:	d018      	beq.n	80085c2 <HAL_GPIO_DeInit+0x3e>
 8008590:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008594:	4298      	cmp	r0, r3
 8008596:	d014      	beq.n	80085c2 <HAL_GPIO_DeInit+0x3e>
 8008598:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800859c:	4298      	cmp	r0, r3
 800859e:	d010      	beq.n	80085c2 <HAL_GPIO_DeInit+0x3e>
 80085a0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80085a4:	4298      	cmp	r0, r3
 80085a6:	d00c      	beq.n	80085c2 <HAL_GPIO_DeInit+0x3e>
 80085a8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80085ac:	4298      	cmp	r0, r3
 80085ae:	d008      	beq.n	80085c2 <HAL_GPIO_DeInit+0x3e>
 80085b0:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 80085b4:	4298      	cmp	r0, r3
 80085b6:	d004      	beq.n	80085c2 <HAL_GPIO_DeInit+0x3e>
 80085b8:	f240 1137 	movw	r1, #311	; 0x137
 80085bc:	483b      	ldr	r0, [pc, #236]	; (80086ac <HAL_GPIO_DeInit+0x128>)
 80085be:	f005 f8c5 	bl	800d74c <assert_failed>
			GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));

			/*------------------------- EXTI Mode Configuration --------------------*/
			tmp = SYSCFG->EXTICR[position >> 2U];
			tmp &= (0x0FU << (4U * (position & 0x03U)));
			if (tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)))) {
 80085c2:	2300      	movs	r3, #0
 80085c4:	e007      	b.n	80085d6 <HAL_GPIO_DeInit+0x52>
 80085c6:	2604      	movs	r6, #4
 80085c8:	e000      	b.n	80085cc <HAL_GPIO_DeInit+0x48>
 80085ca:	2600      	movs	r6, #0
 80085cc:	fa06 f202 	lsl.w	r2, r6, r2
 80085d0:	4291      	cmp	r1, r2
 80085d2:	d050      	beq.n	8008676 <HAL_GPIO_DeInit+0xf2>
	for (position = 0U; position < GPIO_NUMBER; position++) {
 80085d4:	3301      	adds	r3, #1
 80085d6:	2b0f      	cmp	r3, #15
 80085d8:	d865      	bhi.n	80086a6 <HAL_GPIO_DeInit+0x122>
		ioposition = 0x01U << position;
 80085da:	2201      	movs	r2, #1
 80085dc:	409a      	lsls	r2, r3
		iocurrent = (GPIO_Pin) & ioposition;
 80085de:	ea02 0005 	and.w	r0, r2, r5
		if (iocurrent == ioposition) {
 80085e2:	4282      	cmp	r2, r0
 80085e4:	d1f6      	bne.n	80085d4 <HAL_GPIO_DeInit+0x50>
			GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80085e6:	6826      	ldr	r6, [r4, #0]
 80085e8:	005f      	lsls	r7, r3, #1
 80085ea:	2103      	movs	r1, #3
 80085ec:	40b9      	lsls	r1, r7
 80085ee:	43c9      	mvns	r1, r1
 80085f0:	400e      	ands	r6, r1
 80085f2:	6026      	str	r6, [r4, #0]
			GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U));
 80085f4:	ea4f 0ed3 	mov.w	lr, r3, lsr #3
 80085f8:	f10e 0e08 	add.w	lr, lr, #8
 80085fc:	f854 c02e 	ldr.w	ip, [r4, lr, lsl #2]
 8008600:	f003 0607 	and.w	r6, r3, #7
 8008604:	00b6      	lsls	r6, r6, #2
 8008606:	270f      	movs	r7, #15
 8008608:	fa07 f606 	lsl.w	r6, r7, r6
 800860c:	ea2c 0606 	bic.w	r6, ip, r6
 8008610:	f844 602e 	str.w	r6, [r4, lr, lsl #2]
			GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8008614:	68a6      	ldr	r6, [r4, #8]
 8008616:	400e      	ands	r6, r1
 8008618:	60a6      	str	r6, [r4, #8]
			GPIOx->OTYPER &= ~(GPIO_OTYPER_OT_0 << position);
 800861a:	6866      	ldr	r6, [r4, #4]
 800861c:	ea26 0202 	bic.w	r2, r6, r2
 8008620:	6062      	str	r2, [r4, #4]
			GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8008622:	68e2      	ldr	r2, [r4, #12]
 8008624:	4011      	ands	r1, r2
 8008626:	60e1      	str	r1, [r4, #12]
			tmp = SYSCFG->EXTICR[position >> 2U];
 8008628:	ea4f 0e93 	mov.w	lr, r3, lsr #2
 800862c:	f10e 0102 	add.w	r1, lr, #2
 8008630:	4a1f      	ldr	r2, [pc, #124]	; (80086b0 <HAL_GPIO_DeInit+0x12c>)
 8008632:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
			tmp &= (0x0FU << (4U * (position & 0x03U)));
 8008636:	f003 0203 	and.w	r2, r3, #3
 800863a:	0092      	lsls	r2, r2, #2
 800863c:	4097      	lsls	r7, r2
 800863e:	4039      	ands	r1, r7
			if (tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)))) {
 8008640:	4e19      	ldr	r6, [pc, #100]	; (80086a8 <HAL_GPIO_DeInit+0x124>)
 8008642:	42b4      	cmp	r4, r6
 8008644:	d0c1      	beq.n	80085ca <HAL_GPIO_DeInit+0x46>
 8008646:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800864a:	42b4      	cmp	r4, r6
 800864c:	d00d      	beq.n	800866a <HAL_GPIO_DeInit+0xe6>
 800864e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8008652:	42b4      	cmp	r4, r6
 8008654:	d00b      	beq.n	800866e <HAL_GPIO_DeInit+0xea>
 8008656:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800865a:	42b4      	cmp	r4, r6
 800865c:	d009      	beq.n	8008672 <HAL_GPIO_DeInit+0xee>
 800865e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8008662:	42b4      	cmp	r4, r6
 8008664:	d0af      	beq.n	80085c6 <HAL_GPIO_DeInit+0x42>
 8008666:	2607      	movs	r6, #7
 8008668:	e7b0      	b.n	80085cc <HAL_GPIO_DeInit+0x48>
 800866a:	2601      	movs	r6, #1
 800866c:	e7ae      	b.n	80085cc <HAL_GPIO_DeInit+0x48>
 800866e:	2602      	movs	r6, #2
 8008670:	e7ac      	b.n	80085cc <HAL_GPIO_DeInit+0x48>
 8008672:	2603      	movs	r6, #3
 8008674:	e7aa      	b.n	80085cc <HAL_GPIO_DeInit+0x48>
				/* Configure the External Interrupt or event for the current IO */
				tmp = 0x0FU << (4U * (position & 0x03U));
				SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8008676:	4e0e      	ldr	r6, [pc, #56]	; (80086b0 <HAL_GPIO_DeInit+0x12c>)
 8008678:	f10e 0202 	add.w	r2, lr, #2
 800867c:	f856 1022 	ldr.w	r1, [r6, r2, lsl #2]
 8008680:	ea21 0707 	bic.w	r7, r1, r7
 8008684:	f846 7022 	str.w	r7, [r6, r2, lsl #2]

				/* Clear EXTI line configuration */
				EXTI->IMR &= ~((uint32_t)iocurrent);
 8008688:	490a      	ldr	r1, [pc, #40]	; (80086b4 <HAL_GPIO_DeInit+0x130>)
 800868a:	680e      	ldr	r6, [r1, #0]
 800868c:	43c2      	mvns	r2, r0
 800868e:	4016      	ands	r6, r2
 8008690:	600e      	str	r6, [r1, #0]
				EXTI->EMR &= ~((uint32_t)iocurrent);
 8008692:	6848      	ldr	r0, [r1, #4]
 8008694:	4010      	ands	r0, r2
 8008696:	6048      	str	r0, [r1, #4]

				/* Clear Rising Falling edge configuration */
				EXTI->RTSR &= ~((uint32_t)iocurrent);
 8008698:	6888      	ldr	r0, [r1, #8]
 800869a:	4010      	ands	r0, r2
 800869c:	6088      	str	r0, [r1, #8]
				EXTI->FTSR &= ~((uint32_t)iocurrent);
 800869e:	68c8      	ldr	r0, [r1, #12]
 80086a0:	4002      	ands	r2, r0
 80086a2:	60ca      	str	r2, [r1, #12]
 80086a4:	e796      	b.n	80085d4 <HAL_GPIO_DeInit+0x50>
			}
		}
	}
}
 80086a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80086a8:	40020000 	.word	0x40020000
 80086ac:	08020150 	.word	0x08020150
 80086b0:	40013800 	.word	0x40013800
 80086b4:	40013c00 	.word	0x40013c00

080086b8 <HAL_GPIO_ReadPin>:
 * @param  GPIO_Pin specifies the port bit to read.
 *         This parameter can be GPIO_PIN_x where x can be (0..15).
 * @retval The input port pin value.
 */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80086b8:	b538      	push	{r3, r4, r5, lr}
 80086ba:	4605      	mov	r5, r0
	GPIO_PinState bitstatus;

	/* Check the parameters */
	assert_param(IS_GPIO_PIN(GPIO_Pin));
 80086bc:	460c      	mov	r4, r1
 80086be:	b121      	cbz	r1, 80086ca <HAL_GPIO_ReadPin+0x12>

	if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET) {
 80086c0:	692b      	ldr	r3, [r5, #16]
 80086c2:	421c      	tst	r4, r3
 80086c4:	d107      	bne.n	80086d6 <HAL_GPIO_ReadPin+0x1e>
		bitstatus = GPIO_PIN_SET;
	}else {
		bitstatus = GPIO_PIN_RESET;
 80086c6:	2000      	movs	r0, #0
	}
	return bitstatus;
}
 80086c8:	bd38      	pop	{r3, r4, r5, pc}
	assert_param(IS_GPIO_PIN(GPIO_Pin));
 80086ca:	f44f 71c1 	mov.w	r1, #386	; 0x182
 80086ce:	4803      	ldr	r0, [pc, #12]	; (80086dc <HAL_GPIO_ReadPin+0x24>)
 80086d0:	f005 f83c 	bl	800d74c <assert_failed>
 80086d4:	e7f4      	b.n	80086c0 <HAL_GPIO_ReadPin+0x8>
		bitstatus = GPIO_PIN_SET;
 80086d6:	2001      	movs	r0, #1
 80086d8:	bd38      	pop	{r3, r4, r5, pc}
 80086da:	bf00      	nop
 80086dc:	08020150 	.word	0x08020150

080086e0 <HAL_GPIO_WritePin>:
 *            @arg GPIO_PIN_RESET: to clear the port pin
 *            @arg GPIO_PIN_SET: to set the port pin
 * @retval None
 */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80086e0:	b570      	push	{r4, r5, r6, lr}
 80086e2:	4606      	mov	r6, r0
 80086e4:	4615      	mov	r5, r2
	/* Check the parameters */
	assert_param(IS_GPIO_PIN(GPIO_Pin));
 80086e6:	460c      	mov	r4, r1
 80086e8:	b151      	cbz	r1, 8008700 <HAL_GPIO_WritePin+0x20>
	assert_param(IS_GPIO_PIN_ACTION(PinState));
 80086ea:	2d01      	cmp	r5, #1
 80086ec:	d904      	bls.n	80086f8 <HAL_GPIO_WritePin+0x18>
 80086ee:	f240 11a1 	movw	r1, #417	; 0x1a1
 80086f2:	4807      	ldr	r0, [pc, #28]	; (8008710 <HAL_GPIO_WritePin+0x30>)
 80086f4:	f005 f82a 	bl	800d74c <assert_failed>

	if (PinState != GPIO_PIN_RESET) {
 80086f8:	b945      	cbnz	r5, 800870c <HAL_GPIO_WritePin+0x2c>
		GPIOx->BSRR = GPIO_Pin;
	}else {
		GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80086fa:	0424      	lsls	r4, r4, #16
 80086fc:	61b4      	str	r4, [r6, #24]
 80086fe:	bd70      	pop	{r4, r5, r6, pc}
	assert_param(IS_GPIO_PIN(GPIO_Pin));
 8008700:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
 8008704:	4802      	ldr	r0, [pc, #8]	; (8008710 <HAL_GPIO_WritePin+0x30>)
 8008706:	f005 f821 	bl	800d74c <assert_failed>
 800870a:	e7ee      	b.n	80086ea <HAL_GPIO_WritePin+0xa>
		GPIOx->BSRR = GPIO_Pin;
 800870c:	61b4      	str	r4, [r6, #24]
 800870e:	bd70      	pop	{r4, r5, r6, pc}
 8008710:	08020150 	.word	0x08020150

08008714 <HAL_GPIO_EXTI_Callback>:
 * @brief  EXTI line detection callbacks.
 * @param  GPIO_Pin Specifies the pins connected EXTI line
 * @retval None
 */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8008714:	4770      	bx	lr
	...

08008718 <HAL_GPIO_EXTI_IRQHandler>:
{
 8008718:	b508      	push	{r3, lr}
	if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) {
 800871a:	4b05      	ldr	r3, [pc, #20]	; (8008730 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 800871c:	695b      	ldr	r3, [r3, #20]
 800871e:	4203      	tst	r3, r0
 8008720:	d100      	bne.n	8008724 <HAL_GPIO_EXTI_IRQHandler+0xc>
 8008722:	bd08      	pop	{r3, pc}
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008724:	4b02      	ldr	r3, [pc, #8]	; (8008730 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8008726:	6158      	str	r0, [r3, #20]
		HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008728:	f7ff fff4 	bl	8008714 <HAL_GPIO_EXTI_Callback>
}
 800872c:	e7f9      	b.n	8008722 <HAL_GPIO_EXTI_IRQHandler+0xa>
 800872e:	bf00      	nop
 8008730:	40013c00 	.word	0x40013c00

08008734 <I2C_Master_SB>:
 *         the configuration information for I2C module
 * @retval HAL status
 */
static HAL_StatusTypeDef I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
	if (hi2c->Mode == HAL_I2C_MODE_MEM) {
 8008734:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8008738:	b2db      	uxtb	r3, r3
 800873a:	2b40      	cmp	r3, #64	; 0x40
 800873c:	d013      	beq.n	8008766 <I2C_Master_SB+0x32>
			hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
		}else {
			hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
		}
	}else {
		if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT) {
 800873e:	6903      	ldr	r3, [r0, #16]
 8008740:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008744:	d01e      	beq.n	8008784 <I2C_Master_SB+0x50>
				hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
			}else {
				hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
			}
		}else {
			if (hi2c->EventCount == 0U) {
 8008746:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8008748:	2b00      	cmp	r3, #0
 800874a:	d02d      	beq.n	80087a8 <I2C_Master_SB+0x74>
				/* Send header of slave address */
				hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
			}else if (hi2c->EventCount == 1U) {
 800874c:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800874e:	2b01      	cmp	r3, #1
 8008750:	d133      	bne.n	80087ba <I2C_Master_SB+0x86>
				/* Send header of slave address */
				hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8008752:	6802      	ldr	r2, [r0, #0]
 8008754:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8008756:	f3c3 13c8 	ubfx	r3, r3, #7, #9
 800875a:	f003 0306 	and.w	r3, r3, #6
 800875e:	f043 03f1 	orr.w	r3, r3, #241	; 0xf1
 8008762:	6113      	str	r3, [r2, #16]
 8008764:	e029      	b.n	80087ba <I2C_Master_SB+0x86>
		if (hi2c->EventCount == 0U) {
 8008766:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8008768:	b92b      	cbnz	r3, 8008776 <I2C_Master_SB+0x42>
			hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800876a:	6802      	ldr	r2, [r0, #0]
 800876c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800876e:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8008772:	6113      	str	r3, [r2, #16]
 8008774:	e021      	b.n	80087ba <I2C_Master_SB+0x86>
			hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8008776:	6802      	ldr	r2, [r0, #0]
 8008778:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800877a:	f043 0301 	orr.w	r3, r3, #1
 800877e:	b2db      	uxtb	r3, r3
 8008780:	6113      	str	r3, [r2, #16]
 8008782:	e01a      	b.n	80087ba <I2C_Master_SB+0x86>
			if (hi2c->State == HAL_I2C_STATE_BUSY_TX) {
 8008784:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8008788:	b2db      	uxtb	r3, r3
 800878a:	2b21      	cmp	r3, #33	; 0x21
 800878c:	d006      	beq.n	800879c <I2C_Master_SB+0x68>
				hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800878e:	6802      	ldr	r2, [r0, #0]
 8008790:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8008792:	f043 0301 	orr.w	r3, r3, #1
 8008796:	b2db      	uxtb	r3, r3
 8008798:	6113      	str	r3, [r2, #16]
 800879a:	e00e      	b.n	80087ba <I2C_Master_SB+0x86>
				hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800879c:	6802      	ldr	r2, [r0, #0]
 800879e:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80087a0:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80087a4:	6113      	str	r3, [r2, #16]
 80087a6:	e008      	b.n	80087ba <I2C_Master_SB+0x86>
				hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80087a8:	6802      	ldr	r2, [r0, #0]
 80087aa:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80087ac:	f3c3 13c8 	ubfx	r3, r3, #7, #9
 80087b0:	f003 0306 	and.w	r3, r3, #6
 80087b4:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 80087b8:	6113      	str	r3, [r2, #16]
			}
		}
	}

	return HAL_OK;
}
 80087ba:	2000      	movs	r0, #0
 80087bc:	4770      	bx	lr

080087be <I2C_Master_ADD10>:
 * @retval HAL status
 */
static HAL_StatusTypeDef I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
	/* Send slave address */
	hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80087be:	6802      	ldr	r2, [r0, #0]
 80087c0:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80087c2:	b2db      	uxtb	r3, r3
 80087c4:	6113      	str	r3, [r2, #16]

	return HAL_OK;
}
 80087c6:	2000      	movs	r0, #0
 80087c8:	4770      	bx	lr

080087ca <I2C_Master_ADDR>:
 * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
 *         the configuration information for I2C module
 * @retval HAL status
 */
static HAL_StatusTypeDef I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80087ca:	b410      	push	{r4}
 80087cc:	b08b      	sub	sp, #44	; 0x2c
	/* Declaration of temporary variable to prevent undefined behavior of volatile usage */
	uint32_t CurrentMode = hi2c->Mode;
 80087ce:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 80087d2:	b2da      	uxtb	r2, r3
	uint32_t CurrentXferOptions = hi2c->XferOptions;
 80087d4:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
	uint32_t Prev_State = hi2c->PreviousState;
 80087d6:	6b04      	ldr	r4, [r0, #48]	; 0x30

	if (hi2c->State == HAL_I2C_STATE_BUSY_RX) {
 80087d8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80087dc:	b2db      	uxtb	r3, r3
 80087de:	2b22      	cmp	r3, #34	; 0x22
 80087e0:	d00c      	beq.n	80087fc <I2C_Master_ADDR+0x32>
			/* Reset Event counter  */
			hi2c->EventCount = 0U;
		}
	}else {
		/* Clear ADDR flag */
		__HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80087e2:	2300      	movs	r3, #0
 80087e4:	9309      	str	r3, [sp, #36]	; 0x24
 80087e6:	6803      	ldr	r3, [r0, #0]
 80087e8:	695a      	ldr	r2, [r3, #20]
 80087ea:	9209      	str	r2, [sp, #36]	; 0x24
 80087ec:	699b      	ldr	r3, [r3, #24]
 80087ee:	9309      	str	r3, [sp, #36]	; 0x24
 80087f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
	}

	return HAL_OK;
}
 80087f2:	2000      	movs	r0, #0
 80087f4:	b00b      	add	sp, #44	; 0x2c
 80087f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80087fa:	4770      	bx	lr
		if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM)) {
 80087fc:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80087fe:	b90b      	cbnz	r3, 8008804 <I2C_Master_ADDR+0x3a>
 8008800:	2a40      	cmp	r2, #64	; 0x40
 8008802:	d017      	beq.n	8008834 <I2C_Master_ADDR+0x6a>
		}else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)) {
 8008804:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8008806:	b91b      	cbnz	r3, 8008810 <I2C_Master_ADDR+0x46>
 8008808:	6903      	ldr	r3, [r0, #16]
 800880a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800880e:	d019      	beq.n	8008844 <I2C_Master_ADDR+0x7a>
			if (hi2c->XferCount == 0U) {
 8008810:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8008812:	b29b      	uxth	r3, r3
 8008814:	2b00      	cmp	r3, #0
 8008816:	d125      	bne.n	8008864 <I2C_Master_ADDR+0x9a>
				__HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008818:	9302      	str	r3, [sp, #8]
 800881a:	6803      	ldr	r3, [r0, #0]
 800881c:	695a      	ldr	r2, [r3, #20]
 800881e:	9202      	str	r2, [sp, #8]
 8008820:	699a      	ldr	r2, [r3, #24]
 8008822:	9202      	str	r2, [sp, #8]
 8008824:	9a02      	ldr	r2, [sp, #8]
				hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8008826:	681a      	ldr	r2, [r3, #0]
 8008828:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800882c:	601a      	str	r2, [r3, #0]
			hi2c->EventCount = 0U;
 800882e:	2300      	movs	r3, #0
 8008830:	6503      	str	r3, [r0, #80]	; 0x50
 8008832:	e7de      	b.n	80087f2 <I2C_Master_ADDR+0x28>
			__HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008834:	9300      	str	r3, [sp, #0]
 8008836:	6803      	ldr	r3, [r0, #0]
 8008838:	695a      	ldr	r2, [r3, #20]
 800883a:	9200      	str	r2, [sp, #0]
 800883c:	699b      	ldr	r3, [r3, #24]
 800883e:	9300      	str	r3, [sp, #0]
 8008840:	9b00      	ldr	r3, [sp, #0]
 8008842:	e7d6      	b.n	80087f2 <I2C_Master_ADDR+0x28>
			__HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008844:	2300      	movs	r3, #0
 8008846:	9301      	str	r3, [sp, #4]
 8008848:	6803      	ldr	r3, [r0, #0]
 800884a:	695a      	ldr	r2, [r3, #20]
 800884c:	9201      	str	r2, [sp, #4]
 800884e:	699a      	ldr	r2, [r3, #24]
 8008850:	9201      	str	r2, [sp, #4]
 8008852:	9a01      	ldr	r2, [sp, #4]
			hi2c->Instance->CR1 |= I2C_CR1_START;
 8008854:	681a      	ldr	r2, [r3, #0]
 8008856:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800885a:	601a      	str	r2, [r3, #0]
			hi2c->EventCount++;
 800885c:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800885e:	3301      	adds	r3, #1
 8008860:	6503      	str	r3, [r0, #80]	; 0x50
 8008862:	e7c6      	b.n	80087f2 <I2C_Master_ADDR+0x28>
			}else if (hi2c->XferCount == 1U) {
 8008864:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8008866:	b29b      	uxth	r3, r3
 8008868:	2b01      	cmp	r3, #1
 800886a:	d01a      	beq.n	80088a2 <I2C_Master_ADDR+0xd8>
			}else if (hi2c->XferCount == 2U) {
 800886c:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800886e:	b29b      	uxth	r3, r3
 8008870:	2b02      	cmp	r3, #2
 8008872:	d06b      	beq.n	800894c <I2C_Master_ADDR+0x182>
				hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8008874:	6802      	ldr	r2, [r0, #0]
 8008876:	6813      	ldr	r3, [r2, #0]
 8008878:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800887c:	6013      	str	r3, [r2, #0]
				if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) {
 800887e:	6803      	ldr	r3, [r0, #0]
 8008880:	685a      	ldr	r2, [r3, #4]
 8008882:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8008886:	d003      	beq.n	8008890 <I2C_Master_ADDR+0xc6>
					hi2c->Instance->CR2 |= I2C_CR2_LAST;
 8008888:	685a      	ldr	r2, [r3, #4]
 800888a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800888e:	605a      	str	r2, [r3, #4]
				__HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008890:	2300      	movs	r3, #0
 8008892:	9308      	str	r3, [sp, #32]
 8008894:	6803      	ldr	r3, [r0, #0]
 8008896:	695a      	ldr	r2, [r3, #20]
 8008898:	9208      	str	r2, [sp, #32]
 800889a:	699b      	ldr	r3, [r3, #24]
 800889c:	9308      	str	r3, [sp, #32]
 800889e:	9b08      	ldr	r3, [sp, #32]
 80088a0:	e7c5      	b.n	800882e <I2C_Master_ADDR+0x64>
				if (CurrentXferOptions == I2C_NO_OPTION_FRAME) {
 80088a2:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 80088a6:	d016      	beq.n	80088d6 <I2C_Master_ADDR+0x10c>
				else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80088a8:	2904      	cmp	r1, #4
 80088aa:	d03d      	beq.n	8008928 <I2C_Master_ADDR+0x15e>
 80088ac:	2908      	cmp	r1, #8
 80088ae:	d03b      	beq.n	8008928 <I2C_Master_ADDR+0x15e>
					 && (Prev_State != I2C_STATE_MASTER_BUSY_RX)) {
 80088b0:	2c12      	cmp	r4, #18
 80088b2:	d039      	beq.n	8008928 <I2C_Master_ADDR+0x15e>
					if (hi2c->XferOptions != I2C_NEXT_FRAME) {
 80088b4:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80088b6:	2b02      	cmp	r3, #2
 80088b8:	d030      	beq.n	800891c <I2C_Master_ADDR+0x152>
						hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80088ba:	6802      	ldr	r2, [r0, #0]
 80088bc:	6813      	ldr	r3, [r2, #0]
 80088be:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80088c2:	6013      	str	r3, [r2, #0]
					__HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80088c4:	2300      	movs	r3, #0
 80088c6:	9305      	str	r3, [sp, #20]
 80088c8:	6803      	ldr	r3, [r0, #0]
 80088ca:	695a      	ldr	r2, [r3, #20]
 80088cc:	9205      	str	r2, [sp, #20]
 80088ce:	699b      	ldr	r3, [r3, #24]
 80088d0:	9305      	str	r3, [sp, #20]
 80088d2:	9b05      	ldr	r3, [sp, #20]
 80088d4:	e7ab      	b.n	800882e <I2C_Master_ADDR+0x64>
					hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80088d6:	6802      	ldr	r2, [r0, #0]
 80088d8:	6813      	ldr	r3, [r2, #0]
 80088da:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80088de:	6013      	str	r3, [r2, #0]
					if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) {
 80088e0:	6803      	ldr	r3, [r0, #0]
 80088e2:	685a      	ldr	r2, [r3, #4]
 80088e4:	f412 6f00 	tst.w	r2, #2048	; 0x800
 80088e8:	d00c      	beq.n	8008904 <I2C_Master_ADDR+0x13a>
						hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80088ea:	681a      	ldr	r2, [r3, #0]
 80088ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80088f0:	601a      	str	r2, [r3, #0]
						__HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80088f2:	2300      	movs	r3, #0
 80088f4:	9303      	str	r3, [sp, #12]
 80088f6:	6803      	ldr	r3, [r0, #0]
 80088f8:	695a      	ldr	r2, [r3, #20]
 80088fa:	9203      	str	r2, [sp, #12]
 80088fc:	699b      	ldr	r3, [r3, #24]
 80088fe:	9303      	str	r3, [sp, #12]
 8008900:	9b03      	ldr	r3, [sp, #12]
 8008902:	e794      	b.n	800882e <I2C_Master_ADDR+0x64>
						__HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008904:	2200      	movs	r2, #0
 8008906:	9204      	str	r2, [sp, #16]
 8008908:	695a      	ldr	r2, [r3, #20]
 800890a:	9204      	str	r2, [sp, #16]
 800890c:	699a      	ldr	r2, [r3, #24]
 800890e:	9204      	str	r2, [sp, #16]
 8008910:	9a04      	ldr	r2, [sp, #16]
						hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8008912:	681a      	ldr	r2, [r3, #0]
 8008914:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008918:	601a      	str	r2, [r3, #0]
 800891a:	e788      	b.n	800882e <I2C_Master_ADDR+0x64>
						hi2c->Instance->CR1 |= I2C_CR1_ACK;
 800891c:	6802      	ldr	r2, [r0, #0]
 800891e:	6813      	ldr	r3, [r2, #0]
 8008920:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008924:	6013      	str	r3, [r2, #0]
 8008926:	e7cd      	b.n	80088c4 <I2C_Master_ADDR+0xfa>
					hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8008928:	6802      	ldr	r2, [r0, #0]
 800892a:	6813      	ldr	r3, [r2, #0]
 800892c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008930:	6013      	str	r3, [r2, #0]
					__HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008932:	2300      	movs	r3, #0
 8008934:	9306      	str	r3, [sp, #24]
 8008936:	6803      	ldr	r3, [r0, #0]
 8008938:	695a      	ldr	r2, [r3, #20]
 800893a:	9206      	str	r2, [sp, #24]
 800893c:	699a      	ldr	r2, [r3, #24]
 800893e:	9206      	str	r2, [sp, #24]
 8008940:	9a06      	ldr	r2, [sp, #24]
					hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8008942:	681a      	ldr	r2, [r3, #0]
 8008944:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008948:	601a      	str	r2, [r3, #0]
 800894a:	e770      	b.n	800882e <I2C_Master_ADDR+0x64>
				if (hi2c->XferOptions != I2C_NEXT_FRAME) {
 800894c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800894e:	2b02      	cmp	r3, #2
 8008950:	d01b      	beq.n	800898a <I2C_Master_ADDR+0x1c0>
					hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8008952:	6802      	ldr	r2, [r0, #0]
 8008954:	6813      	ldr	r3, [r2, #0]
 8008956:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800895a:	6013      	str	r3, [r2, #0]
					hi2c->Instance->CR1 |= I2C_CR1_POS;
 800895c:	6802      	ldr	r2, [r0, #0]
 800895e:	6813      	ldr	r3, [r2, #0]
 8008960:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8008964:	6013      	str	r3, [r2, #0]
				if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) {
 8008966:	6803      	ldr	r3, [r0, #0]
 8008968:	685a      	ldr	r2, [r3, #4]
 800896a:	f412 6f00 	tst.w	r2, #2048	; 0x800
 800896e:	d003      	beq.n	8008978 <I2C_Master_ADDR+0x1ae>
					hi2c->Instance->CR2 |= I2C_CR2_LAST;
 8008970:	685a      	ldr	r2, [r3, #4]
 8008972:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008976:	605a      	str	r2, [r3, #4]
				__HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008978:	2300      	movs	r3, #0
 800897a:	9307      	str	r3, [sp, #28]
 800897c:	6803      	ldr	r3, [r0, #0]
 800897e:	695a      	ldr	r2, [r3, #20]
 8008980:	9207      	str	r2, [sp, #28]
 8008982:	699b      	ldr	r3, [r3, #24]
 8008984:	9307      	str	r3, [sp, #28]
 8008986:	9b07      	ldr	r3, [sp, #28]
 8008988:	e751      	b.n	800882e <I2C_Master_ADDR+0x64>
					hi2c->Instance->CR1 |= I2C_CR1_ACK;
 800898a:	6802      	ldr	r2, [r0, #0]
 800898c:	6813      	ldr	r3, [r2, #0]
 800898e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008992:	6013      	str	r3, [r2, #0]
 8008994:	e7e7      	b.n	8008966 <I2C_Master_ADDR+0x19c>

08008996 <I2C_SlaveTransmit_BTF>:
 *         the configuration information for I2C module
 * @retval HAL status
 */
static HAL_StatusTypeDef I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
	if (hi2c->XferCount != 0U) {
 8008996:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8008998:	b29b      	uxth	r3, r3
 800899a:	b153      	cbz	r3, 80089b2 <I2C_SlaveTransmit_BTF+0x1c>
		/* Write data to DR */
		hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 800899c:	6802      	ldr	r2, [r0, #0]
 800899e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80089a0:	1c59      	adds	r1, r3, #1
 80089a2:	6241      	str	r1, [r0, #36]	; 0x24
 80089a4:	781b      	ldrb	r3, [r3, #0]
 80089a6:	6113      	str	r3, [r2, #16]
		hi2c->XferCount--;
 80089a8:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80089aa:	b29b      	uxth	r3, r3
 80089ac:	3b01      	subs	r3, #1
 80089ae:	b29b      	uxth	r3, r3
 80089b0:	8543      	strh	r3, [r0, #42]	; 0x2a
	}
	return HAL_OK;
}
 80089b2:	2000      	movs	r0, #0
 80089b4:	4770      	bx	lr

080089b6 <I2C_SlaveReceive_BTF>:
 *         the configuration information for I2C module
 * @retval HAL status
 */
static HAL_StatusTypeDef I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
	if (hi2c->XferCount != 0U) {
 80089b6:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80089b8:	b29b      	uxth	r3, r3
 80089ba:	b153      	cbz	r3, 80089d2 <I2C_SlaveReceive_BTF+0x1c>
		/* Read data from DR */
		(*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80089bc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80089be:	1c5a      	adds	r2, r3, #1
 80089c0:	6242      	str	r2, [r0, #36]	; 0x24
 80089c2:	6802      	ldr	r2, [r0, #0]
 80089c4:	6912      	ldr	r2, [r2, #16]
 80089c6:	701a      	strb	r2, [r3, #0]
		hi2c->XferCount--;
 80089c8:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80089ca:	b29b      	uxth	r3, r3
 80089cc:	3b01      	subs	r3, #1
 80089ce:	b29b      	uxth	r3, r3
 80089d0:	8543      	strh	r3, [r0, #42]	; 0x2a
	}
	return HAL_OK;
}
 80089d2:	2000      	movs	r0, #0
 80089d4:	4770      	bx	lr

080089d6 <I2C_IsAcknowledgeFailed>:
 *                the configuration information for the specified I2C.
 * @retval HAL status
 */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
	if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET) {
 80089d6:	6803      	ldr	r3, [r0, #0]
 80089d8:	695a      	ldr	r2, [r3, #20]
 80089da:	f412 6f80 	tst.w	r2, #1024	; 0x400
 80089de:	d00d      	beq.n	80089fc <I2C_IsAcknowledgeFailed+0x26>
		/* Clear NACKF Flag */
		__HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80089e0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80089e4:	615a      	str	r2, [r3, #20]

		hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80089e6:	2304      	movs	r3, #4
 80089e8:	6403      	str	r3, [r0, #64]	; 0x40
		hi2c->PreviousState = I2C_STATE_NONE;
 80089ea:	2300      	movs	r3, #0
 80089ec:	6303      	str	r3, [r0, #48]	; 0x30
		hi2c->State = HAL_I2C_STATE_READY;
 80089ee:	2220      	movs	r2, #32
 80089f0:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

		/* Process Unlocked */
		__HAL_UNLOCK(hi2c);
 80089f4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

		return HAL_ERROR;
 80089f8:	2001      	movs	r0, #1
 80089fa:	4770      	bx	lr
	}
	return HAL_OK;
 80089fc:	2000      	movs	r0, #0
}
 80089fe:	4770      	bx	lr

08008a00 <I2C_WaitOnFlagUntilTimeout>:
{
 8008a00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a02:	4606      	mov	r6, r0
 8008a04:	460c      	mov	r4, r1
 8008a06:	4617      	mov	r7, r2
 8008a08:	461d      	mov	r5, r3
	while ((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) {
 8008a0a:	e01e      	b.n	8008a4a <I2C_WaitOnFlagUntilTimeout+0x4a>
			if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout)) {
 8008a0c:	b12d      	cbz	r5, 8008a1a <I2C_WaitOnFlagUntilTimeout+0x1a>
 8008a0e:	f7fe fcd1 	bl	80073b4 <HAL_GetTick>
 8008a12:	9b06      	ldr	r3, [sp, #24]
 8008a14:	1ac0      	subs	r0, r0, r3
 8008a16:	4285      	cmp	r5, r0
 8008a18:	d217      	bcs.n	8008a4a <I2C_WaitOnFlagUntilTimeout+0x4a>
				hi2c->PreviousState = I2C_STATE_NONE;
 8008a1a:	2300      	movs	r3, #0
 8008a1c:	6333      	str	r3, [r6, #48]	; 0x30
				hi2c->State = HAL_I2C_STATE_READY;
 8008a1e:	2220      	movs	r2, #32
 8008a20:	f886 203d 	strb.w	r2, [r6, #61]	; 0x3d
				hi2c->Mode = HAL_I2C_MODE_NONE;
 8008a24:	f886 303e 	strb.w	r3, [r6, #62]	; 0x3e
				__HAL_UNLOCK(hi2c);
 8008a28:	f886 303c 	strb.w	r3, [r6, #60]	; 0x3c
				return HAL_TIMEOUT;
 8008a2c:	2003      	movs	r0, #3
 8008a2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	while ((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) {
 8008a30:	6833      	ldr	r3, [r6, #0]
 8008a32:	695b      	ldr	r3, [r3, #20]
 8008a34:	ea24 0303 	bic.w	r3, r4, r3
 8008a38:	b29b      	uxth	r3, r3
 8008a3a:	fab3 f383 	clz	r3, r3
 8008a3e:	095b      	lsrs	r3, r3, #5
 8008a40:	42bb      	cmp	r3, r7
 8008a42:	d10f      	bne.n	8008a64 <I2C_WaitOnFlagUntilTimeout+0x64>
		if (Timeout != HAL_MAX_DELAY) {
 8008a44:	f1b5 3fff 	cmp.w	r5, #4294967295
 8008a48:	d1e0      	bne.n	8008a0c <I2C_WaitOnFlagUntilTimeout+0xc>
	while ((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) {
 8008a4a:	f3c4 4307 	ubfx	r3, r4, #16, #8
 8008a4e:	2b01      	cmp	r3, #1
 8008a50:	d0ee      	beq.n	8008a30 <I2C_WaitOnFlagUntilTimeout+0x30>
 8008a52:	6833      	ldr	r3, [r6, #0]
 8008a54:	699b      	ldr	r3, [r3, #24]
 8008a56:	ea24 0303 	bic.w	r3, r4, r3
 8008a5a:	b29b      	uxth	r3, r3
 8008a5c:	fab3 f383 	clz	r3, r3
 8008a60:	095b      	lsrs	r3, r3, #5
 8008a62:	e7ed      	b.n	8008a40 <I2C_WaitOnFlagUntilTimeout+0x40>
	return HAL_OK;
 8008a64:	2000      	movs	r0, #0
}
 8008a66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008a68 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 8008a68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a6a:	4604      	mov	r4, r0
 8008a6c:	460d      	mov	r5, r1
 8008a6e:	4616      	mov	r6, r2
 8008a70:	461f      	mov	r7, r3
	while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET) {
 8008a72:	e032      	b.n	8008ada <I2C_WaitOnMasterAddressFlagUntilTimeout+0x72>
			hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8008a74:	681a      	ldr	r2, [r3, #0]
 8008a76:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008a7a:	601a      	str	r2, [r3, #0]
			__HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008a7c:	6823      	ldr	r3, [r4, #0]
 8008a7e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008a82:	615a      	str	r2, [r3, #20]
			hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8008a84:	2304      	movs	r3, #4
 8008a86:	6423      	str	r3, [r4, #64]	; 0x40
			hi2c->PreviousState = I2C_STATE_NONE;
 8008a88:	2300      	movs	r3, #0
 8008a8a:	6323      	str	r3, [r4, #48]	; 0x30
			hi2c->State = HAL_I2C_STATE_READY;
 8008a8c:	2220      	movs	r2, #32
 8008a8e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
			__HAL_UNLOCK(hi2c);
 8008a92:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
			return HAL_ERROR;
 8008a96:	2001      	movs	r0, #1
 8008a98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout)) {
 8008a9a:	b126      	cbz	r6, 8008aa6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x3e>
 8008a9c:	f7fe fc8a 	bl	80073b4 <HAL_GetTick>
 8008aa0:	1bc0      	subs	r0, r0, r7
 8008aa2:	4286      	cmp	r6, r0
 8008aa4:	d219      	bcs.n	8008ada <I2C_WaitOnMasterAddressFlagUntilTimeout+0x72>
				hi2c->PreviousState = I2C_STATE_NONE;
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	6323      	str	r3, [r4, #48]	; 0x30
				hi2c->State = HAL_I2C_STATE_READY;
 8008aaa:	2220      	movs	r2, #32
 8008aac:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
				__HAL_UNLOCK(hi2c);
 8008ab0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
				return HAL_TIMEOUT;
 8008ab4:	2003      	movs	r0, #3
 8008ab6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET) {
 8008ab8:	6823      	ldr	r3, [r4, #0]
 8008aba:	695b      	ldr	r3, [r3, #20]
 8008abc:	ea25 0303 	bic.w	r3, r5, r3
 8008ac0:	b29b      	uxth	r3, r3
 8008ac2:	3300      	adds	r3, #0
 8008ac4:	bf18      	it	ne
 8008ac6:	2301      	movne	r3, #1
 8008ac8:	b1a3      	cbz	r3, 8008af4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x8c>
		if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET) {
 8008aca:	6823      	ldr	r3, [r4, #0]
 8008acc:	695a      	ldr	r2, [r3, #20]
 8008ace:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8008ad2:	d1cf      	bne.n	8008a74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc>
		if (Timeout != HAL_MAX_DELAY) {
 8008ad4:	f1b6 3fff 	cmp.w	r6, #4294967295
 8008ad8:	d1df      	bne.n	8008a9a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x32>
	while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET) {
 8008ada:	f3c5 4307 	ubfx	r3, r5, #16, #8
 8008ade:	2b01      	cmp	r3, #1
 8008ae0:	d0ea      	beq.n	8008ab8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x50>
 8008ae2:	6823      	ldr	r3, [r4, #0]
 8008ae4:	699b      	ldr	r3, [r3, #24]
 8008ae6:	ea25 0303 	bic.w	r3, r5, r3
 8008aea:	b29b      	uxth	r3, r3
 8008aec:	3300      	adds	r3, #0
 8008aee:	bf18      	it	ne
 8008af0:	2301      	movne	r3, #1
 8008af2:	e7e9      	b.n	8008ac8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x60>
	return HAL_OK;
 8008af4:	2000      	movs	r0, #0
}
 8008af6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008af8 <I2C_MasterRequestWrite>:
{
 8008af8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008afa:	b083      	sub	sp, #12
 8008afc:	4604      	mov	r4, r0
 8008afe:	460f      	mov	r7, r1
 8008b00:	4615      	mov	r5, r2
 8008b02:	461e      	mov	r6, r3
	uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008b04:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME)) {
 8008b06:	2b04      	cmp	r3, #4
 8008b08:	d00d      	beq.n	8008b26 <I2C_MasterRequestWrite+0x2e>
 8008b0a:	2b01      	cmp	r3, #1
 8008b0c:	d00b      	beq.n	8008b26 <I2C_MasterRequestWrite+0x2e>
 8008b0e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008b12:	d008      	beq.n	8008b26 <I2C_MasterRequestWrite+0x2e>
	}else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX) {
 8008b14:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8008b16:	2b12      	cmp	r3, #18
 8008b18:	d10a      	bne.n	8008b30 <I2C_MasterRequestWrite+0x38>
		hi2c->Instance->CR1 |= I2C_CR1_START;
 8008b1a:	6802      	ldr	r2, [r0, #0]
 8008b1c:	6813      	ldr	r3, [r2, #0]
 8008b1e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008b22:	6013      	str	r3, [r2, #0]
 8008b24:	e004      	b.n	8008b30 <I2C_MasterRequestWrite+0x38>
		hi2c->Instance->CR1 |= I2C_CR1_START;
 8008b26:	6822      	ldr	r2, [r4, #0]
 8008b28:	6813      	ldr	r3, [r2, #0]
 8008b2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008b2e:	6013      	str	r3, [r2, #0]
	if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK) {
 8008b30:	9600      	str	r6, [sp, #0]
 8008b32:	462b      	mov	r3, r5
 8008b34:	2200      	movs	r2, #0
 8008b36:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008b3a:	4620      	mov	r0, r4
 8008b3c:	f7ff ff60 	bl	8008a00 <I2C_WaitOnFlagUntilTimeout>
 8008b40:	b118      	cbz	r0, 8008b4a <I2C_MasterRequestWrite+0x52>
		return HAL_TIMEOUT;
 8008b42:	2303      	movs	r3, #3
}
 8008b44:	4618      	mov	r0, r3
 8008b46:	b003      	add	sp, #12
 8008b48:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT) {
 8008b4a:	6923      	ldr	r3, [r4, #16]
 8008b4c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008b50:	d012      	beq.n	8008b78 <I2C_MasterRequestWrite+0x80>
		hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8008b52:	6822      	ldr	r2, [r4, #0]
 8008b54:	11fb      	asrs	r3, r7, #7
 8008b56:	f003 0306 	and.w	r3, r3, #6
 8008b5a:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8008b5e:	6113      	str	r3, [r2, #16]
		if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK) {
 8008b60:	4633      	mov	r3, r6
 8008b62:	462a      	mov	r2, r5
 8008b64:	4911      	ldr	r1, [pc, #68]	; (8008bac <I2C_MasterRequestWrite+0xb4>)
 8008b66:	4620      	mov	r0, r4
 8008b68:	f7ff ff7e 	bl	8008a68 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008b6c:	b1c0      	cbz	r0, 8008ba0 <I2C_MasterRequestWrite+0xa8>
			if (hi2c->ErrorCode == HAL_I2C_ERROR_AF) {
 8008b6e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008b70:	2b04      	cmp	r3, #4
 8008b72:	d013      	beq.n	8008b9c <I2C_MasterRequestWrite+0xa4>
				return HAL_TIMEOUT;
 8008b74:	2303      	movs	r3, #3
 8008b76:	e7e5      	b.n	8008b44 <I2C_MasterRequestWrite+0x4c>
		hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008b78:	6823      	ldr	r3, [r4, #0]
 8008b7a:	f007 07fe 	and.w	r7, r7, #254	; 0xfe
 8008b7e:	611f      	str	r7, [r3, #16]
	if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK) {
 8008b80:	4633      	mov	r3, r6
 8008b82:	462a      	mov	r2, r5
 8008b84:	490a      	ldr	r1, [pc, #40]	; (8008bb0 <I2C_MasterRequestWrite+0xb8>)
 8008b86:	4620      	mov	r0, r4
 8008b88:	f7ff ff6e 	bl	8008a68 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008b8c:	4603      	mov	r3, r0
 8008b8e:	2800      	cmp	r0, #0
 8008b90:	d0d8      	beq.n	8008b44 <I2C_MasterRequestWrite+0x4c>
		if (hi2c->ErrorCode == HAL_I2C_ERROR_AF) {
 8008b92:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008b94:	2b04      	cmp	r3, #4
 8008b96:	d007      	beq.n	8008ba8 <I2C_MasterRequestWrite+0xb0>
			return HAL_TIMEOUT;
 8008b98:	2303      	movs	r3, #3
 8008b9a:	e7d3      	b.n	8008b44 <I2C_MasterRequestWrite+0x4c>
				return HAL_ERROR;
 8008b9c:	2301      	movs	r3, #1
 8008b9e:	e7d1      	b.n	8008b44 <I2C_MasterRequestWrite+0x4c>
		hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8008ba0:	6823      	ldr	r3, [r4, #0]
 8008ba2:	b2ff      	uxtb	r7, r7
 8008ba4:	611f      	str	r7, [r3, #16]
 8008ba6:	e7eb      	b.n	8008b80 <I2C_MasterRequestWrite+0x88>
			return HAL_ERROR;
 8008ba8:	2301      	movs	r3, #1
 8008baa:	e7cb      	b.n	8008b44 <I2C_MasterRequestWrite+0x4c>
 8008bac:	00010008 	.word	0x00010008
 8008bb0:	00010002 	.word	0x00010002

08008bb4 <I2C_MasterRequestRead>:
{
 8008bb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bb8:	b084      	sub	sp, #16
 8008bba:	4604      	mov	r4, r0
 8008bbc:	460f      	mov	r7, r1
 8008bbe:	4615      	mov	r5, r2
 8008bc0:	461e      	mov	r6, r3
	uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008bc2:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
	hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8008bc4:	6801      	ldr	r1, [r0, #0]
 8008bc6:	680b      	ldr	r3, [r1, #0]
 8008bc8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008bcc:	600b      	str	r3, [r1, #0]
	if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME)) {
 8008bce:	2a04      	cmp	r2, #4
 8008bd0:	d00d      	beq.n	8008bee <I2C_MasterRequestRead+0x3a>
 8008bd2:	2a01      	cmp	r2, #1
 8008bd4:	d00b      	beq.n	8008bee <I2C_MasterRequestRead+0x3a>
 8008bd6:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8008bda:	d008      	beq.n	8008bee <I2C_MasterRequestRead+0x3a>
	}else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX) {
 8008bdc:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8008bde:	2b11      	cmp	r3, #17
 8008be0:	d10a      	bne.n	8008bf8 <I2C_MasterRequestRead+0x44>
		hi2c->Instance->CR1 |= I2C_CR1_START;
 8008be2:	6802      	ldr	r2, [r0, #0]
 8008be4:	6813      	ldr	r3, [r2, #0]
 8008be6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008bea:	6013      	str	r3, [r2, #0]
 8008bec:	e004      	b.n	8008bf8 <I2C_MasterRequestRead+0x44>
		hi2c->Instance->CR1 |= I2C_CR1_START;
 8008bee:	6822      	ldr	r2, [r4, #0]
 8008bf0:	6813      	ldr	r3, [r2, #0]
 8008bf2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008bf6:	6013      	str	r3, [r2, #0]
	if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK) {
 8008bf8:	9600      	str	r6, [sp, #0]
 8008bfa:	462b      	mov	r3, r5
 8008bfc:	2200      	movs	r2, #0
 8008bfe:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008c02:	4620      	mov	r0, r4
 8008c04:	f7ff fefc 	bl	8008a00 <I2C_WaitOnFlagUntilTimeout>
 8008c08:	b120      	cbz	r0, 8008c14 <I2C_MasterRequestRead+0x60>
		return HAL_TIMEOUT;
 8008c0a:	2303      	movs	r3, #3
}
 8008c0c:	4618      	mov	r0, r3
 8008c0e:	b004      	add	sp, #16
 8008c10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT) {
 8008c14:	6923      	ldr	r3, [r4, #16]
 8008c16:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008c1a:	d013      	beq.n	8008c44 <I2C_MasterRequestRead+0x90>
		hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8008c1c:	6823      	ldr	r3, [r4, #0]
 8008c1e:	ea4f 18e7 	mov.w	r8, r7, asr #7
 8008c22:	f008 0806 	and.w	r8, r8, #6
 8008c26:	f048 02f0 	orr.w	r2, r8, #240	; 0xf0
 8008c2a:	611a      	str	r2, [r3, #16]
		if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK) {
 8008c2c:	4633      	mov	r3, r6
 8008c2e:	462a      	mov	r2, r5
 8008c30:	4926      	ldr	r1, [pc, #152]	; (8008ccc <I2C_MasterRequestRead+0x118>)
 8008c32:	4620      	mov	r0, r4
 8008c34:	f7ff ff18 	bl	8008a68 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008c38:	b1c8      	cbz	r0, 8008c6e <I2C_MasterRequestRead+0xba>
			if (hi2c->ErrorCode == HAL_I2C_ERROR_AF) {
 8008c3a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008c3c:	2b04      	cmp	r3, #4
 8008c3e:	d014      	beq.n	8008c6a <I2C_MasterRequestRead+0xb6>
				return HAL_TIMEOUT;
 8008c40:	2303      	movs	r3, #3
 8008c42:	e7e3      	b.n	8008c0c <I2C_MasterRequestRead+0x58>
		hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8008c44:	6823      	ldr	r3, [r4, #0]
 8008c46:	f047 0701 	orr.w	r7, r7, #1
 8008c4a:	b2ff      	uxtb	r7, r7
 8008c4c:	611f      	str	r7, [r3, #16]
	if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK) {
 8008c4e:	4633      	mov	r3, r6
 8008c50:	462a      	mov	r2, r5
 8008c52:	491f      	ldr	r1, [pc, #124]	; (8008cd0 <I2C_MasterRequestRead+0x11c>)
 8008c54:	4620      	mov	r0, r4
 8008c56:	f7ff ff07 	bl	8008a68 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008c5a:	4603      	mov	r3, r0
 8008c5c:	2800      	cmp	r0, #0
 8008c5e:	d0d5      	beq.n	8008c0c <I2C_MasterRequestRead+0x58>
		if (hi2c->ErrorCode == HAL_I2C_ERROR_AF) {
 8008c60:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008c62:	2b04      	cmp	r3, #4
 8008c64:	d02f      	beq.n	8008cc6 <I2C_MasterRequestRead+0x112>
			return HAL_TIMEOUT;
 8008c66:	2303      	movs	r3, #3
 8008c68:	e7d0      	b.n	8008c0c <I2C_MasterRequestRead+0x58>
				return HAL_ERROR;
 8008c6a:	2301      	movs	r3, #1
 8008c6c:	e7ce      	b.n	8008c0c <I2C_MasterRequestRead+0x58>
		hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8008c6e:	6823      	ldr	r3, [r4, #0]
 8008c70:	b2ff      	uxtb	r7, r7
 8008c72:	611f      	str	r7, [r3, #16]
		if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK) {
 8008c74:	4633      	mov	r3, r6
 8008c76:	462a      	mov	r2, r5
 8008c78:	4915      	ldr	r1, [pc, #84]	; (8008cd0 <I2C_MasterRequestRead+0x11c>)
 8008c7a:	4620      	mov	r0, r4
 8008c7c:	f7ff fef4 	bl	8008a68 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008c80:	b130      	cbz	r0, 8008c90 <I2C_MasterRequestRead+0xdc>
			if (hi2c->ErrorCode == HAL_I2C_ERROR_AF) {
 8008c82:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008c84:	2b04      	cmp	r3, #4
 8008c86:	d001      	beq.n	8008c8c <I2C_MasterRequestRead+0xd8>
				return HAL_TIMEOUT;
 8008c88:	2303      	movs	r3, #3
 8008c8a:	e7bf      	b.n	8008c0c <I2C_MasterRequestRead+0x58>
				return HAL_ERROR;
 8008c8c:	2301      	movs	r3, #1
 8008c8e:	e7bd      	b.n	8008c0c <I2C_MasterRequestRead+0x58>
		__HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008c90:	2200      	movs	r2, #0
 8008c92:	9203      	str	r2, [sp, #12]
 8008c94:	6823      	ldr	r3, [r4, #0]
 8008c96:	6959      	ldr	r1, [r3, #20]
 8008c98:	9103      	str	r1, [sp, #12]
 8008c9a:	6999      	ldr	r1, [r3, #24]
 8008c9c:	9103      	str	r1, [sp, #12]
 8008c9e:	9903      	ldr	r1, [sp, #12]
		hi2c->Instance->CR1 |= I2C_CR1_START;
 8008ca0:	6819      	ldr	r1, [r3, #0]
 8008ca2:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8008ca6:	6019      	str	r1, [r3, #0]
		if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK) {
 8008ca8:	9600      	str	r6, [sp, #0]
 8008caa:	462b      	mov	r3, r5
 8008cac:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008cb0:	4620      	mov	r0, r4
 8008cb2:	f7ff fea5 	bl	8008a00 <I2C_WaitOnFlagUntilTimeout>
 8008cb6:	b108      	cbz	r0, 8008cbc <I2C_MasterRequestRead+0x108>
			return HAL_TIMEOUT;
 8008cb8:	2303      	movs	r3, #3
 8008cba:	e7a7      	b.n	8008c0c <I2C_MasterRequestRead+0x58>
		hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8008cbc:	6822      	ldr	r2, [r4, #0]
 8008cbe:	f048 03f1 	orr.w	r3, r8, #241	; 0xf1
 8008cc2:	6113      	str	r3, [r2, #16]
 8008cc4:	e7c3      	b.n	8008c4e <I2C_MasterRequestRead+0x9a>
			return HAL_ERROR;
 8008cc6:	2301      	movs	r3, #1
 8008cc8:	e7a0      	b.n	8008c0c <I2C_MasterRequestRead+0x58>
 8008cca:	bf00      	nop
 8008ccc:	00010008 	.word	0x00010008
 8008cd0:	00010002 	.word	0x00010002

08008cd4 <I2C_WaitOnTXEFlagUntilTimeout>:
{
 8008cd4:	b570      	push	{r4, r5, r6, lr}
 8008cd6:	4604      	mov	r4, r0
 8008cd8:	460d      	mov	r5, r1
 8008cda:	4616      	mov	r6, r2
	while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET) {
 8008cdc:	6823      	ldr	r3, [r4, #0]
 8008cde:	695b      	ldr	r3, [r3, #20]
 8008ce0:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008ce4:	d119      	bne.n	8008d1a <I2C_WaitOnTXEFlagUntilTimeout+0x46>
		if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK) {
 8008ce6:	4620      	mov	r0, r4
 8008ce8:	f7ff fe75 	bl	80089d6 <I2C_IsAcknowledgeFailed>
 8008cec:	b9b8      	cbnz	r0, 8008d1e <I2C_WaitOnTXEFlagUntilTimeout+0x4a>
		if (Timeout != HAL_MAX_DELAY) {
 8008cee:	f1b5 3fff 	cmp.w	r5, #4294967295
 8008cf2:	d0f3      	beq.n	8008cdc <I2C_WaitOnTXEFlagUntilTimeout+0x8>
			if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout)) {
 8008cf4:	b125      	cbz	r5, 8008d00 <I2C_WaitOnTXEFlagUntilTimeout+0x2c>
 8008cf6:	f7fe fb5d 	bl	80073b4 <HAL_GetTick>
 8008cfa:	1b80      	subs	r0, r0, r6
 8008cfc:	4285      	cmp	r5, r0
 8008cfe:	d2ed      	bcs.n	8008cdc <I2C_WaitOnTXEFlagUntilTimeout+0x8>
				hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008d00:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008d02:	f043 0320 	orr.w	r3, r3, #32
 8008d06:	6423      	str	r3, [r4, #64]	; 0x40
				hi2c->PreviousState = I2C_STATE_NONE;
 8008d08:	2300      	movs	r3, #0
 8008d0a:	6323      	str	r3, [r4, #48]	; 0x30
				hi2c->State = HAL_I2C_STATE_READY;
 8008d0c:	2220      	movs	r2, #32
 8008d0e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
				__HAL_UNLOCK(hi2c);
 8008d12:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
				return HAL_TIMEOUT;
 8008d16:	2003      	movs	r0, #3
 8008d18:	bd70      	pop	{r4, r5, r6, pc}
	return HAL_OK;
 8008d1a:	2000      	movs	r0, #0
 8008d1c:	bd70      	pop	{r4, r5, r6, pc}
			return HAL_ERROR;
 8008d1e:	2001      	movs	r0, #1
}
 8008d20:	bd70      	pop	{r4, r5, r6, pc}
	...

08008d24 <I2C_RequestMemoryWrite>:
{
 8008d24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d28:	b084      	sub	sp, #16
 8008d2a:	4605      	mov	r5, r0
 8008d2c:	4688      	mov	r8, r1
 8008d2e:	4616      	mov	r6, r2
 8008d30:	461f      	mov	r7, r3
 8008d32:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
	hi2c->Instance->CR1 |= I2C_CR1_START;
 8008d34:	6802      	ldr	r2, [r0, #0]
 8008d36:	6813      	ldr	r3, [r2, #0]
 8008d38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008d3c:	6013      	str	r3, [r2, #0]
	if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK) {
 8008d3e:	9400      	str	r4, [sp, #0]
 8008d40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d42:	2200      	movs	r2, #0
 8008d44:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008d48:	f7ff fe5a 	bl	8008a00 <I2C_WaitOnFlagUntilTimeout>
 8008d4c:	b120      	cbz	r0, 8008d58 <I2C_RequestMemoryWrite+0x34>
		return HAL_TIMEOUT;
 8008d4e:	2303      	movs	r3, #3
}
 8008d50:	4618      	mov	r0, r3
 8008d52:	b004      	add	sp, #16
 8008d54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008d58:	682a      	ldr	r2, [r5, #0]
 8008d5a:	f008 03fe 	and.w	r3, r8, #254	; 0xfe
 8008d5e:	6113      	str	r3, [r2, #16]
	if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK) {
 8008d60:	4623      	mov	r3, r4
 8008d62:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008d64:	4923      	ldr	r1, [pc, #140]	; (8008df4 <I2C_RequestMemoryWrite+0xd0>)
 8008d66:	4628      	mov	r0, r5
 8008d68:	f7ff fe7e 	bl	8008a68 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008d6c:	b130      	cbz	r0, 8008d7c <I2C_RequestMemoryWrite+0x58>
		if (hi2c->ErrorCode == HAL_I2C_ERROR_AF) {
 8008d6e:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8008d70:	2b04      	cmp	r3, #4
 8008d72:	d001      	beq.n	8008d78 <I2C_RequestMemoryWrite+0x54>
			return HAL_TIMEOUT;
 8008d74:	2303      	movs	r3, #3
 8008d76:	e7eb      	b.n	8008d50 <I2C_RequestMemoryWrite+0x2c>
			return HAL_ERROR;
 8008d78:	2301      	movs	r3, #1
 8008d7a:	e7e9      	b.n	8008d50 <I2C_RequestMemoryWrite+0x2c>
	__HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008d7c:	2300      	movs	r3, #0
 8008d7e:	9303      	str	r3, [sp, #12]
 8008d80:	682b      	ldr	r3, [r5, #0]
 8008d82:	695a      	ldr	r2, [r3, #20]
 8008d84:	9203      	str	r2, [sp, #12]
 8008d86:	699b      	ldr	r3, [r3, #24]
 8008d88:	9303      	str	r3, [sp, #12]
 8008d8a:	9b03      	ldr	r3, [sp, #12]
	if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK) {
 8008d8c:	4622      	mov	r2, r4
 8008d8e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008d90:	4628      	mov	r0, r5
 8008d92:	f7ff ff9f 	bl	8008cd4 <I2C_WaitOnTXEFlagUntilTimeout>
 8008d96:	4603      	mov	r3, r0
 8008d98:	b158      	cbz	r0, 8008db2 <I2C_RequestMemoryWrite+0x8e>
		if (hi2c->ErrorCode == HAL_I2C_ERROR_AF) {
 8008d9a:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8008d9c:	2b04      	cmp	r3, #4
 8008d9e:	d001      	beq.n	8008da4 <I2C_RequestMemoryWrite+0x80>
			return HAL_TIMEOUT;
 8008da0:	2303      	movs	r3, #3
 8008da2:	e7d5      	b.n	8008d50 <I2C_RequestMemoryWrite+0x2c>
			hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8008da4:	682a      	ldr	r2, [r5, #0]
 8008da6:	6813      	ldr	r3, [r2, #0]
 8008da8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008dac:	6013      	str	r3, [r2, #0]
			return HAL_ERROR;
 8008dae:	2301      	movs	r3, #1
 8008db0:	e7ce      	b.n	8008d50 <I2C_RequestMemoryWrite+0x2c>
	if (MemAddSize == I2C_MEMADD_SIZE_8BIT) {
 8008db2:	2f01      	cmp	r7, #1
 8008db4:	d00e      	beq.n	8008dd4 <I2C_RequestMemoryWrite+0xb0>
		hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008db6:	682b      	ldr	r3, [r5, #0]
 8008db8:	0a32      	lsrs	r2, r6, #8
 8008dba:	611a      	str	r2, [r3, #16]
		if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK) {
 8008dbc:	4622      	mov	r2, r4
 8008dbe:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008dc0:	4628      	mov	r0, r5
 8008dc2:	f7ff ff87 	bl	8008cd4 <I2C_WaitOnTXEFlagUntilTimeout>
 8008dc6:	4603      	mov	r3, r0
 8008dc8:	b178      	cbz	r0, 8008dea <I2C_RequestMemoryWrite+0xc6>
			if (hi2c->ErrorCode == HAL_I2C_ERROR_AF) {
 8008dca:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8008dcc:	2b04      	cmp	r3, #4
 8008dce:	d005      	beq.n	8008ddc <I2C_RequestMemoryWrite+0xb8>
				return HAL_TIMEOUT;
 8008dd0:	2303      	movs	r3, #3
 8008dd2:	e7bd      	b.n	8008d50 <I2C_RequestMemoryWrite+0x2c>
		hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008dd4:	682a      	ldr	r2, [r5, #0]
 8008dd6:	b2f6      	uxtb	r6, r6
 8008dd8:	6116      	str	r6, [r2, #16]
 8008dda:	e7b9      	b.n	8008d50 <I2C_RequestMemoryWrite+0x2c>
				hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8008ddc:	682a      	ldr	r2, [r5, #0]
 8008dde:	6813      	ldr	r3, [r2, #0]
 8008de0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008de4:	6013      	str	r3, [r2, #0]
				return HAL_ERROR;
 8008de6:	2301      	movs	r3, #1
 8008de8:	e7b2      	b.n	8008d50 <I2C_RequestMemoryWrite+0x2c>
		hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008dea:	682a      	ldr	r2, [r5, #0]
 8008dec:	b2f6      	uxtb	r6, r6
 8008dee:	6116      	str	r6, [r2, #16]
 8008df0:	e7ae      	b.n	8008d50 <I2C_RequestMemoryWrite+0x2c>
 8008df2:	bf00      	nop
 8008df4:	00010002 	.word	0x00010002

08008df8 <I2C_RequestMemoryRead>:
{
 8008df8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008dfc:	b084      	sub	sp, #16
 8008dfe:	4605      	mov	r5, r0
 8008e00:	460e      	mov	r6, r1
 8008e02:	4617      	mov	r7, r2
 8008e04:	4698      	mov	r8, r3
 8008e06:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
	hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8008e08:	6802      	ldr	r2, [r0, #0]
 8008e0a:	6813      	ldr	r3, [r2, #0]
 8008e0c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008e10:	6013      	str	r3, [r2, #0]
	hi2c->Instance->CR1 |= I2C_CR1_START;
 8008e12:	6802      	ldr	r2, [r0, #0]
 8008e14:	6813      	ldr	r3, [r2, #0]
 8008e16:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008e1a:	6013      	str	r3, [r2, #0]
	if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK) {
 8008e1c:	9400      	str	r4, [sp, #0]
 8008e1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e20:	2200      	movs	r2, #0
 8008e22:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008e26:	f7ff fdeb 	bl	8008a00 <I2C_WaitOnFlagUntilTimeout>
 8008e2a:	b120      	cbz	r0, 8008e36 <I2C_RequestMemoryRead+0x3e>
		return HAL_TIMEOUT;
 8008e2c:	2303      	movs	r3, #3
}
 8008e2e:	4618      	mov	r0, r3
 8008e30:	b004      	add	sp, #16
 8008e32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008e36:	682b      	ldr	r3, [r5, #0]
 8008e38:	b2f6      	uxtb	r6, r6
 8008e3a:	f006 02fe 	and.w	r2, r6, #254	; 0xfe
 8008e3e:	611a      	str	r2, [r3, #16]
	if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK) {
 8008e40:	4623      	mov	r3, r4
 8008e42:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008e44:	493d      	ldr	r1, [pc, #244]	; (8008f3c <I2C_RequestMemoryRead+0x144>)
 8008e46:	4628      	mov	r0, r5
 8008e48:	f7ff fe0e 	bl	8008a68 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008e4c:	b130      	cbz	r0, 8008e5c <I2C_RequestMemoryRead+0x64>
		if (hi2c->ErrorCode == HAL_I2C_ERROR_AF) {
 8008e4e:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8008e50:	2b04      	cmp	r3, #4
 8008e52:	d001      	beq.n	8008e58 <I2C_RequestMemoryRead+0x60>
			return HAL_TIMEOUT;
 8008e54:	2303      	movs	r3, #3
 8008e56:	e7ea      	b.n	8008e2e <I2C_RequestMemoryRead+0x36>
			return HAL_ERROR;
 8008e58:	2301      	movs	r3, #1
 8008e5a:	e7e8      	b.n	8008e2e <I2C_RequestMemoryRead+0x36>
	__HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008e5c:	2300      	movs	r3, #0
 8008e5e:	9303      	str	r3, [sp, #12]
 8008e60:	682b      	ldr	r3, [r5, #0]
 8008e62:	695a      	ldr	r2, [r3, #20]
 8008e64:	9203      	str	r2, [sp, #12]
 8008e66:	699b      	ldr	r3, [r3, #24]
 8008e68:	9303      	str	r3, [sp, #12]
 8008e6a:	9b03      	ldr	r3, [sp, #12]
	if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK) {
 8008e6c:	4622      	mov	r2, r4
 8008e6e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008e70:	4628      	mov	r0, r5
 8008e72:	f7ff ff2f 	bl	8008cd4 <I2C_WaitOnTXEFlagUntilTimeout>
 8008e76:	b158      	cbz	r0, 8008e90 <I2C_RequestMemoryRead+0x98>
		if (hi2c->ErrorCode == HAL_I2C_ERROR_AF) {
 8008e78:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8008e7a:	2b04      	cmp	r3, #4
 8008e7c:	d001      	beq.n	8008e82 <I2C_RequestMemoryRead+0x8a>
			return HAL_TIMEOUT;
 8008e7e:	2303      	movs	r3, #3
 8008e80:	e7d5      	b.n	8008e2e <I2C_RequestMemoryRead+0x36>
			hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8008e82:	682a      	ldr	r2, [r5, #0]
 8008e84:	6813      	ldr	r3, [r2, #0]
 8008e86:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008e8a:	6013      	str	r3, [r2, #0]
			return HAL_ERROR;
 8008e8c:	2301      	movs	r3, #1
 8008e8e:	e7ce      	b.n	8008e2e <I2C_RequestMemoryRead+0x36>
	if (MemAddSize == I2C_MEMADD_SIZE_8BIT) {
 8008e90:	f1b8 0f01 	cmp.w	r8, #1
 8008e94:	d00d      	beq.n	8008eb2 <I2C_RequestMemoryRead+0xba>
		hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008e96:	682b      	ldr	r3, [r5, #0]
 8008e98:	0a3a      	lsrs	r2, r7, #8
 8008e9a:	611a      	str	r2, [r3, #16]
		if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK) {
 8008e9c:	4622      	mov	r2, r4
 8008e9e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008ea0:	4628      	mov	r0, r5
 8008ea2:	f7ff ff17 	bl	8008cd4 <I2C_WaitOnTXEFlagUntilTimeout>
 8008ea6:	b1c8      	cbz	r0, 8008edc <I2C_RequestMemoryRead+0xe4>
			if (hi2c->ErrorCode == HAL_I2C_ERROR_AF) {
 8008ea8:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8008eaa:	2b04      	cmp	r3, #4
 8008eac:	d00f      	beq.n	8008ece <I2C_RequestMemoryRead+0xd6>
				return HAL_TIMEOUT;
 8008eae:	2303      	movs	r3, #3
 8008eb0:	e7bd      	b.n	8008e2e <I2C_RequestMemoryRead+0x36>
		hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008eb2:	682b      	ldr	r3, [r5, #0]
 8008eb4:	b2ff      	uxtb	r7, r7
 8008eb6:	611f      	str	r7, [r3, #16]
	if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK) {
 8008eb8:	4622      	mov	r2, r4
 8008eba:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008ebc:	4628      	mov	r0, r5
 8008ebe:	f7ff ff09 	bl	8008cd4 <I2C_WaitOnTXEFlagUntilTimeout>
 8008ec2:	b1b0      	cbz	r0, 8008ef2 <I2C_RequestMemoryRead+0xfa>
		if (hi2c->ErrorCode == HAL_I2C_ERROR_AF) {
 8008ec4:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8008ec6:	2b04      	cmp	r3, #4
 8008ec8:	d00c      	beq.n	8008ee4 <I2C_RequestMemoryRead+0xec>
			return HAL_TIMEOUT;
 8008eca:	2303      	movs	r3, #3
 8008ecc:	e7af      	b.n	8008e2e <I2C_RequestMemoryRead+0x36>
				hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8008ece:	682a      	ldr	r2, [r5, #0]
 8008ed0:	6813      	ldr	r3, [r2, #0]
 8008ed2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008ed6:	6013      	str	r3, [r2, #0]
				return HAL_ERROR;
 8008ed8:	2301      	movs	r3, #1
 8008eda:	e7a8      	b.n	8008e2e <I2C_RequestMemoryRead+0x36>
		hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008edc:	682b      	ldr	r3, [r5, #0]
 8008ede:	b2ff      	uxtb	r7, r7
 8008ee0:	611f      	str	r7, [r3, #16]
 8008ee2:	e7e9      	b.n	8008eb8 <I2C_RequestMemoryRead+0xc0>
			hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8008ee4:	682a      	ldr	r2, [r5, #0]
 8008ee6:	6813      	ldr	r3, [r2, #0]
 8008ee8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008eec:	6013      	str	r3, [r2, #0]
			return HAL_ERROR;
 8008eee:	2301      	movs	r3, #1
 8008ef0:	e79d      	b.n	8008e2e <I2C_RequestMemoryRead+0x36>
	hi2c->Instance->CR1 |= I2C_CR1_START;
 8008ef2:	682a      	ldr	r2, [r5, #0]
 8008ef4:	6813      	ldr	r3, [r2, #0]
 8008ef6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008efa:	6013      	str	r3, [r2, #0]
	if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK) {
 8008efc:	9400      	str	r4, [sp, #0]
 8008efe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f00:	2200      	movs	r2, #0
 8008f02:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008f06:	4628      	mov	r0, r5
 8008f08:	f7ff fd7a 	bl	8008a00 <I2C_WaitOnFlagUntilTimeout>
 8008f0c:	b108      	cbz	r0, 8008f12 <I2C_RequestMemoryRead+0x11a>
		return HAL_TIMEOUT;
 8008f0e:	2303      	movs	r3, #3
 8008f10:	e78d      	b.n	8008e2e <I2C_RequestMemoryRead+0x36>
	hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8008f12:	682b      	ldr	r3, [r5, #0]
 8008f14:	f046 0601 	orr.w	r6, r6, #1
 8008f18:	611e      	str	r6, [r3, #16]
	if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK) {
 8008f1a:	4623      	mov	r3, r4
 8008f1c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008f1e:	4907      	ldr	r1, [pc, #28]	; (8008f3c <I2C_RequestMemoryRead+0x144>)
 8008f20:	4628      	mov	r0, r5
 8008f22:	f7ff fda1 	bl	8008a68 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008f26:	4603      	mov	r3, r0
 8008f28:	2800      	cmp	r0, #0
 8008f2a:	d080      	beq.n	8008e2e <I2C_RequestMemoryRead+0x36>
		if (hi2c->ErrorCode == HAL_I2C_ERROR_AF) {
 8008f2c:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8008f2e:	2b04      	cmp	r3, #4
 8008f30:	d001      	beq.n	8008f36 <I2C_RequestMemoryRead+0x13e>
			return HAL_TIMEOUT;
 8008f32:	2303      	movs	r3, #3
 8008f34:	e77b      	b.n	8008e2e <I2C_RequestMemoryRead+0x36>
			return HAL_ERROR;
 8008f36:	2301      	movs	r3, #1
 8008f38:	e779      	b.n	8008e2e <I2C_RequestMemoryRead+0x36>
 8008f3a:	bf00      	nop
 8008f3c:	00010002 	.word	0x00010002

08008f40 <I2C_WaitOnBTFFlagUntilTimeout>:
{
 8008f40:	b570      	push	{r4, r5, r6, lr}
 8008f42:	4604      	mov	r4, r0
 8008f44:	460d      	mov	r5, r1
 8008f46:	4616      	mov	r6, r2
	while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET) {
 8008f48:	6823      	ldr	r3, [r4, #0]
 8008f4a:	695b      	ldr	r3, [r3, #20]
 8008f4c:	f013 0f04 	tst.w	r3, #4
 8008f50:	d119      	bne.n	8008f86 <I2C_WaitOnBTFFlagUntilTimeout+0x46>
		if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK) {
 8008f52:	4620      	mov	r0, r4
 8008f54:	f7ff fd3f 	bl	80089d6 <I2C_IsAcknowledgeFailed>
 8008f58:	b9b8      	cbnz	r0, 8008f8a <I2C_WaitOnBTFFlagUntilTimeout+0x4a>
		if (Timeout != HAL_MAX_DELAY) {
 8008f5a:	f1b5 3fff 	cmp.w	r5, #4294967295
 8008f5e:	d0f3      	beq.n	8008f48 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
			if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout)) {
 8008f60:	b125      	cbz	r5, 8008f6c <I2C_WaitOnBTFFlagUntilTimeout+0x2c>
 8008f62:	f7fe fa27 	bl	80073b4 <HAL_GetTick>
 8008f66:	1b80      	subs	r0, r0, r6
 8008f68:	4285      	cmp	r5, r0
 8008f6a:	d2ed      	bcs.n	8008f48 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
				hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008f6c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008f6e:	f043 0320 	orr.w	r3, r3, #32
 8008f72:	6423      	str	r3, [r4, #64]	; 0x40
				hi2c->PreviousState = I2C_STATE_NONE;
 8008f74:	2300      	movs	r3, #0
 8008f76:	6323      	str	r3, [r4, #48]	; 0x30
				hi2c->State = HAL_I2C_STATE_READY;
 8008f78:	2220      	movs	r2, #32
 8008f7a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
				__HAL_UNLOCK(hi2c);
 8008f7e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
				return HAL_TIMEOUT;
 8008f82:	2003      	movs	r0, #3
 8008f84:	bd70      	pop	{r4, r5, r6, pc}
	return HAL_OK;
 8008f86:	2000      	movs	r0, #0
 8008f88:	bd70      	pop	{r4, r5, r6, pc}
			return HAL_ERROR;
 8008f8a:	2001      	movs	r0, #1
}
 8008f8c:	bd70      	pop	{r4, r5, r6, pc}

08008f8e <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 8008f8e:	b570      	push	{r4, r5, r6, lr}
 8008f90:	4605      	mov	r5, r0
 8008f92:	460c      	mov	r4, r1
 8008f94:	4616      	mov	r6, r2
	while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) {
 8008f96:	682b      	ldr	r3, [r5, #0]
 8008f98:	695a      	ldr	r2, [r3, #20]
 8008f9a:	f012 0f40 	tst.w	r2, #64	; 0x40
 8008f9e:	d122      	bne.n	8008fe6 <I2C_WaitOnRXNEFlagUntilTimeout+0x58>
		if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) {
 8008fa0:	695a      	ldr	r2, [r3, #20]
 8008fa2:	f012 0f10 	tst.w	r2, #16
 8008fa6:	d111      	bne.n	8008fcc <I2C_WaitOnRXNEFlagUntilTimeout+0x3e>
		if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout)) {
 8008fa8:	b124      	cbz	r4, 8008fb4 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
 8008faa:	f7fe fa03 	bl	80073b4 <HAL_GetTick>
 8008fae:	1b80      	subs	r0, r0, r6
 8008fb0:	4284      	cmp	r4, r0
 8008fb2:	d2f0      	bcs.n	8008f96 <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
			hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008fb4:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8008fb6:	f043 0320 	orr.w	r3, r3, #32
 8008fba:	642b      	str	r3, [r5, #64]	; 0x40
			hi2c->State = HAL_I2C_STATE_READY;
 8008fbc:	2320      	movs	r3, #32
 8008fbe:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
			__HAL_UNLOCK(hi2c);
 8008fc2:	2300      	movs	r3, #0
 8008fc4:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
			return HAL_TIMEOUT;
 8008fc8:	2003      	movs	r0, #3
 8008fca:	bd70      	pop	{r4, r5, r6, pc}
			__HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008fcc:	f06f 0210 	mvn.w	r2, #16
 8008fd0:	615a      	str	r2, [r3, #20]
			hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008fd2:	2300      	movs	r3, #0
 8008fd4:	642b      	str	r3, [r5, #64]	; 0x40
			hi2c->PreviousState = I2C_STATE_NONE;
 8008fd6:	632b      	str	r3, [r5, #48]	; 0x30
			hi2c->State = HAL_I2C_STATE_READY;
 8008fd8:	2220      	movs	r2, #32
 8008fda:	f885 203d 	strb.w	r2, [r5, #61]	; 0x3d
			__HAL_UNLOCK(hi2c);
 8008fde:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
			return HAL_ERROR;
 8008fe2:	2001      	movs	r0, #1
 8008fe4:	bd70      	pop	{r4, r5, r6, pc}
	return HAL_OK;
 8008fe6:	2000      	movs	r0, #0
}
 8008fe8:	bd70      	pop	{r4, r5, r6, pc}
	...

08008fec <HAL_I2C_Init>:
	if (hi2c == NULL) {
 8008fec:	2800      	cmp	r0, #0
 8008fee:	f000 80e7 	beq.w	80091c0 <HAL_I2C_Init+0x1d4>
{
 8008ff2:	b538      	push	{r3, r4, r5, lr}
 8008ff4:	4604      	mov	r4, r0
	assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8008ff6:	6803      	ldr	r3, [r0, #0]
 8008ff8:	4a72      	ldr	r2, [pc, #456]	; (80091c4 <HAL_I2C_Init+0x1d8>)
 8008ffa:	4293      	cmp	r3, r2
 8008ffc:	d00c      	beq.n	8009018 <HAL_I2C_Init+0x2c>
 8008ffe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009002:	4293      	cmp	r3, r2
 8009004:	d008      	beq.n	8009018 <HAL_I2C_Init+0x2c>
 8009006:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800900a:	4293      	cmp	r3, r2
 800900c:	d004      	beq.n	8009018 <HAL_I2C_Init+0x2c>
 800900e:	f240 116d 	movw	r1, #365	; 0x16d
 8009012:	486d      	ldr	r0, [pc, #436]	; (80091c8 <HAL_I2C_Init+0x1dc>)
 8009014:	f004 fb9a 	bl	800d74c <assert_failed>
	assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8009018:	6863      	ldr	r3, [r4, #4]
 800901a:	3b01      	subs	r3, #1
 800901c:	4a6b      	ldr	r2, [pc, #428]	; (80091cc <HAL_I2C_Init+0x1e0>)
 800901e:	4293      	cmp	r3, r2
 8009020:	f200 8081 	bhi.w	8009126 <HAL_I2C_Init+0x13a>
	assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 8009024:	68a3      	ldr	r3, [r4, #8]
 8009026:	b13b      	cbz	r3, 8009038 <HAL_I2C_Init+0x4c>
 8009028:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800902c:	d004      	beq.n	8009038 <HAL_I2C_Init+0x4c>
 800902e:	f240 116f 	movw	r1, #367	; 0x16f
 8009032:	4865      	ldr	r0, [pc, #404]	; (80091c8 <HAL_I2C_Init+0x1dc>)
 8009034:	f004 fb8a 	bl	800d74c <assert_failed>
	assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8009038:	68e3      	ldr	r3, [r4, #12]
 800903a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800903e:	f023 0303 	bic.w	r3, r3, #3
 8009042:	2b00      	cmp	r3, #0
 8009044:	d175      	bne.n	8009132 <HAL_I2C_Init+0x146>
	assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8009046:	6923      	ldr	r3, [r4, #16]
 8009048:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800904c:	d007      	beq.n	800905e <HAL_I2C_Init+0x72>
 800904e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8009052:	d004      	beq.n	800905e <HAL_I2C_Init+0x72>
 8009054:	f240 1171 	movw	r1, #369	; 0x171
 8009058:	485b      	ldr	r0, [pc, #364]	; (80091c8 <HAL_I2C_Init+0x1dc>)
 800905a:	f004 fb77 	bl	800d74c <assert_failed>
	assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 800905e:	6963      	ldr	r3, [r4, #20]
 8009060:	2b01      	cmp	r3, #1
 8009062:	d904      	bls.n	800906e <HAL_I2C_Init+0x82>
 8009064:	f44f 71b9 	mov.w	r1, #370	; 0x172
 8009068:	4857      	ldr	r0, [pc, #348]	; (80091c8 <HAL_I2C_Init+0x1dc>)
 800906a:	f004 fb6f 	bl	800d74c <assert_failed>
	assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 800906e:	69a3      	ldr	r3, [r4, #24]
 8009070:	f033 03fe 	bics.w	r3, r3, #254	; 0xfe
 8009074:	d163      	bne.n	800913e <HAL_I2C_Init+0x152>
	assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8009076:	69e3      	ldr	r3, [r4, #28]
 8009078:	b133      	cbz	r3, 8009088 <HAL_I2C_Init+0x9c>
 800907a:	2b40      	cmp	r3, #64	; 0x40
 800907c:	d004      	beq.n	8009088 <HAL_I2C_Init+0x9c>
 800907e:	f44f 71ba 	mov.w	r1, #372	; 0x174
 8009082:	4851      	ldr	r0, [pc, #324]	; (80091c8 <HAL_I2C_Init+0x1dc>)
 8009084:	f004 fb62 	bl	800d74c <assert_failed>
	assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8009088:	6a23      	ldr	r3, [r4, #32]
 800908a:	b133      	cbz	r3, 800909a <HAL_I2C_Init+0xae>
 800908c:	2b80      	cmp	r3, #128	; 0x80
 800908e:	d004      	beq.n	800909a <HAL_I2C_Init+0xae>
 8009090:	f240 1175 	movw	r1, #373	; 0x175
 8009094:	484c      	ldr	r0, [pc, #304]	; (80091c8 <HAL_I2C_Init+0x1dc>)
 8009096:	f004 fb59 	bl	800d74c <assert_failed>
	if (hi2c->State == HAL_I2C_STATE_RESET) {
 800909a:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d053      	beq.n	800914a <HAL_I2C_Init+0x15e>
	hi2c->State = HAL_I2C_STATE_BUSY;
 80090a2:	2324      	movs	r3, #36	; 0x24
 80090a4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
	__HAL_I2C_DISABLE(hi2c);
 80090a8:	6822      	ldr	r2, [r4, #0]
 80090aa:	6813      	ldr	r3, [r2, #0]
 80090ac:	f023 0301 	bic.w	r3, r3, #1
 80090b0:	6013      	str	r3, [r2, #0]
	pclk1 = HAL_RCC_GetPCLK1Freq();
 80090b2:	f001 fe09 	bl	800acc8 <HAL_RCC_GetPCLK1Freq>
	freqrange = I2C_FREQRANGE(pclk1);
 80090b6:	4b46      	ldr	r3, [pc, #280]	; (80091d0 <HAL_I2C_Init+0x1e4>)
 80090b8:	fba3 2300 	umull	r2, r3, r3, r0
 80090bc:	0c9b      	lsrs	r3, r3, #18
	hi2c->Instance->CR2 = freqrange;
 80090be:	6822      	ldr	r2, [r4, #0]
 80090c0:	6053      	str	r3, [r2, #4]
	hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80090c2:	6821      	ldr	r1, [r4, #0]
 80090c4:	6865      	ldr	r5, [r4, #4]
 80090c6:	4a43      	ldr	r2, [pc, #268]	; (80091d4 <HAL_I2C_Init+0x1e8>)
 80090c8:	4295      	cmp	r5, r2
 80090ca:	d844      	bhi.n	8009156 <HAL_I2C_Init+0x16a>
 80090cc:	3301      	adds	r3, #1
 80090ce:	620b      	str	r3, [r1, #32]
	hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 80090d0:	6821      	ldr	r1, [r4, #0]
 80090d2:	6863      	ldr	r3, [r4, #4]
 80090d4:	4a3f      	ldr	r2, [pc, #252]	; (80091d4 <HAL_I2C_Init+0x1e8>)
 80090d6:	4293      	cmp	r3, r2
 80090d8:	d847      	bhi.n	800916a <HAL_I2C_Init+0x17e>
 80090da:	005b      	lsls	r3, r3, #1
 80090dc:	fbb0 f0f3 	udiv	r0, r0, r3
 80090e0:	f3c0 030b 	ubfx	r3, r0, #0, #12
 80090e4:	2b03      	cmp	r3, #3
 80090e6:	d800      	bhi.n	80090ea <HAL_I2C_Init+0xfe>
 80090e8:	2004      	movs	r0, #4
 80090ea:	61c8      	str	r0, [r1, #28]
	hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80090ec:	6822      	ldr	r2, [r4, #0]
 80090ee:	69e3      	ldr	r3, [r4, #28]
 80090f0:	6a21      	ldr	r1, [r4, #32]
 80090f2:	430b      	orrs	r3, r1
 80090f4:	6013      	str	r3, [r2, #0]
	hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 80090f6:	6822      	ldr	r2, [r4, #0]
 80090f8:	6923      	ldr	r3, [r4, #16]
 80090fa:	68e1      	ldr	r1, [r4, #12]
 80090fc:	430b      	orrs	r3, r1
 80090fe:	6093      	str	r3, [r2, #8]
	hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8009100:	6822      	ldr	r2, [r4, #0]
 8009102:	6963      	ldr	r3, [r4, #20]
 8009104:	69a1      	ldr	r1, [r4, #24]
 8009106:	430b      	orrs	r3, r1
 8009108:	60d3      	str	r3, [r2, #12]
	__HAL_I2C_ENABLE(hi2c);
 800910a:	6822      	ldr	r2, [r4, #0]
 800910c:	6813      	ldr	r3, [r2, #0]
 800910e:	f043 0301 	orr.w	r3, r3, #1
 8009112:	6013      	str	r3, [r2, #0]
	hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009114:	2000      	movs	r0, #0
 8009116:	6420      	str	r0, [r4, #64]	; 0x40
	hi2c->State = HAL_I2C_STATE_READY;
 8009118:	2320      	movs	r3, #32
 800911a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
	hi2c->PreviousState = I2C_STATE_NONE;
 800911e:	6320      	str	r0, [r4, #48]	; 0x30
	hi2c->Mode = HAL_I2C_MODE_NONE;
 8009120:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
	return HAL_OK;
 8009124:	bd38      	pop	{r3, r4, r5, pc}
	assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8009126:	f44f 71b7 	mov.w	r1, #366	; 0x16e
 800912a:	4827      	ldr	r0, [pc, #156]	; (80091c8 <HAL_I2C_Init+0x1dc>)
 800912c:	f004 fb0e 	bl	800d74c <assert_failed>
 8009130:	e778      	b.n	8009024 <HAL_I2C_Init+0x38>
	assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8009132:	f44f 71b8 	mov.w	r1, #368	; 0x170
 8009136:	4824      	ldr	r0, [pc, #144]	; (80091c8 <HAL_I2C_Init+0x1dc>)
 8009138:	f004 fb08 	bl	800d74c <assert_failed>
 800913c:	e783      	b.n	8009046 <HAL_I2C_Init+0x5a>
	assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 800913e:	f240 1173 	movw	r1, #371	; 0x173
 8009142:	4821      	ldr	r0, [pc, #132]	; (80091c8 <HAL_I2C_Init+0x1dc>)
 8009144:	f004 fb02 	bl	800d74c <assert_failed>
 8009148:	e795      	b.n	8009076 <HAL_I2C_Init+0x8a>
		hi2c->Lock = HAL_UNLOCKED;
 800914a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
		HAL_I2C_MspInit(hi2c);
 800914e:	4620      	mov	r0, r4
 8009150:	f004 f952 	bl	800d3f8 <HAL_I2C_MspInit>
 8009154:	e7a5      	b.n	80090a2 <HAL_I2C_Init+0xb6>
	hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8009156:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800915a:	fb02 f303 	mul.w	r3, r2, r3
 800915e:	4a1e      	ldr	r2, [pc, #120]	; (80091d8 <HAL_I2C_Init+0x1ec>)
 8009160:	fba2 2303 	umull	r2, r3, r2, r3
 8009164:	099b      	lsrs	r3, r3, #6
 8009166:	3301      	adds	r3, #1
 8009168:	e7b1      	b.n	80090ce <HAL_I2C_Init+0xe2>
	hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 800916a:	68a5      	ldr	r5, [r4, #8]
 800916c:	b98d      	cbnz	r5, 8009192 <HAL_I2C_Init+0x1a6>
 800916e:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8009172:	fbb0 f2f2 	udiv	r2, r0, r2
 8009176:	f3c2 020b 	ubfx	r2, r2, #0, #12
 800917a:	fab2 f282 	clz	r2, r2
 800917e:	0952      	lsrs	r2, r2, #5
 8009180:	b9e2      	cbnz	r2, 80091bc <HAL_I2C_Init+0x1d0>
 8009182:	b995      	cbnz	r5, 80091aa <HAL_I2C_Init+0x1be>
 8009184:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8009188:	fbb0 f0f3 	udiv	r0, r0, r3
 800918c:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
 8009190:	e7ab      	b.n	80090ea <HAL_I2C_Init+0xfe>
 8009192:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8009196:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800919a:	fbb0 f2f2 	udiv	r2, r0, r2
 800919e:	f3c2 020b 	ubfx	r2, r2, #0, #12
 80091a2:	fab2 f282 	clz	r2, r2
 80091a6:	0952      	lsrs	r2, r2, #5
 80091a8:	e7ea      	b.n	8009180 <HAL_I2C_Init+0x194>
 80091aa:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80091ae:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80091b2:	fbb0 f0f3 	udiv	r0, r0, r3
 80091b6:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 80091ba:	e796      	b.n	80090ea <HAL_I2C_Init+0xfe>
 80091bc:	2001      	movs	r0, #1
 80091be:	e794      	b.n	80090ea <HAL_I2C_Init+0xfe>
		return HAL_ERROR;
 80091c0:	2001      	movs	r0, #1
 80091c2:	4770      	bx	lr
 80091c4:	40005400 	.word	0x40005400
 80091c8:	0802018c 	.word	0x0802018c
 80091cc:	00061a7f 	.word	0x00061a7f
 80091d0:	431bde83 	.word	0x431bde83
 80091d4:	000186a0 	.word	0x000186a0
 80091d8:	10624dd3 	.word	0x10624dd3

080091dc <HAL_I2C_DeInit>:
	if (hi2c == NULL) {
 80091dc:	b338      	cbz	r0, 800922e <HAL_I2C_DeInit+0x52>
{
 80091de:	b510      	push	{r4, lr}
 80091e0:	4604      	mov	r4, r0
	assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 80091e2:	6803      	ldr	r3, [r0, #0]
 80091e4:	4a13      	ldr	r2, [pc, #76]	; (8009234 <HAL_I2C_DeInit+0x58>)
 80091e6:	4293      	cmp	r3, r2
 80091e8:	d00c      	beq.n	8009204 <HAL_I2C_DeInit+0x28>
 80091ea:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80091ee:	4293      	cmp	r3, r2
 80091f0:	d008      	beq.n	8009204 <HAL_I2C_DeInit+0x28>
 80091f2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80091f6:	4293      	cmp	r3, r2
 80091f8:	d004      	beq.n	8009204 <HAL_I2C_DeInit+0x28>
 80091fa:	f44f 71dd 	mov.w	r1, #442	; 0x1ba
 80091fe:	480e      	ldr	r0, [pc, #56]	; (8009238 <HAL_I2C_DeInit+0x5c>)
 8009200:	f004 faa4 	bl	800d74c <assert_failed>
	hi2c->State = HAL_I2C_STATE_BUSY;
 8009204:	2324      	movs	r3, #36	; 0x24
 8009206:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
	__HAL_I2C_DISABLE(hi2c);
 800920a:	6822      	ldr	r2, [r4, #0]
 800920c:	6813      	ldr	r3, [r2, #0]
 800920e:	f023 0301 	bic.w	r3, r3, #1
 8009212:	6013      	str	r3, [r2, #0]
	HAL_I2C_MspDeInit(hi2c);
 8009214:	4620      	mov	r0, r4
 8009216:	f004 f977 	bl	800d508 <HAL_I2C_MspDeInit>
	hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800921a:	2000      	movs	r0, #0
 800921c:	6420      	str	r0, [r4, #64]	; 0x40
	hi2c->State = HAL_I2C_STATE_RESET;
 800921e:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
	hi2c->PreviousState = I2C_STATE_NONE;
 8009222:	6320      	str	r0, [r4, #48]	; 0x30
	hi2c->Mode = HAL_I2C_MODE_NONE;
 8009224:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
	__HAL_UNLOCK(hi2c);
 8009228:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
	return HAL_OK;
 800922c:	bd10      	pop	{r4, pc}
		return HAL_ERROR;
 800922e:	2001      	movs	r0, #1
 8009230:	4770      	bx	lr
 8009232:	bf00      	nop
 8009234:	40005400 	.word	0x40005400
 8009238:	0802018c 	.word	0x0802018c

0800923c <HAL_I2C_Master_Transmit>:
{
 800923c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009240:	b084      	sub	sp, #16
 8009242:	4604      	mov	r4, r0
 8009244:	460d      	mov	r5, r1
 8009246:	4690      	mov	r8, r2
 8009248:	461f      	mov	r7, r3
	tickstart = HAL_GetTick();
 800924a:	f7fe f8b3 	bl	80073b4 <HAL_GetTick>
	if (hi2c->State == HAL_I2C_STATE_READY) {
 800924e:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8009252:	b2db      	uxtb	r3, r3
 8009254:	2b20      	cmp	r3, #32
 8009256:	d004      	beq.n	8009262 <HAL_I2C_Master_Transmit+0x26>
		return HAL_BUSY;
 8009258:	2502      	movs	r5, #2
}
 800925a:	4628      	mov	r0, r5
 800925c:	b004      	add	sp, #16
 800925e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009262:	4606      	mov	r6, r0
		if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK) {
 8009264:	9000      	str	r0, [sp, #0]
 8009266:	2319      	movs	r3, #25
 8009268:	2201      	movs	r2, #1
 800926a:	4954      	ldr	r1, [pc, #336]	; (80093bc <HAL_I2C_Master_Transmit+0x180>)
 800926c:	4620      	mov	r0, r4
 800926e:	f7ff fbc7 	bl	8008a00 <I2C_WaitOnFlagUntilTimeout>
 8009272:	b108      	cbz	r0, 8009278 <HAL_I2C_Master_Transmit+0x3c>
			return HAL_BUSY;
 8009274:	2502      	movs	r5, #2
 8009276:	e7f0      	b.n	800925a <HAL_I2C_Master_Transmit+0x1e>
		__HAL_LOCK(hi2c);
 8009278:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800927c:	2b01      	cmp	r3, #1
 800927e:	f000 809a 	beq.w	80093b6 <HAL_I2C_Master_Transmit+0x17a>
 8009282:	2301      	movs	r3, #1
 8009284:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
		if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE) {
 8009288:	6823      	ldr	r3, [r4, #0]
 800928a:	681a      	ldr	r2, [r3, #0]
 800928c:	f012 0f01 	tst.w	r2, #1
 8009290:	d103      	bne.n	800929a <HAL_I2C_Master_Transmit+0x5e>
			__HAL_I2C_ENABLE(hi2c);
 8009292:	681a      	ldr	r2, [r3, #0]
 8009294:	f042 0201 	orr.w	r2, r2, #1
 8009298:	601a      	str	r2, [r3, #0]
		hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800929a:	6822      	ldr	r2, [r4, #0]
 800929c:	6813      	ldr	r3, [r2, #0]
 800929e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80092a2:	6013      	str	r3, [r2, #0]
		hi2c->State = HAL_I2C_STATE_BUSY_TX;
 80092a4:	2321      	movs	r3, #33	; 0x21
 80092a6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
		hi2c->Mode = HAL_I2C_MODE_MASTER;
 80092aa:	2310      	movs	r3, #16
 80092ac:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
		hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80092b0:	2300      	movs	r3, #0
 80092b2:	6423      	str	r3, [r4, #64]	; 0x40
		hi2c->pBuffPtr = pData;
 80092b4:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
		hi2c->XferCount = Size;
 80092b8:	8567      	strh	r7, [r4, #42]	; 0x2a
		hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80092ba:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 80092be:	62e3      	str	r3, [r4, #44]	; 0x2c
		hi2c->XferSize = hi2c->XferCount;
 80092c0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80092c2:	8523      	strh	r3, [r4, #40]	; 0x28
		if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK) {
 80092c4:	4633      	mov	r3, r6
 80092c6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80092c8:	4629      	mov	r1, r5
 80092ca:	4620      	mov	r0, r4
 80092cc:	f7ff fc14 	bl	8008af8 <I2C_MasterRequestWrite>
 80092d0:	4605      	mov	r5, r0
 80092d2:	b160      	cbz	r0, 80092ee <HAL_I2C_Master_Transmit+0xb2>
			if (hi2c->ErrorCode == HAL_I2C_ERROR_AF) {
 80092d4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80092d6:	2b04      	cmp	r3, #4
 80092d8:	d004      	beq.n	80092e4 <HAL_I2C_Master_Transmit+0xa8>
				__HAL_UNLOCK(hi2c);
 80092da:	2300      	movs	r3, #0
 80092dc:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
				return HAL_TIMEOUT;
 80092e0:	2503      	movs	r5, #3
 80092e2:	e7ba      	b.n	800925a <HAL_I2C_Master_Transmit+0x1e>
				__HAL_UNLOCK(hi2c);
 80092e4:	2300      	movs	r3, #0
 80092e6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
				return HAL_ERROR;
 80092ea:	2501      	movs	r5, #1
 80092ec:	e7b5      	b.n	800925a <HAL_I2C_Master_Transmit+0x1e>
		__HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80092ee:	2300      	movs	r3, #0
 80092f0:	9303      	str	r3, [sp, #12]
 80092f2:	6823      	ldr	r3, [r4, #0]
 80092f4:	695a      	ldr	r2, [r3, #20]
 80092f6:	9203      	str	r2, [sp, #12]
 80092f8:	699b      	ldr	r3, [r3, #24]
 80092fa:	9303      	str	r3, [sp, #12]
 80092fc:	9b03      	ldr	r3, [sp, #12]
		while (hi2c->XferSize > 0U) {
 80092fe:	e012      	b.n	8009326 <HAL_I2C_Master_Transmit+0xea>
				if (hi2c->ErrorCode == HAL_I2C_ERROR_AF) {
 8009300:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009302:	2b04      	cmp	r3, #4
 8009304:	d001      	beq.n	800930a <HAL_I2C_Master_Transmit+0xce>
					return HAL_TIMEOUT;
 8009306:	2503      	movs	r5, #3
 8009308:	e7a7      	b.n	800925a <HAL_I2C_Master_Transmit+0x1e>
					hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800930a:	6822      	ldr	r2, [r4, #0]
 800930c:	6813      	ldr	r3, [r2, #0]
 800930e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009312:	6013      	str	r3, [r2, #0]
					return HAL_ERROR;
 8009314:	2501      	movs	r5, #1
 8009316:	e7a0      	b.n	800925a <HAL_I2C_Master_Transmit+0x1e>
			if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) {
 8009318:	4632      	mov	r2, r6
 800931a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800931c:	4620      	mov	r0, r4
 800931e:	f7ff fe0f 	bl	8008f40 <I2C_WaitOnBTFFlagUntilTimeout>
 8009322:	2800      	cmp	r0, #0
 8009324:	d12d      	bne.n	8009382 <HAL_I2C_Master_Transmit+0x146>
		while (hi2c->XferSize > 0U) {
 8009326:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8009328:	2b00      	cmp	r3, #0
 800932a:	d036      	beq.n	800939a <HAL_I2C_Master_Transmit+0x15e>
			if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) {
 800932c:	4632      	mov	r2, r6
 800932e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009330:	4620      	mov	r0, r4
 8009332:	f7ff fccf 	bl	8008cd4 <I2C_WaitOnTXEFlagUntilTimeout>
 8009336:	2800      	cmp	r0, #0
 8009338:	d1e2      	bne.n	8009300 <HAL_I2C_Master_Transmit+0xc4>
			hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 800933a:	6822      	ldr	r2, [r4, #0]
 800933c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800933e:	1c59      	adds	r1, r3, #1
 8009340:	6261      	str	r1, [r4, #36]	; 0x24
 8009342:	781b      	ldrb	r3, [r3, #0]
 8009344:	6113      	str	r3, [r2, #16]
			hi2c->XferCount--;
 8009346:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8009348:	b29b      	uxth	r3, r3
 800934a:	3b01      	subs	r3, #1
 800934c:	b29b      	uxth	r3, r3
 800934e:	8563      	strh	r3, [r4, #42]	; 0x2a
			hi2c->XferSize--;
 8009350:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8009352:	3b01      	subs	r3, #1
 8009354:	b29b      	uxth	r3, r3
 8009356:	8523      	strh	r3, [r4, #40]	; 0x28
			if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U)) {
 8009358:	6822      	ldr	r2, [r4, #0]
 800935a:	6951      	ldr	r1, [r2, #20]
 800935c:	f011 0f04 	tst.w	r1, #4
 8009360:	d0da      	beq.n	8009318 <HAL_I2C_Master_Transmit+0xdc>
 8009362:	2b00      	cmp	r3, #0
 8009364:	d0d8      	beq.n	8009318 <HAL_I2C_Master_Transmit+0xdc>
				hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8009366:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009368:	1c59      	adds	r1, r3, #1
 800936a:	6261      	str	r1, [r4, #36]	; 0x24
 800936c:	781b      	ldrb	r3, [r3, #0]
 800936e:	6113      	str	r3, [r2, #16]
				hi2c->XferCount--;
 8009370:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8009372:	b29b      	uxth	r3, r3
 8009374:	3b01      	subs	r3, #1
 8009376:	b29b      	uxth	r3, r3
 8009378:	8563      	strh	r3, [r4, #42]	; 0x2a
				hi2c->XferSize--;
 800937a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800937c:	3b01      	subs	r3, #1
 800937e:	8523      	strh	r3, [r4, #40]	; 0x28
 8009380:	e7ca      	b.n	8009318 <HAL_I2C_Master_Transmit+0xdc>
				if (hi2c->ErrorCode == HAL_I2C_ERROR_AF) {
 8009382:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009384:	2b04      	cmp	r3, #4
 8009386:	d001      	beq.n	800938c <HAL_I2C_Master_Transmit+0x150>
					return HAL_TIMEOUT;
 8009388:	2503      	movs	r5, #3
 800938a:	e766      	b.n	800925a <HAL_I2C_Master_Transmit+0x1e>
					hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800938c:	6822      	ldr	r2, [r4, #0]
 800938e:	6813      	ldr	r3, [r2, #0]
 8009390:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009394:	6013      	str	r3, [r2, #0]
					return HAL_ERROR;
 8009396:	2501      	movs	r5, #1
 8009398:	e75f      	b.n	800925a <HAL_I2C_Master_Transmit+0x1e>
		hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800939a:	6822      	ldr	r2, [r4, #0]
 800939c:	6813      	ldr	r3, [r2, #0]
 800939e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80093a2:	6013      	str	r3, [r2, #0]
		hi2c->State = HAL_I2C_STATE_READY;
 80093a4:	2320      	movs	r3, #32
 80093a6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
		hi2c->Mode = HAL_I2C_MODE_NONE;
 80093aa:	2300      	movs	r3, #0
 80093ac:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
		__HAL_UNLOCK(hi2c);
 80093b0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
		return HAL_OK;
 80093b4:	e751      	b.n	800925a <HAL_I2C_Master_Transmit+0x1e>
		__HAL_LOCK(hi2c);
 80093b6:	2502      	movs	r5, #2
 80093b8:	e74f      	b.n	800925a <HAL_I2C_Master_Transmit+0x1e>
 80093ba:	bf00      	nop
 80093bc:	00100002 	.word	0x00100002

080093c0 <HAL_I2C_Master_Receive>:
{
 80093c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093c4:	b086      	sub	sp, #24
 80093c6:	4604      	mov	r4, r0
 80093c8:	460d      	mov	r5, r1
 80093ca:	4690      	mov	r8, r2
 80093cc:	461f      	mov	r7, r3
	tickstart = HAL_GetTick();
 80093ce:	f7fd fff1 	bl	80073b4 <HAL_GetTick>
	if (hi2c->State == HAL_I2C_STATE_READY) {
 80093d2:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80093d6:	b2db      	uxtb	r3, r3
 80093d8:	2b20      	cmp	r3, #32
 80093da:	d004      	beq.n	80093e6 <HAL_I2C_Master_Receive+0x26>
		return HAL_BUSY;
 80093dc:	2502      	movs	r5, #2
}
 80093de:	4628      	mov	r0, r5
 80093e0:	b006      	add	sp, #24
 80093e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093e6:	4606      	mov	r6, r0
		if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK) {
 80093e8:	9000      	str	r0, [sp, #0]
 80093ea:	2319      	movs	r3, #25
 80093ec:	2201      	movs	r2, #1
 80093ee:	498f      	ldr	r1, [pc, #572]	; (800962c <HAL_I2C_Master_Receive+0x26c>)
 80093f0:	4620      	mov	r0, r4
 80093f2:	f7ff fb05 	bl	8008a00 <I2C_WaitOnFlagUntilTimeout>
 80093f6:	b108      	cbz	r0, 80093fc <HAL_I2C_Master_Receive+0x3c>
			return HAL_BUSY;
 80093f8:	2502      	movs	r5, #2
 80093fa:	e7f0      	b.n	80093de <HAL_I2C_Master_Receive+0x1e>
		__HAL_LOCK(hi2c);
 80093fc:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8009400:	2b01      	cmp	r3, #1
 8009402:	f000 814c 	beq.w	800969e <HAL_I2C_Master_Receive+0x2de>
 8009406:	2301      	movs	r3, #1
 8009408:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
		if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE) {
 800940c:	6823      	ldr	r3, [r4, #0]
 800940e:	681a      	ldr	r2, [r3, #0]
 8009410:	f012 0f01 	tst.w	r2, #1
 8009414:	d103      	bne.n	800941e <HAL_I2C_Master_Receive+0x5e>
			__HAL_I2C_ENABLE(hi2c);
 8009416:	681a      	ldr	r2, [r3, #0]
 8009418:	f042 0201 	orr.w	r2, r2, #1
 800941c:	601a      	str	r2, [r3, #0]
		hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800941e:	6822      	ldr	r2, [r4, #0]
 8009420:	6813      	ldr	r3, [r2, #0]
 8009422:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009426:	6013      	str	r3, [r2, #0]
		hi2c->State = HAL_I2C_STATE_BUSY_RX;
 8009428:	2322      	movs	r3, #34	; 0x22
 800942a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
		hi2c->Mode = HAL_I2C_MODE_MASTER;
 800942e:	2310      	movs	r3, #16
 8009430:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
		hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009434:	2300      	movs	r3, #0
 8009436:	6423      	str	r3, [r4, #64]	; 0x40
		hi2c->pBuffPtr = pData;
 8009438:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
		hi2c->XferCount = Size;
 800943c:	8567      	strh	r7, [r4, #42]	; 0x2a
		hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800943e:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 8009442:	62e3      	str	r3, [r4, #44]	; 0x2c
		hi2c->XferSize = hi2c->XferCount;
 8009444:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8009446:	8523      	strh	r3, [r4, #40]	; 0x28
		if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK) {
 8009448:	4633      	mov	r3, r6
 800944a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800944c:	4629      	mov	r1, r5
 800944e:	4620      	mov	r0, r4
 8009450:	f7ff fbb0 	bl	8008bb4 <I2C_MasterRequestRead>
 8009454:	4605      	mov	r5, r0
 8009456:	b160      	cbz	r0, 8009472 <HAL_I2C_Master_Receive+0xb2>
			if (hi2c->ErrorCode == HAL_I2C_ERROR_AF) {
 8009458:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800945a:	2b04      	cmp	r3, #4
 800945c:	d004      	beq.n	8009468 <HAL_I2C_Master_Receive+0xa8>
				__HAL_UNLOCK(hi2c);
 800945e:	2300      	movs	r3, #0
 8009460:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
				return HAL_TIMEOUT;
 8009464:	2503      	movs	r5, #3
 8009466:	e7ba      	b.n	80093de <HAL_I2C_Master_Receive+0x1e>
				__HAL_UNLOCK(hi2c);
 8009468:	2300      	movs	r3, #0
 800946a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
				return HAL_ERROR;
 800946e:	2501      	movs	r5, #1
 8009470:	e7b5      	b.n	80093de <HAL_I2C_Master_Receive+0x1e>
		if (hi2c->XferSize == 0U) {
 8009472:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8009474:	b95b      	cbnz	r3, 800948e <HAL_I2C_Master_Receive+0xce>
			__HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009476:	9302      	str	r3, [sp, #8]
 8009478:	6823      	ldr	r3, [r4, #0]
 800947a:	695a      	ldr	r2, [r3, #20]
 800947c:	9202      	str	r2, [sp, #8]
 800947e:	699a      	ldr	r2, [r3, #24]
 8009480:	9202      	str	r2, [sp, #8]
 8009482:	9a02      	ldr	r2, [sp, #8]
			hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8009484:	681a      	ldr	r2, [r3, #0]
 8009486:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800948a:	601a      	str	r2, [r3, #0]
 800948c:	e07d      	b.n	800958a <HAL_I2C_Master_Receive+0x1ca>
		}else if (hi2c->XferSize == 1U) {
 800948e:	2b01      	cmp	r3, #1
 8009490:	d00f      	beq.n	80094b2 <HAL_I2C_Master_Receive+0xf2>
		}else if (hi2c->XferSize == 2U) {
 8009492:	2b02      	cmp	r3, #2
 8009494:	d01f      	beq.n	80094d6 <HAL_I2C_Master_Receive+0x116>
			hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8009496:	6822      	ldr	r2, [r4, #0]
 8009498:	6813      	ldr	r3, [r2, #0]
 800949a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800949e:	6013      	str	r3, [r2, #0]
			__HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80094a0:	2300      	movs	r3, #0
 80094a2:	9305      	str	r3, [sp, #20]
 80094a4:	6823      	ldr	r3, [r4, #0]
 80094a6:	695a      	ldr	r2, [r3, #20]
 80094a8:	9205      	str	r2, [sp, #20]
 80094aa:	699b      	ldr	r3, [r3, #24]
 80094ac:	9305      	str	r3, [sp, #20]
 80094ae:	9b05      	ldr	r3, [sp, #20]
 80094b0:	e06b      	b.n	800958a <HAL_I2C_Master_Receive+0x1ca>
			hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80094b2:	6822      	ldr	r2, [r4, #0]
 80094b4:	6813      	ldr	r3, [r2, #0]
 80094b6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80094ba:	6013      	str	r3, [r2, #0]
			__HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80094bc:	2300      	movs	r3, #0
 80094be:	9303      	str	r3, [sp, #12]
 80094c0:	6823      	ldr	r3, [r4, #0]
 80094c2:	695a      	ldr	r2, [r3, #20]
 80094c4:	9203      	str	r2, [sp, #12]
 80094c6:	699a      	ldr	r2, [r3, #24]
 80094c8:	9203      	str	r2, [sp, #12]
 80094ca:	9a03      	ldr	r2, [sp, #12]
			hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80094cc:	681a      	ldr	r2, [r3, #0]
 80094ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80094d2:	601a      	str	r2, [r3, #0]
 80094d4:	e059      	b.n	800958a <HAL_I2C_Master_Receive+0x1ca>
			hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80094d6:	6822      	ldr	r2, [r4, #0]
 80094d8:	6813      	ldr	r3, [r2, #0]
 80094da:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80094de:	6013      	str	r3, [r2, #0]
			hi2c->Instance->CR1 |= I2C_CR1_POS;
 80094e0:	6822      	ldr	r2, [r4, #0]
 80094e2:	6813      	ldr	r3, [r2, #0]
 80094e4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80094e8:	6013      	str	r3, [r2, #0]
			__HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80094ea:	2300      	movs	r3, #0
 80094ec:	9304      	str	r3, [sp, #16]
 80094ee:	6823      	ldr	r3, [r4, #0]
 80094f0:	695a      	ldr	r2, [r3, #20]
 80094f2:	9204      	str	r2, [sp, #16]
 80094f4:	699b      	ldr	r3, [r3, #24]
 80094f6:	9304      	str	r3, [sp, #16]
 80094f8:	9b04      	ldr	r3, [sp, #16]
 80094fa:	e046      	b.n	800958a <HAL_I2C_Master_Receive+0x1ca>
					if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) {
 80094fc:	4632      	mov	r2, r6
 80094fe:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009500:	4620      	mov	r0, r4
 8009502:	f7ff fd44 	bl	8008f8e <I2C_WaitOnRXNEFlagUntilTimeout>
 8009506:	b970      	cbnz	r0, 8009526 <HAL_I2C_Master_Receive+0x166>
					(*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8009508:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800950a:	1c5a      	adds	r2, r3, #1
 800950c:	6262      	str	r2, [r4, #36]	; 0x24
 800950e:	6822      	ldr	r2, [r4, #0]
 8009510:	6912      	ldr	r2, [r2, #16]
 8009512:	701a      	strb	r2, [r3, #0]
					hi2c->XferSize--;
 8009514:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8009516:	3b01      	subs	r3, #1
 8009518:	8523      	strh	r3, [r4, #40]	; 0x28
					hi2c->XferCount--;
 800951a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800951c:	b29b      	uxth	r3, r3
 800951e:	3b01      	subs	r3, #1
 8009520:	b29b      	uxth	r3, r3
 8009522:	8563      	strh	r3, [r4, #42]	; 0x2a
 8009524:	e031      	b.n	800958a <HAL_I2C_Master_Receive+0x1ca>
						if (hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT) {
 8009526:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009528:	2b20      	cmp	r3, #32
 800952a:	d001      	beq.n	8009530 <HAL_I2C_Master_Receive+0x170>
							return HAL_ERROR;
 800952c:	2501      	movs	r5, #1
 800952e:	e756      	b.n	80093de <HAL_I2C_Master_Receive+0x1e>
							return HAL_TIMEOUT;
 8009530:	2503      	movs	r5, #3
 8009532:	e754      	b.n	80093de <HAL_I2C_Master_Receive+0x1e>
					if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK) {
 8009534:	9600      	str	r6, [sp, #0]
 8009536:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009538:	2200      	movs	r2, #0
 800953a:	493d      	ldr	r1, [pc, #244]	; (8009630 <HAL_I2C_Master_Receive+0x270>)
 800953c:	4620      	mov	r0, r4
 800953e:	f7ff fa5f 	bl	8008a00 <I2C_WaitOnFlagUntilTimeout>
 8009542:	2800      	cmp	r0, #0
 8009544:	f040 80ad 	bne.w	80096a2 <HAL_I2C_Master_Receive+0x2e2>
					hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8009548:	6822      	ldr	r2, [r4, #0]
 800954a:	6813      	ldr	r3, [r2, #0]
 800954c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009550:	6013      	str	r3, [r2, #0]
					(*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8009552:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009554:	1c5a      	adds	r2, r3, #1
 8009556:	6262      	str	r2, [r4, #36]	; 0x24
 8009558:	6822      	ldr	r2, [r4, #0]
 800955a:	6912      	ldr	r2, [r2, #16]
 800955c:	701a      	strb	r2, [r3, #0]
					hi2c->XferSize--;
 800955e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8009560:	3b01      	subs	r3, #1
 8009562:	8523      	strh	r3, [r4, #40]	; 0x28
					hi2c->XferCount--;
 8009564:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8009566:	b29b      	uxth	r3, r3
 8009568:	3b01      	subs	r3, #1
 800956a:	b29b      	uxth	r3, r3
 800956c:	8563      	strh	r3, [r4, #42]	; 0x2a
					(*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800956e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009570:	1c5a      	adds	r2, r3, #1
 8009572:	6262      	str	r2, [r4, #36]	; 0x24
 8009574:	6822      	ldr	r2, [r4, #0]
 8009576:	6912      	ldr	r2, [r2, #16]
 8009578:	701a      	strb	r2, [r3, #0]
					hi2c->XferSize--;
 800957a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800957c:	3b01      	subs	r3, #1
 800957e:	8523      	strh	r3, [r4, #40]	; 0x28
					hi2c->XferCount--;
 8009580:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8009582:	b29b      	uxth	r3, r3
 8009584:	3b01      	subs	r3, #1
 8009586:	b29b      	uxth	r3, r3
 8009588:	8563      	strh	r3, [r4, #42]	; 0x2a
		while (hi2c->XferSize > 0U) {
 800958a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800958c:	2b00      	cmp	r3, #0
 800958e:	d07d      	beq.n	800968c <HAL_I2C_Master_Receive+0x2cc>
			if (hi2c->XferSize <= 3U) {
 8009590:	2b03      	cmp	r3, #3
 8009592:	d84f      	bhi.n	8009634 <HAL_I2C_Master_Receive+0x274>
				if (hi2c->XferSize == 1U) {
 8009594:	2b01      	cmp	r3, #1
 8009596:	d0b1      	beq.n	80094fc <HAL_I2C_Master_Receive+0x13c>
				else if (hi2c->XferSize == 2U) {
 8009598:	2b02      	cmp	r3, #2
 800959a:	d0cb      	beq.n	8009534 <HAL_I2C_Master_Receive+0x174>
					if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK) {
 800959c:	9600      	str	r6, [sp, #0]
 800959e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80095a0:	2200      	movs	r2, #0
 80095a2:	4923      	ldr	r1, [pc, #140]	; (8009630 <HAL_I2C_Master_Receive+0x270>)
 80095a4:	4620      	mov	r0, r4
 80095a6:	f7ff fa2b 	bl	8008a00 <I2C_WaitOnFlagUntilTimeout>
 80095aa:	2800      	cmp	r0, #0
 80095ac:	d17b      	bne.n	80096a6 <HAL_I2C_Master_Receive+0x2e6>
					hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80095ae:	6822      	ldr	r2, [r4, #0]
 80095b0:	6813      	ldr	r3, [r2, #0]
 80095b2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80095b6:	6013      	str	r3, [r2, #0]
					(*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80095b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80095ba:	1c5a      	adds	r2, r3, #1
 80095bc:	6262      	str	r2, [r4, #36]	; 0x24
 80095be:	6822      	ldr	r2, [r4, #0]
 80095c0:	6912      	ldr	r2, [r2, #16]
 80095c2:	701a      	strb	r2, [r3, #0]
					hi2c->XferSize--;
 80095c4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80095c6:	3b01      	subs	r3, #1
 80095c8:	8523      	strh	r3, [r4, #40]	; 0x28
					hi2c->XferCount--;
 80095ca:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80095cc:	b29b      	uxth	r3, r3
 80095ce:	3b01      	subs	r3, #1
 80095d0:	b29b      	uxth	r3, r3
 80095d2:	8563      	strh	r3, [r4, #42]	; 0x2a
					if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK) {
 80095d4:	9600      	str	r6, [sp, #0]
 80095d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80095d8:	2200      	movs	r2, #0
 80095da:	4915      	ldr	r1, [pc, #84]	; (8009630 <HAL_I2C_Master_Receive+0x270>)
 80095dc:	4620      	mov	r0, r4
 80095de:	f7ff fa0f 	bl	8008a00 <I2C_WaitOnFlagUntilTimeout>
 80095e2:	2800      	cmp	r0, #0
 80095e4:	d161      	bne.n	80096aa <HAL_I2C_Master_Receive+0x2ea>
					hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80095e6:	6822      	ldr	r2, [r4, #0]
 80095e8:	6813      	ldr	r3, [r2, #0]
 80095ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80095ee:	6013      	str	r3, [r2, #0]
					(*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80095f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80095f2:	1c5a      	adds	r2, r3, #1
 80095f4:	6262      	str	r2, [r4, #36]	; 0x24
 80095f6:	6822      	ldr	r2, [r4, #0]
 80095f8:	6912      	ldr	r2, [r2, #16]
 80095fa:	701a      	strb	r2, [r3, #0]
					hi2c->XferSize--;
 80095fc:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80095fe:	3b01      	subs	r3, #1
 8009600:	8523      	strh	r3, [r4, #40]	; 0x28
					hi2c->XferCount--;
 8009602:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8009604:	b29b      	uxth	r3, r3
 8009606:	3b01      	subs	r3, #1
 8009608:	b29b      	uxth	r3, r3
 800960a:	8563      	strh	r3, [r4, #42]	; 0x2a
					(*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800960c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800960e:	1c5a      	adds	r2, r3, #1
 8009610:	6262      	str	r2, [r4, #36]	; 0x24
 8009612:	6822      	ldr	r2, [r4, #0]
 8009614:	6912      	ldr	r2, [r2, #16]
 8009616:	701a      	strb	r2, [r3, #0]
					hi2c->XferSize--;
 8009618:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800961a:	3b01      	subs	r3, #1
 800961c:	8523      	strh	r3, [r4, #40]	; 0x28
					hi2c->XferCount--;
 800961e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8009620:	b29b      	uxth	r3, r3
 8009622:	3b01      	subs	r3, #1
 8009624:	b29b      	uxth	r3, r3
 8009626:	8563      	strh	r3, [r4, #42]	; 0x2a
 8009628:	e7af      	b.n	800958a <HAL_I2C_Master_Receive+0x1ca>
 800962a:	bf00      	nop
 800962c:	00100002 	.word	0x00100002
 8009630:	00010004 	.word	0x00010004
				if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) {
 8009634:	4632      	mov	r2, r6
 8009636:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009638:	4620      	mov	r0, r4
 800963a:	f7ff fca8 	bl	8008f8e <I2C_WaitOnRXNEFlagUntilTimeout>
 800963e:	bb00      	cbnz	r0, 8009682 <HAL_I2C_Master_Receive+0x2c2>
				(*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8009640:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009642:	1c5a      	adds	r2, r3, #1
 8009644:	6262      	str	r2, [r4, #36]	; 0x24
 8009646:	6822      	ldr	r2, [r4, #0]
 8009648:	6912      	ldr	r2, [r2, #16]
 800964a:	701a      	strb	r2, [r3, #0]
				hi2c->XferSize--;
 800964c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800964e:	3b01      	subs	r3, #1
 8009650:	8523      	strh	r3, [r4, #40]	; 0x28
				hi2c->XferCount--;
 8009652:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8009654:	b29b      	uxth	r3, r3
 8009656:	3b01      	subs	r3, #1
 8009658:	b29b      	uxth	r3, r3
 800965a:	8563      	strh	r3, [r4, #42]	; 0x2a
				if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) {
 800965c:	6823      	ldr	r3, [r4, #0]
 800965e:	695a      	ldr	r2, [r3, #20]
 8009660:	f012 0f04 	tst.w	r2, #4
 8009664:	d091      	beq.n	800958a <HAL_I2C_Master_Receive+0x1ca>
					(*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8009666:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8009668:	1c51      	adds	r1, r2, #1
 800966a:	6261      	str	r1, [r4, #36]	; 0x24
 800966c:	691b      	ldr	r3, [r3, #16]
 800966e:	7013      	strb	r3, [r2, #0]
					hi2c->XferSize--;
 8009670:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8009672:	3b01      	subs	r3, #1
 8009674:	8523      	strh	r3, [r4, #40]	; 0x28
					hi2c->XferCount--;
 8009676:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8009678:	b29b      	uxth	r3, r3
 800967a:	3b01      	subs	r3, #1
 800967c:	b29b      	uxth	r3, r3
 800967e:	8563      	strh	r3, [r4, #42]	; 0x2a
 8009680:	e783      	b.n	800958a <HAL_I2C_Master_Receive+0x1ca>
					if (hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT) {
 8009682:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009684:	2b20      	cmp	r3, #32
 8009686:	d112      	bne.n	80096ae <HAL_I2C_Master_Receive+0x2ee>
						return HAL_TIMEOUT;
 8009688:	2503      	movs	r5, #3
 800968a:	e6a8      	b.n	80093de <HAL_I2C_Master_Receive+0x1e>
		hi2c->State = HAL_I2C_STATE_READY;
 800968c:	2320      	movs	r3, #32
 800968e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
		hi2c->Mode = HAL_I2C_MODE_NONE;
 8009692:	2300      	movs	r3, #0
 8009694:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
		__HAL_UNLOCK(hi2c);
 8009698:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
		return HAL_OK;
 800969c:	e69f      	b.n	80093de <HAL_I2C_Master_Receive+0x1e>
		__HAL_LOCK(hi2c);
 800969e:	2502      	movs	r5, #2
 80096a0:	e69d      	b.n	80093de <HAL_I2C_Master_Receive+0x1e>
						return HAL_TIMEOUT;
 80096a2:	2503      	movs	r5, #3
 80096a4:	e69b      	b.n	80093de <HAL_I2C_Master_Receive+0x1e>
						return HAL_TIMEOUT;
 80096a6:	2503      	movs	r5, #3
 80096a8:	e699      	b.n	80093de <HAL_I2C_Master_Receive+0x1e>
						return HAL_TIMEOUT;
 80096aa:	2503      	movs	r5, #3
 80096ac:	e697      	b.n	80093de <HAL_I2C_Master_Receive+0x1e>
						return HAL_ERROR;
 80096ae:	2501      	movs	r5, #1
 80096b0:	e695      	b.n	80093de <HAL_I2C_Master_Receive+0x1e>
 80096b2:	bf00      	nop

080096b4 <HAL_I2C_Mem_Write>:
{
 80096b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80096b8:	b082      	sub	sp, #8
 80096ba:	4604      	mov	r4, r0
 80096bc:	460f      	mov	r7, r1
 80096be:	4690      	mov	r8, r2
 80096c0:	461d      	mov	r5, r3
	tickstart = HAL_GetTick();
 80096c2:	f7fd fe77 	bl	80073b4 <HAL_GetTick>
 80096c6:	4606      	mov	r6, r0
	assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 80096c8:	2d01      	cmp	r5, #1
 80096ca:	d006      	beq.n	80096da <HAL_I2C_Mem_Write+0x26>
 80096cc:	2d10      	cmp	r5, #16
 80096ce:	d004      	beq.n	80096da <HAL_I2C_Mem_Write+0x26>
 80096d0:	f640 01a5 	movw	r1, #2213	; 0x8a5
 80096d4:	4858      	ldr	r0, [pc, #352]	; (8009838 <HAL_I2C_Mem_Write+0x184>)
 80096d6:	f004 f839 	bl	800d74c <assert_failed>
	if (hi2c->State == HAL_I2C_STATE_READY) {
 80096da:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80096de:	b2db      	uxtb	r3, r3
 80096e0:	2b20      	cmp	r3, #32
 80096e2:	d004      	beq.n	80096ee <HAL_I2C_Mem_Write+0x3a>
		return HAL_BUSY;
 80096e4:	2302      	movs	r3, #2
}
 80096e6:	4618      	mov	r0, r3
 80096e8:	b002      	add	sp, #8
 80096ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK) {
 80096ee:	9600      	str	r6, [sp, #0]
 80096f0:	2319      	movs	r3, #25
 80096f2:	2201      	movs	r2, #1
 80096f4:	4951      	ldr	r1, [pc, #324]	; (800983c <HAL_I2C_Mem_Write+0x188>)
 80096f6:	4620      	mov	r0, r4
 80096f8:	f7ff f982 	bl	8008a00 <I2C_WaitOnFlagUntilTimeout>
 80096fc:	b108      	cbz	r0, 8009702 <HAL_I2C_Mem_Write+0x4e>
			return HAL_BUSY;
 80096fe:	2302      	movs	r3, #2
 8009700:	e7f1      	b.n	80096e6 <HAL_I2C_Mem_Write+0x32>
		__HAL_LOCK(hi2c);
 8009702:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8009706:	2b01      	cmp	r3, #1
 8009708:	f000 8094 	beq.w	8009834 <HAL_I2C_Mem_Write+0x180>
 800970c:	2301      	movs	r3, #1
 800970e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
		if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE) {
 8009712:	6823      	ldr	r3, [r4, #0]
 8009714:	681a      	ldr	r2, [r3, #0]
 8009716:	f012 0f01 	tst.w	r2, #1
 800971a:	d103      	bne.n	8009724 <HAL_I2C_Mem_Write+0x70>
			__HAL_I2C_ENABLE(hi2c);
 800971c:	681a      	ldr	r2, [r3, #0]
 800971e:	f042 0201 	orr.w	r2, r2, #1
 8009722:	601a      	str	r2, [r3, #0]
		hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8009724:	6822      	ldr	r2, [r4, #0]
 8009726:	6813      	ldr	r3, [r2, #0]
 8009728:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800972c:	6013      	str	r3, [r2, #0]
		hi2c->State = HAL_I2C_STATE_BUSY_TX;
 800972e:	2321      	movs	r3, #33	; 0x21
 8009730:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
		hi2c->Mode = HAL_I2C_MODE_MEM;
 8009734:	2340      	movs	r3, #64	; 0x40
 8009736:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
		hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800973a:	2300      	movs	r3, #0
 800973c:	6423      	str	r3, [r4, #64]	; 0x40
		hi2c->pBuffPtr = pData;
 800973e:	9b08      	ldr	r3, [sp, #32]
 8009740:	6263      	str	r3, [r4, #36]	; 0x24
		hi2c->XferCount = Size;
 8009742:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
 8009746:	8563      	strh	r3, [r4, #42]	; 0x2a
		hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009748:	4b3d      	ldr	r3, [pc, #244]	; (8009840 <HAL_I2C_Mem_Write+0x18c>)
 800974a:	62e3      	str	r3, [r4, #44]	; 0x2c
		hi2c->XferSize = hi2c->XferCount;
 800974c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800974e:	8523      	strh	r3, [r4, #40]	; 0x28
		if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK) {
 8009750:	9601      	str	r6, [sp, #4]
 8009752:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009754:	9300      	str	r3, [sp, #0]
 8009756:	462b      	mov	r3, r5
 8009758:	4642      	mov	r2, r8
 800975a:	4639      	mov	r1, r7
 800975c:	4620      	mov	r0, r4
 800975e:	f7ff fae1 	bl	8008d24 <I2C_RequestMemoryWrite>
 8009762:	b1c0      	cbz	r0, 8009796 <HAL_I2C_Mem_Write+0xe2>
			if (hi2c->ErrorCode == HAL_I2C_ERROR_AF) {
 8009764:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009766:	2b04      	cmp	r3, #4
 8009768:	d004      	beq.n	8009774 <HAL_I2C_Mem_Write+0xc0>
				__HAL_UNLOCK(hi2c);
 800976a:	2300      	movs	r3, #0
 800976c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
				return HAL_TIMEOUT;
 8009770:	2303      	movs	r3, #3
 8009772:	e7b8      	b.n	80096e6 <HAL_I2C_Mem_Write+0x32>
				__HAL_UNLOCK(hi2c);
 8009774:	2300      	movs	r3, #0
 8009776:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
				return HAL_ERROR;
 800977a:	2301      	movs	r3, #1
 800977c:	e7b3      	b.n	80096e6 <HAL_I2C_Mem_Write+0x32>
				if (hi2c->ErrorCode == HAL_I2C_ERROR_AF) {
 800977e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009780:	2b04      	cmp	r3, #4
 8009782:	d001      	beq.n	8009788 <HAL_I2C_Mem_Write+0xd4>
					return HAL_TIMEOUT;
 8009784:	2303      	movs	r3, #3
 8009786:	e7ae      	b.n	80096e6 <HAL_I2C_Mem_Write+0x32>
					hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8009788:	6822      	ldr	r2, [r4, #0]
 800978a:	6813      	ldr	r3, [r2, #0]
 800978c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009790:	6013      	str	r3, [r2, #0]
					return HAL_ERROR;
 8009792:	2301      	movs	r3, #1
 8009794:	e7a7      	b.n	80096e6 <HAL_I2C_Mem_Write+0x32>
		while (hi2c->XferSize > 0U) {
 8009796:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8009798:	2b00      	cmp	r3, #0
 800979a:	d02a      	beq.n	80097f2 <HAL_I2C_Mem_Write+0x13e>
			if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) {
 800979c:	4632      	mov	r2, r6
 800979e:	990a      	ldr	r1, [sp, #40]	; 0x28
 80097a0:	4620      	mov	r0, r4
 80097a2:	f7ff fa97 	bl	8008cd4 <I2C_WaitOnTXEFlagUntilTimeout>
 80097a6:	2800      	cmp	r0, #0
 80097a8:	d1e9      	bne.n	800977e <HAL_I2C_Mem_Write+0xca>
			hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 80097aa:	6822      	ldr	r2, [r4, #0]
 80097ac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80097ae:	1c59      	adds	r1, r3, #1
 80097b0:	6261      	str	r1, [r4, #36]	; 0x24
 80097b2:	781b      	ldrb	r3, [r3, #0]
 80097b4:	6113      	str	r3, [r2, #16]
			hi2c->XferSize--;
 80097b6:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 80097b8:	3a01      	subs	r2, #1
 80097ba:	b292      	uxth	r2, r2
 80097bc:	8522      	strh	r2, [r4, #40]	; 0x28
			hi2c->XferCount--;
 80097be:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80097c0:	b29b      	uxth	r3, r3
 80097c2:	3b01      	subs	r3, #1
 80097c4:	b29b      	uxth	r3, r3
 80097c6:	8563      	strh	r3, [r4, #42]	; 0x2a
			if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U)) {
 80097c8:	6823      	ldr	r3, [r4, #0]
 80097ca:	6959      	ldr	r1, [r3, #20]
 80097cc:	f011 0f04 	tst.w	r1, #4
 80097d0:	d0e1      	beq.n	8009796 <HAL_I2C_Mem_Write+0xe2>
 80097d2:	2a00      	cmp	r2, #0
 80097d4:	d0df      	beq.n	8009796 <HAL_I2C_Mem_Write+0xe2>
				hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 80097d6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80097d8:	1c51      	adds	r1, r2, #1
 80097da:	6261      	str	r1, [r4, #36]	; 0x24
 80097dc:	7812      	ldrb	r2, [r2, #0]
 80097de:	611a      	str	r2, [r3, #16]
				hi2c->XferSize--;
 80097e0:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80097e2:	3b01      	subs	r3, #1
 80097e4:	8523      	strh	r3, [r4, #40]	; 0x28
				hi2c->XferCount--;
 80097e6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80097e8:	b29b      	uxth	r3, r3
 80097ea:	3b01      	subs	r3, #1
 80097ec:	b29b      	uxth	r3, r3
 80097ee:	8563      	strh	r3, [r4, #42]	; 0x2a
 80097f0:	e7d1      	b.n	8009796 <HAL_I2C_Mem_Write+0xe2>
		if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) {
 80097f2:	4632      	mov	r2, r6
 80097f4:	990a      	ldr	r1, [sp, #40]	; 0x28
 80097f6:	4620      	mov	r0, r4
 80097f8:	f7ff fba2 	bl	8008f40 <I2C_WaitOnBTFFlagUntilTimeout>
 80097fc:	4603      	mov	r3, r0
 80097fe:	b158      	cbz	r0, 8009818 <HAL_I2C_Mem_Write+0x164>
			if (hi2c->ErrorCode == HAL_I2C_ERROR_AF) {
 8009800:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009802:	2b04      	cmp	r3, #4
 8009804:	d001      	beq.n	800980a <HAL_I2C_Mem_Write+0x156>
				return HAL_TIMEOUT;
 8009806:	2303      	movs	r3, #3
 8009808:	e76d      	b.n	80096e6 <HAL_I2C_Mem_Write+0x32>
				hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800980a:	6822      	ldr	r2, [r4, #0]
 800980c:	6813      	ldr	r3, [r2, #0]
 800980e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009812:	6013      	str	r3, [r2, #0]
				return HAL_ERROR;
 8009814:	2301      	movs	r3, #1
 8009816:	e766      	b.n	80096e6 <HAL_I2C_Mem_Write+0x32>
		hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8009818:	6821      	ldr	r1, [r4, #0]
 800981a:	680a      	ldr	r2, [r1, #0]
 800981c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009820:	600a      	str	r2, [r1, #0]
		hi2c->State = HAL_I2C_STATE_READY;
 8009822:	2220      	movs	r2, #32
 8009824:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
		hi2c->Mode = HAL_I2C_MODE_NONE;
 8009828:	2200      	movs	r2, #0
 800982a:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
		__HAL_UNLOCK(hi2c);
 800982e:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
		return HAL_OK;
 8009832:	e758      	b.n	80096e6 <HAL_I2C_Mem_Write+0x32>
		__HAL_LOCK(hi2c);
 8009834:	2302      	movs	r3, #2
 8009836:	e756      	b.n	80096e6 <HAL_I2C_Mem_Write+0x32>
 8009838:	0802018c 	.word	0x0802018c
 800983c:	00100002 	.word	0x00100002
 8009840:	ffff0000 	.word	0xffff0000

08009844 <HAL_I2C_Mem_Read>:
{
 8009844:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009848:	b086      	sub	sp, #24
 800984a:	4604      	mov	r4, r0
 800984c:	460f      	mov	r7, r1
 800984e:	4690      	mov	r8, r2
 8009850:	461d      	mov	r5, r3
	tickstart = HAL_GetTick();
 8009852:	f7fd fdaf 	bl	80073b4 <HAL_GetTick>
 8009856:	4606      	mov	r6, r0
	assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8009858:	2d01      	cmp	r5, #1
 800985a:	d006      	beq.n	800986a <HAL_I2C_Mem_Read+0x26>
 800985c:	2d10      	cmp	r5, #16
 800985e:	d004      	beq.n	800986a <HAL_I2C_Mem_Read+0x26>
 8009860:	f640 1117 	movw	r1, #2327	; 0x917
 8009864:	4896      	ldr	r0, [pc, #600]	; (8009ac0 <HAL_I2C_Mem_Read+0x27c>)
 8009866:	f003 ff71 	bl	800d74c <assert_failed>
	if (hi2c->State == HAL_I2C_STATE_READY) {
 800986a:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800986e:	b2db      	uxtb	r3, r3
 8009870:	2b20      	cmp	r3, #32
 8009872:	d004      	beq.n	800987e <HAL_I2C_Mem_Read+0x3a>
		return HAL_BUSY;
 8009874:	2502      	movs	r5, #2
}
 8009876:	4628      	mov	r0, r5
 8009878:	b006      	add	sp, #24
 800987a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK) {
 800987e:	9600      	str	r6, [sp, #0]
 8009880:	2319      	movs	r3, #25
 8009882:	2201      	movs	r2, #1
 8009884:	498f      	ldr	r1, [pc, #572]	; (8009ac4 <HAL_I2C_Mem_Read+0x280>)
 8009886:	4620      	mov	r0, r4
 8009888:	f7ff f8ba 	bl	8008a00 <I2C_WaitOnFlagUntilTimeout>
 800988c:	b108      	cbz	r0, 8009892 <HAL_I2C_Mem_Read+0x4e>
			return HAL_BUSY;
 800988e:	2502      	movs	r5, #2
 8009890:	e7f1      	b.n	8009876 <HAL_I2C_Mem_Read+0x32>
		__HAL_LOCK(hi2c);
 8009892:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8009896:	2b01      	cmp	r3, #1
 8009898:	f000 814f 	beq.w	8009b3a <HAL_I2C_Mem_Read+0x2f6>
 800989c:	2301      	movs	r3, #1
 800989e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
		if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE) {
 80098a2:	6823      	ldr	r3, [r4, #0]
 80098a4:	681a      	ldr	r2, [r3, #0]
 80098a6:	f012 0f01 	tst.w	r2, #1
 80098aa:	d103      	bne.n	80098b4 <HAL_I2C_Mem_Read+0x70>
			__HAL_I2C_ENABLE(hi2c);
 80098ac:	681a      	ldr	r2, [r3, #0]
 80098ae:	f042 0201 	orr.w	r2, r2, #1
 80098b2:	601a      	str	r2, [r3, #0]
		hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80098b4:	6822      	ldr	r2, [r4, #0]
 80098b6:	6813      	ldr	r3, [r2, #0]
 80098b8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80098bc:	6013      	str	r3, [r2, #0]
		hi2c->State = HAL_I2C_STATE_BUSY_RX;
 80098be:	2322      	movs	r3, #34	; 0x22
 80098c0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
		hi2c->Mode = HAL_I2C_MODE_MEM;
 80098c4:	2340      	movs	r3, #64	; 0x40
 80098c6:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
		hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80098ca:	2300      	movs	r3, #0
 80098cc:	6423      	str	r3, [r4, #64]	; 0x40
		hi2c->pBuffPtr = pData;
 80098ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80098d0:	6263      	str	r3, [r4, #36]	; 0x24
		hi2c->XferCount = Size;
 80098d2:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
 80098d6:	8563      	strh	r3, [r4, #42]	; 0x2a
		hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80098d8:	4b7b      	ldr	r3, [pc, #492]	; (8009ac8 <HAL_I2C_Mem_Read+0x284>)
 80098da:	62e3      	str	r3, [r4, #44]	; 0x2c
		hi2c->XferSize = hi2c->XferCount;
 80098dc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80098de:	8523      	strh	r3, [r4, #40]	; 0x28
		if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK) {
 80098e0:	9601      	str	r6, [sp, #4]
 80098e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80098e4:	9300      	str	r3, [sp, #0]
 80098e6:	462b      	mov	r3, r5
 80098e8:	4642      	mov	r2, r8
 80098ea:	4639      	mov	r1, r7
 80098ec:	4620      	mov	r0, r4
 80098ee:	f7ff fa83 	bl	8008df8 <I2C_RequestMemoryRead>
 80098f2:	4605      	mov	r5, r0
 80098f4:	b160      	cbz	r0, 8009910 <HAL_I2C_Mem_Read+0xcc>
			if (hi2c->ErrorCode == HAL_I2C_ERROR_AF) {
 80098f6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80098f8:	2b04      	cmp	r3, #4
 80098fa:	d004      	beq.n	8009906 <HAL_I2C_Mem_Read+0xc2>
				__HAL_UNLOCK(hi2c);
 80098fc:	2300      	movs	r3, #0
 80098fe:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
				return HAL_TIMEOUT;
 8009902:	2503      	movs	r5, #3
 8009904:	e7b7      	b.n	8009876 <HAL_I2C_Mem_Read+0x32>
				__HAL_UNLOCK(hi2c);
 8009906:	2300      	movs	r3, #0
 8009908:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
				return HAL_ERROR;
 800990c:	2501      	movs	r5, #1
 800990e:	e7b2      	b.n	8009876 <HAL_I2C_Mem_Read+0x32>
		if (hi2c->XferSize == 0U) {
 8009910:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8009912:	b95b      	cbnz	r3, 800992c <HAL_I2C_Mem_Read+0xe8>
			__HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009914:	9302      	str	r3, [sp, #8]
 8009916:	6823      	ldr	r3, [r4, #0]
 8009918:	695a      	ldr	r2, [r3, #20]
 800991a:	9202      	str	r2, [sp, #8]
 800991c:	699a      	ldr	r2, [r3, #24]
 800991e:	9202      	str	r2, [sp, #8]
 8009920:	9a02      	ldr	r2, [sp, #8]
			hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8009922:	681a      	ldr	r2, [r3, #0]
 8009924:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009928:	601a      	str	r2, [r3, #0]
 800992a:	e078      	b.n	8009a1e <HAL_I2C_Mem_Read+0x1da>
		}else if (hi2c->XferSize == 1U) {
 800992c:	2b01      	cmp	r3, #1
 800992e:	d00a      	beq.n	8009946 <HAL_I2C_Mem_Read+0x102>
		}else if (hi2c->XferSize == 2U) {
 8009930:	2b02      	cmp	r3, #2
 8009932:	d01a      	beq.n	800996a <HAL_I2C_Mem_Read+0x126>
			__HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009934:	2300      	movs	r3, #0
 8009936:	9305      	str	r3, [sp, #20]
 8009938:	6823      	ldr	r3, [r4, #0]
 800993a:	695a      	ldr	r2, [r3, #20]
 800993c:	9205      	str	r2, [sp, #20]
 800993e:	699b      	ldr	r3, [r3, #24]
 8009940:	9305      	str	r3, [sp, #20]
 8009942:	9b05      	ldr	r3, [sp, #20]
 8009944:	e06b      	b.n	8009a1e <HAL_I2C_Mem_Read+0x1da>
			hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8009946:	6822      	ldr	r2, [r4, #0]
 8009948:	6813      	ldr	r3, [r2, #0]
 800994a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800994e:	6013      	str	r3, [r2, #0]
			__HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009950:	2300      	movs	r3, #0
 8009952:	9303      	str	r3, [sp, #12]
 8009954:	6823      	ldr	r3, [r4, #0]
 8009956:	695a      	ldr	r2, [r3, #20]
 8009958:	9203      	str	r2, [sp, #12]
 800995a:	699a      	ldr	r2, [r3, #24]
 800995c:	9203      	str	r2, [sp, #12]
 800995e:	9a03      	ldr	r2, [sp, #12]
			hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8009960:	681a      	ldr	r2, [r3, #0]
 8009962:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009966:	601a      	str	r2, [r3, #0]
 8009968:	e059      	b.n	8009a1e <HAL_I2C_Mem_Read+0x1da>
			hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800996a:	6822      	ldr	r2, [r4, #0]
 800996c:	6813      	ldr	r3, [r2, #0]
 800996e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009972:	6013      	str	r3, [r2, #0]
			hi2c->Instance->CR1 |= I2C_CR1_POS;
 8009974:	6822      	ldr	r2, [r4, #0]
 8009976:	6813      	ldr	r3, [r2, #0]
 8009978:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800997c:	6013      	str	r3, [r2, #0]
			__HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800997e:	2300      	movs	r3, #0
 8009980:	9304      	str	r3, [sp, #16]
 8009982:	6823      	ldr	r3, [r4, #0]
 8009984:	695a      	ldr	r2, [r3, #20]
 8009986:	9204      	str	r2, [sp, #16]
 8009988:	699b      	ldr	r3, [r3, #24]
 800998a:	9304      	str	r3, [sp, #16]
 800998c:	9b04      	ldr	r3, [sp, #16]
 800998e:	e046      	b.n	8009a1e <HAL_I2C_Mem_Read+0x1da>
					if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) {
 8009990:	4632      	mov	r2, r6
 8009992:	990e      	ldr	r1, [sp, #56]	; 0x38
 8009994:	4620      	mov	r0, r4
 8009996:	f7ff fafa 	bl	8008f8e <I2C_WaitOnRXNEFlagUntilTimeout>
 800999a:	b970      	cbnz	r0, 80099ba <HAL_I2C_Mem_Read+0x176>
					(*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800999c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800999e:	1c5a      	adds	r2, r3, #1
 80099a0:	6262      	str	r2, [r4, #36]	; 0x24
 80099a2:	6822      	ldr	r2, [r4, #0]
 80099a4:	6912      	ldr	r2, [r2, #16]
 80099a6:	701a      	strb	r2, [r3, #0]
					hi2c->XferSize--;
 80099a8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80099aa:	3b01      	subs	r3, #1
 80099ac:	8523      	strh	r3, [r4, #40]	; 0x28
					hi2c->XferCount--;
 80099ae:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80099b0:	b29b      	uxth	r3, r3
 80099b2:	3b01      	subs	r3, #1
 80099b4:	b29b      	uxth	r3, r3
 80099b6:	8563      	strh	r3, [r4, #42]	; 0x2a
 80099b8:	e031      	b.n	8009a1e <HAL_I2C_Mem_Read+0x1da>
						if (hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT) {
 80099ba:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80099bc:	2b20      	cmp	r3, #32
 80099be:	d001      	beq.n	80099c4 <HAL_I2C_Mem_Read+0x180>
							return HAL_ERROR;
 80099c0:	2501      	movs	r5, #1
 80099c2:	e758      	b.n	8009876 <HAL_I2C_Mem_Read+0x32>
							return HAL_TIMEOUT;
 80099c4:	2503      	movs	r5, #3
 80099c6:	e756      	b.n	8009876 <HAL_I2C_Mem_Read+0x32>
					if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK) {
 80099c8:	9600      	str	r6, [sp, #0]
 80099ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80099cc:	2200      	movs	r2, #0
 80099ce:	493f      	ldr	r1, [pc, #252]	; (8009acc <HAL_I2C_Mem_Read+0x288>)
 80099d0:	4620      	mov	r0, r4
 80099d2:	f7ff f815 	bl	8008a00 <I2C_WaitOnFlagUntilTimeout>
 80099d6:	2800      	cmp	r0, #0
 80099d8:	f040 80b1 	bne.w	8009b3e <HAL_I2C_Mem_Read+0x2fa>
					hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80099dc:	6822      	ldr	r2, [r4, #0]
 80099de:	6813      	ldr	r3, [r2, #0]
 80099e0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80099e4:	6013      	str	r3, [r2, #0]
					(*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80099e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80099e8:	1c5a      	adds	r2, r3, #1
 80099ea:	6262      	str	r2, [r4, #36]	; 0x24
 80099ec:	6822      	ldr	r2, [r4, #0]
 80099ee:	6912      	ldr	r2, [r2, #16]
 80099f0:	701a      	strb	r2, [r3, #0]
					hi2c->XferSize--;
 80099f2:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80099f4:	3b01      	subs	r3, #1
 80099f6:	8523      	strh	r3, [r4, #40]	; 0x28
					hi2c->XferCount--;
 80099f8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80099fa:	b29b      	uxth	r3, r3
 80099fc:	3b01      	subs	r3, #1
 80099fe:	b29b      	uxth	r3, r3
 8009a00:	8563      	strh	r3, [r4, #42]	; 0x2a
					(*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8009a02:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009a04:	1c5a      	adds	r2, r3, #1
 8009a06:	6262      	str	r2, [r4, #36]	; 0x24
 8009a08:	6822      	ldr	r2, [r4, #0]
 8009a0a:	6912      	ldr	r2, [r2, #16]
 8009a0c:	701a      	strb	r2, [r3, #0]
					hi2c->XferSize--;
 8009a0e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8009a10:	3b01      	subs	r3, #1
 8009a12:	8523      	strh	r3, [r4, #40]	; 0x28
					hi2c->XferCount--;
 8009a14:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8009a16:	b29b      	uxth	r3, r3
 8009a18:	3b01      	subs	r3, #1
 8009a1a:	b29b      	uxth	r3, r3
 8009a1c:	8563      	strh	r3, [r4, #42]	; 0x2a
		while (hi2c->XferSize > 0U) {
 8009a1e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	f000 8081 	beq.w	8009b28 <HAL_I2C_Mem_Read+0x2e4>
			if (hi2c->XferSize <= 3U) {
 8009a26:	2b03      	cmp	r3, #3
 8009a28:	d852      	bhi.n	8009ad0 <HAL_I2C_Mem_Read+0x28c>
				if (hi2c->XferSize == 1U) {
 8009a2a:	2b01      	cmp	r3, #1
 8009a2c:	d0b0      	beq.n	8009990 <HAL_I2C_Mem_Read+0x14c>
				else if (hi2c->XferSize == 2U) {
 8009a2e:	2b02      	cmp	r3, #2
 8009a30:	d0ca      	beq.n	80099c8 <HAL_I2C_Mem_Read+0x184>
					if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK) {
 8009a32:	9600      	str	r6, [sp, #0]
 8009a34:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009a36:	2200      	movs	r2, #0
 8009a38:	4924      	ldr	r1, [pc, #144]	; (8009acc <HAL_I2C_Mem_Read+0x288>)
 8009a3a:	4620      	mov	r0, r4
 8009a3c:	f7fe ffe0 	bl	8008a00 <I2C_WaitOnFlagUntilTimeout>
 8009a40:	2800      	cmp	r0, #0
 8009a42:	d17e      	bne.n	8009b42 <HAL_I2C_Mem_Read+0x2fe>
					hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8009a44:	6822      	ldr	r2, [r4, #0]
 8009a46:	6813      	ldr	r3, [r2, #0]
 8009a48:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009a4c:	6013      	str	r3, [r2, #0]
					(*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8009a4e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009a50:	1c5a      	adds	r2, r3, #1
 8009a52:	6262      	str	r2, [r4, #36]	; 0x24
 8009a54:	6822      	ldr	r2, [r4, #0]
 8009a56:	6912      	ldr	r2, [r2, #16]
 8009a58:	701a      	strb	r2, [r3, #0]
					hi2c->XferSize--;
 8009a5a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8009a5c:	3b01      	subs	r3, #1
 8009a5e:	8523      	strh	r3, [r4, #40]	; 0x28
					hi2c->XferCount--;
 8009a60:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8009a62:	b29b      	uxth	r3, r3
 8009a64:	3b01      	subs	r3, #1
 8009a66:	b29b      	uxth	r3, r3
 8009a68:	8563      	strh	r3, [r4, #42]	; 0x2a
					if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK) {
 8009a6a:	9600      	str	r6, [sp, #0]
 8009a6c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009a6e:	2200      	movs	r2, #0
 8009a70:	4916      	ldr	r1, [pc, #88]	; (8009acc <HAL_I2C_Mem_Read+0x288>)
 8009a72:	4620      	mov	r0, r4
 8009a74:	f7fe ffc4 	bl	8008a00 <I2C_WaitOnFlagUntilTimeout>
 8009a78:	2800      	cmp	r0, #0
 8009a7a:	d164      	bne.n	8009b46 <HAL_I2C_Mem_Read+0x302>
					hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8009a7c:	6822      	ldr	r2, [r4, #0]
 8009a7e:	6813      	ldr	r3, [r2, #0]
 8009a80:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009a84:	6013      	str	r3, [r2, #0]
					(*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8009a86:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009a88:	1c5a      	adds	r2, r3, #1
 8009a8a:	6262      	str	r2, [r4, #36]	; 0x24
 8009a8c:	6822      	ldr	r2, [r4, #0]
 8009a8e:	6912      	ldr	r2, [r2, #16]
 8009a90:	701a      	strb	r2, [r3, #0]
					hi2c->XferSize--;
 8009a92:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8009a94:	3b01      	subs	r3, #1
 8009a96:	8523      	strh	r3, [r4, #40]	; 0x28
					hi2c->XferCount--;
 8009a98:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8009a9a:	b29b      	uxth	r3, r3
 8009a9c:	3b01      	subs	r3, #1
 8009a9e:	b29b      	uxth	r3, r3
 8009aa0:	8563      	strh	r3, [r4, #42]	; 0x2a
					(*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8009aa2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009aa4:	1c5a      	adds	r2, r3, #1
 8009aa6:	6262      	str	r2, [r4, #36]	; 0x24
 8009aa8:	6822      	ldr	r2, [r4, #0]
 8009aaa:	6912      	ldr	r2, [r2, #16]
 8009aac:	701a      	strb	r2, [r3, #0]
					hi2c->XferSize--;
 8009aae:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8009ab0:	3b01      	subs	r3, #1
 8009ab2:	8523      	strh	r3, [r4, #40]	; 0x28
					hi2c->XferCount--;
 8009ab4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8009ab6:	b29b      	uxth	r3, r3
 8009ab8:	3b01      	subs	r3, #1
 8009aba:	b29b      	uxth	r3, r3
 8009abc:	8563      	strh	r3, [r4, #42]	; 0x2a
 8009abe:	e7ae      	b.n	8009a1e <HAL_I2C_Mem_Read+0x1da>
 8009ac0:	0802018c 	.word	0x0802018c
 8009ac4:	00100002 	.word	0x00100002
 8009ac8:	ffff0000 	.word	0xffff0000
 8009acc:	00010004 	.word	0x00010004
				if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) {
 8009ad0:	4632      	mov	r2, r6
 8009ad2:	990e      	ldr	r1, [sp, #56]	; 0x38
 8009ad4:	4620      	mov	r0, r4
 8009ad6:	f7ff fa5a 	bl	8008f8e <I2C_WaitOnRXNEFlagUntilTimeout>
 8009ada:	bb00      	cbnz	r0, 8009b1e <HAL_I2C_Mem_Read+0x2da>
				(*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8009adc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009ade:	1c5a      	adds	r2, r3, #1
 8009ae0:	6262      	str	r2, [r4, #36]	; 0x24
 8009ae2:	6822      	ldr	r2, [r4, #0]
 8009ae4:	6912      	ldr	r2, [r2, #16]
 8009ae6:	701a      	strb	r2, [r3, #0]
				hi2c->XferSize--;
 8009ae8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8009aea:	3b01      	subs	r3, #1
 8009aec:	8523      	strh	r3, [r4, #40]	; 0x28
				hi2c->XferCount--;
 8009aee:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8009af0:	b29b      	uxth	r3, r3
 8009af2:	3b01      	subs	r3, #1
 8009af4:	b29b      	uxth	r3, r3
 8009af6:	8563      	strh	r3, [r4, #42]	; 0x2a
				if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) {
 8009af8:	6823      	ldr	r3, [r4, #0]
 8009afa:	695a      	ldr	r2, [r3, #20]
 8009afc:	f012 0f04 	tst.w	r2, #4
 8009b00:	d08d      	beq.n	8009a1e <HAL_I2C_Mem_Read+0x1da>
					(*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8009b02:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8009b04:	1c51      	adds	r1, r2, #1
 8009b06:	6261      	str	r1, [r4, #36]	; 0x24
 8009b08:	691b      	ldr	r3, [r3, #16]
 8009b0a:	7013      	strb	r3, [r2, #0]
					hi2c->XferSize--;
 8009b0c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8009b0e:	3b01      	subs	r3, #1
 8009b10:	8523      	strh	r3, [r4, #40]	; 0x28
					hi2c->XferCount--;
 8009b12:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8009b14:	b29b      	uxth	r3, r3
 8009b16:	3b01      	subs	r3, #1
 8009b18:	b29b      	uxth	r3, r3
 8009b1a:	8563      	strh	r3, [r4, #42]	; 0x2a
 8009b1c:	e77f      	b.n	8009a1e <HAL_I2C_Mem_Read+0x1da>
					if (hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT) {
 8009b1e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009b20:	2b20      	cmp	r3, #32
 8009b22:	d112      	bne.n	8009b4a <HAL_I2C_Mem_Read+0x306>
						return HAL_TIMEOUT;
 8009b24:	2503      	movs	r5, #3
 8009b26:	e6a6      	b.n	8009876 <HAL_I2C_Mem_Read+0x32>
		hi2c->State = HAL_I2C_STATE_READY;
 8009b28:	2320      	movs	r3, #32
 8009b2a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
		hi2c->Mode = HAL_I2C_MODE_NONE;
 8009b2e:	2300      	movs	r3, #0
 8009b30:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
		__HAL_UNLOCK(hi2c);
 8009b34:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
		return HAL_OK;
 8009b38:	e69d      	b.n	8009876 <HAL_I2C_Mem_Read+0x32>
		__HAL_LOCK(hi2c);
 8009b3a:	2502      	movs	r5, #2
 8009b3c:	e69b      	b.n	8009876 <HAL_I2C_Mem_Read+0x32>
						return HAL_TIMEOUT;
 8009b3e:	2503      	movs	r5, #3
 8009b40:	e699      	b.n	8009876 <HAL_I2C_Mem_Read+0x32>
						return HAL_TIMEOUT;
 8009b42:	2503      	movs	r5, #3
 8009b44:	e697      	b.n	8009876 <HAL_I2C_Mem_Read+0x32>
						return HAL_TIMEOUT;
 8009b46:	2503      	movs	r5, #3
 8009b48:	e695      	b.n	8009876 <HAL_I2C_Mem_Read+0x32>
						return HAL_ERROR;
 8009b4a:	2501      	movs	r5, #1
 8009b4c:	e693      	b.n	8009876 <HAL_I2C_Mem_Read+0x32>
 8009b4e:	bf00      	nop

08009b50 <HAL_I2C_MasterTxCpltCallback>:
{
 8009b50:	4770      	bx	lr

08009b52 <HAL_I2C_MasterRxCpltCallback>:
{
 8009b52:	4770      	bx	lr

08009b54 <HAL_I2C_SlaveTxCpltCallback>:
{
 8009b54:	4770      	bx	lr

08009b56 <I2C_SlaveTransmit_TXE>:
	uint32_t CurrentState = hi2c->State;
 8009b56:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8009b5a:	b2da      	uxtb	r2, r3
	if (hi2c->XferCount != 0U) {
 8009b5c:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8009b5e:	b29b      	uxth	r3, r3
 8009b60:	b1fb      	cbz	r3, 8009ba2 <I2C_SlaveTransmit_TXE+0x4c>
{
 8009b62:	b510      	push	{r4, lr}
		hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8009b64:	6801      	ldr	r1, [r0, #0]
 8009b66:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8009b68:	1c5c      	adds	r4, r3, #1
 8009b6a:	6244      	str	r4, [r0, #36]	; 0x24
 8009b6c:	781b      	ldrb	r3, [r3, #0]
 8009b6e:	610b      	str	r3, [r1, #16]
		hi2c->XferCount--;
 8009b70:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8009b72:	b29b      	uxth	r3, r3
 8009b74:	3b01      	subs	r3, #1
 8009b76:	b29b      	uxth	r3, r3
 8009b78:	8543      	strh	r3, [r0, #42]	; 0x2a
		if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)) {
 8009b7a:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8009b7c:	b29b      	uxth	r3, r3
 8009b7e:	b90b      	cbnz	r3, 8009b84 <I2C_SlaveTransmit_TXE+0x2e>
 8009b80:	2a29      	cmp	r2, #41	; 0x29
 8009b82:	d001      	beq.n	8009b88 <I2C_SlaveTransmit_TXE+0x32>
}
 8009b84:	2000      	movs	r0, #0
 8009b86:	bd10      	pop	{r4, pc}
			__HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8009b88:	6802      	ldr	r2, [r0, #0]
 8009b8a:	6853      	ldr	r3, [r2, #4]
 8009b8c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009b90:	6053      	str	r3, [r2, #4]
			hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8009b92:	2321      	movs	r3, #33	; 0x21
 8009b94:	6303      	str	r3, [r0, #48]	; 0x30
			hi2c->State = HAL_I2C_STATE_LISTEN;
 8009b96:	2328      	movs	r3, #40	; 0x28
 8009b98:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
			HAL_I2C_SlaveTxCpltCallback(hi2c);
 8009b9c:	f7ff ffda 	bl	8009b54 <HAL_I2C_SlaveTxCpltCallback>
 8009ba0:	e7f0      	b.n	8009b84 <I2C_SlaveTransmit_TXE+0x2e>
}
 8009ba2:	2000      	movs	r0, #0
 8009ba4:	4770      	bx	lr

08009ba6 <HAL_I2C_SlaveRxCpltCallback>:
{
 8009ba6:	4770      	bx	lr

08009ba8 <I2C_SlaveReceive_RXNE>:
{
 8009ba8:	b508      	push	{r3, lr}
	uint32_t CurrentState = hi2c->State;
 8009baa:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8009bae:	b2da      	uxtb	r2, r3
	if (hi2c->XferCount != 0U) {
 8009bb0:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8009bb2:	b29b      	uxth	r3, r3
 8009bb4:	b17b      	cbz	r3, 8009bd6 <I2C_SlaveReceive_RXNE+0x2e>
		(*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8009bb6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8009bb8:	1c59      	adds	r1, r3, #1
 8009bba:	6241      	str	r1, [r0, #36]	; 0x24
 8009bbc:	6801      	ldr	r1, [r0, #0]
 8009bbe:	6909      	ldr	r1, [r1, #16]
 8009bc0:	7019      	strb	r1, [r3, #0]
		hi2c->XferCount--;
 8009bc2:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8009bc4:	b29b      	uxth	r3, r3
 8009bc6:	3b01      	subs	r3, #1
 8009bc8:	b29b      	uxth	r3, r3
 8009bca:	8543      	strh	r3, [r0, #42]	; 0x2a
		if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)) {
 8009bcc:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8009bce:	b29b      	uxth	r3, r3
 8009bd0:	b90b      	cbnz	r3, 8009bd6 <I2C_SlaveReceive_RXNE+0x2e>
 8009bd2:	2a2a      	cmp	r2, #42	; 0x2a
 8009bd4:	d001      	beq.n	8009bda <I2C_SlaveReceive_RXNE+0x32>
}
 8009bd6:	2000      	movs	r0, #0
 8009bd8:	bd08      	pop	{r3, pc}
			__HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8009bda:	6802      	ldr	r2, [r0, #0]
 8009bdc:	6853      	ldr	r3, [r2, #4]
 8009bde:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009be2:	6053      	str	r3, [r2, #4]
			hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8009be4:	2322      	movs	r3, #34	; 0x22
 8009be6:	6303      	str	r3, [r0, #48]	; 0x30
			hi2c->State = HAL_I2C_STATE_LISTEN;
 8009be8:	2328      	movs	r3, #40	; 0x28
 8009bea:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
			HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009bee:	f7ff ffda 	bl	8009ba6 <HAL_I2C_SlaveRxCpltCallback>
 8009bf2:	e7f0      	b.n	8009bd6 <I2C_SlaveReceive_RXNE+0x2e>

08009bf4 <HAL_I2C_AddrCallback>:
{
 8009bf4:	4770      	bx	lr

08009bf6 <I2C_Slave_ADDR>:
{
 8009bf6:	b508      	push	{r3, lr}
	if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TRA) == RESET) {
 8009bf8:	6803      	ldr	r3, [r0, #0]
 8009bfa:	699a      	ldr	r2, [r3, #24]
 8009bfc:	f012 0f04 	tst.w	r2, #4
 8009c00:	d009      	beq.n	8009c16 <I2C_Slave_ADDR+0x20>
	uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8009c02:	2100      	movs	r1, #0
	if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_DUALF) == RESET) {
 8009c04:	699b      	ldr	r3, [r3, #24]
 8009c06:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009c0a:	d006      	beq.n	8009c1a <I2C_Slave_ADDR+0x24>
		SlaveAddrCode = hi2c->Init.OwnAddress2;
 8009c0c:	8b02      	ldrh	r2, [r0, #24]
	HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8009c0e:	f7ff fff1 	bl	8009bf4 <HAL_I2C_AddrCallback>
}
 8009c12:	2000      	movs	r0, #0
 8009c14:	bd08      	pop	{r3, pc}
		TransferDirection = I2C_DIRECTION_TRANSMIT;
 8009c16:	2101      	movs	r1, #1
 8009c18:	e7f4      	b.n	8009c04 <I2C_Slave_ADDR+0xe>
		SlaveAddrCode = hi2c->Init.OwnAddress1;
 8009c1a:	8982      	ldrh	r2, [r0, #12]
 8009c1c:	e7f7      	b.n	8009c0e <I2C_Slave_ADDR+0x18>

08009c1e <HAL_I2C_ListenCpltCallback>:
{
 8009c1e:	4770      	bx	lr

08009c20 <I2C_Slave_AF>:
{
 8009c20:	b508      	push	{r3, lr}
	uint32_t CurrentState = hi2c->State;
 8009c22:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8009c26:	b2db      	uxtb	r3, r3
	uint32_t CurrentXferOptions = hi2c->XferOptions;
 8009c28:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
	if (((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8009c2a:	2a04      	cmp	r2, #4
 8009c2c:	d009      	beq.n	8009c42 <I2C_Slave_AF+0x22>
 8009c2e:	2a08      	cmp	r2, #8
 8009c30:	d007      	beq.n	8009c42 <I2C_Slave_AF+0x22>
	}else if (CurrentState == HAL_I2C_STATE_BUSY_TX) {
 8009c32:	2b21      	cmp	r3, #33	; 0x21
 8009c34:	d021      	beq.n	8009c7a <I2C_Slave_AF+0x5a>
		__HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009c36:	6803      	ldr	r3, [r0, #0]
 8009c38:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009c3c:	615a      	str	r2, [r3, #20]
}
 8009c3e:	2000      	movs	r0, #0
 8009c40:	bd08      	pop	{r3, pc}
	if (((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8009c42:	2b28      	cmp	r3, #40	; 0x28
 8009c44:	d1f5      	bne.n	8009c32 <I2C_Slave_AF+0x12>
		hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009c46:	4b1a      	ldr	r3, [pc, #104]	; (8009cb0 <I2C_Slave_AF+0x90>)
 8009c48:	62c3      	str	r3, [r0, #44]	; 0x2c
		__HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009c4a:	6802      	ldr	r2, [r0, #0]
 8009c4c:	6853      	ldr	r3, [r2, #4]
 8009c4e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8009c52:	6053      	str	r3, [r2, #4]
		__HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009c54:	6803      	ldr	r3, [r0, #0]
 8009c56:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009c5a:	615a      	str	r2, [r3, #20]
		hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8009c5c:	6802      	ldr	r2, [r0, #0]
 8009c5e:	6813      	ldr	r3, [r2, #0]
 8009c60:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009c64:	6013      	str	r3, [r2, #0]
		hi2c->PreviousState = I2C_STATE_NONE;
 8009c66:	2300      	movs	r3, #0
 8009c68:	6303      	str	r3, [r0, #48]	; 0x30
		hi2c->State = HAL_I2C_STATE_READY;
 8009c6a:	2220      	movs	r2, #32
 8009c6c:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
		hi2c->Mode = HAL_I2C_MODE_NONE;
 8009c70:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
		HAL_I2C_ListenCpltCallback(hi2c);
 8009c74:	f7ff ffd3 	bl	8009c1e <HAL_I2C_ListenCpltCallback>
 8009c78:	e7e1      	b.n	8009c3e <I2C_Slave_AF+0x1e>
		hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009c7a:	4b0d      	ldr	r3, [pc, #52]	; (8009cb0 <I2C_Slave_AF+0x90>)
 8009c7c:	62c3      	str	r3, [r0, #44]	; 0x2c
		hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8009c7e:	2321      	movs	r3, #33	; 0x21
 8009c80:	6303      	str	r3, [r0, #48]	; 0x30
		hi2c->State = HAL_I2C_STATE_READY;
 8009c82:	2320      	movs	r3, #32
 8009c84:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
		hi2c->Mode = HAL_I2C_MODE_NONE;
 8009c88:	2300      	movs	r3, #0
 8009c8a:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
		__HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009c8e:	6802      	ldr	r2, [r0, #0]
 8009c90:	6853      	ldr	r3, [r2, #4]
 8009c92:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8009c96:	6053      	str	r3, [r2, #4]
		__HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009c98:	6803      	ldr	r3, [r0, #0]
 8009c9a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009c9e:	615a      	str	r2, [r3, #20]
		hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8009ca0:	6802      	ldr	r2, [r0, #0]
 8009ca2:	6813      	ldr	r3, [r2, #0]
 8009ca4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009ca8:	6013      	str	r3, [r2, #0]
		HAL_I2C_SlaveTxCpltCallback(hi2c);
 8009caa:	f7ff ff53 	bl	8009b54 <HAL_I2C_SlaveTxCpltCallback>
 8009cae:	e7c6      	b.n	8009c3e <I2C_Slave_AF+0x1e>
 8009cb0:	ffff0000 	.word	0xffff0000

08009cb4 <HAL_I2C_MemTxCpltCallback>:
{
 8009cb4:	4770      	bx	lr

08009cb6 <I2C_MasterTransmit_TXE>:
{
 8009cb6:	b510      	push	{r4, lr}
	uint32_t CurrentState = hi2c->State;
 8009cb8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8009cbc:	b2db      	uxtb	r3, r3
	uint32_t CurrentMode = hi2c->Mode;
 8009cbe:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
 8009cc2:	b2d2      	uxtb	r2, r2
	uint32_t CurrentXferOptions = hi2c->XferOptions;
 8009cc4:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
	if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX)) {
 8009cc6:	8d01      	ldrh	r1, [r0, #40]	; 0x28
 8009cc8:	b909      	cbnz	r1, 8009cce <I2C_MasterTransmit_TXE+0x18>
 8009cca:	2b21      	cmp	r3, #33	; 0x21
 8009ccc:	d005      	beq.n	8009cda <I2C_MasterTransmit_TXE+0x24>
	}else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8009cce:	2b21      	cmp	r3, #33	; 0x21
 8009cd0:	d03c      	beq.n	8009d4c <I2C_MasterTransmit_TXE+0x96>
 8009cd2:	2a40      	cmp	r2, #64	; 0x40
 8009cd4:	d038      	beq.n	8009d48 <I2C_MasterTransmit_TXE+0x92>
}
 8009cd6:	2000      	movs	r0, #0
 8009cd8:	bd10      	pop	{r4, pc}
		if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME)) {
 8009cda:	2c04      	cmp	r4, #4
 8009cdc:	d004      	beq.n	8009ce8 <I2C_MasterTransmit_TXE+0x32>
 8009cde:	2c08      	cmp	r4, #8
 8009ce0:	d002      	beq.n	8009ce8 <I2C_MasterTransmit_TXE+0x32>
 8009ce2:	f514 3f80 	cmn.w	r4, #65536	; 0x10000
 8009ce6:	d119      	bne.n	8009d1c <I2C_MasterTransmit_TXE+0x66>
			__HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009ce8:	6802      	ldr	r2, [r0, #0]
 8009cea:	6853      	ldr	r3, [r2, #4]
 8009cec:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8009cf0:	6053      	str	r3, [r2, #4]
			hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8009cf2:	6802      	ldr	r2, [r0, #0]
 8009cf4:	6813      	ldr	r3, [r2, #0]
 8009cf6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009cfa:	6013      	str	r3, [r2, #0]
			hi2c->PreviousState = I2C_STATE_NONE;
 8009cfc:	2300      	movs	r3, #0
 8009cfe:	6303      	str	r3, [r0, #48]	; 0x30
			hi2c->State = HAL_I2C_STATE_READY;
 8009d00:	2320      	movs	r3, #32
 8009d02:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
			if (hi2c->Mode == HAL_I2C_MODE_MEM) {
 8009d06:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8009d0a:	b2db      	uxtb	r3, r3
 8009d0c:	2b40      	cmp	r3, #64	; 0x40
 8009d0e:	d015      	beq.n	8009d3c <I2C_MasterTransmit_TXE+0x86>
				hi2c->Mode = HAL_I2C_MODE_NONE;
 8009d10:	2300      	movs	r3, #0
 8009d12:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
				HAL_I2C_MasterTxCpltCallback(hi2c);
 8009d16:	f7ff ff1b 	bl	8009b50 <HAL_I2C_MasterTxCpltCallback>
 8009d1a:	e7dc      	b.n	8009cd6 <I2C_MasterTransmit_TXE+0x20>
			__HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009d1c:	6802      	ldr	r2, [r0, #0]
 8009d1e:	6853      	ldr	r3, [r2, #4]
 8009d20:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8009d24:	6053      	str	r3, [r2, #4]
			hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8009d26:	2311      	movs	r3, #17
 8009d28:	6303      	str	r3, [r0, #48]	; 0x30
			hi2c->Mode = HAL_I2C_MODE_NONE;
 8009d2a:	2300      	movs	r3, #0
 8009d2c:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
			hi2c->State = HAL_I2C_STATE_READY;
 8009d30:	2320      	movs	r3, #32
 8009d32:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
			HAL_I2C_MasterTxCpltCallback(hi2c);
 8009d36:	f7ff ff0b 	bl	8009b50 <HAL_I2C_MasterTxCpltCallback>
 8009d3a:	e7cc      	b.n	8009cd6 <I2C_MasterTransmit_TXE+0x20>
				hi2c->Mode = HAL_I2C_MODE_NONE;
 8009d3c:	2300      	movs	r3, #0
 8009d3e:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
				HAL_I2C_MemTxCpltCallback(hi2c);
 8009d42:	f7ff ffb7 	bl	8009cb4 <HAL_I2C_MemTxCpltCallback>
 8009d46:	e7c6      	b.n	8009cd6 <I2C_MasterTransmit_TXE+0x20>
		  ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX))) {
 8009d48:	2b22      	cmp	r3, #34	; 0x22
 8009d4a:	d1c4      	bne.n	8009cd6 <I2C_MasterTransmit_TXE+0x20>
		if (hi2c->XferCount == 0U) {
 8009d4c:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8009d4e:	b29b      	uxth	r3, r3
 8009d50:	b183      	cbz	r3, 8009d74 <I2C_MasterTransmit_TXE+0xbe>
			if (hi2c->Mode == HAL_I2C_MODE_MEM) {
 8009d52:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8009d56:	b2db      	uxtb	r3, r3
 8009d58:	2b40      	cmp	r3, #64	; 0x40
 8009d5a:	d011      	beq.n	8009d80 <I2C_MasterTransmit_TXE+0xca>
				hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8009d5c:	6802      	ldr	r2, [r0, #0]
 8009d5e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8009d60:	1c59      	adds	r1, r3, #1
 8009d62:	6241      	str	r1, [r0, #36]	; 0x24
 8009d64:	781b      	ldrb	r3, [r3, #0]
 8009d66:	6113      	str	r3, [r2, #16]
				hi2c->XferCount--;
 8009d68:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8009d6a:	b29b      	uxth	r3, r3
 8009d6c:	3b01      	subs	r3, #1
 8009d6e:	b29b      	uxth	r3, r3
 8009d70:	8543      	strh	r3, [r0, #42]	; 0x2a
 8009d72:	e7b0      	b.n	8009cd6 <I2C_MasterTransmit_TXE+0x20>
			__HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8009d74:	6802      	ldr	r2, [r0, #0]
 8009d76:	6853      	ldr	r3, [r2, #4]
 8009d78:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009d7c:	6053      	str	r3, [r2, #4]
 8009d7e:	e7aa      	b.n	8009cd6 <I2C_MasterTransmit_TXE+0x20>
				if (hi2c->EventCount == 0) {
 8009d80:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8009d82:	b99b      	cbnz	r3, 8009dac <I2C_MasterTransmit_TXE+0xf6>
					if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT) {
 8009d84:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8009d86:	2b01      	cmp	r3, #1
 8009d88:	d008      	beq.n	8009d9c <I2C_MasterTransmit_TXE+0xe6>
						hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8009d8a:	6802      	ldr	r2, [r0, #0]
 8009d8c:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8009d8e:	f3c3 2307 	ubfx	r3, r3, #8, #8
 8009d92:	6113      	str	r3, [r2, #16]
						hi2c->EventCount++;
 8009d94:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8009d96:	3301      	adds	r3, #1
 8009d98:	6503      	str	r3, [r0, #80]	; 0x50
 8009d9a:	e79c      	b.n	8009cd6 <I2C_MasterTransmit_TXE+0x20>
						hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8009d9c:	6802      	ldr	r2, [r0, #0]
 8009d9e:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8009da0:	b2db      	uxtb	r3, r3
 8009da2:	6113      	str	r3, [r2, #16]
						hi2c->EventCount += 2;
 8009da4:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8009da6:	3302      	adds	r3, #2
 8009da8:	6503      	str	r3, [r0, #80]	; 0x50
 8009daa:	e794      	b.n	8009cd6 <I2C_MasterTransmit_TXE+0x20>
				}else if (hi2c->EventCount == 1) {
 8009dac:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8009dae:	2b01      	cmp	r3, #1
 8009db0:	d018      	beq.n	8009de4 <I2C_MasterTransmit_TXE+0x12e>
				}else if (hi2c->EventCount == 2) {
 8009db2:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8009db4:	2b02      	cmp	r3, #2
 8009db6:	d18e      	bne.n	8009cd6 <I2C_MasterTransmit_TXE+0x20>
					if (hi2c->State == HAL_I2C_STATE_BUSY_RX) {
 8009db8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8009dbc:	b2db      	uxtb	r3, r3
 8009dbe:	2b22      	cmp	r3, #34	; 0x22
 8009dc0:	d018      	beq.n	8009df4 <I2C_MasterTransmit_TXE+0x13e>
					}else if (hi2c->State == HAL_I2C_STATE_BUSY_TX) {
 8009dc2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8009dc6:	b2db      	uxtb	r3, r3
 8009dc8:	2b21      	cmp	r3, #33	; 0x21
 8009dca:	d184      	bne.n	8009cd6 <I2C_MasterTransmit_TXE+0x20>
						hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8009dcc:	6802      	ldr	r2, [r0, #0]
 8009dce:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8009dd0:	1c59      	adds	r1, r3, #1
 8009dd2:	6241      	str	r1, [r0, #36]	; 0x24
 8009dd4:	781b      	ldrb	r3, [r3, #0]
 8009dd6:	6113      	str	r3, [r2, #16]
						hi2c->XferCount--;
 8009dd8:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8009dda:	b29b      	uxth	r3, r3
 8009ddc:	3b01      	subs	r3, #1
 8009dde:	b29b      	uxth	r3, r3
 8009de0:	8543      	strh	r3, [r0, #42]	; 0x2a
 8009de2:	e778      	b.n	8009cd6 <I2C_MasterTransmit_TXE+0x20>
					hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8009de4:	6802      	ldr	r2, [r0, #0]
 8009de6:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8009de8:	b2db      	uxtb	r3, r3
 8009dea:	6113      	str	r3, [r2, #16]
					hi2c->EventCount++;
 8009dec:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8009dee:	3301      	adds	r3, #1
 8009df0:	6503      	str	r3, [r0, #80]	; 0x50
 8009df2:	e770      	b.n	8009cd6 <I2C_MasterTransmit_TXE+0x20>
						hi2c->Instance->CR1 |= I2C_CR1_START;
 8009df4:	6802      	ldr	r2, [r0, #0]
 8009df6:	6813      	ldr	r3, [r2, #0]
 8009df8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009dfc:	6013      	str	r3, [r2, #0]
 8009dfe:	e76a      	b.n	8009cd6 <I2C_MasterTransmit_TXE+0x20>

08009e00 <I2C_MasterTransmit_BTF>:
{
 8009e00:	b508      	push	{r3, lr}
	uint32_t CurrentXferOptions = hi2c->XferOptions;
 8009e02:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
	if (hi2c->State == HAL_I2C_STATE_BUSY_TX) {
 8009e04:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8009e08:	b2db      	uxtb	r3, r3
 8009e0a:	2b21      	cmp	r3, #33	; 0x21
 8009e0c:	d001      	beq.n	8009e12 <I2C_MasterTransmit_BTF+0x12>
}
 8009e0e:	2000      	movs	r0, #0
 8009e10:	bd08      	pop	{r3, pc}
		if (hi2c->XferCount != 0U) {
 8009e12:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8009e14:	b29b      	uxth	r3, r3
 8009e16:	bb03      	cbnz	r3, 8009e5a <I2C_MasterTransmit_BTF+0x5a>
			if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME)) {
 8009e18:	2a04      	cmp	r2, #4
 8009e1a:	d004      	beq.n	8009e26 <I2C_MasterTransmit_BTF+0x26>
 8009e1c:	2a08      	cmp	r2, #8
 8009e1e:	d002      	beq.n	8009e26 <I2C_MasterTransmit_BTF+0x26>
 8009e20:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8009e24:	d125      	bne.n	8009e72 <I2C_MasterTransmit_BTF+0x72>
				__HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009e26:	6802      	ldr	r2, [r0, #0]
 8009e28:	6853      	ldr	r3, [r2, #4]
 8009e2a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8009e2e:	6053      	str	r3, [r2, #4]
				hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8009e30:	6802      	ldr	r2, [r0, #0]
 8009e32:	6813      	ldr	r3, [r2, #0]
 8009e34:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009e38:	6013      	str	r3, [r2, #0]
				hi2c->PreviousState = I2C_STATE_NONE;
 8009e3a:	2300      	movs	r3, #0
 8009e3c:	6303      	str	r3, [r0, #48]	; 0x30
				hi2c->State = HAL_I2C_STATE_READY;
 8009e3e:	2320      	movs	r3, #32
 8009e40:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
				if (hi2c->Mode == HAL_I2C_MODE_MEM) {
 8009e44:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8009e48:	b2db      	uxtb	r3, r3
 8009e4a:	2b40      	cmp	r3, #64	; 0x40
 8009e4c:	d021      	beq.n	8009e92 <I2C_MasterTransmit_BTF+0x92>
					hi2c->Mode = HAL_I2C_MODE_NONE;
 8009e4e:	2300      	movs	r3, #0
 8009e50:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
					HAL_I2C_MasterTxCpltCallback(hi2c);
 8009e54:	f7ff fe7c 	bl	8009b50 <HAL_I2C_MasterTxCpltCallback>
 8009e58:	e7d9      	b.n	8009e0e <I2C_MasterTransmit_BTF+0xe>
			hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8009e5a:	6802      	ldr	r2, [r0, #0]
 8009e5c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8009e5e:	1c59      	adds	r1, r3, #1
 8009e60:	6241      	str	r1, [r0, #36]	; 0x24
 8009e62:	781b      	ldrb	r3, [r3, #0]
 8009e64:	6113      	str	r3, [r2, #16]
			hi2c->XferCount--;
 8009e66:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8009e68:	b29b      	uxth	r3, r3
 8009e6a:	3b01      	subs	r3, #1
 8009e6c:	b29b      	uxth	r3, r3
 8009e6e:	8543      	strh	r3, [r0, #42]	; 0x2a
 8009e70:	e7cd      	b.n	8009e0e <I2C_MasterTransmit_BTF+0xe>
				__HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009e72:	6802      	ldr	r2, [r0, #0]
 8009e74:	6853      	ldr	r3, [r2, #4]
 8009e76:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8009e7a:	6053      	str	r3, [r2, #4]
				hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8009e7c:	2311      	movs	r3, #17
 8009e7e:	6303      	str	r3, [r0, #48]	; 0x30
				hi2c->Mode = HAL_I2C_MODE_NONE;
 8009e80:	2300      	movs	r3, #0
 8009e82:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
				hi2c->State = HAL_I2C_STATE_READY;
 8009e86:	2320      	movs	r3, #32
 8009e88:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
				HAL_I2C_MasterTxCpltCallback(hi2c);
 8009e8c:	f7ff fe60 	bl	8009b50 <HAL_I2C_MasterTxCpltCallback>
 8009e90:	e7bd      	b.n	8009e0e <I2C_MasterTransmit_BTF+0xe>
					hi2c->Mode = HAL_I2C_MODE_NONE;
 8009e92:	2300      	movs	r3, #0
 8009e94:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
					HAL_I2C_MemTxCpltCallback(hi2c);
 8009e98:	f7ff ff0c 	bl	8009cb4 <HAL_I2C_MemTxCpltCallback>
 8009e9c:	e7b7      	b.n	8009e0e <I2C_MasterTransmit_BTF+0xe>

08009e9e <HAL_I2C_MemRxCpltCallback>:
{
 8009e9e:	4770      	bx	lr

08009ea0 <I2C_MasterReceive_RXNE>:
{
 8009ea0:	b508      	push	{r3, lr}
	if (hi2c->State == HAL_I2C_STATE_BUSY_RX) {
 8009ea2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8009ea6:	b2db      	uxtb	r3, r3
 8009ea8:	2b22      	cmp	r3, #34	; 0x22
 8009eaa:	d001      	beq.n	8009eb0 <I2C_MasterReceive_RXNE+0x10>
}
 8009eac:	2000      	movs	r0, #0
 8009eae:	bd08      	pop	{r3, pc}
		tmp = hi2c->XferCount;
 8009eb0:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8009eb2:	b29b      	uxth	r3, r3
		if (tmp > 3U) {
 8009eb4:	2b03      	cmp	r3, #3
 8009eb6:	d914      	bls.n	8009ee2 <I2C_MasterReceive_RXNE+0x42>
			(*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8009eb8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8009eba:	1c5a      	adds	r2, r3, #1
 8009ebc:	6242      	str	r2, [r0, #36]	; 0x24
 8009ebe:	6802      	ldr	r2, [r0, #0]
 8009ec0:	6912      	ldr	r2, [r2, #16]
 8009ec2:	701a      	strb	r2, [r3, #0]
			hi2c->XferCount--;
 8009ec4:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8009ec6:	b29b      	uxth	r3, r3
 8009ec8:	3b01      	subs	r3, #1
 8009eca:	b29b      	uxth	r3, r3
 8009ecc:	8543      	strh	r3, [r0, #42]	; 0x2a
			if (hi2c->XferCount == 3) {
 8009ece:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8009ed0:	b29b      	uxth	r3, r3
 8009ed2:	2b03      	cmp	r3, #3
 8009ed4:	d1ea      	bne.n	8009eac <I2C_MasterReceive_RXNE+0xc>
				__HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8009ed6:	6802      	ldr	r2, [r0, #0]
 8009ed8:	6853      	ldr	r3, [r2, #4]
 8009eda:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009ede:	6053      	str	r3, [r2, #4]
 8009ee0:	e7e4      	b.n	8009eac <I2C_MasterReceive_RXNE+0xc>
		}else if ((tmp == 1U) || (tmp == 0U)) {
 8009ee2:	2b01      	cmp	r3, #1
 8009ee4:	d8e2      	bhi.n	8009eac <I2C_MasterReceive_RXNE+0xc>
			hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8009ee6:	6802      	ldr	r2, [r0, #0]
 8009ee8:	6813      	ldr	r3, [r2, #0]
 8009eea:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009eee:	6013      	str	r3, [r2, #0]
			__HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009ef0:	6802      	ldr	r2, [r0, #0]
 8009ef2:	6853      	ldr	r3, [r2, #4]
 8009ef4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8009ef8:	6053      	str	r3, [r2, #4]
			(*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8009efa:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8009efc:	1c5a      	adds	r2, r3, #1
 8009efe:	6242      	str	r2, [r0, #36]	; 0x24
 8009f00:	6802      	ldr	r2, [r0, #0]
 8009f02:	6912      	ldr	r2, [r2, #16]
 8009f04:	701a      	strb	r2, [r3, #0]
			hi2c->XferCount--;
 8009f06:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8009f08:	b29b      	uxth	r3, r3
 8009f0a:	3b01      	subs	r3, #1
 8009f0c:	b29b      	uxth	r3, r3
 8009f0e:	8543      	strh	r3, [r0, #42]	; 0x2a
			hi2c->State = HAL_I2C_STATE_READY;
 8009f10:	2320      	movs	r3, #32
 8009f12:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
			hi2c->PreviousState = I2C_STATE_NONE;
 8009f16:	2300      	movs	r3, #0
 8009f18:	6303      	str	r3, [r0, #48]	; 0x30
			if (hi2c->Mode == HAL_I2C_MODE_MEM) {
 8009f1a:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8009f1e:	b2db      	uxtb	r3, r3
 8009f20:	2b40      	cmp	r3, #64	; 0x40
 8009f22:	d005      	beq.n	8009f30 <I2C_MasterReceive_RXNE+0x90>
				hi2c->Mode = HAL_I2C_MODE_NONE;
 8009f24:	2300      	movs	r3, #0
 8009f26:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
				HAL_I2C_MasterRxCpltCallback(hi2c);
 8009f2a:	f7ff fe12 	bl	8009b52 <HAL_I2C_MasterRxCpltCallback>
 8009f2e:	e7bd      	b.n	8009eac <I2C_MasterReceive_RXNE+0xc>
				hi2c->Mode = HAL_I2C_MODE_NONE;
 8009f30:	2300      	movs	r3, #0
 8009f32:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
				HAL_I2C_MemRxCpltCallback(hi2c);
 8009f36:	f7ff ffb2 	bl	8009e9e <HAL_I2C_MemRxCpltCallback>
 8009f3a:	e7b7      	b.n	8009eac <I2C_MasterReceive_RXNE+0xc>

08009f3c <I2C_MasterReceive_BTF>:
{
 8009f3c:	b508      	push	{r3, lr}
	uint32_t CurrentXferOptions = hi2c->XferOptions;
 8009f3e:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
	if (hi2c->XferCount == 4U) {
 8009f40:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8009f42:	b29b      	uxth	r3, r3
 8009f44:	2b04      	cmp	r3, #4
 8009f46:	d014      	beq.n	8009f72 <I2C_MasterReceive_BTF+0x36>
	}else if (hi2c->XferCount == 3U) {
 8009f48:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8009f4a:	b29b      	uxth	r3, r3
 8009f4c:	2b03      	cmp	r3, #3
 8009f4e:	d021      	beq.n	8009f94 <I2C_MasterReceive_BTF+0x58>
	}else if (hi2c->XferCount == 2U) {
 8009f50:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8009f52:	b29b      	uxth	r3, r3
 8009f54:	2b02      	cmp	r3, #2
 8009f56:	d033      	beq.n	8009fc0 <I2C_MasterReceive_BTF+0x84>
		(*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8009f58:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8009f5a:	1c5a      	adds	r2, r3, #1
 8009f5c:	6242      	str	r2, [r0, #36]	; 0x24
 8009f5e:	6802      	ldr	r2, [r0, #0]
 8009f60:	6912      	ldr	r2, [r2, #16]
 8009f62:	701a      	strb	r2, [r3, #0]
		hi2c->XferCount--;
 8009f64:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8009f66:	b29b      	uxth	r3, r3
 8009f68:	3b01      	subs	r3, #1
 8009f6a:	b29b      	uxth	r3, r3
 8009f6c:	8543      	strh	r3, [r0, #42]	; 0x2a
}
 8009f6e:	2000      	movs	r0, #0
 8009f70:	bd08      	pop	{r3, pc}
		__HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8009f72:	6802      	ldr	r2, [r0, #0]
 8009f74:	6853      	ldr	r3, [r2, #4]
 8009f76:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009f7a:	6053      	str	r3, [r2, #4]
		(*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8009f7c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8009f7e:	1c5a      	adds	r2, r3, #1
 8009f80:	6242      	str	r2, [r0, #36]	; 0x24
 8009f82:	6802      	ldr	r2, [r0, #0]
 8009f84:	6912      	ldr	r2, [r2, #16]
 8009f86:	701a      	strb	r2, [r3, #0]
		hi2c->XferCount--;
 8009f88:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8009f8a:	b29b      	uxth	r3, r3
 8009f8c:	3b01      	subs	r3, #1
 8009f8e:	b29b      	uxth	r3, r3
 8009f90:	8543      	strh	r3, [r0, #42]	; 0x2a
 8009f92:	e7ec      	b.n	8009f6e <I2C_MasterReceive_BTF+0x32>
		__HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8009f94:	6802      	ldr	r2, [r0, #0]
 8009f96:	6853      	ldr	r3, [r2, #4]
 8009f98:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009f9c:	6053      	str	r3, [r2, #4]
		hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8009f9e:	6802      	ldr	r2, [r0, #0]
 8009fa0:	6813      	ldr	r3, [r2, #0]
 8009fa2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009fa6:	6013      	str	r3, [r2, #0]
		(*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8009fa8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8009faa:	1c5a      	adds	r2, r3, #1
 8009fac:	6242      	str	r2, [r0, #36]	; 0x24
 8009fae:	6802      	ldr	r2, [r0, #0]
 8009fb0:	6912      	ldr	r2, [r2, #16]
 8009fb2:	701a      	strb	r2, [r3, #0]
		hi2c->XferCount--;
 8009fb4:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8009fb6:	b29b      	uxth	r3, r3
 8009fb8:	3b01      	subs	r3, #1
 8009fba:	b29b      	uxth	r3, r3
 8009fbc:	8543      	strh	r3, [r0, #42]	; 0x2a
 8009fbe:	e7d6      	b.n	8009f6e <I2C_MasterReceive_BTF+0x32>
		if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)) {
 8009fc0:	3a01      	subs	r2, #1
 8009fc2:	2a01      	cmp	r2, #1
 8009fc4:	d92f      	bls.n	800a026 <I2C_MasterReceive_BTF+0xea>
			hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8009fc6:	6802      	ldr	r2, [r0, #0]
 8009fc8:	6813      	ldr	r3, [r2, #0]
 8009fca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009fce:	6013      	str	r3, [r2, #0]
		(*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8009fd0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8009fd2:	1c5a      	adds	r2, r3, #1
 8009fd4:	6242      	str	r2, [r0, #36]	; 0x24
 8009fd6:	6802      	ldr	r2, [r0, #0]
 8009fd8:	6912      	ldr	r2, [r2, #16]
 8009fda:	701a      	strb	r2, [r3, #0]
		hi2c->XferCount--;
 8009fdc:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8009fde:	b29b      	uxth	r3, r3
 8009fe0:	3b01      	subs	r3, #1
 8009fe2:	b29b      	uxth	r3, r3
 8009fe4:	8543      	strh	r3, [r0, #42]	; 0x2a
		(*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8009fe6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8009fe8:	1c5a      	adds	r2, r3, #1
 8009fea:	6242      	str	r2, [r0, #36]	; 0x24
 8009fec:	6802      	ldr	r2, [r0, #0]
 8009fee:	6912      	ldr	r2, [r2, #16]
 8009ff0:	701a      	strb	r2, [r3, #0]
		hi2c->XferCount--;
 8009ff2:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8009ff4:	b29b      	uxth	r3, r3
 8009ff6:	3b01      	subs	r3, #1
 8009ff8:	b29b      	uxth	r3, r3
 8009ffa:	8543      	strh	r3, [r0, #42]	; 0x2a
		__HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8009ffc:	6802      	ldr	r2, [r0, #0]
 8009ffe:	6853      	ldr	r3, [r2, #4]
 800a000:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a004:	6053      	str	r3, [r2, #4]
		hi2c->State = HAL_I2C_STATE_READY;
 800a006:	2320      	movs	r3, #32
 800a008:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
		hi2c->PreviousState = I2C_STATE_NONE;
 800a00c:	2300      	movs	r3, #0
 800a00e:	6303      	str	r3, [r0, #48]	; 0x30
		if (hi2c->Mode == HAL_I2C_MODE_MEM) {
 800a010:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 800a014:	b2db      	uxtb	r3, r3
 800a016:	2b40      	cmp	r3, #64	; 0x40
 800a018:	d010      	beq.n	800a03c <I2C_MasterReceive_BTF+0x100>
			hi2c->Mode = HAL_I2C_MODE_NONE;
 800a01a:	2300      	movs	r3, #0
 800a01c:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
			HAL_I2C_MasterRxCpltCallback(hi2c);
 800a020:	f7ff fd97 	bl	8009b52 <HAL_I2C_MasterRxCpltCallback>
 800a024:	e7a3      	b.n	8009f6e <I2C_MasterReceive_BTF+0x32>
			hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800a026:	6802      	ldr	r2, [r0, #0]
 800a028:	6813      	ldr	r3, [r2, #0]
 800a02a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a02e:	6013      	str	r3, [r2, #0]
			hi2c->Instance->CR1 |= I2C_CR1_START;
 800a030:	6802      	ldr	r2, [r0, #0]
 800a032:	6813      	ldr	r3, [r2, #0]
 800a034:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a038:	6013      	str	r3, [r2, #0]
 800a03a:	e7c9      	b.n	8009fd0 <I2C_MasterReceive_BTF+0x94>
			hi2c->Mode = HAL_I2C_MODE_NONE;
 800a03c:	2300      	movs	r3, #0
 800a03e:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
			HAL_I2C_MemRxCpltCallback(hi2c);
 800a042:	f7ff ff2c 	bl	8009e9e <HAL_I2C_MemRxCpltCallback>
 800a046:	e792      	b.n	8009f6e <I2C_MasterReceive_BTF+0x32>

0800a048 <HAL_I2C_ErrorCallback>:
{
 800a048:	4770      	bx	lr

0800a04a <HAL_I2C_AbortCpltCallback>:
{
 800a04a:	4770      	bx	lr

0800a04c <I2C_ITError>:
{
 800a04c:	b510      	push	{r4, lr}
 800a04e:	4604      	mov	r4, r0
	uint32_t CurrentState = hi2c->State;
 800a050:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
	if ((CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)) {
 800a054:	3b29      	subs	r3, #41	; 0x29
 800a056:	2b01      	cmp	r3, #1
 800a058:	d937      	bls.n	800a0ca <I2C_ITError+0x7e>
		if ((hi2c->State != HAL_I2C_STATE_ABORT) && ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) != I2C_CR2_DMAEN)) {
 800a05a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800a05e:	b2db      	uxtb	r3, r3
 800a060:	2b60      	cmp	r3, #96	; 0x60
 800a062:	d007      	beq.n	800a074 <I2C_ITError+0x28>
 800a064:	6803      	ldr	r3, [r0, #0]
 800a066:	685b      	ldr	r3, [r3, #4]
 800a068:	f413 6f00 	tst.w	r3, #2048	; 0x800
 800a06c:	d102      	bne.n	800a074 <I2C_ITError+0x28>
			hi2c->State = HAL_I2C_STATE_READY;
 800a06e:	2320      	movs	r3, #32
 800a070:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
		hi2c->PreviousState = I2C_STATE_NONE;
 800a074:	2300      	movs	r3, #0
 800a076:	6323      	str	r3, [r4, #48]	; 0x30
		hi2c->Mode = HAL_I2C_MODE_NONE;
 800a078:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
	hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800a07c:	6822      	ldr	r2, [r4, #0]
 800a07e:	6813      	ldr	r3, [r2, #0]
 800a080:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a084:	6013      	str	r3, [r2, #0]
	if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) {
 800a086:	6823      	ldr	r3, [r4, #0]
 800a088:	685a      	ldr	r2, [r3, #4]
 800a08a:	f412 6f00 	tst.w	r2, #2048	; 0x800
 800a08e:	d03f      	beq.n	800a110 <I2C_ITError+0xc4>
		hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800a090:	685a      	ldr	r2, [r3, #4]
 800a092:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a096:	605a      	str	r2, [r3, #4]
		if (hi2c->hdmatx->State != HAL_DMA_STATE_READY) {
 800a098:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800a09a:	f892 3035 	ldrb.w	r3, [r2, #53]	; 0x35
 800a09e:	b2db      	uxtb	r3, r3
 800a0a0:	2b01      	cmp	r3, #1
 800a0a2:	d018      	beq.n	800a0d6 <I2C_ITError+0x8a>
			hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800a0a4:	4b3a      	ldr	r3, [pc, #232]	; (800a190 <I2C_ITError+0x144>)
 800a0a6:	6513      	str	r3, [r2, #80]	; 0x50
			if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK) {
 800a0a8:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800a0aa:	f7fe f80f 	bl	80080cc <HAL_DMA_Abort_IT>
 800a0ae:	2800      	cmp	r0, #0
 800a0b0:	d03f      	beq.n	800a132 <I2C_ITError+0xe6>
				__HAL_I2C_DISABLE(hi2c);
 800a0b2:	6822      	ldr	r2, [r4, #0]
 800a0b4:	6813      	ldr	r3, [r2, #0]
 800a0b6:	f023 0301 	bic.w	r3, r3, #1
 800a0ba:	6013      	str	r3, [r2, #0]
				hi2c->State = HAL_I2C_STATE_READY;
 800a0bc:	2320      	movs	r3, #32
 800a0be:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
				hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800a0c2:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800a0c4:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800a0c6:	4798      	blx	r3
 800a0c8:	e033      	b.n	800a132 <I2C_ITError+0xe6>
		hi2c->PreviousState = I2C_STATE_NONE;
 800a0ca:	2300      	movs	r3, #0
 800a0cc:	6303      	str	r3, [r0, #48]	; 0x30
		hi2c->State = HAL_I2C_STATE_LISTEN;
 800a0ce:	2328      	movs	r3, #40	; 0x28
 800a0d0:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
 800a0d4:	e7d2      	b.n	800a07c <I2C_ITError+0x30>
			hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800a0d6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a0d8:	4a2d      	ldr	r2, [pc, #180]	; (800a190 <I2C_ITError+0x144>)
 800a0da:	651a      	str	r2, [r3, #80]	; 0x50
			if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK) {
 800a0dc:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800a0de:	f7fd fff5 	bl	80080cc <HAL_DMA_Abort_IT>
 800a0e2:	b330      	cbz	r0, 800a132 <I2C_ITError+0xe6>
				if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) {
 800a0e4:	6823      	ldr	r3, [r4, #0]
 800a0e6:	695a      	ldr	r2, [r3, #20]
 800a0e8:	f012 0f40 	tst.w	r2, #64	; 0x40
 800a0ec:	d004      	beq.n	800a0f8 <I2C_ITError+0xac>
					(*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800a0ee:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800a0f0:	1c51      	adds	r1, r2, #1
 800a0f2:	6261      	str	r1, [r4, #36]	; 0x24
 800a0f4:	691b      	ldr	r3, [r3, #16]
 800a0f6:	7013      	strb	r3, [r2, #0]
				__HAL_I2C_DISABLE(hi2c);
 800a0f8:	6822      	ldr	r2, [r4, #0]
 800a0fa:	6813      	ldr	r3, [r2, #0]
 800a0fc:	f023 0301 	bic.w	r3, r3, #1
 800a100:	6013      	str	r3, [r2, #0]
				hi2c->State = HAL_I2C_STATE_READY;
 800a102:	2320      	movs	r3, #32
 800a104:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
				hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800a108:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800a10a:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800a10c:	4798      	blx	r3
 800a10e:	e010      	b.n	800a132 <I2C_ITError+0xe6>
	}else if (hi2c->State == HAL_I2C_STATE_ABORT) {
 800a110:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 800a114:	b2d2      	uxtb	r2, r2
 800a116:	2a60      	cmp	r2, #96	; 0x60
 800a118:	d011      	beq.n	800a13e <I2C_ITError+0xf2>
		if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) {
 800a11a:	695a      	ldr	r2, [r3, #20]
 800a11c:	f012 0f40 	tst.w	r2, #64	; 0x40
 800a120:	d004      	beq.n	800a12c <I2C_ITError+0xe0>
			(*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800a122:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800a124:	1c51      	adds	r1, r2, #1
 800a126:	6261      	str	r1, [r4, #36]	; 0x24
 800a128:	691b      	ldr	r3, [r3, #16]
 800a12a:	7013      	strb	r3, [r2, #0]
		HAL_I2C_ErrorCallback(hi2c);
 800a12c:	4620      	mov	r0, r4
 800a12e:	f7ff ff8b 	bl	800a048 <HAL_I2C_ErrorCallback>
	if ((hi2c->State == HAL_I2C_STATE_LISTEN) && ((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)) {
 800a132:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800a136:	b2db      	uxtb	r3, r3
 800a138:	2b28      	cmp	r3, #40	; 0x28
 800a13a:	d017      	beq.n	800a16c <I2C_ITError+0x120>
 800a13c:	bd10      	pop	{r4, pc}
		hi2c->State = HAL_I2C_STATE_READY;
 800a13e:	2220      	movs	r2, #32
 800a140:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
		hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a144:	2200      	movs	r2, #0
 800a146:	6422      	str	r2, [r4, #64]	; 0x40
		if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) {
 800a148:	695a      	ldr	r2, [r3, #20]
 800a14a:	f012 0f40 	tst.w	r2, #64	; 0x40
 800a14e:	d004      	beq.n	800a15a <I2C_ITError+0x10e>
			(*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800a150:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800a152:	1c51      	adds	r1, r2, #1
 800a154:	6261      	str	r1, [r4, #36]	; 0x24
 800a156:	691b      	ldr	r3, [r3, #16]
 800a158:	7013      	strb	r3, [r2, #0]
		__HAL_I2C_DISABLE(hi2c);
 800a15a:	6822      	ldr	r2, [r4, #0]
 800a15c:	6813      	ldr	r3, [r2, #0]
 800a15e:	f023 0301 	bic.w	r3, r3, #1
 800a162:	6013      	str	r3, [r2, #0]
		HAL_I2C_AbortCpltCallback(hi2c);
 800a164:	4620      	mov	r0, r4
 800a166:	f7ff ff70 	bl	800a04a <HAL_I2C_AbortCpltCallback>
 800a16a:	e7e2      	b.n	800a132 <I2C_ITError+0xe6>
	if ((hi2c->State == HAL_I2C_STATE_LISTEN) && ((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)) {
 800a16c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a16e:	f013 0f04 	tst.w	r3, #4
 800a172:	d0e3      	beq.n	800a13c <I2C_ITError+0xf0>
		hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a174:	4b07      	ldr	r3, [pc, #28]	; (800a194 <I2C_ITError+0x148>)
 800a176:	62e3      	str	r3, [r4, #44]	; 0x2c
		hi2c->PreviousState = I2C_STATE_NONE;
 800a178:	2300      	movs	r3, #0
 800a17a:	6323      	str	r3, [r4, #48]	; 0x30
		hi2c->State = HAL_I2C_STATE_READY;
 800a17c:	2220      	movs	r2, #32
 800a17e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
		hi2c->Mode = HAL_I2C_MODE_NONE;
 800a182:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
		HAL_I2C_ListenCpltCallback(hi2c);
 800a186:	4620      	mov	r0, r4
 800a188:	f7ff fd49 	bl	8009c1e <HAL_I2C_ListenCpltCallback>
}
 800a18c:	e7d6      	b.n	800a13c <I2C_ITError+0xf0>
 800a18e:	bf00      	nop
 800a190:	0800a4d9 	.word	0x0800a4d9
 800a194:	ffff0000 	.word	0xffff0000

0800a198 <I2C_Slave_STOPF>:
{
 800a198:	b510      	push	{r4, lr}
 800a19a:	b082      	sub	sp, #8
	uint32_t CurrentState = hi2c->State;
 800a19c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800a1a0:	b2db      	uxtb	r3, r3
	__HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800a1a2:	6801      	ldr	r1, [r0, #0]
 800a1a4:	684a      	ldr	r2, [r1, #4]
 800a1a6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800a1aa:	604a      	str	r2, [r1, #4]
	__HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800a1ac:	2200      	movs	r2, #0
 800a1ae:	9201      	str	r2, [sp, #4]
 800a1b0:	6802      	ldr	r2, [r0, #0]
 800a1b2:	6951      	ldr	r1, [r2, #20]
 800a1b4:	9101      	str	r1, [sp, #4]
 800a1b6:	6811      	ldr	r1, [r2, #0]
 800a1b8:	f041 0101 	orr.w	r1, r1, #1
 800a1bc:	6011      	str	r1, [r2, #0]
 800a1be:	9a01      	ldr	r2, [sp, #4]
	hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800a1c0:	6801      	ldr	r1, [r0, #0]
 800a1c2:	680a      	ldr	r2, [r1, #0]
 800a1c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a1c8:	600a      	str	r2, [r1, #0]
	if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) {
 800a1ca:	6801      	ldr	r1, [r0, #0]
 800a1cc:	684a      	ldr	r2, [r1, #4]
 800a1ce:	f412 6f00 	tst.w	r2, #2048	; 0x800
 800a1d2:	d00e      	beq.n	800a1f2 <I2C_Slave_STOPF+0x5a>
		if ((hi2c->State == HAL_I2C_STATE_BUSY_RX) || (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)) {
 800a1d4:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 800a1d8:	b2d2      	uxtb	r2, r2
 800a1da:	2a22      	cmp	r2, #34	; 0x22
 800a1dc:	d044      	beq.n	800a268 <I2C_Slave_STOPF+0xd0>
 800a1de:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 800a1e2:	b2d2      	uxtb	r2, r2
 800a1e4:	2a2a      	cmp	r2, #42	; 0x2a
 800a1e6:	d03f      	beq.n	800a268 <I2C_Slave_STOPF+0xd0>
			hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 800a1e8:	6b42      	ldr	r2, [r0, #52]	; 0x34
 800a1ea:	6812      	ldr	r2, [r2, #0]
 800a1ec:	6852      	ldr	r2, [r2, #4]
 800a1ee:	b292      	uxth	r2, r2
 800a1f0:	8542      	strh	r2, [r0, #42]	; 0x2a
	if (hi2c->XferCount != 0U) {
 800a1f2:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 800a1f4:	b292      	uxth	r2, r2
 800a1f6:	b302      	cbz	r2, 800a23a <I2C_Slave_STOPF+0xa2>
		if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) {
 800a1f8:	694a      	ldr	r2, [r1, #20]
 800a1fa:	f012 0f04 	tst.w	r2, #4
 800a1fe:	d009      	beq.n	800a214 <I2C_Slave_STOPF+0x7c>
			(*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800a200:	6a42      	ldr	r2, [r0, #36]	; 0x24
 800a202:	1c54      	adds	r4, r2, #1
 800a204:	6244      	str	r4, [r0, #36]	; 0x24
 800a206:	6909      	ldr	r1, [r1, #16]
 800a208:	7011      	strb	r1, [r2, #0]
			hi2c->XferCount--;
 800a20a:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 800a20c:	b292      	uxth	r2, r2
 800a20e:	3a01      	subs	r2, #1
 800a210:	b292      	uxth	r2, r2
 800a212:	8542      	strh	r2, [r0, #42]	; 0x2a
		if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) {
 800a214:	6802      	ldr	r2, [r0, #0]
 800a216:	6951      	ldr	r1, [r2, #20]
 800a218:	f011 0f40 	tst.w	r1, #64	; 0x40
 800a21c:	d009      	beq.n	800a232 <I2C_Slave_STOPF+0x9a>
			(*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800a21e:	6a41      	ldr	r1, [r0, #36]	; 0x24
 800a220:	1c4c      	adds	r4, r1, #1
 800a222:	6244      	str	r4, [r0, #36]	; 0x24
 800a224:	6912      	ldr	r2, [r2, #16]
 800a226:	700a      	strb	r2, [r1, #0]
			hi2c->XferCount--;
 800a228:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 800a22a:	b292      	uxth	r2, r2
 800a22c:	3a01      	subs	r2, #1
 800a22e:	b292      	uxth	r2, r2
 800a230:	8542      	strh	r2, [r0, #42]	; 0x2a
		hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a232:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800a234:	f042 0204 	orr.w	r2, r2, #4
 800a238:	6402      	str	r2, [r0, #64]	; 0x40
	if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE) {
 800a23a:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800a23c:	b9d2      	cbnz	r2, 800a274 <I2C_Slave_STOPF+0xdc>
		if ((CurrentState == HAL_I2C_STATE_LISTEN) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN) || \
 800a23e:	2b28      	cmp	r3, #40	; 0x28
 800a240:	d01b      	beq.n	800a27a <I2C_Slave_STOPF+0xe2>
 800a242:	2b2a      	cmp	r3, #42	; 0x2a
 800a244:	d019      	beq.n	800a27a <I2C_Slave_STOPF+0xe2>
 800a246:	2b29      	cmp	r3, #41	; 0x29
 800a248:	d017      	beq.n	800a27a <I2C_Slave_STOPF+0xe2>
			if ((hi2c->PreviousState == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX)) {
 800a24a:	6b02      	ldr	r2, [r0, #48]	; 0x30
 800a24c:	2a22      	cmp	r2, #34	; 0x22
 800a24e:	d001      	beq.n	800a254 <I2C_Slave_STOPF+0xbc>
 800a250:	2b22      	cmp	r3, #34	; 0x22
 800a252:	d11d      	bne.n	800a290 <I2C_Slave_STOPF+0xf8>
				hi2c->PreviousState = I2C_STATE_NONE;
 800a254:	2300      	movs	r3, #0
 800a256:	6303      	str	r3, [r0, #48]	; 0x30
				hi2c->State = HAL_I2C_STATE_READY;
 800a258:	2220      	movs	r2, #32
 800a25a:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
				hi2c->Mode = HAL_I2C_MODE_NONE;
 800a25e:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
				HAL_I2C_SlaveRxCpltCallback(hi2c);
 800a262:	f7ff fca0 	bl	8009ba6 <HAL_I2C_SlaveRxCpltCallback>
 800a266:	e013      	b.n	800a290 <I2C_Slave_STOPF+0xf8>
			hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 800a268:	6b82      	ldr	r2, [r0, #56]	; 0x38
 800a26a:	6812      	ldr	r2, [r2, #0]
 800a26c:	6852      	ldr	r2, [r2, #4]
 800a26e:	b292      	uxth	r2, r2
 800a270:	8542      	strh	r2, [r0, #42]	; 0x2a
 800a272:	e7be      	b.n	800a1f2 <I2C_Slave_STOPF+0x5a>
		I2C_ITError(hi2c);
 800a274:	f7ff feea 	bl	800a04c <I2C_ITError>
 800a278:	e00a      	b.n	800a290 <I2C_Slave_STOPF+0xf8>
			hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a27a:	4b07      	ldr	r3, [pc, #28]	; (800a298 <I2C_Slave_STOPF+0x100>)
 800a27c:	62c3      	str	r3, [r0, #44]	; 0x2c
			hi2c->PreviousState = I2C_STATE_NONE;
 800a27e:	2300      	movs	r3, #0
 800a280:	6303      	str	r3, [r0, #48]	; 0x30
			hi2c->State = HAL_I2C_STATE_READY;
 800a282:	2220      	movs	r2, #32
 800a284:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
			hi2c->Mode = HAL_I2C_MODE_NONE;
 800a288:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
			HAL_I2C_ListenCpltCallback(hi2c);
 800a28c:	f7ff fcc7 	bl	8009c1e <HAL_I2C_ListenCpltCallback>
}
 800a290:	2000      	movs	r0, #0
 800a292:	b002      	add	sp, #8
 800a294:	bd10      	pop	{r4, pc}
 800a296:	bf00      	nop
 800a298:	ffff0000 	.word	0xffff0000

0800a29c <HAL_I2C_EV_IRQHandler>:
{
 800a29c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a29e:	4605      	mov	r5, r0
	uint32_t sr2itflags = READ_REG(hi2c->Instance->SR2);
 800a2a0:	6803      	ldr	r3, [r0, #0]
 800a2a2:	699f      	ldr	r7, [r3, #24]
	uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800a2a4:	695c      	ldr	r4, [r3, #20]
	uint32_t itsources = READ_REG(hi2c->Instance->CR2);
 800a2a6:	685e      	ldr	r6, [r3, #4]
	uint32_t CurrentMode = hi2c->Mode;
 800a2a8:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 800a2ac:	b2db      	uxtb	r3, r3
	if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) {
 800a2ae:	2b10      	cmp	r3, #16
 800a2b0:	d025      	beq.n	800a2fe <HAL_I2C_EV_IRQHandler+0x62>
 800a2b2:	2b40      	cmp	r3, #64	; 0x40
 800a2b4:	d023      	beq.n	800a2fe <HAL_I2C_EV_IRQHandler+0x62>
		if (((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET)) {
 800a2b6:	4b4c      	ldr	r3, [pc, #304]	; (800a3e8 <HAL_I2C_EV_IRQHandler+0x14c>)
 800a2b8:	4023      	ands	r3, r4
 800a2ba:	b113      	cbz	r3, 800a2c2 <HAL_I2C_EV_IRQHandler+0x26>
 800a2bc:	f416 7f00 	tst.w	r6, #512	; 0x200
 800a2c0:	d16e      	bne.n	800a3a0 <HAL_I2C_EV_IRQHandler+0x104>
		else if (((sr1itflags & I2C_FLAG_STOPF) != RESET) && ((itsources & I2C_IT_EVT) != RESET)) {
 800a2c2:	4b4a      	ldr	r3, [pc, #296]	; (800a3ec <HAL_I2C_EV_IRQHandler+0x150>)
 800a2c4:	4023      	ands	r3, r4
 800a2c6:	b113      	cbz	r3, 800a2ce <HAL_I2C_EV_IRQHandler+0x32>
 800a2c8:	f416 7f00 	tst.w	r6, #512	; 0x200
 800a2cc:	d16b      	bne.n	800a3a6 <HAL_I2C_EV_IRQHandler+0x10a>
		else if ((sr2itflags & I2C_FLAG_TRA) != RESET) {
 800a2ce:	4b48      	ldr	r3, [pc, #288]	; (800a3f0 <HAL_I2C_EV_IRQHandler+0x154>)
 800a2d0:	403b      	ands	r3, r7
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d06f      	beq.n	800a3b6 <HAL_I2C_EV_IRQHandler+0x11a>
			if (((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET)) {
 800a2d6:	4b47      	ldr	r3, [pc, #284]	; (800a3f4 <HAL_I2C_EV_IRQHandler+0x158>)
 800a2d8:	4023      	ands	r3, r4
 800a2da:	b133      	cbz	r3, 800a2ea <HAL_I2C_EV_IRQHandler+0x4e>
 800a2dc:	f416 6f80 	tst.w	r6, #1024	; 0x400
 800a2e0:	d003      	beq.n	800a2ea <HAL_I2C_EV_IRQHandler+0x4e>
 800a2e2:	4b45      	ldr	r3, [pc, #276]	; (800a3f8 <HAL_I2C_EV_IRQHandler+0x15c>)
 800a2e4:	4023      	ands	r3, r4
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d061      	beq.n	800a3ae <HAL_I2C_EV_IRQHandler+0x112>
			else if (((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET)) {
 800a2ea:	4b43      	ldr	r3, [pc, #268]	; (800a3f8 <HAL_I2C_EV_IRQHandler+0x15c>)
 800a2ec:	4023      	ands	r3, r4
 800a2ee:	b353      	cbz	r3, 800a346 <HAL_I2C_EV_IRQHandler+0xaa>
 800a2f0:	f416 7f00 	tst.w	r6, #512	; 0x200
 800a2f4:	d027      	beq.n	800a346 <HAL_I2C_EV_IRQHandler+0xaa>
				I2C_SlaveTransmit_BTF(hi2c);
 800a2f6:	4628      	mov	r0, r5
 800a2f8:	f7fe fb4d 	bl	8008996 <I2C_SlaveTransmit_BTF>
 800a2fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (((sr1itflags & I2C_FLAG_SB) != RESET) && ((itsources & I2C_IT_EVT) != RESET)) {
 800a2fe:	f014 1f01 	tst.w	r4, #65537	; 0x10001
 800a302:	d002      	beq.n	800a30a <HAL_I2C_EV_IRQHandler+0x6e>
 800a304:	f416 7f00 	tst.w	r6, #512	; 0x200
 800a308:	d11e      	bne.n	800a348 <HAL_I2C_EV_IRQHandler+0xac>
		else if (((sr1itflags & I2C_FLAG_ADD10) != RESET) && ((itsources & I2C_IT_EVT) != RESET)) {
 800a30a:	4b3c      	ldr	r3, [pc, #240]	; (800a3fc <HAL_I2C_EV_IRQHandler+0x160>)
 800a30c:	4023      	ands	r3, r4
 800a30e:	b113      	cbz	r3, 800a316 <HAL_I2C_EV_IRQHandler+0x7a>
 800a310:	f416 7f00 	tst.w	r6, #512	; 0x200
 800a314:	d11c      	bne.n	800a350 <HAL_I2C_EV_IRQHandler+0xb4>
		else if (((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET)) {
 800a316:	4b34      	ldr	r3, [pc, #208]	; (800a3e8 <HAL_I2C_EV_IRQHandler+0x14c>)
 800a318:	4023      	ands	r3, r4
 800a31a:	b113      	cbz	r3, 800a322 <HAL_I2C_EV_IRQHandler+0x86>
 800a31c:	f416 7f00 	tst.w	r6, #512	; 0x200
 800a320:	d11a      	bne.n	800a358 <HAL_I2C_EV_IRQHandler+0xbc>
		if ((sr2itflags & I2C_FLAG_TRA) != RESET) {
 800a322:	4b33      	ldr	r3, [pc, #204]	; (800a3f0 <HAL_I2C_EV_IRQHandler+0x154>)
 800a324:	403b      	ands	r3, r7
 800a326:	b31b      	cbz	r3, 800a370 <HAL_I2C_EV_IRQHandler+0xd4>
			if (((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET)) {
 800a328:	4b32      	ldr	r3, [pc, #200]	; (800a3f4 <HAL_I2C_EV_IRQHandler+0x158>)
 800a32a:	4023      	ands	r3, r4
 800a32c:	b12b      	cbz	r3, 800a33a <HAL_I2C_EV_IRQHandler+0x9e>
 800a32e:	f416 6f80 	tst.w	r6, #1024	; 0x400
 800a332:	d002      	beq.n	800a33a <HAL_I2C_EV_IRQHandler+0x9e>
 800a334:	4b30      	ldr	r3, [pc, #192]	; (800a3f8 <HAL_I2C_EV_IRQHandler+0x15c>)
 800a336:	4023      	ands	r3, r4
 800a338:	b193      	cbz	r3, 800a360 <HAL_I2C_EV_IRQHandler+0xc4>
			else if (((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET)) {
 800a33a:	4b2f      	ldr	r3, [pc, #188]	; (800a3f8 <HAL_I2C_EV_IRQHandler+0x15c>)
 800a33c:	4023      	ands	r3, r4
 800a33e:	b113      	cbz	r3, 800a346 <HAL_I2C_EV_IRQHandler+0xaa>
 800a340:	f416 7f00 	tst.w	r6, #512	; 0x200
 800a344:	d110      	bne.n	800a368 <HAL_I2C_EV_IRQHandler+0xcc>
 800a346:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			I2C_Master_SB(hi2c);
 800a348:	4628      	mov	r0, r5
 800a34a:	f7fe f9f3 	bl	8008734 <I2C_Master_SB>
 800a34e:	e7e8      	b.n	800a322 <HAL_I2C_EV_IRQHandler+0x86>
			I2C_Master_ADD10(hi2c);
 800a350:	4628      	mov	r0, r5
 800a352:	f7fe fa34 	bl	80087be <I2C_Master_ADD10>
 800a356:	e7e4      	b.n	800a322 <HAL_I2C_EV_IRQHandler+0x86>
			I2C_Master_ADDR(hi2c);
 800a358:	4628      	mov	r0, r5
 800a35a:	f7fe fa36 	bl	80087ca <I2C_Master_ADDR>
 800a35e:	e7e0      	b.n	800a322 <HAL_I2C_EV_IRQHandler+0x86>
				I2C_MasterTransmit_TXE(hi2c);
 800a360:	4628      	mov	r0, r5
 800a362:	f7ff fca8 	bl	8009cb6 <I2C_MasterTransmit_TXE>
 800a366:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				I2C_MasterTransmit_BTF(hi2c);
 800a368:	4628      	mov	r0, r5
 800a36a:	f7ff fd49 	bl	8009e00 <I2C_MasterTransmit_BTF>
 800a36e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET)) {
 800a370:	4b23      	ldr	r3, [pc, #140]	; (800a400 <HAL_I2C_EV_IRQHandler+0x164>)
 800a372:	4023      	ands	r3, r4
 800a374:	b12b      	cbz	r3, 800a382 <HAL_I2C_EV_IRQHandler+0xe6>
 800a376:	f416 6f80 	tst.w	r6, #1024	; 0x400
 800a37a:	d002      	beq.n	800a382 <HAL_I2C_EV_IRQHandler+0xe6>
 800a37c:	4b1e      	ldr	r3, [pc, #120]	; (800a3f8 <HAL_I2C_EV_IRQHandler+0x15c>)
 800a37e:	4023      	ands	r3, r4
 800a380:	b153      	cbz	r3, 800a398 <HAL_I2C_EV_IRQHandler+0xfc>
			else if (((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET)) {
 800a382:	4b1d      	ldr	r3, [pc, #116]	; (800a3f8 <HAL_I2C_EV_IRQHandler+0x15c>)
 800a384:	4023      	ands	r3, r4
 800a386:	2b00      	cmp	r3, #0
 800a388:	d0dd      	beq.n	800a346 <HAL_I2C_EV_IRQHandler+0xaa>
 800a38a:	f416 7f00 	tst.w	r6, #512	; 0x200
 800a38e:	d0da      	beq.n	800a346 <HAL_I2C_EV_IRQHandler+0xaa>
				I2C_MasterReceive_BTF(hi2c);
 800a390:	4628      	mov	r0, r5
 800a392:	f7ff fdd3 	bl	8009f3c <I2C_MasterReceive_BTF>
 800a396:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				I2C_MasterReceive_RXNE(hi2c);
 800a398:	4628      	mov	r0, r5
 800a39a:	f7ff fd81 	bl	8009ea0 <I2C_MasterReceive_RXNE>
 800a39e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			I2C_Slave_ADDR(hi2c);
 800a3a0:	f7ff fc29 	bl	8009bf6 <I2C_Slave_ADDR>
 800a3a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			I2C_Slave_STOPF(hi2c);
 800a3a6:	4628      	mov	r0, r5
 800a3a8:	f7ff fef6 	bl	800a198 <I2C_Slave_STOPF>
 800a3ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				I2C_SlaveTransmit_TXE(hi2c);
 800a3ae:	4628      	mov	r0, r5
 800a3b0:	f7ff fbd1 	bl	8009b56 <I2C_SlaveTransmit_TXE>
 800a3b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET)) {
 800a3b6:	4b12      	ldr	r3, [pc, #72]	; (800a400 <HAL_I2C_EV_IRQHandler+0x164>)
 800a3b8:	4023      	ands	r3, r4
 800a3ba:	b12b      	cbz	r3, 800a3c8 <HAL_I2C_EV_IRQHandler+0x12c>
 800a3bc:	f416 6f80 	tst.w	r6, #1024	; 0x400
 800a3c0:	d002      	beq.n	800a3c8 <HAL_I2C_EV_IRQHandler+0x12c>
 800a3c2:	4b0d      	ldr	r3, [pc, #52]	; (800a3f8 <HAL_I2C_EV_IRQHandler+0x15c>)
 800a3c4:	4023      	ands	r3, r4
 800a3c6:	b153      	cbz	r3, 800a3de <HAL_I2C_EV_IRQHandler+0x142>
			else if (((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET)) {
 800a3c8:	4b0b      	ldr	r3, [pc, #44]	; (800a3f8 <HAL_I2C_EV_IRQHandler+0x15c>)
 800a3ca:	4023      	ands	r3, r4
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d0ba      	beq.n	800a346 <HAL_I2C_EV_IRQHandler+0xaa>
 800a3d0:	f416 7f00 	tst.w	r6, #512	; 0x200
 800a3d4:	d0b7      	beq.n	800a346 <HAL_I2C_EV_IRQHandler+0xaa>
				I2C_SlaveReceive_BTF(hi2c);
 800a3d6:	4628      	mov	r0, r5
 800a3d8:	f7fe faed 	bl	80089b6 <I2C_SlaveReceive_BTF>
}
 800a3dc:	e7b3      	b.n	800a346 <HAL_I2C_EV_IRQHandler+0xaa>
				I2C_SlaveReceive_RXNE(hi2c);
 800a3de:	4628      	mov	r0, r5
 800a3e0:	f7ff fbe2 	bl	8009ba8 <I2C_SlaveReceive_RXNE>
 800a3e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a3e6:	bf00      	nop
 800a3e8:	00010002 	.word	0x00010002
 800a3ec:	00010010 	.word	0x00010010
 800a3f0:	00100004 	.word	0x00100004
 800a3f4:	00010080 	.word	0x00010080
 800a3f8:	00010004 	.word	0x00010004
 800a3fc:	00010008 	.word	0x00010008
 800a400:	00010040 	.word	0x00010040

0800a404 <HAL_I2C_ER_IRQHandler>:
{
 800a404:	b570      	push	{r4, r5, r6, lr}
 800a406:	4604      	mov	r4, r0
	uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800a408:	6803      	ldr	r3, [r0, #0]
 800a40a:	695d      	ldr	r5, [r3, #20]
	uint32_t itsources = READ_REG(hi2c->Instance->CR2);
 800a40c:	685e      	ldr	r6, [r3, #4]
	if (((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET)) {
 800a40e:	4a31      	ldr	r2, [pc, #196]	; (800a4d4 <HAL_I2C_ER_IRQHandler+0xd0>)
 800a410:	4215      	tst	r5, r2
 800a412:	d009      	beq.n	800a428 <HAL_I2C_ER_IRQHandler+0x24>
 800a414:	f416 7f80 	tst.w	r6, #256	; 0x100
 800a418:	d006      	beq.n	800a428 <HAL_I2C_ER_IRQHandler+0x24>
		hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800a41a:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800a41c:	f042 0201 	orr.w	r2, r2, #1
 800a420:	6402      	str	r2, [r0, #64]	; 0x40
		__HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800a422:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800a426:	615a      	str	r2, [r3, #20]
	if (((sr1itflags & I2C_FLAG_ARLO) != RESET) && ((itsources & I2C_IT_ERR) != RESET)) {
 800a428:	f415 3f81 	tst.w	r5, #66048	; 0x10200
 800a42c:	d00a      	beq.n	800a444 <HAL_I2C_ER_IRQHandler+0x40>
 800a42e:	f416 7f80 	tst.w	r6, #256	; 0x100
 800a432:	d007      	beq.n	800a444 <HAL_I2C_ER_IRQHandler+0x40>
		hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800a434:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a436:	f043 0302 	orr.w	r3, r3, #2
 800a43a:	6423      	str	r3, [r4, #64]	; 0x40
		__HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800a43c:	6823      	ldr	r3, [r4, #0]
 800a43e:	f46f 7200 	mvn.w	r2, #512	; 0x200
 800a442:	615a      	str	r2, [r3, #20]
	if (((sr1itflags & I2C_FLAG_AF) != RESET) && ((itsources & I2C_IT_ERR) != RESET)) {
 800a444:	f415 3f82 	tst.w	r5, #66560	; 0x10400
 800a448:	d01a      	beq.n	800a480 <HAL_I2C_ER_IRQHandler+0x7c>
 800a44a:	f416 7f80 	tst.w	r6, #256	; 0x100
 800a44e:	d017      	beq.n	800a480 <HAL_I2C_ER_IRQHandler+0x7c>
		tmp1 = hi2c->Mode;
 800a450:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 800a454:	b2db      	uxtb	r3, r3
		tmp2 = hi2c->XferCount;
 800a456:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800a458:	b291      	uxth	r1, r2
		tmp3 = hi2c->State;
 800a45a:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 800a45e:	b2d2      	uxtb	r2, r2
		tmp4 = hi2c->PreviousState;
 800a460:	6b20      	ldr	r0, [r4, #48]	; 0x30
		if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 800a462:	2b20      	cmp	r3, #32
 800a464:	d01d      	beq.n	800a4a2 <HAL_I2C_ER_IRQHandler+0x9e>
			hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a466:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a468:	f043 0304 	orr.w	r3, r3, #4
 800a46c:	6423      	str	r3, [r4, #64]	; 0x40
			if (hi2c->Mode == HAL_I2C_MODE_MASTER) {
 800a46e:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 800a472:	b2db      	uxtb	r3, r3
 800a474:	2b10      	cmp	r3, #16
 800a476:	d022      	beq.n	800a4be <HAL_I2C_ER_IRQHandler+0xba>
			__HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a478:	6823      	ldr	r3, [r4, #0]
 800a47a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800a47e:	615a      	str	r2, [r3, #20]
	if (((sr1itflags & I2C_FLAG_OVR) != RESET) && ((itsources & I2C_IT_ERR) != RESET)) {
 800a480:	f415 3f84 	tst.w	r5, #67584	; 0x10800
 800a484:	d00a      	beq.n	800a49c <HAL_I2C_ER_IRQHandler+0x98>
 800a486:	f416 7f80 	tst.w	r6, #256	; 0x100
 800a48a:	d007      	beq.n	800a49c <HAL_I2C_ER_IRQHandler+0x98>
		hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800a48c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a48e:	f043 0308 	orr.w	r3, r3, #8
 800a492:	6423      	str	r3, [r4, #64]	; 0x40
		__HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800a494:	6823      	ldr	r3, [r4, #0]
 800a496:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 800a49a:	615a      	str	r2, [r3, #20]
	if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE) {
 800a49c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a49e:	b9a3      	cbnz	r3, 800a4ca <HAL_I2C_ER_IRQHandler+0xc6>
 800a4a0:	bd70      	pop	{r4, r5, r6, pc}
		if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 800a4a2:	2900      	cmp	r1, #0
 800a4a4:	d1df      	bne.n	800a466 <HAL_I2C_ER_IRQHandler+0x62>
 800a4a6:	2a21      	cmp	r2, #33	; 0x21
 800a4a8:	d005      	beq.n	800a4b6 <HAL_I2C_ER_IRQHandler+0xb2>
		    ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800a4aa:	2a29      	cmp	r2, #41	; 0x29
 800a4ac:	d003      	beq.n	800a4b6 <HAL_I2C_ER_IRQHandler+0xb2>
 800a4ae:	2a28      	cmp	r2, #40	; 0x28
 800a4b0:	d1d9      	bne.n	800a466 <HAL_I2C_ER_IRQHandler+0x62>
		     ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX)))) {
 800a4b2:	2821      	cmp	r0, #33	; 0x21
 800a4b4:	d1d7      	bne.n	800a466 <HAL_I2C_ER_IRQHandler+0x62>
			I2C_Slave_AF(hi2c);
 800a4b6:	4620      	mov	r0, r4
 800a4b8:	f7ff fbb2 	bl	8009c20 <I2C_Slave_AF>
 800a4bc:	e7e0      	b.n	800a480 <HAL_I2C_ER_IRQHandler+0x7c>
				SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a4be:	6822      	ldr	r2, [r4, #0]
 800a4c0:	6813      	ldr	r3, [r2, #0]
 800a4c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a4c6:	6013      	str	r3, [r2, #0]
 800a4c8:	e7d6      	b.n	800a478 <HAL_I2C_ER_IRQHandler+0x74>
		I2C_ITError(hi2c);
 800a4ca:	4620      	mov	r0, r4
 800a4cc:	f7ff fdbe 	bl	800a04c <I2C_ITError>
}
 800a4d0:	e7e6      	b.n	800a4a0 <HAL_I2C_ER_IRQHandler+0x9c>
 800a4d2:	bf00      	nop
 800a4d4:	00010100 	.word	0x00010100

0800a4d8 <I2C_DMAAbort>:
{
 800a4d8:	b508      	push	{r3, lr}
	I2C_HandleTypeDef* hi2c = ( I2C_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a4da:	6b80      	ldr	r0, [r0, #56]	; 0x38
	hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800a4dc:	6802      	ldr	r2, [r0, #0]
 800a4de:	6813      	ldr	r3, [r2, #0]
 800a4e0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a4e4:	6013      	str	r3, [r2, #0]
	hi2c->XferCount = 0U;
 800a4e6:	2300      	movs	r3, #0
 800a4e8:	8543      	strh	r3, [r0, #42]	; 0x2a
	hi2c->hdmatx->XferAbortCallback = NULL;
 800a4ea:	6b42      	ldr	r2, [r0, #52]	; 0x34
 800a4ec:	6513      	str	r3, [r2, #80]	; 0x50
	hi2c->hdmarx->XferAbortCallback = NULL;
 800a4ee:	6b82      	ldr	r2, [r0, #56]	; 0x38
 800a4f0:	6513      	str	r3, [r2, #80]	; 0x50
	if (hi2c->State == HAL_I2C_STATE_ABORT) {
 800a4f2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800a4f6:	b2db      	uxtb	r3, r3
 800a4f8:	2b60      	cmp	r3, #96	; 0x60
 800a4fa:	d00d      	beq.n	800a518 <I2C_DMAAbort+0x40>
		hi2c->State = HAL_I2C_STATE_READY;
 800a4fc:	2320      	movs	r3, #32
 800a4fe:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
		hi2c->Mode = HAL_I2C_MODE_NONE;
 800a502:	2300      	movs	r3, #0
 800a504:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
		__HAL_I2C_DISABLE(hi2c);
 800a508:	6802      	ldr	r2, [r0, #0]
 800a50a:	6813      	ldr	r3, [r2, #0]
 800a50c:	f023 0301 	bic.w	r3, r3, #1
 800a510:	6013      	str	r3, [r2, #0]
		HAL_I2C_ErrorCallback(hi2c);
 800a512:	f7ff fd99 	bl	800a048 <HAL_I2C_ErrorCallback>
 800a516:	bd08      	pop	{r3, pc}
		hi2c->State = HAL_I2C_STATE_READY;
 800a518:	2320      	movs	r3, #32
 800a51a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
		hi2c->Mode = HAL_I2C_MODE_NONE;
 800a51e:	2300      	movs	r3, #0
 800a520:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
		hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a524:	6403      	str	r3, [r0, #64]	; 0x40
		__HAL_I2C_DISABLE(hi2c);
 800a526:	6802      	ldr	r2, [r0, #0]
 800a528:	6813      	ldr	r3, [r2, #0]
 800a52a:	f023 0301 	bic.w	r3, r3, #1
 800a52e:	6013      	str	r3, [r2, #0]
		HAL_I2C_AbortCpltCallback(hi2c);
 800a530:	f7ff fd8b 	bl	800a04a <HAL_I2C_AbortCpltCallback>
 800a534:	bd08      	pop	{r3, pc}
	...

0800a538 <HAL_PWR_EnableBkUpAccess>:
 *         Backup Domain Access should be kept enabled.
 * @retval None
 */
void HAL_PWR_EnableBkUpAccess(void)
{
	*(__IO uint32_t *)CR_DBP_BB = (uint32_t)ENABLE;
 800a538:	2201      	movs	r2, #1
 800a53a:	4b01      	ldr	r3, [pc, #4]	; (800a540 <HAL_PWR_EnableBkUpAccess+0x8>)
 800a53c:	601a      	str	r2, [r3, #0]
 800a53e:	4770      	bx	lr
 800a540:	420e0020 	.word	0x420e0020

0800a544 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
	uint32_t tickstart;

	/* Check Null pointer */
	if (RCC_OscInitStruct == NULL) {
 800a544:	2800      	cmp	r0, #0
 800a546:	f000 8235 	beq.w	800a9b4 <HAL_RCC_OscConfig+0x470>
{
 800a54a:	b570      	push	{r4, r5, r6, lr}
 800a54c:	b082      	sub	sp, #8
 800a54e:	4604      	mov	r4, r0
		return HAL_ERROR;
	}

	/* Check the parameters */
	assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800a550:	6803      	ldr	r3, [r0, #0]
 800a552:	2b0f      	cmp	r3, #15
 800a554:	d83d      	bhi.n	800a5d2 <HAL_RCC_OscConfig+0x8e>
	/*------------------------------- HSE Configuration ------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE) {
 800a556:	6823      	ldr	r3, [r4, #0]
 800a558:	f013 0f01 	tst.w	r3, #1
 800a55c:	d04c      	beq.n	800a5f8 <HAL_RCC_OscConfig+0xb4>
		/* Check the parameters */
		assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 800a55e:	6863      	ldr	r3, [r4, #4]
 800a560:	b14b      	cbz	r3, 800a576 <HAL_RCC_OscConfig+0x32>
 800a562:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a566:	d006      	beq.n	800a576 <HAL_RCC_OscConfig+0x32>
 800a568:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a56c:	d003      	beq.n	800a576 <HAL_RCC_OscConfig+0x32>
 800a56e:	21fb      	movs	r1, #251	; 0xfb
 800a570:	48a2      	ldr	r0, [pc, #648]	; (800a7fc <HAL_RCC_OscConfig+0x2b8>)
 800a572:	f003 f8eb 	bl	800d74c <assert_failed>
		/* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
		if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800a576:	4ba2      	ldr	r3, [pc, #648]	; (800a800 <HAL_RCC_OscConfig+0x2bc>)
 800a578:	689b      	ldr	r3, [r3, #8]
 800a57a:	f003 030c 	and.w	r3, r3, #12
 800a57e:	2b04      	cmp	r3, #4
 800a580:	d031      	beq.n	800a5e6 <HAL_RCC_OscConfig+0xa2>
		    ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE))) {
 800a582:	4b9f      	ldr	r3, [pc, #636]	; (800a800 <HAL_RCC_OscConfig+0x2bc>)
 800a584:	689b      	ldr	r3, [r3, #8]
 800a586:	f003 030c 	and.w	r3, r3, #12
		if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800a58a:	2b08      	cmp	r3, #8
 800a58c:	d026      	beq.n	800a5dc <HAL_RCC_OscConfig+0x98>
			if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)) {
				return HAL_ERROR;
			}
		}else {
			/* Set the new HSE configuration ---------------------------------------*/
			__HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a58e:	6863      	ldr	r3, [r4, #4]
 800a590:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a594:	d05f      	beq.n	800a656 <HAL_RCC_OscConfig+0x112>
 800a596:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a59a:	d062      	beq.n	800a662 <HAL_RCC_OscConfig+0x11e>
 800a59c:	4b98      	ldr	r3, [pc, #608]	; (800a800 <HAL_RCC_OscConfig+0x2bc>)
 800a59e:	681a      	ldr	r2, [r3, #0]
 800a5a0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800a5a4:	601a      	str	r2, [r3, #0]
 800a5a6:	681a      	ldr	r2, [r3, #0]
 800a5a8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a5ac:	601a      	str	r2, [r3, #0]

			/* Check the HSE State */
			if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF) {
 800a5ae:	6863      	ldr	r3, [r4, #4]
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d060      	beq.n	800a676 <HAL_RCC_OscConfig+0x132>
				/* Get Start Tick */
				tickstart = HAL_GetTick();
 800a5b4:	f7fc fefe 	bl	80073b4 <HAL_GetTick>
 800a5b8:	4605      	mov	r5, r0

				/* Wait till HSE is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET) {
 800a5ba:	4b91      	ldr	r3, [pc, #580]	; (800a800 <HAL_RCC_OscConfig+0x2bc>)
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800a5c2:	d119      	bne.n	800a5f8 <HAL_RCC_OscConfig+0xb4>
					if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE) {
 800a5c4:	f7fc fef6 	bl	80073b4 <HAL_GetTick>
 800a5c8:	1b40      	subs	r0, r0, r5
 800a5ca:	2864      	cmp	r0, #100	; 0x64
 800a5cc:	d9f5      	bls.n	800a5ba <HAL_RCC_OscConfig+0x76>
						return HAL_TIMEOUT;
 800a5ce:	2003      	movs	r0, #3
 800a5d0:	e1f5      	b.n	800a9be <HAL_RCC_OscConfig+0x47a>
	assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800a5d2:	21f7      	movs	r1, #247	; 0xf7
 800a5d4:	4889      	ldr	r0, [pc, #548]	; (800a7fc <HAL_RCC_OscConfig+0x2b8>)
 800a5d6:	f003 f8b9 	bl	800d74c <assert_failed>
 800a5da:	e7bc      	b.n	800a556 <HAL_RCC_OscConfig+0x12>
		    ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE))) {
 800a5dc:	4b88      	ldr	r3, [pc, #544]	; (800a800 <HAL_RCC_OscConfig+0x2bc>)
 800a5de:	685b      	ldr	r3, [r3, #4]
 800a5e0:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 800a5e4:	d0d3      	beq.n	800a58e <HAL_RCC_OscConfig+0x4a>
			if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)) {
 800a5e6:	4b86      	ldr	r3, [pc, #536]	; (800a800 <HAL_RCC_OscConfig+0x2bc>)
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800a5ee:	d003      	beq.n	800a5f8 <HAL_RCC_OscConfig+0xb4>
 800a5f0:	6863      	ldr	r3, [r4, #4]
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	f000 81e0 	beq.w	800a9b8 <HAL_RCC_OscConfig+0x474>
				}
			}
		}
	}
	/*----------------------------- HSI Configuration --------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI) {
 800a5f8:	6823      	ldr	r3, [r4, #0]
 800a5fa:	f013 0f02 	tst.w	r3, #2
 800a5fe:	d066      	beq.n	800a6ce <HAL_RCC_OscConfig+0x18a>
		/* Check the parameters */
		assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 800a600:	68e3      	ldr	r3, [r4, #12]
 800a602:	2b01      	cmp	r3, #1
 800a604:	d904      	bls.n	800a610 <HAL_RCC_OscConfig+0xcc>
 800a606:	f240 1121 	movw	r1, #289	; 0x121
 800a60a:	487c      	ldr	r0, [pc, #496]	; (800a7fc <HAL_RCC_OscConfig+0x2b8>)
 800a60c:	f003 f89e 	bl	800d74c <assert_failed>
		assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800a610:	6923      	ldr	r3, [r4, #16]
 800a612:	2b1f      	cmp	r3, #31
 800a614:	d83e      	bhi.n	800a694 <HAL_RCC_OscConfig+0x150>

		/* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
		if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800a616:	4b7a      	ldr	r3, [pc, #488]	; (800a800 <HAL_RCC_OscConfig+0x2bc>)
 800a618:	689b      	ldr	r3, [r3, #8]
 800a61a:	f013 0f0c 	tst.w	r3, #12
 800a61e:	d044      	beq.n	800a6aa <HAL_RCC_OscConfig+0x166>
		    ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI))) {
 800a620:	4b77      	ldr	r3, [pc, #476]	; (800a800 <HAL_RCC_OscConfig+0x2bc>)
 800a622:	689b      	ldr	r3, [r3, #8]
 800a624:	f003 030c 	and.w	r3, r3, #12
		if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800a628:	2b08      	cmp	r3, #8
 800a62a:	d039      	beq.n	800a6a0 <HAL_RCC_OscConfig+0x15c>
				/* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
				__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
			}
		}else {
			/* Check the HSI State */
			if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF) {
 800a62c:	68e3      	ldr	r3, [r4, #12]
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d076      	beq.n	800a720 <HAL_RCC_OscConfig+0x1dc>
				/* Enable the Internal High Speed oscillator (HSI). */
				__HAL_RCC_HSI_ENABLE();
 800a632:	2201      	movs	r2, #1
 800a634:	4b73      	ldr	r3, [pc, #460]	; (800a804 <HAL_RCC_OscConfig+0x2c0>)
 800a636:	601a      	str	r2, [r3, #0]

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 800a638:	f7fc febc 	bl	80073b4 <HAL_GetTick>
 800a63c:	4605      	mov	r5, r0

				/* Wait till HSI is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) {
 800a63e:	4b70      	ldr	r3, [pc, #448]	; (800a800 <HAL_RCC_OscConfig+0x2bc>)
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	f013 0f02 	tst.w	r3, #2
 800a646:	d162      	bne.n	800a70e <HAL_RCC_OscConfig+0x1ca>
					if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE) {
 800a648:	f7fc feb4 	bl	80073b4 <HAL_GetTick>
 800a64c:	1b40      	subs	r0, r0, r5
 800a64e:	2802      	cmp	r0, #2
 800a650:	d9f5      	bls.n	800a63e <HAL_RCC_OscConfig+0xfa>
						return HAL_TIMEOUT;
 800a652:	2003      	movs	r0, #3
 800a654:	e1b3      	b.n	800a9be <HAL_RCC_OscConfig+0x47a>
			__HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a656:	4a6a      	ldr	r2, [pc, #424]	; (800a800 <HAL_RCC_OscConfig+0x2bc>)
 800a658:	6813      	ldr	r3, [r2, #0]
 800a65a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a65e:	6013      	str	r3, [r2, #0]
 800a660:	e7a5      	b.n	800a5ae <HAL_RCC_OscConfig+0x6a>
 800a662:	4b67      	ldr	r3, [pc, #412]	; (800a800 <HAL_RCC_OscConfig+0x2bc>)
 800a664:	681a      	ldr	r2, [r3, #0]
 800a666:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800a66a:	601a      	str	r2, [r3, #0]
 800a66c:	681a      	ldr	r2, [r3, #0]
 800a66e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800a672:	601a      	str	r2, [r3, #0]
 800a674:	e79b      	b.n	800a5ae <HAL_RCC_OscConfig+0x6a>
				tickstart = HAL_GetTick();
 800a676:	f7fc fe9d 	bl	80073b4 <HAL_GetTick>
 800a67a:	4605      	mov	r5, r0
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) {
 800a67c:	4b60      	ldr	r3, [pc, #384]	; (800a800 <HAL_RCC_OscConfig+0x2bc>)
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800a684:	d0b8      	beq.n	800a5f8 <HAL_RCC_OscConfig+0xb4>
					if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE) {
 800a686:	f7fc fe95 	bl	80073b4 <HAL_GetTick>
 800a68a:	1b40      	subs	r0, r0, r5
 800a68c:	2864      	cmp	r0, #100	; 0x64
 800a68e:	d9f5      	bls.n	800a67c <HAL_RCC_OscConfig+0x138>
						return HAL_TIMEOUT;
 800a690:	2003      	movs	r0, #3
 800a692:	e194      	b.n	800a9be <HAL_RCC_OscConfig+0x47a>
		assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800a694:	f44f 7191 	mov.w	r1, #290	; 0x122
 800a698:	4858      	ldr	r0, [pc, #352]	; (800a7fc <HAL_RCC_OscConfig+0x2b8>)
 800a69a:	f003 f857 	bl	800d74c <assert_failed>
 800a69e:	e7ba      	b.n	800a616 <HAL_RCC_OscConfig+0xd2>
		    ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI))) {
 800a6a0:	4b57      	ldr	r3, [pc, #348]	; (800a800 <HAL_RCC_OscConfig+0x2bc>)
 800a6a2:	685b      	ldr	r3, [r3, #4]
 800a6a4:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 800a6a8:	d1c0      	bne.n	800a62c <HAL_RCC_OscConfig+0xe8>
			if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON)) {
 800a6aa:	4b55      	ldr	r3, [pc, #340]	; (800a800 <HAL_RCC_OscConfig+0x2bc>)
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	f013 0f02 	tst.w	r3, #2
 800a6b2:	d004      	beq.n	800a6be <HAL_RCC_OscConfig+0x17a>
 800a6b4:	68e3      	ldr	r3, [r4, #12]
 800a6b6:	2b01      	cmp	r3, #1
 800a6b8:	d001      	beq.n	800a6be <HAL_RCC_OscConfig+0x17a>
				return HAL_ERROR;
 800a6ba:	2001      	movs	r0, #1
 800a6bc:	e17f      	b.n	800a9be <HAL_RCC_OscConfig+0x47a>
				__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a6be:	4a50      	ldr	r2, [pc, #320]	; (800a800 <HAL_RCC_OscConfig+0x2bc>)
 800a6c0:	6813      	ldr	r3, [r2, #0]
 800a6c2:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800a6c6:	6921      	ldr	r1, [r4, #16]
 800a6c8:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800a6cc:	6013      	str	r3, [r2, #0]
				}
			}
		}
	}
	/*------------------------------ LSI Configuration -------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI) {
 800a6ce:	6823      	ldr	r3, [r4, #0]
 800a6d0:	f013 0f08 	tst.w	r3, #8
 800a6d4:	d048      	beq.n	800a768 <HAL_RCC_OscConfig+0x224>
		/* Check the parameters */
		assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 800a6d6:	6963      	ldr	r3, [r4, #20]
 800a6d8:	2b01      	cmp	r3, #1
 800a6da:	d904      	bls.n	800a6e6 <HAL_RCC_OscConfig+0x1a2>
 800a6dc:	f240 1155 	movw	r1, #341	; 0x155
 800a6e0:	4846      	ldr	r0, [pc, #280]	; (800a7fc <HAL_RCC_OscConfig+0x2b8>)
 800a6e2:	f003 f833 	bl	800d74c <assert_failed>

		/* Check the LSI State */
		if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF) {
 800a6e6:	6963      	ldr	r3, [r4, #20]
 800a6e8:	b363      	cbz	r3, 800a744 <HAL_RCC_OscConfig+0x200>
			/* Enable the Internal Low Speed oscillator (LSI). */
			__HAL_RCC_LSI_ENABLE();
 800a6ea:	2201      	movs	r2, #1
 800a6ec:	4b46      	ldr	r3, [pc, #280]	; (800a808 <HAL_RCC_OscConfig+0x2c4>)
 800a6ee:	601a      	str	r2, [r3, #0]

			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 800a6f0:	f7fc fe60 	bl	80073b4 <HAL_GetTick>
 800a6f4:	4605      	mov	r5, r0

			/* Wait till LSI is ready */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET) {
 800a6f6:	4b42      	ldr	r3, [pc, #264]	; (800a800 <HAL_RCC_OscConfig+0x2bc>)
 800a6f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a6fa:	f013 0f02 	tst.w	r3, #2
 800a6fe:	d133      	bne.n	800a768 <HAL_RCC_OscConfig+0x224>
				if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE) {
 800a700:	f7fc fe58 	bl	80073b4 <HAL_GetTick>
 800a704:	1b40      	subs	r0, r0, r5
 800a706:	2802      	cmp	r0, #2
 800a708:	d9f5      	bls.n	800a6f6 <HAL_RCC_OscConfig+0x1b2>
					return HAL_TIMEOUT;
 800a70a:	2003      	movs	r0, #3
 800a70c:	e157      	b.n	800a9be <HAL_RCC_OscConfig+0x47a>
				__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a70e:	4a3c      	ldr	r2, [pc, #240]	; (800a800 <HAL_RCC_OscConfig+0x2bc>)
 800a710:	6813      	ldr	r3, [r2, #0]
 800a712:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800a716:	6921      	ldr	r1, [r4, #16]
 800a718:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800a71c:	6013      	str	r3, [r2, #0]
 800a71e:	e7d6      	b.n	800a6ce <HAL_RCC_OscConfig+0x18a>
				__HAL_RCC_HSI_DISABLE();
 800a720:	2200      	movs	r2, #0
 800a722:	4b38      	ldr	r3, [pc, #224]	; (800a804 <HAL_RCC_OscConfig+0x2c0>)
 800a724:	601a      	str	r2, [r3, #0]
				tickstart = HAL_GetTick();
 800a726:	f7fc fe45 	bl	80073b4 <HAL_GetTick>
 800a72a:	4605      	mov	r5, r0
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) {
 800a72c:	4b34      	ldr	r3, [pc, #208]	; (800a800 <HAL_RCC_OscConfig+0x2bc>)
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	f013 0f02 	tst.w	r3, #2
 800a734:	d0cb      	beq.n	800a6ce <HAL_RCC_OscConfig+0x18a>
					if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE) {
 800a736:	f7fc fe3d 	bl	80073b4 <HAL_GetTick>
 800a73a:	1b40      	subs	r0, r0, r5
 800a73c:	2802      	cmp	r0, #2
 800a73e:	d9f5      	bls.n	800a72c <HAL_RCC_OscConfig+0x1e8>
						return HAL_TIMEOUT;
 800a740:	2003      	movs	r0, #3
 800a742:	e13c      	b.n	800a9be <HAL_RCC_OscConfig+0x47a>
				}
			}
		}else {
			/* Disable the Internal Low Speed oscillator (LSI). */
			__HAL_RCC_LSI_DISABLE();
 800a744:	2200      	movs	r2, #0
 800a746:	4b30      	ldr	r3, [pc, #192]	; (800a808 <HAL_RCC_OscConfig+0x2c4>)
 800a748:	601a      	str	r2, [r3, #0]

			/* Get Start Tick */
			tickstart = HAL_GetTick();
 800a74a:	f7fc fe33 	bl	80073b4 <HAL_GetTick>
 800a74e:	4605      	mov	r5, r0

			/* Wait till LSI is ready */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET) {
 800a750:	4b2b      	ldr	r3, [pc, #172]	; (800a800 <HAL_RCC_OscConfig+0x2bc>)
 800a752:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a754:	f013 0f02 	tst.w	r3, #2
 800a758:	d006      	beq.n	800a768 <HAL_RCC_OscConfig+0x224>
				if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE) {
 800a75a:	f7fc fe2b 	bl	80073b4 <HAL_GetTick>
 800a75e:	1b40      	subs	r0, r0, r5
 800a760:	2802      	cmp	r0, #2
 800a762:	d9f5      	bls.n	800a750 <HAL_RCC_OscConfig+0x20c>
					return HAL_TIMEOUT;
 800a764:	2003      	movs	r0, #3
 800a766:	e12a      	b.n	800a9be <HAL_RCC_OscConfig+0x47a>
				}
			}
		}
	}
	/*------------------------------ LSE Configuration -------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE) {
 800a768:	6823      	ldr	r3, [r4, #0]
 800a76a:	f013 0f04 	tst.w	r3, #4
 800a76e:	f000 8085 	beq.w	800a87c <HAL_RCC_OscConfig+0x338>
		FlagStatus pwrclkchanged = RESET;

		/* Check the parameters */
		assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 800a772:	68a3      	ldr	r3, [r4, #8]
 800a774:	2b01      	cmp	r3, #1
 800a776:	d906      	bls.n	800a786 <HAL_RCC_OscConfig+0x242>
 800a778:	2b05      	cmp	r3, #5
 800a77a:	d004      	beq.n	800a786 <HAL_RCC_OscConfig+0x242>
 800a77c:	f240 1179 	movw	r1, #377	; 0x179
 800a780:	481e      	ldr	r0, [pc, #120]	; (800a7fc <HAL_RCC_OscConfig+0x2b8>)
 800a782:	f002 ffe3 	bl	800d74c <assert_failed>

		/* Update LSE configuration in Backup Domain control register    */
		/* Requires to enable write access to Backup Domain of necessary */
		if (__HAL_RCC_PWR_IS_CLK_DISABLED()) {
 800a786:	4b1e      	ldr	r3, [pc, #120]	; (800a800 <HAL_RCC_OscConfig+0x2bc>)
 800a788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a78a:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 800a78e:	d133      	bne.n	800a7f8 <HAL_RCC_OscConfig+0x2b4>
			__HAL_RCC_PWR_CLK_ENABLE();
 800a790:	2300      	movs	r3, #0
 800a792:	9301      	str	r3, [sp, #4]
 800a794:	4b1a      	ldr	r3, [pc, #104]	; (800a800 <HAL_RCC_OscConfig+0x2bc>)
 800a796:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a798:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800a79c:	641a      	str	r2, [r3, #64]	; 0x40
 800a79e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a7a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a7a4:	9301      	str	r3, [sp, #4]
 800a7a6:	9b01      	ldr	r3, [sp, #4]
			pwrclkchanged = SET;
 800a7a8:	2501      	movs	r5, #1
		}

		if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP)) {
 800a7aa:	4b18      	ldr	r3, [pc, #96]	; (800a80c <HAL_RCC_OscConfig+0x2c8>)
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	f413 7f80 	tst.w	r3, #256	; 0x100
 800a7b2:	d02d      	beq.n	800a810 <HAL_RCC_OscConfig+0x2cc>
				}
			}
		}

		/* Set the new LSE configuration -----------------------------------------*/
		__HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a7b4:	68a3      	ldr	r3, [r4, #8]
 800a7b6:	2b01      	cmp	r3, #1
 800a7b8:	d03e      	beq.n	800a838 <HAL_RCC_OscConfig+0x2f4>
 800a7ba:	2b05      	cmp	r3, #5
 800a7bc:	d042      	beq.n	800a844 <HAL_RCC_OscConfig+0x300>
 800a7be:	4b10      	ldr	r3, [pc, #64]	; (800a800 <HAL_RCC_OscConfig+0x2bc>)
 800a7c0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a7c2:	f022 0201 	bic.w	r2, r2, #1
 800a7c6:	671a      	str	r2, [r3, #112]	; 0x70
 800a7c8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a7ca:	f022 0204 	bic.w	r2, r2, #4
 800a7ce:	671a      	str	r2, [r3, #112]	; 0x70
		/* Check the LSE State */
		if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF) {
 800a7d0:	68a3      	ldr	r3, [r4, #8]
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d040      	beq.n	800a858 <HAL_RCC_OscConfig+0x314>
			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 800a7d6:	f7fc fded 	bl	80073b4 <HAL_GetTick>
 800a7da:	4606      	mov	r6, r0

			/* Wait till LSE is ready */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET) {
 800a7dc:	4b08      	ldr	r3, [pc, #32]	; (800a800 <HAL_RCC_OscConfig+0x2bc>)
 800a7de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a7e0:	f013 0f02 	tst.w	r3, #2
 800a7e4:	d149      	bne.n	800a87a <HAL_RCC_OscConfig+0x336>
				if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) {
 800a7e6:	f7fc fde5 	bl	80073b4 <HAL_GetTick>
 800a7ea:	1b80      	subs	r0, r0, r6
 800a7ec:	f241 3388 	movw	r3, #5000	; 0x1388
 800a7f0:	4298      	cmp	r0, r3
 800a7f2:	d9f3      	bls.n	800a7dc <HAL_RCC_OscConfig+0x298>
					return HAL_TIMEOUT;
 800a7f4:	2003      	movs	r0, #3
 800a7f6:	e0e2      	b.n	800a9be <HAL_RCC_OscConfig+0x47a>
		FlagStatus pwrclkchanged = RESET;
 800a7f8:	2500      	movs	r5, #0
 800a7fa:	e7d6      	b.n	800a7aa <HAL_RCC_OscConfig+0x266>
 800a7fc:	080201c4 	.word	0x080201c4
 800a800:	40023800 	.word	0x40023800
 800a804:	42470000 	.word	0x42470000
 800a808:	42470e80 	.word	0x42470e80
 800a80c:	40007000 	.word	0x40007000
			SET_BIT(PWR->CR, PWR_CR_DBP);
 800a810:	4a6d      	ldr	r2, [pc, #436]	; (800a9c8 <HAL_RCC_OscConfig+0x484>)
 800a812:	6813      	ldr	r3, [r2, #0]
 800a814:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a818:	6013      	str	r3, [r2, #0]
			tickstart = HAL_GetTick();
 800a81a:	f7fc fdcb 	bl	80073b4 <HAL_GetTick>
 800a81e:	4606      	mov	r6, r0
			while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP)) {
 800a820:	4b69      	ldr	r3, [pc, #420]	; (800a9c8 <HAL_RCC_OscConfig+0x484>)
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	f413 7f80 	tst.w	r3, #256	; 0x100
 800a828:	d1c4      	bne.n	800a7b4 <HAL_RCC_OscConfig+0x270>
				if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE) {
 800a82a:	f7fc fdc3 	bl	80073b4 <HAL_GetTick>
 800a82e:	1b80      	subs	r0, r0, r6
 800a830:	2802      	cmp	r0, #2
 800a832:	d9f5      	bls.n	800a820 <HAL_RCC_OscConfig+0x2dc>
					return HAL_TIMEOUT;
 800a834:	2003      	movs	r0, #3
 800a836:	e0c2      	b.n	800a9be <HAL_RCC_OscConfig+0x47a>
		__HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a838:	4a64      	ldr	r2, [pc, #400]	; (800a9cc <HAL_RCC_OscConfig+0x488>)
 800a83a:	6f13      	ldr	r3, [r2, #112]	; 0x70
 800a83c:	f043 0301 	orr.w	r3, r3, #1
 800a840:	6713      	str	r3, [r2, #112]	; 0x70
 800a842:	e7c5      	b.n	800a7d0 <HAL_RCC_OscConfig+0x28c>
 800a844:	4b61      	ldr	r3, [pc, #388]	; (800a9cc <HAL_RCC_OscConfig+0x488>)
 800a846:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a848:	f042 0204 	orr.w	r2, r2, #4
 800a84c:	671a      	str	r2, [r3, #112]	; 0x70
 800a84e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a850:	f042 0201 	orr.w	r2, r2, #1
 800a854:	671a      	str	r2, [r3, #112]	; 0x70
 800a856:	e7bb      	b.n	800a7d0 <HAL_RCC_OscConfig+0x28c>
				}
			}
		}else {
			/* Get Start Tick */
			tickstart = HAL_GetTick();
 800a858:	f7fc fdac 	bl	80073b4 <HAL_GetTick>
 800a85c:	4606      	mov	r6, r0

			/* Wait till LSE is ready */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET) {
 800a85e:	4b5b      	ldr	r3, [pc, #364]	; (800a9cc <HAL_RCC_OscConfig+0x488>)
 800a860:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a862:	f013 0f02 	tst.w	r3, #2
 800a866:	d008      	beq.n	800a87a <HAL_RCC_OscConfig+0x336>
				if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) {
 800a868:	f7fc fda4 	bl	80073b4 <HAL_GetTick>
 800a86c:	1b80      	subs	r0, r0, r6
 800a86e:	f241 3388 	movw	r3, #5000	; 0x1388
 800a872:	4298      	cmp	r0, r3
 800a874:	d9f3      	bls.n	800a85e <HAL_RCC_OscConfig+0x31a>
					return HAL_TIMEOUT;
 800a876:	2003      	movs	r0, #3
 800a878:	e0a1      	b.n	800a9be <HAL_RCC_OscConfig+0x47a>
				}
			}
		}

		/* Restore clock configuration if changed */
		if (pwrclkchanged == SET) {
 800a87a:	bb0d      	cbnz	r5, 800a8c0 <HAL_RCC_OscConfig+0x37c>
			__HAL_RCC_PWR_CLK_DISABLE();
		}
	}
	/*-------------------------------- PLL Configuration -----------------------*/
	/* Check the parameters */
	assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 800a87c:	69a3      	ldr	r3, [r4, #24]
 800a87e:	2b02      	cmp	r3, #2
 800a880:	d824      	bhi.n	800a8cc <HAL_RCC_OscConfig+0x388>
	if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE) {
 800a882:	69a3      	ldr	r3, [r4, #24]
 800a884:	2b00      	cmp	r3, #0
 800a886:	f000 8099 	beq.w	800a9bc <HAL_RCC_OscConfig+0x478>
		/* Check if the PLL is used as system clock or not */
		if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL) {
 800a88a:	4a50      	ldr	r2, [pc, #320]	; (800a9cc <HAL_RCC_OscConfig+0x488>)
 800a88c:	6892      	ldr	r2, [r2, #8]
 800a88e:	f002 020c 	and.w	r2, r2, #12
 800a892:	2a08      	cmp	r2, #8
 800a894:	f000 8095 	beq.w	800a9c2 <HAL_RCC_OscConfig+0x47e>
			if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON) {
 800a898:	2b02      	cmp	r3, #2
 800a89a:	d01d      	beq.n	800a8d8 <HAL_RCC_OscConfig+0x394>
						return HAL_TIMEOUT;
					}
				}
			}else {
				/* Disable the main PLL. */
				__HAL_RCC_PLL_DISABLE();
 800a89c:	2200      	movs	r2, #0
 800a89e:	4b4c      	ldr	r3, [pc, #304]	; (800a9d0 <HAL_RCC_OscConfig+0x48c>)
 800a8a0:	601a      	str	r2, [r3, #0]

				/* Get Start Tick */
				tickstart = HAL_GetTick();
 800a8a2:	f7fc fd87 	bl	80073b4 <HAL_GetTick>
 800a8a6:	4604      	mov	r4, r0

				/* Wait till PLL is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) {
 800a8a8:	4b48      	ldr	r3, [pc, #288]	; (800a9cc <HAL_RCC_OscConfig+0x488>)
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800a8b0:	d07e      	beq.n	800a9b0 <HAL_RCC_OscConfig+0x46c>
					if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) {
 800a8b2:	f7fc fd7f 	bl	80073b4 <HAL_GetTick>
 800a8b6:	1b00      	subs	r0, r0, r4
 800a8b8:	2802      	cmp	r0, #2
 800a8ba:	d9f5      	bls.n	800a8a8 <HAL_RCC_OscConfig+0x364>
						return HAL_TIMEOUT;
 800a8bc:	2003      	movs	r0, #3
 800a8be:	e07e      	b.n	800a9be <HAL_RCC_OscConfig+0x47a>
			__HAL_RCC_PWR_CLK_DISABLE();
 800a8c0:	4a42      	ldr	r2, [pc, #264]	; (800a9cc <HAL_RCC_OscConfig+0x488>)
 800a8c2:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800a8c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a8c8:	6413      	str	r3, [r2, #64]	; 0x40
 800a8ca:	e7d7      	b.n	800a87c <HAL_RCC_OscConfig+0x338>
	assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 800a8cc:	f44f 71d8 	mov.w	r1, #432	; 0x1b0
 800a8d0:	4840      	ldr	r0, [pc, #256]	; (800a9d4 <HAL_RCC_OscConfig+0x490>)
 800a8d2:	f002 ff3b 	bl	800d74c <assert_failed>
 800a8d6:	e7d4      	b.n	800a882 <HAL_RCC_OscConfig+0x33e>
				assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 800a8d8:	69e3      	ldr	r3, [r4, #28]
 800a8da:	b13b      	cbz	r3, 800a8ec <HAL_RCC_OscConfig+0x3a8>
 800a8dc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a8e0:	d004      	beq.n	800a8ec <HAL_RCC_OscConfig+0x3a8>
 800a8e2:	f44f 71db 	mov.w	r1, #438	; 0x1b6
 800a8e6:	483b      	ldr	r0, [pc, #236]	; (800a9d4 <HAL_RCC_OscConfig+0x490>)
 800a8e8:	f002 ff30 	bl	800d74c <assert_failed>
				assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 800a8ec:	6a23      	ldr	r3, [r4, #32]
 800a8ee:	2b3f      	cmp	r3, #63	; 0x3f
 800a8f0:	d828      	bhi.n	800a944 <HAL_RCC_OscConfig+0x400>
				assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 800a8f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a8f4:	3b32      	subs	r3, #50	; 0x32
 800a8f6:	f5b3 7fbf 	cmp.w	r3, #382	; 0x17e
 800a8fa:	d829      	bhi.n	800a950 <HAL_RCC_OscConfig+0x40c>
				assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 800a8fc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800a8fe:	2b02      	cmp	r3, #2
 800a900:	d00a      	beq.n	800a918 <HAL_RCC_OscConfig+0x3d4>
 800a902:	2b04      	cmp	r3, #4
 800a904:	d008      	beq.n	800a918 <HAL_RCC_OscConfig+0x3d4>
 800a906:	2b06      	cmp	r3, #6
 800a908:	d006      	beq.n	800a918 <HAL_RCC_OscConfig+0x3d4>
 800a90a:	2b08      	cmp	r3, #8
 800a90c:	d004      	beq.n	800a918 <HAL_RCC_OscConfig+0x3d4>
 800a90e:	f240 11b9 	movw	r1, #441	; 0x1b9
 800a912:	4830      	ldr	r0, [pc, #192]	; (800a9d4 <HAL_RCC_OscConfig+0x490>)
 800a914:	f002 ff1a 	bl	800d74c <assert_failed>
				assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 800a918:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800a91a:	3b02      	subs	r3, #2
 800a91c:	2b0d      	cmp	r3, #13
 800a91e:	d81d      	bhi.n	800a95c <HAL_RCC_OscConfig+0x418>
				__HAL_RCC_PLL_DISABLE();
 800a920:	2200      	movs	r2, #0
 800a922:	4b2b      	ldr	r3, [pc, #172]	; (800a9d0 <HAL_RCC_OscConfig+0x48c>)
 800a924:	601a      	str	r2, [r3, #0]
				tickstart = HAL_GetTick();
 800a926:	f7fc fd45 	bl	80073b4 <HAL_GetTick>
 800a92a:	4605      	mov	r5, r0
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) {
 800a92c:	4b27      	ldr	r3, [pc, #156]	; (800a9cc <HAL_RCC_OscConfig+0x488>)
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800a934:	d018      	beq.n	800a968 <HAL_RCC_OscConfig+0x424>
					if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) {
 800a936:	f7fc fd3d 	bl	80073b4 <HAL_GetTick>
 800a93a:	1b40      	subs	r0, r0, r5
 800a93c:	2802      	cmp	r0, #2
 800a93e:	d9f5      	bls.n	800a92c <HAL_RCC_OscConfig+0x3e8>
						return HAL_TIMEOUT;
 800a940:	2003      	movs	r0, #3
 800a942:	e03c      	b.n	800a9be <HAL_RCC_OscConfig+0x47a>
				assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 800a944:	f240 11b7 	movw	r1, #439	; 0x1b7
 800a948:	4822      	ldr	r0, [pc, #136]	; (800a9d4 <HAL_RCC_OscConfig+0x490>)
 800a94a:	f002 feff 	bl	800d74c <assert_failed>
 800a94e:	e7d0      	b.n	800a8f2 <HAL_RCC_OscConfig+0x3ae>
				assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 800a950:	f44f 71dc 	mov.w	r1, #440	; 0x1b8
 800a954:	481f      	ldr	r0, [pc, #124]	; (800a9d4 <HAL_RCC_OscConfig+0x490>)
 800a956:	f002 fef9 	bl	800d74c <assert_failed>
 800a95a:	e7cf      	b.n	800a8fc <HAL_RCC_OscConfig+0x3b8>
				assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 800a95c:	f44f 71dd 	mov.w	r1, #442	; 0x1ba
 800a960:	481c      	ldr	r0, [pc, #112]	; (800a9d4 <HAL_RCC_OscConfig+0x490>)
 800a962:	f002 fef3 	bl	800d74c <assert_failed>
 800a966:	e7db      	b.n	800a920 <HAL_RCC_OscConfig+0x3dc>
				WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource | \
 800a968:	69e3      	ldr	r3, [r4, #28]
 800a96a:	6a22      	ldr	r2, [r4, #32]
 800a96c:	4313      	orrs	r3, r2
 800a96e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800a970:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 800a974:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800a976:	0852      	lsrs	r2, r2, #1
 800a978:	3a01      	subs	r2, #1
 800a97a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a97e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800a980:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800a984:	4a11      	ldr	r2, [pc, #68]	; (800a9cc <HAL_RCC_OscConfig+0x488>)
 800a986:	6053      	str	r3, [r2, #4]
				__HAL_RCC_PLL_ENABLE();
 800a988:	2201      	movs	r2, #1
 800a98a:	4b11      	ldr	r3, [pc, #68]	; (800a9d0 <HAL_RCC_OscConfig+0x48c>)
 800a98c:	601a      	str	r2, [r3, #0]
				tickstart = HAL_GetTick();
 800a98e:	f7fc fd11 	bl	80073b4 <HAL_GetTick>
 800a992:	4604      	mov	r4, r0
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET) {
 800a994:	4b0d      	ldr	r3, [pc, #52]	; (800a9cc <HAL_RCC_OscConfig+0x488>)
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800a99c:	d106      	bne.n	800a9ac <HAL_RCC_OscConfig+0x468>
					if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) {
 800a99e:	f7fc fd09 	bl	80073b4 <HAL_GetTick>
 800a9a2:	1b00      	subs	r0, r0, r4
 800a9a4:	2802      	cmp	r0, #2
 800a9a6:	d9f5      	bls.n	800a994 <HAL_RCC_OscConfig+0x450>
						return HAL_TIMEOUT;
 800a9a8:	2003      	movs	r0, #3
 800a9aa:	e008      	b.n	800a9be <HAL_RCC_OscConfig+0x47a>
			}
		}else {
			return HAL_ERROR;
		}
	}
	return HAL_OK;
 800a9ac:	2000      	movs	r0, #0
 800a9ae:	e006      	b.n	800a9be <HAL_RCC_OscConfig+0x47a>
 800a9b0:	2000      	movs	r0, #0
 800a9b2:	e004      	b.n	800a9be <HAL_RCC_OscConfig+0x47a>
		return HAL_ERROR;
 800a9b4:	2001      	movs	r0, #1
 800a9b6:	4770      	bx	lr
				return HAL_ERROR;
 800a9b8:	2001      	movs	r0, #1
 800a9ba:	e000      	b.n	800a9be <HAL_RCC_OscConfig+0x47a>
	return HAL_OK;
 800a9bc:	2000      	movs	r0, #0
}
 800a9be:	b002      	add	sp, #8
 800a9c0:	bd70      	pop	{r4, r5, r6, pc}
			return HAL_ERROR;
 800a9c2:	2001      	movs	r0, #1
 800a9c4:	e7fb      	b.n	800a9be <HAL_RCC_OscConfig+0x47a>
 800a9c6:	bf00      	nop
 800a9c8:	40007000 	.word	0x40007000
 800a9cc:	40023800 	.word	0x40023800
 800a9d0:	42470060 	.word	0x42470060
 800a9d4:	080201c4 	.word	0x080201c4

0800a9d8 <HAL_RCC_GetSysClockFreq>:
 *
 *
 * @retval SYSCLK frequency
 */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a9d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
	uint32_t sysclockfreq = 0U;

	/* Get SYSCLK source -------------------------------------------------------*/
	switch (RCC->CFGR & RCC_CFGR_SWS) {
 800a9da:	4b31      	ldr	r3, [pc, #196]	; (800aaa0 <HAL_RCC_GetSysClockFreq+0xc8>)
 800a9dc:	689b      	ldr	r3, [r3, #8]
 800a9de:	f003 030c 	and.w	r3, r3, #12
 800a9e2:	2b04      	cmp	r3, #4
 800a9e4:	d059      	beq.n	800aa9a <HAL_RCC_GetSysClockFreq+0xc2>
 800a9e6:	2b08      	cmp	r3, #8
 800a9e8:	d001      	beq.n	800a9ee <HAL_RCC_GetSysClockFreq+0x16>
	case RCC_CFGR_SWS_HSI: /* HSI used as system clock source */
	{
		sysclockfreq = HSI_VALUE;
 800a9ea:	482e      	ldr	r0, [pc, #184]	; (800aaa4 <HAL_RCC_GetSysClockFreq+0xcc>)
 800a9ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}
	case RCC_CFGR_SWS_PLL: /* PLL used as system clock  source */
	{
		/* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
		   SYSCLK = PLL_VCO / PLLP */
		pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a9ee:	4b2c      	ldr	r3, [pc, #176]	; (800aaa0 <HAL_RCC_GetSysClockFreq+0xc8>)
 800a9f0:	685a      	ldr	r2, [r3, #4]
 800a9f2:	f002 023f 	and.w	r2, r2, #63	; 0x3f
		if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI) {
 800a9f6:	685b      	ldr	r3, [r3, #4]
 800a9f8:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 800a9fc:	d02a      	beq.n	800aa54 <HAL_RCC_GetSysClockFreq+0x7c>
			/* HSE used as PLL clock source */
			pllvco = (uint32_t)((((uint64_t)HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a9fe:	4b28      	ldr	r3, [pc, #160]	; (800aaa0 <HAL_RCC_GetSysClockFreq+0xc8>)
 800aa00:	685b      	ldr	r3, [r3, #4]
 800aa02:	f3c3 1388 	ubfx	r3, r3, #6, #9
 800aa06:	461e      	mov	r6, r3
 800aa08:	2700      	movs	r7, #0
 800aa0a:	015c      	lsls	r4, r3, #5
 800aa0c:	2500      	movs	r5, #0
 800aa0e:	1ae4      	subs	r4, r4, r3
 800aa10:	eb65 0507 	sbc.w	r5, r5, r7
 800aa14:	01a9      	lsls	r1, r5, #6
 800aa16:	ea41 6194 	orr.w	r1, r1, r4, lsr #26
 800aa1a:	01a0      	lsls	r0, r4, #6
 800aa1c:	1b00      	subs	r0, r0, r4
 800aa1e:	eb61 0105 	sbc.w	r1, r1, r5
 800aa22:	00cb      	lsls	r3, r1, #3
 800aa24:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800aa28:	00c4      	lsls	r4, r0, #3
 800aa2a:	19a0      	adds	r0, r4, r6
 800aa2c:	eb43 0107 	adc.w	r1, r3, r7
 800aa30:	024b      	lsls	r3, r1, #9
 800aa32:	ea43 53d0 	orr.w	r3, r3, r0, lsr #23
 800aa36:	0244      	lsls	r4, r0, #9
 800aa38:	4620      	mov	r0, r4
 800aa3a:	4619      	mov	r1, r3
 800aa3c:	2300      	movs	r3, #0
 800aa3e:	f7f6 f927 	bl	8000c90 <__aeabi_uldivmod>
		}else {
			/* HSI used as PLL clock source */
			pllvco = (uint32_t)((((uint64_t)HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
		}
		pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800aa42:	4b17      	ldr	r3, [pc, #92]	; (800aaa0 <HAL_RCC_GetSysClockFreq+0xc8>)
 800aa44:	685b      	ldr	r3, [r3, #4]
 800aa46:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800aa4a:	3301      	adds	r3, #1
 800aa4c:	005b      	lsls	r3, r3, #1

		sysclockfreq = pllvco / pllp;
 800aa4e:	fbb0 f0f3 	udiv	r0, r0, r3
		break;
 800aa52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			pllvco = (uint32_t)((((uint64_t)HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800aa54:	4b12      	ldr	r3, [pc, #72]	; (800aaa0 <HAL_RCC_GetSysClockFreq+0xc8>)
 800aa56:	685b      	ldr	r3, [r3, #4]
 800aa58:	f3c3 1388 	ubfx	r3, r3, #6, #9
 800aa5c:	461e      	mov	r6, r3
 800aa5e:	2700      	movs	r7, #0
 800aa60:	015c      	lsls	r4, r3, #5
 800aa62:	2500      	movs	r5, #0
 800aa64:	1ae4      	subs	r4, r4, r3
 800aa66:	eb65 0507 	sbc.w	r5, r5, r7
 800aa6a:	01a9      	lsls	r1, r5, #6
 800aa6c:	ea41 6194 	orr.w	r1, r1, r4, lsr #26
 800aa70:	01a0      	lsls	r0, r4, #6
 800aa72:	1b00      	subs	r0, r0, r4
 800aa74:	eb61 0105 	sbc.w	r1, r1, r5
 800aa78:	00cb      	lsls	r3, r1, #3
 800aa7a:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800aa7e:	00c4      	lsls	r4, r0, #3
 800aa80:	19a0      	adds	r0, r4, r6
 800aa82:	eb43 0107 	adc.w	r1, r3, r7
 800aa86:	028b      	lsls	r3, r1, #10
 800aa88:	ea43 5390 	orr.w	r3, r3, r0, lsr #22
 800aa8c:	0284      	lsls	r4, r0, #10
 800aa8e:	4620      	mov	r0, r4
 800aa90:	4619      	mov	r1, r3
 800aa92:	2300      	movs	r3, #0
 800aa94:	f7f6 f8fc 	bl	8000c90 <__aeabi_uldivmod>
 800aa98:	e7d3      	b.n	800aa42 <HAL_RCC_GetSysClockFreq+0x6a>
		sysclockfreq = HSE_VALUE;
 800aa9a:	4803      	ldr	r0, [pc, #12]	; (800aaa8 <HAL_RCC_GetSysClockFreq+0xd0>)
		sysclockfreq = HSI_VALUE;
		break;
	}
	}
	return sysclockfreq;
}
 800aa9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aa9e:	bf00      	nop
 800aaa0:	40023800 	.word	0x40023800
 800aaa4:	00f42400 	.word	0x00f42400
 800aaa8:	007a1200 	.word	0x007a1200

0800aaac <HAL_RCC_ClockConfig>:
	if (RCC_ClkInitStruct == NULL) {
 800aaac:	2800      	cmp	r0, #0
 800aaae:	f000 80f6 	beq.w	800ac9e <HAL_RCC_ClockConfig+0x1f2>
{
 800aab2:	b570      	push	{r4, r5, r6, lr}
 800aab4:	4604      	mov	r4, r0
 800aab6:	460d      	mov	r5, r1
	assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 800aab8:	6803      	ldr	r3, [r0, #0]
 800aaba:	3b01      	subs	r3, #1
 800aabc:	2b0e      	cmp	r3, #14
 800aabe:	d811      	bhi.n	800aae4 <HAL_RCC_ClockConfig+0x38>
	assert_param(IS_FLASH_LATENCY(FLatency));
 800aac0:	2d07      	cmp	r5, #7
 800aac2:	d815      	bhi.n	800aaf0 <HAL_RCC_ClockConfig+0x44>
	if (FLatency > __HAL_FLASH_GET_LATENCY()) {
 800aac4:	4b78      	ldr	r3, [pc, #480]	; (800aca8 <HAL_RCC_ClockConfig+0x1fc>)
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	f003 030f 	and.w	r3, r3, #15
 800aacc:	429d      	cmp	r5, r3
 800aace:	d915      	bls.n	800aafc <HAL_RCC_ClockConfig+0x50>
		__HAL_FLASH_SET_LATENCY(FLatency);
 800aad0:	b2eb      	uxtb	r3, r5
 800aad2:	4a75      	ldr	r2, [pc, #468]	; (800aca8 <HAL_RCC_ClockConfig+0x1fc>)
 800aad4:	7013      	strb	r3, [r2, #0]
		if (__HAL_FLASH_GET_LATENCY() != FLatency) {
 800aad6:	6813      	ldr	r3, [r2, #0]
 800aad8:	f003 030f 	and.w	r3, r3, #15
 800aadc:	429d      	cmp	r5, r3
 800aade:	d00d      	beq.n	800aafc <HAL_RCC_ClockConfig+0x50>
			return HAL_ERROR;
 800aae0:	2001      	movs	r0, #1
 800aae2:	bd70      	pop	{r4, r5, r6, pc}
	assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 800aae4:	f240 2113 	movw	r1, #531	; 0x213
 800aae8:	4870      	ldr	r0, [pc, #448]	; (800acac <HAL_RCC_ClockConfig+0x200>)
 800aaea:	f002 fe2f 	bl	800d74c <assert_failed>
 800aaee:	e7e7      	b.n	800aac0 <HAL_RCC_ClockConfig+0x14>
	assert_param(IS_FLASH_LATENCY(FLatency));
 800aaf0:	f44f 7105 	mov.w	r1, #532	; 0x214
 800aaf4:	486d      	ldr	r0, [pc, #436]	; (800acac <HAL_RCC_ClockConfig+0x200>)
 800aaf6:	f002 fe29 	bl	800d74c <assert_failed>
 800aafa:	e7e3      	b.n	800aac4 <HAL_RCC_ClockConfig+0x18>
	if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) {
 800aafc:	6823      	ldr	r3, [r4, #0]
 800aafe:	f013 0f02 	tst.w	r3, #2
 800ab02:	d02e      	beq.n	800ab62 <HAL_RCC_ClockConfig+0xb6>
		if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1) {
 800ab04:	f013 0f04 	tst.w	r3, #4
 800ab08:	d004      	beq.n	800ab14 <HAL_RCC_ClockConfig+0x68>
			MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800ab0a:	4a69      	ldr	r2, [pc, #420]	; (800acb0 <HAL_RCC_ClockConfig+0x204>)
 800ab0c:	6893      	ldr	r3, [r2, #8]
 800ab0e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800ab12:	6093      	str	r3, [r2, #8]
		if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2) {
 800ab14:	6823      	ldr	r3, [r4, #0]
 800ab16:	f013 0f08 	tst.w	r3, #8
 800ab1a:	d004      	beq.n	800ab26 <HAL_RCC_ClockConfig+0x7a>
			MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800ab1c:	4a64      	ldr	r2, [pc, #400]	; (800acb0 <HAL_RCC_ClockConfig+0x204>)
 800ab1e:	6893      	ldr	r3, [r2, #8]
 800ab20:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800ab24:	6093      	str	r3, [r2, #8]
		assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 800ab26:	68a3      	ldr	r3, [r4, #8]
 800ab28:	b1a3      	cbz	r3, 800ab54 <HAL_RCC_ClockConfig+0xa8>
 800ab2a:	2b80      	cmp	r3, #128	; 0x80
 800ab2c:	d012      	beq.n	800ab54 <HAL_RCC_ClockConfig+0xa8>
 800ab2e:	2b90      	cmp	r3, #144	; 0x90
 800ab30:	d010      	beq.n	800ab54 <HAL_RCC_ClockConfig+0xa8>
 800ab32:	2ba0      	cmp	r3, #160	; 0xa0
 800ab34:	d00e      	beq.n	800ab54 <HAL_RCC_ClockConfig+0xa8>
 800ab36:	2bb0      	cmp	r3, #176	; 0xb0
 800ab38:	d00c      	beq.n	800ab54 <HAL_RCC_ClockConfig+0xa8>
 800ab3a:	2bc0      	cmp	r3, #192	; 0xc0
 800ab3c:	d00a      	beq.n	800ab54 <HAL_RCC_ClockConfig+0xa8>
 800ab3e:	2bd0      	cmp	r3, #208	; 0xd0
 800ab40:	d008      	beq.n	800ab54 <HAL_RCC_ClockConfig+0xa8>
 800ab42:	2be0      	cmp	r3, #224	; 0xe0
 800ab44:	d006      	beq.n	800ab54 <HAL_RCC_ClockConfig+0xa8>
 800ab46:	2bf0      	cmp	r3, #240	; 0xf0
 800ab48:	d004      	beq.n	800ab54 <HAL_RCC_ClockConfig+0xa8>
 800ab4a:	f240 2132 	movw	r1, #562	; 0x232
 800ab4e:	4857      	ldr	r0, [pc, #348]	; (800acac <HAL_RCC_ClockConfig+0x200>)
 800ab50:	f002 fdfc 	bl	800d74c <assert_failed>
		MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ab54:	4a56      	ldr	r2, [pc, #344]	; (800acb0 <HAL_RCC_ClockConfig+0x204>)
 800ab56:	6893      	ldr	r3, [r2, #8]
 800ab58:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800ab5c:	68a1      	ldr	r1, [r4, #8]
 800ab5e:	430b      	orrs	r3, r1
 800ab60:	6093      	str	r3, [r2, #8]
	if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK) {
 800ab62:	6823      	ldr	r3, [r4, #0]
 800ab64:	f013 0f01 	tst.w	r3, #1
 800ab68:	d03c      	beq.n	800abe4 <HAL_RCC_ClockConfig+0x138>
		assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 800ab6a:	6863      	ldr	r3, [r4, #4]
 800ab6c:	2b03      	cmp	r3, #3
 800ab6e:	d825      	bhi.n	800abbc <HAL_RCC_ClockConfig+0x110>
		if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE) {
 800ab70:	6863      	ldr	r3, [r4, #4]
 800ab72:	2b01      	cmp	r3, #1
 800ab74:	d028      	beq.n	800abc8 <HAL_RCC_ClockConfig+0x11c>
		else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK) ||
 800ab76:	1e9a      	subs	r2, r3, #2
 800ab78:	2a01      	cmp	r2, #1
 800ab7a:	d92c      	bls.n	800abd6 <HAL_RCC_ClockConfig+0x12a>
			if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) {
 800ab7c:	4a4c      	ldr	r2, [pc, #304]	; (800acb0 <HAL_RCC_ClockConfig+0x204>)
 800ab7e:	6812      	ldr	r2, [r2, #0]
 800ab80:	f012 0f02 	tst.w	r2, #2
 800ab84:	f000 808d 	beq.w	800aca2 <HAL_RCC_ClockConfig+0x1f6>
		__HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800ab88:	4949      	ldr	r1, [pc, #292]	; (800acb0 <HAL_RCC_ClockConfig+0x204>)
 800ab8a:	688a      	ldr	r2, [r1, #8]
 800ab8c:	f022 0203 	bic.w	r2, r2, #3
 800ab90:	4313      	orrs	r3, r2
 800ab92:	608b      	str	r3, [r1, #8]
		tickstart = HAL_GetTick();
 800ab94:	f7fc fc0e 	bl	80073b4 <HAL_GetTick>
 800ab98:	4606      	mov	r6, r0
		while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos)) {
 800ab9a:	4b45      	ldr	r3, [pc, #276]	; (800acb0 <HAL_RCC_ClockConfig+0x204>)
 800ab9c:	689b      	ldr	r3, [r3, #8]
 800ab9e:	f003 030c 	and.w	r3, r3, #12
 800aba2:	6862      	ldr	r2, [r4, #4]
 800aba4:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800aba8:	d01c      	beq.n	800abe4 <HAL_RCC_ClockConfig+0x138>
			if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 800abaa:	f7fc fc03 	bl	80073b4 <HAL_GetTick>
 800abae:	1b80      	subs	r0, r0, r6
 800abb0:	f241 3388 	movw	r3, #5000	; 0x1388
 800abb4:	4298      	cmp	r0, r3
 800abb6:	d9f0      	bls.n	800ab9a <HAL_RCC_ClockConfig+0xee>
				return HAL_TIMEOUT;
 800abb8:	2003      	movs	r0, #3
 800abba:	bd70      	pop	{r4, r5, r6, pc}
		assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 800abbc:	f44f 710e 	mov.w	r1, #568	; 0x238
 800abc0:	483a      	ldr	r0, [pc, #232]	; (800acac <HAL_RCC_ClockConfig+0x200>)
 800abc2:	f002 fdc3 	bl	800d74c <assert_failed>
 800abc6:	e7d3      	b.n	800ab70 <HAL_RCC_ClockConfig+0xc4>
			if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET) {
 800abc8:	4a39      	ldr	r2, [pc, #228]	; (800acb0 <HAL_RCC_ClockConfig+0x204>)
 800abca:	6812      	ldr	r2, [r2, #0]
 800abcc:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 800abd0:	d1da      	bne.n	800ab88 <HAL_RCC_ClockConfig+0xdc>
				return HAL_ERROR;
 800abd2:	2001      	movs	r0, #1
 800abd4:	bd70      	pop	{r4, r5, r6, pc}
			if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET) {
 800abd6:	4a36      	ldr	r2, [pc, #216]	; (800acb0 <HAL_RCC_ClockConfig+0x204>)
 800abd8:	6812      	ldr	r2, [r2, #0]
 800abda:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 800abde:	d1d3      	bne.n	800ab88 <HAL_RCC_ClockConfig+0xdc>
				return HAL_ERROR;
 800abe0:	2001      	movs	r0, #1
 800abe2:	bd70      	pop	{r4, r5, r6, pc}
	if (FLatency < __HAL_FLASH_GET_LATENCY()) {
 800abe4:	4b30      	ldr	r3, [pc, #192]	; (800aca8 <HAL_RCC_ClockConfig+0x1fc>)
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	f003 030f 	and.w	r3, r3, #15
 800abec:	429d      	cmp	r5, r3
 800abee:	d209      	bcs.n	800ac04 <HAL_RCC_ClockConfig+0x158>
		__HAL_FLASH_SET_LATENCY(FLatency);
 800abf0:	b2ea      	uxtb	r2, r5
 800abf2:	4b2d      	ldr	r3, [pc, #180]	; (800aca8 <HAL_RCC_ClockConfig+0x1fc>)
 800abf4:	701a      	strb	r2, [r3, #0]
		if (__HAL_FLASH_GET_LATENCY() != FLatency) {
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	f003 030f 	and.w	r3, r3, #15
 800abfc:	429d      	cmp	r5, r3
 800abfe:	d001      	beq.n	800ac04 <HAL_RCC_ClockConfig+0x158>
			return HAL_ERROR;
 800ac00:	2001      	movs	r0, #1
}
 800ac02:	bd70      	pop	{r4, r5, r6, pc}
	if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1) {
 800ac04:	6823      	ldr	r3, [r4, #0]
 800ac06:	f013 0f04 	tst.w	r3, #4
 800ac0a:	d019      	beq.n	800ac40 <HAL_RCC_ClockConfig+0x194>
		assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 800ac0c:	68e3      	ldr	r3, [r4, #12]
 800ac0e:	b183      	cbz	r3, 800ac32 <HAL_RCC_ClockConfig+0x186>
 800ac10:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ac14:	d00d      	beq.n	800ac32 <HAL_RCC_ClockConfig+0x186>
 800ac16:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800ac1a:	d00a      	beq.n	800ac32 <HAL_RCC_ClockConfig+0x186>
 800ac1c:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 800ac20:	d007      	beq.n	800ac32 <HAL_RCC_ClockConfig+0x186>
 800ac22:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 800ac26:	d004      	beq.n	800ac32 <HAL_RCC_ClockConfig+0x186>
 800ac28:	f240 216b 	movw	r1, #619	; 0x26b
 800ac2c:	481f      	ldr	r0, [pc, #124]	; (800acac <HAL_RCC_ClockConfig+0x200>)
 800ac2e:	f002 fd8d 	bl	800d74c <assert_failed>
		MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800ac32:	4a1f      	ldr	r2, [pc, #124]	; (800acb0 <HAL_RCC_ClockConfig+0x204>)
 800ac34:	6893      	ldr	r3, [r2, #8]
 800ac36:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 800ac3a:	68e1      	ldr	r1, [r4, #12]
 800ac3c:	430b      	orrs	r3, r1
 800ac3e:	6093      	str	r3, [r2, #8]
	if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2) {
 800ac40:	6823      	ldr	r3, [r4, #0]
 800ac42:	f013 0f08 	tst.w	r3, #8
 800ac46:	d01a      	beq.n	800ac7e <HAL_RCC_ClockConfig+0x1d2>
		assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 800ac48:	6923      	ldr	r3, [r4, #16]
 800ac4a:	b183      	cbz	r3, 800ac6e <HAL_RCC_ClockConfig+0x1c2>
 800ac4c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ac50:	d00d      	beq.n	800ac6e <HAL_RCC_ClockConfig+0x1c2>
 800ac52:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800ac56:	d00a      	beq.n	800ac6e <HAL_RCC_ClockConfig+0x1c2>
 800ac58:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 800ac5c:	d007      	beq.n	800ac6e <HAL_RCC_ClockConfig+0x1c2>
 800ac5e:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 800ac62:	d004      	beq.n	800ac6e <HAL_RCC_ClockConfig+0x1c2>
 800ac64:	f240 2171 	movw	r1, #625	; 0x271
 800ac68:	4810      	ldr	r0, [pc, #64]	; (800acac <HAL_RCC_ClockConfig+0x200>)
 800ac6a:	f002 fd6f 	bl	800d74c <assert_failed>
		MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800ac6e:	4a10      	ldr	r2, [pc, #64]	; (800acb0 <HAL_RCC_ClockConfig+0x204>)
 800ac70:	6893      	ldr	r3, [r2, #8]
 800ac72:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800ac76:	6921      	ldr	r1, [r4, #16]
 800ac78:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800ac7c:	6093      	str	r3, [r2, #8]
	SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800ac7e:	f7ff feab 	bl	800a9d8 <HAL_RCC_GetSysClockFreq>
 800ac82:	4b0b      	ldr	r3, [pc, #44]	; (800acb0 <HAL_RCC_ClockConfig+0x204>)
 800ac84:	689b      	ldr	r3, [r3, #8]
 800ac86:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800ac8a:	4a0a      	ldr	r2, [pc, #40]	; (800acb4 <HAL_RCC_ClockConfig+0x208>)
 800ac8c:	5cd3      	ldrb	r3, [r2, r3]
 800ac8e:	40d8      	lsrs	r0, r3
 800ac90:	4b09      	ldr	r3, [pc, #36]	; (800acb8 <HAL_RCC_ClockConfig+0x20c>)
 800ac92:	6018      	str	r0, [r3, #0]
	HAL_InitTick(TICK_INT_PRIORITY);
 800ac94:	2000      	movs	r0, #0
 800ac96:	f7fc fb41 	bl	800731c <HAL_InitTick>
	return HAL_OK;
 800ac9a:	2000      	movs	r0, #0
 800ac9c:	bd70      	pop	{r4, r5, r6, pc}
		return HAL_ERROR;
 800ac9e:	2001      	movs	r0, #1
 800aca0:	4770      	bx	lr
				return HAL_ERROR;
 800aca2:	2001      	movs	r0, #1
 800aca4:	bd70      	pop	{r4, r5, r6, pc}
 800aca6:	bf00      	nop
 800aca8:	40023c00 	.word	0x40023c00
 800acac:	080201c4 	.word	0x080201c4
 800acb0:	40023800 	.word	0x40023800
 800acb4:	080205b8 	.word	0x080205b8
 800acb8:	20001468 	.word	0x20001468

0800acbc <HAL_RCC_GetHCLKFreq>:
 * @retval HCLK frequency
 */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
	return SystemCoreClock;
}
 800acbc:	4b01      	ldr	r3, [pc, #4]	; (800acc4 <HAL_RCC_GetHCLKFreq+0x8>)
 800acbe:	6818      	ldr	r0, [r3, #0]
 800acc0:	4770      	bx	lr
 800acc2:	bf00      	nop
 800acc4:	20001468 	.word	0x20001468

0800acc8 <HAL_RCC_GetPCLK1Freq>:
 * @note   Each time PCLK1 changes, this function must be called to update the
 *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
 * @retval PCLK1 frequency
 */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800acc8:	b508      	push	{r3, lr}
	/* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
	return(HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800acca:	f7ff fff7 	bl	800acbc <HAL_RCC_GetHCLKFreq>
 800acce:	4b04      	ldr	r3, [pc, #16]	; (800ace0 <HAL_RCC_GetPCLK1Freq+0x18>)
 800acd0:	689b      	ldr	r3, [r3, #8]
 800acd2:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800acd6:	4a03      	ldr	r2, [pc, #12]	; (800ace4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800acd8:	5cd3      	ldrb	r3, [r2, r3]
}
 800acda:	40d8      	lsrs	r0, r3
 800acdc:	bd08      	pop	{r3, pc}
 800acde:	bf00      	nop
 800ace0:	40023800 	.word	0x40023800
 800ace4:	080205c8 	.word	0x080205c8

0800ace8 <HAL_RCC_GetPCLK2Freq>:
 * @note   Each time PCLK2 changes, this function must be called to update the
 *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
 * @retval PCLK2 frequency
 */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800ace8:	b508      	push	{r3, lr}
	/* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
	return(HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800acea:	f7ff ffe7 	bl	800acbc <HAL_RCC_GetHCLKFreq>
 800acee:	4b04      	ldr	r3, [pc, #16]	; (800ad00 <HAL_RCC_GetPCLK2Freq+0x18>)
 800acf0:	689b      	ldr	r3, [r3, #8]
 800acf2:	f3c3 3342 	ubfx	r3, r3, #13, #3
 800acf6:	4a03      	ldr	r2, [pc, #12]	; (800ad04 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800acf8:	5cd3      	ldrb	r3, [r2, r3]
}
 800acfa:	40d8      	lsrs	r0, r3
 800acfc:	bd08      	pop	{r3, pc}
 800acfe:	bf00      	nop
 800ad00:	40023800 	.word	0x40023800
 800ad04:	080205c8 	.word	0x080205c8

0800ad08 <HAL_RCCEx_PeriphCLKConfig>:
 *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
 *
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800ad08:	b530      	push	{r4, r5, lr}
 800ad0a:	b083      	sub	sp, #12
 800ad0c:	4604      	mov	r4, r0
	uint32_t tickstart = 0U;
	uint32_t tmpreg1 = 0U;

	/* Check the parameters */
	assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 800ad0e:	6803      	ldr	r3, [r0, #0]
 800ad10:	3b01      	subs	r3, #1
 800ad12:	2b0e      	cmp	r3, #14
 800ad14:	d81e      	bhi.n	800ad54 <HAL_RCCEx_PeriphCLKConfig+0x4c>

	/*---------------------------- I2S configuration ---------------------------*/
	if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800ad16:	6823      	ldr	r3, [r4, #0]
 800ad18:	f013 0f05 	tst.w	r3, #5
 800ad1c:	d046      	beq.n	800adac <HAL_RCCEx_PeriphCLKConfig+0xa4>
	    (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)) {
		/* check for Parameters */
		assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 800ad1e:	68a3      	ldr	r3, [r4, #8]
 800ad20:	3b02      	subs	r3, #2
 800ad22:	2b05      	cmp	r3, #5
 800ad24:	d81c      	bhi.n	800ad60 <HAL_RCCEx_PeriphCLKConfig+0x58>
		assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 800ad26:	6863      	ldr	r3, [r4, #4]
 800ad28:	3b32      	subs	r3, #50	; 0x32
 800ad2a:	f5b3 7fbf 	cmp.w	r3, #382	; 0x17e
 800ad2e:	d81d      	bhi.n	800ad6c <HAL_RCCEx_PeriphCLKConfig+0x64>
#if defined(STM32F411xE)
		assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
		/* Disable the PLLI2S */
		__HAL_RCC_PLLI2S_DISABLE();
 800ad30:	2200      	movs	r2, #0
 800ad32:	4b9b      	ldr	r3, [pc, #620]	; (800afa0 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800ad34:	601a      	str	r2, [r3, #0]
		/* Get tick */
		tickstart = HAL_GetTick();
 800ad36:	f7fc fb3d 	bl	80073b4 <HAL_GetTick>
 800ad3a:	4605      	mov	r5, r0
		/* Wait till PLLI2S is disabled */
		while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY) != RESET) {
 800ad3c:	4b99      	ldr	r3, [pc, #612]	; (800afa4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 800ad44:	d018      	beq.n	800ad78 <HAL_RCCEx_PeriphCLKConfig+0x70>
			if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE) {
 800ad46:	f7fc fb35 	bl	80073b4 <HAL_GetTick>
 800ad4a:	1b40      	subs	r0, r0, r5
 800ad4c:	2802      	cmp	r0, #2
 800ad4e:	d9f5      	bls.n	800ad3c <HAL_RCCEx_PeriphCLKConfig+0x34>
				/* return in case of Timeout detected */
				return HAL_TIMEOUT;
 800ad50:	2003      	movs	r0, #3
 800ad52:	e105      	b.n	800af60 <HAL_RCCEx_PeriphCLKConfig+0x258>
	assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 800ad54:	f640 01f6 	movw	r1, #2294	; 0x8f6
 800ad58:	4893      	ldr	r0, [pc, #588]	; (800afa8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 800ad5a:	f002 fcf7 	bl	800d74c <assert_failed>
 800ad5e:	e7da      	b.n	800ad16 <HAL_RCCEx_PeriphCLKConfig+0xe>
		assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 800ad60:	f640 01fc 	movw	r1, #2300	; 0x8fc
 800ad64:	4890      	ldr	r0, [pc, #576]	; (800afa8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 800ad66:	f002 fcf1 	bl	800d74c <assert_failed>
 800ad6a:	e7dc      	b.n	800ad26 <HAL_RCCEx_PeriphCLKConfig+0x1e>
		assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 800ad6c:	f640 01fd 	movw	r1, #2301	; 0x8fd
 800ad70:	488d      	ldr	r0, [pc, #564]	; (800afa8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 800ad72:	f002 fceb 	bl	800d74c <assert_failed>
 800ad76:	e7db      	b.n	800ad30 <HAL_RCCEx_PeriphCLKConfig+0x28>
		__HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
		/* Configure the PLLI2S division factors */
		/* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
		/* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
		__HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 800ad78:	6862      	ldr	r2, [r4, #4]
 800ad7a:	68a3      	ldr	r3, [r4, #8]
 800ad7c:	071b      	lsls	r3, r3, #28
 800ad7e:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 800ad82:	4a88      	ldr	r2, [pc, #544]	; (800afa4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800ad84:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
#endif /* STM32F411xE */

		/* Enable the PLLI2S */
		__HAL_RCC_PLLI2S_ENABLE();
 800ad88:	2201      	movs	r2, #1
 800ad8a:	4b85      	ldr	r3, [pc, #532]	; (800afa0 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800ad8c:	601a      	str	r2, [r3, #0]
		/* Get tick */
		tickstart = HAL_GetTick();
 800ad8e:	f7fc fb11 	bl	80073b4 <HAL_GetTick>
 800ad92:	4605      	mov	r5, r0
		/* Wait till PLLI2S is ready */
		while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY) == RESET) {
 800ad94:	4b83      	ldr	r3, [pc, #524]	; (800afa4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 800ad9c:	d106      	bne.n	800adac <HAL_RCCEx_PeriphCLKConfig+0xa4>
			if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE) {
 800ad9e:	f7fc fb09 	bl	80073b4 <HAL_GetTick>
 800ada2:	1b40      	subs	r0, r0, r5
 800ada4:	2802      	cmp	r0, #2
 800ada6:	d9f5      	bls.n	800ad94 <HAL_RCCEx_PeriphCLKConfig+0x8c>
				/* return in case of Timeout detected */
				return HAL_TIMEOUT;
 800ada8:	2003      	movs	r0, #3
 800adaa:	e0d9      	b.n	800af60 <HAL_RCCEx_PeriphCLKConfig+0x258>
			}
		}
	}

	/*---------------------------- RTC configuration ---------------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC)) {
 800adac:	6823      	ldr	r3, [r4, #0]
 800adae:	f013 0f02 	tst.w	r3, #2
 800adb2:	f000 80cd 	beq.w	800af50 <HAL_RCCEx_PeriphCLKConfig+0x248>
		/* Check for RTC Parameters used to output RTCCLK */
		assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 800adb6:	68e3      	ldr	r3, [r4, #12]
 800adb8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800adbc:	d07e      	beq.n	800aebc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800adbe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800adc2:	d07b      	beq.n	800aebc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800adc4:	4a79      	ldr	r2, [pc, #484]	; (800afac <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 800adc6:	4293      	cmp	r3, r2
 800adc8:	d078      	beq.n	800aebc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800adca:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 800adce:	4293      	cmp	r3, r2
 800add0:	d074      	beq.n	800aebc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800add2:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 800add6:	4293      	cmp	r3, r2
 800add8:	d070      	beq.n	800aebc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800adda:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 800adde:	4293      	cmp	r3, r2
 800ade0:	d06c      	beq.n	800aebc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800ade2:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 800ade6:	4293      	cmp	r3, r2
 800ade8:	d068      	beq.n	800aebc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800adea:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 800adee:	4293      	cmp	r3, r2
 800adf0:	d064      	beq.n	800aebc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800adf2:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 800adf6:	4293      	cmp	r3, r2
 800adf8:	d060      	beq.n	800aebc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800adfa:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 800adfe:	4293      	cmp	r3, r2
 800ae00:	d05c      	beq.n	800aebc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800ae02:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 800ae06:	4293      	cmp	r3, r2
 800ae08:	d058      	beq.n	800aebc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800ae0a:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 800ae0e:	4293      	cmp	r3, r2
 800ae10:	d054      	beq.n	800aebc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800ae12:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 800ae16:	4293      	cmp	r3, r2
 800ae18:	d050      	beq.n	800aebc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800ae1a:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 800ae1e:	4293      	cmp	r3, r2
 800ae20:	d04c      	beq.n	800aebc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800ae22:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 800ae26:	4293      	cmp	r3, r2
 800ae28:	d048      	beq.n	800aebc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800ae2a:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 800ae2e:	4293      	cmp	r3, r2
 800ae30:	d044      	beq.n	800aebc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800ae32:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 800ae36:	4293      	cmp	r3, r2
 800ae38:	d040      	beq.n	800aebc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800ae3a:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 800ae3e:	4293      	cmp	r3, r2
 800ae40:	d03c      	beq.n	800aebc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800ae42:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 800ae46:	4293      	cmp	r3, r2
 800ae48:	d038      	beq.n	800aebc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800ae4a:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 800ae4e:	4293      	cmp	r3, r2
 800ae50:	d034      	beq.n	800aebc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800ae52:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 800ae56:	4293      	cmp	r3, r2
 800ae58:	d030      	beq.n	800aebc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800ae5a:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 800ae5e:	4293      	cmp	r3, r2
 800ae60:	d02c      	beq.n	800aebc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800ae62:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 800ae66:	4293      	cmp	r3, r2
 800ae68:	d028      	beq.n	800aebc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800ae6a:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 800ae6e:	4293      	cmp	r3, r2
 800ae70:	d024      	beq.n	800aebc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800ae72:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 800ae76:	4293      	cmp	r3, r2
 800ae78:	d020      	beq.n	800aebc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800ae7a:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 800ae7e:	4293      	cmp	r3, r2
 800ae80:	d01c      	beq.n	800aebc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800ae82:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 800ae86:	4293      	cmp	r3, r2
 800ae88:	d018      	beq.n	800aebc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800ae8a:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 800ae8e:	4293      	cmp	r3, r2
 800ae90:	d014      	beq.n	800aebc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800ae92:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 800ae96:	4293      	cmp	r3, r2
 800ae98:	d010      	beq.n	800aebc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800ae9a:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 800ae9e:	4293      	cmp	r3, r2
 800aea0:	d00c      	beq.n	800aebc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800aea2:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 800aea6:	4293      	cmp	r3, r2
 800aea8:	d008      	beq.n	800aebc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800aeaa:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 800aeae:	4293      	cmp	r3, r2
 800aeb0:	d004      	beq.n	800aebc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800aeb2:	f640 1129 	movw	r1, #2345	; 0x929
 800aeb6:	483c      	ldr	r0, [pc, #240]	; (800afa8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 800aeb8:	f002 fc48 	bl	800d74c <assert_failed>

		/* Enable Power Clock*/
		__HAL_RCC_PWR_CLK_ENABLE();
 800aebc:	2300      	movs	r3, #0
 800aebe:	9301      	str	r3, [sp, #4]
 800aec0:	4b38      	ldr	r3, [pc, #224]	; (800afa4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800aec2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800aec4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800aec8:	641a      	str	r2, [r3, #64]	; 0x40
 800aeca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aecc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800aed0:	9301      	str	r3, [sp, #4]
 800aed2:	9b01      	ldr	r3, [sp, #4]

		/* Enable write access to Backup domain */
		PWR->CR |= PWR_CR_DBP;
 800aed4:	4a36      	ldr	r2, [pc, #216]	; (800afb0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 800aed6:	6813      	ldr	r3, [r2, #0]
 800aed8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800aedc:	6013      	str	r3, [r2, #0]

		/* Get tick */
		tickstart = HAL_GetTick();
 800aede:	f7fc fa69 	bl	80073b4 <HAL_GetTick>
 800aee2:	4605      	mov	r5, r0

		while ((PWR->CR & PWR_CR_DBP) == RESET) {
 800aee4:	4b32      	ldr	r3, [pc, #200]	; (800afb0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	f413 7f80 	tst.w	r3, #256	; 0x100
 800aeec:	d106      	bne.n	800aefc <HAL_RCCEx_PeriphCLKConfig+0x1f4>
			if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE) {
 800aeee:	f7fc fa61 	bl	80073b4 <HAL_GetTick>
 800aef2:	1b40      	subs	r0, r0, r5
 800aef4:	2802      	cmp	r0, #2
 800aef6:	d9f5      	bls.n	800aee4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
				return HAL_TIMEOUT;
 800aef8:	2003      	movs	r0, #3
 800aefa:	e031      	b.n	800af60 <HAL_RCCEx_PeriphCLKConfig+0x258>
			}
		}
		/* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
		tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800aefc:	4b29      	ldr	r3, [pc, #164]	; (800afa4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800aefe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
		if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))) {
 800af00:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 800af04:	d012      	beq.n	800af2c <HAL_RCCEx_PeriphCLKConfig+0x224>
 800af06:	68e2      	ldr	r2, [r4, #12]
 800af08:	f402 7240 	and.w	r2, r2, #768	; 0x300
 800af0c:	4293      	cmp	r3, r2
 800af0e:	d00d      	beq.n	800af2c <HAL_RCCEx_PeriphCLKConfig+0x224>
			/* Store the content of BDCR register before the reset of Backup Domain */
			tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800af10:	4b24      	ldr	r3, [pc, #144]	; (800afa4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800af12:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800af14:	f422 7240 	bic.w	r2, r2, #768	; 0x300
			/* RTC Clock selection can be changed only if the Backup Domain is reset */
			__HAL_RCC_BACKUPRESET_FORCE();
 800af18:	4926      	ldr	r1, [pc, #152]	; (800afb4 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 800af1a:	2001      	movs	r0, #1
 800af1c:	6008      	str	r0, [r1, #0]
			__HAL_RCC_BACKUPRESET_RELEASE();
 800af1e:	2000      	movs	r0, #0
 800af20:	6008      	str	r0, [r1, #0]
			/* Restore the Content of BDCR register */
			RCC->BDCR = tmpreg1;
 800af22:	671a      	str	r2, [r3, #112]	; 0x70

			/* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
			if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON)) {
 800af24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800af26:	f013 0f01 	tst.w	r3, #1
 800af2a:	d11b      	bne.n	800af64 <HAL_RCCEx_PeriphCLKConfig+0x25c>
						return HAL_TIMEOUT;
					}
				}
			}
		}
		__HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800af2c:	68e3      	ldr	r3, [r4, #12]
 800af2e:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800af32:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 800af36:	d026      	beq.n	800af86 <HAL_RCCEx_PeriphCLKConfig+0x27e>
 800af38:	4a1a      	ldr	r2, [pc, #104]	; (800afa4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800af3a:	6893      	ldr	r3, [r2, #8]
 800af3c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800af40:	6093      	str	r3, [r2, #8]
 800af42:	4918      	ldr	r1, [pc, #96]	; (800afa4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800af44:	6f0b      	ldr	r3, [r1, #112]	; 0x70
 800af46:	68e2      	ldr	r2, [r4, #12]
 800af48:	f3c2 020b 	ubfx	r2, r2, #0, #12
 800af4c:	4313      	orrs	r3, r2
 800af4e:	670b      	str	r3, [r1, #112]	; 0x70
	}
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
	/*---------------------------- TIM configuration ---------------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM)) {
 800af50:	6823      	ldr	r3, [r4, #0]
 800af52:	f013 0f08 	tst.w	r3, #8
 800af56:	d021      	beq.n	800af9c <HAL_RCCEx_PeriphCLKConfig+0x294>
		__HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800af58:	7c22      	ldrb	r2, [r4, #16]
 800af5a:	4b17      	ldr	r3, [pc, #92]	; (800afb8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 800af5c:	601a      	str	r2, [r3, #0]
	}
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
	return HAL_OK;
 800af5e:	2000      	movs	r0, #0
}
 800af60:	b003      	add	sp, #12
 800af62:	bd30      	pop	{r4, r5, pc}
				tickstart = HAL_GetTick();
 800af64:	f7fc fa26 	bl	80073b4 <HAL_GetTick>
 800af68:	4605      	mov	r5, r0
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET) {
 800af6a:	4b0e      	ldr	r3, [pc, #56]	; (800afa4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800af6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800af6e:	f013 0f02 	tst.w	r3, #2
 800af72:	d1db      	bne.n	800af2c <HAL_RCCEx_PeriphCLKConfig+0x224>
					if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) {
 800af74:	f7fc fa1e 	bl	80073b4 <HAL_GetTick>
 800af78:	1b40      	subs	r0, r0, r5
 800af7a:	f241 3388 	movw	r3, #5000	; 0x1388
 800af7e:	4298      	cmp	r0, r3
 800af80:	d9f3      	bls.n	800af6a <HAL_RCCEx_PeriphCLKConfig+0x262>
						return HAL_TIMEOUT;
 800af82:	2003      	movs	r0, #3
 800af84:	e7ec      	b.n	800af60 <HAL_RCCEx_PeriphCLKConfig+0x258>
		__HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800af86:	4907      	ldr	r1, [pc, #28]	; (800afa4 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800af88:	688a      	ldr	r2, [r1, #8]
 800af8a:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 800af8e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800af92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800af96:	4313      	orrs	r3, r2
 800af98:	608b      	str	r3, [r1, #8]
 800af9a:	e7d2      	b.n	800af42 <HAL_RCCEx_PeriphCLKConfig+0x23a>
	return HAL_OK;
 800af9c:	2000      	movs	r0, #0
 800af9e:	e7df      	b.n	800af60 <HAL_RCCEx_PeriphCLKConfig+0x258>
 800afa0:	42470068 	.word	0x42470068
 800afa4:	40023800 	.word	0x40023800
 800afa8:	080201fc 	.word	0x080201fc
 800afac:	00020300 	.word	0x00020300
 800afb0:	40007000 	.word	0x40007000
 800afb4:	42470e40 	.word	0x42470e40
 800afb8:	424711e0 	.word	0x424711e0

0800afbc <HAL_RTC_WaitForSynchro>:
 * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
 *                the configuration information for RTC.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800afbc:	b538      	push	{r3, r4, r5, lr}
 800afbe:	4604      	mov	r4, r0
	uint32_t tickstart = 0U;

	/* Clear RSF flag */
	hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800afc0:	6802      	ldr	r2, [r0, #0]
 800afc2:	68d3      	ldr	r3, [r2, #12]
 800afc4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800afc8:	60d3      	str	r3, [r2, #12]

	/* Get tick */
	tickstart = HAL_GetTick();
 800afca:	f7fc f9f3 	bl	80073b4 <HAL_GetTick>
 800afce:	4605      	mov	r5, r0

	/* Wait the registers to be synchronised */
	while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET) {
 800afd0:	6823      	ldr	r3, [r4, #0]
 800afd2:	68db      	ldr	r3, [r3, #12]
 800afd4:	f013 0f20 	tst.w	r3, #32
 800afd8:	d107      	bne.n	800afea <HAL_RTC_WaitForSynchro+0x2e>
		if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE) {
 800afda:	f7fc f9eb 	bl	80073b4 <HAL_GetTick>
 800afde:	1b40      	subs	r0, r0, r5
 800afe0:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800afe4:	d9f4      	bls.n	800afd0 <HAL_RTC_WaitForSynchro+0x14>
			return HAL_TIMEOUT;
 800afe6:	2003      	movs	r0, #3
		}
	}

	return HAL_OK;
}
 800afe8:	bd38      	pop	{r3, r4, r5, pc}
	return HAL_OK;
 800afea:	2000      	movs	r0, #0
 800afec:	bd38      	pop	{r3, r4, r5, pc}

0800afee <RTC_EnterInitMode>:
 * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
 *                the configuration information for RTC.
 * @retval HAL status
 */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800afee:	b538      	push	{r3, r4, r5, lr}
	uint32_t tickstart = 0U;

	/* Check if the Initialization mode is set */
	if ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET) {
 800aff0:	6803      	ldr	r3, [r0, #0]
 800aff2:	68da      	ldr	r2, [r3, #12]
 800aff4:	f012 0f40 	tst.w	r2, #64	; 0x40
 800aff8:	d001      	beq.n	800affe <RTC_EnterInitMode+0x10>
				return HAL_TIMEOUT;
			}
		}
	}

	return HAL_OK;
 800affa:	2000      	movs	r0, #0
 800affc:	bd38      	pop	{r3, r4, r5, pc}
 800affe:	4604      	mov	r4, r0
		hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800b000:	f04f 32ff 	mov.w	r2, #4294967295
 800b004:	60da      	str	r2, [r3, #12]
		tickstart = HAL_GetTick();
 800b006:	f7fc f9d5 	bl	80073b4 <HAL_GetTick>
 800b00a:	4605      	mov	r5, r0
		while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET) {
 800b00c:	6823      	ldr	r3, [r4, #0]
 800b00e:	68db      	ldr	r3, [r3, #12]
 800b010:	f013 0f40 	tst.w	r3, #64	; 0x40
 800b014:	d107      	bne.n	800b026 <RTC_EnterInitMode+0x38>
			if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE) {
 800b016:	f7fc f9cd 	bl	80073b4 <HAL_GetTick>
 800b01a:	1b40      	subs	r0, r0, r5
 800b01c:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800b020:	d9f4      	bls.n	800b00c <RTC_EnterInitMode+0x1e>
				return HAL_TIMEOUT;
 800b022:	2003      	movs	r0, #3
}
 800b024:	bd38      	pop	{r3, r4, r5, pc}
	return HAL_OK;
 800b026:	2000      	movs	r0, #0
 800b028:	bd38      	pop	{r3, r4, r5, pc}
	...

0800b02c <HAL_RTC_Init>:
{
 800b02c:	b538      	push	{r3, r4, r5, lr}
	if (hrtc == NULL) {
 800b02e:	2800      	cmp	r0, #0
 800b030:	f000 809a 	beq.w	800b168 <HAL_RTC_Init+0x13c>
 800b034:	4604      	mov	r4, r0
	assert_param(IS_RTC_HOUR_FORMAT(hrtc->Init.HourFormat));
 800b036:	6843      	ldr	r3, [r0, #4]
 800b038:	2b40      	cmp	r3, #64	; 0x40
 800b03a:	d001      	beq.n	800b040 <HAL_RTC_Init+0x14>
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d16c      	bne.n	800b11a <HAL_RTC_Init+0xee>
	assert_param(IS_RTC_ASYNCH_PREDIV(hrtc->Init.AsynchPrediv));
 800b040:	68a3      	ldr	r3, [r4, #8]
 800b042:	2b7f      	cmp	r3, #127	; 0x7f
 800b044:	d86e      	bhi.n	800b124 <HAL_RTC_Init+0xf8>
	assert_param(IS_RTC_SYNCH_PREDIV(hrtc->Init.SynchPrediv));
 800b046:	68e3      	ldr	r3, [r4, #12]
 800b048:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b04c:	d26f      	bcs.n	800b12e <HAL_RTC_Init+0x102>
	assert_param(IS_RTC_OUTPUT(hrtc->Init.OutPut));
 800b04e:	6923      	ldr	r3, [r4, #16]
 800b050:	b163      	cbz	r3, 800b06c <HAL_RTC_Init+0x40>
 800b052:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b056:	d009      	beq.n	800b06c <HAL_RTC_Init+0x40>
 800b058:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b05c:	d006      	beq.n	800b06c <HAL_RTC_Init+0x40>
 800b05e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800b062:	d003      	beq.n	800b06c <HAL_RTC_Init+0x40>
 800b064:	21d4      	movs	r1, #212	; 0xd4
 800b066:	4841      	ldr	r0, [pc, #260]	; (800b16c <HAL_RTC_Init+0x140>)
 800b068:	f002 fb70 	bl	800d74c <assert_failed>
	assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
 800b06c:	6963      	ldr	r3, [r4, #20]
 800b06e:	b133      	cbz	r3, 800b07e <HAL_RTC_Init+0x52>
 800b070:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b074:	d003      	beq.n	800b07e <HAL_RTC_Init+0x52>
 800b076:	21d5      	movs	r1, #213	; 0xd5
 800b078:	483c      	ldr	r0, [pc, #240]	; (800b16c <HAL_RTC_Init+0x140>)
 800b07a:	f002 fb67 	bl	800d74c <assert_failed>
	assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
 800b07e:	69a3      	ldr	r3, [r4, #24]
 800b080:	b133      	cbz	r3, 800b090 <HAL_RTC_Init+0x64>
 800b082:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800b086:	d003      	beq.n	800b090 <HAL_RTC_Init+0x64>
 800b088:	21d6      	movs	r1, #214	; 0xd6
 800b08a:	4838      	ldr	r0, [pc, #224]	; (800b16c <HAL_RTC_Init+0x140>)
 800b08c:	f002 fb5e 	bl	800d74c <assert_failed>
	if (hrtc->State == HAL_RTC_STATE_RESET) {
 800b090:	7f63      	ldrb	r3, [r4, #29]
 800b092:	2b00      	cmp	r3, #0
 800b094:	d050      	beq.n	800b138 <HAL_RTC_Init+0x10c>
	hrtc->State = HAL_RTC_STATE_BUSY;
 800b096:	2302      	movs	r3, #2
 800b098:	7763      	strb	r3, [r4, #29]
	__HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b09a:	6823      	ldr	r3, [r4, #0]
 800b09c:	22ca      	movs	r2, #202	; 0xca
 800b09e:	625a      	str	r2, [r3, #36]	; 0x24
 800b0a0:	6823      	ldr	r3, [r4, #0]
 800b0a2:	2253      	movs	r2, #83	; 0x53
 800b0a4:	625a      	str	r2, [r3, #36]	; 0x24
	if (RTC_EnterInitMode(hrtc) != HAL_OK) {
 800b0a6:	4620      	mov	r0, r4
 800b0a8:	f7ff ffa1 	bl	800afee <RTC_EnterInitMode>
 800b0ac:	4605      	mov	r5, r0
 800b0ae:	2800      	cmp	r0, #0
 800b0b0:	d147      	bne.n	800b142 <HAL_RTC_Init+0x116>
		hrtc->Instance->CR &= ((uint32_t) ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800b0b2:	6822      	ldr	r2, [r4, #0]
 800b0b4:	6893      	ldr	r3, [r2, #8]
 800b0b6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800b0ba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b0be:	6093      	str	r3, [r2, #8]
		hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800b0c0:	6821      	ldr	r1, [r4, #0]
 800b0c2:	688a      	ldr	r2, [r1, #8]
 800b0c4:	6863      	ldr	r3, [r4, #4]
 800b0c6:	6920      	ldr	r0, [r4, #16]
 800b0c8:	4303      	orrs	r3, r0
 800b0ca:	6960      	ldr	r0, [r4, #20]
 800b0cc:	4303      	orrs	r3, r0
 800b0ce:	4313      	orrs	r3, r2
 800b0d0:	608b      	str	r3, [r1, #8]
		hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800b0d2:	6823      	ldr	r3, [r4, #0]
 800b0d4:	68e2      	ldr	r2, [r4, #12]
 800b0d6:	611a      	str	r2, [r3, #16]
		hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800b0d8:	6822      	ldr	r2, [r4, #0]
 800b0da:	6913      	ldr	r3, [r2, #16]
 800b0dc:	68a1      	ldr	r1, [r4, #8]
 800b0de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800b0e2:	6113      	str	r3, [r2, #16]
		hrtc->Instance->ISR &= (uint32_t) ~RTC_ISR_INIT;
 800b0e4:	6822      	ldr	r2, [r4, #0]
 800b0e6:	68d3      	ldr	r3, [r2, #12]
 800b0e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b0ec:	60d3      	str	r3, [r2, #12]
		if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET) {
 800b0ee:	6823      	ldr	r3, [r4, #0]
 800b0f0:	689b      	ldr	r3, [r3, #8]
 800b0f2:	f013 0f20 	tst.w	r3, #32
 800b0f6:	d02b      	beq.n	800b150 <HAL_RTC_Init+0x124>
		hrtc->Instance->TAFCR &= (uint32_t) ~RTC_TAFCR_ALARMOUTTYPE;
 800b0f8:	6822      	ldr	r2, [r4, #0]
 800b0fa:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800b0fc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b100:	6413      	str	r3, [r2, #64]	; 0x40
		hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800b102:	6822      	ldr	r2, [r4, #0]
 800b104:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800b106:	69a1      	ldr	r1, [r4, #24]
 800b108:	430b      	orrs	r3, r1
 800b10a:	6413      	str	r3, [r2, #64]	; 0x40
		__HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b10c:	6823      	ldr	r3, [r4, #0]
 800b10e:	22ff      	movs	r2, #255	; 0xff
 800b110:	625a      	str	r2, [r3, #36]	; 0x24
		hrtc->State = HAL_RTC_STATE_READY;
 800b112:	2301      	movs	r3, #1
 800b114:	7763      	strb	r3, [r4, #29]
}
 800b116:	4628      	mov	r0, r5
 800b118:	bd38      	pop	{r3, r4, r5, pc}
	assert_param(IS_RTC_HOUR_FORMAT(hrtc->Init.HourFormat));
 800b11a:	21d1      	movs	r1, #209	; 0xd1
 800b11c:	4813      	ldr	r0, [pc, #76]	; (800b16c <HAL_RTC_Init+0x140>)
 800b11e:	f002 fb15 	bl	800d74c <assert_failed>
 800b122:	e78d      	b.n	800b040 <HAL_RTC_Init+0x14>
	assert_param(IS_RTC_ASYNCH_PREDIV(hrtc->Init.AsynchPrediv));
 800b124:	21d2      	movs	r1, #210	; 0xd2
 800b126:	4811      	ldr	r0, [pc, #68]	; (800b16c <HAL_RTC_Init+0x140>)
 800b128:	f002 fb10 	bl	800d74c <assert_failed>
 800b12c:	e78b      	b.n	800b046 <HAL_RTC_Init+0x1a>
	assert_param(IS_RTC_SYNCH_PREDIV(hrtc->Init.SynchPrediv));
 800b12e:	21d3      	movs	r1, #211	; 0xd3
 800b130:	480e      	ldr	r0, [pc, #56]	; (800b16c <HAL_RTC_Init+0x140>)
 800b132:	f002 fb0b 	bl	800d74c <assert_failed>
 800b136:	e78a      	b.n	800b04e <HAL_RTC_Init+0x22>
		hrtc->Lock = HAL_UNLOCKED;
 800b138:	7723      	strb	r3, [r4, #28]
		HAL_RTC_MspInit(hrtc);
 800b13a:	4620      	mov	r0, r4
 800b13c:	f003 f856 	bl	800e1ec <HAL_RTC_MspInit>
 800b140:	e7a9      	b.n	800b096 <HAL_RTC_Init+0x6a>
		__HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b142:	6823      	ldr	r3, [r4, #0]
 800b144:	22ff      	movs	r2, #255	; 0xff
 800b146:	625a      	str	r2, [r3, #36]	; 0x24
		hrtc->State = HAL_RTC_STATE_ERROR;
 800b148:	2304      	movs	r3, #4
 800b14a:	7763      	strb	r3, [r4, #29]
		return HAL_ERROR;
 800b14c:	2501      	movs	r5, #1
 800b14e:	e7e2      	b.n	800b116 <HAL_RTC_Init+0xea>
			if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK) {
 800b150:	4620      	mov	r0, r4
 800b152:	f7ff ff33 	bl	800afbc <HAL_RTC_WaitForSynchro>
 800b156:	2800      	cmp	r0, #0
 800b158:	d0ce      	beq.n	800b0f8 <HAL_RTC_Init+0xcc>
				__HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b15a:	6823      	ldr	r3, [r4, #0]
 800b15c:	22ff      	movs	r2, #255	; 0xff
 800b15e:	625a      	str	r2, [r3, #36]	; 0x24
				hrtc->State = HAL_RTC_STATE_ERROR;
 800b160:	2304      	movs	r3, #4
 800b162:	7763      	strb	r3, [r4, #29]
				return HAL_ERROR;
 800b164:	2501      	movs	r5, #1
 800b166:	e7d6      	b.n	800b116 <HAL_RTC_Init+0xea>
		return HAL_ERROR;
 800b168:	2501      	movs	r5, #1
 800b16a:	e7d4      	b.n	800b116 <HAL_RTC_Init+0xea>
 800b16c:	08020238 	.word	0x08020238

0800b170 <RTC_ByteToBcd2>:
 * @param  Value Byte to be converted
 * @retval Converted byte
 */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
	uint32_t bcdhigh = 0U;
 800b170:	2300      	movs	r3, #0

	while (Value >= 10U) {
 800b172:	e002      	b.n	800b17a <RTC_ByteToBcd2+0xa>
		bcdhigh++;
 800b174:	3301      	adds	r3, #1
		Value -= 10U;
 800b176:	380a      	subs	r0, #10
 800b178:	b2c0      	uxtb	r0, r0
	while (Value >= 10U) {
 800b17a:	2809      	cmp	r0, #9
 800b17c:	d8fa      	bhi.n	800b174 <RTC_ByteToBcd2+0x4>
	}

	return((uint8_t)(bcdhigh << 4U) | Value);
 800b17e:	011b      	lsls	r3, r3, #4
 800b180:	b2db      	uxtb	r3, r3
}
 800b182:	4318      	orrs	r0, r3
 800b184:	4770      	bx	lr

0800b186 <RTC_Bcd2ToByte>:
 * @retval Converted word
 */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
	uint32_t tmp = 0U;
	tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 800b186:	0903      	lsrs	r3, r0, #4
 800b188:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800b18c:	005a      	lsls	r2, r3, #1
	return(tmp + (Value & (uint8_t)0x0F));
 800b18e:	f000 000f 	and.w	r0, r0, #15
 800b192:	4410      	add	r0, r2
}
 800b194:	b2c0      	uxtb	r0, r0
 800b196:	4770      	bx	lr

0800b198 <HAL_RTC_SetTime>:
{
 800b198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b19a:	4604      	mov	r4, r0
 800b19c:	460d      	mov	r5, r1
 800b19e:	4616      	mov	r6, r2
	assert_param(IS_RTC_FORMAT(Format));
 800b1a0:	2a01      	cmp	r2, #1
 800b1a2:	d904      	bls.n	800b1ae <HAL_RTC_SetTime+0x16>
 800b1a4:	f44f 71d9 	mov.w	r1, #434	; 0x1b2
 800b1a8:	487f      	ldr	r0, [pc, #508]	; (800b3a8 <HAL_RTC_SetTime+0x210>)
 800b1aa:	f002 facf 	bl	800d74c <assert_failed>
	assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
 800b1ae:	68eb      	ldr	r3, [r5, #12]
 800b1b0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b1b4:	d003      	beq.n	800b1be <HAL_RTC_SetTime+0x26>
 800b1b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b1ba:	d000      	beq.n	800b1be <HAL_RTC_SetTime+0x26>
 800b1bc:	bb3b      	cbnz	r3, 800b20e <HAL_RTC_SetTime+0x76>
	assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));
 800b1be:	692b      	ldr	r3, [r5, #16]
 800b1c0:	b13b      	cbz	r3, 800b1d2 <HAL_RTC_SetTime+0x3a>
 800b1c2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800b1c6:	d004      	beq.n	800b1d2 <HAL_RTC_SetTime+0x3a>
 800b1c8:	f44f 71da 	mov.w	r1, #436	; 0x1b4
 800b1cc:	4876      	ldr	r0, [pc, #472]	; (800b3a8 <HAL_RTC_SetTime+0x210>)
 800b1ce:	f002 fabd 	bl	800d74c <assert_failed>
	__HAL_LOCK(hrtc);
 800b1d2:	7f23      	ldrb	r3, [r4, #28]
 800b1d4:	2b01      	cmp	r3, #1
 800b1d6:	f000 80e3 	beq.w	800b3a0 <HAL_RTC_SetTime+0x208>
 800b1da:	2301      	movs	r3, #1
 800b1dc:	7723      	strb	r3, [r4, #28]
	hrtc->State = HAL_RTC_STATE_BUSY;
 800b1de:	2302      	movs	r3, #2
 800b1e0:	7763      	strb	r3, [r4, #29]
	if (Format == RTC_FORMAT_BIN) {
 800b1e2:	2e00      	cmp	r6, #0
 800b1e4:	d17c      	bne.n	800b2e0 <HAL_RTC_SetTime+0x148>
		if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET) {
 800b1e6:	6823      	ldr	r3, [r4, #0]
 800b1e8:	689b      	ldr	r3, [r3, #8]
 800b1ea:	f013 0f40 	tst.w	r3, #64	; 0x40
 800b1ee:	d01a      	beq.n	800b226 <HAL_RTC_SetTime+0x8e>
			assert_param(IS_RTC_HOUR12(sTime->Hours));
 800b1f0:	782b      	ldrb	r3, [r5, #0]
 800b1f2:	3b01      	subs	r3, #1
 800b1f4:	b2db      	uxtb	r3, r3
 800b1f6:	2b0b      	cmp	r3, #11
 800b1f8:	d80f      	bhi.n	800b21a <HAL_RTC_SetTime+0x82>
			assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
 800b1fa:	78eb      	ldrb	r3, [r5, #3]
 800b1fc:	b1c3      	cbz	r3, 800b230 <HAL_RTC_SetTime+0x98>
 800b1fe:	2b40      	cmp	r3, #64	; 0x40
 800b200:	d016      	beq.n	800b230 <HAL_RTC_SetTime+0x98>
 800b202:	f44f 71df 	mov.w	r1, #446	; 0x1be
 800b206:	4868      	ldr	r0, [pc, #416]	; (800b3a8 <HAL_RTC_SetTime+0x210>)
 800b208:	f002 faa0 	bl	800d74c <assert_failed>
 800b20c:	e010      	b.n	800b230 <HAL_RTC_SetTime+0x98>
	assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
 800b20e:	f240 11b3 	movw	r1, #435	; 0x1b3
 800b212:	4865      	ldr	r0, [pc, #404]	; (800b3a8 <HAL_RTC_SetTime+0x210>)
 800b214:	f002 fa9a 	bl	800d74c <assert_failed>
 800b218:	e7d1      	b.n	800b1be <HAL_RTC_SetTime+0x26>
			assert_param(IS_RTC_HOUR12(sTime->Hours));
 800b21a:	f240 11bd 	movw	r1, #445	; 0x1bd
 800b21e:	4862      	ldr	r0, [pc, #392]	; (800b3a8 <HAL_RTC_SetTime+0x210>)
 800b220:	f002 fa94 	bl	800d74c <assert_failed>
 800b224:	e7e9      	b.n	800b1fa <HAL_RTC_SetTime+0x62>
			sTime->TimeFormat = 0x00U;
 800b226:	2300      	movs	r3, #0
 800b228:	70eb      	strb	r3, [r5, #3]
			assert_param(IS_RTC_HOUR24(sTime->Hours));
 800b22a:	782b      	ldrb	r3, [r5, #0]
 800b22c:	2b17      	cmp	r3, #23
 800b22e:	d845      	bhi.n	800b2bc <HAL_RTC_SetTime+0x124>
		assert_param(IS_RTC_MINUTES(sTime->Minutes));
 800b230:	786b      	ldrb	r3, [r5, #1]
 800b232:	2b3b      	cmp	r3, #59	; 0x3b
 800b234:	d848      	bhi.n	800b2c8 <HAL_RTC_SetTime+0x130>
		assert_param(IS_RTC_SECONDS(sTime->Seconds));
 800b236:	78ab      	ldrb	r3, [r5, #2]
 800b238:	2b3b      	cmp	r3, #59	; 0x3b
 800b23a:	d84b      	bhi.n	800b2d4 <HAL_RTC_SetTime+0x13c>
		tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800b23c:	7828      	ldrb	r0, [r5, #0]
 800b23e:	f7ff ff97 	bl	800b170 <RTC_ByteToBcd2>
 800b242:	0406      	lsls	r6, r0, #16
				    ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800b244:	7868      	ldrb	r0, [r5, #1]
 800b246:	f7ff ff93 	bl	800b170 <RTC_ByteToBcd2>
		tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800b24a:	ea46 2600 	orr.w	r6, r6, r0, lsl #8
				    ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800b24e:	78a8      	ldrb	r0, [r5, #2]
 800b250:	f7ff ff8e 	bl	800b170 <RTC_ByteToBcd2>
				    ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800b254:	4330      	orrs	r0, r6
				    (((uint32_t)sTime->TimeFormat) << 16U));
 800b256:	78ee      	ldrb	r6, [r5, #3]
		tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800b258:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
	__HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b25c:	6823      	ldr	r3, [r4, #0]
 800b25e:	22ca      	movs	r2, #202	; 0xca
 800b260:	625a      	str	r2, [r3, #36]	; 0x24
 800b262:	6823      	ldr	r3, [r4, #0]
 800b264:	2253      	movs	r2, #83	; 0x53
 800b266:	625a      	str	r2, [r3, #36]	; 0x24
	if (RTC_EnterInitMode(hrtc) != HAL_OK) {
 800b268:	4620      	mov	r0, r4
 800b26a:	f7ff fec0 	bl	800afee <RTC_EnterInitMode>
 800b26e:	4607      	mov	r7, r0
 800b270:	2800      	cmp	r0, #0
 800b272:	d17e      	bne.n	800b372 <HAL_RTC_SetTime+0x1da>
		hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800b274:	6823      	ldr	r3, [r4, #0]
 800b276:	f006 367f 	and.w	r6, r6, #2139062143	; 0x7f7f7f7f
 800b27a:	f026 46fe 	bic.w	r6, r6, #2130706432	; 0x7f000000
 800b27e:	601e      	str	r6, [r3, #0]
		hrtc->Instance->CR &= (uint32_t) ~RTC_CR_BCK;
 800b280:	6822      	ldr	r2, [r4, #0]
 800b282:	6893      	ldr	r3, [r2, #8]
 800b284:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b288:	6093      	str	r3, [r2, #8]
		hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800b28a:	6821      	ldr	r1, [r4, #0]
 800b28c:	688b      	ldr	r3, [r1, #8]
 800b28e:	68ea      	ldr	r2, [r5, #12]
 800b290:	6928      	ldr	r0, [r5, #16]
 800b292:	4302      	orrs	r2, r0
 800b294:	4313      	orrs	r3, r2
 800b296:	608b      	str	r3, [r1, #8]
		hrtc->Instance->ISR &= (uint32_t) ~RTC_ISR_INIT;
 800b298:	6822      	ldr	r2, [r4, #0]
 800b29a:	68d3      	ldr	r3, [r2, #12]
 800b29c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b2a0:	60d3      	str	r3, [r2, #12]
		if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET) {
 800b2a2:	6823      	ldr	r3, [r4, #0]
 800b2a4:	689b      	ldr	r3, [r3, #8]
 800b2a6:	f013 0f20 	tst.w	r3, #32
 800b2aa:	d06b      	beq.n	800b384 <HAL_RTC_SetTime+0x1ec>
		__HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b2ac:	6823      	ldr	r3, [r4, #0]
 800b2ae:	22ff      	movs	r2, #255	; 0xff
 800b2b0:	625a      	str	r2, [r3, #36]	; 0x24
		hrtc->State = HAL_RTC_STATE_READY;
 800b2b2:	2301      	movs	r3, #1
 800b2b4:	7763      	strb	r3, [r4, #29]
		__HAL_UNLOCK(hrtc);
 800b2b6:	2300      	movs	r3, #0
 800b2b8:	7723      	strb	r3, [r4, #28]
		return HAL_OK;
 800b2ba:	e072      	b.n	800b3a2 <HAL_RTC_SetTime+0x20a>
			assert_param(IS_RTC_HOUR24(sTime->Hours));
 800b2bc:	f240 11c1 	movw	r1, #449	; 0x1c1
 800b2c0:	4839      	ldr	r0, [pc, #228]	; (800b3a8 <HAL_RTC_SetTime+0x210>)
 800b2c2:	f002 fa43 	bl	800d74c <assert_failed>
 800b2c6:	e7b3      	b.n	800b230 <HAL_RTC_SetTime+0x98>
		assert_param(IS_RTC_MINUTES(sTime->Minutes));
 800b2c8:	f240 11c3 	movw	r1, #451	; 0x1c3
 800b2cc:	4836      	ldr	r0, [pc, #216]	; (800b3a8 <HAL_RTC_SetTime+0x210>)
 800b2ce:	f002 fa3d 	bl	800d74c <assert_failed>
 800b2d2:	e7b0      	b.n	800b236 <HAL_RTC_SetTime+0x9e>
		assert_param(IS_RTC_SECONDS(sTime->Seconds));
 800b2d4:	f44f 71e2 	mov.w	r1, #452	; 0x1c4
 800b2d8:	4833      	ldr	r0, [pc, #204]	; (800b3a8 <HAL_RTC_SetTime+0x210>)
 800b2da:	f002 fa37 	bl	800d74c <assert_failed>
 800b2de:	e7ad      	b.n	800b23c <HAL_RTC_SetTime+0xa4>
		if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET) {
 800b2e0:	6823      	ldr	r3, [r4, #0]
 800b2e2:	689b      	ldr	r3, [r3, #8]
 800b2e4:	f013 0f40 	tst.w	r3, #64	; 0x40
 800b2e8:	d015      	beq.n	800b316 <HAL_RTC_SetTime+0x17e>
			tmpreg = RTC_Bcd2ToByte(sTime->Hours);
 800b2ea:	7828      	ldrb	r0, [r5, #0]
 800b2ec:	f7ff ff4b 	bl	800b186 <RTC_Bcd2ToByte>
			assert_param(IS_RTC_HOUR12(tmpreg));
 800b2f0:	3801      	subs	r0, #1
 800b2f2:	280b      	cmp	r0, #11
 800b2f4:	d809      	bhi.n	800b30a <HAL_RTC_SetTime+0x172>
			assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
 800b2f6:	78eb      	ldrb	r3, [r5, #3]
 800b2f8:	b1a3      	cbz	r3, 800b324 <HAL_RTC_SetTime+0x18c>
 800b2fa:	2b40      	cmp	r3, #64	; 0x40
 800b2fc:	d012      	beq.n	800b324 <HAL_RTC_SetTime+0x18c>
 800b2fe:	f44f 71e7 	mov.w	r1, #462	; 0x1ce
 800b302:	4829      	ldr	r0, [pc, #164]	; (800b3a8 <HAL_RTC_SetTime+0x210>)
 800b304:	f002 fa22 	bl	800d74c <assert_failed>
 800b308:	e00c      	b.n	800b324 <HAL_RTC_SetTime+0x18c>
			assert_param(IS_RTC_HOUR12(tmpreg));
 800b30a:	f240 11cd 	movw	r1, #461	; 0x1cd
 800b30e:	4826      	ldr	r0, [pc, #152]	; (800b3a8 <HAL_RTC_SetTime+0x210>)
 800b310:	f002 fa1c 	bl	800d74c <assert_failed>
 800b314:	e7ef      	b.n	800b2f6 <HAL_RTC_SetTime+0x15e>
			sTime->TimeFormat = 0x00U;
 800b316:	2300      	movs	r3, #0
 800b318:	70eb      	strb	r3, [r5, #3]
			assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
 800b31a:	7828      	ldrb	r0, [r5, #0]
 800b31c:	f7ff ff33 	bl	800b186 <RTC_Bcd2ToByte>
 800b320:	2817      	cmp	r0, #23
 800b322:	d814      	bhi.n	800b34e <HAL_RTC_SetTime+0x1b6>
		assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
 800b324:	7868      	ldrb	r0, [r5, #1]
 800b326:	f7ff ff2e 	bl	800b186 <RTC_Bcd2ToByte>
 800b32a:	283b      	cmp	r0, #59	; 0x3b
 800b32c:	d815      	bhi.n	800b35a <HAL_RTC_SetTime+0x1c2>
		assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
 800b32e:	78a8      	ldrb	r0, [r5, #2]
 800b330:	f7ff ff29 	bl	800b186 <RTC_Bcd2ToByte>
 800b334:	283b      	cmp	r0, #59	; 0x3b
 800b336:	d816      	bhi.n	800b366 <HAL_RTC_SetTime+0x1ce>
		tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800b338:	782e      	ldrb	r6, [r5, #0]
			  ((uint32_t)(sTime->Minutes) << 8U) | \
 800b33a:	7868      	ldrb	r0, [r5, #1]
 800b33c:	0200      	lsls	r0, r0, #8
		tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800b33e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
			  ((uint32_t)sTime->Seconds) | \
 800b342:	78ae      	ldrb	r6, [r5, #2]
			  ((uint32_t)(sTime->Minutes) << 8U) | \
 800b344:	4330      	orrs	r0, r6
			  ((uint32_t)(sTime->TimeFormat) << 16U));
 800b346:	78ee      	ldrb	r6, [r5, #3]
		tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800b348:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800b34c:	e786      	b.n	800b25c <HAL_RTC_SetTime+0xc4>
			assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
 800b34e:	f240 11d1 	movw	r1, #465	; 0x1d1
 800b352:	4815      	ldr	r0, [pc, #84]	; (800b3a8 <HAL_RTC_SetTime+0x210>)
 800b354:	f002 f9fa 	bl	800d74c <assert_failed>
 800b358:	e7e4      	b.n	800b324 <HAL_RTC_SetTime+0x18c>
		assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
 800b35a:	f240 11d3 	movw	r1, #467	; 0x1d3
 800b35e:	4812      	ldr	r0, [pc, #72]	; (800b3a8 <HAL_RTC_SetTime+0x210>)
 800b360:	f002 f9f4 	bl	800d74c <assert_failed>
 800b364:	e7e3      	b.n	800b32e <HAL_RTC_SetTime+0x196>
		assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
 800b366:	f44f 71ea 	mov.w	r1, #468	; 0x1d4
 800b36a:	480f      	ldr	r0, [pc, #60]	; (800b3a8 <HAL_RTC_SetTime+0x210>)
 800b36c:	f002 f9ee 	bl	800d74c <assert_failed>
 800b370:	e7e2      	b.n	800b338 <HAL_RTC_SetTime+0x1a0>
		__HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b372:	6823      	ldr	r3, [r4, #0]
 800b374:	22ff      	movs	r2, #255	; 0xff
 800b376:	625a      	str	r2, [r3, #36]	; 0x24
		hrtc->State = HAL_RTC_STATE_ERROR;
 800b378:	2304      	movs	r3, #4
 800b37a:	7763      	strb	r3, [r4, #29]
		__HAL_UNLOCK(hrtc);
 800b37c:	2300      	movs	r3, #0
 800b37e:	7723      	strb	r3, [r4, #28]
		return HAL_ERROR;
 800b380:	2701      	movs	r7, #1
 800b382:	e00e      	b.n	800b3a2 <HAL_RTC_SetTime+0x20a>
			if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK) {
 800b384:	4620      	mov	r0, r4
 800b386:	f7ff fe19 	bl	800afbc <HAL_RTC_WaitForSynchro>
 800b38a:	2800      	cmp	r0, #0
 800b38c:	d08e      	beq.n	800b2ac <HAL_RTC_SetTime+0x114>
				__HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b38e:	6823      	ldr	r3, [r4, #0]
 800b390:	22ff      	movs	r2, #255	; 0xff
 800b392:	625a      	str	r2, [r3, #36]	; 0x24
				hrtc->State = HAL_RTC_STATE_ERROR;
 800b394:	2304      	movs	r3, #4
 800b396:	7763      	strb	r3, [r4, #29]
				__HAL_UNLOCK(hrtc);
 800b398:	2300      	movs	r3, #0
 800b39a:	7723      	strb	r3, [r4, #28]
				return HAL_ERROR;
 800b39c:	2701      	movs	r7, #1
 800b39e:	e000      	b.n	800b3a2 <HAL_RTC_SetTime+0x20a>
	__HAL_LOCK(hrtc);
 800b3a0:	2702      	movs	r7, #2
}
 800b3a2:	4638      	mov	r0, r7
 800b3a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b3a6:	bf00      	nop
 800b3a8:	08020238 	.word	0x08020238

0800b3ac <HAL_RTC_GetTime>:
{
 800b3ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3ae:	4604      	mov	r4, r0
 800b3b0:	460d      	mov	r5, r1
 800b3b2:	4616      	mov	r6, r2
	assert_param(IS_RTC_FORMAT(Format));
 800b3b4:	2a01      	cmp	r2, #1
 800b3b6:	d904      	bls.n	800b3c2 <HAL_RTC_GetTime+0x16>
 800b3b8:	f44f 710a 	mov.w	r1, #552	; 0x228
 800b3bc:	4815      	ldr	r0, [pc, #84]	; (800b414 <HAL_RTC_GetTime+0x68>)
 800b3be:	f002 f9c5 	bl	800d74c <assert_failed>
	sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800b3c2:	6823      	ldr	r3, [r4, #0]
 800b3c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b3c6:	606b      	str	r3, [r5, #4]
	sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800b3c8:	6823      	ldr	r3, [r4, #0]
 800b3ca:	691b      	ldr	r3, [r3, #16]
 800b3cc:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800b3d0:	60ab      	str	r3, [r5, #8]
	tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800b3d2:	6823      	ldr	r3, [r4, #0]
 800b3d4:	681b      	ldr	r3, [r3, #0]
 800b3d6:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800b3da:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
	sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 800b3de:	0c1a      	lsrs	r2, r3, #16
 800b3e0:	f002 003f 	and.w	r0, r2, #63	; 0x3f
 800b3e4:	7028      	strb	r0, [r5, #0]
	sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 800b3e6:	f3c3 2706 	ubfx	r7, r3, #8, #7
 800b3ea:	706f      	strb	r7, [r5, #1]
	sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 800b3ec:	f003 047f 	and.w	r4, r3, #127	; 0x7f
 800b3f0:	70ac      	strb	r4, [r5, #2]
	sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 800b3f2:	f002 0240 	and.w	r2, r2, #64	; 0x40
 800b3f6:	70ea      	strb	r2, [r5, #3]
	if (Format == RTC_FORMAT_BIN) {
 800b3f8:	b956      	cbnz	r6, 800b410 <HAL_RTC_GetTime+0x64>
		sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800b3fa:	f7ff fec4 	bl	800b186 <RTC_Bcd2ToByte>
 800b3fe:	7028      	strb	r0, [r5, #0]
		sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800b400:	4638      	mov	r0, r7
 800b402:	f7ff fec0 	bl	800b186 <RTC_Bcd2ToByte>
 800b406:	7068      	strb	r0, [r5, #1]
		sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800b408:	4620      	mov	r0, r4
 800b40a:	f7ff febc 	bl	800b186 <RTC_Bcd2ToByte>
 800b40e:	70a8      	strb	r0, [r5, #2]
}
 800b410:	2000      	movs	r0, #0
 800b412:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b414:	08020238 	.word	0x08020238

0800b418 <HAL_RTC_SetDate>:
{
 800b418:	b570      	push	{r4, r5, r6, lr}
 800b41a:	4604      	mov	r4, r0
 800b41c:	460e      	mov	r6, r1
 800b41e:	4615      	mov	r5, r2
	assert_param(IS_RTC_FORMAT(Format));
 800b420:	2a01      	cmp	r2, #1
 800b422:	d904      	bls.n	800b42e <HAL_RTC_SetDate+0x16>
 800b424:	f44f 7115 	mov.w	r1, #596	; 0x254
 800b428:	4857      	ldr	r0, [pc, #348]	; (800b588 <HAL_RTC_SetDate+0x170>)
 800b42a:	f002 f98f 	bl	800d74c <assert_failed>
	__HAL_LOCK(hrtc);
 800b42e:	7f23      	ldrb	r3, [r4, #28]
 800b430:	2b01      	cmp	r3, #1
 800b432:	f000 80a5 	beq.w	800b580 <HAL_RTC_SetDate+0x168>
 800b436:	2301      	movs	r3, #1
 800b438:	7723      	strb	r3, [r4, #28]
	hrtc->State = HAL_RTC_STATE_BUSY;
 800b43a:	2302      	movs	r3, #2
 800b43c:	7763      	strb	r3, [r4, #29]
	if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U)) {
 800b43e:	b93d      	cbnz	r5, 800b450 <HAL_RTC_SetDate+0x38>
 800b440:	7873      	ldrb	r3, [r6, #1]
 800b442:	f013 0f10 	tst.w	r3, #16
 800b446:	d003      	beq.n	800b450 <HAL_RTC_SetDate+0x38>
		sDate->Month = (uint8_t)((sDate->Month & (uint8_t) ~(0x10U)) + (uint8_t)0x0AU);
 800b448:	f003 03ef 	and.w	r3, r3, #239	; 0xef
 800b44c:	330a      	adds	r3, #10
 800b44e:	7073      	strb	r3, [r6, #1]
	assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));
 800b450:	7833      	ldrb	r3, [r6, #0]
 800b452:	3b01      	subs	r3, #1
 800b454:	b2db      	uxtb	r3, r3
 800b456:	2b06      	cmp	r3, #6
 800b458:	d842      	bhi.n	800b4e0 <HAL_RTC_SetDate+0xc8>
	if (Format == RTC_FORMAT_BIN) {
 800b45a:	2d00      	cmp	r5, #0
 800b45c:	d158      	bne.n	800b510 <HAL_RTC_SetDate+0xf8>
		assert_param(IS_RTC_YEAR(sDate->Year));
 800b45e:	78f3      	ldrb	r3, [r6, #3]
 800b460:	2b63      	cmp	r3, #99	; 0x63
 800b462:	d843      	bhi.n	800b4ec <HAL_RTC_SetDate+0xd4>
		assert_param(IS_RTC_MONTH(sDate->Month));
 800b464:	7873      	ldrb	r3, [r6, #1]
 800b466:	3b01      	subs	r3, #1
 800b468:	b2db      	uxtb	r3, r3
 800b46a:	2b0b      	cmp	r3, #11
 800b46c:	d844      	bhi.n	800b4f8 <HAL_RTC_SetDate+0xe0>
		assert_param(IS_RTC_DATE(sDate->Date));
 800b46e:	78b3      	ldrb	r3, [r6, #2]
 800b470:	3b01      	subs	r3, #1
 800b472:	b2db      	uxtb	r3, r3
 800b474:	2b1e      	cmp	r3, #30
 800b476:	d845      	bhi.n	800b504 <HAL_RTC_SetDate+0xec>
		datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800b478:	78f0      	ldrb	r0, [r6, #3]
 800b47a:	f7ff fe79 	bl	800b170 <RTC_ByteToBcd2>
 800b47e:	0405      	lsls	r5, r0, #16
			      ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800b480:	7870      	ldrb	r0, [r6, #1]
 800b482:	f7ff fe75 	bl	800b170 <RTC_ByteToBcd2>
		datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800b486:	ea45 2500 	orr.w	r5, r5, r0, lsl #8
			      ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800b48a:	78b0      	ldrb	r0, [r6, #2]
 800b48c:	f7ff fe70 	bl	800b170 <RTC_ByteToBcd2>
			      ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800b490:	4328      	orrs	r0, r5
			      ((uint32_t)sDate->WeekDay << 13U));
 800b492:	7835      	ldrb	r5, [r6, #0]
		datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800b494:	ea40 3545 	orr.w	r5, r0, r5, lsl #13
	__HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b498:	6823      	ldr	r3, [r4, #0]
 800b49a:	22ca      	movs	r2, #202	; 0xca
 800b49c:	625a      	str	r2, [r3, #36]	; 0x24
 800b49e:	6823      	ldr	r3, [r4, #0]
 800b4a0:	2253      	movs	r2, #83	; 0x53
 800b4a2:	625a      	str	r2, [r3, #36]	; 0x24
	if (RTC_EnterInitMode(hrtc) != HAL_OK) {
 800b4a4:	4620      	mov	r0, r4
 800b4a6:	f7ff fda2 	bl	800afee <RTC_EnterInitMode>
 800b4aa:	4606      	mov	r6, r0
 800b4ac:	2800      	cmp	r0, #0
 800b4ae:	d150      	bne.n	800b552 <HAL_RTC_SetDate+0x13a>
		hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800b4b0:	6823      	ldr	r3, [r4, #0]
 800b4b2:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
 800b4b6:	f025 05c0 	bic.w	r5, r5, #192	; 0xc0
 800b4ba:	605d      	str	r5, [r3, #4]
		hrtc->Instance->ISR &= (uint32_t) ~RTC_ISR_INIT;
 800b4bc:	6822      	ldr	r2, [r4, #0]
 800b4be:	68d3      	ldr	r3, [r2, #12]
 800b4c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b4c4:	60d3      	str	r3, [r2, #12]
		if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET) {
 800b4c6:	6823      	ldr	r3, [r4, #0]
 800b4c8:	689b      	ldr	r3, [r3, #8]
 800b4ca:	f013 0f20 	tst.w	r3, #32
 800b4ce:	d049      	beq.n	800b564 <HAL_RTC_SetDate+0x14c>
		__HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b4d0:	6823      	ldr	r3, [r4, #0]
 800b4d2:	22ff      	movs	r2, #255	; 0xff
 800b4d4:	625a      	str	r2, [r3, #36]	; 0x24
		hrtc->State = HAL_RTC_STATE_READY;
 800b4d6:	2301      	movs	r3, #1
 800b4d8:	7763      	strb	r3, [r4, #29]
		__HAL_UNLOCK(hrtc);
 800b4da:	2300      	movs	r3, #0
 800b4dc:	7723      	strb	r3, [r4, #28]
		return HAL_OK;
 800b4de:	e050      	b.n	800b582 <HAL_RTC_SetDate+0x16a>
	assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));
 800b4e0:	f240 215f 	movw	r1, #607	; 0x25f
 800b4e4:	4828      	ldr	r0, [pc, #160]	; (800b588 <HAL_RTC_SetDate+0x170>)
 800b4e6:	f002 f931 	bl	800d74c <assert_failed>
 800b4ea:	e7b6      	b.n	800b45a <HAL_RTC_SetDate+0x42>
		assert_param(IS_RTC_YEAR(sDate->Year));
 800b4ec:	f240 2162 	movw	r1, #610	; 0x262
 800b4f0:	4825      	ldr	r0, [pc, #148]	; (800b588 <HAL_RTC_SetDate+0x170>)
 800b4f2:	f002 f92b 	bl	800d74c <assert_failed>
 800b4f6:	e7b5      	b.n	800b464 <HAL_RTC_SetDate+0x4c>
		assert_param(IS_RTC_MONTH(sDate->Month));
 800b4f8:	f240 2163 	movw	r1, #611	; 0x263
 800b4fc:	4822      	ldr	r0, [pc, #136]	; (800b588 <HAL_RTC_SetDate+0x170>)
 800b4fe:	f002 f925 	bl	800d74c <assert_failed>
 800b502:	e7b4      	b.n	800b46e <HAL_RTC_SetDate+0x56>
		assert_param(IS_RTC_DATE(sDate->Date));
 800b504:	f44f 7119 	mov.w	r1, #612	; 0x264
 800b508:	481f      	ldr	r0, [pc, #124]	; (800b588 <HAL_RTC_SetDate+0x170>)
 800b50a:	f002 f91f 	bl	800d74c <assert_failed>
 800b50e:	e7b3      	b.n	800b478 <HAL_RTC_SetDate+0x60>
		assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
 800b510:	78f0      	ldrb	r0, [r6, #3]
 800b512:	f7ff fe38 	bl	800b186 <RTC_Bcd2ToByte>
 800b516:	2863      	cmp	r0, #99	; 0x63
 800b518:	d815      	bhi.n	800b546 <HAL_RTC_SetDate+0x12e>
		assert_param(IS_RTC_MONTH(datetmpreg));
 800b51a:	4d1b      	ldr	r5, [pc, #108]	; (800b588 <HAL_RTC_SetDate+0x170>)
 800b51c:	f44f 711b 	mov.w	r1, #620	; 0x26c
 800b520:	4628      	mov	r0, r5
 800b522:	f002 f913 	bl	800d74c <assert_failed>
		assert_param(IS_RTC_DATE(datetmpreg));
 800b526:	f240 216d 	movw	r1, #621	; 0x26d
 800b52a:	4628      	mov	r0, r5
 800b52c:	f002 f90e 	bl	800d74c <assert_failed>
		datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800b530:	78f5      	ldrb	r5, [r6, #3]
			      (((uint32_t)sDate->Month) << 8U) | \
 800b532:	7870      	ldrb	r0, [r6, #1]
 800b534:	0200      	lsls	r0, r0, #8
		datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800b536:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
			      ((uint32_t)sDate->Date) | \
 800b53a:	78b5      	ldrb	r5, [r6, #2]
			      (((uint32_t)sDate->Month) << 8U) | \
 800b53c:	4328      	orrs	r0, r5
			      (((uint32_t)sDate->WeekDay) << 13U));
 800b53e:	7835      	ldrb	r5, [r6, #0]
		datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800b540:	ea40 3545 	orr.w	r5, r0, r5, lsl #13
 800b544:	e7a8      	b.n	800b498 <HAL_RTC_SetDate+0x80>
		assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
 800b546:	f240 216b 	movw	r1, #619	; 0x26b
 800b54a:	480f      	ldr	r0, [pc, #60]	; (800b588 <HAL_RTC_SetDate+0x170>)
 800b54c:	f002 f8fe 	bl	800d74c <assert_failed>
 800b550:	e7e3      	b.n	800b51a <HAL_RTC_SetDate+0x102>
		__HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b552:	6823      	ldr	r3, [r4, #0]
 800b554:	22ff      	movs	r2, #255	; 0xff
 800b556:	625a      	str	r2, [r3, #36]	; 0x24
		hrtc->State = HAL_RTC_STATE_ERROR;
 800b558:	2304      	movs	r3, #4
 800b55a:	7763      	strb	r3, [r4, #29]
		__HAL_UNLOCK(hrtc);
 800b55c:	2300      	movs	r3, #0
 800b55e:	7723      	strb	r3, [r4, #28]
		return HAL_ERROR;
 800b560:	2601      	movs	r6, #1
 800b562:	e00e      	b.n	800b582 <HAL_RTC_SetDate+0x16a>
			if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK) {
 800b564:	4620      	mov	r0, r4
 800b566:	f7ff fd29 	bl	800afbc <HAL_RTC_WaitForSynchro>
 800b56a:	2800      	cmp	r0, #0
 800b56c:	d0b0      	beq.n	800b4d0 <HAL_RTC_SetDate+0xb8>
				__HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b56e:	6823      	ldr	r3, [r4, #0]
 800b570:	22ff      	movs	r2, #255	; 0xff
 800b572:	625a      	str	r2, [r3, #36]	; 0x24
				hrtc->State = HAL_RTC_STATE_ERROR;
 800b574:	2304      	movs	r3, #4
 800b576:	7763      	strb	r3, [r4, #29]
				__HAL_UNLOCK(hrtc);
 800b578:	2300      	movs	r3, #0
 800b57a:	7723      	strb	r3, [r4, #28]
				return HAL_ERROR;
 800b57c:	2601      	movs	r6, #1
 800b57e:	e000      	b.n	800b582 <HAL_RTC_SetDate+0x16a>
	__HAL_LOCK(hrtc);
 800b580:	2602      	movs	r6, #2
}
 800b582:	4630      	mov	r0, r6
 800b584:	bd70      	pop	{r4, r5, r6, pc}
 800b586:	bf00      	nop
 800b588:	08020238 	.word	0x08020238

0800b58c <HAL_RTC_GetDate>:
{
 800b58c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b58e:	4606      	mov	r6, r0
 800b590:	460c      	mov	r4, r1
 800b592:	4615      	mov	r5, r2
	assert_param(IS_RTC_FORMAT(Format));
 800b594:	2a01      	cmp	r2, #1
 800b596:	d904      	bls.n	800b5a2 <HAL_RTC_GetDate+0x16>
 800b598:	f240 21b9 	movw	r1, #697	; 0x2b9
 800b59c:	4810      	ldr	r0, [pc, #64]	; (800b5e0 <HAL_RTC_GetDate+0x54>)
 800b59e:	f002 f8d5 	bl	800d74c <assert_failed>
	datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800b5a2:	6833      	ldr	r3, [r6, #0]
 800b5a4:	685b      	ldr	r3, [r3, #4]
 800b5a6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800b5aa:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
	sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 800b5ae:	0c18      	lsrs	r0, r3, #16
 800b5b0:	70e0      	strb	r0, [r4, #3]
	sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 800b5b2:	f3c3 2704 	ubfx	r7, r3, #8, #5
 800b5b6:	7067      	strb	r7, [r4, #1]
	sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800b5b8:	f003 063f 	and.w	r6, r3, #63	; 0x3f
 800b5bc:	70a6      	strb	r6, [r4, #2]
	sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 800b5be:	f3c3 3342 	ubfx	r3, r3, #13, #3
 800b5c2:	7023      	strb	r3, [r4, #0]
	if (Format == RTC_FORMAT_BIN) {
 800b5c4:	b955      	cbnz	r5, 800b5dc <HAL_RTC_GetDate+0x50>
		sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800b5c6:	f7ff fdde 	bl	800b186 <RTC_Bcd2ToByte>
 800b5ca:	70e0      	strb	r0, [r4, #3]
		sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800b5cc:	4638      	mov	r0, r7
 800b5ce:	f7ff fdda 	bl	800b186 <RTC_Bcd2ToByte>
 800b5d2:	7060      	strb	r0, [r4, #1]
		sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800b5d4:	4630      	mov	r0, r6
 800b5d6:	f7ff fdd6 	bl	800b186 <RTC_Bcd2ToByte>
 800b5da:	70a0      	strb	r0, [r4, #2]
}
 800b5dc:	2000      	movs	r0, #0
 800b5de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b5e0:	08020238 	.word	0x08020238

0800b5e4 <TIM_OC1_SetConfig>:
 * @param  TIMx to select the TIM peripheral
 * @param  OC_Config The output configuration structure
 * @retval None
 */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b5e4:	b430      	push	{r4, r5}
	uint32_t tmpccmrx = 0U;
	uint32_t tmpccer = 0U;
	uint32_t tmpcr2 = 0U;

	/* Disable the Channel 1: Reset the CC1E Bit */
	TIMx->CCER &= ~TIM_CCER_CC1E;
 800b5e6:	6a03      	ldr	r3, [r0, #32]
 800b5e8:	f023 0301 	bic.w	r3, r3, #1
 800b5ec:	6203      	str	r3, [r0, #32]

	/* Get the TIMx CCER register value */
	tmpccer = TIMx->CCER;
 800b5ee:	6a03      	ldr	r3, [r0, #32]
	/* Get the TIMx CR2 register value */
	tmpcr2 = TIMx->CR2;
 800b5f0:	6844      	ldr	r4, [r0, #4]

	/* Get the TIMx CCMR1 register value */
	tmpccmrx = TIMx->CCMR1;
 800b5f2:	6982      	ldr	r2, [r0, #24]

	/* Reset the Output Compare Mode Bits */
	tmpccmrx &= ~TIM_CCMR1_OC1M;
	tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b5f4:	f022 0273 	bic.w	r2, r2, #115	; 0x73
	/* Select the Output Compare Mode */
	tmpccmrx |= OC_Config->OCMode;
 800b5f8:	680d      	ldr	r5, [r1, #0]
 800b5fa:	432a      	orrs	r2, r5

	/* Reset the Output Polarity level */
	tmpccer &= ~TIM_CCER_CC1P;
 800b5fc:	f023 0302 	bic.w	r3, r3, #2
	/* Set the Output Compare Polarity */
	tmpccer |= OC_Config->OCPolarity;
 800b600:	688d      	ldr	r5, [r1, #8]
 800b602:	432b      	orrs	r3, r5


	if (IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET) {
 800b604:	4d0b      	ldr	r5, [pc, #44]	; (800b634 <TIM_OC1_SetConfig+0x50>)
 800b606:	42a8      	cmp	r0, r5
 800b608:	d006      	beq.n	800b618 <TIM_OC1_SetConfig+0x34>
		tmpcr2 |= OC_Config->OCIdleState;
		/* Set the Output N Idle state */
		tmpcr2 |= OC_Config->OCNIdleState;
	}
	/* Write to TIMx CR2 */
	TIMx->CR2 = tmpcr2;
 800b60a:	6044      	str	r4, [r0, #4]

	/* Write to TIMx CCMR1 */
	TIMx->CCMR1 = tmpccmrx;
 800b60c:	6182      	str	r2, [r0, #24]

	/* Set the Capture Compare Register value */
	TIMx->CCR1 = OC_Config->Pulse;
 800b60e:	684a      	ldr	r2, [r1, #4]
 800b610:	6342      	str	r2, [r0, #52]	; 0x34

	/* Write to TIMx CCER */
	TIMx->CCER = tmpccer;
 800b612:	6203      	str	r3, [r0, #32]
}
 800b614:	bc30      	pop	{r4, r5}
 800b616:	4770      	bx	lr
		tmpccer &= ~TIM_CCER_CC1NP;
 800b618:	f023 0308 	bic.w	r3, r3, #8
		tmpccer |= OC_Config->OCNPolarity;
 800b61c:	68cd      	ldr	r5, [r1, #12]
 800b61e:	432b      	orrs	r3, r5
		tmpccer &= ~TIM_CCER_CC1NE;
 800b620:	f023 0304 	bic.w	r3, r3, #4
		tmpcr2 &= ~TIM_CR2_OIS1N;
 800b624:	f424 7440 	bic.w	r4, r4, #768	; 0x300
		tmpcr2 |= OC_Config->OCIdleState;
 800b628:	694d      	ldr	r5, [r1, #20]
 800b62a:	432c      	orrs	r4, r5
		tmpcr2 |= OC_Config->OCNIdleState;
 800b62c:	698d      	ldr	r5, [r1, #24]
 800b62e:	432c      	orrs	r4, r5
 800b630:	e7eb      	b.n	800b60a <TIM_OC1_SetConfig+0x26>
 800b632:	bf00      	nop
 800b634:	40010000 	.word	0x40010000

0800b638 <TIM_TI1_ConfigInputStage>:
 * @param  TIM_ICFilter Specifies the Input Capture Filter.
 *          This parameter must be a value between 0x00 and 0x0F.
 * @retval None
 */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b638:	b410      	push	{r4}
	uint32_t tmpccmr1 = 0U;
	uint32_t tmpccer = 0U;

	/* Disable the Channel 1: Reset the CC1E Bit */
	tmpccer = TIMx->CCER;
 800b63a:	6a03      	ldr	r3, [r0, #32]
	TIMx->CCER &= ~TIM_CCER_CC1E;
 800b63c:	6a04      	ldr	r4, [r0, #32]
 800b63e:	f024 0401 	bic.w	r4, r4, #1
 800b642:	6204      	str	r4, [r0, #32]
	tmpccmr1 = TIMx->CCMR1;
 800b644:	6984      	ldr	r4, [r0, #24]

	/* Set the filter */
	tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b646:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
	tmpccmr1 |= (TIM_ICFilter << 4U);
 800b64a:	ea44 1202 	orr.w	r2, r4, r2, lsl #4

	/* Select the Polarity and set the CC1E Bit */
	tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b64e:	f023 030a 	bic.w	r3, r3, #10
	tmpccer |= TIM_ICPolarity;
 800b652:	430b      	orrs	r3, r1

	/* Write to TIMx CCMR1 and CCER registers */
	TIMx->CCMR1 = tmpccmr1;
 800b654:	6182      	str	r2, [r0, #24]
	TIMx->CCER = tmpccer;
 800b656:	6203      	str	r3, [r0, #32]
}
 800b658:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b65c:	4770      	bx	lr

0800b65e <TIM_TI2_ConfigInputStage>:
 * @param  TIM_ICFilter Specifies the Input Capture Filter.
 *          This parameter must be a value between 0x00 and 0x0F.
 * @retval None
 */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b65e:	b410      	push	{r4}
	uint32_t tmpccmr1 = 0U;
	uint32_t tmpccer = 0U;

	/* Disable the Channel 2: Reset the CC2E Bit */
	TIMx->CCER &= ~TIM_CCER_CC2E;
 800b660:	6a03      	ldr	r3, [r0, #32]
 800b662:	f023 0310 	bic.w	r3, r3, #16
 800b666:	6203      	str	r3, [r0, #32]
	tmpccmr1 = TIMx->CCMR1;
 800b668:	6984      	ldr	r4, [r0, #24]
	tmpccer = TIMx->CCER;
 800b66a:	6a03      	ldr	r3, [r0, #32]

	/* Set the filter */
	tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b66c:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
	tmpccmr1 |= (TIM_ICFilter << 12U);
 800b670:	ea44 3202 	orr.w	r2, r4, r2, lsl #12

	/* Select the Polarity and set the CC2E Bit */
	tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b674:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
	tmpccer |= (TIM_ICPolarity << 4U);
 800b678:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

	/* Write to TIMx CCMR1 and CCER registers */
	TIMx->CCMR1 = tmpccmr1;
 800b67c:	6182      	str	r2, [r0, #24]
	TIMx->CCER = tmpccer;
 800b67e:	6203      	str	r3, [r0, #32]
}
 800b680:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b684:	4770      	bx	lr

0800b686 <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
	uint32_t tmpsmcr = 0U;

	/* Get the TIMx SMCR register value */
	tmpsmcr = TIMx->SMCR;
 800b686:	6883      	ldr	r3, [r0, #8]
	/* Reset the TS Bits */
	tmpsmcr &= ~TIM_SMCR_TS;
 800b688:	f023 0370 	bic.w	r3, r3, #112	; 0x70
	/* Set the Input Trigger source and the slave mode*/
	tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 800b68c:	f041 0107 	orr.w	r1, r1, #7
 800b690:	430b      	orrs	r3, r1
	/* Write to TIMx SMCR */
	TIMx->SMCR = tmpsmcr;
 800b692:	6083      	str	r3, [r0, #8]
 800b694:	4770      	bx	lr

0800b696 <TIM_ETR_SetConfig>:
 *          This parameter must be a value between 0x00 and 0x0F
 * @retval None
 */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
			      uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b696:	b410      	push	{r4}
	uint32_t tmpsmcr = 0U;

	tmpsmcr = TIMx->SMCR;
 800b698:	6884      	ldr	r4, [r0, #8]

	/* Reset the ETR Bits */
	tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b69a:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00

	/* Set the Prescaler, the Filter value and the Polarity */
	tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 800b69e:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 800b6a2:	4319      	orrs	r1, r3
 800b6a4:	430c      	orrs	r4, r1

	/* Write to TIMx SMCR */
	TIMx->SMCR = tmpsmcr;
 800b6a6:	6084      	str	r4, [r0, #8]
}
 800b6a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b6ac:	4770      	bx	lr
	...

0800b6b0 <TIM_OC3_SetConfig>:
{
 800b6b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b6b4:	4604      	mov	r4, r0
 800b6b6:	460f      	mov	r7, r1
	TIMx->CCER &= ~TIM_CCER_CC3E;
 800b6b8:	6a03      	ldr	r3, [r0, #32]
 800b6ba:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b6be:	6203      	str	r3, [r0, #32]
	tmpccer = TIMx->CCER;
 800b6c0:	6a05      	ldr	r5, [r0, #32]
	tmpcr2 = TIMx->CR2;
 800b6c2:	f8d0 8004 	ldr.w	r8, [r0, #4]
	tmpccmrx = TIMx->CCMR2;
 800b6c6:	69c6      	ldr	r6, [r0, #28]
	tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b6c8:	f026 0673 	bic.w	r6, r6, #115	; 0x73
	tmpccmrx |= OC_Config->OCMode;
 800b6cc:	680b      	ldr	r3, [r1, #0]
 800b6ce:	431e      	orrs	r6, r3
	tmpccer &= ~TIM_CCER_CC3P;
 800b6d0:	f425 7500 	bic.w	r5, r5, #512	; 0x200
	tmpccer |= (OC_Config->OCPolarity << 8U);
 800b6d4:	688b      	ldr	r3, [r1, #8]
 800b6d6:	ea45 2503 	orr.w	r5, r5, r3, lsl #8
	if (IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET) {
 800b6da:	4b1d      	ldr	r3, [pc, #116]	; (800b750 <TIM_OC3_SetConfig+0xa0>)
 800b6dc:	4298      	cmp	r0, r3
 800b6de:	d007      	beq.n	800b6f0 <TIM_OC3_SetConfig+0x40>
	TIMx->CR2 = tmpcr2;
 800b6e0:	f8c4 8004 	str.w	r8, [r4, #4]
	TIMx->CCMR2 = tmpccmrx;
 800b6e4:	61e6      	str	r6, [r4, #28]
	TIMx->CCR3 = OC_Config->Pulse;
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	63e3      	str	r3, [r4, #60]	; 0x3c
	TIMx->CCER = tmpccer;
 800b6ea:	6225      	str	r5, [r4, #32]
 800b6ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800b6f0:	68cb      	ldr	r3, [r1, #12]
 800b6f2:	b133      	cbz	r3, 800b702 <TIM_OC3_SetConfig+0x52>
 800b6f4:	2b08      	cmp	r3, #8
 800b6f6:	d004      	beq.n	800b702 <TIM_OC3_SetConfig+0x52>
 800b6f8:	f241 2166 	movw	r1, #4710	; 0x1266
 800b6fc:	4815      	ldr	r0, [pc, #84]	; (800b754 <TIM_OC3_SetConfig+0xa4>)
 800b6fe:	f002 f825 	bl	800d74c <assert_failed>
		assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800b702:	69bb      	ldr	r3, [r7, #24]
 800b704:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b708:	d000      	beq.n	800b70c <TIM_OC3_SetConfig+0x5c>
 800b70a:	b9a3      	cbnz	r3, 800b736 <TIM_OC3_SetConfig+0x86>
		assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800b70c:	697b      	ldr	r3, [r7, #20]
 800b70e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b712:	d000      	beq.n	800b716 <TIM_OC3_SetConfig+0x66>
 800b714:	b9ab      	cbnz	r3, 800b742 <TIM_OC3_SetConfig+0x92>
		tmpccer &= ~TIM_CCER_CC3NP;
 800b716:	f425 6500 	bic.w	r5, r5, #2048	; 0x800
		tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b71a:	68fb      	ldr	r3, [r7, #12]
 800b71c:	ea45 2503 	orr.w	r5, r5, r3, lsl #8
		tmpccer &= ~TIM_CCER_CC3NE;
 800b720:	f425 6580 	bic.w	r5, r5, #1024	; 0x400
		tmpcr2 &= ~TIM_CR2_OIS3N;
 800b724:	f428 5840 	bic.w	r8, r8, #12288	; 0x3000
		tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b728:	697b      	ldr	r3, [r7, #20]
 800b72a:	ea48 1803 	orr.w	r8, r8, r3, lsl #4
		tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b72e:	69bb      	ldr	r3, [r7, #24]
 800b730:	ea48 1803 	orr.w	r8, r8, r3, lsl #4
 800b734:	e7d4      	b.n	800b6e0 <TIM_OC3_SetConfig+0x30>
		assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800b736:	f241 2167 	movw	r1, #4711	; 0x1267
 800b73a:	4806      	ldr	r0, [pc, #24]	; (800b754 <TIM_OC3_SetConfig+0xa4>)
 800b73c:	f002 f806 	bl	800d74c <assert_failed>
 800b740:	e7e4      	b.n	800b70c <TIM_OC3_SetConfig+0x5c>
		assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800b742:	f241 2168 	movw	r1, #4712	; 0x1268
 800b746:	4803      	ldr	r0, [pc, #12]	; (800b754 <TIM_OC3_SetConfig+0xa4>)
 800b748:	f002 f800 	bl	800d74c <assert_failed>
 800b74c:	e7e3      	b.n	800b716 <TIM_OC3_SetConfig+0x66>
 800b74e:	bf00      	nop
 800b750:	40010000 	.word	0x40010000
 800b754:	08020270 	.word	0x08020270

0800b758 <TIM_OC4_SetConfig>:
{
 800b758:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b75c:	4604      	mov	r4, r0
 800b75e:	460f      	mov	r7, r1
	TIMx->CCER &= ~TIM_CCER_CC4E;
 800b760:	6a03      	ldr	r3, [r0, #32]
 800b762:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b766:	6203      	str	r3, [r0, #32]
	tmpccer = TIMx->CCER;
 800b768:	6a05      	ldr	r5, [r0, #32]
	tmpcr2 = TIMx->CR2;
 800b76a:	f8d0 8004 	ldr.w	r8, [r0, #4]
	tmpccmrx = TIMx->CCMR2;
 800b76e:	69c6      	ldr	r6, [r0, #28]
	tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b770:	f426 46e6 	bic.w	r6, r6, #29440	; 0x7300
	tmpccmrx |= (OC_Config->OCMode << 8U);
 800b774:	680b      	ldr	r3, [r1, #0]
 800b776:	ea46 2603 	orr.w	r6, r6, r3, lsl #8
	tmpccer &= ~TIM_CCER_CC4P;
 800b77a:	f425 5500 	bic.w	r5, r5, #8192	; 0x2000
	tmpccer |= (OC_Config->OCPolarity << 12U);
 800b77e:	688b      	ldr	r3, [r1, #8]
 800b780:	ea45 3503 	orr.w	r5, r5, r3, lsl #12
	if (IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET) {
 800b784:	4b0d      	ldr	r3, [pc, #52]	; (800b7bc <TIM_OC4_SetConfig+0x64>)
 800b786:	4298      	cmp	r0, r3
 800b788:	d007      	beq.n	800b79a <TIM_OC4_SetConfig+0x42>
	TIMx->CR2 = tmpcr2;
 800b78a:	f8c4 8004 	str.w	r8, [r4, #4]
	TIMx->CCMR2 = tmpccmrx;
 800b78e:	61e6      	str	r6, [r4, #28]
	TIMx->CCR4 = OC_Config->Pulse;
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	6423      	str	r3, [r4, #64]	; 0x40
	TIMx->CCER = tmpccer;
 800b794:	6225      	str	r5, [r4, #32]
 800b796:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800b79a:	694b      	ldr	r3, [r1, #20]
 800b79c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b7a0:	d000      	beq.n	800b7a4 <TIM_OC4_SetConfig+0x4c>
 800b7a2:	b92b      	cbnz	r3, 800b7b0 <TIM_OC4_SetConfig+0x58>
		tmpcr2 &= ~TIM_CR2_OIS4;
 800b7a4:	f428 4880 	bic.w	r8, r8, #16384	; 0x4000
		tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b7a8:	697b      	ldr	r3, [r7, #20]
 800b7aa:	ea48 1883 	orr.w	r8, r8, r3, lsl #6
 800b7ae:	e7ec      	b.n	800b78a <TIM_OC4_SetConfig+0x32>
		assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800b7b0:	f241 21ab 	movw	r1, #4779	; 0x12ab
 800b7b4:	4802      	ldr	r0, [pc, #8]	; (800b7c0 <TIM_OC4_SetConfig+0x68>)
 800b7b6:	f001 ffc9 	bl	800d74c <assert_failed>
 800b7ba:	e7f3      	b.n	800b7a4 <TIM_OC4_SetConfig+0x4c>
 800b7bc:	40010000 	.word	0x40010000
 800b7c0:	08020270 	.word	0x08020270

0800b7c4 <HAL_TIM_Base_Start_IT>:
{
 800b7c4:	b510      	push	{r4, lr}
 800b7c6:	4604      	mov	r4, r0
	assert_param(IS_TIM_INSTANCE(htim->Instance));
 800b7c8:	6803      	ldr	r3, [r0, #0]
 800b7ca:	4a17      	ldr	r2, [pc, #92]	; (800b828 <HAL_TIM_Base_Start_IT+0x64>)
 800b7cc:	4293      	cmp	r3, r2
 800b7ce:	d01f      	beq.n	800b810 <HAL_TIM_Base_Start_IT+0x4c>
 800b7d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b7d4:	d01c      	beq.n	800b810 <HAL_TIM_Base_Start_IT+0x4c>
 800b7d6:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800b7da:	4293      	cmp	r3, r2
 800b7dc:	d018      	beq.n	800b810 <HAL_TIM_Base_Start_IT+0x4c>
 800b7de:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800b7e2:	4293      	cmp	r3, r2
 800b7e4:	d014      	beq.n	800b810 <HAL_TIM_Base_Start_IT+0x4c>
 800b7e6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800b7ea:	4293      	cmp	r3, r2
 800b7ec:	d010      	beq.n	800b810 <HAL_TIM_Base_Start_IT+0x4c>
 800b7ee:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800b7f2:	4293      	cmp	r3, r2
 800b7f4:	d00c      	beq.n	800b810 <HAL_TIM_Base_Start_IT+0x4c>
 800b7f6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800b7fa:	4293      	cmp	r3, r2
 800b7fc:	d008      	beq.n	800b810 <HAL_TIM_Base_Start_IT+0x4c>
 800b7fe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800b802:	4293      	cmp	r3, r2
 800b804:	d004      	beq.n	800b810 <HAL_TIM_Base_Start_IT+0x4c>
 800b806:	f44f 71b0 	mov.w	r1, #352	; 0x160
 800b80a:	4808      	ldr	r0, [pc, #32]	; (800b82c <HAL_TIM_Base_Start_IT+0x68>)
 800b80c:	f001 ff9e 	bl	800d74c <assert_failed>
	__HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b810:	6822      	ldr	r2, [r4, #0]
 800b812:	68d3      	ldr	r3, [r2, #12]
 800b814:	f043 0301 	orr.w	r3, r3, #1
 800b818:	60d3      	str	r3, [r2, #12]
	__HAL_TIM_ENABLE(htim);
 800b81a:	6822      	ldr	r2, [r4, #0]
 800b81c:	6813      	ldr	r3, [r2, #0]
 800b81e:	f043 0301 	orr.w	r3, r3, #1
 800b822:	6013      	str	r3, [r2, #0]
}
 800b824:	2000      	movs	r0, #0
 800b826:	bd10      	pop	{r4, pc}
 800b828:	40010000 	.word	0x40010000
 800b82c:	08020270 	.word	0x08020270

0800b830 <HAL_TIM_PWM_MspInit>:
{
 800b830:	4770      	bx	lr

0800b832 <HAL_TIM_PWM_MspDeInit>:
{
 800b832:	4770      	bx	lr

0800b834 <HAL_TIM_PWM_DeInit>:
{
 800b834:	b510      	push	{r4, lr}
 800b836:	4604      	mov	r4, r0
	assert_param(IS_TIM_INSTANCE(htim->Instance));
 800b838:	6803      	ldr	r3, [r0, #0]
 800b83a:	4a1f      	ldr	r2, [pc, #124]	; (800b8b8 <HAL_TIM_PWM_DeInit+0x84>)
 800b83c:	4293      	cmp	r3, r2
 800b83e:	d01f      	beq.n	800b880 <HAL_TIM_PWM_DeInit+0x4c>
 800b840:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b844:	d01c      	beq.n	800b880 <HAL_TIM_PWM_DeInit+0x4c>
 800b846:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800b84a:	4293      	cmp	r3, r2
 800b84c:	d018      	beq.n	800b880 <HAL_TIM_PWM_DeInit+0x4c>
 800b84e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800b852:	4293      	cmp	r3, r2
 800b854:	d014      	beq.n	800b880 <HAL_TIM_PWM_DeInit+0x4c>
 800b856:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800b85a:	4293      	cmp	r3, r2
 800b85c:	d010      	beq.n	800b880 <HAL_TIM_PWM_DeInit+0x4c>
 800b85e:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800b862:	4293      	cmp	r3, r2
 800b864:	d00c      	beq.n	800b880 <HAL_TIM_PWM_DeInit+0x4c>
 800b866:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800b86a:	4293      	cmp	r3, r2
 800b86c:	d008      	beq.n	800b880 <HAL_TIM_PWM_DeInit+0x4c>
 800b86e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800b872:	4293      	cmp	r3, r2
 800b874:	d004      	beq.n	800b880 <HAL_TIM_PWM_DeInit+0x4c>
 800b876:	f240 31f6 	movw	r1, #1014	; 0x3f6
 800b87a:	4810      	ldr	r0, [pc, #64]	; (800b8bc <HAL_TIM_PWM_DeInit+0x88>)
 800b87c:	f001 ff66 	bl	800d74c <assert_failed>
	htim->State = HAL_TIM_STATE_BUSY;
 800b880:	2302      	movs	r3, #2
 800b882:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
	__HAL_TIM_DISABLE(htim);
 800b886:	6823      	ldr	r3, [r4, #0]
 800b888:	6a19      	ldr	r1, [r3, #32]
 800b88a:	f241 1211 	movw	r2, #4369	; 0x1111
 800b88e:	4211      	tst	r1, r2
 800b890:	d108      	bne.n	800b8a4 <HAL_TIM_PWM_DeInit+0x70>
 800b892:	6a19      	ldr	r1, [r3, #32]
 800b894:	f240 4244 	movw	r2, #1092	; 0x444
 800b898:	4211      	tst	r1, r2
 800b89a:	d103      	bne.n	800b8a4 <HAL_TIM_PWM_DeInit+0x70>
 800b89c:	681a      	ldr	r2, [r3, #0]
 800b89e:	f022 0201 	bic.w	r2, r2, #1
 800b8a2:	601a      	str	r2, [r3, #0]
	HAL_TIM_PWM_MspDeInit(htim);
 800b8a4:	4620      	mov	r0, r4
 800b8a6:	f7ff ffc4 	bl	800b832 <HAL_TIM_PWM_MspDeInit>
	htim->State = HAL_TIM_STATE_RESET;
 800b8aa:	2000      	movs	r0, #0
 800b8ac:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
	__HAL_UNLOCK(htim);
 800b8b0:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
}
 800b8b4:	bd10      	pop	{r4, pc}
 800b8b6:	bf00      	nop
 800b8b8:	40010000 	.word	0x40010000
 800b8bc:	08020270 	.word	0x08020270

0800b8c0 <HAL_TIM_ConfigClockSource>:
{
 800b8c0:	b538      	push	{r3, r4, r5, lr}
	__HAL_LOCK(htim);
 800b8c2:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800b8c6:	2b01      	cmp	r3, #1
 800b8c8:	f000 8264 	beq.w	800bd94 <HAL_TIM_ConfigClockSource+0x4d4>
 800b8cc:	460d      	mov	r5, r1
 800b8ce:	4604      	mov	r4, r0
 800b8d0:	2301      	movs	r3, #1
 800b8d2:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
	htim->State = HAL_TIM_STATE_BUSY;
 800b8d6:	2302      	movs	r3, #2
 800b8d8:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
	assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800b8dc:	680b      	ldr	r3, [r1, #0]
 800b8de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b8e2:	d016      	beq.n	800b912 <HAL_TIM_ConfigClockSource+0x52>
 800b8e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b8e8:	d013      	beq.n	800b912 <HAL_TIM_ConfigClockSource+0x52>
 800b8ea:	b193      	cbz	r3, 800b912 <HAL_TIM_ConfigClockSource+0x52>
 800b8ec:	2b10      	cmp	r3, #16
 800b8ee:	d010      	beq.n	800b912 <HAL_TIM_ConfigClockSource+0x52>
 800b8f0:	2b20      	cmp	r3, #32
 800b8f2:	d00e      	beq.n	800b912 <HAL_TIM_ConfigClockSource+0x52>
 800b8f4:	2b30      	cmp	r3, #48	; 0x30
 800b8f6:	d00c      	beq.n	800b912 <HAL_TIM_ConfigClockSource+0x52>
 800b8f8:	2b40      	cmp	r3, #64	; 0x40
 800b8fa:	d00a      	beq.n	800b912 <HAL_TIM_ConfigClockSource+0x52>
 800b8fc:	2b50      	cmp	r3, #80	; 0x50
 800b8fe:	d008      	beq.n	800b912 <HAL_TIM_ConfigClockSource+0x52>
 800b900:	2b60      	cmp	r3, #96	; 0x60
 800b902:	d006      	beq.n	800b912 <HAL_TIM_ConfigClockSource+0x52>
 800b904:	2b70      	cmp	r3, #112	; 0x70
 800b906:	d004      	beq.n	800b912 <HAL_TIM_ConfigClockSource+0x52>
 800b908:	f640 61df 	movw	r1, #3807	; 0xedf
 800b90c:	48b6      	ldr	r0, [pc, #728]	; (800bbe8 <HAL_TIM_ConfigClockSource+0x328>)
 800b90e:	f001 ff1d 	bl	800d74c <assert_failed>
	tmpsmcr = htim->Instance->SMCR;
 800b912:	6822      	ldr	r2, [r4, #0]
 800b914:	6893      	ldr	r3, [r2, #8]
	tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b916:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b91a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
	htim->Instance->SMCR = tmpsmcr;
 800b91e:	6093      	str	r3, [r2, #8]
	switch (sClockSourceConfig->ClockSource) {
 800b920:	682b      	ldr	r3, [r5, #0]
 800b922:	2b40      	cmp	r3, #64	; 0x40
 800b924:	f000 81af 	beq.w	800bc86 <HAL_TIM_ConfigClockSource+0x3c6>
 800b928:	d942      	bls.n	800b9b0 <HAL_TIM_ConfigClockSource+0xf0>
 800b92a:	2b70      	cmp	r3, #112	; 0x70
 800b92c:	f000 810b 	beq.w	800bb46 <HAL_TIM_ConfigClockSource+0x286>
 800b930:	f200 808d 	bhi.w	800ba4e <HAL_TIM_ConfigClockSource+0x18e>
 800b934:	2b50      	cmp	r3, #80	; 0x50
 800b936:	f000 815b 	beq.w	800bbf0 <HAL_TIM_ConfigClockSource+0x330>
 800b93a:	2b60      	cmp	r3, #96	; 0x60
 800b93c:	f040 80fc 	bne.w	800bb38 <HAL_TIM_ConfigClockSource+0x278>
		assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800b940:	6823      	ldr	r3, [r4, #0]
 800b942:	4aaa      	ldr	r2, [pc, #680]	; (800bbec <HAL_TIM_ConfigClockSource+0x32c>)
 800b944:	4293      	cmp	r3, r2
 800b946:	d017      	beq.n	800b978 <HAL_TIM_ConfigClockSource+0xb8>
 800b948:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b94c:	d014      	beq.n	800b978 <HAL_TIM_ConfigClockSource+0xb8>
 800b94e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800b952:	4293      	cmp	r3, r2
 800b954:	d010      	beq.n	800b978 <HAL_TIM_ConfigClockSource+0xb8>
 800b956:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800b95a:	4293      	cmp	r3, r2
 800b95c:	d00c      	beq.n	800b978 <HAL_TIM_ConfigClockSource+0xb8>
 800b95e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800b962:	4293      	cmp	r3, r2
 800b964:	d008      	beq.n	800b978 <HAL_TIM_ConfigClockSource+0xb8>
 800b966:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800b96a:	4293      	cmp	r3, r2
 800b96c:	d004      	beq.n	800b978 <HAL_TIM_ConfigClockSource+0xb8>
 800b96e:	f640 712b 	movw	r1, #3883	; 0xf2b
 800b972:	489d      	ldr	r0, [pc, #628]	; (800bbe8 <HAL_TIM_ConfigClockSource+0x328>)
 800b974:	f001 feea 	bl	800d74c <assert_failed>
		assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800b978:	686b      	ldr	r3, [r5, #4]
 800b97a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b97e:	d009      	beq.n	800b994 <HAL_TIM_ConfigClockSource+0xd4>
 800b980:	b143      	cbz	r3, 800b994 <HAL_TIM_ConfigClockSource+0xd4>
 800b982:	2b02      	cmp	r3, #2
 800b984:	d006      	beq.n	800b994 <HAL_TIM_ConfigClockSource+0xd4>
 800b986:	2b0a      	cmp	r3, #10
 800b988:	d004      	beq.n	800b994 <HAL_TIM_ConfigClockSource+0xd4>
 800b98a:	f640 712e 	movw	r1, #3886	; 0xf2e
 800b98e:	4896      	ldr	r0, [pc, #600]	; (800bbe8 <HAL_TIM_ConfigClockSource+0x328>)
 800b990:	f001 fedc 	bl	800d74c <assert_failed>
		assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800b994:	68eb      	ldr	r3, [r5, #12]
 800b996:	2b0f      	cmp	r3, #15
 800b998:	f200 816f 	bhi.w	800bc7a <HAL_TIM_ConfigClockSource+0x3ba>
		TIM_TI2_ConfigInputStage(htim->Instance,
 800b99c:	68ea      	ldr	r2, [r5, #12]
 800b99e:	6869      	ldr	r1, [r5, #4]
 800b9a0:	6820      	ldr	r0, [r4, #0]
 800b9a2:	f7ff fe5c 	bl	800b65e <TIM_TI2_ConfigInputStage>
		TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b9a6:	2160      	movs	r1, #96	; 0x60
 800b9a8:	6820      	ldr	r0, [r4, #0]
 800b9aa:	f7ff fe6c 	bl	800b686 <TIM_ITRx_SetConfig>
	break;
 800b9ae:	e0c3      	b.n	800bb38 <HAL_TIM_ConfigClockSource+0x278>
	switch (sClockSourceConfig->ClockSource) {
 800b9b0:	2b10      	cmp	r3, #16
 800b9b2:	f000 81ad 	beq.w	800bd10 <HAL_TIM_ConfigClockSource+0x450>
 800b9b6:	d926      	bls.n	800ba06 <HAL_TIM_ConfigClockSource+0x146>
 800b9b8:	2b20      	cmp	r3, #32
 800b9ba:	f000 81ca 	beq.w	800bd52 <HAL_TIM_ConfigClockSource+0x492>
 800b9be:	2b30      	cmp	r3, #48	; 0x30
 800b9c0:	f040 80ba 	bne.w	800bb38 <HAL_TIM_ConfigClockSource+0x278>
		assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800b9c4:	6823      	ldr	r3, [r4, #0]
 800b9c6:	4a89      	ldr	r2, [pc, #548]	; (800bbec <HAL_TIM_ConfigClockSource+0x32c>)
 800b9c8:	4293      	cmp	r3, r2
 800b9ca:	d017      	beq.n	800b9fc <HAL_TIM_ConfigClockSource+0x13c>
 800b9cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b9d0:	d014      	beq.n	800b9fc <HAL_TIM_ConfigClockSource+0x13c>
 800b9d2:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800b9d6:	4293      	cmp	r3, r2
 800b9d8:	d010      	beq.n	800b9fc <HAL_TIM_ConfigClockSource+0x13c>
 800b9da:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800b9de:	4293      	cmp	r3, r2
 800b9e0:	d00c      	beq.n	800b9fc <HAL_TIM_ConfigClockSource+0x13c>
 800b9e2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800b9e6:	4293      	cmp	r3, r2
 800b9e8:	d008      	beq.n	800b9fc <HAL_TIM_ConfigClockSource+0x13c>
 800b9ea:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800b9ee:	4293      	cmp	r3, r2
 800b9f0:	d004      	beq.n	800b9fc <HAL_TIM_ConfigClockSource+0x13c>
 800b9f2:	f640 7159 	movw	r1, #3929	; 0xf59
 800b9f6:	487c      	ldr	r0, [pc, #496]	; (800bbe8 <HAL_TIM_ConfigClockSource+0x328>)
 800b9f8:	f001 fea8 	bl	800d74c <assert_failed>
		TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 800b9fc:	2130      	movs	r1, #48	; 0x30
 800b9fe:	6820      	ldr	r0, [r4, #0]
 800ba00:	f7ff fe41 	bl	800b686 <TIM_ITRx_SetConfig>
	break;
 800ba04:	e098      	b.n	800bb38 <HAL_TIM_ConfigClockSource+0x278>
	switch (sClockSourceConfig->ClockSource) {
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	f040 8096 	bne.w	800bb38 <HAL_TIM_ConfigClockSource+0x278>
		assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800ba0c:	6823      	ldr	r3, [r4, #0]
 800ba0e:	4a77      	ldr	r2, [pc, #476]	; (800bbec <HAL_TIM_ConfigClockSource+0x32c>)
 800ba10:	4293      	cmp	r3, r2
 800ba12:	d017      	beq.n	800ba44 <HAL_TIM_ConfigClockSource+0x184>
 800ba14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ba18:	d014      	beq.n	800ba44 <HAL_TIM_ConfigClockSource+0x184>
 800ba1a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800ba1e:	4293      	cmp	r3, r2
 800ba20:	d010      	beq.n	800ba44 <HAL_TIM_ConfigClockSource+0x184>
 800ba22:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800ba26:	4293      	cmp	r3, r2
 800ba28:	d00c      	beq.n	800ba44 <HAL_TIM_ConfigClockSource+0x184>
 800ba2a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800ba2e:	4293      	cmp	r3, r2
 800ba30:	d008      	beq.n	800ba44 <HAL_TIM_ConfigClockSource+0x184>
 800ba32:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800ba36:	4293      	cmp	r3, r2
 800ba38:	d004      	beq.n	800ba44 <HAL_TIM_ConfigClockSource+0x184>
 800ba3a:	f640 7147 	movw	r1, #3911	; 0xf47
 800ba3e:	486a      	ldr	r0, [pc, #424]	; (800bbe8 <HAL_TIM_ConfigClockSource+0x328>)
 800ba40:	f001 fe84 	bl	800d74c <assert_failed>
		TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 800ba44:	2100      	movs	r1, #0
 800ba46:	6820      	ldr	r0, [r4, #0]
 800ba48:	f7ff fe1d 	bl	800b686 <TIM_ITRx_SetConfig>
	break;
 800ba4c:	e074      	b.n	800bb38 <HAL_TIM_ConfigClockSource+0x278>
	switch (sClockSourceConfig->ClockSource) {
 800ba4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ba52:	d048      	beq.n	800bae6 <HAL_TIM_ConfigClockSource+0x226>
 800ba54:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ba58:	d16e      	bne.n	800bb38 <HAL_TIM_ConfigClockSource+0x278>
		assert_param(IS_TIM_ETR_INSTANCE(htim->Instance));
 800ba5a:	6823      	ldr	r3, [r4, #0]
 800ba5c:	4a63      	ldr	r2, [pc, #396]	; (800bbec <HAL_TIM_ConfigClockSource+0x32c>)
 800ba5e:	4293      	cmp	r3, r2
 800ba60:	d013      	beq.n	800ba8a <HAL_TIM_ConfigClockSource+0x1ca>
 800ba62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ba66:	d010      	beq.n	800ba8a <HAL_TIM_ConfigClockSource+0x1ca>
 800ba68:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800ba6c:	4293      	cmp	r3, r2
 800ba6e:	d00c      	beq.n	800ba8a <HAL_TIM_ConfigClockSource+0x1ca>
 800ba70:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800ba74:	4293      	cmp	r3, r2
 800ba76:	d008      	beq.n	800ba8a <HAL_TIM_ConfigClockSource+0x1ca>
 800ba78:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800ba7c:	4293      	cmp	r3, r2
 800ba7e:	d004      	beq.n	800ba8a <HAL_TIM_ConfigClockSource+0x1ca>
 800ba80:	f640 710b 	movw	r1, #3851	; 0xf0b
 800ba84:	4858      	ldr	r0, [pc, #352]	; (800bbe8 <HAL_TIM_ConfigClockSource+0x328>)
 800ba86:	f001 fe61 	bl	800d74c <assert_failed>
		assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800ba8a:	686b      	ldr	r3, [r5, #4]
 800ba8c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ba90:	d009      	beq.n	800baa6 <HAL_TIM_ConfigClockSource+0x1e6>
 800ba92:	b143      	cbz	r3, 800baa6 <HAL_TIM_ConfigClockSource+0x1e6>
 800ba94:	2b02      	cmp	r3, #2
 800ba96:	d006      	beq.n	800baa6 <HAL_TIM_ConfigClockSource+0x1e6>
 800ba98:	2b0a      	cmp	r3, #10
 800ba9a:	d004      	beq.n	800baa6 <HAL_TIM_ConfigClockSource+0x1e6>
 800ba9c:	f640 710d 	movw	r1, #3853	; 0xf0d
 800baa0:	4851      	ldr	r0, [pc, #324]	; (800bbe8 <HAL_TIM_ConfigClockSource+0x328>)
 800baa2:	f001 fe53 	bl	800d74c <assert_failed>
		assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800baa6:	68ab      	ldr	r3, [r5, #8]
 800baa8:	b16b      	cbz	r3, 800bac6 <HAL_TIM_ConfigClockSource+0x206>
 800baaa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800baae:	d00a      	beq.n	800bac6 <HAL_TIM_ConfigClockSource+0x206>
 800bab0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bab4:	d007      	beq.n	800bac6 <HAL_TIM_ConfigClockSource+0x206>
 800bab6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800baba:	d004      	beq.n	800bac6 <HAL_TIM_ConfigClockSource+0x206>
 800babc:	f640 710e 	movw	r1, #3854	; 0xf0e
 800bac0:	4849      	ldr	r0, [pc, #292]	; (800bbe8 <HAL_TIM_ConfigClockSource+0x328>)
 800bac2:	f001 fe43 	bl	800d74c <assert_failed>
		assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800bac6:	68eb      	ldr	r3, [r5, #12]
 800bac8:	2b0f      	cmp	r3, #15
 800baca:	f200 8087 	bhi.w	800bbdc <HAL_TIM_ConfigClockSource+0x31c>
		TIM_ETR_SetConfig(htim->Instance,
 800bace:	68eb      	ldr	r3, [r5, #12]
 800bad0:	686a      	ldr	r2, [r5, #4]
 800bad2:	68a9      	ldr	r1, [r5, #8]
 800bad4:	6820      	ldr	r0, [r4, #0]
 800bad6:	f7ff fdde 	bl	800b696 <TIM_ETR_SetConfig>
		htim->Instance->SMCR |= TIM_SMCR_ECE;
 800bada:	6822      	ldr	r2, [r4, #0]
 800badc:	6893      	ldr	r3, [r2, #8]
 800bade:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800bae2:	6093      	str	r3, [r2, #8]
	break;
 800bae4:	e028      	b.n	800bb38 <HAL_TIM_ConfigClockSource+0x278>
		assert_param(IS_TIM_INSTANCE(htim->Instance));
 800bae6:	6823      	ldr	r3, [r4, #0]
 800bae8:	4a40      	ldr	r2, [pc, #256]	; (800bbec <HAL_TIM_ConfigClockSource+0x32c>)
 800baea:	4293      	cmp	r3, r2
 800baec:	d01f      	beq.n	800bb2e <HAL_TIM_ConfigClockSource+0x26e>
 800baee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800baf2:	d01c      	beq.n	800bb2e <HAL_TIM_ConfigClockSource+0x26e>
 800baf4:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800baf8:	4293      	cmp	r3, r2
 800bafa:	d018      	beq.n	800bb2e <HAL_TIM_ConfigClockSource+0x26e>
 800bafc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bb00:	4293      	cmp	r3, r2
 800bb02:	d014      	beq.n	800bb2e <HAL_TIM_ConfigClockSource+0x26e>
 800bb04:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bb08:	4293      	cmp	r3, r2
 800bb0a:	d010      	beq.n	800bb2e <HAL_TIM_ConfigClockSource+0x26e>
 800bb0c:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800bb10:	4293      	cmp	r3, r2
 800bb12:	d00c      	beq.n	800bb2e <HAL_TIM_ConfigClockSource+0x26e>
 800bb14:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bb18:	4293      	cmp	r3, r2
 800bb1a:	d008      	beq.n	800bb2e <HAL_TIM_ConfigClockSource+0x26e>
 800bb1c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bb20:	4293      	cmp	r3, r2
 800bb22:	d004      	beq.n	800bb2e <HAL_TIM_ConfigClockSource+0x26e>
 800bb24:	f640 61ea 	movw	r1, #3818	; 0xeea
 800bb28:	482f      	ldr	r0, [pc, #188]	; (800bbe8 <HAL_TIM_ConfigClockSource+0x328>)
 800bb2a:	f001 fe0f 	bl	800d74c <assert_failed>
		htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800bb2e:	6822      	ldr	r2, [r4, #0]
 800bb30:	6893      	ldr	r3, [r2, #8]
 800bb32:	f023 0307 	bic.w	r3, r3, #7
 800bb36:	6093      	str	r3, [r2, #8]
	htim->State = HAL_TIM_STATE_READY;
 800bb38:	2301      	movs	r3, #1
 800bb3a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
	__HAL_UNLOCK(htim);
 800bb3e:	2000      	movs	r0, #0
 800bb40:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
	return HAL_OK;
 800bb44:	bd38      	pop	{r3, r4, r5, pc}
		assert_param(IS_TIM_ETR_INSTANCE(htim->Instance));
 800bb46:	6823      	ldr	r3, [r4, #0]
 800bb48:	4a28      	ldr	r2, [pc, #160]	; (800bbec <HAL_TIM_ConfigClockSource+0x32c>)
 800bb4a:	4293      	cmp	r3, r2
 800bb4c:	d013      	beq.n	800bb76 <HAL_TIM_ConfigClockSource+0x2b6>
 800bb4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bb52:	d010      	beq.n	800bb76 <HAL_TIM_ConfigClockSource+0x2b6>
 800bb54:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800bb58:	4293      	cmp	r3, r2
 800bb5a:	d00c      	beq.n	800bb76 <HAL_TIM_ConfigClockSource+0x2b6>
 800bb5c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bb60:	4293      	cmp	r3, r2
 800bb62:	d008      	beq.n	800bb76 <HAL_TIM_ConfigClockSource+0x2b6>
 800bb64:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bb68:	4293      	cmp	r3, r2
 800bb6a:	d004      	beq.n	800bb76 <HAL_TIM_ConfigClockSource+0x2b6>
 800bb6c:	f640 61f3 	movw	r1, #3827	; 0xef3
 800bb70:	481d      	ldr	r0, [pc, #116]	; (800bbe8 <HAL_TIM_ConfigClockSource+0x328>)
 800bb72:	f001 fdeb 	bl	800d74c <assert_failed>
		assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800bb76:	686b      	ldr	r3, [r5, #4]
 800bb78:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bb7c:	d009      	beq.n	800bb92 <HAL_TIM_ConfigClockSource+0x2d2>
 800bb7e:	b143      	cbz	r3, 800bb92 <HAL_TIM_ConfigClockSource+0x2d2>
 800bb80:	2b02      	cmp	r3, #2
 800bb82:	d006      	beq.n	800bb92 <HAL_TIM_ConfigClockSource+0x2d2>
 800bb84:	2b0a      	cmp	r3, #10
 800bb86:	d004      	beq.n	800bb92 <HAL_TIM_ConfigClockSource+0x2d2>
 800bb88:	f640 61f5 	movw	r1, #3829	; 0xef5
 800bb8c:	4816      	ldr	r0, [pc, #88]	; (800bbe8 <HAL_TIM_ConfigClockSource+0x328>)
 800bb8e:	f001 fddd 	bl	800d74c <assert_failed>
		assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800bb92:	68ab      	ldr	r3, [r5, #8]
 800bb94:	b16b      	cbz	r3, 800bbb2 <HAL_TIM_ConfigClockSource+0x2f2>
 800bb96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bb9a:	d00a      	beq.n	800bbb2 <HAL_TIM_ConfigClockSource+0x2f2>
 800bb9c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bba0:	d007      	beq.n	800bbb2 <HAL_TIM_ConfigClockSource+0x2f2>
 800bba2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800bba6:	d004      	beq.n	800bbb2 <HAL_TIM_ConfigClockSource+0x2f2>
 800bba8:	f640 61f6 	movw	r1, #3830	; 0xef6
 800bbac:	480e      	ldr	r0, [pc, #56]	; (800bbe8 <HAL_TIM_ConfigClockSource+0x328>)
 800bbae:	f001 fdcd 	bl	800d74c <assert_failed>
		assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800bbb2:	68eb      	ldr	r3, [r5, #12]
 800bbb4:	2b0f      	cmp	r3, #15
 800bbb6:	d80b      	bhi.n	800bbd0 <HAL_TIM_ConfigClockSource+0x310>
		TIM_ETR_SetConfig(htim->Instance,
 800bbb8:	68eb      	ldr	r3, [r5, #12]
 800bbba:	686a      	ldr	r2, [r5, #4]
 800bbbc:	68a9      	ldr	r1, [r5, #8]
 800bbbe:	6820      	ldr	r0, [r4, #0]
 800bbc0:	f7ff fd69 	bl	800b696 <TIM_ETR_SetConfig>
		tmpsmcr = htim->Instance->SMCR;
 800bbc4:	6822      	ldr	r2, [r4, #0]
 800bbc6:	6893      	ldr	r3, [r2, #8]
		tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800bbc8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
		htim->Instance->SMCR = tmpsmcr;
 800bbcc:	6093      	str	r3, [r2, #8]
	break;
 800bbce:	e7b3      	b.n	800bb38 <HAL_TIM_ConfigClockSource+0x278>
		assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800bbd0:	f640 61f7 	movw	r1, #3831	; 0xef7
 800bbd4:	4804      	ldr	r0, [pc, #16]	; (800bbe8 <HAL_TIM_ConfigClockSource+0x328>)
 800bbd6:	f001 fdb9 	bl	800d74c <assert_failed>
 800bbda:	e7ed      	b.n	800bbb8 <HAL_TIM_ConfigClockSource+0x2f8>
		assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800bbdc:	f640 710f 	movw	r1, #3855	; 0xf0f
 800bbe0:	4801      	ldr	r0, [pc, #4]	; (800bbe8 <HAL_TIM_ConfigClockSource+0x328>)
 800bbe2:	f001 fdb3 	bl	800d74c <assert_failed>
 800bbe6:	e772      	b.n	800bace <HAL_TIM_ConfigClockSource+0x20e>
 800bbe8:	08020270 	.word	0x08020270
 800bbec:	40010000 	.word	0x40010000
		assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800bbf0:	6823      	ldr	r3, [r4, #0]
 800bbf2:	4a69      	ldr	r2, [pc, #420]	; (800bd98 <HAL_TIM_ConfigClockSource+0x4d8>)
 800bbf4:	4293      	cmp	r3, r2
 800bbf6:	d01f      	beq.n	800bc38 <HAL_TIM_ConfigClockSource+0x378>
 800bbf8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bbfc:	d01c      	beq.n	800bc38 <HAL_TIM_ConfigClockSource+0x378>
 800bbfe:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800bc02:	4293      	cmp	r3, r2
 800bc04:	d018      	beq.n	800bc38 <HAL_TIM_ConfigClockSource+0x378>
 800bc06:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bc0a:	4293      	cmp	r3, r2
 800bc0c:	d014      	beq.n	800bc38 <HAL_TIM_ConfigClockSource+0x378>
 800bc0e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bc12:	4293      	cmp	r3, r2
 800bc14:	d010      	beq.n	800bc38 <HAL_TIM_ConfigClockSource+0x378>
 800bc16:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800bc1a:	4293      	cmp	r3, r2
 800bc1c:	d00c      	beq.n	800bc38 <HAL_TIM_ConfigClockSource+0x378>
 800bc1e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bc22:	4293      	cmp	r3, r2
 800bc24:	d008      	beq.n	800bc38 <HAL_TIM_ConfigClockSource+0x378>
 800bc26:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bc2a:	4293      	cmp	r3, r2
 800bc2c:	d004      	beq.n	800bc38 <HAL_TIM_ConfigClockSource+0x378>
 800bc2e:	f640 711d 	movw	r1, #3869	; 0xf1d
 800bc32:	485a      	ldr	r0, [pc, #360]	; (800bd9c <HAL_TIM_ConfigClockSource+0x4dc>)
 800bc34:	f001 fd8a 	bl	800d74c <assert_failed>
		assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800bc38:	686b      	ldr	r3, [r5, #4]
 800bc3a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bc3e:	d009      	beq.n	800bc54 <HAL_TIM_ConfigClockSource+0x394>
 800bc40:	b143      	cbz	r3, 800bc54 <HAL_TIM_ConfigClockSource+0x394>
 800bc42:	2b02      	cmp	r3, #2
 800bc44:	d006      	beq.n	800bc54 <HAL_TIM_ConfigClockSource+0x394>
 800bc46:	2b0a      	cmp	r3, #10
 800bc48:	d004      	beq.n	800bc54 <HAL_TIM_ConfigClockSource+0x394>
 800bc4a:	f44f 6172 	mov.w	r1, #3872	; 0xf20
 800bc4e:	4853      	ldr	r0, [pc, #332]	; (800bd9c <HAL_TIM_ConfigClockSource+0x4dc>)
 800bc50:	f001 fd7c 	bl	800d74c <assert_failed>
		assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800bc54:	68eb      	ldr	r3, [r5, #12]
 800bc56:	2b0f      	cmp	r3, #15
 800bc58:	d809      	bhi.n	800bc6e <HAL_TIM_ConfigClockSource+0x3ae>
		TIM_TI1_ConfigInputStage(htim->Instance,
 800bc5a:	68ea      	ldr	r2, [r5, #12]
 800bc5c:	6869      	ldr	r1, [r5, #4]
 800bc5e:	6820      	ldr	r0, [r4, #0]
 800bc60:	f7ff fcea 	bl	800b638 <TIM_TI1_ConfigInputStage>
		TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800bc64:	2150      	movs	r1, #80	; 0x50
 800bc66:	6820      	ldr	r0, [r4, #0]
 800bc68:	f7ff fd0d 	bl	800b686 <TIM_ITRx_SetConfig>
	break;
 800bc6c:	e764      	b.n	800bb38 <HAL_TIM_ConfigClockSource+0x278>
		assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800bc6e:	f640 7121 	movw	r1, #3873	; 0xf21
 800bc72:	484a      	ldr	r0, [pc, #296]	; (800bd9c <HAL_TIM_ConfigClockSource+0x4dc>)
 800bc74:	f001 fd6a 	bl	800d74c <assert_failed>
 800bc78:	e7ef      	b.n	800bc5a <HAL_TIM_ConfigClockSource+0x39a>
		assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800bc7a:	f640 712f 	movw	r1, #3887	; 0xf2f
 800bc7e:	4847      	ldr	r0, [pc, #284]	; (800bd9c <HAL_TIM_ConfigClockSource+0x4dc>)
 800bc80:	f001 fd64 	bl	800d74c <assert_failed>
 800bc84:	e68a      	b.n	800b99c <HAL_TIM_ConfigClockSource+0xdc>
		assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800bc86:	6823      	ldr	r3, [r4, #0]
 800bc88:	4a43      	ldr	r2, [pc, #268]	; (800bd98 <HAL_TIM_ConfigClockSource+0x4d8>)
 800bc8a:	4293      	cmp	r3, r2
 800bc8c:	d01f      	beq.n	800bcce <HAL_TIM_ConfigClockSource+0x40e>
 800bc8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bc92:	d01c      	beq.n	800bcce <HAL_TIM_ConfigClockSource+0x40e>
 800bc94:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800bc98:	4293      	cmp	r3, r2
 800bc9a:	d018      	beq.n	800bcce <HAL_TIM_ConfigClockSource+0x40e>
 800bc9c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bca0:	4293      	cmp	r3, r2
 800bca2:	d014      	beq.n	800bcce <HAL_TIM_ConfigClockSource+0x40e>
 800bca4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bca8:	4293      	cmp	r3, r2
 800bcaa:	d010      	beq.n	800bcce <HAL_TIM_ConfigClockSource+0x40e>
 800bcac:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800bcb0:	4293      	cmp	r3, r2
 800bcb2:	d00c      	beq.n	800bcce <HAL_TIM_ConfigClockSource+0x40e>
 800bcb4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bcb8:	4293      	cmp	r3, r2
 800bcba:	d008      	beq.n	800bcce <HAL_TIM_ConfigClockSource+0x40e>
 800bcbc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bcc0:	4293      	cmp	r3, r2
 800bcc2:	d004      	beq.n	800bcce <HAL_TIM_ConfigClockSource+0x40e>
 800bcc4:	f640 7139 	movw	r1, #3897	; 0xf39
 800bcc8:	4834      	ldr	r0, [pc, #208]	; (800bd9c <HAL_TIM_ConfigClockSource+0x4dc>)
 800bcca:	f001 fd3f 	bl	800d74c <assert_failed>
		assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800bcce:	686b      	ldr	r3, [r5, #4]
 800bcd0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bcd4:	d009      	beq.n	800bcea <HAL_TIM_ConfigClockSource+0x42a>
 800bcd6:	b143      	cbz	r3, 800bcea <HAL_TIM_ConfigClockSource+0x42a>
 800bcd8:	2b02      	cmp	r3, #2
 800bcda:	d006      	beq.n	800bcea <HAL_TIM_ConfigClockSource+0x42a>
 800bcdc:	2b0a      	cmp	r3, #10
 800bcde:	d004      	beq.n	800bcea <HAL_TIM_ConfigClockSource+0x42a>
 800bce0:	f640 713c 	movw	r1, #3900	; 0xf3c
 800bce4:	482d      	ldr	r0, [pc, #180]	; (800bd9c <HAL_TIM_ConfigClockSource+0x4dc>)
 800bce6:	f001 fd31 	bl	800d74c <assert_failed>
		assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800bcea:	68eb      	ldr	r3, [r5, #12]
 800bcec:	2b0f      	cmp	r3, #15
 800bcee:	d809      	bhi.n	800bd04 <HAL_TIM_ConfigClockSource+0x444>
		TIM_TI1_ConfigInputStage(htim->Instance,
 800bcf0:	68ea      	ldr	r2, [r5, #12]
 800bcf2:	6869      	ldr	r1, [r5, #4]
 800bcf4:	6820      	ldr	r0, [r4, #0]
 800bcf6:	f7ff fc9f 	bl	800b638 <TIM_TI1_ConfigInputStage>
		TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800bcfa:	2140      	movs	r1, #64	; 0x40
 800bcfc:	6820      	ldr	r0, [r4, #0]
 800bcfe:	f7ff fcc2 	bl	800b686 <TIM_ITRx_SetConfig>
	break;
 800bd02:	e719      	b.n	800bb38 <HAL_TIM_ConfigClockSource+0x278>
		assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800bd04:	f640 713d 	movw	r1, #3901	; 0xf3d
 800bd08:	4824      	ldr	r0, [pc, #144]	; (800bd9c <HAL_TIM_ConfigClockSource+0x4dc>)
 800bd0a:	f001 fd1f 	bl	800d74c <assert_failed>
 800bd0e:	e7ef      	b.n	800bcf0 <HAL_TIM_ConfigClockSource+0x430>
		assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800bd10:	6823      	ldr	r3, [r4, #0]
 800bd12:	4a21      	ldr	r2, [pc, #132]	; (800bd98 <HAL_TIM_ConfigClockSource+0x4d8>)
 800bd14:	4293      	cmp	r3, r2
 800bd16:	d017      	beq.n	800bd48 <HAL_TIM_ConfigClockSource+0x488>
 800bd18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bd1c:	d014      	beq.n	800bd48 <HAL_TIM_ConfigClockSource+0x488>
 800bd1e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800bd22:	4293      	cmp	r3, r2
 800bd24:	d010      	beq.n	800bd48 <HAL_TIM_ConfigClockSource+0x488>
 800bd26:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bd2a:	4293      	cmp	r3, r2
 800bd2c:	d00c      	beq.n	800bd48 <HAL_TIM_ConfigClockSource+0x488>
 800bd2e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bd32:	4293      	cmp	r3, r2
 800bd34:	d008      	beq.n	800bd48 <HAL_TIM_ConfigClockSource+0x488>
 800bd36:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800bd3a:	4293      	cmp	r3, r2
 800bd3c:	d004      	beq.n	800bd48 <HAL_TIM_ConfigClockSource+0x488>
 800bd3e:	f640 714d 	movw	r1, #3917	; 0xf4d
 800bd42:	4816      	ldr	r0, [pc, #88]	; (800bd9c <HAL_TIM_ConfigClockSource+0x4dc>)
 800bd44:	f001 fd02 	bl	800d74c <assert_failed>
		TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 800bd48:	2110      	movs	r1, #16
 800bd4a:	6820      	ldr	r0, [r4, #0]
 800bd4c:	f7ff fc9b 	bl	800b686 <TIM_ITRx_SetConfig>
	break;
 800bd50:	e6f2      	b.n	800bb38 <HAL_TIM_ConfigClockSource+0x278>
		assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800bd52:	6823      	ldr	r3, [r4, #0]
 800bd54:	4a10      	ldr	r2, [pc, #64]	; (800bd98 <HAL_TIM_ConfigClockSource+0x4d8>)
 800bd56:	4293      	cmp	r3, r2
 800bd58:	d017      	beq.n	800bd8a <HAL_TIM_ConfigClockSource+0x4ca>
 800bd5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bd5e:	d014      	beq.n	800bd8a <HAL_TIM_ConfigClockSource+0x4ca>
 800bd60:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800bd64:	4293      	cmp	r3, r2
 800bd66:	d010      	beq.n	800bd8a <HAL_TIM_ConfigClockSource+0x4ca>
 800bd68:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bd6c:	4293      	cmp	r3, r2
 800bd6e:	d00c      	beq.n	800bd8a <HAL_TIM_ConfigClockSource+0x4ca>
 800bd70:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bd74:	4293      	cmp	r3, r2
 800bd76:	d008      	beq.n	800bd8a <HAL_TIM_ConfigClockSource+0x4ca>
 800bd78:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800bd7c:	4293      	cmp	r3, r2
 800bd7e:	d004      	beq.n	800bd8a <HAL_TIM_ConfigClockSource+0x4ca>
 800bd80:	f640 7153 	movw	r1, #3923	; 0xf53
 800bd84:	4805      	ldr	r0, [pc, #20]	; (800bd9c <HAL_TIM_ConfigClockSource+0x4dc>)
 800bd86:	f001 fce1 	bl	800d74c <assert_failed>
		TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 800bd8a:	2120      	movs	r1, #32
 800bd8c:	6820      	ldr	r0, [r4, #0]
 800bd8e:	f7ff fc7a 	bl	800b686 <TIM_ITRx_SetConfig>
	break;
 800bd92:	e6d1      	b.n	800bb38 <HAL_TIM_ConfigClockSource+0x278>
	__HAL_LOCK(htim);
 800bd94:	2002      	movs	r0, #2
}
 800bd96:	bd38      	pop	{r3, r4, r5, pc}
 800bd98:	40010000 	.word	0x40010000
 800bd9c:	08020270 	.word	0x08020270

0800bda0 <HAL_TIM_OC_DelayElapsedCallback>:
{
 800bda0:	4770      	bx	lr

0800bda2 <HAL_TIM_IC_CaptureCallback>:
{
 800bda2:	4770      	bx	lr

0800bda4 <HAL_TIM_PWM_PulseFinishedCallback>:
{
 800bda4:	4770      	bx	lr

0800bda6 <HAL_TIM_TriggerCallback>:
{
 800bda6:	4770      	bx	lr

0800bda8 <HAL_TIM_IRQHandler>:
{
 800bda8:	b510      	push	{r4, lr}
 800bdaa:	4604      	mov	r4, r0
	if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET) {
 800bdac:	6803      	ldr	r3, [r0, #0]
 800bdae:	691a      	ldr	r2, [r3, #16]
 800bdb0:	f012 0f02 	tst.w	r2, #2
 800bdb4:	d011      	beq.n	800bdda <HAL_TIM_IRQHandler+0x32>
		if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET) {
 800bdb6:	68da      	ldr	r2, [r3, #12]
 800bdb8:	f012 0f02 	tst.w	r2, #2
 800bdbc:	d00d      	beq.n	800bdda <HAL_TIM_IRQHandler+0x32>
				__HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800bdbe:	f06f 0202 	mvn.w	r2, #2
 800bdc2:	611a      	str	r2, [r3, #16]
				htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800bdc4:	2301      	movs	r3, #1
 800bdc6:	7603      	strb	r3, [r0, #24]
				if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U) {
 800bdc8:	6803      	ldr	r3, [r0, #0]
 800bdca:	699b      	ldr	r3, [r3, #24]
 800bdcc:	f013 0f03 	tst.w	r3, #3
 800bdd0:	d070      	beq.n	800beb4 <HAL_TIM_IRQHandler+0x10c>
					HAL_TIM_IC_CaptureCallback(htim);
 800bdd2:	f7ff ffe6 	bl	800bda2 <HAL_TIM_IC_CaptureCallback>
				htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bdd6:	2300      	movs	r3, #0
 800bdd8:	7623      	strb	r3, [r4, #24]
	if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET) {
 800bdda:	6823      	ldr	r3, [r4, #0]
 800bddc:	691a      	ldr	r2, [r3, #16]
 800bdde:	f012 0f04 	tst.w	r2, #4
 800bde2:	d012      	beq.n	800be0a <HAL_TIM_IRQHandler+0x62>
		if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET) {
 800bde4:	68da      	ldr	r2, [r3, #12]
 800bde6:	f012 0f04 	tst.w	r2, #4
 800bdea:	d00e      	beq.n	800be0a <HAL_TIM_IRQHandler+0x62>
			__HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800bdec:	f06f 0204 	mvn.w	r2, #4
 800bdf0:	611a      	str	r2, [r3, #16]
			htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800bdf2:	2302      	movs	r3, #2
 800bdf4:	7623      	strb	r3, [r4, #24]
			if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U) {
 800bdf6:	6823      	ldr	r3, [r4, #0]
 800bdf8:	699b      	ldr	r3, [r3, #24]
 800bdfa:	f413 7f40 	tst.w	r3, #768	; 0x300
 800bdfe:	d05f      	beq.n	800bec0 <HAL_TIM_IRQHandler+0x118>
				HAL_TIM_IC_CaptureCallback(htim);
 800be00:	4620      	mov	r0, r4
 800be02:	f7ff ffce 	bl	800bda2 <HAL_TIM_IC_CaptureCallback>
			htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800be06:	2300      	movs	r3, #0
 800be08:	7623      	strb	r3, [r4, #24]
	if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET) {
 800be0a:	6823      	ldr	r3, [r4, #0]
 800be0c:	691a      	ldr	r2, [r3, #16]
 800be0e:	f012 0f08 	tst.w	r2, #8
 800be12:	d012      	beq.n	800be3a <HAL_TIM_IRQHandler+0x92>
		if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET) {
 800be14:	68da      	ldr	r2, [r3, #12]
 800be16:	f012 0f08 	tst.w	r2, #8
 800be1a:	d00e      	beq.n	800be3a <HAL_TIM_IRQHandler+0x92>
			__HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800be1c:	f06f 0208 	mvn.w	r2, #8
 800be20:	611a      	str	r2, [r3, #16]
			htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800be22:	2304      	movs	r3, #4
 800be24:	7623      	strb	r3, [r4, #24]
			if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U) {
 800be26:	6823      	ldr	r3, [r4, #0]
 800be28:	69db      	ldr	r3, [r3, #28]
 800be2a:	f013 0f03 	tst.w	r3, #3
 800be2e:	d04e      	beq.n	800bece <HAL_TIM_IRQHandler+0x126>
				HAL_TIM_IC_CaptureCallback(htim);
 800be30:	4620      	mov	r0, r4
 800be32:	f7ff ffb6 	bl	800bda2 <HAL_TIM_IC_CaptureCallback>
			htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800be36:	2300      	movs	r3, #0
 800be38:	7623      	strb	r3, [r4, #24]
	if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET) {
 800be3a:	6823      	ldr	r3, [r4, #0]
 800be3c:	691a      	ldr	r2, [r3, #16]
 800be3e:	f012 0f10 	tst.w	r2, #16
 800be42:	d012      	beq.n	800be6a <HAL_TIM_IRQHandler+0xc2>
		if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET) {
 800be44:	68da      	ldr	r2, [r3, #12]
 800be46:	f012 0f10 	tst.w	r2, #16
 800be4a:	d00e      	beq.n	800be6a <HAL_TIM_IRQHandler+0xc2>
			__HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800be4c:	f06f 0210 	mvn.w	r2, #16
 800be50:	611a      	str	r2, [r3, #16]
			htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800be52:	2308      	movs	r3, #8
 800be54:	7623      	strb	r3, [r4, #24]
			if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U) {
 800be56:	6823      	ldr	r3, [r4, #0]
 800be58:	69db      	ldr	r3, [r3, #28]
 800be5a:	f413 7f40 	tst.w	r3, #768	; 0x300
 800be5e:	d03d      	beq.n	800bedc <HAL_TIM_IRQHandler+0x134>
				HAL_TIM_IC_CaptureCallback(htim);
 800be60:	4620      	mov	r0, r4
 800be62:	f7ff ff9e 	bl	800bda2 <HAL_TIM_IC_CaptureCallback>
			htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800be66:	2300      	movs	r3, #0
 800be68:	7623      	strb	r3, [r4, #24]
	if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET) {
 800be6a:	6823      	ldr	r3, [r4, #0]
 800be6c:	691a      	ldr	r2, [r3, #16]
 800be6e:	f012 0f01 	tst.w	r2, #1
 800be72:	d003      	beq.n	800be7c <HAL_TIM_IRQHandler+0xd4>
		if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET) {
 800be74:	68da      	ldr	r2, [r3, #12]
 800be76:	f012 0f01 	tst.w	r2, #1
 800be7a:	d136      	bne.n	800beea <HAL_TIM_IRQHandler+0x142>
	if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET) {
 800be7c:	6823      	ldr	r3, [r4, #0]
 800be7e:	691a      	ldr	r2, [r3, #16]
 800be80:	f012 0f80 	tst.w	r2, #128	; 0x80
 800be84:	d003      	beq.n	800be8e <HAL_TIM_IRQHandler+0xe6>
		if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET) {
 800be86:	68da      	ldr	r2, [r3, #12]
 800be88:	f012 0f80 	tst.w	r2, #128	; 0x80
 800be8c:	d134      	bne.n	800bef8 <HAL_TIM_IRQHandler+0x150>
	if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET) {
 800be8e:	6823      	ldr	r3, [r4, #0]
 800be90:	691a      	ldr	r2, [r3, #16]
 800be92:	f012 0f40 	tst.w	r2, #64	; 0x40
 800be96:	d003      	beq.n	800bea0 <HAL_TIM_IRQHandler+0xf8>
		if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET) {
 800be98:	68da      	ldr	r2, [r3, #12]
 800be9a:	f012 0f40 	tst.w	r2, #64	; 0x40
 800be9e:	d132      	bne.n	800bf06 <HAL_TIM_IRQHandler+0x15e>
	if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET) {
 800bea0:	6823      	ldr	r3, [r4, #0]
 800bea2:	691a      	ldr	r2, [r3, #16]
 800bea4:	f012 0f20 	tst.w	r2, #32
 800bea8:	d003      	beq.n	800beb2 <HAL_TIM_IRQHandler+0x10a>
		if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET) {
 800beaa:	68da      	ldr	r2, [r3, #12]
 800beac:	f012 0f20 	tst.w	r2, #32
 800beb0:	d130      	bne.n	800bf14 <HAL_TIM_IRQHandler+0x16c>
 800beb2:	bd10      	pop	{r4, pc}
					HAL_TIM_OC_DelayElapsedCallback(htim);
 800beb4:	f7ff ff74 	bl	800bda0 <HAL_TIM_OC_DelayElapsedCallback>
					HAL_TIM_PWM_PulseFinishedCallback(htim);
 800beb8:	4620      	mov	r0, r4
 800beba:	f7ff ff73 	bl	800bda4 <HAL_TIM_PWM_PulseFinishedCallback>
 800bebe:	e78a      	b.n	800bdd6 <HAL_TIM_IRQHandler+0x2e>
				HAL_TIM_OC_DelayElapsedCallback(htim);
 800bec0:	4620      	mov	r0, r4
 800bec2:	f7ff ff6d 	bl	800bda0 <HAL_TIM_OC_DelayElapsedCallback>
				HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bec6:	4620      	mov	r0, r4
 800bec8:	f7ff ff6c 	bl	800bda4 <HAL_TIM_PWM_PulseFinishedCallback>
 800becc:	e79b      	b.n	800be06 <HAL_TIM_IRQHandler+0x5e>
				HAL_TIM_OC_DelayElapsedCallback(htim);
 800bece:	4620      	mov	r0, r4
 800bed0:	f7ff ff66 	bl	800bda0 <HAL_TIM_OC_DelayElapsedCallback>
				HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bed4:	4620      	mov	r0, r4
 800bed6:	f7ff ff65 	bl	800bda4 <HAL_TIM_PWM_PulseFinishedCallback>
 800beda:	e7ac      	b.n	800be36 <HAL_TIM_IRQHandler+0x8e>
				HAL_TIM_OC_DelayElapsedCallback(htim);
 800bedc:	4620      	mov	r0, r4
 800bede:	f7ff ff5f 	bl	800bda0 <HAL_TIM_OC_DelayElapsedCallback>
				HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bee2:	4620      	mov	r0, r4
 800bee4:	f7ff ff5e 	bl	800bda4 <HAL_TIM_PWM_PulseFinishedCallback>
 800bee8:	e7bd      	b.n	800be66 <HAL_TIM_IRQHandler+0xbe>
			__HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800beea:	f06f 0201 	mvn.w	r2, #1
 800beee:	611a      	str	r2, [r3, #16]
			HAL_TIM_PeriodElapsedCallback(htim);
 800bef0:	4620      	mov	r0, r4
 800bef2:	f002 f96d 	bl	800e1d0 <HAL_TIM_PeriodElapsedCallback>
 800bef6:	e7c1      	b.n	800be7c <HAL_TIM_IRQHandler+0xd4>
			__HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800bef8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800befc:	611a      	str	r2, [r3, #16]
			HAL_TIMEx_BreakCallback(htim);
 800befe:	4620      	mov	r0, r4
 800bf00:	f000 fbf5 	bl	800c6ee <HAL_TIMEx_BreakCallback>
 800bf04:	e7c3      	b.n	800be8e <HAL_TIM_IRQHandler+0xe6>
			__HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800bf06:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800bf0a:	611a      	str	r2, [r3, #16]
			HAL_TIM_TriggerCallback(htim);
 800bf0c:	4620      	mov	r0, r4
 800bf0e:	f7ff ff4a 	bl	800bda6 <HAL_TIM_TriggerCallback>
 800bf12:	e7c5      	b.n	800bea0 <HAL_TIM_IRQHandler+0xf8>
			__HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800bf14:	f06f 0220 	mvn.w	r2, #32
 800bf18:	611a      	str	r2, [r3, #16]
			HAL_TIMEx_CommutationCallback(htim);
 800bf1a:	4620      	mov	r0, r4
 800bf1c:	f000 fbe6 	bl	800c6ec <HAL_TIMEx_CommutationCallback>
}
 800bf20:	e7c7      	b.n	800beb2 <HAL_TIM_IRQHandler+0x10a>
	...

0800bf24 <TIM_Base_SetConfig>:
	tmpcr1 = TIMx->CR1;
 800bf24:	6803      	ldr	r3, [r0, #0]
	if (IS_TIM_CC3_INSTANCE(TIMx) != RESET) {
 800bf26:	4a32      	ldr	r2, [pc, #200]	; (800bff0 <TIM_Base_SetConfig+0xcc>)
 800bf28:	4290      	cmp	r0, r2
 800bf2a:	d045      	beq.n	800bfb8 <TIM_Base_SetConfig+0x94>
 800bf2c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800bf30:	d044      	beq.n	800bfbc <TIM_Base_SetConfig+0x98>
 800bf32:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800bf36:	4290      	cmp	r0, r2
 800bf38:	d042      	beq.n	800bfc0 <TIM_Base_SetConfig+0x9c>
 800bf3a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bf3e:	4290      	cmp	r0, r2
 800bf40:	d040      	beq.n	800bfc4 <TIM_Base_SetConfig+0xa0>
 800bf42:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bf46:	4290      	cmp	r0, r2
 800bf48:	d034      	beq.n	800bfb4 <TIM_Base_SetConfig+0x90>
 800bf4a:	2200      	movs	r2, #0
 800bf4c:	b11a      	cbz	r2, 800bf56 <TIM_Base_SetConfig+0x32>
		tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800bf4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
		tmpcr1 |= Structure->CounterMode;
 800bf52:	684a      	ldr	r2, [r1, #4]
 800bf54:	4313      	orrs	r3, r2
	if (IS_TIM_CC1_INSTANCE(TIMx) != RESET) {
 800bf56:	4a26      	ldr	r2, [pc, #152]	; (800bff0 <TIM_Base_SetConfig+0xcc>)
 800bf58:	4290      	cmp	r0, r2
 800bf5a:	d037      	beq.n	800bfcc <TIM_Base_SetConfig+0xa8>
 800bf5c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800bf60:	d036      	beq.n	800bfd0 <TIM_Base_SetConfig+0xac>
 800bf62:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800bf66:	4290      	cmp	r0, r2
 800bf68:	d034      	beq.n	800bfd4 <TIM_Base_SetConfig+0xb0>
 800bf6a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bf6e:	4290      	cmp	r0, r2
 800bf70:	d032      	beq.n	800bfd8 <TIM_Base_SetConfig+0xb4>
 800bf72:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bf76:	4290      	cmp	r0, r2
 800bf78:	d030      	beq.n	800bfdc <TIM_Base_SetConfig+0xb8>
 800bf7a:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800bf7e:	4290      	cmp	r0, r2
 800bf80:	d02e      	beq.n	800bfe0 <TIM_Base_SetConfig+0xbc>
 800bf82:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bf86:	4290      	cmp	r0, r2
 800bf88:	d02c      	beq.n	800bfe4 <TIM_Base_SetConfig+0xc0>
 800bf8a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bf8e:	4290      	cmp	r0, r2
 800bf90:	d01a      	beq.n	800bfc8 <TIM_Base_SetConfig+0xa4>
 800bf92:	2200      	movs	r2, #0
 800bf94:	b11a      	cbz	r2, 800bf9e <TIM_Base_SetConfig+0x7a>
		tmpcr1 &= ~TIM_CR1_CKD;
 800bf96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
		tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800bf9a:	68ca      	ldr	r2, [r1, #12]
 800bf9c:	4313      	orrs	r3, r2
	TIMx->CR1 = tmpcr1;
 800bf9e:	6003      	str	r3, [r0, #0]
	TIMx->ARR = (uint32_t)Structure->Period;
 800bfa0:	688b      	ldr	r3, [r1, #8]
 800bfa2:	62c3      	str	r3, [r0, #44]	; 0x2c
	TIMx->PSC = (uint32_t)Structure->Prescaler;
 800bfa4:	680b      	ldr	r3, [r1, #0]
 800bfa6:	6283      	str	r3, [r0, #40]	; 0x28
	if (IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET) {
 800bfa8:	4b11      	ldr	r3, [pc, #68]	; (800bff0 <TIM_Base_SetConfig+0xcc>)
 800bfaa:	4298      	cmp	r0, r3
 800bfac:	d01c      	beq.n	800bfe8 <TIM_Base_SetConfig+0xc4>
	TIMx->EGR = TIM_EGR_UG;
 800bfae:	2301      	movs	r3, #1
 800bfb0:	6143      	str	r3, [r0, #20]
 800bfb2:	4770      	bx	lr
	if (IS_TIM_CC3_INSTANCE(TIMx) != RESET) {
 800bfb4:	2201      	movs	r2, #1
 800bfb6:	e7c9      	b.n	800bf4c <TIM_Base_SetConfig+0x28>
 800bfb8:	2201      	movs	r2, #1
 800bfba:	e7c7      	b.n	800bf4c <TIM_Base_SetConfig+0x28>
 800bfbc:	2201      	movs	r2, #1
 800bfbe:	e7c5      	b.n	800bf4c <TIM_Base_SetConfig+0x28>
 800bfc0:	2201      	movs	r2, #1
 800bfc2:	e7c3      	b.n	800bf4c <TIM_Base_SetConfig+0x28>
 800bfc4:	2201      	movs	r2, #1
 800bfc6:	e7c1      	b.n	800bf4c <TIM_Base_SetConfig+0x28>
	if (IS_TIM_CC1_INSTANCE(TIMx) != RESET) {
 800bfc8:	2201      	movs	r2, #1
 800bfca:	e7e3      	b.n	800bf94 <TIM_Base_SetConfig+0x70>
 800bfcc:	2201      	movs	r2, #1
 800bfce:	e7e1      	b.n	800bf94 <TIM_Base_SetConfig+0x70>
 800bfd0:	2201      	movs	r2, #1
 800bfd2:	e7df      	b.n	800bf94 <TIM_Base_SetConfig+0x70>
 800bfd4:	2201      	movs	r2, #1
 800bfd6:	e7dd      	b.n	800bf94 <TIM_Base_SetConfig+0x70>
 800bfd8:	2201      	movs	r2, #1
 800bfda:	e7db      	b.n	800bf94 <TIM_Base_SetConfig+0x70>
 800bfdc:	2201      	movs	r2, #1
 800bfde:	e7d9      	b.n	800bf94 <TIM_Base_SetConfig+0x70>
 800bfe0:	2201      	movs	r2, #1
 800bfe2:	e7d7      	b.n	800bf94 <TIM_Base_SetConfig+0x70>
 800bfe4:	2201      	movs	r2, #1
 800bfe6:	e7d5      	b.n	800bf94 <TIM_Base_SetConfig+0x70>
		TIMx->RCR = Structure->RepetitionCounter;
 800bfe8:	690b      	ldr	r3, [r1, #16]
 800bfea:	6303      	str	r3, [r0, #48]	; 0x30
 800bfec:	e7df      	b.n	800bfae <TIM_Base_SetConfig+0x8a>
 800bfee:	bf00      	nop
 800bff0:	40010000 	.word	0x40010000

0800bff4 <HAL_TIM_Base_Init>:
	if (htim == NULL) {
 800bff4:	2800      	cmp	r0, #0
 800bff6:	d053      	beq.n	800c0a0 <HAL_TIM_Base_Init+0xac>
{
 800bff8:	b510      	push	{r4, lr}
 800bffa:	4604      	mov	r4, r0
	assert_param(IS_TIM_INSTANCE(htim->Instance));
 800bffc:	6803      	ldr	r3, [r0, #0]
 800bffe:	4a29      	ldr	r2, [pc, #164]	; (800c0a4 <HAL_TIM_Base_Init+0xb0>)
 800c000:	4293      	cmp	r3, r2
 800c002:	d01e      	beq.n	800c042 <HAL_TIM_Base_Init+0x4e>
 800c004:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c008:	d01b      	beq.n	800c042 <HAL_TIM_Base_Init+0x4e>
 800c00a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800c00e:	4293      	cmp	r3, r2
 800c010:	d017      	beq.n	800c042 <HAL_TIM_Base_Init+0x4e>
 800c012:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c016:	4293      	cmp	r3, r2
 800c018:	d013      	beq.n	800c042 <HAL_TIM_Base_Init+0x4e>
 800c01a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c01e:	4293      	cmp	r3, r2
 800c020:	d00f      	beq.n	800c042 <HAL_TIM_Base_Init+0x4e>
 800c022:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800c026:	4293      	cmp	r3, r2
 800c028:	d00b      	beq.n	800c042 <HAL_TIM_Base_Init+0x4e>
 800c02a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c02e:	4293      	cmp	r3, r2
 800c030:	d007      	beq.n	800c042 <HAL_TIM_Base_Init+0x4e>
 800c032:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c036:	4293      	cmp	r3, r2
 800c038:	d003      	beq.n	800c042 <HAL_TIM_Base_Init+0x4e>
 800c03a:	21d6      	movs	r1, #214	; 0xd6
 800c03c:	481a      	ldr	r0, [pc, #104]	; (800c0a8 <HAL_TIM_Base_Init+0xb4>)
 800c03e:	f001 fb85 	bl	800d74c <assert_failed>
	assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800c042:	68a3      	ldr	r3, [r4, #8]
 800c044:	b15b      	cbz	r3, 800c05e <HAL_TIM_Base_Init+0x6a>
 800c046:	2b10      	cmp	r3, #16
 800c048:	d009      	beq.n	800c05e <HAL_TIM_Base_Init+0x6a>
 800c04a:	2b20      	cmp	r3, #32
 800c04c:	d007      	beq.n	800c05e <HAL_TIM_Base_Init+0x6a>
 800c04e:	2b40      	cmp	r3, #64	; 0x40
 800c050:	d005      	beq.n	800c05e <HAL_TIM_Base_Init+0x6a>
 800c052:	2b60      	cmp	r3, #96	; 0x60
 800c054:	d003      	beq.n	800c05e <HAL_TIM_Base_Init+0x6a>
 800c056:	21d7      	movs	r1, #215	; 0xd7
 800c058:	4813      	ldr	r0, [pc, #76]	; (800c0a8 <HAL_TIM_Base_Init+0xb4>)
 800c05a:	f001 fb77 	bl	800d74c <assert_failed>
	assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800c05e:	6923      	ldr	r3, [r4, #16]
 800c060:	b14b      	cbz	r3, 800c076 <HAL_TIM_Base_Init+0x82>
 800c062:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c066:	d006      	beq.n	800c076 <HAL_TIM_Base_Init+0x82>
 800c068:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c06c:	d003      	beq.n	800c076 <HAL_TIM_Base_Init+0x82>
 800c06e:	21d8      	movs	r1, #216	; 0xd8
 800c070:	480d      	ldr	r0, [pc, #52]	; (800c0a8 <HAL_TIM_Base_Init+0xb4>)
 800c072:	f001 fb6b 	bl	800d74c <assert_failed>
	if (htim->State == HAL_TIM_STATE_RESET) {
 800c076:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 800c07a:	b15b      	cbz	r3, 800c094 <HAL_TIM_Base_Init+0xa0>
	htim->State = HAL_TIM_STATE_BUSY;
 800c07c:	2302      	movs	r3, #2
 800c07e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
	TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c082:	1d21      	adds	r1, r4, #4
 800c084:	6820      	ldr	r0, [r4, #0]
 800c086:	f7ff ff4d 	bl	800bf24 <TIM_Base_SetConfig>
	htim->State = HAL_TIM_STATE_READY;
 800c08a:	2301      	movs	r3, #1
 800c08c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
	return HAL_OK;
 800c090:	2000      	movs	r0, #0
 800c092:	bd10      	pop	{r4, pc}
		htim->Lock = HAL_UNLOCKED;
 800c094:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
		HAL_TIM_Base_MspInit(htim);
 800c098:	4620      	mov	r0, r4
 800c09a:	f002 f9f1 	bl	800e480 <HAL_TIM_Base_MspInit>
 800c09e:	e7ed      	b.n	800c07c <HAL_TIM_Base_Init+0x88>
		return HAL_ERROR;
 800c0a0:	2001      	movs	r0, #1
 800c0a2:	4770      	bx	lr
 800c0a4:	40010000 	.word	0x40010000
 800c0a8:	08020270 	.word	0x08020270

0800c0ac <HAL_TIM_PWM_Init>:
	if (htim == NULL) {
 800c0ac:	2800      	cmp	r0, #0
 800c0ae:	d056      	beq.n	800c15e <HAL_TIM_PWM_Init+0xb2>
{
 800c0b0:	b510      	push	{r4, lr}
 800c0b2:	4604      	mov	r4, r0
	assert_param(IS_TIM_INSTANCE(htim->Instance));
 800c0b4:	6803      	ldr	r3, [r0, #0]
 800c0b6:	4a2b      	ldr	r2, [pc, #172]	; (800c164 <HAL_TIM_PWM_Init+0xb8>)
 800c0b8:	4293      	cmp	r3, r2
 800c0ba:	d01f      	beq.n	800c0fc <HAL_TIM_PWM_Init+0x50>
 800c0bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c0c0:	d01c      	beq.n	800c0fc <HAL_TIM_PWM_Init+0x50>
 800c0c2:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800c0c6:	4293      	cmp	r3, r2
 800c0c8:	d018      	beq.n	800c0fc <HAL_TIM_PWM_Init+0x50>
 800c0ca:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c0ce:	4293      	cmp	r3, r2
 800c0d0:	d014      	beq.n	800c0fc <HAL_TIM_PWM_Init+0x50>
 800c0d2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c0d6:	4293      	cmp	r3, r2
 800c0d8:	d010      	beq.n	800c0fc <HAL_TIM_PWM_Init+0x50>
 800c0da:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800c0de:	4293      	cmp	r3, r2
 800c0e0:	d00c      	beq.n	800c0fc <HAL_TIM_PWM_Init+0x50>
 800c0e2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c0e6:	4293      	cmp	r3, r2
 800c0e8:	d008      	beq.n	800c0fc <HAL_TIM_PWM_Init+0x50>
 800c0ea:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c0ee:	4293      	cmp	r3, r2
 800c0f0:	d004      	beq.n	800c0fc <HAL_TIM_PWM_Init+0x50>
 800c0f2:	f240 31d6 	movw	r1, #982	; 0x3d6
 800c0f6:	481c      	ldr	r0, [pc, #112]	; (800c168 <HAL_TIM_PWM_Init+0xbc>)
 800c0f8:	f001 fb28 	bl	800d74c <assert_failed>
	assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800c0fc:	68a3      	ldr	r3, [r4, #8]
 800c0fe:	b163      	cbz	r3, 800c11a <HAL_TIM_PWM_Init+0x6e>
 800c100:	2b10      	cmp	r3, #16
 800c102:	d00a      	beq.n	800c11a <HAL_TIM_PWM_Init+0x6e>
 800c104:	2b20      	cmp	r3, #32
 800c106:	d008      	beq.n	800c11a <HAL_TIM_PWM_Init+0x6e>
 800c108:	2b40      	cmp	r3, #64	; 0x40
 800c10a:	d006      	beq.n	800c11a <HAL_TIM_PWM_Init+0x6e>
 800c10c:	2b60      	cmp	r3, #96	; 0x60
 800c10e:	d004      	beq.n	800c11a <HAL_TIM_PWM_Init+0x6e>
 800c110:	f240 31d7 	movw	r1, #983	; 0x3d7
 800c114:	4814      	ldr	r0, [pc, #80]	; (800c168 <HAL_TIM_PWM_Init+0xbc>)
 800c116:	f001 fb19 	bl	800d74c <assert_failed>
	assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800c11a:	6923      	ldr	r3, [r4, #16]
 800c11c:	b153      	cbz	r3, 800c134 <HAL_TIM_PWM_Init+0x88>
 800c11e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c122:	d007      	beq.n	800c134 <HAL_TIM_PWM_Init+0x88>
 800c124:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c128:	d004      	beq.n	800c134 <HAL_TIM_PWM_Init+0x88>
 800c12a:	f44f 7176 	mov.w	r1, #984	; 0x3d8
 800c12e:	480e      	ldr	r0, [pc, #56]	; (800c168 <HAL_TIM_PWM_Init+0xbc>)
 800c130:	f001 fb0c 	bl	800d74c <assert_failed>
	if (htim->State == HAL_TIM_STATE_RESET) {
 800c134:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 800c138:	b15b      	cbz	r3, 800c152 <HAL_TIM_PWM_Init+0xa6>
	htim->State = HAL_TIM_STATE_BUSY;
 800c13a:	2302      	movs	r3, #2
 800c13c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
	TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c140:	1d21      	adds	r1, r4, #4
 800c142:	6820      	ldr	r0, [r4, #0]
 800c144:	f7ff feee 	bl	800bf24 <TIM_Base_SetConfig>
	htim->State = HAL_TIM_STATE_READY;
 800c148:	2301      	movs	r3, #1
 800c14a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
	return HAL_OK;
 800c14e:	2000      	movs	r0, #0
 800c150:	bd10      	pop	{r4, pc}
		htim->Lock = HAL_UNLOCKED;
 800c152:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
		HAL_TIM_PWM_MspInit(htim);
 800c156:	4620      	mov	r0, r4
 800c158:	f7ff fb6a 	bl	800b830 <HAL_TIM_PWM_MspInit>
 800c15c:	e7ed      	b.n	800c13a <HAL_TIM_PWM_Init+0x8e>
		return HAL_ERROR;
 800c15e:	2001      	movs	r0, #1
 800c160:	4770      	bx	lr
 800c162:	bf00      	nop
 800c164:	40010000 	.word	0x40010000
 800c168:	08020270 	.word	0x08020270

0800c16c <TIM_OC2_SetConfig>:
{
 800c16c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c170:	4604      	mov	r4, r0
 800c172:	460f      	mov	r7, r1
	TIMx->CCER &= ~TIM_CCER_CC2E;
 800c174:	6a03      	ldr	r3, [r0, #32]
 800c176:	f023 0310 	bic.w	r3, r3, #16
 800c17a:	6203      	str	r3, [r0, #32]
	tmpccer = TIMx->CCER;
 800c17c:	6a05      	ldr	r5, [r0, #32]
	tmpcr2 = TIMx->CR2;
 800c17e:	f8d0 8004 	ldr.w	r8, [r0, #4]
	tmpccmrx = TIMx->CCMR1;
 800c182:	6986      	ldr	r6, [r0, #24]
	tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c184:	f426 46e6 	bic.w	r6, r6, #29440	; 0x7300
	tmpccmrx |= (OC_Config->OCMode << 8U);
 800c188:	680b      	ldr	r3, [r1, #0]
 800c18a:	ea46 2603 	orr.w	r6, r6, r3, lsl #8
	tmpccer &= ~TIM_CCER_CC2P;
 800c18e:	f025 0520 	bic.w	r5, r5, #32
	tmpccer |= (OC_Config->OCPolarity << 4U);
 800c192:	688b      	ldr	r3, [r1, #8]
 800c194:	ea45 1503 	orr.w	r5, r5, r3, lsl #4
	if (IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET) {
 800c198:	4b11      	ldr	r3, [pc, #68]	; (800c1e0 <TIM_OC2_SetConfig+0x74>)
 800c19a:	4298      	cmp	r0, r3
 800c19c:	d007      	beq.n	800c1ae <TIM_OC2_SetConfig+0x42>
	TIMx->CR2 = tmpcr2;
 800c19e:	f8c4 8004 	str.w	r8, [r4, #4]
	TIMx->CCMR1 = tmpccmrx;
 800c1a2:	61a6      	str	r6, [r4, #24]
	TIMx->CCR2 = OC_Config->Pulse;
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	63a3      	str	r3, [r4, #56]	; 0x38
	TIMx->CCER = tmpccer;
 800c1a8:	6225      	str	r5, [r4, #32]
 800c1aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800c1ae:	68cb      	ldr	r3, [r1, #12]
 800c1b0:	b133      	cbz	r3, 800c1c0 <TIM_OC2_SetConfig+0x54>
 800c1b2:	2b08      	cmp	r3, #8
 800c1b4:	d004      	beq.n	800c1c0 <TIM_OC2_SetConfig+0x54>
 800c1b6:	f241 1164 	movw	r1, #4452	; 0x1164
 800c1ba:	480a      	ldr	r0, [pc, #40]	; (800c1e4 <TIM_OC2_SetConfig+0x78>)
 800c1bc:	f001 fac6 	bl	800d74c <assert_failed>
		tmpccer &= ~TIM_CCER_CC2NP;
 800c1c0:	f025 0580 	bic.w	r5, r5, #128	; 0x80
		tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c1c4:	68fb      	ldr	r3, [r7, #12]
 800c1c6:	ea45 1503 	orr.w	r5, r5, r3, lsl #4
		tmpccer &= ~TIM_CCER_CC2NE;
 800c1ca:	f025 0540 	bic.w	r5, r5, #64	; 0x40
		tmpcr2 &= ~TIM_CR2_OIS2N;
 800c1ce:	f428 6840 	bic.w	r8, r8, #3072	; 0xc00
		tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c1d2:	697b      	ldr	r3, [r7, #20]
 800c1d4:	ea48 0883 	orr.w	r8, r8, r3, lsl #2
		tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c1d8:	69bb      	ldr	r3, [r7, #24]
 800c1da:	ea48 0883 	orr.w	r8, r8, r3, lsl #2
 800c1de:	e7de      	b.n	800c19e <TIM_OC2_SetConfig+0x32>
 800c1e0:	40010000 	.word	0x40010000
 800c1e4:	08020270 	.word	0x08020270

0800c1e8 <HAL_TIM_PWM_ConfigChannel>:
	__HAL_LOCK(htim);
 800c1e8:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800c1ec:	2b01      	cmp	r3, #1
 800c1ee:	f000 8107 	beq.w	800c400 <HAL_TIM_PWM_ConfigChannel+0x218>
{
 800c1f2:	b570      	push	{r4, r5, r6, lr}
 800c1f4:	4616      	mov	r6, r2
 800c1f6:	460d      	mov	r5, r1
 800c1f8:	4604      	mov	r4, r0
	__HAL_LOCK(htim);
 800c1fa:	2301      	movs	r3, #1
 800c1fc:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
	assert_param(IS_TIM_CHANNELS(Channel));
 800c200:	b162      	cbz	r2, 800c21c <HAL_TIM_PWM_ConfigChannel+0x34>
 800c202:	2a04      	cmp	r2, #4
 800c204:	d00a      	beq.n	800c21c <HAL_TIM_PWM_ConfigChannel+0x34>
 800c206:	2a08      	cmp	r2, #8
 800c208:	d008      	beq.n	800c21c <HAL_TIM_PWM_ConfigChannel+0x34>
 800c20a:	2a0c      	cmp	r2, #12
 800c20c:	d006      	beq.n	800c21c <HAL_TIM_PWM_ConfigChannel+0x34>
 800c20e:	2a18      	cmp	r2, #24
 800c210:	d004      	beq.n	800c21c <HAL_TIM_PWM_ConfigChannel+0x34>
 800c212:	f640 31d4 	movw	r1, #3028	; 0xbd4
 800c216:	487b      	ldr	r0, [pc, #492]	; (800c404 <HAL_TIM_PWM_ConfigChannel+0x21c>)
 800c218:	f001 fa98 	bl	800d74c <assert_failed>
	assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 800c21c:	682b      	ldr	r3, [r5, #0]
 800c21e:	2b60      	cmp	r3, #96	; 0x60
 800c220:	d006      	beq.n	800c230 <HAL_TIM_PWM_ConfigChannel+0x48>
 800c222:	2b70      	cmp	r3, #112	; 0x70
 800c224:	d004      	beq.n	800c230 <HAL_TIM_PWM_ConfigChannel+0x48>
 800c226:	f640 31d5 	movw	r1, #3029	; 0xbd5
 800c22a:	4876      	ldr	r0, [pc, #472]	; (800c404 <HAL_TIM_PWM_ConfigChannel+0x21c>)
 800c22c:	f001 fa8e 	bl	800d74c <assert_failed>
	assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800c230:	68ab      	ldr	r3, [r5, #8]
 800c232:	b133      	cbz	r3, 800c242 <HAL_TIM_PWM_ConfigChannel+0x5a>
 800c234:	2b02      	cmp	r3, #2
 800c236:	d004      	beq.n	800c242 <HAL_TIM_PWM_ConfigChannel+0x5a>
 800c238:	f640 31d6 	movw	r1, #3030	; 0xbd6
 800c23c:	4871      	ldr	r0, [pc, #452]	; (800c404 <HAL_TIM_PWM_ConfigChannel+0x21c>)
 800c23e:	f001 fa85 	bl	800d74c <assert_failed>
	assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 800c242:	692b      	ldr	r3, [r5, #16]
 800c244:	b133      	cbz	r3, 800c254 <HAL_TIM_PWM_ConfigChannel+0x6c>
 800c246:	2b04      	cmp	r3, #4
 800c248:	d004      	beq.n	800c254 <HAL_TIM_PWM_ConfigChannel+0x6c>
 800c24a:	f640 31d7 	movw	r1, #3031	; 0xbd7
 800c24e:	486d      	ldr	r0, [pc, #436]	; (800c404 <HAL_TIM_PWM_ConfigChannel+0x21c>)
 800c250:	f001 fa7c 	bl	800d74c <assert_failed>
	htim->State = HAL_TIM_STATE_BUSY;
 800c254:	2302      	movs	r3, #2
 800c256:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
	switch (Channel) {
 800c25a:	2e0c      	cmp	r6, #12
 800c25c:	d83f      	bhi.n	800c2de <HAL_TIM_PWM_ConfigChannel+0xf6>
 800c25e:	e8df f006 	tbb	[pc, r6]
 800c262:	3e07      	.short	0x3e07
 800c264:	3e453e3e 	.word	0x3e453e3e
 800c268:	3e763e3e 	.word	0x3e763e3e
 800c26c:	3e3e      	.short	0x3e3e
 800c26e:	a2          	.byte	0xa2
 800c26f:	00          	.byte	0x00
		assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800c270:	6823      	ldr	r3, [r4, #0]
 800c272:	4a65      	ldr	r2, [pc, #404]	; (800c408 <HAL_TIM_PWM_ConfigChannel+0x220>)
 800c274:	4293      	cmp	r3, r2
 800c276:	d01f      	beq.n	800c2b8 <HAL_TIM_PWM_ConfigChannel+0xd0>
 800c278:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c27c:	d01c      	beq.n	800c2b8 <HAL_TIM_PWM_ConfigChannel+0xd0>
 800c27e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800c282:	4293      	cmp	r3, r2
 800c284:	d018      	beq.n	800c2b8 <HAL_TIM_PWM_ConfigChannel+0xd0>
 800c286:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c28a:	4293      	cmp	r3, r2
 800c28c:	d014      	beq.n	800c2b8 <HAL_TIM_PWM_ConfigChannel+0xd0>
 800c28e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c292:	4293      	cmp	r3, r2
 800c294:	d010      	beq.n	800c2b8 <HAL_TIM_PWM_ConfigChannel+0xd0>
 800c296:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800c29a:	4293      	cmp	r3, r2
 800c29c:	d00c      	beq.n	800c2b8 <HAL_TIM_PWM_ConfigChannel+0xd0>
 800c29e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c2a2:	4293      	cmp	r3, r2
 800c2a4:	d008      	beq.n	800c2b8 <HAL_TIM_PWM_ConfigChannel+0xd0>
 800c2a6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c2aa:	4293      	cmp	r3, r2
 800c2ac:	d004      	beq.n	800c2b8 <HAL_TIM_PWM_ConfigChannel+0xd0>
 800c2ae:	f640 31de 	movw	r1, #3038	; 0xbde
 800c2b2:	4854      	ldr	r0, [pc, #336]	; (800c404 <HAL_TIM_PWM_ConfigChannel+0x21c>)
 800c2b4:	f001 fa4a 	bl	800d74c <assert_failed>
		TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c2b8:	4629      	mov	r1, r5
 800c2ba:	6820      	ldr	r0, [r4, #0]
 800c2bc:	f7ff f992 	bl	800b5e4 <TIM_OC1_SetConfig>
		htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c2c0:	6822      	ldr	r2, [r4, #0]
 800c2c2:	6993      	ldr	r3, [r2, #24]
 800c2c4:	f043 0308 	orr.w	r3, r3, #8
 800c2c8:	6193      	str	r3, [r2, #24]
		htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c2ca:	6822      	ldr	r2, [r4, #0]
 800c2cc:	6993      	ldr	r3, [r2, #24]
 800c2ce:	f023 0304 	bic.w	r3, r3, #4
 800c2d2:	6193      	str	r3, [r2, #24]
		htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c2d4:	6822      	ldr	r2, [r4, #0]
 800c2d6:	6993      	ldr	r3, [r2, #24]
 800c2d8:	6929      	ldr	r1, [r5, #16]
 800c2da:	430b      	orrs	r3, r1
 800c2dc:	6193      	str	r3, [r2, #24]
	htim->State = HAL_TIM_STATE_READY;
 800c2de:	2301      	movs	r3, #1
 800c2e0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
	__HAL_UNLOCK(htim);
 800c2e4:	2000      	movs	r0, #0
 800c2e6:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
	return HAL_OK;
 800c2ea:	bd70      	pop	{r4, r5, r6, pc}
		assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800c2ec:	6823      	ldr	r3, [r4, #0]
 800c2ee:	4a46      	ldr	r2, [pc, #280]	; (800c408 <HAL_TIM_PWM_ConfigChannel+0x220>)
 800c2f0:	4293      	cmp	r3, r2
 800c2f2:	d017      	beq.n	800c324 <HAL_TIM_PWM_ConfigChannel+0x13c>
 800c2f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c2f8:	d014      	beq.n	800c324 <HAL_TIM_PWM_ConfigChannel+0x13c>
 800c2fa:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800c2fe:	4293      	cmp	r3, r2
 800c300:	d010      	beq.n	800c324 <HAL_TIM_PWM_ConfigChannel+0x13c>
 800c302:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c306:	4293      	cmp	r3, r2
 800c308:	d00c      	beq.n	800c324 <HAL_TIM_PWM_ConfigChannel+0x13c>
 800c30a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c30e:	4293      	cmp	r3, r2
 800c310:	d008      	beq.n	800c324 <HAL_TIM_PWM_ConfigChannel+0x13c>
 800c312:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800c316:	4293      	cmp	r3, r2
 800c318:	d004      	beq.n	800c324 <HAL_TIM_PWM_ConfigChannel+0x13c>
 800c31a:	f640 31ed 	movw	r1, #3053	; 0xbed
 800c31e:	4839      	ldr	r0, [pc, #228]	; (800c404 <HAL_TIM_PWM_ConfigChannel+0x21c>)
 800c320:	f001 fa14 	bl	800d74c <assert_failed>
		TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c324:	4629      	mov	r1, r5
 800c326:	6820      	ldr	r0, [r4, #0]
 800c328:	f7ff ff20 	bl	800c16c <TIM_OC2_SetConfig>
		htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c32c:	6822      	ldr	r2, [r4, #0]
 800c32e:	6993      	ldr	r3, [r2, #24]
 800c330:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800c334:	6193      	str	r3, [r2, #24]
		htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c336:	6822      	ldr	r2, [r4, #0]
 800c338:	6993      	ldr	r3, [r2, #24]
 800c33a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800c33e:	6193      	str	r3, [r2, #24]
		htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c340:	6822      	ldr	r2, [r4, #0]
 800c342:	6993      	ldr	r3, [r2, #24]
 800c344:	6929      	ldr	r1, [r5, #16]
 800c346:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800c34a:	6193      	str	r3, [r2, #24]
	break;
 800c34c:	e7c7      	b.n	800c2de <HAL_TIM_PWM_ConfigChannel+0xf6>
		assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800c34e:	6823      	ldr	r3, [r4, #0]
 800c350:	4a2d      	ldr	r2, [pc, #180]	; (800c408 <HAL_TIM_PWM_ConfigChannel+0x220>)
 800c352:	4293      	cmp	r3, r2
 800c354:	d013      	beq.n	800c37e <HAL_TIM_PWM_ConfigChannel+0x196>
 800c356:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c35a:	d010      	beq.n	800c37e <HAL_TIM_PWM_ConfigChannel+0x196>
 800c35c:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800c360:	4293      	cmp	r3, r2
 800c362:	d00c      	beq.n	800c37e <HAL_TIM_PWM_ConfigChannel+0x196>
 800c364:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c368:	4293      	cmp	r3, r2
 800c36a:	d008      	beq.n	800c37e <HAL_TIM_PWM_ConfigChannel+0x196>
 800c36c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c370:	4293      	cmp	r3, r2
 800c372:	d004      	beq.n	800c37e <HAL_TIM_PWM_ConfigChannel+0x196>
 800c374:	f640 31fc 	movw	r1, #3068	; 0xbfc
 800c378:	4822      	ldr	r0, [pc, #136]	; (800c404 <HAL_TIM_PWM_ConfigChannel+0x21c>)
 800c37a:	f001 f9e7 	bl	800d74c <assert_failed>
		TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c37e:	4629      	mov	r1, r5
 800c380:	6820      	ldr	r0, [r4, #0]
 800c382:	f7ff f995 	bl	800b6b0 <TIM_OC3_SetConfig>
		htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c386:	6822      	ldr	r2, [r4, #0]
 800c388:	69d3      	ldr	r3, [r2, #28]
 800c38a:	f043 0308 	orr.w	r3, r3, #8
 800c38e:	61d3      	str	r3, [r2, #28]
		htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c390:	6822      	ldr	r2, [r4, #0]
 800c392:	69d3      	ldr	r3, [r2, #28]
 800c394:	f023 0304 	bic.w	r3, r3, #4
 800c398:	61d3      	str	r3, [r2, #28]
		htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c39a:	6822      	ldr	r2, [r4, #0]
 800c39c:	69d3      	ldr	r3, [r2, #28]
 800c39e:	6929      	ldr	r1, [r5, #16]
 800c3a0:	430b      	orrs	r3, r1
 800c3a2:	61d3      	str	r3, [r2, #28]
	break;
 800c3a4:	e79b      	b.n	800c2de <HAL_TIM_PWM_ConfigChannel+0xf6>
		assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800c3a6:	6823      	ldr	r3, [r4, #0]
 800c3a8:	4a17      	ldr	r2, [pc, #92]	; (800c408 <HAL_TIM_PWM_ConfigChannel+0x220>)
 800c3aa:	4293      	cmp	r3, r2
 800c3ac:	d013      	beq.n	800c3d6 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 800c3ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c3b2:	d010      	beq.n	800c3d6 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 800c3b4:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800c3b8:	4293      	cmp	r3, r2
 800c3ba:	d00c      	beq.n	800c3d6 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 800c3bc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c3c0:	4293      	cmp	r3, r2
 800c3c2:	d008      	beq.n	800c3d6 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 800c3c4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c3c8:	4293      	cmp	r3, r2
 800c3ca:	d004      	beq.n	800c3d6 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 800c3cc:	f640 410b 	movw	r1, #3083	; 0xc0b
 800c3d0:	480c      	ldr	r0, [pc, #48]	; (800c404 <HAL_TIM_PWM_ConfigChannel+0x21c>)
 800c3d2:	f001 f9bb 	bl	800d74c <assert_failed>
		TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c3d6:	4629      	mov	r1, r5
 800c3d8:	6820      	ldr	r0, [r4, #0]
 800c3da:	f7ff f9bd 	bl	800b758 <TIM_OC4_SetConfig>
		htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c3de:	6822      	ldr	r2, [r4, #0]
 800c3e0:	69d3      	ldr	r3, [r2, #28]
 800c3e2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800c3e6:	61d3      	str	r3, [r2, #28]
		htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c3e8:	6822      	ldr	r2, [r4, #0]
 800c3ea:	69d3      	ldr	r3, [r2, #28]
 800c3ec:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800c3f0:	61d3      	str	r3, [r2, #28]
		htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c3f2:	6822      	ldr	r2, [r4, #0]
 800c3f4:	69d3      	ldr	r3, [r2, #28]
 800c3f6:	6929      	ldr	r1, [r5, #16]
 800c3f8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800c3fc:	61d3      	str	r3, [r2, #28]
	break;
 800c3fe:	e76e      	b.n	800c2de <HAL_TIM_PWM_ConfigChannel+0xf6>
	__HAL_LOCK(htim);
 800c400:	2002      	movs	r0, #2
 800c402:	4770      	bx	lr
 800c404:	08020270 	.word	0x08020270
 800c408:	40010000 	.word	0x40010000

0800c40c <TIM_CCxChannelCmd>:
{
 800c40c:	b570      	push	{r4, r5, r6, lr}
 800c40e:	4604      	mov	r4, r0
 800c410:	460d      	mov	r5, r1
 800c412:	4616      	mov	r6, r2
	assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 800c414:	4b1e      	ldr	r3, [pc, #120]	; (800c490 <TIM_CCxChannelCmd+0x84>)
 800c416:	4298      	cmp	r0, r3
 800c418:	d01f      	beq.n	800c45a <TIM_CCxChannelCmd+0x4e>
 800c41a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800c41e:	d01c      	beq.n	800c45a <TIM_CCxChannelCmd+0x4e>
 800c420:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 800c424:	4298      	cmp	r0, r3
 800c426:	d018      	beq.n	800c45a <TIM_CCxChannelCmd+0x4e>
 800c428:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c42c:	4298      	cmp	r0, r3
 800c42e:	d014      	beq.n	800c45a <TIM_CCxChannelCmd+0x4e>
 800c430:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c434:	4298      	cmp	r0, r3
 800c436:	d010      	beq.n	800c45a <TIM_CCxChannelCmd+0x4e>
 800c438:	f503 339a 	add.w	r3, r3, #78848	; 0x13400
 800c43c:	4298      	cmp	r0, r3
 800c43e:	d00c      	beq.n	800c45a <TIM_CCxChannelCmd+0x4e>
 800c440:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c444:	4298      	cmp	r0, r3
 800c446:	d008      	beq.n	800c45a <TIM_CCxChannelCmd+0x4e>
 800c448:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c44c:	4298      	cmp	r0, r3
 800c44e:	d004      	beq.n	800c45a <TIM_CCxChannelCmd+0x4e>
 800c450:	f241 11d9 	movw	r1, #4569	; 0x11d9
 800c454:	480f      	ldr	r0, [pc, #60]	; (800c494 <TIM_CCxChannelCmd+0x88>)
 800c456:	f001 f979 	bl	800d74c <assert_failed>
	assert_param(IS_TIM_CHANNELS(Channel));
 800c45a:	b165      	cbz	r5, 800c476 <TIM_CCxChannelCmd+0x6a>
 800c45c:	2d04      	cmp	r5, #4
 800c45e:	d00a      	beq.n	800c476 <TIM_CCxChannelCmd+0x6a>
 800c460:	2d08      	cmp	r5, #8
 800c462:	d008      	beq.n	800c476 <TIM_CCxChannelCmd+0x6a>
 800c464:	2d0c      	cmp	r5, #12
 800c466:	d006      	beq.n	800c476 <TIM_CCxChannelCmd+0x6a>
 800c468:	2d18      	cmp	r5, #24
 800c46a:	d004      	beq.n	800c476 <TIM_CCxChannelCmd+0x6a>
 800c46c:	f241 11da 	movw	r1, #4570	; 0x11da
 800c470:	4808      	ldr	r0, [pc, #32]	; (800c494 <TIM_CCxChannelCmd+0x88>)
 800c472:	f001 f96b 	bl	800d74c <assert_failed>
	tmp = TIM_CCER_CC1E << Channel;
 800c476:	2301      	movs	r3, #1
 800c478:	fa03 f205 	lsl.w	r2, r3, r5
	TIMx->CCER &= ~tmp;
 800c47c:	6a23      	ldr	r3, [r4, #32]
 800c47e:	ea23 0302 	bic.w	r3, r3, r2
 800c482:	6223      	str	r3, [r4, #32]
	TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 800c484:	6a23      	ldr	r3, [r4, #32]
 800c486:	fa06 f505 	lsl.w	r5, r6, r5
 800c48a:	431d      	orrs	r5, r3
 800c48c:	6225      	str	r5, [r4, #32]
 800c48e:	bd70      	pop	{r4, r5, r6, pc}
 800c490:	40010000 	.word	0x40010000
 800c494:	08020270 	.word	0x08020270

0800c498 <HAL_TIM_PWM_Start>:
{
 800c498:	b538      	push	{r3, r4, r5, lr}
 800c49a:	4604      	mov	r4, r0
 800c49c:	460d      	mov	r5, r1
	assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800c49e:	6803      	ldr	r3, [r0, #0]
 800c4a0:	4a24      	ldr	r2, [pc, #144]	; (800c534 <HAL_TIM_PWM_Start+0x9c>)
 800c4a2:	4293      	cmp	r3, r2
 800c4a4:	d02c      	beq.n	800c500 <HAL_TIM_PWM_Start+0x68>
 800c4a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c4aa:	d029      	beq.n	800c500 <HAL_TIM_PWM_Start+0x68>
 800c4ac:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800c4b0:	4293      	cmp	r3, r2
 800c4b2:	d025      	beq.n	800c500 <HAL_TIM_PWM_Start+0x68>
 800c4b4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c4b8:	4293      	cmp	r3, r2
 800c4ba:	d021      	beq.n	800c500 <HAL_TIM_PWM_Start+0x68>
 800c4bc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c4c0:	4293      	cmp	r3, r2
 800c4c2:	d01d      	beq.n	800c500 <HAL_TIM_PWM_Start+0x68>
 800c4c4:	4a1c      	ldr	r2, [pc, #112]	; (800c538 <HAL_TIM_PWM_Start+0xa0>)
 800c4c6:	4293      	cmp	r3, r2
 800c4c8:	d023      	beq.n	800c512 <HAL_TIM_PWM_Start+0x7a>
 800c4ca:	4a1c      	ldr	r2, [pc, #112]	; (800c53c <HAL_TIM_PWM_Start+0xa4>)
 800c4cc:	4293      	cmp	r3, r2
 800c4ce:	d025      	beq.n	800c51c <HAL_TIM_PWM_Start+0x84>
 800c4d0:	4a1b      	ldr	r2, [pc, #108]	; (800c540 <HAL_TIM_PWM_Start+0xa8>)
 800c4d2:	4293      	cmp	r3, r2
 800c4d4:	d025      	beq.n	800c522 <HAL_TIM_PWM_Start+0x8a>
 800c4d6:	f240 4136 	movw	r1, #1078	; 0x436
 800c4da:	481a      	ldr	r0, [pc, #104]	; (800c544 <HAL_TIM_PWM_Start+0xac>)
 800c4dc:	f001 f936 	bl	800d74c <assert_failed>
	TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c4e0:	2201      	movs	r2, #1
 800c4e2:	4629      	mov	r1, r5
 800c4e4:	6820      	ldr	r0, [r4, #0]
 800c4e6:	f7ff ff91 	bl	800c40c <TIM_CCxChannelCmd>
	if (IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET) {
 800c4ea:	6823      	ldr	r3, [r4, #0]
 800c4ec:	4a11      	ldr	r2, [pc, #68]	; (800c534 <HAL_TIM_PWM_Start+0x9c>)
 800c4ee:	4293      	cmp	r3, r2
 800c4f0:	d01a      	beq.n	800c528 <HAL_TIM_PWM_Start+0x90>
	__HAL_TIM_ENABLE(htim);
 800c4f2:	6822      	ldr	r2, [r4, #0]
 800c4f4:	6813      	ldr	r3, [r2, #0]
 800c4f6:	f043 0301 	orr.w	r3, r3, #1
 800c4fa:	6013      	str	r3, [r2, #0]
}
 800c4fc:	2000      	movs	r0, #0
 800c4fe:	bd38      	pop	{r3, r4, r5, pc}
	assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800c500:	2d00      	cmp	r5, #0
 800c502:	d0ed      	beq.n	800c4e0 <HAL_TIM_PWM_Start+0x48>
 800c504:	2d04      	cmp	r5, #4
 800c506:	d0eb      	beq.n	800c4e0 <HAL_TIM_PWM_Start+0x48>
 800c508:	2d08      	cmp	r5, #8
 800c50a:	d0e9      	beq.n	800c4e0 <HAL_TIM_PWM_Start+0x48>
 800c50c:	2d0c      	cmp	r5, #12
 800c50e:	d1d9      	bne.n	800c4c4 <HAL_TIM_PWM_Start+0x2c>
 800c510:	e7e6      	b.n	800c4e0 <HAL_TIM_PWM_Start+0x48>
 800c512:	2d00      	cmp	r5, #0
 800c514:	d0e4      	beq.n	800c4e0 <HAL_TIM_PWM_Start+0x48>
 800c516:	2d04      	cmp	r5, #4
 800c518:	d1d7      	bne.n	800c4ca <HAL_TIM_PWM_Start+0x32>
 800c51a:	e7e1      	b.n	800c4e0 <HAL_TIM_PWM_Start+0x48>
 800c51c:	2d00      	cmp	r5, #0
 800c51e:	d0df      	beq.n	800c4e0 <HAL_TIM_PWM_Start+0x48>
 800c520:	e7d6      	b.n	800c4d0 <HAL_TIM_PWM_Start+0x38>
 800c522:	2d00      	cmp	r5, #0
 800c524:	d0dc      	beq.n	800c4e0 <HAL_TIM_PWM_Start+0x48>
 800c526:	e7d6      	b.n	800c4d6 <HAL_TIM_PWM_Start+0x3e>
		__HAL_TIM_MOE_ENABLE(htim);
 800c528:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c52a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c52e:	645a      	str	r2, [r3, #68]	; 0x44
 800c530:	e7df      	b.n	800c4f2 <HAL_TIM_PWM_Start+0x5a>
 800c532:	bf00      	nop
 800c534:	40010000 	.word	0x40010000
 800c538:	40014000 	.word	0x40014000
 800c53c:	40014400 	.word	0x40014400
 800c540:	40014800 	.word	0x40014800
 800c544:	08020270 	.word	0x08020270

0800c548 <HAL_TIM_PWM_Stop>:
{
 800c548:	b538      	push	{r3, r4, r5, lr}
 800c54a:	4604      	mov	r4, r0
 800c54c:	460d      	mov	r5, r1
	assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800c54e:	6803      	ldr	r3, [r0, #0]
 800c550:	4a2f      	ldr	r2, [pc, #188]	; (800c610 <HAL_TIM_PWM_Stop+0xc8>)
 800c552:	4293      	cmp	r3, r2
 800c554:	d039      	beq.n	800c5ca <HAL_TIM_PWM_Stop+0x82>
 800c556:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c55a:	d036      	beq.n	800c5ca <HAL_TIM_PWM_Stop+0x82>
 800c55c:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800c560:	4293      	cmp	r3, r2
 800c562:	d032      	beq.n	800c5ca <HAL_TIM_PWM_Stop+0x82>
 800c564:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c568:	4293      	cmp	r3, r2
 800c56a:	d02e      	beq.n	800c5ca <HAL_TIM_PWM_Stop+0x82>
 800c56c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c570:	4293      	cmp	r3, r2
 800c572:	d02a      	beq.n	800c5ca <HAL_TIM_PWM_Stop+0x82>
 800c574:	4a27      	ldr	r2, [pc, #156]	; (800c614 <HAL_TIM_PWM_Stop+0xcc>)
 800c576:	4293      	cmp	r3, r2
 800c578:	d030      	beq.n	800c5dc <HAL_TIM_PWM_Stop+0x94>
 800c57a:	4a27      	ldr	r2, [pc, #156]	; (800c618 <HAL_TIM_PWM_Stop+0xd0>)
 800c57c:	4293      	cmp	r3, r2
 800c57e:	d032      	beq.n	800c5e6 <HAL_TIM_PWM_Stop+0x9e>
 800c580:	4a26      	ldr	r2, [pc, #152]	; (800c61c <HAL_TIM_PWM_Stop+0xd4>)
 800c582:	4293      	cmp	r3, r2
 800c584:	d032      	beq.n	800c5ec <HAL_TIM_PWM_Stop+0xa4>
 800c586:	f240 4156 	movw	r1, #1110	; 0x456
 800c58a:	4825      	ldr	r0, [pc, #148]	; (800c620 <HAL_TIM_PWM_Stop+0xd8>)
 800c58c:	f001 f8de 	bl	800d74c <assert_failed>
	TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800c590:	2200      	movs	r2, #0
 800c592:	4629      	mov	r1, r5
 800c594:	6820      	ldr	r0, [r4, #0]
 800c596:	f7ff ff39 	bl	800c40c <TIM_CCxChannelCmd>
	if (IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET) {
 800c59a:	6823      	ldr	r3, [r4, #0]
 800c59c:	4a1c      	ldr	r2, [pc, #112]	; (800c610 <HAL_TIM_PWM_Stop+0xc8>)
 800c59e:	4293      	cmp	r3, r2
 800c5a0:	d027      	beq.n	800c5f2 <HAL_TIM_PWM_Stop+0xaa>
	__HAL_TIM_DISABLE(htim);
 800c5a2:	6823      	ldr	r3, [r4, #0]
 800c5a4:	6a19      	ldr	r1, [r3, #32]
 800c5a6:	f241 1211 	movw	r2, #4369	; 0x1111
 800c5aa:	4211      	tst	r1, r2
 800c5ac:	d108      	bne.n	800c5c0 <HAL_TIM_PWM_Stop+0x78>
 800c5ae:	6a19      	ldr	r1, [r3, #32]
 800c5b0:	f240 4244 	movw	r2, #1092	; 0x444
 800c5b4:	4211      	tst	r1, r2
 800c5b6:	d103      	bne.n	800c5c0 <HAL_TIM_PWM_Stop+0x78>
 800c5b8:	681a      	ldr	r2, [r3, #0]
 800c5ba:	f022 0201 	bic.w	r2, r2, #1
 800c5be:	601a      	str	r2, [r3, #0]
	htim->State = HAL_TIM_STATE_READY;
 800c5c0:	2301      	movs	r3, #1
 800c5c2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
}
 800c5c6:	2000      	movs	r0, #0
 800c5c8:	bd38      	pop	{r3, r4, r5, pc}
	assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800c5ca:	2d00      	cmp	r5, #0
 800c5cc:	d0e0      	beq.n	800c590 <HAL_TIM_PWM_Stop+0x48>
 800c5ce:	2d04      	cmp	r5, #4
 800c5d0:	d0de      	beq.n	800c590 <HAL_TIM_PWM_Stop+0x48>
 800c5d2:	2d08      	cmp	r5, #8
 800c5d4:	d0dc      	beq.n	800c590 <HAL_TIM_PWM_Stop+0x48>
 800c5d6:	2d0c      	cmp	r5, #12
 800c5d8:	d1cc      	bne.n	800c574 <HAL_TIM_PWM_Stop+0x2c>
 800c5da:	e7d9      	b.n	800c590 <HAL_TIM_PWM_Stop+0x48>
 800c5dc:	2d00      	cmp	r5, #0
 800c5de:	d0d7      	beq.n	800c590 <HAL_TIM_PWM_Stop+0x48>
 800c5e0:	2d04      	cmp	r5, #4
 800c5e2:	d1ca      	bne.n	800c57a <HAL_TIM_PWM_Stop+0x32>
 800c5e4:	e7d4      	b.n	800c590 <HAL_TIM_PWM_Stop+0x48>
 800c5e6:	2d00      	cmp	r5, #0
 800c5e8:	d0d2      	beq.n	800c590 <HAL_TIM_PWM_Stop+0x48>
 800c5ea:	e7c9      	b.n	800c580 <HAL_TIM_PWM_Stop+0x38>
 800c5ec:	2d00      	cmp	r5, #0
 800c5ee:	d0cf      	beq.n	800c590 <HAL_TIM_PWM_Stop+0x48>
 800c5f0:	e7c9      	b.n	800c586 <HAL_TIM_PWM_Stop+0x3e>
		__HAL_TIM_MOE_DISABLE(htim);
 800c5f2:	6a19      	ldr	r1, [r3, #32]
 800c5f4:	f241 1211 	movw	r2, #4369	; 0x1111
 800c5f8:	4211      	tst	r1, r2
 800c5fa:	d1d2      	bne.n	800c5a2 <HAL_TIM_PWM_Stop+0x5a>
 800c5fc:	6a19      	ldr	r1, [r3, #32]
 800c5fe:	f240 4244 	movw	r2, #1092	; 0x444
 800c602:	4211      	tst	r1, r2
 800c604:	d1cd      	bne.n	800c5a2 <HAL_TIM_PWM_Stop+0x5a>
 800c606:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c608:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800c60c:	645a      	str	r2, [r3, #68]	; 0x44
 800c60e:	e7c8      	b.n	800c5a2 <HAL_TIM_PWM_Stop+0x5a>
 800c610:	40010000 	.word	0x40010000
 800c614:	40014000 	.word	0x40014000
 800c618:	40014400 	.word	0x40014400
 800c61c:	40014800 	.word	0x40014800
 800c620:	08020270 	.word	0x08020270

0800c624 <HAL_TIMEx_MasterConfigSynchronization>:
 *         contains the selected trigger output (TRGO) and the Master/Slave
 *         mode.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 800c624:	b538      	push	{r3, r4, r5, lr}
 800c626:	4604      	mov	r4, r0
 800c628:	460d      	mov	r5, r1
	/* Check the parameters */
	assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800c62a:	6803      	ldr	r3, [r0, #0]
 800c62c:	4a2d      	ldr	r2, [pc, #180]	; (800c6e4 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 800c62e:	4293      	cmp	r3, r2
 800c630:	d013      	beq.n	800c65a <HAL_TIMEx_MasterConfigSynchronization+0x36>
 800c632:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c636:	d010      	beq.n	800c65a <HAL_TIMEx_MasterConfigSynchronization+0x36>
 800c638:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800c63c:	4293      	cmp	r3, r2
 800c63e:	d00c      	beq.n	800c65a <HAL_TIMEx_MasterConfigSynchronization+0x36>
 800c640:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c644:	4293      	cmp	r3, r2
 800c646:	d008      	beq.n	800c65a <HAL_TIMEx_MasterConfigSynchronization+0x36>
 800c648:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c64c:	4293      	cmp	r3, r2
 800c64e:	d004      	beq.n	800c65a <HAL_TIMEx_MasterConfigSynchronization+0x36>
 800c650:	f240 6129 	movw	r1, #1577	; 0x629
 800c654:	4824      	ldr	r0, [pc, #144]	; (800c6e8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800c656:	f001 f879 	bl	800d74c <assert_failed>
	assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 800c65a:	682b      	ldr	r3, [r5, #0]
 800c65c:	b193      	cbz	r3, 800c684 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800c65e:	2b10      	cmp	r3, #16
 800c660:	d010      	beq.n	800c684 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800c662:	2b20      	cmp	r3, #32
 800c664:	d00e      	beq.n	800c684 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800c666:	2b30      	cmp	r3, #48	; 0x30
 800c668:	d00c      	beq.n	800c684 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800c66a:	2b40      	cmp	r3, #64	; 0x40
 800c66c:	d00a      	beq.n	800c684 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800c66e:	2b50      	cmp	r3, #80	; 0x50
 800c670:	d008      	beq.n	800c684 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800c672:	2b60      	cmp	r3, #96	; 0x60
 800c674:	d006      	beq.n	800c684 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800c676:	2b70      	cmp	r3, #112	; 0x70
 800c678:	d004      	beq.n	800c684 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800c67a:	f240 612a 	movw	r1, #1578	; 0x62a
 800c67e:	481a      	ldr	r0, [pc, #104]	; (800c6e8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800c680:	f001 f864 	bl	800d74c <assert_failed>
	assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 800c684:	686b      	ldr	r3, [r5, #4]
 800c686:	2b80      	cmp	r3, #128	; 0x80
 800c688:	d000      	beq.n	800c68c <HAL_TIMEx_MasterConfigSynchronization+0x68>
 800c68a:	bb1b      	cbnz	r3, 800c6d4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>

	__HAL_LOCK(htim);
 800c68c:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 800c690:	2b01      	cmp	r3, #1
 800c692:	d025      	beq.n	800c6e0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
 800c694:	2201      	movs	r2, #1
 800c696:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38

	htim->State = HAL_TIM_STATE_BUSY;
 800c69a:	2302      	movs	r3, #2
 800c69c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

	/* Reset the MMS Bits */
	htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800c6a0:	6821      	ldr	r1, [r4, #0]
 800c6a2:	684b      	ldr	r3, [r1, #4]
 800c6a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c6a8:	604b      	str	r3, [r1, #4]
	/* Select the TRGO source */
	htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 800c6aa:	6821      	ldr	r1, [r4, #0]
 800c6ac:	684b      	ldr	r3, [r1, #4]
 800c6ae:	6828      	ldr	r0, [r5, #0]
 800c6b0:	4303      	orrs	r3, r0
 800c6b2:	604b      	str	r3, [r1, #4]

	/* Reset the MSM Bit */
	htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 800c6b4:	6821      	ldr	r1, [r4, #0]
 800c6b6:	688b      	ldr	r3, [r1, #8]
 800c6b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c6bc:	608b      	str	r3, [r1, #8]
	/* Set or Reset the MSM Bit */
	htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800c6be:	6821      	ldr	r1, [r4, #0]
 800c6c0:	688b      	ldr	r3, [r1, #8]
 800c6c2:	6868      	ldr	r0, [r5, #4]
 800c6c4:	4303      	orrs	r3, r0
 800c6c6:	608b      	str	r3, [r1, #8]

	htim->State = HAL_TIM_STATE_READY;
 800c6c8:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39

	__HAL_UNLOCK(htim);
 800c6cc:	2000      	movs	r0, #0
 800c6ce:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38

	return HAL_OK;
 800c6d2:	bd38      	pop	{r3, r4, r5, pc}
	assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 800c6d4:	f240 612b 	movw	r1, #1579	; 0x62b
 800c6d8:	4803      	ldr	r0, [pc, #12]	; (800c6e8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800c6da:	f001 f837 	bl	800d74c <assert_failed>
 800c6de:	e7d5      	b.n	800c68c <HAL_TIMEx_MasterConfigSynchronization+0x68>
	__HAL_LOCK(htim);
 800c6e0:	2002      	movs	r0, #2
}
 800c6e2:	bd38      	pop	{r3, r4, r5, pc}
 800c6e4:	40010000 	.word	0x40010000
 800c6e8:	080202a8 	.word	0x080202a8

0800c6ec <HAL_TIMEx_CommutationCallback>:
 * @param  htim pointer to a TIM_HandleTypeDef structure that contains
 *                the configuration information for TIM module.
 * @retval None
 */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 800c6ec:	4770      	bx	lr

0800c6ee <HAL_TIMEx_BreakCallback>:
 * @param  htim pointer to a TIM_HandleTypeDef structure that contains
 *                the configuration information for TIM module.
 * @retval None
 */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c6ee:	4770      	bx	lr

0800c6f0 <UART_EndTxTransfer>:
 * @retval None
 */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
	/* Disable TXEIE and TCIE interrupts */
	CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800c6f0:	6802      	ldr	r2, [r0, #0]
 800c6f2:	68d3      	ldr	r3, [r2, #12]
 800c6f4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800c6f8:	60d3      	str	r3, [r2, #12]

	/* At end of Tx process, restore huart->gState to Ready */
	huart->gState = HAL_UART_STATE_READY;
 800c6fa:	2320      	movs	r3, #32
 800c6fc:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
 800c700:	4770      	bx	lr

0800c702 <UART_EndRxTransfer>:
 * @retval None
 */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
	/* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
	CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c702:	6802      	ldr	r2, [r0, #0]
 800c704:	68d3      	ldr	r3, [r2, #12]
 800c706:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800c70a:	60d3      	str	r3, [r2, #12]
	CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c70c:	6802      	ldr	r2, [r0, #0]
 800c70e:	6953      	ldr	r3, [r2, #20]
 800c710:	f023 0301 	bic.w	r3, r3, #1
 800c714:	6153      	str	r3, [r2, #20]

	/* At end of Rx process, restore huart->RxState to Ready */
	huart->RxState = HAL_UART_STATE_READY;
 800c716:	2320      	movs	r3, #32
 800c718:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 800c71c:	4770      	bx	lr

0800c71e <UART_Transmit_IT>:
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
	uint16_t* tmp;

	/* Check that a Tx process is ongoing */
	if (huart->gState == HAL_UART_STATE_BUSY_TX) {
 800c71e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800c722:	b2db      	uxtb	r3, r3
 800c724:	2b21      	cmp	r3, #33	; 0x21
 800c726:	d001      	beq.n	800c72c <UART_Transmit_IT+0xe>
			/* Enable the UART Transmit Complete Interrupt */
			SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
		}
		return HAL_OK;
	}else {
		return HAL_BUSY;
 800c728:	2002      	movs	r0, #2
 800c72a:	4770      	bx	lr
		if (huart->Init.WordLength == UART_WORDLENGTH_9B) {
 800c72c:	6883      	ldr	r3, [r0, #8]
 800c72e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c732:	d017      	beq.n	800c764 <UART_Transmit_IT+0x46>
			huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800c734:	6802      	ldr	r2, [r0, #0]
 800c736:	6a03      	ldr	r3, [r0, #32]
 800c738:	1c59      	adds	r1, r3, #1
 800c73a:	6201      	str	r1, [r0, #32]
 800c73c:	781b      	ldrb	r3, [r3, #0]
 800c73e:	6053      	str	r3, [r2, #4]
		if (--huart->TxXferCount == 0U) {
 800c740:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
 800c742:	b29b      	uxth	r3, r3
 800c744:	3b01      	subs	r3, #1
 800c746:	b29b      	uxth	r3, r3
 800c748:	84c3      	strh	r3, [r0, #38]	; 0x26
 800c74a:	b9db      	cbnz	r3, 800c784 <UART_Transmit_IT+0x66>
			CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800c74c:	6802      	ldr	r2, [r0, #0]
 800c74e:	68d3      	ldr	r3, [r2, #12]
 800c750:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c754:	60d3      	str	r3, [r2, #12]
			SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c756:	6802      	ldr	r2, [r0, #0]
 800c758:	68d3      	ldr	r3, [r2, #12]
 800c75a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c75e:	60d3      	str	r3, [r2, #12]
		return HAL_OK;
 800c760:	2000      	movs	r0, #0
 800c762:	4770      	bx	lr
			tmp = (uint16_t*)huart->pTxBuffPtr;
 800c764:	6a03      	ldr	r3, [r0, #32]
			huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800c766:	6802      	ldr	r2, [r0, #0]
 800c768:	881b      	ldrh	r3, [r3, #0]
 800c76a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c76e:	6053      	str	r3, [r2, #4]
			if (huart->Init.Parity == UART_PARITY_NONE) {
 800c770:	6903      	ldr	r3, [r0, #16]
 800c772:	b91b      	cbnz	r3, 800c77c <UART_Transmit_IT+0x5e>
				huart->pTxBuffPtr += 2U;
 800c774:	6a03      	ldr	r3, [r0, #32]
 800c776:	3302      	adds	r3, #2
 800c778:	6203      	str	r3, [r0, #32]
 800c77a:	e7e1      	b.n	800c740 <UART_Transmit_IT+0x22>
				huart->pTxBuffPtr += 1U;
 800c77c:	6a03      	ldr	r3, [r0, #32]
 800c77e:	3301      	adds	r3, #1
 800c780:	6203      	str	r3, [r0, #32]
 800c782:	e7dd      	b.n	800c740 <UART_Transmit_IT+0x22>
		return HAL_OK;
 800c784:	2000      	movs	r0, #0
	}
}
 800c786:	4770      	bx	lr

0800c788 <UART_SetConfig>:
 * @param  huart pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval None
 */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c788:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c78c:	4604      	mov	r4, r0
	uint32_t tmpreg = 0x00U;

	/* Check the parameters */
	assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800c78e:	6842      	ldr	r2, [r0, #4]
 800c790:	4bb6      	ldr	r3, [pc, #728]	; (800ca6c <UART_SetConfig+0x2e4>)
 800c792:	429a      	cmp	r2, r3
 800c794:	f200 80a6 	bhi.w	800c8e4 <UART_SetConfig+0x15c>
	assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 800c798:	68e3      	ldr	r3, [r4, #12]
 800c79a:	b13b      	cbz	r3, 800c7ac <UART_SetConfig+0x24>
 800c79c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c7a0:	d004      	beq.n	800c7ac <UART_SetConfig+0x24>
 800c7a2:	f44f 610e 	mov.w	r1, #2272	; 0x8e0
 800c7a6:	48b2      	ldr	r0, [pc, #712]	; (800ca70 <UART_SetConfig+0x2e8>)
 800c7a8:	f000 ffd0 	bl	800d74c <assert_failed>
	assert_param(IS_UART_PARITY(huart->Init.Parity));
 800c7ac:	6923      	ldr	r3, [r4, #16]
 800c7ae:	b153      	cbz	r3, 800c7c6 <UART_SetConfig+0x3e>
 800c7b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c7b4:	d007      	beq.n	800c7c6 <UART_SetConfig+0x3e>
 800c7b6:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800c7ba:	d004      	beq.n	800c7c6 <UART_SetConfig+0x3e>
 800c7bc:	f640 01e1 	movw	r1, #2273	; 0x8e1
 800c7c0:	48ab      	ldr	r0, [pc, #684]	; (800ca70 <UART_SetConfig+0x2e8>)
 800c7c2:	f000 ffc3 	bl	800d74c <assert_failed>
	assert_param(IS_UART_MODE(huart->Init.Mode));
 800c7c6:	6963      	ldr	r3, [r4, #20]
 800c7c8:	f64f 72f3 	movw	r2, #65523	; 0xfff3
 800c7cc:	4213      	tst	r3, r2
 800c7ce:	d100      	bne.n	800c7d2 <UART_SetConfig+0x4a>
 800c7d0:	b923      	cbnz	r3, 800c7dc <UART_SetConfig+0x54>
 800c7d2:	f640 01e2 	movw	r1, #2274	; 0x8e2
 800c7d6:	48a6      	ldr	r0, [pc, #664]	; (800ca70 <UART_SetConfig+0x2e8>)
 800c7d8:	f000 ffb8 	bl	800d74c <assert_failed>

	/*-------------------------- USART CR2 Configuration -----------------------*/
	tmpreg = huart->Instance->CR2;
 800c7dc:	6822      	ldr	r2, [r4, #0]
 800c7de:	6913      	ldr	r3, [r2, #16]

	/* Clear STOP[13:12] bits */
	tmpreg &= (uint32_t) ~((uint32_t)USART_CR2_STOP);
 800c7e0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000

	/* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
	tmpreg |= (uint32_t)huart->Init.StopBits;
 800c7e4:	68e1      	ldr	r1, [r4, #12]
 800c7e6:	430b      	orrs	r3, r1

	/* Write to USART CR2 */
	WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 800c7e8:	6113      	str	r3, [r2, #16]

	/*-------------------------- USART CR1 Configuration -----------------------*/
	tmpreg = huart->Instance->CR1;
 800c7ea:	6821      	ldr	r1, [r4, #0]
 800c7ec:	68cb      	ldr	r3, [r1, #12]

	/* Clear M, PCE, PS, TE and RE bits */
	tmpreg &= (uint32_t) ~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 800c7ee:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800c7f2:	f023 030c 	bic.w	r3, r3, #12
	/* Configure the UART Word Length, Parity and mode:
	   Set the M bits according to huart->Init.WordLength value
	   Set PCE and PS bits according to huart->Init.Parity value
	   Set TE and RE bits according to huart->Init.Mode value
	   Set OVER8 bit according to huart->Init.OverSampling value */
	tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800c7f6:	68a2      	ldr	r2, [r4, #8]
 800c7f8:	6920      	ldr	r0, [r4, #16]
 800c7fa:	4302      	orrs	r2, r0
 800c7fc:	6960      	ldr	r0, [r4, #20]
 800c7fe:	4302      	orrs	r2, r0
 800c800:	69e0      	ldr	r0, [r4, #28]
 800c802:	4302      	orrs	r2, r0
 800c804:	4313      	orrs	r3, r2

	/* Write to USART CR1 */
	WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 800c806:	60cb      	str	r3, [r1, #12]

	/*-------------------------- USART CR3 Configuration -----------------------*/
	tmpreg = huart->Instance->CR3;
 800c808:	6822      	ldr	r2, [r4, #0]
 800c80a:	6953      	ldr	r3, [r2, #20]

	/* Clear CTSE and RTSE bits */
	tmpreg &= (uint32_t) ~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 800c80c:	f423 7340 	bic.w	r3, r3, #768	; 0x300

	/* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
	tmpreg |= huart->Init.HwFlowCtl;
 800c810:	69a1      	ldr	r1, [r4, #24]
 800c812:	430b      	orrs	r3, r1

	/* Write to USART CR3 */
	WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 800c814:	6153      	str	r3, [r2, #20]

	/* Check the Over Sampling */
	if (huart->Init.OverSampling == UART_OVERSAMPLING_8) {
 800c816:	69e3      	ldr	r3, [r4, #28]
 800c818:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c81c:	d068      	beq.n	800c8f0 <UART_SetConfig+0x168>
			huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
		}
	}else {
		/*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
		if ((huart->Instance == USART1) || (huart->Instance == USART6)) {
 800c81e:	f8d4 8000 	ldr.w	r8, [r4]
 800c822:	4b94      	ldr	r3, [pc, #592]	; (800ca74 <UART_SetConfig+0x2ec>)
 800c824:	4598      	cmp	r8, r3
 800c826:	f000 8129 	beq.w	800ca7c <UART_SetConfig+0x2f4>
 800c82a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c82e:	4598      	cmp	r8, r3
 800c830:	f000 8124 	beq.w	800ca7c <UART_SetConfig+0x2f4>
		if (huart->Instance == USART1) {
			huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
		}
#endif /* USART6 */
		else{
			huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800c834:	f7fe fa48 	bl	800acc8 <HAL_RCC_GetPCLK1Freq>
 800c838:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800c83c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800c840:	6865      	ldr	r5, [r4, #4]
 800c842:	00ad      	lsls	r5, r5, #2
 800c844:	fbb0 f5f5 	udiv	r5, r0, r5
 800c848:	4f8b      	ldr	r7, [pc, #556]	; (800ca78 <UART_SetConfig+0x2f0>)
 800c84a:	fba7 3505 	umull	r3, r5, r7, r5
 800c84e:	096d      	lsrs	r5, r5, #5
 800c850:	012e      	lsls	r6, r5, #4
 800c852:	f7fe fa39 	bl	800acc8 <HAL_RCC_GetPCLK1Freq>
 800c856:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800c85a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800c85e:	6865      	ldr	r5, [r4, #4]
 800c860:	00ad      	lsls	r5, r5, #2
 800c862:	fbb0 faf5 	udiv	sl, r0, r5
 800c866:	f7fe fa2f 	bl	800acc8 <HAL_RCC_GetPCLK1Freq>
 800c86a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800c86e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800c872:	6865      	ldr	r5, [r4, #4]
 800c874:	00ad      	lsls	r5, r5, #2
 800c876:	fbb0 f5f5 	udiv	r5, r0, r5
 800c87a:	fba7 3505 	umull	r3, r5, r7, r5
 800c87e:	096d      	lsrs	r5, r5, #5
 800c880:	f04f 0964 	mov.w	r9, #100	; 0x64
 800c884:	fb09 a515 	mls	r5, r9, r5, sl
 800c888:	012d      	lsls	r5, r5, #4
 800c88a:	3532      	adds	r5, #50	; 0x32
 800c88c:	fba7 3505 	umull	r3, r5, r7, r5
 800c890:	096d      	lsrs	r5, r5, #5
 800c892:	f005 05f0 	and.w	r5, r5, #240	; 0xf0
 800c896:	4435      	add	r5, r6
 800c898:	f7fe fa16 	bl	800acc8 <HAL_RCC_GetPCLK1Freq>
 800c89c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800c8a0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800c8a4:	6866      	ldr	r6, [r4, #4]
 800c8a6:	00b6      	lsls	r6, r6, #2
 800c8a8:	fbb0 f6f6 	udiv	r6, r0, r6
 800c8ac:	f7fe fa0c 	bl	800acc8 <HAL_RCC_GetPCLK1Freq>
 800c8b0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800c8b4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800c8b8:	6863      	ldr	r3, [r4, #4]
 800c8ba:	009b      	lsls	r3, r3, #2
 800c8bc:	fbb0 f0f3 	udiv	r0, r0, r3
 800c8c0:	fba7 3000 	umull	r3, r0, r7, r0
 800c8c4:	0940      	lsrs	r0, r0, #5
 800c8c6:	fb09 6910 	mls	r9, r9, r0, r6
 800c8ca:	ea4f 1909 	mov.w	r9, r9, lsl #4
 800c8ce:	f109 0932 	add.w	r9, r9, #50	; 0x32
 800c8d2:	fba7 3709 	umull	r3, r7, r7, r9
 800c8d6:	f3c7 1743 	ubfx	r7, r7, #5, #4
 800c8da:	442f      	add	r7, r5
 800c8dc:	f8c8 7008 	str.w	r7, [r8, #8]
 800c8e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800c8e4:	f640 01df 	movw	r1, #2271	; 0x8df
 800c8e8:	4861      	ldr	r0, [pc, #388]	; (800ca70 <UART_SetConfig+0x2e8>)
 800c8ea:	f000 ff2f 	bl	800d74c <assert_failed>
 800c8ee:	e753      	b.n	800c798 <UART_SetConfig+0x10>
		if ((huart->Instance == USART1) || (huart->Instance == USART6)) {
 800c8f0:	f8d4 8000 	ldr.w	r8, [r4]
 800c8f4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800c8f8:	f503 4310 	add.w	r3, r3, #36864	; 0x9000
 800c8fc:	4598      	cmp	r8, r3
 800c8fe:	d05c      	beq.n	800c9ba <UART_SetConfig+0x232>
 800c900:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c904:	4598      	cmp	r8, r3
 800c906:	d058      	beq.n	800c9ba <UART_SetConfig+0x232>
			huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800c908:	f7fe f9de 	bl	800acc8 <HAL_RCC_GetPCLK1Freq>
 800c90c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800c910:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800c914:	6865      	ldr	r5, [r4, #4]
 800c916:	006d      	lsls	r5, r5, #1
 800c918:	fbb0 f5f5 	udiv	r5, r0, r5
 800c91c:	4f56      	ldr	r7, [pc, #344]	; (800ca78 <UART_SetConfig+0x2f0>)
 800c91e:	fba7 3505 	umull	r3, r5, r7, r5
 800c922:	096d      	lsrs	r5, r5, #5
 800c924:	012e      	lsls	r6, r5, #4
 800c926:	f7fe f9cf 	bl	800acc8 <HAL_RCC_GetPCLK1Freq>
 800c92a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800c92e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800c932:	6865      	ldr	r5, [r4, #4]
 800c934:	006d      	lsls	r5, r5, #1
 800c936:	fbb0 faf5 	udiv	sl, r0, r5
 800c93a:	f7fe f9c5 	bl	800acc8 <HAL_RCC_GetPCLK1Freq>
 800c93e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800c942:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800c946:	6865      	ldr	r5, [r4, #4]
 800c948:	006d      	lsls	r5, r5, #1
 800c94a:	fbb0 f5f5 	udiv	r5, r0, r5
 800c94e:	fba7 3505 	umull	r3, r5, r7, r5
 800c952:	096d      	lsrs	r5, r5, #5
 800c954:	f04f 0964 	mov.w	r9, #100	; 0x64
 800c958:	fb09 a515 	mls	r5, r9, r5, sl
 800c95c:	00ed      	lsls	r5, r5, #3
 800c95e:	3532      	adds	r5, #50	; 0x32
 800c960:	fba7 3505 	umull	r3, r5, r7, r5
 800c964:	096d      	lsrs	r5, r5, #5
 800c966:	006d      	lsls	r5, r5, #1
 800c968:	f405 75f8 	and.w	r5, r5, #496	; 0x1f0
 800c96c:	4435      	add	r5, r6
 800c96e:	f7fe f9ab 	bl	800acc8 <HAL_RCC_GetPCLK1Freq>
 800c972:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800c976:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800c97a:	6866      	ldr	r6, [r4, #4]
 800c97c:	0076      	lsls	r6, r6, #1
 800c97e:	fbb0 f6f6 	udiv	r6, r0, r6
 800c982:	f7fe f9a1 	bl	800acc8 <HAL_RCC_GetPCLK1Freq>
 800c986:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800c98a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800c98e:	6863      	ldr	r3, [r4, #4]
 800c990:	005b      	lsls	r3, r3, #1
 800c992:	fbb0 f3f3 	udiv	r3, r0, r3
 800c996:	fba7 2303 	umull	r2, r3, r7, r3
 800c99a:	095b      	lsrs	r3, r3, #5
 800c99c:	fb09 6913 	mls	r9, r9, r3, r6
 800c9a0:	ea4f 09c9 	mov.w	r9, r9, lsl #3
 800c9a4:	f109 0932 	add.w	r9, r9, #50	; 0x32
 800c9a8:	fba7 3709 	umull	r3, r7, r7, r9
 800c9ac:	f3c7 1742 	ubfx	r7, r7, #5, #3
 800c9b0:	442f      	add	r7, r5
 800c9b2:	f8c8 7008 	str.w	r7, [r8, #8]
 800c9b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800c9ba:	f7fe f995 	bl	800ace8 <HAL_RCC_GetPCLK2Freq>
 800c9be:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800c9c2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800c9c6:	6865      	ldr	r5, [r4, #4]
 800c9c8:	006d      	lsls	r5, r5, #1
 800c9ca:	fbb0 f5f5 	udiv	r5, r0, r5
 800c9ce:	4f2a      	ldr	r7, [pc, #168]	; (800ca78 <UART_SetConfig+0x2f0>)
 800c9d0:	fba7 3505 	umull	r3, r5, r7, r5
 800c9d4:	096d      	lsrs	r5, r5, #5
 800c9d6:	012e      	lsls	r6, r5, #4
 800c9d8:	f7fe f986 	bl	800ace8 <HAL_RCC_GetPCLK2Freq>
 800c9dc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800c9e0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800c9e4:	6865      	ldr	r5, [r4, #4]
 800c9e6:	006d      	lsls	r5, r5, #1
 800c9e8:	fbb0 faf5 	udiv	sl, r0, r5
 800c9ec:	f7fe f97c 	bl	800ace8 <HAL_RCC_GetPCLK2Freq>
 800c9f0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800c9f4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800c9f8:	6865      	ldr	r5, [r4, #4]
 800c9fa:	006d      	lsls	r5, r5, #1
 800c9fc:	fbb0 f5f5 	udiv	r5, r0, r5
 800ca00:	fba7 3505 	umull	r3, r5, r7, r5
 800ca04:	096d      	lsrs	r5, r5, #5
 800ca06:	f04f 0964 	mov.w	r9, #100	; 0x64
 800ca0a:	fb09 a515 	mls	r5, r9, r5, sl
 800ca0e:	00ed      	lsls	r5, r5, #3
 800ca10:	3532      	adds	r5, #50	; 0x32
 800ca12:	fba7 3505 	umull	r3, r5, r7, r5
 800ca16:	096d      	lsrs	r5, r5, #5
 800ca18:	006d      	lsls	r5, r5, #1
 800ca1a:	f405 75f8 	and.w	r5, r5, #496	; 0x1f0
 800ca1e:	4435      	add	r5, r6
 800ca20:	f7fe f962 	bl	800ace8 <HAL_RCC_GetPCLK2Freq>
 800ca24:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800ca28:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800ca2c:	6866      	ldr	r6, [r4, #4]
 800ca2e:	0076      	lsls	r6, r6, #1
 800ca30:	fbb0 f6f6 	udiv	r6, r0, r6
 800ca34:	f7fe f958 	bl	800ace8 <HAL_RCC_GetPCLK2Freq>
 800ca38:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800ca3c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800ca40:	6863      	ldr	r3, [r4, #4]
 800ca42:	005b      	lsls	r3, r3, #1
 800ca44:	fbb0 f3f3 	udiv	r3, r0, r3
 800ca48:	fba7 2303 	umull	r2, r3, r7, r3
 800ca4c:	095b      	lsrs	r3, r3, #5
 800ca4e:	fb09 6913 	mls	r9, r9, r3, r6
 800ca52:	ea4f 09c9 	mov.w	r9, r9, lsl #3
 800ca56:	f109 0932 	add.w	r9, r9, #50	; 0x32
 800ca5a:	fba7 3709 	umull	r3, r7, r7, r9
 800ca5e:	f3c7 1742 	ubfx	r7, r7, #5, #3
 800ca62:	442f      	add	r7, r5
 800ca64:	f8c8 7008 	str.w	r7, [r8, #8]
 800ca68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ca6c:	00a037a0 	.word	0x00a037a0
 800ca70:	080202e4 	.word	0x080202e4
 800ca74:	40011000 	.word	0x40011000
 800ca78:	51eb851f 	.word	0x51eb851f
			huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800ca7c:	f7fe f934 	bl	800ace8 <HAL_RCC_GetPCLK2Freq>
 800ca80:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800ca84:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800ca88:	6865      	ldr	r5, [r4, #4]
 800ca8a:	00ad      	lsls	r5, r5, #2
 800ca8c:	fbb0 f5f5 	udiv	r5, r0, r5
 800ca90:	4f26      	ldr	r7, [pc, #152]	; (800cb2c <UART_SetConfig+0x3a4>)
 800ca92:	fba7 3505 	umull	r3, r5, r7, r5
 800ca96:	096d      	lsrs	r5, r5, #5
 800ca98:	012e      	lsls	r6, r5, #4
 800ca9a:	f7fe f925 	bl	800ace8 <HAL_RCC_GetPCLK2Freq>
 800ca9e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800caa2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800caa6:	6865      	ldr	r5, [r4, #4]
 800caa8:	00ad      	lsls	r5, r5, #2
 800caaa:	fbb0 faf5 	udiv	sl, r0, r5
 800caae:	f7fe f91b 	bl	800ace8 <HAL_RCC_GetPCLK2Freq>
 800cab2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800cab6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800caba:	6865      	ldr	r5, [r4, #4]
 800cabc:	00ad      	lsls	r5, r5, #2
 800cabe:	fbb0 f5f5 	udiv	r5, r0, r5
 800cac2:	fba7 3505 	umull	r3, r5, r7, r5
 800cac6:	096d      	lsrs	r5, r5, #5
 800cac8:	f04f 0964 	mov.w	r9, #100	; 0x64
 800cacc:	fb09 a515 	mls	r5, r9, r5, sl
 800cad0:	012d      	lsls	r5, r5, #4
 800cad2:	3532      	adds	r5, #50	; 0x32
 800cad4:	fba7 3505 	umull	r3, r5, r7, r5
 800cad8:	096d      	lsrs	r5, r5, #5
 800cada:	f005 05f0 	and.w	r5, r5, #240	; 0xf0
 800cade:	4435      	add	r5, r6
 800cae0:	f7fe f902 	bl	800ace8 <HAL_RCC_GetPCLK2Freq>
 800cae4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800cae8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800caec:	6866      	ldr	r6, [r4, #4]
 800caee:	00b6      	lsls	r6, r6, #2
 800caf0:	fbb0 f6f6 	udiv	r6, r0, r6
 800caf4:	f7fe f8f8 	bl	800ace8 <HAL_RCC_GetPCLK2Freq>
 800caf8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800cafc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800cb00:	6863      	ldr	r3, [r4, #4]
 800cb02:	009b      	lsls	r3, r3, #2
 800cb04:	fbb0 f3f3 	udiv	r3, r0, r3
 800cb08:	fba7 2303 	umull	r2, r3, r7, r3
 800cb0c:	095b      	lsrs	r3, r3, #5
 800cb0e:	fb09 6913 	mls	r9, r9, r3, r6
 800cb12:	ea4f 1909 	mov.w	r9, r9, lsl #4
 800cb16:	f109 0932 	add.w	r9, r9, #50	; 0x32
 800cb1a:	fba7 3709 	umull	r3, r7, r7, r9
 800cb1e:	f3c7 1743 	ubfx	r7, r7, #5, #4
 800cb22:	442f      	add	r7, r5
 800cb24:	f8c8 7008 	str.w	r7, [r8, #8]
 800cb28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb2c:	51eb851f 	.word	0x51eb851f

0800cb30 <HAL_MultiProcessor_Init>:
	if (huart == NULL) {
 800cb30:	2800      	cmp	r0, #0
 800cb32:	d077      	beq.n	800cc24 <HAL_MultiProcessor_Init+0xf4>
{
 800cb34:	b570      	push	{r4, r5, r6, lr}
 800cb36:	4604      	mov	r4, r0
 800cb38:	4615      	mov	r5, r2
 800cb3a:	460e      	mov	r6, r1
	assert_param(IS_UART_INSTANCE(huart->Instance));
 800cb3c:	6803      	ldr	r3, [r0, #0]
 800cb3e:	4a3a      	ldr	r2, [pc, #232]	; (800cc28 <HAL_MultiProcessor_Init+0xf8>)
 800cb40:	4293      	cmp	r3, r2
 800cb42:	d00c      	beq.n	800cb5e <HAL_MultiProcessor_Init+0x2e>
 800cb44:	f5a2 424c 	sub.w	r2, r2, #52224	; 0xcc00
 800cb48:	4293      	cmp	r3, r2
 800cb4a:	d008      	beq.n	800cb5e <HAL_MultiProcessor_Init+0x2e>
 800cb4c:	f502 4250 	add.w	r2, r2, #53248	; 0xd000
 800cb50:	4293      	cmp	r3, r2
 800cb52:	d004      	beq.n	800cb5e <HAL_MultiProcessor_Init+0x2e>
 800cb54:	f240 11af 	movw	r1, #431	; 0x1af
 800cb58:	4834      	ldr	r0, [pc, #208]	; (800cc2c <HAL_MultiProcessor_Init+0xfc>)
 800cb5a:	f000 fdf7 	bl	800d74c <assert_failed>
	assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));
 800cb5e:	b13d      	cbz	r5, 800cb70 <HAL_MultiProcessor_Init+0x40>
 800cb60:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800cb64:	d004      	beq.n	800cb70 <HAL_MultiProcessor_Init+0x40>
 800cb66:	f44f 71d8 	mov.w	r1, #432	; 0x1b0
 800cb6a:	4830      	ldr	r0, [pc, #192]	; (800cc2c <HAL_MultiProcessor_Init+0xfc>)
 800cb6c:	f000 fdee 	bl	800d74c <assert_failed>
	assert_param(IS_UART_ADDRESS(Address));
 800cb70:	2e0f      	cmp	r6, #15
 800cb72:	d84b      	bhi.n	800cc0c <HAL_MultiProcessor_Init+0xdc>
	assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 800cb74:	68a3      	ldr	r3, [r4, #8]
 800cb76:	b13b      	cbz	r3, 800cb88 <HAL_MultiProcessor_Init+0x58>
 800cb78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cb7c:	d004      	beq.n	800cb88 <HAL_MultiProcessor_Init+0x58>
 800cb7e:	f44f 71d9 	mov.w	r1, #434	; 0x1b2
 800cb82:	482a      	ldr	r0, [pc, #168]	; (800cc2c <HAL_MultiProcessor_Init+0xfc>)
 800cb84:	f000 fde2 	bl	800d74c <assert_failed>
	assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 800cb88:	69e3      	ldr	r3, [r4, #28]
 800cb8a:	b13b      	cbz	r3, 800cb9c <HAL_MultiProcessor_Init+0x6c>
 800cb8c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cb90:	d004      	beq.n	800cb9c <HAL_MultiProcessor_Init+0x6c>
 800cb92:	f240 11b3 	movw	r1, #435	; 0x1b3
 800cb96:	4825      	ldr	r0, [pc, #148]	; (800cc2c <HAL_MultiProcessor_Init+0xfc>)
 800cb98:	f000 fdd8 	bl	800d74c <assert_failed>
	if (huart->gState == HAL_UART_STATE_RESET) {
 800cb9c:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	d039      	beq.n	800cc18 <HAL_MultiProcessor_Init+0xe8>
	huart->gState = HAL_UART_STATE_BUSY;
 800cba4:	2324      	movs	r3, #36	; 0x24
 800cba6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
	__HAL_UART_DISABLE(huart);
 800cbaa:	6822      	ldr	r2, [r4, #0]
 800cbac:	68d3      	ldr	r3, [r2, #12]
 800cbae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800cbb2:	60d3      	str	r3, [r2, #12]
	UART_SetConfig(huart);
 800cbb4:	4620      	mov	r0, r4
 800cbb6:	f7ff fde7 	bl	800c788 <UART_SetConfig>
	CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800cbba:	6822      	ldr	r2, [r4, #0]
 800cbbc:	6913      	ldr	r3, [r2, #16]
 800cbbe:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 800cbc2:	6113      	str	r3, [r2, #16]
	CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800cbc4:	6822      	ldr	r2, [r4, #0]
 800cbc6:	6953      	ldr	r3, [r2, #20]
 800cbc8:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 800cbcc:	6153      	str	r3, [r2, #20]
	CLEAR_BIT(huart->Instance->CR2, USART_CR2_ADD);
 800cbce:	6822      	ldr	r2, [r4, #0]
 800cbd0:	6913      	ldr	r3, [r2, #16]
 800cbd2:	f023 030f 	bic.w	r3, r3, #15
 800cbd6:	6113      	str	r3, [r2, #16]
	SET_BIT(huart->Instance->CR2, Address);
 800cbd8:	6823      	ldr	r3, [r4, #0]
 800cbda:	6919      	ldr	r1, [r3, #16]
 800cbdc:	430e      	orrs	r6, r1
 800cbde:	611e      	str	r6, [r3, #16]
	CLEAR_BIT(huart->Instance->CR1, USART_CR1_WAKE);
 800cbe0:	6822      	ldr	r2, [r4, #0]
 800cbe2:	68d3      	ldr	r3, [r2, #12]
 800cbe4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800cbe8:	60d3      	str	r3, [r2, #12]
	SET_BIT(huart->Instance->CR1, WakeUpMethod);
 800cbea:	6823      	ldr	r3, [r4, #0]
 800cbec:	68da      	ldr	r2, [r3, #12]
 800cbee:	4315      	orrs	r5, r2
 800cbf0:	60dd      	str	r5, [r3, #12]
	__HAL_UART_ENABLE(huart);
 800cbf2:	6822      	ldr	r2, [r4, #0]
 800cbf4:	68d3      	ldr	r3, [r2, #12]
 800cbf6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800cbfa:	60d3      	str	r3, [r2, #12]
	huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cbfc:	2000      	movs	r0, #0
 800cbfe:	63e0      	str	r0, [r4, #60]	; 0x3c
	huart->gState = HAL_UART_STATE_READY;
 800cc00:	2320      	movs	r3, #32
 800cc02:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
	huart->RxState = HAL_UART_STATE_READY;
 800cc06:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
	return HAL_OK;
 800cc0a:	bd70      	pop	{r4, r5, r6, pc}
	assert_param(IS_UART_ADDRESS(Address));
 800cc0c:	f240 11b1 	movw	r1, #433	; 0x1b1
 800cc10:	4806      	ldr	r0, [pc, #24]	; (800cc2c <HAL_MultiProcessor_Init+0xfc>)
 800cc12:	f000 fd9b 	bl	800d74c <assert_failed>
 800cc16:	e7ad      	b.n	800cb74 <HAL_MultiProcessor_Init+0x44>
		huart->Lock = HAL_UNLOCKED;
 800cc18:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
		HAL_UART_MspInit(huart);
 800cc1c:	4620      	mov	r0, r4
 800cc1e:	f001 fdbb 	bl	800e798 <HAL_UART_MspInit>
 800cc22:	e7bf      	b.n	800cba4 <HAL_MultiProcessor_Init+0x74>
		return HAL_ERROR;
 800cc24:	2001      	movs	r0, #1
 800cc26:	4770      	bx	lr
 800cc28:	40011000 	.word	0x40011000
 800cc2c:	080202e4 	.word	0x080202e4

0800cc30 <HAL_UART_Transmit_DMA>:
{
 800cc30:	b538      	push	{r3, r4, r5, lr}
	if (huart->gState == HAL_UART_STATE_READY) {
 800cc32:	f890 4039 	ldrb.w	r4, [r0, #57]	; 0x39
 800cc36:	b2e4      	uxtb	r4, r4
 800cc38:	2c20      	cmp	r4, #32
 800cc3a:	d001      	beq.n	800cc40 <HAL_UART_Transmit_DMA+0x10>
		return HAL_BUSY;
 800cc3c:	2002      	movs	r0, #2
 800cc3e:	bd38      	pop	{r3, r4, r5, pc}
		if ((pData == NULL) || (Size == 0)) {
 800cc40:	2900      	cmp	r1, #0
 800cc42:	d031      	beq.n	800cca8 <HAL_UART_Transmit_DMA+0x78>
 800cc44:	2a00      	cmp	r2, #0
 800cc46:	d031      	beq.n	800ccac <HAL_UART_Transmit_DMA+0x7c>
		__HAL_LOCK(huart);
 800cc48:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800cc4c:	2b01      	cmp	r3, #1
 800cc4e:	d101      	bne.n	800cc54 <HAL_UART_Transmit_DMA+0x24>
 800cc50:	2002      	movs	r0, #2
}
 800cc52:	bd38      	pop	{r3, r4, r5, pc}
 800cc54:	4613      	mov	r3, r2
 800cc56:	4604      	mov	r4, r0
		__HAL_LOCK(huart);
 800cc58:	2201      	movs	r2, #1
 800cc5a:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
		huart->pTxBuffPtr = pData;
 800cc5e:	6201      	str	r1, [r0, #32]
		huart->TxXferSize = Size;
 800cc60:	8483      	strh	r3, [r0, #36]	; 0x24
		huart->TxXferCount = Size;
 800cc62:	84c3      	strh	r3, [r0, #38]	; 0x26
		huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cc64:	2500      	movs	r5, #0
 800cc66:	63c5      	str	r5, [r0, #60]	; 0x3c
		huart->gState = HAL_UART_STATE_BUSY_TX;
 800cc68:	2221      	movs	r2, #33	; 0x21
 800cc6a:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39
		huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800cc6e:	6b02      	ldr	r2, [r0, #48]	; 0x30
 800cc70:	480f      	ldr	r0, [pc, #60]	; (800ccb0 <HAL_UART_Transmit_DMA+0x80>)
 800cc72:	63d0      	str	r0, [r2, #60]	; 0x3c
		huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800cc74:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800cc76:	480f      	ldr	r0, [pc, #60]	; (800ccb4 <HAL_UART_Transmit_DMA+0x84>)
 800cc78:	6410      	str	r0, [r2, #64]	; 0x40
		huart->hdmatx->XferErrorCallback = UART_DMAError;
 800cc7a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800cc7c:	480e      	ldr	r0, [pc, #56]	; (800ccb8 <HAL_UART_Transmit_DMA+0x88>)
 800cc7e:	64d0      	str	r0, [r2, #76]	; 0x4c
		huart->hdmatx->XferAbortCallback = NULL;
 800cc80:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800cc82:	6515      	str	r5, [r2, #80]	; 0x50
		HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t*)tmp, (uint32_t)&huart->Instance->DR, Size);
 800cc84:	6822      	ldr	r2, [r4, #0]
 800cc86:	3204      	adds	r2, #4
 800cc88:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800cc8a:	f7fb f9cd 	bl	8008028 <HAL_DMA_Start_IT>
		__HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800cc8e:	6823      	ldr	r3, [r4, #0]
 800cc90:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800cc94:	601a      	str	r2, [r3, #0]
		__HAL_UNLOCK(huart);
 800cc96:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
		SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800cc9a:	6822      	ldr	r2, [r4, #0]
 800cc9c:	6953      	ldr	r3, [r2, #20]
 800cc9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cca2:	6153      	str	r3, [r2, #20]
		return HAL_OK;
 800cca4:	4628      	mov	r0, r5
 800cca6:	bd38      	pop	{r3, r4, r5, pc}
			return HAL_ERROR;
 800cca8:	2001      	movs	r0, #1
 800ccaa:	bd38      	pop	{r3, r4, r5, pc}
 800ccac:	2001      	movs	r0, #1
 800ccae:	bd38      	pop	{r3, r4, r5, pc}
 800ccb0:	0800cd65 	.word	0x0800cd65
 800ccb4:	0800cdb1 	.word	0x0800cdb1
 800ccb8:	0800ce9b 	.word	0x0800ce9b

0800ccbc <HAL_UART_Receive_DMA>:
{
 800ccbc:	b530      	push	{r4, r5, lr}
 800ccbe:	b083      	sub	sp, #12
	if (huart->RxState == HAL_UART_STATE_READY) {
 800ccc0:	f890 403a 	ldrb.w	r4, [r0, #58]	; 0x3a
 800ccc4:	b2e4      	uxtb	r4, r4
 800ccc6:	2c20      	cmp	r4, #32
 800ccc8:	d002      	beq.n	800ccd0 <HAL_UART_Receive_DMA+0x14>
		return HAL_BUSY;
 800ccca:	2002      	movs	r0, #2
}
 800cccc:	b003      	add	sp, #12
 800ccce:	bd30      	pop	{r4, r5, pc}
		if ((pData == NULL) || (Size == 0)) {
 800ccd0:	2900      	cmp	r1, #0
 800ccd2:	d03d      	beq.n	800cd50 <HAL_UART_Receive_DMA+0x94>
 800ccd4:	2a00      	cmp	r2, #0
 800ccd6:	d03d      	beq.n	800cd54 <HAL_UART_Receive_DMA+0x98>
		__HAL_LOCK(huart);
 800ccd8:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800ccdc:	2b01      	cmp	r3, #1
 800ccde:	d101      	bne.n	800cce4 <HAL_UART_Receive_DMA+0x28>
 800cce0:	2002      	movs	r0, #2
 800cce2:	e7f3      	b.n	800cccc <HAL_UART_Receive_DMA+0x10>
 800cce4:	4613      	mov	r3, r2
 800cce6:	460a      	mov	r2, r1
 800cce8:	4604      	mov	r4, r0
 800ccea:	2101      	movs	r1, #1
 800ccec:	f880 1038 	strb.w	r1, [r0, #56]	; 0x38
		huart->pRxBuffPtr = pData;
 800ccf0:	6282      	str	r2, [r0, #40]	; 0x28
		huart->RxXferSize = Size;
 800ccf2:	8583      	strh	r3, [r0, #44]	; 0x2c
		huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ccf4:	2500      	movs	r5, #0
 800ccf6:	63c5      	str	r5, [r0, #60]	; 0x3c
		huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ccf8:	2122      	movs	r1, #34	; 0x22
 800ccfa:	f880 103a 	strb.w	r1, [r0, #58]	; 0x3a
		huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800ccfe:	6b41      	ldr	r1, [r0, #52]	; 0x34
 800cd00:	4815      	ldr	r0, [pc, #84]	; (800cd58 <HAL_UART_Receive_DMA+0x9c>)
 800cd02:	63c8      	str	r0, [r1, #60]	; 0x3c
		huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800cd04:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cd06:	4815      	ldr	r0, [pc, #84]	; (800cd5c <HAL_UART_Receive_DMA+0xa0>)
 800cd08:	6408      	str	r0, [r1, #64]	; 0x40
		huart->hdmarx->XferErrorCallback = UART_DMAError;
 800cd0a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cd0c:	4814      	ldr	r0, [pc, #80]	; (800cd60 <HAL_UART_Receive_DMA+0xa4>)
 800cd0e:	64c8      	str	r0, [r1, #76]	; 0x4c
		huart->hdmarx->XferAbortCallback = NULL;
 800cd10:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cd12:	650d      	str	r5, [r1, #80]	; 0x50
		HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 800cd14:	6821      	ldr	r1, [r4, #0]
 800cd16:	3104      	adds	r1, #4
 800cd18:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800cd1a:	f7fb f985 	bl	8008028 <HAL_DMA_Start_IT>
		__HAL_UART_CLEAR_OREFLAG(huart);
 800cd1e:	9501      	str	r5, [sp, #4]
 800cd20:	6823      	ldr	r3, [r4, #0]
 800cd22:	681a      	ldr	r2, [r3, #0]
 800cd24:	9201      	str	r2, [sp, #4]
 800cd26:	685a      	ldr	r2, [r3, #4]
 800cd28:	9201      	str	r2, [sp, #4]
 800cd2a:	9a01      	ldr	r2, [sp, #4]
		__HAL_UNLOCK(huart);
 800cd2c:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
		SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cd30:	68da      	ldr	r2, [r3, #12]
 800cd32:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800cd36:	60da      	str	r2, [r3, #12]
		SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cd38:	6822      	ldr	r2, [r4, #0]
 800cd3a:	6953      	ldr	r3, [r2, #20]
 800cd3c:	f043 0301 	orr.w	r3, r3, #1
 800cd40:	6153      	str	r3, [r2, #20]
		SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cd42:	6822      	ldr	r2, [r4, #0]
 800cd44:	6953      	ldr	r3, [r2, #20]
 800cd46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cd4a:	6153      	str	r3, [r2, #20]
		return HAL_OK;
 800cd4c:	4628      	mov	r0, r5
 800cd4e:	e7bd      	b.n	800cccc <HAL_UART_Receive_DMA+0x10>
			return HAL_ERROR;
 800cd50:	2001      	movs	r0, #1
 800cd52:	e7bb      	b.n	800cccc <HAL_UART_Receive_DMA+0x10>
 800cd54:	2001      	movs	r0, #1
 800cd56:	e7b9      	b.n	800cccc <HAL_UART_Receive_DMA+0x10>
 800cd58:	0800cdbb 	.word	0x0800cdbb
 800cd5c:	0800ce8f 	.word	0x0800ce8f
 800cd60:	0800ce9b 	.word	0x0800ce9b

0800cd64 <UART_DMATransmitCplt>:
{
 800cd64:	b508      	push	{r3, lr}
	UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800cd66:	6b83      	ldr	r3, [r0, #56]	; 0x38
	if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U) {
 800cd68:	6802      	ldr	r2, [r0, #0]
 800cd6a:	6812      	ldr	r2, [r2, #0]
 800cd6c:	f412 7f80 	tst.w	r2, #256	; 0x100
 800cd70:	d10c      	bne.n	800cd8c <UART_DMATransmitCplt+0x28>
		huart->TxXferCount = 0U;
 800cd72:	2200      	movs	r2, #0
 800cd74:	84da      	strh	r2, [r3, #38]	; 0x26
		CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800cd76:	6819      	ldr	r1, [r3, #0]
 800cd78:	694a      	ldr	r2, [r1, #20]
 800cd7a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800cd7e:	614a      	str	r2, [r1, #20]
		SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800cd80:	681a      	ldr	r2, [r3, #0]
 800cd82:	68d3      	ldr	r3, [r2, #12]
 800cd84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cd88:	60d3      	str	r3, [r2, #12]
 800cd8a:	bd08      	pop	{r3, pc}
		HAL_UART_TxCpltCallback(huart);
 800cd8c:	4618      	mov	r0, r3
 800cd8e:	f001 fe4a 	bl	800ea26 <HAL_UART_TxCpltCallback>
 800cd92:	bd08      	pop	{r3, pc}

0800cd94 <UART_EndTransmit_IT>:
{
 800cd94:	b508      	push	{r3, lr}
	CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800cd96:	6801      	ldr	r1, [r0, #0]
 800cd98:	68cb      	ldr	r3, [r1, #12]
 800cd9a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cd9e:	60cb      	str	r3, [r1, #12]
	huart->gState = HAL_UART_STATE_READY;
 800cda0:	2320      	movs	r3, #32
 800cda2:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
	HAL_UART_TxCpltCallback(huart);
 800cda6:	f001 fe3e 	bl	800ea26 <HAL_UART_TxCpltCallback>
}
 800cdaa:	2000      	movs	r0, #0
 800cdac:	bd08      	pop	{r3, pc}

0800cdae <HAL_UART_TxHalfCpltCallback>:
{
 800cdae:	4770      	bx	lr

0800cdb0 <UART_DMATxHalfCplt>:
{
 800cdb0:	b508      	push	{r3, lr}
	HAL_UART_TxHalfCpltCallback(huart);
 800cdb2:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800cdb4:	f7ff fffb 	bl	800cdae <HAL_UART_TxHalfCpltCallback>
 800cdb8:	bd08      	pop	{r3, pc}

0800cdba <UART_DMAReceiveCplt>:
{
 800cdba:	b508      	push	{r3, lr}
	UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800cdbc:	6b83      	ldr	r3, [r0, #56]	; 0x38
	if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U) {
 800cdbe:	6802      	ldr	r2, [r0, #0]
 800cdc0:	6812      	ldr	r2, [r2, #0]
 800cdc2:	f412 7f80 	tst.w	r2, #256	; 0x100
 800cdc6:	d113      	bne.n	800cdf0 <UART_DMAReceiveCplt+0x36>
		huart->RxXferCount = 0U;
 800cdc8:	2200      	movs	r2, #0
 800cdca:	85da      	strh	r2, [r3, #46]	; 0x2e
		CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cdcc:	6819      	ldr	r1, [r3, #0]
 800cdce:	68ca      	ldr	r2, [r1, #12]
 800cdd0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800cdd4:	60ca      	str	r2, [r1, #12]
		CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cdd6:	6819      	ldr	r1, [r3, #0]
 800cdd8:	694a      	ldr	r2, [r1, #20]
 800cdda:	f022 0201 	bic.w	r2, r2, #1
 800cdde:	614a      	str	r2, [r1, #20]
		CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cde0:	6819      	ldr	r1, [r3, #0]
 800cde2:	694a      	ldr	r2, [r1, #20]
 800cde4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cde8:	614a      	str	r2, [r1, #20]
		huart->RxState = HAL_UART_STATE_READY;
 800cdea:	2220      	movs	r2, #32
 800cdec:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
	HAL_UART_RxCpltCallback(huart);
 800cdf0:	4618      	mov	r0, r3
 800cdf2:	f001 fe19 	bl	800ea28 <HAL_UART_RxCpltCallback>
 800cdf6:	bd08      	pop	{r3, pc}

0800cdf8 <UART_Receive_IT>:
{
 800cdf8:	b508      	push	{r3, lr}
	if (huart->RxState == HAL_UART_STATE_BUSY_RX) {
 800cdfa:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 800cdfe:	b2db      	uxtb	r3, r3
 800ce00:	2b22      	cmp	r3, #34	; 0x22
 800ce02:	d001      	beq.n	800ce08 <UART_Receive_IT+0x10>
		return HAL_BUSY;
 800ce04:	2002      	movs	r0, #2
 800ce06:	bd08      	pop	{r3, pc}
		if (huart->Init.WordLength == UART_WORDLENGTH_9B) {
 800ce08:	6883      	ldr	r3, [r0, #8]
 800ce0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ce0e:	d00f      	beq.n	800ce30 <UART_Receive_IT+0x38>
			if (huart->Init.Parity == UART_PARITY_NONE) {
 800ce10:	6903      	ldr	r3, [r0, #16]
 800ce12:	bb0b      	cbnz	r3, 800ce58 <UART_Receive_IT+0x60>
				*huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800ce14:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800ce16:	1c5a      	adds	r2, r3, #1
 800ce18:	6282      	str	r2, [r0, #40]	; 0x28
 800ce1a:	6802      	ldr	r2, [r0, #0]
 800ce1c:	6852      	ldr	r2, [r2, #4]
 800ce1e:	701a      	strb	r2, [r3, #0]
		if (--huart->RxXferCount == 0U) {
 800ce20:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 800ce22:	b29b      	uxth	r3, r3
 800ce24:	3b01      	subs	r3, #1
 800ce26:	b29b      	uxth	r3, r3
 800ce28:	85c3      	strh	r3, [r0, #46]	; 0x2e
 800ce2a:	b1f3      	cbz	r3, 800ce6a <UART_Receive_IT+0x72>
		return HAL_OK;
 800ce2c:	2000      	movs	r0, #0
}
 800ce2e:	bd08      	pop	{r3, pc}
			tmp = (uint16_t*)huart->pRxBuffPtr;
 800ce30:	6a82      	ldr	r2, [r0, #40]	; 0x28
			if (huart->Init.Parity == UART_PARITY_NONE) {
 800ce32:	6903      	ldr	r3, [r0, #16]
 800ce34:	b943      	cbnz	r3, 800ce48 <UART_Receive_IT+0x50>
				*tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800ce36:	6803      	ldr	r3, [r0, #0]
 800ce38:	685b      	ldr	r3, [r3, #4]
 800ce3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ce3e:	8013      	strh	r3, [r2, #0]
				huart->pRxBuffPtr += 2U;
 800ce40:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800ce42:	3302      	adds	r3, #2
 800ce44:	6283      	str	r3, [r0, #40]	; 0x28
 800ce46:	e7eb      	b.n	800ce20 <UART_Receive_IT+0x28>
				*tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800ce48:	6803      	ldr	r3, [r0, #0]
 800ce4a:	685b      	ldr	r3, [r3, #4]
 800ce4c:	b2db      	uxtb	r3, r3
 800ce4e:	8013      	strh	r3, [r2, #0]
				huart->pRxBuffPtr += 1U;
 800ce50:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800ce52:	3301      	adds	r3, #1
 800ce54:	6283      	str	r3, [r0, #40]	; 0x28
 800ce56:	e7e3      	b.n	800ce20 <UART_Receive_IT+0x28>
				*huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800ce58:	6a82      	ldr	r2, [r0, #40]	; 0x28
 800ce5a:	1c53      	adds	r3, r2, #1
 800ce5c:	6283      	str	r3, [r0, #40]	; 0x28
 800ce5e:	6803      	ldr	r3, [r0, #0]
 800ce60:	685b      	ldr	r3, [r3, #4]
 800ce62:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ce66:	7013      	strb	r3, [r2, #0]
 800ce68:	e7da      	b.n	800ce20 <UART_Receive_IT+0x28>
			CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ce6a:	6802      	ldr	r2, [r0, #0]
 800ce6c:	68d3      	ldr	r3, [r2, #12]
 800ce6e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ce72:	60d3      	str	r3, [r2, #12]
			CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ce74:	6802      	ldr	r2, [r0, #0]
 800ce76:	6953      	ldr	r3, [r2, #20]
 800ce78:	f023 0301 	bic.w	r3, r3, #1
 800ce7c:	6153      	str	r3, [r2, #20]
			huart->RxState = HAL_UART_STATE_READY;
 800ce7e:	2320      	movs	r3, #32
 800ce80:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
			HAL_UART_RxCpltCallback(huart);
 800ce84:	f001 fdd0 	bl	800ea28 <HAL_UART_RxCpltCallback>
			return HAL_OK;
 800ce88:	2000      	movs	r0, #0
 800ce8a:	bd08      	pop	{r3, pc}

0800ce8c <HAL_UART_RxHalfCpltCallback>:
{
 800ce8c:	4770      	bx	lr

0800ce8e <UART_DMARxHalfCplt>:
{
 800ce8e:	b508      	push	{r3, lr}
	HAL_UART_RxHalfCpltCallback(huart);
 800ce90:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800ce92:	f7ff fffb 	bl	800ce8c <HAL_UART_RxHalfCpltCallback>
 800ce96:	bd08      	pop	{r3, pc}

0800ce98 <HAL_UART_ErrorCallback>:
{
 800ce98:	4770      	bx	lr

0800ce9a <UART_DMAError>:
{
 800ce9a:	b510      	push	{r4, lr}
	UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800ce9c:	6b84      	ldr	r4, [r0, #56]	; 0x38
	dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800ce9e:	6823      	ldr	r3, [r4, #0]
 800cea0:	695a      	ldr	r2, [r3, #20]
	if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest) {
 800cea2:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 800cea6:	b2db      	uxtb	r3, r3
 800cea8:	2b21      	cmp	r3, #33	; 0x21
 800ceaa:	d010      	beq.n	800cece <UART_DMAError+0x34>
	dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800ceac:	6823      	ldr	r3, [r4, #0]
 800ceae:	695a      	ldr	r2, [r3, #20]
 800ceb0:	f002 0240 	and.w	r2, r2, #64	; 0x40
	if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest) {
 800ceb4:	f894 303a 	ldrb.w	r3, [r4, #58]	; 0x3a
 800ceb8:	b2db      	uxtb	r3, r3
 800ceba:	2b22      	cmp	r3, #34	; 0x22
 800cebc:	d011      	beq.n	800cee2 <UART_DMAError+0x48>
	huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800cebe:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800cec0:	f043 0310 	orr.w	r3, r3, #16
 800cec4:	63e3      	str	r3, [r4, #60]	; 0x3c
	HAL_UART_ErrorCallback(huart);
 800cec6:	4620      	mov	r0, r4
 800cec8:	f7ff ffe6 	bl	800ce98 <HAL_UART_ErrorCallback>
 800cecc:	bd10      	pop	{r4, pc}
 800cece:	f002 0280 	and.w	r2, r2, #128	; 0x80
	if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest) {
 800ced2:	2a00      	cmp	r2, #0
 800ced4:	d0ea      	beq.n	800ceac <UART_DMAError+0x12>
		huart->TxXferCount = 0U;
 800ced6:	2300      	movs	r3, #0
 800ced8:	84e3      	strh	r3, [r4, #38]	; 0x26
		UART_EndTxTransfer(huart);
 800ceda:	4620      	mov	r0, r4
 800cedc:	f7ff fc08 	bl	800c6f0 <UART_EndTxTransfer>
 800cee0:	e7e4      	b.n	800ceac <UART_DMAError+0x12>
	if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest) {
 800cee2:	2a00      	cmp	r2, #0
 800cee4:	d0eb      	beq.n	800cebe <UART_DMAError+0x24>
		huart->RxXferCount = 0U;
 800cee6:	2300      	movs	r3, #0
 800cee8:	85e3      	strh	r3, [r4, #46]	; 0x2e
		UART_EndRxTransfer(huart);
 800ceea:	4620      	mov	r0, r4
 800ceec:	f7ff fc09 	bl	800c702 <UART_EndRxTransfer>
 800cef0:	e7e5      	b.n	800cebe <UART_DMAError+0x24>
	...

0800cef4 <HAL_UART_IRQHandler>:
{
 800cef4:	b510      	push	{r4, lr}
 800cef6:	4604      	mov	r4, r0
	uint32_t isrflags = READ_REG(huart->Instance->SR);
 800cef8:	6802      	ldr	r2, [r0, #0]
 800cefa:	6813      	ldr	r3, [r2, #0]
	uint32_t cr1its = READ_REG(huart->Instance->CR1);
 800cefc:	68d1      	ldr	r1, [r2, #12]
	uint32_t cr3its = READ_REG(huart->Instance->CR3);
 800cefe:	6952      	ldr	r2, [r2, #20]
	if (errorflags == RESET) {
 800cf00:	f013 000f 	ands.w	r0, r3, #15
 800cf04:	d105      	bne.n	800cf12 <HAL_UART_IRQHandler+0x1e>
		if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET)) {
 800cf06:	f013 0f20 	tst.w	r3, #32
 800cf0a:	d002      	beq.n	800cf12 <HAL_UART_IRQHandler+0x1e>
 800cf0c:	f011 0f20 	tst.w	r1, #32
 800cf10:	d153      	bne.n	800cfba <HAL_UART_IRQHandler+0xc6>
	if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET))) {
 800cf12:	2800      	cmp	r0, #0
 800cf14:	d067      	beq.n	800cfe6 <HAL_UART_IRQHandler+0xf2>
 800cf16:	f012 0201 	ands.w	r2, r2, #1
 800cf1a:	d102      	bne.n	800cf22 <HAL_UART_IRQHandler+0x2e>
 800cf1c:	f411 7f90 	tst.w	r1, #288	; 0x120
 800cf20:	d061      	beq.n	800cfe6 <HAL_UART_IRQHandler+0xf2>
		if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET)) {
 800cf22:	f013 0f01 	tst.w	r3, #1
 800cf26:	d006      	beq.n	800cf36 <HAL_UART_IRQHandler+0x42>
 800cf28:	f411 7f80 	tst.w	r1, #256	; 0x100
 800cf2c:	d003      	beq.n	800cf36 <HAL_UART_IRQHandler+0x42>
			huart->ErrorCode |= HAL_UART_ERROR_PE;
 800cf2e:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800cf30:	f040 0001 	orr.w	r0, r0, #1
 800cf34:	63e0      	str	r0, [r4, #60]	; 0x3c
		if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET)) {
 800cf36:	f013 0f04 	tst.w	r3, #4
 800cf3a:	d004      	beq.n	800cf46 <HAL_UART_IRQHandler+0x52>
 800cf3c:	b11a      	cbz	r2, 800cf46 <HAL_UART_IRQHandler+0x52>
			huart->ErrorCode |= HAL_UART_ERROR_NE;
 800cf3e:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800cf40:	f040 0002 	orr.w	r0, r0, #2
 800cf44:	63e0      	str	r0, [r4, #60]	; 0x3c
		if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET)) {
 800cf46:	f013 0f02 	tst.w	r3, #2
 800cf4a:	d004      	beq.n	800cf56 <HAL_UART_IRQHandler+0x62>
 800cf4c:	b11a      	cbz	r2, 800cf56 <HAL_UART_IRQHandler+0x62>
			huart->ErrorCode |= HAL_UART_ERROR_FE;
 800cf4e:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800cf50:	f040 0004 	orr.w	r0, r0, #4
 800cf54:	63e0      	str	r0, [r4, #60]	; 0x3c
		if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET)) {
 800cf56:	f013 0f08 	tst.w	r3, #8
 800cf5a:	d004      	beq.n	800cf66 <HAL_UART_IRQHandler+0x72>
 800cf5c:	b11a      	cbz	r2, 800cf66 <HAL_UART_IRQHandler+0x72>
			huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800cf5e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800cf60:	f042 0208 	orr.w	r2, r2, #8
 800cf64:	63e2      	str	r2, [r4, #60]	; 0x3c
		if (huart->ErrorCode != HAL_UART_ERROR_NONE) {
 800cf66:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800cf68:	2a00      	cmp	r2, #0
 800cf6a:	d048      	beq.n	800cffe <HAL_UART_IRQHandler+0x10a>
			if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET)) {
 800cf6c:	f013 0f20 	tst.w	r3, #32
 800cf70:	d002      	beq.n	800cf78 <HAL_UART_IRQHandler+0x84>
 800cf72:	f011 0f20 	tst.w	r1, #32
 800cf76:	d124      	bne.n	800cfc2 <HAL_UART_IRQHandler+0xce>
			dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800cf78:	6823      	ldr	r3, [r4, #0]
 800cf7a:	695b      	ldr	r3, [r3, #20]
 800cf7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
			if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest) {
 800cf80:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800cf82:	f012 0f08 	tst.w	r2, #8
 800cf86:	d100      	bne.n	800cf8a <HAL_UART_IRQHandler+0x96>
 800cf88:	b33b      	cbz	r3, 800cfda <HAL_UART_IRQHandler+0xe6>
				UART_EndRxTransfer(huart);
 800cf8a:	4620      	mov	r0, r4
 800cf8c:	f7ff fbb9 	bl	800c702 <UART_EndRxTransfer>
				if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) {
 800cf90:	6823      	ldr	r3, [r4, #0]
 800cf92:	695a      	ldr	r2, [r3, #20]
 800cf94:	f012 0f40 	tst.w	r2, #64	; 0x40
 800cf98:	d01b      	beq.n	800cfd2 <HAL_UART_IRQHandler+0xde>
					CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cf9a:	695a      	ldr	r2, [r3, #20]
 800cf9c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cfa0:	615a      	str	r2, [r3, #20]
					if (huart->hdmarx != NULL) {
 800cfa2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cfa4:	b18b      	cbz	r3, 800cfca <HAL_UART_IRQHandler+0xd6>
						huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800cfa6:	4a1a      	ldr	r2, [pc, #104]	; (800d010 <HAL_UART_IRQHandler+0x11c>)
 800cfa8:	651a      	str	r2, [r3, #80]	; 0x50
						if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK) {
 800cfaa:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800cfac:	f7fb f88e 	bl	80080cc <HAL_DMA_Abort_IT>
 800cfb0:	b328      	cbz	r0, 800cffe <HAL_UART_IRQHandler+0x10a>
							huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800cfb2:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800cfb4:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800cfb6:	4798      	blx	r3
 800cfb8:	bd10      	pop	{r4, pc}
			UART_Receive_IT(huart);
 800cfba:	4620      	mov	r0, r4
 800cfbc:	f7ff ff1c 	bl	800cdf8 <UART_Receive_IT>
			return;
 800cfc0:	bd10      	pop	{r4, pc}
				UART_Receive_IT(huart);
 800cfc2:	4620      	mov	r0, r4
 800cfc4:	f7ff ff18 	bl	800cdf8 <UART_Receive_IT>
 800cfc8:	e7d6      	b.n	800cf78 <HAL_UART_IRQHandler+0x84>
						HAL_UART_ErrorCallback(huart);
 800cfca:	4620      	mov	r0, r4
 800cfcc:	f7ff ff64 	bl	800ce98 <HAL_UART_ErrorCallback>
 800cfd0:	bd10      	pop	{r4, pc}
					HAL_UART_ErrorCallback(huart);
 800cfd2:	4620      	mov	r0, r4
 800cfd4:	f7ff ff60 	bl	800ce98 <HAL_UART_ErrorCallback>
 800cfd8:	bd10      	pop	{r4, pc}
				HAL_UART_ErrorCallback(huart);
 800cfda:	4620      	mov	r0, r4
 800cfdc:	f7ff ff5c 	bl	800ce98 <HAL_UART_ErrorCallback>
				huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cfe0:	2300      	movs	r3, #0
 800cfe2:	63e3      	str	r3, [r4, #60]	; 0x3c
 800cfe4:	bd10      	pop	{r4, pc}
	if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET)) {
 800cfe6:	f013 0f80 	tst.w	r3, #128	; 0x80
 800cfea:	d002      	beq.n	800cff2 <HAL_UART_IRQHandler+0xfe>
 800cfec:	f011 0f80 	tst.w	r1, #128	; 0x80
 800cff0:	d106      	bne.n	800d000 <HAL_UART_IRQHandler+0x10c>
	if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET)) {
 800cff2:	f013 0f40 	tst.w	r3, #64	; 0x40
 800cff6:	d002      	beq.n	800cffe <HAL_UART_IRQHandler+0x10a>
 800cff8:	f011 0f40 	tst.w	r1, #64	; 0x40
 800cffc:	d104      	bne.n	800d008 <HAL_UART_IRQHandler+0x114>
 800cffe:	bd10      	pop	{r4, pc}
		UART_Transmit_IT(huart);
 800d000:	4620      	mov	r0, r4
 800d002:	f7ff fb8c 	bl	800c71e <UART_Transmit_IT>
		return;
 800d006:	bd10      	pop	{r4, pc}
		UART_EndTransmit_IT(huart);
 800d008:	4620      	mov	r0, r4
 800d00a:	f7ff fec3 	bl	800cd94 <UART_EndTransmit_IT>
		return;
 800d00e:	e7f6      	b.n	800cffe <HAL_UART_IRQHandler+0x10a>
 800d010:	0800d015 	.word	0x0800d015

0800d014 <UART_DMAAbortOnError>:
{
 800d014:	b508      	push	{r3, lr}
	UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800d016:	6b80      	ldr	r0, [r0, #56]	; 0x38
	huart->RxXferCount = 0U;
 800d018:	2300      	movs	r3, #0
 800d01a:	85c3      	strh	r3, [r0, #46]	; 0x2e
	huart->TxXferCount = 0U;
 800d01c:	84c3      	strh	r3, [r0, #38]	; 0x26
	HAL_UART_ErrorCallback(huart);
 800d01e:	f7ff ff3b 	bl	800ce98 <HAL_UART_ErrorCallback>
 800d022:	bd08      	pop	{r3, pc}

0800d024 <HAL_UART_GetState>:
	temp1 = huart->gState;
 800d024:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
	temp2 = huart->RxState;
 800d028:	f890 003a 	ldrb.w	r0, [r0, #58]	; 0x3a
}
 800d02c:	4318      	orrs	r0, r3
 800d02e:	4770      	bx	lr

0800d030 <MotionFX_manager_init>:
 * @brief  Initialises MotionFX algorithm
 * @param  None
 * @retval None
 */
void MotionFX_manager_init(void)
{
 800d030:	b510      	push	{r4, lr}
 800d032:	b084      	sub	sp, #16
	char acc_orientation[4];
	char gyro_orientation[4];
	char mag_orientation[4];

	acc_orientation[0] = 'n';
 800d034:	226e      	movs	r2, #110	; 0x6e
 800d036:	f88d 200c 	strb.w	r2, [sp, #12]
	acc_orientation[1] = 'w';
 800d03a:	2177      	movs	r1, #119	; 0x77
 800d03c:	f88d 100d 	strb.w	r1, [sp, #13]
	acc_orientation[2] = 'u';
 800d040:	2375      	movs	r3, #117	; 0x75
 800d042:	f88d 300e 	strb.w	r3, [sp, #14]

	gyro_orientation[0] = 'n';
 800d046:	f88d 2008 	strb.w	r2, [sp, #8]
	gyro_orientation[1] = 'w';
 800d04a:	f88d 1009 	strb.w	r1, [sp, #9]
	gyro_orientation[2] = 'u';
 800d04e:	f88d 300a 	strb.w	r3, [sp, #10]

	mag_orientation[0] = 'n';
 800d052:	f88d 2004 	strb.w	r2, [sp, #4]
	mag_orientation[1] = 'e';
 800d056:	2265      	movs	r2, #101	; 0x65
 800d058:	f88d 2005 	strb.w	r2, [sp, #5]
	mag_orientation[2] = 'u';
 800d05c:	f88d 3006 	strb.w	r3, [sp, #6]

#if ((defined (USE_STM32F4XX_NUCLEO)) || (defined (USE_STM32L4XX_NUCLEO)) || (defined (USE_STM32L1XX_NUCLEO)))
	MotionFX_initialize();
 800d060:	f00b fa46 	bl	80184f0 <MotionFX_initialize>

	MotionFX_getKnobs(ipKnobs);
 800d064:	4c16      	ldr	r4, [pc, #88]	; (800d0c0 <MotionFX_manager_init+0x90>)
 800d066:	4620      	mov	r0, r4
 800d068:	f00b fcd0 	bl	8018a0c <MotionFX_getKnobs>

	(void)strcpy(ipKnobs->acc_orientation, acc_orientation);
 800d06c:	a903      	add	r1, sp, #12
 800d06e:	f104 0029 	add.w	r0, r4, #41	; 0x29
 800d072:	f010 fe83 	bl	801dd7c <strcpy>
	(void)strcpy(ipKnobs->gyro_orientation, gyro_orientation);
 800d076:	a902      	add	r1, sp, #8
 800d078:	f104 002d 	add.w	r0, r4, #45	; 0x2d
 800d07c:	f010 fe7e 	bl	801dd7c <strcpy>
	(void)strcpy(ipKnobs->mag_orientation, mag_orientation);
 800d080:	a901      	add	r1, sp, #4
 800d082:	f104 0031 	add.w	r0, r4, #49	; 0x31
 800d086:	f010 fe79 	bl	801dd7c <strcpy>

	ipKnobs->gbias_acc_th_sc_6X = GBIAS_ACC_TH_SC_6X;
 800d08a:	490e      	ldr	r1, [pc, #56]	; (800d0c4 <MotionFX_manager_init+0x94>)
 800d08c:	6161      	str	r1, [r4, #20]
	ipKnobs->gbias_gyro_th_sc_6X = GBIAS_GYRO_TH_SC_6X;
 800d08e:	4a0e      	ldr	r2, [pc, #56]	; (800d0c8 <MotionFX_manager_init+0x98>)
 800d090:	61a2      	str	r2, [r4, #24]
	ipKnobs->gbias_mag_th_sc_6X = GBIAS_MAG_TH_SC_6X;
 800d092:	4b0e      	ldr	r3, [pc, #56]	; (800d0cc <MotionFX_manager_init+0x9c>)
 800d094:	6123      	str	r3, [r4, #16]

	ipKnobs->gbias_acc_th_sc_9X = GBIAS_ACC_TH_SC_9X;
 800d096:	6221      	str	r1, [r4, #32]
	ipKnobs->gbias_gyro_th_sc_9X = GBIAS_GYRO_TH_SC_9X;
 800d098:	6262      	str	r2, [r4, #36]	; 0x24
	ipKnobs->gbias_mag_th_sc_9X = GBIAS_MAG_TH_SC_9X;
 800d09a:	61e3      	str	r3, [r4, #28]

	ipKnobs->output_type = MFX_ENGINE_OUTPUT_ENU;
 800d09c:	2301      	movs	r3, #1
 800d09e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
	ipKnobs->LMode = 1;
 800d0a2:	7323      	strb	r3, [r4, #12]
	ipKnobs->modx = DECIMATION;
 800d0a4:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28

	MotionFX_setKnobs(ipKnobs);
 800d0a8:	4620      	mov	r0, r4
 800d0aa:	f00b fc4b 	bl	8018944 <MotionFX_setKnobs>

	MotionFX_enable_6X(MFX_ENGINE_DISABLE);
 800d0ae:	2000      	movs	r0, #0
 800d0b0:	f00b fd02 	bl	8018ab8 <MotionFX_enable_6X>
	MotionFX_enable_9X(MFX_ENGINE_DISABLE);
 800d0b4:	2000      	movs	r0, #0
 800d0b6:	f00b fd23 	bl	8018b00 <MotionFX_enable_9X>
	MotionFX_CM0P_enable_gbias(MFX_CM0P_ENGINE_ENABLE);
	MotionFX_CM0P_enable_euler(MFX_CM0P_ENGINE_ENABLE);
	MotionFX_CM0P_enable_6X(MFX_CM0P_ENGINE_DISABLE);
	MotionFX_CM0P_enable_9X(MFX_CM0P_ENGINE_DISABLE);
#endif
}
 800d0ba:	b004      	add	sp, #16
 800d0bc:	bd10      	pop	{r4, pc}
 800d0be:	bf00      	nop
 800d0c0:	200025a8 	.word	0x200025a8
 800d0c4:	3ac88a48 	.word	0x3ac88a48
 800d0c8:	3b83126f 	.word	0x3b83126f
 800d0cc:	3b449ba6 	.word	0x3b449ba6

0800d0d0 <MotionFX_manager_run>:
 * @param  None
 * @retval None
 */
#if ((defined (USE_STM32F4XX_NUCLEO)) || (defined (USE_STM32L4XX_NUCLEO)) || (defined (USE_STM32L1XX_NUCLEO)))
void MotionFX_manager_run(MFX_input_t *data_in, MFX_output_t *data_out, float delta_time)
{
 800d0d0:	b538      	push	{r3, r4, r5, lr}
 800d0d2:	ed2d 8b02 	vpush	{d8}
	if (discardedCount == sampleToDiscard) {
 800d0d6:	4b0e      	ldr	r3, [pc, #56]	; (800d110 <MotionFX_manager_run+0x40>)
 800d0d8:	681b      	ldr	r3, [r3, #0]
 800d0da:	4a0e      	ldr	r2, [pc, #56]	; (800d114 <MotionFX_manager_run+0x44>)
 800d0dc:	6812      	ldr	r2, [r2, #0]
 800d0de:	4293      	cmp	r3, r2
 800d0e0:	d005      	beq.n	800d0ee <MotionFX_manager_run+0x1e>
		MotionFX_propagate(data_out, data_in, delta_time);
		MotionFX_update(data_out, data_in, delta_time, NULL);
	}else {
		discardedCount++;
 800d0e2:	3301      	adds	r3, #1
 800d0e4:	4a0a      	ldr	r2, [pc, #40]	; (800d110 <MotionFX_manager_run+0x40>)
 800d0e6:	6013      	str	r3, [r2, #0]
	}
}
 800d0e8:	ecbd 8b02 	vpop	{d8}
 800d0ec:	bd38      	pop	{r3, r4, r5, pc}
 800d0ee:	eeb0 8a40 	vmov.f32	s16, s0
 800d0f2:	460c      	mov	r4, r1
 800d0f4:	4605      	mov	r5, r0
		MotionFX_propagate(data_out, data_in, delta_time);
 800d0f6:	4601      	mov	r1, r0
 800d0f8:	4620      	mov	r0, r4
 800d0fa:	f00b fefd 	bl	8018ef8 <MotionFX_propagate>
		MotionFX_update(data_out, data_in, delta_time, NULL);
 800d0fe:	2200      	movs	r2, #0
 800d100:	eeb0 0a48 	vmov.f32	s0, s16
 800d104:	4629      	mov	r1, r5
 800d106:	4620      	mov	r0, r4
 800d108:	f00b fd26 	bl	8018b58 <MotionFX_update>
 800d10c:	e7ec      	b.n	800d0e8 <MotionFX_manager_run+0x18>
 800d10e:	bf00      	nop
 800d110:	200025a4 	.word	0x200025a4
 800d114:	20001464 	.word	0x20001464

0800d118 <MotionFX_manager_start_6X>:
 * @brief  Start 6 axes MotionFX engine
 * @param  None
 * @retval None
 */
void MotionFX_manager_start_6X(void)
{
 800d118:	b508      	push	{r3, lr}
#if ((defined (USE_STM32F4XX_NUCLEO)) || (defined (USE_STM32L4XX_NUCLEO)) || (defined (USE_STM32L1XX_NUCLEO)))
	MotionFX_enable_6X(MFX_ENGINE_ENABLE);
 800d11a:	2001      	movs	r0, #1
 800d11c:	f00b fccc 	bl	8018ab8 <MotionFX_enable_6X>
 800d120:	bd08      	pop	{r3, pc}

0800d122 <MotionFX_manager_stop_9X>:
 * @brief  Stop 9 axes MotionFX engine
 * @param  None
 * @retval None
 */
void MotionFX_manager_stop_9X(void)
{
 800d122:	b508      	push	{r3, lr}
#if ((defined (USE_STM32F4XX_NUCLEO)) || (defined (USE_STM32L4XX_NUCLEO)) || (defined (USE_STM32L1XX_NUCLEO)))
	MotionFX_enable_9X(MFX_ENGINE_DISABLE);
 800d124:	2000      	movs	r0, #0
 800d126:	f00b fceb 	bl	8018b00 <MotionFX_enable_9X>
 800d12a:	bd08      	pop	{r3, pc}

0800d12c <MotionFX_manager_get_version>:
 * @param  version  Library version string (must be array of 35 char)
 * @param  length  Library version string length
 * @retval None
 */
void MotionFX_manager_get_version(char *version, int *length)
{
 800d12c:	b510      	push	{r4, lr}
 800d12e:	460c      	mov	r4, r1
#if ((defined (USE_STM32F4XX_NUCLEO)) || (defined (USE_STM32L4XX_NUCLEO)) || (defined (USE_STM32L1XX_NUCLEO)))
	*length = (int)MotionFX_GetLibVersion(version);
 800d130:	f00d f8c4 	bl	801a2bc <MotionFX_GetLibVersion>
 800d134:	6020      	str	r0, [r4, #0]
 800d136:	bd10      	pop	{r4, pc}

0800d138 <MotionFX_manager_MagCal_run>:
 * @param  None
 * @retval None
 */
#if ((defined (USE_STM32F4XX_NUCLEO)) || (defined (USE_STM32L4XX_NUCLEO)) || (defined (USE_STM32L1XX_NUCLEO)))
void MotionFX_manager_MagCal_run(MFX_MagCal_input_t *data_in, MFX_MagCal_output_t *data_out)
{
 800d138:	b510      	push	{r4, lr}
 800d13a:	460c      	mov	r4, r1
	MotionFX_MagCal_run(data_in);
 800d13c:	f00c ff72 	bl	801a024 <MotionFX_MagCal_run>
	MotionFX_MagCal_getParams(data_out);
 800d140:	4620      	mov	r0, r4
 800d142:	f00d f88d 	bl	801a260 <MotionFX_MagCal_getParams>
 800d146:	bd10      	pop	{r4, pc}

0800d148 <MotionFX_manager_MagCal_start>:
 * @brief  Start magnetometer calibration
 * @param  None
 * @retval None
 */
void MotionFX_manager_MagCal_start(int sampletime)
{
 800d148:	b508      	push	{r3, lr}
#if ((defined (USE_STM32F4XX_NUCLEO)) || (defined (USE_STM32L4XX_NUCLEO)) || (defined (USE_STM32L1XX_NUCLEO)))
	MotionFX_MagCal_init(sampletime, 1);
 800d14a:	2101      	movs	r1, #1
 800d14c:	f00c fe6c 	bl	8019e28 <MotionFX_MagCal_init>
 800d150:	bd08      	pop	{r3, pc}

0800d152 <MotionFX_manager_MagCal_stop>:
 * @brief  Stop magnetometer calibration
 * @param  None
 * @retval None
 */
void MotionFX_manager_MagCal_stop(int sampletime)
{
 800d152:	b508      	push	{r3, lr}
#if ((defined (USE_STM32F4XX_NUCLEO)) || (defined (USE_STM32L4XX_NUCLEO)) || (defined (USE_STM32L1XX_NUCLEO)))
	MotionFX_MagCal_init(sampletime, 0);
 800d154:	2100      	movs	r1, #0
 800d156:	f00c fe67 	bl	8019e28 <MotionFX_MagCal_init>
 800d15a:	bd08      	pop	{r3, pc}

0800d15c <MotionFX_LoadMagCalFromNVM>:
	RecallCalibrationFromMemory(dataSize / 4, (uint32_t *)data);
	return (char)0;
#else
	return (char)1;
#endif
}
 800d15c:	2001      	movs	r0, #1
 800d15e:	4770      	bx	lr

0800d160 <MotionFX_SaveMagCalInNVM>:
	SaveCalibrationToMemory(dataSize / 4, (uint32_t *)data);
	return (char)0;
#else
	return (char)1;
#endif
}
 800d160:	2001      	movs	r0, #1
 800d162:	4770      	bx	lr

0800d164 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800d164:	b500      	push	{lr}
 800d166:	b085      	sub	sp, #20
	ADC_ChannelConfTypeDef sConfig = { 0 };
 800d168:	2300      	movs	r3, #0
 800d16a:	9300      	str	r3, [sp, #0]
 800d16c:	9301      	str	r3, [sp, #4]
 800d16e:	9302      	str	r3, [sp, #8]
 800d170:	9303      	str	r3, [sp, #12]

	/**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 800d172:	4814      	ldr	r0, [pc, #80]	; (800d1c4 <MX_ADC1_Init+0x60>)
 800d174:	4a14      	ldr	r2, [pc, #80]	; (800d1c8 <MX_ADC1_Init+0x64>)
 800d176:	6002      	str	r2, [r0, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800d178:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800d17c:	6042      	str	r2, [r0, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800d17e:	6083      	str	r3, [r0, #8]
	hadc1.Init.ScanConvMode = DISABLE;
 800d180:	6103      	str	r3, [r0, #16]
	hadc1.Init.ContinuousConvMode = DISABLE;
 800d182:	6183      	str	r3, [r0, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 800d184:	6203      	str	r3, [r0, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800d186:	62c3      	str	r3, [r0, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800d188:	4a10      	ldr	r2, [pc, #64]	; (800d1cc <MX_ADC1_Init+0x68>)
 800d18a:	6282      	str	r2, [r0, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800d18c:	60c3      	str	r3, [r0, #12]
	hadc1.Init.NbrOfConversion = 1;
 800d18e:	2201      	movs	r2, #1
 800d190:	61c2      	str	r2, [r0, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 800d192:	6303      	str	r3, [r0, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800d194:	6142      	str	r2, [r0, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 800d196:	f7fa f9cd 	bl	8007534 <HAL_ADC_Init>
 800d19a:	b968      	cbnz	r0, 800d1b8 <MX_ADC1_Init+0x54>
		Error_Handler();
	}
	/**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_6;
 800d19c:	2306      	movs	r3, #6
 800d19e:	9300      	str	r3, [sp, #0]
	sConfig.Rank = 1;
 800d1a0:	2301      	movs	r3, #1
 800d1a2:	9301      	str	r3, [sp, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800d1a4:	2300      	movs	r3, #0
 800d1a6:	9302      	str	r3, [sp, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 800d1a8:	4669      	mov	r1, sp
 800d1aa:	4806      	ldr	r0, [pc, #24]	; (800d1c4 <MX_ADC1_Init+0x60>)
 800d1ac:	f7fa fb70 	bl	8007890 <HAL_ADC_ConfigChannel>
 800d1b0:	b928      	cbnz	r0, 800d1be <MX_ADC1_Init+0x5a>
		Error_Handler();
	}
}
 800d1b2:	b005      	add	sp, #20
 800d1b4:	f85d fb04 	ldr.w	pc, [sp], #4
		Error_Handler();
 800d1b8:	f000 f9dc 	bl	800d574 <Error_Handler>
 800d1bc:	e7ee      	b.n	800d19c <MX_ADC1_Init+0x38>
		Error_Handler();
 800d1be:	f000 f9d9 	bl	800d574 <Error_Handler>
}
 800d1c2:	e7f6      	b.n	800d1b2 <MX_ADC1_Init+0x4e>
 800d1c4:	20003648 	.word	0x20003648
 800d1c8:	40012000 	.word	0x40012000
 800d1cc:	0f000001 	.word	0x0f000001

0800d1d0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800d1d0:	b510      	push	{r4, lr}
 800d1d2:	b088      	sub	sp, #32
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800d1d4:	2300      	movs	r3, #0
 800d1d6:	9303      	str	r3, [sp, #12]
 800d1d8:	9304      	str	r3, [sp, #16]
 800d1da:	9305      	str	r3, [sp, #20]
 800d1dc:	9306      	str	r3, [sp, #24]
 800d1de:	9307      	str	r3, [sp, #28]
	if (adcHandle->Instance == ADC1) {
 800d1e0:	6802      	ldr	r2, [r0, #0]
 800d1e2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800d1e6:	f503 3390 	add.w	r3, r3, #73728	; 0x12000
 800d1ea:	429a      	cmp	r2, r3
 800d1ec:	d001      	beq.n	800d1f2 <HAL_ADC_MspInit+0x22>
		HAL_NVIC_EnableIRQ(ADC_IRQn);
		/* USER CODE BEGIN ADC1_MspInit 1 */

		/* USER CODE END ADC1_MspInit 1 */
	}
}
 800d1ee:	b008      	add	sp, #32
 800d1f0:	bd10      	pop	{r4, pc}
		__HAL_RCC_ADC1_CLK_ENABLE();
 800d1f2:	2400      	movs	r4, #0
 800d1f4:	9401      	str	r4, [sp, #4]
 800d1f6:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 800d1fa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d1fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800d200:	645a      	str	r2, [r3, #68]	; 0x44
 800d202:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d204:	f402 7280 	and.w	r2, r2, #256	; 0x100
 800d208:	9201      	str	r2, [sp, #4]
 800d20a:	9a01      	ldr	r2, [sp, #4]
		__HAL_RCC_GPIOA_CLK_ENABLE();
 800d20c:	9402      	str	r4, [sp, #8]
 800d20e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d210:	f042 0201 	orr.w	r2, r2, #1
 800d214:	631a      	str	r2, [r3, #48]	; 0x30
 800d216:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d218:	f003 0301 	and.w	r3, r3, #1
 800d21c:	9302      	str	r3, [sp, #8]
 800d21e:	9b02      	ldr	r3, [sp, #8]
		GPIO_InitStruct.Pin = ADC6_Pin;
 800d220:	2340      	movs	r3, #64	; 0x40
 800d222:	9303      	str	r3, [sp, #12]
		GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800d224:	2303      	movs	r3, #3
 800d226:	9304      	str	r3, [sp, #16]
		HAL_GPIO_Init(ADC6_GPIO_Port, &GPIO_InitStruct);
 800d228:	a903      	add	r1, sp, #12
 800d22a:	4806      	ldr	r0, [pc, #24]	; (800d244 <HAL_ADC_MspInit+0x74>)
 800d22c:	f7fb f850 	bl	80082d0 <HAL_GPIO_Init>
		HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800d230:	4622      	mov	r2, r4
 800d232:	4621      	mov	r1, r4
 800d234:	2012      	movs	r0, #18
 800d236:	f7fa fc31 	bl	8007a9c <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(ADC_IRQn);
 800d23a:	2012      	movs	r0, #18
 800d23c:	f7fa fc72 	bl	8007b24 <HAL_NVIC_EnableIRQ>
}
 800d240:	e7d5      	b.n	800d1ee <HAL_ADC_MspInit+0x1e>
 800d242:	bf00      	nop
 800d244:	40020000 	.word	0x40020000

0800d248 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
void MX_DMA_Init(void)
{
 800d248:	b510      	push	{r4, lr}
 800d24a:	b082      	sub	sp, #8
	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 800d24c:	2400      	movs	r4, #0
 800d24e:	9400      	str	r4, [sp, #0]
 800d250:	4b22      	ldr	r3, [pc, #136]	; (800d2dc <MX_DMA_Init+0x94>)
 800d252:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d254:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 800d258:	631a      	str	r2, [r3, #48]	; 0x30
 800d25a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d25c:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800d260:	9200      	str	r2, [sp, #0]
 800d262:	9a00      	ldr	r2, [sp, #0]
	__HAL_RCC_DMA2_CLK_ENABLE();
 800d264:	9401      	str	r4, [sp, #4]
 800d266:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d268:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800d26c:	631a      	str	r2, [r3, #48]	; 0x30
 800d26e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d270:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d274:	9301      	str	r3, [sp, #4]
 800d276:	9b01      	ldr	r3, [sp, #4]

	/* DMA interrupt init */
	/* DMA1_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800d278:	4622      	mov	r2, r4
 800d27a:	4621      	mov	r1, r4
 800d27c:	200b      	movs	r0, #11
 800d27e:	f7fa fc0d 	bl	8007a9c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800d282:	200b      	movs	r0, #11
 800d284:	f7fa fc4e 	bl	8007b24 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream5_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800d288:	4622      	mov	r2, r4
 800d28a:	4621      	mov	r1, r4
 800d28c:	2010      	movs	r0, #16
 800d28e:	f7fa fc05 	bl	8007a9c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800d292:	2010      	movs	r0, #16
 800d294:	f7fa fc46 	bl	8007b24 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800d298:	4622      	mov	r2, r4
 800d29a:	4621      	mov	r1, r4
 800d29c:	2011      	movs	r0, #17
 800d29e:	f7fa fbfd 	bl	8007a9c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 800d2a2:	2011      	movs	r0, #17
 800d2a4:	f7fa fc3e 	bl	8007b24 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream7_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 800d2a8:	4622      	mov	r2, r4
 800d2aa:	4621      	mov	r1, r4
 800d2ac:	202f      	movs	r0, #47	; 0x2f
 800d2ae:	f7fa fbf5 	bl	8007a9c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 800d2b2:	202f      	movs	r0, #47	; 0x2f
 800d2b4:	f7fa fc36 	bl	8007b24 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800d2b8:	4622      	mov	r2, r4
 800d2ba:	4621      	mov	r1, r4
 800d2bc:	2039      	movs	r0, #57	; 0x39
 800d2be:	f7fa fbed 	bl	8007a9c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 800d2c2:	2039      	movs	r0, #57	; 0x39
 800d2c4:	f7fa fc2e 	bl	8007b24 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 800d2c8:	4622      	mov	r2, r4
 800d2ca:	4621      	mov	r1, r4
 800d2cc:	2045      	movs	r0, #69	; 0x45
 800d2ce:	f7fa fbe5 	bl	8007a9c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 800d2d2:	2045      	movs	r0, #69	; 0x45
 800d2d4:	f7fa fc26 	bl	8007b24 <HAL_NVIC_EnableIRQ>
}
 800d2d8:	b002      	add	sp, #8
 800d2da:	bd10      	pop	{r4, pc}
 800d2dc:	40023800 	.word	0x40023800

0800d2e0 <MX_GPIO_Init>:
 * Output
 * EVENT_OUT
 * EXTI
 */
void MX_GPIO_Init(void)
{
 800d2e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d2e2:	b08b      	sub	sp, #44	; 0x2c
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800d2e4:	2400      	movs	r4, #0
 800d2e6:	9405      	str	r4, [sp, #20]
 800d2e8:	9406      	str	r4, [sp, #24]
 800d2ea:	9407      	str	r4, [sp, #28]
 800d2ec:	9408      	str	r4, [sp, #32]
 800d2ee:	9409      	str	r4, [sp, #36]	; 0x24

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800d2f0:	9401      	str	r4, [sp, #4]
 800d2f2:	4b2e      	ldr	r3, [pc, #184]	; (800d3ac <MX_GPIO_Init+0xcc>)
 800d2f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d2f6:	f042 0204 	orr.w	r2, r2, #4
 800d2fa:	631a      	str	r2, [r3, #48]	; 0x30
 800d2fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d2fe:	f002 0204 	and.w	r2, r2, #4
 800d302:	9201      	str	r2, [sp, #4]
 800d304:	9a01      	ldr	r2, [sp, #4]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800d306:	9402      	str	r4, [sp, #8]
 800d308:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d30a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d30e:	631a      	str	r2, [r3, #48]	; 0x30
 800d310:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d312:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800d316:	9202      	str	r2, [sp, #8]
 800d318:	9a02      	ldr	r2, [sp, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800d31a:	9403      	str	r4, [sp, #12]
 800d31c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d31e:	f042 0201 	orr.w	r2, r2, #1
 800d322:	631a      	str	r2, [r3, #48]	; 0x30
 800d324:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d326:	f002 0201 	and.w	r2, r2, #1
 800d32a:	9203      	str	r2, [sp, #12]
 800d32c:	9a03      	ldr	r2, [sp, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800d32e:	9404      	str	r4, [sp, #16]
 800d330:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d332:	f042 0202 	orr.w	r2, r2, #2
 800d336:	631a      	str	r2, [r3, #48]	; 0x30
 800d338:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d33a:	f003 0302 	and.w	r3, r3, #2
 800d33e:	9304      	str	r3, [sp, #16]
 800d340:	9b04      	ldr	r3, [sp, #16]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(MOTOR_ENB_GPIO_Port, MOTOR_ENB_Pin, GPIO_PIN_RESET);
 800d342:	4e1b      	ldr	r6, [pc, #108]	; (800d3b0 <MX_GPIO_Init+0xd0>)
 800d344:	4622      	mov	r2, r4
 800d346:	2102      	movs	r1, #2
 800d348:	4630      	mov	r0, r6
 800d34a:	f7fb f9c9 	bl	80086e0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, LD2_Pin | MOTOR_ENA_Pin, GPIO_PIN_RESET);
 800d34e:	4f19      	ldr	r7, [pc, #100]	; (800d3b4 <MX_GPIO_Init+0xd4>)
 800d350:	4622      	mov	r2, r4
 800d352:	f44f 6184 	mov.w	r1, #1056	; 0x420
 800d356:	4638      	mov	r0, r7
 800d358:	f7fb f9c2 	bl	80086e0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : PtPin */
	GPIO_InitStruct.Pin = B1_Pin;
 800d35c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800d360:	9305      	str	r3, [sp, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800d362:	4b15      	ldr	r3, [pc, #84]	; (800d3b8 <MX_GPIO_Init+0xd8>)
 800d364:	9306      	str	r3, [sp, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d366:	9407      	str	r4, [sp, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800d368:	a905      	add	r1, sp, #20
 800d36a:	4630      	mov	r0, r6
 800d36c:	f7fa ffb0 	bl	80082d0 <HAL_GPIO_Init>

	/*Configure GPIO pin : PtPin */
	GPIO_InitStruct.Pin = MOTOR_ENB_Pin;
 800d370:	2302      	movs	r3, #2
 800d372:	9305      	str	r3, [sp, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d374:	2501      	movs	r5, #1
 800d376:	9506      	str	r5, [sp, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d378:	9407      	str	r4, [sp, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d37a:	9408      	str	r4, [sp, #32]
	HAL_GPIO_Init(MOTOR_ENB_GPIO_Port, &GPIO_InitStruct);
 800d37c:	a905      	add	r1, sp, #20
 800d37e:	4630      	mov	r0, r6
 800d380:	f7fa ffa6 	bl	80082d0 <HAL_GPIO_Init>

	/*Configure GPIO pins : PAPin PAPin */
	GPIO_InitStruct.Pin = LD2_Pin | MOTOR_ENA_Pin;
 800d384:	f44f 6384 	mov.w	r3, #1056	; 0x420
 800d388:	9305      	str	r3, [sp, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d38a:	9506      	str	r5, [sp, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d38c:	9407      	str	r4, [sp, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d38e:	9408      	str	r4, [sp, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d390:	a905      	add	r1, sp, #20
 800d392:	4638      	mov	r0, r7
 800d394:	f7fa ff9c 	bl	80082d0 <HAL_GPIO_Init>

	/* Initialize LED */
	BSP_LED_Init(LED2);
 800d398:	4620      	mov	r0, r4
 800d39a:	f7f9 faf1 	bl	8006980 <BSP_LED_Init>

	/* Initialize push button */
	BSP_PB_Init(BUTTON_KEY, BUTTON_MODE_EXTI);
 800d39e:	4629      	mov	r1, r5
 800d3a0:	4620      	mov	r0, r4
 800d3a2:	f7f9 fb2d 	bl	8006a00 <BSP_PB_Init>
}
 800d3a6:	b00b      	add	sp, #44	; 0x2c
 800d3a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d3aa:	bf00      	nop
 800d3ac:	40023800 	.word	0x40023800
 800d3b0:	40020800 	.word	0x40020800
 800d3b4:	40020000 	.word	0x40020000
 800d3b8:	10210000 	.word	0x10210000

0800d3bc <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800d3bc:	b508      	push	{r3, lr}
	hi2c1.Instance = I2C1;
 800d3be:	480b      	ldr	r0, [pc, #44]	; (800d3ec <MX_I2C1_Init+0x30>)
 800d3c0:	4b0b      	ldr	r3, [pc, #44]	; (800d3f0 <MX_I2C1_Init+0x34>)
 800d3c2:	6003      	str	r3, [r0, #0]
	hi2c1.Init.ClockSpeed = 400000;
 800d3c4:	4b0b      	ldr	r3, [pc, #44]	; (800d3f4 <MX_I2C1_Init+0x38>)
 800d3c6:	6043      	str	r3, [r0, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800d3c8:	2300      	movs	r3, #0
 800d3ca:	6083      	str	r3, [r0, #8]
	hi2c1.Init.OwnAddress1 = 0;
 800d3cc:	60c3      	str	r3, [r0, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800d3ce:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800d3d2:	6102      	str	r2, [r0, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800d3d4:	6143      	str	r3, [r0, #20]
	hi2c1.Init.OwnAddress2 = 0;
 800d3d6:	6183      	str	r3, [r0, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800d3d8:	61c3      	str	r3, [r0, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800d3da:	6203      	str	r3, [r0, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 800d3dc:	f7fb fe06 	bl	8008fec <HAL_I2C_Init>
 800d3e0:	b900      	cbnz	r0, 800d3e4 <MX_I2C1_Init+0x28>
 800d3e2:	bd08      	pop	{r3, pc}
		Error_Handler();
 800d3e4:	f000 f8c6 	bl	800d574 <Error_Handler>
	}
}
 800d3e8:	e7fb      	b.n	800d3e2 <MX_I2C1_Init+0x26>
 800d3ea:	bf00      	nop
 800d3ec:	200036f0 	.word	0x200036f0
 800d3f0:	40005400 	.word	0x40005400
 800d3f4:	00061a80 	.word	0x00061a80

0800d3f8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800d3f8:	b570      	push	{r4, r5, r6, lr}
 800d3fa:	b088      	sub	sp, #32
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800d3fc:	2300      	movs	r3, #0
 800d3fe:	9303      	str	r3, [sp, #12]
 800d400:	9304      	str	r3, [sp, #16]
 800d402:	9305      	str	r3, [sp, #20]
 800d404:	9306      	str	r3, [sp, #24]
 800d406:	9307      	str	r3, [sp, #28]
	if (i2cHandle->Instance == I2C1) {
 800d408:	6802      	ldr	r2, [r0, #0]
 800d40a:	4b38      	ldr	r3, [pc, #224]	; (800d4ec <HAL_I2C_MspInit+0xf4>)
 800d40c:	429a      	cmp	r2, r3
 800d40e:	d001      	beq.n	800d414 <HAL_I2C_MspInit+0x1c>
		HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
		/* USER CODE BEGIN I2C1_MspInit 1 */

		/* USER CODE END I2C1_MspInit 1 */
	}
}
 800d410:	b008      	add	sp, #32
 800d412:	bd70      	pop	{r4, r5, r6, pc}
 800d414:	4604      	mov	r4, r0
		__HAL_RCC_GPIOB_CLK_ENABLE();
 800d416:	2500      	movs	r5, #0
 800d418:	9501      	str	r5, [sp, #4]
 800d41a:	4e35      	ldr	r6, [pc, #212]	; (800d4f0 <HAL_I2C_MspInit+0xf8>)
 800d41c:	6b33      	ldr	r3, [r6, #48]	; 0x30
 800d41e:	f043 0302 	orr.w	r3, r3, #2
 800d422:	6333      	str	r3, [r6, #48]	; 0x30
 800d424:	6b33      	ldr	r3, [r6, #48]	; 0x30
 800d426:	f003 0302 	and.w	r3, r3, #2
 800d42a:	9301      	str	r3, [sp, #4]
 800d42c:	9b01      	ldr	r3, [sp, #4]
		GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 800d42e:	f44f 7340 	mov.w	r3, #768	; 0x300
 800d432:	9303      	str	r3, [sp, #12]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800d434:	2312      	movs	r3, #18
 800d436:	9304      	str	r3, [sp, #16]
		GPIO_InitStruct.Pull = GPIO_PULLUP;
 800d438:	2301      	movs	r3, #1
 800d43a:	9305      	str	r3, [sp, #20]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d43c:	2303      	movs	r3, #3
 800d43e:	9306      	str	r3, [sp, #24]
		GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800d440:	2304      	movs	r3, #4
 800d442:	9307      	str	r3, [sp, #28]
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d444:	a903      	add	r1, sp, #12
 800d446:	482b      	ldr	r0, [pc, #172]	; (800d4f4 <HAL_I2C_MspInit+0xfc>)
 800d448:	f7fa ff42 	bl	80082d0 <HAL_GPIO_Init>
		__HAL_RCC_I2C1_CLK_ENABLE();
 800d44c:	9502      	str	r5, [sp, #8]
 800d44e:	6c33      	ldr	r3, [r6, #64]	; 0x40
 800d450:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d454:	6433      	str	r3, [r6, #64]	; 0x40
 800d456:	6c33      	ldr	r3, [r6, #64]	; 0x40
 800d458:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800d45c:	9302      	str	r3, [sp, #8]
 800d45e:	9b02      	ldr	r3, [sp, #8]
		hdma_i2c1_rx.Instance = DMA1_Stream0;
 800d460:	4825      	ldr	r0, [pc, #148]	; (800d4f8 <HAL_I2C_MspInit+0x100>)
 800d462:	4b26      	ldr	r3, [pc, #152]	; (800d4fc <HAL_I2C_MspInit+0x104>)
 800d464:	6003      	str	r3, [r0, #0]
		hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 800d466:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800d46a:	6043      	str	r3, [r0, #4]
		hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800d46c:	6085      	str	r5, [r0, #8]
		hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800d46e:	60c5      	str	r5, [r0, #12]
		hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800d470:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d474:	6103      	str	r3, [r0, #16]
		hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800d476:	6145      	str	r5, [r0, #20]
		hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800d478:	6185      	str	r5, [r0, #24]
		hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 800d47a:	61c5      	str	r5, [r0, #28]
		hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800d47c:	6205      	str	r5, [r0, #32]
		hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800d47e:	6245      	str	r5, [r0, #36]	; 0x24
		if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK) {
 800d480:	f7fa fc28 	bl	8007cd4 <HAL_DMA_Init>
 800d484:	bb58      	cbnz	r0, 800d4de <HAL_I2C_MspInit+0xe6>
		__HAL_LINKDMA(i2cHandle, hdmarx, hdma_i2c1_rx);
 800d486:	4b1c      	ldr	r3, [pc, #112]	; (800d4f8 <HAL_I2C_MspInit+0x100>)
 800d488:	63a3      	str	r3, [r4, #56]	; 0x38
 800d48a:	639c      	str	r4, [r3, #56]	; 0x38
		hdma_i2c1_tx.Instance = DMA1_Stream7;
 800d48c:	481c      	ldr	r0, [pc, #112]	; (800d500 <HAL_I2C_MspInit+0x108>)
 800d48e:	4b1d      	ldr	r3, [pc, #116]	; (800d504 <HAL_I2C_MspInit+0x10c>)
 800d490:	6003      	str	r3, [r0, #0]
		hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 800d492:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800d496:	6043      	str	r3, [r0, #4]
		hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800d498:	2340      	movs	r3, #64	; 0x40
 800d49a:	6083      	str	r3, [r0, #8]
		hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800d49c:	2300      	movs	r3, #0
 800d49e:	60c3      	str	r3, [r0, #12]
		hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800d4a0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800d4a4:	6102      	str	r2, [r0, #16]
		hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800d4a6:	6143      	str	r3, [r0, #20]
		hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800d4a8:	6183      	str	r3, [r0, #24]
		hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 800d4aa:	61c3      	str	r3, [r0, #28]
		hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800d4ac:	6203      	str	r3, [r0, #32]
		hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800d4ae:	6243      	str	r3, [r0, #36]	; 0x24
		if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK) {
 800d4b0:	f7fa fc10 	bl	8007cd4 <HAL_DMA_Init>
 800d4b4:	b9b0      	cbnz	r0, 800d4e4 <HAL_I2C_MspInit+0xec>
		__HAL_LINKDMA(i2cHandle, hdmatx, hdma_i2c1_tx);
 800d4b6:	4b12      	ldr	r3, [pc, #72]	; (800d500 <HAL_I2C_MspInit+0x108>)
 800d4b8:	6363      	str	r3, [r4, #52]	; 0x34
 800d4ba:	639c      	str	r4, [r3, #56]	; 0x38
		HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800d4bc:	2200      	movs	r2, #0
 800d4be:	4611      	mov	r1, r2
 800d4c0:	201f      	movs	r0, #31
 800d4c2:	f7fa faeb 	bl	8007a9c <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800d4c6:	201f      	movs	r0, #31
 800d4c8:	f7fa fb2c 	bl	8007b24 <HAL_NVIC_EnableIRQ>
		HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 800d4cc:	2200      	movs	r2, #0
 800d4ce:	4611      	mov	r1, r2
 800d4d0:	2020      	movs	r0, #32
 800d4d2:	f7fa fae3 	bl	8007a9c <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800d4d6:	2020      	movs	r0, #32
 800d4d8:	f7fa fb24 	bl	8007b24 <HAL_NVIC_EnableIRQ>
}
 800d4dc:	e798      	b.n	800d410 <HAL_I2C_MspInit+0x18>
			Error_Handler();
 800d4de:	f000 f849 	bl	800d574 <Error_Handler>
 800d4e2:	e7d0      	b.n	800d486 <HAL_I2C_MspInit+0x8e>
			Error_Handler();
 800d4e4:	f000 f846 	bl	800d574 <Error_Handler>
 800d4e8:	e7e5      	b.n	800d4b6 <HAL_I2C_MspInit+0xbe>
 800d4ea:	bf00      	nop
 800d4ec:	40005400 	.word	0x40005400
 800d4f0:	40023800 	.word	0x40023800
 800d4f4:	40020400 	.word	0x40020400
 800d4f8:	20003744 	.word	0x20003744
 800d4fc:	40026010 	.word	0x40026010
 800d500:	20003690 	.word	0x20003690
 800d504:	400260b8 	.word	0x400260b8

0800d508 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
	if (i2cHandle->Instance == I2C1) {
 800d508:	6802      	ldr	r2, [r0, #0]
 800d50a:	4b0e      	ldr	r3, [pc, #56]	; (800d544 <HAL_I2C_MspDeInit+0x3c>)
 800d50c:	429a      	cmp	r2, r3
 800d50e:	d000      	beq.n	800d512 <HAL_I2C_MspDeInit+0xa>
 800d510:	4770      	bx	lr
{
 800d512:	b510      	push	{r4, lr}
 800d514:	4604      	mov	r4, r0
		/* USER CODE BEGIN I2C1_MspDeInit 0 */

		/* USER CODE END I2C1_MspDeInit 0 */
		/* Peripheral clock disable */
		__HAL_RCC_I2C1_CLK_DISABLE();
 800d516:	4a0c      	ldr	r2, [pc, #48]	; (800d548 <HAL_I2C_MspDeInit+0x40>)
 800d518:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800d51a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800d51e:	6413      	str	r3, [r2, #64]	; 0x40

		/**I2C1 GPIO Configuration
		   PB8     ------> I2C1_SCL
		   PB9     ------> I2C1_SDA
		 */
		HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8 | GPIO_PIN_9);
 800d520:	f44f 7140 	mov.w	r1, #768	; 0x300
 800d524:	4809      	ldr	r0, [pc, #36]	; (800d54c <HAL_I2C_MspDeInit+0x44>)
 800d526:	f7fb f82d 	bl	8008584 <HAL_GPIO_DeInit>

		/* I2C1 DMA DeInit */
		HAL_DMA_DeInit(i2cHandle->hdmarx);
 800d52a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800d52c:	f7fa fd12 	bl	8007f54 <HAL_DMA_DeInit>
		HAL_DMA_DeInit(i2cHandle->hdmatx);
 800d530:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800d532:	f7fa fd0f 	bl	8007f54 <HAL_DMA_DeInit>

		/* I2C1 interrupt Deinit */
		HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 800d536:	201f      	movs	r0, #31
 800d538:	f7fa fb0a 	bl	8007b50 <HAL_NVIC_DisableIRQ>
		HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 800d53c:	2020      	movs	r0, #32
 800d53e:	f7fa fb07 	bl	8007b50 <HAL_NVIC_DisableIRQ>
 800d542:	bd10      	pop	{r4, pc}
 800d544:	40005400 	.word	0x40005400
 800d548:	40023800 	.word	0x40023800
 800d54c:	40020400 	.word	0x40020400

0800d550 <MX_CRC_Init>:
/**
 * @brief  CRC init function.
 * @param  None
 * @retval None
 */
void MX_CRC_Init(void) {
 800d550:	b082      	sub	sp, #8
__CRC_CLK_ENABLE()
 800d552:	2300      	movs	r3, #0
 800d554:	9301      	str	r3, [sp, #4]
 800d556:	4b06      	ldr	r3, [pc, #24]	; (800d570 <MX_CRC_Init+0x20>)
 800d558:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d55a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800d55e:	631a      	str	r2, [r3, #48]	; 0x30
 800d560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d562:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800d566:	9301      	str	r3, [sp, #4]
 800d568:	9b01      	ldr	r3, [sp, #4]
;
}
 800d56a:	b002      	add	sp, #8
 800d56c:	4770      	bx	lr
 800d56e:	bf00      	nop
 800d570:	40023800 	.word	0x40023800

0800d574 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 800d574:	b508      	push	{r3, lr}
/* USER CODE BEGIN Error_Handler_Debug */

for (;;) {
BSP_LED_On(LED2);
 800d576:	2000      	movs	r0, #0
 800d578:	f7f9 fa2a 	bl	80069d0 <BSP_LED_On>
HAL_Delay(100);
 800d57c:	2064      	movs	r0, #100	; 0x64
 800d57e:	f7f9 ff1f 	bl	80073c0 <HAL_Delay>
BSP_LED_Off(LED2);
 800d582:	2000      	movs	r0, #0
 800d584:	f7f9 fa30 	bl	80069e8 <BSP_LED_Off>
HAL_Delay(100);
 800d588:	2064      	movs	r0, #100	; 0x64
 800d58a:	f7f9 ff19 	bl	80073c0 <HAL_Delay>
 800d58e:	e7f2      	b.n	800d576 <Error_Handler+0x2>

0800d590 <SystemClock_Config>:
void SystemClock_Config(void) {
 800d590:	b500      	push	{lr}
 800d592:	b095      	sub	sp, #84	; 0x54
RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800d594:	2230      	movs	r2, #48	; 0x30
 800d596:	2100      	movs	r1, #0
 800d598:	a808      	add	r0, sp, #32
 800d59a:	f00f fe1c 	bl	801d1d6 <memset>
RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800d59e:	2300      	movs	r3, #0
 800d5a0:	9303      	str	r3, [sp, #12]
 800d5a2:	9304      	str	r3, [sp, #16]
 800d5a4:	9305      	str	r3, [sp, #20]
 800d5a6:	9306      	str	r3, [sp, #24]
 800d5a8:	9307      	str	r3, [sp, #28]
__HAL_RCC_PWR_CLK_ENABLE()
 800d5aa:	9301      	str	r3, [sp, #4]
 800d5ac:	4a21      	ldr	r2, [pc, #132]	; (800d634 <SystemClock_Config+0xa4>)
 800d5ae:	6c11      	ldr	r1, [r2, #64]	; 0x40
 800d5b0:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 800d5b4:	6411      	str	r1, [r2, #64]	; 0x40
 800d5b6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800d5b8:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 800d5bc:	9201      	str	r2, [sp, #4]
 800d5be:	9a01      	ldr	r2, [sp, #4]
__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800d5c0:	9302      	str	r3, [sp, #8]
 800d5c2:	4a1d      	ldr	r2, [pc, #116]	; (800d638 <SystemClock_Config+0xa8>)
 800d5c4:	6813      	ldr	r3, [r2, #0]
 800d5c6:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800d5ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d5ce:	6013      	str	r3, [r2, #0]
 800d5d0:	6813      	ldr	r3, [r2, #0]
 800d5d2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800d5d6:	9302      	str	r3, [sp, #8]
 800d5d8:	9b02      	ldr	r3, [sp, #8]
RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800d5da:	2301      	movs	r3, #1
 800d5dc:	9308      	str	r3, [sp, #32]
RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800d5de:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800d5e2:	9309      	str	r3, [sp, #36]	; 0x24
RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800d5e4:	2302      	movs	r3, #2
 800d5e6:	930e      	str	r3, [sp, #56]	; 0x38
RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800d5e8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800d5ec:	930f      	str	r3, [sp, #60]	; 0x3c
RCC_OscInitStruct.PLL.PLLM = 8;
 800d5ee:	2308      	movs	r3, #8
 800d5f0:	9310      	str	r3, [sp, #64]	; 0x40
RCC_OscInitStruct.PLL.PLLN = 336;
 800d5f2:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800d5f6:	9311      	str	r3, [sp, #68]	; 0x44
RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800d5f8:	2304      	movs	r3, #4
 800d5fa:	9312      	str	r3, [sp, #72]	; 0x48
RCC_OscInitStruct.PLL.PLLQ = 7;
 800d5fc:	2307      	movs	r3, #7
 800d5fe:	9313      	str	r3, [sp, #76]	; 0x4c
if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800d600:	a808      	add	r0, sp, #32
 800d602:	f7fc ff9f 	bl	800a544 <HAL_RCC_OscConfig>
 800d606:	b980      	cbnz	r0, 800d62a <SystemClock_Config+0x9a>
RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800d608:	230f      	movs	r3, #15
 800d60a:	9303      	str	r3, [sp, #12]
RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800d60c:	2102      	movs	r1, #2
 800d60e:	9104      	str	r1, [sp, #16]
RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800d610:	2300      	movs	r3, #0
 800d612:	9305      	str	r3, [sp, #20]
RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800d614:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800d618:	9206      	str	r2, [sp, #24]
RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800d61a:	9307      	str	r3, [sp, #28]
if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 800d61c:	a803      	add	r0, sp, #12
 800d61e:	f7fd fa45 	bl	800aaac <HAL_RCC_ClockConfig>
 800d622:	b920      	cbnz	r0, 800d62e <SystemClock_Config+0x9e>
}
 800d624:	b015      	add	sp, #84	; 0x54
 800d626:	f85d fb04 	ldr.w	pc, [sp], #4
Error_Handler();
 800d62a:	f7ff ffa3 	bl	800d574 <Error_Handler>
Error_Handler();
 800d62e:	f7ff ffa1 	bl	800d574 <Error_Handler>
 800d632:	bf00      	nop
 800d634:	40023800 	.word	0x40023800
 800d638:	40007000 	.word	0x40007000

0800d63c <main>:
int main(void) {
 800d63c:	b530      	push	{r4, r5, lr}
 800d63e:	b0ad      	sub	sp, #180	; 0xb4
	HAL_Init();
 800d640:	f7f9 fe92 	bl	8007368 <HAL_Init>
	SystemClock_Config();
 800d644:	f7ff ffa4 	bl	800d590 <SystemClock_Config>
	MX_GPIO_Init();
 800d648:	f7ff fe4a 	bl	800d2e0 <MX_GPIO_Init>
	MX_DMA_Init();
 800d64c:	f7ff fdfc 	bl	800d248 <MX_DMA_Init>
	MX_USART2_UART_Init();
 800d650:	f001 f86a 	bl	800e728 <MX_USART2_UART_Init>
	MX_I2C1_Init();
 800d654:	f7ff feb2 	bl	800d3bc <MX_I2C1_Init>
	MX_TIM2_Init();
 800d658:	f000 ffac 	bl	800e5b4 <MX_TIM2_Init>
	MX_TIM3_Init();
 800d65c:	f001 f806 	bl	800e66c <MX_TIM3_Init>
	MX_ADC1_Init();
 800d660:	f7ff fd80 	bl	800d164 <MX_ADC1_Init>
	MX_USART6_UART_Init();
 800d664:	f001 f87c 	bl	800e760 <MX_USART6_UART_Init>
	MX_CRC_Init();
 800d668:	f7ff ff72 	bl	800d550 <MX_CRC_Init>
	MX_I2C1_Init();
 800d66c:	f7ff fea6 	bl	800d3bc <MX_I2C1_Init>
	__HAL_RCC_CRC_CLK_ENABLE()
 800d670:	2400      	movs	r4, #0
 800d672:	9400      	str	r4, [sp, #0]
 800d674:	4b2e      	ldr	r3, [pc, #184]	; (800d730 <main+0xf4>)
 800d676:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d678:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800d67c:	631a      	str	r2, [r3, #48]	; 0x30
 800d67e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d680:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800d684:	9300      	str	r3, [sp, #0]
 800d686:	9b00      	ldr	r3, [sp, #0]
	setvbuf(stdin, NULL, _IONBF, 0);
 800d688:	4d2a      	ldr	r5, [pc, #168]	; (800d734 <main+0xf8>)
 800d68a:	6828      	ldr	r0, [r5, #0]
 800d68c:	4623      	mov	r3, r4
 800d68e:	2202      	movs	r2, #2
 800d690:	4621      	mov	r1, r4
 800d692:	6840      	ldr	r0, [r0, #4]
 800d694:	f010 fa90 	bl	801dbb8 <setvbuf>
	setvbuf(stdout, NULL, _IONBF, 0);
 800d698:	6828      	ldr	r0, [r5, #0]
 800d69a:	4623      	mov	r3, r4
 800d69c:	2202      	movs	r2, #2
 800d69e:	4621      	mov	r1, r4
 800d6a0:	6880      	ldr	r0, [r0, #8]
 800d6a2:	f010 fa89 	bl	801dbb8 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0);
 800d6a6:	6828      	ldr	r0, [r5, #0]
 800d6a8:	4623      	mov	r3, r4
 800d6aa:	2202      	movs	r2, #2
 800d6ac:	4621      	mov	r1, r4
 800d6ae:	68c0      	ldr	r0, [r0, #12]
 800d6b0:	f010 fa82 	bl	801dbb8 <setvbuf>
	Print_TimeStamp();
 800d6b4:	f000 fcd0 	bl	800e058 <Print_TimeStamp>
	printf("Starting, initializing sensors ...\n");
 800d6b8:	481f      	ldr	r0, [pc, #124]	; (800d738 <main+0xfc>)
 800d6ba:	f010 fa75 	bl	801dba8 <puts>
	XNUCLEO53L1A1_Init();
 800d6be:	f7f9 fafd 	bl	8006cbc <XNUCLEO53L1A1_Init>
	range_init();
 800d6c2:	f000 fbe1 	bl	800de88 <range_init>
	MX_TIM_ALGO_Init();
 800d6c6:	f000 fc67 	bl	800df98 <MX_TIM_ALGO_Init>
	mems_init();
 800d6ca:	f000 f881 	bl	800d7d0 <mems_init>
	MotionFX_manager_get_version(lib_version, &lib_version_len);
 800d6ce:	a922      	add	r1, sp, #136	; 0x88
 800d6d0:	a823      	add	r0, sp, #140	; 0x8c
 800d6d2:	f7ff fd2b 	bl	800d12c <MotionFX_manager_get_version>
	RTC_Config();
 800d6d6:	f000 fd3d 	bl	800e154 <RTC_Config>
	RTC_TimeStampConfig();
 800d6da:	f000 fcdb 	bl	800e094 <RTC_TimeStampConfig>
	BSP_LED_On(LED2);
 800d6de:	4620      	mov	r0, r4
 800d6e0:	f7f9 f976 	bl	80069d0 <BSP_LED_On>
	HAL_Delay(500);
 800d6e4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800d6e8:	f7f9 fe6a 	bl	80073c0 <HAL_Delay>
	BSP_LED_Off(LED2);
 800d6ec:	4620      	mov	r0, r4
 800d6ee:	f7f9 f97b 	bl	80069e8 <BSP_LED_Off>
	Print_TimeStamp();
 800d6f2:	f000 fcb1 	bl	800e058 <Print_TimeStamp>
	printf("Sensors initialized.\n");
 800d6f6:	4811      	ldr	r0, [pc, #68]	; (800d73c <main+0x100>)
 800d6f8:	f010 fa56 	bl	801dba8 <puts>
	Print_TimeStamp();
 800d6fc:	f000 fcac 	bl	800e058 <Print_TimeStamp>
	printf("Initialing motors ...\n");
 800d700:	480f      	ldr	r0, [pc, #60]	; (800d740 <main+0x104>)
 800d702:	f010 fa51 	bl	801dba8 <puts>
	motor_init();
 800d706:	f000 fb3b 	bl	800dd80 <motor_init>
	Print_TimeStamp();
 800d70a:	f000 fca5 	bl	800e058 <Print_TimeStamp>
	printf("Motors initialized.\n");
 800d70e:	480d      	ldr	r0, [pc, #52]	; (800d744 <main+0x108>)
 800d710:	f010 fa4a 	bl	801dba8 <puts>
	Print_TimeStamp();
 800d714:	f000 fca0 	bl	800e058 <Print_TimeStamp>
	printf("Console ready.\n");
 800d718:	480b      	ldr	r0, [pc, #44]	; (800d748 <main+0x10c>)
 800d71a:	f010 fa45 	bl	801dba8 <puts>
	start_data_out = run_mems_process();
 800d71e:	a801      	add	r0, sp, #4
 800d720:	f000 fade 	bl	800dce0 <run_mems_process>
	HAL_Delay(3000);
 800d724:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800d728:	f7f9 fe4a 	bl	80073c0 <HAL_Delay>
 800d72c:	e7fe      	b.n	800d72c <main+0xf0>
 800d72e:	bf00      	nop
 800d730:	40023800 	.word	0x40023800
 800d734:	20001470 	.word	0x20001470
 800d738:	08020350 	.word	0x08020350
 800d73c:	08020374 	.word	0x08020374
 800d740:	0802038c 	.word	0x0802038c
 800d744:	080203a4 	.word	0x080203a4
 800d748:	080203b8 	.word	0x080203b8

0800d74c <assert_failed>:
 *         where the assert_param error has occurred.
 * @param  file: pointer to the source file name
 * @param  line: assert_param error line source number
 * @retval None
 */
void assert_failed(uint8_t *file, uint32_t line) {
 800d74c:	b508      	push	{r3, lr}
/* USER CODE BEGIN 6 */
/* User can add his own implementation to report the file name and line number */
printf("Wrong parameters value: file %s on line %lu\r\n", file, line);
 800d74e:	460a      	mov	r2, r1
 800d750:	4601      	mov	r1, r0
 800d752:	4802      	ldr	r0, [pc, #8]	; (800d75c <assert_failed+0x10>)
 800d754:	f010 f9b4 	bl	801dac0 <iprintf>
 800d758:	bd08      	pop	{r3, pc}
 800d75a:	bf00      	nop
 800d75c:	08020320 	.word	0x08020320

0800d760 <floatToInt>:
 * @param  in the float value as input
 * @param  out_value the pointer to the output integer structure
 * @param  dec_prec the decimal precision to be used
 * @retval None
 */
void floatToInt(float in, displayFloatToInt_t *out_value, int32_t dec_prec) {
 800d760:	b5d0      	push	{r4, r6, r7, lr}
 800d762:	ed2d 8b02 	vpush	{d8}
 800d766:	4604      	mov	r4, r0
	if (in >= 0.0f) {
 800d768:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800d76c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d770:	db22      	blt.n	800d7b8 <floatToInt+0x58>
		out_value->sign = 0;
 800d772:	2300      	movs	r3, #0
 800d774:	7003      	strb	r3, [r0, #0]
	} else {
		out_value->sign = 1;
		in = -in;
	}

	out_value->out_int = (int32_t) in;
 800d776:	eebd 8ac0 	vcvt.s32.f32	s16, s0
 800d77a:	ed84 8a01 	vstr	s16, [r4, #4]
	in = in - (float) (out_value->out_int);
 800d77e:	eeb8 8a48 	vcvt.f32.u32	s16, s16
 800d782:	ee30 8a48 	vsub.f32	s16, s0, s16
	out_value->out_dec = (int32_t) trunc(in * pow(10, dec_prec));
 800d786:	4608      	mov	r0, r1
 800d788:	f7f2 fed4 	bl	8000534 <__aeabi_i2d>
 800d78c:	ec41 0b11 	vmov	d1, r0, r1
 800d790:	ed9f 0b0d 	vldr	d0, [pc, #52]	; 800d7c8 <floatToInt+0x68>
 800d794:	f00c ffe0 	bl	801a758 <pow>
 800d798:	ec57 6b10 	vmov	r6, r7, d0
 800d79c:	ee18 0a10 	vmov	r0, s16
 800d7a0:	f7f2 feda 	bl	8000558 <__aeabi_f2d>
 800d7a4:	4632      	mov	r2, r6
 800d7a6:	463b      	mov	r3, r7
 800d7a8:	f7f2 ff2a 	bl	8000600 <__aeabi_dmul>
 800d7ac:	f7f3 f9d8 	bl	8000b60 <__aeabi_d2iz>
 800d7b0:	60a0      	str	r0, [r4, #8]
}
 800d7b2:	ecbd 8b02 	vpop	{d8}
 800d7b6:	bdd0      	pop	{r4, r6, r7, pc}
		out_value->sign = 1;
 800d7b8:	2301      	movs	r3, #1
 800d7ba:	7003      	strb	r3, [r0, #0]
		in = -in;
 800d7bc:	eeb1 0a40 	vneg.f32	s0, s0
 800d7c0:	e7d9      	b.n	800d776 <floatToInt+0x16>
 800d7c2:	bf00      	nop
 800d7c4:	f3af 8000 	nop.w
 800d7c8:	00000000 	.word	0x00000000
 800d7cc:	40240000 	.word	0x40240000

0800d7d0 <mems_init>:
void mems_init(void) {
 800d7d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d7d2:	ed2d 8b02 	vpush	{d8}
 800d7d6:	b08d      	sub	sp, #52	; 0x34
	volatile uint8_t MagCalRequest = 0;
 800d7d8:	2400      	movs	r4, #0
 800d7da:	f88d 4023 	strb.w	r4, [sp, #35]	; 0x23
	(void) IKS01A2_MOTION_SENSOR_Init(IKS01A2_LSM6DSL_0,
 800d7de:	2103      	movs	r1, #3
 800d7e0:	4620      	mov	r0, r4
 800d7e2:	f7f8 ff1f 	bl	8006624 <IKS01A2_MOTION_SENSOR_Init>
	(void) IKS01A2_MOTION_SENSOR_Init(IKS01A2_LSM303AGR_MAG_0,
 800d7e6:	2104      	movs	r1, #4
 800d7e8:	2002      	movs	r0, #2
 800d7ea:	f7f8 ff1b 	bl	8006624 <IKS01A2_MOTION_SENSOR_Init>
	(void) IKS01A2_ENV_SENSOR_Init(IKS01A2_HTS221_0,
 800d7ee:	2105      	movs	r1, #5
 800d7f0:	4620      	mov	r0, r4
 800d7f2:	f7f8 fc7b 	bl	80060ec <IKS01A2_ENV_SENSOR_Init>
	(void) IKS01A2_ENV_SENSOR_Init(IKS01A2_LPS22HB_0, ENV_PRESSURE);
 800d7f6:	2102      	movs	r1, #2
 800d7f8:	2001      	movs	r0, #1
 800d7fa:	f7f8 fc77 	bl	80060ec <IKS01A2_ENV_SENSOR_Init>
		(void) IKS01A2_ENV_SENSOR_Enable(IKS01A2_LPS22HB_0,
 800d7fe:	2102      	movs	r1, #2
 800d800:	2001      	movs	r0, #1
 800d802:	f7f8 fd21 	bl	8006248 <IKS01A2_ENV_SENSOR_Enable>
		(void) IKS01A2_ENV_SENSOR_Enable(IKS01A2_HTS221_0,
 800d806:	2101      	movs	r1, #1
 800d808:	4620      	mov	r0, r4
 800d80a:	f7f8 fd1d 	bl	8006248 <IKS01A2_ENV_SENSOR_Enable>
		(void) IKS01A2_ENV_SENSOR_Enable(IKS01A2_HTS221_0,
 800d80e:	2104      	movs	r1, #4
 800d810:	4620      	mov	r0, r4
 800d812:	f7f8 fd19 	bl	8006248 <IKS01A2_ENV_SENSOR_Enable>
		(void) IKS01A2_MOTION_SENSOR_Enable(IKS01A2_LSM6DSL_0,
 800d816:	2102      	movs	r1, #2
 800d818:	4620      	mov	r0, r4
 800d81a:	f7f8 ffe5 	bl	80067e8 <IKS01A2_MOTION_SENSOR_Enable>
		(void) IKS01A2_MOTION_SENSOR_Enable(IKS01A2_LSM6DSL_0,
 800d81e:	2101      	movs	r1, #1
 800d820:	4620      	mov	r0, r4
 800d822:	f7f8 ffe1 	bl	80067e8 <IKS01A2_MOTION_SENSOR_Enable>
		(void) IKS01A2_MOTION_SENSOR_Enable(IKS01A2_LSM303AGR_MAG_0,
 800d826:	2104      	movs	r1, #4
 800d828:	2002      	movs	r0, #2
 800d82a:	f7f8 ffdd 	bl	80067e8 <IKS01A2_MOTION_SENSOR_Enable>
	(void) HAL_TIM_Base_Start_IT(htim5);
 800d82e:	4620      	mov	r0, r4
 800d830:	f7fd ffc8 	bl	800b7c4 <HAL_TIM_Base_Start_IT>
	IKS01A2_MOTION_SENSOR_Enable_6D_Orientation(0, 0);
 800d834:	4621      	mov	r1, r4
 800d836:	4620      	mov	r0, r4
 800d838:	f7f9 f88a 	bl	8006950 <IKS01A2_MOTION_SENSOR_Enable_6D_Orientation>
	IKS01A2_MOTION_SENSOR_SetOutputDataRate(0, MOTION_ACCELERO, 416);
 800d83c:	ed9f 8a91 	vldr	s16, [pc, #580]	; 800da84 <mems_init+0x2b4>
 800d840:	eeb0 0a48 	vmov.f32	s0, s16
 800d844:	2102      	movs	r1, #2
 800d846:	4620      	mov	r0, r4
 800d848:	f7f9 f828 	bl	800689c <IKS01A2_MOTION_SENSOR_SetOutputDataRate>
	IKS01A2_MOTION_SENSOR_SetFullScale(0, MOTION_ACCELERO, LSM6DSL_2g);
 800d84c:	4622      	mov	r2, r4
 800d84e:	2102      	movs	r1, #2
 800d850:	4620      	mov	r0, r4
 800d852:	f7f9 f84f 	bl	80068f4 <IKS01A2_MOTION_SENSOR_SetFullScale>
	IKS01A2_MOTION_SENSOR_SetOutputDataRate(0, MOTION_GYRO, 416);
 800d856:	eeb0 0a48 	vmov.f32	s0, s16
 800d85a:	2101      	movs	r1, #1
 800d85c:	4620      	mov	r0, r4
 800d85e:	f7f9 f81d 	bl	800689c <IKS01A2_MOTION_SENSOR_SetOutputDataRate>
	IKS01A2_MOTION_SENSOR_SetFullScale(0, MOTION_GYRO, LSM6DSL_500dps);
 800d862:	2202      	movs	r2, #2
 800d864:	2101      	movs	r1, #1
 800d866:	4620      	mov	r0, r4
 800d868:	f7f9 f844 	bl	80068f4 <IKS01A2_MOTION_SENSOR_SetFullScale>
	IKS01A2_MOTION_SENSOR_SetOutputDataRate(2, MOTION_MAGNETO, 416);
 800d86c:	eeb0 0a48 	vmov.f32	s0, s16
 800d870:	2104      	movs	r1, #4
 800d872:	2002      	movs	r0, #2
 800d874:	f7f9 f812 	bl	800689c <IKS01A2_MOTION_SENSOR_SetOutputDataRate>
	IKS01A2_MOTION_SENSOR_SetFullScale(2, MOTION_MAGNETO,
 800d878:	2201      	movs	r2, #1
 800d87a:	2104      	movs	r1, #4
 800d87c:	2002      	movs	r0, #2
 800d87e:	f7f9 f839 	bl	80068f4 <IKS01A2_MOTION_SENSOR_SetFullScale>
	IKS01A2_ENV_SENSOR_SetOutputDataRate(0, ENV_TEMPERATURE, 0.1);
 800d882:	ed9f 8a81 	vldr	s16, [pc, #516]	; 800da88 <mems_init+0x2b8>
 800d886:	eeb0 0a48 	vmov.f32	s0, s16
 800d88a:	2101      	movs	r1, #1
 800d88c:	4620      	mov	r0, r4
 800d88e:	f7f8 fd07 	bl	80062a0 <IKS01A2_ENV_SENSOR_SetOutputDataRate>
	IKS01A2_ENV_SENSOR_SetOutputDataRate(0, ENV_HUMIDITY, 0.1);
 800d892:	eeb0 0a48 	vmov.f32	s0, s16
 800d896:	2104      	movs	r1, #4
 800d898:	4620      	mov	r0, r4
 800d89a:	f7f8 fd01 	bl	80062a0 <IKS01A2_ENV_SENSOR_SetOutputDataRate>
	IKS01A2_ENV_SENSOR_SetOutputDataRate(1, ENV_PRESSURE, 0.1);
 800d89e:	eeb0 0a48 	vmov.f32	s0, s16
 800d8a2:	2102      	movs	r1, #2
 800d8a4:	2001      	movs	r0, #1
 800d8a6:	f7f8 fcfb 	bl	80062a0 <IKS01A2_ENV_SENSOR_SetOutputDataRate>
	BSP_LED_Init(LED2);
 800d8aa:	4620      	mov	r0, r4
 800d8ac:	f7f9 f868 	bl	8006980 <BSP_LED_Init>
	BSP_PB_Init(BUTTON_KEY, BUTTON_MODE_EXTI);
 800d8b0:	2101      	movs	r1, #1
 800d8b2:	4620      	mov	r0, r4
 800d8b4:	f7f9 f8a4 	bl	8006a00 <BSP_PB_Init>
	IKS01A2_MOTION_SENSOR_Init(IKS01A2_LSM6DSL_0, MOTION_GYRO);
 800d8b8:	2101      	movs	r1, #1
 800d8ba:	4620      	mov	r0, r4
 800d8bc:	f7f8 feb2 	bl	8006624 <IKS01A2_MOTION_SENSOR_Init>
	IKS01A2_MOTION_SENSOR_Init(IKS01A2_LSM303AGR_ACC_0, MOTION_ACCELERO);
 800d8c0:	2102      	movs	r1, #2
 800d8c2:	2001      	movs	r0, #1
 800d8c4:	f7f8 feae 	bl	8006624 <IKS01A2_MOTION_SENSOR_Init>
	IKS01A2_MOTION_SENSOR_Init(IKS01A2_LSM303AGR_MAG_0, MOTION_MAGNETO);
 800d8c8:	2104      	movs	r1, #4
 800d8ca:	2002      	movs	r0, #2
 800d8cc:	f7f8 feaa 	bl	8006624 <IKS01A2_MOTION_SENSOR_Init>
	for (i = 0; i < IKS01A2_MOTION_INSTANCES_NBR; i++) {
 800d8d0:	e05d      	b.n	800d98e <mems_init+0x1be>
		IKS01A2_MOTION_SENSOR_GetCapabilities(i, &MotionCapabilities[i]);
 800d8d2:	ebc4 06c4 	rsb	r6, r4, r4, lsl #3
 800d8d6:	00b6      	lsls	r6, r6, #2
 800d8d8:	4f6c      	ldr	r7, [pc, #432]	; (800da8c <mems_init+0x2bc>)
 800d8da:	19f5      	adds	r5, r6, r7
 800d8dc:	4629      	mov	r1, r5
 800d8de:	4620      	mov	r0, r4
 800d8e0:	f7f8 ff68 	bl	80067b4 <IKS01A2_MOTION_SENSOR_GetCapabilities>
				i, MotionCapabilities[i].Acc, MotionCapabilities[i].Gyro,
 800d8e4:	5df3      	ldrb	r3, [r6, r7]
 800d8e6:	786a      	ldrb	r2, [r5, #1]
				MotionCapabilities[i].Magneto, MotionCapabilities[i].LowPower);
 800d8e8:	78a9      	ldrb	r1, [r5, #2]
 800d8ea:	78e8      	ldrb	r0, [r5, #3]
		snprintf(dataOut, MAX_BUF_SIZE,
 800d8ec:	4e68      	ldr	r6, [pc, #416]	; (800da90 <mems_init+0x2c0>)
 800d8ee:	9003      	str	r0, [sp, #12]
 800d8f0:	9102      	str	r1, [sp, #8]
 800d8f2:	9201      	str	r2, [sp, #4]
 800d8f4:	9300      	str	r3, [sp, #0]
 800d8f6:	4623      	mov	r3, r4
 800d8f8:	4a66      	ldr	r2, [pc, #408]	; (800da94 <mems_init+0x2c4>)
 800d8fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 800d8fe:	4630      	mov	r0, r6
 800d900:	f010 fa08 	bl	801dd14 <sniprintf>
		printf("%s", dataOut);
 800d904:	4f64      	ldr	r7, [pc, #400]	; (800da98 <mems_init+0x2c8>)
 800d906:	4631      	mov	r1, r6
 800d908:	4638      	mov	r0, r7
 800d90a:	f010 f8d9 	bl	801dac0 <iprintf>
		floatToInt(MotionCapabilities[i].AccMaxOdr, &out_value_odr, 3);
 800d90e:	2103      	movs	r1, #3
 800d910:	a809      	add	r0, sp, #36	; 0x24
 800d912:	ed95 0a05 	vldr	s0, [r5, #20]
 800d916:	f7ff ff23 	bl	800d760 <floatToInt>
				(int) MotionCapabilities[i].AccMaxFS);
 800d91a:	68ab      	ldr	r3, [r5, #8]
		snprintf(dataOut, MAX_BUF_SIZE,
 800d91c:	9301      	str	r3, [sp, #4]
 800d91e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d920:	9300      	str	r3, [sp, #0]
 800d922:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d924:	4a5d      	ldr	r2, [pc, #372]	; (800da9c <mems_init+0x2cc>)
 800d926:	f44f 7180 	mov.w	r1, #256	; 0x100
 800d92a:	4630      	mov	r0, r6
 800d92c:	f010 f9f2 	bl	801dd14 <sniprintf>
		printf("%s", dataOut);
 800d930:	4631      	mov	r1, r6
 800d932:	4638      	mov	r0, r7
 800d934:	f010 f8c4 	bl	801dac0 <iprintf>
		floatToInt(MotionCapabilities[i].GyroMaxOdr, &out_value_odr, 3);
 800d938:	2103      	movs	r1, #3
 800d93a:	a809      	add	r0, sp, #36	; 0x24
 800d93c:	ed95 0a04 	vldr	s0, [r5, #16]
 800d940:	f7ff ff0e 	bl	800d760 <floatToInt>
				(int) MotionCapabilities[i].GyroMaxFS);
 800d944:	686b      	ldr	r3, [r5, #4]
		snprintf(dataOut, MAX_BUF_SIZE,
 800d946:	9301      	str	r3, [sp, #4]
 800d948:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d94a:	9300      	str	r3, [sp, #0]
 800d94c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d94e:	4a54      	ldr	r2, [pc, #336]	; (800daa0 <mems_init+0x2d0>)
 800d950:	f44f 7180 	mov.w	r1, #256	; 0x100
 800d954:	4630      	mov	r0, r6
 800d956:	f010 f9dd 	bl	801dd14 <sniprintf>
		printf("%s", dataOut);
 800d95a:	4631      	mov	r1, r6
 800d95c:	4638      	mov	r0, r7
 800d95e:	f010 f8af 	bl	801dac0 <iprintf>
		floatToInt(MotionCapabilities[i].MagMaxOdr, &out_value_odr, 3);
 800d962:	2103      	movs	r1, #3
 800d964:	a809      	add	r0, sp, #36	; 0x24
 800d966:	ed95 0a06 	vldr	s0, [r5, #24]
 800d96a:	f7ff fef9 	bl	800d760 <floatToInt>
				(int) MotionCapabilities[i].MagMaxFS);
 800d96e:	68eb      	ldr	r3, [r5, #12]
		snprintf(dataOut, MAX_BUF_SIZE,
 800d970:	9301      	str	r3, [sp, #4]
 800d972:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d974:	9300      	str	r3, [sp, #0]
 800d976:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d978:	4a4a      	ldr	r2, [pc, #296]	; (800daa4 <mems_init+0x2d4>)
 800d97a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800d97e:	4630      	mov	r0, r6
 800d980:	f010 f9c8 	bl	801dd14 <sniprintf>
		printf("%s", dataOut);
 800d984:	4631      	mov	r1, r6
 800d986:	4638      	mov	r0, r7
 800d988:	f010 f89a 	bl	801dac0 <iprintf>
	for (i = 0; i < IKS01A2_MOTION_INSTANCES_NBR; i++) {
 800d98c:	3401      	adds	r4, #1
 800d98e:	2c02      	cmp	r4, #2
 800d990:	dd9f      	ble.n	800d8d2 <mems_init+0x102>
	IKS01A2_ENV_SENSOR_Init(IKS01A2_HTS221_0, ENV_TEMPERATURE | ENV_HUMIDITY);
 800d992:	2105      	movs	r1, #5
 800d994:	2000      	movs	r0, #0
 800d996:	f7f8 fba9 	bl	80060ec <IKS01A2_ENV_SENSOR_Init>
	IKS01A2_ENV_SENSOR_Init(IKS01A2_LPS22HB_0, ENV_TEMPERATURE | ENV_PRESSURE);
 800d99a:	2103      	movs	r1, #3
 800d99c:	2001      	movs	r0, #1
 800d99e:	f7f8 fba5 	bl	80060ec <IKS01A2_ENV_SENSOR_Init>
	for (i = 0; i < IKS01A2_ENV_INSTANCES_NBR; i++) {
 800d9a2:	2600      	movs	r6, #0
 800d9a4:	e055      	b.n	800da52 <mems_init+0x282>
		IKS01A2_ENV_SENSOR_GetCapabilities(i, &EnvCapabilities[i]);
 800d9a6:	0137      	lsls	r7, r6, #4
 800d9a8:	4c3f      	ldr	r4, [pc, #252]	; (800daa8 <mems_init+0x2d8>)
 800d9aa:	193d      	adds	r5, r7, r4
 800d9ac:	4629      	mov	r1, r5
 800d9ae:	4630      	mov	r0, r6
 800d9b0:	f7f8 fc30 	bl	8006214 <IKS01A2_ENV_SENSOR_GetCapabilities>
				i, EnvCapabilities[i].Temperature, EnvCapabilities[i].Pressure,
 800d9b4:	5d3b      	ldrb	r3, [r7, r4]
 800d9b6:	786a      	ldrb	r2, [r5, #1]
				EnvCapabilities[i].Humidity, EnvCapabilities[i].LowPower);
 800d9b8:	78a9      	ldrb	r1, [r5, #2]
 800d9ba:	78e8      	ldrb	r0, [r5, #3]
		snprintf(dataOut, MAX_BUF_SIZE,
 800d9bc:	4c34      	ldr	r4, [pc, #208]	; (800da90 <mems_init+0x2c0>)
 800d9be:	9003      	str	r0, [sp, #12]
 800d9c0:	9102      	str	r1, [sp, #8]
 800d9c2:	9201      	str	r2, [sp, #4]
 800d9c4:	9300      	str	r3, [sp, #0]
 800d9c6:	4633      	mov	r3, r6
 800d9c8:	4a38      	ldr	r2, [pc, #224]	; (800daac <mems_init+0x2dc>)
 800d9ca:	f44f 7180 	mov.w	r1, #256	; 0x100
 800d9ce:	4620      	mov	r0, r4
 800d9d0:	f010 f9a0 	bl	801dd14 <sniprintf>
		printf("%s", dataOut);
 800d9d4:	4f30      	ldr	r7, [pc, #192]	; (800da98 <mems_init+0x2c8>)
 800d9d6:	4621      	mov	r1, r4
 800d9d8:	4638      	mov	r0, r7
 800d9da:	f010 f871 	bl	801dac0 <iprintf>
		floatToInt(EnvCapabilities[i].TempMaxOdr, &out_value_odr, 3);
 800d9de:	2103      	movs	r1, #3
 800d9e0:	a809      	add	r0, sp, #36	; 0x24
 800d9e2:	ed95 0a02 	vldr	s0, [r5, #8]
 800d9e6:	f7ff febb 	bl	800d760 <floatToInt>
		snprintf(dataOut, MAX_BUF_SIZE, " MAX TEMP ODR: %d.%03d Hz\r\n",
 800d9ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d9ec:	9300      	str	r3, [sp, #0]
 800d9ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d9f0:	4a2f      	ldr	r2, [pc, #188]	; (800dab0 <mems_init+0x2e0>)
 800d9f2:	f44f 7180 	mov.w	r1, #256	; 0x100
 800d9f6:	4620      	mov	r0, r4
 800d9f8:	f010 f98c 	bl	801dd14 <sniprintf>
		printf("%s", dataOut);
 800d9fc:	4621      	mov	r1, r4
 800d9fe:	4638      	mov	r0, r7
 800da00:	f010 f85e 	bl	801dac0 <iprintf>
		floatToInt(EnvCapabilities[i].PressMaxOdr, &out_value_odr, 3);
 800da04:	2103      	movs	r1, #3
 800da06:	a809      	add	r0, sp, #36	; 0x24
 800da08:	ed95 0a03 	vldr	s0, [r5, #12]
 800da0c:	f7ff fea8 	bl	800d760 <floatToInt>
		snprintf(dataOut, MAX_BUF_SIZE, " MAX PRESS ODR: %d.%03d Hz\r\n",
 800da10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800da12:	9300      	str	r3, [sp, #0]
 800da14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800da16:	4a27      	ldr	r2, [pc, #156]	; (800dab4 <mems_init+0x2e4>)
 800da18:	f44f 7180 	mov.w	r1, #256	; 0x100
 800da1c:	4620      	mov	r0, r4
 800da1e:	f010 f979 	bl	801dd14 <sniprintf>
		printf("%s", dataOut);
 800da22:	4621      	mov	r1, r4
 800da24:	4638      	mov	r0, r7
 800da26:	f010 f84b 	bl	801dac0 <iprintf>
		floatToInt(EnvCapabilities[i].HumMaxOdr, &out_value_odr, 3);
 800da2a:	2103      	movs	r1, #3
 800da2c:	a809      	add	r0, sp, #36	; 0x24
 800da2e:	ed95 0a01 	vldr	s0, [r5, #4]
 800da32:	f7ff fe95 	bl	800d760 <floatToInt>
		snprintf(dataOut, MAX_BUF_SIZE, " MAX HUM ODR: %d.%03d Hz\r\n",
 800da36:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800da38:	9300      	str	r3, [sp, #0]
 800da3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800da3c:	4a1e      	ldr	r2, [pc, #120]	; (800dab8 <mems_init+0x2e8>)
 800da3e:	f44f 7180 	mov.w	r1, #256	; 0x100
 800da42:	4620      	mov	r0, r4
 800da44:	f010 f966 	bl	801dd14 <sniprintf>
		printf("%s", dataOut);
 800da48:	4621      	mov	r1, r4
 800da4a:	4638      	mov	r0, r7
 800da4c:	f010 f838 	bl	801dac0 <iprintf>
	for (i = 0; i < IKS01A2_ENV_INSTANCES_NBR; i++) {
 800da50:	3601      	adds	r6, #1
 800da52:	2e01      	cmp	r6, #1
 800da54:	dda7      	ble.n	800d9a6 <mems_init+0x1d6>
	MotionFX_manager_MagCal_start(ALGO_PERIOD);
 800da56:	200a      	movs	r0, #10
 800da58:	f7ff fb76 	bl	800d148 <MotionFX_manager_MagCal_start>
	MotionFX_MagCal_getParams(&mag_cal_test);
 800da5c:	a804      	add	r0, sp, #16
 800da5e:	f00c fbff 	bl	801a260 <MotionFX_MagCal_getParams>
	MotionFX_manager_init();
 800da62:	f7ff fae5 	bl	800d030 <MotionFX_manager_init>
		MotionFX_enable_6X(MFX_ENGINE_ENABLE);
 800da66:	2001      	movs	r0, #1
 800da68:	f00b f826 	bl	8018ab8 <MotionFX_enable_6X>
		MotionFX_enable_9X(MFX_ENGINE_DISABLE);
 800da6c:	2000      	movs	r0, #0
 800da6e:	f00b f847 	bl	8018b00 <MotionFX_enable_9X>
		MotionFX_manager_stop_9X();
 800da72:	f7ff fb56 	bl	800d122 <MotionFX_manager_stop_9X>
		MotionFX_manager_start_6X();
 800da76:	f7ff fb4f 	bl	800d118 <MotionFX_manager_start_6X>
}
 800da7a:	b00d      	add	sp, #52	; 0x34
 800da7c:	ecbd 8b02 	vpop	{d8}
 800da80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800da82:	bf00      	nop
 800da84:	43d00000 	.word	0x43d00000
 800da88:	3dcccccd 	.word	0x3dcccccd
 800da8c:	200037c4 	.word	0x200037c4
 800da90:	20003818 	.word	0x20003818
 800da94:	080203c8 	.word	0x080203c8
 800da98:	0802043c 	.word	0x0802043c
 800da9c:	08020440 	.word	0x08020440
 800daa0:	0802046c 	.word	0x0802046c
 800daa4:	0802049c 	.word	0x0802049c
 800daa8:	200037a4 	.word	0x200037a4
 800daac:	080204c8 	.word	0x080204c8
 800dab0:	0802053c 	.word	0x0802053c
 800dab4:	08020558 	.word	0x08020558
 800dab8:	08020578 	.word	0x08020578

0800dabc <Accelero_Sensor_Handler>:
/**
 * @brief  Handles the accelerometer axes data getting/sending
 * @param  Instance the device instance
 * @retval None
 */
IKS01A2_MOTION_SENSOR_Axes_t Accelero_Sensor_Handler(uint32_t Instance) {
 800dabc:	b530      	push	{r4, r5, lr}
 800dabe:	b085      	sub	sp, #20
 800dac0:	4604      	mov	r4, r0
 800dac2:	4608      	mov	r0, r1
	IKS01A2_MOTION_SENSOR_Axes_t acceleration;
	displayFloatToInt_t out_value;
	uint8_t whoami;
	int verbose = 0;

	IKS01A2_MOTION_SENSOR_GetAxes(Instance, MOTION_ACCELERO, &acceleration);
 800dac4:	ad01      	add	r5, sp, #4
 800dac6:	462a      	mov	r2, r5
 800dac8:	2102      	movs	r1, #2
 800daca:	f7f8 feb9 	bl	8006840 <IKS01A2_MOTION_SENSOR_GetAxes>
		}

		printf("%s", dataOut);
	}

	return acceleration;
 800dace:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800dad2:	e884 0007 	stmia.w	r4, {r0, r1, r2}

}
 800dad6:	4620      	mov	r0, r4
 800dad8:	b005      	add	sp, #20
 800dada:	bd30      	pop	{r4, r5, pc}

0800dadc <Gyro_Sensor_Handler>:
/**
 * @brief  Handles the gyroscope axes data getting/sending
 * @param  Instance the device instance
 * @retval None
 */
IKS01A2_MOTION_SENSOR_Axes_t Gyro_Sensor_Handler(uint32_t Instance) {
 800dadc:	b530      	push	{r4, r5, lr}
 800dade:	b085      	sub	sp, #20
 800dae0:	4604      	mov	r4, r0
 800dae2:	4608      	mov	r0, r1
	IKS01A2_MOTION_SENSOR_Axes_t angular_velocity;
	displayFloatToInt_t out_value;
	uint8_t whoami;
	int verbose = 0;

	IKS01A2_MOTION_SENSOR_GetAxes(Instance, MOTION_GYRO, &angular_velocity);
 800dae4:	ad01      	add	r5, sp, #4
 800dae6:	462a      	mov	r2, r5
 800dae8:	2101      	movs	r1, #1
 800daea:	f7f8 fea9 	bl	8006840 <IKS01A2_MOTION_SENSOR_GetAxes>
		}

		printf("%s", dataOut);
	}

	return angular_velocity;
 800daee:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800daf2:	e884 0007 	stmia.w	r4, {r0, r1, r2}

}
 800daf6:	4620      	mov	r0, r4
 800daf8:	b005      	add	sp, #20
 800dafa:	bd30      	pop	{r4, r5, pc}

0800dafc <Magneto_Sensor_Handler>:
/**
 * @brief  Handles the magneto axes data getting/sending
 * @param  Instance the device instance
 * @retval None
 */
IKS01A2_MOTION_SENSOR_Axes_t Magneto_Sensor_Handler(uint32_t Instance) {
 800dafc:	b510      	push	{r4, lr}
 800dafe:	b08e      	sub	sp, #56	; 0x38
 800db00:	4604      	mov	r4, r0
 800db02:	4608      	mov	r0, r1

	uint8_t MagCalStatus = 0;
	uint32_t MagTimeStamp = 0;

	if ((SensorsEnabled & MAGNETIC_SENSOR) == MAGNETIC_SENSOR) {
		(void) IKS01A2_MOTION_SENSOR_GetAxes(Instance, MOTION_MAGNETO,
 800db04:	aa03      	add	r2, sp, #12
 800db06:	2104      	movs	r1, #4
 800db08:	f7f8 fe9a 	bl	8006840 <IKS01A2_MOTION_SENSOR_GetAxes>
				&MagValue);

		if (MagCalStatus == 0U) {
			mag_data_in.mag[0] = (float) MagValue.x * FROM_MGAUSS_TO_UT50;
 800db0c:	eddd 7a03 	vldr	s15, [sp, #12]
 800db10:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800db14:	eddf 6a28 	vldr	s13, [pc, #160]	; 800dbb8 <Magneto_Sensor_Handler+0xbc>
 800db18:	ee27 7a26 	vmul.f32	s14, s14, s13
 800db1c:	ed8d 7a0a 	vstr	s14, [sp, #40]	; 0x28
			mag_data_in.mag[1] = (float) MagValue.y * FROM_MGAUSS_TO_UT50;
 800db20:	eddd 7a04 	vldr	s15, [sp, #16]
 800db24:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800db28:	ee27 7a26 	vmul.f32	s14, s14, s13
 800db2c:	ed8d 7a0b 	vstr	s14, [sp, #44]	; 0x2c
			mag_data_in.mag[2] = (float) MagValue.z * FROM_MGAUSS_TO_UT50;
 800db30:	eddd 7a05 	vldr	s15, [sp, #20]
 800db34:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800db38:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800db3c:	edcd 7a0c 	vstr	s15, [sp, #48]	; 0x30

			mag_data_in.time_stamp = (int) MagTimeStamp;
 800db40:	2300      	movs	r3, #0
 800db42:	930d      	str	r3, [sp, #52]	; 0x34
			MagTimeStamp += (uint32_t) ALGO_PERIOD;

			MotionFX_manager_MagCal_run(&mag_data_in, &mag_data_out);
 800db44:	a906      	add	r1, sp, #24
 800db46:	a80a      	add	r0, sp, #40	; 0x28
 800db48:	f7ff faf6 	bl	800d138 <MotionFX_manager_MagCal_run>

			if (mag_data_out.cal_quality == MFX_MAGCALGOOD) {
 800db4c:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 800db50:	2b03      	cmp	r3, #3
 800db52:	d013      	beq.n	800db7c <Magneto_Sensor_Handler+0x80>
				/* Disable magnetometer calibration */
				MotionFX_manager_MagCal_stop(ALGO_PERIOD);
			}
		}

		MagValue.x = (int32_t) (MagValue.x - MagOffset.x);
 800db54:	9a00      	ldr	r2, [sp, #0]
 800db56:	9b03      	ldr	r3, [sp, #12]
 800db58:	1a9b      	subs	r3, r3, r2
 800db5a:	9303      	str	r3, [sp, #12]
		MagValue.y = (int32_t) (MagValue.y - MagOffset.y);
 800db5c:	9a01      	ldr	r2, [sp, #4]
 800db5e:	9b04      	ldr	r3, [sp, #16]
 800db60:	1a9b      	subs	r3, r3, r2
 800db62:	9304      	str	r3, [sp, #16]
		MagValue.z = (int32_t) (MagValue.z - MagOffset.z);
 800db64:	9a02      	ldr	r2, [sp, #8]
 800db66:	9b05      	ldr	r3, [sp, #20]
 800db68:	1a9b      	subs	r3, r3, r2
 800db6a:	9305      	str	r3, [sp, #20]

		return MagValue;
 800db6c:	ab03      	add	r3, sp, #12
 800db6e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800db72:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}
}
 800db76:	4620      	mov	r0, r4
 800db78:	b00e      	add	sp, #56	; 0x38
 800db7a:	bd10      	pop	{r4, pc}
				ans_float = (mag_data_out.hi_bias[0] * FROM_UT50_TO_MGAUSS);
 800db7c:	eddf 6a0f 	vldr	s13, [pc, #60]	; 800dbbc <Magneto_Sensor_Handler+0xc0>
 800db80:	ed9d 7a06 	vldr	s14, [sp, #24]
 800db84:	ee27 7a26 	vmul.f32	s14, s14, s13
				MagOffset.x = (int32_t) ans_float;
 800db88:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 800db8c:	ed8d 7a00 	vstr	s14, [sp]
				ans_float = (mag_data_out.hi_bias[1] * FROM_UT50_TO_MGAUSS);
 800db90:	ed9d 7a07 	vldr	s14, [sp, #28]
 800db94:	ee27 7a26 	vmul.f32	s14, s14, s13
				MagOffset.y = (int32_t) ans_float;
 800db98:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 800db9c:	ed8d 7a01 	vstr	s14, [sp, #4]
				ans_float = (mag_data_out.hi_bias[2] * FROM_UT50_TO_MGAUSS);
 800dba0:	eddd 7a08 	vldr	s15, [sp, #32]
 800dba4:	ee67 7aa6 	vmul.f32	s15, s15, s13
				MagOffset.z = (int32_t) ans_float;
 800dba8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800dbac:	edcd 7a02 	vstr	s15, [sp, #8]
				MotionFX_manager_MagCal_stop(ALGO_PERIOD);
 800dbb0:	200a      	movs	r0, #10
 800dbb2:	f7ff face 	bl	800d152 <MotionFX_manager_MagCal_stop>
 800dbb6:	e7cd      	b.n	800db54 <Magneto_Sensor_Handler+0x58>
 800dbb8:	3b03126f 	.word	0x3b03126f
 800dbbc:	43fa0000 	.word	0x43fa0000

0800dbc0 <Temp_Sensor_Handler>:
/**
 * @brief  Handles the temperature data getting/sending
 * @param  Instance the device instance
 * @retval None
 */
float Temp_Sensor_Handler(uint32_t Instance) {
 800dbc0:	b500      	push	{lr}
 800dbc2:	b083      	sub	sp, #12
	float odr;
	float temperature = 0;
 800dbc4:	aa02      	add	r2, sp, #8
 800dbc6:	2300      	movs	r3, #0
 800dbc8:	f842 3d04 	str.w	r3, [r2, #-4]!
	displayFloatToInt_t out_value;
	uint8_t whoami;
	int verbose = 0;

	IKS01A2_ENV_SENSOR_GetValue(Instance, ENV_TEMPERATURE, &temperature);
 800dbcc:	2101      	movs	r1, #1
 800dbce:	f7f8 fb93 	bl	80062f8 <IKS01A2_ENV_SENSOR_GetValue>
		}
	}

	return temperature;

}
 800dbd2:	ed9d 0a01 	vldr	s0, [sp, #4]
 800dbd6:	b003      	add	sp, #12
 800dbd8:	f85d fb04 	ldr.w	pc, [sp], #4

0800dbdc <Press_Sensor_Handler>:
/**
 * @brief  Handles the pressure sensor data getting/sending
 * @param  Instance the device instance
 * @retval None
 */
float Press_Sensor_Handler(uint32_t Instance) {
 800dbdc:	b500      	push	{lr}
 800dbde:	b083      	sub	sp, #12
	float pressure;
	displayFloatToInt_t out_value;
	uint8_t whoami;
	int verbose = 0;

	IKS01A2_ENV_SENSOR_GetValue(Instance, ENV_PRESSURE, &pressure);
 800dbe0:	aa01      	add	r2, sp, #4
 800dbe2:	2102      	movs	r1, #2
 800dbe4:	f7f8 fb88 	bl	80062f8 <IKS01A2_ENV_SENSOR_GetValue>
		printf("%s", dataOut);
	}

	return pressure;

}
 800dbe8:	ed9d 0a01 	vldr	s0, [sp, #4]
 800dbec:	b003      	add	sp, #12
 800dbee:	f85d fb04 	ldr.w	pc, [sp], #4

0800dbf2 <Hum_Sensor_Handler>:
/**
 * @brief  Handles the humidity data getting/sending
 * @param  Instance the device instance
 * @retval None
 */
float Hum_Sensor_Handler(uint32_t Instance) {
 800dbf2:	b500      	push	{lr}
 800dbf4:	b083      	sub	sp, #12
	float humidity;
	displayFloatToInt_t out_value;
	uint8_t whoami;
	int verbose = 0;

	IKS01A2_ENV_SENSOR_GetValue(Instance, ENV_HUMIDITY, &humidity);
 800dbf6:	aa01      	add	r2, sp, #4
 800dbf8:	2104      	movs	r1, #4
 800dbfa:	f7f8 fb7d 	bl	80062f8 <IKS01A2_ENV_SENSOR_GetValue>
		printf("%s", dataOut);
	}

	return humidity;

}
 800dbfe:	ed9d 0a01 	vldr	s0, [sp, #4]
 800dc02:	b003      	add	sp, #12
 800dc04:	f85d fb04 	ldr.w	pc, [sp], #4

0800dc08 <FX_Data_Handler>:
 * @param  Msg the Sensor Fusion data part of the stream
 * @retval None
 */
MFX_output_t FX_Data_Handler(IKS01A2_MOTION_SENSOR_Axes_t AccValue,
		IKS01A2_MOTION_SENSOR_Axes_t GyrValue,
		IKS01A2_MOTION_SENSOR_Axes_t MagValue) {
 800dc08:	b510      	push	{r4, lr}
 800dc0a:	b0ae      	sub	sp, #184	; 0xb8
 800dc0c:	4604      	mov	r4, r0
 800dc0e:	a801      	add	r0, sp, #4
 800dc10:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	MFX_output_t *pdata_out = &data_out;

	if ((SensorsEnabled & ACCELEROMETER_SENSOR) == ACCELEROMETER_SENSOR) {
		if ((SensorsEnabled & GYROSCOPE_SENSOR) == GYROSCOPE_SENSOR) {
			if ((SensorsEnabled & MAGNETIC_SENSOR) == MAGNETIC_SENSOR) {
				data_in.gyro[0] = (float) GyrValue.x * FROM_MDPS_TO_DPS;
 800dc14:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 800dc18:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800dc1c:	eddf 7a2d 	vldr	s15, [pc, #180]	; 800dcd4 <FX_Data_Handler+0xcc>
 800dc20:	ee27 7a27 	vmul.f32	s14, s14, s15
 800dc24:	ed8d 7a2b 	vstr	s14, [sp, #172]	; 0xac
				data_in.gyro[1] = (float) GyrValue.y * FROM_MDPS_TO_DPS;
 800dc28:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 800dc2c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800dc30:	ee27 7a27 	vmul.f32	s14, s14, s15
 800dc34:	ed8d 7a2c 	vstr	s14, [sp, #176]	; 0xb0
				data_in.gyro[2] = (float) GyrValue.z * FROM_MDPS_TO_DPS;
 800dc38:	ed9d 7a32 	vldr	s14, [sp, #200]	; 0xc8
 800dc3c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800dc40:	ee27 7a27 	vmul.f32	s14, s14, s15
 800dc44:	ed8d 7a2d 	vstr	s14, [sp, #180]	; 0xb4

				data_in.acc[0] = (float) AccValue.x * FROM_MG_TO_G;
 800dc48:	ee07 1a10 	vmov	s14, r1
 800dc4c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800dc50:	ee27 7a27 	vmul.f32	s14, s14, s15
 800dc54:	ed8d 7a28 	vstr	s14, [sp, #160]	; 0xa0
				data_in.acc[1] = (float) AccValue.y * FROM_MG_TO_G;
 800dc58:	ed9d 7a02 	vldr	s14, [sp, #8]
 800dc5c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800dc60:	ee27 7a27 	vmul.f32	s14, s14, s15
 800dc64:	ed8d 7a29 	vstr	s14, [sp, #164]	; 0xa4
				data_in.acc[2] = (float) AccValue.z * FROM_MG_TO_G;
 800dc68:	ed9d 7a03 	vldr	s14, [sp, #12]
 800dc6c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800dc70:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dc74:	edcd 7a2a 	vstr	s15, [sp, #168]	; 0xa8

				data_in.mag[0] = (float) MagValue.x * FROM_MGAUSS_TO_UT50;
 800dc78:	eddd 7a33 	vldr	s15, [sp, #204]	; 0xcc
 800dc7c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800dc80:	eddf 6a15 	vldr	s13, [pc, #84]	; 800dcd8 <FX_Data_Handler+0xd0>
 800dc84:	ee27 7a26 	vmul.f32	s14, s14, s13
 800dc88:	ed8d 7a25 	vstr	s14, [sp, #148]	; 0x94
				data_in.mag[1] = (float) MagValue.y * FROM_MGAUSS_TO_UT50;
 800dc8c:	eddd 7a34 	vldr	s15, [sp, #208]	; 0xd0
 800dc90:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800dc94:	ee27 7a26 	vmul.f32	s14, s14, s13
 800dc98:	ed8d 7a26 	vstr	s14, [sp, #152]	; 0x98
				data_in.mag[2] = (float) MagValue.z * FROM_MGAUSS_TO_UT50;
 800dc9c:	eddd 7a35 	vldr	s15, [sp, #212]	; 0xd4
 800dca0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800dca4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800dca8:	edcd 7a27 	vstr	s15, [sp, #156]	; 0x9c

				/* Run Sensor Fusion algorithm */
				BSP_LED_On(LED2);
 800dcac:	2000      	movs	r0, #0
 800dcae:	f7f8 fe8f 	bl	80069d0 <BSP_LED_On>
				MotionFX_manager_run(pdata_in, pdata_out,
 800dcb2:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 800dcdc <FX_Data_Handler+0xd4>
 800dcb6:	a904      	add	r1, sp, #16
 800dcb8:	a825      	add	r0, sp, #148	; 0x94
 800dcba:	f7ff fa09 	bl	800d0d0 <MotionFX_manager_run>
				MOTIONFX_ENGINE_DELTATIME);
				BSP_LED_Off(LED2);
 800dcbe:	2000      	movs	r0, #0
 800dcc0:	f7f8 fe92 	bl	80069e8 <BSP_LED_Off>
		}
	}

	data_out = *pdata_out;

	return data_out;
 800dcc4:	2284      	movs	r2, #132	; 0x84
 800dcc6:	a904      	add	r1, sp, #16
 800dcc8:	4620      	mov	r0, r4
 800dcca:	f00f fa79 	bl	801d1c0 <memcpy>
}
 800dcce:	4620      	mov	r0, r4
 800dcd0:	b02e      	add	sp, #184	; 0xb8
 800dcd2:	bd10      	pop	{r4, pc}
 800dcd4:	3a83126f 	.word	0x3a83126f
 800dcd8:	3b03126f 	.word	0x3b03126f
 800dcdc:	3c23d70a 	.word	0x3c23d70a

0800dce0 <run_mems_process>:

MFX_output_t run_mems_process() {
 800dce0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dce2:	ed2d 8b04 	vpush	{d8-d9}
 800dce6:	b0d7      	sub	sp, #348	; 0x15c
 800dce8:	4604      	mov	r4, r0
	TMsg msg_dat;

	MFX_output_t data_out;

	/* Acquire data from enabled sensors and fill Msg stream */
	RTC_Handler(&msg_dat);
 800dcea:	a90c      	add	r1, sp, #48	; 0x30
 800dcec:	a806      	add	r0, sp, #24
 800dcee:	f000 f977 	bl	800dfe0 <RTC_Handler>
	AccValue = Accelero_Sensor_Handler(IKS01A2_LSM6DSL_0);
 800dcf2:	ad53      	add	r5, sp, #332	; 0x14c
 800dcf4:	2100      	movs	r1, #0
 800dcf6:	4628      	mov	r0, r5
 800dcf8:	f7ff fee0 	bl	800dabc <Accelero_Sensor_Handler>
	GyrValue = Gyro_Sensor_Handler(IKS01A2_LSM6DSL_0);
 800dcfc:	ae50      	add	r6, sp, #320	; 0x140
 800dcfe:	2100      	movs	r1, #0
 800dd00:	4630      	mov	r0, r6
 800dd02:	f7ff feeb 	bl	800dadc <Gyro_Sensor_Handler>
	MagValue = Magneto_Sensor_Handler(IKS01A2_LSM303AGR_MAG_0);
 800dd06:	af4d      	add	r7, sp, #308	; 0x134
 800dd08:	2102      	movs	r1, #2
 800dd0a:	4638      	mov	r0, r7
 800dd0c:	f7ff fef6 	bl	800dafc <Magneto_Sensor_Handler>
	Humidity = Hum_Sensor_Handler(IKS01A2_HTS221_0);
 800dd10:	2000      	movs	r0, #0
 800dd12:	f7ff ff6e 	bl	800dbf2 <Hum_Sensor_Handler>
 800dd16:	eeb0 8a40 	vmov.f32	s16, s0
	Temperature = Temp_Sensor_Handler(IKS01A2_HTS221_0);
 800dd1a:	2000      	movs	r0, #0
 800dd1c:	f7ff ff50 	bl	800dbc0 <Temp_Sensor_Handler>
 800dd20:	eeb0 9a40 	vmov.f32	s18, s0
	Pressure = Press_Sensor_Handler(IKS01A2_LPS22HB_0);
 800dd24:	2001      	movs	r0, #1
 800dd26:	f7ff ff59 	bl	800dbdc <Press_Sensor_Handler>
 800dd2a:	eef0 8a40 	vmov.f32	s17, s0

	/* Sensor Fusion specific part */
	data_out = FX_Data_Handler(AccValue, GyrValue, MagValue);
 800dd2e:	ab03      	add	r3, sp, #12
 800dd30:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 800dd34:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800dd38:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 800dd3c:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800dd40:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 800dd44:	4620      	mov	r0, r4
 800dd46:	f7ff ff5f 	bl	800dc08 <FX_Data_Handler>

	data_out.temperature = Temperature;
 800dd4a:	ed84 9a1e 	vstr	s18, [r4, #120]	; 0x78
	data_out.pressure = Pressure;
 800dd4e:	edc4 8a1f 	vstr	s17, [r4, #124]	; 0x7c
	data_out.humidity = Humidity;
 800dd52:	ed84 8a20 	vstr	s16, [r4, #128]	; 0x80

	return data_out;
}
 800dd56:	4620      	mov	r0, r4
 800dd58:	b057      	add	sp, #348	; 0x15c
 800dd5a:	ecbd 8b04 	vpop	{d8-d9}
 800dd5e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800dd60 <MyFlagInterruptHandler>:
 * @brief  This function is the User handler for the flag interrupt
 * @param  None
 * @retval None
 */
void MyFlagInterruptHandler(void)
{
 800dd60:	b508      	push	{r3, lr}
	/* Code to be customised */
	/************************/
	/* Get the state of bridge A */
	uint16_t bridgeState = BSP_MotorControl_CmdGetStatus(0);
 800dd62:	2000      	movs	r0, #0
 800dd64:	f7f9 fa42 	bl	80071ec <BSP_MotorControl_CmdGetStatus>

	if (bridgeState == 0) {
 800dd68:	b100      	cbz	r0, 800dd6c <MyFlagInterruptHandler+0xc>
 800dd6a:	bd08      	pop	{r3, pc}
		if (BSP_MotorControl_GetDeviceState(0) != INACTIVE) {
 800dd6c:	f7f9 fa2e 	bl	80071cc <BSP_MotorControl_GetDeviceState>
 800dd70:	2808      	cmp	r0, #8
 800dd72:	d0fa      	beq.n	800dd6a <MyFlagInterruptHandler+0xa>
			/* Bridge A was disabling due to overcurrent or over temperature */
			/* When  motor was running */
			Error_Handler(0XBAD0);
 800dd74:	f64b 20d0 	movw	r0, #47824	; 0xbad0
 800dd78:	f7ff fbfc 	bl	800d574 <Error_Handler>
		}
	}
}
 800dd7c:	e7f5      	b.n	800dd6a <MyFlagInterruptHandler+0xa>
	...

0800dd80 <motor_init>:
{
 800dd80:	b530      	push	{r4, r5, lr}
 800dd82:	b08b      	sub	sp, #44	; 0x2c
	deviceParams_t initDeviceParameters =
 800dd84:	466c      	mov	r4, sp
 800dd86:	4d14      	ldr	r5, [pc, #80]	; (800ddd8 <motor_init+0x58>)
 800dd88:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800dd8a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800dd8c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800dd8e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800dd90:	e895 0003 	ldmia.w	r5, {r0, r1}
 800dd94:	e884 0003 	stmia.w	r4, {r0, r1}
	BSP_MotorControl_SetNbDevices(BSP_MOTOR_CONTROL_BOARD_ID_L6206, 2);
 800dd98:	2102      	movs	r1, #2
 800dd9a:	f641 003e 	movw	r0, #6206	; 0x183e
 800dd9e:	f7f9 fa57 	bl	8007250 <BSP_MotorControl_SetNbDevices>
	BSP_MotorControl_Init(BSP_MOTOR_CONTROL_BOARD_ID_L6206, &initDeviceParameters);
 800dda2:	4669      	mov	r1, sp
 800dda4:	f641 003e 	movw	r0, #6206	; 0x183e
 800dda8:	f7f9 fa00 	bl	80071ac <BSP_MotorControl_Init>
	BSP_MotorControl_SetDualFullBridgeConfig(PARALLELING_NONE___1_BIDIR_MOTOR_BRIDGE_A__1_BIDIR_MOTOR_BRIDGE_B);
 800ddac:	2000      	movs	r0, #0
 800ddae:	f7f9 fa2f 	bl	8007210 <BSP_MotorControl_SetDualFullBridgeConfig>
	BSP_MotorControl_AttachFlagInterrupt(MyFlagInterruptHandler);
 800ddb2:	480a      	ldr	r0, [pc, #40]	; (800dddc <motor_init+0x5c>)
 800ddb4:	f7f9 f9ea 	bl	800718c <BSP_MotorControl_AttachFlagInterrupt>
	BSP_MotorControl_AttachErrorHandler(Error_Handler);
 800ddb8:	4809      	ldr	r0, [pc, #36]	; (800dde0 <motor_init+0x60>)
 800ddba:	f7f9 f9d7 	bl	800716c <BSP_MotorControl_AttachErrorHandler>
	BSP_MotorControl_SetBridgeInputPwmFreq(0, 10000);
 800ddbe:	f242 7110 	movw	r1, #10000	; 0x2710
 800ddc2:	2000      	movs	r0, #0
 800ddc4:	f7f9 fa34 	bl	8007230 <BSP_MotorControl_SetBridgeInputPwmFreq>
	BSP_MotorControl_SetBridgeInputPwmFreq(1, 10000);
 800ddc8:	f242 7110 	movw	r1, #10000	; 0x2710
 800ddcc:	2001      	movs	r0, #1
 800ddce:	f7f9 fa2f 	bl	8007230 <BSP_MotorControl_SetBridgeInputPwmFreq>
}
 800ddd2:	b00b      	add	sp, #44	; 0x2c
 800ddd4:	bd30      	pop	{r4, r5, pc}
 800ddd6:	bf00      	nop
 800ddd8:	0801fe80 	.word	0x0801fe80
 800dddc:	0800dd61 	.word	0x0800dd61
 800dde0:	0800d575 	.word	0x0800d575

0800dde4 <I2C1_MspDeInit>:
//
//  /* USER CODE END I2C1_MspInit 1 */
}

static void I2C1_MspDeInit(I2C_HandleTypeDef *i2cHandle)
{
 800dde4:	b508      	push	{r3, lr}
	/* USER CODE BEGIN I2C1_MspDeInit 0 */

	/* USER CODE END I2C1_MspDeInit 0 */
	/* Peripheral clock disable */
	__HAL_RCC_I2C1_CLK_DISABLE();
 800dde6:	4a05      	ldr	r2, [pc, #20]	; (800ddfc <I2C1_MspDeInit+0x18>)
 800dde8:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800ddea:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800ddee:	6413      	str	r3, [r2, #64]	; 0x40

	/**I2C1 GPIO Configuration
	   PB8     ------> I2C1_SCL
	   PB9     ------> I2C1_SDA
	 */
	HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8 | GPIO_PIN_9);
 800ddf0:	f44f 7140 	mov.w	r1, #768	; 0x300
 800ddf4:	4802      	ldr	r0, [pc, #8]	; (800de00 <I2C1_MspDeInit+0x1c>)
 800ddf6:	f7fa fbc5 	bl	8008584 <HAL_GPIO_DeInit>
 800ddfa:	bd08      	pop	{r3, pc}
 800ddfc:	40023800 	.word	0x40023800
 800de00:	40020400 	.word	0x40020400

0800de04 <BSP_I2C1_Init>:
}
 800de04:	2000      	movs	r0, #0
 800de06:	4770      	bx	lr

0800de08 <BSP_I2C1_DeInit>:
{
 800de08:	b510      	push	{r4, lr}
	I2C1_MspDeInit(&hi2c1);
 800de0a:	4c06      	ldr	r4, [pc, #24]	; (800de24 <BSP_I2C1_DeInit+0x1c>)
 800de0c:	4620      	mov	r0, r4
 800de0e:	f7ff ffe9 	bl	800dde4 <I2C1_MspDeInit>
	if (HAL_I2C_DeInit(&hi2c1) == HAL_OK) {
 800de12:	4620      	mov	r0, r4
 800de14:	f7fb f9e2 	bl	80091dc <HAL_I2C_DeInit>
 800de18:	b908      	cbnz	r0, 800de1e <BSP_I2C1_DeInit+0x16>
		ret = BSP_ERROR_NONE;
 800de1a:	2000      	movs	r0, #0
}
 800de1c:	bd10      	pop	{r4, pc}
	int32_t ret = BSP_ERROR_BUS_FAILURE;
 800de1e:	f06f 0007 	mvn.w	r0, #7
 800de22:	bd10      	pop	{r4, pc}
 800de24:	200036f0 	.word	0x200036f0

0800de28 <BSP_I2C1_WriteReg>:
{
 800de28:	b510      	push	{r4, lr}
 800de2a:	b084      	sub	sp, #16
	if (HAL_I2C_Mem_Write(&hi2c1, (uint8_t)DevAddr,
 800de2c:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 800de30:	9402      	str	r4, [sp, #8]
 800de32:	9301      	str	r3, [sp, #4]
 800de34:	9200      	str	r2, [sp, #0]
 800de36:	2301      	movs	r3, #1
 800de38:	460a      	mov	r2, r1
 800de3a:	b2c1      	uxtb	r1, r0
 800de3c:	4804      	ldr	r0, [pc, #16]	; (800de50 <BSP_I2C1_WriteReg+0x28>)
 800de3e:	f7fb fc39 	bl	80096b4 <HAL_I2C_Mem_Write>
 800de42:	b910      	cbnz	r0, 800de4a <BSP_I2C1_WriteReg+0x22>
		ret = BSP_ERROR_NONE;
 800de44:	2000      	movs	r0, #0
}
 800de46:	b004      	add	sp, #16
 800de48:	bd10      	pop	{r4, pc}
	int32_t ret = BSP_ERROR_BUS_FAILURE;
 800de4a:	f06f 0007 	mvn.w	r0, #7
 800de4e:	e7fa      	b.n	800de46 <BSP_I2C1_WriteReg+0x1e>
 800de50:	200036f0 	.word	0x200036f0

0800de54 <BSP_I2C1_ReadReg>:
{
 800de54:	b510      	push	{r4, lr}
 800de56:	b084      	sub	sp, #16
	if (HAL_I2C_Mem_Read(&hi2c1, DevAddr, (uint16_t)Reg,
 800de58:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 800de5c:	9402      	str	r4, [sp, #8]
 800de5e:	9301      	str	r3, [sp, #4]
 800de60:	9200      	str	r2, [sp, #0]
 800de62:	2301      	movs	r3, #1
 800de64:	460a      	mov	r2, r1
 800de66:	4601      	mov	r1, r0
 800de68:	4804      	ldr	r0, [pc, #16]	; (800de7c <BSP_I2C1_ReadReg+0x28>)
 800de6a:	f7fb fceb 	bl	8009844 <HAL_I2C_Mem_Read>
 800de6e:	b910      	cbnz	r0, 800de76 <BSP_I2C1_ReadReg+0x22>
		ret = HAL_OK;
 800de70:	2000      	movs	r0, #0
}
 800de72:	b004      	add	sp, #16
 800de74:	bd10      	pop	{r4, pc}
	int32_t ret = BSP_ERROR_BUS_FAILURE;
 800de76:	f06f 0007 	mvn.w	r0, #7
 800de7a:	e7fa      	b.n	800de72 <BSP_I2C1_ReadReg+0x1e>
 800de7c:	200036f0 	.word	0x200036f0

0800de80 <BSP_GetTick>:
{
 800de80:	b508      	push	{r3, lr}
	return HAL_GetTick();
 800de82:	f7f9 fa97 	bl	80073b4 <HAL_GetTick>
}
 800de86:	bd08      	pop	{r3, pc}

0800de88 <range_init>:
/* An example here below shows how to manage multi-sensor operation.
 In this example the sensors range sequentially. Several sensors range simultanously is also possible */

/* Reset the 3 ToF sensors on the expansion board */

void range_init() {
 800de88:	b5f0      	push	{r4, r5, r6, r7, lr}
 800de8a:	b097      	sub	sp, #92	; 0x5c
	uint8_t ToFSensor = 1; // 0=Left, 1=Center(default), 2=Right
	uint8_t newI2C = 0x52;

	uint8_t VL53L1_Status;

	for (ToFSensor = 0; ToFSensor < 3; ToFSensor++) {
 800de8c:	2400      	movs	r4, #0
 800de8e:	e005      	b.n	800de9c <range_init+0x14>
		VL53L1_Status = XNUCLEO53L1A1_ResetId(ToFSensor, 0);
 800de90:	2100      	movs	r1, #0
 800de92:	4620      	mov	r0, r4
 800de94:	f7f8 ff64 	bl	8006d60 <XNUCLEO53L1A1_ResetId>
	for (ToFSensor = 0; ToFSensor < 3; ToFSensor++) {
 800de98:	3401      	adds	r4, #1
 800de9a:	b2e4      	uxtb	r4, r4
 800de9c:	2c02      	cmp	r4, #2
 800de9e:	d9f7      	bls.n	800de90 <range_init+0x8>
 800dea0:	2600      	movs	r6, #0
 800dea2:	e055      	b.n	800df50 <range_init+0xc8>

	/* Bring the sensors out of the reset stage one by one and set the new I2C address */
	for (ToFSensor = 0; ToFSensor < 3; ToFSensor++) {
		switch (ToFSensor) {
		case 0:
			Dev = devCenter;
 800dea4:	f44f 7269 	mov.w	r2, #932	; 0x3a4
 800dea8:	4936      	ldr	r1, [pc, #216]	; (800df84 <range_init+0xfc>)
 800deaa:	4837      	ldr	r0, [pc, #220]	; (800df88 <range_init+0x100>)
 800deac:	f00f f988 	bl	801d1c0 <memcpy>
		case 2:
			Dev = devRight;
			break;
		}

		VL53L1_Status = XNUCLEO53L1A1_ResetId(ToFSensor, 1);
 800deb0:	2101      	movs	r1, #1
 800deb2:	4628      	mov	r0, r5
 800deb4:	f7f8 ff54 	bl	8006d60 <XNUCLEO53L1A1_ResetId>
		Dev.comms_speed_khz = 400;
 800deb8:	4c33      	ldr	r4, [pc, #204]	; (800df88 <range_init+0x100>)
 800deba:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800debe:	f8a4 339a 	strh.w	r3, [r4, #922]	; 0x39a
		Dev.I2cHandle = &hi2c1;
 800dec2:	ab01      	add	r3, sp, #4
 800dec4:	f8c4 33a0 	str.w	r3, [r4, #928]	; 0x3a0
		Dev.comms_type = 1;
 800dec8:	2301      	movs	r3, #1
 800deca:	f884 3399 	strb.w	r3, [r4, #921]	; 0x399
		Dev.I2cDevAddr = 0x52; /* default ToF sensor I2C address*/
 800dece:	2352      	movs	r3, #82	; 0x52
 800ded0:	f884 3398 	strb.w	r3, [r4, #920]	; 0x398
		VL53L1_RdWord(&Dev, 0x010F, &wordData);
 800ded4:	f10d 0202 	add.w	r2, sp, #2
 800ded8:	f240 110f 	movw	r1, #271	; 0x10f
 800dedc:	4620      	mov	r0, r4
 800dede:	f000 fe0f 	bl	800eb00 <VL53L1_RdWord>
		printf("VL53L1X: %02X\n", wordData);
 800dee2:	4f2a      	ldr	r7, [pc, #168]	; (800df8c <range_init+0x104>)
 800dee4:	f8bd 1002 	ldrh.w	r1, [sp, #2]
 800dee8:	4638      	mov	r0, r7
 800deea:	f00f fde9 	bl	801dac0 <iprintf>
		newI2C = Dev.I2cDevAddr + (ToFSensor + 1) * 2;
 800deee:	f894 3398 	ldrb.w	r3, [r4, #920]	; 0x398
 800def2:	3501      	adds	r5, #1
 800def4:	006d      	lsls	r5, r5, #1
 800def6:	b2ed      	uxtb	r5, r5
 800def8:	441d      	add	r5, r3
 800defa:	b2ed      	uxtb	r5, r5
		VL53L1_Status = VL53L1_SetDeviceAddress(&Dev, newI2C);
 800defc:	4629      	mov	r1, r5
 800defe:	4620      	mov	r0, r4
 800df00:	f7f6 fc82 	bl	8004808 <VL53L1_SetDeviceAddress>
		Dev.I2cDevAddr = newI2C;
 800df04:	f884 5398 	strb.w	r5, [r4, #920]	; 0x398
		VL53L1_RdWord(&Dev, 0x010F, &wordData);
 800df08:	f10d 0202 	add.w	r2, sp, #2
 800df0c:	f240 110f 	movw	r1, #271	; 0x10f
 800df10:	4620      	mov	r0, r4
 800df12:	f000 fdf5 	bl	800eb00 <VL53L1_RdWord>
		printf("VL53L1X: %02X\n", wordData);
 800df16:	f8bd 1002 	ldrh.w	r1, [sp, #2]
 800df1a:	4638      	mov	r0, r7
 800df1c:	f00f fdd0 	bl	801dac0 <iprintf>

		/* Device Initialization and setting */
		VL53L1_Status = VL53L1_WaitDeviceBooted(&Dev);
 800df20:	4620      	mov	r0, r4
 800df22:	f7f6 fc77 	bl	8004814 <VL53L1_WaitDeviceBooted>
		VL53L1_Status = VL53L1_DataInit(&Dev);
 800df26:	4620      	mov	r0, r4
 800df28:	f7f6 fd0b 	bl	8004942 <VL53L1_DataInit>
		VL53L1_Status = VL53L1_StaticInit(&Dev);
 800df2c:	4620      	mov	r0, r4
 800df2e:	f7f6 fe05 	bl	8004b3c <VL53L1_StaticInit>
		VL53L1_Status = VL53L1_SetDistanceMode(&Dev, VL53L1_DISTANCEMODE_LONG);
 800df32:	2103      	movs	r1, #3
 800df34:	4620      	mov	r0, r4
 800df36:	f7f6 fc73 	bl	8004820 <VL53L1_SetDistanceMode>
		VL53L1_Status = VL53L1_SetMeasurementTimingBudgetMicroSeconds(&Dev,
 800df3a:	f24c 3150 	movw	r1, #50000	; 0xc350
 800df3e:	4620      	mov	r0, r4
 800df40:	f7f6 fd32 	bl	80049a8 <VL53L1_SetMeasurementTimingBudgetMicroSeconds>
				50000);
		VL53L1_Status = VL53L1_SetInterMeasurementPeriodMilliSeconds(&Dev, 100);
 800df44:	2164      	movs	r1, #100	; 0x64
 800df46:	4620      	mov	r0, r4
 800df48:	f7f6 fcb4 	bl	80048b4 <VL53L1_SetInterMeasurementPeriodMilliSeconds>
	for (ToFSensor = 0; ToFSensor < 3; ToFSensor++) {
 800df4c:	3601      	adds	r6, #1
 800df4e:	b2f6      	uxtb	r6, r6
 800df50:	2e02      	cmp	r6, #2
 800df52:	d814      	bhi.n	800df7e <range_init+0xf6>
		switch (ToFSensor) {
 800df54:	4635      	mov	r5, r6
 800df56:	2e01      	cmp	r6, #1
 800df58:	d00a      	beq.n	800df70 <range_init+0xe8>
 800df5a:	2e00      	cmp	r6, #0
 800df5c:	d0a2      	beq.n	800dea4 <range_init+0x1c>
 800df5e:	2e02      	cmp	r6, #2
 800df60:	d1a6      	bne.n	800deb0 <range_init+0x28>
			Dev = devRight;
 800df62:	f44f 7269 	mov.w	r2, #932	; 0x3a4
 800df66:	490a      	ldr	r1, [pc, #40]	; (800df90 <range_init+0x108>)
 800df68:	4807      	ldr	r0, [pc, #28]	; (800df88 <range_init+0x100>)
 800df6a:	f00f f929 	bl	801d1c0 <memcpy>
			break;
 800df6e:	e79f      	b.n	800deb0 <range_init+0x28>
			Dev = devLeft;
 800df70:	f44f 7269 	mov.w	r2, #932	; 0x3a4
 800df74:	4907      	ldr	r1, [pc, #28]	; (800df94 <range_init+0x10c>)
 800df76:	4804      	ldr	r0, [pc, #16]	; (800df88 <range_init+0x100>)
 800df78:	f00f f922 	bl	801d1c0 <memcpy>
			break;
 800df7c:	e798      	b.n	800deb0 <range_init+0x28>
	}
}
 800df7e:	b017      	add	sp, #92	; 0x5c
 800df80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800df82:	bf00      	nop
 800df84:	20002988 	.word	0x20002988
 800df88:	200025e4 	.word	0x200025e4
 800df8c:	08020594 	.word	0x08020594
 800df90:	200030d0 	.word	0x200030d0
 800df94:	20002d2c 	.word	0x20002d2c

0800df98 <MX_TIM_ALGO_Init>:
 * @brief  TIM_ALGO init function.
 * @param  None
 * @retval None
 * @details This function intializes the Timer used to synchronize the algorithm.
 */
void MX_TIM_ALGO_Init(void) {
 800df98:	b530      	push	{r4, r5, lr}
 800df9a:	b087      	sub	sp, #28
	const uint32_t tim_period = TIM_CLOCK / ALGO_FREQ - 1U;

	TIM_ClockConfigTypeDef s_clock_source_config;
	TIM_MasterConfigTypeDef s_master_config;

	htim5.Instance = TIM5;
 800df9c:	4c0e      	ldr	r4, [pc, #56]	; (800dfd8 <MX_TIM_ALGO_Init+0x40>)
 800df9e:	4b0f      	ldr	r3, [pc, #60]	; (800dfdc <MX_TIM_ALGO_Init+0x44>)
 800dfa0:	6023      	str	r3, [r4, #0]
	htim5.Init.Prescaler = prescaler;
 800dfa2:	f24a 430f 	movw	r3, #41999	; 0xa40f
 800dfa6:	6063      	str	r3, [r4, #4]
	htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800dfa8:	2500      	movs	r5, #0
 800dfaa:	60a5      	str	r5, [r4, #8]
	htim5.Init.Period = tim_period;
 800dfac:	2313      	movs	r3, #19
 800dfae:	60e3      	str	r3, [r4, #12]
	htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800dfb0:	6125      	str	r5, [r4, #16]
	(void) HAL_TIM_Base_Init(&htim5);
 800dfb2:	4620      	mov	r0, r4
 800dfb4:	f7fe f81e 	bl	800bff4 <HAL_TIM_Base_Init>

	s_clock_source_config.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800dfb8:	a906      	add	r1, sp, #24
 800dfba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800dfbe:	f841 3d10 	str.w	r3, [r1, #-16]!
	(void) HAL_TIM_ConfigClockSource(&htim5, &s_clock_source_config);
 800dfc2:	4620      	mov	r0, r4
 800dfc4:	f7fd fc7c 	bl	800b8c0 <HAL_TIM_ConfigClockSource>

	s_master_config.MasterOutputTrigger = TIM_TRGO_RESET;
 800dfc8:	9500      	str	r5, [sp, #0]
	s_master_config.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800dfca:	9501      	str	r5, [sp, #4]
	(void) HAL_TIMEx_MasterConfigSynchronization(&htim5,
 800dfcc:	4669      	mov	r1, sp
 800dfce:	4620      	mov	r0, r4
 800dfd0:	f7fe fb28 	bl	800c624 <HAL_TIMEx_MasterConfigSynchronization>
			&s_master_config);
}
 800dfd4:	b007      	add	sp, #28
 800dfd6:	bd30      	pop	{r4, r5, pc}
 800dfd8:	20003918 	.word	0x20003918
 800dfdc:	40000c00 	.word	0x40000c00

0800dfe0 <RTC_Handler>:
/**
 * @brief  Handles the time+date getting/sending
 * @param  Msg the time+date part of the stream
 * @retval None
 */
RTC_TimeTypeDef RTC_Handler() {
 800dfe0:	b570      	push	{r4, r5, r6, lr}
 800dfe2:	b086      	sub	sp, #24
 800dfe4:	4606      	mov	r6, r0
	uint32_t ans_uint32;
	int32_t ans_int32;
	RTC_DateTypeDef sdatestructureget;
	RTC_TimeTypeDef stimestructure;

	(void) HAL_RTC_GetTime(&RtcHandle, &stimestructure, FORMAT_BIN);
 800dfe6:	4c10      	ldr	r4, [pc, #64]	; (800e028 <RTC_Handler+0x48>)
 800dfe8:	2200      	movs	r2, #0
 800dfea:	4669      	mov	r1, sp
 800dfec:	4620      	mov	r0, r4
 800dfee:	f7fd f9dd 	bl	800b3ac <HAL_RTC_GetTime>
	(void) HAL_RTC_GetDate(&RtcHandle, &sdatestructureget, FORMAT_BIN);
 800dff2:	2200      	movs	r2, #0
 800dff4:	a905      	add	r1, sp, #20
 800dff6:	4620      	mov	r0, r4
 800dff8:	f7fd fac8 	bl	800b58c <HAL_RTC_GetDate>

	/* To be MISRA C-2012 compliant the original calculation:
	 sub_sec = ((((((int)RtcSynchPrediv) - ((int)stimestructure.SubSeconds)) * 100) / (RtcSynchPrediv + 1)) & 0xFF);
	 has been split to separate expressions */
	ans_int32 = (RtcSynchPrediv - (int32_t) stimestructure.SubSeconds) * 100;
 800dffc:	4b0b      	ldr	r3, [pc, #44]	; (800e02c <RTC_Handler+0x4c>)
 800dffe:	681a      	ldr	r2, [r3, #0]
 800e000:	9b01      	ldr	r3, [sp, #4]
 800e002:	1ad1      	subs	r1, r2, r3
 800e004:	2364      	movs	r3, #100	; 0x64
 800e006:	fb03 f301 	mul.w	r3, r3, r1
	ans_int32 /= RtcSynchPrediv + 1;
 800e00a:	3201      	adds	r2, #1
 800e00c:	fb93 f3f2 	sdiv	r3, r3, r2
	ans_uint32 = (uint32_t) ans_int32 & 0xFFU;
	sub_sec = (uint8_t) ans_uint32;

	stimestructure.SubSeconds = sub_sec;
 800e010:	b2db      	uxtb	r3, r3
 800e012:	9301      	str	r3, [sp, #4]

	return stimestructure;
 800e014:	4635      	mov	r5, r6
 800e016:	466c      	mov	r4, sp
 800e018:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800e01a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800e01c:	6823      	ldr	r3, [r4, #0]
 800e01e:	602b      	str	r3, [r5, #0]
}
 800e020:	4630      	mov	r0, r6
 800e022:	b006      	add	sp, #24
 800e024:	bd70      	pop	{r4, r5, r6, pc}
 800e026:	bf00      	nop
 800e028:	20003474 	.word	0x20003474
 800e02c:	20003494 	.word	0x20003494

0800e030 <RTC_GetReadRequest>:
 * @brief  Returns the SensorReadRequest value
 * @param  None
 * @retval uint8_t SensorReadRequest
 */
uint8_t RTC_GetReadRequest(void) {
	return SensorReadRequest;
 800e030:	4b01      	ldr	r3, [pc, #4]	; (800e038 <RTC_GetReadRequest+0x8>)
 800e032:	7818      	ldrb	r0, [r3, #0]
}
 800e034:	4770      	bx	lr
 800e036:	bf00      	nop
 800e038:	20003498 	.word	0x20003498

0800e03c <RTC_ResetReadRequest>:
	NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800e03c:	4b04      	ldr	r3, [pc, #16]	; (800e050 <RTC_ResetReadRequest+0x14>)
 800e03e:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800e042:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 * @param  uint8_t new value for SensorReadRequest
 * @retval None
 */
void RTC_ResetReadRequest(void) {
	NVIC_DisableIRQ(TIM_ALGO_IRQn);
	SensorReadRequest = 0;
 800e046:	2000      	movs	r0, #0
 800e048:	4902      	ldr	r1, [pc, #8]	; (800e054 <RTC_ResetReadRequest+0x18>)
 800e04a:	7008      	strb	r0, [r1, #0]
	NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800e04c:	605a      	str	r2, [r3, #4]
 800e04e:	4770      	bx	lr
 800e050:	e000e100 	.word	0xe000e100
 800e054:	20003498 	.word	0x20003498

0800e058 <Print_TimeStamp>:
/**
 * @brief  Print the RTC Timestamp HH:MM:SS:sss
 * @param  None
 * @retval None
 */
void Print_TimeStamp(void) {
 800e058:	b510      	push	{r4, lr}
 800e05a:	b08a      	sub	sp, #40	; 0x28
	RTC_TimeTypeDef stimestructure;
	static char dataOut[20];

	stimestructure = RTC_Handler();
 800e05c:	a805      	add	r0, sp, #20
 800e05e:	f7ff ffbf 	bl	800dfe0 <RTC_Handler>

	snprintf(dataOut, 20, "T %2d:%2d:%2d:%3lu ", stimestructure.Hours,
 800e062:	f89d 3014 	ldrb.w	r3, [sp, #20]
			stimestructure.Minutes, stimestructure.Seconds,
 800e066:	f89d 2015 	ldrb.w	r2, [sp, #21]
 800e06a:	f89d 1016 	ldrb.w	r1, [sp, #22]
	snprintf(dataOut, 20, "T %2d:%2d:%2d:%3lu ", stimestructure.Hours,
 800e06e:	4c07      	ldr	r4, [pc, #28]	; (800e08c <Print_TimeStamp+0x34>)
 800e070:	9806      	ldr	r0, [sp, #24]
 800e072:	9002      	str	r0, [sp, #8]
 800e074:	9101      	str	r1, [sp, #4]
 800e076:	9200      	str	r2, [sp, #0]
 800e078:	4a05      	ldr	r2, [pc, #20]	; (800e090 <Print_TimeStamp+0x38>)
 800e07a:	2114      	movs	r1, #20
 800e07c:	4620      	mov	r0, r4
 800e07e:	f00f fe49 	bl	801dd14 <sniprintf>
			stimestructure.SubSeconds);

	printf(dataOut);
 800e082:	4620      	mov	r0, r4
 800e084:	f00f fd1c 	bl	801dac0 <iprintf>
}
 800e088:	b00a      	add	sp, #40	; 0x28
 800e08a:	bd10      	pop	{r4, pc}
 800e08c:	2000349c 	.word	0x2000349c
 800e090:	080205a4 	.word	0x080205a4

0800e094 <RTC_TimeStampConfig>:
/**
 * @brief  Configures the current time and date
 * @param  None
 * @retval None
 */
void RTC_TimeStampConfig(void) {
 800e094:	b500      	push	{lr}
 800e096:	b087      	sub	sp, #28
	RTC_DateTypeDef sdatestructure;
	RTC_TimeTypeDef stimestructure;

	/* Configure the Date */
	/* Set Date: Monday January 1st 2001 */
	sdatestructure.Year = 0x01;
 800e098:	2201      	movs	r2, #1
 800e09a:	f88d 2017 	strb.w	r2, [sp, #23]
	sdatestructure.Month = RTC_MONTH_JANUARY;
 800e09e:	f88d 2015 	strb.w	r2, [sp, #21]
	sdatestructure.Date = 0x01;
 800e0a2:	f88d 2016 	strb.w	r2, [sp, #22]
	sdatestructure.WeekDay = RTC_WEEKDAY_MONDAY;
 800e0a6:	a906      	add	r1, sp, #24
 800e0a8:	f801 2d04 	strb.w	r2, [r1, #-4]!

	if (HAL_RTC_SetDate(&RtcHandle, &sdatestructure, FORMAT_BCD) != HAL_OK) {
 800e0ac:	480e      	ldr	r0, [pc, #56]	; (800e0e8 <RTC_TimeStampConfig+0x54>)
 800e0ae:	f7fd f9b3 	bl	800b418 <HAL_RTC_SetDate>
 800e0b2:	b998      	cbnz	r0, 800e0dc <RTC_TimeStampConfig+0x48>
		Error_Handler();
	}

	/* Configure the Time */
	/* Set Time: 00:00:00 */
	stimestructure.Hours = 0x00;
 800e0b4:	2300      	movs	r3, #0
 800e0b6:	f88d 3000 	strb.w	r3, [sp]
	stimestructure.Minutes = 0x00;
 800e0ba:	f88d 3001 	strb.w	r3, [sp, #1]
	stimestructure.Seconds = 0x00;
 800e0be:	f88d 3002 	strb.w	r3, [sp, #2]
	stimestructure.TimeFormat = RTC_HOURFORMAT_24;
 800e0c2:	f88d 3003 	strb.w	r3, [sp, #3]
	stimestructure.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800e0c6:	9303      	str	r3, [sp, #12]
	stimestructure.StoreOperation = RTC_STOREOPERATION_RESET;
 800e0c8:	9304      	str	r3, [sp, #16]

	if (HAL_RTC_SetTime(&RtcHandle, &stimestructure, FORMAT_BCD) != HAL_OK) {
 800e0ca:	2201      	movs	r2, #1
 800e0cc:	4669      	mov	r1, sp
 800e0ce:	4806      	ldr	r0, [pc, #24]	; (800e0e8 <RTC_TimeStampConfig+0x54>)
 800e0d0:	f7fd f862 	bl	800b198 <HAL_RTC_SetTime>
 800e0d4:	b928      	cbnz	r0, 800e0e2 <RTC_TimeStampConfig+0x4e>
		/* Initialization Error */
		Error_Handler();
	}
}
 800e0d6:	b007      	add	sp, #28
 800e0d8:	f85d fb04 	ldr.w	pc, [sp], #4
		Error_Handler();
 800e0dc:	f7ff fa4a 	bl	800d574 <Error_Handler>
 800e0e0:	e7e8      	b.n	800e0b4 <RTC_TimeStampConfig+0x20>
		Error_Handler();
 800e0e2:	f7ff fa47 	bl	800d574 <Error_Handler>
}
 800e0e6:	e7f6      	b.n	800e0d6 <RTC_TimeStampConfig+0x42>
 800e0e8:	20003474 	.word	0x20003474

0800e0ec <RTC_DateRegulate>:
 * @param  m the month value to be set
 * @param  d the day value to be set
 * @param  dw the day-week value to be set
 * @retval None
 */
void RTC_DateRegulate(uint8_t y, uint8_t m, uint8_t d, uint8_t dw) {
 800e0ec:	b500      	push	{lr}
 800e0ee:	b083      	sub	sp, #12
	RTC_DateTypeDef sdatestructure;

	sdatestructure.Year = y;
 800e0f0:	f88d 0007 	strb.w	r0, [sp, #7]
	sdatestructure.Month = m;
 800e0f4:	f88d 1005 	strb.w	r1, [sp, #5]
	sdatestructure.Date = d;
 800e0f8:	f88d 2006 	strb.w	r2, [sp, #6]
	sdatestructure.WeekDay = dw;
 800e0fc:	a902      	add	r1, sp, #8
 800e0fe:	f801 3d04 	strb.w	r3, [r1, #-4]!

	if (HAL_RTC_SetDate(&RtcHandle, &sdatestructure, FORMAT_BIN) != HAL_OK) {
 800e102:	2200      	movs	r2, #0
 800e104:	4804      	ldr	r0, [pc, #16]	; (800e118 <RTC_DateRegulate+0x2c>)
 800e106:	f7fd f987 	bl	800b418 <HAL_RTC_SetDate>
 800e10a:	b910      	cbnz	r0, 800e112 <RTC_DateRegulate+0x26>
		/* Initialization Error */
		Error_Handler();
	}
}
 800e10c:	b003      	add	sp, #12
 800e10e:	f85d fb04 	ldr.w	pc, [sp], #4
		Error_Handler();
 800e112:	f7ff fa2f 	bl	800d574 <Error_Handler>
}
 800e116:	e7f9      	b.n	800e10c <RTC_DateRegulate+0x20>
 800e118:	20003474 	.word	0x20003474

0800e11c <RTC_TimeRegulate>:
 * @param  hh the hour value to be set
 * @param  mm the minute value to be set
 * @param  ss the second value to be set
 * @retval None
 */
void RTC_TimeRegulate(uint8_t hh, uint8_t mm, uint8_t ss) {
 800e11c:	b500      	push	{lr}
 800e11e:	b087      	sub	sp, #28
	RTC_TimeTypeDef stimestructure;

	stimestructure.TimeFormat = RTC_HOURFORMAT_24;
 800e120:	2300      	movs	r3, #0
 800e122:	f88d 3007 	strb.w	r3, [sp, #7]
	stimestructure.Hours = hh;
 800e126:	f88d 0004 	strb.w	r0, [sp, #4]
	stimestructure.Minutes = mm;
 800e12a:	f88d 1005 	strb.w	r1, [sp, #5]
	stimestructure.Seconds = ss;
 800e12e:	f88d 2006 	strb.w	r2, [sp, #6]
	stimestructure.SubSeconds = 0;
 800e132:	9302      	str	r3, [sp, #8]
	stimestructure.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800e134:	9304      	str	r3, [sp, #16]
	stimestructure.StoreOperation = RTC_STOREOPERATION_RESET;
 800e136:	9305      	str	r3, [sp, #20]

	if (HAL_RTC_SetTime(&RtcHandle, &stimestructure, FORMAT_BIN) != HAL_OK) {
 800e138:	461a      	mov	r2, r3
 800e13a:	a901      	add	r1, sp, #4
 800e13c:	4804      	ldr	r0, [pc, #16]	; (800e150 <RTC_TimeRegulate+0x34>)
 800e13e:	f7fd f82b 	bl	800b198 <HAL_RTC_SetTime>
 800e142:	b910      	cbnz	r0, 800e14a <RTC_TimeRegulate+0x2e>
		/* Initialization Error */
		Error_Handler();
	}
}
 800e144:	b007      	add	sp, #28
 800e146:	f85d fb04 	ldr.w	pc, [sp], #4
		Error_Handler();
 800e14a:	f7ff fa13 	bl	800d574 <Error_Handler>
}
 800e14e:	e7f9      	b.n	800e144 <RTC_TimeRegulate+0x28>
 800e150:	20003474 	.word	0x20003474

0800e154 <RTC_Config>:
void RTC_Config(void) {
 800e154:	b500      	push	{lr}
 800e156:	b08d      	sub	sp, #52	; 0x34
	rcc_osc_init_struct.OscillatorType = RCC_OSCILLATORTYPE_LSI
 800e158:	230c      	movs	r3, #12
 800e15a:	9300      	str	r3, [sp, #0]
	rcc_osc_init_struct.PLL.PLLState = RCC_PLL_NONE;
 800e15c:	2300      	movs	r3, #0
 800e15e:	9306      	str	r3, [sp, #24]
	rcc_osc_init_struct.LSEState = RCC_LSE_ON;
 800e160:	2201      	movs	r2, #1
 800e162:	9202      	str	r2, [sp, #8]
	rcc_osc_init_struct.LSIState = RCC_LSI_OFF;
 800e164:	9305      	str	r3, [sp, #20]
	if (HAL_RCC_OscConfig(&rcc_osc_init_struct) != HAL_OK) {
 800e166:	4668      	mov	r0, sp
 800e168:	f7fc f9ec 	bl	800a544 <HAL_RCC_OscConfig>
 800e16c:	b1f8      	cbz	r0, 800e1ae <RTC_Config+0x5a>
		RtcHandle.Init.AsynchPrediv = RTC_ASYNCH_PREDIV_LSI;
 800e16e:	4a15      	ldr	r2, [pc, #84]	; (800e1c4 <RTC_Config+0x70>)
 800e170:	237f      	movs	r3, #127	; 0x7f
 800e172:	6093      	str	r3, [r2, #8]
		RtcHandle.Init.SynchPrediv = RTC_SYNCH_PREDIV_LSI;
 800e174:	23f9      	movs	r3, #249	; 0xf9
 800e176:	60d3      	str	r3, [r2, #12]
		RtcSynchPrediv = RTC_SYNCH_PREDIV_LSI;
 800e178:	4a13      	ldr	r2, [pc, #76]	; (800e1c8 <RTC_Config+0x74>)
 800e17a:	6013      	str	r3, [r2, #0]
	RtcHandle.Instance = RTC;
 800e17c:	4811      	ldr	r0, [pc, #68]	; (800e1c4 <RTC_Config+0x70>)
 800e17e:	4b13      	ldr	r3, [pc, #76]	; (800e1cc <RTC_Config+0x78>)
 800e180:	6003      	str	r3, [r0, #0]
	RtcHandle.Init.HourFormat = RTC_HOURFORMAT_24;
 800e182:	2300      	movs	r3, #0
 800e184:	6043      	str	r3, [r0, #4]
	RtcHandle.Init.OutPut = RTC_OUTPUT_DISABLE;
 800e186:	6103      	str	r3, [r0, #16]
	RtcHandle.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800e188:	6143      	str	r3, [r0, #20]
	RtcHandle.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800e18a:	6183      	str	r3, [r0, #24]
	if (HAL_RTC_Init(&RtcHandle) != HAL_OK) {
 800e18c:	f7fc ff4e 	bl	800b02c <HAL_RTC_Init>
 800e190:	b9a8      	cbnz	r0, 800e1be <RTC_Config+0x6a>
	RTC_TimeRegulate(00, 00, 00);
 800e192:	2200      	movs	r2, #0
 800e194:	4611      	mov	r1, r2
 800e196:	4610      	mov	r0, r2
 800e198:	f7ff ffc0 	bl	800e11c <RTC_TimeRegulate>
	RTC_DateRegulate(19, 1, 1, 2);
 800e19c:	2302      	movs	r3, #2
 800e19e:	2201      	movs	r2, #1
 800e1a0:	4611      	mov	r1, r2
 800e1a2:	2013      	movs	r0, #19
 800e1a4:	f7ff ffa2 	bl	800e0ec <RTC_DateRegulate>
}
 800e1a8:	b00d      	add	sp, #52	; 0x34
 800e1aa:	f85d fb04 	ldr.w	pc, [sp], #4
		RtcHandle.Init.AsynchPrediv = RTC_ASYNCH_PREDIV_LSE;
 800e1ae:	4a05      	ldr	r2, [pc, #20]	; (800e1c4 <RTC_Config+0x70>)
 800e1b0:	237f      	movs	r3, #127	; 0x7f
 800e1b2:	6093      	str	r3, [r2, #8]
		RtcHandle.Init.SynchPrediv = RTC_SYNCH_PREDIV_LSE;
 800e1b4:	23ff      	movs	r3, #255	; 0xff
 800e1b6:	60d3      	str	r3, [r2, #12]
		RtcSynchPrediv = RTC_SYNCH_PREDIV_LSE;
 800e1b8:	4a03      	ldr	r2, [pc, #12]	; (800e1c8 <RTC_Config+0x74>)
 800e1ba:	6013      	str	r3, [r2, #0]
 800e1bc:	e7de      	b.n	800e17c <RTC_Config+0x28>
		Error_Handler();
 800e1be:	f7ff f9d9 	bl	800d574 <Error_Handler>
 800e1c2:	e7e6      	b.n	800e192 <RTC_Config+0x3e>
 800e1c4:	20003474 	.word	0x20003474
 800e1c8:	20003494 	.word	0x20003494
 800e1cc:	40002800 	.word	0x40002800

0800e1d0 <HAL_TIM_PeriodElapsedCallback>:
 * @param  htim pointer to a TIM_HandleTypeDef structure that contains
 *              the configuration information for TIM module.
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
	if (htim->Instance == TIM_ALGO) {
 800e1d0:	6802      	ldr	r2, [r0, #0]
 800e1d2:	4b04      	ldr	r3, [pc, #16]	; (800e1e4 <HAL_TIM_PeriodElapsedCallback+0x14>)
 800e1d4:	429a      	cmp	r2, r3
 800e1d6:	d000      	beq.n	800e1da <HAL_TIM_PeriodElapsedCallback+0xa>
 800e1d8:	4770      	bx	lr
		SensorReadRequest = 1;
 800e1da:	2201      	movs	r2, #1
 800e1dc:	4b02      	ldr	r3, [pc, #8]	; (800e1e8 <HAL_TIM_PeriodElapsedCallback+0x18>)
 800e1de:	701a      	strb	r2, [r3, #0]
	}
}
 800e1e0:	e7fa      	b.n	800e1d8 <HAL_TIM_PeriodElapsedCallback+0x8>
 800e1e2:	bf00      	nop
 800e1e4:	40000c00 	.word	0x40000c00
 800e1e8:	20003498 	.word	0x20003498

0800e1ec <HAL_RTC_MspInit>:
 *         the backup registers) and RCC_BDCR register are set to their reset values.
 *
 * @retval None
 */
void HAL_RTC_MspInit(RTC_HandleTypeDef *hrtc)
{
 800e1ec:	b510      	push	{r4, lr}
 800e1ee:	b092      	sub	sp, #72	; 0x48
	   - Enable write access using HAL_PWR_EnableBkUpAccess() function before to
	     configure the RTC clock source (to be done once after reset).
	   - Reset the Back up Domain using __HAL_RCC_BACKUPRESET_FORCE() and
	     __HAL_RCC_BACKUPRESET_RELEASE().
	   - Configure the needed RTC clock source */
	__HAL_RCC_PWR_CLK_ENABLE();
 800e1f0:	2400      	movs	r4, #0
 800e1f2:	9400      	str	r4, [sp, #0]
 800e1f4:	4b18      	ldr	r3, [pc, #96]	; (800e258 <HAL_RTC_MspInit+0x6c>)
 800e1f6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e1f8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800e1fc:	641a      	str	r2, [r3, #64]	; 0x40
 800e1fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e200:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e204:	9300      	str	r3, [sp, #0]
 800e206:	9b00      	ldr	r3, [sp, #0]
	HAL_PWR_EnableBkUpAccess();
 800e208:	f7fc f996 	bl	800a538 <HAL_PWR_EnableBkUpAccess>

	/*##-2- Configue LSE/LSI as RTC clock soucre ###############################*/
	// We always use on-board xtal
	if (1) {
		RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_LSE;
 800e20c:	230c      	movs	r3, #12
 800e20e:	9306      	str	r3, [sp, #24]
		RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800e210:	940c      	str	r4, [sp, #48]	; 0x30
		RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800e212:	2301      	movs	r3, #1
 800e214:	9308      	str	r3, [sp, #32]
		RCC_OscInitStruct.LSIState = RCC_LSI_OFF;
 800e216:	940b      	str	r4, [sp, #44]	; 0x2c
		if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800e218:	a806      	add	r0, sp, #24
 800e21a:	f7fc f993 	bl	800a544 <HAL_RCC_OscConfig>
 800e21e:	b9a8      	cbnz	r0, 800e24c <HAL_RTC_MspInit+0x60>
			Error_Handler();
		}

		PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800e220:	2302      	movs	r3, #2
 800e222:	9301      	str	r3, [sp, #4]
		PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800e224:	f44f 7380 	mov.w	r3, #256	; 0x100
 800e228:	9304      	str	r3, [sp, #16]
		if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 800e22a:	a801      	add	r0, sp, #4
 800e22c:	f7fc fd6c 	bl	800ad08 <HAL_RCCEx_PeriphCLKConfig>
 800e230:	b978      	cbnz	r0, 800e252 <HAL_RTC_MspInit+0x66>
		}
	}

	/*##-2- Enable RTC peripheral Clocks #######################################*/
	/* Enable RTC Clock */
	__HAL_RCC_RTC_ENABLE();
 800e232:	2201      	movs	r2, #1
 800e234:	4b09      	ldr	r3, [pc, #36]	; (800e25c <HAL_RTC_MspInit+0x70>)
 800e236:	601a      	str	r2, [r3, #0]

	/*##-4- Configure the NVIC for RTC Alarm ###################################*/
	HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0x0F, 0);
 800e238:	2200      	movs	r2, #0
 800e23a:	210f      	movs	r1, #15
 800e23c:	2029      	movs	r0, #41	; 0x29
 800e23e:	f7f9 fc2d 	bl	8007a9c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 800e242:	2029      	movs	r0, #41	; 0x29
 800e244:	f7f9 fc6e 	bl	8007b24 <HAL_NVIC_EnableIRQ>
}
 800e248:	b012      	add	sp, #72	; 0x48
 800e24a:	bd10      	pop	{r4, pc}
			Error_Handler();
 800e24c:	f7ff f992 	bl	800d574 <Error_Handler>
 800e250:	e7e6      	b.n	800e220 <HAL_RTC_MspInit+0x34>
			Error_Handler();
 800e252:	f7ff f98f 	bl	800d574 <Error_Handler>
 800e256:	e7ec      	b.n	800e232 <HAL_RTC_MspInit+0x46>
 800e258:	40023800 	.word	0x40023800
 800e25c:	42470e3c 	.word	0x42470e3c

0800e260 <HAL_MspInit>:

/**
 * Initializes the Global MSP.
 */
void HAL_MspInit(void)
{
 800e260:	b500      	push	{lr}
 800e262:	b083      	sub	sp, #12
	/* USER CODE BEGIN MspInit 0 */

	/* USER CODE END MspInit 0 */

	__HAL_RCC_SYSCFG_CLK_ENABLE();
 800e264:	2100      	movs	r1, #0
 800e266:	9100      	str	r1, [sp, #0]
 800e268:	4b0c      	ldr	r3, [pc, #48]	; (800e29c <HAL_MspInit+0x3c>)
 800e26a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e26c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800e270:	645a      	str	r2, [r3, #68]	; 0x44
 800e272:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e274:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800e278:	9200      	str	r2, [sp, #0]
 800e27a:	9a00      	ldr	r2, [sp, #0]
	__HAL_RCC_PWR_CLK_ENABLE();
 800e27c:	9101      	str	r1, [sp, #4]
 800e27e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e280:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800e284:	641a      	str	r2, [r3, #64]	; 0x40
 800e286:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e288:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e28c:	9301      	str	r3, [sp, #4]
 800e28e:	9b01      	ldr	r3, [sp, #4]

	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800e290:	2007      	movs	r0, #7
 800e292:	f7f9 fbe5 	bl	8007a60 <HAL_NVIC_SetPriorityGrouping>
	/* System interrupt init*/

	/* USER CODE BEGIN MspInit 1 */

	/* USER CODE END MspInit 1 */
}
 800e296:	b003      	add	sp, #12
 800e298:	f85d fb04 	ldr.w	pc, [sp], #4
 800e29c:	40023800 	.word	0x40023800

0800e2a0 <NMI_Handler>:
/******************************************************************************/
/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void)
{
 800e2a0:	4770      	bx	lr

0800e2a2 <HardFault_Handler>:

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void)
{
 800e2a2:	e7fe      	b.n	800e2a2 <HardFault_Handler>

0800e2a4 <MemManage_Handler>:

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void)
{
 800e2a4:	e7fe      	b.n	800e2a4 <MemManage_Handler>

0800e2a6 <BusFault_Handler>:

/**
 * @brief This function handles Pre-fetch fault, memory access fault.
 */
void BusFault_Handler(void)
{
 800e2a6:	e7fe      	b.n	800e2a6 <BusFault_Handler>

0800e2a8 <UsageFault_Handler>:

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void)
{
 800e2a8:	e7fe      	b.n	800e2a8 <UsageFault_Handler>

0800e2aa <SVC_Handler>:

/**
 * @brief This function handles System service call via SWI instruction.
 */
void SVC_Handler(void)
{
 800e2aa:	4770      	bx	lr

0800e2ac <DebugMon_Handler>:

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void)
{
 800e2ac:	4770      	bx	lr

0800e2ae <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void)
{
 800e2ae:	4770      	bx	lr

0800e2b0 <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void)
{
 800e2b0:	b508      	push	{r3, lr}
	/* USER CODE BEGIN SysTick_IRQn 0 */

	/* USER CODE END SysTick_IRQn 0 */
	HAL_IncTick();
 800e2b2:	f7f9 f873 	bl	800739c <HAL_IncTick>
 800e2b6:	bd08      	pop	{r3, pc}

0800e2b8 <TIM5_IRQHandler>:
 * @brief  This function handles TIM_ALGO global interrupt.
 * @param  None
 * @retval None
 */
void TIM_ALGO_IRQHandler(void)
{
 800e2b8:	b508      	push	{r3, lr}
	HAL_TIM_IRQHandler(&htim5);
 800e2ba:	4802      	ldr	r0, [pc, #8]	; (800e2c4 <TIM5_IRQHandler+0xc>)
 800e2bc:	f7fd fd74 	bl	800bda8 <HAL_TIM_IRQHandler>
 800e2c0:	bd08      	pop	{r3, pc}
 800e2c2:	bf00      	nop
 800e2c4:	20003918 	.word	0x20003918

0800e2c8 <EXTI15_10_IRQHandler>:
}

void EXTI15_10_IRQHandler(void)
{
 800e2c8:	b508      	push	{r3, lr}
	HAL_GPIO_EXTI_IRQHandler(KEY_BUTTON_PIN);
 800e2ca:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800e2ce:	f7fa fa23 	bl	8008718 <HAL_GPIO_EXTI_IRQHandler>
 800e2d2:	bd08      	pop	{r3, pc}

0800e2d4 <DMA1_Stream0_IRQHandler>:

/**
 * @brief This function handles DMA1 stream0 global interrupt.
 */
void DMA1_Stream0_IRQHandler(void)
{
 800e2d4:	b508      	push	{r3, lr}
	/* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

	/* USER CODE END DMA1_Stream0_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 800e2d6:	4802      	ldr	r0, [pc, #8]	; (800e2e0 <DMA1_Stream0_IRQHandler+0xc>)
 800e2d8:	f7f9 ff0c 	bl	80080f4 <HAL_DMA_IRQHandler>
 800e2dc:	bd08      	pop	{r3, pc}
 800e2de:	bf00      	nop
 800e2e0:	20003744 	.word	0x20003744

0800e2e4 <DMA1_Stream5_IRQHandler>:

/**
 * @brief This function handles DMA1 stream5 global interrupt.
 */
void DMA1_Stream5_IRQHandler(void)
{
 800e2e4:	b508      	push	{r3, lr}
	/* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

	/* USER CODE END DMA1_Stream5_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800e2e6:	4802      	ldr	r0, [pc, #8]	; (800e2f0 <DMA1_Stream5_IRQHandler+0xc>)
 800e2e8:	f7f9 ff04 	bl	80080f4 <HAL_DMA_IRQHandler>
 800e2ec:	bd08      	pop	{r3, pc}
 800e2ee:	bf00      	nop
 800e2f0:	20003a08 	.word	0x20003a08

0800e2f4 <DMA1_Stream6_IRQHandler>:

/**
 * @brief This function handles DMA1 stream6 global interrupt.
 */
void DMA1_Stream6_IRQHandler(void)
{
 800e2f4:	b508      	push	{r3, lr}
	/* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

	/* USER CODE END DMA1_Stream6_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800e2f6:	4802      	ldr	r0, [pc, #8]	; (800e300 <DMA1_Stream6_IRQHandler+0xc>)
 800e2f8:	f7f9 fefc 	bl	80080f4 <HAL_DMA_IRQHandler>
 800e2fc:	bd08      	pop	{r3, pc}
 800e2fe:	bf00      	nop
 800e300:	20003b28 	.word	0x20003b28

0800e304 <ADC_IRQHandler>:

/**
 * @brief This function handles ADC1 global interrupt.
 */
void ADC_IRQHandler(void)
{
 800e304:	b508      	push	{r3, lr}
	/* USER CODE BEGIN ADC_IRQn 0 */

	/* USER CODE END ADC_IRQn 0 */
	HAL_ADC_IRQHandler(&hadc1);
 800e306:	4802      	ldr	r0, [pc, #8]	; (800e310 <ADC_IRQHandler+0xc>)
 800e308:	f7f9 f9fc 	bl	8007704 <HAL_ADC_IRQHandler>
 800e30c:	bd08      	pop	{r3, pc}
 800e30e:	bf00      	nop
 800e310:	20003648 	.word	0x20003648

0800e314 <TIM2_IRQHandler>:

/**
 * @brief This function handles TIM2 global interrupt.
 */
void TIM2_IRQHandler(void)
{
 800e314:	b508      	push	{r3, lr}
	/* USER CODE BEGIN TIM2_IRQn 0 */

	/* USER CODE END TIM2_IRQn 0 */
	HAL_TIM_IRQHandler(&htim2);
 800e316:	4802      	ldr	r0, [pc, #8]	; (800e320 <TIM2_IRQHandler+0xc>)
 800e318:	f7fd fd46 	bl	800bda8 <HAL_TIM_IRQHandler>
 800e31c:	bd08      	pop	{r3, pc}
 800e31e:	bf00      	nop
 800e320:	200039cc 	.word	0x200039cc

0800e324 <TIM3_IRQHandler>:

/**
 * @brief This function handles TIM3 global interrupt.
 */
void TIM3_IRQHandler(void)
{
 800e324:	b508      	push	{r3, lr}
	/* USER CODE BEGIN TIM3_IRQn 0 */

	/* USER CODE END TIM3_IRQn 0 */
	HAL_TIM_IRQHandler(&htim3);
 800e326:	4802      	ldr	r0, [pc, #8]	; (800e330 <TIM3_IRQHandler+0xc>)
 800e328:	f7fd fd3e 	bl	800bda8 <HAL_TIM_IRQHandler>
 800e32c:	bd08      	pop	{r3, pc}
 800e32e:	bf00      	nop
 800e330:	20003954 	.word	0x20003954

0800e334 <I2C1_EV_IRQHandler>:

/**
 * @brief This function handles I2C1 event interrupt.
 */
void I2C1_EV_IRQHandler(void)
{
 800e334:	b508      	push	{r3, lr}
	/* USER CODE BEGIN I2C1_EV_IRQn 0 */

	/* USER CODE END I2C1_EV_IRQn 0 */
	HAL_I2C_EV_IRQHandler(&hi2c1);
 800e336:	4802      	ldr	r0, [pc, #8]	; (800e340 <I2C1_EV_IRQHandler+0xc>)
 800e338:	f7fb ffb0 	bl	800a29c <HAL_I2C_EV_IRQHandler>
 800e33c:	bd08      	pop	{r3, pc}
 800e33e:	bf00      	nop
 800e340:	200036f0 	.word	0x200036f0

0800e344 <I2C1_ER_IRQHandler>:

/**
 * @brief This function handles I2C1 error interrupt.
 */
void I2C1_ER_IRQHandler(void)
{
 800e344:	b508      	push	{r3, lr}
	/* USER CODE BEGIN I2C1_ER_IRQn 0 */

	/* USER CODE END I2C1_ER_IRQn 0 */
	HAL_I2C_ER_IRQHandler(&hi2c1);
 800e346:	4802      	ldr	r0, [pc, #8]	; (800e350 <I2C1_ER_IRQHandler+0xc>)
 800e348:	f7fc f85c 	bl	800a404 <HAL_I2C_ER_IRQHandler>
 800e34c:	bd08      	pop	{r3, pc}
 800e34e:	bf00      	nop
 800e350:	200036f0 	.word	0x200036f0

0800e354 <USART2_IRQHandler>:

/**
 * @brief This function handles USART2 global interrupt.
 */
void USART2_IRQHandler(void)
{
 800e354:	b508      	push	{r3, lr}
	/* USER CODE BEGIN USART2_IRQn 0 */

	/* USER CODE END USART2_IRQn 0 */
	HAL_UART_IRQHandler(&huart2);
 800e356:	4802      	ldr	r0, [pc, #8]	; (800e360 <USART2_IRQHandler+0xc>)
 800e358:	f7fe fdcc 	bl	800cef4 <HAL_UART_IRQHandler>
 800e35c:	bd08      	pop	{r3, pc}
 800e35e:	bf00      	nop
 800e360:	20003bc8 	.word	0x20003bc8

0800e364 <DMA1_Stream7_IRQHandler>:

/**
 * @brief This function handles DMA1 stream7 global interrupt.
 */
void DMA1_Stream7_IRQHandler(void)
{
 800e364:	b508      	push	{r3, lr}
	/* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

	/* USER CODE END DMA1_Stream7_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 800e366:	4802      	ldr	r0, [pc, #8]	; (800e370 <DMA1_Stream7_IRQHandler+0xc>)
 800e368:	f7f9 fec4 	bl	80080f4 <HAL_DMA_IRQHandler>
 800e36c:	bd08      	pop	{r3, pc}
 800e36e:	bf00      	nop
 800e370:	20003690 	.word	0x20003690

0800e374 <DMA2_Stream1_IRQHandler>:

/**
 * @brief This function handles DMA2 stream1 global interrupt.
 */
void DMA2_Stream1_IRQHandler(void)
{
 800e374:	b508      	push	{r3, lr}
	/* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

	/* USER CODE END DMA2_Stream1_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_usart6_rx);
 800e376:	4802      	ldr	r0, [pc, #8]	; (800e380 <DMA2_Stream1_IRQHandler+0xc>)
 800e378:	f7f9 febc 	bl	80080f4 <HAL_DMA_IRQHandler>
 800e37c:	bd08      	pop	{r3, pc}
 800e37e:	bf00      	nop
 800e380:	20003a68 	.word	0x20003a68

0800e384 <DMA2_Stream6_IRQHandler>:

/**
 * @brief This function handles DMA2 stream6 global interrupt.
 */
void DMA2_Stream6_IRQHandler(void)
{
 800e384:	b508      	push	{r3, lr}
	/* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

	/* USER CODE END DMA2_Stream6_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_usart6_tx);
 800e386:	4802      	ldr	r0, [pc, #8]	; (800e390 <DMA2_Stream6_IRQHandler+0xc>)
 800e388:	f7f9 feb4 	bl	80080f4 <HAL_DMA_IRQHandler>
 800e38c:	bd08      	pop	{r3, pc}
 800e38e:	bf00      	nop
 800e390:	20003ac8 	.word	0x20003ac8

0800e394 <USART6_IRQHandler>:

/**
 * @brief This function handles USART6 global interrupt.
 */
void USART6_IRQHandler(void)
{
 800e394:	b508      	push	{r3, lr}
	/* USER CODE BEGIN USART6_IRQn 0 */

	/* USER CODE END USART6_IRQn 0 */
	HAL_UART_IRQHandler(&huart6);
 800e396:	4802      	ldr	r0, [pc, #8]	; (800e3a0 <USART6_IRQHandler+0xc>)
 800e398:	f7fe fdac 	bl	800cef4 <HAL_UART_IRQHandler>
 800e39c:	bd08      	pop	{r3, pc}
 800e39e:	bf00      	nop
 800e3a0:	20003b88 	.word	0x20003b88

0800e3a4 <_read>:
	while (1) {
	}                       /* Make sure we hang here */
}

int _read(int file, char *ptr, int len)
{
 800e3a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e3a6:	460d      	mov	r5, r1
 800e3a8:	4617      	mov	r7, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 800e3aa:	2400      	movs	r4, #0
 800e3ac:	e005      	b.n	800e3ba <_read+0x16>
		*ptr++ = __io_getchar();
 800e3ae:	1c6e      	adds	r6, r5, #1
 800e3b0:	f000 fb35 	bl	800ea1e <__io_getchar>
 800e3b4:	7028      	strb	r0, [r5, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 800e3b6:	3401      	adds	r4, #1
		*ptr++ = __io_getchar();
 800e3b8:	4635      	mov	r5, r6
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 800e3ba:	42bc      	cmp	r4, r7
 800e3bc:	dbf7      	blt.n	800e3ae <_read+0xa>
	}

	return len;
}
 800e3be:	4638      	mov	r0, r7
 800e3c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e3c2 <_write>:

int _write(int file, char *ptr, int len)
{
 800e3c2:	b570      	push	{r4, r5, r6, lr}
 800e3c4:	4616      	mov	r6, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 800e3c6:	2400      	movs	r4, #0
 800e3c8:	e005      	b.n	800e3d6 <_write+0x14>
		__io_putchar(*ptr++);
 800e3ca:	1c4d      	adds	r5, r1, #1
 800e3cc:	7808      	ldrb	r0, [r1, #0]
 800e3ce:	f000 fb21 	bl	800ea14 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 800e3d2:	3401      	adds	r4, #1
		__io_putchar(*ptr++);
 800e3d4:	4629      	mov	r1, r5
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 800e3d6:	42b4      	cmp	r4, r6
 800e3d8:	dbf7      	blt.n	800e3ca <_write+0x8>
	}
	return len;
}
 800e3da:	4630      	mov	r0, r6
 800e3dc:	bd70      	pop	{r4, r5, r6, pc}
	...

0800e3e0 <_sbrk>:

caddr_t _sbrk(int incr)
{
 800e3e0:	b508      	push	{r3, lr}
 800e3e2:	4603      	mov	r3, r0
	extern char end asm ("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800e3e4:	4a0b      	ldr	r2, [pc, #44]	; (800e414 <_sbrk+0x34>)
 800e3e6:	6812      	ldr	r2, [r2, #0]
 800e3e8:	b142      	cbz	r2, 800e3fc <_sbrk+0x1c>
		heap_end = &end;

	prev_heap_end = heap_end;
 800e3ea:	4a0a      	ldr	r2, [pc, #40]	; (800e414 <_sbrk+0x34>)
 800e3ec:	6810      	ldr	r0, [r2, #0]
	if (heap_end + incr > stack_ptr) {
 800e3ee:	4403      	add	r3, r0
 800e3f0:	466a      	mov	r2, sp
 800e3f2:	4293      	cmp	r3, r2
 800e3f4:	d806      	bhi.n	800e404 <_sbrk+0x24>
//		abort();
		errno = ENOMEM;
		return (caddr_t)-1;
	}

	heap_end += incr;
 800e3f6:	4a07      	ldr	r2, [pc, #28]	; (800e414 <_sbrk+0x34>)
 800e3f8:	6013      	str	r3, [r2, #0]

	return (caddr_t)prev_heap_end;
}
 800e3fa:	bd08      	pop	{r3, pc}
		heap_end = &end;
 800e3fc:	4906      	ldr	r1, [pc, #24]	; (800e418 <_sbrk+0x38>)
 800e3fe:	4a05      	ldr	r2, [pc, #20]	; (800e414 <_sbrk+0x34>)
 800e400:	6011      	str	r1, [r2, #0]
 800e402:	e7f2      	b.n	800e3ea <_sbrk+0xa>
		errno = ENOMEM;
 800e404:	f00e feb2 	bl	801d16c <__errno>
 800e408:	230c      	movs	r3, #12
 800e40a:	6003      	str	r3, [r0, #0]
		return (caddr_t)-1;
 800e40c:	f04f 30ff 	mov.w	r0, #4294967295
 800e410:	bd08      	pop	{r3, pc}
 800e412:	bf00      	nop
 800e414:	200034b0 	.word	0x200034b0
 800e418:	20003d0c 	.word	0x20003d0c

0800e41c <_close>:

int _close(int file)
{
	return -1;
}
 800e41c:	f04f 30ff 	mov.w	r0, #4294967295
 800e420:	4770      	bx	lr

0800e422 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 800e422:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800e426:	604b      	str	r3, [r1, #4]
	return 0;
}
 800e428:	2000      	movs	r0, #0
 800e42a:	4770      	bx	lr

0800e42c <_isatty>:

int _isatty(int file)
{
	return 1;
}
 800e42c:	2001      	movs	r0, #1
 800e42e:	4770      	bx	lr

0800e430 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 800e430:	2000      	movs	r0, #0
 800e432:	4770      	bx	lr

0800e434 <SystemInit>:
 */
void SystemInit(void)
{
	/* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10 * 2) | (3UL << 11 * 2)); /* set CP10 and CP11 Full Access */
 800e434:	490f      	ldr	r1, [pc, #60]	; (800e474 <SystemInit+0x40>)
 800e436:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800e43a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800e43e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
	/* Reset the RCC clock configuration to the default reset state ------------*/
	/* Set HSION bit */
	RCC->CR |= (uint32_t)0x00000001;
 800e442:	4b0d      	ldr	r3, [pc, #52]	; (800e478 <SystemInit+0x44>)
 800e444:	681a      	ldr	r2, [r3, #0]
 800e446:	f042 0201 	orr.w	r2, r2, #1
 800e44a:	601a      	str	r2, [r3, #0]

	/* Reset CFGR register */
	RCC->CFGR = 0x00000000;
 800e44c:	2000      	movs	r0, #0
 800e44e:	6098      	str	r0, [r3, #8]

	/* Reset HSEON, CSSON and PLLON bits */
	RCC->CR &= (uint32_t)0xFEF6FFFF;
 800e450:	681a      	ldr	r2, [r3, #0]
 800e452:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800e456:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800e45a:	601a      	str	r2, [r3, #0]

	/* Reset PLLCFGR register */
	RCC->PLLCFGR = 0x24003010;
 800e45c:	4a07      	ldr	r2, [pc, #28]	; (800e47c <SystemInit+0x48>)
 800e45e:	605a      	str	r2, [r3, #4]

	/* Reset HSEBYP bit */
	RCC->CR &= (uint32_t)0xFFFBFFFF;
 800e460:	681a      	ldr	r2, [r3, #0]
 800e462:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800e466:	601a      	str	r2, [r3, #0]

	/* Disable all interrupts */
	RCC->CIR = 0x00000000;
 800e468:	60d8      	str	r0, [r3, #12]

	/* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
	SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
	SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800e46a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800e46e:	608b      	str	r3, [r1, #8]
 800e470:	4770      	bx	lr
 800e472:	bf00      	nop
 800e474:	e000ed00 	.word	0xe000ed00
 800e478:	40023800 	.word	0x40023800
 800e47c:	24003010 	.word	0x24003010

0800e480 <HAL_TIM_Base_MspInit>:
	}
	HAL_TIM_MspPostInit(&htim3);
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800e480:	b500      	push	{lr}
 800e482:	b085      	sub	sp, #20
	if (tim_baseHandle->Instance == TIM2) {
 800e484:	6803      	ldr	r3, [r0, #0]
 800e486:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e48a:	d008      	beq.n	800e49e <HAL_TIM_Base_MspInit+0x1e>
		HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
		HAL_NVIC_EnableIRQ(TIM2_IRQn);
		/* USER CODE BEGIN TIM2_MspInit 1 */

		/* USER CODE END TIM2_MspInit 1 */
	}else if (tim_baseHandle->Instance == TIM3) {
 800e48c:	4a22      	ldr	r2, [pc, #136]	; (800e518 <HAL_TIM_Base_MspInit+0x98>)
 800e48e:	4293      	cmp	r3, r2
 800e490:	d01a      	beq.n	800e4c8 <HAL_TIM_Base_MspInit+0x48>
		HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
		HAL_NVIC_EnableIRQ(TIM3_IRQn);
		/* USER CODE BEGIN TIM3_MspInit 1 */

		/* USER CODE END TIM3_MspInit 1 */
	} else if (tim_baseHandle->Instance == TIM_ALGO) {
 800e492:	4a22      	ldr	r2, [pc, #136]	; (800e51c <HAL_TIM_Base_MspInit+0x9c>)
 800e494:	4293      	cmp	r3, r2
 800e496:	d02b      	beq.n	800e4f0 <HAL_TIM_Base_MspInit+0x70>

		/* System interrupt init*/
		HAL_NVIC_SetPriority(TIM_ALGO_IRQn, 0x0F, 0);
		HAL_NVIC_EnableIRQ(TIM_ALGO_IRQn);
	}
}
 800e498:	b005      	add	sp, #20
 800e49a:	f85d fb04 	ldr.w	pc, [sp], #4
		__HAL_RCC_TIM2_CLK_ENABLE();
 800e49e:	2100      	movs	r1, #0
 800e4a0:	9101      	str	r1, [sp, #4]
 800e4a2:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 800e4a6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e4a8:	f042 0201 	orr.w	r2, r2, #1
 800e4ac:	641a      	str	r2, [r3, #64]	; 0x40
 800e4ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e4b0:	f003 0301 	and.w	r3, r3, #1
 800e4b4:	9301      	str	r3, [sp, #4]
 800e4b6:	9b01      	ldr	r3, [sp, #4]
		HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800e4b8:	460a      	mov	r2, r1
 800e4ba:	201c      	movs	r0, #28
 800e4bc:	f7f9 faee 	bl	8007a9c <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800e4c0:	201c      	movs	r0, #28
 800e4c2:	f7f9 fb2f 	bl	8007b24 <HAL_NVIC_EnableIRQ>
 800e4c6:	e7e7      	b.n	800e498 <HAL_TIM_Base_MspInit+0x18>
		__HAL_RCC_TIM3_CLK_ENABLE();
 800e4c8:	2100      	movs	r1, #0
 800e4ca:	9102      	str	r1, [sp, #8]
 800e4cc:	4b14      	ldr	r3, [pc, #80]	; (800e520 <HAL_TIM_Base_MspInit+0xa0>)
 800e4ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e4d0:	f042 0202 	orr.w	r2, r2, #2
 800e4d4:	641a      	str	r2, [r3, #64]	; 0x40
 800e4d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e4d8:	f003 0302 	and.w	r3, r3, #2
 800e4dc:	9302      	str	r3, [sp, #8]
 800e4de:	9b02      	ldr	r3, [sp, #8]
		HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800e4e0:	460a      	mov	r2, r1
 800e4e2:	201d      	movs	r0, #29
 800e4e4:	f7f9 fada 	bl	8007a9c <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800e4e8:	201d      	movs	r0, #29
 800e4ea:	f7f9 fb1b 	bl	8007b24 <HAL_NVIC_EnableIRQ>
 800e4ee:	e7d3      	b.n	800e498 <HAL_TIM_Base_MspInit+0x18>
		TIM_ALGO_CLK_ENABLE();
 800e4f0:	2200      	movs	r2, #0
 800e4f2:	9203      	str	r2, [sp, #12]
 800e4f4:	4b0a      	ldr	r3, [pc, #40]	; (800e520 <HAL_TIM_Base_MspInit+0xa0>)
 800e4f6:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800e4f8:	f041 0108 	orr.w	r1, r1, #8
 800e4fc:	6419      	str	r1, [r3, #64]	; 0x40
 800e4fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e500:	f003 0308 	and.w	r3, r3, #8
 800e504:	9303      	str	r3, [sp, #12]
 800e506:	9b03      	ldr	r3, [sp, #12]
		HAL_NVIC_SetPriority(TIM_ALGO_IRQn, 0x0F, 0);
 800e508:	210f      	movs	r1, #15
 800e50a:	2032      	movs	r0, #50	; 0x32
 800e50c:	f7f9 fac6 	bl	8007a9c <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM_ALGO_IRQn);
 800e510:	2032      	movs	r0, #50	; 0x32
 800e512:	f7f9 fb07 	bl	8007b24 <HAL_NVIC_EnableIRQ>
}
 800e516:	e7bf      	b.n	800e498 <HAL_TIM_Base_MspInit+0x18>
 800e518:	40000400 	.word	0x40000400
 800e51c:	40000c00 	.word	0x40000c00
 800e520:	40023800 	.word	0x40023800

0800e524 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800e524:	b500      	push	{lr}
 800e526:	b089      	sub	sp, #36	; 0x24
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800e528:	2300      	movs	r3, #0
 800e52a:	9303      	str	r3, [sp, #12]
 800e52c:	9304      	str	r3, [sp, #16]
 800e52e:	9305      	str	r3, [sp, #20]
 800e530:	9306      	str	r3, [sp, #24]
 800e532:	9307      	str	r3, [sp, #28]
	if (timHandle->Instance == TIM2) {
 800e534:	6803      	ldr	r3, [r0, #0]
 800e536:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e53a:	d005      	beq.n	800e548 <HAL_TIM_MspPostInit+0x24>
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

		/* USER CODE BEGIN TIM2_MspPostInit 1 */

		/* USER CODE END TIM2_MspPostInit 1 */
	}else if (timHandle->Instance == TIM3) {
 800e53c:	4a19      	ldr	r2, [pc, #100]	; (800e5a4 <HAL_TIM_MspPostInit+0x80>)
 800e53e:	4293      	cmp	r3, r2
 800e540:	d019      	beq.n	800e576 <HAL_TIM_MspPostInit+0x52>

		/* USER CODE BEGIN TIM3_MspPostInit 1 */

		/* USER CODE END TIM3_MspPostInit 1 */
	}
}
 800e542:	b009      	add	sp, #36	; 0x24
 800e544:	f85d fb04 	ldr.w	pc, [sp], #4
		__HAL_RCC_GPIOA_CLK_ENABLE();
 800e548:	2300      	movs	r3, #0
 800e54a:	9301      	str	r3, [sp, #4]
 800e54c:	4b16      	ldr	r3, [pc, #88]	; (800e5a8 <HAL_TIM_MspPostInit+0x84>)
 800e54e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e550:	f042 0201 	orr.w	r2, r2, #1
 800e554:	631a      	str	r2, [r3, #48]	; 0x30
 800e556:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e558:	f003 0301 	and.w	r3, r3, #1
 800e55c:	9301      	str	r3, [sp, #4]
 800e55e:	9b01      	ldr	r3, [sp, #4]
		GPIO_InitStruct.Pin = PWM_IN1B_TIM2CH1_Pin | PWM_IN2B_TIM2CH2_Pin;
 800e560:	2303      	movs	r3, #3
 800e562:	9303      	str	r3, [sp, #12]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e564:	2302      	movs	r3, #2
 800e566:	9304      	str	r3, [sp, #16]
		GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800e568:	2301      	movs	r3, #1
 800e56a:	9307      	str	r3, [sp, #28]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e56c:	a903      	add	r1, sp, #12
 800e56e:	480f      	ldr	r0, [pc, #60]	; (800e5ac <HAL_TIM_MspPostInit+0x88>)
 800e570:	f7f9 feae 	bl	80082d0 <HAL_GPIO_Init>
 800e574:	e7e5      	b.n	800e542 <HAL_TIM_MspPostInit+0x1e>
		__HAL_RCC_GPIOB_CLK_ENABLE();
 800e576:	2300      	movs	r3, #0
 800e578:	9302      	str	r3, [sp, #8]
 800e57a:	4b0b      	ldr	r3, [pc, #44]	; (800e5a8 <HAL_TIM_MspPostInit+0x84>)
 800e57c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e57e:	f042 0202 	orr.w	r2, r2, #2
 800e582:	631a      	str	r2, [r3, #48]	; 0x30
 800e584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e586:	f003 0302 	and.w	r3, r3, #2
 800e58a:	9302      	str	r3, [sp, #8]
 800e58c:	9b02      	ldr	r3, [sp, #8]
		GPIO_InitStruct.Pin = PWM_IN1A_TIM3CH1_Pin | PWM_IN2A_TIM3CH2_Pin;
 800e58e:	2330      	movs	r3, #48	; 0x30
 800e590:	9303      	str	r3, [sp, #12]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e592:	2302      	movs	r3, #2
 800e594:	9304      	str	r3, [sp, #16]
		GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800e596:	9307      	str	r3, [sp, #28]
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e598:	a903      	add	r1, sp, #12
 800e59a:	4805      	ldr	r0, [pc, #20]	; (800e5b0 <HAL_TIM_MspPostInit+0x8c>)
 800e59c:	f7f9 fe98 	bl	80082d0 <HAL_GPIO_Init>
}
 800e5a0:	e7cf      	b.n	800e542 <HAL_TIM_MspPostInit+0x1e>
 800e5a2:	bf00      	nop
 800e5a4:	40000400 	.word	0x40000400
 800e5a8:	40023800 	.word	0x40023800
 800e5ac:	40020000 	.word	0x40020000
 800e5b0:	40020400 	.word	0x40020400

0800e5b4 <MX_TIM2_Init>:
{
 800e5b4:	b500      	push	{lr}
 800e5b6:	b08f      	sub	sp, #60	; 0x3c
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 800e5b8:	2300      	movs	r3, #0
 800e5ba:	930a      	str	r3, [sp, #40]	; 0x28
 800e5bc:	930b      	str	r3, [sp, #44]	; 0x2c
 800e5be:	930c      	str	r3, [sp, #48]	; 0x30
 800e5c0:	930d      	str	r3, [sp, #52]	; 0x34
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 800e5c2:	9308      	str	r3, [sp, #32]
 800e5c4:	9309      	str	r3, [sp, #36]	; 0x24
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 800e5c6:	9301      	str	r3, [sp, #4]
 800e5c8:	9302      	str	r3, [sp, #8]
 800e5ca:	9303      	str	r3, [sp, #12]
 800e5cc:	9304      	str	r3, [sp, #16]
 800e5ce:	9305      	str	r3, [sp, #20]
 800e5d0:	9306      	str	r3, [sp, #24]
 800e5d2:	9307      	str	r3, [sp, #28]
	htim2.Instance = TIM2;
 800e5d4:	4824      	ldr	r0, [pc, #144]	; (800e668 <MX_TIM2_Init+0xb4>)
 800e5d6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800e5da:	6002      	str	r2, [r0, #0]
	htim2.Init.Prescaler = 0;
 800e5dc:	6043      	str	r3, [r0, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e5de:	6083      	str	r3, [r0, #8]
	htim2.Init.Period = 0;
 800e5e0:	60c3      	str	r3, [r0, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800e5e2:	6103      	str	r3, [r0, #16]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 800e5e4:	f7fd fd06 	bl	800bff4 <HAL_TIM_Base_Init>
 800e5e8:	bb60      	cbnz	r0, 800e644 <MX_TIM2_Init+0x90>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800e5ea:	a90e      	add	r1, sp, #56	; 0x38
 800e5ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e5f0:	f841 3d10 	str.w	r3, [r1, #-16]!
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 800e5f4:	481c      	ldr	r0, [pc, #112]	; (800e668 <MX_TIM2_Init+0xb4>)
 800e5f6:	f7fd f963 	bl	800b8c0 <HAL_TIM_ConfigClockSource>
 800e5fa:	bb30      	cbnz	r0, 800e64a <MX_TIM2_Init+0x96>
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) {
 800e5fc:	481a      	ldr	r0, [pc, #104]	; (800e668 <MX_TIM2_Init+0xb4>)
 800e5fe:	f7fd fd55 	bl	800c0ac <HAL_TIM_PWM_Init>
 800e602:	bb28      	cbnz	r0, 800e650 <MX_TIM2_Init+0x9c>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800e604:	2300      	movs	r3, #0
 800e606:	9308      	str	r3, [sp, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800e608:	9309      	str	r3, [sp, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK) {
 800e60a:	a908      	add	r1, sp, #32
 800e60c:	4816      	ldr	r0, [pc, #88]	; (800e668 <MX_TIM2_Init+0xb4>)
 800e60e:	f7fe f809 	bl	800c624 <HAL_TIMEx_MasterConfigSynchronization>
 800e612:	bb00      	cbnz	r0, 800e656 <MX_TIM2_Init+0xa2>
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800e614:	2360      	movs	r3, #96	; 0x60
 800e616:	9301      	str	r3, [sp, #4]
	sConfigOC.Pulse = 0;
 800e618:	2200      	movs	r2, #0
 800e61a:	9202      	str	r2, [sp, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800e61c:	9203      	str	r2, [sp, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800e61e:	9205      	str	r2, [sp, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) {
 800e620:	a901      	add	r1, sp, #4
 800e622:	4811      	ldr	r0, [pc, #68]	; (800e668 <MX_TIM2_Init+0xb4>)
 800e624:	f7fd fde0 	bl	800c1e8 <HAL_TIM_PWM_ConfigChannel>
 800e628:	b9c0      	cbnz	r0, 800e65c <MX_TIM2_Init+0xa8>
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) {
 800e62a:	2204      	movs	r2, #4
 800e62c:	eb0d 0102 	add.w	r1, sp, r2
 800e630:	480d      	ldr	r0, [pc, #52]	; (800e668 <MX_TIM2_Init+0xb4>)
 800e632:	f7fd fdd9 	bl	800c1e8 <HAL_TIM_PWM_ConfigChannel>
 800e636:	b9a0      	cbnz	r0, 800e662 <MX_TIM2_Init+0xae>
	HAL_TIM_MspPostInit(&htim2);
 800e638:	480b      	ldr	r0, [pc, #44]	; (800e668 <MX_TIM2_Init+0xb4>)
 800e63a:	f7ff ff73 	bl	800e524 <HAL_TIM_MspPostInit>
}
 800e63e:	b00f      	add	sp, #60	; 0x3c
 800e640:	f85d fb04 	ldr.w	pc, [sp], #4
		Error_Handler();
 800e644:	f7fe ff96 	bl	800d574 <Error_Handler>
 800e648:	e7cf      	b.n	800e5ea <MX_TIM2_Init+0x36>
		Error_Handler();
 800e64a:	f7fe ff93 	bl	800d574 <Error_Handler>
 800e64e:	e7d5      	b.n	800e5fc <MX_TIM2_Init+0x48>
		Error_Handler();
 800e650:	f7fe ff90 	bl	800d574 <Error_Handler>
 800e654:	e7d6      	b.n	800e604 <MX_TIM2_Init+0x50>
		Error_Handler();
 800e656:	f7fe ff8d 	bl	800d574 <Error_Handler>
 800e65a:	e7db      	b.n	800e614 <MX_TIM2_Init+0x60>
		Error_Handler();
 800e65c:	f7fe ff8a 	bl	800d574 <Error_Handler>
 800e660:	e7e3      	b.n	800e62a <MX_TIM2_Init+0x76>
		Error_Handler();
 800e662:	f7fe ff87 	bl	800d574 <Error_Handler>
 800e666:	e7e7      	b.n	800e638 <MX_TIM2_Init+0x84>
 800e668:	200039cc 	.word	0x200039cc

0800e66c <MX_TIM3_Init>:
{
 800e66c:	b500      	push	{lr}
 800e66e:	b08f      	sub	sp, #60	; 0x3c
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 800e670:	2300      	movs	r3, #0
 800e672:	930a      	str	r3, [sp, #40]	; 0x28
 800e674:	930b      	str	r3, [sp, #44]	; 0x2c
 800e676:	930c      	str	r3, [sp, #48]	; 0x30
 800e678:	930d      	str	r3, [sp, #52]	; 0x34
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 800e67a:	9308      	str	r3, [sp, #32]
 800e67c:	9309      	str	r3, [sp, #36]	; 0x24
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 800e67e:	9301      	str	r3, [sp, #4]
 800e680:	9302      	str	r3, [sp, #8]
 800e682:	9303      	str	r3, [sp, #12]
 800e684:	9304      	str	r3, [sp, #16]
 800e686:	9305      	str	r3, [sp, #20]
 800e688:	9306      	str	r3, [sp, #24]
 800e68a:	9307      	str	r3, [sp, #28]
	htim3.Instance = TIM3;
 800e68c:	4824      	ldr	r0, [pc, #144]	; (800e720 <MX_TIM3_Init+0xb4>)
 800e68e:	4a25      	ldr	r2, [pc, #148]	; (800e724 <MX_TIM3_Init+0xb8>)
 800e690:	6002      	str	r2, [r0, #0]
	htim3.Init.Prescaler = 0;
 800e692:	6043      	str	r3, [r0, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e694:	6083      	str	r3, [r0, #8]
	htim3.Init.Period = 0;
 800e696:	60c3      	str	r3, [r0, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800e698:	6103      	str	r3, [r0, #16]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 800e69a:	f7fd fcab 	bl	800bff4 <HAL_TIM_Base_Init>
 800e69e:	bb60      	cbnz	r0, 800e6fa <MX_TIM3_Init+0x8e>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800e6a0:	a90e      	add	r1, sp, #56	; 0x38
 800e6a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e6a6:	f841 3d10 	str.w	r3, [r1, #-16]!
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 800e6aa:	481d      	ldr	r0, [pc, #116]	; (800e720 <MX_TIM3_Init+0xb4>)
 800e6ac:	f7fd f908 	bl	800b8c0 <HAL_TIM_ConfigClockSource>
 800e6b0:	bb30      	cbnz	r0, 800e700 <MX_TIM3_Init+0x94>
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) {
 800e6b2:	481b      	ldr	r0, [pc, #108]	; (800e720 <MX_TIM3_Init+0xb4>)
 800e6b4:	f7fd fcfa 	bl	800c0ac <HAL_TIM_PWM_Init>
 800e6b8:	bb28      	cbnz	r0, 800e706 <MX_TIM3_Init+0x9a>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800e6ba:	2300      	movs	r3, #0
 800e6bc:	9308      	str	r3, [sp, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800e6be:	9309      	str	r3, [sp, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK) {
 800e6c0:	a908      	add	r1, sp, #32
 800e6c2:	4817      	ldr	r0, [pc, #92]	; (800e720 <MX_TIM3_Init+0xb4>)
 800e6c4:	f7fd ffae 	bl	800c624 <HAL_TIMEx_MasterConfigSynchronization>
 800e6c8:	bb00      	cbnz	r0, 800e70c <MX_TIM3_Init+0xa0>
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800e6ca:	2360      	movs	r3, #96	; 0x60
 800e6cc:	9301      	str	r3, [sp, #4]
	sConfigOC.Pulse = 0;
 800e6ce:	2200      	movs	r2, #0
 800e6d0:	9202      	str	r2, [sp, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800e6d2:	9203      	str	r2, [sp, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800e6d4:	9205      	str	r2, [sp, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) {
 800e6d6:	a901      	add	r1, sp, #4
 800e6d8:	4811      	ldr	r0, [pc, #68]	; (800e720 <MX_TIM3_Init+0xb4>)
 800e6da:	f7fd fd85 	bl	800c1e8 <HAL_TIM_PWM_ConfigChannel>
 800e6de:	b9c0      	cbnz	r0, 800e712 <MX_TIM3_Init+0xa6>
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) {
 800e6e0:	2204      	movs	r2, #4
 800e6e2:	eb0d 0102 	add.w	r1, sp, r2
 800e6e6:	480e      	ldr	r0, [pc, #56]	; (800e720 <MX_TIM3_Init+0xb4>)
 800e6e8:	f7fd fd7e 	bl	800c1e8 <HAL_TIM_PWM_ConfigChannel>
 800e6ec:	b9a0      	cbnz	r0, 800e718 <MX_TIM3_Init+0xac>
	HAL_TIM_MspPostInit(&htim3);
 800e6ee:	480c      	ldr	r0, [pc, #48]	; (800e720 <MX_TIM3_Init+0xb4>)
 800e6f0:	f7ff ff18 	bl	800e524 <HAL_TIM_MspPostInit>
}
 800e6f4:	b00f      	add	sp, #60	; 0x3c
 800e6f6:	f85d fb04 	ldr.w	pc, [sp], #4
		Error_Handler();
 800e6fa:	f7fe ff3b 	bl	800d574 <Error_Handler>
 800e6fe:	e7cf      	b.n	800e6a0 <MX_TIM3_Init+0x34>
		Error_Handler();
 800e700:	f7fe ff38 	bl	800d574 <Error_Handler>
 800e704:	e7d5      	b.n	800e6b2 <MX_TIM3_Init+0x46>
		Error_Handler();
 800e706:	f7fe ff35 	bl	800d574 <Error_Handler>
 800e70a:	e7d6      	b.n	800e6ba <MX_TIM3_Init+0x4e>
		Error_Handler();
 800e70c:	f7fe ff32 	bl	800d574 <Error_Handler>
 800e710:	e7db      	b.n	800e6ca <MX_TIM3_Init+0x5e>
		Error_Handler();
 800e712:	f7fe ff2f 	bl	800d574 <Error_Handler>
 800e716:	e7e3      	b.n	800e6e0 <MX_TIM3_Init+0x74>
		Error_Handler();
 800e718:	f7fe ff2c 	bl	800d574 <Error_Handler>
 800e71c:	e7e7      	b.n	800e6ee <MX_TIM3_Init+0x82>
 800e71e:	bf00      	nop
 800e720:	20003954 	.word	0x20003954
 800e724:	40000400 	.word	0x40000400

0800e728 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart6_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800e728:	b508      	push	{r3, lr}
	huart2.Instance = USART2;
 800e72a:	480b      	ldr	r0, [pc, #44]	; (800e758 <MX_USART2_UART_Init+0x30>)
 800e72c:	4b0b      	ldr	r3, [pc, #44]	; (800e75c <MX_USART2_UART_Init+0x34>)
 800e72e:	6003      	str	r3, [r0, #0]
	huart2.Init.BaudRate = 115200;
 800e730:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800e734:	6043      	str	r3, [r0, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800e736:	2100      	movs	r1, #0
 800e738:	6081      	str	r1, [r0, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 800e73a:	60c1      	str	r1, [r0, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800e73c:	6101      	str	r1, [r0, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 800e73e:	230c      	movs	r3, #12
 800e740:	6143      	str	r3, [r0, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800e742:	6181      	str	r1, [r0, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800e744:	61c1      	str	r1, [r0, #28]
	if (HAL_MultiProcessor_Init(&huart2, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK) {
 800e746:	460a      	mov	r2, r1
 800e748:	f7fe f9f2 	bl	800cb30 <HAL_MultiProcessor_Init>
 800e74c:	b900      	cbnz	r0, 800e750 <MX_USART2_UART_Init+0x28>
 800e74e:	bd08      	pop	{r3, pc}
		Error_Handler();
 800e750:	f7fe ff10 	bl	800d574 <Error_Handler>
	}
}
 800e754:	e7fb      	b.n	800e74e <MX_USART2_UART_Init+0x26>
 800e756:	bf00      	nop
 800e758:	20003bc8 	.word	0x20003bc8
 800e75c:	40004400 	.word	0x40004400

0800e760 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 800e760:	b508      	push	{r3, lr}
	huart6.Instance = USART6;
 800e762:	480b      	ldr	r0, [pc, #44]	; (800e790 <MX_USART6_UART_Init+0x30>)
 800e764:	4b0b      	ldr	r3, [pc, #44]	; (800e794 <MX_USART6_UART_Init+0x34>)
 800e766:	6003      	str	r3, [r0, #0]
	huart6.Init.BaudRate = 115200;
 800e768:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800e76c:	6043      	str	r3, [r0, #4]
	huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800e76e:	2100      	movs	r1, #0
 800e770:	6081      	str	r1, [r0, #8]
	huart6.Init.StopBits = UART_STOPBITS_1;
 800e772:	60c1      	str	r1, [r0, #12]
	huart6.Init.Parity = UART_PARITY_NONE;
 800e774:	6101      	str	r1, [r0, #16]
	huart6.Init.Mode = UART_MODE_TX_RX;
 800e776:	230c      	movs	r3, #12
 800e778:	6143      	str	r3, [r0, #20]
	huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800e77a:	6181      	str	r1, [r0, #24]
	huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800e77c:	61c1      	str	r1, [r0, #28]
	if (HAL_MultiProcessor_Init(&huart6, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK) {
 800e77e:	460a      	mov	r2, r1
 800e780:	f7fe f9d6 	bl	800cb30 <HAL_MultiProcessor_Init>
 800e784:	b900      	cbnz	r0, 800e788 <MX_USART6_UART_Init+0x28>
 800e786:	bd08      	pop	{r3, pc}
		Error_Handler();
 800e788:	f7fe fef4 	bl	800d574 <Error_Handler>
	}
}
 800e78c:	e7fb      	b.n	800e786 <MX_USART6_UART_Init+0x26>
 800e78e:	bf00      	nop
 800e790:	20003b88 	.word	0x20003b88
 800e794:	40011400 	.word	0x40011400

0800e798 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800e798:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e79c:	b08a      	sub	sp, #40	; 0x28
 800e79e:	4604      	mov	r4, r0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800e7a0:	2300      	movs	r3, #0
 800e7a2:	9305      	str	r3, [sp, #20]
 800e7a4:	9306      	str	r3, [sp, #24]
 800e7a6:	9307      	str	r3, [sp, #28]
 800e7a8:	9308      	str	r3, [sp, #32]
 800e7aa:	9309      	str	r3, [sp, #36]	; 0x24
	if (uartHandle->Instance == USART2) {
 800e7ac:	6803      	ldr	r3, [r0, #0]
 800e7ae:	4a6e      	ldr	r2, [pc, #440]	; (800e968 <HAL_UART_MspInit+0x1d0>)
 800e7b0:	4293      	cmp	r3, r2
 800e7b2:	d005      	beq.n	800e7c0 <HAL_UART_MspInit+0x28>
		HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
		HAL_NVIC_EnableIRQ(USART2_IRQn);
		/* USER CODE BEGIN USART2_MspInit 1 */

		/* USER CODE END USART2_MspInit 1 */
	}else if (uartHandle->Instance == USART6) {
 800e7b4:	4a6d      	ldr	r2, [pc, #436]	; (800e96c <HAL_UART_MspInit+0x1d4>)
 800e7b6:	4293      	cmp	r3, r2
 800e7b8:	d05f      	beq.n	800e87a <HAL_UART_MspInit+0xe2>
		HAL_NVIC_EnableIRQ(USART6_IRQn);
		/* USER CODE BEGIN USART6_MspInit 1 */

		/* USER CODE END USART6_MspInit 1 */
	}
}
 800e7ba:	b00a      	add	sp, #40	; 0x28
 800e7bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		__HAL_RCC_USART2_CLK_ENABLE();
 800e7c0:	2500      	movs	r5, #0
 800e7c2:	9500      	str	r5, [sp, #0]
 800e7c4:	4b6a      	ldr	r3, [pc, #424]	; (800e970 <HAL_UART_MspInit+0x1d8>)
 800e7c6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e7c8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800e7cc:	641a      	str	r2, [r3, #64]	; 0x40
 800e7ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e7d0:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 800e7d4:	9200      	str	r2, [sp, #0]
 800e7d6:	9a00      	ldr	r2, [sp, #0]
		__HAL_RCC_GPIOA_CLK_ENABLE();
 800e7d8:	9501      	str	r5, [sp, #4]
 800e7da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e7dc:	f042 0201 	orr.w	r2, r2, #1
 800e7e0:	631a      	str	r2, [r3, #48]	; 0x30
 800e7e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e7e4:	f003 0301 	and.w	r3, r3, #1
 800e7e8:	9301      	str	r3, [sp, #4]
 800e7ea:	9b01      	ldr	r3, [sp, #4]
		GPIO_InitStruct.Pin = USART_TX_Pin | USART_RX_Pin;
 800e7ec:	230c      	movs	r3, #12
 800e7ee:	9305      	str	r3, [sp, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e7f0:	2302      	movs	r3, #2
 800e7f2:	9306      	str	r3, [sp, #24]
		GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800e7f4:	2307      	movs	r3, #7
 800e7f6:	9309      	str	r3, [sp, #36]	; 0x24
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e7f8:	a905      	add	r1, sp, #20
 800e7fa:	485e      	ldr	r0, [pc, #376]	; (800e974 <HAL_UART_MspInit+0x1dc>)
 800e7fc:	f7f9 fd68 	bl	80082d0 <HAL_GPIO_Init>
		hdma_usart2_rx.Instance = DMA1_Stream5;
 800e800:	485d      	ldr	r0, [pc, #372]	; (800e978 <HAL_UART_MspInit+0x1e0>)
 800e802:	4b5e      	ldr	r3, [pc, #376]	; (800e97c <HAL_UART_MspInit+0x1e4>)
 800e804:	6003      	str	r3, [r0, #0]
		hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 800e806:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800e80a:	6043      	str	r3, [r0, #4]
		hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800e80c:	6085      	str	r5, [r0, #8]
		hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800e80e:	60c5      	str	r5, [r0, #12]
		hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800e810:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e814:	6103      	str	r3, [r0, #16]
		hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800e816:	6145      	str	r5, [r0, #20]
		hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800e818:	6185      	str	r5, [r0, #24]
		hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800e81a:	61c5      	str	r5, [r0, #28]
		hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800e81c:	6205      	str	r5, [r0, #32]
		hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800e81e:	6245      	str	r5, [r0, #36]	; 0x24
		if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK) {
 800e820:	f7f9 fa58 	bl	8007cd4 <HAL_DMA_Init>
 800e824:	bb18      	cbnz	r0, 800e86e <HAL_UART_MspInit+0xd6>
		__HAL_LINKDMA(uartHandle, hdmarx, hdma_usart2_rx);
 800e826:	4b54      	ldr	r3, [pc, #336]	; (800e978 <HAL_UART_MspInit+0x1e0>)
 800e828:	6363      	str	r3, [r4, #52]	; 0x34
 800e82a:	639c      	str	r4, [r3, #56]	; 0x38
		hdma_usart2_tx.Instance = DMA1_Stream6;
 800e82c:	4854      	ldr	r0, [pc, #336]	; (800e980 <HAL_UART_MspInit+0x1e8>)
 800e82e:	4b55      	ldr	r3, [pc, #340]	; (800e984 <HAL_UART_MspInit+0x1ec>)
 800e830:	6003      	str	r3, [r0, #0]
		hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 800e832:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800e836:	6043      	str	r3, [r0, #4]
		hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800e838:	2340      	movs	r3, #64	; 0x40
 800e83a:	6083      	str	r3, [r0, #8]
		hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800e83c:	2300      	movs	r3, #0
 800e83e:	60c3      	str	r3, [r0, #12]
		hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800e840:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800e844:	6102      	str	r2, [r0, #16]
		hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800e846:	6143      	str	r3, [r0, #20]
		hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800e848:	6183      	str	r3, [r0, #24]
		hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800e84a:	61c3      	str	r3, [r0, #28]
		hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800e84c:	6203      	str	r3, [r0, #32]
		hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800e84e:	6243      	str	r3, [r0, #36]	; 0x24
		if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK) {
 800e850:	f7f9 fa40 	bl	8007cd4 <HAL_DMA_Init>
 800e854:	b970      	cbnz	r0, 800e874 <HAL_UART_MspInit+0xdc>
		__HAL_LINKDMA(uartHandle, hdmatx, hdma_usart2_tx);
 800e856:	4b4a      	ldr	r3, [pc, #296]	; (800e980 <HAL_UART_MspInit+0x1e8>)
 800e858:	6323      	str	r3, [r4, #48]	; 0x30
 800e85a:	639c      	str	r4, [r3, #56]	; 0x38
		HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800e85c:	2200      	movs	r2, #0
 800e85e:	4611      	mov	r1, r2
 800e860:	2026      	movs	r0, #38	; 0x26
 800e862:	f7f9 f91b 	bl	8007a9c <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USART2_IRQn);
 800e866:	2026      	movs	r0, #38	; 0x26
 800e868:	f7f9 f95c 	bl	8007b24 <HAL_NVIC_EnableIRQ>
 800e86c:	e7a5      	b.n	800e7ba <HAL_UART_MspInit+0x22>
			Error_Handler();
 800e86e:	f7fe fe81 	bl	800d574 <Error_Handler>
 800e872:	e7d8      	b.n	800e826 <HAL_UART_MspInit+0x8e>
			Error_Handler();
 800e874:	f7fe fe7e 	bl	800d574 <Error_Handler>
 800e878:	e7ed      	b.n	800e856 <HAL_UART_MspInit+0xbe>
		__HAL_RCC_USART6_CLK_ENABLE();
 800e87a:	2500      	movs	r5, #0
 800e87c:	9502      	str	r5, [sp, #8]
 800e87e:	4b3c      	ldr	r3, [pc, #240]	; (800e970 <HAL_UART_MspInit+0x1d8>)
 800e880:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e882:	f042 0220 	orr.w	r2, r2, #32
 800e886:	645a      	str	r2, [r3, #68]	; 0x44
 800e888:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e88a:	f002 0220 	and.w	r2, r2, #32
 800e88e:	9202      	str	r2, [sp, #8]
 800e890:	9a02      	ldr	r2, [sp, #8]
		__HAL_RCC_GPIOC_CLK_ENABLE();
 800e892:	9503      	str	r5, [sp, #12]
 800e894:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e896:	f042 0204 	orr.w	r2, r2, #4
 800e89a:	631a      	str	r2, [r3, #48]	; 0x30
 800e89c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e89e:	f002 0204 	and.w	r2, r2, #4
 800e8a2:	9203      	str	r2, [sp, #12]
 800e8a4:	9a03      	ldr	r2, [sp, #12]
		__HAL_RCC_GPIOA_CLK_ENABLE();
 800e8a6:	9504      	str	r5, [sp, #16]
 800e8a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e8aa:	f042 0201 	orr.w	r2, r2, #1
 800e8ae:	631a      	str	r2, [r3, #48]	; 0x30
 800e8b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e8b2:	f003 0301 	and.w	r3, r3, #1
 800e8b6:	9304      	str	r3, [sp, #16]
 800e8b8:	9b04      	ldr	r3, [sp, #16]
		GPIO_InitStruct.Pin = RPI_USART6TX_Pin;
 800e8ba:	2340      	movs	r3, #64	; 0x40
 800e8bc:	9305      	str	r3, [sp, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e8be:	f04f 0802 	mov.w	r8, #2
 800e8c2:	f8cd 8018 	str.w	r8, [sp, #24]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e8c6:	2703      	movs	r7, #3
 800e8c8:	9708      	str	r7, [sp, #32]
		GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800e8ca:	2608      	movs	r6, #8
 800e8cc:	9609      	str	r6, [sp, #36]	; 0x24
		HAL_GPIO_Init(RPI_USART6TX_GPIO_Port, &GPIO_InitStruct);
 800e8ce:	a905      	add	r1, sp, #20
 800e8d0:	482d      	ldr	r0, [pc, #180]	; (800e988 <HAL_UART_MspInit+0x1f0>)
 800e8d2:	f7f9 fcfd 	bl	80082d0 <HAL_GPIO_Init>
		GPIO_InitStruct.Pin = RPI_USART6RX_Pin;
 800e8d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e8da:	9305      	str	r3, [sp, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e8dc:	f8cd 8018 	str.w	r8, [sp, #24]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e8e0:	9507      	str	r5, [sp, #28]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e8e2:	9708      	str	r7, [sp, #32]
		GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800e8e4:	9609      	str	r6, [sp, #36]	; 0x24
		HAL_GPIO_Init(RPI_USART6RX_GPIO_Port, &GPIO_InitStruct);
 800e8e6:	a905      	add	r1, sp, #20
 800e8e8:	4822      	ldr	r0, [pc, #136]	; (800e974 <HAL_UART_MspInit+0x1dc>)
 800e8ea:	f7f9 fcf1 	bl	80082d0 <HAL_GPIO_Init>
		hdma_usart6_rx.Instance = DMA2_Stream1;
 800e8ee:	4827      	ldr	r0, [pc, #156]	; (800e98c <HAL_UART_MspInit+0x1f4>)
 800e8f0:	4b27      	ldr	r3, [pc, #156]	; (800e990 <HAL_UART_MspInit+0x1f8>)
 800e8f2:	6003      	str	r3, [r0, #0]
		hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 800e8f4:	f04f 6320 	mov.w	r3, #167772160	; 0xa000000
 800e8f8:	6043      	str	r3, [r0, #4]
		hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800e8fa:	6085      	str	r5, [r0, #8]
		hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800e8fc:	60c5      	str	r5, [r0, #12]
		hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 800e8fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e902:	6103      	str	r3, [r0, #16]
		hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800e904:	6145      	str	r5, [r0, #20]
		hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800e906:	6185      	str	r5, [r0, #24]
		hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 800e908:	61c5      	str	r5, [r0, #28]
		hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 800e90a:	6205      	str	r5, [r0, #32]
		hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800e90c:	6245      	str	r5, [r0, #36]	; 0x24
		if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK) {
 800e90e:	f7f9 f9e1 	bl	8007cd4 <HAL_DMA_Init>
 800e912:	bb18      	cbnz	r0, 800e95c <HAL_UART_MspInit+0x1c4>
		__HAL_LINKDMA(uartHandle, hdmarx, hdma_usart6_rx);
 800e914:	4b1d      	ldr	r3, [pc, #116]	; (800e98c <HAL_UART_MspInit+0x1f4>)
 800e916:	6363      	str	r3, [r4, #52]	; 0x34
 800e918:	639c      	str	r4, [r3, #56]	; 0x38
		hdma_usart6_tx.Instance = DMA2_Stream6;
 800e91a:	481e      	ldr	r0, [pc, #120]	; (800e994 <HAL_UART_MspInit+0x1fc>)
 800e91c:	4b1e      	ldr	r3, [pc, #120]	; (800e998 <HAL_UART_MspInit+0x200>)
 800e91e:	6003      	str	r3, [r0, #0]
		hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 800e920:	f04f 6320 	mov.w	r3, #167772160	; 0xa000000
 800e924:	6043      	str	r3, [r0, #4]
		hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800e926:	2340      	movs	r3, #64	; 0x40
 800e928:	6083      	str	r3, [r0, #8]
		hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800e92a:	2300      	movs	r3, #0
 800e92c:	60c3      	str	r3, [r0, #12]
		hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 800e92e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800e932:	6102      	str	r2, [r0, #16]
		hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800e934:	6143      	str	r3, [r0, #20]
		hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800e936:	6183      	str	r3, [r0, #24]
		hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 800e938:	61c3      	str	r3, [r0, #28]
		hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 800e93a:	6203      	str	r3, [r0, #32]
		hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800e93c:	6243      	str	r3, [r0, #36]	; 0x24
		if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK) {
 800e93e:	f7f9 f9c9 	bl	8007cd4 <HAL_DMA_Init>
 800e942:	b970      	cbnz	r0, 800e962 <HAL_UART_MspInit+0x1ca>
		__HAL_LINKDMA(uartHandle, hdmatx, hdma_usart6_tx);
 800e944:	4b13      	ldr	r3, [pc, #76]	; (800e994 <HAL_UART_MspInit+0x1fc>)
 800e946:	6323      	str	r3, [r4, #48]	; 0x30
 800e948:	639c      	str	r4, [r3, #56]	; 0x38
		HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 800e94a:	2200      	movs	r2, #0
 800e94c:	4611      	mov	r1, r2
 800e94e:	2047      	movs	r0, #71	; 0x47
 800e950:	f7f9 f8a4 	bl	8007a9c <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USART6_IRQn);
 800e954:	2047      	movs	r0, #71	; 0x47
 800e956:	f7f9 f8e5 	bl	8007b24 <HAL_NVIC_EnableIRQ>
}
 800e95a:	e72e      	b.n	800e7ba <HAL_UART_MspInit+0x22>
			Error_Handler();
 800e95c:	f7fe fe0a 	bl	800d574 <Error_Handler>
 800e960:	e7d8      	b.n	800e914 <HAL_UART_MspInit+0x17c>
			Error_Handler();
 800e962:	f7fe fe07 	bl	800d574 <Error_Handler>
 800e966:	e7ed      	b.n	800e944 <HAL_UART_MspInit+0x1ac>
 800e968:	40004400 	.word	0x40004400
 800e96c:	40011400 	.word	0x40011400
 800e970:	40023800 	.word	0x40023800
 800e974:	40020000 	.word	0x40020000
 800e978:	20003a08 	.word	0x20003a08
 800e97c:	40026088 	.word	0x40026088
 800e980:	20003b28 	.word	0x20003b28
 800e984:	400260a0 	.word	0x400260a0
 800e988:	40020800 	.word	0x40020800
 800e98c:	20003a68 	.word	0x20003a68
 800e990:	40026428 	.word	0x40026428
 800e994:	20003ac8 	.word	0x20003ac8
 800e998:	400264a0 	.word	0x400264a0

0800e99c <uartSendChar>:
}

/* USER CODE BEGIN 1 */

int uartSendChar(int ch)
{
 800e99c:	b500      	push	{lr}
 800e99e:	b083      	sub	sp, #12
 800e9a0:	9001      	str	r0, [sp, #4]

	while (HAL_UART_GetState(&huart2) != HAL_UART_STATE_READY) {
 800e9a2:	4809      	ldr	r0, [pc, #36]	; (800e9c8 <uartSendChar+0x2c>)
 800e9a4:	f7fe fb3e 	bl	800d024 <HAL_UART_GetState>
 800e9a8:	2820      	cmp	r0, #32
 800e9aa:	d1fa      	bne.n	800e9a2 <uartSendChar+0x6>
	}

	HAL_UART_Transmit_DMA(&huart2, (uint8_t *)&ch, 1);
 800e9ac:	2201      	movs	r2, #1
 800e9ae:	a901      	add	r1, sp, #4
 800e9b0:	4805      	ldr	r0, [pc, #20]	; (800e9c8 <uartSendChar+0x2c>)
 800e9b2:	f7fe f93d 	bl	800cc30 <HAL_UART_Transmit_DMA>

	while (HAL_UART_GetState(&huart2) != HAL_UART_STATE_READY) {
 800e9b6:	4804      	ldr	r0, [pc, #16]	; (800e9c8 <uartSendChar+0x2c>)
 800e9b8:	f7fe fb34 	bl	800d024 <HAL_UART_GetState>
 800e9bc:	2820      	cmp	r0, #32
 800e9be:	d1fa      	bne.n	800e9b6 <uartSendChar+0x1a>
	}

	return ch;
}
 800e9c0:	9801      	ldr	r0, [sp, #4]
 800e9c2:	b003      	add	sp, #12
 800e9c4:	f85d fb04 	ldr.w	pc, [sp], #4
 800e9c8:	20003bc8 	.word	0x20003bc8

0800e9cc <uartReceiveChar>:
/** @brief Receives a character from serial port
 * @param None
 * @retval Character received
 */
int uartReceiveChar(void)
{
 800e9cc:	b500      	push	{lr}
 800e9ce:	b0a5      	sub	sp, #148	; 0x94
	uint8_t ch;

	while (HAL_UART_GetState(&huart2) != HAL_UART_STATE_READY) {
 800e9d0:	480f      	ldr	r0, [pc, #60]	; (800ea10 <uartReceiveChar+0x44>)
 800e9d2:	f7fe fb27 	bl	800d024 <HAL_UART_GetState>
 800e9d6:	2820      	cmp	r0, #32
 800e9d8:	d1fa      	bne.n	800e9d0 <uartReceiveChar+0x4>
	}

	HAL_UART_Receive_DMA(&huart2, &ch, 1);
 800e9da:	2201      	movs	r2, #1
 800e9dc:	f10d 018f 	add.w	r1, sp, #143	; 0x8f
 800e9e0:	480b      	ldr	r0, [pc, #44]	; (800ea10 <uartReceiveChar+0x44>)
 800e9e2:	f7fe f96b 	bl	800ccbc <HAL_UART_Receive_DMA>

	// Running MEMS process while waiting for input
	while (HAL_UART_GetState(&huart2) != HAL_UART_STATE_READY) {
 800e9e6:	480a      	ldr	r0, [pc, #40]	; (800ea10 <uartReceiveChar+0x44>)
 800e9e8:	f7fe fb1c 	bl	800d024 <HAL_UART_GetState>
 800e9ec:	2820      	cmp	r0, #32
 800e9ee:	d009      	beq.n	800ea04 <uartReceiveChar+0x38>
		if (RTC_GetReadRequest() == 1) {
 800e9f0:	f7ff fb1e 	bl	800e030 <RTC_GetReadRequest>
 800e9f4:	2801      	cmp	r0, #1
 800e9f6:	d1f6      	bne.n	800e9e6 <uartReceiveChar+0x1a>
			run_mems_process();
 800e9f8:	4668      	mov	r0, sp
 800e9fa:	f7ff f971 	bl	800dce0 <run_mems_process>
			RTC_ResetReadRequest();
 800e9fe:	f7ff fb1d 	bl	800e03c <RTC_ResetReadRequest>
 800ea02:	e7f0      	b.n	800e9e6 <uartReceiveChar+0x1a>
		}
	}

	return ch;
}
 800ea04:	f89d 008f 	ldrb.w	r0, [sp, #143]	; 0x8f
 800ea08:	b025      	add	sp, #148	; 0x94
 800ea0a:	f85d fb04 	ldr.w	pc, [sp], #4
 800ea0e:	bf00      	nop
 800ea10:	20003bc8 	.word	0x20003bc8

0800ea14 <__io_putchar>:
/** @brief putchar call for standard output implementation
 * @param ch Character to print
 * @retval Character printed
 */
int __io_putchar(int ch)
{
 800ea14:	b508      	push	{r3, lr}
	uartSendChar(ch);
 800ea16:	f7ff ffc1 	bl	800e99c <uartSendChar>

	return 0;
}
 800ea1a:	2000      	movs	r0, #0
 800ea1c:	bd08      	pop	{r3, pc}

0800ea1e <__io_getchar>:
/** @brief getchar call for standard input implementation
 * @param None
 * @retval Character acquired from standard input
 */
int __io_getchar(void)
{
 800ea1e:	b508      	push	{r3, lr}
	return uartReceiveChar();
 800ea20:	f7ff ffd4 	bl	800e9cc <uartReceiveChar>
}
 800ea24:	bd08      	pop	{r3, pc}

0800ea26 <HAL_UART_TxCpltCallback>:
 * @note   This example shows a simple way to report end of DMA Tx transfer, and
 *         you can add your own implementation.
 * @retval None
 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 800ea26:	4770      	bx	lr

0800ea28 <HAL_UART_RxCpltCallback>:
 * @note   This example shows a simple way to report end of DMA Rx transfer, and
 *         you can add your own implementation.
 * @retval None
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 800ea28:	4770      	bx	lr

0800ea2a <_I2CWrite>:
#endif

uint8_t _I2CBuffer[256];

int _I2CWrite(VL53L1_DEV Dev, uint8_t *pdata, uint32_t count)
{
 800ea2a:	b510      	push	{r4, lr}
 800ea2c:	b082      	sub	sp, #8
	int status;
	int i2c_time_out = I2C_TIME_OUT_BASE + count * I2C_TIME_OUT_BYTE;
 800ea2e:	f102 030a 	add.w	r3, r2, #10

	status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 800ea32:	f890 4398 	ldrb.w	r4, [r0, #920]	; 0x398
 800ea36:	f8d0 03a0 	ldr.w	r0, [r0, #928]	; 0x3a0
 800ea3a:	9300      	str	r3, [sp, #0]
 800ea3c:	b293      	uxth	r3, r2
 800ea3e:	460a      	mov	r2, r1
 800ea40:	4621      	mov	r1, r4
 800ea42:	f7fa fbfb 	bl	800923c <HAL_I2C_Master_Transmit>
	if (status) {
		//VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
		//XNUCLEO6180XA1_I2C1_Init(&hi2c1);
	}
	return status;
}
 800ea46:	b002      	add	sp, #8
 800ea48:	bd10      	pop	{r4, pc}

0800ea4a <_I2CRead>:

int _I2CRead(VL53L1_DEV Dev, uint8_t *pdata, uint32_t count)
{
 800ea4a:	b510      	push	{r4, lr}
 800ea4c:	b082      	sub	sp, #8
	int status;
	int i2c_time_out = I2C_TIME_OUT_BASE + count * I2C_TIME_OUT_BYTE;
 800ea4e:	f102 030a 	add.w	r3, r2, #10

	status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr | 1, pdata, count, i2c_time_out);
 800ea52:	f890 4398 	ldrb.w	r4, [r0, #920]	; 0x398
 800ea56:	f8d0 03a0 	ldr.w	r0, [r0, #928]	; 0x3a0
 800ea5a:	9300      	str	r3, [sp, #0]
 800ea5c:	b293      	uxth	r3, r2
 800ea5e:	460a      	mov	r2, r1
 800ea60:	f044 0101 	orr.w	r1, r4, #1
 800ea64:	f7fa fcac 	bl	80093c0 <HAL_I2C_Master_Receive>
	if (status) {
		//VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
		//XNUCLEO6180XA1_I2C1_Init(&hi2c1);
	}
	return status;
}
 800ea68:	b002      	add	sp, #8
 800ea6a:	bd10      	pop	{r4, pc}

0800ea6c <VL53L1_ReadMulti>:
	return Status;
}

// the ranging_sensor_comms.dll will take care of the page selection
VL53L1_Error VL53L1_ReadMulti(VL53L1_DEV Dev, uint16_t index, uint8_t *pdata, uint32_t count)
{
 800ea6c:	b570      	push	{r4, r5, r6, lr}
 800ea6e:	4604      	mov	r4, r0
 800ea70:	4615      	mov	r5, r2
 800ea72:	461e      	mov	r6, r3
	VL53L1_Error Status = VL53L1_ERROR_NONE;
	int32_t status_int;

	_I2CBuffer[0] = index >> 8;
 800ea74:	4b0a      	ldr	r3, [pc, #40]	; (800eaa0 <VL53L1_ReadMulti+0x34>)
 800ea76:	0a0a      	lsrs	r2, r1, #8
 800ea78:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index & 0xFF;
 800ea7a:	7059      	strb	r1, [r3, #1]
	VL53L1_GetI2cBus();
	status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800ea7c:	2202      	movs	r2, #2
 800ea7e:	4619      	mov	r1, r3
 800ea80:	f7ff ffd3 	bl	800ea2a <_I2CWrite>
	if (status_int != 0) {
 800ea84:	b930      	cbnz	r0, 800ea94 <VL53L1_ReadMulti+0x28>
		Status = VL53L1_ERROR_CONTROL_INTERFACE;
		goto done;
	}
	status_int = _I2CRead(Dev, pdata, count);
 800ea86:	4632      	mov	r2, r6
 800ea88:	4629      	mov	r1, r5
 800ea8a:	4620      	mov	r0, r4
 800ea8c:	f7ff ffdd 	bl	800ea4a <_I2CRead>
	if (status_int != 0) {
 800ea90:	b918      	cbnz	r0, 800ea9a <VL53L1_ReadMulti+0x2e>
 800ea92:	bd70      	pop	{r4, r5, r6, pc}
		Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800ea94:	f06f 000c 	mvn.w	r0, #12
 800ea98:	bd70      	pop	{r4, r5, r6, pc}
		Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800ea9a:	f06f 000c 	mvn.w	r0, #12
	}
 done:
	VL53L1_PutI2cBus();
	return Status;
}
 800ea9e:	bd70      	pop	{r4, r5, r6, pc}
 800eaa0:	20003c08 	.word	0x20003c08

0800eaa4 <VL53L1_WrByte>:

VL53L1_Error VL53L1_WrByte(VL53L1_DEV Dev, uint16_t index, uint8_t data)
{
 800eaa4:	b510      	push	{r4, lr}
	VL53L1_Error Status = VL53L1_ERROR_NONE;
	int32_t status_int;

	_I2CBuffer[0] = index >> 8;
 800eaa6:	4b07      	ldr	r3, [pc, #28]	; (800eac4 <VL53L1_WrByte+0x20>)
 800eaa8:	0a0c      	lsrs	r4, r1, #8
 800eaaa:	701c      	strb	r4, [r3, #0]
	_I2CBuffer[1] = index & 0xFF;
 800eaac:	7059      	strb	r1, [r3, #1]
	_I2CBuffer[2] = data;
 800eaae:	709a      	strb	r2, [r3, #2]

	VL53L1_GetI2cBus();
	status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 800eab0:	2203      	movs	r2, #3
 800eab2:	4619      	mov	r1, r3
 800eab4:	f7ff ffb9 	bl	800ea2a <_I2CWrite>
	if (status_int != 0) {
 800eab8:	b900      	cbnz	r0, 800eabc <VL53L1_WrByte+0x18>
		Status = VL53L1_ERROR_CONTROL_INTERFACE;
	}
	VL53L1_PutI2cBus();
	return Status;
}
 800eaba:	bd10      	pop	{r4, pc}
		Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800eabc:	f06f 000c 	mvn.w	r0, #12
 800eac0:	e7fb      	b.n	800eaba <VL53L1_WrByte+0x16>
 800eac2:	bf00      	nop
 800eac4:	20003c08 	.word	0x20003c08

0800eac8 <VL53L1_RdByte>:
 done:
	return Status;
}

VL53L1_Error VL53L1_RdByte(VL53L1_DEV Dev, uint16_t index, uint8_t *data)
{
 800eac8:	b538      	push	{r3, r4, r5, lr}
 800eaca:	4604      	mov	r4, r0
 800eacc:	4615      	mov	r5, r2
	VL53L1_Error Status = VL53L1_ERROR_NONE;
	int32_t status_int;

	_I2CBuffer[0] = index >> 8;
 800eace:	4b0b      	ldr	r3, [pc, #44]	; (800eafc <VL53L1_RdByte+0x34>)
 800ead0:	0a0a      	lsrs	r2, r1, #8
 800ead2:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index & 0xFF;
 800ead4:	7059      	strb	r1, [r3, #1]
	VL53L1_GetI2cBus();
	status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800ead6:	2202      	movs	r2, #2
 800ead8:	4619      	mov	r1, r3
 800eada:	f7ff ffa6 	bl	800ea2a <_I2CWrite>
	if (status_int) {
 800eade:	b930      	cbnz	r0, 800eaee <VL53L1_RdByte+0x26>
		Status = VL53L1_ERROR_CONTROL_INTERFACE;
		goto done;
	}
	status_int = _I2CRead(Dev, data, 1);
 800eae0:	2201      	movs	r2, #1
 800eae2:	4629      	mov	r1, r5
 800eae4:	4620      	mov	r0, r4
 800eae6:	f7ff ffb0 	bl	800ea4a <_I2CRead>
	if (status_int != 0) {
 800eaea:	b918      	cbnz	r0, 800eaf4 <VL53L1_RdByte+0x2c>
 800eaec:	bd38      	pop	{r3, r4, r5, pc}
		Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800eaee:	f06f 000c 	mvn.w	r0, #12
 800eaf2:	bd38      	pop	{r3, r4, r5, pc}
		Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800eaf4:	f06f 000c 	mvn.w	r0, #12
	}
 done:
	VL53L1_PutI2cBus();
	return Status;
}
 800eaf8:	bd38      	pop	{r3, r4, r5, pc}
 800eafa:	bf00      	nop
 800eafc:	20003c08 	.word	0x20003c08

0800eb00 <VL53L1_RdWord>:

VL53L1_Error VL53L1_RdWord(VL53L1_DEV Dev, uint16_t index, uint16_t *data)
{
 800eb00:	b538      	push	{r3, r4, r5, lr}
 800eb02:	4604      	mov	r4, r0
 800eb04:	4615      	mov	r5, r2
	VL53L1_Error Status = VL53L1_ERROR_NONE;
	int32_t status_int;

	_I2CBuffer[0] = index >> 8;
 800eb06:	4b0e      	ldr	r3, [pc, #56]	; (800eb40 <VL53L1_RdWord+0x40>)
 800eb08:	0a0a      	lsrs	r2, r1, #8
 800eb0a:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index & 0xFF;
 800eb0c:	7059      	strb	r1, [r3, #1]
	VL53L1_GetI2cBus();
	status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800eb0e:	2202      	movs	r2, #2
 800eb10:	4619      	mov	r1, r3
 800eb12:	f7ff ff8a 	bl	800ea2a <_I2CWrite>

	if (status_int) {
 800eb16:	b960      	cbnz	r0, 800eb32 <VL53L1_RdWord+0x32>
		Status = VL53L1_ERROR_CONTROL_INTERFACE;
		goto done;
	}
	status_int = _I2CRead(Dev, _I2CBuffer, 2);
 800eb18:	2202      	movs	r2, #2
 800eb1a:	4909      	ldr	r1, [pc, #36]	; (800eb40 <VL53L1_RdWord+0x40>)
 800eb1c:	4620      	mov	r0, r4
 800eb1e:	f7ff ff94 	bl	800ea4a <_I2CRead>
	if (status_int != 0) {
 800eb22:	b948      	cbnz	r0, 800eb38 <VL53L1_RdWord+0x38>
		Status = VL53L1_ERROR_CONTROL_INTERFACE;
		goto done;
	}

	*data = ((uint16_t)_I2CBuffer[0] << 8) + (uint16_t)_I2CBuffer[1];
 800eb24:	4a06      	ldr	r2, [pc, #24]	; (800eb40 <VL53L1_RdWord+0x40>)
 800eb26:	7811      	ldrb	r1, [r2, #0]
 800eb28:	7853      	ldrb	r3, [r2, #1]
 800eb2a:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 800eb2e:	802b      	strh	r3, [r5, #0]
 800eb30:	bd38      	pop	{r3, r4, r5, pc}
		Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800eb32:	f06f 000c 	mvn.w	r0, #12
 800eb36:	bd38      	pop	{r3, r4, r5, pc}
		Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800eb38:	f06f 000c 	mvn.w	r0, #12
 done:
	VL53L1_PutI2cBus();
	return Status;
}
 800eb3c:	bd38      	pop	{r3, r4, r5, pc}
 800eb3e:	bf00      	nop
 800eb40:	20003c08 	.word	0x20003c08

0800eb44 <VL53L1_GetTickCount>:
	/* Returns current tick count in [ms] */

	VL53L1_Error status = VL53L1_ERROR_NONE;

	//*ptick_count_ms = timeGetTime();
	*ptick_count_ms = 0;
 800eb44:	2300      	movs	r3, #0
 800eb46:	6003      	str	r3, [r0, #0]
		"VL53L1_GetTickCount() = %5u ms;\n",
		*ptick_count_ms);
#endif

	return status;
}
 800eb48:	4618      	mov	r0, r3
 800eb4a:	4770      	bx	lr

0800eb4c <VL53L1_WaitMs>:
	return VL53L1_ERROR_NONE;
}


VL53L1_Error VL53L1_WaitMs(VL53L1_Dev_t *pdev, int32_t wait_ms)
{
 800eb4c:	b508      	push	{r3, lr}
	(void)pdev;
	HAL_Delay(wait_ms);
 800eb4e:	4608      	mov	r0, r1
 800eb50:	f7f8 fc36 	bl	80073c0 <HAL_Delay>
	return VL53L1_ERROR_NONE;
}
 800eb54:	2000      	movs	r0, #0
 800eb56:	bd08      	pop	{r3, pc}

0800eb58 <VL53L1_WaitUs>:

VL53L1_Error VL53L1_WaitUs(VL53L1_Dev_t *pdev, int32_t wait_us)
{
 800eb58:	b508      	push	{r3, lr}
	(void)pdev;
	HAL_Delay(wait_us / 1000);
 800eb5a:	4805      	ldr	r0, [pc, #20]	; (800eb70 <VL53L1_WaitUs+0x18>)
 800eb5c:	fb80 3001 	smull	r3, r0, r0, r1
 800eb60:	17c9      	asrs	r1, r1, #31
 800eb62:	ebc1 10a0 	rsb	r0, r1, r0, asr #6
 800eb66:	f7f8 fc2b 	bl	80073c0 <HAL_Delay>
	return VL53L1_ERROR_NONE;
}
 800eb6a:	2000      	movs	r0, #0
 800eb6c:	bd08      	pop	{r3, pc}
 800eb6e:	bf00      	nop
 800eb70:	10624dd3 	.word	0x10624dd3

0800eb74 <VL53L1_WaitValueMaskEx>:
	uint32_t timeout_ms,
	uint16_t index,
	uint8_t value,
	uint8_t mask,
	uint32_t poll_delay_ms)
{
 800eb74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb78:	f5ad 7d05 	sub.w	sp, sp, #532	; 0x214
 800eb7c:	4606      	mov	r6, r0
 800eb7e:	460f      	mov	r7, r1
 800eb80:	4692      	mov	sl, r2
 800eb82:	4699      	mov	r9, r3
 800eb84:	f89d 8238 	ldrb.w	r8, [sp, #568]	; 0x238
 800eb88:	f8dd b23c 	ldr.w	fp, [sp, #572]	; 0x23c
	 *          mask,
	 *          poll_delay_ms);
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
	uint32_t start_time_ms = 0;
 800eb8c:	2400      	movs	r4, #0
 800eb8e:	9483      	str	r4, [sp, #524]	; 0x20c
	uint32_t current_time_ms = 0;
 800eb90:	9482      	str	r4, [sp, #520]	; 0x208
	uint32_t polling_time_ms = 0;
	uint8_t byte_value = 0;
 800eb92:	f88d 4207 	strb.w	r4, [sp, #519]	; 0x207
#ifdef PAL_EXTENDED
	VL53L1_get_register_name(
		index,
		register_name);
#else
	VL53L1_COPYSTRING(register_name, "");
 800eb96:	f240 12ff 	movw	r2, #511	; 0x1ff
 800eb9a:	491d      	ldr	r1, [pc, #116]	; (800ec10 <VL53L1_WaitValueMaskEx+0x9c>)
 800eb9c:	a801      	add	r0, sp, #4
 800eb9e:	f00f f8f5 	bl	801dd8c <strncpy>
	trace_i2c("WaitValueMaskEx(%5d, %s, 0x%02X, 0x%02X, %5d);\n",
		  timeout_ms, register_name, value, mask, poll_delay_ms);

	/* calculate time limit in absolute time */

	VL53L1_GetTickCount(&start_time_ms);
 800eba2:	a883      	add	r0, sp, #524	; 0x20c
 800eba4:	f7ff ffce 	bl	800eb44 <VL53L1_GetTickCount>
	uint8_t found = 0;
 800eba8:	4625      	mov	r5, r4
	uint32_t polling_time_ms = 0;
 800ebaa:	4623      	mov	r3, r4
	VL53L1_set_trace_functions(VL53L1_TRACE_FUNCTION_NONE);
#endif

	/* wait until value is found, timeout reached on error occurred */

	while ((status == VL53L1_ERROR_NONE) &&
 800ebac:	e007      	b.n	800ebbe <VL53L1_WaitValueMaskEx+0x4a>
				pdev,
				index,
				&byte_value);

		if ((byte_value & mask) == value)
			found = 1;
 800ebae:	2501      	movs	r5, #1
 800ebb0:	e016      	b.n	800ebe0 <VL53L1_WaitValueMaskEx+0x6c>
				pdev,
				poll_delay_ms);

		/* Update polling time (Compare difference rather than absolute to
		   negate 32bit wrap around issue) */
		VL53L1_GetTickCount(&current_time_ms);
 800ebb2:	a882      	add	r0, sp, #520	; 0x208
 800ebb4:	f7ff ffc6 	bl	800eb44 <VL53L1_GetTickCount>
		polling_time_ms = current_time_ms - start_time_ms;
 800ebb8:	9a83      	ldr	r2, [sp, #524]	; 0x20c
 800ebba:	9b82      	ldr	r3, [sp, #520]	; 0x208
 800ebbc:	1a9b      	subs	r3, r3, r2
	while ((status == VL53L1_ERROR_NONE) &&
 800ebbe:	b9e4      	cbnz	r4, 800ebfa <VL53L1_WaitValueMaskEx+0x86>
 800ebc0:	42bb      	cmp	r3, r7
 800ebc2:	d21a      	bcs.n	800ebfa <VL53L1_WaitValueMaskEx+0x86>
	       (polling_time_ms < timeout_ms) &&
 800ebc4:	b9cd      	cbnz	r5, 800ebfa <VL53L1_WaitValueMaskEx+0x86>
			status = VL53L1_RdByte(
 800ebc6:	f20d 2207 	addw	r2, sp, #519	; 0x207
 800ebca:	4651      	mov	r1, sl
 800ebcc:	4630      	mov	r0, r6
 800ebce:	f7ff ff7b 	bl	800eac8 <VL53L1_RdByte>
 800ebd2:	4604      	mov	r4, r0
		if ((byte_value & mask) == value)
 800ebd4:	f89d 3207 	ldrb.w	r3, [sp, #519]	; 0x207
 800ebd8:	ea08 0303 	and.w	r3, r8, r3
 800ebdc:	454b      	cmp	r3, r9
 800ebde:	d0e6      	beq.n	800ebae <VL53L1_WaitValueMaskEx+0x3a>
		if (status == VL53L1_ERROR_NONE &&
 800ebe0:	2c00      	cmp	r4, #0
 800ebe2:	d1e6      	bne.n	800ebb2 <VL53L1_WaitValueMaskEx+0x3e>
 800ebe4:	2d00      	cmp	r5, #0
 800ebe6:	d1e4      	bne.n	800ebb2 <VL53L1_WaitValueMaskEx+0x3e>
		    found == 0 &&
 800ebe8:	f1bb 0f00 	cmp.w	fp, #0
 800ebec:	d0e1      	beq.n	800ebb2 <VL53L1_WaitValueMaskEx+0x3e>
			status = VL53L1_WaitMs(
 800ebee:	4659      	mov	r1, fp
 800ebf0:	4630      	mov	r0, r6
 800ebf2:	f7ff ffab 	bl	800eb4c <VL53L1_WaitMs>
 800ebf6:	4604      	mov	r4, r0
 800ebf8:	e7db      	b.n	800ebb2 <VL53L1_WaitValueMaskEx+0x3e>
#ifdef VL53L1_LOG_ENABLE
	/* Restore function logging */
	VL53L1_set_trace_functions(trace_functions);
#endif

	if (found == 0 && status == VL53L1_ERROR_NONE)
 800ebfa:	b905      	cbnz	r5, 800ebfe <VL53L1_WaitValueMaskEx+0x8a>
 800ebfc:	b124      	cbz	r4, 800ec08 <VL53L1_WaitValueMaskEx+0x94>
		status = VL53L1_ERROR_TIME_OUT;

	return status;
}
 800ebfe:	4620      	mov	r0, r4
 800ec00:	f50d 7d05 	add.w	sp, sp, #532	; 0x214
 800ec04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		status = VL53L1_ERROR_TIME_OUT;
 800ec08:	f06f 0406 	mvn.w	r4, #6
 800ec0c:	e7f7      	b.n	800ebfe <VL53L1_WaitValueMaskEx+0x8a>
 800ec0e:	bf00      	nop
 800ec10:	08020498 	.word	0x08020498

0800ec14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800ec14:	f8df d034 	ldr.w	sp, [pc, #52]	; 800ec4c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800ec18:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800ec1a:	e003      	b.n	800ec24 <LoopCopyDataInit>

0800ec1c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800ec1c:	4b0c      	ldr	r3, [pc, #48]	; (800ec50 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800ec1e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800ec20:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800ec22:	3104      	adds	r1, #4

0800ec24 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800ec24:	480b      	ldr	r0, [pc, #44]	; (800ec54 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800ec26:	4b0c      	ldr	r3, [pc, #48]	; (800ec58 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800ec28:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800ec2a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800ec2c:	d3f6      	bcc.n	800ec1c <CopyDataInit>
  ldr  r2, =_sbss
 800ec2e:	4a0b      	ldr	r2, [pc, #44]	; (800ec5c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800ec30:	e002      	b.n	800ec38 <LoopFillZerobss>

0800ec32 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800ec32:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800ec34:	f842 3b04 	str.w	r3, [r2], #4

0800ec38 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800ec38:	4b09      	ldr	r3, [pc, #36]	; (800ec60 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800ec3a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800ec3c:	d3f9      	bcc.n	800ec32 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800ec3e:	f7ff fbf9 	bl	800e434 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800ec42:	f00e fa99 	bl	801d178 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800ec46:	f7fe fcf9 	bl	800d63c <main>
  bx  lr    
 800ec4a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800ec4c:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 800ec50:	08020d10 	.word	0x08020d10
  ldr  r0, =_sdata
 800ec54:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800ec58:	20001640 	.word	0x20001640
  ldr  r2, =_sbss
 800ec5c:	20001640 	.word	0x20001640
  ldr  r3, = _ebss
 800ec60:	20003d0c 	.word	0x20003d0c

0800ec64 <DMA1_Stream1_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800ec64:	e7fe      	b.n	800ec64 <DMA1_Stream1_IRQHandler>
	...

0800ec68 <m_mldivide>:
 800ec68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec6c:	b097      	sub	sp, #92	; 0x5c
 800ec6e:	4607      	mov	r7, r0
 800ec70:	460d      	mov	r5, r1
 800ec72:	4614      	mov	r4, r2
 800ec74:	4606      	mov	r6, r0
 800ec76:	f100 0820 	add.w	r8, r0, #32
 800ec7a:	f10d 0c34 	add.w	ip, sp, #52	; 0x34
 800ec7e:	6830      	ldr	r0, [r6, #0]
 800ec80:	6871      	ldr	r1, [r6, #4]
 800ec82:	68b2      	ldr	r2, [r6, #8]
 800ec84:	68f3      	ldr	r3, [r6, #12]
 800ec86:	46e6      	mov	lr, ip
 800ec88:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800ec8c:	3610      	adds	r6, #16
 800ec8e:	4546      	cmp	r6, r8
 800ec90:	46f4      	mov	ip, lr
 800ec92:	d1f4      	bne.n	800ec7e <m_mldivide+0x16>
 800ec94:	edd7 7a00 	vldr	s15, [r7]
 800ec98:	ed97 7a01 	vldr	s14, [r7, #4]
 800ec9c:	6830      	ldr	r0, [r6, #0]
 800ec9e:	f8ce 0000 	str.w	r0, [lr]
 800eca2:	eef0 7ae7 	vabs.f32	s15, s15
 800eca6:	eeb0 7ac7 	vabs.f32	s14, s14
 800ecaa:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ecae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ecb2:	f100 8184 	bmi.w	800efbe <m_mldivide+0x356>
 800ecb6:	2304      	movs	r3, #4
 800ecb8:	9302      	str	r3, [sp, #8]
 800ecba:	f04f 0b00 	mov.w	fp, #0
 800ecbe:	4618      	mov	r0, r3
 800ecc0:	2307      	movs	r3, #7
 800ecc2:	eeb0 7a67 	vmov.f32	s14, s15
 800ecc6:	46dc      	mov	ip, fp
 800ecc8:	2106      	movs	r1, #6
 800ecca:	9303      	str	r3, [sp, #12]
 800eccc:	f04f 0903 	mov.w	r9, #3
 800ecd0:	2601      	movs	r6, #1
 800ecd2:	edd7 7a02 	vldr	s15, [r7, #8]
 800ecd6:	eef0 7ae7 	vabs.f32	s15, s15
 800ecda:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ecde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ece2:	f100 8179 	bmi.w	800efd8 <m_mldivide+0x370>
 800ece6:	2202      	movs	r2, #2
 800ece8:	2308      	movs	r3, #8
 800ecea:	f04f 0e05 	mov.w	lr, #5
 800ecee:	9200      	str	r2, [sp, #0]
 800ecf0:	4438      	add	r0, r7
 800ecf2:	4467      	add	r7, ip
 800ecf4:	edd0 6a00 	vldr	s13, [r0]
 800ecf8:	ed97 7a00 	vldr	s14, [r7]
 800ecfc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ed00:	00b0      	lsls	r0, r6, #2
 800ed02:	aa16      	add	r2, sp, #88	; 0x58
 800ed04:	eb02 0c00 	add.w	ip, r2, r0
 800ed08:	9a00      	ldr	r2, [sp, #0]
 800ed0a:	9006      	str	r0, [sp, #24]
 800ed0c:	ea4f 008b 	mov.w	r0, fp, lsl #2
 800ed10:	4607      	mov	r7, r0
 800ed12:	ea4f 0a82 	mov.w	sl, r2, lsl #2
 800ed16:	aa16      	add	r2, sp, #88	; 0x58
 800ed18:	eb02 0807 	add.w	r8, r2, r7
 800ed1c:	9004      	str	r0, [sp, #16]
 800ed1e:	eb02 000a 	add.w	r0, r2, sl
 800ed22:	ea4f 0789 	mov.w	r7, r9, lsl #2
 800ed26:	970a      	str	r7, [sp, #40]	; 0x28
 800ed28:	ed4c 7a09 	vstr	s15, [ip, #-36]	; 0xffffffdc
 800ed2c:	ed18 7a09 	vldr	s14, [r8, #-36]	; 0xffffffdc
 800ed30:	ed50 6a09 	vldr	s13, [r0, #-36]	; 0xffffffdc
 800ed34:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ed38:	19d7      	adds	r7, r2, r7
 800ed3a:	9709      	str	r7, [sp, #36]	; 0x24
 800ed3c:	9f02      	ldr	r7, [sp, #8]
 800ed3e:	00bf      	lsls	r7, r7, #2
 800ed40:	9707      	str	r7, [sp, #28]
 800ed42:	19d7      	adds	r7, r2, r7
 800ed44:	ea4f 028e 	mov.w	r2, lr, lsl #2
 800ed48:	9701      	str	r7, [sp, #4]
 800ed4a:	0089      	lsls	r1, r1, #2
 800ed4c:	4617      	mov	r7, r2
 800ed4e:	aa16      	add	r2, sp, #88	; 0x58
 800ed50:	eb02 0901 	add.w	r9, r2, r1
 800ed54:	910b      	str	r1, [sp, #44]	; 0x2c
 800ed56:	9903      	ldr	r1, [sp, #12]
 800ed58:	ed40 7a09 	vstr	s15, [r0, #-36]	; 0xffffffdc
 800ed5c:	0089      	lsls	r1, r1, #2
 800ed5e:	009b      	lsls	r3, r3, #2
 800ed60:	eb02 0e07 	add.w	lr, r2, r7
 800ed64:	eb02 0803 	add.w	r8, r2, r3
 800ed68:	9108      	str	r1, [sp, #32]
 800ed6a:	1851      	adds	r1, r2, r1
 800ed6c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ed6e:	ed1c 7a09 	vldr	s14, [ip, #-36]	; 0xffffffdc
 800ed72:	ed52 6a09 	vldr	s13, [r2, #-36]	; 0xffffffdc
 800ed76:	9705      	str	r7, [sp, #20]
 800ed78:	9f01      	ldr	r7, [sp, #4]
 800ed7a:	ee27 7a26 	vmul.f32	s14, s14, s13
 800ed7e:	ed57 7a09 	vldr	s15, [r7, #-36]	; 0xffffffdc
 800ed82:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ed86:	ed47 7a09 	vstr	s15, [r7, #-36]	; 0xffffffdc
 800ed8a:	ed52 6a09 	vldr	s13, [r2, #-36]	; 0xffffffdc
 800ed8e:	ed10 7a09 	vldr	s14, [r0, #-36]	; 0xffffffdc
 800ed92:	ed5e 7a09 	vldr	s15, [lr, #-36]	; 0xffffffdc
 800ed96:	ee27 7a26 	vmul.f32	s14, s14, s13
 800ed9a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ed9e:	ed4e 7a09 	vstr	s15, [lr, #-36]	; 0xffffffdc
 800eda2:	ed59 6a09 	vldr	s13, [r9, #-36]	; 0xffffffdc
 800eda6:	ed1c 7a09 	vldr	s14, [ip, #-36]	; 0xffffffdc
 800edaa:	ed51 7a09 	vldr	s15, [r1, #-36]	; 0xffffffdc
 800edae:	ee27 7a26 	vmul.f32	s14, s14, s13
 800edb2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800edb6:	ed41 7a09 	vstr	s15, [r1, #-36]	; 0xffffffdc
 800edba:	ed10 7a09 	vldr	s14, [r0, #-36]	; 0xffffffdc
 800edbe:	ed59 6a09 	vldr	s13, [r9, #-36]	; 0xffffffdc
 800edc2:	ed58 7a09 	vldr	s15, [r8, #-36]	; 0xffffffdc
 800edc6:	9a01      	ldr	r2, [sp, #4]
 800edc8:	ee27 7a26 	vmul.f32	s14, s14, s13
 800edcc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800edd0:	ed48 7a09 	vstr	s15, [r8, #-36]	; 0xffffffdc
 800edd4:	ed1e 7a09 	vldr	s14, [lr, #-36]	; 0xffffffdc
 800edd8:	ed52 6a09 	vldr	s13, [r2, #-36]	; 0xffffffdc
 800eddc:	eeb0 6ac7 	vabs.f32	s12, s14
 800ede0:	eef0 7ae6 	vabs.f32	s15, s13
 800ede4:	eeb4 6ae7 	vcmpe.f32	s12, s15
 800ede8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800edec:	dc15      	bgt.n	800ee1a <m_mldivide+0x1b2>
 800edee:	9900      	ldr	r1, [sp, #0]
 800edf0:	9f05      	ldr	r7, [sp, #20]
 800edf2:	9707      	str	r7, [sp, #28]
 800edf4:	9f02      	ldr	r7, [sp, #8]
 800edf6:	9600      	str	r6, [sp, #0]
 800edf8:	4630      	mov	r0, r6
 800edfa:	460e      	mov	r6, r1
 800edfc:	9903      	ldr	r1, [sp, #12]
 800edfe:	9308      	str	r3, [sp, #32]
 800ee00:	eef0 7a66 	vmov.f32	s15, s13
 800ee04:	00bb      	lsls	r3, r7, #2
 800ee06:	eef0 6a47 	vmov.f32	s13, s14
 800ee0a:	9305      	str	r3, [sp, #20]
 800ee0c:	f8cd a018 	str.w	sl, [sp, #24]
 800ee10:	eeb0 7a67 	vmov.f32	s14, s15
 800ee14:	008b      	lsls	r3, r1, #2
 800ee16:	ea4f 0a80 	mov.w	sl, r0, lsl #2
 800ee1a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ee1e:	9a07      	ldr	r2, [sp, #28]
 800ee20:	9f04      	ldr	r7, [sp, #16]
 800ee22:	a916      	add	r1, sp, #88	; 0x58
 800ee24:	440a      	add	r2, r1
 800ee26:	4610      	mov	r0, r2
 800ee28:	9a08      	ldr	r2, [sp, #32]
 800ee2a:	440a      	add	r2, r1
 800ee2c:	440b      	add	r3, r1
 800ee2e:	4611      	mov	r1, r2
 800ee30:	9a05      	ldr	r2, [sp, #20]
 800ee32:	f10d 0e58 	add.w	lr, sp, #88	; 0x58
 800ee36:	4472      	add	r2, lr
 800ee38:	ed40 7a09 	vstr	s15, [r0, #-36]	; 0xffffffdc
 800ee3c:	4690      	mov	r8, r2
 800ee3e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ee40:	ed53 6a09 	vldr	s13, [r3, #-36]	; 0xffffffdc
 800ee44:	ed11 6a09 	vldr	s12, [r1, #-36]	; 0xffffffdc
 800ee48:	4472      	add	r2, lr
 800ee4a:	4696      	mov	lr, r2
 800ee4c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ee50:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ee52:	f10d 0958 	add.w	r9, sp, #88	; 0x58
 800ee56:	ee36 6a67 	vsub.f32	s12, s12, s15
 800ee5a:	444a      	add	r2, r9
 800ee5c:	eb05 0c07 	add.w	ip, r5, r7
 800ee60:	4691      	mov	r9, r2
 800ee62:	aa16      	add	r2, sp, #88	; 0x58
 800ee64:	ed9c 7a00 	vldr	s14, [ip]
 800ee68:	ed01 6a09 	vstr	s12, [r1, #-36]	; 0xffffffdc
 800ee6c:	eb02 0c0a 	add.w	ip, r2, sl
 800ee70:	ed1c 2a09 	vldr	s4, [ip, #-36]	; 0xffffffdc
 800ee74:	ed84 7a00 	vstr	s14, [r4]
 800ee78:	44aa      	add	sl, r5
 800ee7a:	edda 6a00 	vldr	s13, [sl]
 800ee7e:	9906      	ldr	r1, [sp, #24]
 800ee80:	ed53 4a09 	vldr	s9, [r3, #-36]	; 0xffffffdc
 800ee84:	ed10 4a09 	vldr	s8, [r0, #-36]	; 0xffffffdc
 800ee88:	ed1e 5a09 	vldr	s10, [lr, #-36]	; 0xffffffdc
 800ee8c:	ed58 2a09 	vldr	s5, [r8, #-36]	; 0xffffffdc
 800ee90:	ed59 5a09 	vldr	s11, [r9, #-36]	; 0xffffffdc
 800ee94:	ee67 7a02 	vmul.f32	s15, s14, s4
 800ee98:	1853      	adds	r3, r2, r1
 800ee9a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800ee9e:	ed53 3a09 	vldr	s7, [r3, #-36]	; 0xffffffdc
 800eea2:	edc4 6a01 	vstr	s13, [r4, #4]
 800eea6:	186b      	adds	r3, r5, r1
 800eea8:	edd3 7a00 	vldr	s15, [r3]
 800eeac:	ee27 1a23 	vmul.f32	s2, s14, s7
 800eeb0:	ee64 1a26 	vmul.f32	s3, s8, s13
 800eeb4:	ee77 7ac1 	vsub.f32	s15, s15, s2
 800eeb8:	19d7      	adds	r7, r2, r7
 800eeba:	ee77 7ae1 	vsub.f32	s15, s15, s3
 800eebe:	ed17 3a09 	vldr	s6, [r7, #-36]	; 0xffffffdc
 800eec2:	9a00      	ldr	r2, [sp, #0]
 800eec4:	eec7 1a86 	vdiv.f32	s3, s15, s12
 800eec8:	eb05 078b 	add.w	r7, r5, fp, lsl #2
 800eecc:	eb05 0082 	add.w	r0, r5, r2, lsl #2
 800eed0:	eb05 0186 	add.w	r1, r5, r6, lsl #2
 800eed4:	ee24 1aa1 	vmul.f32	s2, s9, s3
 800eed8:	ee65 7a21 	vmul.f32	s15, s10, s3
 800eedc:	ee76 6ac1 	vsub.f32	s13, s13, s2
 800eee0:	ee37 7a67 	vsub.f32	s14, s14, s15
 800eee4:	eec6 7aa2 	vdiv.f32	s15, s13, s5
 800eee8:	edc4 1a02 	vstr	s3, [r4, #8]
 800eeec:	ee67 6aa5 	vmul.f32	s13, s15, s11
 800eef0:	edc4 7a01 	vstr	s15, [r4, #4]
 800eef4:	ee37 7a66 	vsub.f32	s14, s14, s13
 800eef8:	eec7 7a03 	vdiv.f32	s15, s14, s6
 800eefc:	edc4 7a00 	vstr	s15, [r4]
 800ef00:	ed97 7a03 	vldr	s14, [r7, #12]
 800ef04:	ed84 7a03 	vstr	s14, [r4, #12]
 800ef08:	edd0 6a03 	vldr	s13, [r0, #12]
 800ef0c:	ee67 7a02 	vmul.f32	s15, s14, s4
 800ef10:	ee27 1a23 	vmul.f32	s2, s14, s7
 800ef14:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800ef18:	edc4 6a04 	vstr	s13, [r4, #16]
 800ef1c:	edd1 7a03 	vldr	s15, [r1, #12]
 800ef20:	ee66 1a84 	vmul.f32	s3, s13, s8
 800ef24:	ee77 7ac1 	vsub.f32	s15, s15, s2
 800ef28:	ee77 7ae1 	vsub.f32	s15, s15, s3
 800ef2c:	eec7 1a86 	vdiv.f32	s3, s15, s12
 800ef30:	ee21 1aa4 	vmul.f32	s2, s3, s9
 800ef34:	ee61 7a85 	vmul.f32	s15, s3, s10
 800ef38:	ee76 6ac1 	vsub.f32	s13, s13, s2
 800ef3c:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ef40:	eec6 7aa2 	vdiv.f32	s15, s13, s5
 800ef44:	edc4 1a05 	vstr	s3, [r4, #20]
 800ef48:	ee67 6aa5 	vmul.f32	s13, s15, s11
 800ef4c:	edc4 7a04 	vstr	s15, [r4, #16]
 800ef50:	ee37 7a66 	vsub.f32	s14, s14, s13
 800ef54:	eec7 7a03 	vdiv.f32	s15, s14, s6
 800ef58:	edc4 7a03 	vstr	s15, [r4, #12]
 800ef5c:	edd7 7a06 	vldr	s15, [r7, #24]
 800ef60:	edc4 7a06 	vstr	s15, [r4, #24]
 800ef64:	ed90 7a06 	vldr	s14, [r0, #24]
 800ef68:	ee27 2a82 	vmul.f32	s4, s15, s4
 800ef6c:	ee67 3aa3 	vmul.f32	s7, s15, s7
 800ef70:	ee37 7a42 	vsub.f32	s14, s14, s4
 800ef74:	ed84 7a07 	vstr	s14, [r4, #28]
 800ef78:	edd1 6a06 	vldr	s13, [r1, #24]
 800ef7c:	ee27 4a04 	vmul.f32	s8, s14, s8
 800ef80:	ee76 6ae3 	vsub.f32	s13, s13, s7
 800ef84:	ee76 6ac4 	vsub.f32	s13, s13, s8
 800ef88:	ee86 4a86 	vdiv.f32	s8, s13, s12
 800ef8c:	ee64 4a24 	vmul.f32	s9, s8, s9
 800ef90:	ee24 5a05 	vmul.f32	s10, s8, s10
 800ef94:	ee37 7a64 	vsub.f32	s14, s14, s9
 800ef98:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800ef9c:	eec7 6a22 	vdiv.f32	s13, s14, s5
 800efa0:	ed84 4a08 	vstr	s8, [r4, #32]
 800efa4:	ee66 5aa5 	vmul.f32	s11, s13, s11
 800efa8:	edc4 6a07 	vstr	s13, [r4, #28]
 800efac:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800efb0:	ee87 7a83 	vdiv.f32	s14, s15, s6
 800efb4:	ed84 7a06 	vstr	s14, [r4, #24]
 800efb8:	b017      	add	sp, #92	; 0x5c
 800efba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800efbe:	2306      	movs	r3, #6
 800efc0:	f04f 0904 	mov.w	r9, #4
 800efc4:	2000      	movs	r0, #0
 800efc6:	9303      	str	r3, [sp, #12]
 800efc8:	2303      	movs	r3, #3
 800efca:	46cc      	mov	ip, r9
 800efcc:	4606      	mov	r6, r0
 800efce:	2107      	movs	r1, #7
 800efd0:	9302      	str	r3, [sp, #8]
 800efd2:	f04f 0b01 	mov.w	fp, #1
 800efd6:	e67c      	b.n	800ecd2 <m_mldivide+0x6a>
 800efd8:	2207      	movs	r2, #7
 800efda:	2304      	movs	r3, #4
 800efdc:	2108      	movs	r1, #8
 800efde:	9203      	str	r2, [sp, #12]
 800efe0:	2200      	movs	r2, #0
 800efe2:	9302      	str	r3, [sp, #8]
 800efe4:	4618      	mov	r0, r3
 800efe6:	468c      	mov	ip, r1
 800efe8:	2306      	movs	r3, #6
 800efea:	f04f 0e03 	mov.w	lr, #3
 800efee:	f04f 0905 	mov.w	r9, #5
 800eff2:	f04f 0b02 	mov.w	fp, #2
 800eff6:	9200      	str	r2, [sp, #0]
 800eff8:	2601      	movs	r6, #1
 800effa:	e679      	b.n	800ecf0 <m_mldivide+0x88>

0800effc <m_qmult_eml>:
 800effc:	edd1 3a02 	vldr	s7, [r1, #8]
 800f000:	ed91 3a00 	vldr	s6, [r1]
 800f004:	edd0 7a00 	vldr	s15, [r0]
 800f008:	edd1 2a03 	vldr	s5, [r1, #12]
 800f00c:	ed91 4a01 	vldr	s8, [r1, #4]
 800f010:	edd0 4a01 	vldr	s9, [r0, #4]
 800f014:	eddf 0a2c 	vldr	s1, [pc, #176]	; 800f0c8 <m_qmult_eml+0xcc>
 800f018:	ed90 5a02 	vldr	s10, [r0, #8]
 800f01c:	edd0 5a03 	vldr	s11, [r0, #12]
 800f020:	eeb1 1a43 	vneg.f32	s2, s6
 800f024:	eeb1 2a63 	vneg.f32	s4, s7
 800f028:	ee27 7a81 	vmul.f32	s14, s15, s2
 800f02c:	ee67 6a82 	vmul.f32	s13, s15, s4
 800f030:	ee27 6aa2 	vmul.f32	s12, s15, s5
 800f034:	ee67 7a84 	vmul.f32	s15, s15, s8
 800f038:	eef1 1a44 	vneg.f32	s3, s8
 800f03c:	ee24 0aa1 	vmul.f32	s0, s9, s3
 800f040:	ed2d 8b02 	vpush	{d8}
 800f044:	ee36 6a20 	vadd.f32	s12, s12, s1
 800f048:	ee24 8aa3 	vmul.f32	s16, s9, s7
 800f04c:	ee37 7a20 	vadd.f32	s14, s14, s1
 800f050:	ee24 1a81 	vmul.f32	s2, s9, s2
 800f054:	ee76 6aa0 	vadd.f32	s13, s13, s1
 800f058:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800f05c:	ee64 4aa2 	vmul.f32	s9, s9, s5
 800f060:	ee65 0a03 	vmul.f32	s1, s10, s6
 800f064:	ee36 6a08 	vadd.f32	s12, s12, s16
 800f068:	ee65 1a21 	vmul.f32	s3, s10, s3
 800f06c:	ee25 2a02 	vmul.f32	s4, s10, s4
 800f070:	ee37 7a00 	vadd.f32	s14, s14, s0
 800f074:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800f078:	ee77 7a81 	vadd.f32	s15, s15, s2
 800f07c:	ee25 5a22 	vmul.f32	s10, s10, s5
 800f080:	ee25 3a83 	vmul.f32	s6, s11, s6
 800f084:	ee65 3aa3 	vmul.f32	s7, s11, s7
 800f088:	ee25 4a84 	vmul.f32	s8, s11, s8
 800f08c:	ee36 6a21 	vadd.f32	s12, s12, s3
 800f090:	ee37 7a02 	vadd.f32	s14, s14, s4
 800f094:	ee76 6aa0 	vadd.f32	s13, s13, s1
 800f098:	ee77 7a85 	vadd.f32	s15, s15, s10
 800f09c:	ee65 5aa2 	vmul.f32	s11, s11, s5
 800f0a0:	ee36 6a03 	vadd.f32	s12, s12, s6
 800f0a4:	ee77 7aa3 	vadd.f32	s15, s15, s7
 800f0a8:	ee76 6a84 	vadd.f32	s13, s13, s8
 800f0ac:	ee37 7a25 	vadd.f32	s14, s14, s11
 800f0b0:	ed82 6a00 	vstr	s12, [r2]
 800f0b4:	edc2 7a02 	vstr	s15, [r2, #8]
 800f0b8:	edc2 6a01 	vstr	s13, [r2, #4]
 800f0bc:	ed82 7a03 	vstr	s14, [r2, #12]
 800f0c0:	ecbd 8b02 	vpop	{d8}
 800f0c4:	4770      	bx	lr
 800f0c6:	bf00      	nop
 800f0c8:	00000000 	.word	0x00000000

0800f0cc <m_q2dcm_eml>:
 800f0cc:	b510      	push	{r4, lr}
 800f0ce:	ed90 7a00 	vldr	s14, [r0]
 800f0d2:	edd0 6a01 	vldr	s13, [r0, #4]
 800f0d6:	ed90 6a02 	vldr	s12, [r0, #8]
 800f0da:	edd0 7a03 	vldr	s15, [r0, #12]
 800f0de:	ed2d 8b0a 	vpush	{d8-d12}
 800f0e2:	ee66 caa6 	vmul.f32	s25, s13, s13
 800f0e6:	ee27 8a07 	vmul.f32	s16, s14, s14
 800f0ea:	460c      	mov	r4, r1
 800f0ec:	4608      	mov	r0, r1
 800f0ee:	2224      	movs	r2, #36	; 0x24
 800f0f0:	2100      	movs	r1, #0
 800f0f2:	ee67 ba26 	vmul.f32	s23, s14, s13
 800f0f6:	ee27 ba06 	vmul.f32	s22, s14, s12
 800f0fa:	ee66 aa86 	vmul.f32	s21, s13, s12
 800f0fe:	ee26 ca06 	vmul.f32	s24, s12, s12
 800f102:	ee67 8aa7 	vmul.f32	s17, s15, s15
 800f106:	ee27 9a27 	vmul.f32	s18, s14, s15
 800f10a:	ee66 9aa7 	vmul.f32	s19, s13, s15
 800f10e:	ee26 aa27 	vmul.f32	s20, s12, s15
 800f112:	f00e f860 	bl	801d1d6 <memset>
 800f116:	ee78 5a6c 	vsub.f32	s11, s16, s25
 800f11a:	eef1 7a48 	vneg.f32	s15, s16
 800f11e:	ee3c 8ac8 	vsub.f32	s16, s25, s16
 800f122:	ee77 7aec 	vsub.f32	s15, s15, s25
 800f126:	ee38 8a4c 	vsub.f32	s16, s16, s24
 800f12a:	ee75 5acc 	vsub.f32	s11, s11, s24
 800f12e:	ee77 7a8c 	vadd.f32	s15, s15, s24
 800f132:	ee38 8a28 	vadd.f32	s16, s16, s17
 800f136:	ee3b 4a8a 	vadd.f32	s8, s23, s20
 800f13a:	ee3b 6aca 	vsub.f32	s12, s23, s20
 800f13e:	ee7b 4a69 	vsub.f32	s9, s22, s19
 800f142:	ee7b 6a29 	vadd.f32	s13, s22, s19
 800f146:	ee39 5a2a 	vadd.f32	s10, s18, s21
 800f14a:	ee3a 7ac9 	vsub.f32	s14, s21, s18
 800f14e:	ee75 5aa8 	vadd.f32	s11, s11, s17
 800f152:	ee77 7aa8 	vadd.f32	s15, s15, s17
 800f156:	ed84 8a04 	vstr	s16, [r4, #16]
 800f15a:	ecbd 8b0a 	vpop	{d8-d12}
 800f15e:	ee34 4a04 	vadd.f32	s8, s8, s8
 800f162:	ee36 6a06 	vadd.f32	s12, s12, s12
 800f166:	ee74 4aa4 	vadd.f32	s9, s9, s9
 800f16a:	ee76 6aa6 	vadd.f32	s13, s13, s13
 800f16e:	ee35 5a05 	vadd.f32	s10, s10, s10
 800f172:	ee37 7a07 	vadd.f32	s14, s14, s14
 800f176:	edc4 5a00 	vstr	s11, [r4]
 800f17a:	ed84 4a03 	vstr	s8, [r4, #12]
 800f17e:	ed84 6a01 	vstr	s12, [r4, #4]
 800f182:	edc4 4a06 	vstr	s9, [r4, #24]
 800f186:	edc4 6a02 	vstr	s13, [r4, #8]
 800f18a:	edc4 7a08 	vstr	s15, [r4, #32]
 800f18e:	ed84 5a07 	vstr	s10, [r4, #28]
 800f192:	ed84 7a05 	vstr	s14, [r4, #20]
 800f196:	bd10      	pop	{r4, pc}

0800f198 <m_dcm2q_eml>:
 800f198:	edd0 7a00 	vldr	s15, [r0]
 800f19c:	edd0 6a04 	vldr	s13, [r0, #16]
 800f1a0:	ed90 7a08 	vldr	s14, [r0, #32]
 800f1a4:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800f1a8:	ee77 7a86 	vadd.f32	s15, s15, s12
 800f1ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f1b0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800f1b4:	4604      	mov	r4, r0
 800f1b6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f1ba:	460d      	mov	r5, r1
 800f1bc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800f1c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f1c4:	f340 80e0 	ble.w	800f388 <m_dcm2q_eml+0x1f0>
 800f1c8:	ee17 0a90 	vmov	r0, s15
 800f1cc:	f7f1 f9c4 	bl	8000558 <__aeabi_f2d>
 800f1d0:	ec41 0b10 	vmov	d0, r0, r1
 800f1d4:	ed94 5a05 	vldr	s10, [r4, #20]
 800f1d8:	edd4 6a07 	vldr	s13, [r4, #28]
 800f1dc:	edd4 5a06 	vldr	s11, [r4, #24]
 800f1e0:	ed94 7a02 	vldr	s14, [r4, #8]
 800f1e4:	ed94 6a01 	vldr	s12, [r4, #4]
 800f1e8:	edd4 7a03 	vldr	s15, [r4, #12]
 800f1ec:	ee76 6ac5 	vsub.f32	s13, s13, s10
 800f1f0:	ee37 7a65 	vsub.f32	s14, s14, s11
 800f1f4:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 800f1f8:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800f1fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f200:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800f204:	bf4c      	ite	mi
 800f206:	f04f 38ff 	movmi.w	r8, #4294967295
 800f20a:	f04f 0801 	movpl.w	r8, #1
 800f20e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f212:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800f216:	bf4c      	ite	mi
 800f218:	f04f 36ff 	movmi.w	r6, #4294967295
 800f21c:	2601      	movpl	r6, #1
 800f21e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f222:	bf4c      	ite	mi
 800f224:	f04f 37ff 	movmi.w	r7, #4294967295
 800f228:	2701      	movpl	r7, #1
 800f22a:	f00b fc0d 	bl	801aa48 <sqrt>
 800f22e:	ec51 0b10 	vmov	r0, r1, d0
 800f232:	f7f1 fcdd 	bl	8000bf0 <__aeabi_d2f>
 800f236:	ee07 8a90 	vmov	s15, r8
 800f23a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800f23e:	ee07 0a90 	vmov	s15, r0
 800f242:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800f246:	ee27 7a87 	vmul.f32	s14, s15, s14
 800f24a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800f24e:	ee27 7a26 	vmul.f32	s14, s14, s13
 800f252:	ed85 7a00 	vstr	s14, [r5]
 800f256:	ed94 6a00 	vldr	s12, [r4]
 800f25a:	edd4 6a04 	vldr	s13, [r4, #16]
 800f25e:	ed94 7a08 	vldr	s14, [r4, #32]
 800f262:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800f266:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f26a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f26e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800f272:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f276:	d904      	bls.n	800f282 <m_dcm2q_eml+0xea>
 800f278:	eef4 7a67 	vcmp.f32	s15, s15
 800f27c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f280:	d07b      	beq.n	800f37a <m_dcm2q_eml+0x1e2>
 800f282:	ed9f 0b43 	vldr	d0, [pc, #268]	; 800f390 <m_dcm2q_eml+0x1f8>
 800f286:	f00b fbdf 	bl	801aa48 <sqrt>
 800f28a:	ec51 0b10 	vmov	r0, r1, d0
 800f28e:	f7f1 fcaf 	bl	8000bf0 <__aeabi_d2f>
 800f292:	ee07 0a90 	vmov	s15, r0
 800f296:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800f29a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800f29e:	ee07 6a90 	vmov	s15, r6
 800f2a2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800f2a6:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800f2aa:	ee27 7a26 	vmul.f32	s14, s14, s13
 800f2ae:	ed85 7a01 	vstr	s14, [r5, #4]
 800f2b2:	ed94 6a00 	vldr	s12, [r4]
 800f2b6:	edd4 6a04 	vldr	s13, [r4, #16]
 800f2ba:	ed94 7a08 	vldr	s14, [r4, #32]
 800f2be:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800f2c2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800f2c6:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f2ca:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800f2ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f2d2:	d904      	bls.n	800f2de <m_dcm2q_eml+0x146>
 800f2d4:	eef4 7a67 	vcmp.f32	s15, s15
 800f2d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f2dc:	d046      	beq.n	800f36c <m_dcm2q_eml+0x1d4>
 800f2de:	ed9f 0b2c 	vldr	d0, [pc, #176]	; 800f390 <m_dcm2q_eml+0x1f8>
 800f2e2:	f00b fbb1 	bl	801aa48 <sqrt>
 800f2e6:	ec51 0b10 	vmov	r0, r1, d0
 800f2ea:	f7f1 fc81 	bl	8000bf0 <__aeabi_d2f>
 800f2ee:	ee07 0a90 	vmov	s15, r0
 800f2f2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800f2f6:	ee27 7a87 	vmul.f32	s14, s15, s14
 800f2fa:	ee07 7a90 	vmov	s15, r7
 800f2fe:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800f302:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800f306:	ee27 7a26 	vmul.f32	s14, s14, s13
 800f30a:	ed85 7a02 	vstr	s14, [r5, #8]
 800f30e:	edd4 7a00 	vldr	s15, [r4]
 800f312:	edd4 6a04 	vldr	s13, [r4, #16]
 800f316:	ed94 7a08 	vldr	s14, [r4, #32]
 800f31a:	ee77 7a86 	vadd.f32	s15, s15, s12
 800f31e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f322:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f326:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800f32a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f32e:	d904      	bls.n	800f33a <m_dcm2q_eml+0x1a2>
 800f330:	eef4 7a67 	vcmp.f32	s15, s15
 800f334:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f338:	d011      	beq.n	800f35e <m_dcm2q_eml+0x1c6>
 800f33a:	ed9f 0b15 	vldr	d0, [pc, #84]	; 800f390 <m_dcm2q_eml+0x1f8>
 800f33e:	f00b fb83 	bl	801aa48 <sqrt>
 800f342:	ec51 0b10 	vmov	r0, r1, d0
 800f346:	f7f1 fc53 	bl	8000bf0 <__aeabi_d2f>
 800f34a:	ee07 0a10 	vmov	s14, r0
 800f34e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800f352:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f356:	edc5 7a03 	vstr	s15, [r5, #12]
 800f35a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f35e:	ee17 0a90 	vmov	r0, s15
 800f362:	f7f1 f8f9 	bl	8000558 <__aeabi_f2d>
 800f366:	ec41 0b10 	vmov	d0, r0, r1
 800f36a:	e7e8      	b.n	800f33e <m_dcm2q_eml+0x1a6>
 800f36c:	ee17 0a90 	vmov	r0, s15
 800f370:	f7f1 f8f2 	bl	8000558 <__aeabi_f2d>
 800f374:	ec41 0b10 	vmov	d0, r0, r1
 800f378:	e7b3      	b.n	800f2e2 <m_dcm2q_eml+0x14a>
 800f37a:	ee17 0a90 	vmov	r0, s15
 800f37e:	f7f1 f8eb 	bl	8000558 <__aeabi_f2d>
 800f382:	ec41 0b10 	vmov	d0, r0, r1
 800f386:	e77e      	b.n	800f286 <m_dcm2q_eml+0xee>
 800f388:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800f390 <m_dcm2q_eml+0x1f8>
 800f38c:	e722      	b.n	800f1d4 <m_dcm2q_eml+0x3c>
 800f38e:	bf00      	nop
	...

0800f398 <SpacePointGyroProp>:
 800f398:	b570      	push	{r4, r5, r6, lr}
 800f39a:	edd2 5a00 	vldr	s11, [r2]
 800f39e:	ed92 7a01 	vldr	s14, [r2, #4]
 800f3a2:	eddf 6a53 	vldr	s13, [pc, #332]	; 800f4f0 <SpacePointGyroProp+0x158>
 800f3a6:	edd1 7a02 	vldr	s15, [r1, #8]
 800f3aa:	ed9f 6a52 	vldr	s12, [pc, #328]	; 800f4f4 <SpacePointGyroProp+0x15c>
 800f3ae:	ed2d 8b04 	vpush	{d8-d9}
 800f3b2:	ed91 9a00 	vldr	s18, [r1]
 800f3b6:	edd1 8a01 	vldr	s17, [r1, #4]
 800f3ba:	ed92 8a02 	vldr	s16, [r2, #8]
 800f3be:	9d08      	ldr	r5, [sp, #32]
 800f3c0:	ee39 9a65 	vsub.f32	s18, s18, s11
 800f3c4:	ee78 8ac7 	vsub.f32	s17, s17, s14
 800f3c8:	ee29 9a00 	vmul.f32	s18, s18, s0
 800f3cc:	ee37 8ac8 	vsub.f32	s16, s15, s16
 800f3d0:	ee29 9a26 	vmul.f32	s18, s18, s13
 800f3d4:	ee68 8a80 	vmul.f32	s17, s17, s0
 800f3d8:	ee29 7a09 	vmul.f32	s14, s18, s18
 800f3dc:	ee68 8aa6 	vmul.f32	s17, s17, s13
 800f3e0:	ee28 8a00 	vmul.f32	s16, s16, s0
 800f3e4:	ee68 7aa8 	vmul.f32	s15, s17, s17
 800f3e8:	ee28 8a26 	vmul.f32	s16, s16, s13
 800f3ec:	ee37 7a06 	vadd.f32	s14, s14, s12
 800f3f0:	eef5 6a00 	vmov.f32	s13, #80	; 0x3e800000  0.250
 800f3f4:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f3f8:	ee68 7a08 	vmul.f32	s15, s16, s16
 800f3fc:	4606      	mov	r6, r0
 800f3fe:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f402:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800f406:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800f40a:	461c      	mov	r4, r3
 800f40c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f410:	eef4 7ac6 	vcmpe.f32	s15, s12
 800f414:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f418:	dd62      	ble.n	800f4e0 <SpacePointGyroProp+0x148>
 800f41a:	ee17 0a90 	vmov	r0, s15
 800f41e:	f7f1 f89b 	bl	8000558 <__aeabi_f2d>
 800f422:	ec41 0b10 	vmov	d0, r0, r1
 800f426:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800f42a:	ee29 9a27 	vmul.f32	s18, s18, s15
 800f42e:	ee68 8aa7 	vmul.f32	s17, s17, s15
 800f432:	ee28 8a27 	vmul.f32	s16, s16, s15
 800f436:	ed85 9a00 	vstr	s18, [r5]
 800f43a:	edc5 8a01 	vstr	s17, [r5, #4]
 800f43e:	ed85 8a02 	vstr	s16, [r5, #8]
 800f442:	f00b fb01 	bl	801aa48 <sqrt>
 800f446:	ec51 0b10 	vmov	r0, r1, d0
 800f44a:	f7f1 fbd1 	bl	8000bf0 <__aeabi_d2f>
 800f44e:	4622      	mov	r2, r4
 800f450:	4631      	mov	r1, r6
 800f452:	60e8      	str	r0, [r5, #12]
 800f454:	4628      	mov	r0, r5
 800f456:	f7ff fdd1 	bl	800effc <m_qmult_eml>
 800f45a:	edd4 6a00 	vldr	s13, [r4]
 800f45e:	eddf 5a25 	vldr	s11, [pc, #148]	; 800f4f4 <SpacePointGyroProp+0x15c>
 800f462:	ed94 7a01 	vldr	s14, [r4, #4]
 800f466:	edd4 7a02 	vldr	s15, [r4, #8]
 800f46a:	ed94 6a03 	vldr	s12, [r4, #12]
 800f46e:	ee66 6aa6 	vmul.f32	s13, s13, s13
 800f472:	ee27 7a07 	vmul.f32	s14, s14, s14
 800f476:	ee76 6aa5 	vadd.f32	s13, s13, s11
 800f47a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800f47e:	ee37 7a26 	vadd.f32	s14, s14, s13
 800f482:	ee26 6a06 	vmul.f32	s12, s12, s12
 800f486:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f48a:	ee76 7a27 	vadd.f32	s15, s12, s15
 800f48e:	ee17 0a90 	vmov	r0, s15
 800f492:	f7f1 f861 	bl	8000558 <__aeabi_f2d>
 800f496:	ec41 0b10 	vmov	d0, r0, r1
 800f49a:	f00b fad5 	bl	801aa48 <sqrt>
 800f49e:	ec51 0b10 	vmov	r0, r1, d0
 800f4a2:	f7f1 fba5 	bl	8000bf0 <__aeabi_d2f>
 800f4a6:	ed94 6a00 	vldr	s12, [r4]
 800f4aa:	edd4 6a01 	vldr	s13, [r4, #4]
 800f4ae:	ed94 7a02 	vldr	s14, [r4, #8]
 800f4b2:	ed94 5a03 	vldr	s10, [r4, #12]
 800f4b6:	ee07 0a90 	vmov	s15, r0
 800f4ba:	eec6 5a27 	vdiv.f32	s11, s12, s15
 800f4be:	ecbd 8b04 	vpop	{d8-d9}
 800f4c2:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 800f4c6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800f4ca:	ee85 7a27 	vdiv.f32	s14, s10, s15
 800f4ce:	edc4 5a00 	vstr	s11, [r4]
 800f4d2:	ed84 6a01 	vstr	s12, [r4, #4]
 800f4d6:	edc4 6a02 	vstr	s13, [r4, #8]
 800f4da:	ed84 7a03 	vstr	s14, [r4, #12]
 800f4de:	bd70      	pop	{r4, r5, r6, pc}
 800f4e0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800f4e8 <SpacePointGyroProp+0x150>
 800f4e4:	e79f      	b.n	800f426 <SpacePointGyroProp+0x8e>
 800f4e6:	bf00      	nop
	...
 800f4f0:	3c8efa35 	.word	0x3c8efa35
 800f4f4:	00000000 	.word	0x00000000

0800f4f8 <m_b_interp1q_constrain>:
 800f4f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f4fa:	ed2d 8b04 	vpush	{d8-d9}
 800f4fe:	edd0 8a00 	vldr	s17, [r0]
 800f502:	eef4 8ac0 	vcmpe.f32	s17, s0
 800f506:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f50a:	db04      	blt.n	800f516 <m_b_interp1q_constrain+0x1e>
 800f50c:	ed91 0a00 	vldr	s0, [r1]
 800f510:	ecbd 8b04 	vpop	{d8-d9}
 800f514:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f516:	ed90 9a09 	vldr	s18, [r0, #36]	; 0x24
 800f51a:	eeb4 0ac9 	vcmpe.f32	s0, s18
 800f51e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f522:	da58      	bge.n	800f5d6 <m_b_interp1q_constrain+0xde>
 800f524:	4b32      	ldr	r3, [pc, #200]	; (800f5f0 <m_b_interp1q_constrain+0xf8>)
 800f526:	460e      	mov	r6, r1
 800f528:	4605      	mov	r5, r0
 800f52a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800f52e:	eeb0 8a40 	vmov.f32	s16, s0
 800f532:	f7f1 fb5d 	bl	8000bf0 <__aeabi_d2f>
 800f536:	eef4 8ac8 	vcmpe.f32	s17, s16
 800f53a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f53e:	ee00 0a10 	vmov	s0, r0
 800f542:	d8e5      	bhi.n	800f510 <m_b_interp1q_constrain+0x18>
 800f544:	eeb4 8ac9 	vcmpe.f32	s16, s18
 800f548:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f54c:	d8e0      	bhi.n	800f510 <m_b_interp1q_constrain+0x18>
 800f54e:	210a      	movs	r1, #10
 800f550:	2702      	movs	r7, #2
 800f552:	2001      	movs	r0, #1
 800f554:	f06f 4e40 	mvn.w	lr, #3221225472	; 0xc0000000
 800f558:	1844      	adds	r4, r0, r1
 800f55a:	0864      	lsrs	r4, r4, #1
 800f55c:	eb04 020e 	add.w	r2, r4, lr
 800f560:	0092      	lsls	r2, r2, #2
 800f562:	18ab      	adds	r3, r5, r2
 800f564:	edd3 7a00 	vldr	s15, [r3]
 800f568:	eef4 7ac8 	vcmpe.f32	s15, s16
 800f56c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f570:	d808      	bhi.n	800f584 <m_b_interp1q_constrain+0x8c>
 800f572:	e03b      	b.n	800f5ec <m_b_interp1q_constrain+0xf4>
 800f574:	edd1 7a00 	vldr	s15, [r1]
 800f578:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800f57c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f580:	da2e      	bge.n	800f5e0 <m_b_interp1q_constrain+0xe8>
 800f582:	461c      	mov	r4, r3
 800f584:	1823      	adds	r3, r4, r0
 800f586:	085b      	lsrs	r3, r3, #1
 800f588:	eb03 020e 	add.w	r2, r3, lr
 800f58c:	0092      	lsls	r2, r2, #2
 800f58e:	42bc      	cmp	r4, r7
 800f590:	eb05 0102 	add.w	r1, r5, r2
 800f594:	d8ee      	bhi.n	800f574 <m_b_interp1q_constrain+0x7c>
 800f596:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 800f59a:	3a01      	subs	r2, #1
 800f59c:	0092      	lsls	r2, r2, #2
 800f59e:	18ab      	adds	r3, r5, r2
 800f5a0:	edd3 7a00 	vldr	s15, [r3]
 800f5a4:	0080      	lsls	r0, r0, #2
 800f5a6:	4405      	add	r5, r0
 800f5a8:	ed95 7a00 	vldr	s14, [r5]
 800f5ac:	ee38 8a67 	vsub.f32	s16, s16, s15
 800f5b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f5b4:	4430      	add	r0, r6
 800f5b6:	ee88 0a27 	vdiv.f32	s0, s16, s15
 800f5ba:	4432      	add	r2, r6
 800f5bc:	ecbd 8b04 	vpop	{d8-d9}
 800f5c0:	ed92 7a00 	vldr	s14, [r2]
 800f5c4:	edd0 7a00 	vldr	s15, [r0]
 800f5c8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f5cc:	ee20 0a27 	vmul.f32	s0, s0, s15
 800f5d0:	ee30 0a07 	vadd.f32	s0, s0, s14
 800f5d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f5d6:	ecbd 8b04 	vpop	{d8-d9}
 800f5da:	ed91 0a09 	vldr	s0, [r1, #36]	; 0x24
 800f5de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f5e0:	4621      	mov	r1, r4
 800f5e2:	1c5f      	adds	r7, r3, #1
 800f5e4:	428f      	cmp	r7, r1
 800f5e6:	4618      	mov	r0, r3
 800f5e8:	d3b6      	bcc.n	800f558 <m_b_interp1q_constrain+0x60>
 800f5ea:	e7db      	b.n	800f5a4 <m_b_interp1q_constrain+0xac>
 800f5ec:	4623      	mov	r3, r4
 800f5ee:	e7f8      	b.n	800f5e2 <m_b_interp1q_constrain+0xea>
 800f5f0:	20001660 	.word	0x20001660

0800f5f4 <m_interp1q_constrain>:
 800f5f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f5f6:	ed2d 8b04 	vpush	{d8-d9}
 800f5fa:	edd0 8a00 	vldr	s17, [r0]
 800f5fe:	eef4 8ac0 	vcmpe.f32	s17, s0
 800f602:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f606:	db04      	blt.n	800f612 <m_interp1q_constrain+0x1e>
 800f608:	ed91 0a00 	vldr	s0, [r1]
 800f60c:	ecbd 8b04 	vpop	{d8-d9}
 800f610:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f612:	ed90 9a0c 	vldr	s18, [r0, #48]	; 0x30
 800f616:	eeb4 0ac9 	vcmpe.f32	s0, s18
 800f61a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f61e:	da58      	bge.n	800f6d2 <m_interp1q_constrain+0xde>
 800f620:	4b32      	ldr	r3, [pc, #200]	; (800f6ec <m_interp1q_constrain+0xf8>)
 800f622:	460e      	mov	r6, r1
 800f624:	4605      	mov	r5, r0
 800f626:	e9d3 0100 	ldrd	r0, r1, [r3]
 800f62a:	eeb0 8a40 	vmov.f32	s16, s0
 800f62e:	f7f1 fadf 	bl	8000bf0 <__aeabi_d2f>
 800f632:	eef4 8ac8 	vcmpe.f32	s17, s16
 800f636:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f63a:	ee00 0a10 	vmov	s0, r0
 800f63e:	d8e5      	bhi.n	800f60c <m_interp1q_constrain+0x18>
 800f640:	eeb4 8ac9 	vcmpe.f32	s16, s18
 800f644:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f648:	d8e0      	bhi.n	800f60c <m_interp1q_constrain+0x18>
 800f64a:	210d      	movs	r1, #13
 800f64c:	2702      	movs	r7, #2
 800f64e:	2001      	movs	r0, #1
 800f650:	f06f 4e40 	mvn.w	lr, #3221225472	; 0xc0000000
 800f654:	1844      	adds	r4, r0, r1
 800f656:	0864      	lsrs	r4, r4, #1
 800f658:	eb04 020e 	add.w	r2, r4, lr
 800f65c:	0092      	lsls	r2, r2, #2
 800f65e:	18ab      	adds	r3, r5, r2
 800f660:	edd3 7a00 	vldr	s15, [r3]
 800f664:	eef4 7ac8 	vcmpe.f32	s15, s16
 800f668:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f66c:	d808      	bhi.n	800f680 <m_interp1q_constrain+0x8c>
 800f66e:	e03b      	b.n	800f6e8 <m_interp1q_constrain+0xf4>
 800f670:	edd1 7a00 	vldr	s15, [r1]
 800f674:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800f678:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f67c:	da2e      	bge.n	800f6dc <m_interp1q_constrain+0xe8>
 800f67e:	461c      	mov	r4, r3
 800f680:	1823      	adds	r3, r4, r0
 800f682:	085b      	lsrs	r3, r3, #1
 800f684:	eb03 020e 	add.w	r2, r3, lr
 800f688:	0092      	lsls	r2, r2, #2
 800f68a:	42bc      	cmp	r4, r7
 800f68c:	eb05 0102 	add.w	r1, r5, r2
 800f690:	d8ee      	bhi.n	800f670 <m_interp1q_constrain+0x7c>
 800f692:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 800f696:	3a01      	subs	r2, #1
 800f698:	0092      	lsls	r2, r2, #2
 800f69a:	18ab      	adds	r3, r5, r2
 800f69c:	edd3 7a00 	vldr	s15, [r3]
 800f6a0:	0080      	lsls	r0, r0, #2
 800f6a2:	4405      	add	r5, r0
 800f6a4:	ed95 7a00 	vldr	s14, [r5]
 800f6a8:	ee38 8a67 	vsub.f32	s16, s16, s15
 800f6ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f6b0:	4430      	add	r0, r6
 800f6b2:	ee88 0a27 	vdiv.f32	s0, s16, s15
 800f6b6:	4432      	add	r2, r6
 800f6b8:	ecbd 8b04 	vpop	{d8-d9}
 800f6bc:	ed92 7a00 	vldr	s14, [r2]
 800f6c0:	edd0 7a00 	vldr	s15, [r0]
 800f6c4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f6c8:	ee20 0a27 	vmul.f32	s0, s0, s15
 800f6cc:	ee30 0a07 	vadd.f32	s0, s0, s14
 800f6d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f6d2:	ecbd 8b04 	vpop	{d8-d9}
 800f6d6:	ed91 0a0c 	vldr	s0, [r1, #48]	; 0x30
 800f6da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f6dc:	4621      	mov	r1, r4
 800f6de:	1c5f      	adds	r7, r3, #1
 800f6e0:	428f      	cmp	r7, r1
 800f6e2:	4618      	mov	r0, r3
 800f6e4:	d3b6      	bcc.n	800f654 <m_interp1q_constrain+0x60>
 800f6e6:	e7db      	b.n	800f6a0 <m_interp1q_constrain+0xac>
 800f6e8:	4623      	mov	r3, r4
 800f6ea:	e7f8      	b.n	800f6de <m_interp1q_constrain+0xea>
 800f6ec:	20001660 	.word	0x20001660

0800f6f0 <rt_InitInfAndNaN.isra.3>:
 800f6f0:	4b06      	ldr	r3, [pc, #24]	; (800f70c <rt_InitInfAndNaN.isra.3+0x1c>)
 800f6f2:	4907      	ldr	r1, [pc, #28]	; (800f710 <rt_InitInfAndNaN.isra.3+0x20>)
 800f6f4:	4a07      	ldr	r2, [pc, #28]	; (800f714 <rt_InitInfAndNaN.isra.3+0x24>)
 800f6f6:	b410      	push	{r4}
 800f6f8:	2000      	movs	r0, #0
 800f6fa:	f04f 44ff 	mov.w	r4, #2139095040	; 0x7f800000
 800f6fe:	609c      	str	r4, [r3, #8]
 800f700:	e9c3 0100 	strd	r0, r1, [r3]
 800f704:	60da      	str	r2, [r3, #12]
 800f706:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f70a:	4770      	bx	lr
 800f70c:	20001660 	.word	0x20001660
 800f710:	fff80000 	.word	0xfff80000
 800f714:	ff800000 	.word	0xff800000

0800f718 <m_rt_atan2f_snf>:
 800f718:	b500      	push	{lr}
 800f71a:	eeb4 0a40 	vcmp.f32	s0, s0
 800f71e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f722:	b085      	sub	sp, #20
 800f724:	4b42      	ldr	r3, [pc, #264]	; (800f830 <m_rt_atan2f_snf+0x118>)
 800f726:	d008      	beq.n	800f73a <m_rt_atan2f_snf+0x22>
 800f728:	e9d3 0100 	ldrd	r0, r1, [r3]
 800f72c:	f7f1 fa60 	bl	8000bf0 <__aeabi_d2f>
 800f730:	ee00 0a10 	vmov	s0, r0
 800f734:	b005      	add	sp, #20
 800f736:	f85d fb04 	ldr.w	pc, [sp], #4
 800f73a:	eef4 0a60 	vcmp.f32	s1, s1
 800f73e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f742:	d1f1      	bne.n	800f728 <m_rt_atan2f_snf+0x10>
 800f744:	edd3 7a02 	vldr	s15, [r3, #8]
 800f748:	eeb4 0a67 	vcmp.f32	s0, s15
 800f74c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f750:	d015      	beq.n	800f77e <m_rt_atan2f_snf+0x66>
 800f752:	ed93 7a03 	vldr	s14, [r3, #12]
 800f756:	eeb4 0a47 	vcmp.f32	s0, s14
 800f75a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f75e:	d00e      	beq.n	800f77e <m_rt_atan2f_snf+0x66>
 800f760:	eef5 0a40 	vcmp.f32	s1, #0.0
 800f764:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f768:	d131      	bne.n	800f7ce <m_rt_atan2f_snf+0xb6>
 800f76a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800f76e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f772:	dd47      	ble.n	800f804 <m_rt_atan2f_snf+0xec>
 800f774:	ed9f 0a2f 	vldr	s0, [pc, #188]	; 800f834 <m_rt_atan2f_snf+0x11c>
 800f778:	b005      	add	sp, #20
 800f77a:	f85d fb04 	ldr.w	pc, [sp], #4
 800f77e:	eef4 0a67 	vcmp.f32	s1, s15
 800f782:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f786:	d11a      	bne.n	800f7be <m_rt_atan2f_snf+0xa6>
 800f788:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800f78c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f790:	dd3c      	ble.n	800f80c <m_rt_atan2f_snf+0xf4>
 800f792:	ed9f 7b23 	vldr	d7, [pc, #140]	; 800f820 <m_rt_atan2f_snf+0x108>
 800f796:	eef5 0ac0 	vcmpe.f32	s1, #0.0
 800f79a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f79e:	dd38      	ble.n	800f812 <m_rt_atan2f_snf+0xfa>
 800f7a0:	ed9f 1b1f 	vldr	d1, [pc, #124]	; 800f820 <m_rt_atan2f_snf+0x108>
 800f7a4:	eeb0 0a47 	vmov.f32	s0, s14
 800f7a8:	eef0 0a67 	vmov.f32	s1, s15
 800f7ac:	f00a ffd2 	bl	801a754 <atan2>
 800f7b0:	ec51 0b10 	vmov	r0, r1, d0
 800f7b4:	f7f1 fa1c 	bl	8000bf0 <__aeabi_d2f>
 800f7b8:	ee00 0a10 	vmov	s0, r0
 800f7bc:	e7ba      	b.n	800f734 <m_rt_atan2f_snf+0x1c>
 800f7be:	edd3 7a03 	vldr	s15, [r3, #12]
 800f7c2:	eef4 0a67 	vcmp.f32	s1, s15
 800f7c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f7ca:	d0dd      	beq.n	800f788 <m_rt_atan2f_snf+0x70>
 800f7cc:	e7c8      	b.n	800f760 <m_rt_atan2f_snf+0x48>
 800f7ce:	ee10 0a90 	vmov	r0, s1
 800f7d2:	ed8d 0a03 	vstr	s0, [sp, #12]
 800f7d6:	f7f0 febf 	bl	8000558 <__aeabi_f2d>
 800f7da:	ed9d 0a03 	vldr	s0, [sp, #12]
 800f7de:	e9cd 0100 	strd	r0, r1, [sp]
 800f7e2:	ee10 0a10 	vmov	r0, s0
 800f7e6:	f7f0 feb7 	bl	8000558 <__aeabi_f2d>
 800f7ea:	ed9d 1b00 	vldr	d1, [sp]
 800f7ee:	ec41 0b10 	vmov	d0, r0, r1
 800f7f2:	f00a ffaf 	bl	801a754 <atan2>
 800f7f6:	ec51 0b10 	vmov	r0, r1, d0
 800f7fa:	f7f1 f9f9 	bl	8000bf0 <__aeabi_d2f>
 800f7fe:	ee00 0a10 	vmov	s0, r0
 800f802:	e797      	b.n	800f734 <m_rt_atan2f_snf+0x1c>
 800f804:	d408      	bmi.n	800f818 <m_rt_atan2f_snf+0x100>
 800f806:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 800f838 <m_rt_atan2f_snf+0x120>
 800f80a:	e793      	b.n	800f734 <m_rt_atan2f_snf+0x1c>
 800f80c:	ed9f 7b06 	vldr	d7, [pc, #24]	; 800f828 <m_rt_atan2f_snf+0x110>
 800f810:	e7c1      	b.n	800f796 <m_rt_atan2f_snf+0x7e>
 800f812:	ed9f 1b05 	vldr	d1, [pc, #20]	; 800f828 <m_rt_atan2f_snf+0x110>
 800f816:	e7c5      	b.n	800f7a4 <m_rt_atan2f_snf+0x8c>
 800f818:	ed9f 0a08 	vldr	s0, [pc, #32]	; 800f83c <m_rt_atan2f_snf+0x124>
 800f81c:	e78a      	b.n	800f734 <m_rt_atan2f_snf+0x1c>
 800f81e:	bf00      	nop
 800f820:	00000000 	.word	0x00000000
 800f824:	3ff00000 	.word	0x3ff00000
 800f828:	00000000 	.word	0x00000000
 800f82c:	bff00000 	.word	0xbff00000
 800f830:	20001660 	.word	0x20001660
 800f834:	3fc90fdb 	.word	0x3fc90fdb
 800f838:	00000000 	.word	0x00000000
 800f83c:	bfc90fdb 	.word	0xbfc90fdb

0800f840 <output_update>:
 800f840:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f844:	ed2d 8b06 	vpush	{d8-d10}
 800f848:	edd0 6a00 	vldr	s13, [r0]
 800f84c:	ed90 7a01 	vldr	s14, [r0, #4]
 800f850:	edd0 7a02 	vldr	s15, [r0, #8]
 800f854:	b08d      	sub	sp, #52	; 0x34
 800f856:	eef1 6a66 	vneg.f32	s13, s13
 800f85a:	f89d 706c 	ldrb.w	r7, [sp, #108]	; 0x6c
 800f85e:	edc0 6a00 	vstr	s13, [r0]
 800f862:	eeb1 7a47 	vneg.f32	s14, s14
 800f866:	eef1 7a67 	vneg.f32	s15, s15
 800f86a:	4689      	mov	r9, r1
 800f86c:	ed80 7a01 	vstr	s14, [r0, #4]
 800f870:	edc0 7a02 	vstr	s15, [r0, #8]
 800f874:	a903      	add	r1, sp, #12
 800f876:	4604      	mov	r4, r0
 800f878:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800f87c:	4615      	mov	r5, r2
 800f87e:	461e      	mov	r6, r3
 800f880:	f7ff fc24 	bl	800f0cc <m_q2dcm_eml>
 800f884:	2f00      	cmp	r7, #0
 800f886:	d17e      	bne.n	800f986 <output_update+0x146>
 800f888:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f88a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f88c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f88e:	6072      	str	r2, [r6, #4]
 800f890:	60b3      	str	r3, [r6, #8]
 800f892:	6031      	str	r1, [r6, #0]
 800f894:	ed94 7a01 	vldr	s14, [r4, #4]
 800f898:	ed94 0a00 	vldr	s0, [r4]
 800f89c:	edd4 0a02 	vldr	s1, [r4, #8]
 800f8a0:	edd4 7a03 	vldr	s15, [r4, #12]
 800f8a4:	ee20 8a00 	vmul.f32	s16, s0, s0
 800f8a8:	ee67 9a07 	vmul.f32	s19, s14, s14
 800f8ac:	ee60 6aa7 	vmul.f32	s13, s1, s15
 800f8b0:	ee20 0a07 	vmul.f32	s0, s0, s14
 800f8b4:	ee20 9aa0 	vmul.f32	s18, s1, s1
 800f8b8:	ee38 7a69 	vsub.f32	s14, s16, s19
 800f8bc:	ee67 8aa7 	vmul.f32	s17, s15, s15
 800f8c0:	ee30 0a26 	vadd.f32	s0, s0, s13
 800f8c4:	ee77 0a49 	vsub.f32	s1, s14, s18
 800f8c8:	ee30 0a00 	vadd.f32	s0, s0, s0
 800f8cc:	ee70 0aa8 	vadd.f32	s1, s1, s17
 800f8d0:	f7ff ff22 	bl	800f718 <m_rt_atan2f_snf>
 800f8d4:	ed85 0a00 	vstr	s0, [r5]
 800f8d8:	ed94 6a02 	vldr	s12, [r4, #8]
 800f8dc:	edd4 6a03 	vldr	s13, [r4, #12]
 800f8e0:	edd4 7a00 	vldr	s15, [r4]
 800f8e4:	ed94 7a01 	vldr	s14, [r4, #4]
 800f8e8:	ee67 7a86 	vmul.f32	s15, s15, s12
 800f8ec:	ee27 7a26 	vmul.f32	s14, s14, s13
 800f8f0:	eef8 6a00 	vmov.f32	s13, #128	; 0xc0000000 -2.0
 800f8f4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f8f8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800f8fc:	ee17 0a90 	vmov	r0, s15
 800f900:	f7f0 fe2a 	bl	8000558 <__aeabi_f2d>
 800f904:	ec41 0b10 	vmov	d0, r0, r1
 800f908:	f00a fecc 	bl	801a6a4 <asin>
 800f90c:	ec51 0b10 	vmov	r0, r1, d0
 800f910:	f7f1 f96e 	bl	8000bf0 <__aeabi_d2f>
 800f914:	6068      	str	r0, [r5, #4]
 800f916:	ed94 0a01 	vldr	s0, [r4, #4]
 800f91a:	edd4 6a02 	vldr	s13, [r4, #8]
 800f91e:	edd4 7a00 	vldr	s15, [r4]
 800f922:	ed94 7a03 	vldr	s14, [r4, #12]
 800f926:	eef1 0a48 	vneg.f32	s1, s16
 800f92a:	ee20 0a26 	vmul.f32	s0, s0, s13
 800f92e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f932:	ee70 0ae9 	vsub.f32	s1, s1, s19
 800f936:	ee30 0a27 	vadd.f32	s0, s0, s15
 800f93a:	ee70 0a89 	vadd.f32	s1, s1, s18
 800f93e:	ee30 0a00 	vadd.f32	s0, s0, s0
 800f942:	ee70 0aa8 	vadd.f32	s1, s1, s17
 800f946:	f7ff fee7 	bl	800f718 <m_rt_atan2f_snf>
 800f94a:	ed95 6a00 	vldr	s12, [r5]
 800f94e:	ed85 0a02 	vstr	s0, [r5, #8]
 800f952:	eddf 6a7b 	vldr	s13, [pc, #492]	; 800fb40 <output_update+0x300>
 800f956:	ed95 7a01 	vldr	s14, [r5, #4]
 800f95a:	edd5 7a02 	vldr	s15, [r5, #8]
 800f95e:	ee26 6a26 	vmul.f32	s12, s12, s13
 800f962:	ee27 7a26 	vmul.f32	s14, s14, s13
 800f966:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800f96a:	ed85 6a00 	vstr	s12, [r5]
 800f96e:	ed85 7a01 	vstr	s14, [r5, #4]
 800f972:	edc5 7a02 	vstr	s15, [r5, #8]
 800f976:	b387      	cbz	r7, 800f9da <output_update+0x19a>
 800f978:	2f01      	cmp	r7, #1
 800f97a:	d009      	beq.n	800f990 <output_update+0x150>
 800f97c:	b00d      	add	sp, #52	; 0x34
 800f97e:	ecbd 8b06 	vpop	{d8-d10}
 800f982:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f986:	2f01      	cmp	r7, #1
 800f988:	d04a      	beq.n	800fa20 <output_update+0x1e0>
 800f98a:	ed95 6a00 	vldr	s12, [r5]
 800f98e:	e7e0      	b.n	800f952 <output_update+0x112>
 800f990:	ed96 7a00 	vldr	s14, [r6]
 800f994:	edd9 7a01 	vldr	s15, [r9, #4]
 800f998:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f99c:	eef1 7a67 	vneg.f32	s15, s15
 800f9a0:	edc8 7a00 	vstr	s15, [r8]
 800f9a4:	ed96 7a01 	vldr	s14, [r6, #4]
 800f9a8:	edd9 7a00 	vldr	s15, [r9]
 800f9ac:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f9b0:	eef1 7a67 	vneg.f32	s15, s15
 800f9b4:	edc8 7a01 	vstr	s15, [r8, #4]
 800f9b8:	edd9 7a02 	vldr	s15, [r9, #8]
 800f9bc:	ed96 7a02 	vldr	s14, [r6, #8]
 800f9c0:	eef1 7a67 	vneg.f32	s15, s15
 800f9c4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f9c8:	eef1 7a67 	vneg.f32	s15, s15
 800f9cc:	edc8 7a02 	vstr	s15, [r8, #8]
 800f9d0:	b00d      	add	sp, #52	; 0x34
 800f9d2:	ecbd 8b06 	vpop	{d8-d10}
 800f9d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f9da:	ed96 7a00 	vldr	s14, [r6]
 800f9de:	edd9 7a00 	vldr	s15, [r9]
 800f9e2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f9e6:	eef1 7a67 	vneg.f32	s15, s15
 800f9ea:	edc8 7a00 	vstr	s15, [r8]
 800f9ee:	ed96 7a01 	vldr	s14, [r6, #4]
 800f9f2:	edd9 7a01 	vldr	s15, [r9, #4]
 800f9f6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f9fa:	eef1 7a67 	vneg.f32	s15, s15
 800f9fe:	edc8 7a01 	vstr	s15, [r8, #4]
 800fa02:	edd9 7a02 	vldr	s15, [r9, #8]
 800fa06:	ed96 7a02 	vldr	s14, [r6, #8]
 800fa0a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fa0e:	eef1 7a67 	vneg.f32	s15, s15
 800fa12:	edc8 7a02 	vstr	s15, [r8, #8]
 800fa16:	b00d      	add	sp, #52	; 0x34
 800fa18:	ecbd 8b06 	vpop	{d8-d10}
 800fa1c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fa20:	eddd 7a0b 	vldr	s15, [sp, #44]	; 0x2c
 800fa24:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800fa26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fa28:	6032      	str	r2, [r6, #0]
 800fa2a:	eef1 7a67 	vneg.f32	s15, s15
 800fa2e:	6073      	str	r3, [r6, #4]
 800fa30:	edc6 7a02 	vstr	s15, [r6, #8]
 800fa34:	edd4 8a02 	vldr	s17, [r4, #8]
 800fa38:	ed94 8a00 	vldr	s16, [r4]
 800fa3c:	ed94 9a01 	vldr	s18, [r4, #4]
 800fa40:	edd4 aa03 	vldr	s21, [r4, #12]
 800fa44:	ee68 7aa8 	vmul.f32	s15, s17, s17
 800fa48:	ee68 9a08 	vmul.f32	s19, s16, s16
 800fa4c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800fa50:	eeb7 aa00 	vmov.f32	s20, #112	; 0x3f800000  1.0
 800fa54:	ee79 9aa9 	vadd.f32	s19, s19, s19
 800fa58:	ee7a 7a67 	vsub.f32	s15, s20, s15
 800fa5c:	eef1 8a68 	vneg.f32	s17, s17
 800fa60:	ee77 7ae9 	vsub.f32	s15, s15, s19
 800fa64:	ee17 0a90 	vmov	r0, s15
 800fa68:	f7f0 fd76 	bl	8000558 <__aeabi_f2d>
 800fa6c:	ee28 7a09 	vmul.f32	s14, s16, s18
 800fa70:	ee68 7aaa 	vmul.f32	s15, s17, s21
 800fa74:	e9cd 0100 	strd	r0, r1, [sp]
 800fa78:	ee77 7a87 	vadd.f32	s15, s15, s14
 800fa7c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800fa80:	ee17 0a90 	vmov	r0, s15
 800fa84:	f7f0 fd68 	bl	8000558 <__aeabi_f2d>
 800fa88:	ed9d 1b00 	vldr	d1, [sp]
 800fa8c:	ec41 0b10 	vmov	d0, r0, r1
 800fa90:	f00a fe60 	bl	801a754 <atan2>
 800fa94:	ec51 0b10 	vmov	r0, r1, d0
 800fa98:	f7f1 f8aa 	bl	8000bf0 <__aeabi_d2f>
 800fa9c:	ee69 7a09 	vmul.f32	s15, s18, s18
 800faa0:	ee7a 9a69 	vsub.f32	s19, s20, s19
 800faa4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800faa8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 800faac:	ee79 7ae7 	vsub.f32	s15, s19, s15
 800fab0:	6028      	str	r0, [r5, #0]
 800fab2:	ee17 0a90 	vmov	r0, s15
 800fab6:	f7f0 fd4f 	bl	8000558 <__aeabi_f2d>
 800faba:	ee29 7a2a 	vmul.f32	s14, s18, s21
 800fabe:	ee68 7a28 	vmul.f32	s15, s16, s17
 800fac2:	e9cd 0100 	strd	r0, r1, [sp]
 800fac6:	ee77 7a87 	vadd.f32	s15, s15, s14
 800faca:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800face:	ee17 0a90 	vmov	r0, s15
 800fad2:	f7f0 fd41 	bl	8000558 <__aeabi_f2d>
 800fad6:	ed9d 1b00 	vldr	d1, [sp]
 800fada:	ec41 0b10 	vmov	d0, r0, r1
 800fade:	f00a fe39 	bl	801a754 <atan2>
 800fae2:	ee68 8a89 	vmul.f32	s17, s17, s18
 800fae6:	ee28 8a2a 	vmul.f32	s16, s16, s21
 800faea:	ec51 0b10 	vmov	r0, r1, d0
 800faee:	f7f1 f87f 	bl	8000bf0 <__aeabi_d2f>
 800faf2:	ee38 8a68 	vsub.f32	s16, s16, s17
 800faf6:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 800fafa:	ee78 7a08 	vadd.f32	s15, s16, s16
 800fafe:	6068      	str	r0, [r5, #4]
 800fb00:	ee17 0a90 	vmov	r0, s15
 800fb04:	f7f0 fd28 	bl	8000558 <__aeabi_f2d>
 800fb08:	ec41 0b10 	vmov	d0, r0, r1
 800fb0c:	f00a fdca 	bl	801a6a4 <asin>
 800fb10:	ec51 0b10 	vmov	r0, r1, d0
 800fb14:	f7f1 f86c 	bl	8000bf0 <__aeabi_d2f>
 800fb18:	ed95 6a00 	vldr	s12, [r5]
 800fb1c:	eeb5 6ac0 	vcmpe.f32	s12, #0.0
 800fb20:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 800fb24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb28:	60a8      	str	r0, [r5, #8]
 800fb2a:	f57f af12 	bpl.w	800f952 <output_update+0x112>
 800fb2e:	eddf 7a05 	vldr	s15, [pc, #20]	; 800fb44 <output_update+0x304>
 800fb32:	ee76 7a27 	vadd.f32	s15, s12, s15
 800fb36:	eeb0 6a67 	vmov.f32	s12, s15
 800fb3a:	edc5 7a00 	vstr	s15, [r5]
 800fb3e:	e708      	b.n	800f952 <output_update+0x112>
 800fb40:	42652ee1 	.word	0x42652ee1
 800fb44:	40c90e56 	.word	0x40c90e56

0800fb48 <llEvaluate.constprop.32>:
 800fb48:	edd2 0a00 	vldr	s1, [r2]
 800fb4c:	ed90 1a00 	vldr	s2, [r0]
 800fb50:	ed90 3a04 	vldr	s6, [r0, #16]
 800fb54:	edd2 3a01 	vldr	s7, [r2, #4]
 800fb58:	ed90 5a08 	vldr	s10, [r0, #32]
 800fb5c:	edd0 1a05 	vldr	s3, [r0, #20]
 800fb60:	ed92 7a02 	vldr	s14, [r2, #8]
 800fb64:	ed90 4a09 	vldr	s8, [r0, #36]	; 0x24
 800fb68:	edd0 5a0d 	vldr	s11, [r0, #52]	; 0x34
 800fb6c:	ed90 2a0a 	vldr	s4, [r0, #40]	; 0x28
 800fb70:	edd0 4a0c 	vldr	s9, [r0, #48]	; 0x30
 800fb74:	edd2 7a03 	vldr	s15, [r2, #12]
 800fb78:	ed90 6a0e 	vldr	s12, [r0, #56]	; 0x38
 800fb7c:	edd0 2a0f 	vldr	s5, [r0, #60]	; 0x3c
 800fb80:	eec0 6a81 	vdiv.f32	s13, s1, s2
 800fb84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb88:	b084      	sub	sp, #16
 800fb8a:	460d      	mov	r5, r1
 800fb8c:	f10d 0c10 	add.w	ip, sp, #16
 800fb90:	4686      	mov	lr, r0
 800fb92:	f101 0710 	add.w	r7, r1, #16
 800fb96:	2603      	movs	r6, #3
 800fb98:	ee26 3a83 	vmul.f32	s6, s13, s6
 800fb9c:	ee25 5a26 	vmul.f32	s10, s10, s13
 800fba0:	ee73 3ac3 	vsub.f32	s7, s7, s6
 800fba4:	ee37 7a45 	vsub.f32	s14, s14, s10
 800fba8:	ee83 5aa1 	vdiv.f32	s10, s7, s3
 800fbac:	ee64 4aa6 	vmul.f32	s9, s9, s13
 800fbb0:	ee24 4a05 	vmul.f32	s8, s8, s10
 800fbb4:	edcd 6a00 	vstr	s13, [sp]
 800fbb8:	ee37 7a44 	vsub.f32	s14, s14, s8
 800fbbc:	ee65 6a85 	vmul.f32	s13, s11, s10
 800fbc0:	eec7 5a02 	vdiv.f32	s11, s14, s4
 800fbc4:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800fbc8:	ee26 7a25 	vmul.f32	s14, s12, s11
 800fbcc:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800fbd0:	ed8d 5a01 	vstr	s10, [sp, #4]
 800fbd4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fbd8:	edcd 5a02 	vstr	s11, [sp, #8]
 800fbdc:	ee87 7aa2 	vdiv.f32	s14, s15, s5
 800fbe0:	ee17 3a10 	vmov	r3, s14
 800fbe4:	f845 3f0c 	str.w	r3, [r5, #12]!
 800fbe8:	ed2c 7a01 	vstmdb	ip!, {s14}
 800fbec:	ed57 6a01 	vldr	s13, [r7, #-4]
 800fbf0:	ed9e 7a0f 	vldr	s14, [lr, #60]	; 0x3c
 800fbf4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800fbf8:	ed67 7a01 	vstmdb	r7!, {s15}
 800fbfc:	b1fe      	cbz	r6, 800fc3e <llEvaluate.constprop.32+0xf6>
 800fbfe:	3e01      	subs	r6, #1
 800fc00:	ed3c 7a01 	vldmdb	ip!, {s14}
 800fc04:	1c73      	adds	r3, r6, #1
 800fc06:	b25b      	sxtb	r3, r3
 800fc08:	ea4f 0886 	mov.w	r8, r6, lsl #2
 800fc0c:	ed25 7a01 	vstmdb	r5!, {s14}
 800fc10:	b21a      	sxth	r2, r3
 800fc12:	eb00 1402 	add.w	r4, r0, r2, lsl #4
 800fc16:	4444      	add	r4, r8
 800fc18:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800fc1c:	edd4 7a00 	vldr	s15, [r4]
 800fc20:	edd2 6a00 	vldr	s13, [r2]
 800fc24:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800fc28:	3301      	adds	r3, #1
 800fc2a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800fc2e:	b25b      	sxtb	r3, r3
 800fc30:	2b04      	cmp	r3, #4
 800fc32:	ed85 7a00 	vstr	s14, [r5]
 800fc36:	d1eb      	bne.n	800fc10 <llEvaluate.constprop.32+0xc8>
 800fc38:	f1ae 0e14 	sub.w	lr, lr, #20
 800fc3c:	e7d6      	b.n	800fbec <llEvaluate.constprop.32+0xa4>
 800fc3e:	b004      	add	sp, #16
 800fc40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800fc44 <getMagStats.constprop.35>:
 800fc44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc48:	2400      	movs	r4, #0
 800fc4a:	f8df a27c 	ldr.w	sl, [pc, #636]	; 800fec8 <getMagStats.constprop.35+0x284>
 800fc4e:	ed2d 8b04 	vpush	{d8-d9}
 800fc52:	601c      	str	r4, [r3, #0]
 800fc54:	6014      	str	r4, [r2, #0]
 800fc56:	f89a e0b0 	ldrb.w	lr, [sl, #176]	; 0xb0
 800fc5a:	f89a 40b1 	ldrb.w	r4, [sl, #177]	; 0xb1
 800fc5e:	f99a 50b2 	ldrsb.w	r5, [sl, #178]	; 0xb2
 800fc62:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800fc66:	45a6      	cmp	lr, r4
 800fc68:	b085      	sub	sp, #20
 800fc6a:	eef0 9a40 	vmov.f32	s19, s0
 800fc6e:	4681      	mov	r9, r0
 800fc70:	eec7 8a80 	vdiv.f32	s17, s15, s0
 800fc74:	f000 80ef 	beq.w	800fe56 <getMagStats.constprop.35+0x212>
 800fc78:	1c68      	adds	r0, r5, #1
 800fc7a:	eba0 000e 	sub.w	r0, r0, lr
 800fc7e:	fb90 f5f4 	sdiv	r5, r0, r4
 800fc82:	fb04 0015 	mls	r0, r4, r5, r0
 800fc86:	b205      	sxth	r5, r0
 800fc88:	2d00      	cmp	r5, #0
 800fc8a:	9502      	str	r5, [sp, #8]
 800fc8c:	f8cd e000 	str.w	lr, [sp]
 800fc90:	f2c0 80eb 	blt.w	800fe6a <getMagStats.constprop.35+0x226>
 800fc94:	ed9f 9a8a 	vldr	s18, [pc, #552]	; 800fec0 <getMagStats.constprop.35+0x27c>
 800fc98:	eef3 7a0e 	vmov.f32	s15, #62	; 0x41f00000  30.0
 800fc9c:	ee28 9a89 	vmul.f32	s18, s17, s18
 800fca0:	ee68 8aa7 	vmul.f32	s17, s17, s15
 800fca4:	f1be 0f00 	cmp.w	lr, #0
 800fca8:	f000 80ee 	beq.w	800fe88 <getMagStats.constprop.35+0x244>
 800fcac:	2000      	movs	r0, #0
 800fcae:	4680      	mov	r8, r0
 800fcb0:	460f      	mov	r7, r1
 800fcb2:	e001      	b.n	800fcb8 <getMagStats.constprop.35+0x74>
 800fcb4:	f89a 40b1 	ldrb.w	r4, [sl, #177]	; 0xb1
 800fcb8:	9902      	ldr	r1, [sp, #8]
 800fcba:	f8b9 6000 	ldrh.w	r6, [r9]
 800fcbe:	f8b9 c002 	ldrh.w	ip, [r9, #2]
 800fcc2:	ed97 7a04 	vldr	s14, [r7, #16]
 800fcc6:	ed97 5a00 	vldr	s10, [r7]
 800fcca:	edd7 6a08 	vldr	s13, [r7, #32]
 800fcce:	eb08 0501 	add.w	r5, r8, r1
 800fcd2:	fb95 f1f4 	sdiv	r1, r5, r4
 800fcd6:	fb04 5111 	mls	r1, r4, r1, r5
 800fcda:	b2c9      	uxtb	r1, r1
 800fcdc:	3104      	adds	r1, #4
 800fcde:	eb0a 01c1 	add.w	r1, sl, r1, lsl #3
 800fce2:	f8b1 b0b2 	ldrh.w	fp, [r1, #178]	; 0xb2
 800fce6:	f8b1 50b4 	ldrh.w	r5, [r1, #180]	; 0xb4
 800fcea:	f8b1 40b6 	ldrh.w	r4, [r1, #182]	; 0xb6
 800fcee:	f8b9 1004 	ldrh.w	r1, [r9, #4]
 800fcf2:	ebab 0606 	sub.w	r6, fp, r6
 800fcf6:	b236      	sxth	r6, r6
 800fcf8:	ee07 6a90 	vmov	s15, r6
 800fcfc:	eba5 050c 	sub.w	r5, r5, ip
 800fd00:	b22d      	sxth	r5, r5
 800fd02:	1a64      	subs	r4, r4, r1
 800fd04:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 800fd08:	ee07 5a90 	vmov	s15, r5
 800fd0c:	b224      	sxth	r4, r4
 800fd0e:	ee06 4a10 	vmov	s12, r4
 800fd12:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fd16:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800fd1a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fd1e:	ee65 5a85 	vmul.f32	s11, s11, s10
 800fd22:	ee26 7a26 	vmul.f32	s14, s12, s13
 800fd26:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800fd2a:	eefd 6ae5 	vcvt.s32.f32	s13, s11
 800fd2e:	ee17 4a90 	vmov	r4, s15
 800fd32:	edcd 6a00 	vstr	s13, [sp]
 800fd36:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 800fd3a:	f9bd 1000 	ldrsh.w	r1, [sp]
 800fd3e:	edcd 7a01 	vstr	s15, [sp, #4]
 800fd42:	fb14 f404 	smulbb	r4, r4, r4
 800fd46:	fb01 4401 	mla	r4, r1, r1, r4
 800fd4a:	f9bd 1004 	ldrsh.w	r1, [sp, #4]
 800fd4e:	fb01 4101 	mla	r1, r1, r1, r4
 800fd52:	ee07 1a90 	vmov	s15, r1
 800fd56:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 800fd5a:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800fd5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd62:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800fd66:	f100 8084 	bmi.w	800fe72 <getMagStats.constprop.35+0x22e>
 800fd6a:	f108 0801 	add.w	r8, r8, #1
 800fd6e:	fa5f f888 	uxtb.w	r8, r8
 800fd72:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800fd76:	ed92 7a00 	vldr	s14, [r2]
 800fd7a:	edcd 7a00 	vstr	s15, [sp]
 800fd7e:	f9bd 1000 	ldrsh.w	r1, [sp]
 800fd82:	ee07 1a90 	vmov	s15, r1
 800fd86:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fd8a:	ee77 6ac9 	vsub.f32	s13, s15, s18
 800fd8e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fd92:	eeb0 7ae6 	vabs.f32	s14, s13
 800fd96:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 800fd9a:	edc2 7a00 	vstr	s15, [r2]
 800fd9e:	ed8d 7a00 	vstr	s14, [sp]
 800fda2:	f9bd 1000 	ldrsh.w	r1, [sp]
 800fda6:	ee07 1a10 	vmov	s14, r1
 800fdaa:	fb01 f401 	mul.w	r4, r1, r1
 800fdae:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800fdb2:	ee07 4a90 	vmov	s15, r4
 800fdb6:	eef4 8ac7 	vcmpe.f32	s17, s14
 800fdba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fdbe:	ed93 7a00 	vldr	s14, [r3]
 800fdc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fdc6:	f100 0101 	add.w	r1, r0, #1
 800fdca:	ee77 7a87 	vadd.f32	s15, s15, s14
 800fdce:	bf48      	it	mi
 800fdd0:	b2c8      	uxtbmi	r0, r1
 800fdd2:	45f0      	cmp	r8, lr
 800fdd4:	edc3 7a00 	vstr	s15, [r3]
 800fdd8:	f4ff af6c 	bcc.w	800fcb4 <getMagStats.constprop.35+0x70>
 800fddc:	f8cd e000 	str.w	lr, [sp]
 800fde0:	ee07 ea10 	vmov	s14, lr
 800fde4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800fde8:	ee87 0a87 	vdiv.f32	s0, s15, s14
 800fdec:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800fdf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fdf4:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800fdf8:	d44a      	bmi.n	800fe90 <getMagStats.constprop.35+0x24c>
 800fdfa:	eddf 7a32 	vldr	s15, [pc, #200]	; 800fec4 <getMagStats.constprop.35+0x280>
 800fdfe:	ee29 8a88 	vmul.f32	s16, s19, s16
 800fe02:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800fe06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fe0a:	dc12      	bgt.n	800fe32 <getMagStats.constprop.35+0x1ee>
 800fe0c:	ed9d 7a00 	vldr	s14, [sp]
 800fe10:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800fe14:	edc3 7a00 	vstr	s15, [r3]
 800fe18:	edd2 7a00 	vldr	s15, [r2]
 800fe1c:	ee69 9aa7 	vmul.f32	s19, s19, s15
 800fe20:	eec9 7a87 	vdiv.f32	s15, s19, s14
 800fe24:	edc2 7a00 	vstr	s15, [r2]
 800fe28:	b005      	add	sp, #20
 800fe2a:	ecbd 8b04 	vpop	{d8-d9}
 800fe2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe32:	eddd 7a00 	vldr	s15, [sp]
 800fe36:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800fe3a:	edd3 7a00 	vldr	s15, [r3]
 800fe3e:	ee87 0a87 	vdiv.f32	s0, s15, s14
 800fe42:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800fe46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fe4a:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800fe4e:	d42a      	bmi.n	800fea6 <getMagStats.constprop.35+0x262>
 800fe50:	ee69 7a88 	vmul.f32	s15, s19, s16
 800fe54:	e7de      	b.n	800fe14 <getMagStats.constprop.35+0x1d0>
 800fe56:	3501      	adds	r5, #1
 800fe58:	fb95 f0fe 	sdiv	r0, r5, lr
 800fe5c:	fb0e 5510 	mls	r5, lr, r0, r5
 800fe60:	b228      	sxth	r0, r5
 800fe62:	f8cd e000 	str.w	lr, [sp]
 800fe66:	9002      	str	r0, [sp, #8]
 800fe68:	e714      	b.n	800fc94 <getMagStats.constprop.35+0x50>
 800fe6a:	4420      	add	r0, r4
 800fe6c:	b200      	sxth	r0, r0
 800fe6e:	9002      	str	r0, [sp, #8]
 800fe70:	e710      	b.n	800fc94 <getMagStats.constprop.35+0x50>
 800fe72:	9303      	str	r3, [sp, #12]
 800fe74:	e88d 0005 	stmia.w	sp, {r0, r2}
 800fe78:	f00a fe98 	bl	801abac <sqrtf>
 800fe7c:	f89a e0b0 	ldrb.w	lr, [sl, #176]	; 0xb0
 800fe80:	9b03      	ldr	r3, [sp, #12]
 800fe82:	e89d 0005 	ldmia.w	sp, {r0, r2}
 800fe86:	e770      	b.n	800fd6a <getMagStats.constprop.35+0x126>
 800fe88:	edd3 7a00 	vldr	s15, [r3]
 800fe8c:	4670      	mov	r0, lr
 800fe8e:	e7a7      	b.n	800fde0 <getMagStats.constprop.35+0x19c>
 800fe90:	9303      	str	r3, [sp, #12]
 800fe92:	9202      	str	r2, [sp, #8]
 800fe94:	9001      	str	r0, [sp, #4]
 800fe96:	f00a fe89 	bl	801abac <sqrtf>
 800fe9a:	f89a 30b0 	ldrb.w	r3, [sl, #176]	; 0xb0
 800fe9e:	9300      	str	r3, [sp, #0]
 800fea0:	a801      	add	r0, sp, #4
 800fea2:	c80d      	ldmia	r0, {r0, r2, r3}
 800fea4:	e7a9      	b.n	800fdfa <getMagStats.constprop.35+0x1b6>
 800fea6:	e88d 000d 	stmia.w	sp, {r0, r2, r3}
 800feaa:	f00a fe7f 	bl	801abac <sqrtf>
 800feae:	f89a 30b0 	ldrb.w	r3, [sl, #176]	; 0xb0
 800feb2:	ee07 3a10 	vmov	s14, r3
 800feb6:	e89d 000d 	ldmia.w	sp, {r0, r2, r3}
 800feba:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800febe:	e7c7      	b.n	800fe50 <getMagStats.constprop.35+0x20c>
 800fec0:	423c0000 	.word	0x423c0000
 800fec4:	3f59999a 	.word	0x3f59999a
 800fec8:	20001660 	.word	0x20001660

0800fecc <iNemo_setOrientation.constprop.51>:
 800fecc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fed0:	4a70      	ldr	r2, [pc, #448]	; (8010094 <iNemo_setOrientation.constprop.51+0x1c8>)
 800fed2:	4b71      	ldr	r3, [pc, #452]	; (8010098 <iNemo_setOrientation.constprop.51+0x1cc>)
 800fed4:	f892 e000 	ldrb.w	lr, [r2]
 800fed8:	f892 9004 	ldrb.w	r9, [r2, #4]
 800fedc:	7a17      	ldrb	r7, [r2, #8]
 800fede:	7856      	ldrb	r6, [r2, #1]
 800fee0:	7954      	ldrb	r4, [r2, #5]
 800fee2:	7a51      	ldrb	r1, [r2, #9]
 800fee4:	7895      	ldrb	r5, [r2, #2]
 800fee6:	7990      	ldrb	r0, [r2, #6]
 800fee8:	7a92      	ldrb	r2, [r2, #10]
 800feea:	f1ae 0c42 	sub.w	ip, lr, #66	; 0x42
 800feee:	f10e 0820 	add.w	r8, lr, #32
 800fef2:	f1bc 0f17 	cmp.w	ip, #23
 800fef6:	bf88      	it	hi
 800fef8:	46f0      	movhi	r8, lr
 800fefa:	f1a9 0a42 	sub.w	sl, r9, #66	; 0x42
 800fefe:	f109 0c20 	add.w	ip, r9, #32
 800ff02:	f1ba 0f17 	cmp.w	sl, #23
 800ff06:	bf88      	it	hi
 800ff08:	46cc      	movhi	ip, r9
 800ff0a:	f107 0e20 	add.w	lr, r7, #32
 800ff0e:	f1a7 0a42 	sub.w	sl, r7, #66	; 0x42
 800ff12:	f1ba 0f17 	cmp.w	sl, #23
 800ff16:	bf88      	it	hi
 800ff18:	46be      	movhi	lr, r7
 800ff1a:	f106 0920 	add.w	r9, r6, #32
 800ff1e:	f1a6 0a42 	sub.w	sl, r6, #66	; 0x42
 800ff22:	f1ba 0f17 	cmp.w	sl, #23
 800ff26:	bf98      	it	ls
 800ff28:	464e      	movls	r6, r9
 800ff2a:	f104 0720 	add.w	r7, r4, #32
 800ff2e:	f1a4 0a42 	sub.w	sl, r4, #66	; 0x42
 800ff32:	f1ba 0f17 	cmp.w	sl, #23
 800ff36:	bf98      	it	ls
 800ff38:	463c      	movls	r4, r7
 800ff3a:	f101 0920 	add.w	r9, r1, #32
 800ff3e:	f1a1 0a42 	sub.w	sl, r1, #66	; 0x42
 800ff42:	f1ba 0f17 	cmp.w	sl, #23
 800ff46:	bf98      	it	ls
 800ff48:	4649      	movls	r1, r9
 800ff4a:	f105 0720 	add.w	r7, r5, #32
 800ff4e:	f1a5 0a42 	sub.w	sl, r5, #66	; 0x42
 800ff52:	f1ba 0f17 	cmp.w	sl, #23
 800ff56:	bf98      	it	ls
 800ff58:	463d      	movls	r5, r7
 800ff5a:	f100 0920 	add.w	r9, r0, #32
 800ff5e:	f1a0 0a42 	sub.w	sl, r0, #66	; 0x42
 800ff62:	f102 0720 	add.w	r7, r2, #32
 800ff66:	f1ba 0f17 	cmp.w	sl, #23
 800ff6a:	bf98      	it	ls
 800ff6c:	4648      	movls	r0, r9
 800ff6e:	fa5f f888 	uxtb.w	r8, r8
 800ff72:	f1a2 0942 	sub.w	r9, r2, #66	; 0x42
 800ff76:	f1b9 0f17 	cmp.w	r9, #23
 800ff7a:	bf98      	it	ls
 800ff7c:	463a      	movls	r2, r7
 800ff7e:	f1a8 0864 	sub.w	r8, r8, #100	; 0x64
 800ff82:	2700      	movs	r7, #0
 800ff84:	fa5f fc8c 	uxtb.w	ip, ip
 800ff88:	fa5f fe8e 	uxtb.w	lr, lr
 800ff8c:	b2f6      	uxtb	r6, r6
 800ff8e:	b2e4      	uxtb	r4, r4
 800ff90:	b2c9      	uxtb	r1, r1
 800ff92:	b2ed      	uxtb	r5, r5
 800ff94:	b2c0      	uxtb	r0, r0
 800ff96:	b2d2      	uxtb	r2, r2
 800ff98:	f8c3 73d4 	str.w	r7, [r3, #980]	; 0x3d4
 800ff9c:	f883 73d8 	strb.w	r7, [r3, #984]	; 0x3d8
 800ffa0:	f8c3 73d0 	str.w	r7, [r3, #976]	; 0x3d0
 800ffa4:	f8c3 73dc 	str.w	r7, [r3, #988]	; 0x3dc
 800ffa8:	f8c3 73e8 	str.w	r7, [r3, #1000]	; 0x3e8
 800ffac:	f8c3 73e0 	str.w	r7, [r3, #992]	; 0x3e0
 800ffb0:	f883 73e4 	strb.w	r7, [r3, #996]	; 0x3e4
 800ffb4:	f8c3 73ec 	str.w	r7, [r3, #1004]	; 0x3ec
 800ffb8:	f883 73f0 	strb.w	r7, [r3, #1008]	; 0x3f0
 800ffbc:	f1b8 0f13 	cmp.w	r8, #19
 800ffc0:	d80e      	bhi.n	800ffe0 <iNemo_setOrientation.constprop.51+0x114>
 800ffc2:	e8df f008 	tbb	[pc, r8]
 800ffc6:	ad0a      	.short	0xad0a
 800ffc8:	0d0d0d0d 	.word	0x0d0d0d0d
 800ffcc:	0d0d0d0d 	.word	0x0d0d0d0d
 800ffd0:	0d0d0db1 	.word	0x0d0d0db1
 800ffd4:	b90db50d 	.word	0xb90db50d
 800ffd8:	bd0d      	.short	0xbd0d
 800ffda:	27ff      	movs	r7, #255	; 0xff
 800ffdc:	f883 73d6 	strb.w	r7, [r3, #982]	; 0x3d6
 800ffe0:	3e64      	subs	r6, #100	; 0x64
 800ffe2:	2e13      	cmp	r6, #19
 800ffe4:	d80e      	bhi.n	8010004 <iNemo_setOrientation.constprop.51+0x138>
 800ffe6:	e8df f006 	tbb	[pc, r6]
 800ffea:	af0a      	.short	0xaf0a
 800ffec:	0d0d0d0d 	.word	0x0d0d0d0d
 800fff0:	0d0d0d0d 	.word	0x0d0d0d0d
 800fff4:	0d0d0db3 	.word	0x0d0d0db3
 800fff8:	bb0db70d 	.word	0xbb0db70d
 800fffc:	bf0d      	.short	0xbf0d
 800fffe:	26ff      	movs	r6, #255	; 0xff
 8010000:	f883 63d7 	strb.w	r6, [r3, #983]	; 0x3d7
 8010004:	3d64      	subs	r5, #100	; 0x64
 8010006:	2d13      	cmp	r5, #19
 8010008:	d80e      	bhi.n	8010028 <iNemo_setOrientation.constprop.51+0x15c>
 801000a:	e8df f005 	tbb	[pc, r5]
 801000e:	b10a      	.short	0xb10a
 8010010:	0d0d0d0d 	.word	0x0d0d0d0d
 8010014:	0d0d0d0d 	.word	0x0d0d0d0d
 8010018:	0d0d0db5 	.word	0x0d0d0db5
 801001c:	bd0db90d 	.word	0xbd0db90d
 8010020:	c10d      	.short	0xc10d
 8010022:	25ff      	movs	r5, #255	; 0xff
 8010024:	f883 53d8 	strb.w	r5, [r3, #984]	; 0x3d8
 8010028:	f1ac 0c64 	sub.w	ip, ip, #100	; 0x64
 801002c:	f1bc 0f13 	cmp.w	ip, #19
 8010030:	d80e      	bhi.n	8010050 <iNemo_setOrientation.constprop.51+0x184>
 8010032:	e8df f00c 	tbb	[pc, ip]
 8010036:	b10a      	.short	0xb10a
 8010038:	0d0d0d0d 	.word	0x0d0d0d0d
 801003c:	0d0d0d0d 	.word	0x0d0d0d0d
 8010040:	0d0d0db5 	.word	0x0d0d0db5
 8010044:	bd0db90d 	.word	0xbd0db90d
 8010048:	c10d      	.short	0xc10d
 801004a:	25ff      	movs	r5, #255	; 0xff
 801004c:	f883 53ee 	strb.w	r5, [r3, #1006]	; 0x3ee
 8010050:	3c64      	subs	r4, #100	; 0x64
 8010052:	2c13      	cmp	r4, #19
 8010054:	d80e      	bhi.n	8010074 <iNemo_setOrientation.constprop.51+0x1a8>
 8010056:	e8df f004 	tbb	[pc, r4]
 801005a:	b30a      	.short	0xb30a
 801005c:	0d0d0d0d 	.word	0x0d0d0d0d
 8010060:	0d0d0d0d 	.word	0x0d0d0d0d
 8010064:	0d0d0db7 	.word	0x0d0d0db7
 8010068:	bf0dbb0d 	.word	0xbf0dbb0d
 801006c:	c30d      	.short	0xc30d
 801006e:	24ff      	movs	r4, #255	; 0xff
 8010070:	f883 43ef 	strb.w	r4, [r3, #1007]	; 0x3ef
 8010074:	3864      	subs	r0, #100	; 0x64
 8010076:	2813      	cmp	r0, #19
 8010078:	d813      	bhi.n	80100a2 <iNemo_setOrientation.constprop.51+0x1d6>
 801007a:	e8df f000 	tbb	[pc, r0]
 801007e:	b50f      	.short	0xb50f
 8010080:	12121212 	.word	0x12121212
 8010084:	12121212 	.word	0x12121212
 8010088:	121212b9 	.word	0x121212b9
 801008c:	c112bd12 	.word	0xc112bd12
 8010090:	c512      	.short	0xc512
 8010092:	bf00      	nop
 8010094:	20000000 	.word	0x20000000
 8010098:	20001660 	.word	0x20001660
 801009c:	20ff      	movs	r0, #255	; 0xff
 801009e:	f883 03f0 	strb.w	r0, [r3, #1008]	; 0x3f0
 80100a2:	f1ae 0e64 	sub.w	lr, lr, #100	; 0x64
 80100a6:	f1be 0f13 	cmp.w	lr, #19
 80100aa:	d80e      	bhi.n	80100ca <iNemo_setOrientation.constprop.51+0x1fe>
 80100ac:	e8df f00e 	tbb	[pc, lr]
 80100b0:	0d0db00a 	.word	0x0d0db00a
 80100b4:	0d0d0d0d 	.word	0x0d0d0d0d
 80100b8:	0db40d0d 	.word	0x0db40d0d
 80100bc:	b80d0d0d 	.word	0xb80d0d0d
 80100c0:	c00dbc0d 	.word	0xc00dbc0d
 80100c4:	20ff      	movs	r0, #255	; 0xff
 80100c6:	f883 03e2 	strb.w	r0, [r3, #994]	; 0x3e2
 80100ca:	3964      	subs	r1, #100	; 0x64
 80100cc:	2913      	cmp	r1, #19
 80100ce:	d80e      	bhi.n	80100ee <iNemo_setOrientation.constprop.51+0x222>
 80100d0:	e8df f001 	tbb	[pc, r1]
 80100d4:	0d0db20a 	.word	0x0d0db20a
 80100d8:	0d0d0d0d 	.word	0x0d0d0d0d
 80100dc:	0db60d0d 	.word	0x0db60d0d
 80100e0:	ba0d0d0d 	.word	0xba0d0d0d
 80100e4:	c20dbe0d 	.word	0xc20dbe0d
 80100e8:	21ff      	movs	r1, #255	; 0xff
 80100ea:	f883 13e3 	strb.w	r1, [r3, #995]	; 0x3e3
 80100ee:	3a64      	subs	r2, #100	; 0x64
 80100f0:	2a13      	cmp	r2, #19
 80100f2:	d80e      	bhi.n	8010112 <iNemo_setOrientation.constprop.51+0x246>
 80100f4:	e8df f002 	tbb	[pc, r2]
 80100f8:	0d0db40a 	.word	0x0d0db40a
 80100fc:	0d0d0d0d 	.word	0x0d0d0d0d
 8010100:	0db90d0d 	.word	0x0db90d0d
 8010104:	be0d0d0d 	.word	0xbe0d0d0d
 8010108:	0f0dc30d 	.word	0x0f0dc30d
 801010c:	22ff      	movs	r2, #255	; 0xff
 801010e:	f883 23e4 	strb.w	r2, [r3, #996]	; 0x3e4
 8010112:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010116:	22ff      	movs	r2, #255	; 0xff
 8010118:	f883 23de 	strb.w	r2, [r3, #990]	; 0x3de
 801011c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010120:	2701      	movs	r7, #1
 8010122:	f883 73d0 	strb.w	r7, [r3, #976]	; 0x3d0
 8010126:	e75b      	b.n	800ffe0 <iNemo_setOrientation.constprop.51+0x114>
 8010128:	2701      	movs	r7, #1
 801012a:	f883 73d3 	strb.w	r7, [r3, #979]	; 0x3d3
 801012e:	e757      	b.n	800ffe0 <iNemo_setOrientation.constprop.51+0x114>
 8010130:	27ff      	movs	r7, #255	; 0xff
 8010132:	f883 73d3 	strb.w	r7, [r3, #979]	; 0x3d3
 8010136:	e753      	b.n	800ffe0 <iNemo_setOrientation.constprop.51+0x114>
 8010138:	2701      	movs	r7, #1
 801013a:	f883 73d6 	strb.w	r7, [r3, #982]	; 0x3d6
 801013e:	e74f      	b.n	800ffe0 <iNemo_setOrientation.constprop.51+0x114>
 8010140:	27ff      	movs	r7, #255	; 0xff
 8010142:	f883 73d0 	strb.w	r7, [r3, #976]	; 0x3d0
 8010146:	e74b      	b.n	800ffe0 <iNemo_setOrientation.constprop.51+0x114>
 8010148:	2601      	movs	r6, #1
 801014a:	f883 63d1 	strb.w	r6, [r3, #977]	; 0x3d1
 801014e:	e759      	b.n	8010004 <iNemo_setOrientation.constprop.51+0x138>
 8010150:	2601      	movs	r6, #1
 8010152:	f883 63d4 	strb.w	r6, [r3, #980]	; 0x3d4
 8010156:	e755      	b.n	8010004 <iNemo_setOrientation.constprop.51+0x138>
 8010158:	26ff      	movs	r6, #255	; 0xff
 801015a:	f883 63d4 	strb.w	r6, [r3, #980]	; 0x3d4
 801015e:	e751      	b.n	8010004 <iNemo_setOrientation.constprop.51+0x138>
 8010160:	2601      	movs	r6, #1
 8010162:	f883 63d7 	strb.w	r6, [r3, #983]	; 0x3d7
 8010166:	e74d      	b.n	8010004 <iNemo_setOrientation.constprop.51+0x138>
 8010168:	26ff      	movs	r6, #255	; 0xff
 801016a:	f883 63d1 	strb.w	r6, [r3, #977]	; 0x3d1
 801016e:	e749      	b.n	8010004 <iNemo_setOrientation.constprop.51+0x138>
 8010170:	2501      	movs	r5, #1
 8010172:	f883 53d2 	strb.w	r5, [r3, #978]	; 0x3d2
 8010176:	e757      	b.n	8010028 <iNemo_setOrientation.constprop.51+0x15c>
 8010178:	2501      	movs	r5, #1
 801017a:	f883 53d5 	strb.w	r5, [r3, #981]	; 0x3d5
 801017e:	e753      	b.n	8010028 <iNemo_setOrientation.constprop.51+0x15c>
 8010180:	25ff      	movs	r5, #255	; 0xff
 8010182:	f883 53d5 	strb.w	r5, [r3, #981]	; 0x3d5
 8010186:	e74f      	b.n	8010028 <iNemo_setOrientation.constprop.51+0x15c>
 8010188:	2501      	movs	r5, #1
 801018a:	f883 53d8 	strb.w	r5, [r3, #984]	; 0x3d8
 801018e:	e74b      	b.n	8010028 <iNemo_setOrientation.constprop.51+0x15c>
 8010190:	25ff      	movs	r5, #255	; 0xff
 8010192:	f883 53d2 	strb.w	r5, [r3, #978]	; 0x3d2
 8010196:	e747      	b.n	8010028 <iNemo_setOrientation.constprop.51+0x15c>
 8010198:	2501      	movs	r5, #1
 801019a:	f883 53e8 	strb.w	r5, [r3, #1000]	; 0x3e8
 801019e:	e757      	b.n	8010050 <iNemo_setOrientation.constprop.51+0x184>
 80101a0:	2501      	movs	r5, #1
 80101a2:	f883 53eb 	strb.w	r5, [r3, #1003]	; 0x3eb
 80101a6:	e753      	b.n	8010050 <iNemo_setOrientation.constprop.51+0x184>
 80101a8:	25ff      	movs	r5, #255	; 0xff
 80101aa:	f883 53eb 	strb.w	r5, [r3, #1003]	; 0x3eb
 80101ae:	e74f      	b.n	8010050 <iNemo_setOrientation.constprop.51+0x184>
 80101b0:	2501      	movs	r5, #1
 80101b2:	f883 53ee 	strb.w	r5, [r3, #1006]	; 0x3ee
 80101b6:	e74b      	b.n	8010050 <iNemo_setOrientation.constprop.51+0x184>
 80101b8:	25ff      	movs	r5, #255	; 0xff
 80101ba:	f883 53e8 	strb.w	r5, [r3, #1000]	; 0x3e8
 80101be:	e747      	b.n	8010050 <iNemo_setOrientation.constprop.51+0x184>
 80101c0:	2401      	movs	r4, #1
 80101c2:	f883 43e9 	strb.w	r4, [r3, #1001]	; 0x3e9
 80101c6:	e755      	b.n	8010074 <iNemo_setOrientation.constprop.51+0x1a8>
 80101c8:	2401      	movs	r4, #1
 80101ca:	f883 43ec 	strb.w	r4, [r3, #1004]	; 0x3ec
 80101ce:	e751      	b.n	8010074 <iNemo_setOrientation.constprop.51+0x1a8>
 80101d0:	24ff      	movs	r4, #255	; 0xff
 80101d2:	f883 43ec 	strb.w	r4, [r3, #1004]	; 0x3ec
 80101d6:	e74d      	b.n	8010074 <iNemo_setOrientation.constprop.51+0x1a8>
 80101d8:	2401      	movs	r4, #1
 80101da:	f883 43ef 	strb.w	r4, [r3, #1007]	; 0x3ef
 80101de:	e749      	b.n	8010074 <iNemo_setOrientation.constprop.51+0x1a8>
 80101e0:	24ff      	movs	r4, #255	; 0xff
 80101e2:	f883 43e9 	strb.w	r4, [r3, #1001]	; 0x3e9
 80101e6:	e745      	b.n	8010074 <iNemo_setOrientation.constprop.51+0x1a8>
 80101e8:	2001      	movs	r0, #1
 80101ea:	f883 03ea 	strb.w	r0, [r3, #1002]	; 0x3ea
 80101ee:	e758      	b.n	80100a2 <iNemo_setOrientation.constprop.51+0x1d6>
 80101f0:	2001      	movs	r0, #1
 80101f2:	f883 03ed 	strb.w	r0, [r3, #1005]	; 0x3ed
 80101f6:	e754      	b.n	80100a2 <iNemo_setOrientation.constprop.51+0x1d6>
 80101f8:	20ff      	movs	r0, #255	; 0xff
 80101fa:	f883 03ed 	strb.w	r0, [r3, #1005]	; 0x3ed
 80101fe:	e750      	b.n	80100a2 <iNemo_setOrientation.constprop.51+0x1d6>
 8010200:	2001      	movs	r0, #1
 8010202:	f883 03f0 	strb.w	r0, [r3, #1008]	; 0x3f0
 8010206:	e74c      	b.n	80100a2 <iNemo_setOrientation.constprop.51+0x1d6>
 8010208:	20ff      	movs	r0, #255	; 0xff
 801020a:	f883 03ea 	strb.w	r0, [r3, #1002]	; 0x3ea
 801020e:	e748      	b.n	80100a2 <iNemo_setOrientation.constprop.51+0x1d6>
 8010210:	2001      	movs	r0, #1
 8010212:	f883 03dc 	strb.w	r0, [r3, #988]	; 0x3dc
 8010216:	e758      	b.n	80100ca <iNemo_setOrientation.constprop.51+0x1fe>
 8010218:	2001      	movs	r0, #1
 801021a:	f883 03df 	strb.w	r0, [r3, #991]	; 0x3df
 801021e:	e754      	b.n	80100ca <iNemo_setOrientation.constprop.51+0x1fe>
 8010220:	20ff      	movs	r0, #255	; 0xff
 8010222:	f883 03df 	strb.w	r0, [r3, #991]	; 0x3df
 8010226:	e750      	b.n	80100ca <iNemo_setOrientation.constprop.51+0x1fe>
 8010228:	2001      	movs	r0, #1
 801022a:	f883 03e2 	strb.w	r0, [r3, #994]	; 0x3e2
 801022e:	e74c      	b.n	80100ca <iNemo_setOrientation.constprop.51+0x1fe>
 8010230:	20ff      	movs	r0, #255	; 0xff
 8010232:	f883 03dc 	strb.w	r0, [r3, #988]	; 0x3dc
 8010236:	e748      	b.n	80100ca <iNemo_setOrientation.constprop.51+0x1fe>
 8010238:	2101      	movs	r1, #1
 801023a:	f883 13dd 	strb.w	r1, [r3, #989]	; 0x3dd
 801023e:	e756      	b.n	80100ee <iNemo_setOrientation.constprop.51+0x222>
 8010240:	2101      	movs	r1, #1
 8010242:	f883 13e0 	strb.w	r1, [r3, #992]	; 0x3e0
 8010246:	e752      	b.n	80100ee <iNemo_setOrientation.constprop.51+0x222>
 8010248:	21ff      	movs	r1, #255	; 0xff
 801024a:	f883 13e0 	strb.w	r1, [r3, #992]	; 0x3e0
 801024e:	e74e      	b.n	80100ee <iNemo_setOrientation.constprop.51+0x222>
 8010250:	2101      	movs	r1, #1
 8010252:	f883 13e3 	strb.w	r1, [r3, #995]	; 0x3e3
 8010256:	e74a      	b.n	80100ee <iNemo_setOrientation.constprop.51+0x222>
 8010258:	21ff      	movs	r1, #255	; 0xff
 801025a:	f883 13dd 	strb.w	r1, [r3, #989]	; 0x3dd
 801025e:	e746      	b.n	80100ee <iNemo_setOrientation.constprop.51+0x222>
 8010260:	2201      	movs	r2, #1
 8010262:	f883 23de 	strb.w	r2, [r3, #990]	; 0x3de
 8010266:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801026a:	2201      	movs	r2, #1
 801026c:	f883 23e1 	strb.w	r2, [r3, #993]	; 0x3e1
 8010270:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010274:	22ff      	movs	r2, #255	; 0xff
 8010276:	f883 23e1 	strb.w	r2, [r3, #993]	; 0x3e1
 801027a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801027e:	2201      	movs	r2, #1
 8010280:	f883 23e4 	strb.w	r2, [r3, #996]	; 0x3e4
 8010284:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010288 <iNemo_setOrientation_6X.constprop.52>:
 8010288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801028c:	4a70      	ldr	r2, [pc, #448]	; (8010450 <iNemo_setOrientation_6X.constprop.52+0x1c8>)
 801028e:	4b71      	ldr	r3, [pc, #452]	; (8010454 <iNemo_setOrientation_6X.constprop.52+0x1cc>)
 8010290:	f892 e000 	ldrb.w	lr, [r2]
 8010294:	f892 9004 	ldrb.w	r9, [r2, #4]
 8010298:	7a17      	ldrb	r7, [r2, #8]
 801029a:	7856      	ldrb	r6, [r2, #1]
 801029c:	7954      	ldrb	r4, [r2, #5]
 801029e:	7a51      	ldrb	r1, [r2, #9]
 80102a0:	7895      	ldrb	r5, [r2, #2]
 80102a2:	7990      	ldrb	r0, [r2, #6]
 80102a4:	7a92      	ldrb	r2, [r2, #10]
 80102a6:	f1ae 0c42 	sub.w	ip, lr, #66	; 0x42
 80102aa:	f10e 0820 	add.w	r8, lr, #32
 80102ae:	f1bc 0f17 	cmp.w	ip, #23
 80102b2:	bf88      	it	hi
 80102b4:	46f0      	movhi	r8, lr
 80102b6:	f1a9 0a42 	sub.w	sl, r9, #66	; 0x42
 80102ba:	f109 0c20 	add.w	ip, r9, #32
 80102be:	f1ba 0f17 	cmp.w	sl, #23
 80102c2:	bf88      	it	hi
 80102c4:	46cc      	movhi	ip, r9
 80102c6:	f107 0e20 	add.w	lr, r7, #32
 80102ca:	f1a7 0a42 	sub.w	sl, r7, #66	; 0x42
 80102ce:	f1ba 0f17 	cmp.w	sl, #23
 80102d2:	bf88      	it	hi
 80102d4:	46be      	movhi	lr, r7
 80102d6:	f106 0920 	add.w	r9, r6, #32
 80102da:	f1a6 0a42 	sub.w	sl, r6, #66	; 0x42
 80102de:	f1ba 0f17 	cmp.w	sl, #23
 80102e2:	bf98      	it	ls
 80102e4:	464e      	movls	r6, r9
 80102e6:	f104 0720 	add.w	r7, r4, #32
 80102ea:	f1a4 0a42 	sub.w	sl, r4, #66	; 0x42
 80102ee:	f1ba 0f17 	cmp.w	sl, #23
 80102f2:	bf98      	it	ls
 80102f4:	463c      	movls	r4, r7
 80102f6:	f101 0920 	add.w	r9, r1, #32
 80102fa:	f1a1 0a42 	sub.w	sl, r1, #66	; 0x42
 80102fe:	f1ba 0f17 	cmp.w	sl, #23
 8010302:	bf98      	it	ls
 8010304:	4649      	movls	r1, r9
 8010306:	f105 0720 	add.w	r7, r5, #32
 801030a:	f1a5 0a42 	sub.w	sl, r5, #66	; 0x42
 801030e:	f1ba 0f17 	cmp.w	sl, #23
 8010312:	bf98      	it	ls
 8010314:	463d      	movls	r5, r7
 8010316:	f100 0920 	add.w	r9, r0, #32
 801031a:	f1a0 0a42 	sub.w	sl, r0, #66	; 0x42
 801031e:	f102 0720 	add.w	r7, r2, #32
 8010322:	f1ba 0f17 	cmp.w	sl, #23
 8010326:	bf98      	it	ls
 8010328:	4648      	movls	r0, r9
 801032a:	fa5f f888 	uxtb.w	r8, r8
 801032e:	f1a2 0942 	sub.w	r9, r2, #66	; 0x42
 8010332:	f1b9 0f17 	cmp.w	r9, #23
 8010336:	bf98      	it	ls
 8010338:	463a      	movls	r2, r7
 801033a:	f1a8 0864 	sub.w	r8, r8, #100	; 0x64
 801033e:	2700      	movs	r7, #0
 8010340:	fa5f fc8c 	uxtb.w	ip, ip
 8010344:	fa5f fe8e 	uxtb.w	lr, lr
 8010348:	b2f6      	uxtb	r6, r6
 801034a:	b2e4      	uxtb	r4, r4
 801034c:	b2c9      	uxtb	r1, r1
 801034e:	b2ed      	uxtb	r5, r5
 8010350:	b2c0      	uxtb	r0, r0
 8010352:	b2d2      	uxtb	r2, r2
 8010354:	f8c3 73f8 	str.w	r7, [r3, #1016]	; 0x3f8
 8010358:	f883 73fc 	strb.w	r7, [r3, #1020]	; 0x3fc
 801035c:	f8c3 73f4 	str.w	r7, [r3, #1012]	; 0x3f4
 8010360:	f8c3 7400 	str.w	r7, [r3, #1024]	; 0x400
 8010364:	f8c3 740c 	str.w	r7, [r3, #1036]	; 0x40c
 8010368:	f8c3 7404 	str.w	r7, [r3, #1028]	; 0x404
 801036c:	f883 7408 	strb.w	r7, [r3, #1032]	; 0x408
 8010370:	f8c3 7410 	str.w	r7, [r3, #1040]	; 0x410
 8010374:	f883 7414 	strb.w	r7, [r3, #1044]	; 0x414
 8010378:	f1b8 0f13 	cmp.w	r8, #19
 801037c:	d80e      	bhi.n	801039c <iNemo_setOrientation_6X.constprop.52+0x114>
 801037e:	e8df f008 	tbb	[pc, r8]
 8010382:	ad0a      	.short	0xad0a
 8010384:	0d0d0d0d 	.word	0x0d0d0d0d
 8010388:	0d0d0d0d 	.word	0x0d0d0d0d
 801038c:	0d0d0db1 	.word	0x0d0d0db1
 8010390:	b90db50d 	.word	0xb90db50d
 8010394:	bd0d      	.short	0xbd0d
 8010396:	27ff      	movs	r7, #255	; 0xff
 8010398:	f883 73fa 	strb.w	r7, [r3, #1018]	; 0x3fa
 801039c:	3e64      	subs	r6, #100	; 0x64
 801039e:	2e13      	cmp	r6, #19
 80103a0:	d80e      	bhi.n	80103c0 <iNemo_setOrientation_6X.constprop.52+0x138>
 80103a2:	e8df f006 	tbb	[pc, r6]
 80103a6:	af0a      	.short	0xaf0a
 80103a8:	0d0d0d0d 	.word	0x0d0d0d0d
 80103ac:	0d0d0d0d 	.word	0x0d0d0d0d
 80103b0:	0d0d0db3 	.word	0x0d0d0db3
 80103b4:	bb0db70d 	.word	0xbb0db70d
 80103b8:	bf0d      	.short	0xbf0d
 80103ba:	26ff      	movs	r6, #255	; 0xff
 80103bc:	f883 63fb 	strb.w	r6, [r3, #1019]	; 0x3fb
 80103c0:	3d64      	subs	r5, #100	; 0x64
 80103c2:	2d13      	cmp	r5, #19
 80103c4:	d80e      	bhi.n	80103e4 <iNemo_setOrientation_6X.constprop.52+0x15c>
 80103c6:	e8df f005 	tbb	[pc, r5]
 80103ca:	b10a      	.short	0xb10a
 80103cc:	0d0d0d0d 	.word	0x0d0d0d0d
 80103d0:	0d0d0d0d 	.word	0x0d0d0d0d
 80103d4:	0d0d0db5 	.word	0x0d0d0db5
 80103d8:	bd0db90d 	.word	0xbd0db90d
 80103dc:	c10d      	.short	0xc10d
 80103de:	25ff      	movs	r5, #255	; 0xff
 80103e0:	f883 53fc 	strb.w	r5, [r3, #1020]	; 0x3fc
 80103e4:	f1ac 0c64 	sub.w	ip, ip, #100	; 0x64
 80103e8:	f1bc 0f13 	cmp.w	ip, #19
 80103ec:	d80e      	bhi.n	801040c <iNemo_setOrientation_6X.constprop.52+0x184>
 80103ee:	e8df f00c 	tbb	[pc, ip]
 80103f2:	b10a      	.short	0xb10a
 80103f4:	0d0d0d0d 	.word	0x0d0d0d0d
 80103f8:	0d0d0d0d 	.word	0x0d0d0d0d
 80103fc:	0d0d0db5 	.word	0x0d0d0db5
 8010400:	bd0db90d 	.word	0xbd0db90d
 8010404:	c10d      	.short	0xc10d
 8010406:	25ff      	movs	r5, #255	; 0xff
 8010408:	f883 5412 	strb.w	r5, [r3, #1042]	; 0x412
 801040c:	3c64      	subs	r4, #100	; 0x64
 801040e:	2c13      	cmp	r4, #19
 8010410:	d80e      	bhi.n	8010430 <iNemo_setOrientation_6X.constprop.52+0x1a8>
 8010412:	e8df f004 	tbb	[pc, r4]
 8010416:	b30a      	.short	0xb30a
 8010418:	0d0d0d0d 	.word	0x0d0d0d0d
 801041c:	0d0d0d0d 	.word	0x0d0d0d0d
 8010420:	0d0d0db7 	.word	0x0d0d0db7
 8010424:	bf0dbb0d 	.word	0xbf0dbb0d
 8010428:	c30d      	.short	0xc30d
 801042a:	24ff      	movs	r4, #255	; 0xff
 801042c:	f883 4413 	strb.w	r4, [r3, #1043]	; 0x413
 8010430:	3864      	subs	r0, #100	; 0x64
 8010432:	2813      	cmp	r0, #19
 8010434:	d813      	bhi.n	801045e <iNemo_setOrientation_6X.constprop.52+0x1d6>
 8010436:	e8df f000 	tbb	[pc, r0]
 801043a:	b50f      	.short	0xb50f
 801043c:	12121212 	.word	0x12121212
 8010440:	12121212 	.word	0x12121212
 8010444:	121212b9 	.word	0x121212b9
 8010448:	c112bd12 	.word	0xc112bd12
 801044c:	c512      	.short	0xc512
 801044e:	bf00      	nop
 8010450:	20000000 	.word	0x20000000
 8010454:	20001660 	.word	0x20001660
 8010458:	20ff      	movs	r0, #255	; 0xff
 801045a:	f883 0414 	strb.w	r0, [r3, #1044]	; 0x414
 801045e:	f1ae 0e64 	sub.w	lr, lr, #100	; 0x64
 8010462:	f1be 0f13 	cmp.w	lr, #19
 8010466:	d80e      	bhi.n	8010486 <iNemo_setOrientation_6X.constprop.52+0x1fe>
 8010468:	e8df f00e 	tbb	[pc, lr]
 801046c:	0d0db00a 	.word	0x0d0db00a
 8010470:	0d0d0d0d 	.word	0x0d0d0d0d
 8010474:	0db40d0d 	.word	0x0db40d0d
 8010478:	b80d0d0d 	.word	0xb80d0d0d
 801047c:	c00dbc0d 	.word	0xc00dbc0d
 8010480:	20ff      	movs	r0, #255	; 0xff
 8010482:	f883 0406 	strb.w	r0, [r3, #1030]	; 0x406
 8010486:	3964      	subs	r1, #100	; 0x64
 8010488:	2913      	cmp	r1, #19
 801048a:	d80e      	bhi.n	80104aa <iNemo_setOrientation_6X.constprop.52+0x222>
 801048c:	e8df f001 	tbb	[pc, r1]
 8010490:	0d0db20a 	.word	0x0d0db20a
 8010494:	0d0d0d0d 	.word	0x0d0d0d0d
 8010498:	0db60d0d 	.word	0x0db60d0d
 801049c:	ba0d0d0d 	.word	0xba0d0d0d
 80104a0:	c20dbe0d 	.word	0xc20dbe0d
 80104a4:	21ff      	movs	r1, #255	; 0xff
 80104a6:	f883 1407 	strb.w	r1, [r3, #1031]	; 0x407
 80104aa:	3a64      	subs	r2, #100	; 0x64
 80104ac:	2a13      	cmp	r2, #19
 80104ae:	d80e      	bhi.n	80104ce <iNemo_setOrientation_6X.constprop.52+0x246>
 80104b0:	e8df f002 	tbb	[pc, r2]
 80104b4:	0d0db40a 	.word	0x0d0db40a
 80104b8:	0d0d0d0d 	.word	0x0d0d0d0d
 80104bc:	0db90d0d 	.word	0x0db90d0d
 80104c0:	be0d0d0d 	.word	0xbe0d0d0d
 80104c4:	0f0dc30d 	.word	0x0f0dc30d
 80104c8:	22ff      	movs	r2, #255	; 0xff
 80104ca:	f883 2408 	strb.w	r2, [r3, #1032]	; 0x408
 80104ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80104d2:	22ff      	movs	r2, #255	; 0xff
 80104d4:	f883 2402 	strb.w	r2, [r3, #1026]	; 0x402
 80104d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80104dc:	2701      	movs	r7, #1
 80104de:	f883 73f4 	strb.w	r7, [r3, #1012]	; 0x3f4
 80104e2:	e75b      	b.n	801039c <iNemo_setOrientation_6X.constprop.52+0x114>
 80104e4:	2701      	movs	r7, #1
 80104e6:	f883 73f7 	strb.w	r7, [r3, #1015]	; 0x3f7
 80104ea:	e757      	b.n	801039c <iNemo_setOrientation_6X.constprop.52+0x114>
 80104ec:	27ff      	movs	r7, #255	; 0xff
 80104ee:	f883 73f7 	strb.w	r7, [r3, #1015]	; 0x3f7
 80104f2:	e753      	b.n	801039c <iNemo_setOrientation_6X.constprop.52+0x114>
 80104f4:	2701      	movs	r7, #1
 80104f6:	f883 73fa 	strb.w	r7, [r3, #1018]	; 0x3fa
 80104fa:	e74f      	b.n	801039c <iNemo_setOrientation_6X.constprop.52+0x114>
 80104fc:	27ff      	movs	r7, #255	; 0xff
 80104fe:	f883 73f4 	strb.w	r7, [r3, #1012]	; 0x3f4
 8010502:	e74b      	b.n	801039c <iNemo_setOrientation_6X.constprop.52+0x114>
 8010504:	2601      	movs	r6, #1
 8010506:	f883 63f5 	strb.w	r6, [r3, #1013]	; 0x3f5
 801050a:	e759      	b.n	80103c0 <iNemo_setOrientation_6X.constprop.52+0x138>
 801050c:	2601      	movs	r6, #1
 801050e:	f883 63f8 	strb.w	r6, [r3, #1016]	; 0x3f8
 8010512:	e755      	b.n	80103c0 <iNemo_setOrientation_6X.constprop.52+0x138>
 8010514:	26ff      	movs	r6, #255	; 0xff
 8010516:	f883 63f8 	strb.w	r6, [r3, #1016]	; 0x3f8
 801051a:	e751      	b.n	80103c0 <iNemo_setOrientation_6X.constprop.52+0x138>
 801051c:	2601      	movs	r6, #1
 801051e:	f883 63fb 	strb.w	r6, [r3, #1019]	; 0x3fb
 8010522:	e74d      	b.n	80103c0 <iNemo_setOrientation_6X.constprop.52+0x138>
 8010524:	26ff      	movs	r6, #255	; 0xff
 8010526:	f883 63f5 	strb.w	r6, [r3, #1013]	; 0x3f5
 801052a:	e749      	b.n	80103c0 <iNemo_setOrientation_6X.constprop.52+0x138>
 801052c:	2501      	movs	r5, #1
 801052e:	f883 53f6 	strb.w	r5, [r3, #1014]	; 0x3f6
 8010532:	e757      	b.n	80103e4 <iNemo_setOrientation_6X.constprop.52+0x15c>
 8010534:	2501      	movs	r5, #1
 8010536:	f883 53f9 	strb.w	r5, [r3, #1017]	; 0x3f9
 801053a:	e753      	b.n	80103e4 <iNemo_setOrientation_6X.constprop.52+0x15c>
 801053c:	25ff      	movs	r5, #255	; 0xff
 801053e:	f883 53f9 	strb.w	r5, [r3, #1017]	; 0x3f9
 8010542:	e74f      	b.n	80103e4 <iNemo_setOrientation_6X.constprop.52+0x15c>
 8010544:	2501      	movs	r5, #1
 8010546:	f883 53fc 	strb.w	r5, [r3, #1020]	; 0x3fc
 801054a:	e74b      	b.n	80103e4 <iNemo_setOrientation_6X.constprop.52+0x15c>
 801054c:	25ff      	movs	r5, #255	; 0xff
 801054e:	f883 53f6 	strb.w	r5, [r3, #1014]	; 0x3f6
 8010552:	e747      	b.n	80103e4 <iNemo_setOrientation_6X.constprop.52+0x15c>
 8010554:	2501      	movs	r5, #1
 8010556:	f883 540c 	strb.w	r5, [r3, #1036]	; 0x40c
 801055a:	e757      	b.n	801040c <iNemo_setOrientation_6X.constprop.52+0x184>
 801055c:	2501      	movs	r5, #1
 801055e:	f883 540f 	strb.w	r5, [r3, #1039]	; 0x40f
 8010562:	e753      	b.n	801040c <iNemo_setOrientation_6X.constprop.52+0x184>
 8010564:	25ff      	movs	r5, #255	; 0xff
 8010566:	f883 540f 	strb.w	r5, [r3, #1039]	; 0x40f
 801056a:	e74f      	b.n	801040c <iNemo_setOrientation_6X.constprop.52+0x184>
 801056c:	2501      	movs	r5, #1
 801056e:	f883 5412 	strb.w	r5, [r3, #1042]	; 0x412
 8010572:	e74b      	b.n	801040c <iNemo_setOrientation_6X.constprop.52+0x184>
 8010574:	25ff      	movs	r5, #255	; 0xff
 8010576:	f883 540c 	strb.w	r5, [r3, #1036]	; 0x40c
 801057a:	e747      	b.n	801040c <iNemo_setOrientation_6X.constprop.52+0x184>
 801057c:	2401      	movs	r4, #1
 801057e:	f883 440d 	strb.w	r4, [r3, #1037]	; 0x40d
 8010582:	e755      	b.n	8010430 <iNemo_setOrientation_6X.constprop.52+0x1a8>
 8010584:	2401      	movs	r4, #1
 8010586:	f883 4410 	strb.w	r4, [r3, #1040]	; 0x410
 801058a:	e751      	b.n	8010430 <iNemo_setOrientation_6X.constprop.52+0x1a8>
 801058c:	24ff      	movs	r4, #255	; 0xff
 801058e:	f883 4410 	strb.w	r4, [r3, #1040]	; 0x410
 8010592:	e74d      	b.n	8010430 <iNemo_setOrientation_6X.constprop.52+0x1a8>
 8010594:	2401      	movs	r4, #1
 8010596:	f883 4413 	strb.w	r4, [r3, #1043]	; 0x413
 801059a:	e749      	b.n	8010430 <iNemo_setOrientation_6X.constprop.52+0x1a8>
 801059c:	24ff      	movs	r4, #255	; 0xff
 801059e:	f883 440d 	strb.w	r4, [r3, #1037]	; 0x40d
 80105a2:	e745      	b.n	8010430 <iNemo_setOrientation_6X.constprop.52+0x1a8>
 80105a4:	2001      	movs	r0, #1
 80105a6:	f883 040e 	strb.w	r0, [r3, #1038]	; 0x40e
 80105aa:	e758      	b.n	801045e <iNemo_setOrientation_6X.constprop.52+0x1d6>
 80105ac:	2001      	movs	r0, #1
 80105ae:	f883 0411 	strb.w	r0, [r3, #1041]	; 0x411
 80105b2:	e754      	b.n	801045e <iNemo_setOrientation_6X.constprop.52+0x1d6>
 80105b4:	20ff      	movs	r0, #255	; 0xff
 80105b6:	f883 0411 	strb.w	r0, [r3, #1041]	; 0x411
 80105ba:	e750      	b.n	801045e <iNemo_setOrientation_6X.constprop.52+0x1d6>
 80105bc:	2001      	movs	r0, #1
 80105be:	f883 0414 	strb.w	r0, [r3, #1044]	; 0x414
 80105c2:	e74c      	b.n	801045e <iNemo_setOrientation_6X.constprop.52+0x1d6>
 80105c4:	20ff      	movs	r0, #255	; 0xff
 80105c6:	f883 040e 	strb.w	r0, [r3, #1038]	; 0x40e
 80105ca:	e748      	b.n	801045e <iNemo_setOrientation_6X.constprop.52+0x1d6>
 80105cc:	2001      	movs	r0, #1
 80105ce:	f883 0400 	strb.w	r0, [r3, #1024]	; 0x400
 80105d2:	e758      	b.n	8010486 <iNemo_setOrientation_6X.constprop.52+0x1fe>
 80105d4:	2001      	movs	r0, #1
 80105d6:	f883 0403 	strb.w	r0, [r3, #1027]	; 0x403
 80105da:	e754      	b.n	8010486 <iNemo_setOrientation_6X.constprop.52+0x1fe>
 80105dc:	20ff      	movs	r0, #255	; 0xff
 80105de:	f883 0403 	strb.w	r0, [r3, #1027]	; 0x403
 80105e2:	e750      	b.n	8010486 <iNemo_setOrientation_6X.constprop.52+0x1fe>
 80105e4:	2001      	movs	r0, #1
 80105e6:	f883 0406 	strb.w	r0, [r3, #1030]	; 0x406
 80105ea:	e74c      	b.n	8010486 <iNemo_setOrientation_6X.constprop.52+0x1fe>
 80105ec:	20ff      	movs	r0, #255	; 0xff
 80105ee:	f883 0400 	strb.w	r0, [r3, #1024]	; 0x400
 80105f2:	e748      	b.n	8010486 <iNemo_setOrientation_6X.constprop.52+0x1fe>
 80105f4:	2101      	movs	r1, #1
 80105f6:	f883 1401 	strb.w	r1, [r3, #1025]	; 0x401
 80105fa:	e756      	b.n	80104aa <iNemo_setOrientation_6X.constprop.52+0x222>
 80105fc:	2101      	movs	r1, #1
 80105fe:	f883 1404 	strb.w	r1, [r3, #1028]	; 0x404
 8010602:	e752      	b.n	80104aa <iNemo_setOrientation_6X.constprop.52+0x222>
 8010604:	21ff      	movs	r1, #255	; 0xff
 8010606:	f883 1404 	strb.w	r1, [r3, #1028]	; 0x404
 801060a:	e74e      	b.n	80104aa <iNemo_setOrientation_6X.constprop.52+0x222>
 801060c:	2101      	movs	r1, #1
 801060e:	f883 1407 	strb.w	r1, [r3, #1031]	; 0x407
 8010612:	e74a      	b.n	80104aa <iNemo_setOrientation_6X.constprop.52+0x222>
 8010614:	21ff      	movs	r1, #255	; 0xff
 8010616:	f883 1401 	strb.w	r1, [r3, #1025]	; 0x401
 801061a:	e746      	b.n	80104aa <iNemo_setOrientation_6X.constprop.52+0x222>
 801061c:	2201      	movs	r2, #1
 801061e:	f883 2402 	strb.w	r2, [r3, #1026]	; 0x402
 8010622:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010626:	2201      	movs	r2, #1
 8010628:	f883 2405 	strb.w	r2, [r3, #1029]	; 0x405
 801062c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010630:	22ff      	movs	r2, #255	; 0xff
 8010632:	f883 2405 	strb.w	r2, [r3, #1029]	; 0x405
 8010636:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801063a:	2201      	movs	r2, #1
 801063c:	f883 2408 	strb.w	r2, [r3, #1032]	; 0x408
 8010640:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010644 <MEMS_updateMagBufferIndex.constprop.33>:
 8010644:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010648:	4e91      	ldr	r6, [pc, #580]	; (8010890 <MEMS_updateMagBufferIndex.constprop.33+0x24c>)
 801064a:	ed2d 8b02 	vpush	{d8}
 801064e:	f896 30b0 	ldrb.w	r3, [r6, #176]	; 0xb0
 8010652:	f896 80b1 	ldrb.w	r8, [r6, #177]	; 0xb1
 8010656:	f996 20b2 	ldrsb.w	r2, [r6, #178]	; 0xb2
 801065a:	b08f      	sub	sp, #60	; 0x3c
 801065c:	4619      	mov	r1, r3
 801065e:	9301      	str	r3, [sp, #4]
 8010660:	4541      	cmp	r1, r8
 8010662:	f04f 0300 	mov.w	r3, #0
 8010666:	f8c6 30b8 	str.w	r3, [r6, #184]	; 0xb8
 801066a:	f8c6 30bc 	str.w	r3, [r6, #188]	; 0xbc
 801066e:	f8c6 30c0 	str.w	r3, [r6, #192]	; 0xc0
 8010672:	f8c6 30c4 	str.w	r3, [r6, #196]	; 0xc4
 8010676:	f8c6 30cc 	str.w	r3, [r6, #204]	; 0xcc
 801067a:	f8c6 30c8 	str.w	r3, [r6, #200]	; 0xc8
 801067e:	f000 80f2 	beq.w	8010866 <MEMS_updateMagBufferIndex.constprop.33+0x222>
 8010682:	1c53      	adds	r3, r2, #1
 8010684:	9a01      	ldr	r2, [sp, #4]
 8010686:	1a9b      	subs	r3, r3, r2
 8010688:	fb93 f2f8 	sdiv	r2, r3, r8
 801068c:	fb08 3312 	mls	r3, r8, r2, r3
 8010690:	b21a      	sxth	r2, r3
 8010692:	2a00      	cmp	r2, #0
 8010694:	9202      	str	r2, [sp, #8]
 8010696:	f2c0 80ee 	blt.w	8010876 <MEMS_updateMagBufferIndex.constprop.33+0x232>
 801069a:	9b01      	ldr	r3, [sp, #4]
 801069c:	b93b      	cbnz	r3, 80106ae <MEMS_updateMagBufferIndex.constprop.33+0x6a>
 801069e:	23ff      	movs	r3, #255	; 0xff
 80106a0:	f886 30b2 	strb.w	r3, [r6, #178]	; 0xb2
 80106a4:	b00f      	add	sp, #60	; 0x3c
 80106a6:	ecbd 8b02 	vpop	{d8}
 80106aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80106ae:	2500      	movs	r5, #0
 80106b0:	eeb0 8a40 	vmov.f32	s16, s0
 80106b4:	4682      	mov	sl, r0
 80106b6:	9508      	str	r5, [sp, #32]
 80106b8:	46a9      	mov	r9, r5
 80106ba:	950d      	str	r5, [sp, #52]	; 0x34
 80106bc:	9507      	str	r5, [sp, #28]
 80106be:	950a      	str	r5, [sp, #40]	; 0x28
 80106c0:	9503      	str	r5, [sp, #12]
 80106c2:	950b      	str	r5, [sp, #44]	; 0x2c
 80106c4:	9504      	str	r5, [sp, #16]
 80106c6:	950c      	str	r5, [sp, #48]	; 0x30
 80106c8:	9505      	str	r5, [sp, #20]
 80106ca:	9509      	str	r5, [sp, #36]	; 0x24
 80106cc:	9506      	str	r5, [sp, #24]
 80106ce:	2701      	movs	r7, #1
 80106d0:	9b02      	ldr	r3, [sp, #8]
 80106d2:	1959      	adds	r1, r3, r5
 80106d4:	fb91 f3f8 	sdiv	r3, r1, r8
 80106d8:	fb08 1313 	mls	r3, r8, r3, r1
 80106dc:	b2db      	uxtb	r3, r3
 80106de:	f103 0b04 	add.w	fp, r3, #4
 80106e2:	eb06 01cb 	add.w	r1, r6, fp, lsl #3
 80106e6:	f9b1 00b2 	ldrsh.w	r0, [r1, #178]	; 0xb2
 80106ea:	fb90 f1fa 	sdiv	r1, r0, sl
 80106ee:	fb0a 0111 	mls	r1, sl, r1, r0
 80106f2:	2900      	cmp	r1, #0
 80106f4:	bfb8      	it	lt
 80106f6:	4451      	addlt	r1, sl
 80106f8:	b20b      	sxth	r3, r1
 80106fa:	ee00 3a10 	vmov	s0, r3
 80106fe:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 8010702:	ee80 0a08 	vdiv.f32	s0, s0, s16
 8010706:	f009 ff3d 	bl	801a584 <roundf>
 801070a:	eb06 01cb 	add.w	r1, r6, fp, lsl #3
 801070e:	f9b1 00b4 	ldrsh.w	r0, [r1, #180]	; 0xb4
 8010712:	fb90 f1fa 	sdiv	r1, r0, sl
 8010716:	fb0a 0111 	mls	r1, sl, r1, r0
 801071a:	2900      	cmp	r1, #0
 801071c:	bfb8      	it	lt
 801071e:	4451      	addlt	r1, sl
 8010720:	b20b      	sxth	r3, r1
 8010722:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8010726:	ee00 3a10 	vmov	s0, r3
 801072a:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 801072e:	edcd 7a00 	vstr	s15, [sp]
 8010732:	ee80 0a08 	vdiv.f32	s0, s0, s16
 8010736:	f009 ff25 	bl	801a584 <roundf>
 801073a:	eb06 03cb 	add.w	r3, r6, fp, lsl #3
 801073e:	f89d 4000 	ldrb.w	r4, [sp]
 8010742:	f9b3 10b6 	ldrsh.w	r1, [r3, #182]	; 0xb6
 8010746:	fb91 f3fa 	sdiv	r3, r1, sl
 801074a:	fb0a 1313 	mls	r3, sl, r3, r1
 801074e:	2b00      	cmp	r3, #0
 8010750:	bfb8      	it	lt
 8010752:	4453      	addlt	r3, sl
 8010754:	b21b      	sxth	r3, r3
 8010756:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 801075a:	ee00 3a10 	vmov	s0, r3
 801075e:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 8010762:	edcd 7a00 	vstr	s15, [sp]
 8010766:	ee80 0a08 	vdiv.f32	s0, s0, s16
 801076a:	f009 ff0b 	bl	801a584 <roundf>
 801076e:	f89d b000 	ldrb.w	fp, [sp]
 8010772:	2c1f      	cmp	r4, #31
 8010774:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8010778:	edcd 7a00 	vstr	s15, [sp]
 801077c:	f89d 3000 	ldrb.w	r3, [sp]
 8010780:	d966      	bls.n	8010850 <MEMS_updateMagBufferIndex.constprop.33+0x20c>
 8010782:	9906      	ldr	r1, [sp, #24]
 8010784:	3c20      	subs	r4, #32
 8010786:	fa07 f404 	lsl.w	r4, r7, r4
 801078a:	460a      	mov	r2, r1
 801078c:	ea24 0401 	bic.w	r4, r4, r1
 8010790:	4062      	eors	r2, r4
 8010792:	9206      	str	r2, [sp, #24]
 8010794:	2201      	movs	r2, #1
 8010796:	9209      	str	r2, [sp, #36]	; 0x24
 8010798:	f1bb 0f1f 	cmp.w	fp, #31
 801079c:	d939      	bls.n	8010812 <MEMS_updateMagBufferIndex.constprop.33+0x1ce>
 801079e:	9804      	ldr	r0, [sp, #16]
 80107a0:	f1ab 0120 	sub.w	r1, fp, #32
 80107a4:	fa07 f101 	lsl.w	r1, r7, r1
 80107a8:	4602      	mov	r2, r0
 80107aa:	ea21 0100 	bic.w	r1, r1, r0
 80107ae:	404a      	eors	r2, r1
 80107b0:	9204      	str	r2, [sp, #16]
 80107b2:	2b1f      	cmp	r3, #31
 80107b4:	f04f 0201 	mov.w	r2, #1
 80107b8:	920b      	str	r2, [sp, #44]	; 0x2c
 80107ba:	d837      	bhi.n	801082c <MEMS_updateMagBufferIndex.constprop.33+0x1e8>
 80107bc:	fa07 f303 	lsl.w	r3, r7, r3
 80107c0:	ea23 0309 	bic.w	r3, r3, r9
 80107c4:	3501      	adds	r5, #1
 80107c6:	ea89 0903 	eor.w	r9, r9, r3
 80107ca:	9b01      	ldr	r3, [sp, #4]
 80107cc:	b2e9      	uxtb	r1, r5
 80107ce:	428b      	cmp	r3, r1
 80107d0:	f04f 0301 	mov.w	r3, #1
 80107d4:	9308      	str	r3, [sp, #32]
 80107d6:	f63f af7b 	bhi.w	80106d0 <MEMS_updateMagBufferIndex.constprop.33+0x8c>
 80107da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80107dc:	2b00      	cmp	r3, #0
 80107de:	d14e      	bne.n	801087e <MEMS_updateMagBufferIndex.constprop.33+0x23a>
 80107e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80107e2:	2b00      	cmp	r3, #0
 80107e4:	d14f      	bne.n	8010886 <MEMS_updateMagBufferIndex.constprop.33+0x242>
 80107e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80107e8:	b113      	cbz	r3, 80107f0 <MEMS_updateMagBufferIndex.constprop.33+0x1ac>
 80107ea:	9b04      	ldr	r3, [sp, #16]
 80107ec:	f8c6 30c0 	str.w	r3, [r6, #192]	; 0xc0
 80107f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80107f2:	b113      	cbz	r3, 80107fa <MEMS_updateMagBufferIndex.constprop.33+0x1b6>
 80107f4:	9b03      	ldr	r3, [sp, #12]
 80107f6:	f8c6 30c4 	str.w	r3, [r6, #196]	; 0xc4
 80107fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80107fc:	b113      	cbz	r3, 8010804 <MEMS_updateMagBufferIndex.constprop.33+0x1c0>
 80107fe:	9b07      	ldr	r3, [sp, #28]
 8010800:	f8c6 30cc 	str.w	r3, [r6, #204]	; 0xcc
 8010804:	9b08      	ldr	r3, [sp, #32]
 8010806:	2b00      	cmp	r3, #0
 8010808:	f43f af4c 	beq.w	80106a4 <MEMS_updateMagBufferIndex.constprop.33+0x60>
 801080c:	f8c6 90c8 	str.w	r9, [r6, #200]	; 0xc8
 8010810:	e748      	b.n	80106a4 <MEMS_updateMagBufferIndex.constprop.33+0x60>
 8010812:	9803      	ldr	r0, [sp, #12]
 8010814:	fa07 f10b 	lsl.w	r1, r7, fp
 8010818:	4602      	mov	r2, r0
 801081a:	ea21 0100 	bic.w	r1, r1, r0
 801081e:	404a      	eors	r2, r1
 8010820:	9203      	str	r2, [sp, #12]
 8010822:	2b1f      	cmp	r3, #31
 8010824:	f04f 0201 	mov.w	r2, #1
 8010828:	920a      	str	r2, [sp, #40]	; 0x28
 801082a:	d9c7      	bls.n	80107bc <MEMS_updateMagBufferIndex.constprop.33+0x178>
 801082c:	9807      	ldr	r0, [sp, #28]
 801082e:	3b20      	subs	r3, #32
 8010830:	fa07 f303 	lsl.w	r3, r7, r3
 8010834:	ea23 0300 	bic.w	r3, r3, r0
 8010838:	4043      	eors	r3, r0
 801083a:	3501      	adds	r5, #1
 801083c:	9307      	str	r3, [sp, #28]
 801083e:	9b01      	ldr	r3, [sp, #4]
 8010840:	b2e9      	uxtb	r1, r5
 8010842:	428b      	cmp	r3, r1
 8010844:	f04f 0301 	mov.w	r3, #1
 8010848:	930d      	str	r3, [sp, #52]	; 0x34
 801084a:	f63f af41 	bhi.w	80106d0 <MEMS_updateMagBufferIndex.constprop.33+0x8c>
 801084e:	e7c4      	b.n	80107da <MEMS_updateMagBufferIndex.constprop.33+0x196>
 8010850:	9905      	ldr	r1, [sp, #20]
 8010852:	fa07 f404 	lsl.w	r4, r7, r4
 8010856:	460a      	mov	r2, r1
 8010858:	ea24 0401 	bic.w	r4, r4, r1
 801085c:	4062      	eors	r2, r4
 801085e:	9205      	str	r2, [sp, #20]
 8010860:	2201      	movs	r2, #1
 8010862:	920c      	str	r2, [sp, #48]	; 0x30
 8010864:	e798      	b.n	8010798 <MEMS_updateMagBufferIndex.constprop.33+0x154>
 8010866:	3201      	adds	r2, #1
 8010868:	fb92 f3f1 	sdiv	r3, r2, r1
 801086c:	fb01 2213 	mls	r2, r1, r3, r2
 8010870:	b213      	sxth	r3, r2
 8010872:	9302      	str	r3, [sp, #8]
 8010874:	e711      	b.n	801069a <MEMS_updateMagBufferIndex.constprop.33+0x56>
 8010876:	4443      	add	r3, r8
 8010878:	b21b      	sxth	r3, r3
 801087a:	9302      	str	r3, [sp, #8]
 801087c:	e70d      	b.n	801069a <MEMS_updateMagBufferIndex.constprop.33+0x56>
 801087e:	9b06      	ldr	r3, [sp, #24]
 8010880:	f8c6 30b8 	str.w	r3, [r6, #184]	; 0xb8
 8010884:	e7ac      	b.n	80107e0 <MEMS_updateMagBufferIndex.constprop.33+0x19c>
 8010886:	9b05      	ldr	r3, [sp, #20]
 8010888:	f8c6 30bc 	str.w	r3, [r6, #188]	; 0xbc
 801088c:	e7ab      	b.n	80107e6 <MEMS_updateMagBufferIndex.constprop.33+0x1a2>
 801088e:	bf00      	nop
 8010890:	20001660 	.word	0x20001660
 8010894:	00000000 	.word	0x00000000

08010898 <iNemo_quat2heading>:
 8010898:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 801089c:	ed2d 8b08 	vpush	{d8-d11}
 80108a0:	460e      	mov	r6, r1
 80108a2:	b082      	sub	sp, #8
 80108a4:	2b00      	cmp	r3, #0
 80108a6:	d15d      	bne.n	8010964 <iNemo_quat2heading+0xcc>
 80108a8:	edd2 6a00 	vldr	s13, [r2]
 80108ac:	ed92 7a01 	vldr	s14, [r2, #4]
 80108b0:	4dd5      	ldr	r5, [pc, #852]	; (8010c08 <iNemo_quat2heading+0x370>)
 80108b2:	edd2 7a02 	vldr	s15, [r2, #8]
 80108b6:	edd0 8a00 	vldr	s17, [r0]
 80108ba:	f8d5 4418 	ldr.w	r4, [r5, #1048]	; 0x418
 80108be:	edd0 9a01 	vldr	s19, [r0, #4]
 80108c2:	ed90 8a02 	vldr	s16, [r0, #8]
 80108c6:	ed90 aa03 	vldr	s20, [r0, #12]
 80108ca:	eef0 aae6 	vabs.f32	s21, s13
 80108ce:	eeb0 9ac7 	vabs.f32	s18, s14
 80108d2:	eef4 aac9 	vcmpe.f32	s21, s18
 80108d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108da:	eeb0 bae7 	vabs.f32	s22, s15
 80108de:	f340 8098 	ble.w	8010a12 <iNemo_quat2heading+0x17a>
 80108e2:	eef4 aacb 	vcmpe.f32	s21, s22
 80108e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108ea:	f340 8092 	ble.w	8010a12 <iNemo_quat2heading+0x17a>
 80108ee:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 80108f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108f6:	ee1a 0a90 	vmov	r0, s21
 80108fa:	f340 818d 	ble.w	8010c18 <iNemo_quat2heading+0x380>
 80108fe:	f7ef fe2b 	bl	8000558 <__aeabi_f2d>
 8010902:	4680      	mov	r8, r0
 8010904:	ee19 0a10 	vmov	r0, s18
 8010908:	4689      	mov	r9, r1
 801090a:	f7ef fe25 	bl	8000558 <__aeabi_f2d>
 801090e:	a3ba      	add	r3, pc, #744	; (adr r3, 8010bf8 <iNemo_quat2heading+0x360>)
 8010910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010914:	f7ef fe74 	bl	8000600 <__aeabi_dmul>
 8010918:	4602      	mov	r2, r0
 801091a:	460b      	mov	r3, r1
 801091c:	4640      	mov	r0, r8
 801091e:	4649      	mov	r1, r9
 8010920:	f7f0 f8fe 	bl	8000b20 <__aeabi_dcmpgt>
 8010924:	b188      	cbz	r0, 801094a <iNemo_quat2heading+0xb2>
 8010926:	ee1b 0a10 	vmov	r0, s22
 801092a:	f7ef fe15 	bl	8000558 <__aeabi_f2d>
 801092e:	a3b2      	add	r3, pc, #712	; (adr r3, 8010bf8 <iNemo_quat2heading+0x360>)
 8010930:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010934:	f7ef fe64 	bl	8000600 <__aeabi_dmul>
 8010938:	4602      	mov	r2, r0
 801093a:	460b      	mov	r3, r1
 801093c:	4640      	mov	r0, r8
 801093e:	4649      	mov	r1, r9
 8010940:	f7f0 f8ee 	bl	8000b20 <__aeabi_dcmpgt>
 8010944:	2800      	cmp	r0, #0
 8010946:	bf18      	it	ne
 8010948:	2404      	movne	r4, #4
 801094a:	f8c5 4418 	str.w	r4, [r5, #1048]	; 0x418
 801094e:	2c05      	cmp	r4, #5
 8010950:	f200 81b4 	bhi.w	8010cbc <iNemo_quat2heading+0x424>
 8010954:	e8df f014 	tbh	[pc, r4, lsl #1]
 8010958:	00e300e0 	.word	0x00e300e0
 801095c:	011900c3 	.word	0x011900c3
 8010960:	00e000c3 	.word	0x00e000c3
 8010964:	edd2 6a01 	vldr	s13, [r2, #4]
 8010968:	ed92 7a00 	vldr	s14, [r2]
 801096c:	ed90 8a02 	vldr	s16, [r0, #8]
 8010970:	4da5      	ldr	r5, [pc, #660]	; (8010c08 <iNemo_quat2heading+0x370>)
 8010972:	edd2 7a02 	vldr	s15, [r2, #8]
 8010976:	edd0 8a01 	vldr	s17, [r0, #4]
 801097a:	f8d5 4418 	ldr.w	r4, [r5, #1048]	; 0x418
 801097e:	edd0 9a00 	vldr	s19, [r0]
 8010982:	ed90 aa03 	vldr	s20, [r0, #12]
 8010986:	eef0 aae6 	vabs.f32	s21, s13
 801098a:	eeb0 9ac7 	vabs.f32	s18, s14
 801098e:	eef4 aac9 	vcmpe.f32	s21, s18
 8010992:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010996:	eeb1 8a48 	vneg.f32	s16, s16
 801099a:	eeb0 bae7 	vabs.f32	s22, s15
 801099e:	dd04      	ble.n	80109aa <iNemo_quat2heading+0x112>
 80109a0:	eef4 aacb 	vcmpe.f32	s21, s22
 80109a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109a8:	dca1      	bgt.n	80108ee <iNemo_quat2heading+0x56>
 80109aa:	eeb4 9acb 	vcmpe.f32	s18, s22
 80109ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109b2:	dc63      	bgt.n	8010a7c <iNemo_quat2heading+0x1e4>
 80109b4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80109b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109bc:	ee1b 0a10 	vmov	r0, s22
 80109c0:	d433      	bmi.n	8010a2a <iNemo_quat2heading+0x192>
 80109c2:	f7ef fdc9 	bl	8000558 <__aeabi_f2d>
 80109c6:	4680      	mov	r8, r0
 80109c8:	ee19 0a10 	vmov	r0, s18
 80109cc:	4689      	mov	r9, r1
 80109ce:	f7ef fdc3 	bl	8000558 <__aeabi_f2d>
 80109d2:	a389      	add	r3, pc, #548	; (adr r3, 8010bf8 <iNemo_quat2heading+0x360>)
 80109d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109d8:	f7ef fe12 	bl	8000600 <__aeabi_dmul>
 80109dc:	4602      	mov	r2, r0
 80109de:	460b      	mov	r3, r1
 80109e0:	4640      	mov	r0, r8
 80109e2:	4649      	mov	r1, r9
 80109e4:	f7f0 f89c 	bl	8000b20 <__aeabi_dcmpgt>
 80109e8:	2800      	cmp	r0, #0
 80109ea:	d0ae      	beq.n	801094a <iNemo_quat2heading+0xb2>
 80109ec:	ee1a 0a90 	vmov	r0, s21
 80109f0:	f7ef fdb2 	bl	8000558 <__aeabi_f2d>
 80109f4:	a380      	add	r3, pc, #512	; (adr r3, 8010bf8 <iNemo_quat2heading+0x360>)
 80109f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109fa:	f7ef fe01 	bl	8000600 <__aeabi_dmul>
 80109fe:	4602      	mov	r2, r0
 8010a00:	460b      	mov	r3, r1
 8010a02:	4640      	mov	r0, r8
 8010a04:	4649      	mov	r1, r9
 8010a06:	f7f0 f88b 	bl	8000b20 <__aeabi_dcmpgt>
 8010a0a:	2800      	cmp	r0, #0
 8010a0c:	bf18      	it	ne
 8010a0e:	2402      	movne	r4, #2
 8010a10:	e79b      	b.n	801094a <iNemo_quat2heading+0xb2>
 8010a12:	eeb4 9acb 	vcmpe.f32	s18, s22
 8010a16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a1a:	dc2f      	bgt.n	8010a7c <iNemo_quat2heading+0x1e4>
 8010a1c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8010a20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a24:	ee1b 0a10 	vmov	r0, s22
 8010a28:	ddcb      	ble.n	80109c2 <iNemo_quat2heading+0x12a>
 8010a2a:	f7ef fd95 	bl	8000558 <__aeabi_f2d>
 8010a2e:	4680      	mov	r8, r0
 8010a30:	ee19 0a10 	vmov	r0, s18
 8010a34:	4689      	mov	r9, r1
 8010a36:	f7ef fd8f 	bl	8000558 <__aeabi_f2d>
 8010a3a:	a36f      	add	r3, pc, #444	; (adr r3, 8010bf8 <iNemo_quat2heading+0x360>)
 8010a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a40:	f7ef fdde 	bl	8000600 <__aeabi_dmul>
 8010a44:	4602      	mov	r2, r0
 8010a46:	460b      	mov	r3, r1
 8010a48:	4640      	mov	r0, r8
 8010a4a:	4649      	mov	r1, r9
 8010a4c:	f7f0 f868 	bl	8000b20 <__aeabi_dcmpgt>
 8010a50:	2800      	cmp	r0, #0
 8010a52:	f43f af7a 	beq.w	801094a <iNemo_quat2heading+0xb2>
 8010a56:	ee1a 0a90 	vmov	r0, s21
 8010a5a:	f7ef fd7d 	bl	8000558 <__aeabi_f2d>
 8010a5e:	a366      	add	r3, pc, #408	; (adr r3, 8010bf8 <iNemo_quat2heading+0x360>)
 8010a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a64:	f7ef fdcc 	bl	8000600 <__aeabi_dmul>
 8010a68:	4602      	mov	r2, r0
 8010a6a:	460b      	mov	r3, r1
 8010a6c:	4640      	mov	r0, r8
 8010a6e:	4649      	mov	r1, r9
 8010a70:	f7f0 f856 	bl	8000b20 <__aeabi_dcmpgt>
 8010a74:	2800      	cmp	r0, #0
 8010a76:	bf18      	it	ne
 8010a78:	2400      	movne	r4, #0
 8010a7a:	e766      	b.n	801094a <iNemo_quat2heading+0xb2>
 8010a7c:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8010a80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a84:	ee19 0a10 	vmov	r0, s18
 8010a88:	f340 80ef 	ble.w	8010c6a <iNemo_quat2heading+0x3d2>
 8010a8c:	f7ef fd64 	bl	8000558 <__aeabi_f2d>
 8010a90:	4680      	mov	r8, r0
 8010a92:	ee1a 0a90 	vmov	r0, s21
 8010a96:	4689      	mov	r9, r1
 8010a98:	f7ef fd5e 	bl	8000558 <__aeabi_f2d>
 8010a9c:	a356      	add	r3, pc, #344	; (adr r3, 8010bf8 <iNemo_quat2heading+0x360>)
 8010a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010aa2:	f7ef fdad 	bl	8000600 <__aeabi_dmul>
 8010aa6:	4602      	mov	r2, r0
 8010aa8:	460b      	mov	r3, r1
 8010aaa:	4640      	mov	r0, r8
 8010aac:	4649      	mov	r1, r9
 8010aae:	f7f0 f837 	bl	8000b20 <__aeabi_dcmpgt>
 8010ab2:	2800      	cmp	r0, #0
 8010ab4:	f43f af49 	beq.w	801094a <iNemo_quat2heading+0xb2>
 8010ab8:	ee1b 0a10 	vmov	r0, s22
 8010abc:	f7ef fd4c 	bl	8000558 <__aeabi_f2d>
 8010ac0:	a34d      	add	r3, pc, #308	; (adr r3, 8010bf8 <iNemo_quat2heading+0x360>)
 8010ac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ac6:	f7ef fd9b 	bl	8000600 <__aeabi_dmul>
 8010aca:	4602      	mov	r2, r0
 8010acc:	460b      	mov	r3, r1
 8010ace:	4640      	mov	r0, r8
 8010ad0:	4649      	mov	r1, r9
 8010ad2:	f7f0 f825 	bl	8000b20 <__aeabi_dcmpgt>
 8010ad6:	2800      	cmp	r0, #0
 8010ad8:	bf18      	it	ne
 8010ada:	2401      	movne	r4, #1
 8010adc:	e735      	b.n	801094a <iNemo_quat2heading+0xb2>
 8010ade:	ed96 0a00 	vldr	s0, [r6]
 8010ae2:	eddf 7a4a 	vldr	s15, [pc, #296]	; 8010c0c <iNemo_quat2heading+0x374>
 8010ae6:	ee30 0a27 	vadd.f32	s0, s0, s15
 8010aea:	eddf 7a49 	vldr	s15, [pc, #292]	; 8010c10 <iNemo_quat2heading+0x378>
 8010aee:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8010af2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010af6:	bfa8      	it	ge
 8010af8:	ee30 0a67 	vsubge.f32	s0, s0, s15
 8010afc:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8010b00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b04:	d503      	bpl.n	8010b0e <iNemo_quat2heading+0x276>
 8010b06:	eddf 7a42 	vldr	s15, [pc, #264]	; 8010c10 <iNemo_quat2heading+0x378>
 8010b0a:	ee30 0a27 	vadd.f32	s0, s0, s15
 8010b0e:	b002      	add	sp, #8
 8010b10:	ecbd 8b08 	vpop	{d8-d11}
 8010b14:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8010b18:	ed96 0a00 	vldr	s0, [r6]
 8010b1c:	e7e5      	b.n	8010aea <iNemo_quat2heading+0x252>
 8010b1e:	ee68 7aa8 	vmul.f32	s15, s17, s17
 8010b22:	ee29 7aa9 	vmul.f32	s14, s19, s19
 8010b26:	ee68 6a08 	vmul.f32	s13, s16, s16
 8010b2a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010b2e:	ee2a 7a0a 	vmul.f32	s14, s20, s20
 8010b32:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8010b36:	ee69 8aa8 	vmul.f32	s17, s19, s17
 8010b3a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010b3e:	ee2a 8a08 	vmul.f32	s16, s20, s16
 8010b42:	ee17 0a90 	vmov	r0, s15
 8010b46:	ee38 8a88 	vadd.f32	s16, s17, s16
 8010b4a:	f7ef fd05 	bl	8000558 <__aeabi_f2d>
 8010b4e:	ee78 7a08 	vadd.f32	s15, s16, s16
 8010b52:	e9cd 0100 	strd	r0, r1, [sp]
 8010b56:	ee17 0a90 	vmov	r0, s15
 8010b5a:	f7ef fcfd 	bl	8000558 <__aeabi_f2d>
 8010b5e:	ed9d 1b00 	vldr	d1, [sp]
 8010b62:	ec41 0b10 	vmov	d0, r0, r1
 8010b66:	f009 fdf5 	bl	801a754 <atan2>
 8010b6a:	a325      	add	r3, pc, #148	; (adr r3, 8010c00 <iNemo_quat2heading+0x368>)
 8010b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b70:	ec51 0b10 	vmov	r0, r1, d0
 8010b74:	f7ef fd44 	bl	8000600 <__aeabi_dmul>
 8010b78:	2200      	movs	r2, #0
 8010b7a:	4b26      	ldr	r3, [pc, #152]	; (8010c14 <iNemo_quat2heading+0x37c>)
 8010b7c:	f7ef fb8c 	bl	8000298 <__aeabi_dsub>
 8010b80:	f7f0 f836 	bl	8000bf0 <__aeabi_d2f>
 8010b84:	ee00 0a10 	vmov	s0, r0
 8010b88:	e7af      	b.n	8010aea <iNemo_quat2heading+0x252>
 8010b8a:	ee68 7aa8 	vmul.f32	s15, s17, s17
 8010b8e:	ee29 7aa9 	vmul.f32	s14, s19, s19
 8010b92:	ee68 6a08 	vmul.f32	s13, s16, s16
 8010b96:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010b9a:	ee2a 7a0a 	vmul.f32	s14, s20, s20
 8010b9e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8010ba2:	ee69 8aa8 	vmul.f32	s17, s19, s17
 8010ba6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010baa:	ee2a 8a08 	vmul.f32	s16, s20, s16
 8010bae:	ee17 0a90 	vmov	r0, s15
 8010bb2:	ee38 8a88 	vadd.f32	s16, s17, s16
 8010bb6:	f7ef fccf 	bl	8000558 <__aeabi_f2d>
 8010bba:	ee78 7a08 	vadd.f32	s15, s16, s16
 8010bbe:	e9cd 0100 	strd	r0, r1, [sp]
 8010bc2:	ee17 0a90 	vmov	r0, s15
 8010bc6:	f7ef fcc7 	bl	8000558 <__aeabi_f2d>
 8010bca:	ed9d 1b00 	vldr	d1, [sp]
 8010bce:	ec41 0b10 	vmov	d0, r0, r1
 8010bd2:	f009 fdbf 	bl	801a754 <atan2>
 8010bd6:	a30a      	add	r3, pc, #40	; (adr r3, 8010c00 <iNemo_quat2heading+0x368>)
 8010bd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010bdc:	ec51 0b10 	vmov	r0, r1, d0
 8010be0:	f7ef fd0e 	bl	8000600 <__aeabi_dmul>
 8010be4:	2200      	movs	r2, #0
 8010be6:	4b0b      	ldr	r3, [pc, #44]	; (8010c14 <iNemo_quat2heading+0x37c>)
 8010be8:	f7ef fb58 	bl	800029c <__adddf3>
 8010bec:	f7f0 f800 	bl	8000bf0 <__aeabi_d2f>
 8010bf0:	ee00 0a10 	vmov	s0, r0
 8010bf4:	e779      	b.n	8010aea <iNemo_quat2heading+0x252>
 8010bf6:	bf00      	nop
 8010bf8:	e0000000 	.word	0xe0000000
 8010bfc:	3ff6b851 	.word	0x3ff6b851
 8010c00:	20000000 	.word	0x20000000
 8010c04:	404ca5dc 	.word	0x404ca5dc
 8010c08:	20001660 	.word	0x20001660
 8010c0c:	43340000 	.word	0x43340000
 8010c10:	43b40000 	.word	0x43b40000
 8010c14:	40568000 	.word	0x40568000
 8010c18:	f7ef fc9e 	bl	8000558 <__aeabi_f2d>
 8010c1c:	4680      	mov	r8, r0
 8010c1e:	ee19 0a10 	vmov	r0, s18
 8010c22:	4689      	mov	r9, r1
 8010c24:	f7ef fc98 	bl	8000558 <__aeabi_f2d>
 8010c28:	a328      	add	r3, pc, #160	; (adr r3, 8010ccc <iNemo_quat2heading+0x434>)
 8010c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c2e:	f7ef fce7 	bl	8000600 <__aeabi_dmul>
 8010c32:	4602      	mov	r2, r0
 8010c34:	460b      	mov	r3, r1
 8010c36:	4640      	mov	r0, r8
 8010c38:	4649      	mov	r1, r9
 8010c3a:	f7ef ff71 	bl	8000b20 <__aeabi_dcmpgt>
 8010c3e:	2800      	cmp	r0, #0
 8010c40:	f43f ae83 	beq.w	801094a <iNemo_quat2heading+0xb2>
 8010c44:	ee1b 0a10 	vmov	r0, s22
 8010c48:	f7ef fc86 	bl	8000558 <__aeabi_f2d>
 8010c4c:	a31f      	add	r3, pc, #124	; (adr r3, 8010ccc <iNemo_quat2heading+0x434>)
 8010c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c52:	f7ef fcd5 	bl	8000600 <__aeabi_dmul>
 8010c56:	4602      	mov	r2, r0
 8010c58:	460b      	mov	r3, r1
 8010c5a:	4640      	mov	r0, r8
 8010c5c:	4649      	mov	r1, r9
 8010c5e:	f7ef ff5f 	bl	8000b20 <__aeabi_dcmpgt>
 8010c62:	2800      	cmp	r0, #0
 8010c64:	bf18      	it	ne
 8010c66:	2405      	movne	r4, #5
 8010c68:	e66f      	b.n	801094a <iNemo_quat2heading+0xb2>
 8010c6a:	f7ef fc75 	bl	8000558 <__aeabi_f2d>
 8010c6e:	4680      	mov	r8, r0
 8010c70:	ee1a 0a90 	vmov	r0, s21
 8010c74:	4689      	mov	r9, r1
 8010c76:	f7ef fc6f 	bl	8000558 <__aeabi_f2d>
 8010c7a:	a314      	add	r3, pc, #80	; (adr r3, 8010ccc <iNemo_quat2heading+0x434>)
 8010c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c80:	f7ef fcbe 	bl	8000600 <__aeabi_dmul>
 8010c84:	4602      	mov	r2, r0
 8010c86:	460b      	mov	r3, r1
 8010c88:	4640      	mov	r0, r8
 8010c8a:	4649      	mov	r1, r9
 8010c8c:	f7ef ff48 	bl	8000b20 <__aeabi_dcmpgt>
 8010c90:	2800      	cmp	r0, #0
 8010c92:	f43f ae5a 	beq.w	801094a <iNemo_quat2heading+0xb2>
 8010c96:	ee1b 0a10 	vmov	r0, s22
 8010c9a:	f7ef fc5d 	bl	8000558 <__aeabi_f2d>
 8010c9e:	a30b      	add	r3, pc, #44	; (adr r3, 8010ccc <iNemo_quat2heading+0x434>)
 8010ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ca4:	f7ef fcac 	bl	8000600 <__aeabi_dmul>
 8010ca8:	4602      	mov	r2, r0
 8010caa:	460b      	mov	r3, r1
 8010cac:	4640      	mov	r0, r8
 8010cae:	4649      	mov	r1, r9
 8010cb0:	f7ef ff36 	bl	8000b20 <__aeabi_dcmpgt>
 8010cb4:	2800      	cmp	r0, #0
 8010cb6:	bf18      	it	ne
 8010cb8:	2403      	movne	r4, #3
 8010cba:	e646      	b.n	801094a <iNemo_quat2heading+0xb2>
 8010cbc:	ed9f 0a02 	vldr	s0, [pc, #8]	; 8010cc8 <iNemo_quat2heading+0x430>
 8010cc0:	e725      	b.n	8010b0e <iNemo_quat2heading+0x276>
 8010cc2:	bf00      	nop
 8010cc4:	f3af 8000 	nop.w
 8010cc8:	00000000 	.word	0x00000000
 8010ccc:	e0000000 	.word	0xe0000000
 8010cd0:	3ff6b851 	.word	0x3ff6b851

08010cd4 <MEMS_runMagCal.constprop.21>:
 8010cd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010cd8:	f8df b4a4 	ldr.w	fp, [pc, #1188]	; 8011180 <MEMS_runMagCal.constprop.21+0x4ac>
 8010cdc:	ed2d 8b10 	vpush	{d8-d15}
 8010ce0:	f8bb 6018 	ldrh.w	r6, [fp, #24]
 8010ce4:	f9bb e012 	ldrsh.w	lr, [fp, #18]
 8010ce8:	2e82      	cmp	r6, #130	; 0x82
 8010cea:	f2ad 5d6c 	subw	sp, sp, #1388	; 0x56c
 8010cee:	f240 8400 	bls.w	80114f2 <MEMS_runMagCal.constprop.21+0x81e>
 8010cf2:	f8db 201c 	ldr.w	r2, [fp, #28]
 8010cf6:	1e73      	subs	r3, r6, #1
 8010cf8:	fb0e 2313 	mls	r3, lr, r3, r2
 8010cfc:	2182      	movs	r1, #130	; 0x82
 8010cfe:	f106 057e 	add.w	r5, r6, #126	; 0x7e
 8010d02:	9304      	str	r3, [sp, #16]
 8010d04:	2381      	movs	r3, #129	; 0x81
 8010d06:	910c      	str	r1, [sp, #48]	; 0x30
 8010d08:	eb0e 1ece 	add.w	lr, lr, lr, lsl #7
 8010d0c:	b2ed      	uxtb	r5, r5
 8010d0e:	460f      	mov	r7, r1
 8010d10:	930d      	str	r3, [sp, #52]	; 0x34
 8010d12:	f8db 4020 	ldr.w	r4, [fp, #32]
 8010d16:	2200      	movs	r2, #0
 8010d18:	f50d 78ac 	add.w	r8, sp, #344	; 0x158
 8010d1c:	b211      	sxth	r1, r2
 8010d1e:	00cb      	lsls	r3, r1, #3
 8010d20:	18e0      	adds	r0, r4, r3
 8010d22:	3201      	adds	r2, #1
 8010d24:	4443      	add	r3, r8
 8010d26:	f814 c031 	ldrb.w	ip, [r4, r1, lsl #3]
 8010d2a:	f808 c031 	strb.w	ip, [r8, r1, lsl #3]
 8010d2e:	b2d2      	uxtb	r2, r2
 8010d30:	f8b0 9002 	ldrh.w	r9, [r0, #2]
 8010d34:	f8b0 c004 	ldrh.w	ip, [r0, #4]
 8010d38:	88c1      	ldrh	r1, [r0, #6]
 8010d3a:	f8a3 9002 	strh.w	r9, [r3, #2]
 8010d3e:	4297      	cmp	r7, r2
 8010d40:	f8a3 c004 	strh.w	ip, [r3, #4]
 8010d44:	80d9      	strh	r1, [r3, #6]
 8010d46:	d8e9      	bhi.n	8010d1c <MEMS_runMagCal.constprop.21+0x48>
 8010d48:	2e82      	cmp	r6, #130	; 0x82
 8010d4a:	bf86      	itte	hi
 8010d4c:	f1a6 0382 	subhi.w	r3, r6, #130	; 0x82
 8010d50:	b29b      	uxthhi	r3, r3
 8010d52:	2300      	movls	r3, #0
 8010d54:	f8ab 3018 	strh.w	r3, [fp, #24]
 8010d58:	b1c5      	cbz	r5, 8010d8c <MEMS_runMagCal.constprop.21+0xb8>
 8010d5a:	3d01      	subs	r5, #1
 8010d5c:	b2ed      	uxtb	r5, r5
 8010d5e:	f8db 3020 	ldr.w	r3, [fp, #32]
 8010d62:	3501      	adds	r5, #1
 8010d64:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8010d68:	2600      	movs	r6, #0
 8010d6a:	f893 4410 	ldrb.w	r4, [r3, #1040]	; 0x410
 8010d6e:	f8b3 0412 	ldrh.w	r0, [r3, #1042]	; 0x412
 8010d72:	f8b3 1414 	ldrh.w	r1, [r3, #1044]	; 0x414
 8010d76:	f8b3 2416 	ldrh.w	r2, [r3, #1046]	; 0x416
 8010d7a:	701c      	strb	r4, [r3, #0]
 8010d7c:	f883 6410 	strb.w	r6, [r3, #1040]	; 0x410
 8010d80:	8058      	strh	r0, [r3, #2]
 8010d82:	8099      	strh	r1, [r3, #4]
 8010d84:	80da      	strh	r2, [r3, #6]
 8010d86:	3308      	adds	r3, #8
 8010d88:	429d      	cmp	r5, r3
 8010d8a:	d1ee      	bne.n	8010d6a <MEMS_runMagCal.constprop.21+0x96>
 8010d8c:	9b04      	ldr	r3, [sp, #16]
 8010d8e:	4473      	add	r3, lr
 8010d90:	9305      	str	r3, [sp, #20]
 8010d92:	f8cb 305c 	str.w	r3, [fp, #92]	; 0x5c
 8010d96:	2f00      	cmp	r7, #0
 8010d98:	f000 83a5 	beq.w	80114e6 <MEMS_runMagCal.constprop.21+0x812>
 8010d9c:	4619      	mov	r1, r3
 8010d9e:	f8db 302c 	ldr.w	r3, [fp, #44]	; 0x2c
 8010da2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8010da6:	f501 31c3 	add.w	r1, r1, #99840	; 0x18600
 8010daa:	fb02 f203 	mul.w	r2, r2, r3
 8010dae:	31a0      	adds	r1, #160	; 0xa0
 8010db0:	4291      	cmp	r1, r2
 8010db2:	f080 83ac 	bcs.w	801150e <MEMS_runMagCal.constprop.21+0x83a>
 8010db6:	3300      	adds	r3, #0
 8010db8:	bf18      	it	ne
 8010dba:	2301      	movne	r3, #1
 8010dbc:	2200      	movs	r2, #0
 8010dbe:	f8cb 302c 	str.w	r3, [fp, #44]	; 0x2c
 8010dc2:	f8cb 3028 	str.w	r3, [fp, #40]	; 0x28
 8010dc6:	f88b 20b0 	strb.w	r2, [fp, #176]	; 0xb0
 8010dca:	f8cb 2030 	str.w	r2, [fp, #48]	; 0x30
 8010dce:	2300      	movs	r3, #0
 8010dd0:	22ff      	movs	r2, #255	; 0xff
 8010dd2:	f8cb 30b8 	str.w	r3, [fp, #184]	; 0xb8
 8010dd6:	f8cb 30bc 	str.w	r3, [fp, #188]	; 0xbc
 8010dda:	f8cb 30c0 	str.w	r3, [fp, #192]	; 0xc0
 8010dde:	f8cb 30c4 	str.w	r3, [fp, #196]	; 0xc4
 8010de2:	f8cb 30cc 	str.w	r3, [fp, #204]	; 0xcc
 8010de6:	f8cb 30c8 	str.w	r3, [fp, #200]	; 0xc8
 8010dea:	f88b 20b2 	strb.w	r2, [fp, #178]	; 0xb2
 8010dee:	eddf 7adf 	vldr	s15, [pc, #892]	; 801116c <MEMS_runMagCal.constprop.21+0x498>
 8010df2:	f8df c390 	ldr.w	ip, [pc, #912]	; 8011184 <MEMS_runMagCal.constprop.21+0x4b0>
 8010df6:	ed9b 8a05 	vldr	s16, [fp, #20]
 8010dfa:	eddb 2a23 	vldr	s5, [fp, #140]	; 0x8c
 8010dfe:	ed9b 3a20 	vldr	s6, [fp, #128]	; 0x80
 8010e02:	eddb 3a27 	vldr	s7, [fp, #156]	; 0x9c
 8010e06:	ed9b 4a21 	vldr	s8, [fp, #132]	; 0x84
 8010e0a:	eddb 4a2b 	vldr	s9, [fp, #172]	; 0xac
 8010e0e:	ed9b 5a22 	vldr	s10, [fp, #136]	; 0x88
 8010e12:	edcd 7a10 	vstr	s15, [sp, #64]	; 0x40
 8010e16:	2600      	movs	r6, #0
 8010e18:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8010e1c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8010e20:	f50d 78ac 	add.w	r8, sp, #344	; 0x158
 8010e24:	f8ad 20d8 	strh.w	r2, [sp, #216]	; 0xd8
 8010e28:	f8ad 20da 	strh.w	r2, [sp, #218]	; 0xda
 8010e2c:	f8ad 20dc 	strh.w	r2, [sp, #220]	; 0xdc
 8010e30:	eeb0 7a67 	vmov.f32	s14, s15
 8010e34:	eeb0 6a67 	vmov.f32	s12, s15
 8010e38:	eef0 5a67 	vmov.f32	s11, s15
 8010e3c:	469a      	mov	sl, r3
 8010e3e:	9301      	str	r3, [sp, #4]
 8010e40:	9303      	str	r3, [sp, #12]
 8010e42:	f8ad 3118 	strh.w	r3, [sp, #280]	; 0x118
 8010e46:	f8ad 311a 	strh.w	r3, [sp, #282]	; 0x11a
 8010e4a:	f8ad 311c 	strh.w	r3, [sp, #284]	; 0x11c
 8010e4e:	f8cd c000 	str.w	ip, [sp]
 8010e52:	f8cd c008 	str.w	ip, [sp, #8]
 8010e56:	4645      	mov	r5, r8
 8010e58:	9606      	str	r6, [sp, #24]
 8010e5a:	9607      	str	r6, [sp, #28]
 8010e5c:	9608      	str	r6, [sp, #32]
 8010e5e:	9609      	str	r6, [sp, #36]	; 0x24
 8010e60:	960a      	str	r6, [sp, #40]	; 0x28
 8010e62:	960b      	str	r6, [sp, #44]	; 0x2c
 8010e64:	4632      	mov	r2, r6
 8010e66:	4634      	mov	r4, r6
 8010e68:	46b6      	mov	lr, r6
 8010e6a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8010e6e:	782b      	ldrb	r3, [r5, #0]
 8010e70:	2b00      	cmp	r3, #0
 8010e72:	f000 809f 	beq.w	8010fb4 <MEMS_runMagCal.constprop.21+0x2e0>
 8010e76:	f9b5 1002 	ldrsh.w	r1, [r5, #2]
 8010e7a:	f10e 0e01 	add.w	lr, lr, #1
 8010e7e:	4561      	cmp	r1, ip
 8010e80:	fa4f fe8e 	sxtb.w	lr, lr
 8010e84:	dd02      	ble.n	8010e8c <MEMS_runMagCal.constprop.21+0x1b8>
 8010e86:	2301      	movs	r3, #1
 8010e88:	468c      	mov	ip, r1
 8010e8a:	9306      	str	r3, [sp, #24]
 8010e8c:	4551      	cmp	r1, sl
 8010e8e:	da02      	bge.n	8010e96 <MEMS_runMagCal.constprop.21+0x1c2>
 8010e90:	2301      	movs	r3, #1
 8010e92:	468a      	mov	sl, r1
 8010e94:	9307      	str	r3, [sp, #28]
 8010e96:	ee07 1a90 	vmov	s15, r1
 8010e9a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010e9e:	f9b5 2004 	ldrsh.w	r2, [r5, #4]
 8010ea2:	9b00      	ldr	r3, [sp, #0]
 8010ea4:	ee77 7ac3 	vsub.f32	s15, s15, s6
 8010ea8:	429a      	cmp	r2, r3
 8010eaa:	ee67 7aa2 	vmul.f32	s15, s15, s5
 8010eae:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8010eb2:	ee37 6a86 	vadd.f32	s12, s15, s12
 8010eb6:	dd02      	ble.n	8010ebe <MEMS_runMagCal.constprop.21+0x1ea>
 8010eb8:	2301      	movs	r3, #1
 8010eba:	9200      	str	r2, [sp, #0]
 8010ebc:	9308      	str	r3, [sp, #32]
 8010ebe:	9b01      	ldr	r3, [sp, #4]
 8010ec0:	429a      	cmp	r2, r3
 8010ec2:	da02      	bge.n	8010eca <MEMS_runMagCal.constprop.21+0x1f6>
 8010ec4:	2301      	movs	r3, #1
 8010ec6:	9201      	str	r2, [sp, #4]
 8010ec8:	9309      	str	r3, [sp, #36]	; 0x24
 8010eca:	ee07 2a90 	vmov	s15, r2
 8010ece:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010ed2:	f9b5 3006 	ldrsh.w	r3, [r5, #6]
 8010ed6:	9802      	ldr	r0, [sp, #8]
 8010ed8:	ee77 7ac4 	vsub.f32	s15, s15, s8
 8010edc:	4283      	cmp	r3, r0
 8010ede:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8010ee2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8010ee6:	ee77 7a86 	vadd.f32	s15, s15, s12
 8010eea:	dd02      	ble.n	8010ef2 <MEMS_runMagCal.constprop.21+0x21e>
 8010eec:	2001      	movs	r0, #1
 8010eee:	9302      	str	r3, [sp, #8]
 8010ef0:	900a      	str	r0, [sp, #40]	; 0x28
 8010ef2:	9803      	ldr	r0, [sp, #12]
 8010ef4:	4283      	cmp	r3, r0
 8010ef6:	da02      	bge.n	8010efe <MEMS_runMagCal.constprop.21+0x22a>
 8010ef8:	2001      	movs	r0, #1
 8010efa:	9303      	str	r3, [sp, #12]
 8010efc:	900b      	str	r0, [sp, #44]	; 0x2c
 8010efe:	ee07 3a10 	vmov	s14, r3
 8010f02:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
 8010f06:	2e03      	cmp	r6, #3
 8010f08:	ee36 6a45 	vsub.f32	s12, s12, s10
 8010f0c:	ee26 6a24 	vmul.f32	s12, s12, s9
 8010f10:	ee26 6a06 	vmul.f32	s12, s12, s12
 8010f14:	ee36 6a27 	vadd.f32	s12, s12, s15
 8010f18:	f241 8286 	bls.w	8012428 <MEMS_runMagCal.constprop.21+0x1754>
 8010f1c:	f935 9c1e 	ldrsh.w	r9, [r5, #-30]
 8010f20:	f935 8c16 	ldrsh.w	r8, [r5, #-22]
 8010f24:	f935 0c06 	ldrsh.w	r0, [r5, #-6]
 8010f28:	eba1 0109 	sub.w	r1, r1, r9
 8010f2c:	eba0 0008 	sub.w	r0, r0, r8
 8010f30:	eb00 0141 	add.w	r1, r0, r1, lsl #1
 8010f34:	ee07 1a90 	vmov	s15, r1
 8010f38:	f935 9c1c 	ldrsh.w	r9, [r5, #-28]
 8010f3c:	f935 1c04 	ldrsh.w	r1, [r5, #-4]
 8010f40:	f935 8c14 	ldrsh.w	r8, [r5, #-20]
 8010f44:	f935 0c1a 	ldrsh.w	r0, [r5, #-26]
 8010f48:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8010f4c:	eba1 0108 	sub.w	r1, r1, r8
 8010f50:	eeb0 7ac7 	vabs.f32	s14, s14
 8010f54:	eba2 0209 	sub.w	r2, r2, r9
 8010f58:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 8010f5c:	ee37 7a25 	vadd.f32	s14, s14, s11
 8010f60:	ee07 2a90 	vmov	s15, r2
 8010f64:	eefc 6ac7 	vcvt.u32.f32	s13, s14
 8010f68:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010f6c:	f935 2c02 	ldrsh.w	r2, [r5, #-2]
 8010f70:	f935 1c12 	ldrsh.w	r1, [r5, #-18]
 8010f74:	eeb8 7a66 	vcvt.f32.u32	s14, s13
 8010f78:	eef0 7ae7 	vabs.f32	s15, s15
 8010f7c:	1a52      	subs	r2, r2, r1
 8010f7e:	1a1b      	subs	r3, r3, r0
 8010f80:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 8010f84:	ee37 7a27 	vadd.f32	s14, s14, s15
 8010f88:	ee07 3a90 	vmov	s15, r3
 8010f8c:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8010f90:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010f94:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8010f98:	eef0 7ae7 	vabs.f32	s15, s15
 8010f9c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010fa0:	2201      	movs	r2, #1
 8010fa2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8010fa6:	eeb0 7a46 	vmov.f32	s14, s12
 8010faa:	ee17 3a90 	vmov	r3, s15
 8010fae:	429c      	cmp	r4, r3
 8010fb0:	bf38      	it	cc
 8010fb2:	461c      	movcc	r4, r3
 8010fb4:	3601      	adds	r6, #1
 8010fb6:	b2b3      	uxth	r3, r6
 8010fb8:	429f      	cmp	r7, r3
 8010fba:	f105 0508 	add.w	r5, r5, #8
 8010fbe:	f63f af56 	bhi.w	8010e6e <MEMS_runMagCal.constprop.21+0x19a>
 8010fc2:	940f      	str	r4, [sp, #60]	; 0x3c
 8010fc4:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
 8010fc8:	2a00      	cmp	r2, #0
 8010fca:	f041 8229 	bne.w	8012420 <MEMS_runMagCal.constprop.21+0x174c>
 8010fce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010fd0:	b11b      	cbz	r3, 8010fda <MEMS_runMagCal.constprop.21+0x306>
 8010fd2:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8010fd6:	f8ad 311c 	strh.w	r3, [sp, #284]	; 0x11c
 8010fda:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010fdc:	b11b      	cbz	r3, 8010fe6 <MEMS_runMagCal.constprop.21+0x312>
 8010fde:	f8bd 3008 	ldrh.w	r3, [sp, #8]
 8010fe2:	f8ad 30dc 	strh.w	r3, [sp, #220]	; 0xdc
 8010fe6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010fe8:	b11b      	cbz	r3, 8010ff2 <MEMS_runMagCal.constprop.21+0x31e>
 8010fea:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8010fee:	f8ad 311a 	strh.w	r3, [sp, #282]	; 0x11a
 8010ff2:	9b08      	ldr	r3, [sp, #32]
 8010ff4:	b11b      	cbz	r3, 8010ffe <MEMS_runMagCal.constprop.21+0x32a>
 8010ff6:	f8bd 3000 	ldrh.w	r3, [sp]
 8010ffa:	f8ad 30da 	strh.w	r3, [sp, #218]	; 0xda
 8010ffe:	9b07      	ldr	r3, [sp, #28]
 8011000:	b10b      	cbz	r3, 8011006 <MEMS_runMagCal.constprop.21+0x332>
 8011002:	f8ad a118 	strh.w	sl, [sp, #280]	; 0x118
 8011006:	9b06      	ldr	r3, [sp, #24]
 8011008:	2b00      	cmp	r3, #0
 801100a:	f040 829a 	bne.w	8011542 <MEMS_runMagCal.constprop.21+0x86e>
 801100e:	f1be 0f00 	cmp.w	lr, #0
 8011012:	f000 82a6 	beq.w	8011562 <MEMS_runMagCal.constprop.21+0x88e>
 8011016:	f9bd 70d8 	ldrsh.w	r7, [sp, #216]	; 0xd8
 801101a:	f9bd 4118 	ldrsh.w	r4, [sp, #280]	; 0x118
 801101e:	f514 4f80 	cmn.w	r4, #16384	; 0x4000
 8011022:	f2c0 8299 	blt.w	8011558 <MEMS_runMagCal.constprop.21+0x884>
 8011026:	f9bd 60da 	ldrsh.w	r6, [sp, #218]	; 0xda
 801102a:	f5b6 4f80 	cmp.w	r6, #16384	; 0x4000
 801102e:	f280 8293 	bge.w	8011558 <MEMS_runMagCal.constprop.21+0x884>
 8011032:	f9bd a11a 	ldrsh.w	sl, [sp, #282]	; 0x11a
 8011036:	f51a 4f80 	cmn.w	sl, #16384	; 0x4000
 801103a:	f2c0 828d 	blt.w	8011558 <MEMS_runMagCal.constprop.21+0x884>
 801103e:	f9bd 50dc 	ldrsh.w	r5, [sp, #220]	; 0xdc
 8011042:	f5b5 4f80 	cmp.w	r5, #16384	; 0x4000
 8011046:	f280 8287 	bge.w	8011558 <MEMS_runMagCal.constprop.21+0x884>
 801104a:	f9bd 911c 	ldrsh.w	r9, [sp, #284]	; 0x11c
 801104e:	f519 4f80 	cmn.w	r9, #16384	; 0x4000
 8011052:	f2c0 8281 	blt.w	8011558 <MEMS_runMagCal.constprop.21+0x884>
 8011056:	ee07 ea90 	vmov	s15, lr
 801105a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801105e:	ee86 0a27 	vdiv.f32	s0, s12, s15
 8011062:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8011066:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801106a:	eef1 8ac0 	vsqrt.f32	s17, s0
 801106e:	bf58      	it	pl
 8011070:	eef0 5a48 	vmovpl.f32	s11, s16
 8011074:	f101 814a 	bmi.w	801230c <MEMS_runMagCal.constprop.21+0x1638>
 8011078:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801107c:	ee87 7a88 	vdiv.f32	s14, s15, s16
 8011080:	1b3c      	subs	r4, r7, r4
 8011082:	eba6 060a 	sub.w	r6, r6, sl
 8011086:	42b4      	cmp	r4, r6
 8011088:	4623      	mov	r3, r4
 801108a:	eba5 0509 	sub.w	r5, r5, r9
 801108e:	bfb8      	it	lt
 8011090:	4633      	movlt	r3, r6
 8011092:	42ab      	cmp	r3, r5
 8011094:	bfb8      	it	lt
 8011096:	462b      	movlt	r3, r5
 8011098:	eddf 6a35 	vldr	s13, [pc, #212]	; 8011170 <MEMS_runMagCal.constprop.21+0x49c>
 801109c:	ee07 3a90 	vmov	s15, r3
 80110a0:	ee67 6a26 	vmul.f32	s13, s14, s13
 80110a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80110a8:	ee28 6aa5 	vmul.f32	s12, s17, s11
 80110ac:	eef4 6ae7 	vcmpe.f32	s13, s15
 80110b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80110b4:	f100 8250 	bmi.w	8011558 <MEMS_runMagCal.constprop.21+0x884>
 80110b8:	eddd 6a0f 	vldr	s13, [sp, #60]	; 0x3c
 80110bc:	ed9f 5a2d 	vldr	s10, [pc, #180]	; 8011174 <MEMS_runMagCal.constprop.21+0x4a0>
 80110c0:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80110c4:	ee66 5aa5 	vmul.f32	s11, s13, s11
 80110c8:	eef4 5ac5 	vcmpe.f32	s11, s10
 80110cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80110d0:	f300 8242 	bgt.w	8011558 <MEMS_runMagCal.constprop.21+0x884>
 80110d4:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 80110d8:	ee27 7a26 	vmul.f32	s14, s14, s13
 80110dc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80110e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80110e4:	f301 805b 	bgt.w	801219e <MEMS_runMagCal.constprop.21+0x14ca>
 80110e8:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 80110ec:	ee67 6a26 	vmul.f32	s13, s14, s13
 80110f0:	eef4 7ae6 	vcmpe.f32	s15, s13
 80110f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80110f8:	f341 8056 	ble.w	80121a8 <MEMS_runMagCal.constprop.21+0x14d4>
 80110fc:	ee07 4a90 	vmov	s15, r4
 8011100:	ee37 7a07 	vadd.f32	s14, s14, s14
 8011104:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011108:	eef4 7ac7 	vcmpe.f32	s15, s14
 801110c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011110:	f341 804a 	ble.w	80121a8 <MEMS_runMagCal.constprop.21+0x14d4>
 8011114:	ee07 6a90 	vmov	s15, r6
 8011118:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801111c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8011120:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011124:	f141 8040 	bpl.w	80121a8 <MEMS_runMagCal.constprop.21+0x14d4>
 8011128:	ee07 5a90 	vmov	s15, r5
 801112c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011130:	2100      	movs	r1, #0
 8011132:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8011136:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801113a:	bf4c      	ite	mi
 801113c:	f04f 0a01 	movmi.w	sl, #1
 8011140:	468a      	movpl	sl, r1
 8011142:	2600      	movs	r6, #0
 8011144:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8011178 <MEMS_runMagCal.constprop.21+0x4a4>
 8011148:	eddf 7a0c 	vldr	s15, [pc, #48]	; 801117c <MEMS_runMagCal.constprop.21+0x4a8>
 801114c:	f89b 407c 	ldrb.w	r4, [fp, #124]	; 0x7c
 8011150:	ee26 0a00 	vmul.f32	s0, s12, s0
 8011154:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8011158:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801115c:	f140 8212 	bpl.w	8011584 <MEMS_runMagCal.constprop.21+0x8b0>
 8011160:	2c01      	cmp	r4, #1
 8011162:	ed8d 0a10 	vstr	s0, [sp, #64]	; 0x40
 8011166:	d928      	bls.n	80111ba <MEMS_runMagCal.constprop.21+0x4e6>
 8011168:	e014      	b.n	8011194 <MEMS_runMagCal.constprop.21+0x4c0>
 801116a:	bf00      	nop
 801116c:	00000000 	.word	0x00000000
 8011170:	43020000 	.word	0x43020000
 8011174:	447a0000 	.word	0x447a0000
 8011178:	42c80000 	.word	0x42c80000
 801117c:	477fff00 	.word	0x477fff00
 8011180:	20001660 	.word	0x20001660
 8011184:	ffff8000 	.word	0xffff8000
 8011188:	427c0000 	.word	0x427c0000
 801118c:	3f666666 	.word	0x3f666666
 8011190:	423c0000 	.word	0x423c0000
 8011194:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8011198:	edcd 7a00 	vstr	s15, [sp]
 801119c:	f8bd 3000 	ldrh.w	r3, [sp]
 80111a0:	2bc7      	cmp	r3, #199	; 0xc7
 80111a2:	f201 8146 	bhi.w	8012432 <MEMS_runMagCal.constprop.21+0x175e>
 80111a6:	2400      	movs	r4, #0
 80111a8:	23ff      	movs	r3, #255	; 0xff
 80111aa:	f88b 407c 	strb.w	r4, [fp, #124]	; 0x7c
 80111ae:	f88b 40b0 	strb.w	r4, [fp, #176]	; 0xb0
 80111b2:	f88b 4064 	strb.w	r4, [fp, #100]	; 0x64
 80111b6:	f88b 30b2 	strb.w	r3, [fp, #178]	; 0xb2
 80111ba:	2e00      	cmp	r6, #0
 80111bc:	f040 81d3 	bne.w	8011566 <MEMS_runMagCal.constprop.21+0x892>
 80111c0:	f99b 3036 	ldrsb.w	r3, [fp, #54]	; 0x36
 80111c4:	2b00      	cmp	r3, #0
 80111c6:	f2c0 82ca 	blt.w	801175e <MEMS_runMagCal.constprop.21+0xa8a>
 80111ca:	f89b 7035 	ldrb.w	r7, [fp, #53]	; 0x35
 80111ce:	1c5a      	adds	r2, r3, #1
 80111d0:	fb92 f3f7 	sdiv	r3, r2, r7
 80111d4:	fb07 2313 	mls	r3, r7, r3, r2
 80111d8:	b25b      	sxtb	r3, r3
 80111da:	4699      	mov	r9, r3
 80111dc:	f89b 5034 	ldrb.w	r5, [fp, #52]	; 0x34
 80111e0:	f88b 3036 	strb.w	r3, [fp, #54]	; 0x36
 80111e4:	3501      	adds	r5, #1
 80111e6:	42bd      	cmp	r5, r7
 80111e8:	bfa8      	it	ge
 80111ea:	463d      	movge	r5, r7
 80111ec:	b2e8      	uxtb	r0, r5
 80111ee:	9101      	str	r1, [sp, #4]
 80111f0:	f88b 0034 	strb.w	r0, [fp, #52]	; 0x34
 80111f4:	9000      	str	r0, [sp, #0]
 80111f6:	f009 f9c5 	bl	801a584 <roundf>
 80111fa:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 80111fe:	eb0b 0349 	add.w	r3, fp, r9, lsl #1
 8011202:	ee17 2a90 	vmov	r2, s15
 8011206:	871a      	strh	r2, [r3, #56]	; 0x38
 8011208:	2e00      	cmp	r6, #0
 801120a:	f040 81ac 	bne.w	8011566 <MEMS_runMagCal.constprop.21+0x892>
 801120e:	f8db 3030 	ldr.w	r3, [fp, #48]	; 0x30
 8011212:	e89d 0003 	ldmia.w	sp, {r0, r1}
 8011216:	b12b      	cbz	r3, 8011224 <MEMS_runMagCal.constprop.21+0x550>
 8011218:	9a05      	ldr	r2, [sp, #20]
 801121a:	f503 6396 	add.w	r3, r3, #1200	; 0x4b0
 801121e:	429a      	cmp	r2, r3
 8011220:	f0c0 8161 	bcc.w	80114e6 <MEMS_runMagCal.constprop.21+0x812>
 8011224:	2900      	cmp	r1, #0
 8011226:	f040 815e 	bne.w	80114e6 <MEMS_runMagCal.constprop.21+0x812>
 801122a:	1ea3      	subs	r3, r4, #2
 801122c:	2b01      	cmp	r3, #1
 801122e:	f240 8707 	bls.w	8012040 <MEMS_runMagCal.constprop.21+0x136c>
 8011232:	eddb 6a05 	vldr	s13, [fp, #20]
 8011236:	ed5f 7a2c 	vldr	s15, [pc, #-176]	; 8011188 <MEMS_runMagCal.constprop.21+0x4b4>
 801123a:	f8db 30b4 	ldr.w	r3, [fp, #180]	; 0xb4
 801123e:	f9bb 5012 	ldrsh.w	r5, [fp, #18]
 8011242:	990d      	ldr	r1, [sp, #52]	; 0x34
 8011244:	9804      	ldr	r0, [sp, #16]
 8011246:	ed1f 7a2f 	vldr	s14, [pc, #-188]	; 801118c <MEMS_runMagCal.constprop.21+0x4b8>
 801124a:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 801124e:	eec6 8a26 	vdiv.f32	s17, s12, s13
 8011252:	f503 521c 	add.w	r2, r3, #9984	; 0x2700
 8011256:	3210      	adds	r2, #16
 8011258:	fb01 0505 	mla	r5, r1, r5, r0
 801125c:	42aa      	cmp	r2, r5
 801125e:	eeb0 8a08 	vmov.f32	s16, #8	; 0x40400000  3.0
 8011262:	ee28 8a88 	vmul.f32	s16, s17, s16
 8011266:	eeb7 aa08 	vmov.f32	s20, #120	; 0x3fc00000  1.5
 801126a:	ee68 7a27 	vmul.f32	s15, s16, s15
 801126e:	ee68 9a08 	vmul.f32	s19, s16, s16
 8011272:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011276:	ee69 9a87 	vmul.f32	s19, s19, s14
 801127a:	edcd 7a00 	vstr	s15, [sp]
 801127e:	f8bd 9000 	ldrh.w	r9, [sp]
 8011282:	ee28 aa0a 	vmul.f32	s20, s16, s20
 8011286:	f0c0 867c 	bcc.w	8011f82 <MEMS_runMagCal.constprop.21+0x12ae>
 801128a:	f89b 00b0 	ldrb.w	r0, [fp, #176]	; 0xb0
 801128e:	461d      	mov	r5, r3
 8011290:	2800      	cmp	r0, #0
 8011292:	f000 86cc 	beq.w	801202e <MEMS_runMagCal.constprop.21+0x135a>
 8011296:	f99b 30b2 	ldrsb.w	r3, [fp, #178]	; 0xb2
 801129a:	9a04      	ldr	r2, [sp, #16]
 801129c:	eb0b 03c3 	add.w	r3, fp, r3, lsl #3
 80112a0:	f9b3 30d0 	ldrsh.w	r3, [r3, #208]	; 0xd0
 80112a4:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 80112a8:	3308      	adds	r3, #8
 80112aa:	442b      	add	r3, r5
 80112ac:	4293      	cmp	r3, r2
 80112ae:	f0c0 813c 	bcc.w	801152a <MEMS_runMagCal.constprop.21+0x856>
 80112b2:	f1ba 0f00 	cmp.w	sl, #0
 80112b6:	d104      	bne.n	80112c2 <MEMS_runMagCal.constprop.21+0x5ee>
 80112b8:	f89b 30b0 	ldrb.w	r3, [fp, #176]	; 0xb0
 80112bc:	2b0a      	cmp	r3, #10
 80112be:	f240 86ba 	bls.w	8012036 <MEMS_runMagCal.constprop.21+0x1362>
 80112c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80112c4:	2b00      	cmp	r3, #0
 80112c6:	f000 86b6 	beq.w	8012036 <MEMS_runMagCal.constprop.21+0x1362>
 80112ca:	2300      	movs	r3, #0
 80112cc:	461f      	mov	r7, r3
 80112ce:	9300      	str	r3, [sp, #0]
 80112d0:	eeb6 9a00 	vmov.f32	s18, #96	; 0x3f000000  0.5
 80112d4:	f8cd a018 	str.w	sl, [sp, #24]
 80112d8:	e096      	b.n	8011408 <MEMS_runMagCal.constprop.21+0x734>
 80112da:	f9b2 a006 	ldrsh.w	sl, [r2, #6]
 80112de:	f89b 50b0 	ldrb.w	r5, [fp, #176]	; 0xb0
 80112e2:	2d00      	cmp	r5, #0
 80112e4:	f040 8156 	bne.w	8011594 <MEMS_runMagCal.constprop.21+0x8c0>
 80112e8:	fb94 f1f9 	sdiv	r1, r4, r9
 80112ec:	f04f 0201 	mov.w	r2, #1
 80112f0:	f88b 20b0 	strb.w	r2, [fp, #176]	; 0xb0
 80112f4:	f9bb 0012 	ldrsh.w	r0, [fp, #18]
 80112f8:	9a04      	ldr	r2, [sp, #16]
 80112fa:	f88b 50b2 	strb.w	r5, [fp, #178]	; 0xb2
 80112fe:	fb03 2000 	mla	r0, r3, r0, r2
 8011302:	fb09 4311 	mls	r3, r9, r1, r4
 8011306:	2b00      	cmp	r3, #0
 8011308:	bfb8      	it	lt
 801130a:	444b      	addlt	r3, r9
 801130c:	b21b      	sxth	r3, r3
 801130e:	ee07 3a90 	vmov	s15, r3
 8011312:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011316:	f8cb 00b4 	str.w	r0, [fp, #180]	; 0xb4
 801131a:	ee87 0a88 	vdiv.f32	s0, s15, s16
 801131e:	f8ab 50d0 	strh.w	r5, [fp, #208]	; 0xd0
 8011322:	f8ab 40d2 	strh.w	r4, [fp, #210]	; 0xd2
 8011326:	f8ab 43c8 	strh.w	r4, [fp, #968]	; 0x3c8
 801132a:	f8ab 60d4 	strh.w	r6, [fp, #212]	; 0xd4
 801132e:	f8ab 63ca 	strh.w	r6, [fp, #970]	; 0x3ca
 8011332:	f8ab a0d6 	strh.w	sl, [fp, #214]	; 0xd6
 8011336:	f8ab a3cc 	strh.w	sl, [fp, #972]	; 0x3cc
 801133a:	f009 f923 	bl	801a584 <roundf>
 801133e:	fb96 f3f9 	sdiv	r3, r6, r9
 8011342:	fb09 6613 	mls	r6, r9, r3, r6
 8011346:	2e00      	cmp	r6, #0
 8011348:	bfb8      	it	lt
 801134a:	444e      	addlt	r6, r9
 801134c:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8011350:	b236      	sxth	r6, r6
 8011352:	edcd 7a00 	vstr	s15, [sp]
 8011356:	ee07 6a90 	vmov	s15, r6
 801135a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801135e:	f89d 4000 	ldrb.w	r4, [sp]
 8011362:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8011366:	f009 f90d 	bl	801a584 <roundf>
 801136a:	fb9a f3f9 	sdiv	r3, sl, r9
 801136e:	fb09 a213 	mls	r2, r9, r3, sl
 8011372:	2a00      	cmp	r2, #0
 8011374:	bfb8      	it	lt
 8011376:	444a      	addlt	r2, r9
 8011378:	b212      	sxth	r2, r2
 801137a:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 801137e:	edcd 7a00 	vstr	s15, [sp]
 8011382:	ee07 2a90 	vmov	s15, r2
 8011386:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801138a:	f89d 5000 	ldrb.w	r5, [sp]
 801138e:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8011392:	f009 f8f7 	bl	801a584 <roundf>
 8011396:	2c1f      	cmp	r4, #31
 8011398:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 801139c:	edcd 7a00 	vstr	s15, [sp]
 80113a0:	f89d 3000 	ldrb.w	r3, [sp]
 80113a4:	f240 81ea 	bls.w	801177c <MEMS_runMagCal.constprop.21+0xaa8>
 80113a8:	f8db 10b8 	ldr.w	r1, [fp, #184]	; 0xb8
 80113ac:	f1a4 0220 	sub.w	r2, r4, #32
 80113b0:	2001      	movs	r0, #1
 80113b2:	fa00 f202 	lsl.w	r2, r0, r2
 80113b6:	ea22 0201 	bic.w	r2, r2, r1
 80113ba:	404a      	eors	r2, r1
 80113bc:	f8cb 20b8 	str.w	r2, [fp, #184]	; 0xb8
 80113c0:	2d1f      	cmp	r5, #31
 80113c2:	f240 81d1 	bls.w	8011768 <MEMS_runMagCal.constprop.21+0xa94>
 80113c6:	f8db 10c0 	ldr.w	r1, [fp, #192]	; 0xc0
 80113ca:	f1a5 0220 	sub.w	r2, r5, #32
 80113ce:	2001      	movs	r0, #1
 80113d0:	fa00 f202 	lsl.w	r2, r0, r2
 80113d4:	ea22 0201 	bic.w	r2, r2, r1
 80113d8:	404a      	eors	r2, r1
 80113da:	f8cb 20c0 	str.w	r2, [fp, #192]	; 0xc0
 80113de:	2b1f      	cmp	r3, #31
 80113e0:	f200 81d6 	bhi.w	8011790 <MEMS_runMagCal.constprop.21+0xabc>
 80113e4:	f8db 20c8 	ldr.w	r2, [fp, #200]	; 0xc8
 80113e8:	2101      	movs	r1, #1
 80113ea:	fa01 f303 	lsl.w	r3, r1, r3
 80113ee:	ea23 0302 	bic.w	r3, r3, r2
 80113f2:	4053      	eors	r3, r2
 80113f4:	f8cb 30c8 	str.w	r3, [fp, #200]	; 0xc8
 80113f8:	9100      	str	r1, [sp, #0]
 80113fa:	3701      	adds	r7, #1
 80113fc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80113fe:	b23f      	sxth	r7, r7
 8011400:	4297      	cmp	r7, r2
 8011402:	463b      	mov	r3, r7
 8011404:	f280 81d1 	bge.w	80117aa <MEMS_runMagCal.constprop.21+0xad6>
 8011408:	f818 1037 	ldrb.w	r1, [r8, r7, lsl #3]
 801140c:	eb08 02c7 	add.w	r2, r8, r7, lsl #3
 8011410:	2900      	cmp	r1, #0
 8011412:	d0f2      	beq.n	80113fa <MEMS_runMagCal.constprop.21+0x726>
 8011414:	f9b2 4002 	ldrsh.w	r4, [r2, #2]
 8011418:	f9b2 6004 	ldrsh.w	r6, [r2, #4]
 801141c:	ee07 4a90 	vmov	s15, r4
 8011420:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011424:	ee28 7a89 	vmul.f32	s14, s17, s18
 8011428:	eef0 7ae7 	vabs.f32	s15, s15
 801142c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8011430:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011434:	f57f af51 	bpl.w	80112da <MEMS_runMagCal.constprop.21+0x606>
 8011438:	ee07 6a90 	vmov	s15, r6
 801143c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011440:	f9b2 a006 	ldrsh.w	sl, [r2, #6]
 8011444:	eef0 7ae7 	vabs.f32	s15, s15
 8011448:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801144c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011450:	f77f af45 	ble.w	80112de <MEMS_runMagCal.constprop.21+0x60a>
 8011454:	ee07 aa90 	vmov	s15, sl
 8011458:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801145c:	eef0 7ae7 	vabs.f32	s15, s15
 8011460:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8011464:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011468:	dcc7      	bgt.n	80113fa <MEMS_runMagCal.constprop.21+0x726>
 801146a:	e738      	b.n	80112de <MEMS_runMagCal.constprop.21+0x60a>
 801146c:	ed9b 0a05 	vldr	s0, [fp, #20]
 8011470:	4285      	cmp	r5, r0
 8011472:	bf28      	it	cs
 8011474:	4605      	movcs	r5, r0
 8011476:	4631      	mov	r1, r6
 8011478:	f10d 00aa 	add.w	r0, sp, #170	; 0xaa
 801147c:	4623      	mov	r3, r4
 801147e:	aa10      	add	r2, sp, #64	; 0x40
 8011480:	f88b 5034 	strb.w	r5, [fp, #52]	; 0x34
 8011484:	f7fe fbde 	bl	800fc44 <getMagStats.constprop.35>
 8011488:	ed1f 7abf 	vldr	s14, [pc, #-764]	; 8011190 <MEMS_runMagCal.constprop.21+0x4bc>
 801148c:	eddd 7a10 	vldr	s15, [sp, #64]	; 0x40
 8011490:	edd4 6a00 	vldr	s13, [r4]
 8011494:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011498:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 801149c:	eef0 7ae7 	vabs.f32	s15, s15
 80114a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80114a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80114a8:	d505      	bpl.n	80114b6 <MEMS_runMagCal.constprop.21+0x7e2>
 80114aa:	eef4 6ac7 	vcmpe.f32	s13, s14
 80114ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80114b2:	f101 8670 	bmi.w	8013196 <MEMS_runMagCal.constprop.21+0x24c2>
 80114b6:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 80114ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80114be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80114c2:	f141 866b 	bpl.w	801319c <MEMS_runMagCal.constprop.21+0x24c8>
 80114c6:	eef4 6ac7 	vcmpe.f32	s13, s14
 80114ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80114ce:	bf4c      	ite	mi
 80114d0:	2302      	movmi	r3, #2
 80114d2:	2301      	movpl	r3, #1
 80114d4:	f89d 20a8 	ldrb.w	r2, [sp, #168]	; 0xa8
 80114d8:	f88b 307c 	strb.w	r3, [fp, #124]	; 0x7c
 80114dc:	2ac8      	cmp	r2, #200	; 0xc8
 80114de:	d902      	bls.n	80114e6 <MEMS_runMagCal.constprop.21+0x812>
 80114e0:	2302      	movs	r3, #2
 80114e2:	f88b 307c 	strb.w	r3, [fp, #124]	; 0x7c
 80114e6:	f20d 5d6c 	addw	sp, sp, #1388	; 0x56c
 80114ea:	ecbd 8b10 	vpop	{d8-d15}
 80114ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80114f2:	1e72      	subs	r2, r6, #1
 80114f4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80114f8:	920d      	str	r2, [sp, #52]	; 0x34
 80114fa:	fb02 fe0e 	mul.w	lr, r2, lr
 80114fe:	eba3 030e 	sub.w	r3, r3, lr
 8011502:	9304      	str	r3, [sp, #16]
 8011504:	960c      	str	r6, [sp, #48]	; 0x30
 8011506:	4637      	mov	r7, r6
 8011508:	b166      	cbz	r6, 8011524 <MEMS_runMagCal.constprop.21+0x850>
 801150a:	2500      	movs	r5, #0
 801150c:	e401      	b.n	8010d12 <MEMS_runMagCal.constprop.21+0x3e>
 801150e:	f8db 20b4 	ldr.w	r2, [fp, #180]	; 0xb4
 8011512:	4291      	cmp	r1, r2
 8011514:	f4ff ac4f 	bcc.w	8010db6 <MEMS_runMagCal.constprop.21+0xe2>
 8011518:	f89b 30b0 	ldrb.w	r3, [fp, #176]	; 0xb0
 801151c:	2b00      	cmp	r3, #0
 801151e:	f47f ac66 	bne.w	8010dee <MEMS_runMagCal.constprop.21+0x11a>
 8011522:	e454      	b.n	8010dce <MEMS_runMagCal.constprop.21+0xfa>
 8011524:	f8ab 6018 	strh.w	r6, [fp, #24]
 8011528:	e430      	b.n	8010d8c <MEMS_runMagCal.constprop.21+0xb8>
 801152a:	2200      	movs	r2, #0
 801152c:	23ff      	movs	r3, #255	; 0xff
 801152e:	eeb0 0a48 	vmov.f32	s0, s16
 8011532:	4648      	mov	r0, r9
 8011534:	f88b 20b0 	strb.w	r2, [fp, #176]	; 0xb0
 8011538:	f88b 30b2 	strb.w	r3, [fp, #178]	; 0xb2
 801153c:	f7ff f882 	bl	8010644 <MEMS_updateMagBufferIndex.constprop.33>
 8011540:	e6b7      	b.n	80112b2 <MEMS_runMagCal.constprop.21+0x5de>
 8011542:	f8ad c0d8 	strh.w	ip, [sp, #216]	; 0xd8
 8011546:	f1be 0f00 	cmp.w	lr, #0
 801154a:	d00a      	beq.n	8011562 <MEMS_runMagCal.constprop.21+0x88e>
 801154c:	fa0f f78c 	sxth.w	r7, ip
 8011550:	f5b7 4f80 	cmp.w	r7, #16384	; 0x4000
 8011554:	f6ff ad61 	blt.w	801101a <MEMS_runMagCal.constprop.21+0x346>
 8011558:	2602      	movs	r6, #2
 801155a:	f04f 0a00 	mov.w	sl, #0
 801155e:	4651      	mov	r1, sl
 8011560:	e5f0      	b.n	8011144 <MEMS_runMagCal.constprop.21+0x470>
 8011562:	4676      	mov	r6, lr
 8011564:	e7f9      	b.n	801155a <MEMS_runMagCal.constprop.21+0x886>
 8011566:	9905      	ldr	r1, [sp, #20]
 8011568:	f8cb 1030 	str.w	r1, [fp, #48]	; 0x30
 801156c:	2200      	movs	r2, #0
 801156e:	23ff      	movs	r3, #255	; 0xff
 8011570:	f88b 20b0 	strb.w	r2, [fp, #176]	; 0xb0
 8011574:	f88b 30b2 	strb.w	r3, [fp, #178]	; 0xb2
 8011578:	f20d 5d6c 	addw	sp, sp, #1388	; 0x56c
 801157c:	ecbd 8b10 	vpop	{d8-d15}
 8011580:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011584:	2c01      	cmp	r4, #1
 8011586:	edcd 7a10 	vstr	s15, [sp, #64]	; 0x40
 801158a:	eeb0 0a67 	vmov.f32	s0, s15
 801158e:	f63f ae0a 	bhi.w	80111a6 <MEMS_runMagCal.constprop.21+0x4d2>
 8011592:	e612      	b.n	80111ba <MEMS_runMagCal.constprop.21+0x4e6>
 8011594:	f9bb 03ca 	ldrsh.w	r0, [fp, #970]	; 0x3ca
 8011598:	f9bb 13c8 	ldrsh.w	r1, [fp, #968]	; 0x3c8
 801159c:	f9bb 33cc 	ldrsh.w	r3, [fp, #972]	; 0x3cc
 80115a0:	1b80      	subs	r0, r0, r6
 80115a2:	fb00 f000 	mul.w	r0, r0, r0
 80115a6:	1b09      	subs	r1, r1, r4
 80115a8:	fb01 0101 	mla	r1, r1, r1, r0
 80115ac:	eba3 030a 	sub.w	r3, r3, sl
 80115b0:	fb03 1303 	mla	r3, r3, r3, r1
 80115b4:	ee07 3a90 	vmov	s15, r3
 80115b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80115bc:	eef4 9ae7 	vcmpe.f32	s19, s15
 80115c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80115c4:	f73f af19 	bgt.w	80113fa <MEMS_runMagCal.constprop.21+0x726>
 80115c8:	fb94 f3f9 	sdiv	r3, r4, r9
 80115cc:	fb09 4313 	mls	r3, r9, r3, r4
 80115d0:	2b00      	cmp	r3, #0
 80115d2:	bfb8      	it	lt
 80115d4:	444b      	addlt	r3, r9
 80115d6:	b21b      	sxth	r3, r3
 80115d8:	ee07 3a90 	vmov	s15, r3
 80115dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80115e0:	ee87 0a88 	vdiv.f32	s0, s15, s16
 80115e4:	f008 ffce 	bl	801a584 <roundf>
 80115e8:	fb96 f3f9 	sdiv	r3, r6, r9
 80115ec:	fb09 6313 	mls	r3, r9, r3, r6
 80115f0:	2b00      	cmp	r3, #0
 80115f2:	bfb8      	it	lt
 80115f4:	444b      	addlt	r3, r9
 80115f6:	b21b      	sxth	r3, r3
 80115f8:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 80115fc:	edcd 7a01 	vstr	s15, [sp, #4]
 8011600:	ee07 3a90 	vmov	s15, r3
 8011604:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011608:	f89d 2004 	ldrb.w	r2, [sp, #4]
 801160c:	9202      	str	r2, [sp, #8]
 801160e:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8011612:	f008 ffb7 	bl	801a584 <roundf>
 8011616:	fb9a f3f9 	sdiv	r3, sl, r9
 801161a:	fb09 a313 	mls	r3, r9, r3, sl
 801161e:	2b00      	cmp	r3, #0
 8011620:	bfb8      	it	lt
 8011622:	444b      	addlt	r3, r9
 8011624:	b21b      	sxth	r3, r3
 8011626:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 801162a:	edcd 7a01 	vstr	s15, [sp, #4]
 801162e:	ee07 3a90 	vmov	s15, r3
 8011632:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011636:	f89d 2004 	ldrb.w	r2, [sp, #4]
 801163a:	9203      	str	r2, [sp, #12]
 801163c:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8011640:	f008 ffa0 	bl	801a584 <roundf>
 8011644:	f8db 30b8 	ldr.w	r3, [fp, #184]	; 0xb8
 8011648:	f8db 10bc 	ldr.w	r1, [fp, #188]	; 0xbc
 801164c:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8011650:	edcd 7a01 	vstr	s15, [sp, #4]
 8011654:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8011658:	9201      	str	r2, [sp, #4]
 801165a:	9a02      	ldr	r2, [sp, #8]
 801165c:	2a1f      	cmp	r2, #31
 801165e:	f240 852e 	bls.w	80120be <MEMS_runMagCal.constprop.21+0x13ea>
 8011662:	f1a2 0e20 	sub.w	lr, r2, #32
 8011666:	2201      	movs	r2, #1
 8011668:	fa02 fe0e 	lsl.w	lr, r2, lr
 801166c:	ea0e 0e03 	and.w	lr, lr, r3
 8011670:	9a03      	ldr	r2, [sp, #12]
 8011672:	f8db 30c0 	ldr.w	r3, [fp, #192]	; 0xc0
 8011676:	f8db 10c4 	ldr.w	r1, [fp, #196]	; 0xc4
 801167a:	2a1f      	cmp	r2, #31
 801167c:	f240 852e 	bls.w	80120dc <MEMS_runMagCal.constprop.21+0x1408>
 8011680:	f1a2 0120 	sub.w	r1, r2, #32
 8011684:	2201      	movs	r2, #1
 8011686:	fa02 f101 	lsl.w	r1, r2, r1
 801168a:	4019      	ands	r1, r3
 801168c:	9a01      	ldr	r2, [sp, #4]
 801168e:	f8db 30cc 	ldr.w	r3, [fp, #204]	; 0xcc
 8011692:	f8db 00c8 	ldr.w	r0, [fp, #200]	; 0xc8
 8011696:	2a1f      	cmp	r2, #31
 8011698:	f240 8519 	bls.w	80120ce <MEMS_runMagCal.constprop.21+0x13fa>
 801169c:	f1a2 0020 	sub.w	r0, r2, #32
 80116a0:	2201      	movs	r2, #1
 80116a2:	fa02 f000 	lsl.w	r0, r2, r0
 80116a6:	4003      	ands	r3, r0
 80116a8:	f1be 0f00 	cmp.w	lr, #0
 80116ac:	f040 851d 	bne.w	80120ea <MEMS_runMagCal.constprop.21+0x1416>
 80116b0:	2900      	cmp	r1, #0
 80116b2:	f040 851e 	bne.w	80120f2 <MEMS_runMagCal.constprop.21+0x141e>
 80116b6:	2b00      	cmp	r3, #0
 80116b8:	f040 851b 	bne.w	80120f2 <MEMS_runMagCal.constprop.21+0x141e>
 80116bc:	f89b 00b1 	ldrb.w	r0, [fp, #177]	; 0xb1
 80116c0:	f99b 10b2 	ldrsb.w	r1, [fp, #178]	; 0xb2
 80116c4:	4602      	mov	r2, r0
 80116c6:	3101      	adds	r1, #1
 80116c8:	3501      	adds	r5, #1
 80116ca:	4295      	cmp	r5, r2
 80116cc:	fb91 f3f2 	sdiv	r3, r1, r2
 80116d0:	fb02 1113 	mls	r1, r2, r3, r1
 80116d4:	bfa8      	it	ge
 80116d6:	4615      	movge	r5, r2
 80116d8:	b249      	sxtb	r1, r1
 80116da:	f8db 30b4 	ldr.w	r3, [fp, #180]	; 0xb4
 80116de:	9a04      	ldr	r2, [sp, #16]
 80116e0:	f9bb e012 	ldrsh.w	lr, [fp, #18]
 80116e4:	f8ab 43c8 	strh.w	r4, [fp, #968]	; 0x3c8
 80116e8:	f101 0c04 	add.w	ip, r1, #4
 80116ec:	eb0b 0ccc 	add.w	ip, fp, ip, lsl #3
 80116f0:	b2ed      	uxtb	r5, r5
 80116f2:	1ad3      	subs	r3, r2, r3
 80116f4:	fb0e 3307 	mla	r3, lr, r7, r3
 80116f8:	4285      	cmp	r5, r0
 80116fa:	f88b 50b0 	strb.w	r5, [fp, #176]	; 0xb0
 80116fe:	f8ab 63ca 	strh.w	r6, [fp, #970]	; 0x3ca
 8011702:	f8ab a3cc 	strh.w	sl, [fp, #972]	; 0x3cc
 8011706:	f88b 10b2 	strb.w	r1, [fp, #178]	; 0xb2
 801170a:	f8ac 40b2 	strh.w	r4, [ip, #178]	; 0xb2
 801170e:	f8ac 60b4 	strh.w	r6, [ip, #180]	; 0xb4
 8011712:	f8ac a0b6 	strh.w	sl, [ip, #182]	; 0xb6
 8011716:	f8ac 30b0 	strh.w	r3, [ip, #176]	; 0xb0
 801171a:	f000 856f 	beq.w	80121fc <MEMS_runMagCal.constprop.21+0x1528>
 801171e:	9b02      	ldr	r3, [sp, #8]
 8011720:	2b1f      	cmp	r3, #31
 8011722:	f240 855f 	bls.w	80121e4 <MEMS_runMagCal.constprop.21+0x1510>
 8011726:	f8db 20b8 	ldr.w	r2, [fp, #184]	; 0xb8
 801172a:	3b20      	subs	r3, #32
 801172c:	2101      	movs	r1, #1
 801172e:	fa01 f303 	lsl.w	r3, r1, r3
 8011732:	ea23 0302 	bic.w	r3, r3, r2
 8011736:	4053      	eors	r3, r2
 8011738:	f8cb 30b8 	str.w	r3, [fp, #184]	; 0xb8
 801173c:	9b03      	ldr	r3, [sp, #12]
 801173e:	2b1f      	cmp	r3, #31
 8011740:	f240 853e 	bls.w	80121c0 <MEMS_runMagCal.constprop.21+0x14ec>
 8011744:	f8db 20c0 	ldr.w	r2, [fp, #192]	; 0xc0
 8011748:	3b20      	subs	r3, #32
 801174a:	2101      	movs	r1, #1
 801174c:	fa01 f303 	lsl.w	r3, r1, r3
 8011750:	ea23 0302 	bic.w	r3, r3, r2
 8011754:	4053      	eors	r3, r2
 8011756:	f8cb 30c0 	str.w	r3, [fp, #192]	; 0xc0
 801175a:	9b01      	ldr	r3, [sp, #4]
 801175c:	e63f      	b.n	80113de <MEMS_runMagCal.constprop.21+0x70a>
 801175e:	2300      	movs	r3, #0
 8011760:	4699      	mov	r9, r3
 8011762:	f89b 7035 	ldrb.w	r7, [fp, #53]	; 0x35
 8011766:	e539      	b.n	80111dc <MEMS_runMagCal.constprop.21+0x508>
 8011768:	f8db 10c4 	ldr.w	r1, [fp, #196]	; 0xc4
 801176c:	2201      	movs	r2, #1
 801176e:	40aa      	lsls	r2, r5
 8011770:	ea22 0201 	bic.w	r2, r2, r1
 8011774:	404a      	eors	r2, r1
 8011776:	f8cb 20c4 	str.w	r2, [fp, #196]	; 0xc4
 801177a:	e630      	b.n	80113de <MEMS_runMagCal.constprop.21+0x70a>
 801177c:	f8db 10bc 	ldr.w	r1, [fp, #188]	; 0xbc
 8011780:	2201      	movs	r2, #1
 8011782:	40a2      	lsls	r2, r4
 8011784:	ea22 0201 	bic.w	r2, r2, r1
 8011788:	404a      	eors	r2, r1
 801178a:	f8cb 20bc 	str.w	r2, [fp, #188]	; 0xbc
 801178e:	e617      	b.n	80113c0 <MEMS_runMagCal.constprop.21+0x6ec>
 8011790:	f8db 20cc 	ldr.w	r2, [fp, #204]	; 0xcc
 8011794:	2101      	movs	r1, #1
 8011796:	3b20      	subs	r3, #32
 8011798:	fa01 f303 	lsl.w	r3, r1, r3
 801179c:	ea23 0302 	bic.w	r3, r3, r2
 80117a0:	4053      	eors	r3, r2
 80117a2:	f8cb 30cc 	str.w	r3, [fp, #204]	; 0xcc
 80117a6:	9100      	str	r1, [sp, #0]
 80117a8:	e627      	b.n	80113fa <MEMS_runMagCal.constprop.21+0x726>
 80117aa:	f8dd a018 	ldr.w	sl, [sp, #24]
 80117ae:	9a00      	ldr	r2, [sp, #0]
 80117b0:	f89b 3024 	ldrb.w	r3, [fp, #36]	; 0x24
 80117b4:	431a      	orrs	r2, r3
 80117b6:	f88b 2024 	strb.w	r2, [fp, #36]	; 0x24
 80117ba:	2a00      	cmp	r2, #0
 80117bc:	f43f ae93 	beq.w	80114e6 <MEMS_runMagCal.constprop.21+0x812>
 80117c0:	f89b 30b0 	ldrb.w	r3, [fp, #176]	; 0xb0
 80117c4:	9306      	str	r3, [sp, #24]
 80117c6:	2b19      	cmp	r3, #25
 80117c8:	f67f ae8d 	bls.w	80114e6 <MEMS_runMagCal.constprop.21+0x812>
 80117cc:	f8db 302c 	ldr.w	r3, [fp, #44]	; 0x2c
 80117d0:	9307      	str	r3, [sp, #28]
 80117d2:	2b00      	cmp	r3, #0
 80117d4:	f000 84ed 	beq.w	80121b2 <MEMS_runMagCal.constprop.21+0x14de>
 80117d8:	f8db 3028 	ldr.w	r3, [fp, #40]	; 0x28
 80117dc:	2b00      	cmp	r3, #0
 80117de:	f000 84e8 	beq.w	80121b2 <MEMS_runMagCal.constprop.21+0x14de>
 80117e2:	eddd 7a05 	vldr	s15, [sp, #20]
 80117e6:	ed9f 7ac8 	vldr	s14, [pc, #800]	; 8011b08 <MEMS_runMagCal.constprop.21+0xe34>
 80117ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80117ee:	ee06 3a90 	vmov	s13, r3
 80117f2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80117f6:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80117fa:	eeb7 6a08 	vmov.f32	s12, #120	; 0x3fc00000  1.5
 80117fe:	ee37 7a66 	vsub.f32	s14, s14, s13
 8011802:	eeb4 7ac6 	vcmpe.f32	s14, s12
 8011806:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801180a:	f200 84d2 	bhi.w	80121b2 <MEMS_runMagCal.constprop.21+0x14de>
 801180e:	f1ba 0f00 	cmp.w	sl, #0
 8011812:	f43f ae68 	beq.w	80114e6 <MEMS_runMagCal.constprop.21+0x812>
 8011816:	ed9f 7abc 	vldr	s14, [pc, #752]	; 8011b08 <MEMS_runMagCal.constprop.21+0xe34>
 801181a:	ee67 7a87 	vmul.f32	s15, s15, s14
 801181e:	ed9d 7a07 	vldr	s14, [sp, #28]
 8011822:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8011826:	eef7 6a08 	vmov.f32	s13, #120	; 0x3fc00000  1.5
 801182a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801182e:	eef4 7ae6 	vcmpe.f32	s15, s13
 8011832:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011836:	bf4c      	ite	mi
 8011838:	2301      	movmi	r3, #1
 801183a:	2300      	movpl	r3, #0
 801183c:	9308      	str	r3, [sp, #32]
 801183e:	f8db 20c4 	ldr.w	r2, [fp, #196]	; 0xc4
 8011842:	9203      	str	r2, [sp, #12]
 8011844:	f8db 20c8 	ldr.w	r2, [fp, #200]	; 0xc8
 8011848:	9202      	str	r2, [sp, #8]
 801184a:	f8db 20c0 	ldr.w	r2, [fp, #192]	; 0xc0
 801184e:	9204      	str	r2, [sp, #16]
 8011850:	2300      	movs	r3, #0
 8011852:	f8db 20cc 	ldr.w	r2, [fp, #204]	; 0xcc
 8011856:	eddb 8a05 	vldr	s17, [fp, #20]
 801185a:	f8db 90b8 	ldr.w	r9, [fp, #184]	; 0xb8
 801185e:	f8db 80bc 	ldr.w	r8, [fp, #188]	; 0xbc
 8011862:	9201      	str	r2, [sp, #4]
 8011864:	4619      	mov	r1, r3
 8011866:	9329      	str	r3, [sp, #164]	; 0xa4
 8011868:	461d      	mov	r5, r3
 801186a:	469e      	mov	lr, r3
 801186c:	932a      	str	r3, [sp, #168]	; 0xa8
 801186e:	932b      	str	r3, [sp, #172]	; 0xac
 8011870:	932c      	str	r3, [sp, #176]	; 0xb0
 8011872:	932d      	str	r3, [sp, #180]	; 0xb4
 8011874:	f04f 0c01 	mov.w	ip, #1
 8011878:	469a      	mov	sl, r3
 801187a:	f1ae 0320 	sub.w	r3, lr, #32
 801187e:	9a04      	ldr	r2, [sp, #16]
 8011880:	9f03      	ldr	r7, [sp, #12]
 8011882:	fa0c f40e 	lsl.w	r4, ip, lr
 8011886:	fa0c f303 	lsl.w	r3, ip, r3
 801188a:	ea03 0002 	and.w	r0, r3, r2
 801188e:	ea04 0208 	and.w	r2, r4, r8
 8011892:	9200      	str	r2, [sp, #0]
 8011894:	9a01      	ldr	r2, [sp, #4]
 8011896:	ea03 0609 	and.w	r6, r3, r9
 801189a:	4013      	ands	r3, r2
 801189c:	9a00      	ldr	r2, [sp, #0]
 801189e:	4027      	ands	r7, r4
 80118a0:	2e00      	cmp	r6, #0
 80118a2:	bf0c      	ite	eq
 80118a4:	4656      	moveq	r6, sl
 80118a6:	f10a 0601 	addne.w	r6, sl, #1
 80118aa:	2800      	cmp	r0, #0
 80118ac:	bf0c      	ite	eq
 80118ae:	4628      	moveq	r0, r5
 80118b0:	1c68      	addne	r0, r5, #1
 80118b2:	2a00      	cmp	r2, #0
 80118b4:	bf0c      	ite	eq
 80118b6:	4652      	moveq	r2, sl
 80118b8:	f10a 0201 	addne.w	r2, sl, #1
 80118bc:	2f00      	cmp	r7, #0
 80118be:	bf18      	it	ne
 80118c0:	3501      	addne	r5, #1
 80118c2:	fa5f fa8e 	uxtb.w	sl, lr
 80118c6:	9f02      	ldr	r7, [sp, #8]
 80118c8:	f1ba 0f1f 	cmp.w	sl, #31
 80118cc:	ea04 0407 	and.w	r4, r4, r7
 80118d0:	b2f6      	uxtb	r6, r6
 80118d2:	bf88      	it	hi
 80118d4:	461c      	movhi	r4, r3
 80118d6:	b2c0      	uxtb	r0, r0
 80118d8:	b2d2      	uxtb	r2, r2
 80118da:	f10e 0e01 	add.w	lr, lr, #1
 80118de:	bf94      	ite	ls
 80118e0:	4692      	movls	sl, r2
 80118e2:	46b2      	movhi	sl, r6
 80118e4:	b2ed      	uxtb	r5, r5
 80118e6:	bf88      	it	hi
 80118e8:	4605      	movhi	r5, r0
 80118ea:	2c00      	cmp	r4, #0
 80118ec:	bf0c      	ite	eq
 80118ee:	460c      	moveq	r4, r1
 80118f0:	1c4c      	addne	r4, r1, #1
 80118f2:	f1be 0f40 	cmp.w	lr, #64	; 0x40
 80118f6:	b2e1      	uxtb	r1, r4
 80118f8:	d1bf      	bne.n	801187a <MEMS_runMagCal.constprop.21+0xba6>
 80118fa:	4652      	mov	r2, sl
 80118fc:	2a05      	cmp	r2, #5
 80118fe:	f240 833b 	bls.w	8011f78 <MEMS_runMagCal.constprop.21+0x12a4>
 8011902:	2d05      	cmp	r5, #5
 8011904:	f240 8338 	bls.w	8011f78 <MEMS_runMagCal.constprop.21+0x12a4>
 8011908:	2905      	cmp	r1, #5
 801190a:	f240 8335 	bls.w	8011f78 <MEMS_runMagCal.constprop.21+0x12a4>
 801190e:	f99b 30b2 	ldrsb.w	r3, [fp, #178]	; 0xb2
 8011912:	f89b 40b1 	ldrb.w	r4, [fp, #177]	; 0xb1
 8011916:	9300      	str	r3, [sp, #0]
 8011918:	9b06      	ldr	r3, [sp, #24]
 801191a:	42a3      	cmp	r3, r4
 801191c:	f000 855a 	beq.w	80123d4 <MEMS_runMagCal.constprop.21+0x1700>
 8011920:	9b00      	ldr	r3, [sp, #0]
 8011922:	1c5d      	adds	r5, r3, #1
 8011924:	9b06      	ldr	r3, [sp, #24]
 8011926:	1aea      	subs	r2, r5, r3
 8011928:	fb92 f3f4 	sdiv	r3, r2, r4
 801192c:	fb04 2313 	mls	r3, r4, r3, r2
 8011930:	b219      	sxth	r1, r3
 8011932:	2900      	cmp	r1, #0
 8011934:	bfb8      	it	lt
 8011936:	191b      	addlt	r3, r3, r4
 8011938:	46a0      	mov	r8, r4
 801193a:	bfb8      	it	lt
 801193c:	b219      	sxthlt	r1, r3
 801193e:	f101 0315 	add.w	r3, r1, #21
 8011942:	eb0b 03c3 	add.w	r3, fp, r3, lsl #3
 8011946:	2200      	movs	r2, #0
 8011948:	f9b3 602a 	ldrsh.w	r6, [r3, #42]	; 0x2a
 801194c:	f9b3 702c 	ldrsh.w	r7, [r3, #44]	; 0x2c
 8011950:	f9b3 002e 	ldrsh.w	r0, [r3, #46]	; 0x2e
 8011954:	f8ad 6050 	strh.w	r6, [sp, #80]	; 0x50
 8011958:	f8ad 6058 	strh.w	r6, [sp, #88]	; 0x58
 801195c:	46b1      	mov	r9, r6
 801195e:	f8ad 7052 	strh.w	r7, [sp, #82]	; 0x52
 8011962:	f8ad 705a 	strh.w	r7, [sp, #90]	; 0x5a
 8011966:	f8ad 0054 	strh.w	r0, [sp, #84]	; 0x54
 801196a:	f8ad 005c 	strh.w	r0, [sp, #92]	; 0x5c
 801196e:	900a      	str	r0, [sp, #40]	; 0x28
 8011970:	9001      	str	r0, [sp, #4]
 8011972:	46ba      	mov	sl, r7
 8011974:	9202      	str	r2, [sp, #8]
 8011976:	9203      	str	r2, [sp, #12]
 8011978:	9204      	str	r2, [sp, #16]
 801197a:	9209      	str	r2, [sp, #36]	; 0x24
 801197c:	920b      	str	r2, [sp, #44]	; 0x2c
 801197e:	920c      	str	r2, [sp, #48]	; 0x30
 8011980:	910d      	str	r1, [sp, #52]	; 0x34
 8011982:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011984:	eb03 0e02 	add.w	lr, r3, r2
 8011988:	fb9e f3f8 	sdiv	r3, lr, r8
 801198c:	fb08 e313 	mls	r3, r8, r3, lr
 8011990:	b2db      	uxtb	r3, r3
 8011992:	3315      	adds	r3, #21
 8011994:	eb0b 0ec3 	add.w	lr, fp, r3, lsl #3
 8011998:	f9be e02a 	ldrsh.w	lr, [lr, #42]	; 0x2a
 801199c:	45b6      	cmp	lr, r6
 801199e:	dd02      	ble.n	80119a6 <MEMS_runMagCal.constprop.21+0xcd2>
 80119a0:	2101      	movs	r1, #1
 80119a2:	4676      	mov	r6, lr
 80119a4:	9102      	str	r1, [sp, #8]
 80119a6:	eb0b 0cc3 	add.w	ip, fp, r3, lsl #3
 80119aa:	f9bc c02c 	ldrsh.w	ip, [ip, #44]	; 0x2c
 80119ae:	45bc      	cmp	ip, r7
 80119b0:	dd02      	ble.n	80119b8 <MEMS_runMagCal.constprop.21+0xce4>
 80119b2:	2101      	movs	r1, #1
 80119b4:	4667      	mov	r7, ip
 80119b6:	9104      	str	r1, [sp, #16]
 80119b8:	eb0b 03c3 	add.w	r3, fp, r3, lsl #3
 80119bc:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 80119c0:	4283      	cmp	r3, r0
 80119c2:	dd02      	ble.n	80119ca <MEMS_runMagCal.constprop.21+0xcf6>
 80119c4:	2101      	movs	r1, #1
 80119c6:	4618      	mov	r0, r3
 80119c8:	9103      	str	r1, [sp, #12]
 80119ca:	45ce      	cmp	lr, r9
 80119cc:	bfba      	itte	lt
 80119ce:	2101      	movlt	r1, #1
 80119d0:	910b      	strlt	r1, [sp, #44]	; 0x2c
 80119d2:	46ce      	movge	lr, r9
 80119d4:	45d4      	cmp	ip, sl
 80119d6:	bfbc      	itt	lt
 80119d8:	2101      	movlt	r1, #1
 80119da:	910c      	strlt	r1, [sp, #48]	; 0x30
 80119dc:	9901      	ldr	r1, [sp, #4]
 80119de:	bfa8      	it	ge
 80119e0:	46d4      	movge	ip, sl
 80119e2:	428b      	cmp	r3, r1
 80119e4:	da03      	bge.n	80119ee <MEMS_runMagCal.constprop.21+0xd1a>
 80119e6:	930a      	str	r3, [sp, #40]	; 0x28
 80119e8:	9301      	str	r3, [sp, #4]
 80119ea:	2301      	movs	r3, #1
 80119ec:	9309      	str	r3, [sp, #36]	; 0x24
 80119ee:	3201      	adds	r2, #1
 80119f0:	9906      	ldr	r1, [sp, #24]
 80119f2:	b2d3      	uxtb	r3, r2
 80119f4:	4299      	cmp	r1, r3
 80119f6:	46f1      	mov	r9, lr
 80119f8:	46e2      	mov	sl, ip
 80119fa:	d8c2      	bhi.n	8011982 <MEMS_runMagCal.constprop.21+0xcae>
 80119fc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80119fe:	2b00      	cmp	r3, #0
 8011a00:	f040 84e4 	bne.w	80123cc <MEMS_runMagCal.constprop.21+0x16f8>
 8011a04:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011a06:	b10b      	cbz	r3, 8011a0c <MEMS_runMagCal.constprop.21+0xd38>
 8011a08:	f8ad e058 	strh.w	lr, [sp, #88]	; 0x58
 8011a0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011a0e:	b11b      	cbz	r3, 8011a18 <MEMS_runMagCal.constprop.21+0xd44>
 8011a10:	f8bd 3028 	ldrh.w	r3, [sp, #40]	; 0x28
 8011a14:	f8ad 305c 	strh.w	r3, [sp, #92]	; 0x5c
 8011a18:	9b04      	ldr	r3, [sp, #16]
 8011a1a:	b10b      	cbz	r3, 8011a20 <MEMS_runMagCal.constprop.21+0xd4c>
 8011a1c:	f8ad 7052 	strh.w	r7, [sp, #82]	; 0x52
 8011a20:	9b03      	ldr	r3, [sp, #12]
 8011a22:	b10b      	cbz	r3, 8011a28 <MEMS_runMagCal.constprop.21+0xd54>
 8011a24:	f8ad 0054 	strh.w	r0, [sp, #84]	; 0x54
 8011a28:	9b02      	ldr	r3, [sp, #8]
 8011a2a:	b10b      	cbz	r3, 8011a30 <MEMS_runMagCal.constprop.21+0xd5c>
 8011a2c:	f8ad 6050 	strh.w	r6, [sp, #80]	; 0x50
 8011a30:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8011a34:	eec7 9aa8 	vdiv.f32	s19, s15, s17
 8011a38:	f8bd 6052 	ldrh.w	r6, [sp, #82]	; 0x52
 8011a3c:	f8bd 205a 	ldrh.w	r2, [sp, #90]	; 0x5a
 8011a40:	f8bd 7050 	ldrh.w	r7, [sp, #80]	; 0x50
 8011a44:	f8bd 3058 	ldrh.w	r3, [sp, #88]	; 0x58
 8011a48:	f8bd 0054 	ldrh.w	r0, [sp, #84]	; 0x54
 8011a4c:	f8bd 105c 	ldrh.w	r1, [sp, #92]	; 0x5c
 8011a50:	1ab2      	subs	r2, r6, r2
 8011a52:	f89b 6064 	ldrb.w	r6, [fp, #100]	; 0x64
 8011a56:	1afb      	subs	r3, r7, r3
 8011a58:	1a41      	subs	r1, r0, r1
 8011a5a:	b21b      	sxth	r3, r3
 8011a5c:	ed9f 5a2b 	vldr	s10, [pc, #172]	; 8011b0c <MEMS_runMagCal.constprop.21+0xe38>
 8011a60:	b212      	sxth	r2, r2
 8011a62:	ee29 5a85 	vmul.f32	s10, s19, s10
 8011a66:	b209      	sxth	r1, r1
 8011a68:	2e00      	cmp	r6, #0
 8011a6a:	f040 846e 	bne.w	801234a <MEMS_runMagCal.constprop.21+0x1676>
 8011a6e:	f89b 007c 	ldrb.w	r0, [fp, #124]	; 0x7c
 8011a72:	fab0 f080 	clz	r0, r0
 8011a76:	0940      	lsrs	r0, r0, #5
 8011a78:	ee07 3a90 	vmov	s15, r3
 8011a7c:	eeb0 6a08 	vmov.f32	s12, #8	; 0x40400000  3.0
 8011a80:	ee25 6a06 	vmul.f32	s12, s10, s12
 8011a84:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011a88:	eef4 7ac6 	vcmpe.f32	s15, s12
 8011a8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011a90:	f300 8442 	bgt.w	8012318 <MEMS_runMagCal.constprop.21+0x1644>
 8011a94:	ee07 2a10 	vmov	s14, r2
 8011a98:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8011a9c:	eeb4 6ac7 	vcmpe.f32	s12, s14
 8011aa0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011aa4:	f100 8438 	bmi.w	8012318 <MEMS_runMagCal.constprop.21+0x1644>
 8011aa8:	ee06 1a90 	vmov	s13, r1
 8011aac:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8011ab0:	eeb4 6ae6 	vcmpe.f32	s12, s13
 8011ab4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ab8:	f100 842e 	bmi.w	8012318 <MEMS_runMagCal.constprop.21+0x1644>
 8011abc:	4299      	cmp	r1, r3
 8011abe:	460e      	mov	r6, r1
 8011ac0:	bfa8      	it	ge
 8011ac2:	461e      	movge	r6, r3
 8011ac4:	429a      	cmp	r2, r3
 8011ac6:	4692      	mov	sl, r2
 8011ac8:	bfb8      	it	lt
 8011aca:	469a      	movlt	sl, r3
 8011acc:	4296      	cmp	r6, r2
 8011ace:	bfa8      	it	ge
 8011ad0:	4616      	movge	r6, r2
 8011ad2:	458a      	cmp	sl, r1
 8011ad4:	bfb8      	it	lt
 8011ad6:	468a      	movlt	sl, r1
 8011ad8:	459a      	cmp	sl, r3
 8011ada:	f8ad 605a 	strh.w	r6, [sp, #90]	; 0x5a
 8011ade:	dd02      	ble.n	8011ae6 <MEMS_runMagCal.constprop.21+0xe12>
 8011ae0:	429e      	cmp	r6, r3
 8011ae2:	f2c0 8482 	blt.w	80123ea <MEMS_runMagCal.constprop.21+0x1716>
 8011ae6:	4633      	mov	r3, r6
 8011ae8:	2700      	movs	r7, #0
 8011aea:	4592      	cmp	sl, r2
 8011aec:	dd02      	ble.n	8011af4 <MEMS_runMagCal.constprop.21+0xe20>
 8011aee:	4296      	cmp	r6, r2
 8011af0:	f2c0 855d 	blt.w	80125ae <MEMS_runMagCal.constprop.21+0x18da>
 8011af4:	4551      	cmp	r1, sl
 8011af6:	da02      	bge.n	8011afe <MEMS_runMagCal.constprop.21+0xe2a>
 8011af8:	42b1      	cmp	r1, r6
 8011afa:	f300 8550 	bgt.w	801259e <MEMS_runMagCal.constprop.21+0x18ca>
 8011afe:	2f00      	cmp	r7, #0
 8011b00:	f040 854e 	bne.w	80125a0 <MEMS_runMagCal.constprop.21+0x18cc>
 8011b04:	e00a      	b.n	8011b1c <MEMS_runMagCal.constprop.21+0xe48>
 8011b06:	bf00      	nop
 8011b08:	3a83126f 	.word	0x3a83126f
 8011b0c:	42340000 	.word	0x42340000
 8011b10:	3faccccd 	.word	0x3faccccd
 8011b14:	00000000 	.word	0x00000000
 8011b18:	358637bd 	.word	0x358637bd
 8011b1c:	2800      	cmp	r0, #0
 8011b1e:	f000 8504 	beq.w	801252a <MEMS_runMagCal.constprop.21+0x1856>
 8011b22:	eeb4 5ae7 	vcmpe.f32	s10, s15
 8011b26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b2a:	f300 84fa 	bgt.w	8012522 <MEMS_runMagCal.constprop.21+0x184e>
 8011b2e:	eeb4 5ac7 	vcmpe.f32	s10, s14
 8011b32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b36:	f300 84f4 	bgt.w	8012522 <MEMS_runMagCal.constprop.21+0x184e>
 8011b3a:	eeb4 5ae6 	vcmpe.f32	s10, s13
 8011b3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b42:	bfcc      	ite	gt
 8011b44:	2301      	movgt	r3, #1
 8011b46:	2300      	movle	r3, #0
 8011b48:	9300      	str	r3, [sp, #0]
 8011b4a:	ed1f 6a0f 	vldr	s12, [pc, #-60]	; 8011b10 <MEMS_runMagCal.constprop.21+0xe3c>
 8011b4e:	ee05 aa90 	vmov	s11, sl
 8011b52:	ee25 6a06 	vmul.f32	s12, s10, s12
 8011b56:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8011b5a:	eef4 5ac6 	vcmpe.f32	s11, s12
 8011b5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b62:	db1e      	blt.n	8011ba2 <MEMS_runMagCal.constprop.21+0xece>
 8011b64:	f9bd 305a 	ldrsh.w	r3, [sp, #90]	; 0x5a
 8011b68:	ee05 3a90 	vmov	s11, r3
 8011b6c:	eeb7 6a02 	vmov.f32	s12, #114	; 0x3f900000  1.125
 8011b70:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8011b74:	ee25 6a06 	vmul.f32	s12, s10, s12
 8011b78:	eef4 5ac6 	vcmpe.f32	s11, s12
 8011b7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b80:	db0f      	blt.n	8011ba2 <MEMS_runMagCal.constprop.21+0xece>
 8011b82:	ebba 0f46 	cmp.w	sl, r6, lsl #1
 8011b86:	da0c      	bge.n	8011ba2 <MEMS_runMagCal.constprop.21+0xece>
 8011b88:	ee06 6a10 	vmov	s12, r6
 8011b8c:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8011b90:	eef7 5a04 	vmov.f32	s11, #116	; 0x3fa00000  1.250
 8011b94:	ee26 6a25 	vmul.f32	s12, s12, s11
 8011b98:	eeb4 5ac6 	vcmpe.f32	s10, s12
 8011b9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ba0:	d419      	bmi.n	8011bd6 <MEMS_runMagCal.constprop.21+0xf02>
 8011ba2:	eeb7 6a02 	vmov.f32	s12, #114	; 0x3f900000  1.125
 8011ba6:	ee67 7a86 	vmul.f32	s15, s15, s12
 8011baa:	eeb4 5ae7 	vcmpe.f32	s10, s15
 8011bae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011bb2:	f300 81e1 	bgt.w	8011f78 <MEMS_runMagCal.constprop.21+0x12a4>
 8011bb6:	ee27 7a06 	vmul.f32	s14, s14, s12
 8011bba:	eeb4 5ac7 	vcmpe.f32	s10, s14
 8011bbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011bc2:	f300 81d9 	bgt.w	8011f78 <MEMS_runMagCal.constprop.21+0x12a4>
 8011bc6:	ee66 6a86 	vmul.f32	s13, s13, s12
 8011bca:	eeb4 5ae6 	vcmpe.f32	s10, s13
 8011bce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011bd2:	f300 81d1 	bgt.w	8011f78 <MEMS_runMagCal.constprop.21+0x12a4>
 8011bd6:	9b06      	ldr	r3, [sp, #24]
 8011bd8:	42a3      	cmp	r3, r4
 8011bda:	f000 849a 	beq.w	8012512 <MEMS_runMagCal.constprop.21+0x183e>
 8011bde:	1aeb      	subs	r3, r5, r3
 8011be0:	fb93 f2f8 	sdiv	r2, r3, r8
 8011be4:	fb08 3212 	mls	r2, r8, r2, r3
 8011be8:	b213      	sxth	r3, r2
 8011bea:	2b00      	cmp	r3, #0
 8011bec:	bfbc      	itt	lt
 8011bee:	18a3      	addlt	r3, r4, r2
 8011bf0:	b21b      	sxthlt	r3, r3
 8011bf2:	b25b      	sxtb	r3, r3
 8011bf4:	f04f 0900 	mov.w	r9, #0
 8011bf8:	f103 0e01 	add.w	lr, r3, #1
 8011bfc:	2301      	movs	r3, #1
 8011bfe:	f8cd 9004 	str.w	r9, [sp, #4]
 8011c02:	9302      	str	r3, [sp, #8]
 8011c04:	f10e 33ff 	add.w	r3, lr, #4294967295
 8011c08:	fb93 f2f8 	sdiv	r2, r3, r8
 8011c0c:	fb08 3212 	mls	r2, r8, r2, r3
 8011c10:	b251      	sxtb	r1, r2
 8011c12:	2900      	cmp	r1, #0
 8011c14:	bfb8      	it	lt
 8011c16:	1912      	addlt	r2, r2, r4
 8011c18:	fb9e f3f8 	sdiv	r3, lr, r8
 8011c1c:	fb08 e313 	mls	r3, r8, r3, lr
 8011c20:	bfb8      	it	lt
 8011c22:	b251      	sxtblt	r1, r2
 8011c24:	b25b      	sxtb	r3, r3
 8011c26:	3104      	adds	r1, #4
 8011c28:	3304      	adds	r3, #4
 8011c2a:	eb0b 02c3 	add.w	r2, fp, r3, lsl #3
 8011c2e:	eb0b 00c1 	add.w	r0, fp, r1, lsl #3
 8011c32:	f9b2 20b2 	ldrsh.w	r2, [r2, #178]	; 0xb2
 8011c36:	f9b0 00b2 	ldrsh.w	r0, [r0, #178]	; 0xb2
 8011c3a:	1a16      	subs	r6, r2, r0
 8011c3c:	bf4c      	ite	mi
 8011c3e:	1a82      	submi	r2, r0, r2
 8011c40:	b232      	sxthpl	r2, r6
 8011c42:	eb0b 00c1 	add.w	r0, fp, r1, lsl #3
 8011c46:	eb0b 06c3 	add.w	r6, fp, r3, lsl #3
 8011c4a:	f9b0 00b4 	ldrsh.w	r0, [r0, #180]	; 0xb4
 8011c4e:	f9b6 70b4 	ldrsh.w	r7, [r6, #180]	; 0xb4
 8011c52:	bf48      	it	mi
 8011c54:	b212      	sxthmi	r2, r2
 8011c56:	1a3e      	subs	r6, r7, r0
 8011c58:	bf44      	itt	mi
 8011c5a:	1bc0      	submi	r0, r0, r7
 8011c5c:	b206      	sxthmi	r6, r0
 8011c5e:	eb0b 07c3 	add.w	r7, fp, r3, lsl #3
 8011c62:	eb0b 00c1 	add.w	r0, fp, r1, lsl #3
 8011c66:	f9b7 70b6 	ldrsh.w	r7, [r7, #182]	; 0xb6
 8011c6a:	f9b0 00b6 	ldrsh.w	r0, [r0, #182]	; 0xb6
 8011c6e:	bf58      	it	pl
 8011c70:	b236      	sxthpl	r6, r6
 8011c72:	ebb7 0c00 	subs.w	ip, r7, r0
 8011c76:	bf48      	it	mi
 8011c78:	eba0 0c07 	submi.w	ip, r0, r7
 8011c7c:	eb0b 03c3 	add.w	r3, fp, r3, lsl #3
 8011c80:	eb0b 00c1 	add.w	r0, fp, r1, lsl #3
 8011c84:	f8b3 10b0 	ldrh.w	r1, [r3, #176]	; 0xb0
 8011c88:	f8b0 30b0 	ldrh.w	r3, [r0, #176]	; 0xb0
 8011c8c:	1ac9      	subs	r1, r1, r3
 8011c8e:	b209      	sxth	r1, r1
 8011c90:	2900      	cmp	r1, #0
 8011c92:	fa0f fc8c 	sxth.w	ip, ip
 8011c96:	dd21      	ble.n	8011cdc <MEMS_runMagCal.constprop.21+0x1008>
 8011c98:	1993      	adds	r3, r2, r6
 8011c9a:	4463      	add	r3, ip
 8011c9c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8011ca0:	fb02 f303 	mul.w	r3, r2, r3
 8011ca4:	ee07 3a90 	vmov	s15, r3
 8011ca8:	ee07 1a10 	vmov	s14, r1
 8011cac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011cb0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8011cb4:	ee67 7aa8 	vmul.f32	s15, s15, s17
 8011cb8:	9b01      	ldr	r3, [sp, #4]
 8011cba:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8011cbe:	3301      	adds	r3, #1
 8011cc0:	b2db      	uxtb	r3, r3
 8011cc2:	9301      	str	r3, [sp, #4]
 8011cc4:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8011cc8:	edcd 7a03 	vstr	s15, [sp, #12]
 8011ccc:	f9bd 300c 	ldrsh.w	r3, [sp, #12]
 8011cd0:	2b96      	cmp	r3, #150	; 0x96
 8011cd2:	bfc4      	itt	gt
 8011cd4:	f109 0901 	addgt.w	r9, r9, #1
 8011cd8:	fa5f f989 	uxtbgt.w	r9, r9
 8011cdc:	9b02      	ldr	r3, [sp, #8]
 8011cde:	9a06      	ldr	r2, [sp, #24]
 8011ce0:	3301      	adds	r3, #1
 8011ce2:	b2db      	uxtb	r3, r3
 8011ce4:	429a      	cmp	r2, r3
 8011ce6:	9302      	str	r3, [sp, #8]
 8011ce8:	f10e 0e01 	add.w	lr, lr, #1
 8011cec:	d88a      	bhi.n	8011c04 <MEMS_runMagCal.constprop.21+0xf30>
 8011cee:	9b01      	ldr	r3, [sp, #4]
 8011cf0:	eb09 0949 	add.w	r9, r9, r9, lsl #1
 8011cf4:	4599      	cmp	r9, r3
 8011cf6:	f340 813f 	ble.w	8011f78 <MEMS_runMagCal.constprop.21+0x12a4>
 8011cfa:	9b08      	ldr	r3, [sp, #32]
 8011cfc:	b92b      	cbnz	r3, 8011d0a <MEMS_runMagCal.constprop.21+0x1036>
 8011cfe:	f89b 307c 	ldrb.w	r3, [fp, #124]	; 0x7c
 8011d02:	3b02      	subs	r3, #2
 8011d04:	2b01      	cmp	r3, #1
 8011d06:	f240 83a4 	bls.w	8012452 <MEMS_runMagCal.constprop.21+0x177e>
 8011d0a:	a82e      	add	r0, sp, #184	; 0xb8
 8011d0c:	2220      	movs	r2, #32
 8011d0e:	2100      	movs	r1, #0
 8011d10:	f00b fa61 	bl	801d1d6 <memset>
 8011d14:	2300      	movs	r3, #0
 8011d16:	931a      	str	r3, [sp, #104]	; 0x68
 8011d18:	931b      	str	r3, [sp, #108]	; 0x6c
 8011d1a:	931c      	str	r3, [sp, #112]	; 0x70
 8011d1c:	9b06      	ldr	r3, [sp, #24]
 8011d1e:	42a3      	cmp	r3, r4
 8011d20:	f000 83f1 	beq.w	8012506 <MEMS_runMagCal.constprop.21+0x1832>
 8011d24:	1aed      	subs	r5, r5, r3
 8011d26:	fb95 f3f4 	sdiv	r3, r5, r4
 8011d2a:	fb04 5313 	mls	r3, r4, r3, r5
 8011d2e:	b219      	sxth	r1, r3
 8011d30:	2900      	cmp	r1, #0
 8011d32:	bfbc      	itt	lt
 8011d34:	191b      	addlt	r3, r3, r4
 8011d36:	b219      	sxthlt	r1, r3
 8011d38:	9b06      	ldr	r3, [sp, #24]
 8011d3a:	b39b      	cbz	r3, 8011da4 <MEMS_runMagCal.constprop.21+0x10d0>
 8011d3c:	ed5f 7a8b 	vldr	s15, [pc, #-556]	; 8011b14 <MEMS_runMagCal.constprop.21+0xe40>
 8011d40:	2000      	movs	r0, #0
 8011d42:	eeb0 7a67 	vmov.f32	s14, s15
 8011d46:	eef0 6a67 	vmov.f32	s13, s15
 8011d4a:	180a      	adds	r2, r1, r0
 8011d4c:	fb92 f3f4 	sdiv	r3, r2, r4
 8011d50:	fb04 2313 	mls	r3, r4, r3, r2
 8011d54:	b2db      	uxtb	r3, r3
 8011d56:	3304      	adds	r3, #4
 8011d58:	eb0b 03c3 	add.w	r3, fp, r3, lsl #3
 8011d5c:	3001      	adds	r0, #1
 8011d5e:	f9b3 20b2 	ldrsh.w	r2, [r3, #178]	; 0xb2
 8011d62:	ee05 2a10 	vmov	s10, r2
 8011d66:	f9b3 20b4 	ldrsh.w	r2, [r3, #180]	; 0xb4
 8011d6a:	f9b3 30b6 	ldrsh.w	r3, [r3, #182]	; 0xb6
 8011d6e:	ee05 2a90 	vmov	s11, r2
 8011d72:	ee06 3a10 	vmov	s12, r3
 8011d76:	9a06      	ldr	r2, [sp, #24]
 8011d78:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
 8011d7c:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8011d80:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8011d84:	b2c3      	uxtb	r3, r0
 8011d86:	4293      	cmp	r3, r2
 8011d88:	ee76 6a85 	vadd.f32	s13, s13, s10
 8011d8c:	ee37 7a25 	vadd.f32	s14, s14, s11
 8011d90:	ee77 7a86 	vadd.f32	s15, s15, s12
 8011d94:	d3d9      	bcc.n	8011d4a <MEMS_runMagCal.constprop.21+0x1076>
 8011d96:	edcd 6a1a 	vstr	s13, [sp, #104]	; 0x68
 8011d9a:	ed8d 7a1b 	vstr	s14, [sp, #108]	; 0x6c
 8011d9e:	edcd 7a1c 	vstr	s15, [sp, #112]	; 0x70
 8011da2:	4613      	mov	r3, r2
 8011da4:	eddd 7a06 	vldr	s15, [sp, #24]
 8011da8:	eddd 6a1a 	vldr	s13, [sp, #104]	; 0x68
 8011dac:	ed9d 7a1b 	vldr	s14, [sp, #108]	; 0x6c
 8011db0:	eef8 4ae7 	vcvt.f32.s32	s9, s15
 8011db4:	eddd 7a1c 	vldr	s15, [sp, #112]	; 0x70
 8011db8:	eec6 1aa4 	vdiv.f32	s3, s13, s9
 8011dbc:	ee87 2a24 	vdiv.f32	s4, s14, s9
 8011dc0:	eec7 2aa4 	vdiv.f32	s5, s15, s9
 8011dc4:	edcd 1a1a 	vstr	s3, [sp, #104]	; 0x68
 8011dc8:	ed8d 2a1b 	vstr	s4, [sp, #108]	; 0x6c
 8011dcc:	edcd 2a1c 	vstr	s5, [sp, #112]	; 0x70
 8011dd0:	2b00      	cmp	r3, #0
 8011dd2:	f001 830e 	beq.w	80133f2 <MEMS_runMagCal.constprop.21+0x271e>
 8011dd6:	ed5f 7ab1 	vldr	s15, [pc, #-708]	; 8011b14 <MEMS_runMagCal.constprop.21+0xe40>
 8011dda:	2000      	movs	r0, #0
 8011ddc:	eeb0 4a67 	vmov.f32	s8, s15
 8011de0:	eef0 6a67 	vmov.f32	s13, s15
 8011de4:	eef0 3a67 	vmov.f32	s7, s15
 8011de8:	eeb0 3a67 	vmov.f32	s6, s15
 8011dec:	eeb0 7a67 	vmov.f32	s14, s15
 8011df0:	180a      	adds	r2, r1, r0
 8011df2:	fb92 f3f4 	sdiv	r3, r2, r4
 8011df6:	fb04 2313 	mls	r3, r4, r3, r2
 8011dfa:	b2db      	uxtb	r3, r3
 8011dfc:	3304      	adds	r3, #4
 8011dfe:	eb0b 03c3 	add.w	r3, fp, r3, lsl #3
 8011e02:	3001      	adds	r0, #1
 8011e04:	f9b3 20b2 	ldrsh.w	r2, [r3, #178]	; 0xb2
 8011e08:	ee05 2a10 	vmov	s10, r2
 8011e0c:	f9b3 20b4 	ldrsh.w	r2, [r3, #180]	; 0xb4
 8011e10:	f9b3 30b6 	ldrsh.w	r3, [r3, #182]	; 0xb6
 8011e14:	ee05 2a90 	vmov	s11, r2
 8011e18:	ee06 3a10 	vmov	s12, r3
 8011e1c:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
 8011e20:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8011e24:	ee35 5a61 	vsub.f32	s10, s10, s3
 8011e28:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8011e2c:	ee75 5ac2 	vsub.f32	s11, s11, s4
 8011e30:	ee36 6a62 	vsub.f32	s12, s12, s5
 8011e34:	ee25 1a05 	vmul.f32	s2, s10, s10
 8011e38:	9a06      	ldr	r2, [sp, #24]
 8011e3a:	ee65 0a25 	vmul.f32	s1, s10, s11
 8011e3e:	b2c3      	uxtb	r3, r0
 8011e40:	ee25 5a06 	vmul.f32	s10, s10, s12
 8011e44:	ee37 7a01 	vadd.f32	s14, s14, s2
 8011e48:	ee25 1aa5 	vmul.f32	s2, s11, s11
 8011e4c:	ee65 5a86 	vmul.f32	s11, s11, s12
 8011e50:	ee26 6a06 	vmul.f32	s12, s12, s12
 8011e54:	4293      	cmp	r3, r2
 8011e56:	ee33 3a20 	vadd.f32	s6, s6, s1
 8011e5a:	ee73 3a85 	vadd.f32	s7, s7, s10
 8011e5e:	ee76 6a81 	vadd.f32	s13, s13, s2
 8011e62:	ee34 4a25 	vadd.f32	s8, s8, s11
 8011e66:	ee77 7a86 	vadd.f32	s15, s15, s12
 8011e6a:	d3c1      	bcc.n	8011df0 <MEMS_runMagCal.constprop.21+0x111c>
 8011e6c:	ee23 6aa3 	vmul.f32	s12, s7, s7
 8011e70:	ee63 5a03 	vmul.f32	s11, s6, s6
 8011e74:	ee24 5a04 	vmul.f32	s10, s8, s8
 8011e78:	ee75 5a86 	vadd.f32	s11, s11, s12
 8011e7c:	ee37 6a26 	vadd.f32	s12, s14, s13
 8011e80:	ee75 5a85 	vadd.f32	s11, s11, s10
 8011e84:	ed1f 5adc 	vldr	s10, [pc, #-880]	; 8011b18 <MEMS_runMagCal.constprop.21+0xe44>
 8011e88:	ed8d 7a2e 	vstr	s14, [sp, #184]	; 0xb8
 8011e8c:	eef4 5ac5 	vcmpe.f32	s11, s10
 8011e90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011e94:	ed8d 3a2f 	vstr	s6, [sp, #188]	; 0xbc
 8011e98:	edcd 3a30 	vstr	s7, [sp, #192]	; 0xc0
 8011e9c:	edcd 6a31 	vstr	s13, [sp, #196]	; 0xc4
 8011ea0:	ed8d 4a32 	vstr	s8, [sp, #200]	; 0xc8
 8011ea4:	edcd 7a33 	vstr	s15, [sp, #204]	; 0xcc
 8011ea8:	ee36 6a27 	vadd.f32	s12, s12, s15
 8011eac:	f141 8200 	bpl.w	80132b0 <MEMS_runMagCal.constprop.21+0x25dc>
 8011eb0:	eeb0 7ac7 	vabs.f32	s14, s14
 8011eb4:	eef0 6ae6 	vabs.f32	s13, s13
 8011eb8:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8011ebc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ec0:	bf54      	ite	pl
 8011ec2:	eeb0 9a66 	vmovpl.f32	s18, s13
 8011ec6:	eeb0 9a47 	vmovmi.f32	s18, s14
 8011eca:	ee86 0a24 	vdiv.f32	s0, s12, s9
 8011ece:	eeb0 8ae7 	vabs.f32	s16, s15
 8011ed2:	eeb4 8ac9 	vcmpe.f32	s16, s18
 8011ed6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011eda:	eef4 6a47 	vcmp.f32	s13, s14
 8011ede:	bfd8      	it	le
 8011ee0:	eeb0 9a48 	vmovle.f32	s18, s16
 8011ee4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ee8:	bf48      	it	mi
 8011eea:	eef0 6a47 	vmovmi.f32	s13, s14
 8011eee:	eeb4 8a66 	vcmp.f32	s16, s13
 8011ef2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ef6:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8011efa:	bf48      	it	mi
 8011efc:	eeb0 8a66 	vmovmi.f32	s16, s13
 8011f00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f04:	eeb1 aac0 	vsqrt.f32	s20, s0
 8011f08:	d501      	bpl.n	8011f0e <MEMS_runMagCal.constprop.21+0x123a>
 8011f0a:	f008 fe4f 	bl	801abac <sqrtf>
 8011f0e:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8011f12:	ee29 7a07 	vmul.f32	s14, s18, s14
 8011f16:	ee68 7a8a 	vmul.f32	s15, s17, s20
 8011f1a:	eeb4 7ac8 	vcmpe.f32	s14, s16
 8011f1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f22:	d41b      	bmi.n	8011f5c <MEMS_runMagCal.constprop.21+0x1288>
 8011f24:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8011f28:	ee29 9a07 	vmul.f32	s18, s18, s14
 8011f2c:	eeb4 8ac9 	vcmpe.f32	s16, s18
 8011f30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f34:	dd03      	ble.n	8011f3e <MEMS_runMagCal.constprop.21+0x126a>
 8011f36:	f89b 30b0 	ldrb.w	r3, [fp, #176]	; 0xb0
 8011f3a:	2b22      	cmp	r3, #34	; 0x22
 8011f3c:	d90e      	bls.n	8011f5c <MEMS_runMagCal.constprop.21+0x1288>
 8011f3e:	ed9f 7ab9 	vldr	s14, [pc, #740]	; 8012224 <MEMS_runMagCal.constprop.21+0x1550>
 8011f42:	eef4 7ac7 	vcmpe.f32	s15, s14
 8011f46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f4a:	dc07      	bgt.n	8011f5c <MEMS_runMagCal.constprop.21+0x1288>
 8011f4c:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8011f50:	eef4 7ac7 	vcmpe.f32	s15, s14
 8011f54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f58:	f140 832f 	bpl.w	80125ba <MEMS_runMagCal.constprop.21+0x18e6>
 8011f5c:	eddd 7a05 	vldr	s15, [sp, #20]
 8011f60:	eeb8 0a67 	vcvt.f32.u32	s0, s15
 8011f64:	eddf 7ab0 	vldr	s15, [pc, #704]	; 8012228 <MEMS_runMagCal.constprop.21+0x1554>
 8011f68:	ee20 0a27 	vmul.f32	s0, s0, s15
 8011f6c:	f008 fb0a 	bl	801a584 <roundf>
 8011f70:	eebc 0ac0 	vcvt.u32.f32	s0, s0
 8011f74:	ed8b 0a0a 	vstr	s0, [fp, #40]	; 0x28
 8011f78:	2300      	movs	r3, #0
 8011f7a:	f88b 3024 	strb.w	r3, [fp, #36]	; 0x24
 8011f7e:	f7ff bab2 	b.w	80114e6 <MEMS_runMagCal.constprop.21+0x812>
 8011f82:	f242 3228 	movw	r2, #9000	; 0x2328
 8011f86:	4295      	cmp	r5, r2
 8011f88:	f89b 00b0 	ldrb.w	r0, [fp, #176]	; 0xb0
 8011f8c:	f89b 10b1 	ldrb.w	r1, [fp, #177]	; 0xb1
 8011f90:	f99b 20b2 	ldrsb.w	r2, [fp, #178]	; 0xb2
 8011f94:	bf1a      	itte	ne
 8011f96:	f5a5 550c 	subne.w	r5, r5, #8960	; 0x2300
 8011f9a:	3d28      	subne	r5, #40	; 0x28
 8011f9c:	2500      	moveq	r5, #0
 8011f9e:	4288      	cmp	r0, r1
 8011fa0:	f102 0201 	add.w	r2, r2, #1
 8011fa4:	f000 8118 	beq.w	80121d8 <MEMS_runMagCal.constprop.21+0x1504>
 8011fa8:	1a12      	subs	r2, r2, r0
 8011faa:	fb92 f4f1 	sdiv	r4, r2, r1
 8011fae:	fb01 2214 	mls	r2, r1, r4, r2
 8011fb2:	b214      	sxth	r4, r2
 8011fb4:	2c00      	cmp	r4, #0
 8011fb6:	bfbc      	itt	lt
 8011fb8:	1852      	addlt	r2, r2, r1
 8011fba:	b214      	sxthlt	r4, r2
 8011fbc:	b207      	sxth	r7, r0
 8011fbe:	b397      	cbz	r7, 8012026 <MEMS_runMagCal.constprop.21+0x1352>
 8011fc0:	2200      	movs	r2, #0
 8011fc2:	1b5b      	subs	r3, r3, r5
 8011fc4:	b29e      	uxth	r6, r3
 8011fc6:	9200      	str	r2, [sp, #0]
 8011fc8:	4696      	mov	lr, r2
 8011fca:	e003      	b.n	8011fd4 <MEMS_runMagCal.constprop.21+0x1300>
 8011fcc:	3201      	adds	r2, #1
 8011fce:	b213      	sxth	r3, r2
 8011fd0:	429f      	cmp	r7, r3
 8011fd2:	dd1e      	ble.n	8012012 <MEMS_runMagCal.constprop.21+0x133e>
 8011fd4:	eb04 0c02 	add.w	ip, r4, r2
 8011fd8:	fb9c f3f1 	sdiv	r3, ip, r1
 8011fdc:	fb01 c313 	mls	r3, r1, r3, ip
 8011fe0:	b2db      	uxtb	r3, r3
 8011fe2:	3304      	adds	r3, #4
 8011fe4:	eb0b 03c3 	add.w	r3, fp, r3, lsl #3
 8011fe8:	f8b3 c0b0 	ldrh.w	ip, [r3, #176]	; 0xb0
 8011fec:	44b4      	add	ip, r6
 8011fee:	fa0f fc8c 	sxth.w	ip, ip
 8011ff2:	f1bc 0f00 	cmp.w	ip, #0
 8011ff6:	f8a3 c0b0 	strh.w	ip, [r3, #176]	; 0xb0
 8011ffa:	dae7      	bge.n	8011fcc <MEMS_runMagCal.constprop.21+0x12f8>
 8011ffc:	1e43      	subs	r3, r0, #1
 8011ffe:	b128      	cbz	r0, 801200c <MEMS_runMagCal.constprop.21+0x1338>
 8012000:	2001      	movs	r0, #1
 8012002:	9000      	str	r0, [sp, #0]
 8012004:	f04f 0e01 	mov.w	lr, #1
 8012008:	b2d8      	uxtb	r0, r3
 801200a:	e7df      	b.n	8011fcc <MEMS_runMagCal.constprop.21+0x12f8>
 801200c:	f04f 0e01 	mov.w	lr, #1
 8012010:	e7dc      	b.n	8011fcc <MEMS_runMagCal.constprop.21+0x12f8>
 8012012:	9b00      	ldr	r3, [sp, #0]
 8012014:	2b00      	cmp	r3, #0
 8012016:	f040 8200 	bne.w	801241a <MEMS_runMagCal.constprop.21+0x1746>
 801201a:	f1be 0f00 	cmp.w	lr, #0
 801201e:	f040 80f4 	bne.w	801220a <MEMS_runMagCal.constprop.21+0x1536>
 8012022:	f89b 00b0 	ldrb.w	r0, [fp, #176]	; 0xb0
 8012026:	f8cb 50b4 	str.w	r5, [fp, #180]	; 0xb4
 801202a:	f7ff b931 	b.w	8011290 <MEMS_runMagCal.constprop.21+0x5bc>
 801202e:	f1ba 0f00 	cmp.w	sl, #0
 8012032:	f47f a946 	bne.w	80112c2 <MEMS_runMagCal.constprop.21+0x5ee>
 8012036:	2300      	movs	r3, #0
 8012038:	9300      	str	r3, [sp, #0]
 801203a:	461a      	mov	r2, r3
 801203c:	f7ff bbb8 	b.w	80117b0 <MEMS_runMagCal.constprop.21+0xadc>
 8012040:	42b8      	cmp	r0, r7
 8012042:	f000 80f7 	beq.w	8012234 <MEMS_runMagCal.constprop.21+0x1560>
 8012046:	2c03      	cmp	r4, #3
 8012048:	f47f a8f3 	bne.w	8011232 <MEMS_runMagCal.constprop.21+0x55e>
 801204c:	eddb 7a0c 	vldr	s15, [fp, #48]	; 0x30
 8012050:	eddf 6a75 	vldr	s13, [pc, #468]	; 8012228 <MEMS_runMagCal.constprop.21+0x1554>
 8012054:	ed9b 7a0a 	vldr	s14, [fp, #40]	; 0x28
 8012058:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801205c:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8012060:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8012064:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012068:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801206c:	f77f a8e1 	ble.w	8011232 <MEMS_runMagCal.constprop.21+0x55e>
 8012070:	f8db 302c 	ldr.w	r3, [fp, #44]	; 0x2c
 8012074:	2b00      	cmp	r3, #0
 8012076:	f43f a8dc 	beq.w	8011232 <MEMS_runMagCal.constprop.21+0x55e>
 801207a:	eddd 7a05 	vldr	s15, [sp, #20]
 801207e:	330a      	adds	r3, #10
 8012080:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8012084:	ee07 3a10 	vmov	s14, r3
 8012088:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801208c:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8012090:	eef4 7ac7 	vcmpe.f32	s15, s14
 8012094:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012098:	f77f a8cb 	ble.w	8011232 <MEMS_runMagCal.constprop.21+0x55e>
 801209c:	f89b 3025 	ldrb.w	r3, [fp, #37]	; 0x25
 80120a0:	2b00      	cmp	r3, #0
 80120a2:	f47f a8c6 	bne.w	8011232 <MEMS_runMagCal.constprop.21+0x55e>
 80120a6:	f89b 3064 	ldrb.w	r3, [fp, #100]	; 0x64
 80120aa:	2b00      	cmp	r3, #0
 80120ac:	f43f aa1b 	beq.w	80114e6 <MEMS_runMagCal.constprop.21+0x812>
 80120b0:	f89b 306c 	ldrb.w	r3, [fp, #108]	; 0x6c
 80120b4:	2bff      	cmp	r3, #255	; 0xff
 80120b6:	f47f aa16 	bne.w	80114e6 <MEMS_runMagCal.constprop.21+0x812>
 80120ba:	f7ff b8ba 	b.w	8011232 <MEMS_runMagCal.constprop.21+0x55e>
 80120be:	4613      	mov	r3, r2
 80120c0:	2201      	movs	r2, #1
 80120c2:	fa02 fe03 	lsl.w	lr, r2, r3
 80120c6:	ea0e 0e01 	and.w	lr, lr, r1
 80120ca:	f7ff bad1 	b.w	8011670 <MEMS_runMagCal.constprop.21+0x99c>
 80120ce:	4613      	mov	r3, r2
 80120d0:	2201      	movs	r2, #1
 80120d2:	fa02 f303 	lsl.w	r3, r2, r3
 80120d6:	4003      	ands	r3, r0
 80120d8:	f7ff bae6 	b.w	80116a8 <MEMS_runMagCal.constprop.21+0x9d4>
 80120dc:	4613      	mov	r3, r2
 80120de:	2201      	movs	r2, #1
 80120e0:	fa02 f303 	lsl.w	r3, r2, r3
 80120e4:	4019      	ands	r1, r3
 80120e6:	f7ff bad1 	b.w	801168c <MEMS_runMagCal.constprop.21+0x9b8>
 80120ea:	b111      	cbz	r1, 80120f2 <MEMS_runMagCal.constprop.21+0x141e>
 80120ec:	2b00      	cmp	r3, #0
 80120ee:	f47f a984 	bne.w	80113fa <MEMS_runMagCal.constprop.21+0x726>
 80120f2:	f89b 00b1 	ldrb.w	r0, [fp, #177]	; 0xb1
 80120f6:	f99b 10b2 	ldrsb.w	r1, [fp, #178]	; 0xb2
 80120fa:	4285      	cmp	r5, r0
 80120fc:	f000 817b 	beq.w	80123f6 <MEMS_runMagCal.constprop.21+0x1722>
 8012100:	3101      	adds	r1, #1
 8012102:	eba1 0e05 	sub.w	lr, r1, r5
 8012106:	fb9e f3f0 	sdiv	r3, lr, r0
 801210a:	fb00 e313 	mls	r3, r0, r3, lr
 801210e:	fa0f fe83 	sxth.w	lr, r3
 8012112:	f1be 0f00 	cmp.w	lr, #0
 8012116:	bfb8      	it	lt
 8012118:	181b      	addlt	r3, r3, r0
 801211a:	4602      	mov	r2, r0
 801211c:	bfb8      	it	lt
 801211e:	fa0f fe83 	sxthlt.w	lr, r3
 8012122:	f04f 0c00 	mov.w	ip, #0
 8012126:	9007      	str	r0, [sp, #28]
 8012128:	9108      	str	r1, [sp, #32]
 801212a:	eb0e 000c 	add.w	r0, lr, ip
 801212e:	fb90 f3f2 	sdiv	r3, r0, r2
 8012132:	fb02 0313 	mls	r3, r2, r3, r0
 8012136:	b2db      	uxtb	r3, r3
 8012138:	3304      	adds	r3, #4
 801213a:	eb0b 03c3 	add.w	r3, fp, r3, lsl #3
 801213e:	f10c 0c01 	add.w	ip, ip, #1
 8012142:	f9b3 00b2 	ldrsh.w	r0, [r3, #178]	; 0xb2
 8012146:	f9b3 10b4 	ldrsh.w	r1, [r3, #180]	; 0xb4
 801214a:	f9b3 30b6 	ldrsh.w	r3, [r3, #182]	; 0xb6
 801214e:	1a20      	subs	r0, r4, r0
 8012150:	ee06 0a90 	vmov	s13, r0
 8012154:	1a70      	subs	r0, r6, r1
 8012156:	ee07 0a10 	vmov	s14, r0
 801215a:	ebaa 0303 	sub.w	r3, sl, r3
 801215e:	ee07 3a90 	vmov	s15, r3
 8012162:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8012166:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801216a:	eef0 6ae6 	vabs.f32	s13, s13
 801216e:	eeb0 7ac7 	vabs.f32	s14, s14
 8012172:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012176:	ee36 7a87 	vadd.f32	s14, s13, s14
 801217a:	eef0 7ae7 	vabs.f32	s15, s15
 801217e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8012182:	fa5f f38c 	uxtb.w	r3, ip
 8012186:	eeb4 aae7 	vcmpe.f32	s20, s15
 801218a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801218e:	f73f a934 	bgt.w	80113fa <MEMS_runMagCal.constprop.21+0x726>
 8012192:	429d      	cmp	r5, r3
 8012194:	d8c9      	bhi.n	801212a <MEMS_runMagCal.constprop.21+0x1456>
 8012196:	9807      	ldr	r0, [sp, #28]
 8012198:	9908      	ldr	r1, [sp, #32]
 801219a:	f7ff ba95 	b.w	80116c8 <MEMS_runMagCal.constprop.21+0x9f4>
 801219e:	f04f 0a00 	mov.w	sl, #0
 80121a2:	2101      	movs	r1, #1
 80121a4:	f7fe bfcd 	b.w	8011142 <MEMS_runMagCal.constprop.21+0x46e>
 80121a8:	f04f 0a00 	mov.w	sl, #0
 80121ac:	4651      	mov	r1, sl
 80121ae:	f7fe bfc8 	b.w	8011142 <MEMS_runMagCal.constprop.21+0x46e>
 80121b2:	f1ba 0f00 	cmp.w	sl, #0
 80121b6:	d12e      	bne.n	8012216 <MEMS_runMagCal.constprop.21+0x1542>
 80121b8:	2300      	movs	r3, #0
 80121ba:	9308      	str	r3, [sp, #32]
 80121bc:	f7ff bb3f 	b.w	801183e <MEMS_runMagCal.constprop.21+0xb6a>
 80121c0:	f8db 20c4 	ldr.w	r2, [fp, #196]	; 0xc4
 80121c4:	2101      	movs	r1, #1
 80121c6:	fa01 f303 	lsl.w	r3, r1, r3
 80121ca:	ea23 0302 	bic.w	r3, r3, r2
 80121ce:	4053      	eors	r3, r2
 80121d0:	f8cb 30c4 	str.w	r3, [fp, #196]	; 0xc4
 80121d4:	f7ff bac1 	b.w	801175a <MEMS_runMagCal.constprop.21+0xa86>
 80121d8:	fb92 f4f0 	sdiv	r4, r2, r0
 80121dc:	fb00 2214 	mls	r2, r0, r4, r2
 80121e0:	b214      	sxth	r4, r2
 80121e2:	e6eb      	b.n	8011fbc <MEMS_runMagCal.constprop.21+0x12e8>
 80121e4:	f8db 20bc 	ldr.w	r2, [fp, #188]	; 0xbc
 80121e8:	2101      	movs	r1, #1
 80121ea:	fa01 f303 	lsl.w	r3, r1, r3
 80121ee:	ea23 0302 	bic.w	r3, r3, r2
 80121f2:	4053      	eors	r3, r2
 80121f4:	f8cb 30bc 	str.w	r3, [fp, #188]	; 0xbc
 80121f8:	f7ff baa0 	b.w	801173c <MEMS_runMagCal.constprop.21+0xa68>
 80121fc:	eeb0 0a48 	vmov.f32	s0, s16
 8012200:	4648      	mov	r0, r9
 8012202:	f7fe fa1f 	bl	8010644 <MEMS_updateMagBufferIndex.constprop.33>
 8012206:	f7ff ba8a 	b.w	801171e <MEMS_runMagCal.constprop.21+0xa4a>
 801220a:	eeb0 0a48 	vmov.f32	s0, s16
 801220e:	4648      	mov	r0, r9
 8012210:	f7fe fa18 	bl	8010644 <MEMS_updateMagBufferIndex.constprop.33>
 8012214:	e705      	b.n	8012022 <MEMS_runMagCal.constprop.21+0x134e>
 8012216:	eddd 7a05 	vldr	s15, [sp, #20]
 801221a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801221e:	f7ff bafa 	b.w	8011816 <MEMS_runMagCal.constprop.21+0xb42>
 8012222:	bf00      	nop
 8012224:	42960000 	.word	0x42960000
 8012228:	3a83126f 	.word	0x3a83126f
 801222c:	00000000 	.word	0x00000000
 8012230:	3c23d70a 	.word	0x3c23d70a
 8012234:	ed1f 7a03 	vldr	s14, [pc, #-12]	; 801222c <MEMS_runMagCal.constprop.21+0x1558>
 8012238:	f109 0901 	add.w	r9, r9, #1
 801223c:	ac11      	add	r4, sp, #68	; 0x44
 801223e:	b2ba      	uxth	r2, r7
 8012240:	fb99 fcf7 	sdiv	ip, r9, r7
 8012244:	ed8d 7a10 	vstr	s14, [sp, #64]	; 0x40
 8012248:	fb07 9c1c 	mls	ip, r7, ip, r9
 801224c:	ed84 7a00 	vstr	s14, [r4]
 8012250:	2a00      	cmp	r2, #0
 8012252:	f000 80dc 	beq.w	801240e <MEMS_runMagCal.constprop.21+0x173a>
 8012256:	1e51      	subs	r1, r2, #1
 8012258:	1c6b      	adds	r3, r5, #1
 801225a:	2200      	movs	r2, #0
 801225c:	fa1f fc8c 	uxth.w	ip, ip
 8012260:	fa13 f981 	uxtah	r9, r3, r1
 8012264:	eeb0 6a47 	vmov.f32	s12, s14
 8012268:	eef0 7a47 	vmov.f32	s15, s14
 801226c:	ebac 0c05 	sub.w	ip, ip, r5
 8012270:	4616      	mov	r6, r2
 8012272:	4629      	mov	r1, r5
 8012274:	f241 2e5c 	movw	lr, #4700	; 0x125c
 8012278:	4613      	mov	r3, r2
 801227a:	428d      	cmp	r5, r1
 801227c:	eb0c 0001 	add.w	r0, ip, r1
 8012280:	dc23      	bgt.n	80122ca <MEMS_runMagCal.constprop.21+0x15f6>
 8012282:	fb90 f3f7 	sdiv	r3, r0, r7
 8012286:	fb07 0313 	mls	r3, r7, r3, r0
 801228a:	eb0b 0343 	add.w	r3, fp, r3, lsl #1
 801228e:	2201      	movs	r2, #1
 8012290:	8f18      	ldrh	r0, [r3, #56]	; 0x38
 8012292:	f5a0 5392 	sub.w	r3, r0, #4672	; 0x1240
 8012296:	4570      	cmp	r0, lr
 8012298:	f1a3 031c 	sub.w	r3, r3, #28
 801229c:	bf98      	it	ls
 801229e:	ebae 0300 	subls.w	r3, lr, r0
 80122a2:	b29b      	uxth	r3, r3
 80122a4:	fb03 f303 	mul.w	r3, r3, r3
 80122a8:	ee07 3a10 	vmov	s14, r3
 80122ac:	ee06 0a90 	vmov	s13, r0
 80122b0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80122b4:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80122b8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80122bc:	4416      	add	r6, r2
 80122be:	ee36 6a26 	vadd.f32	s12, s12, s13
 80122c2:	eeb0 7a67 	vmov.f32	s14, s15
 80122c6:	b2b6      	uxth	r6, r6
 80122c8:	4613      	mov	r3, r2
 80122ca:	3101      	adds	r1, #1
 80122cc:	4589      	cmp	r9, r1
 80122ce:	d1d4      	bne.n	801227a <MEMS_runMagCal.constprop.21+0x15a6>
 80122d0:	2b00      	cmp	r3, #0
 80122d2:	f040 808d 	bne.w	80123f0 <MEMS_runMagCal.constprop.21+0x171c>
 80122d6:	2a00      	cmp	r2, #0
 80122d8:	f040 8096 	bne.w	8012408 <MEMS_runMagCal.constprop.21+0x1734>
 80122dc:	2e00      	cmp	r6, #0
 80122de:	d149      	bne.n	8012374 <MEMS_runMagCal.constprop.21+0x16a0>
 80122e0:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 80122e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80122e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80122ec:	dd30      	ble.n	8012350 <MEMS_runMagCal.constprop.21+0x167c>
 80122ee:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80122f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80122f6:	2402      	movs	r4, #2
 80122f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80122fc:	f88b 407c 	strb.w	r4, [fp, #124]	; 0x7c
 8012300:	f77e af97 	ble.w	8011232 <MEMS_runMagCal.constprop.21+0x55e>
 8012304:	2301      	movs	r3, #1
 8012306:	f88b 3025 	strb.w	r3, [fp, #37]	; 0x25
 801230a:	e69c      	b.n	8012046 <MEMS_runMagCal.constprop.21+0x1372>
 801230c:	f008 fc4e 	bl	801abac <sqrtf>
 8012310:	eddb 5a05 	vldr	s11, [fp, #20]
 8012314:	f7fe beb0 	b.w	8011078 <MEMS_runMagCal.constprop.21+0x3a4>
 8012318:	9b00      	ldr	r3, [sp, #0]
 801231a:	f8db 20b4 	ldr.w	r2, [fp, #180]	; 0xb4
 801231e:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
 8012322:	eb0b 03c3 	add.w	r3, fp, r3, lsl #3
 8012326:	f9b3 30d0 	ldrsh.w	r3, [r3, #208]	; 0xd0
 801232a:	4413      	add	r3, r2
 801232c:	4299      	cmp	r1, r3
 801232e:	f4bf ae23 	bcs.w	8011f78 <MEMS_runMagCal.constprop.21+0x12a4>
 8012332:	9907      	ldr	r1, [sp, #28]
 8012334:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8012338:	fb03 f301 	mul.w	r3, r3, r1
 801233c:	3364      	adds	r3, #100	; 0x64
 801233e:	4293      	cmp	r3, r2
 8012340:	bf38      	it	cc
 8012342:	4613      	movcc	r3, r2
 8012344:	f8cb 3030 	str.w	r3, [fp, #48]	; 0x30
 8012348:	e616      	b.n	8011f78 <MEMS_runMagCal.constprop.21+0x12a4>
 801234a:	2000      	movs	r0, #0
 801234c:	f7ff bb94 	b.w	8011a78 <MEMS_runMagCal.constprop.21+0xda4>
 8012350:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8012354:	eef4 7ac7 	vcmpe.f32	s15, s14
 8012358:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801235c:	d428      	bmi.n	80123b0 <MEMS_runMagCal.constprop.21+0x16dc>
 801235e:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8012362:	eef4 7ac7 	vcmpe.f32	s15, s14
 8012366:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801236a:	f89b 407c 	ldrb.w	r4, [fp, #124]	; 0x7c
 801236e:	f77f ae6a 	ble.w	8012046 <MEMS_runMagCal.constprop.21+0x1372>
 8012372:	e7c7      	b.n	8012304 <MEMS_runMagCal.constprop.21+0x1630>
 8012374:	ee07 6a10 	vmov	s14, r6
 8012378:	eef8 8ac7 	vcvt.f32.s32	s17, s14
 801237c:	ee87 0aa8 	vdiv.f32	s0, s15, s17
 8012380:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8012384:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012388:	eeb1 8ac0 	vsqrt.f32	s16, s0
 801238c:	d501      	bpl.n	8012392 <MEMS_runMagCal.constprop.21+0x16be>
 801238e:	f008 fc0d 	bl	801abac <sqrtf>
 8012392:	eddd 7a10 	vldr	s15, [sp, #64]	; 0x40
 8012396:	ed5f 6a5a 	vldr	s13, [pc, #-360]	; 8012230 <MEMS_runMagCal.constprop.21+0x155c>
 801239a:	ee87 7aa8 	vdiv.f32	s14, s15, s17
 801239e:	ee68 7a26 	vmul.f32	s15, s16, s13
 80123a2:	ee27 7a26 	vmul.f32	s14, s14, s13
 80123a6:	edc4 7a00 	vstr	s15, [r4]
 80123aa:	ed8d 7a10 	vstr	s14, [sp, #64]	; 0x40
 80123ae:	e797      	b.n	80122e0 <MEMS_runMagCal.constprop.21+0x160c>
 80123b0:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80123b4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80123b8:	2403      	movs	r4, #3
 80123ba:	2300      	movs	r3, #0
 80123bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80123c0:	f88b 407c 	strb.w	r4, [fp, #124]	; 0x7c
 80123c4:	f88b 3025 	strb.w	r3, [fp, #37]	; 0x25
 80123c8:	dc9c      	bgt.n	8012304 <MEMS_runMagCal.constprop.21+0x1630>
 80123ca:	e63f      	b.n	801204c <MEMS_runMagCal.constprop.21+0x1378>
 80123cc:	f8ad c05a 	strh.w	ip, [sp, #90]	; 0x5a
 80123d0:	f7ff bb18 	b.w	8011a04 <MEMS_runMagCal.constprop.21+0xd30>
 80123d4:	461a      	mov	r2, r3
 80123d6:	9b00      	ldr	r3, [sp, #0]
 80123d8:	1c5d      	adds	r5, r3, #1
 80123da:	fb95 f1f2 	sdiv	r1, r5, r2
 80123de:	fb02 5111 	mls	r1, r2, r1, r5
 80123e2:	b209      	sxth	r1, r1
 80123e4:	4690      	mov	r8, r2
 80123e6:	f7ff baaa 	b.w	801193e <MEMS_runMagCal.constprop.21+0xc6a>
 80123ea:	2701      	movs	r7, #1
 80123ec:	f7ff bb7d 	b.w	8011aea <MEMS_runMagCal.constprop.21+0xe16>
 80123f0:	ed8d 6a10 	vstr	s12, [sp, #64]	; 0x40
 80123f4:	e76f      	b.n	80122d6 <MEMS_runMagCal.constprop.21+0x1602>
 80123f6:	3101      	adds	r1, #1
 80123f8:	fb91 f3f5 	sdiv	r3, r1, r5
 80123fc:	fb05 1313 	mls	r3, r5, r3, r1
 8012400:	fa0f fe83 	sxth.w	lr, r3
 8012404:	462a      	mov	r2, r5
 8012406:	e68c      	b.n	8012122 <MEMS_runMagCal.constprop.21+0x144e>
 8012408:	ed84 7a00 	vstr	s14, [r4]
 801240c:	e766      	b.n	80122dc <MEMS_runMagCal.constprop.21+0x1608>
 801240e:	2303      	movs	r3, #3
 8012410:	f88b 2025 	strb.w	r2, [fp, #37]	; 0x25
 8012414:	f88b 307c 	strb.w	r3, [fp, #124]	; 0x7c
 8012418:	e618      	b.n	801204c <MEMS_runMagCal.constprop.21+0x1378>
 801241a:	f88b 00b0 	strb.w	r0, [fp, #176]	; 0xb0
 801241e:	e5fc      	b.n	801201a <MEMS_runMagCal.constprop.21+0x1346>
 8012420:	ed8d 7a10 	vstr	s14, [sp, #64]	; 0x40
 8012424:	f7fe bdd3 	b.w	8010fce <MEMS_runMagCal.constprop.21+0x2fa>
 8012428:	eeb0 7a46 	vmov.f32	s14, s12
 801242c:	2201      	movs	r2, #1
 801242e:	f7fe bdc1 	b.w	8010fb4 <MEMS_runMagCal.constprop.21+0x2e0>
 8012432:	f241 225b 	movw	r2, #4699	; 0x125b
 8012436:	4293      	cmp	r3, r2
 8012438:	f67e aebf 	bls.w	80111ba <MEMS_runMagCal.constprop.21+0x4e6>
 801243c:	f5a3 5392 	sub.w	r3, r3, #4672	; 0x1240
 8012440:	3b1c      	subs	r3, #28
 8012442:	b29b      	uxth	r3, r3
 8012444:	f643 2298 	movw	r2, #15000	; 0x3a98
 8012448:	4293      	cmp	r3, r2
 801244a:	f67e aeb6 	bls.w	80111ba <MEMS_runMagCal.constprop.21+0x4e6>
 801244e:	f7fe beaa 	b.w	80111a6 <MEMS_runMagCal.constprop.21+0x4d2>
 8012452:	ed9b 0a20 	vldr	s0, [fp, #128]	; 0x80
 8012456:	f008 f895 	bl	801a584 <roundf>
 801245a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 801245e:	ae18      	add	r6, sp, #96	; 0x60
 8012460:	ee17 3a90 	vmov	r3, s15
 8012464:	ed9b 0a21 	vldr	s0, [fp, #132]	; 0x84
 8012468:	8033      	strh	r3, [r6, #0]
 801246a:	f008 f88b 	bl	801a584 <roundf>
 801246e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8012472:	ed9b 0a22 	vldr	s0, [fp, #136]	; 0x88
 8012476:	ee17 3a90 	vmov	r3, s15
 801247a:	8073      	strh	r3, [r6, #2]
 801247c:	f008 f882 	bl	801a584 <roundf>
 8012480:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8012484:	4630      	mov	r0, r6
 8012486:	ee17 4a90 	vmov	r4, s15
 801248a:	ab12      	add	r3, sp, #72	; 0x48
 801248c:	aa13      	add	r2, sp, #76	; 0x4c
 801248e:	eeb0 0a68 	vmov.f32	s0, s17
 8012492:	49cc      	ldr	r1, [pc, #816]	; (80127c4 <MEMS_runMagCal.constprop.21+0x1af0>)
 8012494:	80b4      	strh	r4, [r6, #4]
 8012496:	f7fd fbd5 	bl	800fc44 <getMagStats.constprop.35>
 801249a:	ed9d 7a12 	vldr	s14, [sp, #72]	; 0x48
 801249e:	eddf 7aca 	vldr	s15, [pc, #808]	; 80127c8 <MEMS_runMagCal.constprop.21+0x1af4>
 80124a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80124a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80124aa:	d50e      	bpl.n	80124ca <MEMS_runMagCal.constprop.21+0x17f6>
 80124ac:	b968      	cbnz	r0, 80124ca <MEMS_runMagCal.constprop.21+0x17f6>
 80124ae:	f89b 3064 	ldrb.w	r3, [fp, #100]	; 0x64
 80124b2:	b1b3      	cbz	r3, 80124e2 <MEMS_runMagCal.constprop.21+0x180e>
 80124b4:	f89b 306d 	ldrb.w	r3, [fp, #109]	; 0x6d
 80124b8:	ee07 3a90 	vmov	s15, r3
 80124bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80124c0:	eef4 9ae7 	vcmpe.f32	s19, s15
 80124c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80124c8:	dc0b      	bgt.n	80124e2 <MEMS_runMagCal.constprop.21+0x180e>
 80124ca:	f89b 30b0 	ldrb.w	r3, [fp, #176]	; 0xb0
 80124ce:	f99b 50b2 	ldrsb.w	r5, [fp, #178]	; 0xb2
 80124d2:	9306      	str	r3, [sp, #24]
 80124d4:	2300      	movs	r3, #0
 80124d6:	f89b 40b1 	ldrb.w	r4, [fp, #177]	; 0xb1
 80124da:	6033      	str	r3, [r6, #0]
 80124dc:	3501      	adds	r5, #1
 80124de:	80b3      	strh	r3, [r6, #4]
 80124e0:	e413      	b.n	8011d0a <MEMS_runMagCal.constprop.21+0x1036>
 80124e2:	eddd 7a05 	vldr	s15, [sp, #20]
 80124e6:	eeb8 0a67 	vcvt.f32.u32	s0, s15
 80124ea:	eddf 7ab8 	vldr	s15, [pc, #736]	; 80127cc <MEMS_runMagCal.constprop.21+0x1af8>
 80124ee:	2303      	movs	r3, #3
 80124f0:	ee20 0a27 	vmul.f32	s0, s0, s15
 80124f4:	f88b 307c 	strb.w	r3, [fp, #124]	; 0x7c
 80124f8:	f008 f844 	bl	801a584 <roundf>
 80124fc:	eebc 0ac0 	vcvt.u32.f32	s0, s0
 8012500:	ed8b 0a0a 	vstr	s0, [fp, #40]	; 0x28
 8012504:	e538      	b.n	8011f78 <MEMS_runMagCal.constprop.21+0x12a4>
 8012506:	fb95 f1f3 	sdiv	r1, r5, r3
 801250a:	fb03 5111 	mls	r1, r3, r1, r5
 801250e:	b209      	sxth	r1, r1
 8012510:	e412      	b.n	8011d38 <MEMS_runMagCal.constprop.21+0x1064>
 8012512:	461a      	mov	r2, r3
 8012514:	fb95 f3f3 	sdiv	r3, r5, r3
 8012518:	fb02 5313 	mls	r3, r2, r3, r5
 801251c:	b21b      	sxth	r3, r3
 801251e:	f7ff bb68 	b.w	8011bf2 <MEMS_runMagCal.constprop.21+0xf1e>
 8012522:	2301      	movs	r3, #1
 8012524:	9300      	str	r3, [sp, #0]
 8012526:	f7ff bb10 	b.w	8011b4a <MEMS_runMagCal.constprop.21+0xe76>
 801252a:	eddb 4a27 	vldr	s9, [fp, #156]	; 0x9c
 801252e:	eddb 5a23 	vldr	s11, [fp, #140]	; 0x8c
 8012532:	ed9b 6a2b 	vldr	s12, [fp, #172]	; 0xac
 8012536:	ee75 5aa4 	vadd.f32	s11, s11, s9
 801253a:	eeb0 4a08 	vmov.f32	s8, #8	; 0x40400000  3.0
 801253e:	ee75 5a86 	vadd.f32	s11, s11, s12
 8012542:	eef7 4a02 	vmov.f32	s9, #114	; 0x3f900000  1.125
 8012546:	ee85 6a84 	vdiv.f32	s12, s11, s8
 801254a:	eeb4 6ae4 	vcmpe.f32	s12, s9
 801254e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012552:	d529      	bpl.n	80125a8 <MEMS_runMagCal.constprop.21+0x18d4>
 8012554:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8012558:	eeb4 6ae5 	vcmpe.f32	s12, s11
 801255c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012560:	bfd8      	it	le
 8012562:	eeb0 6a65 	vmovle.f32	s12, s11
 8012566:	ee67 7a86 	vmul.f32	s15, s15, s12
 801256a:	eeb4 5ae7 	vcmpe.f32	s10, s15
 801256e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012572:	f73f ad01 	bgt.w	8011f78 <MEMS_runMagCal.constprop.21+0x12a4>
 8012576:	ee27 7a06 	vmul.f32	s14, s14, s12
 801257a:	eeb4 5ac7 	vcmpe.f32	s10, s14
 801257e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012582:	f73f acf9 	bgt.w	8011f78 <MEMS_runMagCal.constprop.21+0x12a4>
 8012586:	ee66 6a86 	vmul.f32	s13, s13, s12
 801258a:	eeb4 5ae6 	vcmpe.f32	s10, s13
 801258e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012592:	f73f acf1 	bgt.w	8011f78 <MEMS_runMagCal.constprop.21+0x12a4>
 8012596:	2300      	movs	r3, #0
 8012598:	9300      	str	r3, [sp, #0]
 801259a:	f7ff bb1c 	b.w	8011bd6 <MEMS_runMagCal.constprop.21+0xf02>
 801259e:	460b      	mov	r3, r1
 80125a0:	f8ad 305a 	strh.w	r3, [sp, #90]	; 0x5a
 80125a4:	f7ff baba 	b.w	8011b1c <MEMS_runMagCal.constprop.21+0xe48>
 80125a8:	eeb0 6a64 	vmov.f32	s12, s9
 80125ac:	e7db      	b.n	8012566 <MEMS_runMagCal.constprop.21+0x1892>
 80125ae:	4551      	cmp	r1, sl
 80125b0:	4613      	mov	r3, r2
 80125b2:	daf5      	bge.n	80125a0 <MEMS_runMagCal.constprop.21+0x18cc>
 80125b4:	2701      	movs	r7, #1
 80125b6:	f7ff ba9f 	b.w	8011af8 <MEMS_runMagCal.constprop.21+0xe24>
 80125ba:	2220      	movs	r2, #32
 80125bc:	2100      	movs	r1, #0
 80125be:	a82e      	add	r0, sp, #184	; 0xb8
 80125c0:	f00a fe09 	bl	801d1d6 <memset>
 80125c4:	eddf 7a82 	vldr	s15, [pc, #520]	; 80127d0 <MEMS_runMagCal.constprop.21+0x1afc>
 80125c8:	ee87 7aa8 	vdiv.f32	s14, s15, s17
 80125cc:	ee07 aa90 	vmov	s15, sl
 80125d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80125d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80125d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80125dc:	d409      	bmi.n	80125f2 <MEMS_runMagCal.constprop.21+0x191e>
 80125de:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 80125e2:	edcd 7a01 	vstr	s15, [sp, #4]
 80125e6:	f9bd 3004 	ldrsh.w	r3, [sp, #4]
 80125ea:	ee07 3a90 	vmov	s15, r3
 80125ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80125f2:	eddf 6a80 	vldr	s13, [pc, #512]	; 80127f4 <MEMS_runMagCal.constprop.21+0x1b20>
 80125f6:	ee86 7aa8 	vdiv.f32	s14, s13, s17
 80125fa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80125fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012602:	d409      	bmi.n	8012618 <MEMS_runMagCal.constprop.21+0x1944>
 8012604:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8012608:	edcd 7a01 	vstr	s15, [sp, #4]
 801260c:	f9bd 3004 	ldrsh.w	r3, [sp, #4]
 8012610:	ee07 3a90 	vmov	s15, r3
 8012614:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012618:	ee68 7aa7 	vmul.f32	s15, s17, s15
 801261c:	eddf 6a75 	vldr	s13, [pc, #468]	; 80127f4 <MEMS_runMagCal.constprop.21+0x1b20>
 8012620:	eddf 5a6c 	vldr	s11, [pc, #432]	; 80127d4 <MEMS_runMagCal.constprop.21+0x1b00>
 8012624:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8012628:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 801262c:	ee67 7a06 	vmul.f32	s15, s14, s12
 8012630:	eef4 7ae5 	vcmpe.f32	s15, s11
 8012634:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012638:	f340 8626 	ble.w	8013288 <MEMS_runMagCal.constprop.21+0x25b4>
 801263c:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8012640:	eef4 7ac7 	vcmpe.f32	s15, s14
 8012644:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012648:	f140 861e 	bpl.w	8013288 <MEMS_runMagCal.constprop.21+0x25b4>
 801264c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8012650:	ee77 7a87 	vadd.f32	s15, s15, s14
 8012654:	ee67 7a86 	vmul.f32	s15, s15, s12
 8012658:	ee27 caa6 	vmul.f32	s24, s15, s13
 801265c:	eddd 6a1a 	vldr	s13, [sp, #104]	; 0x68
 8012660:	ed9d 7a1b 	vldr	s14, [sp, #108]	; 0x6c
 8012664:	eddd 7a1c 	vldr	s15, [sp, #112]	; 0x70
 8012668:	eddf aa60 	vldr	s21, [pc, #384]	; 80127ec <MEMS_runMagCal.constprop.21+0x1b18>
 801266c:	ed9f aa5a 	vldr	s20, [pc, #360]	; 80127d8 <MEMS_runMagCal.constprop.21+0x1b04>
 8012670:	eddf ba5a 	vldr	s23, [pc, #360]	; 80127dc <MEMS_runMagCal.constprop.21+0x1b08>
 8012674:	ed9f ba5a 	vldr	s22, [pc, #360]	; 80127e0 <MEMS_runMagCal.constprop.21+0x1b0c>
 8012678:	ed8d ca31 	vstr	s24, [sp, #196]	; 0xc4
 801267c:	ee66 6aa8 	vmul.f32	s13, s13, s17
 8012680:	ee27 7a28 	vmul.f32	s14, s14, s17
 8012684:	ee67 7aa8 	vmul.f32	s15, s15, s17
 8012688:	ed8d ca34 	vstr	s24, [sp, #208]	; 0xd0
 801268c:	edcd 6a2e 	vstr	s13, [sp, #184]	; 0xb8
 8012690:	ed8d 7a2f 	vstr	s14, [sp, #188]	; 0xbc
 8012694:	edcd 7a30 	vstr	s15, [sp, #192]	; 0xc0
 8012698:	2400      	movs	r4, #0
 801269a:	2500      	movs	r5, #0
 801269c:	4629      	mov	r1, r5
 801269e:	2240      	movs	r2, #64	; 0x40
 80126a0:	a836      	add	r0, sp, #216	; 0xd8
 80126a2:	9521      	str	r5, [sp, #132]	; 0x84
 80126a4:	9522      	str	r5, [sp, #136]	; 0x88
 80126a6:	9523      	str	r5, [sp, #140]	; 0x8c
 80126a8:	9524      	str	r5, [sp, #144]	; 0x90
 80126aa:	951d      	str	r5, [sp, #116]	; 0x74
 80126ac:	951e      	str	r5, [sp, #120]	; 0x78
 80126ae:	951f      	str	r5, [sp, #124]	; 0x7c
 80126b0:	9520      	str	r5, [sp, #128]	; 0x80
 80126b2:	f00a fd90 	bl	801d1d6 <memset>
 80126b6:	4629      	mov	r1, r5
 80126b8:	2240      	movs	r2, #64	; 0x40
 80126ba:	a846      	add	r0, sp, #280	; 0x118
 80126bc:	f00a fd8b 	bl	801d1d6 <memset>
 80126c0:	eeb4 caea 	vcmpe.f32	s24, s21
 80126c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80126c8:	f100 85d7 	bmi.w	801327a <MEMS_runMagCal.constprop.21+0x25a6>
 80126cc:	f89b 00b0 	ldrb.w	r0, [fp, #176]	; 0xb0
 80126d0:	f89b 30b1 	ldrb.w	r3, [fp, #177]	; 0xb1
 80126d4:	f99b 20b2 	ldrsb.w	r2, [fp, #178]	; 0xb2
 80126d8:	4298      	cmp	r0, r3
 80126da:	f102 0201 	add.w	r2, r2, #1
 80126de:	f000 8158 	beq.w	8012992 <MEMS_runMagCal.constprop.21+0x1cbe>
 80126e2:	1a12      	subs	r2, r2, r0
 80126e4:	fb92 f1f3 	sdiv	r1, r2, r3
 80126e8:	fb03 2211 	mls	r2, r3, r1, r2
 80126ec:	b216      	sxth	r6, r2
 80126ee:	2e00      	cmp	r6, #0
 80126f0:	bfbc      	itt	lt
 80126f2:	18d2      	addlt	r2, r2, r3
 80126f4:	b216      	sxthlt	r6, r2
 80126f6:	ed9f ca3b 	vldr	s24, [pc, #236]	; 80127e4 <MEMS_runMagCal.constprop.21+0x1b10>
 80126fa:	eef0 ca4c 	vmov.f32	s25, s24
 80126fe:	eeb0 da4c 	vmov.f32	s26, s24
 8012702:	eef0 da4c 	vmov.f32	s27, s24
 8012706:	eeb0 ea4c 	vmov.f32	s28, s24
 801270a:	eef0 ea4c 	vmov.f32	s29, s24
 801270e:	2800      	cmp	r0, #0
 8012710:	f000 80e8 	beq.w	80128e4 <MEMS_runMagCal.constprop.21+0x1c10>
 8012714:	2500      	movs	r5, #0
 8012716:	eeb7 fa00 	vmov.f32	s30, #112	; 0x3f800000  1.0
 801271a:	461a      	mov	r2, r3
 801271c:	19a9      	adds	r1, r5, r6
 801271e:	fb91 f3f2 	sdiv	r3, r1, r2
 8012722:	fb02 1313 	mls	r3, r2, r3, r1
 8012726:	b2db      	uxtb	r3, r3
 8012728:	3304      	adds	r3, #4
 801272a:	eb0b 03c3 	add.w	r3, fp, r3, lsl #3
 801272e:	eddd 7a2f 	vldr	s15, [sp, #188]	; 0xbc
 8012732:	f9b3 20b2 	ldrsh.w	r2, [r3, #178]	; 0xb2
 8012736:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 801273a:	ed9d 6a30 	vldr	s12, [sp, #192]	; 0xc0
 801273e:	ee09 2a10 	vmov	s18, r2
 8012742:	f9b3 20b4 	ldrsh.w	r2, [r3, #180]	; 0xb4
 8012746:	f9b3 30b6 	ldrsh.w	r3, [r3, #182]	; 0xb6
 801274a:	ee07 2a10 	vmov	s14, r2
 801274e:	ee0f 3a90 	vmov	s31, r3
 8012752:	eeb8 9ac9 	vcvt.f32.s32	s18, s18
 8012756:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801275a:	eef8 faef 	vcvt.f32.s32	s31, s31
 801275e:	ee27 7a28 	vmul.f32	s14, s14, s17
 8012762:	ee29 9a28 	vmul.f32	s18, s18, s17
 8012766:	ee37 8a67 	vsub.f32	s16, s14, s15
 801276a:	ee39 9a66 	vsub.f32	s18, s18, s13
 801276e:	ee6f 7aa8 	vmul.f32	s15, s31, s17
 8012772:	ee29 0a09 	vmul.f32	s0, s18, s18
 8012776:	ee77 fac6 	vsub.f32	s31, s15, s12
 801277a:	ee28 7a08 	vmul.f32	s14, s16, s16
 801277e:	ee6f 7aaf 	vmul.f32	s15, s31, s31
 8012782:	ee30 0a07 	vadd.f32	s0, s0, s14
 8012786:	ee30 0a27 	vadd.f32	s0, s0, s15
 801278a:	eeb5 0a40 	vcmp.f32	s0, #0.0
 801278e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012792:	eeb1 6ac0 	vsqrt.f32	s12, s0
 8012796:	d505      	bpl.n	80127a4 <MEMS_runMagCal.constprop.21+0x1ad0>
 8012798:	ed8d 6a01 	vstr	s12, [sp, #4]
 801279c:	f008 fa06 	bl	801abac <sqrtf>
 80127a0:	ed9d 6a01 	vldr	s12, [sp, #4]
 80127a4:	eeb4 6aca 	vcmpe.f32	s12, s20
 80127a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80127ac:	f105 0201 	add.w	r2, r5, #1
 80127b0:	d52c      	bpl.n	801280c <MEMS_runMagCal.constprop.21+0x1b38>
 80127b2:	f89b 30b0 	ldrb.w	r3, [fp, #176]	; 0xb0
 80127b6:	b2d5      	uxtb	r5, r2
 80127b8:	42ab      	cmp	r3, r5
 80127ba:	f240 8093 	bls.w	80128e4 <MEMS_runMagCal.constprop.21+0x1c10>
 80127be:	f89b 20b1 	ldrb.w	r2, [fp, #177]	; 0xb1
 80127c2:	e7ab      	b.n	801271c <MEMS_runMagCal.constprop.21+0x1a48>
 80127c4:	200016ec 	.word	0x200016ec
 80127c8:	3ff4cccd 	.word	0x3ff4cccd
 80127cc:	3a83126f 	.word	0x3a83126f
 80127d0:	430d0000 	.word	0x430d0000
 80127d4:	3e4ccccd 	.word	0x3e4ccccd
 80127d8:	358637bd 	.word	0x358637bd
 80127dc:	3e99999a 	.word	0x3e99999a
 80127e0:	3f666666 	.word	0x3f666666
 80127e4:	00000000 	.word	0x00000000
 80127e8:	400ccccd 	.word	0x400ccccd
 80127ec:	3dcccccd 	.word	0x3dcccccd
 80127f0:	41f00001 	.word	0x41f00001
 80127f4:	423c0000 	.word	0x423c0000
 80127f8:	3f8ccccd 	.word	0x3f8ccccd
 80127fc:	3f266666 	.word	0x3f266666
 8012800:	3ee66666 	.word	0x3ee66666
 8012804:	3f19999a 	.word	0x3f19999a
 8012808:	433d0000 	.word	0x433d0000
 801280c:	eecf 7a06 	vdiv.f32	s15, s30, s12
 8012810:	f89b 30b0 	ldrb.w	r3, [fp, #176]	; 0xb0
 8012814:	b2d5      	uxtb	r5, r2
 8012816:	42ab      	cmp	r3, r5
 8012818:	eddd 5a31 	vldr	s11, [sp, #196]	; 0xc4
 801281c:	ed9d 5a36 	vldr	s10, [sp, #216]	; 0xd8
 8012820:	ed9d 4a22 	vldr	s8, [sp, #136]	; 0x88
 8012824:	eddd 3a21 	vldr	s7, [sp, #132]	; 0x84
 8012828:	ee69 6a67 	vnmul.f32	s13, s18, s15
 801282c:	ee28 7a67 	vnmul.f32	s14, s16, s15
 8012830:	ee35 6ac6 	vsub.f32	s12, s11, s12
 8012834:	ee6f 7ae7 	vnmul.f32	s15, s31, s15
 8012838:	ee66 5aa6 	vmul.f32	s11, s13, s13
 801283c:	ee66 4a26 	vmul.f32	s9, s12, s13
 8012840:	ee7d dae6 	vsub.f32	s27, s27, s13
 8012844:	ee35 5a25 	vadd.f32	s10, s10, s11
 8012848:	ee66 5a87 	vmul.f32	s11, s13, s14
 801284c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8012850:	ee7c cac7 	vsub.f32	s25, s25, s14
 8012854:	ee7e eaa5 	vadd.f32	s29, s29, s11
 8012858:	ee3e ea26 	vadd.f32	s28, s28, s13
 801285c:	ee67 5a07 	vmul.f32	s11, s14, s14
 8012860:	ee66 6a07 	vmul.f32	s13, s12, s14
 8012864:	ee27 7a27 	vmul.f32	s14, s14, s15
 8012868:	ee34 4a26 	vadd.f32	s8, s8, s13
 801286c:	ee3d da07 	vadd.f32	s26, s26, s14
 8012870:	ed9d 7a3b 	vldr	s14, [sp, #236]	; 0xec
 8012874:	eddd 6a23 	vldr	s13, [sp, #140]	; 0x8c
 8012878:	edcd da39 	vstr	s27, [sp, #228]	; 0xe4
 801287c:	ee77 5a25 	vadd.f32	s11, s14, s11
 8012880:	ee26 7a27 	vmul.f32	s14, s12, s15
 8012884:	ee3c ca67 	vsub.f32	s24, s24, s15
 8012888:	ee76 6a87 	vadd.f32	s13, s13, s14
 801288c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8012890:	ed9d 7a40 	vldr	s14, [sp, #256]	; 0x100
 8012894:	edcd ca3d 	vstr	s25, [sp, #244]	; 0xf4
 8012898:	ee77 7a27 	vadd.f32	s15, s14, s15
 801289c:	ed9d 7a24 	vldr	s14, [sp, #144]	; 0x90
 80128a0:	ed8d ca41 	vstr	s24, [sp, #260]	; 0x104
 80128a4:	ee37 7a46 	vsub.f32	s14, s14, s12
 80128a8:	ed9d 6a45 	vldr	s12, [sp, #276]	; 0x114
 80128ac:	ed8d 5a36 	vstr	s10, [sp, #216]	; 0xd8
 80128b0:	ee73 4aa4 	vadd.f32	s9, s7, s9
 80128b4:	ee36 6a0f 	vadd.f32	s12, s12, s30
 80128b8:	edcd 4a21 	vstr	s9, [sp, #132]	; 0x84
 80128bc:	edcd ea37 	vstr	s29, [sp, #220]	; 0xdc
 80128c0:	ed8d ea38 	vstr	s28, [sp, #224]	; 0xe0
 80128c4:	ed8d 4a22 	vstr	s8, [sp, #136]	; 0x88
 80128c8:	ed8d da3c 	vstr	s26, [sp, #240]	; 0xf0
 80128cc:	edcd 5a3b 	vstr	s11, [sp, #236]	; 0xec
 80128d0:	edcd 6a23 	vstr	s13, [sp, #140]	; 0x8c
 80128d4:	edcd 7a40 	vstr	s15, [sp, #256]	; 0x100
 80128d8:	ed8d 7a24 	vstr	s14, [sp, #144]	; 0x90
 80128dc:	ed8d 6a45 	vstr	s12, [sp, #276]	; 0x114
 80128e0:	f63f af6d 	bhi.w	80127be <MEMS_runMagCal.constprop.21+0x1aea>
 80128e4:	2100      	movs	r1, #0
 80128e6:	a846      	add	r0, sp, #280	; 0x118
 80128e8:	2240      	movs	r2, #64	; 0x40
 80128ea:	f10d 09d8 	add.w	r9, sp, #216	; 0xd8
 80128ee:	edcd ea3a 	vstr	s29, [sp, #232]	; 0xe8
 80128f2:	ed8d ea3e 	vstr	s28, [sp, #248]	; 0xf8
 80128f6:	edcd da42 	vstr	s27, [sp, #264]	; 0x108
 80128fa:	ed8d da3f 	vstr	s26, [sp, #252]	; 0xfc
 80128fe:	edcd ca43 	vstr	s25, [sp, #268]	; 0x10c
 8012902:	ed8d ca44 	vstr	s24, [sp, #272]	; 0x110
 8012906:	4606      	mov	r6, r0
 8012908:	46c8      	mov	r8, r9
 801290a:	f00a fc64 	bl	801d1d6 <memset>
 801290e:	2700      	movs	r7, #0
 8012910:	4621      	mov	r1, r4
 8012912:	b27a      	sxtb	r2, r7
 8012914:	463b      	mov	r3, r7
 8012916:	ed5f 7a4d 	vldr	s15, [pc, #-308]	; 80127e4 <MEMS_runMagCal.constprop.21+0x1b10>
 801291a:	46ca      	mov	sl, r9
 801291c:	4617      	mov	r7, r2
 801291e:	ac4a      	add	r4, sp, #296	; 0x128
 8012920:	464a      	mov	r2, r9
 8012922:	2500      	movs	r5, #0
 8012924:	4689      	mov	r9, r1
 8012926:	4619      	mov	r1, r3
 8012928:	b26b      	sxtb	r3, r5
 801292a:	42bb      	cmp	r3, r7
 801292c:	f000 859d 	beq.w	801346a <MEMS_runMagCal.constprop.21+0x2796>
 8012930:	00ab      	lsls	r3, r5, #2
 8012932:	1958      	adds	r0, r3, r5
 8012934:	f50d 7e8c 	add.w	lr, sp, #280	; 0x118
 8012938:	eb0e 0080 	add.w	r0, lr, r0, lsl #2
 801293c:	edd0 6a00 	vldr	s13, [r0]
 8012940:	eeb0 7ae6 	vabs.f32	s14, s13
 8012944:	eeb4 7aca 	vcmpe.f32	s14, s20
 8012948:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801294c:	f100 8575 	bmi.w	801343a <MEMS_runMagCal.constprop.21+0x2766>
 8012950:	ed9a 7a00 	vldr	s14, [sl]
 8012954:	ee77 7a67 	vsub.f32	s15, s14, s15
 8012958:	4433      	add	r3, r6
 801295a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 801295e:	ed83 7a00 	vstr	s14, [r3]
 8012962:	3501      	adds	r5, #1
 8012964:	b26b      	sxtb	r3, r5
 8012966:	429f      	cmp	r7, r3
 8012968:	db19      	blt.n	801299e <MEMS_runMagCal.constprop.21+0x1cca>
 801296a:	ed5f 7a62 	vldr	s15, [pc, #-392]	; 80127e4 <MEMS_runMagCal.constprop.21+0x1b10>
 801296e:	eb06 0e85 	add.w	lr, r6, r5, lsl #2
 8012972:	4620      	mov	r0, r4
 8012974:	4633      	mov	r3, r6
 8012976:	ecf3 6a01 	vldmia	r3!, {s13}
 801297a:	ecb0 7a01 	vldmia	r0!, {s14}
 801297e:	ee26 7a87 	vmul.f32	s14, s13, s14
 8012982:	4573      	cmp	r3, lr
 8012984:	ee77 7a87 	vadd.f32	s15, s15, s14
 8012988:	d1f5      	bne.n	8012976 <MEMS_runMagCal.constprop.21+0x1ca2>
 801298a:	f10a 0a04 	add.w	sl, sl, #4
 801298e:	3410      	adds	r4, #16
 8012990:	e7ca      	b.n	8012928 <MEMS_runMagCal.constprop.21+0x1c54>
 8012992:	fb92 f6f0 	sdiv	r6, r2, r0
 8012996:	fb00 2216 	mls	r2, r0, r6, r2
 801299a:	b216      	sxth	r6, r2
 801299c:	e6ab      	b.n	80126f6 <MEMS_runMagCal.constprop.21+0x1a22>
 801299e:	460f      	mov	r7, r1
 80129a0:	3701      	adds	r7, #1
 80129a2:	2f04      	cmp	r7, #4
 80129a4:	4649      	mov	r1, r9
 80129a6:	f106 0610 	add.w	r6, r6, #16
 80129aa:	f102 0910 	add.w	r9, r2, #16
 80129ae:	f108 0814 	add.w	r8, r8, #20
 80129b2:	d1ae      	bne.n	8012912 <MEMS_runMagCal.constprop.21+0x1c3e>
 80129b4:	460c      	mov	r4, r1
 80129b6:	aa21      	add	r2, sp, #132	; 0x84
 80129b8:	a91d      	add	r1, sp, #116	; 0x74
 80129ba:	a846      	add	r0, sp, #280	; 0x118
 80129bc:	f7fd f8c4 	bl	800fb48 <llEvaluate.constprop.32>
 80129c0:	ae25      	add	r6, sp, #148	; 0x94
 80129c2:	af21      	add	r7, sp, #132	; 0x84
 80129c4:	f10d 0990 	add.w	r9, sp, #144	; 0x90
 80129c8:	eeb0 9a6a 	vmov.f32	s18, s21
 80129cc:	2500      	movs	r5, #0
 80129ce:	f04f 587e 	mov.w	r8, #1065353216	; 0x3f800000
 80129d2:	9521      	str	r5, [sp, #132]	; 0x84
 80129d4:	9522      	str	r5, [sp, #136]	; 0x88
 80129d6:	9523      	str	r5, [sp, #140]	; 0x8c
 80129d8:	9524      	str	r5, [sp, #144]	; 0x90
 80129da:	aa21      	add	r2, sp, #132	; 0x84
 80129dc:	a925      	add	r1, sp, #148	; 0x94
 80129de:	a846      	add	r0, sp, #280	; 0x118
 80129e0:	f847 8b04 	str.w	r8, [r7], #4
 80129e4:	f7fd f8b0 	bl	800fb48 <llEvaluate.constprop.32>
 80129e8:	ed96 0a00 	vldr	s0, [r6]
 80129ec:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80129f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80129f4:	f340 80ed 	ble.w	8012bd2 <MEMS_runMagCal.constprop.21+0x1efe>
 80129f8:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80129fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a00:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8012a04:	d501      	bpl.n	8012a0a <MEMS_runMagCal.constprop.21+0x1d36>
 8012a06:	f008 f8d1 	bl	801abac <sqrtf>
 8012a0a:	eeb4 9ac8 	vcmpe.f32	s18, s16
 8012a0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a12:	f340 851c 	ble.w	801344e <MEMS_runMagCal.constprop.21+0x277a>
 8012a16:	45b9      	cmp	r9, r7
 8012a18:	f106 0604 	add.w	r6, r6, #4
 8012a1c:	d1d9      	bne.n	80129d2 <MEMS_runMagCal.constprop.21+0x1cfe>
 8012a1e:	ed9d ca31 	vldr	s24, [sp, #196]	; 0xc4
 8012a22:	eddd 7a20 	vldr	s15, [sp, #128]	; 0x80
 8012a26:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
 8012a2a:	ee2c 7a07 	vmul.f32	s14, s24, s14
 8012a2e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8012a32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a36:	d503      	bpl.n	8012a40 <MEMS_runMagCal.constprop.21+0x1d6c>
 8012a38:	ed8d 7a20 	vstr	s14, [sp, #128]	; 0x80
 8012a3c:	eef0 7a47 	vmov.f32	s15, s14
 8012a40:	eddd 4a1d 	vldr	s9, [sp, #116]	; 0x74
 8012a44:	eddd 5a1e 	vldr	s11, [sp, #120]	; 0x78
 8012a48:	eddd 6a1f 	vldr	s13, [sp, #124]	; 0x7c
 8012a4c:	ed9d 4a2e 	vldr	s8, [sp, #184]	; 0xb8
 8012a50:	ed9d 5a2f 	vldr	s10, [sp, #188]	; 0xbc
 8012a54:	ed9d 6a30 	vldr	s12, [sp, #192]	; 0xc0
 8012a58:	eeb0 7ae4 	vabs.f32	s14, s9
 8012a5c:	eef0 3ae5 	vabs.f32	s7, s11
 8012a60:	eef4 3a47 	vcmp.f32	s7, s14
 8012a64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a68:	bf48      	it	mi
 8012a6a:	eef0 3a47 	vmovmi.f32	s7, s14
 8012a6e:	eeb0 7ae6 	vabs.f32	s14, s13
 8012a72:	eeb4 7a63 	vcmp.f32	s14, s7
 8012a76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a7a:	bf48      	it	mi
 8012a7c:	eeb0 7a63 	vmovmi.f32	s14, s7
 8012a80:	ee3c ca27 	vadd.f32	s24, s24, s15
 8012a84:	ee74 4a24 	vadd.f32	s9, s8, s9
 8012a88:	ee75 5a25 	vadd.f32	s11, s10, s11
 8012a8c:	ee76 6a26 	vadd.f32	s13, s12, s13
 8012a90:	eeb4 7aeb 	vcmpe.f32	s14, s23
 8012a94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a98:	ed8d ca31 	vstr	s24, [sp, #196]	; 0xc4
 8012a9c:	eef0 7ae7 	vabs.f32	s15, s15
 8012aa0:	edcd 4a2e 	vstr	s9, [sp, #184]	; 0xb8
 8012aa4:	edcd 5a2f 	vstr	s11, [sp, #188]	; 0xbc
 8012aa8:	edcd 6a30 	vstr	s13, [sp, #192]	; 0xc0
 8012aac:	d506      	bpl.n	8012abc <MEMS_runMagCal.constprop.21+0x1de8>
 8012aae:	eef4 7acb 	vcmpe.f32	s15, s22
 8012ab2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012ab6:	d501      	bpl.n	8012abc <MEMS_runMagCal.constprop.21+0x1de8>
 8012ab8:	2c01      	cmp	r4, #1
 8012aba:	d804      	bhi.n	8012ac6 <MEMS_runMagCal.constprop.21+0x1df2>
 8012abc:	3401      	adds	r4, #1
 8012abe:	b2e4      	uxtb	r4, r4
 8012ac0:	2c05      	cmp	r4, #5
 8012ac2:	f47f adea 	bne.w	801269a <MEMS_runMagCal.constprop.21+0x19c6>
 8012ac6:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8012aca:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8012ace:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012ad2:	dc0e      	bgt.n	8012af2 <MEMS_runMagCal.constprop.21+0x1e1e>
 8012ad4:	ed1f 7abc 	vldr	s14, [pc, #-752]	; 80127e8 <MEMS_runMagCal.constprop.21+0x1b14>
 8012ad8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8012adc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012ae0:	dc07      	bgt.n	8012af2 <MEMS_runMagCal.constprop.21+0x1e1e>
 8012ae2:	ed5f 7abe 	vldr	s15, [pc, #-760]	; 80127ec <MEMS_runMagCal.constprop.21+0x1b18>
 8012ae6:	eeb4 cae7 	vcmpe.f32	s24, s15
 8012aea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012aee:	f200 837e 	bhi.w	80131ee <MEMS_runMagCal.constprop.21+0x251a>
 8012af2:	ed1f 8ac0 	vldr	s16, [pc, #-768]	; 80127f4 <MEMS_runMagCal.constprop.21+0x1b20>
 8012af6:	ed1f 9ac2 	vldr	s18, [pc, #-776]	; 80127f0 <MEMS_runMagCal.constprop.21+0x1b1c>
 8012afa:	ed8d 8a34 	vstr	s16, [sp, #208]	; 0xd0
 8012afe:	eeb0 aa48 	vmov.f32	s20, s16
 8012b02:	2224      	movs	r2, #36	; 0x24
 8012b04:	2100      	movs	r1, #0
 8012b06:	a846      	add	r0, sp, #280	; 0x118
 8012b08:	f00a fb65 	bl	801d1d6 <memset>
 8012b0c:	ed5f 5ac7 	vldr	s11, [pc, #-796]	; 80127f4 <MEMS_runMagCal.constprop.21+0x1b20>
 8012b10:	ed9d 6a2e 	vldr	s12, [sp, #184]	; 0xb8
 8012b14:	eddd 6a2f 	vldr	s13, [sp, #188]	; 0xbc
 8012b18:	ed9d 7a30 	vldr	s14, [sp, #192]	; 0xc0
 8012b1c:	eec5 7a8c 	vdiv.f32	s15, s11, s24
 8012b20:	eeb5 aac0 	vcmpe.f32	s20, #0.0
 8012b24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b28:	ee86 0a28 	vdiv.f32	s0, s12, s17
 8012b2c:	edcd 7a46 	vstr	s15, [sp, #280]	; 0x118
 8012b30:	edcd 7a4a 	vstr	s15, [sp, #296]	; 0x128
 8012b34:	edcd 7a4e 	vstr	s15, [sp, #312]	; 0x138
 8012b38:	ee86 baa8 	vdiv.f32	s22, s13, s17
 8012b3c:	eec7 aa28 	vdiv.f32	s21, s14, s17
 8012b40:	f100 8352 	bmi.w	80131e8 <MEMS_runMagCal.constprop.21+0x2514>
 8012b44:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8012b48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b4c:	f100 834c 	bmi.w	80131e8 <MEMS_runMagCal.constprop.21+0x2514>
 8012b50:	ee88 7a0a 	vdiv.f32	s14, s16, s20
 8012b54:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8012b58:	ee38 8a47 	vsub.f32	s16, s16, s14
 8012b5c:	ed5f 6ada 	vldr	s13, [pc, #-872]	; 80127f8 <MEMS_runMagCal.constprop.21+0x1b24>
 8012b60:	ed1f 6ada 	vldr	s12, [pc, #-872]	; 80127fc <MEMS_runMagCal.constprop.21+0x1b28>
 8012b64:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8012b68:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8012b6c:	eef0 6ae6 	vabs.f32	s13, s13
 8012b70:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8012b74:	eef4 6ac6 	vcmpe.f32	s13, s12
 8012b78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b7c:	eeb0 7ac7 	vabs.f32	s14, s14
 8012b80:	f140 8329 	bpl.w	80131d6 <MEMS_runMagCal.constprop.21+0x2502>
 8012b84:	ed5f 6ae2 	vldr	s13, [pc, #-904]	; 8012800 <MEMS_runMagCal.constprop.21+0x1b2c>
 8012b88:	eef4 7ae6 	vcmpe.f32	s15, s13
 8012b8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b90:	f340 8321 	ble.w	80131d6 <MEMS_runMagCal.constprop.21+0x2502>
 8012b94:	ed5f 7ae5 	vldr	s15, [pc, #-916]	; 8012804 <MEMS_runMagCal.constprop.21+0x1b30>
 8012b98:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012b9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012ba0:	d51a      	bpl.n	8012bd8 <MEMS_runMagCal.constprop.21+0x1f04>
 8012ba2:	ed5f 7ae7 	vldr	s15, [pc, #-924]	; 8012808 <MEMS_runMagCal.constprop.21+0x1b34>
 8012ba6:	f89b 30b0 	ldrb.w	r3, [fp, #176]	; 0xb0
 8012baa:	ee87 7aa8 	vdiv.f32	s14, s15, s17
 8012bae:	eef0 7a08 	vmov.f32	s15, #8	; 0x40400000  3.0
 8012bb2:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8012bb6:	ee87 0aa8 	vdiv.f32	s0, s15, s17
 8012bba:	ed8d 7a00 	vstr	s14, [sp]
 8012bbe:	f8bd 0000 	ldrh.w	r0, [sp]
 8012bc2:	b113      	cbz	r3, 8012bca <MEMS_runMagCal.constprop.21+0x1ef6>
 8012bc4:	3b01      	subs	r3, #1
 8012bc6:	f88b 30b0 	strb.w	r3, [fp, #176]	; 0xb0
 8012bca:	f7fd fd3b 	bl	8010644 <MEMS_updateMagBufferIndex.constprop.33>
 8012bce:	f7ff b9c5 	b.w	8011f5c <MEMS_runMagCal.constprop.21+0x1288>
 8012bd2:	eeb2 9a04 	vmov.f32	s18, #36	; 0x41200000  10.0
 8012bd6:	e71e      	b.n	8012a16 <MEMS_runMagCal.constprop.21+0x1d42>
 8012bd8:	f007 fcd4 	bl	801a584 <roundf>
 8012bdc:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8012be0:	ae18      	add	r6, sp, #96	; 0x60
 8012be2:	ee17 3a90 	vmov	r3, s15
 8012be6:	eeb0 0a4b 	vmov.f32	s0, s22
 8012bea:	8033      	strh	r3, [r6, #0]
 8012bec:	f007 fcca 	bl	801a584 <roundf>
 8012bf0:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8012bf4:	eeb0 0a6a 	vmov.f32	s0, s21
 8012bf8:	ee17 3a90 	vmov	r3, s15
 8012bfc:	8073      	strh	r3, [r6, #2]
 8012bfe:	f007 fcc1 	bl	801a584 <roundf>
 8012c02:	eddd 7a05 	vldr	s15, [sp, #20]
 8012c06:	eefd 6ac0 	vcvt.s32.f32	s13, s0
 8012c0a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8012c0e:	ee16 3a90 	vmov	r3, s13
 8012c12:	eddf 7aab 	vldr	s15, [pc, #684]	; 8012ec0 <MEMS_runMagCal.constprop.21+0x21ec>
 8012c16:	80b3      	strh	r3, [r6, #4]
 8012c18:	ee27 0a27 	vmul.f32	s0, s14, s15
 8012c1c:	f007 fcb2 	bl	801a584 <roundf>
 8012c20:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8012c24:	ab12      	add	r3, sp, #72	; 0x48
 8012c26:	4630      	mov	r0, r6
 8012c28:	eeb0 0a68 	vmov.f32	s0, s17
 8012c2c:	aa13      	add	r2, sp, #76	; 0x4c
 8012c2e:	a946      	add	r1, sp, #280	; 0x118
 8012c30:	edcb 7a0a 	vstr	s15, [fp, #40]	; 0x28
 8012c34:	f7fd f806 	bl	800fc44 <getMagStats.constprop.35>
 8012c38:	f89b 50b0 	ldrb.w	r5, [fp, #176]	; 0xb0
 8012c3c:	eddf 6aa1 	vldr	s13, [pc, #644]	; 8012ec4 <MEMS_runMagCal.constprop.21+0x21f0>
 8012c40:	ebc5 1305 	rsb	r3, r5, r5, lsl #4
 8012c44:	005b      	lsls	r3, r3, #1
 8012c46:	ee07 3a90 	vmov	s15, r3
 8012c4a:	ee07 0a10 	vmov	s14, r0
 8012c4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012c52:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8012c56:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8012c5a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012c5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c62:	eddd 7a12 	vldr	s15, [sp, #72]	; 0x48
 8012c66:	f300 82b3 	bgt.w	80131d0 <MEMS_runMagCal.constprop.21+0x24fc>
 8012c6a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8012c6e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8012c72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c76:	bfc3      	ittte	gt
 8012c78:	f89b 9064 	ldrbgt.w	r9, [fp, #100]	; 0x64
 8012c7c:	fab9 f989 	clzgt	r9, r9
 8012c80:	ea4f 1959 	movgt.w	r9, r9, lsr #5
 8012c84:	f04f 0901 	movle.w	r9, #1
 8012c88:	ee69 7aa7 	vmul.f32	s15, s19, s15
 8012c8c:	f8db 7028 	ldr.w	r7, [fp, #40]	; 0x28
 8012c90:	9729      	str	r7, [sp, #164]	; 0xa4
 8012c92:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8012c96:	f007 fc75 	bl	801a584 <roundf>
 8012c9a:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8012c9e:	ee29 0a89 	vmul.f32	s0, s19, s18
 8012ca2:	ee17 3a90 	vmov	r3, s15
 8012ca6:	f88d 30a8 	strb.w	r3, [sp, #168]	; 0xa8
 8012caa:	f007 fc6b 	bl	801a584 <roundf>
 8012cae:	ed9f 6a86 	vldr	s12, [pc, #536]	; 8012ec8 <MEMS_runMagCal.constprop.21+0x21f4>
 8012cb2:	eddd 7a4e 	vldr	s15, [sp, #312]	; 0x138
 8012cb6:	eddd 6a46 	vldr	s13, [sp, #280]	; 0x118
 8012cba:	ed9d 7a4a 	vldr	s14, [sp, #296]	; 0x128
 8012cbe:	88b3      	ldrh	r3, [r6, #4]
 8012cc0:	f8ad 30ae 	strh.w	r3, [sp, #174]	; 0xae
 8012cc4:	ee67 7a86 	vmul.f32	s15, s15, s12
 8012cc8:	ee66 6a86 	vmul.f32	s13, s13, s12
 8012ccc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8012cd0:	ee27 7a06 	vmul.f32	s14, s14, s12
 8012cd4:	edcd 7a03 	vstr	s15, [sp, #12]
 8012cd8:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8012cdc:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8012ce0:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8012ce4:	edcd 6a01 	vstr	s13, [sp, #4]
 8012ce8:	ed8d 7a02 	vstr	s14, [sp, #8]
 8012cec:	ee17 2a90 	vmov	r2, s15
 8012cf0:	9b00      	ldr	r3, [sp, #0]
 8012cf2:	6830      	ldr	r0, [r6, #0]
 8012cf4:	f8bd 8004 	ldrh.w	r8, [sp, #4]
 8012cf8:	f8bd 4008 	ldrh.w	r4, [sp, #8]
 8012cfc:	f8bd 600c 	ldrh.w	r6, [sp, #12]
 8012d00:	f8cd 00aa 	str.w	r0, [sp, #170]	; 0xaa
 8012d04:	f8ad 80b0 	strh.w	r8, [sp, #176]	; 0xb0
 8012d08:	f8ad 40b2 	strh.w	r4, [sp, #178]	; 0xb2
 8012d0c:	f8ad 60b4 	strh.w	r6, [sp, #180]	; 0xb4
 8012d10:	f88d 20a9 	strb.w	r2, [sp, #169]	; 0xa9
 8012d14:	b113      	cbz	r3, 8012d1c <MEMS_runMagCal.constprop.21+0x2048>
 8012d16:	23ff      	movs	r3, #255	; 0xff
 8012d18:	f88d 30a8 	strb.w	r3, [sp, #168]	; 0xa8
 8012d1c:	2100      	movs	r1, #0
 8012d1e:	f88b 1024 	strb.w	r1, [fp, #36]	; 0x24
 8012d22:	f1b9 0f00 	cmp.w	r9, #0
 8012d26:	f43e abde 	beq.w	80114e6 <MEMS_runMagCal.constprop.21+0x812>
 8012d2a:	f89b 3064 	ldrb.w	r3, [fp, #100]	; 0x64
 8012d2e:	f88b 1025 	strb.w	r1, [fp, #37]	; 0x25
 8012d32:	2b00      	cmp	r3, #0
 8012d34:	f040 80d2 	bne.w	8012edc <MEMS_runMagCal.constprop.21+0x2208>
 8012d38:	4e64      	ldr	r6, [pc, #400]	; (8012ecc <MEMS_runMagCal.constprop.21+0x21f8>)
 8012d3a:	ac11      	add	r4, sp, #68	; 0x44
 8012d3c:	f8cb 702c 	str.w	r7, [fp, #44]	; 0x2c
 8012d40:	af29      	add	r7, sp, #164	; 0xa4
 8012d42:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8012d44:	f8df 818c 	ldr.w	r8, [pc, #396]	; 8012ed4 <MEMS_runMagCal.constprop.21+0x2200>
 8012d48:	f8bd c0b0 	ldrh.w	ip, [sp, #176]	; 0xb0
 8012d4c:	f8bd e0b2 	ldrh.w	lr, [sp, #178]	; 0xb2
 8012d50:	eddf 4a61 	vldr	s9, [pc, #388]	; 8012ed8 <MEMS_runMagCal.constprop.21+0x2204>
 8012d54:	683f      	ldr	r7, [r7, #0]
 8012d56:	e8a8 000f 	stmia.w	r8!, {r0, r1, r2, r3}
 8012d5a:	f9bd 30aa 	ldrsh.w	r3, [sp, #170]	; 0xaa
 8012d5e:	f8bd 20b4 	ldrh.w	r2, [sp, #180]	; 0xb4
 8012d62:	f8c8 7000 	str.w	r7, [r8]
 8012d66:	ee05 3a10 	vmov	s10, r3
 8012d6a:	f9bd 30ac 	ldrsh.w	r3, [sp, #172]	; 0xac
 8012d6e:	f89b 0035 	ldrb.w	r0, [fp, #53]	; 0x35
 8012d72:	ee05 3a90 	vmov	s11, r3
 8012d76:	f9bd 30ae 	ldrsh.w	r3, [sp, #174]	; 0xae
 8012d7a:	ee06 3a10 	vmov	s12, r3
 8012d7e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8012d82:	fb03 f10c 	mul.w	r1, r3, ip
 8012d86:	ee06 1a90 	vmov	s13, r1
 8012d8a:	fb03 f10e 	mul.w	r1, r3, lr
 8012d8e:	fb03 f302 	mul.w	r3, r3, r2
 8012d92:	ee07 3a90 	vmov	s15, r3
 8012d96:	ee07 1a10 	vmov	s14, r1
 8012d9a:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8012d9e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8012da2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012da6:	ee66 6aa4 	vmul.f32	s13, s13, s9
 8012daa:	ee27 7a24 	vmul.f32	s14, s14, s9
 8012dae:	ee67 7aa4 	vmul.f32	s15, s15, s9
 8012db2:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
 8012db6:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8012dba:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8012dbe:	2301      	movs	r3, #1
 8012dc0:	2700      	movs	r7, #0
 8012dc2:	22ff      	movs	r2, #255	; 0xff
 8012dc4:	edcb 6a23 	vstr	s13, [fp, #140]	; 0x8c
 8012dc8:	ed8b 7a27 	vstr	s14, [fp, #156]	; 0x9c
 8012dcc:	edcb 7a2b 	vstr	s15, [fp, #172]	; 0xac
 8012dd0:	ed8b 5a20 	vstr	s10, [fp, #128]	; 0x80
 8012dd4:	edcb 5a21 	vstr	s11, [fp, #132]	; 0x84
 8012dd8:	ed8b 6a22 	vstr	s12, [fp, #136]	; 0x88
 8012ddc:	f88b 3064 	strb.w	r3, [fp, #100]	; 0x64
 8012de0:	f88b 307d 	strb.w	r3, [fp, #125]	; 0x7d
 8012de4:	f88b 7034 	strb.w	r7, [fp, #52]	; 0x34
 8012de8:	f88b 2036 	strb.w	r2, [fp, #54]	; 0x36
 8012dec:	2d00      	cmp	r5, #0
 8012dee:	f43e ab3d 	beq.w	801146c <MEMS_runMagCal.constprop.21+0x798>
 8012df2:	eddf 8a37 	vldr	s17, [pc, #220]	; 8012ed0 <MEMS_runMagCal.constprop.21+0x21fc>
 8012df6:	f04f 31ff 	mov.w	r1, #4294967295
 8012dfa:	463a      	mov	r2, r7
 8012dfc:	f89b e0b1 	ldrb.w	lr, [fp, #177]	; 0xb1
 8012e00:	fb92 f3fe 	sdiv	r3, r2, lr
 8012e04:	fb0e 2313 	mls	r3, lr, r3, r2
 8012e08:	b2db      	uxtb	r3, r3
 8012e0a:	3315      	adds	r3, #21
 8012e0c:	eb0b 03c3 	add.w	r3, fp, r3, lsl #3
 8012e10:	eddb 3a20 	vldr	s7, [fp, #128]	; 0x80
 8012e14:	f9b3 202a 	ldrsh.w	r2, [r3, #42]	; 0x2a
 8012e18:	ed9b 4a21 	vldr	s8, [fp, #132]	; 0x84
 8012e1c:	eddb 6a23 	vldr	s13, [fp, #140]	; 0x8c
 8012e20:	ed9b 7a27 	vldr	s14, [fp, #156]	; 0x9c
 8012e24:	eddb 5a22 	vldr	s11, [fp, #136]	; 0x88
 8012e28:	eddb 7a2b 	vldr	s15, [fp, #172]	; 0xac
 8012e2c:	ee04 2a90 	vmov	s9, r2
 8012e30:	f9b3 202c 	ldrsh.w	r2, [r3, #44]	; 0x2c
 8012e34:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 8012e38:	ee05 2a10 	vmov	s10, r2
 8012e3c:	ee06 3a10 	vmov	s12, r3
 8012e40:	eef8 4ae4 	vcvt.f32.s32	s9, s9
 8012e44:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
 8012e48:	ee74 4ae3 	vsub.f32	s9, s9, s7
 8012e4c:	ee35 5a44 	vsub.f32	s10, s10, s8
 8012e50:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8012e54:	ee64 6aa6 	vmul.f32	s13, s9, s13
 8012e58:	ee25 7a07 	vmul.f32	s14, s10, s14
 8012e5c:	ee36 6a65 	vsub.f32	s12, s12, s11
 8012e60:	ee66 6aa6 	vmul.f32	s13, s13, s13
 8012e64:	ee27 7a07 	vmul.f32	s14, s14, s14
 8012e68:	ee66 7a27 	vmul.f32	s15, s12, s15
 8012e6c:	ee36 0a87 	vadd.f32	s0, s13, s14
 8012e70:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8012e74:	1c4b      	adds	r3, r1, #1
 8012e76:	ee30 0a27 	vadd.f32	s0, s0, s15
 8012e7a:	fb93 f1f0 	sdiv	r1, r3, r0
 8012e7e:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8012e82:	fb00 3111 	mls	r1, r0, r1, r3
 8012e86:	b249      	sxtb	r1, r1
 8012e88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012e8c:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8012e90:	f88b 1036 	strb.w	r1, [fp, #54]	; 0x36
 8012e94:	f100 8193 	bmi.w	80131be <MEMS_runMagCal.constprop.21+0x24ea>
 8012e98:	3701      	adds	r7, #1
 8012e9a:	b23f      	sxth	r7, r7
 8012e9c:	eb0b 0341 	add.w	r3, fp, r1, lsl #1
 8012ea0:	42af      	cmp	r7, r5
 8012ea2:	ed9b 0a05 	vldr	s0, [fp, #20]
 8012ea6:	ee68 7a00 	vmul.f32	s15, s16, s0
 8012eaa:	ee67 7aa8 	vmul.f32	s15, s15, s17
 8012eae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8012eb2:	ee17 2a90 	vmov	r2, s15
 8012eb6:	871a      	strh	r2, [r3, #56]	; 0x38
 8012eb8:	463a      	mov	r2, r7
 8012eba:	db9f      	blt.n	8012dfc <MEMS_runMagCal.constprop.21+0x2128>
 8012ebc:	f7fe bad8 	b.w	8011470 <MEMS_runMagCal.constprop.21+0x79c>
 8012ec0:	3a83126f 	.word	0x3a83126f
 8012ec4:	3c23d70a 	.word	0x3c23d70a
 8012ec8:	447a0000 	.word	0x447a0000
 8012ecc:	200016ec 	.word	0x200016ec
 8012ed0:	42c80000 	.word	0x42c80000
 8012ed4:	200016c8 	.word	0x200016c8
 8012ed8:	358637bd 	.word	0x358637bd
 8012edc:	2224      	movs	r2, #36	; 0x24
 8012ede:	a846      	add	r0, sp, #280	; 0x118
 8012ee0:	f00a f979 	bl	801d1d6 <memset>
 8012ee4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8012ee8:	fb03 f208 	mul.w	r2, r3, r8
 8012eec:	ee06 2a90 	vmov	s13, r2
 8012ef0:	fb03 f204 	mul.w	r2, r3, r4
 8012ef4:	fb03 f306 	mul.w	r3, r3, r6
 8012ef8:	ee07 2a10 	vmov	s14, r2
 8012efc:	ee07 3a90 	vmov	s15, r3
 8012f00:	ed1f 6a0b 	vldr	s12, [pc, #-44]	; 8012ed8 <MEMS_runMagCal.constprop.21+0x2204>
 8012f04:	4ee2      	ldr	r6, [pc, #904]	; (8013290 <MEMS_runMagCal.constprop.21+0x25bc>)
 8012f06:	ed9b 0a05 	vldr	s0, [fp, #20]
 8012f0a:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8012f0e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8012f12:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012f16:	ee66 6a86 	vmul.f32	s13, s13, s12
 8012f1a:	ee27 7a06 	vmul.f32	s14, s14, s12
 8012f1e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8012f22:	4631      	mov	r1, r6
 8012f24:	ab36      	add	r3, sp, #216	; 0xd8
 8012f26:	aa10      	add	r2, sp, #64	; 0x40
 8012f28:	ac11      	add	r4, sp, #68	; 0x44
 8012f2a:	f1a6 001e 	sub.w	r0, r6, #30
 8012f2e:	edcd 6a46 	vstr	s13, [sp, #280]	; 0x118
 8012f32:	ed8d 7a4a 	vstr	s14, [sp, #296]	; 0x128
 8012f36:	edcd 7a4e 	vstr	s15, [sp, #312]	; 0x138
 8012f3a:	f7fc fe83 	bl	800fc44 <getMagStats.constprop.35>
 8012f3e:	a946      	add	r1, sp, #280	; 0x118
 8012f40:	4623      	mov	r3, r4
 8012f42:	aa10      	add	r2, sp, #64	; 0x40
 8012f44:	ed9b 0a05 	vldr	s0, [fp, #20]
 8012f48:	f10d 00aa 	add.w	r0, sp, #170	; 0xaa
 8012f4c:	f7fc fe7a 	bl	800fc44 <getMagStats.constprop.35>
 8012f50:	eddf 6ad0 	vldr	s13, [pc, #832]	; 8013294 <MEMS_runMagCal.constprop.21+0x25c0>
 8012f54:	eddd 7a10 	vldr	s15, [sp, #64]	; 0x40
 8012f58:	ed94 7a00 	vldr	s14, [r4]
 8012f5c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8012f60:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8012f64:	eef0 7ae7 	vabs.f32	s15, s15
 8012f68:	eef4 7ae6 	vcmpe.f32	s15, s13
 8012f6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012f70:	d505      	bpl.n	8012f7e <MEMS_runMagCal.constprop.21+0x22aa>
 8012f72:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8012f76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012f7a:	f100 810a 	bmi.w	8013192 <MEMS_runMagCal.constprop.21+0x24be>
 8012f7e:	eef2 6a00 	vmov.f32	s13, #32	; 0x41000000  8.0
 8012f82:	eef4 7ae6 	vcmpe.f32	s15, s13
 8012f86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012f8a:	f140 8100 	bpl.w	801318e <MEMS_runMagCal.constprop.21+0x24ba>
 8012f8e:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8012f92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012f96:	bf4c      	ite	mi
 8012f98:	2302      	movmi	r3, #2
 8012f9a:	2301      	movpl	r3, #1
 8012f9c:	eddd 6a36 	vldr	s13, [sp, #216]	; 0xd8
 8012fa0:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 8012fa4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8012fa8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012fac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012fb0:	f57e aa99 	bpl.w	80114e6 <MEMS_runMagCal.constprop.21+0x812>
 8012fb4:	f89b 207c 	ldrb.w	r2, [fp, #124]	; 0x7c
 8012fb8:	429a      	cmp	r2, r3
 8012fba:	f63e aa94 	bhi.w	80114e6 <MEMS_runMagCal.constprop.21+0x812>
 8012fbe:	eef0 7a08 	vmov.f32	s15, #8	; 0x40400000  3.0
 8012fc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012fc6:	eef4 6ae7 	vcmpe.f32	s13, s15
 8012fca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012fce:	f140 80e8 	bpl.w	80131a2 <MEMS_runMagCal.constprop.21+0x24ce>
 8012fd2:	f9bb 1070 	ldrsh.w	r1, [fp, #112]	; 0x70
 8012fd6:	f9bd 70ac 	ldrsh.w	r7, [sp, #172]	; 0xac
 8012fda:	f9bb e06e 	ldrsh.w	lr, [fp, #110]	; 0x6e
 8012fde:	f9bd 00aa 	ldrsh.w	r0, [sp, #170]	; 0xaa
 8012fe2:	f9bb 5072 	ldrsh.w	r5, [fp, #114]	; 0x72
 8012fe6:	f9bd 20ae 	ldrsh.w	r2, [sp, #174]	; 0xae
 8012fea:	eddb 5a05 	vldr	s11, [fp, #20]
 8012fee:	eba1 0c07 	sub.w	ip, r1, r7
 8012ff2:	ebae 0800 	sub.w	r8, lr, r0
 8012ff6:	ea8c 73ec 	eor.w	r3, ip, ip, asr #31
 8012ffa:	eba3 73ec 	sub.w	r3, r3, ip, asr #31
 8012ffe:	ea88 7ce8 	eor.w	ip, r8, r8, asr #31
 8013002:	ebac 7ce8 	sub.w	ip, ip, r8, asr #31
 8013006:	4563      	cmp	r3, ip
 8013008:	eba5 0802 	sub.w	r8, r5, r2
 801300c:	bfb8      	it	lt
 801300e:	4663      	movlt	r3, ip
 8013010:	ea88 7ce8 	eor.w	ip, r8, r8, asr #31
 8013014:	b21b      	sxth	r3, r3
 8013016:	ebac 7ce8 	sub.w	ip, ip, r8, asr #31
 801301a:	4563      	cmp	r3, ip
 801301c:	bfb8      	it	lt
 801301e:	4663      	movlt	r3, ip
 8013020:	b21b      	sxth	r3, r3
 8013022:	ee07 3a90 	vmov	s15, r3
 8013026:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801302a:	eeb1 6a04 	vmov.f32	s12, #20	; 0x40a00000  5.0
 801302e:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8013032:	eef4 7ac6 	vcmpe.f32	s15, s12
 8013036:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801303a:	f140 80a4 	bpl.w	8013186 <MEMS_runMagCal.constprop.21+0x24b2>
 801303e:	ee37 7a26 	vadd.f32	s14, s14, s13
 8013042:	f8bb 3074 	ldrh.w	r3, [fp, #116]	; 0x74
 8013046:	eec6 3a87 	vdiv.f32	s7, s13, s14
 801304a:	ee07 ea90 	vmov	s15, lr
 801304e:	ee04 3a90 	vmov	s9, r3
 8013052:	f8bd 30b0 	ldrh.w	r3, [sp, #176]	; 0xb0
 8013056:	eeb8 2ae7 	vcvt.f32.s32	s4, s15
 801305a:	ee00 3a10 	vmov	s0, r3
 801305e:	ee07 0a90 	vmov	s15, r0
 8013062:	f8bb 3076 	ldrh.w	r3, [fp, #118]	; 0x76
 8013066:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 801306a:	ee00 3a90 	vmov	s1, r3
 801306e:	ee07 1a90 	vmov	s15, r1
 8013072:	f8bd 30b2 	ldrh.w	r3, [sp, #178]	; 0xb2
 8013076:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801307a:	ee05 3a10 	vmov	s10, r3
 801307e:	ee07 7a90 	vmov	s15, r7
 8013082:	f8bb 3078 	ldrh.w	r3, [fp, #120]	; 0x78
 8013086:	eef8 2ae7 	vcvt.f32.s32	s5, s15
 801308a:	ee01 3a10 	vmov	s2, r3
 801308e:	ee07 5a90 	vmov	s15, r5
 8013092:	f8bd 30b4 	ldrh.w	r3, [sp, #180]	; 0xb4
 8013096:	eeb8 3ae7 	vcvt.f32.s32	s6, s15
 801309a:	ee05 3a90 	vmov	s11, r3
 801309e:	ee07 2a90 	vmov	s15, r2
 80130a2:	f89b 306c 	ldrb.w	r3, [fp, #108]	; 0x6c
 80130a6:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 80130aa:	ee34 4a63 	vsub.f32	s8, s8, s7
 80130ae:	ee01 3a90 	vmov	s3, r3
 80130b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80130b6:	f89d 30a8 	ldrb.w	r3, [sp, #168]	; 0xa8
 80130ba:	ee23 3a04 	vmul.f32	s6, s6, s8
 80130be:	ee06 3a10 	vmov	s12, r3
 80130c2:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 80130c6:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 80130ca:	ee67 7aa3 	vmul.f32	s15, s15, s7
 80130ce:	ee22 2a04 	vmul.f32	s4, s4, s8
 80130d2:	ee27 7a04 	vmul.f32	s14, s14, s8
 80130d6:	ee21 1a04 	vmul.f32	s2, s2, s8
 80130da:	eef8 4ae4 	vcvt.f32.s32	s9, s9
 80130de:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 80130e2:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 80130e6:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
 80130ea:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 80130ee:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 80130f2:	ee66 6aa3 	vmul.f32	s13, s13, s7
 80130f6:	ee62 2aa3 	vmul.f32	s5, s5, s7
 80130fa:	ee65 5aa3 	vmul.f32	s11, s11, s7
 80130fe:	ee77 7a83 	vadd.f32	s15, s15, s6
 8013102:	ee64 4a84 	vmul.f32	s9, s9, s8
 8013106:	ee60 0a84 	vmul.f32	s1, s1, s8
 801310a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801310e:	ee20 0a23 	vmul.f32	s0, s0, s7
 8013112:	ee25 5a23 	vmul.f32	s10, s10, s7
 8013116:	ee21 4a84 	vmul.f32	s8, s3, s8
 801311a:	ee26 6a23 	vmul.f32	s12, s12, s7
 801311e:	ee76 6a82 	vadd.f32	s13, s13, s4
 8013122:	ee37 7a22 	vadd.f32	s14, s14, s5
 8013126:	ee75 5a81 	vadd.f32	s11, s11, s2
 801312a:	eefd 6ae6 	vcvt.s32.f32	s13, s13
 801312e:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8013132:	ee17 3a90 	vmov	r3, s15
 8013136:	ee74 4a80 	vadd.f32	s9, s9, s0
 801313a:	eefc 7ae5 	vcvt.u32.f32	s15, s11
 801313e:	ee35 5a20 	vadd.f32	s10, s10, s1
 8013142:	ee36 6a04 	vadd.f32	s12, s12, s8
 8013146:	ee16 1a90 	vmov	r1, s13
 801314a:	ee17 2a10 	vmov	r2, s14
 801314e:	ee17 5a90 	vmov	r5, s15
 8013152:	eefc 6ae4 	vcvt.u32.f32	s13, s9
 8013156:	eebc 7ac5 	vcvt.u32.f32	s14, s10
 801315a:	eefc 7ac6 	vcvt.u32.f32	s15, s12
 801315e:	ee16 ea90 	vmov	lr, s13
 8013162:	ee17 7a10 	vmov	r7, s14
 8013166:	ee17 0a90 	vmov	r0, s15
 801316a:	f8ad 10aa 	strh.w	r1, [sp, #170]	; 0xaa
 801316e:	f8ad e0b0 	strh.w	lr, [sp, #176]	; 0xb0
 8013172:	f8ad 20ac 	strh.w	r2, [sp, #172]	; 0xac
 8013176:	f8ad 70b2 	strh.w	r7, [sp, #178]	; 0xb2
 801317a:	f8ad 30ae 	strh.w	r3, [sp, #174]	; 0xae
 801317e:	f8ad 50b4 	strh.w	r5, [sp, #180]	; 0xb4
 8013182:	f88d 00a8 	strb.w	r0, [sp, #168]	; 0xa8
 8013186:	9f29      	ldr	r7, [sp, #164]	; 0xa4
 8013188:	f89b 50b0 	ldrb.w	r5, [fp, #176]	; 0xb0
 801318c:	e5d6      	b.n	8012d3c <MEMS_runMagCal.constprop.21+0x2068>
 801318e:	2301      	movs	r3, #1
 8013190:	e704      	b.n	8012f9c <MEMS_runMagCal.constprop.21+0x22c8>
 8013192:	2303      	movs	r3, #3
 8013194:	e702      	b.n	8012f9c <MEMS_runMagCal.constprop.21+0x22c8>
 8013196:	2303      	movs	r3, #3
 8013198:	f7fe b99c 	b.w	80114d4 <MEMS_runMagCal.constprop.21+0x800>
 801319c:	2301      	movs	r3, #1
 801319e:	f7fe b999 	b.w	80114d4 <MEMS_runMagCal.constprop.21+0x800>
 80131a2:	eef1 7a00 	vmov.f32	s15, #16	; 0x40800000  4.0
 80131a6:	eef4 6ae7 	vcmpe.f32	s13, s15
 80131aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80131ae:	d5ea      	bpl.n	8013186 <MEMS_runMagCal.constprop.21+0x24b2>
 80131b0:	f89b 206c 	ldrb.w	r2, [fp, #108]	; 0x6c
 80131b4:	f89d 30a8 	ldrb.w	r3, [sp, #168]	; 0xa8
 80131b8:	429a      	cmp	r2, r3
 80131ba:	d2e4      	bcs.n	8013186 <MEMS_runMagCal.constprop.21+0x24b2>
 80131bc:	e709      	b.n	8012fd2 <MEMS_runMagCal.constprop.21+0x22fe>
 80131be:	f007 fcf5 	bl	801abac <sqrtf>
 80131c2:	f99b 1036 	ldrsb.w	r1, [fp, #54]	; 0x36
 80131c6:	f89b 50b0 	ldrb.w	r5, [fp, #176]	; 0xb0
 80131ca:	f89b 0035 	ldrb.w	r0, [fp, #53]	; 0x35
 80131ce:	e663      	b.n	8012e98 <MEMS_runMagCal.constprop.21+0x21c4>
 80131d0:	f04f 0900 	mov.w	r9, #0
 80131d4:	e558      	b.n	8012c88 <MEMS_runMagCal.constprop.21+0x1fb4>
 80131d6:	eddf 7a30 	vldr	s15, [pc, #192]	; 8013298 <MEMS_runMagCal.constprop.21+0x25c4>
 80131da:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80131de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80131e2:	f53f acd7 	bmi.w	8012b94 <MEMS_runMagCal.constprop.21+0x1ec0>
 80131e6:	e4dc      	b.n	8012ba2 <MEMS_runMagCal.constprop.21+0x1ece>
 80131e8:	ed9f 8a2f 	vldr	s16, [pc, #188]	; 80132a8 <MEMS_runMagCal.constprop.21+0x25d4>
 80131ec:	e4b6      	b.n	8012b5c <MEMS_runMagCal.constprop.21+0x1e88>
 80131ee:	2224      	movs	r2, #36	; 0x24
 80131f0:	2100      	movs	r1, #0
 80131f2:	a846      	add	r0, sp, #280	; 0x118
 80131f4:	f009 ffef 	bl	801d1d6 <memset>
 80131f8:	eddf 7a26 	vldr	s15, [pc, #152]	; 8013294 <MEMS_runMagCal.constprop.21+0x25c0>
 80131fc:	ed9d 7a2e 	vldr	s14, [sp, #184]	; 0xb8
 8013200:	ee87 8a8c 	vdiv.f32	s16, s15, s24
 8013204:	ee87 0a28 	vdiv.f32	s0, s14, s17
 8013208:	f007 f9bc 	bl	801a584 <roundf>
 801320c:	eebd 7ac0 	vcvt.s32.f32	s14, s0
 8013210:	eddd 7a2f 	vldr	s15, [sp, #188]	; 0xbc
 8013214:	ed8d 8a46 	vstr	s16, [sp, #280]	; 0x118
 8013218:	ee17 3a10 	vmov	r3, s14
 801321c:	ee87 0aa8 	vdiv.f32	s0, s15, s17
 8013220:	f8ad 30d8 	strh.w	r3, [sp, #216]	; 0xd8
 8013224:	f007 f9ae 	bl	801a584 <roundf>
 8013228:	eebd 7ac0 	vcvt.s32.f32	s14, s0
 801322c:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 8013230:	ed8d 8a4a 	vstr	s16, [sp, #296]	; 0x128
 8013234:	ee17 3a10 	vmov	r3, s14
 8013238:	ee87 0aa8 	vdiv.f32	s0, s15, s17
 801323c:	f8ad 30da 	strh.w	r3, [sp, #218]	; 0xda
 8013240:	f007 f9a0 	bl	801a584 <roundf>
 8013244:	ab25      	add	r3, sp, #148	; 0x94
 8013246:	aa34      	add	r2, sp, #208	; 0xd0
 8013248:	a946      	add	r1, sp, #280	; 0x118
 801324a:	a836      	add	r0, sp, #216	; 0xd8
 801324c:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8013250:	eeb0 0a68 	vmov.f32	s0, s17
 8013254:	ee17 4a90 	vmov	r4, s15
 8013258:	ed8d 8a4e 	vstr	s16, [sp, #312]	; 0x138
 801325c:	f8ad 40dc 	strh.w	r4, [sp, #220]	; 0xdc
 8013260:	f7fc fcf0 	bl	800fc44 <getMagStats.constprop.35>
 8013264:	ed9d 8a25 	vldr	s16, [sp, #148]	; 0x94
 8013268:	ed9d aa34 	vldr	s20, [sp, #208]	; 0xd0
 801326c:	ed9d ca31 	vldr	s24, [sp, #196]	; 0xc4
 8013270:	ee28 9a09 	vmul.f32	s18, s16, s18
 8013274:	ee38 8a08 	vadd.f32	s16, s16, s16
 8013278:	e443      	b.n	8012b02 <MEMS_runMagCal.constprop.21+0x1e2e>
 801327a:	ed9f 9a0b 	vldr	s18, [pc, #44]	; 80132a8 <MEMS_runMagCal.constprop.21+0x25d4>
 801327e:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 80132ac <MEMS_runMagCal.constprop.21+0x25d8>
 8013282:	eef0 7a49 	vmov.f32	s15, s18
 8013286:	e41e      	b.n	8012ac6 <MEMS_runMagCal.constprop.21+0x1df2>
 8013288:	eeb0 ca66 	vmov.f32	s24, s13
 801328c:	f7ff b9e6 	b.w	801265c <MEMS_runMagCal.constprop.21+0x1988>
 8013290:	200016ec 	.word	0x200016ec
 8013294:	423c0000 	.word	0x423c0000
 8013298:	3eb33333 	.word	0x3eb33333
 801329c:	bf000001 	.word	0xbf000001
 80132a0:	40060a92 	.word	0x40060a92
 80132a4:	3effffff 	.word	0x3effffff
 80132a8:	00000000 	.word	0x00000000
 80132ac:	41f00001 	.word	0x41f00001
 80132b0:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 80132b4:	ee86 9a05 	vdiv.f32	s18, s12, s10
 80132b8:	ee75 5aa5 	vadd.f32	s11, s11, s11
 80132bc:	ee37 7a49 	vsub.f32	s14, s14, s18
 80132c0:	ee76 6ac9 	vsub.f32	s13, s13, s18
 80132c4:	ee27 7a07 	vmul.f32	s14, s14, s14
 80132c8:	ee66 6aa6 	vmul.f32	s13, s13, s13
 80132cc:	ee77 7ac9 	vsub.f32	s15, s15, s18
 80132d0:	ee37 7a26 	vadd.f32	s14, s14, s13
 80132d4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80132d8:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 80132dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80132e0:	ee77 7aa5 	vadd.f32	s15, s15, s11
 80132e4:	ee87 0aa6 	vdiv.f32	s0, s15, s13
 80132e8:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80132ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80132f0:	eeb1 aac0 	vsqrt.f32	s20, s0
 80132f4:	d501      	bpl.n	80132fa <MEMS_runMagCal.constprop.21+0x2626>
 80132f6:	f007 fc59 	bl	801abac <sqrtf>
 80132fa:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 80132fe:	eddd 6a33 	vldr	s13, [sp, #204]	; 0xcc
 8013302:	eddd 5a32 	vldr	s11, [sp, #200]	; 0xc8
 8013306:	ed9d 6a2f 	vldr	s12, [sp, #188]	; 0xbc
 801330a:	eddd 4a30 	vldr	s9, [sp, #192]	; 0xc0
 801330e:	ed9d 5a2e 	vldr	s10, [sp, #184]	; 0xb8
 8013312:	ee37 7a49 	vsub.f32	s14, s14, s18
 8013316:	ee76 6ac9 	vsub.f32	s13, s13, s18
 801331a:	eec7 7a0a 	vdiv.f32	s15, s14, s20
 801331e:	ee86 7a8a 	vdiv.f32	s14, s13, s20
 8013322:	eec5 6a8a 	vdiv.f32	s13, s11, s20
 8013326:	eec6 5a0a 	vdiv.f32	s11, s12, s20
 801332a:	ee84 6a8a 	vdiv.f32	s12, s9, s20
 801332e:	ee35 5a49 	vsub.f32	s10, s10, s18
 8013332:	ee27 0a87 	vmul.f32	s0, s15, s14
 8013336:	eec5 4a0a 	vdiv.f32	s9, s10, s20
 801333a:	ee26 4aa6 	vmul.f32	s8, s13, s13
 801333e:	ee26 5a86 	vmul.f32	s10, s13, s12
 8013342:	ee25 7a87 	vmul.f32	s14, s11, s14
 8013346:	ee30 0a44 	vsub.f32	s0, s0, s8
 801334a:	ee37 7a45 	vsub.f32	s14, s14, s10
 801334e:	ee27 4a86 	vmul.f32	s8, s15, s12
 8013352:	ee26 5aa5 	vmul.f32	s10, s13, s11
 8013356:	ee27 7a25 	vmul.f32	s14, s14, s11
 801335a:	ee35 5a44 	vsub.f32	s10, s10, s8
 801335e:	ee20 0a24 	vmul.f32	s0, s0, s9
 8013362:	edcd 7a4a 	vstr	s15, [sp, #296]	; 0x128
 8013366:	ee30 0a47 	vsub.f32	s0, s0, s14
 801336a:	ee25 7a06 	vmul.f32	s14, s10, s12
 801336e:	eeb6 5a00 	vmov.f32	s10, #96	; 0x3f000000  0.5
 8013372:	ee30 0a07 	vadd.f32	s0, s0, s14
 8013376:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 801337a:	ee20 0a05 	vmul.f32	s0, s0, s10
 801337e:	edcd 6a4b 	vstr	s13, [sp, #300]	; 0x12c
 8013382:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8013386:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801338a:	edcd 6a4d 	vstr	s13, [sp, #308]	; 0x134
 801338e:	edcd 4a46 	vstr	s9, [sp, #280]	; 0x118
 8013392:	edcd 5a47 	vstr	s11, [sp, #284]	; 0x11c
 8013396:	edcd 5a49 	vstr	s11, [sp, #292]	; 0x124
 801339a:	ed8d 6a48 	vstr	s12, [sp, #288]	; 0x120
 801339e:	ed8d 6a4c 	vstr	s12, [sp, #304]	; 0x130
 80133a2:	d945      	bls.n	8013430 <MEMS_runMagCal.constprop.21+0x275c>
 80133a4:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 80133a8:	eeb4 0ac8 	vcmpe.f32	s0, s16
 80133ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80133b0:	db2b      	blt.n	801340a <MEMS_runMagCal.constprop.21+0x2736>
 80133b2:	ed1f 0a46 	vldr	s0, [pc, #-280]	; 801329c <MEMS_runMagCal.constprop.21+0x25c8>
 80133b6:	f89b 30b0 	ldrb.w	r3, [fp, #176]	; 0xb0
 80133ba:	ee7a 7a0a 	vadd.f32	s15, s20, s20
 80133be:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 80133c2:	ee27 7a88 	vmul.f32	s14, s15, s16
 80133c6:	ee69 6a26 	vmul.f32	s13, s18, s13
 80133ca:	ee37 7a09 	vadd.f32	s14, s14, s18
 80133ce:	ee67 7a80 	vmul.f32	s15, s15, s0
 80133d2:	ee76 6ac7 	vsub.f32	s13, s13, s14
 80133d6:	ee77 7a89 	vadd.f32	s15, s15, s18
 80133da:	ee04 3a90 	vmov	s9, r3
 80133de:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80133e2:	eef8 4ae4 	vcvt.f32.s32	s9, s9
 80133e6:	ee37 6a26 	vadd.f32	s12, s14, s13
 80133ea:	ee36 6a27 	vadd.f32	s12, s12, s15
 80133ee:	f7fe bd5f 	b.w	8011eb0 <MEMS_runMagCal.constprop.21+0x11dc>
 80133f2:	ed1f 6a53 	vldr	s12, [pc, #-332]	; 80132a8 <MEMS_runMagCal.constprop.21+0x25d4>
 80133f6:	eef0 7a46 	vmov.f32	s15, s12
 80133fa:	eef0 6a46 	vmov.f32	s13, s12
 80133fe:	eeb0 7a46 	vmov.f32	s14, s12
 8013402:	eeb0 9a46 	vmov.f32	s18, s12
 8013406:	f7fe bd60 	b.w	8011eca <MEMS_runMagCal.constprop.21+0x11f6>
 801340a:	f007 fb77 	bl	801aafc <acosf>
 801340e:	eef0 7a08 	vmov.f32	s15, #8	; 0x40400000  3.0
 8013412:	eec0 aa27 	vdiv.f32	s21, s0, s15
 8013416:	eeb0 0a6a 	vmov.f32	s0, s21
 801341a:	f007 f873 	bl	801a504 <cosf>
 801341e:	eeb0 8a40 	vmov.f32	s16, s0
 8013422:	ed1f 0a61 	vldr	s0, [pc, #-388]	; 80132a0 <MEMS_runMagCal.constprop.21+0x25cc>
 8013426:	ee3a 0a80 	vadd.f32	s0, s21, s0
 801342a:	f007 f86b 	bl	801a504 <cosf>
 801342e:	e7c2      	b.n	80133b6 <MEMS_runMagCal.constprop.21+0x26e2>
 8013430:	eeb0 0a47 	vmov.f32	s0, s14
 8013434:	ed1f 8a65 	vldr	s16, [pc, #-404]	; 80132a4 <MEMS_runMagCal.constprop.21+0x25d0>
 8013438:	e7bd      	b.n	80133b6 <MEMS_runMagCal.constprop.21+0x26e2>
 801343a:	ed1f 9a65 	vldr	s18, [pc, #-404]	; 80132a8 <MEMS_runMagCal.constprop.21+0x25d4>
 801343e:	ed9d ca31 	vldr	s24, [sp, #196]	; 0xc4
 8013442:	ed1f 7a66 	vldr	s14, [pc, #-408]	; 80132ac <MEMS_runMagCal.constprop.21+0x25d8>
 8013446:	eef0 7a49 	vmov.f32	s15, s18
 801344a:	f7ff bb3c 	b.w	8012ac6 <MEMS_runMagCal.constprop.21+0x1df2>
 801344e:	ed96 0a00 	vldr	s0, [r6]
 8013452:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8013456:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801345a:	eeb1 9ac0 	vsqrt.f32	s18, s0
 801345e:	f57f aada 	bpl.w	8012a16 <MEMS_runMagCal.constprop.21+0x1d42>
 8013462:	f007 fba3 	bl	801abac <sqrtf>
 8013466:	f7ff bad6 	b.w	8012a16 <MEMS_runMagCal.constprop.21+0x1d42>
 801346a:	ed98 0a00 	vldr	s0, [r8]
 801346e:	eef4 7ac0 	vcmpe.f32	s15, s0
 8013472:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013476:	d5e0      	bpl.n	801343a <MEMS_runMagCal.constprop.21+0x2766>
 8013478:	ee30 0a67 	vsub.f32	s0, s0, s15
 801347c:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8013480:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013484:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8013488:	d505      	bpl.n	8013496 <MEMS_runMagCal.constprop.21+0x27c2>
 801348a:	9102      	str	r1, [sp, #8]
 801348c:	9201      	str	r2, [sp, #4]
 801348e:	f007 fb8d 	bl	801abac <sqrtf>
 8013492:	9902      	ldr	r1, [sp, #8]
 8013494:	9a01      	ldr	r2, [sp, #4]
 8013496:	eb06 0385 	add.w	r3, r6, r5, lsl #2
 801349a:	ed83 8a00 	vstr	s16, [r3]
 801349e:	f7ff ba60 	b.w	8012962 <MEMS_runMagCal.constprop.21+0x1c8e>
 80134a2:	bf00      	nop
 80134a4:	0000      	movs	r0, r0
	...

080134a8 <m_kalman_3gyro.isra.9.constprop.47>:
 80134a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80134ac:	ed2d 8b10 	vpush	{d8-d15}
 80134b0:	4cd2      	ldr	r4, [pc, #840]	; (80137fc <m_kalman_3gyro.isra.9.constprop.47+0x354>)
 80134b2:	ed9f 8ad3 	vldr	s16, [pc, #844]	; 8013800 <m_kalman_3gyro.isra.9.constprop.47+0x358>
 80134b6:	f2ad 6d54 	subw	sp, sp, #1620	; 0x654
 80134ba:	468c      	mov	ip, r1
 80134bc:	4691      	mov	r9, r2
 80134be:	9125      	str	r1, [sp, #148]	; 0x94
 80134c0:	9208      	str	r2, [sp, #32]
 80134c2:	9307      	str	r3, [sp, #28]
 80134c4:	4680      	mov	r8, r0
 80134c6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80134c8:	aeb1      	add	r6, sp, #708	; 0x2c4
 80134ca:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80134cc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80134ce:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80134d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80134d2:	f89d 56c0 	ldrb.w	r5, [sp, #1728]	; 0x6c0
 80134d6:	9526      	str	r5, [sp, #152]	; 0x98
 80134d8:	f89d 56c4 	ldrb.w	r5, [sp, #1732]	; 0x6c4
 80134dc:	950a      	str	r5, [sp, #40]	; 0x28
 80134de:	f8dd a700 	ldr.w	sl, [sp, #1792]	; 0x700
 80134e2:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80134e4:	4625      	mov	r5, r4
 80134e6:	afbe      	add	r7, sp, #760	; 0x2f8
 80134e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80134ec:	6033      	str	r3, [r6, #0]
 80134ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80134f0:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80134f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80134f4:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80134f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80134f8:	f104 0e38 	add.w	lr, r4, #56	; 0x38
 80134fc:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80134fe:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8013502:	aecb      	add	r6, sp, #812	; 0x32c
 8013504:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8013506:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801350a:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 801350c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8013510:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8013512:	682a      	ldr	r2, [r5, #0]
 8013514:	f8de 3000 	ldr.w	r3, [lr]
 8013518:	603a      	str	r2, [r7, #0]
 801351a:	f104 076c 	add.w	r7, r4, #108	; 0x6c
 801351e:	6033      	str	r3, [r6, #0]
 8013520:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8013522:	add8      	add	r5, sp, #864	; 0x360
 8013524:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8013526:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8013528:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801352a:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 801352c:	f104 06a0 	add.w	r6, r4, #160	; 0xa0
 8013530:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8013532:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8013534:	683f      	ldr	r7, [r7, #0]
 8013536:	602f      	str	r7, [r5, #0]
 8013538:	ad93      	add	r5, sp, #588	; 0x24c
 801353a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801353c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 801353e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8013540:	e896 0003 	ldmia.w	r6, {r0, r1}
 8013544:	f104 06c8 	add.w	r6, r4, #200	; 0xc8
 8013548:	e885 0003 	stmia.w	r5, {r0, r1}
 801354c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 801354e:	ad9d      	add	r5, sp, #628	; 0x274
 8013550:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8013552:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8013554:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8013556:	e896 0003 	ldmia.w	r6, {r0, r1}
 801355a:	f104 06f0 	add.w	r6, r4, #240	; 0xf0
 801355e:	e885 0003 	stmia.w	r5, {r0, r1}
 8013562:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8013564:	ada7      	add	r5, sp, #668	; 0x29c
 8013566:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8013568:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 801356a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801356c:	e896 0003 	ldmia.w	r6, {r0, r1}
 8013570:	f504 768c 	add.w	r6, r4, #280	; 0x118
 8013574:	e885 0003 	stmia.w	r5, {r0, r1}
 8013578:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 801357a:	ad58      	add	r5, sp, #352	; 0x160
 801357c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801357e:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 8013582:	f8dd 76f4 	ldr.w	r7, [sp, #1780]	; 0x6f4
 8013586:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 801358a:	f504 749a 	add.w	r4, r4, #308	; 0x134
 801358e:	2500      	movs	r5, #0
 8013590:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8013592:	703d      	strb	r5, [r7, #0]
 8013594:	f8dd 76f8 	ldr.w	r7, [sp, #1784]	; 0x6f8
 8013598:	ed8d 2a27 	vstr	s4, [sp, #156]	; 0x9c
 801359c:	703d      	strb	r5, [r7, #0]
 801359e:	f8dd 76fc 	ldr.w	r7, [sp, #1788]	; 0x6fc
 80135a2:	703d      	strb	r5, [r7, #0]
 80135a4:	eddc 6a00 	vldr	s13, [ip]
 80135a8:	eddc 7a01 	vldr	s15, [ip, #4]
 80135ac:	ed9c 7a02 	vldr	s14, [ip, #8]
 80135b0:	ee66 6aa6 	vmul.f32	s13, s13, s13
 80135b4:	ad5f      	add	r5, sp, #380	; 0x17c
 80135b6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80135ba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80135bc:	ee27 7a07 	vmul.f32	s14, s14, s14
 80135c0:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80135c4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80135c8:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80135cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80135d0:	4667      	mov	r7, ip
 80135d2:	ee17 0a90 	vmov	r0, s15
 80135d6:	eeb0 fa41 	vmov.f32	s30, s2
 80135da:	eef0 8a61 	vmov.f32	s17, s3
 80135de:	eef0 ea40 	vmov.f32	s29, s0
 80135e2:	eeb0 da60 	vmov.f32	s26, s1
 80135e6:	f7ec ffb7 	bl	8000558 <__aeabi_f2d>
 80135ea:	ec41 0b10 	vmov	d0, r0, r1
 80135ee:	f007 fa2b 	bl	801aa48 <sqrt>
 80135f2:	ec51 0b10 	vmov	r0, r1, d0
 80135f6:	f7ed fafb 	bl	8000bf0 <__aeabi_d2f>
 80135fa:	edd9 6a00 	vldr	s13, [r9]
 80135fe:	edd9 7a01 	vldr	s15, [r9, #4]
 8013602:	ed99 7a02 	vldr	s14, [r9, #8]
 8013606:	4b7f      	ldr	r3, [pc, #508]	; (8013804 <m_kalman_3gyro.isra.9.constprop.47+0x35c>)
 8013608:	ee66 6aa6 	vmul.f32	s13, s13, s13
 801360c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8013610:	ee27 7a07 	vmul.f32	s14, s14, s14
 8013614:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8013618:	6018      	str	r0, [r3, #0]
 801361a:	ee77 7a27 	vadd.f32	s15, s14, s15
 801361e:	ee09 0a90 	vmov	s19, r0
 8013622:	ee17 0a90 	vmov	r0, s15
 8013626:	f7ec ff97 	bl	8000558 <__aeabi_f2d>
 801362a:	ec41 0b10 	vmov	d0, r0, r1
 801362e:	f007 fa0b 	bl	801aa48 <sqrt>
 8013632:	ec51 0b10 	vmov	r0, r1, d0
 8013636:	f7ed fadb 	bl	8000bf0 <__aeabi_d2f>
 801363a:	edd7 7a00 	vldr	s15, [r7]
 801363e:	ed99 5a00 	vldr	s10, [r9]
 8013642:	edd7 6a01 	vldr	s13, [r7, #4]
 8013646:	edd9 5a01 	vldr	s11, [r9, #4]
 801364a:	ed97 7a02 	vldr	s14, [r7, #8]
 801364e:	ed99 6a02 	vldr	s12, [r9, #8]
 8013652:	edcd 7a52 	vstr	s15, [sp, #328]	; 0x148
 8013656:	ee0a 0a10 	vmov	s20, r0
 801365a:	ee87 9aa9 	vdiv.f32	s18, s15, s19
 801365e:	e899 0007 	ldmia.w	r9, {r0, r1, r2}
 8013662:	f89a 48cd 	ldrb.w	r4, [sl, #2253]	; 0x8cd
 8013666:	ab55      	add	r3, sp, #340	; 0x154
 8013668:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801366c:	ee85 ba0a 	vdiv.f32	s22, s10, s20
 8013670:	ee86 eaa9 	vdiv.f32	s28, s13, s19
 8013674:	eec5 ba8a 	vdiv.f32	s23, s11, s20
 8013678:	eec7 da29 	vdiv.f32	s27, s14, s19
 801367c:	eec6 aa0a 	vdiv.f32	s21, s12, s20
 8013680:	ee6b fa09 	vmul.f32	s31, s22, s18
 8013684:	ee6b 7a8e 	vmul.f32	s15, s23, s28
 8013688:	ee7f fa88 	vadd.f32	s31, s31, s16
 801368c:	edcd 6a53 	vstr	s13, [sp, #332]	; 0x14c
 8013690:	ee77 7aaf 	vadd.f32	s15, s15, s31
 8013694:	ee6d faaa 	vmul.f32	s31, s27, s21
 8013698:	ed8d 7a54 	vstr	s14, [sp, #336]	; 0x150
 801369c:	ee7f faa7 	vadd.f32	s31, s31, s15
 80136a0:	ed8d 9a35 	vstr	s18, [sp, #212]	; 0xd4
 80136a4:	ed8d ea36 	vstr	s28, [sp, #216]	; 0xd8
 80136a8:	edcd da37 	vstr	s27, [sp, #220]	; 0xdc
 80136ac:	ed8d ba38 	vstr	s22, [sp, #224]	; 0xe0
 80136b0:	edcd ba39 	vstr	s23, [sp, #228]	; 0xe4
 80136b4:	edcd aa3a 	vstr	s21, [sp, #232]	; 0xe8
 80136b8:	2c00      	cmp	r4, #0
 80136ba:	f040 81b0 	bne.w	8013a1e <m_kalman_3gyro.isra.9.constprop.47+0x576>
 80136be:	f50d 61db 	add.w	r1, sp, #1752	; 0x6d8
 80136c2:	ed91 7b00 	vldr	d7, [r1]
 80136c6:	aa3e      	add	r2, sp, #248	; 0xf8
 80136c8:	4616      	mov	r6, r2
 80136ca:	2301      	movs	r3, #1
 80136cc:	9206      	str	r2, [sp, #24]
 80136ce:	f10a 0240 	add.w	r2, sl, #64	; 0x40
 80136d2:	ed8a 7b0e 	vstr	d7, [sl, #56]	; 0x38
 80136d6:	f04f 557e 	mov.w	r5, #1065353216	; 0x3f800000
 80136da:	f88a 38cd 	strb.w	r3, [sl, #2253]	; 0x8cd
 80136de:	f88a 3031 	strb.w	r3, [sl, #49]	; 0x31
 80136e2:	4621      	mov	r1, r4
 80136e4:	6034      	str	r4, [r6, #0]
 80136e6:	6074      	str	r4, [r6, #4]
 80136e8:	60b4      	str	r4, [r6, #8]
 80136ea:	60f4      	str	r4, [r6, #12]
 80136ec:	9209      	str	r2, [sp, #36]	; 0x24
 80136ee:	f88a 4030 	strb.w	r4, [sl, #48]	; 0x30
 80136f2:	4610      	mov	r0, r2
 80136f4:	2224      	movs	r2, #36	; 0x24
 80136f6:	9442      	str	r4, [sp, #264]	; 0x108
 80136f8:	9443      	str	r4, [sp, #268]	; 0x10c
 80136fa:	9444      	str	r4, [sp, #272]	; 0x110
 80136fc:	9545      	str	r5, [sp, #276]	; 0x114
 80136fe:	f009 fd6a 	bl	801d1d6 <memset>
 8013702:	4621      	mov	r1, r4
 8013704:	f8ca 5060 	str.w	r5, [sl, #96]	; 0x60
 8013708:	f8ca 5050 	str.w	r5, [sl, #80]	; 0x50
 801370c:	f8ca 5040 	str.w	r5, [sl, #64]	; 0x40
 8013710:	2230      	movs	r2, #48	; 0x30
 8013712:	f10a 0064 	add.w	r0, sl, #100	; 0x64
 8013716:	f009 fd5e 	bl	801d1d6 <memset>
 801371a:	4b3b      	ldr	r3, [pc, #236]	; (8013808 <m_kalman_3gyro.isra.9.constprop.47+0x360>)
 801371c:	f8ca 50b0 	str.w	r5, [sl, #176]	; 0xb0
 8013720:	4621      	mov	r1, r4
 8013722:	f8ca 50b4 	str.w	r5, [sl, #180]	; 0xb4
 8013726:	ed8a 8a25 	vstr	s16, [sl, #148]	; 0x94
 801372a:	ed8a 8a26 	vstr	s16, [sl, #152]	; 0x98
 801372e:	ed8a 8a27 	vstr	s16, [sl, #156]	; 0x9c
 8013732:	f8ca 30ac 	str.w	r3, [sl, #172]	; 0xac
 8013736:	f44f 72a2 	mov.w	r2, #324	; 0x144
 801373a:	f10a 00b8 	add.w	r0, sl, #184	; 0xb8
 801373e:	f009 fd4a 	bl	801d1d6 <memset>
 8013742:	4b32      	ldr	r3, [pc, #200]	; (801380c <m_kalman_3gyro.isra.9.constprop.47+0x364>)
 8013744:	f8ca 30b8 	str.w	r3, [sl, #184]	; 0xb8
 8013748:	f04f 3201 	mov.w	r2, #16843009	; 0x1010101
 801374c:	f50a 7105 	add.w	r1, sl, #532	; 0x214
 8013750:	f8ca 30e0 	str.w	r3, [sl, #224]	; 0xe0
 8013754:	f8ca 3108 	str.w	r3, [sl, #264]	; 0x108
 8013758:	f8ca 3130 	str.w	r3, [sl, #304]	; 0x130
 801375c:	f8ca 3158 	str.w	r3, [sl, #344]	; 0x158
 8013760:	f8ca 3180 	str.w	r3, [sl, #384]	; 0x180
 8013764:	f8ca 31a8 	str.w	r3, [sl, #424]	; 0x1a8
 8013768:	f8ca 31d0 	str.w	r3, [sl, #464]	; 0x1d0
 801376c:	f8ca 31f8 	str.w	r3, [sl, #504]	; 0x1f8
 8013770:	f50a 730e 	add.w	r3, sl, #568	; 0x238
 8013774:	eeb7 9a00 	vmov.f32	s18, #112	; 0x3f800000  1.0
 8013778:	461d      	mov	r5, r3
 801377a:	9122      	str	r1, [sp, #136]	; 0x88
 801377c:	f8ca 21fc 	str.w	r2, [sl, #508]	; 0x1fc
 8013780:	4608      	mov	r0, r1
 8013782:	f8ca 2200 	str.w	r2, [sl, #512]	; 0x200
 8013786:	f8ca 2204 	str.w	r2, [sl, #516]	; 0x204
 801378a:	2100      	movs	r1, #0
 801378c:	2224      	movs	r2, #36	; 0x24
 801378e:	9316      	str	r3, [sp, #88]	; 0x58
 8013790:	f50a 7417 	add.w	r4, sl, #604	; 0x25c
 8013794:	f009 fd1f 	bl	801d1d6 <memset>
 8013798:	4628      	mov	r0, r5
 801379a:	2224      	movs	r2, #36	; 0x24
 801379c:	2100      	movs	r1, #0
 801379e:	ed8a 9a8d 	vstr	s18, [sl, #564]	; 0x234
 80137a2:	ed8a 9a89 	vstr	s18, [sl, #548]	; 0x224
 80137a6:	ed8a 9a85 	vstr	s18, [sl, #532]	; 0x214
 80137aa:	f009 fd14 	bl	801d1d6 <memset>
 80137ae:	f44f 72b4 	mov.w	r2, #360	; 0x168
 80137b2:	2100      	movs	r1, #0
 80137b4:	ed8a 9a96 	vstr	s18, [sl, #600]	; 0x258
 80137b8:	ed8a 9a92 	vstr	s18, [sl, #584]	; 0x248
 80137bc:	ed8a 9a8e 	vstr	s18, [sl, #568]	; 0x238
 80137c0:	4620      	mov	r0, r4
 80137c2:	f009 fd08 	bl	801d1d6 <memset>
 80137c6:	f20a 4104 	addw	r1, sl, #1028	; 0x404
 80137ca:	9110      	str	r1, [sp, #64]	; 0x40
 80137cc:	f50a 6082 	add.w	r0, sl, #1040	; 0x410
 80137d0:	f50a 6181 	add.w	r1, sl, #1032	; 0x408
 80137d4:	9100      	str	r1, [sp, #0]
 80137d6:	9019      	str	r0, [sp, #100]	; 0x64
 80137d8:	f20a 4114 	addw	r1, sl, #1044	; 0x414
 80137dc:	f50a 6083 	add.w	r0, sl, #1048	; 0x418
 80137e0:	f50a 7375 	add.w	r3, sl, #980	; 0x3d4
 80137e4:	9111      	str	r1, [sp, #68]	; 0x44
 80137e6:	9012      	str	r0, [sp, #72]	; 0x48
 80137e8:	f50a 6185 	add.w	r1, sl, #1064	; 0x428
 80137ec:	f20a 4024 	addw	r0, sl, #1060	; 0x424
 80137f0:	2700      	movs	r7, #0
 80137f2:	f04f 0900 	mov.w	r9, #0
 80137f6:	901b      	str	r0, [sp, #108]	; 0x6c
 80137f8:	911c      	str	r1, [sp, #112]	; 0x70
 80137fa:	e015      	b.n	8013828 <m_kalman_3gyro.isra.9.constprop.47+0x380>
 80137fc:	0801fea8 	.word	0x0801fea8
 8013800:	00000000 	.word	0x00000000
 8013804:	20001a7c 	.word	0x20001a7c
 8013808:	3f666666 	.word	0x3f666666
 801380c:	40a00000 	.word	0x40a00000
 8013810:	3ca3d70a 	.word	0x3ca3d70a
 8013814:	be4ccccd 	.word	0xbe4ccccd
 8013818:	00000000 	.word	0x00000000
 801381c:	bdcccccd 	.word	0xbdcccccd
 8013820:	3dcccccd 	.word	0x3dcccccd
 8013824:	3e4ccccd 	.word	0x3e4ccccd
 8013828:	f20a 402c 	addw	r0, sl, #1068	; 0x42c
 801382c:	f50a 6186 	add.w	r1, sl, #1072	; 0x430
 8013830:	f8ca 73d4 	str.w	r7, [sl, #980]	; 0x3d4
 8013834:	f8ca 93c4 	str.w	r9, [sl, #964]	; 0x3c4
 8013838:	f8ca 93c8 	str.w	r9, [sl, #968]	; 0x3c8
 801383c:	f8ca 93cc 	str.w	r9, [sl, #972]	; 0x3cc
 8013840:	f8ca 93d0 	str.w	r9, [sl, #976]	; 0x3d0
 8013844:	901d      	str	r0, [sp, #116]	; 0x74
 8013846:	605f      	str	r7, [r3, #4]
 8013848:	609f      	str	r7, [r3, #8]
 801384a:	9113      	str	r1, [sp, #76]	; 0x4c
 801384c:	f20a 4034 	addw	r0, sl, #1076	; 0x434
 8013850:	f50a 6187 	add.w	r1, sl, #1080	; 0x438
 8013854:	9318      	str	r3, [sp, #96]	; 0x60
 8013856:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8013858:	900c      	str	r0, [sp, #48]	; 0x30
 801385a:	f20a 4c1c 	addw	ip, sl, #1052	; 0x41c
 801385e:	911e      	str	r1, [sp, #120]	; 0x78
 8013860:	f20a 403c 	addw	r0, sl, #1084	; 0x43c
 8013864:	f50d 61db 	add.w	r1, sp, #1752	; 0x6d8
 8013868:	f8ca 73e0 	str.w	r7, [sl, #992]	; 0x3e0
 801386c:	f8ca 73e4 	str.w	r7, [sl, #996]	; 0x3e4
 8013870:	f8ca 73e8 	str.w	r7, [sl, #1000]	; 0x3e8
 8013874:	f8ca 73ec 	str.w	r7, [sl, #1004]	; 0x3ec
 8013878:	f8ca 73f0 	str.w	r7, [sl, #1008]	; 0x3f0
 801387c:	f8ca 73f4 	str.w	r7, [sl, #1012]	; 0x3f4
 8013880:	f8ca 73f8 	str.w	r7, [sl, #1016]	; 0x3f8
 8013884:	f8ca 73fc 	str.w	r7, [sl, #1020]	; 0x3fc
 8013888:	f8ca 7400 	str.w	r7, [sl, #1024]	; 0x400
 801388c:	f8cd c068 	str.w	ip, [sp, #104]	; 0x68
 8013890:	900b      	str	r0, [sp, #44]	; 0x2c
 8013892:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013896:	f8c3 9000 	str.w	r9, [r3]
 801389a:	9b00      	ldr	r3, [sp, #0]
 801389c:	f20a 460c 	addw	r6, sl, #1036	; 0x40c
 80138a0:	f8c3 9000 	str.w	r9, [r3]
 80138a4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80138a6:	f8c6 9000 	str.w	r9, [r6]
 80138aa:	f8c3 9000 	str.w	r9, [r3]
 80138ae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80138b0:	f8c3 9000 	str.w	r9, [r3]
 80138b4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80138b6:	f8c3 9000 	str.w	r9, [r3]
 80138ba:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80138bc:	f50a 6c84 	add.w	ip, sl, #1056	; 0x420
 80138c0:	f8c3 9000 	str.w	r9, [r3]
 80138c4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80138c6:	f04f 4b80 	mov.w	fp, #1073741824	; 0x40000000
 80138ca:	f8cc b000 	str.w	fp, [ip]
 80138ce:	f8c3 9000 	str.w	r9, [r3]
 80138d2:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80138d4:	f8c3 9000 	str.w	r9, [r3]
 80138d8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80138da:	f8c3 9000 	str.w	r9, [r3]
 80138de:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80138e0:	f8c3 9000 	str.w	r9, [r3]
 80138e4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80138e6:	f8c3 9000 	str.w	r9, [r3]
 80138ea:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80138ec:	f8c3 9000 	str.w	r9, [r3]
 80138f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80138f2:	ed83 9a00 	vstr	s18, [r3]
 80138f6:	f7ed f97b 	bl	8000bf0 <__aeabi_d2f>
 80138fa:	f50a 6388 	add.w	r3, sl, #1088	; 0x440
 80138fe:	461a      	mov	r2, r3
 8013900:	9314      	str	r3, [sp, #80]	; 0x50
 8013902:	f20a 4344 	addw	r3, sl, #1092	; 0x444
 8013906:	4619      	mov	r1, r3
 8013908:	ee08 0a10 	vmov	s16, r0
 801390c:	930d      	str	r3, [sp, #52]	; 0x34
 801390e:	ed5f 7a40 	vldr	s15, [pc, #-256]	; 8013810 <m_kalman_3gyro.isra.9.constprop.47+0x368>
 8013912:	f50a 6389 	add.w	r3, sl, #1096	; 0x448
 8013916:	4618      	mov	r0, r3
 8013918:	931f      	str	r3, [sp, #124]	; 0x7c
 801391a:	f20a 434c 	addw	r3, sl, #1100	; 0x44c
 801391e:	461d      	mov	r5, r3
 8013920:	ee68 7a27 	vmul.f32	s15, s16, s15
 8013924:	930e      	str	r3, [sp, #56]	; 0x38
 8013926:	2332      	movs	r3, #50	; 0x32
 8013928:	edc2 7a00 	vstr	s15, [r2]
 801392c:	f8c1 9000 	str.w	r9, [r1]
 8013930:	ed80 9a00 	vstr	s18, [r0]
 8013934:	f8c5 9000 	str.w	r9, [r5]
 8013938:	f8ca 3458 	str.w	r3, [sl, #1112]	; 0x458
 801393c:	9b25      	ldr	r3, [sp, #148]	; 0x94
 801393e:	f8ca 7450 	str.w	r7, [sl, #1104]	; 0x450
 8013942:	f8ca 7454 	str.w	r7, [sl, #1108]	; 0x454
 8013946:	f8ca 745c 	str.w	r7, [sl, #1116]	; 0x45c
 801394a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801394e:	af6f      	add	r7, sp, #444	; 0x1bc
 8013950:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 8013954:	9b08      	ldr	r3, [sp, #32]
 8013956:	edd7 6a00 	vldr	s13, [r7]
 801395a:	ed97 7a01 	vldr	s14, [r7, #4]
 801395e:	f8d7 b008 	ldr.w	fp, [r7, #8]
 8013962:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8013966:	ab72      	add	r3, sp, #456	; 0x1c8
 8013968:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801396c:	9b07      	ldr	r3, [sp, #28]
 801396e:	ed97 6a03 	vldr	s12, [r7, #12]
 8013972:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8013976:	f8d7 c014 	ldr.w	ip, [r7, #20]
 801397a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801397e:	ab75      	add	r3, sp, #468	; 0x1d4
 8013980:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013984:	f50a 658c 	add.w	r5, sl, #1120	; 0x460
 8013988:	9515      	str	r5, [sp, #84]	; 0x54
 801398a:	462b      	mov	r3, r5
 801398c:	f8d7 e018 	ldr.w	lr, [r7, #24]
 8013990:	69f8      	ldr	r0, [r7, #28]
 8013992:	6a39      	ldr	r1, [r7, #32]
 8013994:	9d00      	ldr	r5, [sp, #0]
 8013996:	f60a 0298 	addw	r2, sl, #2200	; 0x898
 801399a:	edc3 6a00 	vstr	s13, [r3]
 801399e:	ed83 7a01 	vstr	s14, [r3, #4]
 80139a2:	f8c3 b008 	str.w	fp, [r3, #8]
 80139a6:	ed83 6a03 	vstr	s12, [r3, #12]
 80139aa:	f8c3 9010 	str.w	r9, [r3, #16]
 80139ae:	f8c3 c014 	str.w	ip, [r3, #20]
 80139b2:	f8c3 e018 	str.w	lr, [r3, #24]
 80139b6:	61d8      	str	r0, [r3, #28]
 80139b8:	6219      	str	r1, [r3, #32]
 80139ba:	3324      	adds	r3, #36	; 0x24
 80139bc:	429a      	cmp	r2, r3
 80139be:	d1ec      	bne.n	801399a <m_kalman_3gyro.isra.9.constprop.47+0x4f2>
 80139c0:	f8dd 36e0 	ldr.w	r3, [sp, #1760]	; 0x6e0
 80139c4:	9500      	str	r5, [sp, #0]
 80139c6:	681b      	ldr	r3, [r3, #0]
 80139c8:	6013      	str	r3, [r2, #0]
 80139ca:	f8dd 36e0 	ldr.w	r3, [sp, #1760]	; 0x6e0
 80139ce:	eddd da37 	vldr	s27, [sp, #220]	; 0xdc
 80139d2:	685a      	ldr	r2, [r3, #4]
 80139d4:	ed9d ea36 	vldr	s28, [sp, #216]	; 0xd8
 80139d8:	ed9d 9a35 	vldr	s18, [sp, #212]	; 0xd4
 80139dc:	ed9d ba38 	vldr	s22, [sp, #224]	; 0xe0
 80139e0:	eddd ba39 	vldr	s23, [sp, #228]	; 0xe4
 80139e4:	eddd aa3a 	vldr	s21, [sp, #232]	; 0xe8
 80139e8:	f60a 039c 	addw	r3, sl, #2204	; 0x89c
 80139ec:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80139f0:	601a      	str	r2, [r3, #0]
 80139f2:	f8dd 36e0 	ldr.w	r3, [sp, #1760]	; 0x6e0
 80139f6:	f50a 620a 	add.w	r2, sl, #2208	; 0x8a0
 80139fa:	6898      	ldr	r0, [r3, #8]
 80139fc:	6010      	str	r0, [r2, #0]
 80139fe:	2300      	movs	r3, #0
 8013a00:	f88a 38a4 	strb.w	r3, [sl, #2212]	; 0x8a4
 8013a04:	f8aa 38a6 	strh.w	r3, [sl, #2214]	; 0x8a6
 8013a08:	f8aa 38a8 	strh.w	r3, [sl, #2216]	; 0x8a8
 8013a0c:	f88a 38ad 	strb.w	r3, [sl, #2221]	; 0x8ad
 8013a10:	f88a 38ae 	strb.w	r3, [sl, #2222]	; 0x8ae
 8013a14:	f8ca 38b0 	str.w	r3, [sl, #2224]	; 0x8b0
 8013a18:	f8aa 18aa 	strh.w	r1, [sl, #2218]	; 0x8aa
 8013a1c:	e053      	b.n	8013ac6 <m_kalman_3gyro.isra.9.constprop.47+0x61e>
 8013a1e:	f50d 63db 	add.w	r3, sp, #1752	; 0x6d8
 8013a22:	e9d3 0100 	ldrd	r0, r1, [r3]
 8013a26:	f7ed f8e3 	bl	8000bf0 <__aeabi_d2f>
 8013a2a:	f10a 0340 	add.w	r3, sl, #64	; 0x40
 8013a2e:	9309      	str	r3, [sp, #36]	; 0x24
 8013a30:	f50a 7305 	add.w	r3, sl, #532	; 0x214
 8013a34:	9322      	str	r3, [sp, #136]	; 0x88
 8013a36:	f50a 730e 	add.w	r3, sl, #568	; 0x238
 8013a3a:	9316      	str	r3, [sp, #88]	; 0x58
 8013a3c:	f50a 638c 	add.w	r3, sl, #1120	; 0x460
 8013a40:	9315      	str	r3, [sp, #84]	; 0x54
 8013a42:	ab3e      	add	r3, sp, #248	; 0xf8
 8013a44:	9306      	str	r3, [sp, #24]
 8013a46:	f50a 7375 	add.w	r3, sl, #980	; 0x3d4
 8013a4a:	9318      	str	r3, [sp, #96]	; 0x60
 8013a4c:	f20a 4304 	addw	r3, sl, #1028	; 0x404
 8013a50:	9310      	str	r3, [sp, #64]	; 0x40
 8013a52:	f50a 6381 	add.w	r3, sl, #1032	; 0x408
 8013a56:	9300      	str	r3, [sp, #0]
 8013a58:	f50a 6382 	add.w	r3, sl, #1040	; 0x410
 8013a5c:	9319      	str	r3, [sp, #100]	; 0x64
 8013a5e:	f20a 4314 	addw	r3, sl, #1044	; 0x414
 8013a62:	9311      	str	r3, [sp, #68]	; 0x44
 8013a64:	f50a 6383 	add.w	r3, sl, #1048	; 0x418
 8013a68:	9312      	str	r3, [sp, #72]	; 0x48
 8013a6a:	f20a 431c 	addw	r3, sl, #1052	; 0x41c
 8013a6e:	931a      	str	r3, [sp, #104]	; 0x68
 8013a70:	f20a 4324 	addw	r3, sl, #1060	; 0x424
 8013a74:	931b      	str	r3, [sp, #108]	; 0x6c
 8013a76:	f50a 6385 	add.w	r3, sl, #1064	; 0x428
 8013a7a:	931c      	str	r3, [sp, #112]	; 0x70
 8013a7c:	f20a 432c 	addw	r3, sl, #1068	; 0x42c
 8013a80:	931d      	str	r3, [sp, #116]	; 0x74
 8013a82:	f50a 6386 	add.w	r3, sl, #1072	; 0x430
 8013a86:	9313      	str	r3, [sp, #76]	; 0x4c
 8013a88:	f20a 4334 	addw	r3, sl, #1076	; 0x434
 8013a8c:	930c      	str	r3, [sp, #48]	; 0x30
 8013a8e:	f50a 6387 	add.w	r3, sl, #1080	; 0x438
 8013a92:	931e      	str	r3, [sp, #120]	; 0x78
 8013a94:	f20a 433c 	addw	r3, sl, #1084	; 0x43c
 8013a98:	930b      	str	r3, [sp, #44]	; 0x2c
 8013a9a:	f50a 6388 	add.w	r3, sl, #1088	; 0x440
 8013a9e:	ee08 0a10 	vmov	s16, r0
 8013aa2:	ed5f 7aa5 	vldr	s15, [pc, #-660]	; 8013810 <m_kalman_3gyro.isra.9.constprop.47+0x368>
 8013aa6:	9314      	str	r3, [sp, #80]	; 0x50
 8013aa8:	f20a 4344 	addw	r3, sl, #1092	; 0x444
 8013aac:	930d      	str	r3, [sp, #52]	; 0x34
 8013aae:	f50a 6389 	add.w	r3, sl, #1096	; 0x448
 8013ab2:	931f      	str	r3, [sp, #124]	; 0x7c
 8013ab4:	ee68 7a27 	vmul.f32	s15, s16, s15
 8013ab8:	f20a 434c 	addw	r3, sl, #1100	; 0x44c
 8013abc:	f50a 7417 	add.w	r4, sl, #604	; 0x25c
 8013ac0:	f20a 460c 	addw	r6, sl, #1036	; 0x40c
 8013ac4:	930e      	str	r3, [sp, #56]	; 0x38
 8013ac6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013ac8:	ed5f 3aae 	vldr	s7, [pc, #-696]	; 8013814 <m_kalman_3gyro.isra.9.constprop.47+0x36c>
 8013acc:	ed93 6a00 	vldr	s12, [r3]
 8013ad0:	ed1f 7aaf 	vldr	s14, [pc, #-700]	; 8013818 <m_kalman_3gyro.isra.9.constprop.47+0x370>
 8013ad4:	ed1f 4aaf 	vldr	s8, [pc, #-700]	; 801381c <m_kalman_3gyro.isra.9.constprop.47+0x374>
 8013ad8:	ed5f 4aaf 	vldr	s9, [pc, #-700]	; 8013820 <m_kalman_3gyro.isra.9.constprop.47+0x378>
 8013adc:	ed1f 5aaf 	vldr	s10, [pc, #-700]	; 8013824 <m_kalman_3gyro.isra.9.constprop.47+0x37c>
 8013ae0:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8013ae2:	f20a 4384 	addw	r3, sl, #1156	; 0x484
 8013ae6:	edd3 5a00 	vldr	s11, [r3]
 8013aea:	9331      	str	r3, [sp, #196]	; 0xc4
 8013aec:	ee26 6a23 	vmul.f32	s12, s12, s7
 8013af0:	f50a 6395 	add.w	r3, sl, #1192	; 0x4a8
 8013af4:	edd3 6a00 	vldr	s13, [r3]
 8013af8:	ee65 5a84 	vmul.f32	s11, s11, s8
 8013afc:	ee36 6a07 	vadd.f32	s12, s12, s14
 8013b00:	f20a 43cc 	addw	r3, sl, #1228	; 0x4cc
 8013b04:	ee66 6a87 	vmul.f32	s13, s13, s14
 8013b08:	ee36 6a25 	vadd.f32	s12, s12, s11
 8013b0c:	edd3 5a00 	vldr	s11, [r3]
 8013b10:	f50a 639e 	add.w	r3, sl, #1264	; 0x4f0
 8013b14:	ee65 5aa4 	vmul.f32	s11, s11, s9
 8013b18:	ee36 6a26 	vadd.f32	s12, s12, s13
 8013b1c:	f50d 65db 	add.w	r5, sp, #1752	; 0x6d8
 8013b20:	edd3 6a00 	vldr	s13, [r3]
 8013b24:	ed95 2b00 	vldr	d2, [r5]
 8013b28:	ee66 6a85 	vmul.f32	s13, s13, s10
 8013b2c:	ee36 6a25 	vadd.f32	s12, s12, s11
 8013b30:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 8013b34:	ee36 6a26 	vadd.f32	s12, s12, s13
 8013b38:	ed8a 2b0e 	vstr	d2, [sl, #56]	; 0x38
 8013b3c:	f20a 4564 	addw	r5, sl, #1124	; 0x464
 8013b40:	edc7 7a00 	vstr	s15, [r7]
 8013b44:	ed8a 6af8 	vstr	s12, [sl, #992]	; 0x3e0
 8013b48:	edd5 7a00 	vldr	s15, [r5]
 8013b4c:	952a      	str	r5, [sp, #168]	; 0xa8
 8013b4e:	f50a 6791 	add.w	r7, sl, #1160	; 0x488
 8013b52:	edd7 5a00 	vldr	s11, [r7]
 8013b56:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8013b5a:	f20a 47ac 	addw	r7, sl, #1196	; 0x4ac
 8013b5e:	edd7 6a00 	vldr	s13, [r7]
 8013b62:	ee65 5a84 	vmul.f32	s11, s11, s8
 8013b66:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013b6a:	f50a 679a 	add.w	r7, sl, #1232	; 0x4d0
 8013b6e:	ee66 6a87 	vmul.f32	s13, s13, s14
 8013b72:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8013b76:	edd7 5a00 	vldr	s11, [r7]
 8013b7a:	f20a 47f4 	addw	r7, sl, #1268	; 0x4f4
 8013b7e:	ee65 5aa4 	vmul.f32	s11, s11, s9
 8013b82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8013b86:	edd7 6a00 	vldr	s13, [r7]
 8013b8a:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8013b8e:	ee66 6a85 	vmul.f32	s13, s13, s10
 8013b92:	f50a 658d 	add.w	r5, sl, #1128	; 0x468
 8013b96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8013b9a:	f20a 478c 	addw	r7, sl, #1164	; 0x48c
 8013b9e:	edca 7af9 	vstr	s15, [sl, #996]	; 0x3e4
 8013ba2:	edd5 6a00 	vldr	s13, [r5]
 8013ba6:	ed97 3a00 	vldr	s6, [r7]
 8013baa:	952b      	str	r5, [sp, #172]	; 0xac
 8013bac:	ee66 6aa3 	vmul.f32	s13, s13, s7
 8013bb0:	f50a 6796 	add.w	r7, sl, #1200	; 0x4b0
 8013bb4:	edd7 5a00 	vldr	s11, [r7]
 8013bb8:	ee23 3a04 	vmul.f32	s6, s6, s8
 8013bbc:	ee76 6a87 	vadd.f32	s13, s13, s14
 8013bc0:	f20a 47d4 	addw	r7, sl, #1236	; 0x4d4
 8013bc4:	ee65 5a87 	vmul.f32	s11, s11, s14
 8013bc8:	ee76 6a83 	vadd.f32	s13, s13, s6
 8013bcc:	ed97 3a00 	vldr	s6, [r7]
 8013bd0:	f50a 679f 	add.w	r7, sl, #1272	; 0x4f8
 8013bd4:	ee23 3a24 	vmul.f32	s6, s6, s9
 8013bd8:	ee76 6aa5 	vadd.f32	s13, s13, s11
 8013bdc:	edd7 5a00 	vldr	s11, [r7]
 8013be0:	ee76 6a83 	vadd.f32	s13, s13, s6
 8013be4:	ee65 5a85 	vmul.f32	s11, s11, s10
 8013be8:	f20a 456c 	addw	r5, sl, #1132	; 0x46c
 8013bec:	ee76 6aa5 	vadd.f32	s13, s13, s11
 8013bf0:	f50a 6792 	add.w	r7, sl, #1168	; 0x490
 8013bf4:	edca 6afa 	vstr	s13, [sl, #1000]	; 0x3e8
 8013bf8:	edd5 5a00 	vldr	s11, [r5]
 8013bfc:	952c      	str	r5, [sp, #176]	; 0xb0
 8013bfe:	ee65 5aa3 	vmul.f32	s11, s11, s7
 8013c02:	edd7 2a00 	vldr	s5, [r7]
 8013c06:	9d06      	ldr	r5, [sp, #24]
 8013c08:	f20a 47b4 	addw	r7, sl, #1204	; 0x4b4
 8013c0c:	ed97 3a00 	vldr	s6, [r7]
 8013c10:	ee62 2a84 	vmul.f32	s5, s5, s8
 8013c14:	ee75 5a87 	vadd.f32	s11, s11, s14
 8013c18:	f50a 679b 	add.w	r7, sl, #1240	; 0x4d8
 8013c1c:	ee23 3a07 	vmul.f32	s6, s6, s14
 8013c20:	ee75 5aa2 	vadd.f32	s11, s11, s5
 8013c24:	edd7 2a00 	vldr	s5, [r7]
 8013c28:	f20a 47fc 	addw	r7, sl, #1276	; 0x4fc
 8013c2c:	ee62 2aa4 	vmul.f32	s5, s5, s9
 8013c30:	ee75 5a83 	vadd.f32	s11, s11, s6
 8013c34:	ed97 3a00 	vldr	s6, [r7]
 8013c38:	ee75 5aa2 	vadd.f32	s11, s11, s5
 8013c3c:	ee23 3a05 	vmul.f32	s6, s6, s10
 8013c40:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8013c44:	ee75 5a83 	vadd.f32	s11, s11, s6
 8013c48:	f50a 638e 	add.w	r3, sl, #1136	; 0x470
 8013c4c:	edca 5afb 	vstr	s11, [sl, #1004]	; 0x3ec
 8013c50:	461a      	mov	r2, r3
 8013c52:	edd2 5a00 	vldr	s11, [r2]
 8013c56:	932d      	str	r3, [sp, #180]	; 0xb4
 8013c58:	f20a 4394 	addw	r3, sl, #1172	; 0x494
 8013c5c:	edd3 2a00 	vldr	s5, [r3]
 8013c60:	ee65 5aa3 	vmul.f32	s11, s11, s7
 8013c64:	f50a 6397 	add.w	r3, sl, #1208	; 0x4b8
 8013c68:	ed93 3a00 	vldr	s6, [r3]
 8013c6c:	ee62 2a84 	vmul.f32	s5, s5, s8
 8013c70:	ee75 5a87 	vadd.f32	s11, s11, s14
 8013c74:	f20a 43dc 	addw	r3, sl, #1244	; 0x4dc
 8013c78:	ee23 3a07 	vmul.f32	s6, s6, s14
 8013c7c:	ee75 5aa2 	vadd.f32	s11, s11, s5
 8013c80:	edd3 2a00 	vldr	s5, [r3]
 8013c84:	f50a 63a0 	add.w	r3, sl, #1280	; 0x500
 8013c88:	ee62 2aa4 	vmul.f32	s5, s5, s9
 8013c8c:	ee75 5a83 	vadd.f32	s11, s11, s6
 8013c90:	ed93 3a00 	vldr	s6, [r3]
 8013c94:	ee75 5aa2 	vadd.f32	s11, s11, s5
 8013c98:	ee23 3a05 	vmul.f32	s6, s6, s10
 8013c9c:	f20a 4374 	addw	r3, sl, #1140	; 0x474
 8013ca0:	ee75 5a83 	vadd.f32	s11, s11, s6
 8013ca4:	461a      	mov	r2, r3
 8013ca6:	edca 5afc 	vstr	s11, [sl, #1008]	; 0x3f0
 8013caa:	edd2 5a00 	vldr	s11, [r2]
 8013cae:	932e      	str	r3, [sp, #184]	; 0xb8
 8013cb0:	f50a 6393 	add.w	r3, sl, #1176	; 0x498
 8013cb4:	edd3 2a00 	vldr	s5, [r3]
 8013cb8:	ee65 5aa3 	vmul.f32	s11, s11, s7
 8013cbc:	f20a 43bc 	addw	r3, sl, #1212	; 0x4bc
 8013cc0:	ed93 3a00 	vldr	s6, [r3]
 8013cc4:	ee62 2a84 	vmul.f32	s5, s5, s8
 8013cc8:	ee75 5a87 	vadd.f32	s11, s11, s14
 8013ccc:	f50a 639c 	add.w	r3, sl, #1248	; 0x4e0
 8013cd0:	ee23 3a07 	vmul.f32	s6, s6, s14
 8013cd4:	ee75 5aa2 	vadd.f32	s11, s11, s5
 8013cd8:	edd3 2a00 	vldr	s5, [r3]
 8013cdc:	f20a 5304 	addw	r3, sl, #1284	; 0x504
 8013ce0:	ee62 2aa4 	vmul.f32	s5, s5, s9
 8013ce4:	ee75 5a83 	vadd.f32	s11, s11, s6
 8013ce8:	ed93 3a00 	vldr	s6, [r3]
 8013cec:	ee75 5aa2 	vadd.f32	s11, s11, s5
 8013cf0:	ee23 3a05 	vmul.f32	s6, s6, s10
 8013cf4:	f50a 638f 	add.w	r3, sl, #1144	; 0x478
 8013cf8:	ee75 5a83 	vadd.f32	s11, s11, s6
 8013cfc:	461a      	mov	r2, r3
 8013cfe:	edca 5afd 	vstr	s11, [sl, #1012]	; 0x3f4
 8013d02:	edd2 5a00 	vldr	s11, [r2]
 8013d06:	9328      	str	r3, [sp, #160]	; 0xa0
 8013d08:	f20a 439c 	addw	r3, sl, #1180	; 0x49c
 8013d0c:	edd3 2a00 	vldr	s5, [r3]
 8013d10:	ee65 5aa3 	vmul.f32	s11, s11, s7
 8013d14:	f50a 6398 	add.w	r3, sl, #1216	; 0x4c0
 8013d18:	ed93 3a00 	vldr	s6, [r3]
 8013d1c:	ee62 2a84 	vmul.f32	s5, s5, s8
 8013d20:	ee75 5a87 	vadd.f32	s11, s11, s14
 8013d24:	f20a 43e4 	addw	r3, sl, #1252	; 0x4e4
 8013d28:	ee23 3a07 	vmul.f32	s6, s6, s14
 8013d2c:	ee75 5aa2 	vadd.f32	s11, s11, s5
 8013d30:	edd3 2a00 	vldr	s5, [r3]
 8013d34:	f50a 63a1 	add.w	r3, sl, #1288	; 0x508
 8013d38:	ee62 2aa4 	vmul.f32	s5, s5, s9
 8013d3c:	ee75 5a83 	vadd.f32	s11, s11, s6
 8013d40:	ed93 3a00 	vldr	s6, [r3]
 8013d44:	ee75 5aa2 	vadd.f32	s11, s11, s5
 8013d48:	ee23 3a05 	vmul.f32	s6, s6, s10
 8013d4c:	f20a 437c 	addw	r3, sl, #1148	; 0x47c
 8013d50:	ee75 5a83 	vadd.f32	s11, s11, s6
 8013d54:	461a      	mov	r2, r3
 8013d56:	edca 5afe 	vstr	s11, [sl, #1016]	; 0x3f8
 8013d5a:	932f      	str	r3, [sp, #188]	; 0xbc
 8013d5c:	edd2 5a00 	vldr	s11, [r2]
 8013d60:	f50a 6394 	add.w	r3, sl, #1184	; 0x4a0
 8013d64:	edd3 2a00 	vldr	s5, [r3]
 8013d68:	ee65 5aa3 	vmul.f32	s11, s11, s7
 8013d6c:	f20a 43c4 	addw	r3, sl, #1220	; 0x4c4
 8013d70:	ed93 3a00 	vldr	s6, [r3]
 8013d74:	ee62 2a84 	vmul.f32	s5, s5, s8
 8013d78:	ee75 5a87 	vadd.f32	s11, s11, s14
 8013d7c:	f50a 639d 	add.w	r3, sl, #1256	; 0x4e8
 8013d80:	ee23 3a07 	vmul.f32	s6, s6, s14
 8013d84:	ee75 5aa2 	vadd.f32	s11, s11, s5
 8013d88:	edd3 2a00 	vldr	s5, [r3]
 8013d8c:	f20a 530c 	addw	r3, sl, #1292	; 0x50c
 8013d90:	ee62 2aa4 	vmul.f32	s5, s5, s9
 8013d94:	ee75 5a83 	vadd.f32	s11, s11, s6
 8013d98:	ed93 3a00 	vldr	s6, [r3]
 8013d9c:	ee75 5aa2 	vadd.f32	s11, s11, s5
 8013da0:	ee23 3a05 	vmul.f32	s6, s6, s10
 8013da4:	f50a 6390 	add.w	r3, sl, #1152	; 0x480
 8013da8:	ee75 5a83 	vadd.f32	s11, s11, s6
 8013dac:	461a      	mov	r2, r3
 8013dae:	edca 5aff 	vstr	s11, [sl, #1020]	; 0x3fc
 8013db2:	edd2 5a00 	vldr	s11, [r2]
 8013db6:	9330      	str	r3, [sp, #192]	; 0xc0
 8013db8:	f20a 43a4 	addw	r3, sl, #1188	; 0x4a4
 8013dbc:	ed93 3a00 	vldr	s6, [r3]
 8013dc0:	ee65 5aa3 	vmul.f32	s11, s11, s7
 8013dc4:	f50a 6399 	add.w	r3, sl, #1224	; 0x4c8
 8013dc8:	ee63 3a04 	vmul.f32	s7, s6, s8
 8013dcc:	ee75 5a87 	vadd.f32	s11, s11, s14
 8013dd0:	ed93 4a00 	vldr	s8, [r3]
 8013dd4:	f20a 43ec 	addw	r3, sl, #1260	; 0x4ec
 8013dd8:	ee75 5aa3 	vadd.f32	s11, s11, s7
 8013ddc:	ee24 7a07 	vmul.f32	s14, s8, s14
 8013de0:	ed93 4a00 	vldr	s8, [r3]
 8013de4:	f50a 63a2 	add.w	r3, sl, #1296	; 0x510
 8013de8:	ee64 4a24 	vmul.f32	s9, s8, s9
 8013dec:	ee35 7a87 	vadd.f32	s14, s11, s14
 8013df0:	edd3 5a00 	vldr	s11, [r3]
 8013df4:	ee37 7a24 	vadd.f32	s14, s14, s9
 8013df8:	ee25 5a85 	vmul.f32	s10, s11, s10
 8013dfc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8013e00:	ee26 6a06 	vmul.f32	s12, s12, s12
 8013e04:	ee66 6aa6 	vmul.f32	s13, s13, s13
 8013e08:	ee37 6a86 	vadd.f32	s12, s15, s12
 8013e0c:	ee77 7a05 	vadd.f32	s15, s14, s10
 8013e10:	f50a 6780 	add.w	r7, sl, #1024	; 0x400
 8013e14:	edc7 7a00 	vstr	s15, [r7]
 8013e18:	ee76 7a86 	vadd.f32	s15, s13, s12
 8013e1c:	ee17 0a90 	vmov	r0, s15
 8013e20:	f7ec fb9a 	bl	8000558 <__aeabi_f2d>
 8013e24:	ec41 0b10 	vmov	d0, r0, r1
 8013e28:	f006 fe0e 	bl	801aa48 <sqrt>
 8013e2c:	ec51 0b10 	vmov	r0, r1, d0
 8013e30:	f7ec fede 	bl	8000bf0 <__aeabi_d2f>
 8013e34:	edda 6afb 	vldr	s13, [sl, #1004]	; 0x3ec
 8013e38:	edda 7afc 	vldr	s15, [sl, #1008]	; 0x3f0
 8013e3c:	ed9a 7afd 	vldr	s14, [sl, #1012]	; 0x3f4
 8013e40:	4bea      	ldr	r3, [pc, #936]	; (80141ec <m_kalman_3gyro.isra.9.constprop.47+0xd44>)
 8013e42:	ee66 6aa6 	vmul.f32	s13, s13, s13
 8013e46:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8013e4a:	ee27 7a07 	vmul.f32	s14, s14, s14
 8013e4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8013e52:	6018      	str	r0, [r3, #0]
 8013e54:	ee77 7a27 	vadd.f32	s15, s14, s15
 8013e58:	ee0c 0a90 	vmov	s25, r0
 8013e5c:	ee17 0a90 	vmov	r0, s15
 8013e60:	461d      	mov	r5, r3
 8013e62:	f7ec fb79 	bl	8000558 <__aeabi_f2d>
 8013e66:	ec41 0b10 	vmov	d0, r0, r1
 8013e6a:	f006 fded 	bl	801aa48 <sqrt>
 8013e6e:	ec51 0b10 	vmov	r0, r1, d0
 8013e72:	f7ec febd 	bl	8000bf0 <__aeabi_d2f>
 8013e76:	edda 6afe 	vldr	s13, [sl, #1016]	; 0x3f8
 8013e7a:	edda 7aff 	vldr	s15, [sl, #1020]	; 0x3fc
 8013e7e:	ed97 7a00 	vldr	s14, [r7]
 8013e82:	ee66 6aa6 	vmul.f32	s13, s13, s13
 8013e86:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8013e8a:	ee27 7a07 	vmul.f32	s14, s14, s14
 8013e8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8013e92:	462b      	mov	r3, r5
 8013e94:	ee77 7a27 	vadd.f32	s15, s14, s15
 8013e98:	f843 0f04 	str.w	r0, [r3, #4]!
 8013e9c:	ee09 0a90 	vmov	s19, r0
 8013ea0:	ee17 0a90 	vmov	r0, s15
 8013ea4:	9332      	str	r3, [sp, #200]	; 0xc8
 8013ea6:	f7ec fb57 	bl	8000558 <__aeabi_f2d>
 8013eaa:	ec41 0b10 	vmov	d0, r0, r1
 8013eae:	f006 fdcb 	bl	801aa48 <sqrt>
 8013eb2:	ec51 0b10 	vmov	r0, r1, d0
 8013eb6:	f7ec fe9b 	bl	8000bf0 <__aeabi_d2f>
 8013eba:	ee2b 6aad 	vmul.f32	s12, s23, s27
 8013ebe:	ee2b 7a2d 	vmul.f32	s14, s22, s27
 8013ec2:	ee6a 7a8e 	vmul.f32	s15, s21, s28
 8013ec6:	ee6a 6a89 	vmul.f32	s13, s21, s18
 8013eca:	ee76 da67 	vsub.f32	s27, s12, s15
 8013ece:	ee2b 9a89 	vmul.f32	s18, s23, s18
 8013ed2:	ee6b 7a0e 	vmul.f32	s15, s22, s28
 8013ed6:	ee36 eac7 	vsub.f32	s28, s13, s14
 8013eda:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8013edc:	ee2d 7aad 	vmul.f32	s14, s27, s27
 8013ee0:	ee37 9ac9 	vsub.f32	s18, s15, s18
 8013ee4:	ee6e 7a0e 	vmul.f32	s15, s28, s28
 8013ee8:	edc3 ca00 	vstr	s25, [r3]
 8013eec:	ee0c 0a10 	vmov	s24, r0
 8013ef0:	9b00      	ldr	r3, [sp, #0]
 8013ef2:	ee69 6a09 	vmul.f32	s13, s18, s18
 8013ef6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8013efa:	edc3 9a00 	vstr	s19, [r3]
 8013efe:	ee1c 2a10 	vmov	r2, s24
 8013f02:	462b      	mov	r3, r5
 8013f04:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8013f08:	f843 2f08 	str.w	r2, [r3, #8]!
 8013f0c:	ed86 ca00 	vstr	s24, [r6]
 8013f10:	ee17 0a90 	vmov	r0, s15
 8013f14:	edca da8f 	vstr	s27, [sl, #572]	; 0x23c
 8013f18:	ed8a ea92 	vstr	s28, [sl, #584]	; 0x248
 8013f1c:	ed8a 9a95 	vstr	s18, [sl, #596]	; 0x254
 8013f20:	ed8a ba90 	vstr	s22, [sl, #576]	; 0x240
 8013f24:	edca ba93 	vstr	s23, [sl, #588]	; 0x24c
 8013f28:	edca aa96 	vstr	s21, [sl, #600]	; 0x258
 8013f2c:	9333      	str	r3, [sp, #204]	; 0xcc
 8013f2e:	f7ec fb13 	bl	8000558 <__aeabi_f2d>
 8013f32:	ec41 0b10 	vmov	d0, r0, r1
 8013f36:	e9cd 0120 	strd	r0, r1, [sp, #128]	; 0x80
 8013f3a:	f006 fd85 	bl	801aa48 <sqrt>
 8013f3e:	ec51 0b10 	vmov	r0, r1, d0
 8013f42:	f7ec fe55 	bl	8000bf0 <__aeabi_d2f>
 8013f46:	edda 4a8f 	vldr	s9, [sl, #572]	; 0x23c
 8013f4a:	edda 5a95 	vldr	s11, [sl, #596]	; 0x254
 8013f4e:	ed9a 5a92 	vldr	s10, [sl, #584]	; 0x248
 8013f52:	ed9a 7a96 	vldr	s14, [sl, #600]	; 0x258
 8013f56:	edda 6a90 	vldr	s13, [sl, #576]	; 0x240
 8013f5a:	9916      	ldr	r1, [sp, #88]	; 0x58
 8013f5c:	ee06 0a10 	vmov	s12, r0
 8013f60:	eec4 7a86 	vdiv.f32	s15, s9, s12
 8013f64:	aa78      	add	r2, sp, #480	; 0x1e0
 8013f66:	9822      	ldr	r0, [sp, #136]	; 0x88
 8013f68:	eec5 4a86 	vdiv.f32	s9, s11, s12
 8013f6c:	eec5 5a06 	vdiv.f32	s11, s10, s12
 8013f70:	ed9a 6a93 	vldr	s12, [sl, #588]	; 0x24c
 8013f74:	edca 7a8f 	vstr	s15, [sl, #572]	; 0x23c
 8013f78:	ee27 4a27 	vmul.f32	s8, s14, s15
 8013f7c:	ee26 5aa4 	vmul.f32	s10, s13, s9
 8013f80:	ee27 7a25 	vmul.f32	s14, s14, s11
 8013f84:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8013f88:	ee66 7a27 	vmul.f32	s15, s12, s15
 8013f8c:	ee26 6a24 	vmul.f32	s12, s12, s9
 8013f90:	ee35 5a44 	vsub.f32	s10, s10, s8
 8013f94:	ee37 7a46 	vsub.f32	s14, s14, s12
 8013f98:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8013f9c:	edca 4a95 	vstr	s9, [sl, #596]	; 0x254
 8013fa0:	ed8a 5a91 	vstr	s10, [sl, #580]	; 0x244
 8013fa4:	edca 5a92 	vstr	s11, [sl, #584]	; 0x248
 8013fa8:	ed8a 7a8e 	vstr	s14, [sl, #568]	; 0x238
 8013fac:	edca 7a94 	vstr	s15, [sl, #592]	; 0x250
 8013fb0:	f7fa fe5a 	bl	800ec68 <m_mldivide>
 8013fb4:	a878      	add	r0, sp, #480	; 0x1e0
 8013fb6:	a946      	add	r1, sp, #280	; 0x118
 8013fb8:	f7fb f8ee 	bl	800f198 <m_dcm2q_eml>
 8013fbc:	4653      	mov	r3, sl
 8013fbe:	f5aa 70ae 	sub.w	r0, sl, #348	; 0x15c
 8013fc2:	f8d3 23ac 	ldr.w	r2, [r3, #940]	; 0x3ac
 8013fc6:	f8d3 13b0 	ldr.w	r1, [r3, #944]	; 0x3b0
 8013fca:	f8c3 23b8 	str.w	r2, [r3, #952]	; 0x3b8
 8013fce:	f8d3 23b4 	ldr.w	r2, [r3, #948]	; 0x3b4
 8013fd2:	f8c3 13bc 	str.w	r1, [r3, #956]	; 0x3bc
 8013fd6:	f8c3 23c0 	str.w	r2, [r3, #960]	; 0x3c0
 8013fda:	3b0c      	subs	r3, #12
 8013fdc:	4283      	cmp	r3, r0
 8013fde:	d1f0      	bne.n	8013fc2 <m_kalman_3gyro.isra.9.constprop.47+0xb1a>
 8013fe0:	eddd 6a46 	vldr	s13, [sp, #280]	; 0x118
 8013fe4:	ed9d 7a47 	vldr	s14, [sp, #284]	; 0x11c
 8013fe8:	eddd 7a48 	vldr	s15, [sp, #288]	; 0x120
 8013fec:	9429      	str	r4, [sp, #164]	; 0xa4
 8013fee:	ee76 6aa6 	vadd.f32	s13, s13, s13
 8013ff2:	ee37 7a07 	vadd.f32	s14, s14, s14
 8013ff6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8013ffa:	ee86 6aa8 	vdiv.f32	s12, s13, s17
 8013ffe:	ad3b      	add	r5, sp, #236	; 0xec
 8014000:	462e      	mov	r6, r5
 8014002:	f504 71ae 	add.w	r1, r4, #348	; 0x15c
 8014006:	f104 070c 	add.w	r7, r4, #12
 801400a:	4620      	mov	r0, r4
 801400c:	eec7 6a28 	vdiv.f32	s13, s14, s17
 8014010:	ee87 7aa8 	vdiv.f32	s14, s15, s17
 8014014:	ed8a 6a97 	vstr	s12, [sl, #604]	; 0x25c
 8014018:	edca 6a98 	vstr	s13, [sl, #608]	; 0x260
 801401c:	ed8a 7a99 	vstr	s14, [sl, #612]	; 0x264
 8014020:	eef3 5a0e 	vmov.f32	s11, #62	; 0x41f00000  30.0
 8014024:	eeb3 6a0d 	vmov.f32	s12, #61	; 0x41e80000  29.0
 8014028:	ed90 7a00 	vldr	s14, [r0]
 801402c:	4603      	mov	r3, r0
 801402e:	eef0 7a47 	vmov.f32	s15, s14
 8014032:	330c      	adds	r3, #12
 8014034:	edd3 6a00 	vldr	s13, [r3]
 8014038:	4299      	cmp	r1, r3
 801403a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801403e:	d1f8      	bne.n	8014032 <m_kalman_3gyro.isra.9.constprop.47+0xb8a>
 8014040:	eec7 6aa5 	vdiv.f32	s13, s15, s11
 8014044:	4602      	mov	r2, r0
 8014046:	ee37 7a66 	vsub.f32	s14, s14, s13
 801404a:	ee27 7a07 	vmul.f32	s14, s14, s14
 801404e:	320c      	adds	r2, #12
 8014050:	edd2 7a00 	vldr	s15, [r2]
 8014054:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8014058:	4293      	cmp	r3, r2
 801405a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 801405e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8014062:	d1f4      	bne.n	801404e <m_kalman_3gyro.isra.9.constprop.47+0xba6>
 8014064:	eec7 7a06 	vdiv.f32	s15, s14, s12
 8014068:	3004      	adds	r0, #4
 801406a:	4287      	cmp	r7, r0
 801406c:	f101 0104 	add.w	r1, r1, #4
 8014070:	ece6 7a01 	vstmia	r6!, {s15}
 8014074:	d1d8      	bne.n	8014028 <m_kalman_3gyro.isra.9.constprop.47+0xb80>
 8014076:	6828      	ldr	r0, [r5, #0]
 8014078:	f7ec fa6e 	bl	8000558 <__aeabi_f2d>
 801407c:	ec41 0b10 	vmov	d0, r0, r1
 8014080:	f006 fce2 	bl	801aa48 <sqrt>
 8014084:	ec51 0b10 	vmov	r0, r1, d0
 8014088:	f7ec fdb2 	bl	8000bf0 <__aeabi_d2f>
 801408c:	9b06      	ldr	r3, [sp, #24]
 801408e:	f845 0b04 	str.w	r0, [r5], #4
 8014092:	42ab      	cmp	r3, r5
 8014094:	d1ef      	bne.n	8014076 <m_kalman_3gyro.isra.9.constprop.47+0xbce>
 8014096:	eddd 7a3b 	vldr	s15, [sp, #236]	; 0xec
 801409a:	eddd 6a3c 	vldr	s13, [sp, #240]	; 0xf0
 801409e:	ed9d 7a3d 	vldr	s14, [sp, #244]	; 0xf4
 80140a2:	9417      	str	r4, [sp, #92]	; 0x5c
 80140a4:	ee66 6aa6 	vmul.f32	s13, s13, s13
 80140a8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80140ac:	ee27 7a07 	vmul.f32	s14, s14, s14
 80140b0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80140b4:	f20d 5b0c 	addw	fp, sp, #1292	; 0x50c
 80140b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80140bc:	f50d 7865 	add.w	r8, sp, #916	; 0x394
 80140c0:	ee17 0a90 	vmov	r0, s15
 80140c4:	f7ec fa48 	bl	8000558 <__aeabi_f2d>
 80140c8:	ec41 0b10 	vmov	d0, r0, r1
 80140cc:	f006 fcbc 	bl	801aa48 <sqrt>
 80140d0:	ec51 0b10 	vmov	r0, r1, d0
 80140d4:	f7ec fd8c 	bl	8000bf0 <__aeabi_d2f>
 80140d8:	4b45      	ldr	r3, [pc, #276]	; (80141f0 <m_kalman_3gyro.isra.9.constprop.47+0xd48>)
 80140da:	f8ca 03c4 	str.w	r0, [sl, #964]	; 0x3c4
 80140de:	edd3 7a03 	vldr	s15, [r3, #12]
 80140e2:	edd3 8a02 	vldr	s17, [r3, #8]
 80140e6:	edcd 7a23 	vstr	s15, [sp, #140]	; 0x8c
 80140ea:	f50a 7372 	add.w	r3, sl, #968	; 0x3c8
 80140ee:	9324      	str	r3, [sp, #144]	; 0x90
 80140f0:	f50d 7972 	add.w	r9, sp, #968	; 0x3c8
 80140f4:	f8cd a700 	str.w	sl, [sp, #1792]	; 0x700
 80140f8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80140fa:	4658      	mov	r0, fp
 80140fc:	f20d 31c7 	addw	r1, sp, #967	; 0x3c7
 8014100:	2301      	movs	r3, #1
 8014102:	f801 3f01 	strb.w	r3, [r1, #1]!
 8014106:	3301      	adds	r3, #1
 8014108:	f852 4b0c 	ldr.w	r4, [r2], #12
 801410c:	f840 4b04 	str.w	r4, [r0], #4
 8014110:	2b1f      	cmp	r3, #31
 8014112:	d1f6      	bne.n	8014102 <m_kalman_3gyro.isra.9.constprop.47+0xc5a>
 8014114:	221e      	movs	r2, #30
 8014116:	2101      	movs	r1, #1
 8014118:	4640      	mov	r0, r8
 801411a:	f009 f85c 	bl	801d1d6 <memset>
 801411e:	eddb 7a01 	vldr	s15, [fp, #4]
 8014122:	ed9b 7a00 	vldr	s14, [fp]
 8014126:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801412a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801412e:	d90c      	bls.n	801414a <m_kalman_3gyro.isra.9.constprop.47+0xca2>
 8014130:	eef4 7a67 	vcmp.f32	s15, s15
 8014134:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014138:	d107      	bne.n	801414a <m_kalman_3gyro.isra.9.constprop.47+0xca2>
 801413a:	f04f 0302 	mov.w	r3, #2
 801413e:	f889 3000 	strb.w	r3, [r9]
 8014142:	f04f 0301 	mov.w	r3, #1
 8014146:	f889 3001 	strb.w	r3, [r9, #1]
 801414a:	eddb 7a03 	vldr	s15, [fp, #12]
 801414e:	ed9b 7a02 	vldr	s14, [fp, #8]
 8014152:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8014156:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801415a:	d90a      	bls.n	8014172 <m_kalman_3gyro.isra.9.constprop.47+0xcca>
 801415c:	eef4 7a67 	vcmp.f32	s15, s15
 8014160:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014164:	d105      	bne.n	8014172 <m_kalman_3gyro.isra.9.constprop.47+0xcca>
 8014166:	2204      	movs	r2, #4
 8014168:	2303      	movs	r3, #3
 801416a:	f889 2002 	strb.w	r2, [r9, #2]
 801416e:	f889 3003 	strb.w	r3, [r9, #3]
 8014172:	eddb 7a05 	vldr	s15, [fp, #20]
 8014176:	ed9b 7a04 	vldr	s14, [fp, #16]
 801417a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801417e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014182:	d90a      	bls.n	801419a <m_kalman_3gyro.isra.9.constprop.47+0xcf2>
 8014184:	eef4 7a67 	vcmp.f32	s15, s15
 8014188:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801418c:	d105      	bne.n	801419a <m_kalman_3gyro.isra.9.constprop.47+0xcf2>
 801418e:	2206      	movs	r2, #6
 8014190:	2305      	movs	r3, #5
 8014192:	f889 2004 	strb.w	r2, [r9, #4]
 8014196:	f889 3005 	strb.w	r3, [r9, #5]
 801419a:	eddb 7a07 	vldr	s15, [fp, #28]
 801419e:	ed9b 7a06 	vldr	s14, [fp, #24]
 80141a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80141a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80141aa:	d90a      	bls.n	80141c2 <m_kalman_3gyro.isra.9.constprop.47+0xd1a>
 80141ac:	eef4 7a67 	vcmp.f32	s15, s15
 80141b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80141b4:	d105      	bne.n	80141c2 <m_kalman_3gyro.isra.9.constprop.47+0xd1a>
 80141b6:	2208      	movs	r2, #8
 80141b8:	2307      	movs	r3, #7
 80141ba:	f889 2006 	strb.w	r2, [r9, #6]
 80141be:	f889 3007 	strb.w	r3, [r9, #7]
 80141c2:	eddb 7a09 	vldr	s15, [fp, #36]	; 0x24
 80141c6:	ed9b 7a08 	vldr	s14, [fp, #32]
 80141ca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80141ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80141d2:	d913      	bls.n	80141fc <m_kalman_3gyro.isra.9.constprop.47+0xd54>
 80141d4:	eef4 7a67 	vcmp.f32	s15, s15
 80141d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80141dc:	d10e      	bne.n	80141fc <m_kalman_3gyro.isra.9.constprop.47+0xd54>
 80141de:	220a      	movs	r2, #10
 80141e0:	2309      	movs	r3, #9
 80141e2:	f889 2008 	strb.w	r2, [r9, #8]
 80141e6:	f889 3009 	strb.w	r3, [r9, #9]
 80141ea:	e007      	b.n	80141fc <m_kalman_3gyro.isra.9.constprop.47+0xd54>
 80141ec:	20001a80 	.word	0x20001a80
 80141f0:	20001660 	.word	0x20001660
 80141f4:	3f333333 	.word	0x3f333333
 80141f8:	3f4ccccd 	.word	0x3f4ccccd
 80141fc:	eddb 7a0b 	vldr	s15, [fp, #44]	; 0x2c
 8014200:	ed9b 7a0a 	vldr	s14, [fp, #40]	; 0x28
 8014204:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8014208:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801420c:	d90a      	bls.n	8014224 <m_kalman_3gyro.isra.9.constprop.47+0xd7c>
 801420e:	eef4 7a67 	vcmp.f32	s15, s15
 8014212:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014216:	d105      	bne.n	8014224 <m_kalman_3gyro.isra.9.constprop.47+0xd7c>
 8014218:	220c      	movs	r2, #12
 801421a:	230b      	movs	r3, #11
 801421c:	f889 200a 	strb.w	r2, [r9, #10]
 8014220:	f889 300b 	strb.w	r3, [r9, #11]
 8014224:	eddb 7a0d 	vldr	s15, [fp, #52]	; 0x34
 8014228:	ed9b 7a0c 	vldr	s14, [fp, #48]	; 0x30
 801422c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8014230:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014234:	d90a      	bls.n	801424c <m_kalman_3gyro.isra.9.constprop.47+0xda4>
 8014236:	eef4 7a67 	vcmp.f32	s15, s15
 801423a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801423e:	d105      	bne.n	801424c <m_kalman_3gyro.isra.9.constprop.47+0xda4>
 8014240:	220e      	movs	r2, #14
 8014242:	230d      	movs	r3, #13
 8014244:	f889 200c 	strb.w	r2, [r9, #12]
 8014248:	f889 300d 	strb.w	r3, [r9, #13]
 801424c:	eddb 7a0f 	vldr	s15, [fp, #60]	; 0x3c
 8014250:	ed9b 7a0e 	vldr	s14, [fp, #56]	; 0x38
 8014254:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8014258:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801425c:	d90a      	bls.n	8014274 <m_kalman_3gyro.isra.9.constprop.47+0xdcc>
 801425e:	eef4 7a67 	vcmp.f32	s15, s15
 8014262:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014266:	d105      	bne.n	8014274 <m_kalman_3gyro.isra.9.constprop.47+0xdcc>
 8014268:	2210      	movs	r2, #16
 801426a:	230f      	movs	r3, #15
 801426c:	f889 200e 	strb.w	r2, [r9, #14]
 8014270:	f889 300f 	strb.w	r3, [r9, #15]
 8014274:	eddb 7a11 	vldr	s15, [fp, #68]	; 0x44
 8014278:	ed9b 7a10 	vldr	s14, [fp, #64]	; 0x40
 801427c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8014280:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014284:	d90a      	bls.n	801429c <m_kalman_3gyro.isra.9.constprop.47+0xdf4>
 8014286:	eef4 7a67 	vcmp.f32	s15, s15
 801428a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801428e:	d105      	bne.n	801429c <m_kalman_3gyro.isra.9.constprop.47+0xdf4>
 8014290:	2212      	movs	r2, #18
 8014292:	2311      	movs	r3, #17
 8014294:	f889 2010 	strb.w	r2, [r9, #16]
 8014298:	f889 3011 	strb.w	r3, [r9, #17]
 801429c:	eddb 7a13 	vldr	s15, [fp, #76]	; 0x4c
 80142a0:	ed9b 7a12 	vldr	s14, [fp, #72]	; 0x48
 80142a4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80142a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80142ac:	d90a      	bls.n	80142c4 <m_kalman_3gyro.isra.9.constprop.47+0xe1c>
 80142ae:	eef4 7a67 	vcmp.f32	s15, s15
 80142b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80142b6:	d105      	bne.n	80142c4 <m_kalman_3gyro.isra.9.constprop.47+0xe1c>
 80142b8:	2214      	movs	r2, #20
 80142ba:	2313      	movs	r3, #19
 80142bc:	f889 2012 	strb.w	r2, [r9, #18]
 80142c0:	f889 3013 	strb.w	r3, [r9, #19]
 80142c4:	eddb 7a15 	vldr	s15, [fp, #84]	; 0x54
 80142c8:	ed9b 7a14 	vldr	s14, [fp, #80]	; 0x50
 80142cc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80142d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80142d4:	d90a      	bls.n	80142ec <m_kalman_3gyro.isra.9.constprop.47+0xe44>
 80142d6:	eef4 7a67 	vcmp.f32	s15, s15
 80142da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80142de:	d105      	bne.n	80142ec <m_kalman_3gyro.isra.9.constprop.47+0xe44>
 80142e0:	2216      	movs	r2, #22
 80142e2:	2315      	movs	r3, #21
 80142e4:	f889 2014 	strb.w	r2, [r9, #20]
 80142e8:	f889 3015 	strb.w	r3, [r9, #21]
 80142ec:	eddb 7a17 	vldr	s15, [fp, #92]	; 0x5c
 80142f0:	ed9b 7a16 	vldr	s14, [fp, #88]	; 0x58
 80142f4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80142f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80142fc:	d90a      	bls.n	8014314 <m_kalman_3gyro.isra.9.constprop.47+0xe6c>
 80142fe:	eef4 7a67 	vcmp.f32	s15, s15
 8014302:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014306:	d105      	bne.n	8014314 <m_kalman_3gyro.isra.9.constprop.47+0xe6c>
 8014308:	2218      	movs	r2, #24
 801430a:	2317      	movs	r3, #23
 801430c:	f889 2016 	strb.w	r2, [r9, #22]
 8014310:	f889 3017 	strb.w	r3, [r9, #23]
 8014314:	eddb 7a19 	vldr	s15, [fp, #100]	; 0x64
 8014318:	ed9b 7a18 	vldr	s14, [fp, #96]	; 0x60
 801431c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8014320:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014324:	d90a      	bls.n	801433c <m_kalman_3gyro.isra.9.constprop.47+0xe94>
 8014326:	eef4 7a67 	vcmp.f32	s15, s15
 801432a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801432e:	d105      	bne.n	801433c <m_kalman_3gyro.isra.9.constprop.47+0xe94>
 8014330:	221a      	movs	r2, #26
 8014332:	2319      	movs	r3, #25
 8014334:	f889 2018 	strb.w	r2, [r9, #24]
 8014338:	f889 3019 	strb.w	r3, [r9, #25]
 801433c:	eddb 7a1b 	vldr	s15, [fp, #108]	; 0x6c
 8014340:	ed9b 7a1a 	vldr	s14, [fp, #104]	; 0x68
 8014344:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8014348:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801434c:	d90a      	bls.n	8014364 <m_kalman_3gyro.isra.9.constprop.47+0xebc>
 801434e:	eef4 7a67 	vcmp.f32	s15, s15
 8014352:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014356:	d105      	bne.n	8014364 <m_kalman_3gyro.isra.9.constprop.47+0xebc>
 8014358:	221c      	movs	r2, #28
 801435a:	231b      	movs	r3, #27
 801435c:	f889 201a 	strb.w	r2, [r9, #26]
 8014360:	f889 301b 	strb.w	r3, [r9, #27]
 8014364:	eddb 7a1d 	vldr	s15, [fp, #116]	; 0x74
 8014368:	ed9b 7a1c 	vldr	s14, [fp, #112]	; 0x70
 801436c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8014370:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014374:	d90b      	bls.n	801438e <m_kalman_3gyro.isra.9.constprop.47+0xee6>
 8014376:	eef4 7a67 	vcmp.f32	s15, s15
 801437a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801437e:	d106      	bne.n	801438e <m_kalman_3gyro.isra.9.constprop.47+0xee6>
 8014380:	231d      	movs	r3, #29
 8014382:	f04f 021e 	mov.w	r2, #30
 8014386:	f889 201c 	strb.w	r2, [r9, #28]
 801438a:	f889 301d 	strb.w	r3, [r9, #29]
 801438e:	2304      	movs	r3, #4
 8014390:	930f      	str	r3, [sp, #60]	; 0x3c
 8014392:	2302      	movs	r3, #2
 8014394:	9304      	str	r3, [sp, #16]
 8014396:	9a04      	ldr	r2, [sp, #16]
 8014398:	f102 0a01 	add.w	sl, r2, #1
 801439c:	0053      	lsls	r3, r2, #1
 801439e:	f1ba 0f1f 	cmp.w	sl, #31
 80143a2:	9305      	str	r3, [sp, #20]
 80143a4:	d056      	beq.n	8014454 <m_kalman_3gyro.isra.9.constprop.47+0xfac>
 80143a6:	2301      	movs	r3, #1
 80143a8:	9302      	str	r3, [sp, #8]
 80143aa:	9b02      	ldr	r3, [sp, #8]
 80143ac:	9a05      	ldr	r2, [sp, #20]
 80143ae:	189f      	adds	r7, r3, r2
 80143b0:	2f1f      	cmp	r7, #31
 80143b2:	bfa8      	it	ge
 80143b4:	271f      	movge	r7, #31
 80143b6:	1afb      	subs	r3, r7, r3
 80143b8:	2b00      	cmp	r3, #0
 80143ba:	9300      	str	r3, [sp, #0]
 80143bc:	dd42      	ble.n	8014444 <m_kalman_3gyro.isra.9.constprop.47+0xf9c>
 80143be:	4655      	mov	r5, sl
 80143c0:	9e02      	ldr	r6, [sp, #8]
 80143c2:	2401      	movs	r4, #1
 80143c4:	e00e      	b.n	80143e4 <m_kalman_3gyro.isra.9.constprop.47+0xf3c>
 80143c6:	eef4 7a67 	vcmp.f32	s15, s15
 80143ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80143ce:	d11f      	bne.n	8014410 <m_kalman_3gyro.isra.9.constprop.47+0xf68>
 80143d0:	3501      	adds	r5, #1
 80143d2:	42bd      	cmp	r5, r7
 80143d4:	f800 3c01 	strb.w	r3, [r0, #-1]
 80143d8:	f001 86fa 	beq.w	80161d0 <m_kalman_3gyro.isra.9.constprop.47+0x2d28>
 80143dc:	9b00      	ldr	r3, [sp, #0]
 80143de:	3401      	adds	r4, #1
 80143e0:	42a3      	cmp	r3, r4
 80143e2:	db28      	blt.n	8014436 <m_kalman_3gyro.isra.9.constprop.47+0xf8e>
 80143e4:	f106 3cff 	add.w	ip, r6, #4294967295
 80143e8:	1e69      	subs	r1, r5, #1
 80143ea:	f919 200c 	ldrsb.w	r2, [r9, ip]
 80143ee:	f919 3001 	ldrsb.w	r3, [r9, r1]
 80143f2:	eb0b 0e82 	add.w	lr, fp, r2, lsl #2
 80143f6:	eb0b 0083 	add.w	r0, fp, r3, lsl #2
 80143fa:	ed50 7a01 	vldr	s15, [r0, #-4]
 80143fe:	ed1e 7a01 	vldr	s14, [lr, #-4]
 8014402:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8014406:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801440a:	eb08 0004 	add.w	r0, r8, r4
 801440e:	d8da      	bhi.n	80143c6 <m_kalman_3gyro.isra.9.constprop.47+0xf1e>
 8014410:	3601      	adds	r6, #1
 8014412:	4556      	cmp	r6, sl
 8014414:	f800 2c01 	strb.w	r2, [r0, #-1]
 8014418:	d1e0      	bne.n	80143dc <m_kalman_3gyro.isra.9.constprop.47+0xf34>
 801441a:	42bd      	cmp	r5, r7
 801441c:	eba7 0205 	sub.w	r2, r7, r5
 8014420:	4449      	add	r1, r9
 8014422:	dadb      	bge.n	80143dc <m_kalman_3gyro.isra.9.constprop.47+0xf34>
 8014424:	443c      	add	r4, r7
 8014426:	f008 fecb 	bl	801d1c0 <memcpy>
 801442a:	1b64      	subs	r4, r4, r5
 801442c:	9b00      	ldr	r3, [sp, #0]
 801442e:	3401      	adds	r4, #1
 8014430:	42a3      	cmp	r3, r4
 8014432:	463d      	mov	r5, r7
 8014434:	dad6      	bge.n	80143e4 <m_kalman_3gyro.isra.9.constprop.47+0xf3c>
 8014436:	461a      	mov	r2, r3
 8014438:	9b02      	ldr	r3, [sp, #8]
 801443a:	1e58      	subs	r0, r3, #1
 801443c:	4448      	add	r0, r9
 801443e:	4641      	mov	r1, r8
 8014440:	f008 febe 	bl	801d1c0 <memcpy>
 8014444:	9b04      	ldr	r3, [sp, #16]
 8014446:	9702      	str	r7, [sp, #8]
 8014448:	eb03 0a07 	add.w	sl, r3, r7
 801444c:	f1ba 0f1e 	cmp.w	sl, #30
 8014450:	ddab      	ble.n	80143aa <m_kalman_3gyro.isra.9.constprop.47+0xf02>
 8014452:	9b05      	ldr	r3, [sp, #20]
 8014454:	9304      	str	r3, [sp, #16]
 8014456:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014458:	3b01      	subs	r3, #1
 801445a:	930f      	str	r3, [sp, #60]	; 0x3c
 801445c:	d19b      	bne.n	8014396 <m_kalman_3gyro.isra.9.constprop.47+0xeee>
 801445e:	f999 301d 	ldrsb.w	r3, [r9, #29]
 8014462:	eb0b 0383 	add.w	r3, fp, r3, lsl #2
 8014466:	ed53 7a01 	vldr	s15, [r3, #-4]
 801446a:	eef4 7a67 	vcmp.f32	s15, s15
 801446e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014472:	d122      	bne.n	80144ba <m_kalman_3gyro.isra.9.constprop.47+0x1012>
 8014474:	f999 200e 	ldrsb.w	r2, [r9, #14]
 8014478:	f999 300f 	ldrsb.w	r3, [r9, #15]
 801447c:	eb0b 0282 	add.w	r2, fp, r2, lsl #2
 8014480:	eb0b 0383 	add.w	r3, fp, r3, lsl #2
 8014484:	ed52 7a01 	vldr	s15, [r2, #-4]
 8014488:	ed13 7a01 	vldr	s14, [r3, #-4]
 801448c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8014490:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014494:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8014498:	bf4c      	ite	mi
 801449a:	2201      	movmi	r2, #1
 801449c:	2200      	movpl	r2, #0
 801449e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80144a2:	bf4c      	ite	mi
 80144a4:	2301      	movmi	r3, #1
 80144a6:	2300      	movpl	r3, #0
 80144a8:	429a      	cmp	r2, r3
 80144aa:	f001 86c4 	beq.w	8016236 <m_kalman_3gyro.isra.9.constprop.47+0x2d8e>
 80144ae:	ee77 7a87 	vadd.f32	s15, s15, s14
 80144b2:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 80144b6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80144ba:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80144bc:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80144be:	3204      	adds	r2, #4
 80144c0:	9217      	str	r2, [sp, #92]	; 0x5c
 80144c2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80144c4:	ece3 7a01 	vstmia	r3!, {s15}
 80144c8:	429a      	cmp	r2, r3
 80144ca:	9324      	str	r3, [sp, #144]	; 0x90
 80144cc:	f47f ae14 	bne.w	80140f8 <m_kalman_3gyro.isra.9.constprop.47+0xc50>
 80144d0:	f8dd a700 	ldr.w	sl, [sp, #1792]	; 0x700
 80144d4:	edda 6af2 	vldr	s13, [sl, #968]	; 0x3c8
 80144d8:	edda 7af3 	vldr	s15, [sl, #972]	; 0x3cc
 80144dc:	ed9a 7af4 	vldr	s14, [sl, #976]	; 0x3d0
 80144e0:	ee66 6aa6 	vmul.f32	s13, s13, s13
 80144e4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80144e8:	ee27 7a07 	vmul.f32	s14, s14, s14
 80144ec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80144f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80144f4:	ee17 0a90 	vmov	r0, s15
 80144f8:	f7ec f82e 	bl	8000558 <__aeabi_f2d>
 80144fc:	ec41 0b10 	vmov	d0, r0, r1
 8014500:	f006 faa2 	bl	801aa48 <sqrt>
 8014504:	ec51 0b10 	vmov	r0, r1, d0
 8014508:	f7ec fb72 	bl	8000bf0 <__aeabi_d2f>
 801450c:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8014510:	ee2e 6a87 	vmul.f32	s12, s29, s14
 8014514:	ee6d 6a07 	vmul.f32	s13, s26, s14
 8014518:	eecc 7a86 	vdiv.f32	s15, s25, s12
 801451c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801451e:	9004      	str	r0, [sp, #16]
 8014520:	ee89 6aa6 	vdiv.f32	s12, s19, s13
 8014524:	ee2f 7a07 	vmul.f32	s14, s30, s14
 8014528:	ed5f 6ace 	vldr	s13, [pc, #-824]	; 80141f4 <m_kalman_3gyro.isra.9.constprop.47+0xd4c>
 801452c:	edc3 7a00 	vstr	s15, [r3]
 8014530:	eecc 5a07 	vdiv.f32	s11, s24, s14
 8014534:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8014536:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 801453a:	ee77 7a86 	vadd.f32	s15, s15, s12
 801453e:	ee05 0a10 	vmov	s10, r0
 8014542:	ee69 8a87 	vmul.f32	s17, s19, s14
 8014546:	ee6c 6a26 	vmul.f32	s13, s24, s13
 801454a:	ed83 6a00 	vstr	s12, [r3]
 801454e:	ee75 7aa7 	vadd.f32	s15, s11, s15
 8014552:	ee25 6a07 	vmul.f32	s12, s10, s14
 8014556:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8014558:	ed1f 7ad9 	vldr	s14, [pc, #-868]	; 80141f8 <m_kalman_3gyro.isra.9.constprop.47+0xd50>
 801455c:	edc3 5a00 	vstr	s11, [r3]
 8014560:	ee78 8aa6 	vadd.f32	s17, s17, s13
 8014564:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8014566:	ee76 7a27 	vadd.f32	s15, s12, s15
 801456a:	ee68 8a87 	vmul.f32	s17, s17, s14
 801456e:	eeb5 7a00 	vmov.f32	s14, #80	; 0x3e800000  0.250
 8014572:	ed83 6a00 	vstr	s12, [r3]
 8014576:	ee67 7a87 	vmul.f32	s15, s15, s14
 801457a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801457c:	edc3 7a00 	vstr	s15, [r3]
 8014580:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8014582:	edc3 8a00 	vstr	s17, [r3]
 8014586:	f89a 38ce 	ldrb.w	r3, [sl, #2254]	; 0x8ce
 801458a:	2b00      	cmp	r3, #0
 801458c:	f041 8632 	bne.w	80161f4 <m_kalman_3gyro.isra.9.constprop.47+0x2d4c>
 8014590:	2301      	movs	r3, #1
 8014592:	f60a 07b8 	addw	r7, sl, #2232	; 0x8b8
 8014596:	e9da 0102 	ldrd	r0, r1, [sl, #8]
 801459a:	f88a 38ce 	strb.w	r3, [sl, #2254]	; 0x8ce
 801459e:	2200      	movs	r2, #0
 80145a0:	2300      	movs	r3, #0
 80145a2:	edc7 8a00 	vstr	s17, [r7]
 80145a6:	f60a 06bc 	addw	r6, sl, #2236	; 0x8bc
 80145aa:	f7eb fe77 	bl	800029c <__adddf3>
 80145ae:	f50a 650c 	add.w	r5, sl, #2240	; 0x8c0
 80145b2:	e9da 2304 	ldrd	r2, r3, [sl, #16]
 80145b6:	edc6 8a00 	vstr	s17, [r6]
 80145ba:	f7eb fe6f 	bl	800029c <__adddf3>
 80145be:	e9da 2306 	ldrd	r2, r3, [sl, #24]
 80145c2:	edc5 8a00 	vstr	s17, [r5]
 80145c6:	f7eb fe69 	bl	800029c <__adddf3>
 80145ca:	f60a 04c4 	addw	r4, sl, #2244	; 0x8c4
 80145ce:	f60a 03c8 	addw	r3, sl, #2248	; 0x8c8
 80145d2:	9302      	str	r3, [sp, #8]
 80145d4:	edc4 8a00 	vstr	s17, [r4]
 80145d8:	e9da 2308 	ldrd	r2, r3, [sl, #32]
 80145dc:	f7eb fe5e 	bl	800029c <__adddf3>
 80145e0:	9b02      	ldr	r3, [sp, #8]
 80145e2:	edc3 8a00 	vstr	s17, [r3]
 80145e6:	e9da 230a 	ldrd	r2, r3, [sl, #40]	; 0x28
 80145ea:	f7eb fe57 	bl	800029c <__adddf3>
 80145ee:	4602      	mov	r2, r0
 80145f0:	460b      	mov	r3, r1
 80145f2:	e9cd 0100 	strd	r0, r1, [sp]
 80145f6:	e9da 0102 	ldrd	r0, r1, [sl, #8]
 80145fa:	f7ec f92b 	bl	8000854 <__aeabi_ddiv>
 80145fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014602:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8014606:	e9da 0104 	ldrd	r0, r1, [sl, #16]
 801460a:	f7ec f923 	bl	8000854 <__aeabi_ddiv>
 801460e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014612:	e9ca 0104 	strd	r0, r1, [sl, #16]
 8014616:	e9da 0106 	ldrd	r0, r1, [sl, #24]
 801461a:	f7ec f91b 	bl	8000854 <__aeabi_ddiv>
 801461e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014622:	e9ca 0106 	strd	r0, r1, [sl, #24]
 8014626:	e9da 0108 	ldrd	r0, r1, [sl, #32]
 801462a:	f7ec f913 	bl	8000854 <__aeabi_ddiv>
 801462e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014632:	e9ca 0108 	strd	r0, r1, [sl, #32]
 8014636:	e9da 010a 	ldrd	r0, r1, [sl, #40]	; 0x28
 801463a:	f7ec f90b 	bl	8000854 <__aeabi_ddiv>
 801463e:	e9ca 010a 	strd	r0, r1, [sl, #40]	; 0x28
 8014642:	9b02      	ldr	r3, [sp, #8]
 8014644:	edd4 6a00 	vldr	s13, [r4]
 8014648:	edc3 6a00 	vstr	s13, [r3]
 801464c:	e9da 010a 	ldrd	r0, r1, [sl, #40]	; 0x28
 8014650:	edcd 6a00 	vstr	s13, [sp]
 8014654:	f7ec facc 	bl	8000bf0 <__aeabi_d2f>
 8014658:	edd5 7a00 	vldr	s15, [r5]
 801465c:	eddd 6a00 	vldr	s13, [sp]
 8014660:	edc4 7a00 	vstr	s15, [r4]
 8014664:	edcd 7a02 	vstr	s15, [sp, #8]
 8014668:	ee07 0a90 	vmov	s15, r0
 801466c:	ed9f 6ada 	vldr	s12, [pc, #872]	; 80149d8 <m_kalman_3gyro.isra.9.constprop.47+0x1530>
 8014670:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8014674:	e9da 0108 	ldrd	r0, r1, [sl, #32]
 8014678:	ee76 6a86 	vadd.f32	s13, s13, s12
 801467c:	edcd 6a00 	vstr	s13, [sp]
 8014680:	f7ec fab6 	bl	8000bf0 <__aeabi_d2f>
 8014684:	eddd 7a02 	vldr	s15, [sp, #8]
 8014688:	ed96 7a00 	vldr	s14, [r6]
 801468c:	ee06 0a90 	vmov	s13, r0
 8014690:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8014694:	eddd 6a00 	vldr	s13, [sp]
 8014698:	ed85 7a00 	vstr	s14, [r5]
 801469c:	ee77 6aa6 	vadd.f32	s13, s15, s13
 80146a0:	e9da 0106 	ldrd	r0, r1, [sl, #24]
 80146a4:	ed8d 7a02 	vstr	s14, [sp, #8]
 80146a8:	edcd 6a00 	vstr	s13, [sp]
 80146ac:	f7ec faa0 	bl	8000bf0 <__aeabi_d2f>
 80146b0:	ed9d 7a02 	vldr	s14, [sp, #8]
 80146b4:	edd7 7a00 	vldr	s15, [r7]
 80146b8:	ee06 0a90 	vmov	s13, r0
 80146bc:	ee26 7a87 	vmul.f32	s14, s13, s14
 80146c0:	eddd 6a00 	vldr	s13, [sp]
 80146c4:	edc6 7a00 	vstr	s15, [r6]
 80146c8:	ee37 7a26 	vadd.f32	s14, s14, s13
 80146cc:	e9da 0104 	ldrd	r0, r1, [sl, #16]
 80146d0:	edcd 7a02 	vstr	s15, [sp, #8]
 80146d4:	ed8d 7a00 	vstr	s14, [sp]
 80146d8:	f7ec fa8a 	bl	8000bf0 <__aeabi_d2f>
 80146dc:	eddd 7a02 	vldr	s15, [sp, #8]
 80146e0:	edc7 8a00 	vstr	s17, [r7]
 80146e4:	ee07 0a10 	vmov	s14, r0
 80146e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80146ec:	ed9d 7a00 	vldr	s14, [sp]
 80146f0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80146f4:	e9da 0102 	ldrd	r0, r1, [sl, #8]
 80146f8:	edcd 7a00 	vstr	s15, [sp]
 80146fc:	f7ec fa78 	bl	8000bf0 <__aeabi_d2f>
 8014700:	ee07 0a90 	vmov	s15, r0
 8014704:	ee67 8aa8 	vmul.f32	s17, s15, s17
 8014708:	eddd 7a00 	vldr	s15, [sp]
 801470c:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 801470e:	ee78 8aa7 	vadd.f32	s17, s17, s15
 8014712:	f50d 61db 	add.w	r1, sp, #1752	; 0x6d8
 8014716:	2200      	movs	r2, #0
 8014718:	2300      	movs	r3, #0
 801471a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801471e:	edc4 8a00 	vstr	s17, [r4]
 8014722:	f7ec f9e9 	bl	8000af8 <__aeabi_dcmple>
 8014726:	2800      	cmp	r0, #0
 8014728:	f041 8571 	bne.w	801620e <m_kalman_3gyro.isra.9.constprop.47+0x2d66>
 801472c:	f50d 61db 	add.w	r1, sp, #1752	; 0x6d8
 8014730:	2200      	movs	r2, #0
 8014732:	4baa      	ldr	r3, [pc, #680]	; (80149dc <m_kalman_3gyro.isra.9.constprop.47+0x1534>)
 8014734:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014738:	f7ec f9ca 	bl	8000ad0 <__aeabi_dcmpeq>
 801473c:	2800      	cmp	r0, #0
 801473e:	f041 8574 	bne.w	801622a <m_kalman_3gyro.isra.9.constprop.47+0x2d82>
 8014742:	eddd 6acb 	vldr	s13, [sp, #812]	; 0x32c
 8014746:	ed9d 7ab2 	vldr	s14, [sp, #712]	; 0x2c8
 801474a:	eddd 7acc 	vldr	s15, [sp, #816]	; 0x330
 801474e:	ed9d 6ab3 	vldr	s12, [sp, #716]	; 0x2cc
 8014752:	eddd 5ab1 	vldr	s11, [sp, #708]	; 0x2c4
 8014756:	ee66 6a88 	vmul.f32	s13, s13, s16
 801475a:	ee27 7a08 	vmul.f32	s14, s14, s16
 801475e:	ee67 7a88 	vmul.f32	s15, s15, s16
 8014762:	edcd 6acb 	vstr	s13, [sp, #812]	; 0x32c
 8014766:	ed8d 7ab2 	vstr	s14, [sp, #712]	; 0x2c8
 801476a:	eddd 6acd 	vldr	s13, [sp, #820]	; 0x334
 801476e:	ed9d 7ab4 	vldr	s14, [sp, #720]	; 0x2d0
 8014772:	edcd 7acc 	vstr	s15, [sp, #816]	; 0x330
 8014776:	eddd 7ace 	vldr	s15, [sp, #824]	; 0x338
 801477a:	ee26 6a08 	vmul.f32	s12, s12, s16
 801477e:	ee66 6a88 	vmul.f32	s13, s13, s16
 8014782:	ee27 7a08 	vmul.f32	s14, s14, s16
 8014786:	ee67 7a88 	vmul.f32	s15, s15, s16
 801478a:	ed8d 6ab3 	vstr	s12, [sp, #716]	; 0x2cc
 801478e:	edcd 6acd 	vstr	s13, [sp, #820]	; 0x334
 8014792:	ed9d 6ab5 	vldr	s12, [sp, #724]	; 0x2d4
 8014796:	eddd 6acf 	vldr	s13, [sp, #828]	; 0x33c
 801479a:	ed8d 7ab4 	vstr	s14, [sp, #720]	; 0x2d0
 801479e:	edcd 7ace 	vstr	s15, [sp, #824]	; 0x338
 80147a2:	ed9d 7ab6 	vldr	s14, [sp, #728]	; 0x2d8
 80147a6:	eddd 7ad0 	vldr	s15, [sp, #832]	; 0x340
 80147aa:	ee26 6a08 	vmul.f32	s12, s12, s16
 80147ae:	ee66 6a88 	vmul.f32	s13, s13, s16
 80147b2:	ee27 7a08 	vmul.f32	s14, s14, s16
 80147b6:	ee67 7a88 	vmul.f32	s15, s15, s16
 80147ba:	ed8d 6ab5 	vstr	s12, [sp, #724]	; 0x2d4
 80147be:	edcd 6acf 	vstr	s13, [sp, #828]	; 0x33c
 80147c2:	ed9d 6ab7 	vldr	s12, [sp, #732]	; 0x2dc
 80147c6:	eddd 6ad1 	vldr	s13, [sp, #836]	; 0x344
 80147ca:	ed8d 7ab6 	vstr	s14, [sp, #728]	; 0x2d8
 80147ce:	edcd 7ad0 	vstr	s15, [sp, #832]	; 0x340
 80147d2:	ed9d 7ab8 	vldr	s14, [sp, #736]	; 0x2e0
 80147d6:	eddd 7ad2 	vldr	s15, [sp, #840]	; 0x348
 80147da:	ee65 5a88 	vmul.f32	s11, s11, s16
 80147de:	ee26 6a08 	vmul.f32	s12, s12, s16
 80147e2:	ee66 6a88 	vmul.f32	s13, s13, s16
 80147e6:	ee27 7a08 	vmul.f32	s14, s14, s16
 80147ea:	ee67 7a88 	vmul.f32	s15, s15, s16
 80147ee:	ed8d 6ab7 	vstr	s12, [sp, #732]	; 0x2dc
 80147f2:	edcd 6ad1 	vstr	s13, [sp, #836]	; 0x344
 80147f6:	ed8d 7ab8 	vstr	s14, [sp, #736]	; 0x2e0
 80147fa:	edcd 7ad2 	vstr	s15, [sp, #840]	; 0x348
 80147fe:	edcd 5ab1 	vstr	s11, [sp, #708]	; 0x2c4
 8014802:	eddd 5ab9 	vldr	s11, [sp, #740]	; 0x2e4
 8014806:	eddd 7ad3 	vldr	s15, [sp, #844]	; 0x34c
 801480a:	ed9d 6aba 	vldr	s12, [sp, #744]	; 0x2e8
 801480e:	eddd 6ad4 	vldr	s13, [sp, #848]	; 0x350
 8014812:	ed9d 7abb 	vldr	s14, [sp, #748]	; 0x2ec
 8014816:	ee67 7a88 	vmul.f32	s15, s15, s16
 801481a:	ee26 6a08 	vmul.f32	s12, s12, s16
 801481e:	edcd 7ad3 	vstr	s15, [sp, #844]	; 0x34c
 8014822:	eddd 7ad5 	vldr	s15, [sp, #852]	; 0x354
 8014826:	ed8d 6aba 	vstr	s12, [sp, #744]	; 0x2e8
 801482a:	ee66 6a88 	vmul.f32	s13, s13, s16
 801482e:	ee27 7a08 	vmul.f32	s14, s14, s16
 8014832:	ee67 7a88 	vmul.f32	s15, s15, s16
 8014836:	ed9d 6abc 	vldr	s12, [sp, #752]	; 0x2f0
 801483a:	edcd 6ad4 	vstr	s13, [sp, #848]	; 0x350
 801483e:	ed8d 7abb 	vstr	s14, [sp, #748]	; 0x2ec
 8014842:	eddd 6ad6 	vldr	s13, [sp, #856]	; 0x358
 8014846:	ed9d 7abd 	vldr	s14, [sp, #756]	; 0x2f4
 801484a:	edcd 7ad5 	vstr	s15, [sp, #852]	; 0x354
 801484e:	eddd 7ad7 	vldr	s15, [sp, #860]	; 0x35c
 8014852:	ee65 5a88 	vmul.f32	s11, s11, s16
 8014856:	ee26 6a08 	vmul.f32	s12, s12, s16
 801485a:	ee66 6a88 	vmul.f32	s13, s13, s16
 801485e:	ee27 7a08 	vmul.f32	s14, s14, s16
 8014862:	ee27 8a88 	vmul.f32	s16, s15, s16
 8014866:	a9be      	add	r1, sp, #760	; 0x2f8
 8014868:	edcd 5ab9 	vstr	s11, [sp, #740]	; 0x2e4
 801486c:	ed8d 6abc 	vstr	s12, [sp, #752]	; 0x2f0
 8014870:	edcd 6ad6 	vstr	s13, [sp, #856]	; 0x358
 8014874:	a8b1      	add	r0, sp, #708	; 0x2c4
 8014876:	ed8d 7abd 	vstr	s14, [sp, #756]	; 0x2f4
 801487a:	eeb0 0a68 	vmov.f32	s0, s17
 801487e:	ed8d 8ad7 	vstr	s16, [sp, #860]	; 0x35c
 8014882:	f7fa feb7 	bl	800f5f4 <m_interp1q_constrain>
 8014886:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014888:	ed8d 0a00 	vstr	s0, [sp]
 801488c:	ed83 0a00 	vstr	s0, [r3]
 8014890:	a9d8      	add	r1, sp, #864	; 0x360
 8014892:	a8cb      	add	r0, sp, #812	; 0x32c
 8014894:	eeb0 0a68 	vmov.f32	s0, s17
 8014898:	f7fa feac 	bl	800f5f4 <m_interp1q_constrain>
 801489c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801489e:	eddd 7a00 	vldr	s15, [sp]
 80148a2:	ed83 0a00 	vstr	s0, [r3]
 80148a6:	4b4e      	ldr	r3, [pc, #312]	; (80149e0 <m_kalman_3gyro.isra.9.constprop.47+0x1538>)
 80148a8:	ed9a 7a2d 	vldr	s14, [sl, #180]	; 0xb4
 80148ac:	ed93 8a00 	vldr	s16, [r3]
 80148b0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80148b2:	edc3 7a00 	vstr	s15, [r3]
 80148b6:	ee78 7a47 	vsub.f32	s15, s16, s14
 80148ba:	eef0 7ae7 	vabs.f32	s15, s15
 80148be:	ee17 0a90 	vmov	r0, s15
 80148c2:	f7eb fe49 	bl	8000558 <__aeabi_f2d>
 80148c6:	ec41 0b10 	vmov	d0, r0, r1
 80148ca:	f005 fd1d 	bl	801a308 <floor>
 80148ce:	ec51 0b10 	vmov	r0, r1, d0
 80148d2:	f7ec f96d 	bl	8000bb0 <__aeabi_d2uiz>
 80148d6:	f8dd 36f4 	ldr.w	r3, [sp, #1780]	; 0x6f4
 80148da:	7018      	strb	r0, [r3, #0]
 80148dc:	ed9a 7a2d 	vldr	s14, [sl, #180]	; 0xb4
 80148e0:	edda 7a2b 	vldr	s15, [sl, #172]	; 0xac
 80148e4:	4b3f      	ldr	r3, [pc, #252]	; (80149e4 <m_kalman_3gyro.isra.9.constprop.47+0x153c>)
 80148e6:	ee38 7a47 	vsub.f32	s14, s16, s14
 80148ea:	ee7f 7ae7 	vsub.f32	s15, s31, s15
 80148ee:	eeb0 7ac7 	vabs.f32	s14, s14
 80148f2:	eef0 7ae7 	vabs.f32	s15, s15
 80148f6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80148fa:	ed83 7a00 	vstr	s14, [r3]
 80148fe:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8014900:	edcd 7a00 	vstr	s15, [sp]
 8014904:	edc3 7a00 	vstr	s15, [r3]
 8014908:	ee17 0a90 	vmov	r0, s15
 801490c:	f7eb fe24 	bl	8000558 <__aeabi_f2d>
 8014910:	a32f      	add	r3, pc, #188	; (adr r3, 80149d0 <m_kalman_3gyro.isra.9.constprop.47+0x1528>)
 8014912:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014916:	f7ec f903 	bl	8000b20 <__aeabi_dcmpgt>
 801491a:	2800      	cmp	r0, #0
 801491c:	f001 8466 	beq.w	80161ec <m_kalman_3gyro.isra.9.constprop.47+0x2d44>
 8014920:	ed9f 7a31 	vldr	s14, [pc, #196]	; 80149e8 <m_kalman_3gyro.isra.9.constprop.47+0x1540>
 8014924:	eddd 7a00 	vldr	s15, [sp]
 8014928:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801492a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801492e:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8014932:	ee67 7a87 	vmul.f32	s15, s15, s14
 8014936:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 801493a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801493e:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8014942:	eef4 7ac7 	vcmpe.f32	s15, s14
 8014946:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801494a:	edc3 7a00 	vstr	s15, [r3]
 801494e:	f301 8468 	bgt.w	8016222 <m_kalman_3gyro.isra.9.constprop.47+0x2d7a>
 8014952:	ee17 0a90 	vmov	r0, s15
 8014956:	f7eb fdff 	bl	8000558 <__aeabi_f2d>
 801495a:	ec41 0b10 	vmov	d0, r0, r1
 801495e:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8014962:	ee78 7a65 	vsub.f32	s15, s16, s11
 8014966:	edcd 5a00 	vstr	s11, [sp]
 801496a:	eef0 7ae7 	vabs.f32	s15, s15
 801496e:	ee17 0a90 	vmov	r0, s15
 8014972:	ed8d 0b02 	vstr	d0, [sp, #8]
 8014976:	f7eb fdef 	bl	8000558 <__aeabi_f2d>
 801497a:	4b1c      	ldr	r3, [pc, #112]	; (80149ec <m_kalman_3gyro.isra.9.constprop.47+0x1544>)
 801497c:	2200      	movs	r2, #0
 801497e:	f7eb fc8b 	bl	8000298 <__aeabi_dsub>
 8014982:	ed9d 0b02 	vldr	d0, [sp, #8]
 8014986:	ec41 0b11 	vmov	d1, r0, r1
 801498a:	f005 fd41 	bl	801a410 <fmax>
 801498e:	ec51 0b10 	vmov	r0, r1, d0
 8014992:	f7ec f92d 	bl	8000bf0 <__aeabi_d2f>
 8014996:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014998:	6018      	str	r0, [r3, #0]
 801499a:	f89a 3031 	ldrb.w	r3, [sl, #49]	; 0x31
 801499e:	2b00      	cmp	r3, #0
 80149a0:	f000 80ae 	beq.w	8014b00 <m_kalman_3gyro.isra.9.constprop.47+0x1658>
 80149a4:	f89a 3030 	ldrb.w	r3, [sl, #48]	; 0x30
 80149a8:	2b00      	cmp	r3, #0
 80149aa:	f040 80a9 	bne.w	8014b00 <m_kalman_3gyro.isra.9.constprop.47+0x1658>
 80149ae:	ed9d 7a27 	vldr	s14, [sp, #156]	; 0x9c
 80149b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80149b4:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80149b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80149bc:	ed93 7a00 	vldr	s14, [r3]
 80149c0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80149c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80149c8:	f140 809a 	bpl.w	8014b00 <m_kalman_3gyro.isra.9.constprop.47+0x1658>
 80149cc:	e014      	b.n	80149f8 <m_kalman_3gyro.isra.9.constprop.47+0x1550>
 80149ce:	bf00      	nop
 80149d0:	9999999a 	.word	0x9999999a
 80149d4:	3fb99999 	.word	0x3fb99999
 80149d8:	00000000 	.word	0x00000000
 80149dc:	3ff00000 	.word	0x3ff00000
 80149e0:	20001a7c 	.word	0x20001a7c
 80149e4:	20001a8c 	.word	0x20001a8c
 80149e8:	3dcccccd 	.word	0x3dcccccd
 80149ec:	3fe00000 	.word	0x3fe00000
 80149f0:	3f99999a 	.word	0x3f99999a
 80149f4:	3f4ccccd 	.word	0x3f4ccccd
 80149f8:	ed8a ba12 	vstr	s22, [sl, #72]	; 0x48
 80149fc:	edca ba15 	vstr	s23, [sl, #84]	; 0x54
 8014a00:	edca aa18 	vstr	s21, [sl, #96]	; 0x60
 8014a04:	edca da11 	vstr	s27, [sl, #68]	; 0x44
 8014a08:	ed8a ea14 	vstr	s28, [sl, #80]	; 0x50
 8014a0c:	ed8a 9a17 	vstr	s18, [sl, #92]	; 0x5c
 8014a10:	ed9d 0b20 	vldr	d0, [sp, #128]	; 0x80
 8014a14:	f006 f818 	bl	801aa48 <sqrt>
 8014a18:	ec51 0b10 	vmov	r0, r1, d0
 8014a1c:	f7ec f8e8 	bl	8000bf0 <__aeabi_d2f>
 8014a20:	ed9a 4a11 	vldr	s8, [sl, #68]	; 0x44
 8014a24:	ed9a 5a17 	vldr	s10, [sl, #92]	; 0x5c
 8014a28:	edda 4a14 	vldr	s9, [sl, #80]	; 0x50
 8014a2c:	ed9a 7a18 	vldr	s14, [sl, #96]	; 0x60
 8014a30:	edda 6a12 	vldr	s13, [sl, #72]	; 0x48
 8014a34:	9906      	ldr	r1, [sp, #24]
 8014a36:	ee06 0a10 	vmov	s12, r0
 8014a3a:	eec4 7a06 	vdiv.f32	s15, s8, s12
 8014a3e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014a40:	ee85 4a06 	vdiv.f32	s8, s10, s12
 8014a44:	ee84 5a86 	vdiv.f32	s10, s9, s12
 8014a48:	ed9a 6a15 	vldr	s12, [sl, #84]	; 0x54
 8014a4c:	edca 7a11 	vstr	s15, [sl, #68]	; 0x44
 8014a50:	ee67 3a27 	vmul.f32	s7, s14, s15
 8014a54:	ee66 4a84 	vmul.f32	s9, s13, s8
 8014a58:	ee27 7a05 	vmul.f32	s14, s14, s10
 8014a5c:	ee66 6a85 	vmul.f32	s13, s13, s10
 8014a60:	ee66 7a27 	vmul.f32	s15, s12, s15
 8014a64:	ee26 6a04 	vmul.f32	s12, s12, s8
 8014a68:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8014a6c:	ee74 4ae3 	vsub.f32	s9, s9, s7
 8014a70:	ee37 7a46 	vsub.f32	s14, s14, s12
 8014a74:	edca 7a16 	vstr	s15, [sl, #88]	; 0x58
 8014a78:	ed8a 4a17 	vstr	s8, [sl, #92]	; 0x5c
 8014a7c:	edca 4a13 	vstr	s9, [sl, #76]	; 0x4c
 8014a80:	ed8a 5a14 	vstr	s10, [sl, #80]	; 0x50
 8014a84:	ed8a 7a10 	vstr	s14, [sl, #64]	; 0x40
 8014a88:	f7fa fb86 	bl	800f198 <m_dcm2q_eml>
 8014a8c:	ed5f 7a28 	vldr	s15, [pc, #-160]	; 80149f0 <m_kalman_3gyro.isra.9.constprop.47+0x1548>
 8014a90:	edca fa2b 	vstr	s31, [sl, #172]	; 0xac
 8014a94:	eeb4 aae7 	vcmpe.f32	s20, s15
 8014a98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014a9c:	eddd 5a00 	vldr	s11, [sp]
 8014aa0:	f141 83ed 	bpl.w	801627e <m_kalman_3gyro.isra.9.constprop.47+0x2dd6>
 8014aa4:	ed5f 7a2d 	vldr	s15, [pc, #-180]	; 80149f4 <m_kalman_3gyro.isra.9.constprop.47+0x154c>
 8014aa8:	eeb4 aae7 	vcmpe.f32	s20, s15
 8014aac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014ab0:	bfd4      	ite	le
 8014ab2:	eef0 7a65 	vmovle.f32	s15, s11
 8014ab6:	eef0 7a4a 	vmovgt.f32	s15, s20
 8014aba:	f44f 72a2 	mov.w	r2, #324	; 0x144
 8014abe:	2100      	movs	r1, #0
 8014ac0:	edca 7a2c 	vstr	s15, [sl, #176]	; 0xb0
 8014ac4:	f10a 00b8 	add.w	r0, sl, #184	; 0xb8
 8014ac8:	f008 fb85 	bl	801d1d6 <memset>
 8014acc:	4be7      	ldr	r3, [pc, #924]	; (8014e6c <m_kalman_3gyro.isra.9.constprop.47+0x19c4>)
 8014ace:	f8ca 30b8 	str.w	r3, [sl, #184]	; 0xb8
 8014ad2:	f8ca 30e0 	str.w	r3, [sl, #224]	; 0xe0
 8014ad6:	f8ca 3108 	str.w	r3, [sl, #264]	; 0x108
 8014ada:	f8ca 3130 	str.w	r3, [sl, #304]	; 0x130
 8014ade:	f8ca 3158 	str.w	r3, [sl, #344]	; 0x158
 8014ae2:	f8ca 3180 	str.w	r3, [sl, #384]	; 0x180
 8014ae6:	f8ca 31a8 	str.w	r3, [sl, #424]	; 0x1a8
 8014aea:	f8ca 31d0 	str.w	r3, [sl, #464]	; 0x1d0
 8014aee:	f8ca 31f8 	str.w	r3, [sl, #504]	; 0x1f8
 8014af2:	f8dd 36fc 	ldr.w	r3, [sp, #1788]	; 0x6fc
 8014af6:	2100      	movs	r1, #0
 8014af8:	2201      	movs	r2, #1
 8014afa:	f88a 1031 	strb.w	r1, [sl, #49]	; 0x31
 8014afe:	701a      	strb	r2, [r3, #0]
 8014b00:	9b06      	ldr	r3, [sp, #24]
 8014b02:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8014b04:	e888 000f 	stmia.w	r8, {r0, r1, r2, r3}
 8014b08:	f10a 0494 	add.w	r4, sl, #148	; 0x94
 8014b0c:	aee9      	add	r6, sp, #932	; 0x3a4
 8014b0e:	f10a 07b4 	add.w	r7, sl, #180	; 0xb4
 8014b12:	6820      	ldr	r0, [r4, #0]
 8014b14:	6861      	ldr	r1, [r4, #4]
 8014b16:	68a2      	ldr	r2, [r4, #8]
 8014b18:	68e3      	ldr	r3, [r4, #12]
 8014b1a:	4635      	mov	r5, r6
 8014b1c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8014b1e:	3410      	adds	r4, #16
 8014b20:	42bc      	cmp	r4, r7
 8014b22:	462e      	mov	r6, r5
 8014b24:	d1f5      	bne.n	8014b12 <m_kalman_3gyro.isra.9.constprop.47+0x166a>
 8014b26:	6820      	ldr	r0, [r4, #0]
 8014b28:	6028      	str	r0, [r5, #0]
 8014b2a:	edd8 7a00 	vldr	s15, [r8]
 8014b2e:	eef4 7a67 	vcmp.f32	s15, s15
 8014b32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014b36:	d170      	bne.n	8014c1a <m_kalman_3gyro.isra.9.constprop.47+0x1772>
 8014b38:	edd8 7a01 	vldr	s15, [r8, #4]
 8014b3c:	eef4 7a67 	vcmp.f32	s15, s15
 8014b40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014b44:	d169      	bne.n	8014c1a <m_kalman_3gyro.isra.9.constprop.47+0x1772>
 8014b46:	edd8 7a02 	vldr	s15, [r8, #8]
 8014b4a:	eef4 7a67 	vcmp.f32	s15, s15
 8014b4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014b52:	d162      	bne.n	8014c1a <m_kalman_3gyro.isra.9.constprop.47+0x1772>
 8014b54:	edd8 7a03 	vldr	s15, [r8, #12]
 8014b58:	eef4 7a67 	vcmp.f32	s15, s15
 8014b5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014b60:	d15b      	bne.n	8014c1a <m_kalman_3gyro.isra.9.constprop.47+0x1772>
 8014b62:	edd8 7a04 	vldr	s15, [r8, #16]
 8014b66:	eef4 7a67 	vcmp.f32	s15, s15
 8014b6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014b6e:	d154      	bne.n	8014c1a <m_kalman_3gyro.isra.9.constprop.47+0x1772>
 8014b70:	edd8 7a05 	vldr	s15, [r8, #20]
 8014b74:	eef4 7a67 	vcmp.f32	s15, s15
 8014b78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014b7c:	d14d      	bne.n	8014c1a <m_kalman_3gyro.isra.9.constprop.47+0x1772>
 8014b7e:	edd8 7a06 	vldr	s15, [r8, #24]
 8014b82:	eef4 7a67 	vcmp.f32	s15, s15
 8014b86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014b8a:	d146      	bne.n	8014c1a <m_kalman_3gyro.isra.9.constprop.47+0x1772>
 8014b8c:	edd8 7a07 	vldr	s15, [r8, #28]
 8014b90:	eef4 7a67 	vcmp.f32	s15, s15
 8014b94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014b98:	d13f      	bne.n	8014c1a <m_kalman_3gyro.isra.9.constprop.47+0x1772>
 8014b9a:	edd8 7a08 	vldr	s15, [r8, #32]
 8014b9e:	eef4 7a67 	vcmp.f32	s15, s15
 8014ba2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014ba6:	d138      	bne.n	8014c1a <m_kalman_3gyro.isra.9.constprop.47+0x1772>
 8014ba8:	edd8 7a09 	vldr	s15, [r8, #36]	; 0x24
 8014bac:	eef4 7a67 	vcmp.f32	s15, s15
 8014bb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014bb4:	d131      	bne.n	8014c1a <m_kalman_3gyro.isra.9.constprop.47+0x1772>
 8014bb6:	edd8 7a0a 	vldr	s15, [r8, #40]	; 0x28
 8014bba:	eef4 7a67 	vcmp.f32	s15, s15
 8014bbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014bc2:	d12a      	bne.n	8014c1a <m_kalman_3gyro.isra.9.constprop.47+0x1772>
 8014bc4:	edd8 7a0b 	vldr	s15, [r8, #44]	; 0x2c
 8014bc8:	eef4 7a67 	vcmp.f32	s15, s15
 8014bcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014bd0:	d123      	bne.n	8014c1a <m_kalman_3gyro.isra.9.constprop.47+0x1772>
 8014bd2:	edd8 7a0c 	vldr	s15, [r8, #48]	; 0x30
 8014bd6:	eef4 7a67 	vcmp.f32	s15, s15
 8014bda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014bde:	d11c      	bne.n	8014c1a <m_kalman_3gyro.isra.9.constprop.47+0x1772>
 8014be0:	9b06      	ldr	r3, [sp, #24]
 8014be2:	edd3 7a00 	vldr	s15, [r3]
 8014be6:	eef5 7a40 	vcmp.f32	s15, #0.0
 8014bea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014bee:	d163      	bne.n	8014cb8 <m_kalman_3gyro.isra.9.constprop.47+0x1810>
 8014bf0:	edd3 7a01 	vldr	s15, [r3, #4]
 8014bf4:	eef5 7a40 	vcmp.f32	s15, #0.0
 8014bf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014bfc:	d15c      	bne.n	8014cb8 <m_kalman_3gyro.isra.9.constprop.47+0x1810>
 8014bfe:	edd3 7a02 	vldr	s15, [r3, #8]
 8014c02:	eef5 7a40 	vcmp.f32	s15, #0.0
 8014c06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014c0a:	d155      	bne.n	8014cb8 <m_kalman_3gyro.isra.9.constprop.47+0x1810>
 8014c0c:	edd3 7a03 	vldr	s15, [r3, #12]
 8014c10:	eef5 7a40 	vcmp.f32	s15, #0.0
 8014c14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014c18:	d14e      	bne.n	8014cb8 <m_kalman_3gyro.isra.9.constprop.47+0x1810>
 8014c1a:	2400      	movs	r4, #0
 8014c1c:	f04f 557e 	mov.w	r5, #1065353216	; 0x3f800000
 8014c20:	9906      	ldr	r1, [sp, #24]
 8014c22:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014c24:	f8ca 4044 	str.w	r4, [sl, #68]	; 0x44
 8014c28:	f8ca 4048 	str.w	r4, [sl, #72]	; 0x48
 8014c2c:	f8ca 404c 	str.w	r4, [sl, #76]	; 0x4c
 8014c30:	f8ca 4054 	str.w	r4, [sl, #84]	; 0x54
 8014c34:	f8ca 4058 	str.w	r4, [sl, #88]	; 0x58
 8014c38:	f8ca 405c 	str.w	r4, [sl, #92]	; 0x5c
 8014c3c:	f8ca 5040 	str.w	r5, [sl, #64]	; 0x40
 8014c40:	f8ca 5050 	str.w	r5, [sl, #80]	; 0x50
 8014c44:	f8ca 5060 	str.w	r5, [sl, #96]	; 0x60
 8014c48:	f7fa faa6 	bl	800f198 <m_dcm2q_eml>
 8014c4c:	f8dd 36e0 	ldr.w	r3, [sp, #1760]	; 0x6e0
 8014c50:	f8ca 4094 	str.w	r4, [sl, #148]	; 0x94
 8014c54:	f8ca 4098 	str.w	r4, [sl, #152]	; 0x98
 8014c58:	f8ca 409c 	str.w	r4, [sl, #156]	; 0x9c
 8014c5c:	681a      	ldr	r2, [r3, #0]
 8014c5e:	f8ca 20a0 	str.w	r2, [sl, #160]	; 0xa0
 8014c62:	f8dd 26e0 	ldr.w	r2, [sp, #1760]	; 0x6e0
 8014c66:	4b82      	ldr	r3, [pc, #520]	; (8014e70 <m_kalman_3gyro.isra.9.constprop.47+0x19c8>)
 8014c68:	6852      	ldr	r2, [r2, #4]
 8014c6a:	f8ca 20a4 	str.w	r2, [sl, #164]	; 0xa4
 8014c6e:	f8dd 26e0 	ldr.w	r2, [sp, #1760]	; 0x6e0
 8014c72:	6892      	ldr	r2, [r2, #8]
 8014c74:	f8ca 20a8 	str.w	r2, [sl, #168]	; 0xa8
 8014c78:	f8ca 30ac 	str.w	r3, [sl, #172]	; 0xac
 8014c7c:	f8ca 50b0 	str.w	r5, [sl, #176]	; 0xb0
 8014c80:	f8ca 50b4 	str.w	r5, [sl, #180]	; 0xb4
 8014c84:	f44f 72a2 	mov.w	r2, #324	; 0x144
 8014c88:	2100      	movs	r1, #0
 8014c8a:	f10a 00b8 	add.w	r0, sl, #184	; 0xb8
 8014c8e:	f008 faa2 	bl	801d1d6 <memset>
 8014c92:	4b76      	ldr	r3, [pc, #472]	; (8014e6c <m_kalman_3gyro.isra.9.constprop.47+0x19c4>)
 8014c94:	f8ca 30b8 	str.w	r3, [sl, #184]	; 0xb8
 8014c98:	f8ca 30e0 	str.w	r3, [sl, #224]	; 0xe0
 8014c9c:	f8ca 3108 	str.w	r3, [sl, #264]	; 0x108
 8014ca0:	f8ca 3130 	str.w	r3, [sl, #304]	; 0x130
 8014ca4:	f8ca 3158 	str.w	r3, [sl, #344]	; 0x158
 8014ca8:	f8ca 3180 	str.w	r3, [sl, #384]	; 0x180
 8014cac:	f8ca 31a8 	str.w	r3, [sl, #424]	; 0x1a8
 8014cb0:	f8ca 31d0 	str.w	r3, [sl, #464]	; 0x1d0
 8014cb4:	f8ca 31f8 	str.w	r3, [sl, #504]	; 0x1f8
 8014cb8:	f50d 61da 	add.w	r1, sp, #1744	; 0x6d0
 8014cbc:	2200      	movs	r2, #0
 8014cbe:	2300      	movs	r3, #0
 8014cc0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014cc4:	f7eb ff04 	bl	8000ad0 <__aeabi_dcmpeq>
 8014cc8:	2800      	cmp	r0, #0
 8014cca:	d174      	bne.n	8014db6 <m_kalman_3gyro.isra.9.constprop.47+0x190e>
 8014ccc:	eddd 7a27 	vldr	s15, [sp, #156]	; 0x9c
 8014cd0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014cd2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8014cd6:	ed93 7a00 	vldr	s14, [r3]
 8014cda:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8014cde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014ce2:	d568      	bpl.n	8014db6 <m_kalman_3gyro.isra.9.constprop.47+0x190e>
 8014ce4:	ed8a ba12 	vstr	s22, [sl, #72]	; 0x48
 8014ce8:	edca ba15 	vstr	s23, [sl, #84]	; 0x54
 8014cec:	edca aa18 	vstr	s21, [sl, #96]	; 0x60
 8014cf0:	edca da11 	vstr	s27, [sl, #68]	; 0x44
 8014cf4:	ed8a ea14 	vstr	s28, [sl, #80]	; 0x50
 8014cf8:	ed8a 9a17 	vstr	s18, [sl, #92]	; 0x5c
 8014cfc:	ed9d 0b20 	vldr	d0, [sp, #128]	; 0x80
 8014d00:	f005 fea2 	bl	801aa48 <sqrt>
 8014d04:	ec51 0b10 	vmov	r0, r1, d0
 8014d08:	f7eb ff72 	bl	8000bf0 <__aeabi_d2f>
 8014d0c:	ed9a 5a11 	vldr	s10, [sl, #68]	; 0x44
 8014d10:	ed9a 6a17 	vldr	s12, [sl, #92]	; 0x5c
 8014d14:	ed9a 4a14 	vldr	s8, [sl, #80]	; 0x50
 8014d18:	ed9a 7a18 	vldr	s14, [sl, #96]	; 0x60
 8014d1c:	edda 6a12 	vldr	s13, [sl, #72]	; 0x48
 8014d20:	edda 7a15 	vldr	s15, [sl, #84]	; 0x54
 8014d24:	9906      	ldr	r1, [sp, #24]
 8014d26:	ee05 0a90 	vmov	s11, r0
 8014d2a:	eec5 4a25 	vdiv.f32	s9, s10, s11
 8014d2e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014d30:	ee86 5a25 	vdiv.f32	s10, s12, s11
 8014d34:	ee84 6a25 	vdiv.f32	s12, s8, s11
 8014d38:	ee67 3a24 	vmul.f32	s7, s14, s9
 8014d3c:	ee66 5a85 	vmul.f32	s11, s13, s10
 8014d40:	ee27 4a85 	vmul.f32	s8, s15, s10
 8014d44:	ee27 7a06 	vmul.f32	s14, s14, s12
 8014d48:	ee66 6a86 	vmul.f32	s13, s13, s12
 8014d4c:	ee67 7aa4 	vmul.f32	s15, s15, s9
 8014d50:	ee75 5ae3 	vsub.f32	s11, s11, s7
 8014d54:	ee37 7a44 	vsub.f32	s14, s14, s8
 8014d58:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8014d5c:	edca 4a11 	vstr	s9, [sl, #68]	; 0x44
 8014d60:	ed8a 5a17 	vstr	s10, [sl, #92]	; 0x5c
 8014d64:	edca 5a13 	vstr	s11, [sl, #76]	; 0x4c
 8014d68:	ed8a 6a14 	vstr	s12, [sl, #80]	; 0x50
 8014d6c:	ed8a 7a10 	vstr	s14, [sl, #64]	; 0x40
 8014d70:	edca 7a16 	vstr	s15, [sl, #88]	; 0x58
 8014d74:	f7fa fa10 	bl	800f198 <m_dcm2q_eml>
 8014d78:	f8dd 16fc 	ldr.w	r1, [sp, #1788]	; 0x6fc
 8014d7c:	2300      	movs	r3, #0
 8014d7e:	2201      	movs	r2, #1
 8014d80:	700a      	strb	r2, [r1, #0]
 8014d82:	edca fa2b 	vstr	s31, [sl, #172]	; 0xac
 8014d86:	ed8a 8a2d 	vstr	s16, [sl, #180]	; 0xb4
 8014d8a:	f8ca 30b8 	str.w	r3, [sl, #184]	; 0xb8
 8014d8e:	f8ca 30bc 	str.w	r3, [sl, #188]	; 0xbc
 8014d92:	f8ca 30c0 	str.w	r3, [sl, #192]	; 0xc0
 8014d96:	f8ca 30dc 	str.w	r3, [sl, #220]	; 0xdc
 8014d9a:	f8ca 30e0 	str.w	r3, [sl, #224]	; 0xe0
 8014d9e:	f8ca 30e4 	str.w	r3, [sl, #228]	; 0xe4
 8014da2:	f8ca 3100 	str.w	r3, [sl, #256]	; 0x100
 8014da6:	f8ca 3104 	str.w	r3, [sl, #260]	; 0x104
 8014daa:	f8ca 3108 	str.w	r3, [sl, #264]	; 0x108
 8014dae:	f8ca 31a8 	str.w	r3, [sl, #424]	; 0x1a8
 8014db2:	f8ca 31f8 	str.w	r3, [sl, #504]	; 0x1f8
 8014db6:	ed9f 9a30 	vldr	s18, [pc, #192]	; 8014e78 <m_kalman_3gyro.isra.9.constprop.47+0x19d0>
 8014dba:	9909      	ldr	r1, [sp, #36]	; 0x24
 8014dbc:	9806      	ldr	r0, [sp, #24]
 8014dbe:	ed8a 9a25 	vstr	s18, [sl, #148]	; 0x94
 8014dc2:	ed8a 9a26 	vstr	s18, [sl, #152]	; 0x98
 8014dc6:	ed8a 9a27 	vstr	s18, [sl, #156]	; 0x9c
 8014dca:	f7fa f97f 	bl	800f0cc <m_q2dcm_eml>
 8014dce:	edda 7a2b 	vldr	s15, [sl, #172]	; 0xac
 8014dd2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8014dd6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8014dda:	ee77 7a67 	vsub.f32	s15, s14, s15
 8014dde:	ee17 0a90 	vmov	r0, s15
 8014de2:	f7eb fbb9 	bl	8000558 <__aeabi_f2d>
 8014de6:	ec41 0b10 	vmov	d0, r0, r1
 8014dea:	f005 fe2d 	bl	801aa48 <sqrt>
 8014dee:	ec51 0b10 	vmov	r0, r1, d0
 8014df2:	f7eb fefd 	bl	8000bf0 <__aeabi_d2f>
 8014df6:	ed9a 7a10 	vldr	s14, [sl, #64]	; 0x40
 8014dfa:	ed9a 4a16 	vldr	s8, [sl, #88]	; 0x58
 8014dfe:	ed9a 5a17 	vldr	s10, [sl, #92]	; 0x5c
 8014e02:	edda 3a13 	vldr	s7, [sl, #76]	; 0x4c
 8014e06:	edda 2a11 	vldr	s5, [sl, #68]	; 0x44
 8014e0a:	edda 4a14 	vldr	s9, [sl, #80]	; 0x50
 8014e0e:	edca fa22 	vstr	s31, [sl, #136]	; 0x88
 8014e12:	ee07 0a90 	vmov	s15, r0
 8014e16:	ee67 5a09 	vmul.f32	s11, s14, s18
 8014e1a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8014e1e:	ee25 3a09 	vmul.f32	s6, s10, s18
 8014e22:	ee77 6a09 	vadd.f32	s13, s14, s18
 8014e26:	ee24 5a09 	vmul.f32	s10, s8, s18
 8014e2a:	ee27 7a84 	vmul.f32	s14, s15, s8
 8014e2e:	ee62 2a89 	vmul.f32	s5, s5, s18
 8014e32:	ee27 6aa3 	vmul.f32	s12, s15, s7
 8014e36:	ee75 5a89 	vadd.f32	s11, s11, s18
 8014e3a:	ee63 3a89 	vmul.f32	s7, s7, s18
 8014e3e:	ee37 7a09 	vadd.f32	s14, s14, s18
 8014e42:	ee35 5a09 	vadd.f32	s10, s10, s18
 8014e46:	ee33 4a89 	vadd.f32	s8, s7, s18
 8014e4a:	ee72 5aa5 	vadd.f32	s11, s5, s11
 8014e4e:	edda 3a2b 	vldr	s7, [sl, #172]	; 0xac
 8014e52:	ed8a aa23 	vstr	s20, [sl, #140]	; 0x8c
 8014e56:	ee33 5a05 	vadd.f32	s10, s6, s10
 8014e5a:	ee64 4a89 	vmul.f32	s9, s9, s18
 8014e5e:	ee36 6a09 	vadd.f32	s12, s12, s18
 8014e62:	ee37 7a03 	vadd.f32	s14, s14, s6
 8014e66:	ed9a 3a12 	vldr	s6, [sl, #72]	; 0x48
 8014e6a:	e00d      	b.n	8014e88 <m_kalman_3gyro.isra.9.constprop.47+0x19e0>
 8014e6c:	40a00000 	.word	0x40a00000
 8014e70:	3f666666 	.word	0x3f666666
 8014e74:	3f4ccccd 	.word	0x3f4ccccd
 8014e78:	00000000 	.word	0x00000000
 8014e7c:	3e4ccccd 	.word	0x3e4ccccd
 8014e80:	3f99999a 	.word	0x3f99999a
 8014e84:	3be56042 	.word	0x3be56042
 8014e88:	ed8a 8a24 	vstr	s16, [sl, #144]	; 0x90
 8014e8c:	ee76 7aa2 	vadd.f32	s15, s13, s5
 8014e90:	ee76 6a24 	vadd.f32	s13, s12, s9
 8014e94:	edda 2a18 	vldr	s5, [sl, #96]	; 0x60
 8014e98:	ee35 6a83 	vadd.f32	s12, s11, s6
 8014e9c:	ee74 4a84 	vadd.f32	s9, s9, s8
 8014ea0:	ee23 3a83 	vmul.f32	s6, s7, s6
 8014ea4:	ed9a 4a15 	vldr	s8, [sl, #84]	; 0x54
 8014ea8:	ee77 7a83 	vadd.f32	s15, s15, s6
 8014eac:	ee74 4a84 	vadd.f32	s9, s9, s8
 8014eb0:	ed9d 3a52 	vldr	s6, [sp, #328]	; 0x148
 8014eb4:	edca 7a82 	vstr	s15, [sl, #520]	; 0x208
 8014eb8:	ee23 4a84 	vmul.f32	s8, s7, s8
 8014ebc:	ee63 3aa2 	vmul.f32	s7, s7, s5
 8014ec0:	ee73 7a67 	vsub.f32	s15, s6, s15
 8014ec4:	ee37 7a23 	vadd.f32	s14, s14, s7
 8014ec8:	eddd 3a55 	vldr	s7, [sp, #340]	; 0x154
 8014ecc:	edca 7a19 	vstr	s15, [sl, #100]	; 0x64
 8014ed0:	ee76 6a84 	vadd.f32	s13, s13, s8
 8014ed4:	ee75 5a22 	vadd.f32	s11, s10, s5
 8014ed8:	ee73 3ac6 	vsub.f32	s7, s7, s12
 8014edc:	eddd 7a57 	vldr	s15, [sp, #348]	; 0x15c
 8014ee0:	ed9d 6a54 	vldr	s12, [sp, #336]	; 0x150
 8014ee4:	ed9d 4a53 	vldr	s8, [sp, #332]	; 0x14c
 8014ee8:	edca 6a83 	vstr	s13, [sl, #524]	; 0x20c
 8014eec:	ee34 4a66 	vsub.f32	s8, s8, s13
 8014ef0:	ee77 5ae5 	vsub.f32	s11, s15, s11
 8014ef4:	ee76 6a47 	vsub.f32	s13, s12, s14
 8014ef8:	ed9d 5a56 	vldr	s10, [sp, #344]	; 0x158
 8014efc:	edda 7a2c 	vldr	s15, [sl, #176]	; 0xb0
 8014f00:	ed1f 6a21 	vldr	s12, [pc, #-132]	; 8014e80 <m_kalman_3gyro.isra.9.constprop.47+0x19d8>
 8014f04:	edca 3a1c 	vstr	s7, [sl, #112]	; 0x70
 8014f08:	ee75 4a64 	vsub.f32	s9, s10, s9
 8014f0c:	eef4 7ac6 	vcmpe.f32	s15, s12
 8014f10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014f14:	ed8a 4a1a 	vstr	s8, [sl, #104]	; 0x68
 8014f18:	edca 4a1d 	vstr	s9, [sl, #116]	; 0x74
 8014f1c:	ed8a 7a84 	vstr	s14, [sl, #528]	; 0x210
 8014f20:	edca 6a1b 	vstr	s13, [sl, #108]	; 0x6c
 8014f24:	edca 5a1e 	vstr	s11, [sl, #120]	; 0x78
 8014f28:	d506      	bpl.n	8014f38 <m_kalman_3gyro.isra.9.constprop.47+0x1a90>
 8014f2a:	ed1f 7a2e 	vldr	s14, [pc, #-184]	; 8014e74 <m_kalman_3gyro.isra.9.constprop.47+0x19cc>
 8014f2e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8014f32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014f36:	dc01      	bgt.n	8014f3c <m_kalman_3gyro.isra.9.constprop.47+0x1a94>
 8014f38:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8014f3c:	ee7a 7a67 	vsub.f32	s15, s20, s15
 8014f40:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8014f42:	eef0 7ae7 	vabs.f32	s15, s15
 8014f46:	ee37 9aa9 	vadd.f32	s18, s15, s19
 8014f4a:	edc3 7a00 	vstr	s15, [r3]
 8014f4e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8014f50:	a99d      	add	r1, sp, #628	; 0x274
 8014f52:	ed83 9a00 	vstr	s18, [r3]
 8014f56:	eeb0 0a49 	vmov.f32	s0, s18
 8014f5a:	a893      	add	r0, sp, #588	; 0x24c
 8014f5c:	f7fa facc 	bl	800f4f8 <m_b_interp1q_constrain>
 8014f60:	a9a7      	add	r1, sp, #668	; 0x29c
 8014f62:	eeb0 8a40 	vmov.f32	s16, s0
 8014f66:	a893      	add	r0, sp, #588	; 0x24c
 8014f68:	eeb0 0a49 	vmov.f32	s0, s18
 8014f6c:	f7fa fac4 	bl	800f4f8 <m_b_interp1q_constrain>
 8014f70:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8014f72:	ed9d ba58 	vldr	s22, [sp, #352]	; 0x160
 8014f76:	edd3 aa00 	vldr	s21, [r3]
 8014f7a:	eef4 aacb 	vcmpe.f32	s21, s22
 8014f7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014f82:	eeb0 9a40 	vmov.f32	s18, s0
 8014f86:	f201 83c8 	bhi.w	801671a <m_kalman_3gyro.isra.9.constprop.47+0x3272>
 8014f8a:	ed9d aa5f 	vldr	s20, [sp, #380]	; 0x17c
 8014f8e:	ed5f 7a46 	vldr	s15, [pc, #-280]	; 8014e78 <m_kalman_3gyro.isra.9.constprop.47+0x19d0>
 8014f92:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8014f94:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 8014f96:	edca 7af5 	vstr	s15, [sl, #980]	; 0x3d4
 8014f9a:	eef0 6a67 	vmov.f32	s13, s15
 8014f9e:	eeb0 6a67 	vmov.f32	s12, s15
 8014fa2:	eef0 5a67 	vmov.f32	s11, s15
 8014fa6:	edca 7af6 	vstr	s15, [sl, #984]	; 0x3d8
 8014faa:	edca 7af7 	vstr	s15, [sl, #988]	; 0x3dc
 8014fae:	462e      	mov	r6, r5
 8014fb0:	f505 6387 	add.w	r3, r5, #1080	; 0x438
 8014fb4:	ed95 7a06 	vldr	s14, [r5, #24]
 8014fb8:	edd2 7a00 	vldr	s15, [r2]
 8014fbc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8014fc0:	3524      	adds	r5, #36	; 0x24
 8014fc2:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8014fc6:	320c      	adds	r2, #12
 8014fc8:	edca 5af5 	vstr	s11, [sl, #980]	; 0x3d4
 8014fcc:	ed15 7a02 	vldr	s14, [r5, #-8]
 8014fd0:	ed52 7a02 	vldr	s15, [r2, #-8]
 8014fd4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8014fd8:	ee36 6a27 	vadd.f32	s12, s12, s15
 8014fdc:	ed8a 6af6 	vstr	s12, [sl, #984]	; 0x3d8
 8014fe0:	ed15 7a01 	vldr	s14, [r5, #-4]
 8014fe4:	ed52 7a01 	vldr	s15, [r2, #-4]
 8014fe8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8014fec:	42ab      	cmp	r3, r5
 8014fee:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8014ff2:	edca 6af7 	vstr	s13, [sl, #988]	; 0x3dc
 8014ff6:	d1dd      	bne.n	8014fb4 <m_kalman_3gyro.isra.9.constprop.47+0x1b0c>
 8014ff8:	eef3 7a0e 	vmov.f32	s15, #62	; 0x41f00000  30.0
 8014ffc:	ee85 5aa7 	vdiv.f32	s10, s11, s15
 8015000:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8015002:	f50a 6305 	add.w	r3, sl, #2128	; 0x850
 8015006:	eec6 5a27 	vdiv.f32	s11, s12, s15
 801500a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801500e:	ed8a 5af5 	vstr	s10, [sl, #980]	; 0x3d4
 8015012:	edca 5af6 	vstr	s11, [sl, #984]	; 0x3d8
 8015016:	ed8a 7af7 	vstr	s14, [sl, #988]	; 0x3dc
 801501a:	681a      	ldr	r2, [r3, #0]
 801501c:	6859      	ldr	r1, [r3, #4]
 801501e:	625a      	str	r2, [r3, #36]	; 0x24
 8015020:	689a      	ldr	r2, [r3, #8]
 8015022:	6299      	str	r1, [r3, #40]	; 0x28
 8015024:	62da      	str	r2, [r3, #44]	; 0x2c
 8015026:	68d9      	ldr	r1, [r3, #12]
 8015028:	691a      	ldr	r2, [r3, #16]
 801502a:	6319      	str	r1, [r3, #48]	; 0x30
 801502c:	635a      	str	r2, [r3, #52]	; 0x34
 801502e:	6959      	ldr	r1, [r3, #20]
 8015030:	699a      	ldr	r2, [r3, #24]
 8015032:	6399      	str	r1, [r3, #56]	; 0x38
 8015034:	63da      	str	r2, [r3, #60]	; 0x3c
 8015036:	69d9      	ldr	r1, [r3, #28]
 8015038:	6a1a      	ldr	r2, [r3, #32]
 801503a:	6419      	str	r1, [r3, #64]	; 0x40
 801503c:	645a      	str	r2, [r3, #68]	; 0x44
 801503e:	3b24      	subs	r3, #36	; 0x24
 8015040:	4283      	cmp	r3, r0
 8015042:	d1ea      	bne.n	801501a <m_kalman_3gyro.isra.9.constprop.47+0x1b72>
 8015044:	9a25      	ldr	r2, [sp, #148]	; 0x94
 8015046:	9915      	ldr	r1, [sp, #84]	; 0x54
 8015048:	6813      	ldr	r3, [r2, #0]
 801504a:	600b      	str	r3, [r1, #0]
 801504c:	9908      	ldr	r1, [sp, #32]
 801504e:	982c      	ldr	r0, [sp, #176]	; 0xb0
 8015050:	680b      	ldr	r3, [r1, #0]
 8015052:	6003      	str	r3, [r0, #0]
 8015054:	9807      	ldr	r0, [sp, #28]
 8015056:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 8015058:	6803      	ldr	r3, [r0, #0]
 801505a:	6023      	str	r3, [r4, #0]
 801505c:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 801505e:	6853      	ldr	r3, [r2, #4]
 8015060:	6023      	str	r3, [r4, #0]
 8015062:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8015064:	684b      	ldr	r3, [r1, #4]
 8015066:	6023      	str	r3, [r4, #0]
 8015068:	9c2f      	ldr	r4, [sp, #188]	; 0xbc
 801506a:	6843      	ldr	r3, [r0, #4]
 801506c:	6023      	str	r3, [r4, #0]
 801506e:	6893      	ldr	r3, [r2, #8]
 8015070:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 8015072:	6013      	str	r3, [r2, #0]
 8015074:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 8015076:	688b      	ldr	r3, [r1, #8]
 8015078:	6013      	str	r3, [r2, #0]
 801507a:	9a30      	ldr	r2, [sp, #192]	; 0xc0
 801507c:	6883      	ldr	r3, [r0, #8]
 801507e:	6013      	str	r3, [r2, #0]
 8015080:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015082:	2b02      	cmp	r3, #2
 8015084:	f001 8674 	beq.w	8016d70 <m_kalman_3gyro.isra.9.constprop.47+0x38c8>
 8015088:	eef4 eaec 	vcmpe.f32	s29, s25
 801508c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015090:	f340 80f9 	ble.w	8015286 <m_kalman_3gyro.isra.9.constprop.47+0x1dde>
 8015094:	eeb4 dae9 	vcmpe.f32	s26, s19
 8015098:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801509c:	f340 80f3 	ble.w	8015286 <m_kalman_3gyro.isra.9.constprop.47+0x1dde>
 80150a0:	eeb4 facc 	vcmpe.f32	s30, s24
 80150a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80150a8:	f340 80ed 	ble.w	8015286 <m_kalman_3gyro.isra.9.constprop.47+0x1dde>
 80150ac:	9b07      	ldr	r3, [sp, #28]
 80150ae:	ed5f 7a8d 	vldr	s15, [pc, #-564]	; 8014e7c <m_kalman_3gyro.isra.9.constprop.47+0x19d4>
 80150b2:	ed93 7a00 	vldr	s14, [r3]
 80150b6:	eeb0 7ac7 	vabs.f32	s14, s14
 80150ba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80150be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80150c2:	f140 80e0 	bpl.w	8015286 <m_kalman_3gyro.isra.9.constprop.47+0x1dde>
 80150c6:	ed93 7a01 	vldr	s14, [r3, #4]
 80150ca:	eeb0 7ac7 	vabs.f32	s14, s14
 80150ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80150d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80150d6:	f140 80d6 	bpl.w	8015286 <m_kalman_3gyro.isra.9.constprop.47+0x1dde>
 80150da:	ed93 7a02 	vldr	s14, [r3, #8]
 80150de:	eeb0 7ac7 	vabs.f32	s14, s14
 80150e2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80150e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80150ea:	f140 80cc 	bpl.w	8015286 <m_kalman_3gyro.isra.9.constprop.47+0x1dde>
 80150ee:	9a08      	ldr	r2, [sp, #32]
 80150f0:	ed5f 7a9d 	vldr	s15, [pc, #-628]	; 8014e80 <m_kalman_3gyro.isra.9.constprop.47+0x19d8>
 80150f4:	ed92 7a00 	vldr	s14, [r2]
 80150f8:	eeb0 7ac7 	vabs.f32	s14, s14
 80150fc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8015100:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015104:	f140 80bf 	bpl.w	8015286 <m_kalman_3gyro.isra.9.constprop.47+0x1dde>
 8015108:	ed92 7a01 	vldr	s14, [r2, #4]
 801510c:	eeb0 7ac7 	vabs.f32	s14, s14
 8015110:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8015114:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015118:	f140 80b5 	bpl.w	8015286 <m_kalman_3gyro.isra.9.constprop.47+0x1dde>
 801511c:	ed92 7a02 	vldr	s14, [r2, #8]
 8015120:	eeb0 7ac7 	vabs.f32	s14, s14
 8015124:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8015128:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801512c:	f140 80ab 	bpl.w	8015286 <m_kalman_3gyro.isra.9.constprop.47+0x1dde>
 8015130:	f8da 3450 	ldr.w	r3, [sl, #1104]	; 0x450
 8015134:	ed1f 5aad 	vldr	s10, [pc, #-692]	; 8014e84 <m_kalman_3gyro.isra.9.constprop.47+0x19dc>
 8015138:	2b09      	cmp	r3, #9
 801513a:	bfc8      	it	gt
 801513c:	220a      	movgt	r2, #10
 801513e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8015140:	bfd8      	it	le
 8015142:	2205      	movle	r2, #5
 8015144:	e003      	b.n	801514e <m_kalman_3gyro.isra.9.constprop.47+0x1ca6>
 8015146:	9931      	ldr	r1, [sp, #196]	; 0xc4
 8015148:	4299      	cmp	r1, r3
 801514a:	f002 810d 	beq.w	8017368 <m_kalman_3gyro.isra.9.constprop.47+0x3ec0>
 801514e:	ecf3 5a01 	vldmia	r3!, {s11}
 8015152:	ed93 7a08 	vldr	s14, [r3, #32]
 8015156:	ed93 6a11 	vldr	s12, [r3, #68]	; 0x44
 801515a:	edd3 6a1a 	vldr	s13, [r3, #104]	; 0x68
 801515e:	eef4 5ac7 	vcmpe.f32	s11, s14
 8015162:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015166:	bf54      	ite	pl
 8015168:	eef0 7a65 	vmovpl.f32	s15, s11
 801516c:	eef0 7a47 	vmovmi.f32	s15, s14
 8015170:	eeb4 6a67 	vcmp.f32	s12, s15
 8015174:	bfd8      	it	le
 8015176:	eeb0 7a65 	vmovle.f32	s14, s11
 801517a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801517e:	eeb4 6ac7 	vcmpe.f32	s12, s14
 8015182:	bfc8      	it	gt
 8015184:	eef0 7a46 	vmovgt.f32	s15, s12
 8015188:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801518c:	bf58      	it	pl
 801518e:	eeb0 6a47 	vmovpl.f32	s12, s14
 8015192:	eef4 6a67 	vcmp.f32	s13, s15
 8015196:	ed93 7a23 	vldr	s14, [r3, #140]	; 0x8c
 801519a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801519e:	eef4 6ac6 	vcmpe.f32	s13, s12
 80151a2:	bfc8      	it	gt
 80151a4:	eef0 7a66 	vmovgt.f32	s15, s13
 80151a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80151ac:	bf58      	it	pl
 80151ae:	eef0 6a46 	vmovpl.f32	s13, s12
 80151b2:	eeb4 7a67 	vcmp.f32	s14, s15
 80151b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80151ba:	eeb4 7ae6 	vcmpe.f32	s14, s13
 80151be:	bfc8      	it	gt
 80151c0:	eef0 7a47 	vmovgt.f32	s15, s14
 80151c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80151c8:	bf58      	it	pl
 80151ca:	eeb0 7a66 	vmovpl.f32	s14, s13
 80151ce:	2a05      	cmp	r2, #5
 80151d0:	d051      	beq.n	8015276 <m_kalman_3gyro.isra.9.constprop.47+0x1dce>
 80151d2:	edd3 5a2c 	vldr	s11, [r3, #176]	; 0xb0
 80151d6:	ed93 6a35 	vldr	s12, [r3, #212]	; 0xd4
 80151da:	edd3 6a3e 	vldr	s13, [r3, #248]	; 0xf8
 80151de:	eef4 5a67 	vcmp.f32	s11, s15
 80151e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80151e6:	eef4 5ac7 	vcmpe.f32	s11, s14
 80151ea:	bfc8      	it	gt
 80151ec:	eef0 7a65 	vmovgt.f32	s15, s11
 80151f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80151f4:	bf58      	it	pl
 80151f6:	eef0 5a47 	vmovpl.f32	s11, s14
 80151fa:	eeb4 6a67 	vcmp.f32	s12, s15
 80151fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015202:	eeb4 6ae5 	vcmpe.f32	s12, s11
 8015206:	bfc8      	it	gt
 8015208:	eef0 7a46 	vmovgt.f32	s15, s12
 801520c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015210:	bf58      	it	pl
 8015212:	eeb0 6a65 	vmovpl.f32	s12, s11
 8015216:	eef4 6a67 	vcmp.f32	s13, s15
 801521a:	ed93 7a47 	vldr	s14, [r3, #284]	; 0x11c
 801521e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015222:	eef4 6ac6 	vcmpe.f32	s13, s12
 8015226:	bfc8      	it	gt
 8015228:	eef0 7a66 	vmovgt.f32	s15, s13
 801522c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015230:	bf58      	it	pl
 8015232:	eef0 6a46 	vmovpl.f32	s13, s12
 8015236:	eeb4 7a67 	vcmp.f32	s14, s15
 801523a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801523e:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8015242:	bfc8      	it	gt
 8015244:	eef0 7a47 	vmovgt.f32	s15, s14
 8015248:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801524c:	bf58      	it	pl
 801524e:	eeb0 7a66 	vmovpl.f32	s14, s13
 8015252:	2a0a      	cmp	r2, #10
 8015254:	d10f      	bne.n	8015276 <m_kalman_3gyro.isra.9.constprop.47+0x1dce>
 8015256:	edd3 6a50 	vldr	s13, [r3, #320]	; 0x140
 801525a:	eef4 6a67 	vcmp.f32	s13, s15
 801525e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015262:	eef4 6ac7 	vcmpe.f32	s13, s14
 8015266:	bfc8      	it	gt
 8015268:	eef0 7a66 	vmovgt.f32	s15, s13
 801526c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015270:	bf48      	it	mi
 8015272:	eeb0 7a66 	vmovmi.f32	s14, s13
 8015276:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801527a:	eef4 7ac5 	vcmpe.f32	s15, s10
 801527e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015282:	f77f af60 	ble.w	8015146 <m_kalman_3gyro.isra.9.constprop.47+0x1c9e>
 8015286:	2300      	movs	r3, #0
 8015288:	990a      	ldr	r1, [sp, #40]	; 0x28
 801528a:	2900      	cmp	r1, #0
 801528c:	f001 8225 	beq.w	80166da <m_kalman_3gyro.isra.9.constprop.47+0x3232>
 8015290:	f001 02fd 	and.w	r2, r1, #253	; 0xfd
 8015294:	2a01      	cmp	r2, #1
 8015296:	f002 80f4 	beq.w	8017482 <m_kalman_3gyro.isra.9.constprop.47+0x3fda>
 801529a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801529c:	2b02      	cmp	r3, #2
 801529e:	f002 80ee 	beq.w	801747e <m_kalman_3gyro.isra.9.constprop.47+0x3fd6>
 80152a2:	2b04      	cmp	r3, #4
 80152a4:	f001 824a 	beq.w	801673c <m_kalman_3gyro.isra.9.constprop.47+0x3294>
 80152a8:	f8da 20a4 	ldr.w	r2, [sl, #164]	; 0xa4
 80152ac:	f8da 30a8 	ldr.w	r3, [sl, #168]	; 0xa8
 80152b0:	f8ca 2080 	str.w	r2, [sl, #128]	; 0x80
 80152b4:	f8ca 3084 	str.w	r3, [sl, #132]	; 0x84
 80152b8:	f8da 20a0 	ldr.w	r2, [sl, #160]	; 0xa0
 80152bc:	f8ca 207c 	str.w	r2, [sl, #124]	; 0x7c
 80152c0:	2300      	movs	r3, #0
 80152c2:	ac81      	add	r4, sp, #516	; 0x204
 80152c4:	f8ca 3450 	str.w	r3, [sl, #1104]	; 0x450
 80152c8:	f8ca 345c 	str.w	r3, [sl, #1116]	; 0x45c
 80152cc:	eddf 7ae6 	vldr	s15, [pc, #920]	; 8015668 <m_kalman_3gyro.isra.9.constprop.47+0x21c0>
 80152d0:	eeb4 9ae7 	vcmpe.f32	s18, s15
 80152d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80152d8:	f281 81f4 	bge.w	80166c4 <m_kalman_3gyro.isra.9.constprop.47+0x321c>
 80152dc:	f8da 2458 	ldr.w	r2, [sl, #1112]	; 0x458
 80152e0:	2a31      	cmp	r2, #49	; 0x31
 80152e2:	dc10      	bgt.n	8015306 <m_kalman_3gyro.isra.9.constprop.47+0x1e5e>
 80152e4:	2300      	movs	r3, #0
 80152e6:	2a00      	cmp	r2, #0
 80152e8:	f88a 3202 	strb.w	r3, [sl, #514]	; 0x202
 80152ec:	f88a 3203 	strb.w	r3, [sl, #515]	; 0x203
 80152f0:	f88a 3204 	strb.w	r3, [sl, #516]	; 0x204
 80152f4:	f102 0301 	add.w	r3, r2, #1
 80152f8:	dd03      	ble.n	8015302 <m_kalman_3gyro.isra.9.constprop.47+0x1e5a>
 80152fa:	2b00      	cmp	r3, #0
 80152fc:	bfd8      	it	le
 80152fe:	f06f 4300 	mvnle.w	r3, #2147483648	; 0x80000000
 8015302:	f8ca 3458 	str.w	r3, [sl, #1112]	; 0x458
 8015306:	f8dd 36b8 	ldr.w	r3, [sp, #1720]	; 0x6b8
 801530a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801530c:	ed93 6a08 	vldr	s12, [r3, #32]
 8015310:	ed93 5a06 	vldr	s10, [r3, #24]
 8015314:	edd3 5a07 	vldr	s11, [r3, #28]
 8015318:	ed93 2a00 	vldr	s4, [r3]
 801531c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801531e:	edd3 2a01 	vldr	s5, [r3, #4]
 8015322:	ed93 7a02 	vldr	s14, [r3, #8]
 8015326:	ed93 3a03 	vldr	s6, [r3, #12]
 801532a:	edd3 3a04 	vldr	s7, [r3, #16]
 801532e:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8015332:	edd3 4a05 	vldr	s9, [r3, #20]
 8015336:	ed9f 4acd 	vldr	s8, [pc, #820]	; 801566c <m_kalman_3gyro.isra.9.constprop.47+0x21c4>
 801533a:	ee25 5a09 	vmul.f32	s10, s10, s18
 801533e:	ee65 5a89 	vmul.f32	s11, s11, s18
 8015342:	ee26 9a09 	vmul.f32	s18, s12, s18
 8015346:	ed83 5a06 	vstr	s10, [r3, #24]
 801534a:	edc3 5a07 	vstr	s11, [r3, #28]
 801534e:	ed83 9a08 	vstr	s18, [r3, #32]
 8015352:	edd2 6a00 	vldr	s13, [r2]
 8015356:	ed91 6a00 	vldr	s12, [r1]
 801535a:	f8dd 36b8 	ldr.w	r3, [sp, #1720]	; 0x6b8
 801535e:	ee66 6a82 	vmul.f32	s13, s13, s4
 8015362:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8015366:	ee66 6a86 	vmul.f32	s13, s13, s12
 801536a:	ee78 5a25 	vadd.f32	s11, s16, s11
 801536e:	edc3 6a00 	vstr	s13, [r3]
 8015372:	edd2 6a00 	vldr	s13, [r2]
 8015376:	ed91 6a00 	vldr	s12, [r1]
 801537a:	f8dd 36b8 	ldr.w	r3, [sp, #1720]	; 0x6b8
 801537e:	ee66 6aa2 	vmul.f32	s13, s13, s5
 8015382:	eeb0 5a00 	vmov.f32	s10, #0	; 0x40000000  2.0
 8015386:	ee66 6a86 	vmul.f32	s13, s13, s12
 801538a:	ee85 6a25 	vdiv.f32	s12, s10, s11
 801538e:	edc3 6a01 	vstr	s13, [r3, #4]
 8015392:	edd2 5a00 	vldr	s11, [r2]
 8015396:	edd1 6a00 	vldr	s13, [r1]
 801539a:	f8dd 36b8 	ldr.w	r3, [sp, #1720]	; 0x6b8
 801539e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80153a0:	ee27 7a25 	vmul.f32	s14, s14, s11
 80153a4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80153a8:	ee27 7a26 	vmul.f32	s14, s14, s13
 80153ac:	ee67 7a88 	vmul.f32	s15, s15, s16
 80153b0:	ed83 7a02 	vstr	s14, [r3, #8]
 80153b4:	edd2 6a00 	vldr	s13, [r2]
 80153b8:	f8dd 36b8 	ldr.w	r3, [sp, #1720]	; 0x6b8
 80153bc:	ee63 6a26 	vmul.f32	s13, s6, s13
 80153c0:	eeb4 6a44 	vcmp.f32	s12, s8
 80153c4:	edc3 6a03 	vstr	s13, [r3, #12]
 80153c8:	ed92 7a00 	vldr	s14, [r2]
 80153cc:	f8dd 36b8 	ldr.w	r3, [sp, #1720]	; 0x6b8
 80153d0:	ee23 7a87 	vmul.f32	s14, s7, s14
 80153d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80153d8:	ed83 7a04 	vstr	s14, [r3, #16]
 80153dc:	ed92 7a00 	vldr	s14, [r2]
 80153e0:	f8dd 36b8 	ldr.w	r3, [sp, #1720]	; 0x6b8
 80153e4:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
 80153e8:	ee64 7a87 	vmul.f32	s15, s9, s14
 80153ec:	bf48      	it	mi
 80153ee:	eeb0 6a44 	vmovmi.f32	s12, s8
 80153f2:	edc3 7a05 	vstr	s15, [r3, #20]
 80153f6:	f8dd 36bc 	ldr.w	r3, [sp, #1724]	; 0x6bc
 80153fa:	edd3 7a06 	vldr	s15, [r3, #24]
 80153fe:	ee67 7a86 	vmul.f32	s15, s15, s12
 8015402:	edc3 7a06 	vstr	s15, [r3, #24]
 8015406:	f8dd 36b8 	ldr.w	r3, [sp, #1720]	; 0x6b8
 801540a:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 801540e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8015412:	ee67 7a88 	vmul.f32	s15, s15, s16
 8015416:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
 801541a:	f8dd 36bc 	ldr.w	r3, [sp, #1724]	; 0x6bc
 801541e:	edd3 7a07 	vldr	s15, [r3, #28]
 8015422:	ee67 7a86 	vmul.f32	s15, s15, s12
 8015426:	edc3 7a07 	vstr	s15, [r3, #28]
 801542a:	f8dd 36b8 	ldr.w	r3, [sp, #1720]	; 0x6b8
 801542e:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8015432:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8015434:	ed93 7a00 	vldr	s14, [r3]
 8015438:	f8dd 36b8 	ldr.w	r3, [sp, #1720]	; 0x6b8
 801543c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8015440:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
 8015444:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8015446:	2b00      	cmp	r3, #0
 8015448:	d041      	beq.n	80154ce <m_kalman_3gyro.isra.9.constprop.47+0x2026>
 801544a:	f8dd 36b8 	ldr.w	r3, [sp, #1720]	; 0x6b8
 801544e:	edd3 7a03 	vldr	s15, [r3, #12]
 8015452:	ee67 7a88 	vmul.f32	s15, s15, s16
 8015456:	edc3 7a03 	vstr	s15, [r3, #12]
 801545a:	f8dd 36bc 	ldr.w	r3, [sp, #1724]	; 0x6bc
 801545e:	edd3 7a00 	vldr	s15, [r3]
 8015462:	ee67 7a86 	vmul.f32	s15, s15, s12
 8015466:	edc3 7a00 	vstr	s15, [r3]
 801546a:	f8dd 36b8 	ldr.w	r3, [sp, #1720]	; 0x6b8
 801546e:	edd3 7a04 	vldr	s15, [r3, #16]
 8015472:	ee67 7a88 	vmul.f32	s15, s15, s16
 8015476:	edc3 7a04 	vstr	s15, [r3, #16]
 801547a:	f8dd 36bc 	ldr.w	r3, [sp, #1724]	; 0x6bc
 801547e:	edd3 7a01 	vldr	s15, [r3, #4]
 8015482:	ee67 7a86 	vmul.f32	s15, s15, s12
 8015486:	edc3 7a01 	vstr	s15, [r3, #4]
 801548a:	f8dd 36b8 	ldr.w	r3, [sp, #1720]	; 0x6b8
 801548e:	edd3 7a05 	vldr	s15, [r3, #20]
 8015492:	ee67 7a88 	vmul.f32	s15, s15, s16
 8015496:	edc3 7a05 	vstr	s15, [r3, #20]
 801549a:	f8dd 36bc 	ldr.w	r3, [sp, #1724]	; 0x6bc
 801549e:	edd3 7a02 	vldr	s15, [r3, #8]
 80154a2:	ee67 7a86 	vmul.f32	s15, s15, s12
 80154a6:	edc3 7a02 	vstr	s15, [r3, #8]
 80154aa:	f8dd 36b8 	ldr.w	r3, [sp, #1720]	; 0x6b8
 80154ae:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80154b2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80154b6:	ee27 8a88 	vmul.f32	s16, s15, s16
 80154ba:	ed83 8a0a 	vstr	s16, [r3, #40]	; 0x28
 80154be:	f8dd 36bc 	ldr.w	r3, [sp, #1724]	; 0x6bc
 80154c2:	edd3 7a07 	vldr	s15, [r3, #28]
 80154c6:	ee27 6a86 	vmul.f32	s12, s15, s12
 80154ca:	ed83 6a07 	vstr	s12, [r3, #28]
 80154ce:	f8dd 36bc 	ldr.w	r3, [sp, #1724]	; 0x6bc
 80154d2:	edda 2a2e 	vldr	s5, [sl, #184]	; 0xb8
 80154d6:	edd3 7a00 	vldr	s15, [r3]
 80154da:	f8dd 26bc 	ldr.w	r2, [sp, #1724]	; 0x6bc
 80154de:	ed9a 3a38 	vldr	s6, [sl, #224]	; 0xe0
 80154e2:	edda 3a42 	vldr	s7, [sl, #264]	; 0x108
 80154e6:	ed9a 4a4c 	vldr	s8, [sl, #304]	; 0x130
 80154ea:	edda 4a56 	vldr	s9, [sl, #344]	; 0x158
 80154ee:	ed9a 2a60 	vldr	s4, [sl, #384]	; 0x180
 80154f2:	edda 5a6a 	vldr	s11, [sl, #424]	; 0x1a8
 80154f6:	ed9a 6a74 	vldr	s12, [sl, #464]	; 0x1d0
 80154fa:	ed9d 5a54 	vldr	s10, [sp, #336]	; 0x150
 80154fe:	ed9d 7a53 	vldr	s14, [sp, #332]	; 0x14c
 8015502:	edda 6a7e 	vldr	s13, [sl, #504]	; 0x1f8
 8015506:	ed84 7a06 	vstr	s14, [r4, #24]
 801550a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 801550e:	2300      	movs	r3, #0
 8015510:	ee72 7aa7 	vadd.f32	s15, s5, s15
 8015514:	eef1 2a45 	vneg.f32	s5, s10
 8015518:	edca 7a2e 	vstr	s15, [sl, #184]	; 0xb8
 801551c:	edd2 7a01 	vldr	s15, [r2, #4]
 8015520:	6023      	str	r3, [r4, #0]
 8015522:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8015526:	edc4 2a03 	vstr	s5, [r4, #12]
 801552a:	ee73 7a27 	vadd.f32	s15, s6, s15
 801552e:	eeb1 7a47 	vneg.f32	s14, s14
 8015532:	edca 7a38 	vstr	s15, [sl, #224]	; 0xe0
 8015536:	edd2 7a02 	vldr	s15, [r2, #8]
 801553a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 801553e:	ee73 7aa7 	vadd.f32	s15, s7, s15
 8015542:	edca 7a42 	vstr	s15, [sl, #264]	; 0x108
 8015546:	edd2 7a03 	vldr	s15, [r2, #12]
 801554a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 801554e:	ee74 7a27 	vadd.f32	s15, s8, s15
 8015552:	edca 7a4c 	vstr	s15, [sl, #304]	; 0x130
 8015556:	edd2 7a04 	vldr	s15, [r2, #16]
 801555a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 801555e:	ee74 7aa7 	vadd.f32	s15, s9, s15
 8015562:	edca 7a56 	vstr	s15, [sl, #344]	; 0x158
 8015566:	edd2 7a05 	vldr	s15, [r2, #20]
 801556a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 801556e:	ee72 7a27 	vadd.f32	s15, s4, s15
 8015572:	edca 7a60 	vstr	s15, [sl, #384]	; 0x180
 8015576:	edd2 7a06 	vldr	s15, [r2, #24]
 801557a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 801557e:	ee75 7aa7 	vadd.f32	s15, s11, s15
 8015582:	edca 7a6a 	vstr	s15, [sl, #424]	; 0x1a8
 8015586:	edd2 7a07 	vldr	s15, [r2, #28]
 801558a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 801558e:	ee76 7a27 	vadd.f32	s15, s12, s15
 8015592:	edca 7a74 	vstr	s15, [sl, #464]	; 0x1d0
 8015596:	edd2 7a08 	vldr	s15, [r2, #32]
 801559a:	f8dd 26c8 	ldr.w	r2, [sp, #1736]	; 0x6c8
 801559e:	eddd 5a52 	vldr	s11, [sp, #328]	; 0x148
 80155a2:	ed9d 6a57 	vldr	s12, [sp, #348]	; 0x15c
 80155a6:	ed84 5a01 	vstr	s10, [r4, #4]
 80155aa:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80155ae:	eeb1 4a65 	vneg.f32	s8, s11
 80155b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80155b6:	eef1 4a46 	vneg.f32	s9, s12
 80155ba:	edca 7a7e 	vstr	s15, [sl, #504]	; 0x1f8
 80155be:	7812      	ldrb	r2, [r2, #0]
 80155c0:	f88a 21fc 	strb.w	r2, [sl, #508]	; 0x1fc
 80155c4:	f8dd 26c8 	ldr.w	r2, [sp, #1736]	; 0x6c8
 80155c8:	eddd 6a55 	vldr	s13, [sp, #340]	; 0x154
 80155cc:	7812      	ldrb	r2, [r2, #0]
 80155ce:	f88a 21fd 	strb.w	r2, [sl, #509]	; 0x1fd
 80155d2:	f8dd 26c8 	ldr.w	r2, [sp, #1736]	; 0x6c8
 80155d6:	eddd 7a56 	vldr	s15, [sp, #344]	; 0x158
 80155da:	7812      	ldrb	r2, [r2, #0]
 80155dc:	f88a 21fe 	strb.w	r2, [sl, #510]	; 0x1fe
 80155e0:	f8dd 26c8 	ldr.w	r2, [sp, #1736]	; 0x6c8
 80155e4:	ed84 7a02 	vstr	s14, [r4, #8]
 80155e8:	7852      	ldrb	r2, [r2, #1]
 80155ea:	f88a 21ff 	strb.w	r2, [sl, #511]	; 0x1ff
 80155ee:	f8dd 26c8 	ldr.w	r2, [sp, #1736]	; 0x6c8
 80155f2:	6123      	str	r3, [r4, #16]
 80155f4:	7852      	ldrb	r2, [r2, #1]
 80155f6:	f88a 2200 	strb.w	r2, [sl, #512]	; 0x200
 80155fa:	f8dd 26c8 	ldr.w	r2, [sp, #1736]	; 0x6c8
 80155fe:	6223      	str	r3, [r4, #32]
 8015600:	7852      	ldrb	r2, [r2, #1]
 8015602:	938a      	str	r3, [sp, #552]	; 0x228
 8015604:	f88a 2201 	strb.w	r2, [sl, #513]	; 0x201
 8015608:	edc4 5a05 	vstr	s11, [r4, #20]
 801560c:	ed84 4a07 	vstr	s8, [r4, #28]
 8015610:	edcd 4a8d 	vstr	s9, [sp, #564]	; 0x234
 8015614:	ed8d 6a8b 	vstr	s12, [sp, #556]	; 0x22c
 8015618:	938e      	str	r3, [sp, #568]	; 0x238
 801561a:	9392      	str	r3, [sp, #584]	; 0x248
 801561c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 801561e:	edcd 6a8f 	vstr	s13, [sp, #572]	; 0x23c
 8015622:	eeb1 5a66 	vneg.f32	s10, s13
 8015626:	eeb1 7a67 	vneg.f32	s14, s15
 801562a:	ed8d 5a91 	vstr	s10, [sp, #580]	; 0x244
 801562e:	edcd 7a90 	vstr	s15, [sp, #576]	; 0x240
 8015632:	ed8d 7a8c 	vstr	s14, [sp, #560]	; 0x230
 8015636:	b1fb      	cbz	r3, 8015678 <m_kalman_3gyro.isra.9.constprop.47+0x21d0>
 8015638:	f8dd 36c8 	ldr.w	r3, [sp, #1736]	; 0x6c8
 801563c:	785b      	ldrb	r3, [r3, #1]
 801563e:	b1db      	cbz	r3, 8015678 <m_kalman_3gyro.isra.9.constprop.47+0x21d0>
 8015640:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8015642:	ed93 7a00 	vldr	s14, [r3]
 8015646:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801564a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801564e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015652:	bfd4      	ite	le
 8015654:	2301      	movle	r3, #1
 8015656:	2300      	movgt	r3, #0
 8015658:	f88a 31ff 	strb.w	r3, [sl, #511]	; 0x1ff
 801565c:	f88a 3200 	strb.w	r3, [sl, #512]	; 0x200
 8015660:	f88a 3201 	strb.w	r3, [sl, #513]	; 0x201
 8015664:	e008      	b.n	8015678 <m_kalman_3gyro.isra.9.constprop.47+0x21d0>
 8015666:	bf00      	nop
 8015668:	42480000 	.word	0x42480000
 801566c:	3c23d70a 	.word	0x3c23d70a
 8015670:	3e4ccccd 	.word	0x3e4ccccd
 8015674:	3ecccccd 	.word	0x3ecccccd
 8015678:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801567a:	edd3 7a00 	vldr	s15, [r3]
 801567e:	eef4 7ae8 	vcmpe.f32	s15, s17
 8015682:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015686:	f2c1 8004 	blt.w	8016692 <m_kalman_3gyro.isra.9.constprop.47+0x31ea>
 801568a:	f50d 63db 	add.w	r3, sp, #1752	; 0x6d8
 801568e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8015692:	2200      	movs	r2, #0
 8015694:	2300      	movs	r3, #0
 8015696:	f7eb fa43 	bl	8000b20 <__aeabi_dcmpgt>
 801569a:	2800      	cmp	r0, #0
 801569c:	f000 87f9 	beq.w	8016692 <m_kalman_3gyro.isra.9.constprop.47+0x31ea>
 80156a0:	2300      	movs	r3, #0
 80156a2:	f88a 31fc 	strb.w	r3, [sl, #508]	; 0x1fc
 80156a6:	f88a 31fd 	strb.w	r3, [sl, #509]	; 0x1fd
 80156aa:	f88a 31fe 	strb.w	r3, [sl, #510]	; 0x1fe
 80156ae:	edda 7a24 	vldr	s15, [sl, #144]	; 0x90
 80156b2:	f88a 3207 	strb.w	r3, [sl, #519]	; 0x207
 80156b6:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80156ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80156be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80156c2:	f88a 3205 	strb.w	r3, [sl, #517]	; 0x205
 80156c6:	dc06      	bgt.n	80156d6 <m_kalman_3gyro.isra.9.constprop.47+0x222e>
 80156c8:	ed1f 7a17 	vldr	s14, [pc, #-92]	; 8015670 <m_kalman_3gyro.isra.9.constprop.47+0x21c8>
 80156cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80156d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80156d4:	d50a      	bpl.n	80156ec <m_kalman_3gyro.isra.9.constprop.47+0x2244>
 80156d6:	2300      	movs	r3, #0
 80156d8:	f88a 31fc 	strb.w	r3, [sl, #508]	; 0x1fc
 80156dc:	f88a 31fd 	strb.w	r3, [sl, #509]	; 0x1fd
 80156e0:	f88a 31fe 	strb.w	r3, [sl, #510]	; 0x1fe
 80156e4:	f88a 3205 	strb.w	r3, [sl, #517]	; 0x205
 80156e8:	f88a 3207 	strb.w	r3, [sl, #519]	; 0x207
 80156ec:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 80156f0:	ee77 7ae8 	vsub.f32	s15, s15, s17
 80156f4:	eef0 7ae7 	vabs.f32	s15, s15
 80156f8:	ee17 0a90 	vmov	r0, s15
 80156fc:	f7ea ff2c 	bl	8000558 <__aeabi_f2d>
 8015700:	f8dd 36b8 	ldr.w	r3, [sp, #1720]	; 0x6b8
 8015704:	e9cd 0100 	strd	r0, r1, [sp]
 8015708:	6818      	ldr	r0, [r3, #0]
 801570a:	f7ea ff25 	bl	8000558 <__aeabi_f2d>
 801570e:	ed9d 1b00 	vldr	d1, [sp]
 8015712:	ec41 0b10 	vmov	d0, r0, r1
 8015716:	f004 fe7b 	bl	801a410 <fmax>
 801571a:	ec51 0b10 	vmov	r0, r1, d0
 801571e:	f7eb fa67 	bl	8000bf0 <__aeabi_d2f>
 8015722:	f8dd 36b8 	ldr.w	r3, [sp, #1720]	; 0x6b8
 8015726:	6018      	str	r0, [r3, #0]
 8015728:	6058      	str	r0, [r3, #4]
 801572a:	6098      	str	r0, [r3, #8]
 801572c:	edda 7a23 	vldr	s15, [sl, #140]	; 0x8c
 8015730:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8015734:	eef4 7ac7 	vcmpe.f32	s15, s14
 8015738:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801573c:	f300 879c 	bgt.w	8016678 <m_kalman_3gyro.isra.9.constprop.47+0x31d0>
 8015740:	ed1f 7a34 	vldr	s14, [pc, #-208]	; 8015674 <m_kalman_3gyro.isra.9.constprop.47+0x21cc>
 8015744:	eef4 7ac7 	vcmpe.f32	s15, s14
 8015748:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801574c:	f100 8794 	bmi.w	8016678 <m_kalman_3gyro.isra.9.constprop.47+0x31d0>
 8015750:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8015752:	ee37 8ae8 	vsub.f32	s16, s15, s17
 8015756:	f7ea feff 	bl	8000558 <__aeabi_f2d>
 801575a:	eef0 7ac8 	vabs.f32	s15, s16
 801575e:	e9cd 0100 	strd	r0, r1, [sp]
 8015762:	ee17 0a90 	vmov	r0, s15
 8015766:	f7ea fef7 	bl	8000558 <__aeabi_f2d>
 801576a:	ed9d 1b00 	vldr	d1, [sp]
 801576e:	ec41 0b10 	vmov	d0, r0, r1
 8015772:	f004 fe4d 	bl	801a410 <fmax>
 8015776:	ec51 0b10 	vmov	r0, r1, d0
 801577a:	f7eb fa39 	bl	8000bf0 <__aeabi_d2f>
 801577e:	f8dd 36b8 	ldr.w	r3, [sp, #1720]	; 0x6b8
 8015782:	ed93 7a03 	vldr	s14, [r3, #12]
 8015786:	6298      	str	r0, [r3, #40]	; 0x28
 8015788:	ee68 7a08 	vmul.f32	s15, s16, s16
 801578c:	ee67 6a07 	vmul.f32	s13, s14, s14
 8015790:	eef4 7ae6 	vcmpe.f32	s15, s13
 8015794:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015798:	dd14      	ble.n	80157c4 <m_kalman_3gyro.isra.9.constprop.47+0x231c>
 801579a:	eef4 7ae8 	vcmpe.f32	s15, s17
 801579e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80157a2:	dd0f      	ble.n	80157c4 <m_kalman_3gyro.isra.9.constprop.47+0x231c>
 80157a4:	ed93 6a04 	vldr	s12, [r3, #16]
 80157a8:	edd3 6a05 	vldr	s13, [r3, #20]
 80157ac:	ee27 7a87 	vmul.f32	s14, s15, s14
 80157b0:	ee26 6a27 	vmul.f32	s12, s12, s15
 80157b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80157b8:	ed83 7a03 	vstr	s14, [r3, #12]
 80157bc:	ed83 6a04 	vstr	s12, [r3, #16]
 80157c0:	edc3 7a05 	vstr	s15, [r3, #20]
 80157c4:	4b25      	ldr	r3, [pc, #148]	; (801585c <m_kalman_3gyro.isra.9.constprop.47+0x23b4>)
 80157c6:	edd3 7a00 	vldr	s15, [r3]
 80157ca:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80157ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80157d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80157d6:	f341 8189 	ble.w	8016aec <m_kalman_3gyro.isra.9.constprop.47+0x3644>
 80157da:	2300      	movs	r3, #0
 80157dc:	f8dd 26b8 	ldr.w	r2, [sp, #1720]	; 0x6b8
 80157e0:	f88a 31fc 	strb.w	r3, [sl, #508]	; 0x1fc
 80157e4:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80157e8:	f88a 31fd 	strb.w	r3, [sl, #509]	; 0x1fd
 80157ec:	f88a 31fe 	strb.w	r3, [sl, #510]	; 0x1fe
 80157f0:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 80157f4:	ed92 6a09 	vldr	s12, [r2, #36]	; 0x24
 80157f8:	edd2 6a0b 	vldr	s13, [r2, #44]	; 0x2c
 80157fc:	ee37 7a25 	vadd.f32	s14, s14, s11
 8015800:	eef0 5a08 	vmov.f32	s11, #8	; 0x40400000  3.0
 8015804:	ee26 6a07 	vmul.f32	s12, s12, s14
 8015808:	ee26 7a87 	vmul.f32	s14, s13, s14
 801580c:	eef4 7ae5 	vcmpe.f32	s15, s11
 8015810:	ed82 6a09 	vstr	s12, [r2, #36]	; 0x24
 8015814:	ed82 7a0b 	vstr	s14, [r2, #44]	; 0x2c
 8015818:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801581c:	bfc4      	itt	gt
 801581e:	f88a 3205 	strbgt.w	r3, [sl, #517]	; 0x205
 8015822:	f88a 3207 	strbgt.w	r3, [sl, #519]	; 0x207
 8015826:	f89a 38ae 	ldrb.w	r3, [sl, #2222]	; 0x8ae
 801582a:	2b0e      	cmp	r3, #14
 801582c:	d802      	bhi.n	8015834 <m_kalman_3gyro.isra.9.constprop.47+0x238c>
 801582e:	3305      	adds	r3, #5
 8015830:	f88a 38ae 	strb.w	r3, [sl, #2222]	; 0x8ae
 8015834:	f20a 12fb 	addw	r2, sl, #507	; 0x1fb
 8015838:	9207      	str	r2, [sp, #28]
 801583a:	f10a 0264 	add.w	r2, sl, #100	; 0x64
 801583e:	f8dd 36b8 	ldr.w	r3, [sp, #1720]	; 0x6b8
 8015842:	9202      	str	r2, [sp, #8]
 8015844:	aa75      	add	r2, sp, #468	; 0x1d4
 8015846:	9304      	str	r3, [sp, #16]
 8015848:	9205      	str	r2, [sp, #20]
 801584a:	ab8a      	add	r3, sp, #552	; 0x228
 801584c:	2200      	movs	r2, #0
 801584e:	461f      	mov	r7, r3
 8015850:	46a0      	mov	r8, r4
 8015852:	9200      	str	r2, [sp, #0]
 8015854:	ed9f 8a02 	vldr	s16, [pc, #8]	; 8015860 <m_kalman_3gyro.isra.9.constprop.47+0x23b8>
 8015858:	4613      	mov	r3, r2
 801585a:	e02e      	b.n	80158ba <m_kalman_3gyro.isra.9.constprop.47+0x2412>
 801585c:	20001a8c 	.word	0x20001a8c
 8015860:	00000000 	.word	0x00000000
 8015864:	ed57 6a03 	vldr	s13, [r7, #-12]
 8015868:	ed97 7a00 	vldr	s14, [r7]
 801586c:	edd7 7a03 	vldr	s15, [r7, #12]
 8015870:	9a07      	ldr	r2, [sp, #28]
 8015872:	ee76 6aa6 	vadd.f32	s13, s13, s13
 8015876:	ee37 7a07 	vadd.f32	s14, s14, s14
 801587a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 801587e:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 8015882:	edcd 6a78 	vstr	s13, [sp, #480]	; 0x1e0
 8015886:	ed8d 7a79 	vstr	s14, [sp, #484]	; 0x1e4
 801588a:	edcd 7a7a 	vstr	s15, [sp, #488]	; 0x1e8
 801588e:	9207      	str	r2, [sp, #28]
 8015890:	2b00      	cmp	r3, #0
 8015892:	d133      	bne.n	80158fc <m_kalman_3gyro.isra.9.constprop.47+0x2454>
 8015894:	9a02      	ldr	r2, [sp, #8]
 8015896:	9b00      	ldr	r3, [sp, #0]
 8015898:	3204      	adds	r2, #4
 801589a:	9202      	str	r2, [sp, #8]
 801589c:	9a04      	ldr	r2, [sp, #16]
 801589e:	3204      	adds	r2, #4
 80158a0:	9204      	str	r2, [sp, #16]
 80158a2:	9a05      	ldr	r2, [sp, #20]
 80158a4:	3301      	adds	r3, #1
 80158a6:	3204      	adds	r2, #4
 80158a8:	2b0c      	cmp	r3, #12
 80158aa:	9300      	str	r3, [sp, #0]
 80158ac:	f108 0804 	add.w	r8, r8, #4
 80158b0:	f107 0704 	add.w	r7, r7, #4
 80158b4:	9205      	str	r2, [sp, #20]
 80158b6:	f000 85b3 	beq.w	8016420 <m_kalman_3gyro.isra.9.constprop.47+0x2f78>
 80158ba:	2b02      	cmp	r3, #2
 80158bc:	ed8d 8a78 	vstr	s16, [sp, #480]	; 0x1e0
 80158c0:	ed8d 8a79 	vstr	s16, [sp, #484]	; 0x1e4
 80158c4:	ed8d 8a7a 	vstr	s16, [sp, #488]	; 0x1e8
 80158c8:	ed8d 8a7b 	vstr	s16, [sp, #492]	; 0x1ec
 80158cc:	ed8d 8a7c 	vstr	s16, [sp, #496]	; 0x1f0
 80158d0:	ed8d 8a7d 	vstr	s16, [sp, #500]	; 0x1f4
 80158d4:	ed8d 8a7e 	vstr	s16, [sp, #504]	; 0x1f8
 80158d8:	ed8d 8a7f 	vstr	s16, [sp, #508]	; 0x1fc
 80158dc:	ed8d 8a80 	vstr	s16, [sp, #512]	; 0x200
 80158e0:	f340 84e0 	ble.w	80162a4 <m_kalman_3gyro.isra.9.constprop.47+0x2dfc>
 80158e4:	2b05      	cmp	r3, #5
 80158e6:	ddbd      	ble.n	8015864 <m_kalman_3gyro.isra.9.constprop.47+0x23bc>
 80158e8:	9a05      	ldr	r2, [sp, #20]
 80158ea:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80158ee:	6013      	str	r3, [r2, #0]
 80158f0:	9a07      	ldr	r2, [sp, #28]
 80158f2:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 80158f6:	9207      	str	r2, [sp, #28]
 80158f8:	2b00      	cmp	r3, #0
 80158fa:	d0cb      	beq.n	8015894 <m_kalman_3gyro.isra.9.constprop.47+0x23ec>
 80158fc:	ac6f      	add	r4, sp, #444	; 0x1bc
 80158fe:	f10a 03b8 	add.w	r3, sl, #184	; 0xb8
 8015902:	eddd ea78 	vldr	s29, [sp, #480]	; 0x1e0
 8015906:	eddd da79 	vldr	s27, [sp, #484]	; 0x1e4
 801590a:	eddd 6a7a 	vldr	s13, [sp, #488]	; 0x1e8
 801590e:	eddd fa7b 	vldr	s31, [sp, #492]	; 0x1ec
 8015912:	ed9d fa7c 	vldr	s30, [sp, #496]	; 0x1f0
 8015916:	ed9d ea7d 	vldr	s28, [sp, #500]	; 0x1f4
 801591a:	ed9d da7e 	vldr	s26, [sp, #504]	; 0x1f8
 801591e:	eddd 5a7f 	vldr	s11, [sp, #508]	; 0x1fc
 8015922:	ed9d 6a80 	vldr	s12, [sp, #512]	; 0x200
 8015926:	ed84 8a00 	vstr	s16, [r4]
 801592a:	461e      	mov	r6, r3
 801592c:	461a      	mov	r2, r3
 801592e:	ed84 8a01 	vstr	s16, [r4, #4]
 8015932:	ed84 8a02 	vstr	s16, [r4, #8]
 8015936:	ed84 8a03 	vstr	s16, [r4, #12]
 801593a:	ed84 8a04 	vstr	s16, [r4, #16]
 801593e:	ed84 8a05 	vstr	s16, [r4, #20]
 8015942:	ed84 8a06 	vstr	s16, [r4, #24]
 8015946:	ed84 8a07 	vstr	s16, [r4, #28]
 801594a:	ed84 8a08 	vstr	s16, [r4, #32]
 801594e:	4621      	mov	r1, r4
 8015950:	f10a 00dc 	add.w	r0, sl, #220	; 0xdc
 8015954:	ecb2 7a01 	vldmia	r2!, {s14}
 8015958:	edd1 7a00 	vldr	s15, [r1]
 801595c:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8015960:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015964:	d008      	beq.n	8015978 <m_kalman_3gyro.isra.9.constprop.47+0x24d0>
 8015966:	eef5 ea40 	vcmp.f32	s29, #0.0
 801596a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801596e:	bf1c      	itt	ne
 8015970:	ee27 7a2e 	vmulne.f32	s14, s14, s29
 8015974:	ee77 7a87 	vaddne.f32	s15, s15, s14
 8015978:	ed92 7a08 	vldr	s14, [r2, #32]
 801597c:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8015980:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015984:	d008      	beq.n	8015998 <m_kalman_3gyro.isra.9.constprop.47+0x24f0>
 8015986:	eef5 da40 	vcmp.f32	s27, #0.0
 801598a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801598e:	bf1c      	itt	ne
 8015990:	ee2d 7a87 	vmulne.f32	s14, s27, s14
 8015994:	ee77 7a87 	vaddne.f32	s15, s15, s14
 8015998:	ed92 7a11 	vldr	s14, [r2, #68]	; 0x44
 801599c:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80159a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80159a4:	d008      	beq.n	80159b8 <m_kalman_3gyro.isra.9.constprop.47+0x2510>
 80159a6:	eef5 6a40 	vcmp.f32	s13, #0.0
 80159aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80159ae:	bf1c      	itt	ne
 80159b0:	ee27 7a26 	vmulne.f32	s14, s14, s13
 80159b4:	ee77 7a87 	vaddne.f32	s15, s15, s14
 80159b8:	ed92 7a1a 	vldr	s14, [r2, #104]	; 0x68
 80159bc:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80159c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80159c4:	d008      	beq.n	80159d8 <m_kalman_3gyro.isra.9.constprop.47+0x2530>
 80159c6:	eef5 fa40 	vcmp.f32	s31, #0.0
 80159ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80159ce:	bf1c      	itt	ne
 80159d0:	ee27 7a2f 	vmulne.f32	s14, s14, s31
 80159d4:	ee77 7a87 	vaddne.f32	s15, s15, s14
 80159d8:	ed92 7a23 	vldr	s14, [r2, #140]	; 0x8c
 80159dc:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80159e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80159e4:	d008      	beq.n	80159f8 <m_kalman_3gyro.isra.9.constprop.47+0x2550>
 80159e6:	eeb5 fa40 	vcmp.f32	s30, #0.0
 80159ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80159ee:	bf1c      	itt	ne
 80159f0:	ee27 7a0f 	vmulne.f32	s14, s14, s30
 80159f4:	ee77 7a87 	vaddne.f32	s15, s15, s14
 80159f8:	ed92 7a2c 	vldr	s14, [r2, #176]	; 0xb0
 80159fc:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8015a00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015a04:	d008      	beq.n	8015a18 <m_kalman_3gyro.isra.9.constprop.47+0x2570>
 8015a06:	eeb5 ea40 	vcmp.f32	s28, #0.0
 8015a0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015a0e:	bf1c      	itt	ne
 8015a10:	ee2e 7a07 	vmulne.f32	s14, s28, s14
 8015a14:	ee77 7a87 	vaddne.f32	s15, s15, s14
 8015a18:	ed92 7a35 	vldr	s14, [r2, #212]	; 0xd4
 8015a1c:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8015a20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015a24:	d008      	beq.n	8015a38 <m_kalman_3gyro.isra.9.constprop.47+0x2590>
 8015a26:	eeb5 da40 	vcmp.f32	s26, #0.0
 8015a2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015a2e:	bf1c      	itt	ne
 8015a30:	ee2d 7a07 	vmulne.f32	s14, s26, s14
 8015a34:	ee77 7a87 	vaddne.f32	s15, s15, s14
 8015a38:	ed92 7a3e 	vldr	s14, [r2, #248]	; 0xf8
 8015a3c:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8015a40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015a44:	d008      	beq.n	8015a58 <m_kalman_3gyro.isra.9.constprop.47+0x25b0>
 8015a46:	eef5 5a40 	vcmp.f32	s11, #0.0
 8015a4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015a4e:	bf1c      	itt	ne
 8015a50:	ee27 7a25 	vmulne.f32	s14, s14, s11
 8015a54:	ee77 7a87 	vaddne.f32	s15, s15, s14
 8015a58:	ed92 7a47 	vldr	s14, [r2, #284]	; 0x11c
 8015a5c:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8015a60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015a64:	d008      	beq.n	8015a78 <m_kalman_3gyro.isra.9.constprop.47+0x25d0>
 8015a66:	eeb5 6a40 	vcmp.f32	s12, #0.0
 8015a6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015a6e:	bf1c      	itt	ne
 8015a70:	ee27 7a06 	vmulne.f32	s14, s14, s12
 8015a74:	ee77 7a87 	vaddne.f32	s15, s15, s14
 8015a78:	4290      	cmp	r0, r2
 8015a7a:	ece1 7a01 	vstmia	r1!, {s15}
 8015a7e:	f47f af69 	bne.w	8015954 <m_kalman_3gyro.isra.9.constprop.47+0x24ac>
 8015a82:	eef5 ea40 	vcmp.f32	s29, #0.0
 8015a86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015a8a:	ed94 ca00 	vldr	s24, [r4]
 8015a8e:	f000 8403 	beq.w	8016298 <m_kalman_3gyro.isra.9.constprop.47+0x2df0>
 8015a92:	eeb5 ca40 	vcmp.f32	s24, #0.0
 8015a96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015a9a:	f000 83fd 	beq.w	8016298 <m_kalman_3gyro.isra.9.constprop.47+0x2df0>
 8015a9e:	ee6c 7a2e 	vmul.f32	s15, s24, s29
 8015aa2:	ee77 7a88 	vadd.f32	s15, s15, s16
 8015aa6:	eef5 da40 	vcmp.f32	s27, #0.0
 8015aaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015aae:	ed94 9a01 	vldr	s18, [r4, #4]
 8015ab2:	d008      	beq.n	8015ac6 <m_kalman_3gyro.isra.9.constprop.47+0x261e>
 8015ab4:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8015ab8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015abc:	bf1c      	itt	ne
 8015abe:	ee2d 7a89 	vmulne.f32	s14, s27, s18
 8015ac2:	ee77 7a87 	vaddne.f32	s15, s15, s14
 8015ac6:	eef5 6a40 	vcmp.f32	s13, #0.0
 8015aca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015ace:	edd4 ba02 	vldr	s23, [r4, #8]
 8015ad2:	d008      	beq.n	8015ae6 <m_kalman_3gyro.isra.9.constprop.47+0x263e>
 8015ad4:	eef5 ba40 	vcmp.f32	s23, #0.0
 8015ad8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015adc:	bf1c      	itt	ne
 8015ade:	ee2b 7aa6 	vmulne.f32	s14, s23, s13
 8015ae2:	ee77 7a87 	vaddne.f32	s15, s15, s14
 8015ae6:	eef5 fa40 	vcmp.f32	s31, #0.0
 8015aea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015aee:	edd4 ca03 	vldr	s25, [r4, #12]
 8015af2:	d008      	beq.n	8015b06 <m_kalman_3gyro.isra.9.constprop.47+0x265e>
 8015af4:	eef5 ca40 	vcmp.f32	s25, #0.0
 8015af8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015afc:	bf1c      	itt	ne
 8015afe:	ee2c 7aaf 	vmulne.f32	s14, s25, s31
 8015b02:	ee77 7a87 	vaddne.f32	s15, s15, s14
 8015b06:	eeb5 fa40 	vcmp.f32	s30, #0.0
 8015b0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015b0e:	edd4 aa04 	vldr	s21, [r4, #16]
 8015b12:	d008      	beq.n	8015b26 <m_kalman_3gyro.isra.9.constprop.47+0x267e>
 8015b14:	eef5 aa40 	vcmp.f32	s21, #0.0
 8015b18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015b1c:	bf1c      	itt	ne
 8015b1e:	ee2a 7a8f 	vmulne.f32	s14, s21, s30
 8015b22:	ee77 7a87 	vaddne.f32	s15, s15, s14
 8015b26:	eeb5 ea40 	vcmp.f32	s28, #0.0
 8015b2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015b2e:	ed94 ba05 	vldr	s22, [r4, #20]
 8015b32:	d008      	beq.n	8015b46 <m_kalman_3gyro.isra.9.constprop.47+0x269e>
 8015b34:	eeb5 ba40 	vcmp.f32	s22, #0.0
 8015b38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015b3c:	bf1c      	itt	ne
 8015b3e:	ee2e 7a0b 	vmulne.f32	s14, s28, s22
 8015b42:	ee77 7a87 	vaddne.f32	s15, s15, s14
 8015b46:	eeb5 da40 	vcmp.f32	s26, #0.0
 8015b4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015b4e:	ed94 aa06 	vldr	s20, [r4, #24]
 8015b52:	d008      	beq.n	8015b66 <m_kalman_3gyro.isra.9.constprop.47+0x26be>
 8015b54:	eeb5 aa40 	vcmp.f32	s20, #0.0
 8015b58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015b5c:	bf1c      	itt	ne
 8015b5e:	ee2d 7a0a 	vmulne.f32	s14, s26, s20
 8015b62:	ee77 7a87 	vaddne.f32	s15, s15, s14
 8015b66:	eef5 5a40 	vcmp.f32	s11, #0.0
 8015b6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015b6e:	edd4 9a07 	vldr	s19, [r4, #28]
 8015b72:	d008      	beq.n	8015b86 <m_kalman_3gyro.isra.9.constprop.47+0x26de>
 8015b74:	eef5 9a40 	vcmp.f32	s19, #0.0
 8015b78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015b7c:	bf1c      	itt	ne
 8015b7e:	ee29 7aa5 	vmulne.f32	s14, s19, s11
 8015b82:	ee77 7a87 	vaddne.f32	s15, s15, s14
 8015b86:	eeb5 6a40 	vcmp.f32	s12, #0.0
 8015b8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015b8e:	edd4 8a08 	vldr	s17, [r4, #32]
 8015b92:	d008      	beq.n	8015ba6 <m_kalman_3gyro.isra.9.constprop.47+0x26fe>
 8015b94:	eef5 8a40 	vcmp.f32	s17, #0.0
 8015b98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015b9c:	bf1c      	itt	ne
 8015b9e:	ee28 7a86 	vmulne.f32	s14, s17, s12
 8015ba2:	ee77 7a87 	vaddne.f32	s15, s15, s14
 8015ba6:	9a04      	ldr	r2, [sp, #16]
 8015ba8:	ed92 7a00 	vldr	s14, [r2]
 8015bac:	9a00      	ldr	r2, [sp, #0]
 8015bae:	ee27 7a07 	vmul.f32	s14, s14, s14
 8015bb2:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 8015bb6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015bba:	2a05      	cmp	r2, #5
 8015bbc:	ee85 7a27 	vdiv.f32	s14, s10, s15
 8015bc0:	ee27 ca0c 	vmul.f32	s24, s14, s24
 8015bc4:	ee29 9a07 	vmul.f32	s18, s18, s14
 8015bc8:	ee67 ba2b 	vmul.f32	s23, s14, s23
 8015bcc:	ee67 ca2c 	vmul.f32	s25, s14, s25
 8015bd0:	ee6a aa87 	vmul.f32	s21, s21, s14
 8015bd4:	ee27 ba0b 	vmul.f32	s22, s14, s22
 8015bd8:	ee27 aa0a 	vmul.f32	s20, s14, s20
 8015bdc:	ee67 9a29 	vmul.f32	s19, s14, s19
 8015be0:	ee67 8a28 	vmul.f32	s17, s14, s17
 8015be4:	ed8d ca66 	vstr	s24, [sp, #408]	; 0x198
 8015be8:	ed8d 9a67 	vstr	s18, [sp, #412]	; 0x19c
 8015bec:	edcd ba68 	vstr	s23, [sp, #416]	; 0x1a0
 8015bf0:	edcd ca69 	vstr	s25, [sp, #420]	; 0x1a4
 8015bf4:	edcd aa6a 	vstr	s21, [sp, #424]	; 0x1a8
 8015bf8:	ed8d ba6b 	vstr	s22, [sp, #428]	; 0x1ac
 8015bfc:	ed8d aa6c 	vstr	s20, [sp, #432]	; 0x1b0
 8015c00:	edcd 9a6d 	vstr	s19, [sp, #436]	; 0x1b4
 8015c04:	edcd 8a6e 	vstr	s17, [sp, #440]	; 0x1b8
 8015c08:	f340 809a 	ble.w	8015d40 <m_kalman_3gyro.isra.9.constprop.47+0x2898>
 8015c0c:	9a02      	ldr	r2, [sp, #8]
 8015c0e:	eef5 ea40 	vcmp.f32	s29, #0.0
 8015c12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015c16:	ed92 7a00 	vldr	s14, [r2]
 8015c1a:	f000 8340 	beq.w	801629e <m_kalman_3gyro.isra.9.constprop.47+0x2df6>
 8015c1e:	edda 7a25 	vldr	s15, [sl, #148]	; 0x94
 8015c22:	eef5 7a40 	vcmp.f32	s15, #0.0
 8015c26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015c2a:	f000 8338 	beq.w	801629e <m_kalman_3gyro.isra.9.constprop.47+0x2df6>
 8015c2e:	ee67 7aae 	vmul.f32	s15, s15, s29
 8015c32:	ee77 7a88 	vadd.f32	s15, s15, s16
 8015c36:	eef5 da40 	vcmp.f32	s27, #0.0
 8015c3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015c3e:	d00a      	beq.n	8015c56 <m_kalman_3gyro.isra.9.constprop.47+0x27ae>
 8015c40:	ed9a 5a26 	vldr	s10, [sl, #152]	; 0x98
 8015c44:	eeb5 5a40 	vcmp.f32	s10, #0.0
 8015c48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015c4c:	bf1c      	itt	ne
 8015c4e:	ee2d 5a85 	vmulne.f32	s10, s27, s10
 8015c52:	ee77 7a85 	vaddne.f32	s15, s15, s10
 8015c56:	eef5 6a40 	vcmp.f32	s13, #0.0
 8015c5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015c5e:	d00a      	beq.n	8015c76 <m_kalman_3gyro.isra.9.constprop.47+0x27ce>
 8015c60:	ed9a 5a27 	vldr	s10, [sl, #156]	; 0x9c
 8015c64:	eeb5 5a40 	vcmp.f32	s10, #0.0
 8015c68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015c6c:	bf1c      	itt	ne
 8015c6e:	ee25 5a26 	vmulne.f32	s10, s10, s13
 8015c72:	ee77 7a85 	vaddne.f32	s15, s15, s10
 8015c76:	eef5 fa40 	vcmp.f32	s31, #0.0
 8015c7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015c7e:	d00a      	beq.n	8015c96 <m_kalman_3gyro.isra.9.constprop.47+0x27ee>
 8015c80:	ed9a 5a28 	vldr	s10, [sl, #160]	; 0xa0
 8015c84:	eeb5 5a40 	vcmp.f32	s10, #0.0
 8015c88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015c8c:	bf1c      	itt	ne
 8015c8e:	ee25 5a2f 	vmulne.f32	s10, s10, s31
 8015c92:	ee77 7a85 	vaddne.f32	s15, s15, s10
 8015c96:	eeb5 fa40 	vcmp.f32	s30, #0.0
 8015c9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015c9e:	d00a      	beq.n	8015cb6 <m_kalman_3gyro.isra.9.constprop.47+0x280e>
 8015ca0:	ed9a 5a29 	vldr	s10, [sl, #164]	; 0xa4
 8015ca4:	eeb5 5a40 	vcmp.f32	s10, #0.0
 8015ca8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015cac:	bf1c      	itt	ne
 8015cae:	ee25 5a0f 	vmulne.f32	s10, s10, s30
 8015cb2:	ee77 7a85 	vaddne.f32	s15, s15, s10
 8015cb6:	eeb5 ea40 	vcmp.f32	s28, #0.0
 8015cba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015cbe:	d00a      	beq.n	8015cd6 <m_kalman_3gyro.isra.9.constprop.47+0x282e>
 8015cc0:	ed9a 5a2a 	vldr	s10, [sl, #168]	; 0xa8
 8015cc4:	eeb5 5a40 	vcmp.f32	s10, #0.0
 8015cc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015ccc:	bf1c      	itt	ne
 8015cce:	ee2e 5a05 	vmulne.f32	s10, s28, s10
 8015cd2:	ee77 7a85 	vaddne.f32	s15, s15, s10
 8015cd6:	eeb5 da40 	vcmp.f32	s26, #0.0
 8015cda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015cde:	d00a      	beq.n	8015cf6 <m_kalman_3gyro.isra.9.constprop.47+0x284e>
 8015ce0:	ed9a 5a2b 	vldr	s10, [sl, #172]	; 0xac
 8015ce4:	eeb5 5a40 	vcmp.f32	s10, #0.0
 8015ce8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015cec:	bf1c      	itt	ne
 8015cee:	ee2d 5a05 	vmulne.f32	s10, s26, s10
 8015cf2:	ee77 7a85 	vaddne.f32	s15, s15, s10
 8015cf6:	eef5 5a40 	vcmp.f32	s11, #0.0
 8015cfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015cfe:	d00a      	beq.n	8015d16 <m_kalman_3gyro.isra.9.constprop.47+0x286e>
 8015d00:	ed9a 5a2c 	vldr	s10, [sl, #176]	; 0xb0
 8015d04:	eeb5 5a40 	vcmp.f32	s10, #0.0
 8015d08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015d0c:	bf1c      	itt	ne
 8015d0e:	ee25 5a25 	vmulne.f32	s10, s10, s11
 8015d12:	ee77 7a85 	vaddne.f32	s15, s15, s10
 8015d16:	eeb5 6a40 	vcmp.f32	s12, #0.0
 8015d1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015d1e:	d00a      	beq.n	8015d36 <m_kalman_3gyro.isra.9.constprop.47+0x288e>
 8015d20:	ed9a 5a2d 	vldr	s10, [sl, #180]	; 0xb4
 8015d24:	eeb5 5a40 	vcmp.f32	s10, #0.0
 8015d28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015d2c:	bf1c      	itt	ne
 8015d2e:	ee25 5a06 	vmulne.f32	s10, s10, s12
 8015d32:	ee77 7a85 	vaddne.f32	s15, s15, s10
 8015d36:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015d3a:	9a02      	ldr	r2, [sp, #8]
 8015d3c:	edc2 7a00 	vstr	s15, [r2]
 8015d40:	f44f 72a2 	mov.w	r2, #324	; 0x144
 8015d44:	2100      	movs	r1, #0
 8015d46:	4648      	mov	r0, r9
 8015d48:	930c      	str	r3, [sp, #48]	; 0x30
 8015d4a:	edcd 5a0b 	vstr	s11, [sp, #44]	; 0x2c
 8015d4e:	ed8d 6a0a 	vstr	s12, [sp, #40]	; 0x28
 8015d52:	edcd 6a08 	vstr	s13, [sp, #32]
 8015d56:	f007 fa3e 	bl	801d1d6 <memset>
 8015d5a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015d5c:	eddd 5a0b 	vldr	s11, [sp, #44]	; 0x2c
 8015d60:	ed9d 6a0a 	vldr	s12, [sp, #40]	; 0x28
 8015d64:	eddd 6a08 	vldr	s13, [sp, #32]
 8015d68:	464d      	mov	r5, r9
 8015d6a:	a966      	add	r1, sp, #408	; 0x198
 8015d6c:	464a      	mov	r2, r9
 8015d6e:	ecf1 7a01 	vldmia	r1!, {s15}
 8015d72:	eef5 7a40 	vcmp.f32	s15, #0.0
 8015d76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015d7a:	d074      	beq.n	8015e66 <m_kalman_3gyro.isra.9.constprop.47+0x29be>
 8015d7c:	eef5 ea40 	vcmp.f32	s29, #0.0
 8015d80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015d84:	d007      	beq.n	8015d96 <m_kalman_3gyro.isra.9.constprop.47+0x28ee>
 8015d86:	ed92 5a00 	vldr	s10, [r2]
 8015d8a:	ee27 7aae 	vmul.f32	s14, s15, s29
 8015d8e:	ee35 7a07 	vadd.f32	s14, s10, s14
 8015d92:	ed82 7a00 	vstr	s14, [r2]
 8015d96:	eef5 da40 	vcmp.f32	s27, #0.0
 8015d9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015d9e:	d007      	beq.n	8015db0 <m_kalman_3gyro.isra.9.constprop.47+0x2908>
 8015da0:	ed92 5a09 	vldr	s10, [r2, #36]	; 0x24
 8015da4:	ee2d 7aa7 	vmul.f32	s14, s27, s15
 8015da8:	ee35 7a07 	vadd.f32	s14, s10, s14
 8015dac:	ed82 7a09 	vstr	s14, [r2, #36]	; 0x24
 8015db0:	eef5 6a40 	vcmp.f32	s13, #0.0
 8015db4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015db8:	d007      	beq.n	8015dca <m_kalman_3gyro.isra.9.constprop.47+0x2922>
 8015dba:	ed92 5a12 	vldr	s10, [r2, #72]	; 0x48
 8015dbe:	ee27 7aa6 	vmul.f32	s14, s15, s13
 8015dc2:	ee35 7a07 	vadd.f32	s14, s10, s14
 8015dc6:	ed82 7a12 	vstr	s14, [r2, #72]	; 0x48
 8015dca:	eef5 fa40 	vcmp.f32	s31, #0.0
 8015dce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015dd2:	d007      	beq.n	8015de4 <m_kalman_3gyro.isra.9.constprop.47+0x293c>
 8015dd4:	ed92 5a1b 	vldr	s10, [r2, #108]	; 0x6c
 8015dd8:	ee27 7aaf 	vmul.f32	s14, s15, s31
 8015ddc:	ee35 7a07 	vadd.f32	s14, s10, s14
 8015de0:	ed82 7a1b 	vstr	s14, [r2, #108]	; 0x6c
 8015de4:	eeb5 fa40 	vcmp.f32	s30, #0.0
 8015de8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015dec:	d007      	beq.n	8015dfe <m_kalman_3gyro.isra.9.constprop.47+0x2956>
 8015dee:	ed92 5a24 	vldr	s10, [r2, #144]	; 0x90
 8015df2:	ee27 7a8f 	vmul.f32	s14, s15, s30
 8015df6:	ee35 7a07 	vadd.f32	s14, s10, s14
 8015dfa:	ed82 7a24 	vstr	s14, [r2, #144]	; 0x90
 8015dfe:	eeb5 ea40 	vcmp.f32	s28, #0.0
 8015e02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015e06:	d007      	beq.n	8015e18 <m_kalman_3gyro.isra.9.constprop.47+0x2970>
 8015e08:	ed92 5a2d 	vldr	s10, [r2, #180]	; 0xb4
 8015e0c:	ee2e 7a27 	vmul.f32	s14, s28, s15
 8015e10:	ee35 7a07 	vadd.f32	s14, s10, s14
 8015e14:	ed82 7a2d 	vstr	s14, [r2, #180]	; 0xb4
 8015e18:	eeb5 da40 	vcmp.f32	s26, #0.0
 8015e1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015e20:	d007      	beq.n	8015e32 <m_kalman_3gyro.isra.9.constprop.47+0x298a>
 8015e22:	ed92 5a36 	vldr	s10, [r2, #216]	; 0xd8
 8015e26:	ee2d 7a27 	vmul.f32	s14, s26, s15
 8015e2a:	ee35 7a07 	vadd.f32	s14, s10, s14
 8015e2e:	ed82 7a36 	vstr	s14, [r2, #216]	; 0xd8
 8015e32:	eef5 5a40 	vcmp.f32	s11, #0.0
 8015e36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015e3a:	d007      	beq.n	8015e4c <m_kalman_3gyro.isra.9.constprop.47+0x29a4>
 8015e3c:	ed92 5a3f 	vldr	s10, [r2, #252]	; 0xfc
 8015e40:	ee27 7aa5 	vmul.f32	s14, s15, s11
 8015e44:	ee35 7a07 	vadd.f32	s14, s10, s14
 8015e48:	ed82 7a3f 	vstr	s14, [r2, #252]	; 0xfc
 8015e4c:	eeb5 6a40 	vcmp.f32	s12, #0.0
 8015e50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015e54:	d007      	beq.n	8015e66 <m_kalman_3gyro.isra.9.constprop.47+0x29be>
 8015e56:	ed92 7a48 	vldr	s14, [r2, #288]	; 0x120
 8015e5a:	ee67 7a86 	vmul.f32	s15, s15, s12
 8015e5e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015e62:	edc2 7a48 	vstr	s15, [r2, #288]	; 0x120
 8015e66:	42a1      	cmp	r1, r4
 8015e68:	f102 0204 	add.w	r2, r2, #4
 8015e6c:	f47f af7f 	bne.w	8015d6e <m_kalman_3gyro.isra.9.constprop.47+0x28c6>
 8015e70:	f8df e5a4 	ldr.w	lr, [pc, #1444]	; 8016418 <m_kalman_3gyro.isra.9.constprop.47+0x2f70>
 8015e74:	4648      	mov	r0, r9
 8015e76:	2100      	movs	r1, #0
 8015e78:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8015e7c:	fb8e c201 	smull	ip, r2, lr, r1
 8015e80:	ea4f 7ce1 	mov.w	ip, r1, asr #31
 8015e84:	ebcc 02a2 	rsb	r2, ip, r2, asr #2
 8015e88:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8015e8c:	ebb1 0f42 	cmp.w	r1, r2, lsl #1
 8015e90:	edd0 7a00 	vldr	s15, [r0]
 8015e94:	f040 81f7 	bne.w	8016286 <m_kalman_3gyro.isra.9.constprop.47+0x2dde>
 8015e98:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015e9c:	3101      	adds	r1, #1
 8015e9e:	2951      	cmp	r1, #81	; 0x51
 8015ea0:	ece0 7a01 	vstmia	r0!, {s15}
 8015ea4:	d1ea      	bne.n	8015e7c <m_kalman_3gyro.isra.9.constprop.47+0x29d4>
 8015ea6:	4619      	mov	r1, r3
 8015ea8:	f44f 72a2 	mov.w	r2, #324	; 0x144
 8015eac:	4658      	mov	r0, fp
 8015eae:	9308      	str	r3, [sp, #32]
 8015eb0:	f007 f986 	bl	801d1c0 <memcpy>
 8015eb4:	9b08      	ldr	r3, [sp, #32]
 8015eb6:	2100      	movs	r1, #0
 8015eb8:	4618      	mov	r0, r3
 8015eba:	f44f 72a2 	mov.w	r2, #324	; 0x144
 8015ebe:	f007 f98a 	bl	801d1d6 <memset>
 8015ec2:	a8fb      	add	r0, sp, #1004	; 0x3ec
 8015ec4:	f50d 61ca 	add.w	r1, sp, #1616	; 0x650
 8015ec8:	ecf5 2a01 	vldmia	r5!, {s5}
 8015ecc:	ed95 3a08 	vldr	s6, [r5, #32]
 8015ed0:	edd5 3a11 	vldr	s7, [r5, #68]	; 0x44
 8015ed4:	ed95 4a1a 	vldr	s8, [r5, #104]	; 0x68
 8015ed8:	edd5 4a23 	vldr	s9, [r5, #140]	; 0x8c
 8015edc:	ed95 5a2c 	vldr	s10, [r5, #176]	; 0xb0
 8015ee0:	edd5 5a35 	vldr	s11, [r5, #212]	; 0xd4
 8015ee4:	ed95 6a3e 	vldr	s12, [r5, #248]	; 0xf8
 8015ee8:	edd5 6a47 	vldr	s13, [r5, #284]	; 0x11c
 8015eec:	465b      	mov	r3, fp
 8015eee:	4632      	mov	r2, r6
 8015ef0:	eef5 2a40 	vcmp.f32	s5, #0.0
 8015ef4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015ef8:	d00e      	beq.n	8015f18 <m_kalman_3gyro.isra.9.constprop.47+0x2a70>
 8015efa:	edd3 7a00 	vldr	s15, [r3]
 8015efe:	eef5 7a40 	vcmp.f32	s15, #0.0
 8015f02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015f06:	d007      	beq.n	8015f18 <m_kalman_3gyro.isra.9.constprop.47+0x2a70>
 8015f08:	ed92 7a00 	vldr	s14, [r2]
 8015f0c:	ee67 7aa2 	vmul.f32	s15, s15, s5
 8015f10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015f14:	edc2 7a00 	vstr	s15, [r2]
 8015f18:	eeb5 3a40 	vcmp.f32	s6, #0.0
 8015f1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015f20:	d00e      	beq.n	8015f40 <m_kalman_3gyro.isra.9.constprop.47+0x2a98>
 8015f22:	edd3 7a01 	vldr	s15, [r3, #4]
 8015f26:	eef5 7a40 	vcmp.f32	s15, #0.0
 8015f2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015f2e:	d007      	beq.n	8015f40 <m_kalman_3gyro.isra.9.constprop.47+0x2a98>
 8015f30:	ed92 7a00 	vldr	s14, [r2]
 8015f34:	ee67 7a83 	vmul.f32	s15, s15, s6
 8015f38:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015f3c:	edc2 7a00 	vstr	s15, [r2]
 8015f40:	eef5 3a40 	vcmp.f32	s7, #0.0
 8015f44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015f48:	d00e      	beq.n	8015f68 <m_kalman_3gyro.isra.9.constprop.47+0x2ac0>
 8015f4a:	edd3 7a02 	vldr	s15, [r3, #8]
 8015f4e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8015f52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015f56:	d007      	beq.n	8015f68 <m_kalman_3gyro.isra.9.constprop.47+0x2ac0>
 8015f58:	ed92 7a00 	vldr	s14, [r2]
 8015f5c:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8015f60:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015f64:	edc2 7a00 	vstr	s15, [r2]
 8015f68:	eeb5 4a40 	vcmp.f32	s8, #0.0
 8015f6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015f70:	d00e      	beq.n	8015f90 <m_kalman_3gyro.isra.9.constprop.47+0x2ae8>
 8015f72:	edd3 7a03 	vldr	s15, [r3, #12]
 8015f76:	eef5 7a40 	vcmp.f32	s15, #0.0
 8015f7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015f7e:	d007      	beq.n	8015f90 <m_kalman_3gyro.isra.9.constprop.47+0x2ae8>
 8015f80:	ed92 7a00 	vldr	s14, [r2]
 8015f84:	ee67 7a84 	vmul.f32	s15, s15, s8
 8015f88:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015f8c:	edc2 7a00 	vstr	s15, [r2]
 8015f90:	eef5 4a40 	vcmp.f32	s9, #0.0
 8015f94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015f98:	d00e      	beq.n	8015fb8 <m_kalman_3gyro.isra.9.constprop.47+0x2b10>
 8015f9a:	edd3 7a04 	vldr	s15, [r3, #16]
 8015f9e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8015fa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015fa6:	d007      	beq.n	8015fb8 <m_kalman_3gyro.isra.9.constprop.47+0x2b10>
 8015fa8:	ed92 7a00 	vldr	s14, [r2]
 8015fac:	ee67 7aa4 	vmul.f32	s15, s15, s9
 8015fb0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015fb4:	edc2 7a00 	vstr	s15, [r2]
 8015fb8:	eeb5 5a40 	vcmp.f32	s10, #0.0
 8015fbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015fc0:	d00e      	beq.n	8015fe0 <m_kalman_3gyro.isra.9.constprop.47+0x2b38>
 8015fc2:	edd3 7a05 	vldr	s15, [r3, #20]
 8015fc6:	eef5 7a40 	vcmp.f32	s15, #0.0
 8015fca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015fce:	d007      	beq.n	8015fe0 <m_kalman_3gyro.isra.9.constprop.47+0x2b38>
 8015fd0:	ed92 7a00 	vldr	s14, [r2]
 8015fd4:	ee65 7a27 	vmul.f32	s15, s10, s15
 8015fd8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015fdc:	edc2 7a00 	vstr	s15, [r2]
 8015fe0:	eef5 5a40 	vcmp.f32	s11, #0.0
 8015fe4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015fe8:	d00e      	beq.n	8016008 <m_kalman_3gyro.isra.9.constprop.47+0x2b60>
 8015fea:	edd3 7a06 	vldr	s15, [r3, #24]
 8015fee:	eef5 7a40 	vcmp.f32	s15, #0.0
 8015ff2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015ff6:	d007      	beq.n	8016008 <m_kalman_3gyro.isra.9.constprop.47+0x2b60>
 8015ff8:	ed92 7a00 	vldr	s14, [r2]
 8015ffc:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8016000:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016004:	edc2 7a00 	vstr	s15, [r2]
 8016008:	eeb5 6a40 	vcmp.f32	s12, #0.0
 801600c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016010:	d00e      	beq.n	8016030 <m_kalman_3gyro.isra.9.constprop.47+0x2b88>
 8016012:	edd3 7a07 	vldr	s15, [r3, #28]
 8016016:	eef5 7a40 	vcmp.f32	s15, #0.0
 801601a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801601e:	d007      	beq.n	8016030 <m_kalman_3gyro.isra.9.constprop.47+0x2b88>
 8016020:	ed92 7a00 	vldr	s14, [r2]
 8016024:	ee66 7a27 	vmul.f32	s15, s12, s15
 8016028:	ee77 7a27 	vadd.f32	s15, s14, s15
 801602c:	edc2 7a00 	vstr	s15, [r2]
 8016030:	eef5 6a40 	vcmp.f32	s13, #0.0
 8016034:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016038:	d00e      	beq.n	8016058 <m_kalman_3gyro.isra.9.constprop.47+0x2bb0>
 801603a:	edd3 7a08 	vldr	s15, [r3, #32]
 801603e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8016042:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016046:	d007      	beq.n	8016058 <m_kalman_3gyro.isra.9.constprop.47+0x2bb0>
 8016048:	ed92 7a00 	vldr	s14, [r2]
 801604c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8016050:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016054:	edc2 7a00 	vstr	s15, [r2]
 8016058:	3324      	adds	r3, #36	; 0x24
 801605a:	4299      	cmp	r1, r3
 801605c:	f102 0224 	add.w	r2, r2, #36	; 0x24
 8016060:	f47f af46 	bne.w	8015ef0 <m_kalman_3gyro.isra.9.constprop.47+0x2a48>
 8016064:	4285      	cmp	r5, r0
 8016066:	f106 0604 	add.w	r6, r6, #4
 801606a:	f47f af2d 	bne.w	8015ec8 <m_kalman_3gyro.isra.9.constprop.47+0x2a20>
 801606e:	9b02      	ldr	r3, [sp, #8]
 8016070:	ed84 8a00 	vstr	s16, [r4]
 8016074:	eeb5 ca40 	vcmp.f32	s24, #0.0
 8016078:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801607c:	ed84 8a01 	vstr	s16, [r4, #4]
 8016080:	edd3 7a00 	vldr	s15, [r3]
 8016084:	f000 8116 	beq.w	80162b4 <m_kalman_3gyro.isra.9.constprop.47+0x2e0c>
 8016088:	eef5 7a40 	vcmp.f32	s15, #0.0
 801608c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016090:	f000 8110 	beq.w	80162b4 <m_kalman_3gyro.isra.9.constprop.47+0x2e0c>
 8016094:	ee27 ca8c 	vmul.f32	s24, s15, s24
 8016098:	eeb5 9a40 	vcmp.f32	s18, #0.0
 801609c:	ee3c ca08 	vadd.f32	s24, s24, s16
 80160a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80160a4:	ed84 ca00 	vstr	s24, [r4]
 80160a8:	f000 8199 	beq.w	80163de <m_kalman_3gyro.isra.9.constprop.47+0x2f36>
 80160ac:	ee67 6a89 	vmul.f32	s13, s15, s18
 80160b0:	eef5 ba40 	vcmp.f32	s23, #0.0
 80160b4:	ee76 6a88 	vadd.f32	s13, s13, s16
 80160b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80160bc:	edc4 6a01 	vstr	s13, [r4, #4]
 80160c0:	f000 8113 	beq.w	80162ea <m_kalman_3gyro.isra.9.constprop.47+0x2e42>
 80160c4:	ee27 2aab 	vmul.f32	s4, s15, s23
 80160c8:	eef5 ca40 	vcmp.f32	s25, #0.0
 80160cc:	ee32 2a08 	vadd.f32	s4, s4, s16
 80160d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80160d4:	ed84 2a02 	vstr	s4, [r4, #8]
 80160d8:	f000 8117 	beq.w	801630a <m_kalman_3gyro.isra.9.constprop.47+0x2e62>
 80160dc:	ee67 1aac 	vmul.f32	s3, s15, s25
 80160e0:	eef5 aa40 	vcmp.f32	s21, #0.0
 80160e4:	ee71 1a88 	vadd.f32	s3, s3, s16
 80160e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80160ec:	edc4 1a03 	vstr	s3, [r4, #12]
 80160f0:	f000 8165 	beq.w	80163be <m_kalman_3gyro.isra.9.constprop.47+0x2f16>
 80160f4:	ee27 4aaa 	vmul.f32	s8, s15, s21
 80160f8:	eeb5 ba40 	vcmp.f32	s22, #0.0
 80160fc:	ee34 4a08 	vadd.f32	s8, s8, s16
 8016100:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016104:	ed84 4a04 	vstr	s8, [r4, #16]
 8016108:	f000 8112 	beq.w	8016330 <m_kalman_3gyro.isra.9.constprop.47+0x2e88>
 801610c:	ee27 6a8b 	vmul.f32	s12, s15, s22
 8016110:	eeb5 aa40 	vcmp.f32	s20, #0.0
 8016114:	ee36 6a08 	vadd.f32	s12, s12, s16
 8016118:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801611c:	ed84 6a05 	vstr	s12, [r4, #20]
 8016120:	f000 8134 	beq.w	801638c <m_kalman_3gyro.isra.9.constprop.47+0x2ee4>
 8016124:	ee27 5a8a 	vmul.f32	s10, s15, s20
 8016128:	eef5 9a40 	vcmp.f32	s19, #0.0
 801612c:	ee35 5a08 	vadd.f32	s10, s10, s16
 8016130:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016134:	ed84 5a06 	vstr	s10, [r4, #24]
 8016138:	f000 8113 	beq.w	8016362 <m_kalman_3gyro.isra.9.constprop.47+0x2eba>
 801613c:	ee27 3aa9 	vmul.f32	s6, s15, s19
 8016140:	eef5 8a40 	vcmp.f32	s17, #0.0
 8016144:	ee33 3a08 	vadd.f32	s6, s6, s16
 8016148:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801614c:	ed84 3a07 	vstr	s6, [r4, #28]
 8016150:	f000 8117 	beq.w	8016382 <m_kalman_3gyro.isra.9.constprop.47+0x2eda>
 8016154:	ee67 7aa8 	vmul.f32	s15, s15, s17
 8016158:	ee77 7a88 	vadd.f32	s15, s15, s16
 801615c:	edda 8a25 	vldr	s17, [sl, #148]	; 0x94
 8016160:	ed9a 0a26 	vldr	s0, [sl, #152]	; 0x98
 8016164:	edda 0a27 	vldr	s1, [sl, #156]	; 0x9c
 8016168:	ed9a 1a28 	vldr	s2, [sl, #160]	; 0xa0
 801616c:	edda 3a29 	vldr	s7, [sl, #164]	; 0xa4
 8016170:	edda 5a2a 	vldr	s11, [sl, #168]	; 0xa8
 8016174:	edda 4a2b 	vldr	s9, [sl, #172]	; 0xac
 8016178:	edda 2a2c 	vldr	s5, [sl, #176]	; 0xb0
 801617c:	ed9a 7a2d 	vldr	s14, [sl, #180]	; 0xb4
 8016180:	edc4 7a08 	vstr	s15, [r4, #32]
 8016184:	ee38 ca8c 	vadd.f32	s24, s17, s24
 8016188:	ee70 6a26 	vadd.f32	s13, s0, s13
 801618c:	ee30 2a82 	vadd.f32	s4, s1, s4
 8016190:	ee71 1a21 	vadd.f32	s3, s2, s3
 8016194:	ee33 4a84 	vadd.f32	s8, s7, s8
 8016198:	ee35 6a86 	vadd.f32	s12, s11, s12
 801619c:	ee34 5a85 	vadd.f32	s10, s9, s10
 80161a0:	ee32 3a83 	vadd.f32	s6, s5, s6
 80161a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80161a8:	ed8a ca25 	vstr	s24, [sl, #148]	; 0x94
 80161ac:	edca 6a26 	vstr	s13, [sl, #152]	; 0x98
 80161b0:	ed8a 2a27 	vstr	s4, [sl, #156]	; 0x9c
 80161b4:	edca 1a28 	vstr	s3, [sl, #160]	; 0xa0
 80161b8:	ed8a 4a29 	vstr	s8, [sl, #164]	; 0xa4
 80161bc:	ed8a 6a2a 	vstr	s12, [sl, #168]	; 0xa8
 80161c0:	ed8a 5a2b 	vstr	s10, [sl, #172]	; 0xac
 80161c4:	ed8a 3a2c 	vstr	s6, [sl, #176]	; 0xb0
 80161c8:	edca 7a2d 	vstr	s15, [sl, #180]	; 0xb4
 80161cc:	f7ff bb62 	b.w	8015894 <m_kalman_3gyro.isra.9.constprop.47+0x23ec>
 80161d0:	4556      	cmp	r6, sl
 80161d2:	f6be a903 	bge.w	80143dc <m_kalman_3gyro.isra.9.constprop.47+0xf34>
 80161d6:	ebaa 0206 	sub.w	r2, sl, r6
 80161da:	eb09 010c 	add.w	r1, r9, ip
 80161de:	4454      	add	r4, sl
 80161e0:	1ba4      	subs	r4, r4, r6
 80161e2:	f006 ffed 	bl	801d1c0 <memcpy>
 80161e6:	4656      	mov	r6, sl
 80161e8:	f7fe b8f8 	b.w	80143dc <m_kalman_3gyro.isra.9.constprop.47+0xf34>
 80161ec:	ed9f 0b86 	vldr	d0, [pc, #536]	; 8016408 <m_kalman_3gyro.isra.9.constprop.47+0x2f60>
 80161f0:	f7fe bbb5 	b.w	801495e <m_kalman_3gyro.isra.9.constprop.47+0x14b6>
 80161f4:	f60a 03c8 	addw	r3, sl, #2248	; 0x8c8
 80161f8:	f60a 04c4 	addw	r4, sl, #2244	; 0x8c4
 80161fc:	9302      	str	r3, [sp, #8]
 80161fe:	f50a 650c 	add.w	r5, sl, #2240	; 0x8c0
 8016202:	f60a 06bc 	addw	r6, sl, #2236	; 0x8bc
 8016206:	f60a 07b8 	addw	r7, sl, #2232	; 0x8b8
 801620a:	f7fe ba1b 	b.w	8014644 <m_kalman_3gyro.isra.9.constprop.47+0x119c>
 801620e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8016210:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8016214:	edc3 7a00 	vstr	s15, [r3]
 8016218:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801621a:	edc3 7a00 	vstr	s15, [r3]
 801621e:	f7fe bb42 	b.w	80148a6 <m_kalman_3gyro.isra.9.constprop.47+0x13fe>
 8016222:	ed9f 0b7b 	vldr	d0, [pc, #492]	; 8016410 <m_kalman_3gyro.isra.9.constprop.47+0x2f68>
 8016226:	f7fe bb9a 	b.w	801495e <m_kalman_3gyro.isra.9.constprop.47+0x14b6>
 801622a:	a9be      	add	r1, sp, #760	; 0x2f8
 801622c:	a8b1      	add	r0, sp, #708	; 0x2c4
 801622e:	eeb0 0a68 	vmov.f32	s0, s17
 8016232:	f7fe bb26 	b.w	8014882 <m_kalman_3gyro.isra.9.constprop.47+0x13da>
 8016236:	eef4 7a68 	vcmp.f32	s15, s17
 801623a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801623e:	f43e a936 	beq.w	80144ae <m_kalman_3gyro.isra.9.constprop.47+0x1006>
 8016242:	eddd 6a23 	vldr	s13, [sp, #140]	; 0x8c
 8016246:	eef4 7a66 	vcmp.f32	s15, s13
 801624a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801624e:	f43e a92e 	beq.w	80144ae <m_kalman_3gyro.isra.9.constprop.47+0x1006>
 8016252:	eeb4 7a68 	vcmp.f32	s14, s17
 8016256:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801625a:	f43e a928 	beq.w	80144ae <m_kalman_3gyro.isra.9.constprop.47+0x1006>
 801625e:	eeb4 7a66 	vcmp.f32	s14, s13
 8016262:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016266:	f43e a922 	beq.w	80144ae <m_kalman_3gyro.isra.9.constprop.47+0x1006>
 801626a:	ee37 7a67 	vsub.f32	s14, s14, s15
 801626e:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8016272:	ee27 7a26 	vmul.f32	s14, s14, s13
 8016276:	ee77 7a27 	vadd.f32	s15, s14, s15
 801627a:	f7fe b91e 	b.w	80144ba <m_kalman_3gyro.isra.9.constprop.47+0x1012>
 801627e:	eef0 7a65 	vmov.f32	s15, s11
 8016282:	f7fe bc1a 	b.w	8014aba <m_kalman_3gyro.isra.9.constprop.47+0x1612>
 8016286:	ee78 7a67 	vsub.f32	s15, s16, s15
 801628a:	3101      	adds	r1, #1
 801628c:	2951      	cmp	r1, #81	; 0x51
 801628e:	ece0 7a01 	vstmia	r0!, {s15}
 8016292:	f47f adf3 	bne.w	8015e7c <m_kalman_3gyro.isra.9.constprop.47+0x29d4>
 8016296:	e606      	b.n	8015ea6 <m_kalman_3gyro.isra.9.constprop.47+0x29fe>
 8016298:	eddf 7a60 	vldr	s15, [pc, #384]	; 801641c <m_kalman_3gyro.isra.9.constprop.47+0x2f74>
 801629c:	e403      	b.n	8015aa6 <m_kalman_3gyro.isra.9.constprop.47+0x25fe>
 801629e:	eddf 7a5f 	vldr	s15, [pc, #380]	; 801641c <m_kalman_3gyro.isra.9.constprop.47+0x2f74>
 80162a2:	e4c8      	b.n	8015c36 <m_kalman_3gyro.isra.9.constprop.47+0x278e>
 80162a4:	edd8 6a00 	vldr	s13, [r8]
 80162a8:	ed98 7a03 	vldr	s14, [r8, #12]
 80162ac:	edd8 7a06 	vldr	s15, [r8, #24]
 80162b0:	f7ff bade 	b.w	8015870 <m_kalman_3gyro.isra.9.constprop.47+0x23c8>
 80162b4:	eeb5 9a40 	vcmp.f32	s18, #0.0
 80162b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80162bc:	d005      	beq.n	80162ca <m_kalman_3gyro.isra.9.constprop.47+0x2e22>
 80162be:	eef5 7a40 	vcmp.f32	s15, #0.0
 80162c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80162c6:	f041 80d2 	bne.w	801746e <m_kalman_3gyro.isra.9.constprop.47+0x3fc6>
 80162ca:	eef5 ba40 	vcmp.f32	s23, #0.0
 80162ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80162d2:	f000 83ed 	beq.w	8016ab0 <m_kalman_3gyro.isra.9.constprop.47+0x3608>
 80162d6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80162da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80162de:	eef0 6a48 	vmov.f32	s13, s16
 80162e2:	eeb0 ca48 	vmov.f32	s24, s16
 80162e6:	f47f aeed 	bne.w	80160c4 <m_kalman_3gyro.isra.9.constprop.47+0x2c1c>
 80162ea:	eef5 ca40 	vcmp.f32	s25, #0.0
 80162ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80162f2:	ed84 8a02 	vstr	s16, [r4, #8]
 80162f6:	f000 8082 	beq.w	80163fe <m_kalman_3gyro.isra.9.constprop.47+0x2f56>
 80162fa:	eef5 7a40 	vcmp.f32	s15, #0.0
 80162fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016302:	eeb0 2a48 	vmov.f32	s4, s16
 8016306:	f47f aee9 	bne.w	80160dc <m_kalman_3gyro.isra.9.constprop.47+0x2c34>
 801630a:	eef5 aa40 	vcmp.f32	s21, #0.0
 801630e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016312:	ed84 8a03 	vstr	s16, [r4, #12]
 8016316:	d050      	beq.n	80163ba <m_kalman_3gyro.isra.9.constprop.47+0x2f12>
 8016318:	eef5 7a40 	vcmp.f32	s15, #0.0
 801631c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016320:	f040 86a6 	bne.w	8017070 <m_kalman_3gyro.isra.9.constprop.47+0x3bc8>
 8016324:	ed84 8a04 	vstr	s16, [r4, #16]
 8016328:	eeb0 4a48 	vmov.f32	s8, s16
 801632c:	eef0 1a48 	vmov.f32	s3, s16
 8016330:	eeb5 aa40 	vcmp.f32	s20, #0.0
 8016334:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016338:	ed84 8a05 	vstr	s16, [r4, #20]
 801633c:	d024      	beq.n	8016388 <m_kalman_3gyro.isra.9.constprop.47+0x2ee0>
 801633e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8016342:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016346:	f041 8059 	bne.w	80173fc <m_kalman_3gyro.isra.9.constprop.47+0x3f54>
 801634a:	eef5 9a40 	vcmp.f32	s19, #0.0
 801634e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016352:	ed84 8a06 	vstr	s16, [r4, #24]
 8016356:	f041 808e 	bne.w	8017476 <m_kalman_3gyro.isra.9.constprop.47+0x3fce>
 801635a:	eeb0 5a48 	vmov.f32	s10, s16
 801635e:	eeb0 6a48 	vmov.f32	s12, s16
 8016362:	eef5 8a40 	vcmp.f32	s17, #0.0
 8016366:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801636a:	ed84 8a07 	vstr	s16, [r4, #28]
 801636e:	f000 81e0 	beq.w	8016732 <m_kalman_3gyro.isra.9.constprop.47+0x328a>
 8016372:	eef5 7a40 	vcmp.f32	s15, #0.0
 8016376:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801637a:	eeb0 3a48 	vmov.f32	s6, s16
 801637e:	f47f aee9 	bne.w	8016154 <m_kalman_3gyro.isra.9.constprop.47+0x2cac>
 8016382:	eef0 7a48 	vmov.f32	s15, s16
 8016386:	e6e9      	b.n	801615c <m_kalman_3gyro.isra.9.constprop.47+0x2cb4>
 8016388:	eeb0 6a48 	vmov.f32	s12, s16
 801638c:	eef5 9a40 	vcmp.f32	s19, #0.0
 8016390:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016394:	ed84 8a06 	vstr	s16, [r4, #24]
 8016398:	f000 8387 	beq.w	8016aaa <m_kalman_3gyro.isra.9.constprop.47+0x3602>
 801639c:	eef5 7a40 	vcmp.f32	s15, #0.0
 80163a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80163a4:	f040 8389 	bne.w	8016aba <m_kalman_3gyro.isra.9.constprop.47+0x3612>
 80163a8:	ed84 8a07 	vstr	s16, [r4, #28]
 80163ac:	eeb0 3a48 	vmov.f32	s6, s16
 80163b0:	eeb0 5a48 	vmov.f32	s10, s16
 80163b4:	eef0 7a48 	vmov.f32	s15, s16
 80163b8:	e6d0      	b.n	801615c <m_kalman_3gyro.isra.9.constprop.47+0x2cb4>
 80163ba:	eef0 1a48 	vmov.f32	s3, s16
 80163be:	eeb5 ba40 	vcmp.f32	s22, #0.0
 80163c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80163c6:	ed84 8a04 	vstr	s16, [r4, #16]
 80163ca:	f000 836b 	beq.w	8016aa4 <m_kalman_3gyro.isra.9.constprop.47+0x35fc>
 80163ce:	eef5 7a40 	vcmp.f32	s15, #0.0
 80163d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80163d6:	eeb0 4a48 	vmov.f32	s8, s16
 80163da:	d0a9      	beq.n	8016330 <m_kalman_3gyro.isra.9.constprop.47+0x2e88>
 80163dc:	e696      	b.n	801610c <m_kalman_3gyro.isra.9.constprop.47+0x2c64>
 80163de:	eef5 ba40 	vcmp.f32	s23, #0.0
 80163e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80163e6:	eef0 6a48 	vmov.f32	s13, s16
 80163ea:	f47f ae6b 	bne.w	80160c4 <m_kalman_3gyro.isra.9.constprop.47+0x2c1c>
 80163ee:	eef5 ca40 	vcmp.f32	s25, #0.0
 80163f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80163f6:	ed84 8a02 	vstr	s16, [r4, #8]
 80163fa:	f47f af7e 	bne.w	80162fa <m_kalman_3gyro.isra.9.constprop.47+0x2e52>
 80163fe:	eeb0 2a48 	vmov.f32	s4, s16
 8016402:	e782      	b.n	801630a <m_kalman_3gyro.isra.9.constprop.47+0x2e62>
 8016404:	f3af 8000 	nop.w
 8016408:	00000000 	.word	0x00000000
 801640c:	3ff00000 	.word	0x3ff00000
 8016410:	00000000 	.word	0x00000000
 8016414:	40140000 	.word	0x40140000
 8016418:	66666667 	.word	0x66666667
 801641c:	00000000 	.word	0x00000000
 8016420:	ed9a 9a25 	vldr	s18, [sl, #148]	; 0x94
 8016424:	ed1f 7a03 	vldr	s14, [pc, #-12]	; 801641c <m_kalman_3gyro.isra.9.constprop.47+0x2f74>
 8016428:	edda 8a26 	vldr	s17, [sl, #152]	; 0x98
 801642c:	ed9a 8a27 	vldr	s16, [sl, #156]	; 0x9c
 8016430:	ee69 7a09 	vmul.f32	s15, s18, s18
 8016434:	ee68 6aa8 	vmul.f32	s13, s17, s17
 8016438:	ee77 7a87 	vadd.f32	s15, s15, s14
 801643c:	ee28 7a08 	vmul.f32	s14, s16, s16
 8016440:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8016444:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8016448:	ee37 7a26 	vadd.f32	s14, s14, s13
 801644c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8016450:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8016454:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016458:	f340 87d4 	ble.w	8017404 <m_kalman_3gyro.isra.9.constprop.47+0x3f5c>
 801645c:	ee17 0a90 	vmov	r0, s15
 8016460:	f7ea f87a 	bl	8000558 <__aeabi_f2d>
 8016464:	ec41 0b10 	vmov	d0, r0, r1
 8016468:	ed8d 9a42 	vstr	s18, [sp, #264]	; 0x108
 801646c:	edcd 8a43 	vstr	s17, [sp, #268]	; 0x10c
 8016470:	ed8d 8a44 	vstr	s16, [sp, #272]	; 0x110
 8016474:	f004 fae8 	bl	801aa48 <sqrt>
 8016478:	ec51 0b10 	vmov	r0, r1, d0
 801647c:	f7ea fbb8 	bl	8000bf0 <__aeabi_d2f>
 8016480:	f8ba 3030 	ldrh.w	r3, [sl, #48]	; 0x30
 8016484:	9045      	str	r0, [sp, #276]	; 0x114
 8016486:	4604      	mov	r4, r0
 8016488:	2b00      	cmp	r3, #0
 801648a:	f040 8105 	bne.w	8016698 <m_kalman_3gyro.isra.9.constprop.47+0x31f0>
 801648e:	f8dd 36c8 	ldr.w	r3, [sp, #1736]	; 0x6c8
 8016492:	9e06      	ldr	r6, [sp, #24]
 8016494:	789b      	ldrb	r3, [r3, #2]
 8016496:	2b00      	cmp	r3, #0
 8016498:	f000 87b8 	beq.w	801740c <m_kalman_3gyro.isra.9.constprop.47+0x3f64>
 801649c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80164a0:	ad4e      	add	r5, sp, #312	; 0x138
 80164a2:	af46      	add	r7, sp, #280	; 0x118
 80164a4:	e887 000f 	stmia.w	r7, {r0, r1, r2, r3}
 80164a8:	eeb1 9a49 	vneg.f32	s18, s18
 80164ac:	eef1 8a68 	vneg.f32	s17, s17
 80164b0:	eeb1 8a48 	vneg.f32	s16, s16
 80164b4:	4628      	mov	r0, r5
 80164b6:	4632      	mov	r2, r6
 80164b8:	4639      	mov	r1, r7
 80164ba:	ed85 9a00 	vstr	s18, [r5]
 80164be:	edc5 8a01 	vstr	s17, [r5, #4]
 80164c2:	ed85 8a02 	vstr	s16, [r5, #8]
 80164c6:	60ec      	str	r4, [r5, #12]
 80164c8:	f7f8 fd98 	bl	800effc <m_qmult_eml>
 80164cc:	ed8d 9a46 	vstr	s18, [sp, #280]	; 0x118
 80164d0:	edcd 8a47 	vstr	s17, [sp, #284]	; 0x11c
 80164d4:	ed8d 8a48 	vstr	s16, [sp, #288]	; 0x120
 80164d8:	9449      	str	r4, [sp, #292]	; 0x124
 80164da:	ab46      	add	r3, sp, #280	; 0x118
 80164dc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80164de:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80164e2:	ed95 6a00 	vldr	s12, [r5]
 80164e6:	ed95 7a01 	vldr	s14, [r5, #4]
 80164ea:	edd5 7a02 	vldr	s15, [r5, #8]
 80164ee:	edd5 6a03 	vldr	s13, [r5, #12]
 80164f2:	ee26 6a06 	vmul.f32	s12, s12, s12
 80164f6:	ee27 7a07 	vmul.f32	s14, s14, s14
 80164fa:	ee37 7a06 	vadd.f32	s14, s14, s12
 80164fe:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8016502:	ee66 6aa6 	vmul.f32	s13, s13, s13
 8016506:	ee77 7a87 	vadd.f32	s15, s15, s14
 801650a:	ac4a      	add	r4, sp, #296	; 0x128
 801650c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8016510:	ee17 0a90 	vmov	r0, s15
 8016514:	f7ea f820 	bl	8000558 <__aeabi_f2d>
 8016518:	ec41 0b10 	vmov	d0, r0, r1
 801651c:	f004 fa94 	bl	801aa48 <sqrt>
 8016520:	ec51 0b10 	vmov	r0, r1, d0
 8016524:	f7ea fb64 	bl	8000bf0 <__aeabi_d2f>
 8016528:	ed95 6a00 	vldr	s12, [r5]
 801652c:	edd5 6a01 	vldr	s13, [r5, #4]
 8016530:	ed95 7a02 	vldr	s14, [r5, #8]
 8016534:	ed95 5a03 	vldr	s10, [r5, #12]
 8016538:	9f06      	ldr	r7, [sp, #24]
 801653a:	ee07 0a90 	vmov	s15, r0
 801653e:	eec6 5a27 	vdiv.f32	s11, s12, s15
 8016542:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 8016546:	eec7 6a27 	vdiv.f32	s13, s14, s15
 801654a:	ee85 7a27 	vdiv.f32	s14, s10, s15
 801654e:	edcd 5a4a 	vstr	s11, [sp, #296]	; 0x128
 8016552:	ed8d 6a4b 	vstr	s12, [sp, #300]	; 0x12c
 8016556:	edcd 6a4c 	vstr	s13, [sp, #304]	; 0x130
 801655a:	ed8d 7a4d 	vstr	s14, [sp, #308]	; 0x134
 801655e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8016560:	f8dd 46e8 	ldr.w	r4, [sp, #1768]	; 0x6e8
 8016564:	6020      	str	r0, [r4, #0]
 8016566:	6061      	str	r1, [r4, #4]
 8016568:	60a2      	str	r2, [r4, #8]
 801656a:	60e3      	str	r3, [r4, #12]
 801656c:	4638      	mov	r0, r7
 801656e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8016570:	f7f8 fdac 	bl	800f0cc <m_q2dcm_eml>
 8016574:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
 8016578:	ac46      	add	r4, sp, #280	; 0x118
 801657a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 801657e:	ed9d 6a46 	vldr	s12, [sp, #280]	; 0x118
 8016582:	ed9d 7a47 	vldr	s14, [sp, #284]	; 0x11c
 8016586:	eddd 7a48 	vldr	s15, [sp, #288]	; 0x120
 801658a:	eddd 6a49 	vldr	s13, [sp, #292]	; 0x124
 801658e:	ee26 6a06 	vmul.f32	s12, s12, s12
 8016592:	ee27 7a07 	vmul.f32	s14, s14, s14
 8016596:	ee67 7aa7 	vmul.f32	s15, s15, s15
 801659a:	ee37 7a06 	vadd.f32	s14, s14, s12
 801659e:	ee66 6aa6 	vmul.f32	s13, s13, s13
 80165a2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80165a6:	f50a 7616 	add.w	r6, sl, #600	; 0x258
 80165aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80165ae:	ee17 0a90 	vmov	r0, s15
 80165b2:	f7e9 ffd1 	bl	8000558 <__aeabi_f2d>
 80165b6:	ec41 0b10 	vmov	d0, r0, r1
 80165ba:	f004 fa45 	bl	801aa48 <sqrt>
 80165be:	ec51 0b10 	vmov	r0, r1, d0
 80165c2:	f7ea fb15 	bl	8000bf0 <__aeabi_d2f>
 80165c6:	ed9d 6a46 	vldr	s12, [sp, #280]	; 0x118
 80165ca:	eddd 6a47 	vldr	s13, [sp, #284]	; 0x11c
 80165ce:	ed9d 7a48 	vldr	s14, [sp, #288]	; 0x120
 80165d2:	ed9d 5a49 	vldr	s10, [sp, #292]	; 0x124
 80165d6:	9c16      	ldr	r4, [sp, #88]	; 0x58
 80165d8:	9d22      	ldr	r5, [sp, #136]	; 0x88
 80165da:	ee07 0a90 	vmov	s15, r0
 80165de:	eec6 5a27 	vdiv.f32	s11, s12, s15
 80165e2:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 80165e6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80165ea:	ee85 7a27 	vdiv.f32	s14, s10, s15
 80165ee:	edc7 5a00 	vstr	s11, [r7]
 80165f2:	ed87 6a01 	vstr	s12, [r7, #4]
 80165f6:	edc7 6a02 	vstr	s13, [r7, #8]
 80165fa:	ed87 7a03 	vstr	s14, [r7, #12]
 80165fe:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
 8016602:	f8dd 76e4 	ldr.w	r7, [sp, #1764]	; 0x6e4
 8016606:	e887 000f 	stmia.w	r7, {r0, r1, r2, r3}
 801660a:	6821      	ldr	r1, [r4, #0]
 801660c:	6862      	ldr	r2, [r4, #4]
 801660e:	68a3      	ldr	r3, [r4, #8]
 8016610:	68e0      	ldr	r0, [r4, #12]
 8016612:	60e8      	str	r0, [r5, #12]
 8016614:	3410      	adds	r4, #16
 8016616:	42b4      	cmp	r4, r6
 8016618:	6029      	str	r1, [r5, #0]
 801661a:	606a      	str	r2, [r5, #4]
 801661c:	60ab      	str	r3, [r5, #8]
 801661e:	f105 0510 	add.w	r5, r5, #16
 8016622:	d1f2      	bne.n	801660a <m_kalman_3gyro.isra.9.constprop.47+0x3162>
 8016624:	6823      	ldr	r3, [r4, #0]
 8016626:	602b      	str	r3, [r5, #0]
 8016628:	f8dd 26f0 	ldr.w	r2, [sp, #1776]	; 0x6f0
 801662c:	f8da 3094 	ldr.w	r3, [sl, #148]	; 0x94
 8016630:	6013      	str	r3, [r2, #0]
 8016632:	f8da 3098 	ldr.w	r3, [sl, #152]	; 0x98
 8016636:	6053      	str	r3, [r2, #4]
 8016638:	f8da 309c 	ldr.w	r3, [sl, #156]	; 0x9c
 801663c:	6093      	str	r3, [r2, #8]
 801663e:	f8da 30a0 	ldr.w	r3, [sl, #160]	; 0xa0
 8016642:	60d3      	str	r3, [r2, #12]
 8016644:	f8da 30a4 	ldr.w	r3, [sl, #164]	; 0xa4
 8016648:	6113      	str	r3, [r2, #16]
 801664a:	f8da 30a8 	ldr.w	r3, [sl, #168]	; 0xa8
 801664e:	6153      	str	r3, [r2, #20]
 8016650:	f8da 30ac 	ldr.w	r3, [sl, #172]	; 0xac
 8016654:	6193      	str	r3, [r2, #24]
 8016656:	f8da 30b0 	ldr.w	r3, [sl, #176]	; 0xb0
 801665a:	61d3      	str	r3, [r2, #28]
 801665c:	f8da 30b4 	ldr.w	r3, [sl, #180]	; 0xb4
 8016660:	6213      	str	r3, [r2, #32]
 8016662:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8016664:	f8dd 26ec 	ldr.w	r2, [sp, #1772]	; 0x6ec
 8016668:	681b      	ldr	r3, [r3, #0]
 801666a:	6013      	str	r3, [r2, #0]
 801666c:	f20d 6d54 	addw	sp, sp, #1620	; 0x654
 8016670:	ecbd 8b10 	vpop	{d8-d15}
 8016674:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016678:	2300      	movs	r3, #0
 801667a:	f88a 31ff 	strb.w	r3, [sl, #511]	; 0x1ff
 801667e:	f88a 3200 	strb.w	r3, [sl, #512]	; 0x200
 8016682:	f88a 3201 	strb.w	r3, [sl, #513]	; 0x201
 8016686:	f88a 3205 	strb.w	r3, [sl, #517]	; 0x205
 801668a:	f88a 3206 	strb.w	r3, [sl, #518]	; 0x206
 801668e:	f7ff b899 	b.w	80157c4 <m_kalman_3gyro.isra.9.constprop.47+0x231c>
 8016692:	2301      	movs	r3, #1
 8016694:	f7ff b80b 	b.w	80156ae <m_kalman_3gyro.isra.9.constprop.47+0x2206>
 8016698:	f8dd 16e8 	ldr.w	r1, [sp, #1768]	; 0x6e8
 801669c:	9806      	ldr	r0, [sp, #24]
 801669e:	2300      	movs	r3, #0
 80166a0:	600b      	str	r3, [r1, #0]
 80166a2:	f8dd 16e8 	ldr.w	r1, [sp, #1768]	; 0x6e8
 80166a6:	6003      	str	r3, [r0, #0]
 80166a8:	604b      	str	r3, [r1, #4]
 80166aa:	f8dd 16e8 	ldr.w	r1, [sp, #1768]	; 0x6e8
 80166ae:	6043      	str	r3, [r0, #4]
 80166b0:	608b      	str	r3, [r1, #8]
 80166b2:	6083      	str	r3, [r0, #8]
 80166b4:	f8dd 36e8 	ldr.w	r3, [sp, #1768]	; 0x6e8
 80166b8:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80166bc:	60c2      	str	r2, [r0, #12]
 80166be:	60da      	str	r2, [r3, #12]
 80166c0:	4607      	mov	r7, r0
 80166c2:	e753      	b.n	801656c <m_kalman_3gyro.isra.9.constprop.47+0x30c4>
 80166c4:	2300      	movs	r3, #0
 80166c6:	f88a 3202 	strb.w	r3, [sl, #514]	; 0x202
 80166ca:	f88a 3203 	strb.w	r3, [sl, #515]	; 0x203
 80166ce:	f88a 3204 	strb.w	r3, [sl, #516]	; 0x204
 80166d2:	f8ca 3458 	str.w	r3, [sl, #1112]	; 0x458
 80166d6:	f7fe be16 	b.w	8015306 <m_kalman_3gyro.isra.9.constprop.47+0x1e5e>
 80166da:	f8da 30a8 	ldr.w	r3, [sl, #168]	; 0xa8
 80166de:	f8da 20a4 	ldr.w	r2, [sl, #164]	; 0xa4
 80166e2:	f8ca 3084 	str.w	r3, [sl, #132]	; 0x84
 80166e6:	f89a 3030 	ldrb.w	r3, [sl, #48]	; 0x30
 80166ea:	f8ca 2080 	str.w	r2, [sl, #128]	; 0x80
 80166ee:	f8da 20a0 	ldr.w	r2, [sl, #160]	; 0xa0
 80166f2:	f88a 1202 	strb.w	r1, [sl, #514]	; 0x202
 80166f6:	f88a 1203 	strb.w	r1, [sl, #515]	; 0x203
 80166fa:	f88a 1204 	strb.w	r1, [sl, #516]	; 0x204
 80166fe:	f8ca 145c 	str.w	r1, [sl, #1116]	; 0x45c
 8016702:	f8ca 207c 	str.w	r2, [sl, #124]	; 0x7c
 8016706:	2b00      	cmp	r3, #0
 8016708:	f000 81c9 	beq.w	8016a9e <m_kalman_3gyro.isra.9.constprop.47+0x35f6>
 801670c:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
 8016710:	f88a 3030 	strb.w	r3, [sl, #48]	; 0x30
 8016714:	ac81      	add	r4, sp, #516	; 0x204
 8016716:	f7fe bdd9 	b.w	80152cc <m_kalman_3gyro.isra.9.constprop.47+0x1e24>
 801671a:	eddd ba5e 	vldr	s23, [sp, #376]	; 0x178
 801671e:	eef4 aaeb 	vcmpe.f32	s21, s23
 8016722:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016726:	f2c0 81f5 	blt.w	8016b14 <m_kalman_3gyro.isra.9.constprop.47+0x366c>
 801672a:	ed9d aa65 	vldr	s20, [sp, #404]	; 0x194
 801672e:	f7fe bc2e 	b.w	8014f8e <m_kalman_3gyro.isra.9.constprop.47+0x1ae6>
 8016732:	eeb0 3a48 	vmov.f32	s6, s16
 8016736:	eef0 7a48 	vmov.f32	s15, s16
 801673a:	e50f      	b.n	801615c <m_kalman_3gyro.isra.9.constprop.47+0x2cb4>
 801673c:	4be4      	ldr	r3, [pc, #912]	; (8016ad0 <m_kalman_3gyro.isra.9.constprop.47+0x3628>)
 801673e:	f893 3430 	ldrb.w	r3, [r3, #1072]	; 0x430
 8016742:	2b04      	cmp	r3, #4
 8016744:	f240 82e3 	bls.w	8016d0e <m_kalman_3gyro.isra.9.constprop.47+0x3866>
 8016748:	4be2      	ldr	r3, [pc, #904]	; (8016ad4 <m_kalman_3gyro.isra.9.constprop.47+0x362c>)
 801674a:	ed9f 4ae3 	vldr	s8, [pc, #908]	; 8016ad8 <m_kalman_3gyro.isra.9.constprop.47+0x3630>
 801674e:	ed93 1a04 	vldr	s2, [r3, #16]
 8016752:	ed93 3a06 	vldr	s6, [r3, #24]
 8016756:	ed93 7a03 	vldr	s14, [r3, #12]
 801675a:	eddf 5ae0 	vldr	s11, [pc, #896]	; 8016adc <m_kalman_3gyro.isra.9.constprop.47+0x3634>
 801675e:	edd3 3a12 	vldr	s7, [r3, #72]	; 0x48
 8016762:	edd3 7a07 	vldr	s15, [r3, #28]
 8016766:	ed93 6a15 	vldr	s12, [r3, #84]	; 0x54
 801676a:	ed83 7a00 	vstr	s14, [r3]
 801676e:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 8016772:	ed83 1a01 	vstr	s2, [r3, #4]
 8016776:	ee61 9a04 	vmul.f32	s19, s2, s8
 801677a:	ee27 7a04 	vmul.f32	s14, s14, s8
 801677e:	ee23 1a25 	vmul.f32	s2, s6, s11
 8016782:	edd3 aa05 	vldr	s21, [r3, #20]
 8016786:	edd3 4a08 	vldr	s9, [r3, #32]
 801678a:	ed93 2a0a 	vldr	s4, [r3, #40]	; 0x28
 801678e:	edd2 0a04 	vldr	s1, [r2, #16]
 8016792:	ed92 aa05 	vldr	s20, [r2, #20]
 8016796:	ed92 0a07 	vldr	s0, [r2, #28]
 801679a:	edd3 1a09 	vldr	s3, [r3, #36]	; 0x24
 801679e:	edd3 6a0b 	vldr	s13, [r3, #44]	; 0x2c
 80167a2:	edd2 2a08 	vldr	s5, [r2, #32]
 80167a6:	ed92 5a09 	vldr	s10, [r2, #36]	; 0x24
 80167aa:	edc2 3a00 	vstr	s7, [r2]
 80167ae:	ed83 3a03 	vstr	s6, [r3, #12]
 80167b2:	edc3 7a04 	vstr	s15, [r3, #16]
 80167b6:	ee23 3a84 	vmul.f32	s6, s7, s8
 80167ba:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80167be:	ee66 3a25 	vmul.f32	s7, s12, s11
 80167c2:	ee37 7a01 	vadd.f32	s14, s14, s2
 80167c6:	ed9f 1ac6 	vldr	s2, [pc, #792]	; 8016ae0 <m_kalman_3gyro.isra.9.constprop.47+0x3638>
 80167ca:	edc2 0a01 	vstr	s1, [r2, #4]
 80167ce:	ed82 aa02 	vstr	s20, [r2, #8]
 80167d2:	ed82 0a04 	vstr	s0, [r2, #16]
 80167d6:	edc2 2a05 	vstr	s5, [r2, #20]
 80167da:	ed82 5a06 	vstr	s10, [r2, #24]
 80167de:	edc3 aa02 	vstr	s21, [r3, #8]
 80167e2:	edc3 4a05 	vstr	s9, [r3, #20]
 80167e6:	edc3 1a06 	vstr	s3, [r3, #24]
 80167ea:	ed83 2a07 	vstr	s4, [r3, #28]
 80167ee:	edc3 6a08 	vstr	s13, [r3, #32]
 80167f2:	ed82 6a03 	vstr	s12, [r2, #12]
 80167f6:	ee6a aa84 	vmul.f32	s21, s21, s8
 80167fa:	ed92 6a0a 	vldr	s12, [r2, #40]	; 0x28
 80167fe:	ed93 ba0d 	vldr	s22, [r3, #52]	; 0x34
 8016802:	9808      	ldr	r0, [sp, #32]
 8016804:	9c07      	ldr	r4, [sp, #28]
 8016806:	ed82 6a07 	vstr	s12, [r2, #28]
 801680a:	ee60 0a84 	vmul.f32	s1, s1, s8
 801680e:	ee2a aa04 	vmul.f32	s20, s20, s8
 8016812:	ee62 2aa5 	vmul.f32	s5, s5, s11
 8016816:	ee20 4a25 	vmul.f32	s8, s0, s11
 801681a:	ee25 5a01 	vmul.f32	s10, s10, s2
 801681e:	ee79 9aa7 	vadd.f32	s19, s19, s15
 8016822:	ee64 4aa5 	vmul.f32	s9, s9, s11
 8016826:	ee62 7a01 	vmul.f32	s15, s4, s2
 801682a:	edd2 5a0c 	vldr	s11, [r2, #48]	; 0x30
 801682e:	ed9f 2aad 	vldr	s4, [pc, #692]	; 8016ae4 <m_kalman_3gyro.isra.9.constprop.47+0x363c>
 8016832:	edc2 5a09 	vstr	s11, [r2, #36]	; 0x24
 8016836:	ee61 1a81 	vmul.f32	s3, s3, s2
 801683a:	ee73 3a23 	vadd.f32	s7, s6, s7
 801683e:	ed93 3a0c 	vldr	s6, [r3, #48]	; 0x30
 8016842:	ed83 ba0a 	vstr	s22, [r3, #40]	; 0x28
 8016846:	ed83 3a09 	vstr	s6, [r3, #36]	; 0x24
 801684a:	ee30 0a84 	vadd.f32	s0, s1, s8
 801684e:	ee7a 4aa4 	vadd.f32	s9, s21, s9
 8016852:	ed93 4a0e 	vldr	s8, [r3, #56]	; 0x38
 8016856:	edd0 0a01 	vldr	s1, [r0, #4]
 801685a:	edd0 aa00 	vldr	s21, [r0]
 801685e:	edc3 0a0d 	vstr	s1, [r3, #52]	; 0x34
 8016862:	ee77 1a21 	vadd.f32	s3, s14, s3
 8016866:	ee23 3a02 	vmul.f32	s6, s6, s4
 801686a:	ee3a 7a22 	vadd.f32	s14, s20, s5
 801686e:	ee73 3a85 	vadd.f32	s7, s7, s10
 8016872:	ed94 aa00 	vldr	s20, [r4]
 8016876:	edd2 2a0b 	vldr	s5, [r2, #44]	; 0x2c
 801687a:	edc3 aa0c 	vstr	s21, [r3, #48]	; 0x30
 801687e:	ee2b 5a02 	vmul.f32	s10, s22, s4
 8016882:	ee65 5a82 	vmul.f32	s11, s11, s4
 8016886:	ee79 9aa7 	vadd.f32	s19, s19, s15
 801688a:	ee66 6a81 	vmul.f32	s13, s13, s2
 801688e:	eddf 7a96 	vldr	s15, [pc, #600]	; 8016ae8 <m_kalman_3gyro.isra.9.constprop.47+0x3640>
 8016892:	ed82 aa0c 	vstr	s20, [r2, #48]	; 0x30
 8016896:	ee24 ba02 	vmul.f32	s22, s8, s4
 801689a:	ee71 ba83 	vadd.f32	s23, s3, s6
 801689e:	ee79 9a85 	vadd.f32	s19, s19, s10
 80168a2:	edd0 1a02 	vldr	s3, [r0, #8]
 80168a6:	ed92 5a0d 	vldr	s10, [r2, #52]	; 0x34
 80168aa:	ed83 4a0b 	vstr	s8, [r3, #44]	; 0x2c
 80168ae:	ee20 3aa7 	vmul.f32	s6, s1, s15
 80168b2:	ee74 6aa6 	vadd.f32	s13, s9, s13
 80168b6:	ee26 6a01 	vmul.f32	s12, s12, s2
 80168ba:	ee73 4aa5 	vadd.f32	s9, s7, s11
 80168be:	ee6a aaa7 	vmul.f32	s21, s21, s15
 80168c2:	ee2a aa27 	vmul.f32	s20, s20, s15
 80168c6:	ee39 3a83 	vadd.f32	s6, s19, s6
 80168ca:	ee61 0aa7 	vmul.f32	s1, s3, s15
 80168ce:	ee22 1a81 	vmul.f32	s2, s5, s2
 80168d2:	edd4 5a01 	vldr	s11, [r4, #4]
 80168d6:	ed82 5a0a 	vstr	s10, [r2, #40]	; 0x28
 80168da:	ee7b 3aaa 	vadd.f32	s7, s23, s21
 80168de:	ee74 4a8a 	vadd.f32	s9, s9, s20
 80168e2:	ee25 5a02 	vmul.f32	s10, s10, s4
 80168e6:	ee30 6a06 	vadd.f32	s12, s0, s12
 80168ea:	ee76 6a8b 	vadd.f32	s13, s13, s22
 80168ee:	ed92 0a0e 	vldr	s0, [r2, #56]	; 0x38
 80168f2:	edc2 5a0d 	vstr	s11, [r2, #52]	; 0x34
 80168f6:	ee20 2a02 	vmul.f32	s4, s0, s4
 80168fa:	ee14 0a90 	vmov	r0, s9
 80168fe:	ee76 6aa0 	vadd.f32	s13, s13, s1
 8016902:	ee65 5aa7 	vmul.f32	s11, s11, s15
 8016906:	ee63 0a03 	vmul.f32	s1, s6, s6
 801690a:	ee37 7a01 	vadd.f32	s14, s14, s2
 801690e:	ee36 6a05 	vadd.f32	s12, s12, s10
 8016912:	ed94 1a02 	vldr	s2, [r4, #8]
 8016916:	edc3 1a0e 	vstr	s3, [r3, #56]	; 0x38
 801691a:	461c      	mov	r4, r3
 801691c:	ee23 5aa3 	vmul.f32	s10, s7, s7
 8016920:	4619      	mov	r1, r3
 8016922:	ee37 7a02 	vadd.f32	s14, s14, s4
 8016926:	ee36 6a25 	vadd.f32	s12, s12, s11
 801692a:	ee61 7a27 	vmul.f32	s15, s2, s15
 801692e:	ee75 5a20 	vadd.f32	s11, s10, s1
 8016932:	f844 0f84 	str.w	r0, [r4, #132]!
 8016936:	ee26 5aa6 	vmul.f32	s10, s13, s13
 801693a:	ee13 0a90 	vmov	r0, s7
 801693e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016942:	f841 0f78 	str.w	r0, [r1, #120]!
 8016946:	ee35 7a25 	vadd.f32	s14, s10, s11
 801694a:	ed81 3a01 	vstr	s6, [r1, #4]
 801694e:	ed82 1a0e 	vstr	s2, [r2, #56]	; 0x38
 8016952:	edc1 6a02 	vstr	s13, [r1, #8]
 8016956:	ee17 0a10 	vmov	r0, s14
 801695a:	ed82 0a0b 	vstr	s0, [r2, #44]	; 0x2c
 801695e:	edc2 2a08 	vstr	s5, [r2, #32]
 8016962:	ed84 6a01 	vstr	s12, [r4, #4]
 8016966:	edc4 7a02 	vstr	s15, [r4, #8]
 801696a:	f7e9 fdf5 	bl	8000558 <__aeabi_f2d>
 801696e:	ec41 0b10 	vmov	d0, r0, r1
 8016972:	f004 f869 	bl	801aa48 <sqrt>
 8016976:	edd4 7a00 	vldr	s15, [r4]
 801697a:	edd4 6a01 	vldr	s13, [r4, #4]
 801697e:	ed94 7a02 	vldr	s14, [r4, #8]
 8016982:	ee66 6aa6 	vmul.f32	s13, s13, s13
 8016986:	ee67 7aa7 	vmul.f32	s15, s15, s15
 801698a:	ee27 7a07 	vmul.f32	s14, s14, s14
 801698e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8016992:	ec57 6b10 	vmov	r6, r7, d0
 8016996:	ee77 7a27 	vadd.f32	s15, s14, s15
 801699a:	ee17 0a90 	vmov	r0, s15
 801699e:	f7e9 fddb 	bl	8000558 <__aeabi_f2d>
 80169a2:	ec41 0b10 	vmov	d0, r0, r1
 80169a6:	f004 f84f 	bl	801aa48 <sqrt>
 80169aa:	ec51 0b10 	vmov	r0, r1, d0
 80169ae:	f7ea f91f 	bl	8000bf0 <__aeabi_d2f>
 80169b2:	4639      	mov	r1, r7
 80169b4:	ee09 0a90 	vmov	s19, r0
 80169b8:	4630      	mov	r0, r6
 80169ba:	f7ea f919 	bl	8000bf0 <__aeabi_d2f>
 80169be:	ee07 0a90 	vmov	s15, r0
 80169c2:	eeb4 dae7 	vcmpe.f32	s26, s15
 80169c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80169ca:	dd68      	ble.n	8016a9e <m_kalman_3gyro.isra.9.constprop.47+0x35f6>
 80169cc:	eeb4 fae9 	vcmpe.f32	s30, s19
 80169d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80169d4:	dd63      	ble.n	8016a9e <m_kalman_3gyro.isra.9.constprop.47+0x35f6>
 80169d6:	9b07      	ldr	r3, [sp, #28]
 80169d8:	ed93 7a00 	vldr	s14, [r3]
 80169dc:	eef3 7a09 	vmov.f32	s15, #57	; 0x41c80000  25.0
 80169e0:	eeb0 7ac7 	vabs.f32	s14, s14
 80169e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80169e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80169ec:	d557      	bpl.n	8016a9e <m_kalman_3gyro.isra.9.constprop.47+0x35f6>
 80169ee:	ed93 7a01 	vldr	s14, [r3, #4]
 80169f2:	eeb0 7ac7 	vabs.f32	s14, s14
 80169f6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80169fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80169fe:	d54e      	bpl.n	8016a9e <m_kalman_3gyro.isra.9.constprop.47+0x35f6>
 8016a00:	ed93 7a02 	vldr	s14, [r3, #8]
 8016a04:	eeb0 7ac7 	vabs.f32	s14, s14
 8016a08:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8016a0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016a10:	d545      	bpl.n	8016a9e <m_kalman_3gyro.isra.9.constprop.47+0x35f6>
 8016a12:	9b08      	ldr	r3, [sp, #32]
 8016a14:	edd3 7a00 	vldr	s15, [r3]
 8016a18:	eef0 7ae7 	vabs.f32	s15, s15
 8016a1c:	ee17 0a90 	vmov	r0, s15
 8016a20:	f7e9 fd9a 	bl	8000558 <__aeabi_f2d>
 8016a24:	a328      	add	r3, pc, #160	; (adr r3, 8016ac8 <m_kalman_3gyro.isra.9.constprop.47+0x3620>)
 8016a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016a2a:	f7ea f85b 	bl	8000ae4 <__aeabi_dcmplt>
 8016a2e:	b3b0      	cbz	r0, 8016a9e <m_kalman_3gyro.isra.9.constprop.47+0x35f6>
 8016a30:	9b08      	ldr	r3, [sp, #32]
 8016a32:	edd3 7a01 	vldr	s15, [r3, #4]
 8016a36:	eef0 7ae7 	vabs.f32	s15, s15
 8016a3a:	ee17 0a90 	vmov	r0, s15
 8016a3e:	f7e9 fd8b 	bl	8000558 <__aeabi_f2d>
 8016a42:	a321      	add	r3, pc, #132	; (adr r3, 8016ac8 <m_kalman_3gyro.isra.9.constprop.47+0x3620>)
 8016a44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016a48:	f7ea f84c 	bl	8000ae4 <__aeabi_dcmplt>
 8016a4c:	b338      	cbz	r0, 8016a9e <m_kalman_3gyro.isra.9.constprop.47+0x35f6>
 8016a4e:	9b08      	ldr	r3, [sp, #32]
 8016a50:	edd3 7a02 	vldr	s15, [r3, #8]
 8016a54:	eef0 7ae7 	vabs.f32	s15, s15
 8016a58:	ee17 0a90 	vmov	r0, s15
 8016a5c:	f7e9 fd7c 	bl	8000558 <__aeabi_f2d>
 8016a60:	a319      	add	r3, pc, #100	; (adr r3, 8016ac8 <m_kalman_3gyro.isra.9.constprop.47+0x3620>)
 8016a62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016a66:	f7ea f83d 	bl	8000ae4 <__aeabi_dcmplt>
 8016a6a:	b1c0      	cbz	r0, 8016a9e <m_kalman_3gyro.isra.9.constprop.47+0x35f6>
 8016a6c:	f8da 2450 	ldr.w	r2, [sl, #1104]	; 0x450
 8016a70:	2a0a      	cmp	r2, #10
 8016a72:	f000 810c 	beq.w	8016c8e <m_kalman_3gyro.isra.9.constprop.47+0x37e6>
 8016a76:	2300      	movs	r3, #0
 8016a78:	2a00      	cmp	r2, #0
 8016a7a:	f88a 3202 	strb.w	r3, [sl, #514]	; 0x202
 8016a7e:	f88a 3203 	strb.w	r3, [sl, #515]	; 0x203
 8016a82:	f88a 3204 	strb.w	r3, [sl, #516]	; 0x204
 8016a86:	f102 0301 	add.w	r3, r2, #1
 8016a8a:	dd03      	ble.n	8016a94 <m_kalman_3gyro.isra.9.constprop.47+0x35ec>
 8016a8c:	2b00      	cmp	r3, #0
 8016a8e:	bfd8      	it	le
 8016a90:	f06f 4300 	mvnle.w	r3, #2147483648	; 0x80000000
 8016a94:	2200      	movs	r2, #0
 8016a96:	f8ca 3450 	str.w	r3, [sl, #1104]	; 0x450
 8016a9a:	f8ca 245c 	str.w	r2, [sl, #1116]	; 0x45c
 8016a9e:	ac81      	add	r4, sp, #516	; 0x204
 8016aa0:	f7fe bc14 	b.w	80152cc <m_kalman_3gyro.isra.9.constprop.47+0x1e24>
 8016aa4:	eeb0 4a48 	vmov.f32	s8, s16
 8016aa8:	e442      	b.n	8016330 <m_kalman_3gyro.isra.9.constprop.47+0x2e88>
 8016aaa:	eeb0 5a48 	vmov.f32	s10, s16
 8016aae:	e458      	b.n	8016362 <m_kalman_3gyro.isra.9.constprop.47+0x2eba>
 8016ab0:	eef0 6a48 	vmov.f32	s13, s16
 8016ab4:	eeb0 ca48 	vmov.f32	s24, s16
 8016ab8:	e417      	b.n	80162ea <m_kalman_3gyro.isra.9.constprop.47+0x2e42>
 8016aba:	eeb0 5a48 	vmov.f32	s10, s16
 8016abe:	f7ff bb3d 	b.w	801613c <m_kalman_3gyro.isra.9.constprop.47+0x2c94>
 8016ac2:	bf00      	nop
 8016ac4:	f3af 8000 	nop.w
 8016ac8:	66666666 	.word	0x66666666
 8016acc:	3ff66666 	.word	0x3ff66666
 8016ad0:	20001660 	.word	0x20001660
 8016ad4:	20001a94 	.word	0x20001a94
 8016ad8:	be4ccccd 	.word	0xbe4ccccd
 8016adc:	bdcccccd 	.word	0xbdcccccd
 8016ae0:	00000000 	.word	0x00000000
 8016ae4:	3dcccccd 	.word	0x3dcccccd
 8016ae8:	3e4ccccd 	.word	0x3e4ccccd
 8016aec:	f89a 28ae 	ldrb.w	r2, [sl, #2222]	; 0x8ae
 8016af0:	2a00      	cmp	r2, #0
 8016af2:	d05e      	beq.n	8016bb2 <m_kalman_3gyro.isra.9.constprop.47+0x370a>
 8016af4:	3a01      	subs	r2, #1
 8016af6:	2300      	movs	r3, #0
 8016af8:	f88a 28ae 	strb.w	r2, [sl, #2222]	; 0x8ae
 8016afc:	f88a 31fc 	strb.w	r3, [sl, #508]	; 0x1fc
 8016b00:	f88a 31fd 	strb.w	r3, [sl, #509]	; 0x1fd
 8016b04:	f88a 31fe 	strb.w	r3, [sl, #510]	; 0x1fe
 8016b08:	f88a 3205 	strb.w	r3, [sl, #517]	; 0x205
 8016b0c:	f88a 3207 	strb.w	r3, [sl, #519]	; 0x207
 8016b10:	f7fe be90 	b.w	8015834 <m_kalman_3gyro.isra.9.constprop.47+0x238c>
 8016b14:	4b92      	ldr	r3, [pc, #584]	; (8016d60 <m_kalman_3gyro.isra.9.constprop.47+0x38b8>)
 8016b16:	e9d3 0100 	ldrd	r0, r1, [r3]
 8016b1a:	f7ea f869 	bl	8000bf0 <__aeabi_d2f>
 8016b1e:	eef4 aacb 	vcmpe.f32	s21, s22
 8016b22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016b26:	ee0a 0a10 	vmov	s20, r0
 8016b2a:	f6fe aa30 	blt.w	8014f8e <m_kalman_3gyro.isra.9.constprop.47+0x1ae6>
 8016b2e:	eef4 aaeb 	vcmpe.f32	s21, s23
 8016b32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016b36:	f63e aa2a 	bhi.w	8014f8e <m_kalman_3gyro.isra.9.constprop.47+0x1ae6>
 8016b3a:	2007      	movs	r0, #7
 8016b3c:	2402      	movs	r4, #2
 8016b3e:	2301      	movs	r3, #1
 8016b40:	f06f 4540 	mvn.w	r5, #3221225472	; 0xc0000000
 8016b44:	e009      	b.n	8016b5a <m_kalman_3gyro.isra.9.constprop.47+0x36b2>
 8016b46:	edd1 7a00 	vldr	s15, [r1]
 8016b4a:	eef4 aae7 	vcmpe.f32	s21, s15
 8016b4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016b52:	bfa6      	itte	ge
 8016b54:	1c54      	addge	r4, r2, #1
 8016b56:	4613      	movge	r3, r2
 8016b58:	4610      	movlt	r0, r2
 8016b5a:	18c2      	adds	r2, r0, r3
 8016b5c:	0852      	lsrs	r2, r2, #1
 8016b5e:	1951      	adds	r1, r2, r5
 8016b60:	f50d 66ca 	add.w	r6, sp, #1616	; 0x650
 8016b64:	eb06 0181 	add.w	r1, r6, r1, lsl #2
 8016b68:	42a0      	cmp	r0, r4
 8016b6a:	f5a1 619e 	sub.w	r1, r1, #1264	; 0x4f0
 8016b6e:	d8ea      	bhi.n	8016b46 <m_kalman_3gyro.isra.9.constprop.47+0x369e>
 8016b70:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
 8016b74:	3a01      	subs	r2, #1
 8016b76:	0092      	lsls	r2, r2, #2
 8016b78:	009b      	lsls	r3, r3, #2
 8016b7a:	a958      	add	r1, sp, #352	; 0x160
 8016b7c:	1888      	adds	r0, r1, r2
 8016b7e:	4419      	add	r1, r3
 8016b80:	ed90 7a00 	vldr	s14, [r0]
 8016b84:	edd1 7a00 	vldr	s15, [r1]
 8016b88:	ee7a aac7 	vsub.f32	s21, s21, s14
 8016b8c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8016b90:	a95f      	add	r1, sp, #380	; 0x17c
 8016b92:	ee8a aaa7 	vdiv.f32	s20, s21, s15
 8016b96:	440a      	add	r2, r1
 8016b98:	440b      	add	r3, r1
 8016b9a:	ed92 7a00 	vldr	s14, [r2]
 8016b9e:	edd3 7a00 	vldr	s15, [r3]
 8016ba2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8016ba6:	ee2a aa27 	vmul.f32	s20, s20, s15
 8016baa:	ee3a aa07 	vadd.f32	s20, s20, s14
 8016bae:	f7fe b9ee 	b.w	8014f8e <m_kalman_3gyro.isra.9.constprop.47+0x1ae6>
 8016bb2:	f8da 58b0 	ldr.w	r5, [sl, #2224]	; 0x8b0
 8016bb6:	b175      	cbz	r5, 8016bd6 <m_kalman_3gyro.isra.9.constprop.47+0x372e>
 8016bb8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8016bba:	6818      	ldr	r0, [r3, #0]
 8016bbc:	f7e9 fccc 	bl	8000558 <__aeabi_f2d>
 8016bc0:	a365      	add	r3, pc, #404	; (adr r3, 8016d58 <m_kalman_3gyro.isra.9.constprop.47+0x38b0>)
 8016bc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016bc6:	f7e9 ffab 	bl	8000b20 <__aeabi_dcmpgt>
 8016bca:	b120      	cbz	r0, 8016bd6 <m_kalman_3gyro.isra.9.constprop.47+0x372e>
 8016bcc:	3d01      	subs	r5, #1
 8016bce:	f8ca 58b0 	str.w	r5, [sl, #2224]	; 0x8b0
 8016bd2:	f7fe be2f 	b.w	8015834 <m_kalman_3gyro.isra.9.constprop.47+0x238c>
 8016bd6:	9b32      	ldr	r3, [sp, #200]	; 0xc8
 8016bd8:	6818      	ldr	r0, [r3, #0]
 8016bda:	f7e9 fcbd 	bl	8000558 <__aeabi_f2d>
 8016bde:	4606      	mov	r6, r0
 8016be0:	ee1d 0a10 	vmov	r0, s26
 8016be4:	460f      	mov	r7, r1
 8016be6:	f7e9 fcb7 	bl	8000558 <__aeabi_f2d>
 8016bea:	2200      	movs	r2, #0
 8016bec:	4b5d      	ldr	r3, [pc, #372]	; (8016d64 <m_kalman_3gyro.isra.9.constprop.47+0x38bc>)
 8016bee:	f7e9 fd07 	bl	8000600 <__aeabi_dmul>
 8016bf2:	4602      	mov	r2, r0
 8016bf4:	460b      	mov	r3, r1
 8016bf6:	4630      	mov	r0, r6
 8016bf8:	4639      	mov	r1, r7
 8016bfa:	f7e9 ff73 	bl	8000ae4 <__aeabi_dcmplt>
 8016bfe:	2800      	cmp	r0, #0
 8016c00:	f43e ae18 	beq.w	8015834 <m_kalman_3gyro.isra.9.constprop.47+0x238c>
 8016c04:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 8016c06:	6818      	ldr	r0, [r3, #0]
 8016c08:	f7e9 fca6 	bl	8000558 <__aeabi_f2d>
 8016c0c:	4606      	mov	r6, r0
 8016c0e:	ee1f 0a10 	vmov	r0, s30
 8016c12:	460f      	mov	r7, r1
 8016c14:	f7e9 fca0 	bl	8000558 <__aeabi_f2d>
 8016c18:	2200      	movs	r2, #0
 8016c1a:	4b52      	ldr	r3, [pc, #328]	; (8016d64 <m_kalman_3gyro.isra.9.constprop.47+0x38bc>)
 8016c1c:	f7e9 fcf0 	bl	8000600 <__aeabi_dmul>
 8016c20:	4602      	mov	r2, r0
 8016c22:	460b      	mov	r3, r1
 8016c24:	4630      	mov	r0, r6
 8016c26:	4639      	mov	r1, r7
 8016c28:	f7e9 ff5c 	bl	8000ae4 <__aeabi_dcmplt>
 8016c2c:	2800      	cmp	r0, #0
 8016c2e:	f43e ae01 	beq.w	8015834 <m_kalman_3gyro.isra.9.constprop.47+0x238c>
 8016c32:	4b4d      	ldr	r3, [pc, #308]	; (8016d68 <m_kalman_3gyro.isra.9.constprop.47+0x38c0>)
 8016c34:	6818      	ldr	r0, [r3, #0]
 8016c36:	f7e9 fc8f 	bl	8000558 <__aeabi_f2d>
 8016c3a:	4606      	mov	r6, r0
 8016c3c:	ee1e 0a90 	vmov	r0, s29
 8016c40:	460f      	mov	r7, r1
 8016c42:	f7e9 fc89 	bl	8000558 <__aeabi_f2d>
 8016c46:	4602      	mov	r2, r0
 8016c48:	460b      	mov	r3, r1
 8016c4a:	f7e9 fb27 	bl	800029c <__adddf3>
 8016c4e:	4602      	mov	r2, r0
 8016c50:	460b      	mov	r3, r1
 8016c52:	4630      	mov	r0, r6
 8016c54:	4639      	mov	r1, r7
 8016c56:	f7e9 ff63 	bl	8000b20 <__aeabi_dcmpgt>
 8016c5a:	2800      	cmp	r0, #0
 8016c5c:	f000 8387 	beq.w	801736e <m_kalman_3gyro.isra.9.constprop.47+0x3ec6>
 8016c60:	f89a 28ad 	ldrb.w	r2, [sl, #2221]	; 0x8ad
 8016c64:	2300      	movs	r3, #0
 8016c66:	2a0e      	cmp	r2, #14
 8016c68:	f88a 31fc 	strb.w	r3, [sl, #508]	; 0x1fc
 8016c6c:	f88a 31fd 	strb.w	r3, [sl, #509]	; 0x1fd
 8016c70:	f88a 31fe 	strb.w	r3, [sl, #510]	; 0x1fe
 8016c74:	f88a 3205 	strb.w	r3, [sl, #517]	; 0x205
 8016c78:	f88a 3207 	strb.w	r3, [sl, #519]	; 0x207
 8016c7c:	bf95      	itete	ls
 8016c7e:	3203      	addls	r2, #3
 8016c80:	2364      	movhi	r3, #100	; 0x64
 8016c82:	f88a 28ad 	strbls.w	r2, [sl, #2221]	; 0x8ad
 8016c86:	f8ca 38b0 	strhi.w	r3, [sl, #2224]	; 0x8b0
 8016c8a:	f7fe bdd3 	b.w	8015834 <m_kalman_3gyro.isra.9.constprop.47+0x238c>
 8016c8e:	2301      	movs	r3, #1
 8016c90:	9907      	ldr	r1, [sp, #28]
 8016c92:	f88a 3202 	strb.w	r3, [sl, #514]	; 0x202
 8016c96:	f88a 3203 	strb.w	r3, [sl, #515]	; 0x203
 8016c9a:	f88a 3204 	strb.w	r3, [sl, #516]	; 0x204
 8016c9e:	680a      	ldr	r2, [r1, #0]
 8016ca0:	f8ca 207c 	str.w	r2, [sl, #124]	; 0x7c
 8016ca4:	684a      	ldr	r2, [r1, #4]
 8016ca6:	f8ca 2080 	str.w	r2, [sl, #128]	; 0x80
 8016caa:	688a      	ldr	r2, [r1, #8]
 8016cac:	f8ca 2084 	str.w	r2, [sl, #132]	; 0x84
 8016cb0:	f8dd 26f8 	ldr.w	r2, [sp, #1784]	; 0x6f8
 8016cb4:	7013      	strb	r3, [r2, #0]
 8016cb6:	f8da 345c 	ldr.w	r3, [sl, #1116]	; 0x45c
 8016cba:	f89a 2030 	ldrb.w	r2, [sl, #48]	; 0x30
 8016cbe:	3301      	adds	r3, #1
 8016cc0:	f8ca 345c 	str.w	r3, [sl, #1116]	; 0x45c
 8016cc4:	b172      	cbz	r2, 8016ce4 <m_kalman_3gyro.isra.9.constprop.47+0x383c>
 8016cc6:	f8da 1080 	ldr.w	r1, [sl, #128]	; 0x80
 8016cca:	f8da 2084 	ldr.w	r2, [sl, #132]	; 0x84
 8016cce:	f8ca 10a4 	str.w	r1, [sl, #164]	; 0xa4
 8016cd2:	f8ca 20a8 	str.w	r2, [sl, #168]	; 0xa8
 8016cd6:	f8da 107c 	ldr.w	r1, [sl, #124]	; 0x7c
 8016cda:	f8ca 10a0 	str.w	r1, [sl, #160]	; 0xa0
 8016cde:	2200      	movs	r2, #0
 8016ce0:	f88a 2030 	strb.w	r2, [sl, #48]	; 0x30
 8016ce4:	2b1e      	cmp	r3, #30
 8016ce6:	f47f aeda 	bne.w	8016a9e <m_kalman_3gyro.isra.9.constprop.47+0x35f6>
 8016cea:	f60a 0398 	addw	r3, sl, #2200	; 0x898
 8016cee:	f8da 00a0 	ldr.w	r0, [sl, #160]	; 0xa0
 8016cf2:	f8da 10a4 	ldr.w	r1, [sl, #164]	; 0xa4
 8016cf6:	f8da 20a8 	ldr.w	r2, [sl, #168]	; 0xa8
 8016cfa:	6018      	str	r0, [r3, #0]
 8016cfc:	f60a 039c 	addw	r3, sl, #2204	; 0x89c
 8016d00:	ac81      	add	r4, sp, #516	; 0x204
 8016d02:	6019      	str	r1, [r3, #0]
 8016d04:	f50a 630a 	add.w	r3, sl, #2208	; 0x8a0
 8016d08:	601a      	str	r2, [r3, #0]
 8016d0a:	f7fe badf 	b.w	80152cc <m_kalman_3gyro.isra.9.constprop.47+0x1e24>
 8016d0e:	4a17      	ldr	r2, [pc, #92]	; (8016d6c <m_kalman_3gyro.isra.9.constprop.47+0x38c4>)
 8016d10:	9d08      	ldr	r5, [sp, #32]
 8016d12:	9f07      	ldr	r7, [sp, #28]
 8016d14:	68ae      	ldr	r6, [r5, #8]
 8016d16:	682c      	ldr	r4, [r5, #0]
 8016d18:	eb03 0043 	add.w	r0, r3, r3, lsl #1
 8016d1c:	0080      	lsls	r0, r0, #2
 8016d1e:	f102 013c 	add.w	r1, r2, #60	; 0x3c
 8016d22:	4402      	add	r2, r0
 8016d24:	4401      	add	r1, r0
 8016d26:	6096      	str	r6, [r2, #8]
 8016d28:	4e0d      	ldr	r6, [pc, #52]	; (8016d60 <m_kalman_3gyro.isra.9.constprop.47+0x38b8>)
 8016d2a:	6868      	ldr	r0, [r5, #4]
 8016d2c:	6014      	str	r4, [r2, #0]
 8016d2e:	3301      	adds	r3, #1
 8016d30:	683d      	ldr	r5, [r7, #0]
 8016d32:	6050      	str	r0, [r2, #4]
 8016d34:	687c      	ldr	r4, [r7, #4]
 8016d36:	68b8      	ldr	r0, [r7, #8]
 8016d38:	f886 3430 	strb.w	r3, [r6, #1072]	; 0x430
 8016d3c:	f8dd 36f8 	ldr.w	r3, [sp, #1784]	; 0x6f8
 8016d40:	600d      	str	r5, [r1, #0]
 8016d42:	2200      	movs	r2, #0
 8016d44:	604c      	str	r4, [r1, #4]
 8016d46:	6088      	str	r0, [r1, #8]
 8016d48:	701a      	strb	r2, [r3, #0]
 8016d4a:	f20d 6d54 	addw	sp, sp, #1620	; 0x654
 8016d4e:	ecbd 8b10 	vpop	{d8-d15}
 8016d52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016d56:	bf00      	nop
 8016d58:	33333333 	.word	0x33333333
 8016d5c:	3fd33333 	.word	0x3fd33333
 8016d60:	20001660 	.word	0x20001660
 8016d64:	3ff80000 	.word	0x3ff80000
 8016d68:	20001a80 	.word	0x20001a80
 8016d6c:	20001a94 	.word	0x20001a94
 8016d70:	f60a 0274 	addw	r2, sl, #2164	; 0x874
 8016d74:	f60a 0378 	addw	r3, sl, #2168	; 0x878
 8016d78:	ed92 7a00 	vldr	s14, [r2]
 8016d7c:	edd3 7a00 	vldr	s15, [r3]
 8016d80:	9305      	str	r3, [sp, #20]
 8016d82:	f60a 037c 	addw	r3, sl, #2172	; 0x87c
 8016d86:	ee67 6a07 	vmul.f32	s13, s14, s14
 8016d8a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8016d8e:	ed93 7a00 	vldr	s14, [r3]
 8016d92:	9300      	str	r3, [sp, #0]
 8016d94:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8016d98:	ee27 7a07 	vmul.f32	s14, s14, s14
 8016d9c:	920c      	str	r2, [sp, #48]	; 0x30
 8016d9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016da2:	f50a 6808 	add.w	r8, sl, #2176	; 0x880
 8016da6:	ee17 0a90 	vmov	r0, s15
 8016daa:	f7e9 fbd5 	bl	8000558 <__aeabi_f2d>
 8016dae:	ec41 0b10 	vmov	d0, r0, r1
 8016db2:	f003 fe49 	bl	801aa48 <sqrt>
 8016db6:	f60a 0284 	addw	r2, sl, #2180	; 0x884
 8016dba:	4614      	mov	r4, r2
 8016dbc:	ec51 0b10 	vmov	r0, r1, d0
 8016dc0:	f7e9 ff16 	bl	8000bf0 <__aeabi_d2f>
 8016dc4:	edd4 7a00 	vldr	s15, [r4]
 8016dc8:	ed98 7a00 	vldr	s14, [r8]
 8016dcc:	9402      	str	r4, [sp, #8]
 8016dce:	f60a 0788 	addw	r7, sl, #2184	; 0x888
 8016dd2:	ee67 6a07 	vmul.f32	s13, s14, s14
 8016dd6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8016dda:	ed97 7a00 	vldr	s14, [r7]
 8016dde:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8016de2:	ee27 7a07 	vmul.f32	s14, s14, s14
 8016de6:	ee0a 0a90 	vmov	s21, r0
 8016dea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016dee:	ac81      	add	r4, sp, #516	; 0x204
 8016df0:	ee17 0a90 	vmov	r0, s15
 8016df4:	f7e9 fbb0 	bl	8000558 <__aeabi_f2d>
 8016df8:	ec41 0b10 	vmov	d0, r0, r1
 8016dfc:	f003 fe24 	bl	801aa48 <sqrt>
 8016e00:	ec51 0b10 	vmov	r0, r1, d0
 8016e04:	f7e9 fef4 	bl	8000bf0 <__aeabi_d2f>
 8016e08:	9b00      	ldr	r3, [sp, #0]
 8016e0a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8016e0c:	edd3 6a00 	vldr	s13, [r3]
 8016e10:	edd2 4a00 	vldr	s9, [r2]
 8016e14:	9b05      	ldr	r3, [sp, #20]
 8016e16:	9a02      	ldr	r2, [sp, #8]
 8016e18:	ed97 5a00 	vldr	s10, [r7]
 8016e1c:	edd2 5a00 	vldr	s11, [r2]
 8016e20:	ed93 6a00 	vldr	s12, [r3]
 8016e24:	ed98 7a00 	vldr	s14, [r8]
 8016e28:	4be5      	ldr	r3, [pc, #916]	; (80171c0 <m_kalman_3gyro.isra.9.constprop.47+0x3d18>)
 8016e2a:	ee07 0a90 	vmov	s15, r0
 8016e2e:	ee85 eaa7 	vdiv.f32	s28, s11, s15
 8016e32:	6018      	str	r0, [r3, #0]
 8016e34:	af4a      	add	r7, sp, #296	; 0x128
 8016e36:	eec5 da27 	vdiv.f32	s27, s10, s15
 8016e3a:	eec7 fa27 	vdiv.f32	s31, s14, s15
 8016e3e:	ee86 7aaa 	vdiv.f32	s14, s13, s21
 8016e42:	eec6 7a2a 	vdiv.f32	s15, s12, s21
 8016e46:	eec4 6aaa 	vdiv.f32	s13, s9, s21
 8016e4a:	ee27 6a2f 	vmul.f32	s12, s14, s31
 8016e4e:	ee6d baa6 	vmul.f32	s23, s27, s13
 8016e52:	ee27 7a0e 	vmul.f32	s14, s14, s28
 8016e56:	ee2d baa7 	vmul.f32	s22, s27, s15
 8016e5a:	ee7b bac6 	vsub.f32	s23, s23, s12
 8016e5e:	ee6e 6a26 	vmul.f32	s13, s28, s13
 8016e62:	ee37 ba4b 	vsub.f32	s22, s14, s22
 8016e66:	ee67 7aaf 	vmul.f32	s15, s15, s31
 8016e6a:	ee2b 7a0b 	vmul.f32	s14, s22, s22
 8016e6e:	ee77 aae6 	vsub.f32	s21, s15, s13
 8016e72:	ee6b 7aab 	vmul.f32	s15, s23, s23
 8016e76:	ee6a 6aaa 	vmul.f32	s13, s21, s21
 8016e7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016e7e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8016e82:	ee17 0a90 	vmov	r0, s15
 8016e86:	f7e9 fb67 	bl	8000558 <__aeabi_f2d>
 8016e8a:	ec41 0b10 	vmov	d0, r0, r1
 8016e8e:	f003 fddb 	bl	801aa48 <sqrt>
 8016e92:	ec51 0b10 	vmov	r0, r1, d0
 8016e96:	f7e9 feab 	bl	8000bf0 <__aeabi_d2f>
 8016e9a:	ee07 0a90 	vmov	s15, r0
 8016e9e:	ee8b 6aa7 	vdiv.f32	s12, s23, s15
 8016ea2:	aa78      	add	r2, sp, #480	; 0x1e0
 8016ea4:	4620      	mov	r0, r4
 8016ea6:	9916      	ldr	r1, [sp, #88]	; 0x58
 8016ea8:	eeca 6aa7 	vdiv.f32	s13, s21, s15
 8016eac:	eecb 5a27 	vdiv.f32	s11, s22, s15
 8016eb0:	ee2d 5a86 	vmul.f32	s10, s27, s12
 8016eb4:	ee66 7a8e 	vmul.f32	s15, s13, s28
 8016eb8:	ee6f 4a86 	vmul.f32	s9, s31, s12
 8016ebc:	ee35 5a67 	vsub.f32	s10, s10, s15
 8016ec0:	ee2e 7a25 	vmul.f32	s14, s28, s11
 8016ec4:	ee66 7aaf 	vmul.f32	s15, s13, s31
 8016ec8:	ed84 5a00 	vstr	s10, [r4]
 8016ecc:	ee2d 5aa5 	vmul.f32	s10, s27, s11
 8016ed0:	ee37 7a64 	vsub.f32	s14, s14, s9
 8016ed4:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8016ed8:	ed84 6a04 	vstr	s12, [r4, #16]
 8016edc:	edc4 6a07 	vstr	s13, [r4, #28]
 8016ee0:	edc4 7a03 	vstr	s15, [r4, #12]
 8016ee4:	edc4 5a01 	vstr	s11, [r4, #4]
 8016ee8:	ed84 7a06 	vstr	s14, [r4, #24]
 8016eec:	edc4 fa02 	vstr	s31, [r4, #8]
 8016ef0:	ed84 ea05 	vstr	s28, [r4, #20]
 8016ef4:	edc4 da08 	vstr	s27, [r4, #32]
 8016ef8:	f7f7 feb6 	bl	800ec68 <m_mldivide>
 8016efc:	a946      	add	r1, sp, #280	; 0x118
 8016efe:	a878      	add	r0, sp, #480	; 0x1e0
 8016f00:	f7f8 f94a 	bl	800f198 <m_dcm2q_eml>
 8016f04:	ab46      	add	r3, sp, #280	; 0x118
 8016f06:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8016f08:	e887 000f 	stmia.w	r7, {r0, r1, r2, r3}
 8016f0c:	eddf 7aad 	vldr	s15, [pc, #692]	; 80171c4 <m_kalman_3gyro.isra.9.constprop.47+0x3d1c>
 8016f10:	eef0 6a67 	vmov.f32	s13, s15
 8016f14:	eeb0 6a67 	vmov.f32	s12, s15
 8016f18:	ed96 5a06 	vldr	s10, [r6, #24]
 8016f1c:	edd6 5a07 	vldr	s11, [r6, #28]
 8016f20:	ed96 7a08 	vldr	s14, [r6, #32]
 8016f24:	3624      	adds	r6, #36	; 0x24
 8016f26:	42ae      	cmp	r6, r5
 8016f28:	ee36 6a05 	vadd.f32	s12, s12, s10
 8016f2c:	ee76 6aa5 	vadd.f32	s13, s13, s11
 8016f30:	ee77 7a87 	vadd.f32	s15, s15, s14
 8016f34:	d1f0      	bne.n	8016f18 <m_kalman_3gyro.isra.9.constprop.47+0x3a70>
 8016f36:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8016f3a:	eec6 5a07 	vdiv.f32	s11, s12, s14
 8016f3e:	ee86 6a87 	vdiv.f32	s12, s13, s14
 8016f42:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8016f46:	eef4 eaec 	vcmpe.f32	s29, s25
 8016f4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016f4e:	edcd 5a35 	vstr	s11, [sp, #212]	; 0xd4
 8016f52:	ed8d 6a36 	vstr	s12, [sp, #216]	; 0xd8
 8016f56:	edcd 6a37 	vstr	s13, [sp, #220]	; 0xdc
 8016f5a:	dd05      	ble.n	8016f68 <m_kalman_3gyro.isra.9.constprop.47+0x3ac0>
 8016f5c:	eeb4 dae9 	vcmpe.f32	s26, s19
 8016f60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016f64:	f73e a89c 	bgt.w	80150a0 <m_kalman_3gyro.isra.9.constprop.47+0x1bf8>
 8016f68:	2301      	movs	r3, #1
 8016f6a:	f88a 3202 	strb.w	r3, [sl, #514]	; 0x202
 8016f6e:	f88a 3203 	strb.w	r3, [sl, #515]	; 0x203
 8016f72:	f88a 3204 	strb.w	r3, [sl, #516]	; 0x204
 8016f76:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8016f78:	edd3 7a00 	vldr	s15, [r3]
 8016f7c:	eeb4 7a00 	vmov.f32	s14, #64	; 0x3e000000  0.125
 8016f80:	ee67 7a87 	vmul.f32	s15, s15, s14
 8016f84:	eef4 7ae8 	vcmpe.f32	s15, s17
 8016f88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016f8c:	f2c0 81a9 	blt.w	80172e2 <m_kalman_3gyro.isra.9.constprop.47+0x3e3a>
 8016f90:	f89a 38a4 	ldrb.w	r3, [sl, #2212]	; 0x8a4
 8016f94:	2b00      	cmp	r3, #0
 8016f96:	f000 818d 	beq.w	80172b4 <m_kalman_3gyro.isra.9.constprop.47+0x3e0c>
 8016f9a:	f8dd 36b8 	ldr.w	r3, [sp, #1720]	; 0x6b8
 8016f9e:	edd3 7a06 	vldr	s15, [r3, #24]
 8016fa2:	ed93 7a07 	vldr	s14, [r3, #28]
 8016fa6:	edd3 6a08 	vldr	s13, [r3, #32]
 8016faa:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8016fae:	ee67 7a86 	vmul.f32	s15, s15, s12
 8016fb2:	ee27 7a06 	vmul.f32	s14, s14, s12
 8016fb6:	ee66 6a86 	vmul.f32	s13, s13, s12
 8016fba:	edc3 7a06 	vstr	s15, [r3, #24]
 8016fbe:	ed83 7a07 	vstr	s14, [r3, #28]
 8016fc2:	edc3 6a08 	vstr	s13, [r3, #32]
 8016fc6:	f8ba 38a6 	ldrh.w	r3, [sl, #2214]	; 0x8a6
 8016fca:	3301      	adds	r3, #1
 8016fcc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8016fd0:	d052      	beq.n	8017078 <m_kalman_3gyro.isra.9.constprop.47+0x3bd0>
 8016fd2:	2b31      	cmp	r3, #49	; 0x31
 8016fd4:	f8aa 38a6 	strh.w	r3, [sl, #2214]	; 0x8a6
 8016fd8:	d912      	bls.n	8017000 <m_kalman_3gyro.isra.9.constprop.47+0x3b58>
 8016fda:	f89a 38a4 	ldrb.w	r3, [sl, #2212]	; 0x8a4
 8016fde:	b97b      	cbnz	r3, 8017000 <m_kalman_3gyro.isra.9.constprop.47+0x3b58>
 8016fe0:	ed9f 6a79 	vldr	s12, [pc, #484]	; 80171c8 <m_kalman_3gyro.isra.9.constprop.47+0x3d20>
 8016fe4:	f8dd 36b8 	ldr.w	r3, [sp, #1720]	; 0x6b8
 8016fe8:	ee87 5a86 	vdiv.f32	s10, s15, s12
 8016fec:	eec7 5a06 	vdiv.f32	s11, s14, s12
 8016ff0:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8016ff4:	ed83 5a06 	vstr	s10, [r3, #24]
 8016ff8:	edc3 5a07 	vstr	s11, [r3, #28]
 8016ffc:	edc3 7a08 	vstr	s15, [r3, #32]
 8017000:	f8da 38a4 	ldr.w	r3, [sl, #2212]	; 0x8a4
 8017004:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8017008:	f5b3 0f8c 	cmp.w	r3, #4587520	; 0x460000
 801700c:	f000 8149 	beq.w	80172a2 <m_kalman_3gyro.isra.9.constprop.47+0x3dfa>
 8017010:	f5b3 0fc8 	cmp.w	r3, #6553600	; 0x640000
 8017014:	d06c      	beq.n	80170f0 <m_kalman_3gyro.isra.9.constprop.47+0x3c48>
 8017016:	f89a 38a4 	ldrb.w	r3, [sl, #2212]	; 0x8a4
 801701a:	2b00      	cmp	r3, #0
 801701c:	d17a      	bne.n	8017114 <m_kalman_3gyro.isra.9.constprop.47+0x3c6c>
 801701e:	f89a 2030 	ldrb.w	r2, [sl, #48]	; 0x30
 8017022:	b372      	cbz	r2, 8017082 <m_kalman_3gyro.isra.9.constprop.47+0x3bda>
 8017024:	ed9d 7a04 	vldr	s14, [sp, #16]
 8017028:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 801702c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8017030:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017034:	d525      	bpl.n	8017082 <m_kalman_3gyro.isra.9.constprop.47+0x3bda>
 8017036:	ed9a 7af1 	vldr	s14, [sl, #964]	; 0x3c4
 801703a:	eef1 7a00 	vmov.f32	s15, #16	; 0x40800000  4.0
 801703e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8017042:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017046:	d51c      	bpl.n	8017082 <m_kalman_3gyro.isra.9.constprop.47+0x3bda>
 8017048:	f8da 13d8 	ldr.w	r1, [sl, #984]	; 0x3d8
 801704c:	f8ca 1080 	str.w	r1, [sl, #128]	; 0x80
 8017050:	f8da 13d4 	ldr.w	r1, [sl, #980]	; 0x3d4
 8017054:	f8da 23dc 	ldr.w	r2, [sl, #988]	; 0x3dc
 8017058:	f8ca 107c 	str.w	r1, [sl, #124]	; 0x7c
 801705c:	f8dd 16f8 	ldr.w	r1, [sp, #1784]	; 0x6f8
 8017060:	f8ca 2084 	str.w	r2, [sl, #132]	; 0x84
 8017064:	2201      	movs	r2, #1
 8017066:	700a      	strb	r2, [r1, #0]
 8017068:	f88a 3030 	strb.w	r3, [sl, #48]	; 0x30
 801706c:	f7fe b92e 	b.w	80152cc <m_kalman_3gyro.isra.9.constprop.47+0x1e24>
 8017070:	eef0 1a48 	vmov.f32	s3, s16
 8017074:	f7ff b83e 	b.w	80160f4 <m_kalman_3gyro.isra.9.constprop.47+0x2c4c>
 8017078:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801707c:	f8aa 38a6 	strh.w	r3, [sl, #2214]	; 0x8a6
 8017080:	e7ab      	b.n	8016fda <m_kalman_3gyro.isra.9.constprop.47+0x3b32>
 8017082:	f8da 2454 	ldr.w	r2, [sl, #1108]	; 0x454
 8017086:	2a1e      	cmp	r2, #30
 8017088:	d00e      	beq.n	80170a8 <m_kalman_3gyro.isra.9.constprop.47+0x3c00>
 801708a:	2a00      	cmp	r2, #0
 801708c:	f102 0301 	add.w	r3, r2, #1
 8017090:	dd03      	ble.n	801709a <m_kalman_3gyro.isra.9.constprop.47+0x3bf2>
 8017092:	2b00      	cmp	r3, #0
 8017094:	bfd8      	it	le
 8017096:	f06f 4300 	mvnle.w	r3, #2147483648	; 0x80000000
 801709a:	2200      	movs	r2, #0
 801709c:	f8ca 3454 	str.w	r3, [sl, #1108]	; 0x454
 80170a0:	f8ca 245c 	str.w	r2, [sl, #1116]	; 0x45c
 80170a4:	f7fe b912 	b.w	80152cc <m_kalman_3gyro.isra.9.constprop.47+0x1e24>
 80170a8:	f8ba 38a6 	ldrh.w	r3, [sl, #2214]	; 0x8a6
 80170ac:	2b27      	cmp	r3, #39	; 0x27
 80170ae:	d873      	bhi.n	8017198 <m_kalman_3gyro.isra.9.constprop.47+0x3cf0>
 80170b0:	f8da 23d8 	ldr.w	r2, [sl, #984]	; 0x3d8
 80170b4:	f8ca 2080 	str.w	r2, [sl, #128]	; 0x80
 80170b8:	f8da 23d4 	ldr.w	r2, [sl, #980]	; 0x3d4
 80170bc:	f8da 33dc 	ldr.w	r3, [sl, #988]	; 0x3dc
 80170c0:	f8ca 207c 	str.w	r2, [sl, #124]	; 0x7c
 80170c4:	f8dd 26f8 	ldr.w	r2, [sp, #1784]	; 0x6f8
 80170c8:	f8ca 3084 	str.w	r3, [sl, #132]	; 0x84
 80170cc:	2301      	movs	r3, #1
 80170ce:	7013      	strb	r3, [r2, #0]
 80170d0:	f8ba 38a8 	ldrh.w	r3, [sl, #2216]	; 0x8a8
 80170d4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80170d8:	3301      	adds	r3, #1
 80170da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80170de:	bf08      	it	eq
 80170e0:	4613      	moveq	r3, r2
 80170e2:	2201      	movs	r2, #1
 80170e4:	f8aa 38a8 	strh.w	r3, [sl, #2216]	; 0x8a8
 80170e8:	f8ca 245c 	str.w	r2, [sl, #1116]	; 0x45c
 80170ec:	f7fe b8ee 	b.w	80152cc <m_kalman_3gyro.isra.9.constprop.47+0x1e24>
 80170f0:	2301      	movs	r3, #1
 80170f2:	f88a 38a4 	strb.w	r3, [sl, #2212]	; 0x8a4
 80170f6:	f60a 0398 	addw	r3, sl, #2200	; 0x898
 80170fa:	f8da 00a0 	ldr.w	r0, [sl, #160]	; 0xa0
 80170fe:	f8da 10a4 	ldr.w	r1, [sl, #164]	; 0xa4
 8017102:	f8da 20a8 	ldr.w	r2, [sl, #168]	; 0xa8
 8017106:	6018      	str	r0, [r3, #0]
 8017108:	f60a 039c 	addw	r3, sl, #2204	; 0x89c
 801710c:	6019      	str	r1, [r3, #0]
 801710e:	f50a 630a 	add.w	r3, sl, #2208	; 0x8a0
 8017112:	601a      	str	r2, [r3, #0]
 8017114:	eddd 7a4a 	vldr	s15, [sp, #296]	; 0x128
 8017118:	eddd 6a4b 	vldr	s13, [sp, #300]	; 0x12c
 801711c:	ed9d 7a4c 	vldr	s14, [sp, #304]	; 0x130
 8017120:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8017124:	ee76 6aa6 	vadd.f32	s13, s13, s13
 8017128:	ee67 7aa7 	vmul.f32	s15, s15, s15
 801712c:	ee66 6aa6 	vmul.f32	s13, s13, s13
 8017130:	ee37 7a07 	vadd.f32	s14, s14, s14
 8017134:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8017138:	ee27 7a07 	vmul.f32	s14, s14, s14
 801713c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8017140:	ee17 0a90 	vmov	r0, s15
 8017144:	f7e9 fa08 	bl	8000558 <__aeabi_f2d>
 8017148:	ec41 0b10 	vmov	d0, r0, r1
 801714c:	f003 fc7c 	bl	801aa48 <sqrt>
 8017150:	ec51 0b10 	vmov	r0, r1, d0
 8017154:	f7e9 fd4c 	bl	8000bf0 <__aeabi_d2f>
 8017158:	f7e9 f9fe 	bl	8000558 <__aeabi_f2d>
 801715c:	a316      	add	r3, pc, #88	; (adr r3, 80171b8 <m_kalman_3gyro.isra.9.constprop.47+0x3d10>)
 801715e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017162:	f7e9 fcbf 	bl	8000ae4 <__aeabi_dcmplt>
 8017166:	2800      	cmp	r0, #0
 8017168:	d044      	beq.n	80171f4 <m_kalman_3gyro.isra.9.constprop.47+0x3d4c>
 801716a:	f50d 61da 	add.w	r1, sp, #1744	; 0x6d0
 801716e:	2200      	movs	r2, #0
 8017170:	2300      	movs	r3, #0
 8017172:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017176:	f7e9 fcab 	bl	8000ad0 <__aeabi_dcmpeq>
 801717a:	bb38      	cbnz	r0, 80171cc <m_kalman_3gyro.isra.9.constprop.47+0x3d24>
 801717c:	f88a 0202 	strb.w	r0, [sl, #514]	; 0x202
 8017180:	f88a 0203 	strb.w	r0, [sl, #515]	; 0x203
 8017184:	f88a 0204 	strb.w	r0, [sl, #516]	; 0x204
 8017188:	2301      	movs	r3, #1
 801718a:	2200      	movs	r2, #0
 801718c:	f8ca 3450 	str.w	r3, [sl, #1104]	; 0x450
 8017190:	f8ca 245c 	str.w	r2, [sl, #1116]	; 0x45c
 8017194:	f7fe b89a 	b.w	80152cc <m_kalman_3gyro.isra.9.constprop.47+0x1e24>
 8017198:	9a07      	ldr	r2, [sp, #28]
 801719a:	6813      	ldr	r3, [r2, #0]
 801719c:	f8ca 307c 	str.w	r3, [sl, #124]	; 0x7c
 80171a0:	6853      	ldr	r3, [r2, #4]
 80171a2:	f8ca 3080 	str.w	r3, [sl, #128]	; 0x80
 80171a6:	6892      	ldr	r2, [r2, #8]
 80171a8:	f8ca 2084 	str.w	r2, [sl, #132]	; 0x84
 80171ac:	f8dd 26f8 	ldr.w	r2, [sp, #1784]	; 0x6f8
 80171b0:	2301      	movs	r3, #1
 80171b2:	7013      	strb	r3, [r2, #0]
 80171b4:	e78c      	b.n	80170d0 <m_kalman_3gyro.isra.9.constprop.47+0x3c28>
 80171b6:	bf00      	nop
 80171b8:	47ae147b 	.word	0x47ae147b
 80171bc:	3f747ae1 	.word	0x3f747ae1
 80171c0:	20001a7c 	.word	0x20001a7c
 80171c4:	00000000 	.word	0x00000000
 80171c8:	3fd55555 	.word	0x3fd55555
 80171cc:	f8da 2450 	ldr.w	r2, [sl, #1104]	; 0x450
 80171d0:	2a32      	cmp	r2, #50	; 0x32
 80171d2:	d01b      	beq.n	801720c <m_kalman_3gyro.isra.9.constprop.47+0x3d64>
 80171d4:	2300      	movs	r3, #0
 80171d6:	2a00      	cmp	r2, #0
 80171d8:	f88a 3202 	strb.w	r3, [sl, #514]	; 0x202
 80171dc:	f88a 3203 	strb.w	r3, [sl, #515]	; 0x203
 80171e0:	f88a 3204 	strb.w	r3, [sl, #516]	; 0x204
 80171e4:	f102 0301 	add.w	r3, r2, #1
 80171e8:	ddcf      	ble.n	801718a <m_kalman_3gyro.isra.9.constprop.47+0x3ce2>
 80171ea:	2b00      	cmp	r3, #0
 80171ec:	bfd8      	it	le
 80171ee:	f06f 4300 	mvnle.w	r3, #2147483648	; 0x80000000
 80171f2:	e7ca      	b.n	801718a <m_kalman_3gyro.isra.9.constprop.47+0x3ce2>
 80171f4:	f8ca 0450 	str.w	r0, [sl, #1104]	; 0x450
 80171f8:	f88a 0202 	strb.w	r0, [sl, #514]	; 0x202
 80171fc:	f88a 0203 	strb.w	r0, [sl, #515]	; 0x203
 8017200:	f88a 0204 	strb.w	r0, [sl, #516]	; 0x204
 8017204:	f8ca 045c 	str.w	r0, [sl, #1116]	; 0x45c
 8017208:	f7fe b860 	b.w	80152cc <m_kalman_3gyro.isra.9.constprop.47+0x1e24>
 801720c:	f8dd 36b8 	ldr.w	r3, [sp, #1720]	; 0x6b8
 8017210:	f8dd 16b8 	ldr.w	r1, [sp, #1720]	; 0x6b8
 8017214:	edd3 6a06 	vldr	s13, [r3, #24]
 8017218:	f8da 245c 	ldr.w	r2, [sl, #1116]	; 0x45c
 801721c:	eef1 7a04 	vmov.f32	s15, #20	; 0x40a00000  5.0
 8017220:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8017224:	2301      	movs	r3, #1
 8017226:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
 801722a:	ed81 7a06 	vstr	s14, [r1, #24]
 801722e:	f88a 3202 	strb.w	r3, [sl, #514]	; 0x202
 8017232:	edd1 6a07 	vldr	s13, [r1, #28]
 8017236:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801723a:	ed81 7a07 	vstr	s14, [r1, #28]
 801723e:	f88a 3203 	strb.w	r3, [sl, #515]	; 0x203
 8017242:	edd1 6a08 	vldr	s13, [r1, #32]
 8017246:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801724a:	ed81 7a08 	vstr	s14, [r1, #32]
 801724e:	f88a 3204 	strb.w	r3, [sl, #516]	; 0x204
 8017252:	d014      	beq.n	801727e <m_kalman_3gyro.isra.9.constprop.47+0x3dd6>
 8017254:	2a00      	cmp	r2, #0
 8017256:	f102 0301 	add.w	r3, r2, #1
 801725a:	dd03      	ble.n	8017264 <m_kalman_3gyro.isra.9.constprop.47+0x3dbc>
 801725c:	2b00      	cmp	r3, #0
 801725e:	bfd8      	it	le
 8017260:	f06f 4300 	mvnle.w	r3, #2147483648	; 0x80000000
 8017264:	9935      	ldr	r1, [sp, #212]	; 0xd4
 8017266:	f8ca 345c 	str.w	r3, [sl, #1116]	; 0x45c
 801726a:	9a36      	ldr	r2, [sp, #216]	; 0xd8
 801726c:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 801726e:	f8ca 10a0 	str.w	r1, [sl, #160]	; 0xa0
 8017272:	f8ca 20a4 	str.w	r2, [sl, #164]	; 0xa4
 8017276:	f8ca 30a8 	str.w	r3, [sl, #168]	; 0xa8
 801727a:	f7fe b827 	b.w	80152cc <m_kalman_3gyro.isra.9.constprop.47+0x1e24>
 801727e:	f60a 0398 	addw	r3, sl, #2200	; 0x898
 8017282:	f8da 00a0 	ldr.w	r0, [sl, #160]	; 0xa0
 8017286:	f8da 10a4 	ldr.w	r1, [sl, #164]	; 0xa4
 801728a:	f8da 20a8 	ldr.w	r2, [sl, #168]	; 0xa8
 801728e:	6018      	str	r0, [r3, #0]
 8017290:	f60a 039c 	addw	r3, sl, #2204	; 0x89c
 8017294:	6019      	str	r1, [r3, #0]
 8017296:	f50a 630a 	add.w	r3, sl, #2208	; 0x8a0
 801729a:	601a      	str	r2, [r3, #0]
 801729c:	f240 33e9 	movw	r3, #1001	; 0x3e9
 80172a0:	e7e0      	b.n	8017264 <m_kalman_3gyro.isra.9.constprop.47+0x3dbc>
 80172a2:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80172a6:	f8ca 3130 	str.w	r3, [sl, #304]	; 0x130
 80172aa:	f8ca 3158 	str.w	r3, [sl, #344]	; 0x158
 80172ae:	f8ca 3180 	str.w	r3, [sl, #384]	; 0x180
 80172b2:	e6b0      	b.n	8017016 <m_kalman_3gyro.isra.9.constprop.47+0x3b6e>
 80172b4:	f8dd 36b8 	ldr.w	r3, [sp, #1720]	; 0x6b8
 80172b8:	edd3 7a06 	vldr	s15, [r3, #24]
 80172bc:	ed93 7a07 	vldr	s14, [r3, #28]
 80172c0:	edd3 6a08 	vldr	s13, [r3, #32]
 80172c4:	eeb0 6a08 	vmov.f32	s12, #8	; 0x40400000  3.0
 80172c8:	eec7 7a86 	vdiv.f32	s15, s15, s12
 80172cc:	ee87 7a06 	vdiv.f32	s14, s14, s12
 80172d0:	eec6 6a86 	vdiv.f32	s13, s13, s12
 80172d4:	edc3 7a06 	vstr	s15, [r3, #24]
 80172d8:	ed83 7a07 	vstr	s14, [r3, #28]
 80172dc:	edc3 6a08 	vstr	s13, [r3, #32]
 80172e0:	e671      	b.n	8016fc6 <m_kalman_3gyro.isra.9.constprop.47+0x3b1e>
 80172e2:	eef4 eaec 	vcmpe.f32	s29, s25
 80172e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80172ea:	dd52      	ble.n	8017392 <m_kalman_3gyro.isra.9.constprop.47+0x3eea>
 80172ec:	eeb4 dae9 	vcmpe.f32	s26, s19
 80172f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80172f4:	dd4d      	ble.n	8017392 <m_kalman_3gyro.isra.9.constprop.47+0x3eea>
 80172f6:	eeb4 facc 	vcmpe.f32	s30, s24
 80172fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80172fe:	dd48      	ble.n	8017392 <m_kalman_3gyro.isra.9.constprop.47+0x3eea>
 8017300:	ed9d 7a04 	vldr	s14, [sp, #16]
 8017304:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8017308:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801730c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017310:	d53f      	bpl.n	8017392 <m_kalman_3gyro.isra.9.constprop.47+0x3eea>
 8017312:	ee89 6a8d 	vdiv.f32	s12, s19, s26
 8017316:	eecc 6aae 	vdiv.f32	s13, s25, s29
 801731a:	ee8c 7a0f 	vdiv.f32	s14, s24, s30
 801731e:	ee76 6a86 	vadd.f32	s13, s13, s12
 8017322:	eeb7 6a08 	vmov.f32	s12, #120	; 0x3fc00000  1.5
 8017326:	ee37 7a26 	vadd.f32	s14, s14, s13
 801732a:	eeb4 7ac6 	vcmpe.f32	s14, s12
 801732e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017332:	d52e      	bpl.n	8017392 <m_kalman_3gyro.isra.9.constprop.47+0x3eea>
 8017334:	f8dd 36b8 	ldr.w	r3, [sp, #1720]	; 0x6b8
 8017338:	f8dd 26b8 	ldr.w	r2, [sp, #1720]	; 0x6b8
 801733c:	ed93 6a06 	vldr	s12, [r3, #24]
 8017340:	edd3 6a07 	vldr	s13, [r3, #28]
 8017344:	ed93 7a08 	vldr	s14, [r3, #32]
 8017348:	ee26 6a27 	vmul.f32	s12, s12, s15
 801734c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8017350:	ee67 7a27 	vmul.f32	s15, s14, s15
 8017354:	2300      	movs	r3, #0
 8017356:	ed82 6a06 	vstr	s12, [r2, #24]
 801735a:	edc2 6a07 	vstr	s13, [r2, #28]
 801735e:	edc2 7a08 	vstr	s15, [r2, #32]
 8017362:	f8aa 38a6 	strh.w	r3, [sl, #2214]	; 0x8a6
 8017366:	e656      	b.n	8017016 <m_kalman_3gyro.isra.9.constprop.47+0x3b6e>
 8017368:	2301      	movs	r3, #1
 801736a:	f7fd bf8d 	b.w	8015288 <m_kalman_3gyro.isra.9.constprop.47+0x1de0>
 801736e:	f89a 38ad 	ldrb.w	r3, [sl, #2221]	; 0x8ad
 8017372:	b343      	cbz	r3, 80173c6 <m_kalman_3gyro.isra.9.constprop.47+0x3f1e>
 8017374:	3b01      	subs	r3, #1
 8017376:	f88a 38ad 	strb.w	r3, [sl, #2221]	; 0x8ad
 801737a:	f88a 01fc 	strb.w	r0, [sl, #508]	; 0x1fc
 801737e:	f88a 01fd 	strb.w	r0, [sl, #509]	; 0x1fd
 8017382:	f88a 01fe 	strb.w	r0, [sl, #510]	; 0x1fe
 8017386:	f88a 0205 	strb.w	r0, [sl, #517]	; 0x205
 801738a:	f88a 0207 	strb.w	r0, [sl, #519]	; 0x207
 801738e:	f7fe ba51 	b.w	8015834 <m_kalman_3gyro.isra.9.constprop.47+0x238c>
 8017392:	f8dd 36b8 	ldr.w	r3, [sp, #1720]	; 0x6b8
 8017396:	f8dd 26b8 	ldr.w	r2, [sp, #1720]	; 0x6b8
 801739a:	edd3 6a06 	vldr	s13, [r3, #24]
 801739e:	ed93 7a07 	vldr	s14, [r3, #28]
 80173a2:	edd3 7a08 	vldr	s15, [r3, #32]
 80173a6:	ee66 6a8a 	vmul.f32	s13, s13, s20
 80173aa:	ee27 7a0a 	vmul.f32	s14, s14, s20
 80173ae:	ee27 aa8a 	vmul.f32	s20, s15, s20
 80173b2:	2300      	movs	r3, #0
 80173b4:	edc2 6a06 	vstr	s13, [r2, #24]
 80173b8:	ed82 7a07 	vstr	s14, [r2, #28]
 80173bc:	ed82 aa08 	vstr	s20, [r2, #32]
 80173c0:	f8aa 38a6 	strh.w	r3, [sl, #2214]	; 0x8a6
 80173c4:	e627      	b.n	8017016 <m_kalman_3gyro.isra.9.constprop.47+0x3b6e>
 80173c6:	2d00      	cmp	r5, #0
 80173c8:	f47f ab98 	bne.w	8016afc <m_kalman_3gyro.isra.9.constprop.47+0x3654>
 80173cc:	f8dd 36b8 	ldr.w	r3, [sp, #1720]	; 0x6b8
 80173d0:	edd3 6a00 	vldr	s13, [r3]
 80173d4:	ed93 7a01 	vldr	s14, [r3, #4]
 80173d8:	edd3 7a02 	vldr	s15, [r3, #8]
 80173dc:	eeb1 6a00 	vmov.f32	s12, #16	; 0x40800000  4.0
 80173e0:	ee66 6a86 	vmul.f32	s13, s13, s12
 80173e4:	ee27 7a06 	vmul.f32	s14, s14, s12
 80173e8:	ee67 7a86 	vmul.f32	s15, s15, s12
 80173ec:	edc3 6a00 	vstr	s13, [r3]
 80173f0:	ed83 7a01 	vstr	s14, [r3, #4]
 80173f4:	edc3 7a02 	vstr	s15, [r3, #8]
 80173f8:	f7fe ba1c 	b.w	8015834 <m_kalman_3gyro.isra.9.constprop.47+0x238c>
 80173fc:	eeb0 6a48 	vmov.f32	s12, s16
 8017400:	f7fe be90 	b.w	8016124 <m_kalman_3gyro.isra.9.constprop.47+0x2c7c>
 8017404:	2000      	movs	r0, #0
 8017406:	2100      	movs	r1, #0
 8017408:	f7ff b82c 	b.w	8016464 <m_kalman_3gyro.isra.9.constprop.47+0x2fbc>
 801740c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8017410:	ad4e      	add	r5, sp, #312	; 0x138
 8017412:	af46      	add	r7, sp, #280	; 0x118
 8017414:	e887 000f 	stmia.w	r7, {r0, r1, r2, r3}
 8017418:	eeb1 9a49 	vneg.f32	s18, s18
 801741c:	eef1 8a68 	vneg.f32	s17, s17
 8017420:	eeb1 8a48 	vneg.f32	s16, s16
 8017424:	4628      	mov	r0, r5
 8017426:	4632      	mov	r2, r6
 8017428:	4639      	mov	r1, r7
 801742a:	ed85 9a00 	vstr	s18, [r5]
 801742e:	edc5 8a01 	vstr	s17, [r5, #4]
 8017432:	ed85 8a02 	vstr	s16, [r5, #8]
 8017436:	60ec      	str	r4, [r5, #12]
 8017438:	f7f7 fde0 	bl	800effc <m_qmult_eml>
 801743c:	ed8d 9a46 	vstr	s18, [sp, #280]	; 0x118
 8017440:	edcd 8a47 	vstr	s17, [sp, #284]	; 0x11c
 8017444:	ed8d 8a48 	vstr	s16, [sp, #288]	; 0x120
 8017448:	9449      	str	r4, [sp, #292]	; 0x124
 801744a:	ab46      	add	r3, sp, #280	; 0x118
 801744c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801744e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8017452:	ed95 7a00 	vldr	s14, [r5]
 8017456:	ed95 6a01 	vldr	s12, [r5, #4]
 801745a:	edd5 7a02 	vldr	s15, [r5, #8]
 801745e:	edd5 6a03 	vldr	s13, [r5, #12]
 8017462:	ee27 7a07 	vmul.f32	s14, s14, s14
 8017466:	ee26 6a06 	vmul.f32	s12, s12, s12
 801746a:	f7ff b846 	b.w	80164fa <m_kalman_3gyro.isra.9.constprop.47+0x3052>
 801746e:	eeb0 ca48 	vmov.f32	s24, s16
 8017472:	f7fe be1b 	b.w	80160ac <m_kalman_3gyro.isra.9.constprop.47+0x2c04>
 8017476:	eeb0 6a48 	vmov.f32	s12, s16
 801747a:	f7fe bf95 	b.w	80163a8 <m_kalman_3gyro.isra.9.constprop.47+0x2f00>
 801747e:	ac81      	add	r4, sp, #516	; 0x204
 8017480:	e572      	b.n	8016f68 <m_kalman_3gyro.isra.9.constprop.47+0x3ac0>
 8017482:	2b00      	cmp	r3, #0
 8017484:	f43d af10 	beq.w	80152a8 <m_kalman_3gyro.isra.9.constprop.47+0x1e00>
 8017488:	f8da 2450 	ldr.w	r2, [sl, #1104]	; 0x450
 801748c:	2a0a      	cmp	r2, #10
 801748e:	f47f aaf2 	bne.w	8016a76 <m_kalman_3gyro.isra.9.constprop.47+0x35ce>
 8017492:	9907      	ldr	r1, [sp, #28]
 8017494:	f88a 3202 	strb.w	r3, [sl, #514]	; 0x202
 8017498:	f88a 3203 	strb.w	r3, [sl, #515]	; 0x203
 801749c:	f88a 3204 	strb.w	r3, [sl, #516]	; 0x204
 80174a0:	680a      	ldr	r2, [r1, #0]
 80174a2:	f8ca 207c 	str.w	r2, [sl, #124]	; 0x7c
 80174a6:	684a      	ldr	r2, [r1, #4]
 80174a8:	f8ca 2080 	str.w	r2, [sl, #128]	; 0x80
 80174ac:	688a      	ldr	r2, [r1, #8]
 80174ae:	f8ca 2084 	str.w	r2, [sl, #132]	; 0x84
 80174b2:	f8dd 26f8 	ldr.w	r2, [sp, #1784]	; 0x6f8
 80174b6:	7013      	strb	r3, [r2, #0]
 80174b8:	f8da 345c 	ldr.w	r3, [sl, #1116]	; 0x45c
 80174bc:	f89a 2030 	ldrb.w	r2, [sl, #48]	; 0x30
 80174c0:	3301      	adds	r3, #1
 80174c2:	f8ca 345c 	str.w	r3, [sl, #1116]	; 0x45c
 80174c6:	2a00      	cmp	r2, #0
 80174c8:	f43f ac0c 	beq.w	8016ce4 <m_kalman_3gyro.isra.9.constprop.47+0x383c>
 80174cc:	f8da 107c 	ldr.w	r1, [sl, #124]	; 0x7c
 80174d0:	f8da 2080 	ldr.w	r2, [sl, #128]	; 0x80
 80174d4:	f8ca 10a0 	str.w	r1, [sl, #160]	; 0xa0
 80174d8:	f8ca 20a4 	str.w	r2, [sl, #164]	; 0xa4
 80174dc:	f8da 1084 	ldr.w	r1, [sl, #132]	; 0x84
 80174e0:	f8ca 10a8 	str.w	r1, [sl, #168]	; 0xa8
 80174e4:	2200      	movs	r2, #0
 80174e6:	f88a 2030 	strb.w	r2, [sl, #48]	; 0x30
 80174ea:	f7ff bbfb 	b.w	8016ce4 <m_kalman_3gyro.isra.9.constprop.47+0x383c>
 80174ee:	bf00      	nop

080174f0 <SpacePointAlgorithm.isra.10>:
 80174f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80174f4:	ed2d 8b10 	vpush	{d8-d15}
 80174f8:	b0bb      	sub	sp, #236	; 0xec
 80174fa:	f8df c408 	ldr.w	ip, [pc, #1032]	; 8017904 <SpacePointAlgorithm.isra.10+0x414>
 80174fe:	f89d 5160 	ldrb.w	r5, [sp, #352]	; 0x160
 8017502:	9515      	str	r5, [sp, #84]	; 0x54
 8017504:	f89d 5168 	ldrb.w	r5, [sp, #360]	; 0x168
 8017508:	9516      	str	r5, [sp, #88]	; 0x58
 801750a:	f89d 516c 	ldrb.w	r5, [sp, #364]	; 0x16c
 801750e:	9517      	str	r5, [sp, #92]	; 0x5c
 8017510:	f89d 5170 	ldrb.w	r5, [sp, #368]	; 0x170
 8017514:	9518      	str	r5, [sp, #96]	; 0x60
 8017516:	4682      	mov	sl, r0
 8017518:	4689      	mov	r9, r1
 801751a:	4693      	mov	fp, r2
 801751c:	461d      	mov	r5, r3
 801751e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8017522:	f10d 0e7c 	add.w	lr, sp, #124	; 0x7c
 8017526:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801752a:	e89c 0003 	ldmia.w	ip, {r0, r1}
 801752e:	9e69      	ldr	r6, [sp, #420]	; 0x1a4
 8017530:	ed8d 1a19 	vstr	s2, [sp, #100]	; 0x64
 8017534:	e88e 0003 	stmia.w	lr, {r0, r1}
 8017538:	e9dd 0156 	ldrd	r0, r1, [sp, #344]	; 0x158
 801753c:	eeb0 ea40 	vmov.f32	s28, s0
 8017540:	eeb0 8a60 	vmov.f32	s16, s1
 8017544:	eeb0 fa61 	vmov.f32	s30, s3
 8017548:	eeb0 aa42 	vmov.f32	s20, s4
 801754c:	eef0 aa62 	vmov.f32	s21, s5
 8017550:	eeb0 ba43 	vmov.f32	s22, s6
 8017554:	eef0 ba63 	vmov.f32	s23, s7
 8017558:	f7e9 fb4a 	bl	8000bf0 <__aeabi_d2f>
 801755c:	f896 38cc 	ldrb.w	r3, [r6, #2252]	; 0x8cc
 8017560:	9c54      	ldr	r4, [sp, #336]	; 0x150
 8017562:	f89d 8164 	ldrb.w	r8, [sp, #356]	; 0x164
 8017566:	9f64      	ldr	r7, [sp, #400]	; 0x190
 8017568:	ee0d 0a90 	vmov	s27, r0
 801756c:	b923      	cbnz	r3, 8017578 <SpacePointAlgorithm.isra.10+0x88>
 801756e:	2200      	movs	r2, #0
 8017570:	2301      	movs	r3, #1
 8017572:	6032      	str	r2, [r6, #0]
 8017574:	f886 38cc 	strb.w	r3, [r6, #2252]	; 0x8cc
 8017578:	eddf 7ad7 	vldr	s15, [pc, #860]	; 80178d8 <SpacePointAlgorithm.isra.10+0x3e8>
 801757c:	ee87 7a8e 	vdiv.f32	s14, s15, s28
 8017580:	ee17 0a10 	vmov	r0, s14
 8017584:	f7e8 ffe8 	bl	8000558 <__aeabi_f2d>
 8017588:	ec41 0b10 	vmov	d0, r0, r1
 801758c:	f003 fa5c 	bl	801aa48 <sqrt>
 8017590:	ec51 0b10 	vmov	r0, r1, d0
 8017594:	f7e9 fb2c 	bl	8000bf0 <__aeabi_d2f>
 8017598:	ed9f 6ad0 	vldr	s12, [pc, #832]	; 80178dc <SpacePointAlgorithm.isra.10+0x3ec>
 801759c:	ed95 7a01 	vldr	s14, [r5, #4]
 80175a0:	edd5 6a00 	vldr	s13, [r5]
 80175a4:	edd5 7a02 	vldr	s15, [r5, #8]
 80175a8:	eddf 5acd 	vldr	s11, [pc, #820]	; 80178e0 <SpacePointAlgorithm.isra.10+0x3f0>
 80175ac:	ed9d 9a20 	vldr	s18, [sp, #128]	; 0x80
 80175b0:	ed9d da21 	vldr	s26, [sp, #132]	; 0x84
 80175b4:	eddd ca22 	vldr	s25, [sp, #136]	; 0x88
 80175b8:	ed9d ca23 	vldr	s24, [sp, #140]	; 0x8c
 80175bc:	ee27 7a06 	vmul.f32	s14, s14, s12
 80175c0:	ee08 0a90 	vmov	s17, r0
 80175c4:	ee66 6a86 	vmul.f32	s13, s13, s12
 80175c8:	ee67 7a86 	vmul.f32	s15, s15, s12
 80175cc:	ed85 7a01 	vstr	s14, [r5, #4]
 80175d0:	ed9d 7a24 	vldr	s14, [sp, #144]	; 0x90
 80175d4:	edc5 6a00 	vstr	s13, [r5]
 80175d8:	eec5 eaa8 	vdiv.f32	s29, s11, s17
 80175dc:	ee28 9a89 	vmul.f32	s18, s17, s18
 80175e0:	ee28 da8d 	vmul.f32	s26, s17, s26
 80175e4:	ee68 caac 	vmul.f32	s25, s17, s25
 80175e8:	ee28 ca8c 	vmul.f32	s24, s17, s24
 80175ec:	edc5 7a02 	vstr	s15, [r5, #8]
 80175f0:	ee68 8a87 	vmul.f32	s17, s17, s14
 80175f4:	f1b8 0f04 	cmp.w	r8, #4
 80175f8:	d806      	bhi.n	8017608 <SpacePointAlgorithm.isra.10+0x118>
 80175fa:	e8df f018 	tbh	[pc, r8, lsl #1]
 80175fe:	0155      	.short	0x0155
 8017600:	014a0162 	.word	0x014a0162
 8017604:	012a0005 	.word	0x012a0005
 8017608:	eddf 7ab6 	vldr	s15, [pc, #728]	; 80178e4 <SpacePointAlgorithm.isra.10+0x3f4>
 801760c:	eddf fab6 	vldr	s31, [pc, #728]	; 80178e8 <SpacePointAlgorithm.isra.10+0x3f8>
 8017610:	ee6d aaaa 	vmul.f32	s21, s27, s21
 8017614:	ee2d ba8b 	vmul.f32	s22, s27, s22
 8017618:	ee6d baab 	vmul.f32	s23, s27, s23
 801761c:	ee6a aaa7 	vmul.f32	s21, s21, s15
 8017620:	ee2b ba27 	vmul.f32	s22, s22, s15
 8017624:	ee6b baa7 	vmul.f32	s23, s23, s15
 8017628:	eef6 9a00 	vmov.f32	s19, #96	; 0x3f000000  0.5
 801762c:	2200      	movs	r2, #0
 801762e:	2300      	movs	r3, #0
 8017630:	e9dd 015e 	ldrd	r0, r1, [sp, #376]	; 0x178
 8017634:	f7e9 fa4c 	bl	8000ad0 <__aeabi_dcmpeq>
 8017638:	edd6 7a00 	vldr	s15, [r6]
 801763c:	b168      	cbz	r0, 801765a <SpacePointAlgorithm.isra.10+0x16a>
 801763e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8017642:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017646:	f340 8109 	ble.w	801785c <SpacePointAlgorithm.isra.10+0x36c>
 801764a:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 801764e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8017652:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017656:	f140 8101 	bpl.w	801785c <SpacePointAlgorithm.isra.10+0x36c>
 801765a:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 801765e:	ee77 7a86 	vadd.f32	s15, s15, s12
 8017662:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8017666:	ee87 8a87 	vdiv.f32	s16, s15, s14
 801766a:	ed9f 7aa0 	vldr	s14, [pc, #640]	; 80178ec <SpacePointAlgorithm.isra.10+0x3fc>
 801766e:	edc6 7a00 	vstr	s15, [r6]
 8017672:	eeb4 8ac7 	vcmpe.f32	s16, s14
 8017676:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801767a:	bf54      	ite	pl
 801767c:	eec6 5a08 	vdivpl.f32	s11, s12, s16
 8017680:	eeb0 8a47 	vmovmi.f32	s16, s14
 8017684:	ee28 7a0a 	vmul.f32	s14, s16, s20
 8017688:	eddf 7a99 	vldr	s15, [pc, #612]	; 80178f0 <SpacePointAlgorithm.isra.10+0x400>
 801768c:	bf48      	it	mi
 801768e:	eef1 5a04 	vmovmi.f32	s11, #20	; 0x40a00000  5.0
 8017692:	ee6e eaa5 	vmul.f32	s29, s29, s11
 8017696:	ee28 9a09 	vmul.f32	s18, s16, s18
 801769a:	ee28 da0d 	vmul.f32	s26, s16, s26
 801769e:	ee27 ca0c 	vmul.f32	s24, s14, s24
 80176a2:	ee69 9aac 	vmul.f32	s19, s19, s25
 80176a6:	ee68 8aa7 	vmul.f32	s17, s17, s15
 80176aa:	edd4 5a09 	vldr	s11, [r4, #36]	; 0x24
 80176ae:	edd9 7a00 	vldr	s15, [r9]
 80176b2:	ed94 6a00 	vldr	s12, [r4]
 80176b6:	ed94 7a01 	vldr	s14, [r4, #4]
 80176ba:	edd9 4a01 	vldr	s9, [r9, #4]
 80176be:	edd9 3a02 	vldr	s7, [r9, #8]
 80176c2:	ed94 5a0a 	vldr	s10, [r4, #40]	; 0x28
 80176c6:	ed94 3a05 	vldr	s6, [r4, #20]
 80176ca:	ed9f 4a8a 	vldr	s8, [pc, #552]	; 80178f4 <SpacePointAlgorithm.isra.10+0x404>
 80176ce:	ed8d 9a2e 	vstr	s18, [sp, #184]	; 0xb8
 80176d2:	ee77 7ae5 	vsub.f32	s15, s15, s11
 80176d6:	edd4 5a02 	vldr	s11, [r4, #8]
 80176da:	ed8d 9a2f 	vstr	s18, [sp, #188]	; 0xbc
 80176de:	ee27 6a86 	vmul.f32	s12, s15, s12
 80176e2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80176e6:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80176ea:	edd4 5a0b 	vldr	s11, [r4, #44]	; 0x2c
 80176ee:	ed8d 9a30 	vstr	s18, [sp, #192]	; 0xc0
 80176f2:	ee34 5ac5 	vsub.f32	s10, s9, s10
 80176f6:	ee73 5ae5 	vsub.f32	s11, s7, s11
 80176fa:	edd4 4a03 	vldr	s9, [r4, #12]
 80176fe:	edd4 3a04 	vldr	s7, [r4, #16]
 8017702:	ed8d da31 	vstr	s26, [sp, #196]	; 0xc4
 8017706:	ee65 3a23 	vmul.f32	s7, s10, s7
 801770a:	ee65 4a24 	vmul.f32	s9, s10, s9
 801770e:	ee36 6a04 	vadd.f32	s12, s12, s8
 8017712:	ee25 5a03 	vmul.f32	s10, s10, s6
 8017716:	ee77 7a84 	vadd.f32	s15, s15, s8
 801771a:	ee37 7a04 	vadd.f32	s14, s14, s8
 801771e:	ee36 6a24 	vadd.f32	s12, s12, s9
 8017722:	ed94 4a06 	vldr	s8, [r4, #24]
 8017726:	edd4 4a07 	vldr	s9, [r4, #28]
 801772a:	ed8d da32 	vstr	s26, [sp, #200]	; 0xc8
 801772e:	ee77 7a85 	vadd.f32	s15, s15, s10
 8017732:	ed94 5a08 	vldr	s10, [r4, #32]
 8017736:	ed8d da33 	vstr	s26, [sp, #204]	; 0xcc
 801773a:	ee25 4a84 	vmul.f32	s8, s11, s8
 801773e:	ee65 4aa4 	vmul.f32	s9, s11, s9
 8017742:	ee37 7a23 	vadd.f32	s14, s14, s7
 8017746:	ee65 5a85 	vmul.f32	s11, s11, s10
 801774a:	eeb7 5a08 	vmov.f32	s10, #120	; 0x3fc00000  1.5
 801774e:	ee37 7a24 	vadd.f32	s14, s14, s9
 8017752:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8017756:	ee36 6a04 	vadd.f32	s12, s12, s8
 801775a:	ee2a aa05 	vmul.f32	s20, s20, s10
 801775e:	ed8d 6a1c 	vstr	s12, [sp, #112]	; 0x70
 8017762:	ed8d 7a1d 	vstr	s14, [sp, #116]	; 0x74
 8017766:	edcd 7a1e 	vstr	s15, [sp, #120]	; 0x78
 801776a:	edcd 9a34 	vstr	s19, [sp, #208]	; 0xd0
 801776e:	edcd 9a35 	vstr	s19, [sp, #212]	; 0xd4
 8017772:	edcd 9a36 	vstr	s19, [sp, #216]	; 0xd8
 8017776:	ed8d ca37 	vstr	s24, [sp, #220]	; 0xdc
 801777a:	edcd 8a38 	vstr	s17, [sp, #224]	; 0xe0
 801777e:	edcd ea25 	vstr	s29, [sp, #148]	; 0x94
 8017782:	edcd ea26 	vstr	s29, [sp, #152]	; 0x98
 8017786:	ed8d aa39 	vstr	s20, [sp, #228]	; 0xe4
 801778a:	edcd ea27 	vstr	s29, [sp, #156]	; 0x9c
 801778e:	ed9d 7b60 	vldr	d7, [sp, #384]	; 0x180
 8017792:	9612      	str	r6, [sp, #72]	; 0x48
 8017794:	9e68      	ldr	r6, [sp, #416]	; 0x1a0
 8017796:	9611      	str	r6, [sp, #68]	; 0x44
 8017798:	9e67      	ldr	r6, [sp, #412]	; 0x19c
 801779a:	9610      	str	r6, [sp, #64]	; 0x40
 801779c:	9e66      	ldr	r6, [sp, #408]	; 0x198
 801779e:	f8cd 800c 	str.w	r8, [sp, #12]
 80177a2:	ed8d 7b08 	vstr	d7, [sp, #32]
 80177a6:	f89d 8058 	ldrb.w	r8, [sp, #88]	; 0x58
 80177aa:	960f      	str	r6, [sp, #60]	; 0x3c
 80177ac:	ed9d 7b5e 	vldr	d7, [sp, #376]	; 0x178
 80177b0:	9e63      	ldr	r6, [sp, #396]	; 0x18c
 80177b2:	f88d 8068 	strb.w	r8, [sp, #104]	; 0x68
 80177b6:	462b      	mov	r3, r5
 80177b8:	f89d 805c 	ldrb.w	r8, [sp, #92]	; 0x5c
 80177bc:	960c      	str	r6, [sp, #48]	; 0x30
 80177be:	ad1a      	add	r5, sp, #104	; 0x68
 80177c0:	9e62      	ldr	r6, [sp, #392]	; 0x188
 80177c2:	9915      	ldr	r1, [sp, #84]	; 0x54
 80177c4:	9504      	str	r5, [sp, #16]
 80177c6:	4650      	mov	r0, sl
 80177c8:	ac25      	add	r4, sp, #148	; 0x94
 80177ca:	f88d 8069 	strb.w	r8, [sp, #105]	; 0x69
 80177ce:	960b      	str	r6, [sp, #44]	; 0x2c
 80177d0:	f89d 8060 	ldrb.w	r8, [sp, #96]	; 0x60
 80177d4:	9e55      	ldr	r6, [sp, #340]	; 0x154
 80177d6:	f8df e130 	ldr.w	lr, [pc, #304]	; 8017908 <SpacePointAlgorithm.isra.10+0x418>
 80177da:	f8df c130 	ldr.w	ip, [pc, #304]	; 801790c <SpacePointAlgorithm.isra.10+0x41c>
 80177de:	9102      	str	r1, [sp, #8]
 80177e0:	f10d 0ab8 	add.w	sl, sp, #184	; 0xb8
 80177e4:	ad1b      	add	r5, sp, #108	; 0x6c
 80177e6:	465a      	mov	r2, fp
 80177e8:	ed8d 7b06 	vstr	d7, [sp, #24]
 80177ec:	eeb0 2a6d 	vmov.f32	s4, s27
 80177f0:	eef0 1a4e 	vmov.f32	s3, s28
 80177f4:	eeb0 1a6b 	vmov.f32	s2, s23
 80177f8:	eef0 0a4b 	vmov.f32	s1, s22
 80177fc:	eeb0 0a6a 	vmov.f32	s0, s21
 8017800:	a91c      	add	r1, sp, #112	; 0x70
 8017802:	f8df 910c 	ldr.w	r9, [pc, #268]	; 8017910 <SpacePointAlgorithm.isra.10+0x420>
 8017806:	9401      	str	r4, [sp, #4]
 8017808:	f8cd a000 	str.w	sl, [sp]
 801780c:	edcd fa28 	vstr	s31, [sp, #160]	; 0xa0
 8017810:	edcd fa29 	vstr	s31, [sp, #164]	; 0xa4
 8017814:	edcd fa2a 	vstr	s31, [sp, #168]	; 0xa8
 8017818:	f88d 806a 	strb.w	r8, [sp, #106]	; 0x6a
 801781c:	970e      	str	r7, [sp, #56]	; 0x38
 801781e:	960a      	str	r6, [sp, #40]	; 0x28
 8017820:	950d      	str	r5, [sp, #52]	; 0x34
 8017822:	f8cd e0ac 	str.w	lr, [sp, #172]	; 0xac
 8017826:	f8cd c0b0 	str.w	ip, [sp, #176]	; 0xb0
 801782a:	f8cd 90b4 	str.w	r9, [sp, #180]	; 0xb4
 801782e:	f7fb fe3b 	bl	80134a8 <m_kalman_3gyro.isra.9.constprop.47>
 8017832:	4621      	mov	r1, r4
 8017834:	9862      	ldr	r0, [sp, #392]	; 0x188
 8017836:	f7f7 fc49 	bl	800f0cc <m_q2dcm_eml>
 801783a:	9a65      	ldr	r2, [sp, #404]	; 0x194
 801783c:	68fb      	ldr	r3, [r7, #12]
 801783e:	6013      	str	r3, [r2, #0]
 8017840:	693b      	ldr	r3, [r7, #16]
 8017842:	6053      	str	r3, [r2, #4]
 8017844:	697b      	ldr	r3, [r7, #20]
 8017846:	6093      	str	r3, [r2, #8]
 8017848:	b03b      	add	sp, #236	; 0xec
 801784a:	ecbd 8b10 	vpop	{d8-d15}
 801784e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017852:	eddf fa29 	vldr	s31, [pc, #164]	; 80178f8 <SpacePointAlgorithm.isra.10+0x408>
 8017856:	eef7 9a00 	vmov.f32	s19, #112	; 0x3f800000  1.0
 801785a:	e6e7      	b.n	801762c <SpacePointAlgorithm.isra.10+0x13c>
 801785c:	eddf 7a27 	vldr	s15, [pc, #156]	; 80178fc <SpacePointAlgorithm.isra.10+0x40c>
 8017860:	eddd 6a19 	vldr	s13, [sp, #100]	; 0x64
 8017864:	ee3f fa27 	vadd.f32	s30, s30, s15
 8017868:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801786c:	ee87 7a8f 	vdiv.f32	s14, s15, s30
 8017870:	2300      	movs	r3, #0
 8017872:	6033      	str	r3, [r6, #0]
 8017874:	eddf 7a1e 	vldr	s15, [pc, #120]	; 80178f0 <SpacePointAlgorithm.isra.10+0x400>
 8017878:	ee29 9a26 	vmul.f32	s18, s18, s13
 801787c:	ee28 da0d 	vmul.f32	s26, s16, s26
 8017880:	ee69 9aac 	vmul.f32	s19, s19, s25
 8017884:	ee2a ca0c 	vmul.f32	s24, s20, s24
 8017888:	ee67 ea2e 	vmul.f32	s29, s14, s29
 801788c:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8017890:	e70b      	b.n	80176aa <SpacePointAlgorithm.isra.10+0x1ba>
 8017892:	ee6a aaad 	vmul.f32	s21, s21, s27
 8017896:	ee2b ba2d 	vmul.f32	s22, s22, s27
 801789a:	ee6b baad 	vmul.f32	s23, s23, s27
 801789e:	eddf fa18 	vldr	s31, [pc, #96]	; 8017900 <SpacePointAlgorithm.isra.10+0x410>
 80178a2:	eef1 9a04 	vmov.f32	s19, #20	; 0x40a00000  5.0
 80178a6:	e6c1      	b.n	801762c <SpacePointAlgorithm.isra.10+0x13c>
 80178a8:	eef2 7a04 	vmov.f32	s15, #36	; 0x41200000  10.0
 80178ac:	eeca aaa7 	vdiv.f32	s21, s21, s15
 80178b0:	ee8b ba27 	vdiv.f32	s22, s22, s15
 80178b4:	eecb baa7 	vdiv.f32	s23, s23, s15
 80178b8:	eddf fa0b 	vldr	s31, [pc, #44]	; 80178e8 <SpacePointAlgorithm.isra.10+0x3f8>
 80178bc:	eef7 9a00 	vmov.f32	s19, #112	; 0x3f800000  1.0
 80178c0:	e6b4      	b.n	801762c <SpacePointAlgorithm.isra.10+0x13c>
 80178c2:	ee6a aaad 	vmul.f32	s21, s21, s27
 80178c6:	ee2b ba2d 	vmul.f32	s22, s22, s27
 80178ca:	ee6b baad 	vmul.f32	s23, s23, s27
 80178ce:	eddf fa0a 	vldr	s31, [pc, #40]	; 80178f8 <SpacePointAlgorithm.isra.10+0x408>
 80178d2:	eef7 9a00 	vmov.f32	s19, #112	; 0x3f800000  1.0
 80178d6:	e6a9      	b.n	801762c <SpacePointAlgorithm.isra.10+0x13c>
 80178d8:	3c03126f 	.word	0x3c03126f
 80178dc:	3c8efa35 	.word	0x3c8efa35
 80178e0:	3b656042 	.word	0x3b656042
 80178e4:	42c80000 	.word	0x42c80000
 80178e8:	3a83126f 	.word	0x3a83126f
 80178ec:	3e4ccccd 	.word	0x3e4ccccd
 80178f0:	3f333333 	.word	0x3f333333
 80178f4:	00000000 	.word	0x00000000
 80178f8:	3ac49ba6 	.word	0x3ac49ba6
 80178fc:	358637bd 	.word	0x358637bd
 8017900:	3727c5ac 	.word	0x3727c5ac
 8017904:	08020028 	.word	0x08020028
 8017908:	3b449ba6 	.word	0x3b449ba6
 801790c:	3c23d70a 	.word	0x3c23d70a
 8017910:	3a9d4952 	.word	0x3a9d4952

08017914 <iNemo_update_6X.constprop.45>:
 8017914:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017918:	4ce3      	ldr	r4, [pc, #908]	; (8017ca8 <iNemo_update_6X.constprop.45+0x394>)
 801791a:	f8df 83a0 	ldr.w	r8, [pc, #928]	; 8017cbc <iNemo_update_6X.constprop.45+0x3a8>
 801791e:	f994 33f4 	ldrsb.w	r3, [r4, #1012]	; 0x3f4
 8017922:	f994 23fc 	ldrsb.w	r2, [r4, #1020]	; 0x3fc
 8017926:	f994 1413 	ldrsb.w	r1, [r4, #1043]	; 0x413
 801792a:	ee05 3a90 	vmov	s11, r3
 801792e:	f994 33f5 	ldrsb.w	r3, [r4, #1013]	; 0x3f5
 8017932:	ee01 3a10 	vmov	s2, r3
 8017936:	f994 33f7 	ldrsb.w	r3, [r4, #1015]	; 0x3f7
 801793a:	ee01 3a90 	vmov	s3, r3
 801793e:	f994 33f8 	ldrsb.w	r3, [r4, #1016]	; 0x3f8
 8017942:	ee07 3a90 	vmov	s15, r3
 8017946:	f994 340f 	ldrsb.w	r3, [r4, #1039]	; 0x40f
 801794a:	ee06 3a90 	vmov	s13, r3
 801794e:	f994 3410 	ldrsb.w	r3, [r4, #1040]	; 0x410
 8017952:	ed2d 8b08 	vpush	{d8-d11}
 8017956:	ee0a 3a10 	vmov	s20, r3
 801795a:	f994 340c 	ldrsb.w	r3, [r4, #1036]	; 0x40c
 801795e:	ee07 3a10 	vmov	s14, r3
 8017962:	f994 33f6 	ldrsb.w	r3, [r4, #1014]	; 0x3f6
 8017966:	ee02 3a90 	vmov	s5, r3
 801796a:	f994 340d 	ldrsb.w	r3, [r4, #1037]	; 0x40d
 801796e:	ee08 3a90 	vmov	s17, r3
 8017972:	f994 33f9 	ldrsb.w	r3, [r4, #1017]	; 0x3f9
 8017976:	ee03 3a90 	vmov	s7, r3
 801797a:	f994 33fa 	ldrsb.w	r3, [r4, #1018]	; 0x3fa
 801797e:	ee09 3a10 	vmov	s18, r3
 8017982:	f994 33fb 	ldrsb.w	r3, [r4, #1019]	; 0x3fb
 8017986:	ee04 3a10 	vmov	s8, r3
 801798a:	f994 3411 	ldrsb.w	r3, [r4, #1041]	; 0x411
 801798e:	ee04 3a90 	vmov	s9, r3
 8017992:	f994 340e 	ldrsb.w	r3, [r4, #1038]	; 0x40e
 8017996:	f204 45c4 	addw	r5, r4, #1220	; 0x4c4
 801799a:	ed95 ba06 	vldr	s22, [r5, #24]
 801799e:	edd5 aa07 	vldr	s21, [r5, #28]
 80179a2:	edd5 9a09 	vldr	s19, [r5, #36]	; 0x24
 80179a6:	edd5 0a0a 	vldr	s1, [r5, #40]	; 0x28
 80179aa:	ed95 2a08 	vldr	s4, [r5, #32]
 80179ae:	ed95 3a0b 	vldr	s6, [r5, #44]	; 0x2c
 80179b2:	ee05 3a10 	vmov	s10, r3
 80179b6:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 80179ba:	f994 3412 	ldrsb.w	r3, [r4, #1042]	; 0x412
 80179be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80179c2:	ee08 3a10 	vmov	s16, r3
 80179c6:	ee67 7aaa 	vmul.f32	s15, s15, s21
 80179ca:	ee61 1a8b 	vmul.f32	s3, s3, s22
 80179ce:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80179d2:	eef8 8ae8 	vcvt.f32.s32	s17, s17
 80179d6:	ee27 7a29 	vmul.f32	s14, s14, s19
 80179da:	ee31 6aa7 	vadd.f32	s12, s3, s15
 80179de:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80179e2:	eef8 7ac8 	vcvt.f32.s32	s15, s16
 80179e6:	eeb8 aaca 	vcvt.f32.s32	s20, s20
 80179ea:	ee68 8aa0 	vmul.f32	s17, s17, s1
 80179ee:	ee66 6aa9 	vmul.f32	s13, s13, s19
 80179f2:	f994 3414 	ldrsb.w	r3, [r4, #1044]	; 0x414
 80179f6:	ee77 8a28 	vadd.f32	s17, s14, s17
 80179fa:	ee27 8aa9 	vmul.f32	s16, s15, s19
 80179fe:	ee07 1a10 	vmov	s14, r1
 8017a02:	ee07 2a90 	vmov	s15, r2
 8017a06:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8017a0a:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 8017a0e:	ee2a aa20 	vmul.f32	s20, s20, s1
 8017a12:	ee65 5a8b 	vmul.f32	s11, s11, s22
 8017a16:	ee21 1a2a 	vmul.f32	s2, s2, s21
 8017a1a:	ee36 aa8a 	vadd.f32	s20, s13, s20
 8017a1e:	eef8 2ae2 	vcvt.f32.s32	s5, s5
 8017a22:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8017a26:	eef8 3ae3 	vcvt.f32.s32	s7, s7
 8017a2a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8017a2e:	eeb8 9ac9 	vcvt.f32.s32	s18, s18
 8017a32:	ee07 3a90 	vmov	s15, r3
 8017a36:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 8017a3a:	eef8 4ae4 	vcvt.f32.s32	s9, s9
 8017a3e:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
 8017a42:	ee29 9a0b 	vmul.f32	s18, s18, s22
 8017a46:	ee24 4a2a 	vmul.f32	s8, s8, s21
 8017a4a:	ee75 5a81 	vadd.f32	s11, s11, s2
 8017a4e:	ee62 2a82 	vmul.f32	s5, s5, s4
 8017a52:	ee63 3a82 	vmul.f32	s7, s7, s4
 8017a56:	ee64 4a83 	vmul.f32	s9, s9, s6
 8017a5a:	ee25 5a03 	vmul.f32	s10, s10, s6
 8017a5e:	ee66 6aa0 	vmul.f32	s13, s13, s1
 8017a62:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017a66:	b0e5      	sub	sp, #404	; 0x194
 8017a68:	af16      	add	r7, sp, #88	; 0x58
 8017a6a:	ee75 5aa2 	vadd.f32	s11, s11, s5
 8017a6e:	ee36 6a23 	vadd.f32	s12, s12, s7
 8017a72:	ee39 9a04 	vadd.f32	s18, s18, s8
 8017a76:	ee27 7a02 	vmul.f32	s14, s14, s4
 8017a7a:	ee3a aa24 	vadd.f32	s20, s20, s9
 8017a7e:	ee78 8a85 	vadd.f32	s17, s17, s10
 8017a82:	ee38 8a26 	vadd.f32	s16, s16, s13
 8017a86:	ee67 7a83 	vmul.f32	s15, s15, s6
 8017a8a:	f898 200c 	ldrb.w	r2, [r8, #12]
 8017a8e:	2300      	movs	r3, #0
 8017a90:	eef0 ba40 	vmov.f32	s23, s0
 8017a94:	4681      	mov	r9, r0
 8017a96:	eef1 aa65 	vneg.f32	s21, s11
 8017a9a:	ee39 9a07 	vadd.f32	s18, s18, s14
 8017a9e:	eeb1 ba46 	vneg.f32	s22, s12
 8017aa2:	eeb1 aa4a 	vneg.f32	s20, s20
 8017aa6:	eef1 8a68 	vneg.f32	s17, s17
 8017aaa:	ee38 8a27 	vadd.f32	s16, s16, s15
 8017aae:	603b      	str	r3, [r7, #0]
 8017ab0:	607b      	str	r3, [r7, #4]
 8017ab2:	60bb      	str	r3, [r7, #8]
 8017ab4:	2a00      	cmp	r2, #0
 8017ab6:	f040 8107 	bne.w	8017cc8 <iNemo_update_6X.constprop.45+0x3b4>
 8017aba:	f8df a204 	ldr.w	sl, [pc, #516]	; 8017cc0 <iNemo_update_6X.constprop.45+0x3ac>
 8017abe:	f8df b204 	ldr.w	fp, [pc, #516]	; 8017cc4 <iNemo_update_6X.constprop.45+0x3b0>
 8017ac2:	f894 25f5 	ldrb.w	r2, [r4, #1525]	; 0x5f5
 8017ac6:	f894 35f4 	ldrb.w	r3, [r4, #1524]	; 0x5f4
 8017aca:	6fa9      	ldr	r1, [r5, #120]	; 0x78
 8017acc:	f8c5 1088 	str.w	r1, [r5, #136]	; 0x88
 8017ad0:	ee09 2a90 	vmov	s19, r2
 8017ad4:	4975      	ldr	r1, [pc, #468]	; (8017cac <iNemo_update_6X.constprop.45+0x398>)
 8017ad6:	6fea      	ldr	r2, [r5, #124]	; 0x7c
 8017ad8:	f8d5 6080 	ldr.w	r6, [r5, #128]	; 0x80
 8017adc:	f8c5 208c 	str.w	r2, [r5, #140]	; 0x8c
 8017ae0:	f043 0302 	orr.w	r3, r3, #2
 8017ae4:	22f8      	movs	r2, #248	; 0xf8
 8017ae6:	f8d5 e084 	ldr.w	lr, [r5, #132]	; 0x84
 8017aea:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
 8017aee:	f083 0301 	eor.w	r3, r3, #1
 8017af2:	188e      	adds	r6, r1, r2
 8017af4:	a826      	add	r0, sp, #152	; 0x98
 8017af6:	f884 35f4 	strb.w	r3, [r4, #1524]	; 0x5f4
 8017afa:	f8c5 e094 	str.w	lr, [r5, #148]	; 0x94
 8017afe:	f005 fb5f 	bl	801d1c0 <memcpy>
 8017b02:	f506 7e9b 	add.w	lr, r6, #310	; 0x136
 8017b06:	6a30      	ldr	r0, [r6, #32]
 8017b08:	f8cd e050 	str.w	lr, [sp, #80]	; 0x50
 8017b0c:	2300      	movs	r3, #0
 8017b0e:	f506 7c9a 	add.w	ip, r6, #308	; 0x134
 8017b12:	f1a6 0e30 	sub.w	lr, r6, #48	; 0x30
 8017b16:	f206 1235 	addw	r2, r6, #309	; 0x135
 8017b1a:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
 8017b1e:	f8cd e03c 	str.w	lr, [sp, #60]	; 0x3c
 8017b22:	9213      	str	r2, [sp, #76]	; 0x4c
 8017b24:	9711      	str	r7, [sp, #68]	; 0x44
 8017b26:	aa1d      	add	r2, sp, #116	; 0x74
 8017b28:	632b      	str	r3, [r5, #48]	; 0x30
 8017b2a:	636b      	str	r3, [r5, #52]	; 0x34
 8017b2c:	63ab      	str	r3, [r5, #56]	; 0x38
 8017b2e:	4960      	ldr	r1, [pc, #384]	; (8017cb0 <iNemo_update_6X.constprop.45+0x39c>)
 8017b30:	f8cd a0ac 	str.w	sl, [sp, #172]	; 0xac
 8017b34:	f10d 0a64 	add.w	sl, sp, #100	; 0x64
 8017b38:	932a      	str	r3, [sp, #168]	; 0xa8
 8017b3a:	9210      	str	r2, [sp, #64]	; 0x40
 8017b3c:	ed8d ba2c 	vstr	s22, [sp, #176]	; 0xb0
 8017b40:	edcd aa2d 	vstr	s21, [sp, #180]	; 0xb4
 8017b44:	ed8d 9a2e 	vstr	s18, [sp, #184]	; 0xb8
 8017b48:	ed8d aa2f 	vstr	s20, [sp, #188]	; 0xbc
 8017b4c:	edcd 8a30 	vstr	s17, [sp, #192]	; 0xc0
 8017b50:	ed8d 8a31 	vstr	s16, [sp, #196]	; 0xc4
 8017b54:	f8cd b0a4 	str.w	fp, [sp, #164]	; 0xa4
 8017b58:	9115      	str	r1, [sp, #84]	; 0x54
 8017b5a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8017b5e:	f7e8 fcfb 	bl	8000558 <__aeabi_f2d>
 8017b62:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8017b66:	f894 05d6 	ldrb.w	r0, [r4, #1494]	; 0x5d6
 8017b6a:	ed96 ba0b 	vldr	s22, [r6, #44]	; 0x2c
 8017b6e:	edd6 aa0a 	vldr	s21, [r6, #40]	; 0x28
 8017b72:	ed96 aa03 	vldr	s20, [r6, #12]
 8017b76:	ed96 9a02 	vldr	s18, [r6, #8]
 8017b7a:	edd6 8a01 	vldr	s17, [r6, #4]
 8017b7e:	ed96 8a00 	vldr	s16, [r6]
 8017b82:	f7e8 fcc7 	bl	8000514 <__aeabi_ui2d>
 8017b86:	eef8 9a69 	vcvt.f32.u32	s19, s19
 8017b8a:	f894 35d4 	ldrb.w	r3, [r4, #1492]	; 0x5d4
 8017b8e:	f894 e5d2 	ldrb.w	lr, [r4, #1490]	; 0x5d2
 8017b92:	f894 25d1 	ldrb.w	r2, [r4, #1489]	; 0x5d1
 8017b96:	f894 c5d3 	ldrb.w	ip, [r4, #1491]	; 0x5d3
 8017b9a:	ee69 9aab 	vmul.f32	s19, s19, s23
 8017b9e:	edd6 ba0c 	vldr	s23, [r6, #48]	; 0x30
 8017ba2:	9308      	str	r3, [sp, #32]
 8017ba4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8017ba8:	f894 35d0 	ldrb.w	r3, [r4, #1488]	; 0x5d0
 8017bac:	6930      	ldr	r0, [r6, #16]
 8017bae:	f8cd e018 	str.w	lr, [sp, #24]
 8017bb2:	9205      	str	r2, [sp, #20]
 8017bb4:	9304      	str	r3, [sp, #16]
 8017bb6:	f8cd c01c 	str.w	ip, [sp, #28]
 8017bba:	f7e8 fccd 	bl	8000558 <__aeabi_f2d>
 8017bbe:	ae35      	add	r6, sp, #212	; 0xd4
 8017bc0:	f50d 7e82 	add.w	lr, sp, #260	; 0x104
 8017bc4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017bc8:	eeb0 0a69 	vmov.f32	s0, s19
 8017bcc:	eef0 3a6b 	vmov.f32	s7, s23
 8017bd0:	eeb0 3a4b 	vmov.f32	s6, s22
 8017bd4:	eef0 2a6a 	vmov.f32	s5, s21
 8017bd8:	eeb0 2a4a 	vmov.f32	s4, s20
 8017bdc:	eef0 1a49 	vmov.f32	s3, s18
 8017be0:	eeb0 1a68 	vmov.f32	s2, s17
 8017be4:	eef0 0a48 	vmov.f32	s1, s16
 8017be8:	ab32      	add	r3, sp, #200	; 0xc8
 8017bea:	aa2c      	add	r2, sp, #176	; 0xb0
 8017bec:	a929      	add	r1, sp, #164	; 0xa4
 8017bee:	a848      	add	r0, sp, #288	; 0x120
 8017bf0:	e88d 4040 	stmia.w	sp, {r6, lr}
 8017bf4:	f7ff fc7c 	bl	80174f0 <SpacePointAlgorithm.isra.10>
 8017bf8:	f1b9 0f00 	cmp.w	r9, #0
 8017bfc:	d00f      	beq.n	8017c1e <iNemo_update_6X.constprop.45+0x30a>
 8017bfe:	f8da 2000 	ldr.w	r2, [sl]
 8017c02:	f8da 3004 	ldr.w	r3, [sl, #4]
 8017c06:	f8c9 2000 	str.w	r2, [r9]
 8017c0a:	f8c9 3004 	str.w	r3, [r9, #4]
 8017c0e:	f8da 2008 	ldr.w	r2, [sl, #8]
 8017c12:	f8da 300c 	ldr.w	r3, [sl, #12]
 8017c16:	f8c9 2008 	str.w	r2, [r9, #8]
 8017c1a:	f8c9 300c 	str.w	r3, [r9, #12]
 8017c1e:	4b25      	ldr	r3, [pc, #148]	; (8017cb4 <iNemo_update_6X.constprop.45+0x3a0>)
 8017c20:	f8d8 20f0 	ldr.w	r2, [r8, #240]	; 0xf0
 8017c24:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8017c28:	f894 26f2 	ldrb.w	r2, [r4, #1778]	; 0x6f2
 8017c2c:	f8d8 10c8 	ldr.w	r1, [r8, #200]	; 0xc8
 8017c30:	f8c3 10fc 	str.w	r1, [r3, #252]	; 0xfc
 8017c34:	2a01      	cmp	r2, #1
 8017c36:	f8d8 1118 	ldr.w	r1, [r8, #280]	; 0x118
 8017c3a:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
 8017c3e:	d066      	beq.n	8017d0e <iNemo_update_6X.constprop.45+0x3fa>
 8017c40:	eddf 7a1d 	vldr	s15, [pc, #116]	; 8017cb8 <iNemo_update_6X.constprop.45+0x3a4>
 8017c44:	ed97 6a00 	vldr	s12, [r7]
 8017c48:	edd7 6a01 	vldr	s13, [r7, #4]
 8017c4c:	ed97 7a02 	vldr	s14, [r7, #8]
 8017c50:	f894 26f1 	ldrb.w	r2, [r4, #1777]	; 0x6f1
 8017c54:	ee26 5a27 	vmul.f32	s10, s12, s15
 8017c58:	ee66 5aa7 	vmul.f32	s11, s13, s15
 8017c5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8017c60:	ed85 5a1b 	vstr	s10, [r5, #108]	; 0x6c
 8017c64:	edc5 5a1c 	vstr	s11, [r5, #112]	; 0x70
 8017c68:	edc5 7a1d 	vstr	s15, [r5, #116]	; 0x74
 8017c6c:	b13a      	cbz	r2, 8017c7e <iNemo_update_6X.constprop.45+0x36a>
 8017c6e:	f894 2700 	ldrb.w	r2, [r4, #1792]	; 0x700
 8017c72:	2a09      	cmp	r2, #9
 8017c74:	d810      	bhi.n	8017c98 <iNemo_update_6X.constprop.45+0x384>
 8017c76:	3201      	adds	r2, #1
 8017c78:	f884 2700 	strb.w	r2, [r4, #1792]	; 0x700
 8017c7c:	e001      	b.n	8017c82 <iNemo_update_6X.constprop.45+0x36e>
 8017c7e:	f884 2700 	strb.w	r2, [r4, #1792]	; 0x700
 8017c82:	f894 35f4 	ldrb.w	r3, [r4, #1524]	; 0x5f4
 8017c86:	f083 0302 	eor.w	r3, r3, #2
 8017c8a:	f884 35f4 	strb.w	r3, [r4, #1524]	; 0x5f4
 8017c8e:	b065      	add	sp, #404	; 0x194
 8017c90:	ecbd 8b08 	vpop	{d8-d11}
 8017c94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017c98:	ed83 6a22 	vstr	s12, [r3, #136]	; 0x88
 8017c9c:	edc3 6a23 	vstr	s13, [r3, #140]	; 0x8c
 8017ca0:	ed83 7a24 	vstr	s14, [r3, #144]	; 0x90
 8017ca4:	e7ed      	b.n	8017c82 <iNemo_update_6X.constprop.45+0x36e>
 8017ca6:	bf00      	nop
 8017ca8:	20001660 	.word	0x20001660
 8017cac:	20001b24 	.word	0x20001b24
 8017cb0:	20000010 	.word	0x20000010
 8017cb4:	20001c58 	.word	0x20001c58
 8017cb8:	42652ee1 	.word	0x42652ee1
 8017cbc:	20000000 	.word	0x20000000
 8017cc0:	bf333333 	.word	0xbf333333
 8017cc4:	3f333333 	.word	0x3f333333
 8017cc8:	ee65 5aa5 	vmul.f32	s11, s11, s11
 8017ccc:	ee26 6a06 	vmul.f32	s12, s12, s12
 8017cd0:	ee69 7a09 	vmul.f32	s15, s18, s18
 8017cd4:	ee36 6a25 	vadd.f32	s12, s12, s11
 8017cd8:	f8df a06c 	ldr.w	sl, [pc, #108]	; 8017d48 <iNemo_update_6X.constprop.45+0x434>
 8017cdc:	f8df b06c 	ldr.w	fp, [pc, #108]	; 8017d4c <iNemo_update_6X.constprop.45+0x438>
 8017ce0:	ee76 7a27 	vadd.f32	s15, s12, s15
 8017ce4:	ee17 0a90 	vmov	r0, s15
 8017ce8:	f7e8 fc36 	bl	8000558 <__aeabi_f2d>
 8017cec:	ec41 0b10 	vmov	d0, r0, r1
 8017cf0:	f002 feaa 	bl	801aa48 <sqrt>
 8017cf4:	ec51 0b10 	vmov	r0, r1, d0
 8017cf8:	f7e8 ff7a 	bl	8000bf0 <__aeabi_d2f>
 8017cfc:	ee07 0a90 	vmov	s15, r0
 8017d00:	ee8b ba27 	vdiv.f32	s22, s22, s15
 8017d04:	eeca aaa7 	vdiv.f32	s21, s21, s15
 8017d08:	ee89 9a27 	vdiv.f32	s18, s18, s15
 8017d0c:	e6d9      	b.n	8017ac2 <iNemo_update_6X.constprop.45+0x1ae>
 8017d0e:	f8da 2004 	ldr.w	r2, [sl, #4]
 8017d12:	f8da 6000 	ldr.w	r6, [sl]
 8017d16:	f8da 0008 	ldr.w	r0, [sl, #8]
 8017d1a:	f8da 100c 	ldr.w	r1, [sl, #12]
 8017d1e:	67ea      	str	r2, [r5, #124]	; 0x7c
 8017d20:	f8c5 208c 	str.w	r2, [r5, #140]	; 0x8c
 8017d24:	2200      	movs	r2, #0
 8017d26:	67ae      	str	r6, [r5, #120]	; 0x78
 8017d28:	f8c5 6088 	str.w	r6, [r5, #136]	; 0x88
 8017d2c:	f8c5 0080 	str.w	r0, [r5, #128]	; 0x80
 8017d30:	f8c5 0090 	str.w	r0, [r5, #144]	; 0x90
 8017d34:	f8c5 1084 	str.w	r1, [r5, #132]	; 0x84
 8017d38:	f8c5 1094 	str.w	r1, [r5, #148]	; 0x94
 8017d3c:	f884 25e0 	strb.w	r2, [r4, #1504]	; 0x5e0
 8017d40:	f888 200c 	strb.w	r2, [r8, #12]
 8017d44:	e77c      	b.n	8017c40 <iNemo_update_6X.constprop.45+0x32c>
 8017d46:	bf00      	nop
 8017d48:	bf3504f3 	.word	0xbf3504f3
 8017d4c:	3f3504f3 	.word	0x3f3504f3

08017d50 <iNemo_update.constprop.46>:
 8017d50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017d54:	4cee      	ldr	r4, [pc, #952]	; (8018110 <iNemo_update.constprop.46+0x3c0>)
 8017d56:	f994 33d0 	ldrsb.w	r3, [r4, #976]	; 0x3d0
 8017d5a:	f994 b3e0 	ldrsb.w	fp, [r4, #992]	; 0x3e0
 8017d5e:	f994 e3d2 	ldrsb.w	lr, [r4, #978]	; 0x3d2
 8017d62:	f994 63d5 	ldrsb.w	r6, [r4, #981]	; 0x3d5
 8017d66:	f994 c3d7 	ldrsb.w	ip, [r4, #983]	; 0x3d7
 8017d6a:	f994 a3df 	ldrsb.w	sl, [r4, #991]	; 0x3df
 8017d6e:	f994 93e1 	ldrsb.w	r9, [r4, #993]	; 0x3e1
 8017d72:	ee02 3a10 	vmov	s4, r3
 8017d76:	f994 33d1 	ldrsb.w	r3, [r4, #977]	; 0x3d1
 8017d7a:	ee05 3a90 	vmov	s11, r3
 8017d7e:	f994 33d3 	ldrsb.w	r3, [r4, #979]	; 0x3d3
 8017d82:	ee02 3a90 	vmov	s5, r3
 8017d86:	f994 33d4 	ldrsb.w	r3, [r4, #980]	; 0x3d4
 8017d8a:	ee06 3a10 	vmov	s12, r3
 8017d8e:	f994 33d6 	ldrsb.w	r3, [r4, #982]	; 0x3d6
 8017d92:	ed2d 8b10 	vpush	{d8-d15}
 8017d96:	ee0b 3a10 	vmov	s22, r3
 8017d9a:	f994 33d8 	ldrsb.w	r3, [r4, #984]	; 0x3d8
 8017d9e:	ee0c 3a90 	vmov	s25, r3
 8017da2:	f994 33ee 	ldrsb.w	r3, [r4, #1006]	; 0x3ee
 8017da6:	ee04 3a90 	vmov	s9, r3
 8017daa:	f994 33ef 	ldrsb.w	r3, [r4, #1007]	; 0x3ef
 8017dae:	ee0d 3a10 	vmov	s26, r3
 8017db2:	f994 33f0 	ldrsb.w	r3, [r4, #1008]	; 0x3f0
 8017db6:	ee0e 3a10 	vmov	s28, r3
 8017dba:	f994 33dc 	ldrsb.w	r3, [r4, #988]	; 0x3dc
 8017dbe:	ee0d 3a90 	vmov	s27, r3
 8017dc2:	f994 33dd 	ldrsb.w	r3, [r4, #989]	; 0x3dd
 8017dc6:	ee05 3a10 	vmov	s10, r3
 8017dca:	f994 33de 	ldrsb.w	r3, [r4, #990]	; 0x3de
 8017dce:	ee0c 3a10 	vmov	s24, r3
 8017dd2:	f994 33e2 	ldrsb.w	r3, [r4, #994]	; 0x3e2
 8017dd6:	b0e7      	sub	sp, #412	; 0x19c
 8017dd8:	f10d 0860 	add.w	r8, sp, #96	; 0x60
 8017ddc:	ee03 3a10 	vmov	s6, r3
 8017de0:	f994 33e3 	ldrsb.w	r3, [r4, #995]	; 0x3e3
 8017de4:	f204 7504 	addw	r5, r4, #1796	; 0x704
 8017de8:	2200      	movs	r2, #0
 8017dea:	edd5 aa06 	vldr	s21, [r5, #24]
 8017dee:	ed95 aa07 	vldr	s20, [r5, #28]
 8017df2:	ed95 9a08 	vldr	s18, [r5, #32]
 8017df6:	edd5 9a09 	vldr	s19, [r5, #36]	; 0x24
 8017dfa:	edd5 8a0a 	vldr	s17, [r5, #40]	; 0x28
 8017dfe:	ed95 1a0b 	vldr	s2, [r5, #44]	; 0x2c
 8017e02:	ed95 8a03 	vldr	s16, [r5, #12]
 8017e06:	edd5 0a04 	vldr	s1, [r5, #16]
 8017e0a:	edd5 1a05 	vldr	s3, [r5, #20]
 8017e0e:	f8c8 2000 	str.w	r2, [r8]
 8017e12:	ee06 3a90 	vmov	s13, r3
 8017e16:	f8c8 2004 	str.w	r2, [r8, #4]
 8017e1a:	f994 33eb 	ldrsb.w	r3, [r4, #1003]	; 0x3eb
 8017e1e:	f994 73e4 	ldrsb.w	r7, [r4, #996]	; 0x3e4
 8017e22:	f994 13ed 	ldrsb.w	r1, [r4, #1005]	; 0x3ed
 8017e26:	f8c8 2008 	str.w	r2, [r8, #8]
 8017e2a:	ee07 3a10 	vmov	s14, r3
 8017e2e:	f994 33ec 	ldrsb.w	r3, [r4, #1004]	; 0x3ec
 8017e32:	f994 23ea 	ldrsb.w	r2, [r4, #1002]	; 0x3ea
 8017e36:	ee03 3a90 	vmov	s7, r3
 8017e3a:	f994 33e8 	ldrsb.w	r3, [r4, #1000]	; 0x3e8
 8017e3e:	ee04 3a10 	vmov	s8, r3
 8017e42:	f994 33e9 	ldrsb.w	r3, [r4, #1001]	; 0x3e9
 8017e46:	ee07 3a90 	vmov	s15, r3
 8017e4a:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 8017e4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017e52:	ee24 4a29 	vmul.f32	s8, s8, s19
 8017e56:	ee67 7aa8 	vmul.f32	s15, s15, s17
 8017e5a:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8017e5e:	ee74 7a27 	vadd.f32	s15, s8, s15
 8017e62:	ee04 ca10 	vmov	s8, ip
 8017e66:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8017e6a:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 8017e6e:	eeb8 3ac3 	vcvt.f32.s32	s6, s6
 8017e72:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8017e76:	ee23 3a08 	vmul.f32	s6, s6, s16
 8017e7a:	ee65 5a8a 	vmul.f32	s11, s11, s20
 8017e7e:	ee26 6a0a 	vmul.f32	s12, s12, s20
 8017e82:	ee66 6aa0 	vmul.f32	s13, s13, s1
 8017e86:	ee24 aa0a 	vmul.f32	s20, s8, s20
 8017e8a:	ee04 7a10 	vmov	s8, r7
 8017e8e:	ee73 6a26 	vadd.f32	s13, s6, s13
 8017e92:	eeb8 3ac4 	vcvt.f32.s32	s6, s8
 8017e96:	eeb8 2ac2 	vcvt.f32.s32	s4, s4
 8017e9a:	ee23 3a21 	vmul.f32	s6, s6, s3
 8017e9e:	eef8 2ae2 	vcvt.f32.s32	s5, s5
 8017ea2:	ee22 2a2a 	vmul.f32	s4, s4, s21
 8017ea6:	ee62 2aaa 	vmul.f32	s5, s5, s21
 8017eaa:	eef8 bac7 	vcvt.f32.s32	s23, s14
 8017eae:	ee76 ea83 	vadd.f32	s29, s13, s6
 8017eb2:	eef8 3ae3 	vcvt.f32.s32	s7, s7
 8017eb6:	ee06 aa90 	vmov	s13, sl
 8017eba:	ee2b 7aa9 	vmul.f32	s14, s23, s19
 8017ebe:	ee63 3aa8 	vmul.f32	s7, s7, s17
 8017ec2:	ee72 5a25 	vadd.f32	s11, s4, s11
 8017ec6:	ee32 6a86 	vadd.f32	s12, s5, s12
 8017eca:	eef8 bae6 	vcvt.f32.s32	s23, s13
 8017ece:	ee04 1a10 	vmov	s8, r1
 8017ed2:	ee06 ba90 	vmov	s13, fp
 8017ed6:	ee02 ea10 	vmov	s4, lr
 8017eda:	ee02 6a90 	vmov	s5, r6
 8017ede:	ee37 7a23 	vadd.f32	s14, s14, s7
 8017ee2:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8017ee6:	eef8 3ac4 	vcvt.f32.s32	s7, s8
 8017eea:	eeb8 2ac2 	vcvt.f32.s32	s4, s4
 8017eee:	eef8 2ae2 	vcvt.f32.s32	s5, s5
 8017ef2:	ee04 2a10 	vmov	s8, r2
 8017ef6:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
 8017efa:	ee22 2a09 	vmul.f32	s4, s4, s18
 8017efe:	ee62 2a89 	vmul.f32	s5, s5, s18
 8017f02:	ee25 5a20 	vmul.f32	s10, s10, s1
 8017f06:	eeb8 bacb 	vcvt.f32.s32	s22, s22
 8017f0a:	ee66 0aa0 	vmul.f32	s1, s13, s1
 8017f0e:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 8017f12:	eef8 4ae4 	vcvt.f32.s32	s9, s9
 8017f16:	eeb8 dacd 	vcvt.f32.s32	s26, s26
 8017f1a:	eef8 daed 	vcvt.f32.s32	s27, s27
 8017f1e:	ee06 9a90 	vmov	s13, r9
 8017f22:	ee2b ba2a 	vmul.f32	s22, s22, s21
 8017f26:	ee63 3a81 	vmul.f32	s7, s7, s2
 8017f2a:	ee35 2a82 	vadd.f32	s4, s11, s4
 8017f2e:	ee76 2a22 	vadd.f32	s5, s12, s5
 8017f32:	ee64 5a01 	vmul.f32	s11, s8, s2
 8017f36:	ee6d da88 	vmul.f32	s27, s27, s16
 8017f3a:	4b76      	ldr	r3, [pc, #472]	; (8018114 <iNemo_update.constprop.46+0x3c4>)
 8017f3c:	ee2b 8a88 	vmul.f32	s16, s23, s16
 8017f40:	eef8 caec 	vcvt.f32.s32	s25, s25
 8017f44:	ee64 9aa9 	vmul.f32	s19, s9, s19
 8017f48:	ee6d 8a28 	vmul.f32	s17, s26, s17
 8017f4c:	eeb8 eace 	vcvt.f32.s32	s28, s28
 8017f50:	eeb8 cacc 	vcvt.f32.s32	s24, s24
 8017f54:	eeb8 6ae6 	vcvt.f32.s32	s12, s13
 8017f58:	ee3b ba0a 	vadd.f32	s22, s22, s20
 8017f5c:	ee2c 9a89 	vmul.f32	s18, s25, s18
 8017f60:	ee2c ca21 	vmul.f32	s24, s24, s3
 8017f64:	f893 38e0 	ldrb.w	r3, [r3, #2272]	; 0x8e0
 8017f68:	9317      	str	r3, [sp, #92]	; 0x5c
 8017f6a:	ee37 7a23 	vadd.f32	s14, s14, s7
 8017f6e:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8017f72:	ee79 8aa8 	vadd.f32	s17, s19, s17
 8017f76:	ee2e 1a01 	vmul.f32	s2, s28, s2
 8017f7a:	ee7d da85 	vadd.f32	s27, s27, s10
 8017f7e:	ee38 8a20 	vadd.f32	s16, s16, s1
 8017f82:	ee66 1a21 	vmul.f32	s3, s12, s3
 8017f86:	ee3b ba09 	vadd.f32	s22, s22, s18
 8017f8a:	eeb0 aa40 	vmov.f32	s20, s0
 8017f8e:	4683      	mov	fp, r0
 8017f90:	eeb1 fa42 	vneg.f32	s30, s4
 8017f94:	eef1 aa62 	vneg.f32	s21, s5
 8017f98:	eeb1 9a6e 	vneg.f32	s18, s29
 8017f9c:	eef1 fa47 	vneg.f32	s31, s14
 8017fa0:	eef1 ba67 	vneg.f32	s23, s15
 8017fa4:	ee78 8a81 	vadd.f32	s17, s17, s2
 8017fa8:	ee3d ca8c 	vadd.f32	s24, s27, s24
 8017fac:	ee38 8a21 	vadd.f32	s16, s16, s3
 8017fb0:	2b00      	cmp	r3, #0
 8017fb2:	f040 8131 	bne.w	8018218 <iNemo_update.constprop.46+0x4c8>
 8017fb6:	f894 2835 	ldrb.w	r2, [r4, #2101]	; 0x835
 8017fba:	f894 3834 	ldrb.w	r3, [r4, #2100]	; 0x834
 8017fbe:	4e56      	ldr	r6, [pc, #344]	; (8018118 <iNemo_update.constprop.46+0x3c8>)
 8017fc0:	4f56      	ldr	r7, [pc, #344]	; (801811c <iNemo_update.constprop.46+0x3cc>)
 8017fc2:	f8d5 c078 	ldr.w	ip, [r5, #120]	; 0x78
 8017fc6:	f8d5 e07c 	ldr.w	lr, [r5, #124]	; 0x7c
 8017fca:	f8c5 c088 	str.w	ip, [r5, #136]	; 0x88
 8017fce:	ee09 2a90 	vmov	s19, r2
 8017fd2:	f043 0302 	orr.w	r3, r3, #2
 8017fd6:	f083 0301 	eor.w	r3, r3, #1
 8017fda:	f8d5 c080 	ldr.w	ip, [r5, #128]	; 0x80
 8017fde:	f8c5 e08c 	str.w	lr, [r5, #140]	; 0x8c
 8017fe2:	f5a6 719a 	sub.w	r1, r6, #308	; 0x134
 8017fe6:	f8d5 e084 	ldr.w	lr, [r5, #132]	; 0x84
 8017fea:	f884 3834 	strb.w	r3, [r4, #2100]	; 0x834
 8017fee:	22f8      	movs	r2, #248	; 0xf8
 8017ff0:	a828      	add	r0, sp, #160	; 0xa0
 8017ff2:	eef8 9a69 	vcvt.f32.u32	s19, s19
 8017ff6:	f8c5 c090 	str.w	ip, [r5, #144]	; 0x90
 8017ffa:	f8c5 e094 	str.w	lr, [r5, #148]	; 0x94
 8017ffe:	f005 f8df 	bl	801d1c0 <memcpy>
 8018002:	f8d7 e0b0 	ldr.w	lr, [r7, #176]	; 0xb0
 8018006:	f8d7 c0ac 	ldr.w	ip, [r7, #172]	; 0xac
 801800a:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 801800e:	f8cd 8044 	str.w	r8, [sp, #68]	; 0x44
 8018012:	9715      	str	r7, [sp, #84]	; 0x54
 8018014:	f106 01fa 	add.w	r1, r6, #250	; 0xfa
 8018018:	f8c6 e050 	str.w	lr, [r6, #80]	; 0x50
 801801c:	f8c6 c04c 	str.w	ip, [r6, #76]	; 0x4c
 8018020:	6570      	str	r0, [r6, #84]	; 0x54
 8018022:	2200      	movs	r2, #0
 8018024:	f106 0cf9 	add.w	ip, r6, #249	; 0xf9
 8018028:	f106 03f8 	add.w	r3, r6, #248	; 0xf8
 801802c:	ee69 9a8a 	vmul.f32	s19, s19, s20
 8018030:	edcd aa2e 	vstr	s21, [sp, #184]	; 0xb8
 8018034:	ed16 aa0c 	vldr	s20, [r6, #-48]	; 0xffffffd0
 8018038:	ed56 aa05 	vldr	s21, [r6, #-20]	; 0xffffffec
 801803c:	ed8d ba30 	vstr	s22, [sp, #192]	; 0xc0
 8018040:	ed8d 8a2b 	vstr	s16, [sp, #172]	; 0xac
 8018044:	ed16 ba04 	vldr	s22, [r6, #-16]
 8018048:	ed16 8a0f 	vldr	s16, [r6, #-60]	; 0xffffffc4
 801804c:	ed8d 9a2d 	vstr	s18, [sp, #180]	; 0xb4
 8018050:	edcd ba32 	vstr	s23, [sp, #200]	; 0xc8
 8018054:	ed16 9a0d 	vldr	s18, [r6, #-52]	; 0xffffffcc
 8018058:	ed56 ba03 	vldr	s23, [r6, #-12]
 801805c:	edcd 8a33 	vstr	s17, [sp, #204]	; 0xcc
 8018060:	f1a6 006c 	sub.w	r0, r6, #108	; 0x6c
 8018064:	ed56 8a0e 	vldr	s17, [r6, #-56]	; 0xffffffc8
 8018068:	9114      	str	r1, [sp, #80]	; 0x50
 801806a:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 801806e:	a91f      	add	r1, sp, #124	; 0x7c
 8018070:	f8cd c04c 	str.w	ip, [sp, #76]	; 0x4c
 8018074:	9312      	str	r3, [sp, #72]	; 0x48
 8018076:	900f      	str	r0, [sp, #60]	; 0x3c
 8018078:	ed8d fa2f 	vstr	s30, [sp, #188]	; 0xbc
 801807c:	632a      	str	r2, [r5, #48]	; 0x30
 801807e:	636a      	str	r2, [r5, #52]	; 0x34
 8018080:	63aa      	str	r2, [r5, #56]	; 0x38
 8018082:	ed8d ca2c 	vstr	s24, [sp, #176]	; 0xb0
 8018086:	9110      	str	r1, [sp, #64]	; 0x40
 8018088:	edcd fa31 	vstr	s31, [sp, #196]	; 0xc4
 801808c:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8018090:	f856 0c1c 	ldr.w	r0, [r6, #-28]
 8018094:	f7e8 fa60 	bl	8000558 <__aeabi_f2d>
 8018098:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801809c:	f894 0816 	ldrb.w	r0, [r4, #2070]	; 0x816
 80180a0:	f7e8 fa38 	bl	8000514 <__aeabi_ui2d>
 80180a4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80180a8:	f894 3814 	ldrb.w	r3, [r4, #2068]	; 0x814
 80180ac:	9308      	str	r3, [sp, #32]
 80180ae:	f856 0c2c 	ldr.w	r0, [r6, #-44]
 80180b2:	f894 e813 	ldrb.w	lr, [r4, #2067]	; 0x813
 80180b6:	f894 2812 	ldrb.w	r2, [r4, #2066]	; 0x812
 80180ba:	f894 3810 	ldrb.w	r3, [r4, #2064]	; 0x810
 80180be:	f894 1811 	ldrb.w	r1, [r4, #2065]	; 0x811
 80180c2:	f8cd e01c 	str.w	lr, [sp, #28]
 80180c6:	9206      	str	r2, [sp, #24]
 80180c8:	9304      	str	r3, [sp, #16]
 80180ca:	9105      	str	r1, [sp, #20]
 80180cc:	f7e8 fa44 	bl	8000558 <__aeabi_f2d>
 80180d0:	f50d 7c86 	add.w	ip, sp, #268	; 0x10c
 80180d4:	f10d 0edc 	add.w	lr, sp, #220	; 0xdc
 80180d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80180dc:	eef0 3a6b 	vmov.f32	s7, s23
 80180e0:	eeb0 3a4b 	vmov.f32	s6, s22
 80180e4:	eef0 2a6a 	vmov.f32	s5, s21
 80180e8:	eeb0 2a4a 	vmov.f32	s4, s20
 80180ec:	eef0 1a49 	vmov.f32	s3, s18
 80180f0:	eeb0 1a68 	vmov.f32	s2, s17
 80180f4:	eef0 0a48 	vmov.f32	s1, s16
 80180f8:	eeb0 0a69 	vmov.f32	s0, s19
 80180fc:	ab34      	add	r3, sp, #208	; 0xd0
 80180fe:	aa2e      	add	r2, sp, #184	; 0xb8
 8018100:	a92b      	add	r1, sp, #172	; 0xac
 8018102:	a84a      	add	r0, sp, #296	; 0x128
 8018104:	f8cd c004 	str.w	ip, [sp, #4]
 8018108:	f8cd e000 	str.w	lr, [sp]
 801810c:	e008      	b.n	8018120 <iNemo_update.constprop.46+0x3d0>
 801810e:	bf00      	nop
 8018110:	20001660 	.word	0x20001660
 8018114:	20000000 	.word	0x20000000
 8018118:	20001e98 	.word	0x20001e98
 801811c:	200008e8 	.word	0x200008e8
 8018120:	f7ff f9e6 	bl	80174f0 <SpacePointAlgorithm.isra.10>
 8018124:	f1bb 0f00 	cmp.w	fp, #0
 8018128:	d00f      	beq.n	801814a <iNemo_update.constprop.46+0x3fa>
 801812a:	f8d9 2000 	ldr.w	r2, [r9]
 801812e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8018132:	f8cb 2000 	str.w	r2, [fp]
 8018136:	f8cb 3004 	str.w	r3, [fp, #4]
 801813a:	f8d9 2008 	ldr.w	r2, [r9, #8]
 801813e:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8018142:	f8cb 2008 	str.w	r2, [fp, #8]
 8018146:	f8cb 300c 	str.w	r3, [fp, #12]
 801814a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801814e:	f8c6 3100 	str.w	r3, [r6, #256]	; 0x100
 8018152:	f894 3932 	ldrb.w	r3, [r4, #2354]	; 0x932
 8018156:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 801815a:	f8c6 20fc 	str.w	r2, [r6, #252]	; 0xfc
 801815e:	2b01      	cmp	r3, #1
 8018160:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8018164:	f8c6 2104 	str.w	r2, [r6, #260]	; 0x104
 8018168:	f000 8093 	beq.w	8018292 <iNemo_update.constprop.46+0x542>
 801816c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801816e:	f103 3aff 	add.w	sl, r3, #4294967295
 8018172:	fa5f fa8a 	uxtb.w	sl, sl
 8018176:	f1ba 0f08 	cmp.w	sl, #8
 801817a:	bf9c      	itt	ls
 801817c:	4b53      	ldrls	r3, [pc, #332]	; (80182cc <iNemo_update.constprop.46+0x57c>)
 801817e:	f883 a8e0 	strbls.w	sl, [r3, #2272]	; 0x8e0
 8018182:	eddf 7a53 	vldr	s15, [pc, #332]	; 80182d0 <iNemo_update.constprop.46+0x580>
 8018186:	ed98 6a00 	vldr	s12, [r8]
 801818a:	edd8 6a01 	vldr	s13, [r8, #4]
 801818e:	ed98 7a02 	vldr	s14, [r8, #8]
 8018192:	f894 3931 	ldrb.w	r3, [r4, #2353]	; 0x931
 8018196:	ee26 5a27 	vmul.f32	s10, s12, s15
 801819a:	ee66 5aa7 	vmul.f32	s11, s13, s15
 801819e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80181a2:	ed85 5a1b 	vstr	s10, [r5, #108]	; 0x6c
 80181a6:	edc5 5a1c 	vstr	s11, [r5, #112]	; 0x70
 80181aa:	edc5 7a1d 	vstr	s15, [r5, #116]	; 0x74
 80181ae:	b13b      	cbz	r3, 80181c0 <iNemo_update.constprop.46+0x470>
 80181b0:	f894 3940 	ldrb.w	r3, [r4, #2368]	; 0x940
 80181b4:	2b09      	cmp	r3, #9
 80181b6:	d828      	bhi.n	801820a <iNemo_update.constprop.46+0x4ba>
 80181b8:	3301      	adds	r3, #1
 80181ba:	f884 3940 	strb.w	r3, [r4, #2368]	; 0x940
 80181be:	e001      	b.n	80181c4 <iNemo_update.constprop.46+0x474>
 80181c0:	f884 3940 	strb.w	r3, [r4, #2368]	; 0x940
 80181c4:	f894 3834 	ldrb.w	r3, [r4, #2100]	; 0x834
 80181c8:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80181cc:	f8d7 e098 	ldr.w	lr, [r7, #152]	; 0x98
 80181d0:	f8d7 509c 	ldr.w	r5, [r7, #156]	; 0x9c
 80181d4:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 80181d8:	f8c6 20ac 	str.w	r2, [r6, #172]	; 0xac
 80181dc:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 80181e0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80181e4:	f8c6 e0b0 	str.w	lr, [r6, #176]	; 0xb0
 80181e8:	f083 0302 	eor.w	r3, r3, #2
 80181ec:	f884 3834 	strb.w	r3, [r4, #2100]	; 0x834
 80181f0:	f8c6 50b4 	str.w	r5, [r6, #180]	; 0xb4
 80181f4:	f8c6 00c4 	str.w	r0, [r6, #196]	; 0xc4
 80181f8:	f8c6 10c8 	str.w	r1, [r6, #200]	; 0xc8
 80181fc:	f8c6 20cc 	str.w	r2, [r6, #204]	; 0xcc
 8018200:	b067      	add	sp, #412	; 0x19c
 8018202:	ecbd 8b10 	vpop	{d8-d15}
 8018206:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801820a:	ed86 6a22 	vstr	s12, [r6, #136]	; 0x88
 801820e:	edc6 6a23 	vstr	s13, [r6, #140]	; 0x8c
 8018212:	ed86 7a24 	vstr	s14, [r6, #144]	; 0x90
 8018216:	e7d5      	b.n	80181c4 <iNemo_update.constprop.46+0x474>
 8018218:	ee62 2aa2 	vmul.f32	s5, s5, s5
 801821c:	ee22 2a02 	vmul.f32	s4, s4, s4
 8018220:	ee6b 7a0b 	vmul.f32	s15, s22, s22
 8018224:	ee32 2a82 	vadd.f32	s4, s5, s4
 8018228:	ee72 7a27 	vadd.f32	s15, s4, s15
 801822c:	ee17 0a90 	vmov	r0, s15
 8018230:	f7e8 f992 	bl	8000558 <__aeabi_f2d>
 8018234:	ec41 0b10 	vmov	d0, r0, r1
 8018238:	f002 fc06 	bl	801aa48 <sqrt>
 801823c:	ec51 0b10 	vmov	r0, r1, d0
 8018240:	f7e8 fcd6 	bl	8000bf0 <__aeabi_d2f>
 8018244:	ee6c 6a0c 	vmul.f32	s13, s24, s24
 8018248:	ee28 7a08 	vmul.f32	s14, s16, s16
 801824c:	ee2e 3aae 	vmul.f32	s6, s29, s29
 8018250:	ee37 7a26 	vadd.f32	s14, s14, s13
 8018254:	ee07 0a90 	vmov	s15, r0
 8018258:	ee37 7a03 	vadd.f32	s14, s14, s6
 801825c:	eeca aaa7 	vdiv.f32	s21, s21, s15
 8018260:	ee17 0a10 	vmov	r0, s14
 8018264:	ee8f fa27 	vdiv.f32	s30, s30, s15
 8018268:	ee8b ba27 	vdiv.f32	s22, s22, s15
 801826c:	f7e8 f974 	bl	8000558 <__aeabi_f2d>
 8018270:	ec41 0b10 	vmov	d0, r0, r1
 8018274:	f002 fbe8 	bl	801aa48 <sqrt>
 8018278:	ec51 0b10 	vmov	r0, r1, d0
 801827c:	f7e8 fcb8 	bl	8000bf0 <__aeabi_d2f>
 8018280:	ee07 0a90 	vmov	s15, r0
 8018284:	ee88 8a27 	vdiv.f32	s16, s16, s15
 8018288:	ee8c ca27 	vdiv.f32	s24, s24, s15
 801828c:	ee89 9a27 	vdiv.f32	s18, s18, s15
 8018290:	e691      	b.n	8017fb6 <iNemo_update.constprop.46+0x266>
 8018292:	f8d9 200c 	ldr.w	r2, [r9, #12]
 8018296:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801829a:	f8c5 2084 	str.w	r2, [r5, #132]	; 0x84
 801829e:	f8c5 2094 	str.w	r2, [r5, #148]	; 0x94
 80182a2:	4a0a      	ldr	r2, [pc, #40]	; (80182cc <iNemo_update.constprop.46+0x57c>)
 80182a4:	f8d9 0000 	ldr.w	r0, [r9]
 80182a8:	f8d9 1008 	ldr.w	r1, [r9, #8]
 80182ac:	67eb      	str	r3, [r5, #124]	; 0x7c
 80182ae:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
 80182b2:	2300      	movs	r3, #0
 80182b4:	67a8      	str	r0, [r5, #120]	; 0x78
 80182b6:	f8c5 0088 	str.w	r0, [r5, #136]	; 0x88
 80182ba:	f8c5 1080 	str.w	r1, [r5, #128]	; 0x80
 80182be:	f8c5 1090 	str.w	r1, [r5, #144]	; 0x90
 80182c2:	f884 3820 	strb.w	r3, [r4, #2080]	; 0x820
 80182c6:	f882 38e0 	strb.w	r3, [r2, #2272]	; 0x8e0
 80182ca:	e75a      	b.n	8018182 <iNemo_update.constprop.46+0x432>
 80182cc:	20000000 	.word	0x20000000
 80182d0:	42652ee1 	.word	0x42652ee1
 80182d4:	00000000 	.word	0x00000000

080182d8 <quatErr2EulerErr>:
 80182d8:	b570      	push	{r4, r5, r6, lr}
 80182da:	2300      	movs	r3, #0
 80182dc:	6013      	str	r3, [r2, #0]
 80182de:	6053      	str	r3, [r2, #4]
 80182e0:	6093      	str	r3, [r2, #8]
 80182e2:	ed2d 8b04 	vpush	{d8-d9}
 80182e6:	ed90 0a01 	vldr	s0, [r0, #4]
 80182ea:	ed9f 8a7b 	vldr	s16, [pc, #492]	; 80184d8 <quatErr2EulerErr+0x200>
 80182ee:	4606      	mov	r6, r0
 80182f0:	ee20 0a08 	vmul.f32	s0, s0, s16
 80182f4:	460c      	mov	r4, r1
 80182f6:	4615      	mov	r5, r2
 80182f8:	f002 f904 	bl	801a504 <cosf>
 80182fc:	edd6 9a02 	vldr	s19, [r6, #8]
 8018300:	ee69 9a88 	vmul.f32	s19, s19, s16
 8018304:	eeb0 9a40 	vmov.f32	s18, s0
 8018308:	eeb0 0a69 	vmov.f32	s0, s19
 801830c:	f002 f960 	bl	801a5d0 <sinf>
 8018310:	eef0 8a40 	vmov.f32	s17, s0
 8018314:	eeb0 0a69 	vmov.f32	s0, s19
 8018318:	f002 f8f4 	bl	801a504 <cosf>
 801831c:	ee68 8aa8 	vmul.f32	s17, s17, s17
 8018320:	ee20 8a00 	vmul.f32	s16, s0, s0
 8018324:	edd4 7a01 	vldr	s15, [r4, #4]
 8018328:	ed94 0a02 	vldr	s0, [r4, #8]
 801832c:	ee68 7a27 	vmul.f32	s15, s16, s15
 8018330:	ee28 0a80 	vmul.f32	s0, s17, s0
 8018334:	ee30 0a27 	vadd.f32	s0, s0, s15
 8018338:	eeb5 0a40 	vcmp.f32	s0, #0.0
 801833c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018340:	eef1 9ac0 	vsqrt.f32	s19, s0
 8018344:	f100 80b5 	bmi.w	80184b2 <quatErr2EulerErr+0x1da>
 8018348:	ee79 9aa9 	vadd.f32	s19, s19, s19
 801834c:	eddf 7a63 	vldr	s15, [pc, #396]	; 80184dc <quatErr2EulerErr+0x204>
 8018350:	ee69 7aa7 	vmul.f32	s15, s19, s15
 8018354:	ee29 9a09 	vmul.f32	s18, s18, s18
 8018358:	ee17 0a90 	vmov	r0, s15
 801835c:	f7e8 f8fc 	bl	8000558 <__aeabi_f2d>
 8018360:	ed9f 1b57 	vldr	d1, [pc, #348]	; 80184c0 <quatErr2EulerErr+0x1e8>
 8018364:	ec41 0b10 	vmov	d0, r0, r1
 8018368:	f002 f879 	bl	801a45e <fmin>
 801836c:	ec51 0b10 	vmov	r0, r1, d0
 8018370:	f7e8 fc3e 	bl	8000bf0 <__aeabi_d2f>
 8018374:	f7e8 f8f0 	bl	8000558 <__aeabi_f2d>
 8018378:	ed9f 1b53 	vldr	d1, [pc, #332]	; 80184c8 <quatErr2EulerErr+0x1f0>
 801837c:	ec41 0b10 	vmov	d0, r0, r1
 8018380:	f002 f846 	bl	801a410 <fmax>
 8018384:	ec51 0b10 	vmov	r0, r1, d0
 8018388:	f7e8 fc32 	bl	8000bf0 <__aeabi_d2f>
 801838c:	6068      	str	r0, [r5, #4]
 801838e:	edd4 7a01 	vldr	s15, [r4, #4]
 8018392:	ed94 7a02 	vldr	s14, [r4, #8]
 8018396:	eddf 6a52 	vldr	s13, [pc, #328]	; 80184e0 <quatErr2EulerErr+0x208>
 801839a:	ee68 7aa7 	vmul.f32	s15, s17, s15
 801839e:	ee28 7a07 	vmul.f32	s14, s16, s14
 80183a2:	ee39 9a26 	vadd.f32	s18, s18, s13
 80183a6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80183aa:	ee87 0a89 	vdiv.f32	s0, s15, s18
 80183ae:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80183b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80183b6:	eeb1 9ac0 	vsqrt.f32	s18, s0
 80183ba:	d477      	bmi.n	80184ac <quatErr2EulerErr+0x1d4>
 80183bc:	ee39 9a09 	vadd.f32	s18, s18, s18
 80183c0:	eddf 7a46 	vldr	s15, [pc, #280]	; 80184dc <quatErr2EulerErr+0x204>
 80183c4:	ee69 7a27 	vmul.f32	s15, s18, s15
 80183c8:	ee17 0a90 	vmov	r0, s15
 80183cc:	f7e8 f8c4 	bl	8000558 <__aeabi_f2d>
 80183d0:	ed9f 1b3f 	vldr	d1, [pc, #252]	; 80184d0 <quatErr2EulerErr+0x1f8>
 80183d4:	ec41 0b10 	vmov	d0, r0, r1
 80183d8:	f002 f841 	bl	801a45e <fmin>
 80183dc:	ec51 0b10 	vmov	r0, r1, d0
 80183e0:	f7e8 fc06 	bl	8000bf0 <__aeabi_d2f>
 80183e4:	f7e8 f8b8 	bl	8000558 <__aeabi_f2d>
 80183e8:	ed9f 1b37 	vldr	d1, [pc, #220]	; 80184c8 <quatErr2EulerErr+0x1f0>
 80183ec:	ec41 0b10 	vmov	d0, r0, r1
 80183f0:	f002 f80e 	bl	801a410 <fmax>
 80183f4:	ec51 0b10 	vmov	r0, r1, d0
 80183f8:	f7e8 fbfa 	bl	8000bf0 <__aeabi_d2f>
 80183fc:	6028      	str	r0, [r5, #0]
 80183fe:	ed96 0a01 	vldr	s0, [r6, #4]
 8018402:	ed9f 6a35 	vldr	s12, [pc, #212]	; 80184d8 <quatErr2EulerErr+0x200>
 8018406:	ed94 7a02 	vldr	s14, [r4, #8]
 801840a:	edd4 6a01 	vldr	s13, [r4, #4]
 801840e:	eddf 7a35 	vldr	s15, [pc, #212]	; 80184e4 <quatErr2EulerErr+0x20c>
 8018412:	ee20 0a06 	vmul.f32	s0, s0, s12
 8018416:	ee68 8a87 	vmul.f32	s17, s17, s14
 801841a:	eeb0 7ac0 	vabs.f32	s14, s0
 801841e:	ee28 8a26 	vmul.f32	s16, s16, s13
 8018422:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8018426:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801842a:	ee38 8a28 	vadd.f32	s16, s16, s17
 801842e:	d432      	bmi.n	8018496 <quatErr2EulerErr+0x1be>
 8018430:	ed9f 0a2d 	vldr	s0, [pc, #180]	; 80184e8 <quatErr2EulerErr+0x210>
 8018434:	edd4 7a00 	vldr	s15, [r4]
 8018438:	ee28 0a00 	vmul.f32	s0, s16, s0
 801843c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8018440:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8018444:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018448:	eeb1 8ac0 	vsqrt.f32	s16, s0
 801844c:	d434      	bmi.n	80184b8 <quatErr2EulerErr+0x1e0>
 801844e:	ee38 8a08 	vadd.f32	s16, s16, s16
 8018452:	eddf 7a22 	vldr	s15, [pc, #136]	; 80184dc <quatErr2EulerErr+0x204>
 8018456:	ee68 7a27 	vmul.f32	s15, s16, s15
 801845a:	ee17 0a90 	vmov	r0, s15
 801845e:	f7e8 f87b 	bl	8000558 <__aeabi_f2d>
 8018462:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 80184d0 <quatErr2EulerErr+0x1f8>
 8018466:	ec41 0b10 	vmov	d0, r0, r1
 801846a:	f001 fff8 	bl	801a45e <fmin>
 801846e:	ec51 0b10 	vmov	r0, r1, d0
 8018472:	f7e8 fbbd 	bl	8000bf0 <__aeabi_d2f>
 8018476:	f7e8 f86f 	bl	8000558 <__aeabi_f2d>
 801847a:	ed9f 1b13 	vldr	d1, [pc, #76]	; 80184c8 <quatErr2EulerErr+0x1f0>
 801847e:	ec41 0b10 	vmov	d0, r0, r1
 8018482:	f001 ffc5 	bl	801a410 <fmax>
 8018486:	ec51 0b10 	vmov	r0, r1, d0
 801848a:	f7e8 fbb1 	bl	8000bf0 <__aeabi_d2f>
 801848e:	ecbd 8b04 	vpop	{d8-d9}
 8018492:	60a8      	str	r0, [r5, #8]
 8018494:	bd70      	pop	{r4, r5, r6, pc}
 8018496:	f002 f8dd 	bl	801a654 <tanf>
 801849a:	ee20 0a00 	vmul.f32	s0, s0, s0
 801849e:	edd4 7a00 	vldr	s15, [r4]
 80184a2:	ee20 0a08 	vmul.f32	s0, s0, s16
 80184a6:	ee30 0a27 	vadd.f32	s0, s0, s15
 80184aa:	e7c9      	b.n	8018440 <quatErr2EulerErr+0x168>
 80184ac:	f002 fb7e 	bl	801abac <sqrtf>
 80184b0:	e784      	b.n	80183bc <quatErr2EulerErr+0xe4>
 80184b2:	f002 fb7b 	bl	801abac <sqrtf>
 80184b6:	e747      	b.n	8018348 <quatErr2EulerErr+0x70>
 80184b8:	f002 fb78 	bl	801abac <sqrtf>
 80184bc:	e7c7      	b.n	801844e <quatErr2EulerErr+0x176>
 80184be:	bf00      	nop
 80184c0:	00000000 	.word	0x00000000
 80184c4:	40568000 	.word	0x40568000
 80184c8:	00000000 	.word	0x00000000
 80184cc:	3ff00000 	.word	0x3ff00000
 80184d0:	00000000 	.word	0x00000000
 80184d4:	40668000 	.word	0x40668000
 80184d8:	3c8efa35 	.word	0x3c8efa35
 80184dc:	42652ee1 	.word	0x42652ee1
 80184e0:	3a83126f 	.word	0x3a83126f
 80184e4:	3fbc430e 	.word	0x3fbc430e
 80184e8:	42c6ab07 	.word	0x42c6ab07
 80184ec:	00000000 	.word	0x00000000

080184f0 <MotionFX_initialize>:
 80184f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80184f4:	490a      	ldr	r1, [pc, #40]	; (8018520 <MotionFX_initialize+0x30>)
 80184f6:	4a0b      	ldr	r2, [pc, #44]	; (8018524 <MotionFX_initialize+0x34>)
 80184f8:	680b      	ldr	r3, [r1, #0]
 80184fa:	2001      	movs	r0, #1
 80184fc:	f023 0301 	bic.w	r3, r3, #1
 8018500:	600b      	str	r3, [r1, #0]
 8018502:	b083      	sub	sp, #12
 8018504:	4613      	mov	r3, r2
 8018506:	6010      	str	r0, [r2, #0]
 8018508:	681e      	ldr	r6, [r3, #0]
 801850a:	2e00      	cmp	r6, #0
 801850c:	d1fc      	bne.n	8018508 <MotionFX_initialize+0x18>
 801850e:	4b06      	ldr	r3, [pc, #24]	; (8018528 <MotionFX_initialize+0x38>)
 8018510:	4a06      	ldr	r2, [pc, #24]	; (801852c <MotionFX_initialize+0x3c>)
 8018512:	601a      	str	r2, [r3, #0]
 8018514:	681a      	ldr	r2, [r3, #0]
 8018516:	4b06      	ldr	r3, [pc, #24]	; (8018530 <MotionFX_initialize+0x40>)
 8018518:	429a      	cmp	r2, r3
 801851a:	d00b      	beq.n	8018534 <MotionFX_initialize+0x44>
 801851c:	e7fe      	b.n	801851c <MotionFX_initialize+0x2c>
 801851e:	bf00      	nop
 8018520:	e0002000 	.word	0xe0002000
 8018524:	40023008 	.word	0x40023008
 8018528:	40023000 	.word	0x40023000
 801852c:	f407a5c2 	.word	0xf407a5c2
 8018530:	b5e8b5cd 	.word	0xb5e8b5cd
 8018534:	4de6      	ldr	r5, [pc, #920]	; (80188d0 <MotionFX_initialize+0x3e0>)
 8018536:	f8df 83cc 	ldr.w	r8, [pc, #972]	; 8018904 <MotionFX_initialize+0x414>
 801853a:	ed9f 7ae6 	vldr	s14, [pc, #920]	; 80188d4 <MotionFX_initialize+0x3e4>
 801853e:	eddf 7ae6 	vldr	s15, [pc, #920]	; 80188d8 <MotionFX_initialize+0x3e8>
 8018542:	f8c5 6944 	str.w	r6, [r5, #2372]	; 0x944
 8018546:	f04f 0b01 	mov.w	fp, #1
 801854a:	ed9f 4bd7 	vldr	d4, [pc, #860]	; 80188a8 <MotionFX_initialize+0x3b8>
 801854e:	ed9f 2bd8 	vldr	d2, [pc, #864]	; 80188b0 <MotionFX_initialize+0x3c0>
 8018552:	ed9f 3bd9 	vldr	d3, [pc, #868]	; 80188b8 <MotionFX_initialize+0x3c8>
 8018556:	ed9f 5bda 	vldr	d5, [pc, #872]	; 80188c0 <MotionFX_initialize+0x3d0>
 801855a:	ed9f 6bdb 	vldr	d6, [pc, #876]	; 80188c8 <MotionFX_initialize+0x3d8>
 801855e:	f8c5 6948 	str.w	r6, [r5, #2376]	; 0x948
 8018562:	f885 b941 	strb.w	fp, [r5, #2369]	; 0x941
 8018566:	f7f7 f8c3 	bl	800f6f0 <rt_InitInfAndNaN.isra.3>
 801856a:	f241 11b5 	movw	r1, #4533	; 0x11b5
 801856e:	f241 10b6 	movw	r0, #4534	; 0x11b6
 8018572:	f241 12b4 	movw	r2, #4532	; 0x11b4
 8018576:	f808 6001 	strb.w	r6, [r8, r1]
 801857a:	f608 01e8 	addw	r1, r8, #2280	; 0x8e8
 801857e:	2400      	movs	r4, #0
 8018580:	f04f 577e 	mov.w	r7, #1065353216	; 0x3f800000
 8018584:	230a      	movs	r3, #10
 8018586:	ed81 4b02 	vstr	d4, [r1, #8]
 801858a:	ed81 2b08 	vstr	d2, [r1, #32]
 801858e:	ed81 3b0a 	vstr	d3, [r1, #40]	; 0x28
 8018592:	ed81 5b04 	vstr	d5, [r1, #16]
 8018596:	ed81 6b06 	vstr	d6, [r1, #24]
 801859a:	f808 6000 	strb.w	r6, [r8, r0]
 801859e:	f808 6002 	strb.w	r6, [r8, r2]
 80185a2:	f888 38e0 	strb.w	r3, [r8, #2272]	; 0x8e0
 80185a6:	f8c1 7208 	str.w	r7, [r1, #520]	; 0x208
 80185aa:	f8c1 420c 	str.w	r4, [r1, #524]	; 0x20c
 80185ae:	f8c1 4210 	str.w	r4, [r1, #528]	; 0x210
 80185b2:	9101      	str	r1, [sp, #4]
 80185b4:	f8c5 63d0 	str.w	r6, [r5, #976]	; 0x3d0
 80185b8:	f8c5 63dc 	str.w	r6, [r5, #988]	; 0x3dc
 80185bc:	f8c5 63e8 	str.w	r6, [r5, #1000]	; 0x3e8
 80185c0:	f8c5 63d4 	str.w	r6, [r5, #980]	; 0x3d4
 80185c4:	f885 63d8 	strb.w	r6, [r5, #984]	; 0x3d8
 80185c8:	f8c5 63e0 	str.w	r6, [r5, #992]	; 0x3e0
 80185cc:	f885 63e4 	strb.w	r6, [r5, #996]	; 0x3e4
 80185d0:	f8c5 63ec 	str.w	r6, [r5, #1004]	; 0x3ec
 80185d4:	f885 63f0 	strb.w	r6, [r5, #1008]	; 0x3f0
 80185d8:	f7f7 f88a 	bl	800f6f0 <rt_InitInfAndNaN.isra.3>
 80185dc:	f205 7204 	addw	r2, r5, #1796	; 0x704
 80185e0:	f205 43c4 	addw	r3, r5, #1220	; 0x4c4
 80185e4:	f205 79fc 	addw	r9, r5, #2044	; 0x7fc
 80185e8:	f205 5abc 	addw	sl, r5, #1468	; 0x5bc
 80185ec:	ed88 4b06 	vstr	d4, [r8, #24]
 80185f0:	ed88 5b08 	vstr	d5, [r8, #32]
 80185f4:	eddf 4ab9 	vldr	s9, [pc, #740]	; 80188dc <MotionFX_initialize+0x3ec>
 80185f8:	ed9f 5ab9 	vldr	s10, [pc, #740]	; 80188e0 <MotionFX_initialize+0x3f0>
 80185fc:	eddf 5ab9 	vldr	s11, [pc, #740]	; 80188e4 <MotionFX_initialize+0x3f4>
 8018600:	f8c8 7218 	str.w	r7, [r8, #536]	; 0x218
 8018604:	ed88 6b0a 	vstr	d6, [r8, #40]	; 0x28
 8018608:	ed88 2b0c 	vstr	d2, [r8, #48]	; 0x30
 801860c:	ed9f 6ab6 	vldr	s12, [pc, #728]	; 80188e8 <MotionFX_initialize+0x3f8>
 8018610:	eddf 6ab6 	vldr	s13, [pc, #728]	; 80188ec <MotionFX_initialize+0x3fc>
 8018614:	f8c8 421c 	str.w	r4, [r8, #540]	; 0x21c
 8018618:	ed88 3b0e 	vstr	d3, [r8, #56]	; 0x38
 801861c:	f8c8 4220 	str.w	r4, [r8, #544]	; 0x220
 8018620:	6794      	str	r4, [r2, #120]	; 0x78
 8018622:	67d4      	str	r4, [r2, #124]	; 0x7c
 8018624:	f8c2 4080 	str.w	r4, [r2, #128]	; 0x80
 8018628:	f8c2 7084 	str.w	r7, [r2, #132]	; 0x84
 801862c:	f8c2 4088 	str.w	r4, [r2, #136]	; 0x88
 8018630:	f8c2 408c 	str.w	r4, [r2, #140]	; 0x8c
 8018634:	f8c2 4090 	str.w	r4, [r2, #144]	; 0x90
 8018638:	f8c2 7094 	str.w	r7, [r2, #148]	; 0x94
 801863c:	f8c2 4098 	str.w	r4, [r2, #152]	; 0x98
 8018640:	f8c2 409c 	str.w	r4, [r2, #156]	; 0x9c
 8018644:	f8c2 40a0 	str.w	r4, [r2, #160]	; 0xa0
 8018648:	f888 68de 	strb.w	r6, [r8, #2270]	; 0x8de
 801864c:	f888 68dd 	strb.w	r6, [r8, #2269]	; 0x8dd
 8018650:	f888 68dc 	strb.w	r6, [r8, #2268]	; 0x8dc
 8018654:	f8c5 63f4 	str.w	r6, [r5, #1012]	; 0x3f4
 8018658:	f8c5 6400 	str.w	r6, [r5, #1024]	; 0x400
 801865c:	f8c5 640c 	str.w	r6, [r5, #1036]	; 0x40c
 8018660:	f888 b00c 	strb.w	fp, [r8, #12]
 8018664:	f8c5 63f8 	str.w	r6, [r5, #1016]	; 0x3f8
 8018668:	f885 63fc 	strb.w	r6, [r5, #1020]	; 0x3fc
 801866c:	f8c5 6404 	str.w	r6, [r5, #1028]	; 0x404
 8018670:	f885 6408 	strb.w	r6, [r5, #1032]	; 0x408
 8018674:	f8c5 6410 	str.w	r6, [r5, #1040]	; 0x410
 8018678:	f885 6414 	strb.w	r6, [r5, #1044]	; 0x414
 801867c:	f8c2 70a4 	str.w	r7, [r2, #164]	; 0xa4
 8018680:	f8c2 40a8 	str.w	r4, [r2, #168]	; 0xa8
 8018684:	f8c2 40ac 	str.w	r4, [r2, #172]	; 0xac
 8018688:	f8c2 40b0 	str.w	r4, [r2, #176]	; 0xb0
 801868c:	f8c2 70b4 	str.w	r7, [r2, #180]	; 0xb4
 8018690:	f8c2 40b8 	str.w	r4, [r2, #184]	; 0xb8
 8018694:	f8c2 40bc 	str.w	r4, [r2, #188]	; 0xbc
 8018698:	f8c2 40c0 	str.w	r4, [r2, #192]	; 0xc0
 801869c:	f8c2 70c4 	str.w	r7, [r2, #196]	; 0xc4
 80186a0:	f8c2 40c8 	str.w	r4, [r2, #200]	; 0xc8
 80186a4:	f8c2 40cc 	str.w	r4, [r2, #204]	; 0xcc
 80186a8:	f8c2 40d0 	str.w	r4, [r2, #208]	; 0xd0
 80186ac:	f8c2 70d4 	str.w	r7, [r2, #212]	; 0xd4
 80186b0:	f8c2 40d8 	str.w	r4, [r2, #216]	; 0xd8
 80186b4:	f8c2 40dc 	str.w	r4, [r2, #220]	; 0xdc
 80186b8:	f8c2 40e0 	str.w	r4, [r2, #224]	; 0xe0
 80186bc:	f8c2 70e4 	str.w	r7, [r2, #228]	; 0xe4
 80186c0:	f8c2 40e8 	str.w	r4, [r2, #232]	; 0xe8
 80186c4:	f8c2 40ec 	str.w	r4, [r2, #236]	; 0xec
 80186c8:	f8c2 40f0 	str.w	r4, [r2, #240]	; 0xf0
 80186cc:	f8c2 70f4 	str.w	r7, [r2, #244]	; 0xf4
 80186d0:	63d7      	str	r7, [r2, #60]	; 0x3c
 80186d2:	6414      	str	r4, [r2, #64]	; 0x40
 80186d4:	6454      	str	r4, [r2, #68]	; 0x44
 80186d6:	6494      	str	r4, [r2, #72]	; 0x48
 80186d8:	64d7      	str	r7, [r2, #76]	; 0x4c
 80186da:	6514      	str	r4, [r2, #80]	; 0x50
 80186dc:	6554      	str	r4, [r2, #84]	; 0x54
 80186de:	6594      	str	r4, [r2, #88]	; 0x58
 80186e0:	65d7      	str	r7, [r2, #92]	; 0x5c
 80186e2:	6614      	str	r4, [r2, #96]	; 0x60
 80186e4:	6654      	str	r4, [r2, #100]	; 0x64
 80186e6:	6694      	str	r4, [r2, #104]	; 0x68
 80186e8:	66d4      	str	r4, [r2, #108]	; 0x6c
 80186ea:	9901      	ldr	r1, [sp, #4]
 80186ec:	f8df c218 	ldr.w	ip, [pc, #536]	; 8018908 <MotionFX_initialize+0x418>
 80186f0:	487f      	ldr	r0, [pc, #508]	; (80188f0 <MotionFX_initialize+0x400>)
 80186f2:	6714      	str	r4, [r2, #112]	; 0x70
 80186f4:	6754      	str	r4, [r2, #116]	; 0x74
 80186f6:	2202      	movs	r2, #2
 80186f8:	f8c1 40a0 	str.w	r4, [r1, #160]	; 0xa0
 80186fc:	f8c1 40a4 	str.w	r4, [r1, #164]	; 0xa4
 8018700:	f8c1 40a8 	str.w	r4, [r1, #168]	; 0xa8
 8018704:	f8c9 0010 	str.w	r0, [r9, #16]
 8018708:	f8c9 c030 	str.w	ip, [r9, #48]	; 0x30
 801870c:	f885 2818 	strb.w	r2, [r5, #2072]	; 0x818
 8018710:	edc9 4a00 	vstr	s9, [r9]
 8018714:	ed89 5a01 	vstr	s10, [r9, #4]
 8018718:	edc9 5a02 	vstr	s11, [r9, #8]
 801871c:	ed89 7a03 	vstr	s14, [r9, #12]
 8018720:	ed89 6a0a 	vstr	s12, [r9, #40]	; 0x28
 8018724:	edc9 6a0b 	vstr	s13, [r9, #44]	; 0x2c
 8018728:	edc9 7a0d 	vstr	s15, [r9, #52]	; 0x34
 801872c:	f8c9 7020 	str.w	r7, [r9, #32]
 8018730:	679c      	str	r4, [r3, #120]	; 0x78
 8018732:	67dc      	str	r4, [r3, #124]	; 0x7c
 8018734:	f8c3 4080 	str.w	r4, [r3, #128]	; 0x80
 8018738:	f8c3 7084 	str.w	r7, [r3, #132]	; 0x84
 801873c:	f885 b810 	strb.w	fp, [r5, #2064]	; 0x810
 8018740:	f885 b811 	strb.w	fp, [r5, #2065]	; 0x811
 8018744:	f885 b812 	strb.w	fp, [r5, #2066]	; 0x812
 8018748:	f885 b813 	strb.w	fp, [r5, #2067]	; 0x813
 801874c:	f885 b814 	strb.w	fp, [r5, #2068]	; 0x814
 8018750:	f885 6815 	strb.w	r6, [r5, #2069]	; 0x815
 8018754:	f885 6816 	strb.w	r6, [r5, #2070]	; 0x816
 8018758:	f885 6817 	strb.w	r6, [r5, #2071]	; 0x817
 801875c:	f885 b820 	strb.w	fp, [r5, #2080]	; 0x820
 8018760:	f885 6834 	strb.w	r6, [r5, #2100]	; 0x834
 8018764:	f885 6836 	strb.w	r6, [r5, #2102]	; 0x836
 8018768:	f885 2835 	strb.w	r2, [r5, #2101]	; 0x835
 801876c:	f8c3 4088 	str.w	r4, [r3, #136]	; 0x88
 8018770:	f8c3 408c 	str.w	r4, [r3, #140]	; 0x8c
 8018774:	f8c3 4090 	str.w	r4, [r3, #144]	; 0x90
 8018778:	f8c3 7094 	str.w	r7, [r3, #148]	; 0x94
 801877c:	f8c3 4098 	str.w	r4, [r3, #152]	; 0x98
 8018780:	f8c3 409c 	str.w	r4, [r3, #156]	; 0x9c
 8018784:	f8c3 40a0 	str.w	r4, [r3, #160]	; 0xa0
 8018788:	f8c3 70a4 	str.w	r7, [r3, #164]	; 0xa4
 801878c:	f8c3 40a8 	str.w	r4, [r3, #168]	; 0xa8
 8018790:	f8c3 40ac 	str.w	r4, [r3, #172]	; 0xac
 8018794:	f8c3 40b0 	str.w	r4, [r3, #176]	; 0xb0
 8018798:	f8c3 70b4 	str.w	r7, [r3, #180]	; 0xb4
 801879c:	f8c3 40b8 	str.w	r4, [r3, #184]	; 0xb8
 80187a0:	f8c3 40bc 	str.w	r4, [r3, #188]	; 0xbc
 80187a4:	f8c3 40c0 	str.w	r4, [r3, #192]	; 0xc0
 80187a8:	f8c3 70c4 	str.w	r7, [r3, #196]	; 0xc4
 80187ac:	f8c3 40c8 	str.w	r4, [r3, #200]	; 0xc8
 80187b0:	f8c3 40cc 	str.w	r4, [r3, #204]	; 0xcc
 80187b4:	f8c3 40d0 	str.w	r4, [r3, #208]	; 0xd0
 80187b8:	f8c3 70d4 	str.w	r7, [r3, #212]	; 0xd4
 80187bc:	f8c3 40d8 	str.w	r4, [r3, #216]	; 0xd8
 80187c0:	f8c3 40dc 	str.w	r4, [r3, #220]	; 0xdc
 80187c4:	f8c3 40e0 	str.w	r4, [r3, #224]	; 0xe0
 80187c8:	f8c3 70e4 	str.w	r7, [r3, #228]	; 0xe4
 80187cc:	f8c3 40e8 	str.w	r4, [r3, #232]	; 0xe8
 80187d0:	f8c3 40ec 	str.w	r4, [r3, #236]	; 0xec
 80187d4:	f8c3 40f0 	str.w	r4, [r3, #240]	; 0xf0
 80187d8:	f8c3 70f4 	str.w	r7, [r3, #244]	; 0xf4
 80187dc:	63df      	str	r7, [r3, #60]	; 0x3c
 80187de:	641c      	str	r4, [r3, #64]	; 0x40
 80187e0:	645c      	str	r4, [r3, #68]	; 0x44
 80187e2:	649c      	str	r4, [r3, #72]	; 0x48
 80187e4:	64df      	str	r7, [r3, #76]	; 0x4c
 80187e6:	f8ca 0010 	str.w	r0, [sl, #16]
 80187ea:	f8ca c030 	str.w	ip, [sl, #48]	; 0x30
 80187ee:	f885 25d8 	strb.w	r2, [r5, #1496]	; 0x5d8
 80187f2:	f885 25f5 	strb.w	r2, [r5, #1525]	; 0x5f5
 80187f6:	edca 4a00 	vstr	s9, [sl]
 80187fa:	ed8a 5a01 	vstr	s10, [sl, #4]
 80187fe:	edca 5a02 	vstr	s11, [sl, #8]
 8018802:	ed8a 7a03 	vstr	s14, [sl, #12]
 8018806:	ed8a 6a0a 	vstr	s12, [sl, #40]	; 0x28
 801880a:	edca 6a0b 	vstr	s13, [sl, #44]	; 0x2c
 801880e:	edca 7a0d 	vstr	s15, [sl, #52]	; 0x34
 8018812:	651c      	str	r4, [r3, #80]	; 0x50
 8018814:	655c      	str	r4, [r3, #84]	; 0x54
 8018816:	659c      	str	r4, [r3, #88]	; 0x58
 8018818:	65df      	str	r7, [r3, #92]	; 0x5c
 801881a:	661c      	str	r4, [r3, #96]	; 0x60
 801881c:	665c      	str	r4, [r3, #100]	; 0x64
 801881e:	669c      	str	r4, [r3, #104]	; 0x68
 8018820:	66dc      	str	r4, [r3, #108]	; 0x6c
 8018822:	671c      	str	r4, [r3, #112]	; 0x70
 8018824:	675c      	str	r4, [r3, #116]	; 0x74
 8018826:	f8ca 7020 	str.w	r7, [sl, #32]
 801882a:	f885 b5d0 	strb.w	fp, [r5, #1488]	; 0x5d0
 801882e:	f885 b5d1 	strb.w	fp, [r5, #1489]	; 0x5d1
 8018832:	f885 65d2 	strb.w	r6, [r5, #1490]	; 0x5d2
 8018836:	f885 b5d3 	strb.w	fp, [r5, #1491]	; 0x5d3
 801883a:	f885 b5d4 	strb.w	fp, [r5, #1492]	; 0x5d4
 801883e:	f885 65d5 	strb.w	r6, [r5, #1493]	; 0x5d5
 8018842:	f885 65d6 	strb.w	r6, [r5, #1494]	; 0x5d6
 8018846:	f885 65d7 	strb.w	r6, [r5, #1495]	; 0x5d7
 801884a:	f885 b5e0 	strb.w	fp, [r5, #1504]	; 0x5e0
 801884e:	f885 65f4 	strb.w	r6, [r5, #1524]	; 0x5f4
 8018852:	9201      	str	r2, [sp, #4]
 8018854:	f8c8 40b0 	str.w	r4, [r8, #176]	; 0xb0
 8018858:	f8c8 40b4 	str.w	r4, [r8, #180]	; 0xb4
 801885c:	f8c8 40b8 	str.w	r4, [r8, #184]	; 0xb8
 8018860:	f885 65f6 	strb.w	r6, [r5, #1526]	; 0x5f6
 8018864:	f7f7 fb32 	bl	800fecc <iNemo_setOrientation.constprop.51>
 8018868:	f7f7 fd0e 	bl	8010288 <iNemo_setOrientation_6X.constprop.52>
 801886c:	4f21      	ldr	r7, [pc, #132]	; (80188f4 <MotionFX_initialize+0x404>)
 801886e:	4822      	ldr	r0, [pc, #136]	; (80188f8 <MotionFX_initialize+0x408>)
 8018870:	4922      	ldr	r1, [pc, #136]	; (80188fc <MotionFX_initialize+0x40c>)
 8018872:	4b23      	ldr	r3, [pc, #140]	; (8018900 <MotionFX_initialize+0x410>)
 8018874:	9a01      	ldr	r2, [sp, #4]
 8018876:	f8df c094 	ldr.w	ip, [pc, #148]	; 801890c <MotionFX_initialize+0x41c>
 801887a:	ed8a 7a03 	vstr	s14, [sl, #12]
 801887e:	f04f 547f 	mov.w	r4, #1069547520	; 0x3fc00000
 8018882:	f04f 3e01 	mov.w	lr, #16843009	; 0x1010101
 8018886:	edca 7a0d 	vstr	s15, [sl, #52]	; 0x34
 801888a:	ed89 7a03 	vstr	s14, [r9, #12]
 801888e:	edc9 7a0d 	vstr	s15, [r9, #52]	; 0x34
 8018892:	f885 25f5 	strb.w	r2, [r5, #1525]	; 0x5f5
 8018896:	f885 65f6 	strb.w	r6, [r5, #1526]	; 0x5f6
 801889a:	f885 2835 	strb.w	r2, [r5, #2101]	; 0x835
 801889e:	f885 6836 	strb.w	r6, [r5, #2102]	; 0x836
 80188a2:	f8c5 c5d1 	str.w	ip, [r5, #1489]	; 0x5d1
 80188a6:	e033      	b.n	8018910 <MotionFX_initialize+0x420>
 80188a8:	60000000 	.word	0x60000000
 80188ac:	3fc76cab 	.word	0x3fc76cab
 80188b0:	c0000000 	.word	0xc0000000
 80188b4:	3fb2875e 	.word	0x3fb2875e
 80188b8:	60000000 	.word	0x60000000
 80188bc:	3f9f1fed 	.word	0x3f9f1fed
 80188c0:	20000000 	.word	0x20000000
 80188c4:	3fc55a40 	.word	0x3fc55a40
 80188c8:	00000000 	.word	0x00000000
 80188cc:	3fbfdfb7 	.word	0x3fbfdfb7
 80188d0:	20001660 	.word	0x20001660
 80188d4:	3f2ac083 	.word	0x3f2ac083
 80188d8:	3dcccccd 	.word	0x3dcccccd
 80188dc:	3f639581 	.word	0x3f639581
 80188e0:	402ab021 	.word	0x402ab021
 80188e4:	3f13f7cf 	.word	0x3f13f7cf
 80188e8:	39712c28 	.word	0x39712c28
 80188ec:	3a09a027 	.word	0x3a09a027
 80188f0:	41200000 	.word	0x41200000
 80188f4:	3f666666 	.word	0x3f666666
 80188f8:	3a51b717 	.word	0x3a51b717
 80188fc:	3a378034 	.word	0x3a378034
 8018900:	3b378034 	.word	0x3b378034
 8018904:	20000000 	.word	0x20000000
 8018908:	39b24207 	.word	0x39b24207
 801890c:	01010001 	.word	0x01010001
 8018910:	f8c5 e811 	str.w	lr, [r5, #2065]	; 0x811
 8018914:	f8ca 7000 	str.w	r7, [sl]
 8018918:	f8c9 7000 	str.w	r7, [r9]
 801891c:	f8ca 4004 	str.w	r4, [sl, #4]
 8018920:	f8c9 4004 	str.w	r4, [r9, #4]
 8018924:	f8ca 0028 	str.w	r0, [sl, #40]	; 0x28
 8018928:	f8c9 0028 	str.w	r0, [r9, #40]	; 0x28
 801892c:	f8ca 102c 	str.w	r1, [sl, #44]	; 0x2c
 8018930:	f8c9 102c 	str.w	r1, [r9, #44]	; 0x2c
 8018934:	f8ca 3030 	str.w	r3, [sl, #48]	; 0x30
 8018938:	f8c9 3030 	str.w	r3, [r9, #48]	; 0x30
 801893c:	b003      	add	sp, #12
 801893e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018942:	bf00      	nop

08018944 <MotionFX_setKnobs>:
 8018944:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018946:	4b2f      	ldr	r3, [pc, #188]	; (8018a04 <MotionFX_setKnobs+0xc0>)
 8018948:	f893 2941 	ldrb.w	r2, [r3, #2369]	; 0x941
 801894c:	b902      	cbnz	r2, 8018950 <MotionFX_setKnobs+0xc>
 801894e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018950:	2800      	cmp	r0, #0
 8018952:	d0fc      	beq.n	801894e <MotionFX_setKnobs+0xa>
 8018954:	f203 52bc 	addw	r2, r3, #1468	; 0x5bc
 8018958:	6884      	ldr	r4, [r0, #8]
 801895a:	6806      	ldr	r6, [r0, #0]
 801895c:	6845      	ldr	r5, [r0, #4]
 801895e:	60d4      	str	r4, [r2, #12]
 8018960:	7b01      	ldrb	r1, [r0, #12]
 8018962:	f883 15d1 	strb.w	r1, [r3, #1489]	; 0x5d1
 8018966:	f8d0 c010 	ldr.w	ip, [r0, #16]
 801896a:	f8d0 e014 	ldr.w	lr, [r0, #20]
 801896e:	6987      	ldr	r7, [r0, #24]
 8018970:	6317      	str	r7, [r2, #48]	; 0x30
 8018972:	f8c2 c028 	str.w	ip, [r2, #40]	; 0x28
 8018976:	f8c2 e02c 	str.w	lr, [r2, #44]	; 0x2c
 801897a:	f890 7028 	ldrb.w	r7, [r0, #40]	; 0x28
 801897e:	f883 75f5 	strb.w	r7, [r3, #1525]	; 0x5f5
 8018982:	f890 e035 	ldrb.w	lr, [r0, #53]	; 0x35
 8018986:	f883 e5f6 	strb.w	lr, [r3, #1526]	; 0x5f6
 801898a:	f883 1811 	strb.w	r1, [r3, #2065]	; 0x811
 801898e:	f203 71fc 	addw	r1, r3, #2044	; 0x7fc
 8018992:	6016      	str	r6, [r2, #0]
 8018994:	6055      	str	r5, [r2, #4]
 8018996:	6a02      	ldr	r2, [r0, #32]
 8018998:	f8d0 c01c 	ldr.w	ip, [r0, #28]
 801899c:	62ca      	str	r2, [r1, #44]	; 0x2c
 801899e:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80189a0:	f883 e836 	strb.w	lr, [r3, #2102]	; 0x836
 80189a4:	f883 7835 	strb.w	r7, [r3, #2101]	; 0x835
 80189a8:	6b87      	ldr	r7, [r0, #56]	; 0x38
 80189aa:	f8c1 c028 	str.w	ip, [r1, #40]	; 0x28
 80189ae:	630a      	str	r2, [r1, #48]	; 0x30
 80189b0:	4a15      	ldr	r2, [pc, #84]	; (8018a08 <MotionFX_setKnobs+0xc4>)
 80189b2:	600e      	str	r6, [r1, #0]
 80189b4:	604d      	str	r5, [r1, #4]
 80189b6:	60cc      	str	r4, [r1, #12]
 80189b8:	f8c3 794c 	str.w	r7, [r3, #2380]	; 0x94c
 80189bc:	f890 3029 	ldrb.w	r3, [r0, #41]	; 0x29
 80189c0:	7013      	strb	r3, [r2, #0]
 80189c2:	f890 e031 	ldrb.w	lr, [r0, #49]	; 0x31
 80189c6:	f890 702a 	ldrb.w	r7, [r0, #42]	; 0x2a
 80189ca:	f890 602e 	ldrb.w	r6, [r0, #46]	; 0x2e
 80189ce:	f890 5032 	ldrb.w	r5, [r0, #50]	; 0x32
 80189d2:	f890 402b 	ldrb.w	r4, [r0, #43]	; 0x2b
 80189d6:	f890 3033 	ldrb.w	r3, [r0, #51]	; 0x33
 80189da:	f890 c02d 	ldrb.w	ip, [r0, #45]	; 0x2d
 80189de:	f890 102f 	ldrb.w	r1, [r0, #47]	; 0x2f
 80189e2:	f882 e008 	strb.w	lr, [r2, #8]
 80189e6:	7057      	strb	r7, [r2, #1]
 80189e8:	7156      	strb	r6, [r2, #5]
 80189ea:	7255      	strb	r5, [r2, #9]
 80189ec:	7094      	strb	r4, [r2, #2]
 80189ee:	7293      	strb	r3, [r2, #10]
 80189f0:	f882 c004 	strb.w	ip, [r2, #4]
 80189f4:	7191      	strb	r1, [r2, #6]
 80189f6:	f7f7 fa69 	bl	800fecc <iNemo_setOrientation.constprop.51>
 80189fa:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80189fe:	f7f7 bc43 	b.w	8010288 <iNemo_setOrientation_6X.constprop.52>
 8018a02:	bf00      	nop
 8018a04:	20001660 	.word	0x20001660
 8018a08:	20000000 	.word	0x20000000

08018a0c <MotionFX_getKnobs>:
 8018a0c:	4b28      	ldr	r3, [pc, #160]	; (8018ab0 <MotionFX_getKnobs+0xa4>)
 8018a0e:	f893 2941 	ldrb.w	r2, [r3, #2369]	; 0x941
 8018a12:	b902      	cbnz	r2, 8018a16 <MotionFX_getKnobs+0xa>
 8018a14:	4770      	bx	lr
 8018a16:	2800      	cmp	r0, #0
 8018a18:	d0fc      	beq.n	8018a14 <MotionFX_getKnobs+0x8>
 8018a1a:	b4f0      	push	{r4, r5, r6, r7}
 8018a1c:	f203 72fc 	addw	r2, r3, #2044	; 0x7fc
 8018a20:	68d1      	ldr	r1, [r2, #12]
 8018a22:	6854      	ldr	r4, [r2, #4]
 8018a24:	6815      	ldr	r5, [r2, #0]
 8018a26:	6005      	str	r5, [r0, #0]
 8018a28:	6044      	str	r4, [r0, #4]
 8018a2a:	6081      	str	r1, [r0, #8]
 8018a2c:	f893 1811 	ldrb.w	r1, [r3, #2065]	; 0x811
 8018a30:	7301      	strb	r1, [r0, #12]
 8018a32:	f203 51bc 	addw	r1, r3, #1468	; 0x5bc
 8018a36:	6a94      	ldr	r4, [r2, #40]	; 0x28
 8018a38:	6ace      	ldr	r6, [r1, #44]	; 0x2c
 8018a3a:	6b0d      	ldr	r5, [r1, #48]	; 0x30
 8018a3c:	6a8f      	ldr	r7, [r1, #40]	; 0x28
 8018a3e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8018a40:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8018a42:	6242      	str	r2, [r0, #36]	; 0x24
 8018a44:	6107      	str	r7, [r0, #16]
 8018a46:	6185      	str	r5, [r0, #24]
 8018a48:	61c4      	str	r4, [r0, #28]
 8018a4a:	6146      	str	r6, [r0, #20]
 8018a4c:	6201      	str	r1, [r0, #32]
 8018a4e:	4a19      	ldr	r2, [pc, #100]	; (8018ab4 <MotionFX_getKnobs+0xa8>)
 8018a50:	f893 1835 	ldrb.w	r1, [r3, #2101]	; 0x835
 8018a54:	f880 1028 	strb.w	r1, [r0, #40]	; 0x28
 8018a58:	f893 6836 	ldrb.w	r6, [r3, #2102]	; 0x836
 8018a5c:	f8d3 594c 	ldr.w	r5, [r3, #2380]	; 0x94c
 8018a60:	7814      	ldrb	r4, [r2, #0]
 8018a62:	7911      	ldrb	r1, [r2, #4]
 8018a64:	7a13      	ldrb	r3, [r2, #8]
 8018a66:	f880 6035 	strb.w	r6, [r0, #53]	; 0x35
 8018a6a:	6385      	str	r5, [r0, #56]	; 0x38
 8018a6c:	f880 4029 	strb.w	r4, [r0, #41]	; 0x29
 8018a70:	f880 102d 	strb.w	r1, [r0, #45]	; 0x2d
 8018a74:	f880 3031 	strb.w	r3, [r0, #49]	; 0x31
 8018a78:	2300      	movs	r3, #0
 8018a7a:	7857      	ldrb	r7, [r2, #1]
 8018a7c:	7956      	ldrb	r6, [r2, #5]
 8018a7e:	7a55      	ldrb	r5, [r2, #9]
 8018a80:	7894      	ldrb	r4, [r2, #2]
 8018a82:	7991      	ldrb	r1, [r2, #6]
 8018a84:	7a92      	ldrb	r2, [r2, #10]
 8018a86:	f880 702a 	strb.w	r7, [r0, #42]	; 0x2a
 8018a8a:	f880 602e 	strb.w	r6, [r0, #46]	; 0x2e
 8018a8e:	f880 5032 	strb.w	r5, [r0, #50]	; 0x32
 8018a92:	f880 402b 	strb.w	r4, [r0, #43]	; 0x2b
 8018a96:	f880 102f 	strb.w	r1, [r0, #47]	; 0x2f
 8018a9a:	f880 2033 	strb.w	r2, [r0, #51]	; 0x33
 8018a9e:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c
 8018aa2:	f880 3030 	strb.w	r3, [r0, #48]	; 0x30
 8018aa6:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
 8018aaa:	bcf0      	pop	{r4, r5, r6, r7}
 8018aac:	4770      	bx	lr
 8018aae:	bf00      	nop
 8018ab0:	20001660 	.word	0x20001660
 8018ab4:	20000000 	.word	0x20000000

08018ab8 <MotionFX_enable_6X>:
 8018ab8:	4b0d      	ldr	r3, [pc, #52]	; (8018af0 <MotionFX_enable_6X+0x38>)
 8018aba:	f893 2941 	ldrb.w	r2, [r3, #2369]	; 0x941
 8018abe:	b112      	cbz	r2, 8018ac6 <MotionFX_enable_6X+0xe>
 8018ac0:	f8c3 0944 	str.w	r0, [r3, #2372]	; 0x944
 8018ac4:	b900      	cbnz	r0, 8018ac8 <MotionFX_enable_6X+0x10>
 8018ac6:	4770      	bx	lr
 8018ac8:	b430      	push	{r4, r5}
 8018aca:	4a0a      	ldr	r2, [pc, #40]	; (8018af4 <MotionFX_enable_6X+0x3c>)
 8018acc:	4d0a      	ldr	r5, [pc, #40]	; (8018af8 <MotionFX_enable_6X+0x40>)
 8018ace:	480b      	ldr	r0, [pc, #44]	; (8018afc <MotionFX_enable_6X+0x44>)
 8018ad0:	60d8      	str	r0, [r3, #12]
 8018ad2:	f04f 41ff 	mov.w	r1, #2139095040	; 0x7f800000
 8018ad6:	6099      	str	r1, [r3, #8]
 8018ad8:	2100      	movs	r1, #0
 8018ada:	2400      	movs	r4, #0
 8018adc:	f882 18de 	strb.w	r1, [r2, #2270]	; 0x8de
 8018ae0:	f882 18dd 	strb.w	r1, [r2, #2269]	; 0x8dd
 8018ae4:	f882 18dc 	strb.w	r1, [r2, #2268]	; 0x8dc
 8018ae8:	e9c3 4500 	strd	r4, r5, [r3]
 8018aec:	bc30      	pop	{r4, r5}
 8018aee:	4770      	bx	lr
 8018af0:	20001660 	.word	0x20001660
 8018af4:	20000000 	.word	0x20000000
 8018af8:	fff80000 	.word	0xfff80000
 8018afc:	ff800000 	.word	0xff800000

08018b00 <MotionFX_enable_9X>:
 8018b00:	4b11      	ldr	r3, [pc, #68]	; (8018b48 <MotionFX_enable_9X+0x48>)
 8018b02:	f893 2941 	ldrb.w	r2, [r3, #2369]	; 0x941
 8018b06:	b112      	cbz	r2, 8018b0e <MotionFX_enable_9X+0xe>
 8018b08:	f8c3 0948 	str.w	r0, [r3, #2376]	; 0x948
 8018b0c:	b900      	cbnz	r0, 8018b10 <MotionFX_enable_9X+0x10>
 8018b0e:	4770      	bx	lr
 8018b10:	e92d 0370 	stmdb	sp!, {r4, r5, r6, r8, r9}
 8018b14:	4a0d      	ldr	r2, [pc, #52]	; (8018b4c <MotionFX_enable_9X+0x4c>)
 8018b16:	f8df 903c 	ldr.w	r9, [pc, #60]	; 8018b54 <MotionFX_enable_9X+0x54>
 8018b1a:	480d      	ldr	r0, [pc, #52]	; (8018b50 <MotionFX_enable_9X+0x50>)
 8018b1c:	60d8      	str	r0, [r3, #12]
 8018b1e:	f04f 41ff 	mov.w	r1, #2139095040	; 0x7f800000
 8018b22:	f241 16b6 	movw	r6, #4534	; 0x11b6
 8018b26:	f241 15b5 	movw	r5, #4533	; 0x11b5
 8018b2a:	f241 14b4 	movw	r4, #4532	; 0x11b4
 8018b2e:	6099      	str	r1, [r3, #8]
 8018b30:	2100      	movs	r1, #0
 8018b32:	5591      	strb	r1, [r2, r6]
 8018b34:	5551      	strb	r1, [r2, r5]
 8018b36:	5511      	strb	r1, [r2, r4]
 8018b38:	f04f 0800 	mov.w	r8, #0
 8018b3c:	e9c3 8900 	strd	r8, r9, [r3]
 8018b40:	e8bd 0370 	ldmia.w	sp!, {r4, r5, r6, r8, r9}
 8018b44:	4770      	bx	lr
 8018b46:	bf00      	nop
 8018b48:	20001660 	.word	0x20001660
 8018b4c:	20000000 	.word	0x20000000
 8018b50:	ff800000 	.word	0xff800000
 8018b54:	fff80000 	.word	0xfff80000

08018b58 <MotionFX_update>:
 8018b58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018b5c:	4eca      	ldr	r6, [pc, #808]	; (8018e88 <MotionFX_update+0x330>)
 8018b5e:	ed2d 8b02 	vpush	{d8}
 8018b62:	f896 3941 	ldrb.w	r3, [r6, #2369]	; 0x941
 8018b66:	b08a      	sub	sp, #40	; 0x28
 8018b68:	b923      	cbnz	r3, 8018b74 <MotionFX_update+0x1c>
 8018b6a:	b00a      	add	sp, #40	; 0x28
 8018b6c:	ecbd 8b02 	vpop	{d8}
 8018b70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018b74:	4604      	mov	r4, r0
 8018b76:	eeb0 8a40 	vmov.f32	s16, s0
 8018b7a:	2a00      	cmp	r2, #0
 8018b7c:	f000 80d7 	beq.w	8018d2e <MotionFX_update+0x1d6>
 8018b80:	4bc2      	ldr	r3, [pc, #776]	; (8018e8c <MotionFX_update+0x334>)
 8018b82:	68cf      	ldr	r7, [r1, #12]
 8018b84:	f8d1 c000 	ldr.w	ip, [r1]
 8018b88:	690d      	ldr	r5, [r1, #16]
 8018b8a:	f8d1 e018 	ldr.w	lr, [r1, #24]
 8018b8e:	619f      	str	r7, [r3, #24]
 8018b90:	f5a3 7010 	sub.w	r0, r3, #576	; 0x240
 8018b94:	f8c3 c00c 	str.w	ip, [r3, #12]
 8018b98:	6187      	str	r7, [r0, #24]
 8018b9a:	684f      	ldr	r7, [r1, #4]
 8018b9c:	f8c0 c00c 	str.w	ip, [r0, #12]
 8018ba0:	f8d1 c01c 	ldr.w	ip, [r1, #28]
 8018ba4:	f8c0 e024 	str.w	lr, [r0, #36]	; 0x24
 8018ba8:	f8c3 e024 	str.w	lr, [r3, #36]	; 0x24
 8018bac:	f8d1 e014 	ldr.w	lr, [r1, #20]
 8018bb0:	6107      	str	r7, [r0, #16]
 8018bb2:	611f      	str	r7, [r3, #16]
 8018bb4:	f8d6 794c 	ldr.w	r7, [r6, #2380]	; 0x94c
 8018bb8:	61dd      	str	r5, [r3, #28]
 8018bba:	61c5      	str	r5, [r0, #28]
 8018bbc:	688d      	ldr	r5, [r1, #8]
 8018bbe:	6a09      	ldr	r1, [r1, #32]
 8018bc0:	6145      	str	r5, [r0, #20]
 8018bc2:	f8c0 c028 	str.w	ip, [r0, #40]	; 0x28
 8018bc6:	f8c3 c028 	str.w	ip, [r3, #40]	; 0x28
 8018bca:	f8c3 e020 	str.w	lr, [r3, #32]
 8018bce:	f8c0 e020 	str.w	lr, [r0, #32]
 8018bd2:	62c1      	str	r1, [r0, #44]	; 0x2c
 8018bd4:	615d      	str	r5, [r3, #20]
 8018bd6:	62d9      	str	r1, [r3, #44]	; 0x2c
 8018bd8:	b187      	cbz	r7, 8018bfc <MotionFX_update+0xa4>
 8018bda:	f896 3834 	ldrb.w	r3, [r6, #2100]	; 0x834
 8018bde:	07dd      	lsls	r5, r3, #31
 8018be0:	d403      	bmi.n	8018bea <MotionFX_update+0x92>
 8018be2:	f896 35f4 	ldrb.w	r3, [r6, #1524]	; 0x5f4
 8018be6:	07d8      	lsls	r0, r3, #31
 8018be8:	d525      	bpl.n	8018c36 <MotionFX_update+0xde>
 8018bea:	49a9      	ldr	r1, [pc, #676]	; (8018e90 <MotionFX_update+0x338>)
 8018bec:	f8d1 30c0 	ldr.w	r3, [r1, #192]	; 0xc0
 8018bf0:	2b00      	cmp	r3, #0
 8018bf2:	f340 809e 	ble.w	8018d32 <MotionFX_update+0x1da>
 8018bf6:	3b01      	subs	r3, #1
 8018bf8:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
 8018bfc:	f8d6 3944 	ldr.w	r3, [r6, #2372]	; 0x944
 8018c00:	2b00      	cmp	r3, #0
 8018c02:	f000 808e 	beq.w	8018d22 <MotionFX_update+0x1ca>
 8018c06:	f896 35f4 	ldrb.w	r3, [r6, #1524]	; 0x5f4
 8018c0a:	07d9      	lsls	r1, r3, #31
 8018c0c:	f140 8089 	bpl.w	8018d22 <MotionFX_update+0x1ca>
 8018c10:	4610      	mov	r0, r2
 8018c12:	eeb0 0a48 	vmov.f32	s0, s16
 8018c16:	9201      	str	r2, [sp, #4]
 8018c18:	f7fe fe7c 	bl	8017914 <iNemo_update_6X.constprop.45>
 8018c1c:	f8d6 3948 	ldr.w	r3, [r6, #2376]	; 0x948
 8018c20:	9a01      	ldr	r2, [sp, #4]
 8018c22:	b143      	cbz	r3, 8018c36 <MotionFX_update+0xde>
 8018c24:	f896 3834 	ldrb.w	r3, [r6, #2100]	; 0x834
 8018c28:	07db      	lsls	r3, r3, #31
 8018c2a:	d504      	bpl.n	8018c36 <MotionFX_update+0xde>
 8018c2c:	4610      	mov	r0, r2
 8018c2e:	eeb0 0a48 	vmov.f32	s0, s16
 8018c32:	f7ff f88d 	bl	8017d50 <iNemo_update.constprop.46>
 8018c36:	4d97      	ldr	r5, [pc, #604]	; (8018e94 <MotionFX_update+0x33c>)
 8018c38:	69ea      	ldr	r2, [r5, #28]
 8018c3a:	69af      	ldr	r7, [r5, #24]
 8018c3c:	f8d5 025c 	ldr.w	r0, [r5, #604]	; 0x25c
 8018c40:	f8d5 1258 	ldr.w	r1, [r5, #600]	; 0x258
 8018c44:	60e1      	str	r1, [r4, #12]
 8018c46:	64a7      	str	r7, [r4, #72]	; 0x48
 8018c48:	f8d5 1260 	ldr.w	r1, [r5, #608]	; 0x260
 8018c4c:	6a2f      	ldr	r7, [r5, #32]
 8018c4e:	64e2      	str	r2, [r4, #76]	; 0x4c
 8018c50:	6120      	str	r0, [r4, #16]
 8018c52:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8018c54:	f8d5 0264 	ldr.w	r0, [r5, #612]	; 0x264
 8018c58:	6527      	str	r7, [r4, #80]	; 0x50
 8018c5a:	6161      	str	r1, [r4, #20]
 8018c5c:	68ef      	ldr	r7, [r5, #12]
 8018c5e:	f8d5 124c 	ldr.w	r1, [r5, #588]	; 0x24c
 8018c62:	61a0      	str	r0, [r4, #24]
 8018c64:	f8d5 0094 	ldr.w	r0, [r5, #148]	; 0x94
 8018c68:	6562      	str	r2, [r4, #84]	; 0x54
 8018c6a:	f8d5 20a0 	ldr.w	r2, [r5, #160]	; 0xa0
 8018c6e:	63e7      	str	r7, [r4, #60]	; 0x3c
 8018c70:	f8d5 72d4 	ldr.w	r7, [r5, #724]	; 0x2d4
 8018c74:	65a0      	str	r0, [r4, #88]	; 0x58
 8018c76:	f8d5 02e0 	ldr.w	r0, [r5, #736]	; 0x2e0
 8018c7a:	6021      	str	r1, [r4, #0]
 8018c7c:	6662      	str	r2, [r4, #100]	; 0x64
 8018c7e:	6929      	ldr	r1, [r5, #16]
 8018c80:	f8d5 2098 	ldr.w	r2, [r5, #152]	; 0x98
 8018c84:	65e2      	str	r2, [r4, #92]	; 0x5c
 8018c86:	61e7      	str	r7, [r4, #28]
 8018c88:	6421      	str	r1, [r4, #64]	; 0x40
 8018c8a:	62a0      	str	r0, [r4, #40]	; 0x28
 8018c8c:	f8d5 00a4 	ldr.w	r0, [r5, #164]	; 0xa4
 8018c90:	f8d5 2250 	ldr.w	r2, [r5, #592]	; 0x250
 8018c94:	f8d5 72d8 	ldr.w	r7, [r5, #728]	; 0x2d8
 8018c98:	f8d5 12e4 	ldr.w	r1, [r5, #740]	; 0x2e4
 8018c9c:	66a0      	str	r0, [r4, #104]	; 0x68
 8018c9e:	f8d5 0254 	ldr.w	r0, [r5, #596]	; 0x254
 8018ca2:	6062      	str	r2, [r4, #4]
 8018ca4:	696a      	ldr	r2, [r5, #20]
 8018ca6:	f8d5 32e8 	ldr.w	r3, [r5, #744]	; 0x2e8
 8018caa:	6227      	str	r7, [r4, #32]
 8018cac:	f8d5 709c 	ldr.w	r7, [r5, #156]	; 0x9c
 8018cb0:	62e1      	str	r1, [r4, #44]	; 0x2c
 8018cb2:	f8d5 10a8 	ldr.w	r1, [r5, #168]	; 0xa8
 8018cb6:	6462      	str	r2, [r4, #68]	; 0x44
 8018cb8:	f8d5 22dc 	ldr.w	r2, [r5, #732]	; 0x2dc
 8018cbc:	6262      	str	r2, [r4, #36]	; 0x24
 8018cbe:	60a0      	str	r0, [r4, #8]
 8018cc0:	66e1      	str	r1, [r4, #108]	; 0x6c
 8018cc2:	6323      	str	r3, [r4, #48]	; 0x30
 8018cc4:	f505 714f 	add.w	r1, r5, #828	; 0x33c
 8018cc8:	f505 7013 	add.w	r0, r5, #588	; 0x24c
 8018ccc:	aa03      	add	r2, sp, #12
 8018cce:	6627      	str	r7, [r4, #96]	; 0x60
 8018cd0:	f7ff fb02 	bl	80182d8 <quatErr2EulerErr>
 8018cd4:	9b03      	ldr	r3, [sp, #12]
 8018cd6:	63a3      	str	r3, [r4, #56]	; 0x38
 8018cd8:	aa03      	add	r2, sp, #12
 8018cda:	f105 01fc 	add.w	r1, r5, #252	; 0xfc
 8018cde:	f105 000c 	add.w	r0, r5, #12
 8018ce2:	f7ff faf9 	bl	80182d8 <quatErr2EulerErr>
 8018ce6:	9a03      	ldr	r2, [sp, #12]
 8018ce8:	f896 35f6 	ldrb.w	r3, [r6, #1526]	; 0x5f6
 8018cec:	6762      	str	r2, [r4, #116]	; 0x74
 8018cee:	f104 013c 	add.w	r1, r4, #60	; 0x3c
 8018cf2:	f104 0258 	add.w	r2, r4, #88	; 0x58
 8018cf6:	f104 0048 	add.w	r0, r4, #72	; 0x48
 8018cfa:	f7f7 fdcd 	bl	8010898 <iNemo_quat2heading>
 8018cfe:	f896 3836 	ldrb.w	r3, [r6, #2102]	; 0x836
 8018d02:	ed84 0a1c 	vstr	s0, [r4, #112]	; 0x70
 8018d06:	f104 021c 	add.w	r2, r4, #28
 8018d0a:	4621      	mov	r1, r4
 8018d0c:	f104 000c 	add.w	r0, r4, #12
 8018d10:	f7f7 fdc2 	bl	8010898 <iNemo_quat2heading>
 8018d14:	ed84 0a0d 	vstr	s0, [r4, #52]	; 0x34
 8018d18:	b00a      	add	sp, #40	; 0x28
 8018d1a:	ecbd 8b02 	vpop	{d8}
 8018d1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018d22:	f8d6 3948 	ldr.w	r3, [r6, #2376]	; 0x948
 8018d26:	2b00      	cmp	r3, #0
 8018d28:	f47f af7c 	bne.w	8018c24 <MotionFX_update+0xcc>
 8018d2c:	e783      	b.n	8018c36 <MotionFX_update+0xde>
 8018d2e:	aa06      	add	r2, sp, #24
 8018d30:	e726      	b.n	8018b80 <MotionFX_update+0x28>
 8018d32:	f8d6 3948 	ldr.w	r3, [r6, #2376]	; 0x948
 8018d36:	2b00      	cmp	r3, #0
 8018d38:	d16c      	bne.n	8018e14 <MotionFX_update+0x2bc>
 8018d3a:	f8d6 1950 	ldr.w	r1, [r6, #2384]	; 0x950
 8018d3e:	f101 0e01 	add.w	lr, r1, #1
 8018d42:	f8d6 8944 	ldr.w	r8, [r6, #2372]	; 0x944
 8018d46:	f1b8 0f00 	cmp.w	r8, #0
 8018d4a:	f000 80ad 	beq.w	8018ea8 <MotionFX_update+0x350>
 8018d4e:	4852      	ldr	r0, [pc, #328]	; (8018e98 <MotionFX_update+0x340>)
 8018d50:	f8df c14c 	ldr.w	ip, [pc, #332]	; 8018ea0 <MotionFX_update+0x348>
 8018d54:	ed90 6a00 	vldr	s12, [r0]
 8018d58:	ed9c 4a02 	vldr	s8, [ip, #8]
 8018d5c:	ecfc 5a01 	vldmia	ip!, {s11}
 8018d60:	f8c6 e950 	str.w	lr, [r6, #2384]	; 0x950
 8018d64:	4605      	mov	r5, r0
 8018d66:	4607      	mov	r7, r0
 8018d68:	ee07 1a90 	vmov	s15, r1
 8018d6c:	3504      	adds	r5, #4
 8018d6e:	3708      	adds	r7, #8
 8018d70:	ed97 5a00 	vldr	s10, [r7]
 8018d74:	edd5 6a00 	vldr	s13, [r5]
 8018d78:	eddc 3a00 	vldr	s7, [ip]
 8018d7c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018d80:	ee07 ea10 	vmov	s14, lr
 8018d84:	ee27 6a86 	vmul.f32	s12, s15, s12
 8018d88:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8018d8c:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8018d90:	ee67 7a85 	vmul.f32	s15, s15, s10
 8018d94:	eec5 4a87 	vdiv.f32	s9, s11, s14
 8018d98:	f5be 7ffa 	cmp.w	lr, #500	; 0x1f4
 8018d9c:	eec6 5a07 	vdiv.f32	s11, s12, s14
 8018da0:	ee83 5a87 	vdiv.f32	s10, s7, s14
 8018da4:	ee86 6a87 	vdiv.f32	s12, s13, s14
 8018da8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8018dac:	eec4 7a07 	vdiv.f32	s15, s8, s14
 8018db0:	ee75 5aa4 	vadd.f32	s11, s11, s9
 8018db4:	ee36 7a05 	vadd.f32	s14, s12, s10
 8018db8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8018dbc:	edc0 5a00 	vstr	s11, [r0]
 8018dc0:	ed85 7a00 	vstr	s14, [r5]
 8018dc4:	edc7 7a00 	vstr	s15, [r7]
 8018dc8:	f47f af1d 	bne.w	8018c06 <MotionFX_update+0xae>
 8018dcc:	2b00      	cmp	r3, #0
 8018dce:	d078      	beq.n	8018ec2 <MotionFX_update+0x36a>
 8018dd0:	edd5 6a00 	vldr	s13, [r5]
 8018dd4:	ed97 7a00 	vldr	s14, [r7]
 8018dd8:	edd0 7a00 	vldr	s15, [r0]
 8018ddc:	4b2f      	ldr	r3, [pc, #188]	; (8018e9c <MotionFX_update+0x344>)
 8018dde:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8018de2:	ee66 6a86 	vmul.f32	s13, s13, s12
 8018de6:	ee27 7a06 	vmul.f32	s14, s14, s12
 8018dea:	ee67 7a86 	vmul.f32	s15, s15, s12
 8018dee:	edc3 6a0b 	vstr	s13, [r3, #44]	; 0x2c
 8018df2:	ed83 7a0c 	vstr	s14, [r3, #48]	; 0x30
 8018df6:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
 8018dfa:	f1b8 0f00 	cmp.w	r8, #0
 8018dfe:	d160      	bne.n	8018ec2 <MotionFX_update+0x36a>
 8018e00:	2300      	movs	r3, #0
 8018e02:	2100      	movs	r1, #0
 8018e04:	6003      	str	r3, [r0, #0]
 8018e06:	602b      	str	r3, [r5, #0]
 8018e08:	603b      	str	r3, [r7, #0]
 8018e0a:	f8c6 1950 	str.w	r1, [r6, #2384]	; 0x950
 8018e0e:	f8c6 194c 	str.w	r1, [r6, #2380]	; 0x94c
 8018e12:	e6f3      	b.n	8018bfc <MotionFX_update+0xa4>
 8018e14:	f8df e08c 	ldr.w	lr, [pc, #140]	; 8018ea4 <MotionFX_update+0x34c>
 8018e18:	f8d6 1950 	ldr.w	r1, [r6, #2384]	; 0x950
 8018e1c:	edde 3a02 	vldr	s7, [lr, #8]
 8018e20:	ecfe 5a01 	vldmia	lr!, {s11}
 8018e24:	481c      	ldr	r0, [pc, #112]	; (8018e98 <MotionFX_update+0x340>)
 8018e26:	ed9e 5a00 	vldr	s10, [lr]
 8018e2a:	edd0 4a02 	vldr	s9, [r0, #8]
 8018e2e:	ed90 6a00 	vldr	s12, [r0]
 8018e32:	edd0 6a01 	vldr	s13, [r0, #4]
 8018e36:	ee07 1a90 	vmov	s15, r1
 8018e3a:	f101 0e01 	add.w	lr, r1, #1
 8018e3e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8018e42:	ee07 ea90 	vmov	s15, lr
 8018e46:	ee27 6a06 	vmul.f32	s12, s14, s12
 8018e4a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018e4e:	ee67 6a26 	vmul.f32	s13, s14, s13
 8018e52:	ee27 7a24 	vmul.f32	s14, s14, s9
 8018e56:	ee85 4aa7 	vdiv.f32	s8, s11, s15
 8018e5a:	eec5 4a27 	vdiv.f32	s9, s10, s15
 8018e5e:	eec6 5a27 	vdiv.f32	s11, s12, s15
 8018e62:	ee83 5aa7 	vdiv.f32	s10, s7, s15
 8018e66:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 8018e6a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8018e6e:	ee75 5a84 	vadd.f32	s11, s11, s8
 8018e72:	ee36 7a24 	vadd.f32	s14, s12, s9
 8018e76:	ee76 7a85 	vadd.f32	s15, s13, s10
 8018e7a:	edc0 5a00 	vstr	s11, [r0]
 8018e7e:	ed80 7a01 	vstr	s14, [r0, #4]
 8018e82:	edc0 7a02 	vstr	s15, [r0, #8]
 8018e86:	e75c      	b.n	8018d42 <MotionFX_update+0x1ea>
 8018e88:	20001660 	.word	0x20001660
 8018e8c:	20001d64 	.word	0x20001d64
 8018e90:	200010f8 	.word	0x200010f8
 8018e94:	20001c58 	.word	0x20001c58
 8018e98:	20001fb4 	.word	0x20001fb4
 8018e9c:	20001e5c 	.word	0x20001e5c
 8018ea0:	20000414 	.word	0x20000414
 8018ea4:	20000cec 	.word	0x20000cec
 8018ea8:	f5be 7ffa 	cmp.w	lr, #500	; 0x1f4
 8018eac:	f8c6 e950 	str.w	lr, [r6, #2384]	; 0x950
 8018eb0:	f47f aeb7 	bne.w	8018c22 <MotionFX_update+0xca>
 8018eb4:	480e      	ldr	r0, [pc, #56]	; (8018ef0 <MotionFX_update+0x398>)
 8018eb6:	1d05      	adds	r5, r0, #4
 8018eb8:	f100 0708 	add.w	r7, r0, #8
 8018ebc:	2b00      	cmp	r3, #0
 8018ebe:	d187      	bne.n	8018dd0 <MotionFX_update+0x278>
 8018ec0:	e79e      	b.n	8018e00 <MotionFX_update+0x2a8>
 8018ec2:	edd5 6a00 	vldr	s13, [r5]
 8018ec6:	ed97 7a00 	vldr	s14, [r7]
 8018eca:	edd0 7a00 	vldr	s15, [r0]
 8018ece:	4b09      	ldr	r3, [pc, #36]	; (8018ef4 <MotionFX_update+0x39c>)
 8018ed0:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8018ed4:	ee66 6a86 	vmul.f32	s13, s13, s12
 8018ed8:	ee27 7a06 	vmul.f32	s14, s14, s12
 8018edc:	ee67 7a86 	vmul.f32	s15, s15, s12
 8018ee0:	edc3 6a0b 	vstr	s13, [r3, #44]	; 0x2c
 8018ee4:	ed83 7a0c 	vstr	s14, [r3, #48]	; 0x30
 8018ee8:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
 8018eec:	e788      	b.n	8018e00 <MotionFX_update+0x2a8>
 8018eee:	bf00      	nop
 8018ef0:	20001fb4 	.word	0x20001fb4
 8018ef4:	20001c1c 	.word	0x20001c1c

08018ef8 <MotionFX_propagate>:
 8018ef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018efc:	ed2d 8b0e 	vpush	{d8-d14}
 8018f00:	4c58      	ldr	r4, [pc, #352]	; (8019064 <MotionFX_propagate+0x16c>)
 8018f02:	f894 3941 	ldrb.w	r3, [r4, #2369]	; 0x941
 8018f06:	b099      	sub	sp, #100	; 0x64
 8018f08:	b923      	cbnz	r3, 8018f14 <MotionFX_propagate+0x1c>
 8018f0a:	b019      	add	sp, #100	; 0x64
 8018f0c:	ecbd 8b0e 	vpop	{d8-d14}
 8018f10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018f14:	ed91 3a03 	vldr	s6, [r1, #12]
 8018f18:	edd1 9a00 	vldr	s19, [r1]
 8018f1c:	edd1 3a04 	vldr	s7, [r1, #16]
 8018f20:	ed91 9a01 	vldr	s18, [r1, #4]
 8018f24:	ed91 5a05 	vldr	s10, [r1, #20]
 8018f28:	edd1 8a02 	vldr	s17, [r1, #8]
 8018f2c:	ed91 4a06 	vldr	s8, [r1, #24]
 8018f30:	edd1 4a07 	vldr	s9, [r1, #28]
 8018f34:	edd1 5a08 	vldr	s11, [r1, #32]
 8018f38:	f8d4 3948 	ldr.w	r3, [r4, #2376]	; 0x948
 8018f3c:	ed8d 0a02 	vstr	s0, [sp, #8]
 8018f40:	f204 7804 	addw	r8, r4, #1796	; 0x704
 8018f44:	f204 4bc4 	addw	fp, r4, #1220	; 0x4c4
 8018f48:	4682      	mov	sl, r0
 8018f4a:	ed88 3a06 	vstr	s6, [r8, #24]
 8018f4e:	edc8 9a03 	vstr	s19, [r8, #12]
 8018f52:	ed88 4a09 	vstr	s8, [r8, #36]	; 0x24
 8018f56:	ed8b 3a06 	vstr	s6, [fp, #24]
 8018f5a:	edcb 9a03 	vstr	s19, [fp, #12]
 8018f5e:	ed8b 4a09 	vstr	s8, [fp, #36]	; 0x24
 8018f62:	edc8 3a07 	vstr	s7, [r8, #28]
 8018f66:	ed88 9a04 	vstr	s18, [r8, #16]
 8018f6a:	ed8b 9a04 	vstr	s18, [fp, #16]
 8018f6e:	edc8 4a0a 	vstr	s9, [r8, #40]	; 0x28
 8018f72:	edcb 3a07 	vstr	s7, [fp, #28]
 8018f76:	edcb 4a0a 	vstr	s9, [fp, #40]	; 0x28
 8018f7a:	ed88 5a08 	vstr	s10, [r8, #32]
 8018f7e:	edc8 8a05 	vstr	s17, [r8, #20]
 8018f82:	edcb 8a05 	vstr	s17, [fp, #20]
 8018f86:	edc8 5a0b 	vstr	s11, [r8, #44]	; 0x2c
 8018f8a:	ed8b 5a08 	vstr	s10, [fp, #32]
 8018f8e:	edcb 5a0b 	vstr	s11, [fp, #44]	; 0x2c
 8018f92:	2b00      	cmp	r3, #0
 8018f94:	f040 8324 	bne.w	80195e0 <MotionFX_propagate+0x6e8>
 8018f98:	f604 0538 	addw	r5, r4, #2104	; 0x838
 8018f9c:	f8d4 3944 	ldr.w	r3, [r4, #2372]	; 0x944
 8018fa0:	2b00      	cmp	r3, #0
 8018fa2:	d163      	bne.n	801906c <MotionFX_propagate+0x174>
 8018fa4:	4f30      	ldr	r7, [pc, #192]	; (8019068 <MotionFX_propagate+0x170>)
 8018fa6:	69bb      	ldr	r3, [r7, #24]
 8018fa8:	69f8      	ldr	r0, [r7, #28]
 8018faa:	6a3a      	ldr	r2, [r7, #32]
 8018fac:	69e9      	ldr	r1, [r5, #28]
 8018fae:	69ac      	ldr	r4, [r5, #24]
 8018fb0:	f8ca 3048 	str.w	r3, [sl, #72]	; 0x48
 8018fb4:	6a2b      	ldr	r3, [r5, #32]
 8018fb6:	f8ca 004c 	str.w	r0, [sl, #76]	; 0x4c
 8018fba:	f8ca 400c 	str.w	r4, [sl, #12]
 8018fbe:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8018fc0:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8018fc2:	f8ca 2050 	str.w	r2, [sl, #80]	; 0x50
 8018fc6:	f8ca 1010 	str.w	r1, [sl, #16]
 8018fca:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8018fce:	68f9      	ldr	r1, [r7, #12]
 8018fd0:	f8ca 3014 	str.w	r3, [sl, #20]
 8018fd4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8018fd8:	f8ca 4054 	str.w	r4, [sl, #84]	; 0x54
 8018fdc:	f8ca 0018 	str.w	r0, [sl, #24]
 8018fe0:	68ec      	ldr	r4, [r5, #12]
 8018fe2:	f8d5 0094 	ldr.w	r0, [r5, #148]	; 0x94
 8018fe6:	f8ca 103c 	str.w	r1, [sl, #60]	; 0x3c
 8018fea:	f8d5 10a0 	ldr.w	r1, [r5, #160]	; 0xa0
 8018fee:	f8ca 2058 	str.w	r2, [sl, #88]	; 0x58
 8018ff2:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
 8018ff6:	693a      	ldr	r2, [r7, #16]
 8018ff8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8018ffc:	f8ca 305c 	str.w	r3, [sl, #92]	; 0x5c
 8019000:	f8ca 4000 	str.w	r4, [sl]
 8019004:	f8ca 001c 	str.w	r0, [sl, #28]
 8019008:	f8ca 2040 	str.w	r2, [sl, #64]	; 0x40
 801900c:	f8ca 1028 	str.w	r1, [sl, #40]	; 0x28
 8019010:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8019014:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8019018:	692a      	ldr	r2, [r5, #16]
 801901a:	f8d5 e0a4 	ldr.w	lr, [r5, #164]	; 0xa4
 801901e:	f8d7 409c 	ldr.w	r4, [r7, #156]	; 0x9c
 8019022:	f8d7 00a8 	ldr.w	r0, [r7, #168]	; 0xa8
 8019026:	697e      	ldr	r6, [r7, #20]
 8019028:	f8ca 1068 	str.w	r1, [sl, #104]	; 0x68
 801902c:	f8ca 2004 	str.w	r2, [sl, #4]
 8019030:	6969      	ldr	r1, [r5, #20]
 8019032:	f8d5 209c 	ldr.w	r2, [r5, #156]	; 0x9c
 8019036:	f8ca 3020 	str.w	r3, [sl, #32]
 801903a:	f8d5 30a8 	ldr.w	r3, [r5, #168]	; 0xa8
 801903e:	f8ca 3030 	str.w	r3, [sl, #48]	; 0x30
 8019042:	f8ca e02c 	str.w	lr, [sl, #44]	; 0x2c
 8019046:	f8ca 6044 	str.w	r6, [sl, #68]	; 0x44
 801904a:	f8ca 4060 	str.w	r4, [sl, #96]	; 0x60
 801904e:	f8ca 006c 	str.w	r0, [sl, #108]	; 0x6c
 8019052:	f8ca 1008 	str.w	r1, [sl, #8]
 8019056:	f8ca 2024 	str.w	r2, [sl, #36]	; 0x24
 801905a:	b019      	add	sp, #100	; 0x64
 801905c:	ecbd 8b0e 	vpop	{d8-d14}
 8019060:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019064:	20001660 	.word	0x20001660
 8019068:	20001c58 	.word	0x20001c58
 801906c:	f994 33fa 	ldrsb.w	r3, [r4, #1018]	; 0x3fa
 8019070:	f994 23f4 	ldrsb.w	r2, [r4, #1012]	; 0x3f4
 8019074:	eddb ea06 	vldr	s29, [fp, #24]
 8019078:	ed9b ea07 	vldr	s28, [fp, #28]
 801907c:	eddb 0a08 	vldr	s1, [fp, #32]
 8019080:	eddb da09 	vldr	s27, [fp, #36]	; 0x24
 8019084:	ed9b da0a 	vldr	s26, [fp, #40]	; 0x28
 8019088:	eddb aa0b 	vldr	s21, [fp, #44]	; 0x2c
 801908c:	f894 95f5 	ldrb.w	r9, [r4, #1525]	; 0x5f5
 8019090:	ee07 3a90 	vmov	s15, r3
 8019094:	f994 33fb 	ldrsb.w	r3, [r4, #1019]	; 0x3fb
 8019098:	ee07 3a10 	vmov	s14, r3
 801909c:	f994 33fc 	ldrsb.w	r3, [r4, #1020]	; 0x3fc
 80190a0:	ee0c 2a90 	vmov	s25, r2
 80190a4:	f994 23f5 	ldrsb.w	r2, [r4, #1013]	; 0x3f5
 80190a8:	ee05 3a10 	vmov	s10, r3
 80190ac:	2300      	movs	r3, #0
 80190ae:	ee08 2a10 	vmov	s16, r2
 80190b2:	930c      	str	r3, [sp, #48]	; 0x30
 80190b4:	f994 23f7 	ldrsb.w	r2, [r4, #1015]	; 0x3f7
 80190b8:	930d      	str	r3, [sp, #52]	; 0x34
 80190ba:	930e      	str	r3, [sp, #56]	; 0x38
 80190bc:	9310      	str	r3, [sp, #64]	; 0x40
 80190be:	9311      	str	r3, [sp, #68]	; 0x44
 80190c0:	9312      	str	r3, [sp, #72]	; 0x48
 80190c2:	f994 33f6 	ldrsb.w	r3, [r4, #1014]	; 0x3f6
 80190c6:	ee0c 2a10 	vmov	s24, r2
 80190ca:	ee01 3a10 	vmov	s2, r3
 80190ce:	f994 23f8 	ldrsb.w	r2, [r4, #1016]	; 0x3f8
 80190d2:	f994 33f9 	ldrsb.w	r3, [r4, #1017]	; 0x3f9
 80190d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80190da:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80190de:	ee02 2a10 	vmov	s4, r2
 80190e2:	ee27 7a0e 	vmul.f32	s14, s14, s28
 80190e6:	f994 240c 	ldrsb.w	r2, [r4, #1036]	; 0x40c
 80190ea:	ee02 3a90 	vmov	s5, r3
 80190ee:	ee67 7aae 	vmul.f32	s15, s15, s29
 80190f2:	f994 340e 	ldrsb.w	r3, [r4, #1038]	; 0x40e
 80190f6:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
 80190fa:	ee77 7a87 	vadd.f32	s15, s15, s14
 80190fe:	ee0b 2a90 	vmov	s23, r2
 8019102:	ee03 3a10 	vmov	s6, r3
 8019106:	f994 240d 	ldrsb.w	r2, [r4, #1037]	; 0x40d
 801910a:	f994 3411 	ldrsb.w	r3, [r4, #1041]	; 0x411
 801910e:	ee25 5a20 	vmul.f32	s10, s10, s1
 8019112:	ee0b 2a10 	vmov	s22, r2
 8019116:	ee37 5a85 	vadd.f32	s10, s15, s10
 801911a:	f994 240f 	ldrsb.w	r2, [r4, #1039]	; 0x40f
 801911e:	ed8d 5a08 	vstr	s10, [sp, #32]
 8019122:	ee03 3a90 	vmov	s7, r3
 8019126:	f994 3412 	ldrsb.w	r3, [r4, #1042]	; 0x412
 801912a:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 801912e:	ee00 2a10 	vmov	s0, r2
 8019132:	ee06 3a90 	vmov	s13, r3
 8019136:	f994 2410 	ldrsb.w	r2, [r4, #1040]	; 0x410
 801913a:	edcd 8a0f 	vstr	s17, [sp, #60]	; 0x3c
 801913e:	edcd 8a13 	vstr	s17, [sp, #76]	; 0x4c
 8019142:	f994 3413 	ldrsb.w	r3, [r4, #1043]	; 0x413
 8019146:	ed9b aa03 	vldr	s20, [fp, #12]
 801914a:	eddb 9a04 	vldr	s19, [fp, #16]
 801914e:	ed9b 9a05 	vldr	s18, [fp, #20]
 8019152:	f994 7400 	ldrsb.w	r7, [r4, #1024]	; 0x400
 8019156:	f994 8402 	ldrsb.w	r8, [r4, #1026]	; 0x402
 801915a:	f994 6403 	ldrsb.w	r6, [r4, #1027]	; 0x403
 801915e:	ee07 3a10 	vmov	s14, r3
 8019162:	f994 3414 	ldrsb.w	r3, [r4, #1044]	; 0x414
 8019166:	ee04 3a10 	vmov	s8, r3
 801916a:	f994 3406 	ldrsb.w	r3, [r4, #1030]	; 0x406
 801916e:	ee05 2a90 	vmov	s11, r2
 8019172:	ee07 3a90 	vmov	s15, r3
 8019176:	eef8 caec 	vcvt.f32.s32	s25, s25
 801917a:	f994 3407 	ldrsb.w	r3, [r4, #1031]	; 0x407
 801917e:	f994 2401 	ldrsb.w	r2, [r4, #1025]	; 0x401
 8019182:	9203      	str	r2, [sp, #12]
 8019184:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
 8019188:	eeb8 cacc 	vcvt.f32.s32	s24, s24
 801918c:	eeb8 2ac2 	vcvt.f32.s32	s4, s4
 8019190:	eef8 baeb 	vcvt.f32.s32	s23, s23
 8019194:	eeb8 bacb 	vcvt.f32.s32	s22, s22
 8019198:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 801919c:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 80191a0:	ee04 3a90 	vmov	s9, r3
 80191a4:	ee28 8a0e 	vmul.f32	s16, s16, s28
 80191a8:	f994 3408 	ldrsb.w	r3, [r4, #1032]	; 0x408
 80191ac:	f994 2404 	ldrsb.w	r2, [r4, #1028]	; 0x404
 80191b0:	9204      	str	r2, [sp, #16]
 80191b2:	ee6c caae 	vmul.f32	s25, s25, s29
 80191b6:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80191ba:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80191be:	ee2c ca2e 	vmul.f32	s24, s24, s29
 80191c2:	ee22 2a0e 	vmul.f32	s4, s4, s28
 80191c6:	ee6b baad 	vmul.f32	s23, s23, s27
 80191ca:	ee2b ba0d 	vmul.f32	s22, s22, s26
 80191ce:	ee20 0a2d 	vmul.f32	s0, s0, s27
 80191d2:	ee65 5a8d 	vmul.f32	s11, s11, s26
 80191d6:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 80191da:	eef8 2ae2 	vcvt.f32.s32	s5, s5
 80191de:	eeb8 3ac3 	vcvt.f32.s32	s6, s6
 80191e2:	eef8 3ae3 	vcvt.f32.s32	s7, s7
 80191e6:	ee7c 1a88 	vadd.f32	s3, s25, s16
 80191ea:	ee66 6aad 	vmul.f32	s13, s13, s27
 80191ee:	ee08 3a10 	vmov	s16, r3
 80191f2:	ee27 7a0d 	vmul.f32	s14, s14, s26
 80191f6:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 80191fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80191fe:	eef8 4ae4 	vcvt.f32.s32	s9, s9
 8019202:	ee3b 6a8b 	vadd.f32	s12, s23, s22
 8019206:	ee70 5a25 	vadd.f32	s11, s0, s11
 801920a:	ee21 1a20 	vmul.f32	s2, s2, s1
 801920e:	ee3c 2a02 	vadd.f32	s4, s24, s4
 8019212:	ee62 2aa0 	vmul.f32	s5, s5, s1
 8019216:	ee23 3a2a 	vmul.f32	s6, s6, s21
 801921a:	ee63 3aaa 	vmul.f32	s7, s7, s21
 801921e:	ee36 7a87 	vadd.f32	s14, s13, s14
 8019222:	ee64 4aa9 	vmul.f32	s9, s9, s19
 8019226:	4bea      	ldr	r3, [pc, #936]	; (80195d0 <MotionFX_propagate+0x6d8>)
 8019228:	f994 2405 	ldrsb.w	r2, [r4, #1029]	; 0x405
 801922c:	7b1b      	ldrb	r3, [r3, #12]
 801922e:	9205      	str	r2, [sp, #20]
 8019230:	ee24 4a2a 	vmul.f32	s8, s8, s21
 8019234:	ee67 7a8a 	vmul.f32	s15, s15, s20
 8019238:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
 801923c:	ee76 6a03 	vadd.f32	s13, s12, s6
 8019240:	ee71 1a81 	vadd.f32	s3, s3, s2
 8019244:	ee35 6aa3 	vadd.f32	s12, s11, s7
 8019248:	ee72 2a22 	vadd.f32	s5, s4, s5
 801924c:	ee77 7aa4 	vadd.f32	s15, s15, s9
 8019250:	ee37 7a04 	vadd.f32	s14, s14, s8
 8019254:	ee28 8a09 	vmul.f32	s16, s16, s18
 8019258:	eef1 4a62 	vneg.f32	s9, s5
 801925c:	eef1 5a61 	vneg.f32	s11, s3
 8019260:	eef1 6a66 	vneg.f32	s13, s13
 8019264:	eeb1 6a46 	vneg.f32	s12, s12
 8019268:	ed8d 7a0b 	vstr	s14, [sp, #44]	; 0x2c
 801926c:	edcd 4a06 	vstr	s9, [sp, #24]
 8019270:	edcd 5a07 	vstr	s11, [sp, #28]
 8019274:	edcd 6a0a 	vstr	s13, [sp, #40]	; 0x28
 8019278:	ed8d 6a09 	vstr	s12, [sp, #36]	; 0x24
 801927c:	ee37 8a88 	vadd.f32	s16, s15, s16
 8019280:	2b00      	cmp	r3, #0
 8019282:	f040 8497 	bne.w	8019bb4 <MotionFX_propagate+0xcbc>
 8019286:	464a      	mov	r2, r9
 8019288:	2a00      	cmp	r2, #0
 801928a:	f000 8479 	beq.w	8019b80 <MotionFX_propagate+0xc88>
 801928e:	ee07 2a90 	vmov	s15, r2
 8019292:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 8019296:	eec6 4a25 	vdiv.f32	s9, s12, s11
 801929a:	f894 35d8 	ldrb.w	r3, [r4, #1496]	; 0x5d8
 801929e:	f894 05d4 	ldrb.w	r0, [r4, #1492]	; 0x5d4
 80192a2:	3301      	adds	r3, #1
 80192a4:	b2db      	uxtb	r3, r3
 80192a6:	fbb3 f1f2 	udiv	r1, r3, r2
 80192aa:	fb02 3311 	mls	r3, r2, r1, r3
 80192ae:	f884 35d8 	strb.w	r3, [r4, #1496]	; 0x5d8
 80192b2:	ee86 5aa5 	vdiv.f32	s10, s13, s11
 80192b6:	ee87 6a25 	vdiv.f32	s12, s14, s11
 80192ba:	eddb 6a0c 	vldr	s13, [fp, #48]	; 0x30
 80192be:	ed9b 7a0d 	vldr	s14, [fp, #52]	; 0x34
 80192c2:	eddb 7a0e 	vldr	s15, [fp, #56]	; 0x38
 80192c6:	ee76 6aa4 	vadd.f32	s13, s13, s9
 80192ca:	ee37 7a05 	vadd.f32	s14, s14, s10
 80192ce:	ee77 7a86 	vadd.f32	s15, s15, s12
 80192d2:	edcb 6a0c 	vstr	s13, [fp, #48]	; 0x30
 80192d6:	ed8b 7a0d 	vstr	s14, [fp, #52]	; 0x34
 80192da:	edcb 7a0e 	vstr	s15, [fp, #56]	; 0x38
 80192de:	2800      	cmp	r0, #0
 80192e0:	f040 845b 	bne.w	8019b9a <MotionFX_propagate+0xca2>
 80192e4:	ae10      	add	r6, sp, #64	; 0x40
 80192e6:	4abb      	ldr	r2, [pc, #748]	; (80195d4 <MotionFX_propagate+0x6dc>)
 80192e8:	ed9f 8abb 	vldr	s16, [pc, #748]	; 80195d8 <MotionFX_propagate+0x6e0>
 80192ec:	f102 074c 	add.w	r7, r2, #76	; 0x4c
 80192f0:	4611      	mov	r1, r2
 80192f2:	f1a2 0010 	sub.w	r0, r2, #16
 80192f6:	f7f5 fe81 	bl	800effc <m_qmult_eml>
 80192fa:	f1a7 027c 	sub.w	r2, r7, #124	; 0x7c
 80192fe:	4611      	mov	r1, r2
 8019300:	4630      	mov	r0, r6
 8019302:	f7f5 fe7b 	bl	800effc <m_qmult_eml>
 8019306:	f107 0218 	add.w	r2, r7, #24
 801930a:	f1a7 019c 	sub.w	r1, r7, #156	; 0x9c
 801930e:	f1a7 004c 	sub.w	r0, r7, #76	; 0x4c
 8019312:	f7f5 fe73 	bl	800effc <m_qmult_eml>
 8019316:	f107 0218 	add.w	r2, r7, #24
 801931a:	4611      	mov	r1, r2
 801931c:	f1a7 007c 	sub.w	r0, r7, #124	; 0x7c
 8019320:	f7f5 fe6c 	bl	800effc <m_qmult_eml>
 8019324:	edd7 6a06 	vldr	s13, [r7, #24]
 8019328:	ed97 7a07 	vldr	s14, [r7, #28]
 801932c:	edd7 7a08 	vldr	s15, [r7, #32]
 8019330:	ed97 6a09 	vldr	s12, [r7, #36]	; 0x24
 8019334:	ee66 6aa6 	vmul.f32	s13, s13, s13
 8019338:	ee27 7a07 	vmul.f32	s14, s14, s14
 801933c:	ee76 6a88 	vadd.f32	s13, s13, s16
 8019340:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8019344:	ee37 7a26 	vadd.f32	s14, s14, s13
 8019348:	ee26 6a06 	vmul.f32	s12, s12, s12
 801934c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8019350:	ee76 7a27 	vadd.f32	s15, s12, s15
 8019354:	ee17 0a90 	vmov	r0, s15
 8019358:	f7e7 f8fe 	bl	8000558 <__aeabi_f2d>
 801935c:	ec41 0b10 	vmov	d0, r0, r1
 8019360:	f001 fb72 	bl	801aa48 <sqrt>
 8019364:	ec51 0b10 	vmov	r0, r1, d0
 8019368:	f7e7 fc42 	bl	8000bf0 <__aeabi_d2f>
 801936c:	ed97 6a06 	vldr	s12, [r7, #24]
 8019370:	edd7 6a07 	vldr	s13, [r7, #28]
 8019374:	ed97 7a08 	vldr	s14, [r7, #32]
 8019378:	ed97 5a09 	vldr	s10, [r7, #36]	; 0x24
 801937c:	f894 35e0 	ldrb.w	r3, [r4, #1504]	; 0x5e0
 8019380:	ee07 0a90 	vmov	s15, r0
 8019384:	eec6 5a27 	vdiv.f32	s11, s12, s15
 8019388:	2b01      	cmp	r3, #1
 801938a:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 801938e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8019392:	ee85 7a27 	vdiv.f32	s14, s10, s15
 8019396:	edc7 5a06 	vstr	s11, [r7, #24]
 801939a:	ed87 6a07 	vstr	s12, [r7, #28]
 801939e:	edc7 6a08 	vstr	s13, [r7, #32]
 80193a2:	ed87 7a09 	vstr	s14, [r7, #36]	; 0x24
 80193a6:	f000 850b 	beq.w	8019dc0 <MotionFX_propagate+0xec8>
 80193aa:	f8df 8230 	ldr.w	r8, [pc, #560]	; 80195dc <MotionFX_propagate+0x6e4>
 80193ae:	f894 15f6 	ldrb.w	r1, [r4, #1526]	; 0x5f6
 80193b2:	9101      	str	r1, [sp, #4]
 80193b4:	f1a8 030c 	sub.w	r3, r8, #12
 80193b8:	f1a8 0294 	sub.w	r2, r8, #148	; 0x94
 80193bc:	f8cd 8000 	str.w	r8, [sp]
 80193c0:	f1a8 0088 	sub.w	r0, r8, #136	; 0x88
 80193c4:	a906      	add	r1, sp, #24
 80193c6:	f7f6 fa3b 	bl	800f840 <output_update>
 80193ca:	f894 35f4 	ldrb.w	r3, [r4, #1524]	; 0x5f4
 80193ce:	2200      	movs	r2, #0
 80193d0:	f884 25d6 	strb.w	r2, [r4, #1494]	; 0x5d6
 80193d4:	079a      	lsls	r2, r3, #30
 80193d6:	f100 83bd 	bmi.w	8019b54 <MotionFX_propagate+0xc5c>
 80193da:	f894 15d8 	ldrb.w	r1, [r4, #1496]	; 0x5d8
 80193de:	fbb1 f2f9 	udiv	r2, r1, r9
 80193e2:	fb09 1212 	mls	r2, r9, r2, r1
 80193e6:	f012 0fff 	tst.w	r2, #255	; 0xff
 80193ea:	f040 83b3 	bne.w	8019b54 <MotionFX_propagate+0xc5c>
 80193ee:	ed9d 7a10 	vldr	s14, [sp, #64]	; 0x40
 80193f2:	eddb 7a22 	vldr	s15, [fp, #136]	; 0x88
 80193f6:	f8db 108c 	ldr.w	r1, [fp, #140]	; 0x8c
 80193fa:	f8db 2090 	ldr.w	r2, [fp, #144]	; 0x90
 80193fe:	edcb 7a26 	vstr	s15, [fp, #152]	; 0x98
 8019402:	f043 0301 	orr.w	r3, r3, #1
 8019406:	eeb4 7a47 	vcmp.f32	s14, s14
 801940a:	f884 35f4 	strb.w	r3, [r4, #1524]	; 0x5f4
 801940e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019412:	f8db 3094 	ldr.w	r3, [fp, #148]	; 0x94
 8019416:	f8cb 109c 	str.w	r1, [fp, #156]	; 0x9c
 801941a:	f8cb 20a0 	str.w	r2, [fp, #160]	; 0xa0
 801941e:	f8cb 30a4 	str.w	r3, [fp, #164]	; 0xa4
 8019422:	f47f adc0 	bne.w	8018fa6 <MotionFX_propagate+0xae>
 8019426:	ed9b 7a2a 	vldr	s14, [fp, #168]	; 0xa8
 801942a:	eeb4 7a47 	vcmp.f32	s14, s14
 801942e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019432:	f47f adb8 	bne.w	8018fa6 <MotionFX_propagate+0xae>
 8019436:	ed9b 7a32 	vldr	s14, [fp, #200]	; 0xc8
 801943a:	eeb4 7a47 	vcmp.f32	s14, s14
 801943e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019442:	f47f adb0 	bne.w	8018fa6 <MotionFX_propagate+0xae>
 8019446:	eef4 7a67 	vcmp.f32	s15, s15
 801944a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801944e:	f47f adaa 	bne.w	8018fa6 <MotionFX_propagate+0xae>
 8019452:	4630      	mov	r0, r6
 8019454:	aa14      	add	r2, sp, #80	; 0x50
 8019456:	f5a8 7196 	sub.w	r1, r8, #300	; 0x12c
 801945a:	f7f5 fdcf 	bl	800effc <m_qmult_eml>
 801945e:	aa0c      	add	r2, sp, #48	; 0x30
 8019460:	f5a8 71a6 	sub.w	r1, r8, #332	; 0x14c
 8019464:	f5a8 7086 	sub.w	r0, r8, #268	; 0x10c
 8019468:	f7f5 fdc8 	bl	800effc <m_qmult_eml>
 801946c:	aa0c      	add	r2, sp, #48	; 0x30
 801946e:	4611      	mov	r1, r2
 8019470:	a814      	add	r0, sp, #80	; 0x50
 8019472:	f7f5 fdc3 	bl	800effc <m_qmult_eml>
 8019476:	eddd 6a0c 	vldr	s13, [sp, #48]	; 0x30
 801947a:	eddf 5a57 	vldr	s11, [pc, #348]	; 80195d8 <MotionFX_propagate+0x6e0>
 801947e:	ed9d 7a0d 	vldr	s14, [sp, #52]	; 0x34
 8019482:	eddd 7a0e 	vldr	s15, [sp, #56]	; 0x38
 8019486:	ed9d 6a0f 	vldr	s12, [sp, #60]	; 0x3c
 801948a:	ee66 6aa6 	vmul.f32	s13, s13, s13
 801948e:	ee27 7a07 	vmul.f32	s14, s14, s14
 8019492:	ee76 6aa5 	vadd.f32	s13, s13, s11
 8019496:	ee67 7aa7 	vmul.f32	s15, s15, s15
 801949a:	ee37 7a26 	vadd.f32	s14, s14, s13
 801949e:	ee26 6a06 	vmul.f32	s12, s12, s12
 80194a2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80194a6:	ee76 7a27 	vadd.f32	s15, s12, s15
 80194aa:	ee17 0a90 	vmov	r0, s15
 80194ae:	f7e7 f853 	bl	8000558 <__aeabi_f2d>
 80194b2:	ec41 0b10 	vmov	d0, r0, r1
 80194b6:	f001 fac7 	bl	801aa48 <sqrt>
 80194ba:	ec51 0b10 	vmov	r0, r1, d0
 80194be:	f7e7 fb97 	bl	8000bf0 <__aeabi_d2f>
 80194c2:	ed9d 5a0c 	vldr	s10, [sp, #48]	; 0x30
 80194c6:	eddd 5a0d 	vldr	s11, [sp, #52]	; 0x34
 80194ca:	ed9d 6a0e 	vldr	s12, [sp, #56]	; 0x38
 80194ce:	ed9d 7a0f 	vldr	s14, [sp, #60]	; 0x3c
 80194d2:	ee07 0a90 	vmov	s15, r0
 80194d6:	eec5 6a27 	vdiv.f32	s13, s10, s15
 80194da:	eec5 3aa7 	vdiv.f32	s7, s11, s15
 80194de:	ee86 4a27 	vdiv.f32	s8, s12, s15
 80194e2:	eec7 4a27 	vdiv.f32	s9, s14, s15
 80194e6:	eef4 6a66 	vcmp.f32	s13, s13
 80194ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80194ee:	edcd 6a0c 	vstr	s13, [sp, #48]	; 0x30
 80194f2:	edcd 3a0d 	vstr	s7, [sp, #52]	; 0x34
 80194f6:	ed8d 4a0e 	vstr	s8, [sp, #56]	; 0x38
 80194fa:	edcd 4a0f 	vstr	s9, [sp, #60]	; 0x3c
 80194fe:	f47f ad52 	bne.w	8018fa6 <MotionFX_propagate+0xae>
 8019502:	f894 35f5 	ldrb.w	r3, [r4, #1525]	; 0x5f5
 8019506:	eddb 5a32 	vldr	s11, [fp, #200]	; 0xc8
 801950a:	ed9b 6a33 	vldr	s12, [fp, #204]	; 0xcc
 801950e:	eddb 7a34 	vldr	s15, [fp, #208]	; 0xd0
 8019512:	edcb 6a1e 	vstr	s13, [fp, #120]	; 0x78
 8019516:	ee07 3a10 	vmov	s14, r3
 801951a:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 801951e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8019522:	ee85 5a87 	vdiv.f32	s10, s11, s14
 8019526:	f8db 30a8 	ldr.w	r3, [fp, #168]	; 0xa8
 801952a:	f8db 10ac 	ldr.w	r1, [fp, #172]	; 0xac
 801952e:	f8db 20b0 	ldr.w	r2, [fp, #176]	; 0xb0
 8019532:	f8cb 30b8 	str.w	r3, [fp, #184]	; 0xb8
 8019536:	f8db 30b4 	ldr.w	r3, [fp, #180]	; 0xb4
 801953a:	f8cb 10bc 	str.w	r1, [fp, #188]	; 0xbc
 801953e:	f8cb 20c0 	str.w	r2, [fp, #192]	; 0xc0
 8019542:	f8cb 30c4 	str.w	r3, [fp, #196]	; 0xc4
 8019546:	eec6 5a07 	vdiv.f32	s11, s12, s14
 801954a:	ee87 6a87 	vdiv.f32	s12, s15, s14
 801954e:	ee25 3aa5 	vmul.f32	s6, s11, s11
 8019552:	ee65 7a05 	vmul.f32	s15, s10, s10
 8019556:	ee26 7a06 	vmul.f32	s14, s12, s12
 801955a:	ee77 7a83 	vadd.f32	s15, s15, s6
 801955e:	edcb 3a1f 	vstr	s7, [fp, #124]	; 0x7c
 8019562:	ee77 7a87 	vadd.f32	s15, s15, s14
 8019566:	ed8b 4a20 	vstr	s8, [fp, #128]	; 0x80
 801956a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 801956e:	edcb 4a21 	vstr	s9, [fp, #132]	; 0x84
 8019572:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8019576:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801957a:	ed8b 5a36 	vstr	s10, [fp, #216]	; 0xd8
 801957e:	edcb 5a37 	vstr	s11, [fp, #220]	; 0xdc
 8019582:	ed8b 6a38 	vstr	s12, [fp, #224]	; 0xe0
 8019586:	f340 8430 	ble.w	8019dea <MotionFX_propagate+0xef2>
 801958a:	ee17 0a90 	vmov	r0, s15
 801958e:	f7e6 ffe3 	bl	8000558 <__aeabi_f2d>
 8019592:	ec41 0b10 	vmov	d0, r0, r1
 8019596:	f001 fa57 	bl	801aa48 <sqrt>
 801959a:	ec51 0b10 	vmov	r0, r1, d0
 801959e:	f7e7 fb27 	bl	8000bf0 <__aeabi_d2f>
 80195a2:	2300      	movs	r3, #0
 80195a4:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80195a8:	f8cb 00e4 	str.w	r0, [fp, #228]	; 0xe4
 80195ac:	f8cb 30a8 	str.w	r3, [fp, #168]	; 0xa8
 80195b0:	f8cb 30ac 	str.w	r3, [fp, #172]	; 0xac
 80195b4:	f8cb 30b0 	str.w	r3, [fp, #176]	; 0xb0
 80195b8:	f8cb 30e8 	str.w	r3, [fp, #232]	; 0xe8
 80195bc:	f8cb 30ec 	str.w	r3, [fp, #236]	; 0xec
 80195c0:	f8cb 30f0 	str.w	r3, [fp, #240]	; 0xf0
 80195c4:	f8cb 20b4 	str.w	r2, [fp, #180]	; 0xb4
 80195c8:	f8cb 20f4 	str.w	r2, [fp, #244]	; 0xf4
 80195cc:	e2c7      	b.n	8019b5e <MotionFX_propagate+0xc66>
 80195ce:	bf00      	nop
 80195d0:	20000000 	.word	0x20000000
 80195d4:	20001c0c 	.word	0x20001c0c
 80195d8:	00000000 	.word	0x00000000
 80195dc:	20001cf8 	.word	0x20001cf8
 80195e0:	f994 33d6 	ldrsb.w	r3, [r4, #982]	; 0x3d6
 80195e4:	f994 23e8 	ldrsb.w	r2, [r4, #1000]	; 0x3e8
 80195e8:	f994 13eb 	ldrsb.w	r1, [r4, #1003]	; 0x3eb
 80195ec:	f994 53d4 	ldrsb.w	r5, [r4, #980]	; 0x3d4
 80195f0:	f994 03d2 	ldrsb.w	r0, [r4, #978]	; 0x3d2
 80195f4:	f994 73ea 	ldrsb.w	r7, [r4, #1002]	; 0x3ea
 80195f8:	f894 9835 	ldrb.w	r9, [r4, #2101]	; 0x835
 80195fc:	ee06 3a10 	vmov	s12, r3
 8019600:	f994 33d7 	ldrsb.w	r3, [r4, #983]	; 0x3d7
 8019604:	ee00 3a10 	vmov	s0, r3
 8019608:	f994 33ee 	ldrsb.w	r3, [r4, #1006]	; 0x3ee
 801960c:	ee06 3a90 	vmov	s13, r3
 8019610:	f994 33ef 	ldrsb.w	r3, [r4, #1007]	; 0x3ef
 8019614:	ee01 3a90 	vmov	s3, r3
 8019618:	f994 33d8 	ldrsb.w	r3, [r4, #984]	; 0x3d8
 801961c:	ee02 3a10 	vmov	s4, r3
 8019620:	f994 33f0 	ldrsb.w	r3, [r4, #1008]	; 0x3f0
 8019624:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8019628:	ee02 3a90 	vmov	s5, r3
 801962c:	eef8 1ae1 	vcvt.f32.s32	s3, s3
 8019630:	f994 33d0 	ldrsb.w	r3, [r4, #976]	; 0x3d0
 8019634:	ee61 1aa4 	vmul.f32	s3, s3, s9
 8019638:	ee0a 3a90 	vmov	s21, r3
 801963c:	ee66 6a84 	vmul.f32	s13, s13, s8
 8019640:	f994 33d1 	ldrsb.w	r3, [r4, #977]	; 0x3d1
 8019644:	eef8 2ae2 	vcvt.f32.s32	s5, s5
 8019648:	ee76 6aa1 	vadd.f32	s13, s13, s3
 801964c:	ee0a 3a10 	vmov	s20, r3
 8019650:	ee62 2aa5 	vmul.f32	s5, s5, s11
 8019654:	f994 33d3 	ldrsb.w	r3, [r4, #979]	; 0x3d3
 8019658:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 801965c:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 8019660:	ee07 1a10 	vmov	s14, r1
 8019664:	ee20 0a23 	vmul.f32	s0, s0, s7
 8019668:	f994 13ec 	ldrsb.w	r1, [r4, #1004]	; 0x3ec
 801966c:	ee07 2a90 	vmov	s15, r2
 8019670:	ee26 6a03 	vmul.f32	s12, s12, s6
 8019674:	f994 23e9 	ldrsb.w	r2, [r4, #1001]	; 0x3e9
 8019678:	ee76 2aa2 	vadd.f32	s5, s13, s5
 801967c:	eeb8 2ac2 	vcvt.f32.s32	s4, s4
 8019680:	ee06 3a90 	vmov	s13, r3
 8019684:	ee22 2a05 	vmul.f32	s4, s4, s10
 8019688:	ee00 2a90 	vmov	s1, r2
 801968c:	ee01 1a10 	vmov	s2, r1
 8019690:	ee36 6a00 	vadd.f32	s12, s12, s0
 8019694:	eef8 bae6 	vcvt.f32.s32	s23, s13
 8019698:	ee06 5a90 	vmov	s13, r5
 801969c:	ee01 0a90 	vmov	s3, r0
 80196a0:	eeb8 0ae6 	vcvt.f32.s32	s0, s13
 80196a4:	f994 03d5 	ldrsb.w	r0, [r4, #981]	; 0x3d5
 80196a8:	f994 33dd 	ldrsb.w	r3, [r4, #989]	; 0x3dd
 80196ac:	edcd 2a0b 	vstr	s5, [sp, #44]	; 0x2c
 80196b0:	ee36 6a02 	vadd.f32	s12, s12, s4
 80196b4:	eeb8 aaca 	vcvt.f32.s32	s20, s20
 80196b8:	eeb8 bae0 	vcvt.f32.s32	s22, s1
 80196bc:	eef8 aaea 	vcvt.f32.s32	s21, s21
 80196c0:	eeb8 1ac1 	vcvt.f32.s32	s2, s2
 80196c4:	2100      	movs	r1, #0
 80196c6:	f04f 567e 	mov.w	r6, #1065353216	; 0x3f800000
 80196ca:	ee6a 0a23 	vmul.f32	s1, s20, s7
 80196ce:	ee02 0a10 	vmov	s4, r0
 80196d2:	ee60 3a23 	vmul.f32	s7, s0, s7
 80196d6:	f994 03ed 	ldrsb.w	r0, [r4, #1005]	; 0x3ed
 80196da:	910c      	str	r1, [sp, #48]	; 0x30
 80196dc:	910d      	str	r1, [sp, #52]	; 0x34
 80196de:	910e      	str	r1, [sp, #56]	; 0x38
 80196e0:	9110      	str	r1, [sp, #64]	; 0x40
 80196e2:	9111      	str	r1, [sp, #68]	; 0x44
 80196e4:	9112      	str	r1, [sp, #72]	; 0x48
 80196e6:	960f      	str	r6, [sp, #60]	; 0x3c
 80196e8:	9613      	str	r6, [sp, #76]	; 0x4c
 80196ea:	ee6a aa83 	vmul.f32	s21, s21, s6
 80196ee:	ee2b ba24 	vmul.f32	s22, s22, s9
 80196f2:	ee21 1a24 	vmul.f32	s2, s2, s9
 80196f6:	ed8d 6a08 	vstr	s12, [sp, #32]
 80196fa:	ee04 7a90 	vmov	s9, r7
 80196fe:	f994 63dc 	ldrsb.w	r6, [r4, #988]	; 0x3dc
 8019702:	9303      	str	r3, [sp, #12]
 8019704:	ee2b 3a83 	vmul.f32	s6, s23, s6
 8019708:	f994 33de 	ldrsb.w	r3, [r4, #990]	; 0x3de
 801970c:	f994 13e2 	ldrsb.w	r1, [r4, #994]	; 0x3e2
 8019710:	f994 e3e4 	ldrsb.w	lr, [r4, #996]	; 0x3e4
 8019714:	4af2      	ldr	r2, [pc, #968]	; (8019ae0 <MotionFX_propagate+0xbe8>)
 8019716:	f994 53df 	ldrsb.w	r5, [r4, #991]	; 0x3df
 801971a:	f892 28e0 	ldrb.w	r2, [r2, #2272]	; 0x8e0
 801971e:	f994 73e1 	ldrsb.w	r7, [r4, #993]	; 0x3e1
 8019722:	ee06 1a90 	vmov	s13, r1
 8019726:	ee33 3a23 	vadd.f32	s6, s6, s7
 801972a:	f994 13e3 	ldrsb.w	r1, [r4, #995]	; 0x3e3
 801972e:	eef8 3ae4 	vcvt.f32.s32	s7, s9
 8019732:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8019736:	ee04 0a90 	vmov	s9, r0
 801973a:	eeb8 aac7 	vcvt.f32.s32	s20, s14
 801973e:	ee67 7a84 	vmul.f32	s15, s15, s8
 8019742:	ee2a 7a04 	vmul.f32	s14, s20, s8
 8019746:	eeb8 4ae4 	vcvt.f32.s32	s8, s9
 801974a:	ee04 1a90 	vmov	s9, r1
 801974e:	eeb8 0ae1 	vcvt.f32.s32	s0, s3
 8019752:	eeb8 2ac2 	vcvt.f32.s32	s4, s4
 8019756:	ee08 ea10 	vmov	s16, lr
 801975a:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 801975e:	eef8 4ae4 	vcvt.f32.s32	s9, s9
 8019762:	ee60 1a05 	vmul.f32	s3, s0, s10
 8019766:	ee63 3aa5 	vmul.f32	s7, s7, s11
 801976a:	ee7a 0aa0 	vadd.f32	s1, s21, s1
 801976e:	ee64 5a25 	vmul.f32	s11, s8, s11
 8019772:	ee22 5a05 	vmul.f32	s10, s4, s10
 8019776:	ee77 7a8b 	vadd.f32	s15, s15, s22
 801977a:	ee37 7a01 	vadd.f32	s14, s14, s2
 801977e:	ee64 4a89 	vmul.f32	s9, s9, s18
 8019782:	ee66 6aa9 	vmul.f32	s13, s13, s19
 8019786:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
 801978a:	ee37 7a25 	vadd.f32	s14, s14, s11
 801978e:	ee70 1aa1 	vadd.f32	s3, s1, s3
 8019792:	ee33 5a05 	vadd.f32	s10, s6, s10
 8019796:	ee77 7aa3 	vadd.f32	s15, s15, s7
 801979a:	ee76 6aa4 	vadd.f32	s13, s13, s9
 801979e:	ee28 8a28 	vmul.f32	s16, s16, s17
 80197a2:	f994 13e0 	ldrsb.w	r1, [r4, #992]	; 0x3e0
 80197a6:	9104      	str	r1, [sp, #16]
 80197a8:	eef1 4a61 	vneg.f32	s9, s3
 80197ac:	eef1 5a45 	vneg.f32	s11, s10
 80197b0:	eef1 7a67 	vneg.f32	s15, s15
 80197b4:	eeb1 7a47 	vneg.f32	s14, s14
 80197b8:	edcd 4a07 	vstr	s9, [sp, #28]
 80197bc:	edcd 5a06 	vstr	s11, [sp, #24]
 80197c0:	edcd 7a0a 	vstr	s15, [sp, #40]	; 0x28
 80197c4:	ed8d 7a09 	vstr	s14, [sp, #36]	; 0x24
 80197c8:	ee36 8a88 	vadd.f32	s16, s13, s16
 80197cc:	2a00      	cmp	r2, #0
 80197ce:	f040 827a 	bne.w	8019cc6 <MotionFX_propagate+0xdce>
 80197d2:	464a      	mov	r2, r9
 80197d4:	2a00      	cmp	r2, #0
 80197d6:	f000 81da 	beq.w	8019b8e <MotionFX_propagate+0xc96>
 80197da:	ee06 2a90 	vmov	s13, r2
 80197de:	eeb8 6ae6 	vcvt.f32.s32	s12, s13
 80197e2:	eec7 4a06 	vdiv.f32	s9, s14, s12
 80197e6:	f894 3818 	ldrb.w	r3, [r4, #2072]	; 0x818
 80197ea:	f894 0814 	ldrb.w	r0, [r4, #2068]	; 0x814
 80197ee:	3301      	adds	r3, #1
 80197f0:	b2db      	uxtb	r3, r3
 80197f2:	fbb3 f1f2 	udiv	r1, r3, r2
 80197f6:	fb02 3311 	mls	r3, r2, r1, r3
 80197fa:	f884 3818 	strb.w	r3, [r4, #2072]	; 0x818
 80197fe:	ee87 5a86 	vdiv.f32	s10, s15, s12
 8019802:	eec2 5a86 	vdiv.f32	s11, s5, s12
 8019806:	edd8 6a0c 	vldr	s13, [r8, #48]	; 0x30
 801980a:	ed98 7a0d 	vldr	s14, [r8, #52]	; 0x34
 801980e:	edd8 7a0e 	vldr	s15, [r8, #56]	; 0x38
 8019812:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8019816:	ee37 7a05 	vadd.f32	s14, s14, s10
 801981a:	ee77 7aa5 	vadd.f32	s15, s15, s11
 801981e:	edc8 6a0c 	vstr	s13, [r8, #48]	; 0x30
 8019822:	ed88 7a0d 	vstr	s14, [r8, #52]	; 0x34
 8019826:	edc8 7a0e 	vstr	s15, [r8, #56]	; 0x38
 801982a:	2800      	cmp	r0, #0
 801982c:	f040 823f 	bne.w	8019cae <MotionFX_propagate+0xdb6>
 8019830:	ae10      	add	r6, sp, #64	; 0x40
 8019832:	4aac      	ldr	r2, [pc, #688]	; (8019ae4 <MotionFX_propagate+0xbec>)
 8019834:	ed9f 8aac 	vldr	s16, [pc, #688]	; 8019ae8 <MotionFX_propagate+0xbf0>
 8019838:	f102 054c 	add.w	r5, r2, #76	; 0x4c
 801983c:	4611      	mov	r1, r2
 801983e:	f1a2 0010 	sub.w	r0, r2, #16
 8019842:	f7f5 fbdb 	bl	800effc <m_qmult_eml>
 8019846:	f1a5 027c 	sub.w	r2, r5, #124	; 0x7c
 801984a:	4611      	mov	r1, r2
 801984c:	4630      	mov	r0, r6
 801984e:	f7f5 fbd5 	bl	800effc <m_qmult_eml>
 8019852:	f105 0218 	add.w	r2, r5, #24
 8019856:	f1a5 019c 	sub.w	r1, r5, #156	; 0x9c
 801985a:	f1a5 004c 	sub.w	r0, r5, #76	; 0x4c
 801985e:	f7f5 fbcd 	bl	800effc <m_qmult_eml>
 8019862:	f105 0218 	add.w	r2, r5, #24
 8019866:	4611      	mov	r1, r2
 8019868:	f1a5 007c 	sub.w	r0, r5, #124	; 0x7c
 801986c:	f7f5 fbc6 	bl	800effc <m_qmult_eml>
 8019870:	edd5 6a06 	vldr	s13, [r5, #24]
 8019874:	ed95 7a07 	vldr	s14, [r5, #28]
 8019878:	edd5 7a08 	vldr	s15, [r5, #32]
 801987c:	ed95 6a09 	vldr	s12, [r5, #36]	; 0x24
 8019880:	ee66 6aa6 	vmul.f32	s13, s13, s13
 8019884:	ee27 7a07 	vmul.f32	s14, s14, s14
 8019888:	ee76 6a88 	vadd.f32	s13, s13, s16
 801988c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8019890:	ee37 7a26 	vadd.f32	s14, s14, s13
 8019894:	ee26 6a06 	vmul.f32	s12, s12, s12
 8019898:	ee77 7a87 	vadd.f32	s15, s15, s14
 801989c:	ee76 7a27 	vadd.f32	s15, s12, s15
 80198a0:	ee17 0a90 	vmov	r0, s15
 80198a4:	f7e6 fe58 	bl	8000558 <__aeabi_f2d>
 80198a8:	ec41 0b10 	vmov	d0, r0, r1
 80198ac:	f001 f8cc 	bl	801aa48 <sqrt>
 80198b0:	ec51 0b10 	vmov	r0, r1, d0
 80198b4:	f7e7 f99c 	bl	8000bf0 <__aeabi_d2f>
 80198b8:	ed95 6a06 	vldr	s12, [r5, #24]
 80198bc:	edd5 6a07 	vldr	s13, [r5, #28]
 80198c0:	ed95 7a08 	vldr	s14, [r5, #32]
 80198c4:	ed95 5a09 	vldr	s10, [r5, #36]	; 0x24
 80198c8:	f894 3820 	ldrb.w	r3, [r4, #2080]	; 0x820
 80198cc:	ee07 0a90 	vmov	s15, r0
 80198d0:	eec6 5a27 	vdiv.f32	s11, s12, s15
 80198d4:	2b01      	cmp	r3, #1
 80198d6:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 80198da:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80198de:	ee85 7a27 	vdiv.f32	s14, s10, s15
 80198e2:	edc5 5a06 	vstr	s11, [r5, #24]
 80198e6:	ed85 6a07 	vstr	s12, [r5, #28]
 80198ea:	edc5 6a08 	vstr	s13, [r5, #32]
 80198ee:	ed85 7a09 	vstr	s14, [r5, #36]	; 0x24
 80198f2:	f000 8270 	beq.w	8019dd6 <MotionFX_propagate+0xede>
 80198f6:	4f7d      	ldr	r7, [pc, #500]	; (8019aec <MotionFX_propagate+0xbf4>)
 80198f8:	f894 1836 	ldrb.w	r1, [r4, #2102]	; 0x836
 80198fc:	9101      	str	r1, [sp, #4]
 80198fe:	f1a7 030c 	sub.w	r3, r7, #12
 8019902:	f1a7 0294 	sub.w	r2, r7, #148	; 0x94
 8019906:	a906      	add	r1, sp, #24
 8019908:	9700      	str	r7, [sp, #0]
 801990a:	f1a7 0088 	sub.w	r0, r7, #136	; 0x88
 801990e:	f7f5 ff97 	bl	800f840 <output_update>
 8019912:	f894 3834 	ldrb.w	r3, [r4, #2100]	; 0x834
 8019916:	2200      	movs	r2, #0
 8019918:	0799      	lsls	r1, r3, #30
 801991a:	f884 2816 	strb.w	r2, [r4, #2070]	; 0x816
 801991e:	f100 8103 	bmi.w	8019b28 <MotionFX_propagate+0xc30>
 8019922:	f894 1818 	ldrb.w	r1, [r4, #2072]	; 0x818
 8019926:	fbb1 f2f9 	udiv	r2, r1, r9
 801992a:	fb09 1912 	mls	r9, r9, r2, r1
 801992e:	f019 0fff 	tst.w	r9, #255	; 0xff
 8019932:	f040 80f9 	bne.w	8019b28 <MotionFX_propagate+0xc30>
 8019936:	ed9d 7a10 	vldr	s14, [sp, #64]	; 0x40
 801993a:	edd8 7a22 	vldr	s15, [r8, #136]	; 0x88
 801993e:	f8d8 108c 	ldr.w	r1, [r8, #140]	; 0x8c
 8019942:	f8d8 2090 	ldr.w	r2, [r8, #144]	; 0x90
 8019946:	edc8 7a26 	vstr	s15, [r8, #152]	; 0x98
 801994a:	f043 0301 	orr.w	r3, r3, #1
 801994e:	eeb4 7a47 	vcmp.f32	s14, s14
 8019952:	f884 3834 	strb.w	r3, [r4, #2100]	; 0x834
 8019956:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801995a:	f8d8 3094 	ldr.w	r3, [r8, #148]	; 0x94
 801995e:	f8c8 109c 	str.w	r1, [r8, #156]	; 0x9c
 8019962:	f8c8 20a0 	str.w	r2, [r8, #160]	; 0xa0
 8019966:	f8c8 30a4 	str.w	r3, [r8, #164]	; 0xa4
 801996a:	f47f ab17 	bne.w	8018f9c <MotionFX_propagate+0xa4>
 801996e:	ed98 7a2a 	vldr	s14, [r8, #168]	; 0xa8
 8019972:	eeb4 7a47 	vcmp.f32	s14, s14
 8019976:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801997a:	f47f ab0f 	bne.w	8018f9c <MotionFX_propagate+0xa4>
 801997e:	ed98 7a32 	vldr	s14, [r8, #200]	; 0xc8
 8019982:	eeb4 7a47 	vcmp.f32	s14, s14
 8019986:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801998a:	f47f ab07 	bne.w	8018f9c <MotionFX_propagate+0xa4>
 801998e:	eef4 7a67 	vcmp.f32	s15, s15
 8019992:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019996:	f47f ab01 	bne.w	8018f9c <MotionFX_propagate+0xa4>
 801999a:	4630      	mov	r0, r6
 801999c:	aa14      	add	r2, sp, #80	; 0x50
 801999e:	f5a7 7196 	sub.w	r1, r7, #300	; 0x12c
 80199a2:	f7f5 fb2b 	bl	800effc <m_qmult_eml>
 80199a6:	aa0c      	add	r2, sp, #48	; 0x30
 80199a8:	f5a7 71a6 	sub.w	r1, r7, #332	; 0x14c
 80199ac:	f5a7 7086 	sub.w	r0, r7, #268	; 0x10c
 80199b0:	f7f5 fb24 	bl	800effc <m_qmult_eml>
 80199b4:	aa0c      	add	r2, sp, #48	; 0x30
 80199b6:	4611      	mov	r1, r2
 80199b8:	a814      	add	r0, sp, #80	; 0x50
 80199ba:	f7f5 fb1f 	bl	800effc <m_qmult_eml>
 80199be:	eddd 6a0c 	vldr	s13, [sp, #48]	; 0x30
 80199c2:	eddf 5a49 	vldr	s11, [pc, #292]	; 8019ae8 <MotionFX_propagate+0xbf0>
 80199c6:	ed9d 7a0d 	vldr	s14, [sp, #52]	; 0x34
 80199ca:	eddd 7a0e 	vldr	s15, [sp, #56]	; 0x38
 80199ce:	ed9d 6a0f 	vldr	s12, [sp, #60]	; 0x3c
 80199d2:	ee66 6aa6 	vmul.f32	s13, s13, s13
 80199d6:	ee27 7a07 	vmul.f32	s14, s14, s14
 80199da:	ee76 6aa5 	vadd.f32	s13, s13, s11
 80199de:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80199e2:	ee37 7a26 	vadd.f32	s14, s14, s13
 80199e6:	ee26 6a06 	vmul.f32	s12, s12, s12
 80199ea:	ee77 7a87 	vadd.f32	s15, s15, s14
 80199ee:	ee76 7a27 	vadd.f32	s15, s12, s15
 80199f2:	ee17 0a90 	vmov	r0, s15
 80199f6:	f7e6 fdaf 	bl	8000558 <__aeabi_f2d>
 80199fa:	ec41 0b10 	vmov	d0, r0, r1
 80199fe:	f001 f823 	bl	801aa48 <sqrt>
 8019a02:	ec51 0b10 	vmov	r0, r1, d0
 8019a06:	f7e7 f8f3 	bl	8000bf0 <__aeabi_d2f>
 8019a0a:	ed9d 5a0c 	vldr	s10, [sp, #48]	; 0x30
 8019a0e:	eddd 5a0d 	vldr	s11, [sp, #52]	; 0x34
 8019a12:	ed9d 6a0e 	vldr	s12, [sp, #56]	; 0x38
 8019a16:	eddd 6a0f 	vldr	s13, [sp, #60]	; 0x3c
 8019a1a:	ee07 0a90 	vmov	s15, r0
 8019a1e:	ee85 7a27 	vdiv.f32	s14, s10, s15
 8019a22:	ee85 4aa7 	vdiv.f32	s8, s11, s15
 8019a26:	eec6 4a27 	vdiv.f32	s9, s12, s15
 8019a2a:	ee86 5aa7 	vdiv.f32	s10, s13, s15
 8019a2e:	eeb4 7a47 	vcmp.f32	s14, s14
 8019a32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019a36:	ed8d 7a0c 	vstr	s14, [sp, #48]	; 0x30
 8019a3a:	ed8d 4a0d 	vstr	s8, [sp, #52]	; 0x34
 8019a3e:	edcd 4a0e 	vstr	s9, [sp, #56]	; 0x38
 8019a42:	ed8d 5a0f 	vstr	s10, [sp, #60]	; 0x3c
 8019a46:	f47f aaa9 	bne.w	8018f9c <MotionFX_propagate+0xa4>
 8019a4a:	f894 3835 	ldrb.w	r3, [r4, #2101]	; 0x835
 8019a4e:	ed98 6a32 	vldr	s12, [r8, #200]	; 0xc8
 8019a52:	edd8 6a33 	vldr	s13, [r8, #204]	; 0xcc
 8019a56:	edd8 3a34 	vldr	s7, [r8, #208]	; 0xd0
 8019a5a:	ed88 7a1e 	vstr	s14, [r8, #120]	; 0x78
 8019a5e:	ee07 3a90 	vmov	s15, r3
 8019a62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8019a66:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8019a6a:	eec6 5a27 	vdiv.f32	s11, s12, s15
 8019a6e:	f8d8 30a8 	ldr.w	r3, [r8, #168]	; 0xa8
 8019a72:	f8d8 10ac 	ldr.w	r1, [r8, #172]	; 0xac
 8019a76:	f8d8 20b0 	ldr.w	r2, [r8, #176]	; 0xb0
 8019a7a:	f8c8 30b8 	str.w	r3, [r8, #184]	; 0xb8
 8019a7e:	f8d8 30b4 	ldr.w	r3, [r8, #180]	; 0xb4
 8019a82:	f8c8 10bc 	str.w	r1, [r8, #188]	; 0xbc
 8019a86:	f8c8 20c0 	str.w	r2, [r8, #192]	; 0xc0
 8019a8a:	f8c8 30c4 	str.w	r3, [r8, #196]	; 0xc4
 8019a8e:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 8019a92:	eec3 6aa7 	vdiv.f32	s13, s7, s15
 8019a96:	ee26 3a06 	vmul.f32	s6, s12, s12
 8019a9a:	ee65 7aa5 	vmul.f32	s15, s11, s11
 8019a9e:	ee66 3aa6 	vmul.f32	s7, s13, s13
 8019aa2:	ee77 7a83 	vadd.f32	s15, s15, s6
 8019aa6:	ed88 4a1f 	vstr	s8, [r8, #124]	; 0x7c
 8019aaa:	ee77 7aa3 	vadd.f32	s15, s15, s7
 8019aae:	edc8 4a20 	vstr	s9, [r8, #128]	; 0x80
 8019ab2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8019ab6:	ed88 5a21 	vstr	s10, [r8, #132]	; 0x84
 8019aba:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8019abe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019ac2:	edc8 5a36 	vstr	s11, [r8, #216]	; 0xd8
 8019ac6:	ed88 6a37 	vstr	s12, [r8, #220]	; 0xdc
 8019aca:	edc8 6a38 	vstr	s13, [r8, #224]	; 0xe0
 8019ace:	f340 8190 	ble.w	8019df2 <MotionFX_propagate+0xefa>
 8019ad2:	ee17 0a90 	vmov	r0, s15
 8019ad6:	f7e6 fd3f 	bl	8000558 <__aeabi_f2d>
 8019ada:	ec41 0b10 	vmov	d0, r0, r1
 8019ade:	e007      	b.n	8019af0 <MotionFX_propagate+0xbf8>
 8019ae0:	20000000 	.word	0x20000000
 8019ae4:	20001e4c 	.word	0x20001e4c
 8019ae8:	00000000 	.word	0x00000000
 8019aec:	20001f38 	.word	0x20001f38
 8019af0:	f000 ffaa 	bl	801aa48 <sqrt>
 8019af4:	ec51 0b10 	vmov	r0, r1, d0
 8019af8:	f7e7 f87a 	bl	8000bf0 <__aeabi_d2f>
 8019afc:	2300      	movs	r3, #0
 8019afe:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8019b02:	f8c8 00e4 	str.w	r0, [r8, #228]	; 0xe4
 8019b06:	f8c8 30a8 	str.w	r3, [r8, #168]	; 0xa8
 8019b0a:	f8c8 30ac 	str.w	r3, [r8, #172]	; 0xac
 8019b0e:	f8c8 30b0 	str.w	r3, [r8, #176]	; 0xb0
 8019b12:	f8c8 30e8 	str.w	r3, [r8, #232]	; 0xe8
 8019b16:	f8c8 30ec 	str.w	r3, [r8, #236]	; 0xec
 8019b1a:	f8c8 30f0 	str.w	r3, [r8, #240]	; 0xf0
 8019b1e:	f8c8 20b4 	str.w	r2, [r8, #180]	; 0xb4
 8019b22:	f8c8 20f4 	str.w	r2, [r8, #244]	; 0xf4
 8019b26:	e004      	b.n	8019b32 <MotionFX_propagate+0xc3a>
 8019b28:	4abb      	ldr	r2, [pc, #748]	; (8019e18 <MotionFX_propagate+0xf20>)
 8019b2a:	4630      	mov	r0, r6
 8019b2c:	4611      	mov	r1, r2
 8019b2e:	f7f5 fa65 	bl	800effc <m_qmult_eml>
 8019b32:	f894 3836 	ldrb.w	r3, [r4, #2102]	; 0x836
 8019b36:	2b01      	cmp	r3, #1
 8019b38:	f47f aa30 	bne.w	8018f9c <MotionFX_propagate+0xa4>
 8019b3c:	edd5 7a08 	vldr	s15, [r5, #32]
 8019b40:	69aa      	ldr	r2, [r5, #24]
 8019b42:	69eb      	ldr	r3, [r5, #28]
 8019b44:	61ab      	str	r3, [r5, #24]
 8019b46:	eef1 7a67 	vneg.f32	s15, s15
 8019b4a:	61ea      	str	r2, [r5, #28]
 8019b4c:	edc5 7a08 	vstr	s15, [r5, #32]
 8019b50:	f7ff ba24 	b.w	8018f9c <MotionFX_propagate+0xa4>
 8019b54:	4ab1      	ldr	r2, [pc, #708]	; (8019e1c <MotionFX_propagate+0xf24>)
 8019b56:	4630      	mov	r0, r6
 8019b58:	4611      	mov	r1, r2
 8019b5a:	f7f5 fa4f 	bl	800effc <m_qmult_eml>
 8019b5e:	f894 35f6 	ldrb.w	r3, [r4, #1526]	; 0x5f6
 8019b62:	2b01      	cmp	r3, #1
 8019b64:	f47f aa1f 	bne.w	8018fa6 <MotionFX_propagate+0xae>
 8019b68:	edd7 7a08 	vldr	s15, [r7, #32]
 8019b6c:	69ba      	ldr	r2, [r7, #24]
 8019b6e:	69fb      	ldr	r3, [r7, #28]
 8019b70:	61bb      	str	r3, [r7, #24]
 8019b72:	eef1 7a67 	vneg.f32	s15, s15
 8019b76:	61fa      	str	r2, [r7, #28]
 8019b78:	edc7 7a08 	vstr	s15, [r7, #32]
 8019b7c:	f7ff ba13 	b.w	8018fa6 <MotionFX_propagate+0xae>
 8019b80:	2201      	movs	r2, #1
 8019b82:	f884 25f5 	strb.w	r2, [r4, #1525]	; 0x5f5
 8019b86:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8019b8a:	f7ff bb84 	b.w	8019296 <MotionFX_propagate+0x39e>
 8019b8e:	2201      	movs	r2, #1
 8019b90:	f884 2835 	strb.w	r2, [r4, #2101]	; 0x835
 8019b94:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8019b98:	e623      	b.n	80197e2 <MotionFX_propagate+0x8ea>
 8019b9a:	4ba1      	ldr	r3, [pc, #644]	; (8019e20 <MotionFX_propagate+0xf28>)
 8019b9c:	ed9d 0a02 	vldr	s0, [sp, #8]
 8019ba0:	ae10      	add	r6, sp, #64	; 0x40
 8019ba2:	f1a3 020c 	sub.w	r2, r3, #12
 8019ba6:	4618      	mov	r0, r3
 8019ba8:	9600      	str	r6, [sp, #0]
 8019baa:	a909      	add	r1, sp, #36	; 0x24
 8019bac:	f7f5 fbf4 	bl	800f398 <SpacePointGyroProp>
 8019bb0:	f7ff bb99 	b.w	80192e6 <MotionFX_propagate+0x3ee>
 8019bb4:	ee61 1aa1 	vmul.f32	s3, s3, s3
 8019bb8:	ee62 2aa2 	vmul.f32	s5, s5, s5
 8019bbc:	ee65 7a05 	vmul.f32	s15, s10, s10
 8019bc0:	ee72 2aa1 	vadd.f32	s5, s5, s3
 8019bc4:	ee72 7aa7 	vadd.f32	s15, s5, s15
 8019bc8:	ee17 0a90 	vmov	r0, s15
 8019bcc:	f7e6 fcc4 	bl	8000558 <__aeabi_f2d>
 8019bd0:	ec41 0b10 	vmov	d0, r0, r1
 8019bd4:	f000 ff38 	bl	801aa48 <sqrt>
 8019bd8:	ec51 0b10 	vmov	r0, r1, d0
 8019bdc:	f7e7 f808 	bl	8000bf0 <__aeabi_d2f>
 8019be0:	ee0a 0a90 	vmov	s21, r0
 8019be4:	f7e6 fcb8 	bl	8000558 <__aeabi_f2d>
 8019be8:	a387      	add	r3, pc, #540	; (adr r3, 8019e08 <MotionFX_propagate+0xf10>)
 8019bea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019bee:	f7e6 ff79 	bl	8000ae4 <__aeabi_dcmplt>
 8019bf2:	eddd 7a06 	vldr	s15, [sp, #24]
 8019bf6:	ed9d 6a07 	vldr	s12, [sp, #28]
 8019bfa:	ed9d 7a08 	vldr	s14, [sp, #32]
 8019bfe:	2800      	cmp	r0, #0
 8019c00:	bf18      	it	ne
 8019c02:	eef0 aa68 	vmovne.f32	s21, s17
 8019c06:	eec7 6aaa 	vdiv.f32	s13, s15, s21
 8019c0a:	eec6 7a2a 	vdiv.f32	s15, s12, s21
 8019c0e:	ee87 5a2a 	vdiv.f32	s10, s14, s21
 8019c12:	ed9d 7a04 	vldr	s14, [sp, #16]
 8019c16:	edcd 7a07 	vstr	s15, [sp, #28]
 8019c1a:	eef8 5ac7 	vcvt.f32.s32	s11, s14
 8019c1e:	ee07 6a90 	vmov	s15, r6
 8019c22:	ee07 7a10 	vmov	s14, r7
 8019c26:	edcd 6a06 	vstr	s13, [sp, #24]
 8019c2a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8019c2e:	eddd 6a03 	vldr	s13, [sp, #12]
 8019c32:	ed9d 6a05 	vldr	s12, [sp, #20]
 8019c36:	ed8d 5a08 	vstr	s10, [sp, #32]
 8019c3a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8019c3e:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8019c42:	ee67 7a8a 	vmul.f32	s15, s15, s20
 8019c46:	ee27 aa0a 	vmul.f32	s20, s14, s20
 8019c4a:	ee07 8a10 	vmov	s14, r8
 8019c4e:	ee65 5aa9 	vmul.f32	s11, s11, s19
 8019c52:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8019c56:	ee66 9aa9 	vmul.f32	s19, s13, s19
 8019c5a:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8019c5e:	ee26 6a09 	vmul.f32	s12, s12, s18
 8019c62:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8019c66:	ee26 9a89 	vmul.f32	s18, s13, s18
 8019c6a:	ee3a 7a29 	vadd.f32	s14, s20, s19
 8019c6e:	ee77 7a86 	vadd.f32	s15, s15, s12
 8019c72:	ee37 9a09 	vadd.f32	s18, s14, s18
 8019c76:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8019c7a:	ee29 9a09 	vmul.f32	s18, s18, s18
 8019c7e:	ee68 7a08 	vmul.f32	s15, s16, s16
 8019c82:	ee37 7a09 	vadd.f32	s14, s14, s18
 8019c86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019c8a:	ee17 0a90 	vmov	r0, s15
 8019c8e:	f7e6 fc63 	bl	8000558 <__aeabi_f2d>
 8019c92:	ec41 0b10 	vmov	d0, r0, r1
 8019c96:	f000 fed7 	bl	801aa48 <sqrt>
 8019c9a:	f894 25f5 	ldrb.w	r2, [r4, #1525]	; 0x5f5
 8019c9e:	ed9d 6a09 	vldr	s12, [sp, #36]	; 0x24
 8019ca2:	eddd 6a0a 	vldr	s13, [sp, #40]	; 0x28
 8019ca6:	ed9d 7a0b 	vldr	s14, [sp, #44]	; 0x2c
 8019caa:	f7ff baed 	b.w	8019288 <MotionFX_propagate+0x390>
 8019cae:	4b5d      	ldr	r3, [pc, #372]	; (8019e24 <MotionFX_propagate+0xf2c>)
 8019cb0:	ed9d 0a02 	vldr	s0, [sp, #8]
 8019cb4:	ae10      	add	r6, sp, #64	; 0x40
 8019cb6:	f1a3 020c 	sub.w	r2, r3, #12
 8019cba:	4618      	mov	r0, r3
 8019cbc:	9600      	str	r6, [sp, #0]
 8019cbe:	a909      	add	r1, sp, #36	; 0x24
 8019cc0:	f7f5 fb6a 	bl	800f398 <SpacePointGyroProp>
 8019cc4:	e5b5      	b.n	8019832 <MotionFX_propagate+0x93a>
 8019cc6:	ee61 1aa1 	vmul.f32	s3, s3, s3
 8019cca:	ee25 5a05 	vmul.f32	s10, s10, s10
 8019cce:	ee26 6a06 	vmul.f32	s12, s12, s12
 8019cd2:	ee35 5a21 	vadd.f32	s10, s10, s3
 8019cd6:	9305      	str	r3, [sp, #20]
 8019cd8:	ee75 7a06 	vadd.f32	s15, s10, s12
 8019cdc:	ee17 0a90 	vmov	r0, s15
 8019ce0:	f7e6 fc3a 	bl	8000558 <__aeabi_f2d>
 8019ce4:	ec41 0b10 	vmov	d0, r0, r1
 8019ce8:	f000 feae 	bl	801aa48 <sqrt>
 8019cec:	ec51 0b10 	vmov	r0, r1, d0
 8019cf0:	f7e6 ff7e 	bl	8000bf0 <__aeabi_d2f>
 8019cf4:	ed9d 7a06 	vldr	s14, [sp, #24]
 8019cf8:	eddd 5a07 	vldr	s11, [sp, #28]
 8019cfc:	eddd 6a08 	vldr	s13, [sp, #32]
 8019d00:	9b05      	ldr	r3, [sp, #20]
 8019d02:	ee07 0a90 	vmov	s15, r0
 8019d06:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8019d0a:	ee85 7aa7 	vdiv.f32	s14, s11, s15
 8019d0e:	ee86 5aa7 	vdiv.f32	s10, s13, s15
 8019d12:	ed8d 7a07 	vstr	s14, [sp, #28]
 8019d16:	ed9d 7a04 	vldr	s14, [sp, #16]
 8019d1a:	eddd 6a03 	vldr	s13, [sp, #12]
 8019d1e:	ed8d 6a06 	vstr	s12, [sp, #24]
 8019d22:	eef8 5ac7 	vcvt.f32.s32	s11, s14
 8019d26:	ee07 5a90 	vmov	s15, r5
 8019d2a:	ee07 6a10 	vmov	s14, r6
 8019d2e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8019d32:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8019d36:	eeb8 6ae6 	vcvt.f32.s32	s12, s13
 8019d3a:	ee67 7aa9 	vmul.f32	s15, s15, s19
 8019d3e:	ee06 7a90 	vmov	s13, r7
 8019d42:	ee67 9a29 	vmul.f32	s19, s14, s19
 8019d46:	ee07 3a10 	vmov	s14, r3
 8019d4a:	ee65 5a89 	vmul.f32	s11, s11, s18
 8019d4e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8019d52:	ee26 9a09 	vmul.f32	s18, s12, s18
 8019d56:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8019d5a:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8019d5e:	ee66 6aa8 	vmul.f32	s13, s13, s17
 8019d62:	ee39 9a89 	vadd.f32	s18, s19, s18
 8019d66:	ee67 8a28 	vmul.f32	s17, s14, s17
 8019d6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8019d6e:	ee79 8a28 	vadd.f32	s17, s18, s17
 8019d72:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8019d76:	ee68 8aa8 	vmul.f32	s17, s17, s17
 8019d7a:	ee68 6a08 	vmul.f32	s13, s16, s16
 8019d7e:	ee77 7aa8 	vadd.f32	s15, s15, s17
 8019d82:	ed8d 5a08 	vstr	s10, [sp, #32]
 8019d86:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8019d8a:	ee17 0a90 	vmov	r0, s15
 8019d8e:	f7e6 fbe3 	bl	8000558 <__aeabi_f2d>
 8019d92:	2200      	movs	r2, #0
 8019d94:	2300      	movs	r3, #0
 8019d96:	4606      	mov	r6, r0
 8019d98:	460f      	mov	r7, r1
 8019d9a:	f7e6 fecb 	bl	8000b34 <__aeabi_dcmpun>
 8019d9e:	b930      	cbnz	r0, 8019dae <MotionFX_propagate+0xeb6>
 8019da0:	2200      	movs	r2, #0
 8019da2:	2300      	movs	r3, #0
 8019da4:	4630      	mov	r0, r6
 8019da6:	4639      	mov	r1, r7
 8019da8:	f7e6 feb0 	bl	8000b0c <__aeabi_dcmpge>
 8019dac:	b320      	cbz	r0, 8019df8 <MotionFX_propagate+0xf00>
 8019dae:	f894 2835 	ldrb.w	r2, [r4, #2101]	; 0x835
 8019db2:	ed9d 7a09 	vldr	s14, [sp, #36]	; 0x24
 8019db6:	eddd 7a0a 	vldr	s15, [sp, #40]	; 0x28
 8019dba:	eddd 2a0b 	vldr	s5, [sp, #44]	; 0x2c
 8019dbe:	e509      	b.n	80197d4 <MotionFX_propagate+0x8dc>
 8019dc0:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8019dc4:	ed87 8a06 	vstr	s16, [r7, #24]
 8019dc8:	ed87 8a07 	vstr	s16, [r7, #28]
 8019dcc:	ed87 8a08 	vstr	s16, [r7, #32]
 8019dd0:	627b      	str	r3, [r7, #36]	; 0x24
 8019dd2:	f7ff baea 	b.w	80193aa <MotionFX_propagate+0x4b2>
 8019dd6:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8019dda:	ed85 8a06 	vstr	s16, [r5, #24]
 8019dde:	ed85 8a07 	vstr	s16, [r5, #28]
 8019de2:	ed85 8a08 	vstr	s16, [r5, #32]
 8019de6:	626b      	str	r3, [r5, #36]	; 0x24
 8019de8:	e585      	b.n	80198f6 <MotionFX_propagate+0x9fe>
 8019dea:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8019e10 <MotionFX_propagate+0xf18>
 8019dee:	f7ff bbd2 	b.w	8019596 <MotionFX_propagate+0x69e>
 8019df2:	ed9f 0b07 	vldr	d0, [pc, #28]	; 8019e10 <MotionFX_propagate+0xf18>
 8019df6:	e67b      	b.n	8019af0 <MotionFX_propagate+0xbf8>
 8019df8:	ec47 6b10 	vmov	d0, r6, r7
 8019dfc:	f000 fe24 	bl	801aa48 <sqrt>
 8019e00:	e7d5      	b.n	8019dae <MotionFX_propagate+0xeb6>
 8019e02:	bf00      	nop
 8019e04:	f3af 8000 	nop.w
 8019e08:	a0b5ed8d 	.word	0xa0b5ed8d
 8019e0c:	3eb0c6f7 	.word	0x3eb0c6f7
	...
 8019e18:	20001e0c 	.word	0x20001e0c
 8019e1c:	20001bcc 	.word	0x20001bcc
 8019e20:	20001b9c 	.word	0x20001b9c
 8019e24:	20001ddc 	.word	0x20001ddc

08019e28 <MotionFX_MagCal_init>:
 8019e28:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8019e2c:	4c77      	ldr	r4, [pc, #476]	; (801a00c <MotionFX_MagCal_init+0x1e4>)
 8019e2e:	f894 3941 	ldrb.w	r3, [r4, #2369]	; 0x941
 8019e32:	b097      	sub	sp, #92	; 0x5c
 8019e34:	b913      	cbnz	r3, 8019e3c <MotionFX_MagCal_init+0x14>
 8019e36:	b017      	add	sp, #92	; 0x5c
 8019e38:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8019e3c:	1e43      	subs	r3, r0, #1
 8019e3e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8019e42:	d2f8      	bcs.n	8019e36 <MotionFX_MagCal_init+0xe>
 8019e44:	4689      	mov	r9, r1
 8019e46:	4607      	mov	r7, r0
 8019e48:	fa0f f880 	sxth.w	r8, r0
 8019e4c:	2900      	cmp	r1, #0
 8019e4e:	d15a      	bne.n	8019f06 <MotionFX_MagCal_init+0xde>
 8019e50:	f104 057c 	add.w	r5, r4, #124	; 0x7c
 8019e54:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8019e56:	f04f 0e01 	mov.w	lr, #1
 8019e5a:	ae03      	add	r6, sp, #12
 8019e5c:	f88d e004 	strb.w	lr, [sp, #4]
 8019e60:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8019e62:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8019e64:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8019e66:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8019e68:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8019e6a:	f855 2948 	ldr.w	r2, [r5], #-72
 8019e6e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8019e70:	6032      	str	r2, [r6, #0]
 8019e72:	9302      	str	r3, [sp, #8]
 8019e74:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8019e76:	ae10      	add	r6, sp, #64	; 0x40
 8019e78:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8019e7a:	e895 0003 	ldmia.w	r5, {r0, r1}
 8019e7e:	e886 0003 	stmia.w	r6, {r0, r1}
 8019e82:	a901      	add	r1, sp, #4
 8019e84:	2054      	movs	r0, #84	; 0x54
 8019e86:	f7f3 f96b 	bl	800d160 <MotionFX_SaveMagCalInNVM>
 8019e8a:	f884 9058 	strb.w	r9, [r4, #88]	; 0x58
 8019e8e:	f9b4 3012 	ldrsh.w	r3, [r4, #18]
 8019e92:	4a5f      	ldr	r2, [pc, #380]	; (801a010 <MotionFX_MagCal_init+0x1e8>)
 8019e94:	1bdb      	subs	r3, r3, r7
 8019e96:	ee07 3a90 	vmov	s15, r3
 8019e9a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8019e9e:	23c8      	movs	r3, #200	; 0xc8
 8019ea0:	eef0 7ae7 	vabs.f32	s15, s15
 8019ea4:	fb93 f3f7 	sdiv	r3, r3, r7
 8019ea8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8019eac:	b2db      	uxtb	r3, r3
 8019eae:	2b0f      	cmp	r3, #15
 8019eb0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8019eb4:	bf28      	it	cs
 8019eb6:	230f      	movcs	r3, #15
 8019eb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019ebc:	f884 3d76 	strb.w	r3, [r4, #3446]	; 0xd76
 8019ec0:	f8c2 70c4 	str.w	r7, [r2, #196]	; 0xc4
 8019ec4:	dd0f      	ble.n	8019ee6 <MotionFX_MagCal_init+0xbe>
 8019ec6:	2300      	movs	r3, #0
 8019ec8:	4952      	ldr	r1, [pc, #328]	; (801a014 <MotionFX_MagCal_init+0x1ec>)
 8019eca:	f8a4 8012 	strh.w	r8, [r4, #18]
 8019ece:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8019ed2:	6161      	str	r1, [r4, #20]
 8019ed4:	8323      	strh	r3, [r4, #24]
 8019ed6:	61e3      	str	r3, [r4, #28]
 8019ed8:	8222      	strh	r2, [r4, #16]
 8019eda:	2300      	movs	r3, #0
 8019edc:	f884 3df0 	strb.w	r3, [r4, #3568]	; 0xdf0
 8019ee0:	b017      	add	sp, #92	; 0x5c
 8019ee2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8019ee6:	edd4 7a05 	vldr	s15, [r4, #20]
 8019eea:	eddf 6a4b 	vldr	s13, [pc, #300]	; 801a018 <MotionFX_MagCal_init+0x1f0>
 8019eee:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 801a01c <MotionFX_MagCal_init+0x1f4>
 8019ef2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8019ef6:	eef0 7ae7 	vabs.f32	s15, s15
 8019efa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8019efe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019f02:	dce0      	bgt.n	8019ec6 <MotionFX_MagCal_init+0x9e>
 8019f04:	e7e9      	b.n	8019eda <MotionFX_MagCal_init+0xb2>
 8019f06:	2500      	movs	r5, #0
 8019f08:	f44f 0202 	mov.w	r2, #8519680	; 0x820000
 8019f0c:	f504 6016 	add.w	r0, r4, #2400	; 0x960
 8019f10:	4629      	mov	r1, r5
 8019f12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8019f16:	61a2      	str	r2, [r4, #24]
 8019f18:	6220      	str	r0, [r4, #32]
 8019f1a:	f44f 7248 	mov.w	r2, #800	; 0x320
 8019f1e:	f104 00b0 	add.w	r0, r4, #176	; 0xb0
 8019f22:	61e5      	str	r5, [r4, #28]
 8019f24:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
 8019f28:	65e5      	str	r5, [r4, #92]	; 0x5c
 8019f2a:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
 8019f2e:	f884 5025 	strb.w	r5, [r4, #37]	; 0x25
 8019f32:	f8a4 3060 	strh.w	r3, [r4, #96]	; 0x60
 8019f36:	f003 f94e 	bl	801d1d6 <memset>
 8019f3a:	225f      	movs	r2, #95	; 0x5f
 8019f3c:	23ff      	movs	r3, #255	; 0xff
 8019f3e:	2601      	movs	r6, #1
 8019f40:	4629      	mov	r1, r5
 8019f42:	6325      	str	r5, [r4, #48]	; 0x30
 8019f44:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
 8019f48:	f884 5064 	strb.w	r5, [r4, #100]	; 0x64
 8019f4c:	62e5      	str	r5, [r4, #44]	; 0x2c
 8019f4e:	62a5      	str	r5, [r4, #40]	; 0x28
 8019f50:	f884 20b1 	strb.w	r2, [r4, #177]	; 0xb1
 8019f54:	250f      	movs	r5, #15
 8019f56:	2234      	movs	r2, #52	; 0x34
 8019f58:	f104 007c 	add.w	r0, r4, #124	; 0x7c
 8019f5c:	f884 30b2 	strb.w	r3, [r4, #178]	; 0xb2
 8019f60:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
 8019f64:	f884 5035 	strb.w	r5, [r4, #53]	; 0x35
 8019f68:	f884 6065 	strb.w	r6, [r4, #101]	; 0x65
 8019f6c:	f003 f933 	bl	801d1d6 <memset>
 8019f70:	a916      	add	r1, sp, #88	; 0x58
 8019f72:	f1a7 030a 	sub.w	r3, r7, #10
 8019f76:	b29b      	uxth	r3, r3
 8019f78:	2500      	movs	r5, #0
 8019f7a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8019f7e:	2b32      	cmp	r3, #50	; 0x32
 8019f80:	f801 5d54 	strb.w	r5, [r1, #-84]!
 8019f84:	f04f 0301 	mov.w	r3, #1
 8019f88:	f04f 0054 	mov.w	r0, #84	; 0x54
 8019f8c:	bf98      	it	ls
 8019f8e:	f884 6058 	strbls.w	r6, [r4, #88]	; 0x58
 8019f92:	f884 607d 	strb.w	r6, [r4, #125]	; 0x7d
 8019f96:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
 8019f9a:	f8c4 209c 	str.w	r2, [r4, #156]	; 0x9c
 8019f9e:	f8c4 20ac 	str.w	r2, [r4, #172]	; 0xac
 8019fa2:	f88d 3041 	strb.w	r3, [sp, #65]	; 0x41
 8019fa6:	f7f3 f8d9 	bl	800d15c <MotionFX_LoadMagCalFromNVM>
 8019faa:	2801      	cmp	r0, #1
 8019fac:	f43f af6f 	beq.w	8019e8e <MotionFX_MagCal_init+0x66>
 8019fb0:	9e02      	ldr	r6, [sp, #8]
 8019fb2:	f88d 5004 	strb.w	r5, [sp, #4]
 8019fb6:	2e00      	cmp	r6, #0
 8019fb8:	f43f af69 	beq.w	8019e8e <MotionFX_MagCal_init+0x66>
 8019fbc:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8019fc0:	2b00      	cmp	r3, #0
 8019fc2:	f43f af64 	beq.w	8019e8e <MotionFX_MagCal_init+0x66>
 8019fc6:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
 8019fca:	2b00      	cmp	r3, #0
 8019fcc:	f43f af5f 	beq.w	8019e8e <MotionFX_MagCal_init+0x66>
 8019fd0:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
 8019fd4:	429a      	cmp	r2, r3
 8019fd6:	f4ff af5a 	bcc.w	8019e8e <MotionFX_MagCal_init+0x66>
 8019fda:	f10d 0e0c 	add.w	lr, sp, #12
 8019fde:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8019fe2:	4d0f      	ldr	r5, [pc, #60]	; (801a020 <MotionFX_MagCal_init+0x1f8>)
 8019fe4:	62e6      	str	r6, [r4, #44]	; 0x2c
 8019fe6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8019fe8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8019fec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8019fee:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8019ff2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8019ff4:	ae10      	add	r6, sp, #64	; 0x40
 8019ff6:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8019ff8:	f8de e000 	ldr.w	lr, [lr]
 8019ffc:	f845 e948 	str.w	lr, [r5], #-72
 801a000:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801a002:	e896 0003 	ldmia.w	r6, {r0, r1}
 801a006:	e885 0003 	stmia.w	r5, {r0, r1}
 801a00a:	e740      	b.n	8019e8e <MotionFX_MagCal_init+0x66>
 801a00c:	20001660 	.word	0x20001660
 801a010:	200010f8 	.word	0x200010f8
 801a014:	3dcccccd 	.word	0x3dcccccd
 801a018:	3dcccccd 	.word	0x3dcccccd
 801a01c:	3c23d70a 	.word	0x3c23d70a
 801a020:	200016dc 	.word	0x200016dc

0801a024 <MotionFX_MagCal_run>:
 801a024:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a028:	f8df e230 	ldr.w	lr, [pc, #560]	; 801a25c <MotionFX_MagCal_run+0x238>
 801a02c:	f89e 3941 	ldrb.w	r3, [lr, #2369]	; 0x941
 801a030:	b083      	sub	sp, #12
 801a032:	2b00      	cmp	r3, #0
 801a034:	d06f      	beq.n	801a116 <MotionFX_MagCal_run+0xf2>
 801a036:	edd0 7a00 	vldr	s15, [r0]
 801a03a:	ed9f 7a84 	vldr	s14, [pc, #528]	; 801a24c <MotionFX_MagCal_run+0x228>
 801a03e:	f89e 4df0 	ldrb.w	r4, [lr, #3568]	; 0xdf0
 801a042:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 801a046:	ee67 7a87 	vmul.f32	s15, s15, s14
 801a04a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a04e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 801a052:	bfac      	ite	ge
 801a054:	ee77 7a87 	vaddge.f32	s15, s15, s14
 801a058:	ee77 7ac7 	vsublt.f32	s15, s15, s14
 801a05c:	ed9f 7a7b 	vldr	s14, [pc, #492]	; 801a24c <MotionFX_MagCal_run+0x228>
 801a060:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801a064:	ee17 1a90 	vmov	r1, s15
 801a068:	edd0 7a01 	vldr	s15, [r0, #4]
 801a06c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 801a070:	ee67 7a87 	vmul.f32	s15, s15, s14
 801a074:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a078:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 801a07c:	bfac      	ite	ge
 801a07e:	ee77 7a87 	vaddge.f32	s15, s15, s14
 801a082:	ee77 7ac7 	vsublt.f32	s15, s15, s14
 801a086:	ed9f 7a71 	vldr	s14, [pc, #452]	; 801a24c <MotionFX_MagCal_run+0x228>
 801a08a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801a08e:	ee17 3a90 	vmov	r3, s15
 801a092:	edd0 7a02 	vldr	s15, [r0, #8]
 801a096:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 801a09a:	ee67 7a87 	vmul.f32	s15, s15, s14
 801a09e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a0a2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 801a0a6:	bfac      	ite	ge
 801a0a8:	ee77 7a87 	vaddge.f32	s15, s15, s14
 801a0ac:	ee77 7ac7 	vsublt.f32	s15, s15, s14
 801a0b0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801a0b4:	ee17 2a90 	vmov	r2, s15
 801a0b8:	b384      	cbz	r4, 801a11c <MotionFX_MagCal_run+0xf8>
 801a0ba:	4d65      	ldr	r5, [pc, #404]	; (801a250 <MotionFX_MagCal_run+0x22c>)
 801a0bc:	00e0      	lsls	r0, r4, #3
 801a0be:	f8d5 50c4 	ldr.w	r5, [r5, #196]	; 0xc4
 801a0c2:	eb0e 0600 	add.w	r6, lr, r0
 801a0c6:	fb15 f504 	smulbb	r5, r5, r4
 801a0ca:	f8a6 5d78 	strh.w	r5, [r6, #3448]	; 0xd78
 801a0ce:	f647 75fe 	movw	r5, #32766	; 0x7ffe
 801a0d2:	42a9      	cmp	r1, r5
 801a0d4:	4f5f      	ldr	r7, [pc, #380]	; (801a254 <MotionFX_MagCal_run+0x230>)
 801a0d6:	f89e 6d76 	ldrb.w	r6, [lr, #3446]	; 0xd76
 801a0da:	bfa8      	it	ge
 801a0dc:	4629      	movge	r1, r5
 801a0de:	42ab      	cmp	r3, r5
 801a0e0:	bfa8      	it	ge
 801a0e2:	462b      	movge	r3, r5
 801a0e4:	42aa      	cmp	r2, r5
 801a0e6:	bfa8      	it	ge
 801a0e8:	462a      	movge	r2, r5
 801a0ea:	3401      	adds	r4, #1
 801a0ec:	42b9      	cmp	r1, r7
 801a0ee:	4470      	add	r0, lr
 801a0f0:	bfb8      	it	lt
 801a0f2:	4639      	movlt	r1, r7
 801a0f4:	b2e4      	uxtb	r4, r4
 801a0f6:	42bb      	cmp	r3, r7
 801a0f8:	bfb8      	it	lt
 801a0fa:	462b      	movlt	r3, r5
 801a0fc:	42ba      	cmp	r2, r7
 801a0fe:	bfb8      	it	lt
 801a100:	463a      	movlt	r2, r7
 801a102:	42a6      	cmp	r6, r4
 801a104:	f88e 4df0 	strb.w	r4, [lr, #3568]	; 0xdf0
 801a108:	f8a0 1d7a 	strh.w	r1, [r0, #3450]	; 0xd7a
 801a10c:	f8a0 3d7c 	strh.w	r3, [r0, #3452]	; 0xd7c
 801a110:	f8a0 2d7e 	strh.w	r2, [r0, #3454]	; 0xd7e
 801a114:	d00a      	beq.n	801a12c <MotionFX_MagCal_run+0x108>
 801a116:	b003      	add	sp, #12
 801a118:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a11c:	68c0      	ldr	r0, [r0, #12]
 801a11e:	f8ce 0d70 	str.w	r0, [lr, #3440]	; 0xd70
 801a122:	2001      	movs	r0, #1
 801a124:	f88e 0d74 	strb.w	r0, [lr, #3444]	; 0xd74
 801a128:	4620      	mov	r0, r4
 801a12a:	e7d0      	b.n	801a0ce <MotionFX_MagCal_run+0xaa>
 801a12c:	f89e 2d74 	ldrb.w	r2, [lr, #3444]	; 0xd74
 801a130:	f8de cd70 	ldr.w	ip, [lr, #3440]	; 0xd70
 801a134:	f04f 0a00 	mov.w	sl, #0
 801a138:	f88e adf0 	strb.w	sl, [lr, #3568]	; 0xdf0
 801a13c:	2a00      	cmp	r2, #0
 801a13e:	d048      	beq.n	801a1d2 <MotionFX_MagCal_run+0x1ae>
 801a140:	3a01      	subs	r2, #1
 801a142:	217a      	movs	r1, #122	; 0x7a
 801a144:	b2d2      	uxtb	r2, r2
 801a146:	fb02 1201 	mla	r2, r2, r1, r1
 801a14a:	f8be 701a 	ldrh.w	r7, [lr, #26]
 801a14e:	f8de 5020 	ldr.w	r5, [lr, #32]
 801a152:	f8be 3018 	ldrh.w	r3, [lr, #24]
 801a156:	f8de 001c 	ldr.w	r0, [lr, #28]
 801a15a:	f8df b0fc 	ldr.w	fp, [pc, #252]	; 801a258 <MotionFX_MagCal_run+0x234>
 801a15e:	9201      	str	r2, [sp, #4]
 801a160:	4651      	mov	r1, sl
 801a162:	4654      	mov	r4, sl
 801a164:	f06f 4960 	mvn.w	r9, #3758096384	; 0xe0000000
 801a168:	f04f 0801 	mov.w	r8, #1
 801a16c:	f89b 6006 	ldrb.w	r6, [fp, #6]
 801a170:	b32e      	cbz	r6, 801a1be <MotionFX_MagCal_run+0x19a>
 801a172:	b327      	cbz	r7, 801a1be <MotionFX_MagCal_run+0x19a>
 801a174:	3e01      	subs	r6, #1
 801a176:	f10a 0208 	add.w	r2, sl, #8
 801a17a:	b2f6      	uxtb	r6, r6
 801a17c:	2108      	movs	r1, #8
 801a17e:	fb11 2606 	smlabb	r6, r1, r6, r2
 801a182:	4a35      	ldr	r2, [pc, #212]	; (801a258 <MotionFX_MagCal_run+0x234>)
 801a184:	42bb      	cmp	r3, r7
 801a186:	4416      	add	r6, r2
 801a188:	bf28      	it	cs
 801a18a:	463b      	movcs	r3, r7
 801a18c:	465a      	mov	r2, fp
 801a18e:	3301      	adds	r3, #1
 801a190:	b29b      	uxth	r3, r3
 801a192:	42bb      	cmp	r3, r7
 801a194:	bf28      	it	cs
 801a196:	463b      	movcs	r3, r7
 801a198:	eb03 0009 	add.w	r0, r3, r9
 801a19c:	eb05 01c0 	add.w	r1, r5, r0, lsl #3
 801a1a0:	8954      	ldrh	r4, [r2, #10]
 801a1a2:	f805 8030 	strb.w	r8, [r5, r0, lsl #3]
 801a1a6:	8990      	ldrh	r0, [r2, #12]
 801a1a8:	804c      	strh	r4, [r1, #2]
 801a1aa:	89d4      	ldrh	r4, [r2, #14]
 801a1ac:	8088      	strh	r0, [r1, #4]
 801a1ae:	f832 0f08 	ldrh.w	r0, [r2, #8]!
 801a1b2:	80cc      	strh	r4, [r1, #6]
 801a1b4:	42b2      	cmp	r2, r6
 801a1b6:	4460      	add	r0, ip
 801a1b8:	d1e9      	bne.n	801a18e <MotionFX_MagCal_run+0x16a>
 801a1ba:	2101      	movs	r1, #1
 801a1bc:	460c      	mov	r4, r1
 801a1be:	9a01      	ldr	r2, [sp, #4]
 801a1c0:	f10a 0a7a 	add.w	sl, sl, #122	; 0x7a
 801a1c4:	4552      	cmp	r2, sl
 801a1c6:	f10b 0b7a 	add.w	fp, fp, #122	; 0x7a
 801a1ca:	d1cf      	bne.n	801a16c <MotionFX_MagCal_run+0x148>
 801a1cc:	2c00      	cmp	r4, #0
 801a1ce:	d13a      	bne.n	801a246 <MotionFX_MagCal_run+0x222>
 801a1d0:	bbb1      	cbnz	r1, 801a240 <MotionFX_MagCal_run+0x21c>
 801a1d2:	f89e 3058 	ldrb.w	r3, [lr, #88]	; 0x58
 801a1d6:	2b00      	cmp	r3, #0
 801a1d8:	d09d      	beq.n	801a116 <MotionFX_MagCal_run+0xf2>
 801a1da:	f8be 1018 	ldrh.w	r1, [lr, #24]
 801a1de:	f8be 301a 	ldrh.w	r3, [lr, #26]
 801a1e2:	428b      	cmp	r3, r1
 801a1e4:	d023      	beq.n	801a22e <MotionFX_MagCal_run+0x20a>
 801a1e6:	f9be 4012 	ldrsh.w	r4, [lr, #18]
 801a1ea:	b329      	cbz	r1, 801a238 <MotionFX_MagCal_run+0x214>
 801a1ec:	f8de 201c 	ldr.w	r2, [lr, #28]
 801a1f0:	3201      	adds	r2, #1
 801a1f2:	1913      	adds	r3, r2, r4
 801a1f4:	1c5a      	adds	r2, r3, #1
 801a1f6:	d01f      	beq.n	801a238 <MotionFX_MagCal_run+0x214>
 801a1f8:	f503 501c 	add.w	r0, r3, #9984	; 0x2700
 801a1fc:	3010      	adds	r0, #16
 801a1fe:	f8de 205c 	ldr.w	r2, [lr, #92]	; 0x5c
 801a202:	4282      	cmp	r2, r0
 801a204:	f8be 0060 	ldrh.w	r0, [lr, #96]	; 0x60
 801a208:	bf84      	itt	hi
 801a20a:	f8ce 305c 	strhi.w	r3, [lr, #92]	; 0x5c
 801a20e:	461a      	movhi	r2, r3
 801a210:	4402      	add	r2, r0
 801a212:	4293      	cmp	r3, r2
 801a214:	f4ff af7f 	bcc.w	801a116 <MotionFX_MagCal_run+0xf2>
 801a218:	b121      	cbz	r1, 801a224 <MotionFX_MagCal_run+0x200>
 801a21a:	f8de 201c 	ldr.w	r2, [lr, #28]
 801a21e:	3901      	subs	r1, #1
 801a220:	fb04 2111 	mls	r1, r4, r1, r2
 801a224:	1a5b      	subs	r3, r3, r1
 801a226:	b21b      	sxth	r3, r3
 801a228:	4283      	cmp	r3, r0
 801a22a:	f6ff af74 	blt.w	801a116 <MotionFX_MagCal_run+0xf2>
 801a22e:	b003      	add	sp, #12
 801a230:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a234:	f7f6 bd4e 	b.w	8010cd4 <MEMS_runMagCal.constprop.21>
 801a238:	f242 7010 	movw	r0, #10000	; 0x2710
 801a23c:	2300      	movs	r3, #0
 801a23e:	e7de      	b.n	801a1fe <MotionFX_MagCal_run+0x1da>
 801a240:	f8ce 001c 	str.w	r0, [lr, #28]
 801a244:	e7c5      	b.n	801a1d2 <MotionFX_MagCal_run+0x1ae>
 801a246:	f8ae 3018 	strh.w	r3, [lr, #24]
 801a24a:	e7c1      	b.n	801a1d0 <MotionFX_MagCal_run+0x1ac>
 801a24c:	43fa0000 	.word	0x43fa0000
 801a250:	200010f8 	.word	0x200010f8
 801a254:	ffff8002 	.word	0xffff8002
 801a258:	200023d0 	.word	0x200023d0
 801a25c:	20001660 	.word	0x20001660

0801a260 <MotionFX_MagCal_getParams>:
 801a260:	4b14      	ldr	r3, [pc, #80]	; (801a2b4 <MotionFX_MagCal_getParams+0x54>)
 801a262:	f893 2941 	ldrb.w	r2, [r3, #2369]	; 0x941
 801a266:	b902      	cbnz	r2, 801a26a <MotionFX_MagCal_getParams+0xa>
 801a268:	4770      	bx	lr
 801a26a:	edd3 6a20 	vldr	s13, [r3, #128]	; 0x80
 801a26e:	ed93 7a21 	vldr	s14, [r3, #132]	; 0x84
 801a272:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 801a276:	ed9f 6a10 	vldr	s12, [pc, #64]	; 801a2b8 <MotionFX_MagCal_getParams+0x58>
 801a27a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 801a27e:	7303      	strb	r3, [r0, #12]
 801a280:	eefd 6ae6 	vcvt.s32.f32	s13, s13
 801a284:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 801a288:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801a28c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 801a290:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801a294:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801a298:	eec6 5a86 	vdiv.f32	s11, s13, s12
 801a29c:	eec7 6a06 	vdiv.f32	s13, s14, s12
 801a2a0:	ee87 7a86 	vdiv.f32	s14, s15, s12
 801a2a4:	edc0 5a00 	vstr	s11, [r0]
 801a2a8:	edc0 6a01 	vstr	s13, [r0, #4]
 801a2ac:	ed80 7a02 	vstr	s14, [r0, #8]
 801a2b0:	4770      	bx	lr
 801a2b2:	bf00      	nop
 801a2b4:	20001660 	.word	0x20001660
 801a2b8:	43fa0000 	.word	0x43fa0000

0801a2bc <MotionFX_GetLibVersion>:
 801a2bc:	4b10      	ldr	r3, [pc, #64]	; (801a300 <MotionFX_GetLibVersion+0x44>)
 801a2be:	f893 3941 	ldrb.w	r3, [r3, #2369]	; 0x941
 801a2c2:	b90b      	cbnz	r3, 801a2c8 <MotionFX_GetLibVersion+0xc>
 801a2c4:	4618      	mov	r0, r3
 801a2c6:	4770      	bx	lr
 801a2c8:	b470      	push	{r4, r5, r6}
 801a2ca:	4e0e      	ldr	r6, [pc, #56]	; (801a304 <MotionFX_GetLibVersion+0x48>)
 801a2cc:	4605      	mov	r5, r0
 801a2ce:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 801a2d0:	b08b      	sub	sp, #44	; 0x2c
 801a2d2:	ac01      	add	r4, sp, #4
 801a2d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801a2d6:	6833      	ldr	r3, [r6, #0]
 801a2d8:	f824 3b02 	strh.w	r3, [r4], #2
 801a2dc:	0c1b      	lsrs	r3, r3, #16
 801a2de:	7023      	strb	r3, [r4, #0]
 801a2e0:	ac01      	add	r4, sp, #4
 801a2e2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801a2e4:	8826      	ldrh	r6, [r4, #0]
 801a2e6:	60eb      	str	r3, [r5, #12]
 801a2e8:	78a4      	ldrb	r4, [r4, #2]
 801a2ea:	6028      	str	r0, [r5, #0]
 801a2ec:	2312      	movs	r3, #18
 801a2ee:	4618      	mov	r0, r3
 801a2f0:	6069      	str	r1, [r5, #4]
 801a2f2:	60aa      	str	r2, [r5, #8]
 801a2f4:	822e      	strh	r6, [r5, #16]
 801a2f6:	74ac      	strb	r4, [r5, #18]
 801a2f8:	b00b      	add	sp, #44	; 0x2c
 801a2fa:	bc70      	pop	{r4, r5, r6}
 801a2fc:	4770      	bx	lr
 801a2fe:	bf00      	nop
 801a300:	20001660 	.word	0x20001660
 801a304:	08020040 	.word	0x08020040

0801a308 <floor>:
 801a308:	ec51 0b10 	vmov	r0, r1, d0
 801a30c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a310:	f3c1 570a 	ubfx	r7, r1, #20, #11
 801a314:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 801a318:	2e13      	cmp	r6, #19
 801a31a:	ee10 8a10 	vmov	r8, s0
 801a31e:	460c      	mov	r4, r1
 801a320:	ee10 5a10 	vmov	r5, s0
 801a324:	dc35      	bgt.n	801a392 <floor+0x8a>
 801a326:	2e00      	cmp	r6, #0
 801a328:	da17      	bge.n	801a35a <floor+0x52>
 801a32a:	a335      	add	r3, pc, #212	; (adr r3, 801a400 <floor+0xf8>)
 801a32c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a330:	f7e5 ffb4 	bl	800029c <__adddf3>
 801a334:	2200      	movs	r2, #0
 801a336:	2300      	movs	r3, #0
 801a338:	f7e6 fbf2 	bl	8000b20 <__aeabi_dcmpgt>
 801a33c:	b150      	cbz	r0, 801a354 <floor+0x4c>
 801a33e:	2c00      	cmp	r4, #0
 801a340:	da5a      	bge.n	801a3f8 <floor+0xf0>
 801a342:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 801a346:	ea53 0308 	orrs.w	r3, r3, r8
 801a34a:	4b2f      	ldr	r3, [pc, #188]	; (801a408 <floor+0x100>)
 801a34c:	f04f 0500 	mov.w	r5, #0
 801a350:	bf18      	it	ne
 801a352:	461c      	movne	r4, r3
 801a354:	4621      	mov	r1, r4
 801a356:	4628      	mov	r0, r5
 801a358:	e025      	b.n	801a3a6 <floor+0x9e>
 801a35a:	4f2c      	ldr	r7, [pc, #176]	; (801a40c <floor+0x104>)
 801a35c:	4137      	asrs	r7, r6
 801a35e:	ea01 0307 	and.w	r3, r1, r7
 801a362:	4303      	orrs	r3, r0
 801a364:	d01f      	beq.n	801a3a6 <floor+0x9e>
 801a366:	a326      	add	r3, pc, #152	; (adr r3, 801a400 <floor+0xf8>)
 801a368:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a36c:	f7e5 ff96 	bl	800029c <__adddf3>
 801a370:	2200      	movs	r2, #0
 801a372:	2300      	movs	r3, #0
 801a374:	f7e6 fbd4 	bl	8000b20 <__aeabi_dcmpgt>
 801a378:	2800      	cmp	r0, #0
 801a37a:	d0eb      	beq.n	801a354 <floor+0x4c>
 801a37c:	2c00      	cmp	r4, #0
 801a37e:	bfbe      	ittt	lt
 801a380:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 801a384:	fa43 f606 	asrlt.w	r6, r3, r6
 801a388:	19a4      	addlt	r4, r4, r6
 801a38a:	ea24 0407 	bic.w	r4, r4, r7
 801a38e:	2500      	movs	r5, #0
 801a390:	e7e0      	b.n	801a354 <floor+0x4c>
 801a392:	2e33      	cmp	r6, #51	; 0x33
 801a394:	dd0b      	ble.n	801a3ae <floor+0xa6>
 801a396:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801a39a:	d104      	bne.n	801a3a6 <floor+0x9e>
 801a39c:	ee10 2a10 	vmov	r2, s0
 801a3a0:	460b      	mov	r3, r1
 801a3a2:	f7e5 ff7b 	bl	800029c <__adddf3>
 801a3a6:	ec41 0b10 	vmov	d0, r0, r1
 801a3aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a3ae:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 801a3b2:	f04f 33ff 	mov.w	r3, #4294967295
 801a3b6:	fa23 f707 	lsr.w	r7, r3, r7
 801a3ba:	4238      	tst	r0, r7
 801a3bc:	d0f3      	beq.n	801a3a6 <floor+0x9e>
 801a3be:	a310      	add	r3, pc, #64	; (adr r3, 801a400 <floor+0xf8>)
 801a3c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a3c4:	f7e5 ff6a 	bl	800029c <__adddf3>
 801a3c8:	2200      	movs	r2, #0
 801a3ca:	2300      	movs	r3, #0
 801a3cc:	f7e6 fba8 	bl	8000b20 <__aeabi_dcmpgt>
 801a3d0:	2800      	cmp	r0, #0
 801a3d2:	d0bf      	beq.n	801a354 <floor+0x4c>
 801a3d4:	2c00      	cmp	r4, #0
 801a3d6:	da02      	bge.n	801a3de <floor+0xd6>
 801a3d8:	2e14      	cmp	r6, #20
 801a3da:	d103      	bne.n	801a3e4 <floor+0xdc>
 801a3dc:	3401      	adds	r4, #1
 801a3de:	ea25 0507 	bic.w	r5, r5, r7
 801a3e2:	e7b7      	b.n	801a354 <floor+0x4c>
 801a3e4:	2301      	movs	r3, #1
 801a3e6:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 801a3ea:	fa03 f606 	lsl.w	r6, r3, r6
 801a3ee:	4435      	add	r5, r6
 801a3f0:	45a8      	cmp	r8, r5
 801a3f2:	bf88      	it	hi
 801a3f4:	18e4      	addhi	r4, r4, r3
 801a3f6:	e7f2      	b.n	801a3de <floor+0xd6>
 801a3f8:	2500      	movs	r5, #0
 801a3fa:	462c      	mov	r4, r5
 801a3fc:	e7aa      	b.n	801a354 <floor+0x4c>
 801a3fe:	bf00      	nop
 801a400:	8800759c 	.word	0x8800759c
 801a404:	7e37e43c 	.word	0x7e37e43c
 801a408:	bff00000 	.word	0xbff00000
 801a40c:	000fffff 	.word	0x000fffff

0801a410 <fmax>:
 801a410:	b508      	push	{r3, lr}
 801a412:	ed2d 8b04 	vpush	{d8-d9}
 801a416:	eeb0 8a40 	vmov.f32	s16, s0
 801a41a:	eef0 8a60 	vmov.f32	s17, s1
 801a41e:	eeb0 9a41 	vmov.f32	s18, s2
 801a422:	eef0 9a61 	vmov.f32	s19, s3
 801a426:	f000 f841 	bl	801a4ac <__fpclassifyd>
 801a42a:	b168      	cbz	r0, 801a448 <fmax+0x38>
 801a42c:	eeb0 0a49 	vmov.f32	s0, s18
 801a430:	eef0 0a69 	vmov.f32	s1, s19
 801a434:	f000 f83a 	bl	801a4ac <__fpclassifyd>
 801a438:	b150      	cbz	r0, 801a450 <fmax+0x40>
 801a43a:	ec53 2b19 	vmov	r2, r3, d9
 801a43e:	ec51 0b18 	vmov	r0, r1, d8
 801a442:	f7e6 fb6d 	bl	8000b20 <__aeabi_dcmpgt>
 801a446:	b918      	cbnz	r0, 801a450 <fmax+0x40>
 801a448:	eeb0 8a49 	vmov.f32	s16, s18
 801a44c:	eef0 8a69 	vmov.f32	s17, s19
 801a450:	eeb0 0a48 	vmov.f32	s0, s16
 801a454:	eef0 0a68 	vmov.f32	s1, s17
 801a458:	ecbd 8b04 	vpop	{d8-d9}
 801a45c:	bd08      	pop	{r3, pc}

0801a45e <fmin>:
 801a45e:	b508      	push	{r3, lr}
 801a460:	ed2d 8b04 	vpush	{d8-d9}
 801a464:	eeb0 8a40 	vmov.f32	s16, s0
 801a468:	eef0 8a60 	vmov.f32	s17, s1
 801a46c:	eeb0 9a41 	vmov.f32	s18, s2
 801a470:	eef0 9a61 	vmov.f32	s19, s3
 801a474:	f000 f81a 	bl	801a4ac <__fpclassifyd>
 801a478:	b168      	cbz	r0, 801a496 <fmin+0x38>
 801a47a:	eeb0 0a49 	vmov.f32	s0, s18
 801a47e:	eef0 0a69 	vmov.f32	s1, s19
 801a482:	f000 f813 	bl	801a4ac <__fpclassifyd>
 801a486:	b150      	cbz	r0, 801a49e <fmin+0x40>
 801a488:	ec53 2b19 	vmov	r2, r3, d9
 801a48c:	ec51 0b18 	vmov	r0, r1, d8
 801a490:	f7e6 fb28 	bl	8000ae4 <__aeabi_dcmplt>
 801a494:	b918      	cbnz	r0, 801a49e <fmin+0x40>
 801a496:	eeb0 8a49 	vmov.f32	s16, s18
 801a49a:	eef0 8a69 	vmov.f32	s17, s19
 801a49e:	eeb0 0a48 	vmov.f32	s0, s16
 801a4a2:	eef0 0a68 	vmov.f32	s1, s17
 801a4a6:	ecbd 8b04 	vpop	{d8-d9}
 801a4aa:	bd08      	pop	{r3, pc}

0801a4ac <__fpclassifyd>:
 801a4ac:	ec53 2b10 	vmov	r2, r3, d0
 801a4b0:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 801a4b4:	b510      	push	{r4, lr}
 801a4b6:	ee10 0a10 	vmov	r0, s0
 801a4ba:	d01b      	beq.n	801a4f4 <__fpclassifyd+0x48>
 801a4bc:	490f      	ldr	r1, [pc, #60]	; (801a4fc <__fpclassifyd+0x50>)
 801a4be:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
 801a4c2:	428c      	cmp	r4, r1
 801a4c4:	d910      	bls.n	801a4e8 <__fpclassifyd+0x3c>
 801a4c6:	f103 43ff 	add.w	r3, r3, #2139095040	; 0x7f800000
 801a4ca:	490c      	ldr	r1, [pc, #48]	; (801a4fc <__fpclassifyd+0x50>)
 801a4cc:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 801a4d0:	428b      	cmp	r3, r1
 801a4d2:	d909      	bls.n	801a4e8 <__fpclassifyd+0x3c>
 801a4d4:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 801a4d8:	d308      	bcc.n	801a4ec <__fpclassifyd+0x40>
 801a4da:	4b09      	ldr	r3, [pc, #36]	; (801a500 <__fpclassifyd+0x54>)
 801a4dc:	429a      	cmp	r2, r3
 801a4de:	d107      	bne.n	801a4f0 <__fpclassifyd+0x44>
 801a4e0:	fab0 f080 	clz	r0, r0
 801a4e4:	0940      	lsrs	r0, r0, #5
 801a4e6:	bd10      	pop	{r4, pc}
 801a4e8:	2004      	movs	r0, #4
 801a4ea:	bd10      	pop	{r4, pc}
 801a4ec:	2003      	movs	r0, #3
 801a4ee:	bd10      	pop	{r4, pc}
 801a4f0:	2000      	movs	r0, #0
 801a4f2:	bd10      	pop	{r4, pc}
 801a4f4:	2800      	cmp	r0, #0
 801a4f6:	d1e6      	bne.n	801a4c6 <__fpclassifyd+0x1a>
 801a4f8:	2002      	movs	r0, #2
 801a4fa:	bd10      	pop	{r4, pc}
 801a4fc:	7fdfffff 	.word	0x7fdfffff
 801a500:	7ff00000 	.word	0x7ff00000

0801a504 <cosf>:
 801a504:	ee10 3a10 	vmov	r3, s0
 801a508:	b507      	push	{r0, r1, r2, lr}
 801a50a:	4a1c      	ldr	r2, [pc, #112]	; (801a57c <cosf+0x78>)
 801a50c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801a510:	4293      	cmp	r3, r2
 801a512:	dc04      	bgt.n	801a51e <cosf+0x1a>
 801a514:	eddf 0a1a 	vldr	s1, [pc, #104]	; 801a580 <cosf+0x7c>
 801a518:	f001 feb4 	bl	801c284 <__kernel_cosf>
 801a51c:	e004      	b.n	801a528 <cosf+0x24>
 801a51e:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 801a522:	db04      	blt.n	801a52e <cosf+0x2a>
 801a524:	ee30 0a40 	vsub.f32	s0, s0, s0
 801a528:	b003      	add	sp, #12
 801a52a:	f85d fb04 	ldr.w	pc, [sp], #4
 801a52e:	4668      	mov	r0, sp
 801a530:	f001 fd34 	bl	801bf9c <__ieee754_rem_pio2f>
 801a534:	f000 0003 	and.w	r0, r0, #3
 801a538:	2801      	cmp	r0, #1
 801a53a:	d007      	beq.n	801a54c <cosf+0x48>
 801a53c:	2802      	cmp	r0, #2
 801a53e:	d00e      	beq.n	801a55e <cosf+0x5a>
 801a540:	b9a0      	cbnz	r0, 801a56c <cosf+0x68>
 801a542:	eddd 0a01 	vldr	s1, [sp, #4]
 801a546:	ed9d 0a00 	vldr	s0, [sp]
 801a54a:	e7e5      	b.n	801a518 <cosf+0x14>
 801a54c:	eddd 0a01 	vldr	s1, [sp, #4]
 801a550:	ed9d 0a00 	vldr	s0, [sp]
 801a554:	f002 f952 	bl	801c7fc <__kernel_sinf>
 801a558:	eeb1 0a40 	vneg.f32	s0, s0
 801a55c:	e7e4      	b.n	801a528 <cosf+0x24>
 801a55e:	eddd 0a01 	vldr	s1, [sp, #4]
 801a562:	ed9d 0a00 	vldr	s0, [sp]
 801a566:	f001 fe8d 	bl	801c284 <__kernel_cosf>
 801a56a:	e7f5      	b.n	801a558 <cosf+0x54>
 801a56c:	2001      	movs	r0, #1
 801a56e:	eddd 0a01 	vldr	s1, [sp, #4]
 801a572:	ed9d 0a00 	vldr	s0, [sp]
 801a576:	f002 f941 	bl	801c7fc <__kernel_sinf>
 801a57a:	e7d5      	b.n	801a528 <cosf+0x24>
 801a57c:	3f490fd8 	.word	0x3f490fd8
 801a580:	00000000 	.word	0x00000000

0801a584 <roundf>:
 801a584:	ee10 0a10 	vmov	r0, s0
 801a588:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 801a58c:	f1a3 027f 	sub.w	r2, r3, #127	; 0x7f
 801a590:	2a16      	cmp	r2, #22
 801a592:	dc15      	bgt.n	801a5c0 <roundf+0x3c>
 801a594:	2a00      	cmp	r2, #0
 801a596:	da08      	bge.n	801a5aa <roundf+0x26>
 801a598:	3201      	adds	r2, #1
 801a59a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 801a59e:	d101      	bne.n	801a5a4 <roundf+0x20>
 801a5a0:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 801a5a4:	ee00 3a10 	vmov	s0, r3
 801a5a8:	4770      	bx	lr
 801a5aa:	4908      	ldr	r1, [pc, #32]	; (801a5cc <roundf+0x48>)
 801a5ac:	4111      	asrs	r1, r2
 801a5ae:	4208      	tst	r0, r1
 801a5b0:	d0fa      	beq.n	801a5a8 <roundf+0x24>
 801a5b2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 801a5b6:	4113      	asrs	r3, r2
 801a5b8:	4403      	add	r3, r0
 801a5ba:	ea23 0301 	bic.w	r3, r3, r1
 801a5be:	e7f1      	b.n	801a5a4 <roundf+0x20>
 801a5c0:	2a80      	cmp	r2, #128	; 0x80
 801a5c2:	d1f1      	bne.n	801a5a8 <roundf+0x24>
 801a5c4:	ee30 0a00 	vadd.f32	s0, s0, s0
 801a5c8:	4770      	bx	lr
 801a5ca:	bf00      	nop
 801a5cc:	007fffff 	.word	0x007fffff

0801a5d0 <sinf>:
 801a5d0:	ee10 3a10 	vmov	r3, s0
 801a5d4:	b507      	push	{r0, r1, r2, lr}
 801a5d6:	4a1d      	ldr	r2, [pc, #116]	; (801a64c <sinf+0x7c>)
 801a5d8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801a5dc:	4293      	cmp	r3, r2
 801a5de:	dc05      	bgt.n	801a5ec <sinf+0x1c>
 801a5e0:	eddf 0a1b 	vldr	s1, [pc, #108]	; 801a650 <sinf+0x80>
 801a5e4:	2000      	movs	r0, #0
 801a5e6:	f002 f909 	bl	801c7fc <__kernel_sinf>
 801a5ea:	e004      	b.n	801a5f6 <sinf+0x26>
 801a5ec:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 801a5f0:	db04      	blt.n	801a5fc <sinf+0x2c>
 801a5f2:	ee30 0a40 	vsub.f32	s0, s0, s0
 801a5f6:	b003      	add	sp, #12
 801a5f8:	f85d fb04 	ldr.w	pc, [sp], #4
 801a5fc:	4668      	mov	r0, sp
 801a5fe:	f001 fccd 	bl	801bf9c <__ieee754_rem_pio2f>
 801a602:	f000 0003 	and.w	r0, r0, #3
 801a606:	2801      	cmp	r0, #1
 801a608:	d008      	beq.n	801a61c <sinf+0x4c>
 801a60a:	2802      	cmp	r0, #2
 801a60c:	d00d      	beq.n	801a62a <sinf+0x5a>
 801a60e:	b9b0      	cbnz	r0, 801a63e <sinf+0x6e>
 801a610:	2001      	movs	r0, #1
 801a612:	eddd 0a01 	vldr	s1, [sp, #4]
 801a616:	ed9d 0a00 	vldr	s0, [sp]
 801a61a:	e7e4      	b.n	801a5e6 <sinf+0x16>
 801a61c:	eddd 0a01 	vldr	s1, [sp, #4]
 801a620:	ed9d 0a00 	vldr	s0, [sp]
 801a624:	f001 fe2e 	bl	801c284 <__kernel_cosf>
 801a628:	e7e5      	b.n	801a5f6 <sinf+0x26>
 801a62a:	2001      	movs	r0, #1
 801a62c:	eddd 0a01 	vldr	s1, [sp, #4]
 801a630:	ed9d 0a00 	vldr	s0, [sp]
 801a634:	f002 f8e2 	bl	801c7fc <__kernel_sinf>
 801a638:	eeb1 0a40 	vneg.f32	s0, s0
 801a63c:	e7db      	b.n	801a5f6 <sinf+0x26>
 801a63e:	eddd 0a01 	vldr	s1, [sp, #4]
 801a642:	ed9d 0a00 	vldr	s0, [sp]
 801a646:	f001 fe1d 	bl	801c284 <__kernel_cosf>
 801a64a:	e7f5      	b.n	801a638 <sinf+0x68>
 801a64c:	3f490fd8 	.word	0x3f490fd8
 801a650:	00000000 	.word	0x00000000

0801a654 <tanf>:
 801a654:	ee10 3a10 	vmov	r3, s0
 801a658:	b507      	push	{r0, r1, r2, lr}
 801a65a:	4a10      	ldr	r2, [pc, #64]	; (801a69c <tanf+0x48>)
 801a65c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801a660:	4293      	cmp	r3, r2
 801a662:	dc05      	bgt.n	801a670 <tanf+0x1c>
 801a664:	eddf 0a0e 	vldr	s1, [pc, #56]	; 801a6a0 <tanf+0x4c>
 801a668:	2001      	movs	r0, #1
 801a66a:	f002 f90f 	bl	801c88c <__kernel_tanf>
 801a66e:	e004      	b.n	801a67a <tanf+0x26>
 801a670:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 801a674:	db04      	blt.n	801a680 <tanf+0x2c>
 801a676:	ee30 0a40 	vsub.f32	s0, s0, s0
 801a67a:	b003      	add	sp, #12
 801a67c:	f85d fb04 	ldr.w	pc, [sp], #4
 801a680:	4668      	mov	r0, sp
 801a682:	f001 fc8b 	bl	801bf9c <__ieee754_rem_pio2f>
 801a686:	0040      	lsls	r0, r0, #1
 801a688:	f000 0002 	and.w	r0, r0, #2
 801a68c:	f1c0 0001 	rsb	r0, r0, #1
 801a690:	eddd 0a01 	vldr	s1, [sp, #4]
 801a694:	ed9d 0a00 	vldr	s0, [sp]
 801a698:	e7e7      	b.n	801a66a <tanf+0x16>
 801a69a:	bf00      	nop
 801a69c:	3f490fda 	.word	0x3f490fda
 801a6a0:	00000000 	.word	0x00000000

0801a6a4 <asin>:
 801a6a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 801a6a6:	ed2d 8b02 	vpush	{d8}
 801a6aa:	4e26      	ldr	r6, [pc, #152]	; (801a744 <asin+0xa0>)
 801a6ac:	b08b      	sub	sp, #44	; 0x2c
 801a6ae:	ec55 4b10 	vmov	r4, r5, d0
 801a6b2:	f000 facd 	bl	801ac50 <__ieee754_asin>
 801a6b6:	f996 3000 	ldrsb.w	r3, [r6]
 801a6ba:	eeb0 8a40 	vmov.f32	s16, s0
 801a6be:	eef0 8a60 	vmov.f32	s17, s1
 801a6c2:	3301      	adds	r3, #1
 801a6c4:	d036      	beq.n	801a734 <asin+0x90>
 801a6c6:	4622      	mov	r2, r4
 801a6c8:	462b      	mov	r3, r5
 801a6ca:	4620      	mov	r0, r4
 801a6cc:	4629      	mov	r1, r5
 801a6ce:	f7e6 fa31 	bl	8000b34 <__aeabi_dcmpun>
 801a6d2:	4607      	mov	r7, r0
 801a6d4:	bb70      	cbnz	r0, 801a734 <asin+0x90>
 801a6d6:	ec45 4b10 	vmov	d0, r4, r5
 801a6da:	f002 fb65 	bl	801cda8 <fabs>
 801a6de:	2200      	movs	r2, #0
 801a6e0:	4b19      	ldr	r3, [pc, #100]	; (801a748 <asin+0xa4>)
 801a6e2:	ec51 0b10 	vmov	r0, r1, d0
 801a6e6:	f7e6 fa1b 	bl	8000b20 <__aeabi_dcmpgt>
 801a6ea:	b318      	cbz	r0, 801a734 <asin+0x90>
 801a6ec:	2301      	movs	r3, #1
 801a6ee:	9300      	str	r3, [sp, #0]
 801a6f0:	4816      	ldr	r0, [pc, #88]	; (801a74c <asin+0xa8>)
 801a6f2:	4b17      	ldr	r3, [pc, #92]	; (801a750 <asin+0xac>)
 801a6f4:	9301      	str	r3, [sp, #4]
 801a6f6:	9708      	str	r7, [sp, #32]
 801a6f8:	e9cd 4504 	strd	r4, r5, [sp, #16]
 801a6fc:	e9cd 4502 	strd	r4, r5, [sp, #8]
 801a700:	f002 fb66 	bl	801cdd0 <nan>
 801a704:	f996 3000 	ldrsb.w	r3, [r6]
 801a708:	2b02      	cmp	r3, #2
 801a70a:	ed8d 0b06 	vstr	d0, [sp, #24]
 801a70e:	d104      	bne.n	801a71a <asin+0x76>
 801a710:	f002 fd2c 	bl	801d16c <__errno>
 801a714:	2321      	movs	r3, #33	; 0x21
 801a716:	6003      	str	r3, [r0, #0]
 801a718:	e004      	b.n	801a724 <asin+0x80>
 801a71a:	4668      	mov	r0, sp
 801a71c:	f002 fb53 	bl	801cdc6 <matherr>
 801a720:	2800      	cmp	r0, #0
 801a722:	d0f5      	beq.n	801a710 <asin+0x6c>
 801a724:	9b08      	ldr	r3, [sp, #32]
 801a726:	b11b      	cbz	r3, 801a730 <asin+0x8c>
 801a728:	f002 fd20 	bl	801d16c <__errno>
 801a72c:	9b08      	ldr	r3, [sp, #32]
 801a72e:	6003      	str	r3, [r0, #0]
 801a730:	ed9d 8b06 	vldr	d8, [sp, #24]
 801a734:	eeb0 0a48 	vmov.f32	s0, s16
 801a738:	eef0 0a68 	vmov.f32	s1, s17
 801a73c:	b00b      	add	sp, #44	; 0x2c
 801a73e:	ecbd 8b02 	vpop	{d8}
 801a742:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a744:	2000146c 	.word	0x2000146c
 801a748:	3ff00000 	.word	0x3ff00000
 801a74c:	08020be9 	.word	0x08020be9
 801a750:	080205d0 	.word	0x080205d0

0801a754 <atan2>:
 801a754:	f000 bc88 	b.w	801b068 <__ieee754_atan2>

0801a758 <pow>:
 801a758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a75c:	ed2d 8b04 	vpush	{d8-d9}
 801a760:	b08d      	sub	sp, #52	; 0x34
 801a762:	ec57 6b10 	vmov	r6, r7, d0
 801a766:	ec55 4b11 	vmov	r4, r5, d1
 801a76a:	f000 fd59 	bl	801b220 <__ieee754_pow>
 801a76e:	4bae      	ldr	r3, [pc, #696]	; (801aa28 <pow+0x2d0>)
 801a770:	eeb0 8a40 	vmov.f32	s16, s0
 801a774:	eef0 8a60 	vmov.f32	s17, s1
 801a778:	f993 9000 	ldrsb.w	r9, [r3]
 801a77c:	f1b9 3fff 	cmp.w	r9, #4294967295
 801a780:	4698      	mov	r8, r3
 801a782:	d05f      	beq.n	801a844 <pow+0xec>
 801a784:	4622      	mov	r2, r4
 801a786:	462b      	mov	r3, r5
 801a788:	4620      	mov	r0, r4
 801a78a:	4629      	mov	r1, r5
 801a78c:	f7e6 f9d2 	bl	8000b34 <__aeabi_dcmpun>
 801a790:	4683      	mov	fp, r0
 801a792:	2800      	cmp	r0, #0
 801a794:	d156      	bne.n	801a844 <pow+0xec>
 801a796:	4632      	mov	r2, r6
 801a798:	463b      	mov	r3, r7
 801a79a:	4630      	mov	r0, r6
 801a79c:	4639      	mov	r1, r7
 801a79e:	f7e6 f9c9 	bl	8000b34 <__aeabi_dcmpun>
 801a7a2:	9001      	str	r0, [sp, #4]
 801a7a4:	b1e8      	cbz	r0, 801a7e2 <pow+0x8a>
 801a7a6:	2200      	movs	r2, #0
 801a7a8:	2300      	movs	r3, #0
 801a7aa:	4620      	mov	r0, r4
 801a7ac:	4629      	mov	r1, r5
 801a7ae:	f7e6 f98f 	bl	8000ad0 <__aeabi_dcmpeq>
 801a7b2:	2800      	cmp	r0, #0
 801a7b4:	d046      	beq.n	801a844 <pow+0xec>
 801a7b6:	2301      	movs	r3, #1
 801a7b8:	9302      	str	r3, [sp, #8]
 801a7ba:	4b9c      	ldr	r3, [pc, #624]	; (801aa2c <pow+0x2d4>)
 801a7bc:	9303      	str	r3, [sp, #12]
 801a7be:	4b9c      	ldr	r3, [pc, #624]	; (801aa30 <pow+0x2d8>)
 801a7c0:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 801a7c4:	2200      	movs	r2, #0
 801a7c6:	f1b9 0f02 	cmp.w	r9, #2
 801a7ca:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801a7ce:	e9cd 4506 	strd	r4, r5, [sp, #24]
 801a7d2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801a7d6:	d033      	beq.n	801a840 <pow+0xe8>
 801a7d8:	a802      	add	r0, sp, #8
 801a7da:	f002 faf4 	bl	801cdc6 <matherr>
 801a7de:	bb48      	cbnz	r0, 801a834 <pow+0xdc>
 801a7e0:	e05e      	b.n	801a8a0 <pow+0x148>
 801a7e2:	f04f 0a00 	mov.w	sl, #0
 801a7e6:	f04f 0b00 	mov.w	fp, #0
 801a7ea:	4652      	mov	r2, sl
 801a7ec:	465b      	mov	r3, fp
 801a7ee:	4630      	mov	r0, r6
 801a7f0:	4639      	mov	r1, r7
 801a7f2:	f7e6 f96d 	bl	8000ad0 <__aeabi_dcmpeq>
 801a7f6:	ec4b ab19 	vmov	d9, sl, fp
 801a7fa:	2800      	cmp	r0, #0
 801a7fc:	d055      	beq.n	801a8aa <pow+0x152>
 801a7fe:	4652      	mov	r2, sl
 801a800:	465b      	mov	r3, fp
 801a802:	4620      	mov	r0, r4
 801a804:	4629      	mov	r1, r5
 801a806:	f7e6 f963 	bl	8000ad0 <__aeabi_dcmpeq>
 801a80a:	4680      	mov	r8, r0
 801a80c:	b318      	cbz	r0, 801a856 <pow+0xfe>
 801a80e:	2301      	movs	r3, #1
 801a810:	9302      	str	r3, [sp, #8]
 801a812:	4b86      	ldr	r3, [pc, #536]	; (801aa2c <pow+0x2d4>)
 801a814:	9303      	str	r3, [sp, #12]
 801a816:	9b01      	ldr	r3, [sp, #4]
 801a818:	930a      	str	r3, [sp, #40]	; 0x28
 801a81a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801a81e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 801a822:	e9cd ab08 	strd	sl, fp, [sp, #32]
 801a826:	f1b9 0f00 	cmp.w	r9, #0
 801a82a:	d0d5      	beq.n	801a7d8 <pow+0x80>
 801a82c:	4b80      	ldr	r3, [pc, #512]	; (801aa30 <pow+0x2d8>)
 801a82e:	2200      	movs	r2, #0
 801a830:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801a834:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a836:	b11b      	cbz	r3, 801a840 <pow+0xe8>
 801a838:	f002 fc98 	bl	801d16c <__errno>
 801a83c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a83e:	6003      	str	r3, [r0, #0]
 801a840:	ed9d 8b08 	vldr	d8, [sp, #32]
 801a844:	eeb0 0a48 	vmov.f32	s0, s16
 801a848:	eef0 0a68 	vmov.f32	s1, s17
 801a84c:	b00d      	add	sp, #52	; 0x34
 801a84e:	ecbd 8b04 	vpop	{d8-d9}
 801a852:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a856:	ec45 4b10 	vmov	d0, r4, r5
 801a85a:	f002 faac 	bl	801cdb6 <finite>
 801a85e:	2800      	cmp	r0, #0
 801a860:	d0f0      	beq.n	801a844 <pow+0xec>
 801a862:	4652      	mov	r2, sl
 801a864:	465b      	mov	r3, fp
 801a866:	4620      	mov	r0, r4
 801a868:	4629      	mov	r1, r5
 801a86a:	f7e6 f93b 	bl	8000ae4 <__aeabi_dcmplt>
 801a86e:	2800      	cmp	r0, #0
 801a870:	d0e8      	beq.n	801a844 <pow+0xec>
 801a872:	2301      	movs	r3, #1
 801a874:	9302      	str	r3, [sp, #8]
 801a876:	4b6d      	ldr	r3, [pc, #436]	; (801aa2c <pow+0x2d4>)
 801a878:	9303      	str	r3, [sp, #12]
 801a87a:	4b6b      	ldr	r3, [pc, #428]	; (801aa28 <pow+0x2d0>)
 801a87c:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 801a880:	f993 3000 	ldrsb.w	r3, [r3]
 801a884:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801a888:	e9cd 4506 	strd	r4, r5, [sp, #24]
 801a88c:	b913      	cbnz	r3, 801a894 <pow+0x13c>
 801a88e:	e9cd ab08 	strd	sl, fp, [sp, #32]
 801a892:	e7a1      	b.n	801a7d8 <pow+0x80>
 801a894:	4967      	ldr	r1, [pc, #412]	; (801aa34 <pow+0x2dc>)
 801a896:	2000      	movs	r0, #0
 801a898:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801a89c:	2b02      	cmp	r3, #2
 801a89e:	d19b      	bne.n	801a7d8 <pow+0x80>
 801a8a0:	f002 fc64 	bl	801d16c <__errno>
 801a8a4:	2321      	movs	r3, #33	; 0x21
 801a8a6:	6003      	str	r3, [r0, #0]
 801a8a8:	e7c4      	b.n	801a834 <pow+0xdc>
 801a8aa:	eeb0 0a48 	vmov.f32	s0, s16
 801a8ae:	eef0 0a68 	vmov.f32	s1, s17
 801a8b2:	f002 fa80 	bl	801cdb6 <finite>
 801a8b6:	9001      	str	r0, [sp, #4]
 801a8b8:	2800      	cmp	r0, #0
 801a8ba:	f040 808a 	bne.w	801a9d2 <pow+0x27a>
 801a8be:	ec47 6b10 	vmov	d0, r6, r7
 801a8c2:	f002 fa78 	bl	801cdb6 <finite>
 801a8c6:	2800      	cmp	r0, #0
 801a8c8:	f000 8083 	beq.w	801a9d2 <pow+0x27a>
 801a8cc:	ec45 4b10 	vmov	d0, r4, r5
 801a8d0:	f002 fa71 	bl	801cdb6 <finite>
 801a8d4:	2800      	cmp	r0, #0
 801a8d6:	d07c      	beq.n	801a9d2 <pow+0x27a>
 801a8d8:	ec53 2b18 	vmov	r2, r3, d8
 801a8dc:	ee18 0a10 	vmov	r0, s16
 801a8e0:	4619      	mov	r1, r3
 801a8e2:	f7e6 f927 	bl	8000b34 <__aeabi_dcmpun>
 801a8e6:	f998 9000 	ldrsb.w	r9, [r8]
 801a8ea:	4b50      	ldr	r3, [pc, #320]	; (801aa2c <pow+0x2d4>)
 801a8ec:	b1b0      	cbz	r0, 801a91c <pow+0x1c4>
 801a8ee:	2201      	movs	r2, #1
 801a8f0:	9303      	str	r3, [sp, #12]
 801a8f2:	9b01      	ldr	r3, [sp, #4]
 801a8f4:	9202      	str	r2, [sp, #8]
 801a8f6:	930a      	str	r3, [sp, #40]	; 0x28
 801a8f8:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801a8fc:	e9cd 4506 	strd	r4, r5, [sp, #24]
 801a900:	f1b9 0f00 	cmp.w	r9, #0
 801a904:	d0c3      	beq.n	801a88e <pow+0x136>
 801a906:	4652      	mov	r2, sl
 801a908:	465b      	mov	r3, fp
 801a90a:	4650      	mov	r0, sl
 801a90c:	4659      	mov	r1, fp
 801a90e:	f7e5 ffa1 	bl	8000854 <__aeabi_ddiv>
 801a912:	f1b9 0f02 	cmp.w	r9, #2
 801a916:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801a91a:	e7c0      	b.n	801a89e <pow+0x146>
 801a91c:	2203      	movs	r2, #3
 801a91e:	9202      	str	r2, [sp, #8]
 801a920:	9303      	str	r3, [sp, #12]
 801a922:	900a      	str	r0, [sp, #40]	; 0x28
 801a924:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801a928:	e9cd 4506 	strd	r4, r5, [sp, #24]
 801a92c:	f1b9 0f00 	cmp.w	r9, #0
 801a930:	d12c      	bne.n	801a98c <pow+0x234>
 801a932:	4b41      	ldr	r3, [pc, #260]	; (801aa38 <pow+0x2e0>)
 801a934:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 801a938:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801a93c:	4630      	mov	r0, r6
 801a93e:	4652      	mov	r2, sl
 801a940:	465b      	mov	r3, fp
 801a942:	4639      	mov	r1, r7
 801a944:	f7e6 f8ce 	bl	8000ae4 <__aeabi_dcmplt>
 801a948:	2800      	cmp	r0, #0
 801a94a:	d066      	beq.n	801aa1a <pow+0x2c2>
 801a94c:	2200      	movs	r2, #0
 801a94e:	4b3b      	ldr	r3, [pc, #236]	; (801aa3c <pow+0x2e4>)
 801a950:	4620      	mov	r0, r4
 801a952:	4629      	mov	r1, r5
 801a954:	f7e5 fe54 	bl	8000600 <__aeabi_dmul>
 801a958:	4604      	mov	r4, r0
 801a95a:	460d      	mov	r5, r1
 801a95c:	ec45 4b10 	vmov	d0, r4, r5
 801a960:	f002 fa3e 	bl	801cde0 <rint>
 801a964:	4620      	mov	r0, r4
 801a966:	ec53 2b10 	vmov	r2, r3, d0
 801a96a:	4629      	mov	r1, r5
 801a96c:	f7e6 f8b0 	bl	8000ad0 <__aeabi_dcmpeq>
 801a970:	b920      	cbnz	r0, 801a97c <pow+0x224>
 801a972:	4b33      	ldr	r3, [pc, #204]	; (801aa40 <pow+0x2e8>)
 801a974:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 801a978:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801a97c:	f998 3000 	ldrsb.w	r3, [r8]
 801a980:	2b02      	cmp	r3, #2
 801a982:	d14a      	bne.n	801aa1a <pow+0x2c2>
 801a984:	f002 fbf2 	bl	801d16c <__errno>
 801a988:	2322      	movs	r3, #34	; 0x22
 801a98a:	e78c      	b.n	801a8a6 <pow+0x14e>
 801a98c:	4b2d      	ldr	r3, [pc, #180]	; (801aa44 <pow+0x2ec>)
 801a98e:	2200      	movs	r2, #0
 801a990:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801a994:	4630      	mov	r0, r6
 801a996:	4652      	mov	r2, sl
 801a998:	465b      	mov	r3, fp
 801a99a:	4639      	mov	r1, r7
 801a99c:	f7e6 f8a2 	bl	8000ae4 <__aeabi_dcmplt>
 801a9a0:	2800      	cmp	r0, #0
 801a9a2:	d0eb      	beq.n	801a97c <pow+0x224>
 801a9a4:	2200      	movs	r2, #0
 801a9a6:	4b25      	ldr	r3, [pc, #148]	; (801aa3c <pow+0x2e4>)
 801a9a8:	4620      	mov	r0, r4
 801a9aa:	4629      	mov	r1, r5
 801a9ac:	f7e5 fe28 	bl	8000600 <__aeabi_dmul>
 801a9b0:	4604      	mov	r4, r0
 801a9b2:	460d      	mov	r5, r1
 801a9b4:	ec45 4b10 	vmov	d0, r4, r5
 801a9b8:	f002 fa12 	bl	801cde0 <rint>
 801a9bc:	4620      	mov	r0, r4
 801a9be:	ec53 2b10 	vmov	r2, r3, d0
 801a9c2:	4629      	mov	r1, r5
 801a9c4:	f7e6 f884 	bl	8000ad0 <__aeabi_dcmpeq>
 801a9c8:	2800      	cmp	r0, #0
 801a9ca:	d1d7      	bne.n	801a97c <pow+0x224>
 801a9cc:	2200      	movs	r2, #0
 801a9ce:	4b19      	ldr	r3, [pc, #100]	; (801aa34 <pow+0x2dc>)
 801a9d0:	e7d2      	b.n	801a978 <pow+0x220>
 801a9d2:	2200      	movs	r2, #0
 801a9d4:	2300      	movs	r3, #0
 801a9d6:	ec51 0b18 	vmov	r0, r1, d8
 801a9da:	f7e6 f879 	bl	8000ad0 <__aeabi_dcmpeq>
 801a9de:	2800      	cmp	r0, #0
 801a9e0:	f43f af30 	beq.w	801a844 <pow+0xec>
 801a9e4:	ec47 6b10 	vmov	d0, r6, r7
 801a9e8:	f002 f9e5 	bl	801cdb6 <finite>
 801a9ec:	2800      	cmp	r0, #0
 801a9ee:	f43f af29 	beq.w	801a844 <pow+0xec>
 801a9f2:	ec45 4b10 	vmov	d0, r4, r5
 801a9f6:	f002 f9de 	bl	801cdb6 <finite>
 801a9fa:	2800      	cmp	r0, #0
 801a9fc:	f43f af22 	beq.w	801a844 <pow+0xec>
 801aa00:	2304      	movs	r3, #4
 801aa02:	9302      	str	r3, [sp, #8]
 801aa04:	4b09      	ldr	r3, [pc, #36]	; (801aa2c <pow+0x2d4>)
 801aa06:	9303      	str	r3, [sp, #12]
 801aa08:	2300      	movs	r3, #0
 801aa0a:	930a      	str	r3, [sp, #40]	; 0x28
 801aa0c:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801aa10:	e9cd 4506 	strd	r4, r5, [sp, #24]
 801aa14:	ed8d 9b08 	vstr	d9, [sp, #32]
 801aa18:	e7b0      	b.n	801a97c <pow+0x224>
 801aa1a:	a802      	add	r0, sp, #8
 801aa1c:	f002 f9d3 	bl	801cdc6 <matherr>
 801aa20:	2800      	cmp	r0, #0
 801aa22:	f47f af07 	bne.w	801a834 <pow+0xdc>
 801aa26:	e7ad      	b.n	801a984 <pow+0x22c>
 801aa28:	2000146c 	.word	0x2000146c
 801aa2c:	080205d5 	.word	0x080205d5
 801aa30:	3ff00000 	.word	0x3ff00000
 801aa34:	fff00000 	.word	0xfff00000
 801aa38:	47efffff 	.word	0x47efffff
 801aa3c:	3fe00000 	.word	0x3fe00000
 801aa40:	c7efffff 	.word	0xc7efffff
 801aa44:	7ff00000 	.word	0x7ff00000

0801aa48 <sqrt>:
 801aa48:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801aa4c:	ed2d 8b02 	vpush	{d8}
 801aa50:	b08b      	sub	sp, #44	; 0x2c
 801aa52:	ec55 4b10 	vmov	r4, r5, d0
 801aa56:	f001 f8f5 	bl	801bc44 <__ieee754_sqrt>
 801aa5a:	4b26      	ldr	r3, [pc, #152]	; (801aaf4 <sqrt+0xac>)
 801aa5c:	eeb0 8a40 	vmov.f32	s16, s0
 801aa60:	eef0 8a60 	vmov.f32	s17, s1
 801aa64:	f993 6000 	ldrsb.w	r6, [r3]
 801aa68:	1c73      	adds	r3, r6, #1
 801aa6a:	d02a      	beq.n	801aac2 <sqrt+0x7a>
 801aa6c:	4622      	mov	r2, r4
 801aa6e:	462b      	mov	r3, r5
 801aa70:	4620      	mov	r0, r4
 801aa72:	4629      	mov	r1, r5
 801aa74:	f7e6 f85e 	bl	8000b34 <__aeabi_dcmpun>
 801aa78:	4607      	mov	r7, r0
 801aa7a:	bb10      	cbnz	r0, 801aac2 <sqrt+0x7a>
 801aa7c:	f04f 0800 	mov.w	r8, #0
 801aa80:	f04f 0900 	mov.w	r9, #0
 801aa84:	4642      	mov	r2, r8
 801aa86:	464b      	mov	r3, r9
 801aa88:	4620      	mov	r0, r4
 801aa8a:	4629      	mov	r1, r5
 801aa8c:	f7e6 f82a 	bl	8000ae4 <__aeabi_dcmplt>
 801aa90:	b1b8      	cbz	r0, 801aac2 <sqrt+0x7a>
 801aa92:	2301      	movs	r3, #1
 801aa94:	9300      	str	r3, [sp, #0]
 801aa96:	4b18      	ldr	r3, [pc, #96]	; (801aaf8 <sqrt+0xb0>)
 801aa98:	9301      	str	r3, [sp, #4]
 801aa9a:	9708      	str	r7, [sp, #32]
 801aa9c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 801aaa0:	e9cd 4502 	strd	r4, r5, [sp, #8]
 801aaa4:	b9b6      	cbnz	r6, 801aad4 <sqrt+0x8c>
 801aaa6:	e9cd 8906 	strd	r8, r9, [sp, #24]
 801aaaa:	4668      	mov	r0, sp
 801aaac:	f002 f98b 	bl	801cdc6 <matherr>
 801aab0:	b1d0      	cbz	r0, 801aae8 <sqrt+0xa0>
 801aab2:	9b08      	ldr	r3, [sp, #32]
 801aab4:	b11b      	cbz	r3, 801aabe <sqrt+0x76>
 801aab6:	f002 fb59 	bl	801d16c <__errno>
 801aaba:	9b08      	ldr	r3, [sp, #32]
 801aabc:	6003      	str	r3, [r0, #0]
 801aabe:	ed9d 8b06 	vldr	d8, [sp, #24]
 801aac2:	eeb0 0a48 	vmov.f32	s0, s16
 801aac6:	eef0 0a68 	vmov.f32	s1, s17
 801aaca:	b00b      	add	sp, #44	; 0x2c
 801aacc:	ecbd 8b02 	vpop	{d8}
 801aad0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801aad4:	4642      	mov	r2, r8
 801aad6:	464b      	mov	r3, r9
 801aad8:	4640      	mov	r0, r8
 801aada:	4649      	mov	r1, r9
 801aadc:	f7e5 feba 	bl	8000854 <__aeabi_ddiv>
 801aae0:	2e02      	cmp	r6, #2
 801aae2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801aae6:	d1e0      	bne.n	801aaaa <sqrt+0x62>
 801aae8:	f002 fb40 	bl	801d16c <__errno>
 801aaec:	2321      	movs	r3, #33	; 0x21
 801aaee:	6003      	str	r3, [r0, #0]
 801aaf0:	e7df      	b.n	801aab2 <sqrt+0x6a>
 801aaf2:	bf00      	nop
 801aaf4:	2000146c 	.word	0x2000146c
 801aaf8:	080205d9 	.word	0x080205d9

0801aafc <acosf>:
 801aafc:	b510      	push	{r4, lr}
 801aafe:	ed2d 8b02 	vpush	{d8}
 801ab02:	4c27      	ldr	r4, [pc, #156]	; (801aba0 <acosf+0xa4>)
 801ab04:	b08a      	sub	sp, #40	; 0x28
 801ab06:	eeb0 8a40 	vmov.f32	s16, s0
 801ab0a:	f001 f94b 	bl	801bda4 <__ieee754_acosf>
 801ab0e:	f994 3000 	ldrsb.w	r3, [r4]
 801ab12:	3301      	adds	r3, #1
 801ab14:	eef0 8a40 	vmov.f32	s17, s0
 801ab18:	d03c      	beq.n	801ab94 <acosf+0x98>
 801ab1a:	eeb4 8a48 	vcmp.f32	s16, s16
 801ab1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ab22:	d637      	bvs.n	801ab94 <acosf+0x98>
 801ab24:	eeb0 0a48 	vmov.f32	s0, s16
 801ab28:	f002 fa5c 	bl	801cfe4 <fabsf>
 801ab2c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801ab30:	eeb4 0ae7 	vcmpe.f32	s0, s15
 801ab34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ab38:	dd2c      	ble.n	801ab94 <acosf+0x98>
 801ab3a:	2301      	movs	r3, #1
 801ab3c:	9300      	str	r3, [sp, #0]
 801ab3e:	4b19      	ldr	r3, [pc, #100]	; (801aba4 <acosf+0xa8>)
 801ab40:	9301      	str	r3, [sp, #4]
 801ab42:	ee18 0a10 	vmov	r0, s16
 801ab46:	2300      	movs	r3, #0
 801ab48:	9308      	str	r3, [sp, #32]
 801ab4a:	f7e5 fd05 	bl	8000558 <__aeabi_f2d>
 801ab4e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801ab52:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801ab56:	4814      	ldr	r0, [pc, #80]	; (801aba8 <acosf+0xac>)
 801ab58:	f002 f93a 	bl	801cdd0 <nan>
 801ab5c:	f994 3000 	ldrsb.w	r3, [r4]
 801ab60:	2b02      	cmp	r3, #2
 801ab62:	ed8d 0b06 	vstr	d0, [sp, #24]
 801ab66:	d104      	bne.n	801ab72 <acosf+0x76>
 801ab68:	f002 fb00 	bl	801d16c <__errno>
 801ab6c:	2321      	movs	r3, #33	; 0x21
 801ab6e:	6003      	str	r3, [r0, #0]
 801ab70:	e004      	b.n	801ab7c <acosf+0x80>
 801ab72:	4668      	mov	r0, sp
 801ab74:	f002 f927 	bl	801cdc6 <matherr>
 801ab78:	2800      	cmp	r0, #0
 801ab7a:	d0f5      	beq.n	801ab68 <acosf+0x6c>
 801ab7c:	9b08      	ldr	r3, [sp, #32]
 801ab7e:	b11b      	cbz	r3, 801ab88 <acosf+0x8c>
 801ab80:	f002 faf4 	bl	801d16c <__errno>
 801ab84:	9b08      	ldr	r3, [sp, #32]
 801ab86:	6003      	str	r3, [r0, #0]
 801ab88:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801ab8c:	f7e6 f830 	bl	8000bf0 <__aeabi_d2f>
 801ab90:	ee08 0a90 	vmov	s17, r0
 801ab94:	eeb0 0a68 	vmov.f32	s0, s17
 801ab98:	b00a      	add	sp, #40	; 0x28
 801ab9a:	ecbd 8b02 	vpop	{d8}
 801ab9e:	bd10      	pop	{r4, pc}
 801aba0:	2000146c 	.word	0x2000146c
 801aba4:	080205de 	.word	0x080205de
 801aba8:	08020be9 	.word	0x08020be9

0801abac <sqrtf>:
 801abac:	b510      	push	{r4, lr}
 801abae:	ed2d 8b02 	vpush	{d8}
 801abb2:	b08a      	sub	sp, #40	; 0x28
 801abb4:	eeb0 8a40 	vmov.f32	s16, s0
 801abb8:	f001 fb1c 	bl	801c1f4 <__ieee754_sqrtf>
 801abbc:	4b21      	ldr	r3, [pc, #132]	; (801ac44 <sqrtf+0x98>)
 801abbe:	f993 4000 	ldrsb.w	r4, [r3]
 801abc2:	1c63      	adds	r3, r4, #1
 801abc4:	d02c      	beq.n	801ac20 <sqrtf+0x74>
 801abc6:	eeb4 8a48 	vcmp.f32	s16, s16
 801abca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801abce:	d627      	bvs.n	801ac20 <sqrtf+0x74>
 801abd0:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 801abd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801abd8:	d522      	bpl.n	801ac20 <sqrtf+0x74>
 801abda:	2301      	movs	r3, #1
 801abdc:	9300      	str	r3, [sp, #0]
 801abde:	4b1a      	ldr	r3, [pc, #104]	; (801ac48 <sqrtf+0x9c>)
 801abe0:	9301      	str	r3, [sp, #4]
 801abe2:	ee18 0a10 	vmov	r0, s16
 801abe6:	2300      	movs	r3, #0
 801abe8:	9308      	str	r3, [sp, #32]
 801abea:	f7e5 fcb5 	bl	8000558 <__aeabi_f2d>
 801abee:	2200      	movs	r2, #0
 801abf0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801abf4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801abf8:	2300      	movs	r3, #0
 801abfa:	b9ac      	cbnz	r4, 801ac28 <sqrtf+0x7c>
 801abfc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801ac00:	4668      	mov	r0, sp
 801ac02:	f002 f8e0 	bl	801cdc6 <matherr>
 801ac06:	b1b8      	cbz	r0, 801ac38 <sqrtf+0x8c>
 801ac08:	9b08      	ldr	r3, [sp, #32]
 801ac0a:	b11b      	cbz	r3, 801ac14 <sqrtf+0x68>
 801ac0c:	f002 faae 	bl	801d16c <__errno>
 801ac10:	9b08      	ldr	r3, [sp, #32]
 801ac12:	6003      	str	r3, [r0, #0]
 801ac14:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801ac18:	f7e5 ffea 	bl	8000bf0 <__aeabi_d2f>
 801ac1c:	ee00 0a10 	vmov	s0, r0
 801ac20:	b00a      	add	sp, #40	; 0x28
 801ac22:	ecbd 8b02 	vpop	{d8}
 801ac26:	bd10      	pop	{r4, pc}
 801ac28:	4610      	mov	r0, r2
 801ac2a:	4619      	mov	r1, r3
 801ac2c:	f7e5 fe12 	bl	8000854 <__aeabi_ddiv>
 801ac30:	2c02      	cmp	r4, #2
 801ac32:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801ac36:	d1e3      	bne.n	801ac00 <sqrtf+0x54>
 801ac38:	f002 fa98 	bl	801d16c <__errno>
 801ac3c:	2321      	movs	r3, #33	; 0x21
 801ac3e:	6003      	str	r3, [r0, #0]
 801ac40:	e7e2      	b.n	801ac08 <sqrtf+0x5c>
 801ac42:	bf00      	nop
 801ac44:	2000146c 	.word	0x2000146c
 801ac48:	080205e4 	.word	0x080205e4
 801ac4c:	00000000 	.word	0x00000000

0801ac50 <__ieee754_asin>:
 801ac50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ac54:	ec55 4b10 	vmov	r4, r5, d0
 801ac58:	4bcb      	ldr	r3, [pc, #812]	; (801af88 <__ieee754_asin+0x338>)
 801ac5a:	b085      	sub	sp, #20
 801ac5c:	f025 4b00 	bic.w	fp, r5, #2147483648	; 0x80000000
 801ac60:	459b      	cmp	fp, r3
 801ac62:	9501      	str	r5, [sp, #4]
 801ac64:	dd32      	ble.n	801accc <__ieee754_asin+0x7c>
 801ac66:	ee10 3a10 	vmov	r3, s0
 801ac6a:	f10b 4b40 	add.w	fp, fp, #3221225472	; 0xc0000000
 801ac6e:	f50b 1b80 	add.w	fp, fp, #1048576	; 0x100000
 801ac72:	ea5b 0303 	orrs.w	r3, fp, r3
 801ac76:	d117      	bne.n	801aca8 <__ieee754_asin+0x58>
 801ac78:	a3a9      	add	r3, pc, #676	; (adr r3, 801af20 <__ieee754_asin+0x2d0>)
 801ac7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ac7e:	ee10 0a10 	vmov	r0, s0
 801ac82:	4629      	mov	r1, r5
 801ac84:	f7e5 fcbc 	bl	8000600 <__aeabi_dmul>
 801ac88:	a3a7      	add	r3, pc, #668	; (adr r3, 801af28 <__ieee754_asin+0x2d8>)
 801ac8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ac8e:	4606      	mov	r6, r0
 801ac90:	460f      	mov	r7, r1
 801ac92:	4620      	mov	r0, r4
 801ac94:	4629      	mov	r1, r5
 801ac96:	f7e5 fcb3 	bl	8000600 <__aeabi_dmul>
 801ac9a:	4602      	mov	r2, r0
 801ac9c:	460b      	mov	r3, r1
 801ac9e:	4630      	mov	r0, r6
 801aca0:	4639      	mov	r1, r7
 801aca2:	f7e5 fafb 	bl	800029c <__adddf3>
 801aca6:	e00a      	b.n	801acbe <__ieee754_asin+0x6e>
 801aca8:	ee10 2a10 	vmov	r2, s0
 801acac:	462b      	mov	r3, r5
 801acae:	4620      	mov	r0, r4
 801acb0:	4629      	mov	r1, r5
 801acb2:	f7e5 faf1 	bl	8000298 <__aeabi_dsub>
 801acb6:	4602      	mov	r2, r0
 801acb8:	460b      	mov	r3, r1
 801acba:	f7e5 fdcb 	bl	8000854 <__aeabi_ddiv>
 801acbe:	4604      	mov	r4, r0
 801acc0:	460d      	mov	r5, r1
 801acc2:	ec45 4b10 	vmov	d0, r4, r5
 801acc6:	b005      	add	sp, #20
 801acc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801accc:	4baf      	ldr	r3, [pc, #700]	; (801af8c <__ieee754_asin+0x33c>)
 801acce:	459b      	cmp	fp, r3
 801acd0:	dc11      	bgt.n	801acf6 <__ieee754_asin+0xa6>
 801acd2:	f1bb 5f79 	cmp.w	fp, #1044381696	; 0x3e400000
 801acd6:	f280 80b0 	bge.w	801ae3a <__ieee754_asin+0x1ea>
 801acda:	a395      	add	r3, pc, #596	; (adr r3, 801af30 <__ieee754_asin+0x2e0>)
 801acdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ace0:	ee10 0a10 	vmov	r0, s0
 801ace4:	4629      	mov	r1, r5
 801ace6:	f7e5 fad9 	bl	800029c <__adddf3>
 801acea:	2200      	movs	r2, #0
 801acec:	4ba8      	ldr	r3, [pc, #672]	; (801af90 <__ieee754_asin+0x340>)
 801acee:	f7e5 ff17 	bl	8000b20 <__aeabi_dcmpgt>
 801acf2:	2800      	cmp	r0, #0
 801acf4:	d1e5      	bne.n	801acc2 <__ieee754_asin+0x72>
 801acf6:	ec45 4b10 	vmov	d0, r4, r5
 801acfa:	f002 f855 	bl	801cda8 <fabs>
 801acfe:	2000      	movs	r0, #0
 801ad00:	ec53 2b10 	vmov	r2, r3, d0
 801ad04:	49a2      	ldr	r1, [pc, #648]	; (801af90 <__ieee754_asin+0x340>)
 801ad06:	f7e5 fac7 	bl	8000298 <__aeabi_dsub>
 801ad0a:	2200      	movs	r2, #0
 801ad0c:	4ba1      	ldr	r3, [pc, #644]	; (801af94 <__ieee754_asin+0x344>)
 801ad0e:	f7e5 fc77 	bl	8000600 <__aeabi_dmul>
 801ad12:	a389      	add	r3, pc, #548	; (adr r3, 801af38 <__ieee754_asin+0x2e8>)
 801ad14:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ad18:	4604      	mov	r4, r0
 801ad1a:	460d      	mov	r5, r1
 801ad1c:	f7e5 fc70 	bl	8000600 <__aeabi_dmul>
 801ad20:	a387      	add	r3, pc, #540	; (adr r3, 801af40 <__ieee754_asin+0x2f0>)
 801ad22:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ad26:	f7e5 fab9 	bl	800029c <__adddf3>
 801ad2a:	4622      	mov	r2, r4
 801ad2c:	462b      	mov	r3, r5
 801ad2e:	f7e5 fc67 	bl	8000600 <__aeabi_dmul>
 801ad32:	a385      	add	r3, pc, #532	; (adr r3, 801af48 <__ieee754_asin+0x2f8>)
 801ad34:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ad38:	f7e5 faae 	bl	8000298 <__aeabi_dsub>
 801ad3c:	4622      	mov	r2, r4
 801ad3e:	462b      	mov	r3, r5
 801ad40:	f7e5 fc5e 	bl	8000600 <__aeabi_dmul>
 801ad44:	a382      	add	r3, pc, #520	; (adr r3, 801af50 <__ieee754_asin+0x300>)
 801ad46:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ad4a:	f7e5 faa7 	bl	800029c <__adddf3>
 801ad4e:	4622      	mov	r2, r4
 801ad50:	462b      	mov	r3, r5
 801ad52:	f7e5 fc55 	bl	8000600 <__aeabi_dmul>
 801ad56:	a380      	add	r3, pc, #512	; (adr r3, 801af58 <__ieee754_asin+0x308>)
 801ad58:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ad5c:	f7e5 fa9c 	bl	8000298 <__aeabi_dsub>
 801ad60:	4622      	mov	r2, r4
 801ad62:	462b      	mov	r3, r5
 801ad64:	f7e5 fc4c 	bl	8000600 <__aeabi_dmul>
 801ad68:	a37d      	add	r3, pc, #500	; (adr r3, 801af60 <__ieee754_asin+0x310>)
 801ad6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ad6e:	f7e5 fa95 	bl	800029c <__adddf3>
 801ad72:	4622      	mov	r2, r4
 801ad74:	462b      	mov	r3, r5
 801ad76:	f7e5 fc43 	bl	8000600 <__aeabi_dmul>
 801ad7a:	a37b      	add	r3, pc, #492	; (adr r3, 801af68 <__ieee754_asin+0x318>)
 801ad7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ad80:	4680      	mov	r8, r0
 801ad82:	4689      	mov	r9, r1
 801ad84:	4620      	mov	r0, r4
 801ad86:	4629      	mov	r1, r5
 801ad88:	f7e5 fc3a 	bl	8000600 <__aeabi_dmul>
 801ad8c:	a378      	add	r3, pc, #480	; (adr r3, 801af70 <__ieee754_asin+0x320>)
 801ad8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ad92:	f7e5 fa81 	bl	8000298 <__aeabi_dsub>
 801ad96:	4622      	mov	r2, r4
 801ad98:	462b      	mov	r3, r5
 801ad9a:	f7e5 fc31 	bl	8000600 <__aeabi_dmul>
 801ad9e:	a376      	add	r3, pc, #472	; (adr r3, 801af78 <__ieee754_asin+0x328>)
 801ada0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ada4:	f7e5 fa7a 	bl	800029c <__adddf3>
 801ada8:	4622      	mov	r2, r4
 801adaa:	462b      	mov	r3, r5
 801adac:	f7e5 fc28 	bl	8000600 <__aeabi_dmul>
 801adb0:	a373      	add	r3, pc, #460	; (adr r3, 801af80 <__ieee754_asin+0x330>)
 801adb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801adb6:	f7e5 fa6f 	bl	8000298 <__aeabi_dsub>
 801adba:	4622      	mov	r2, r4
 801adbc:	462b      	mov	r3, r5
 801adbe:	f7e5 fc1f 	bl	8000600 <__aeabi_dmul>
 801adc2:	2200      	movs	r2, #0
 801adc4:	4b72      	ldr	r3, [pc, #456]	; (801af90 <__ieee754_asin+0x340>)
 801adc6:	f7e5 fa69 	bl	800029c <__adddf3>
 801adca:	ec45 4b10 	vmov	d0, r4, r5
 801adce:	460b      	mov	r3, r1
 801add0:	4602      	mov	r2, r0
 801add2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801add6:	f000 ff35 	bl	801bc44 <__ieee754_sqrt>
 801adda:	496f      	ldr	r1, [pc, #444]	; (801af98 <__ieee754_asin+0x348>)
 801addc:	458b      	cmp	fp, r1
 801adde:	ec57 6b10 	vmov	r6, r7, d0
 801ade2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801ade6:	f340 80d9 	ble.w	801af9c <__ieee754_asin+0x34c>
 801adea:	4640      	mov	r0, r8
 801adec:	4649      	mov	r1, r9
 801adee:	f7e5 fd31 	bl	8000854 <__aeabi_ddiv>
 801adf2:	4632      	mov	r2, r6
 801adf4:	463b      	mov	r3, r7
 801adf6:	f7e5 fc03 	bl	8000600 <__aeabi_dmul>
 801adfa:	4632      	mov	r2, r6
 801adfc:	463b      	mov	r3, r7
 801adfe:	f7e5 fa4d 	bl	800029c <__adddf3>
 801ae02:	4602      	mov	r2, r0
 801ae04:	460b      	mov	r3, r1
 801ae06:	f7e5 fa49 	bl	800029c <__adddf3>
 801ae0a:	a347      	add	r3, pc, #284	; (adr r3, 801af28 <__ieee754_asin+0x2d8>)
 801ae0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ae10:	f7e5 fa42 	bl	8000298 <__aeabi_dsub>
 801ae14:	4602      	mov	r2, r0
 801ae16:	460b      	mov	r3, r1
 801ae18:	a141      	add	r1, pc, #260	; (adr r1, 801af20 <__ieee754_asin+0x2d0>)
 801ae1a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ae1e:	f7e5 fa3b 	bl	8000298 <__aeabi_dsub>
 801ae22:	9b01      	ldr	r3, [sp, #4]
 801ae24:	2b00      	cmp	r3, #0
 801ae26:	bfdc      	itt	le
 801ae28:	4602      	movle	r2, r0
 801ae2a:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 801ae2e:	4604      	mov	r4, r0
 801ae30:	460d      	mov	r5, r1
 801ae32:	bfdc      	itt	le
 801ae34:	4614      	movle	r4, r2
 801ae36:	461d      	movle	r5, r3
 801ae38:	e743      	b.n	801acc2 <__ieee754_asin+0x72>
 801ae3a:	ee10 2a10 	vmov	r2, s0
 801ae3e:	ee10 0a10 	vmov	r0, s0
 801ae42:	462b      	mov	r3, r5
 801ae44:	4629      	mov	r1, r5
 801ae46:	f7e5 fbdb 	bl	8000600 <__aeabi_dmul>
 801ae4a:	a33b      	add	r3, pc, #236	; (adr r3, 801af38 <__ieee754_asin+0x2e8>)
 801ae4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ae50:	4606      	mov	r6, r0
 801ae52:	460f      	mov	r7, r1
 801ae54:	f7e5 fbd4 	bl	8000600 <__aeabi_dmul>
 801ae58:	a339      	add	r3, pc, #228	; (adr r3, 801af40 <__ieee754_asin+0x2f0>)
 801ae5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ae5e:	f7e5 fa1d 	bl	800029c <__adddf3>
 801ae62:	4632      	mov	r2, r6
 801ae64:	463b      	mov	r3, r7
 801ae66:	f7e5 fbcb 	bl	8000600 <__aeabi_dmul>
 801ae6a:	a337      	add	r3, pc, #220	; (adr r3, 801af48 <__ieee754_asin+0x2f8>)
 801ae6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ae70:	f7e5 fa12 	bl	8000298 <__aeabi_dsub>
 801ae74:	4632      	mov	r2, r6
 801ae76:	463b      	mov	r3, r7
 801ae78:	f7e5 fbc2 	bl	8000600 <__aeabi_dmul>
 801ae7c:	a334      	add	r3, pc, #208	; (adr r3, 801af50 <__ieee754_asin+0x300>)
 801ae7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ae82:	f7e5 fa0b 	bl	800029c <__adddf3>
 801ae86:	4632      	mov	r2, r6
 801ae88:	463b      	mov	r3, r7
 801ae8a:	f7e5 fbb9 	bl	8000600 <__aeabi_dmul>
 801ae8e:	a332      	add	r3, pc, #200	; (adr r3, 801af58 <__ieee754_asin+0x308>)
 801ae90:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ae94:	f7e5 fa00 	bl	8000298 <__aeabi_dsub>
 801ae98:	4632      	mov	r2, r6
 801ae9a:	463b      	mov	r3, r7
 801ae9c:	f7e5 fbb0 	bl	8000600 <__aeabi_dmul>
 801aea0:	a32f      	add	r3, pc, #188	; (adr r3, 801af60 <__ieee754_asin+0x310>)
 801aea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aea6:	f7e5 f9f9 	bl	800029c <__adddf3>
 801aeaa:	4632      	mov	r2, r6
 801aeac:	463b      	mov	r3, r7
 801aeae:	f7e5 fba7 	bl	8000600 <__aeabi_dmul>
 801aeb2:	a32d      	add	r3, pc, #180	; (adr r3, 801af68 <__ieee754_asin+0x318>)
 801aeb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aeb8:	4680      	mov	r8, r0
 801aeba:	4689      	mov	r9, r1
 801aebc:	4630      	mov	r0, r6
 801aebe:	4639      	mov	r1, r7
 801aec0:	f7e5 fb9e 	bl	8000600 <__aeabi_dmul>
 801aec4:	a32a      	add	r3, pc, #168	; (adr r3, 801af70 <__ieee754_asin+0x320>)
 801aec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aeca:	f7e5 f9e5 	bl	8000298 <__aeabi_dsub>
 801aece:	4632      	mov	r2, r6
 801aed0:	463b      	mov	r3, r7
 801aed2:	f7e5 fb95 	bl	8000600 <__aeabi_dmul>
 801aed6:	a328      	add	r3, pc, #160	; (adr r3, 801af78 <__ieee754_asin+0x328>)
 801aed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aedc:	f7e5 f9de 	bl	800029c <__adddf3>
 801aee0:	4632      	mov	r2, r6
 801aee2:	463b      	mov	r3, r7
 801aee4:	f7e5 fb8c 	bl	8000600 <__aeabi_dmul>
 801aee8:	a325      	add	r3, pc, #148	; (adr r3, 801af80 <__ieee754_asin+0x330>)
 801aeea:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aeee:	f7e5 f9d3 	bl	8000298 <__aeabi_dsub>
 801aef2:	4632      	mov	r2, r6
 801aef4:	463b      	mov	r3, r7
 801aef6:	f7e5 fb83 	bl	8000600 <__aeabi_dmul>
 801aefa:	2200      	movs	r2, #0
 801aefc:	4b24      	ldr	r3, [pc, #144]	; (801af90 <__ieee754_asin+0x340>)
 801aefe:	f7e5 f9cd 	bl	800029c <__adddf3>
 801af02:	4602      	mov	r2, r0
 801af04:	460b      	mov	r3, r1
 801af06:	4640      	mov	r0, r8
 801af08:	4649      	mov	r1, r9
 801af0a:	f7e5 fca3 	bl	8000854 <__aeabi_ddiv>
 801af0e:	4622      	mov	r2, r4
 801af10:	462b      	mov	r3, r5
 801af12:	f7e5 fb75 	bl	8000600 <__aeabi_dmul>
 801af16:	4602      	mov	r2, r0
 801af18:	460b      	mov	r3, r1
 801af1a:	4620      	mov	r0, r4
 801af1c:	4629      	mov	r1, r5
 801af1e:	e6c0      	b.n	801aca2 <__ieee754_asin+0x52>
 801af20:	54442d18 	.word	0x54442d18
 801af24:	3ff921fb 	.word	0x3ff921fb
 801af28:	33145c07 	.word	0x33145c07
 801af2c:	3c91a626 	.word	0x3c91a626
 801af30:	8800759c 	.word	0x8800759c
 801af34:	7e37e43c 	.word	0x7e37e43c
 801af38:	0dfdf709 	.word	0x0dfdf709
 801af3c:	3f023de1 	.word	0x3f023de1
 801af40:	7501b288 	.word	0x7501b288
 801af44:	3f49efe0 	.word	0x3f49efe0
 801af48:	b5688f3b 	.word	0xb5688f3b
 801af4c:	3fa48228 	.word	0x3fa48228
 801af50:	0e884455 	.word	0x0e884455
 801af54:	3fc9c155 	.word	0x3fc9c155
 801af58:	03eb6f7d 	.word	0x03eb6f7d
 801af5c:	3fd4d612 	.word	0x3fd4d612
 801af60:	55555555 	.word	0x55555555
 801af64:	3fc55555 	.word	0x3fc55555
 801af68:	b12e9282 	.word	0xb12e9282
 801af6c:	3fb3b8c5 	.word	0x3fb3b8c5
 801af70:	1b8d0159 	.word	0x1b8d0159
 801af74:	3fe6066c 	.word	0x3fe6066c
 801af78:	9c598ac8 	.word	0x9c598ac8
 801af7c:	40002ae5 	.word	0x40002ae5
 801af80:	1c8a2d4b 	.word	0x1c8a2d4b
 801af84:	40033a27 	.word	0x40033a27
 801af88:	3fefffff 	.word	0x3fefffff
 801af8c:	3fdfffff 	.word	0x3fdfffff
 801af90:	3ff00000 	.word	0x3ff00000
 801af94:	3fe00000 	.word	0x3fe00000
 801af98:	3fef3332 	.word	0x3fef3332
 801af9c:	4640      	mov	r0, r8
 801af9e:	4649      	mov	r1, r9
 801afa0:	f7e5 fc58 	bl	8000854 <__aeabi_ddiv>
 801afa4:	4632      	mov	r2, r6
 801afa6:	4680      	mov	r8, r0
 801afa8:	4689      	mov	r9, r1
 801afaa:	463b      	mov	r3, r7
 801afac:	4630      	mov	r0, r6
 801afae:	4639      	mov	r1, r7
 801afb0:	f7e5 f974 	bl	800029c <__adddf3>
 801afb4:	4602      	mov	r2, r0
 801afb6:	460b      	mov	r3, r1
 801afb8:	4640      	mov	r0, r8
 801afba:	4649      	mov	r1, r9
 801afbc:	f7e5 fb20 	bl	8000600 <__aeabi_dmul>
 801afc0:	f04f 0a00 	mov.w	sl, #0
 801afc4:	4680      	mov	r8, r0
 801afc6:	4689      	mov	r9, r1
 801afc8:	4652      	mov	r2, sl
 801afca:	463b      	mov	r3, r7
 801afcc:	4650      	mov	r0, sl
 801afce:	4639      	mov	r1, r7
 801afd0:	f7e5 fb16 	bl	8000600 <__aeabi_dmul>
 801afd4:	4602      	mov	r2, r0
 801afd6:	460b      	mov	r3, r1
 801afd8:	4620      	mov	r0, r4
 801afda:	4629      	mov	r1, r5
 801afdc:	f7e5 f95c 	bl	8000298 <__aeabi_dsub>
 801afe0:	4652      	mov	r2, sl
 801afe2:	4604      	mov	r4, r0
 801afe4:	460d      	mov	r5, r1
 801afe6:	463b      	mov	r3, r7
 801afe8:	4630      	mov	r0, r6
 801afea:	4639      	mov	r1, r7
 801afec:	f7e5 f956 	bl	800029c <__adddf3>
 801aff0:	4602      	mov	r2, r0
 801aff2:	460b      	mov	r3, r1
 801aff4:	4620      	mov	r0, r4
 801aff6:	4629      	mov	r1, r5
 801aff8:	f7e5 fc2c 	bl	8000854 <__aeabi_ddiv>
 801affc:	4602      	mov	r2, r0
 801affe:	460b      	mov	r3, r1
 801b000:	f7e5 f94c 	bl	800029c <__adddf3>
 801b004:	4602      	mov	r2, r0
 801b006:	460b      	mov	r3, r1
 801b008:	a113      	add	r1, pc, #76	; (adr r1, 801b058 <__ieee754_asin+0x408>)
 801b00a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b00e:	f7e5 f943 	bl	8000298 <__aeabi_dsub>
 801b012:	4602      	mov	r2, r0
 801b014:	460b      	mov	r3, r1
 801b016:	4640      	mov	r0, r8
 801b018:	4649      	mov	r1, r9
 801b01a:	f7e5 f93d 	bl	8000298 <__aeabi_dsub>
 801b01e:	4652      	mov	r2, sl
 801b020:	4604      	mov	r4, r0
 801b022:	460d      	mov	r5, r1
 801b024:	463b      	mov	r3, r7
 801b026:	4650      	mov	r0, sl
 801b028:	4639      	mov	r1, r7
 801b02a:	f7e5 f937 	bl	800029c <__adddf3>
 801b02e:	4602      	mov	r2, r0
 801b030:	460b      	mov	r3, r1
 801b032:	a10b      	add	r1, pc, #44	; (adr r1, 801b060 <__ieee754_asin+0x410>)
 801b034:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b038:	f7e5 f92e 	bl	8000298 <__aeabi_dsub>
 801b03c:	4602      	mov	r2, r0
 801b03e:	460b      	mov	r3, r1
 801b040:	4620      	mov	r0, r4
 801b042:	4629      	mov	r1, r5
 801b044:	f7e5 f928 	bl	8000298 <__aeabi_dsub>
 801b048:	4602      	mov	r2, r0
 801b04a:	460b      	mov	r3, r1
 801b04c:	a104      	add	r1, pc, #16	; (adr r1, 801b060 <__ieee754_asin+0x410>)
 801b04e:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b052:	e6e4      	b.n	801ae1e <__ieee754_asin+0x1ce>
 801b054:	f3af 8000 	nop.w
 801b058:	33145c07 	.word	0x33145c07
 801b05c:	3c91a626 	.word	0x3c91a626
 801b060:	54442d18 	.word	0x54442d18
 801b064:	3fe921fb 	.word	0x3fe921fb

0801b068 <__ieee754_atan2>:
 801b068:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b06c:	ec57 6b11 	vmov	r6, r7, d1
 801b070:	4273      	negs	r3, r6
 801b072:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 801b076:	4333      	orrs	r3, r6
 801b078:	f8df c19c 	ldr.w	ip, [pc, #412]	; 801b218 <__ieee754_atan2+0x1b0>
 801b07c:	ec51 0b10 	vmov	r0, r1, d0
 801b080:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 801b084:	4563      	cmp	r3, ip
 801b086:	ee11 8a10 	vmov	r8, s2
 801b08a:	ee10 9a10 	vmov	r9, s0
 801b08e:	468e      	mov	lr, r1
 801b090:	d807      	bhi.n	801b0a2 <__ieee754_atan2+0x3a>
 801b092:	4244      	negs	r4, r0
 801b094:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801b098:	4304      	orrs	r4, r0
 801b09a:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 801b09e:	4564      	cmp	r4, ip
 801b0a0:	d907      	bls.n	801b0b2 <__ieee754_atan2+0x4a>
 801b0a2:	4632      	mov	r2, r6
 801b0a4:	463b      	mov	r3, r7
 801b0a6:	f7e5 f8f9 	bl	800029c <__adddf3>
 801b0aa:	ec41 0b10 	vmov	d0, r0, r1
 801b0ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b0b2:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 801b0b6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801b0ba:	4334      	orrs	r4, r6
 801b0bc:	d103      	bne.n	801b0c6 <__ieee754_atan2+0x5e>
 801b0be:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b0c2:	f001 bcc9 	b.w	801ca58 <atan>
 801b0c6:	17bc      	asrs	r4, r7, #30
 801b0c8:	f004 0402 	and.w	r4, r4, #2
 801b0cc:	ea59 0903 	orrs.w	r9, r9, r3
 801b0d0:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 801b0d4:	d107      	bne.n	801b0e6 <__ieee754_atan2+0x7e>
 801b0d6:	2c02      	cmp	r4, #2
 801b0d8:	d030      	beq.n	801b13c <__ieee754_atan2+0xd4>
 801b0da:	2c03      	cmp	r4, #3
 801b0dc:	d1e5      	bne.n	801b0aa <__ieee754_atan2+0x42>
 801b0de:	a13c      	add	r1, pc, #240	; (adr r1, 801b1d0 <__ieee754_atan2+0x168>)
 801b0e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b0e4:	e7e1      	b.n	801b0aa <__ieee754_atan2+0x42>
 801b0e6:	ea58 0802 	orrs.w	r8, r8, r2
 801b0ea:	d106      	bne.n	801b0fa <__ieee754_atan2+0x92>
 801b0ec:	f1be 0f00 	cmp.w	lr, #0
 801b0f0:	da6a      	bge.n	801b1c8 <__ieee754_atan2+0x160>
 801b0f2:	a139      	add	r1, pc, #228	; (adr r1, 801b1d8 <__ieee754_atan2+0x170>)
 801b0f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b0f8:	e7d7      	b.n	801b0aa <__ieee754_atan2+0x42>
 801b0fa:	4562      	cmp	r2, ip
 801b0fc:	d122      	bne.n	801b144 <__ieee754_atan2+0xdc>
 801b0fe:	4293      	cmp	r3, r2
 801b100:	d111      	bne.n	801b126 <__ieee754_atan2+0xbe>
 801b102:	2c02      	cmp	r4, #2
 801b104:	d007      	beq.n	801b116 <__ieee754_atan2+0xae>
 801b106:	2c03      	cmp	r4, #3
 801b108:	d009      	beq.n	801b11e <__ieee754_atan2+0xb6>
 801b10a:	2c01      	cmp	r4, #1
 801b10c:	d156      	bne.n	801b1bc <__ieee754_atan2+0x154>
 801b10e:	a134      	add	r1, pc, #208	; (adr r1, 801b1e0 <__ieee754_atan2+0x178>)
 801b110:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b114:	e7c9      	b.n	801b0aa <__ieee754_atan2+0x42>
 801b116:	a134      	add	r1, pc, #208	; (adr r1, 801b1e8 <__ieee754_atan2+0x180>)
 801b118:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b11c:	e7c5      	b.n	801b0aa <__ieee754_atan2+0x42>
 801b11e:	a134      	add	r1, pc, #208	; (adr r1, 801b1f0 <__ieee754_atan2+0x188>)
 801b120:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b124:	e7c1      	b.n	801b0aa <__ieee754_atan2+0x42>
 801b126:	2c02      	cmp	r4, #2
 801b128:	d008      	beq.n	801b13c <__ieee754_atan2+0xd4>
 801b12a:	2c03      	cmp	r4, #3
 801b12c:	d0d7      	beq.n	801b0de <__ieee754_atan2+0x76>
 801b12e:	2c01      	cmp	r4, #1
 801b130:	f04f 0000 	mov.w	r0, #0
 801b134:	d146      	bne.n	801b1c4 <__ieee754_atan2+0x15c>
 801b136:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 801b13a:	e7b6      	b.n	801b0aa <__ieee754_atan2+0x42>
 801b13c:	a12e      	add	r1, pc, #184	; (adr r1, 801b1f8 <__ieee754_atan2+0x190>)
 801b13e:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b142:	e7b2      	b.n	801b0aa <__ieee754_atan2+0x42>
 801b144:	4563      	cmp	r3, ip
 801b146:	d0d1      	beq.n	801b0ec <__ieee754_atan2+0x84>
 801b148:	1a9b      	subs	r3, r3, r2
 801b14a:	151b      	asrs	r3, r3, #20
 801b14c:	2b3c      	cmp	r3, #60	; 0x3c
 801b14e:	dc1e      	bgt.n	801b18e <__ieee754_atan2+0x126>
 801b150:	2f00      	cmp	r7, #0
 801b152:	da01      	bge.n	801b158 <__ieee754_atan2+0xf0>
 801b154:	333c      	adds	r3, #60	; 0x3c
 801b156:	db1e      	blt.n	801b196 <__ieee754_atan2+0x12e>
 801b158:	4632      	mov	r2, r6
 801b15a:	463b      	mov	r3, r7
 801b15c:	f7e5 fb7a 	bl	8000854 <__aeabi_ddiv>
 801b160:	ec41 0b10 	vmov	d0, r0, r1
 801b164:	f001 fe20 	bl	801cda8 <fabs>
 801b168:	f001 fc76 	bl	801ca58 <atan>
 801b16c:	ec51 0b10 	vmov	r0, r1, d0
 801b170:	2c01      	cmp	r4, #1
 801b172:	d013      	beq.n	801b19c <__ieee754_atan2+0x134>
 801b174:	2c02      	cmp	r4, #2
 801b176:	d014      	beq.n	801b1a2 <__ieee754_atan2+0x13a>
 801b178:	2c00      	cmp	r4, #0
 801b17a:	d096      	beq.n	801b0aa <__ieee754_atan2+0x42>
 801b17c:	a320      	add	r3, pc, #128	; (adr r3, 801b200 <__ieee754_atan2+0x198>)
 801b17e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b182:	f7e5 f889 	bl	8000298 <__aeabi_dsub>
 801b186:	a31c      	add	r3, pc, #112	; (adr r3, 801b1f8 <__ieee754_atan2+0x190>)
 801b188:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b18c:	e013      	b.n	801b1b6 <__ieee754_atan2+0x14e>
 801b18e:	a11e      	add	r1, pc, #120	; (adr r1, 801b208 <__ieee754_atan2+0x1a0>)
 801b190:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b194:	e7ec      	b.n	801b170 <__ieee754_atan2+0x108>
 801b196:	2000      	movs	r0, #0
 801b198:	2100      	movs	r1, #0
 801b19a:	e7e9      	b.n	801b170 <__ieee754_atan2+0x108>
 801b19c:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 801b1a0:	e783      	b.n	801b0aa <__ieee754_atan2+0x42>
 801b1a2:	a317      	add	r3, pc, #92	; (adr r3, 801b200 <__ieee754_atan2+0x198>)
 801b1a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b1a8:	f7e5 f876 	bl	8000298 <__aeabi_dsub>
 801b1ac:	4602      	mov	r2, r0
 801b1ae:	460b      	mov	r3, r1
 801b1b0:	a111      	add	r1, pc, #68	; (adr r1, 801b1f8 <__ieee754_atan2+0x190>)
 801b1b2:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b1b6:	f7e5 f86f 	bl	8000298 <__aeabi_dsub>
 801b1ba:	e776      	b.n	801b0aa <__ieee754_atan2+0x42>
 801b1bc:	a114      	add	r1, pc, #80	; (adr r1, 801b210 <__ieee754_atan2+0x1a8>)
 801b1be:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b1c2:	e772      	b.n	801b0aa <__ieee754_atan2+0x42>
 801b1c4:	2100      	movs	r1, #0
 801b1c6:	e770      	b.n	801b0aa <__ieee754_atan2+0x42>
 801b1c8:	a10f      	add	r1, pc, #60	; (adr r1, 801b208 <__ieee754_atan2+0x1a0>)
 801b1ca:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b1ce:	e76c      	b.n	801b0aa <__ieee754_atan2+0x42>
 801b1d0:	54442d18 	.word	0x54442d18
 801b1d4:	c00921fb 	.word	0xc00921fb
 801b1d8:	54442d18 	.word	0x54442d18
 801b1dc:	bff921fb 	.word	0xbff921fb
 801b1e0:	54442d18 	.word	0x54442d18
 801b1e4:	bfe921fb 	.word	0xbfe921fb
 801b1e8:	7f3321d2 	.word	0x7f3321d2
 801b1ec:	4002d97c 	.word	0x4002d97c
 801b1f0:	7f3321d2 	.word	0x7f3321d2
 801b1f4:	c002d97c 	.word	0xc002d97c
 801b1f8:	54442d18 	.word	0x54442d18
 801b1fc:	400921fb 	.word	0x400921fb
 801b200:	33145c07 	.word	0x33145c07
 801b204:	3ca1a626 	.word	0x3ca1a626
 801b208:	54442d18 	.word	0x54442d18
 801b20c:	3ff921fb 	.word	0x3ff921fb
 801b210:	54442d18 	.word	0x54442d18
 801b214:	3fe921fb 	.word	0x3fe921fb
 801b218:	7ff00000 	.word	0x7ff00000
 801b21c:	00000000 	.word	0x00000000

0801b220 <__ieee754_pow>:
 801b220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b224:	b091      	sub	sp, #68	; 0x44
 801b226:	ed8d 1b00 	vstr	d1, [sp]
 801b22a:	e89d 0204 	ldmia.w	sp, {r2, r9}
 801b22e:	ec57 6b10 	vmov	r6, r7, d0
 801b232:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 801b236:	ea58 0302 	orrs.w	r3, r8, r2
 801b23a:	ee10 aa10 	vmov	sl, s0
 801b23e:	463d      	mov	r5, r7
 801b240:	f000 84bd 	beq.w	801bbbe <__ieee754_pow+0x99e>
 801b244:	4b78      	ldr	r3, [pc, #480]	; (801b428 <__ieee754_pow+0x208>)
 801b246:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 801b24a:	429c      	cmp	r4, r3
 801b24c:	dc09      	bgt.n	801b262 <__ieee754_pow+0x42>
 801b24e:	d103      	bne.n	801b258 <__ieee754_pow+0x38>
 801b250:	b93e      	cbnz	r6, 801b262 <__ieee754_pow+0x42>
 801b252:	45a0      	cmp	r8, r4
 801b254:	dc0d      	bgt.n	801b272 <__ieee754_pow+0x52>
 801b256:	e001      	b.n	801b25c <__ieee754_pow+0x3c>
 801b258:	4598      	cmp	r8, r3
 801b25a:	dc02      	bgt.n	801b262 <__ieee754_pow+0x42>
 801b25c:	4598      	cmp	r8, r3
 801b25e:	d10e      	bne.n	801b27e <__ieee754_pow+0x5e>
 801b260:	b16a      	cbz	r2, 801b27e <__ieee754_pow+0x5e>
 801b262:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801b266:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801b26a:	ea54 030a 	orrs.w	r3, r4, sl
 801b26e:	f000 84a6 	beq.w	801bbbe <__ieee754_pow+0x99e>
 801b272:	486e      	ldr	r0, [pc, #440]	; (801b42c <__ieee754_pow+0x20c>)
 801b274:	b011      	add	sp, #68	; 0x44
 801b276:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b27a:	f001 bda9 	b.w	801cdd0 <nan>
 801b27e:	2d00      	cmp	r5, #0
 801b280:	da53      	bge.n	801b32a <__ieee754_pow+0x10a>
 801b282:	4b6b      	ldr	r3, [pc, #428]	; (801b430 <__ieee754_pow+0x210>)
 801b284:	4598      	cmp	r8, r3
 801b286:	dc4d      	bgt.n	801b324 <__ieee754_pow+0x104>
 801b288:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 801b28c:	4598      	cmp	r8, r3
 801b28e:	dd4c      	ble.n	801b32a <__ieee754_pow+0x10a>
 801b290:	ea4f 5328 	mov.w	r3, r8, asr #20
 801b294:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801b298:	2b14      	cmp	r3, #20
 801b29a:	dd26      	ble.n	801b2ea <__ieee754_pow+0xca>
 801b29c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 801b2a0:	fa22 f103 	lsr.w	r1, r2, r3
 801b2a4:	fa01 f303 	lsl.w	r3, r1, r3
 801b2a8:	429a      	cmp	r2, r3
 801b2aa:	d13e      	bne.n	801b32a <__ieee754_pow+0x10a>
 801b2ac:	f001 0101 	and.w	r1, r1, #1
 801b2b0:	f1c1 0b02 	rsb	fp, r1, #2
 801b2b4:	2a00      	cmp	r2, #0
 801b2b6:	d15b      	bne.n	801b370 <__ieee754_pow+0x150>
 801b2b8:	4b5b      	ldr	r3, [pc, #364]	; (801b428 <__ieee754_pow+0x208>)
 801b2ba:	4598      	cmp	r8, r3
 801b2bc:	d124      	bne.n	801b308 <__ieee754_pow+0xe8>
 801b2be:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 801b2c2:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 801b2c6:	ea53 030a 	orrs.w	r3, r3, sl
 801b2ca:	f000 8478 	beq.w	801bbbe <__ieee754_pow+0x99e>
 801b2ce:	4b59      	ldr	r3, [pc, #356]	; (801b434 <__ieee754_pow+0x214>)
 801b2d0:	429c      	cmp	r4, r3
 801b2d2:	dd2d      	ble.n	801b330 <__ieee754_pow+0x110>
 801b2d4:	f1b9 0f00 	cmp.w	r9, #0
 801b2d8:	f280 8475 	bge.w	801bbc6 <__ieee754_pow+0x9a6>
 801b2dc:	2000      	movs	r0, #0
 801b2de:	2100      	movs	r1, #0
 801b2e0:	ec41 0b10 	vmov	d0, r0, r1
 801b2e4:	b011      	add	sp, #68	; 0x44
 801b2e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b2ea:	2a00      	cmp	r2, #0
 801b2ec:	d13e      	bne.n	801b36c <__ieee754_pow+0x14c>
 801b2ee:	f1c3 0314 	rsb	r3, r3, #20
 801b2f2:	fa48 f103 	asr.w	r1, r8, r3
 801b2f6:	fa01 f303 	lsl.w	r3, r1, r3
 801b2fa:	4598      	cmp	r8, r3
 801b2fc:	f040 846b 	bne.w	801bbd6 <__ieee754_pow+0x9b6>
 801b300:	f001 0101 	and.w	r1, r1, #1
 801b304:	f1c1 0b02 	rsb	fp, r1, #2
 801b308:	4b4b      	ldr	r3, [pc, #300]	; (801b438 <__ieee754_pow+0x218>)
 801b30a:	4598      	cmp	r8, r3
 801b30c:	d118      	bne.n	801b340 <__ieee754_pow+0x120>
 801b30e:	f1b9 0f00 	cmp.w	r9, #0
 801b312:	f280 845c 	bge.w	801bbce <__ieee754_pow+0x9ae>
 801b316:	4948      	ldr	r1, [pc, #288]	; (801b438 <__ieee754_pow+0x218>)
 801b318:	4632      	mov	r2, r6
 801b31a:	463b      	mov	r3, r7
 801b31c:	2000      	movs	r0, #0
 801b31e:	f7e5 fa99 	bl	8000854 <__aeabi_ddiv>
 801b322:	e7dd      	b.n	801b2e0 <__ieee754_pow+0xc0>
 801b324:	f04f 0b02 	mov.w	fp, #2
 801b328:	e7c4      	b.n	801b2b4 <__ieee754_pow+0x94>
 801b32a:	f04f 0b00 	mov.w	fp, #0
 801b32e:	e7c1      	b.n	801b2b4 <__ieee754_pow+0x94>
 801b330:	f1b9 0f00 	cmp.w	r9, #0
 801b334:	dad2      	bge.n	801b2dc <__ieee754_pow+0xbc>
 801b336:	e89d 0009 	ldmia.w	sp, {r0, r3}
 801b33a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 801b33e:	e7cf      	b.n	801b2e0 <__ieee754_pow+0xc0>
 801b340:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 801b344:	d106      	bne.n	801b354 <__ieee754_pow+0x134>
 801b346:	4632      	mov	r2, r6
 801b348:	463b      	mov	r3, r7
 801b34a:	4610      	mov	r0, r2
 801b34c:	4619      	mov	r1, r3
 801b34e:	f7e5 f957 	bl	8000600 <__aeabi_dmul>
 801b352:	e7c5      	b.n	801b2e0 <__ieee754_pow+0xc0>
 801b354:	4b39      	ldr	r3, [pc, #228]	; (801b43c <__ieee754_pow+0x21c>)
 801b356:	4599      	cmp	r9, r3
 801b358:	d10a      	bne.n	801b370 <__ieee754_pow+0x150>
 801b35a:	2d00      	cmp	r5, #0
 801b35c:	db08      	blt.n	801b370 <__ieee754_pow+0x150>
 801b35e:	ec47 6b10 	vmov	d0, r6, r7
 801b362:	b011      	add	sp, #68	; 0x44
 801b364:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b368:	f000 bc6c 	b.w	801bc44 <__ieee754_sqrt>
 801b36c:	f04f 0b00 	mov.w	fp, #0
 801b370:	ec47 6b10 	vmov	d0, r6, r7
 801b374:	f001 fd18 	bl	801cda8 <fabs>
 801b378:	ec51 0b10 	vmov	r0, r1, d0
 801b37c:	f1ba 0f00 	cmp.w	sl, #0
 801b380:	d127      	bne.n	801b3d2 <__ieee754_pow+0x1b2>
 801b382:	b124      	cbz	r4, 801b38e <__ieee754_pow+0x16e>
 801b384:	4b2c      	ldr	r3, [pc, #176]	; (801b438 <__ieee754_pow+0x218>)
 801b386:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 801b38a:	429a      	cmp	r2, r3
 801b38c:	d121      	bne.n	801b3d2 <__ieee754_pow+0x1b2>
 801b38e:	f1b9 0f00 	cmp.w	r9, #0
 801b392:	da05      	bge.n	801b3a0 <__ieee754_pow+0x180>
 801b394:	4602      	mov	r2, r0
 801b396:	460b      	mov	r3, r1
 801b398:	2000      	movs	r0, #0
 801b39a:	4927      	ldr	r1, [pc, #156]	; (801b438 <__ieee754_pow+0x218>)
 801b39c:	f7e5 fa5a 	bl	8000854 <__aeabi_ddiv>
 801b3a0:	2d00      	cmp	r5, #0
 801b3a2:	da9d      	bge.n	801b2e0 <__ieee754_pow+0xc0>
 801b3a4:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801b3a8:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801b3ac:	ea54 030b 	orrs.w	r3, r4, fp
 801b3b0:	d108      	bne.n	801b3c4 <__ieee754_pow+0x1a4>
 801b3b2:	4602      	mov	r2, r0
 801b3b4:	460b      	mov	r3, r1
 801b3b6:	4610      	mov	r0, r2
 801b3b8:	4619      	mov	r1, r3
 801b3ba:	f7e4 ff6d 	bl	8000298 <__aeabi_dsub>
 801b3be:	4602      	mov	r2, r0
 801b3c0:	460b      	mov	r3, r1
 801b3c2:	e7ac      	b.n	801b31e <__ieee754_pow+0xfe>
 801b3c4:	f1bb 0f01 	cmp.w	fp, #1
 801b3c8:	d18a      	bne.n	801b2e0 <__ieee754_pow+0xc0>
 801b3ca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801b3ce:	4619      	mov	r1, r3
 801b3d0:	e786      	b.n	801b2e0 <__ieee754_pow+0xc0>
 801b3d2:	0fed      	lsrs	r5, r5, #31
 801b3d4:	1e6b      	subs	r3, r5, #1
 801b3d6:	930d      	str	r3, [sp, #52]	; 0x34
 801b3d8:	ea5b 0303 	orrs.w	r3, fp, r3
 801b3dc:	d102      	bne.n	801b3e4 <__ieee754_pow+0x1c4>
 801b3de:	4632      	mov	r2, r6
 801b3e0:	463b      	mov	r3, r7
 801b3e2:	e7e8      	b.n	801b3b6 <__ieee754_pow+0x196>
 801b3e4:	4b16      	ldr	r3, [pc, #88]	; (801b440 <__ieee754_pow+0x220>)
 801b3e6:	4598      	cmp	r8, r3
 801b3e8:	f340 80fe 	ble.w	801b5e8 <__ieee754_pow+0x3c8>
 801b3ec:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 801b3f0:	4598      	cmp	r8, r3
 801b3f2:	dd0a      	ble.n	801b40a <__ieee754_pow+0x1ea>
 801b3f4:	4b0f      	ldr	r3, [pc, #60]	; (801b434 <__ieee754_pow+0x214>)
 801b3f6:	429c      	cmp	r4, r3
 801b3f8:	dc0d      	bgt.n	801b416 <__ieee754_pow+0x1f6>
 801b3fa:	f1b9 0f00 	cmp.w	r9, #0
 801b3fe:	f6bf af6d 	bge.w	801b2dc <__ieee754_pow+0xbc>
 801b402:	a307      	add	r3, pc, #28	; (adr r3, 801b420 <__ieee754_pow+0x200>)
 801b404:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b408:	e79f      	b.n	801b34a <__ieee754_pow+0x12a>
 801b40a:	4b0e      	ldr	r3, [pc, #56]	; (801b444 <__ieee754_pow+0x224>)
 801b40c:	429c      	cmp	r4, r3
 801b40e:	ddf4      	ble.n	801b3fa <__ieee754_pow+0x1da>
 801b410:	4b09      	ldr	r3, [pc, #36]	; (801b438 <__ieee754_pow+0x218>)
 801b412:	429c      	cmp	r4, r3
 801b414:	dd18      	ble.n	801b448 <__ieee754_pow+0x228>
 801b416:	f1b9 0f00 	cmp.w	r9, #0
 801b41a:	dcf2      	bgt.n	801b402 <__ieee754_pow+0x1e2>
 801b41c:	e75e      	b.n	801b2dc <__ieee754_pow+0xbc>
 801b41e:	bf00      	nop
 801b420:	8800759c 	.word	0x8800759c
 801b424:	7e37e43c 	.word	0x7e37e43c
 801b428:	7ff00000 	.word	0x7ff00000
 801b42c:	08020be9 	.word	0x08020be9
 801b430:	433fffff 	.word	0x433fffff
 801b434:	3fefffff 	.word	0x3fefffff
 801b438:	3ff00000 	.word	0x3ff00000
 801b43c:	3fe00000 	.word	0x3fe00000
 801b440:	41e00000 	.word	0x41e00000
 801b444:	3feffffe 	.word	0x3feffffe
 801b448:	2200      	movs	r2, #0
 801b44a:	4b63      	ldr	r3, [pc, #396]	; (801b5d8 <__ieee754_pow+0x3b8>)
 801b44c:	f7e4 ff24 	bl	8000298 <__aeabi_dsub>
 801b450:	a355      	add	r3, pc, #340	; (adr r3, 801b5a8 <__ieee754_pow+0x388>)
 801b452:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b456:	4604      	mov	r4, r0
 801b458:	460d      	mov	r5, r1
 801b45a:	f7e5 f8d1 	bl	8000600 <__aeabi_dmul>
 801b45e:	a354      	add	r3, pc, #336	; (adr r3, 801b5b0 <__ieee754_pow+0x390>)
 801b460:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b464:	4606      	mov	r6, r0
 801b466:	460f      	mov	r7, r1
 801b468:	4620      	mov	r0, r4
 801b46a:	4629      	mov	r1, r5
 801b46c:	f7e5 f8c8 	bl	8000600 <__aeabi_dmul>
 801b470:	2200      	movs	r2, #0
 801b472:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801b476:	4b59      	ldr	r3, [pc, #356]	; (801b5dc <__ieee754_pow+0x3bc>)
 801b478:	4620      	mov	r0, r4
 801b47a:	4629      	mov	r1, r5
 801b47c:	f7e5 f8c0 	bl	8000600 <__aeabi_dmul>
 801b480:	4602      	mov	r2, r0
 801b482:	460b      	mov	r3, r1
 801b484:	a14c      	add	r1, pc, #304	; (adr r1, 801b5b8 <__ieee754_pow+0x398>)
 801b486:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b48a:	f7e4 ff05 	bl	8000298 <__aeabi_dsub>
 801b48e:	4622      	mov	r2, r4
 801b490:	462b      	mov	r3, r5
 801b492:	f7e5 f8b5 	bl	8000600 <__aeabi_dmul>
 801b496:	4602      	mov	r2, r0
 801b498:	460b      	mov	r3, r1
 801b49a:	2000      	movs	r0, #0
 801b49c:	4950      	ldr	r1, [pc, #320]	; (801b5e0 <__ieee754_pow+0x3c0>)
 801b49e:	f7e4 fefb 	bl	8000298 <__aeabi_dsub>
 801b4a2:	4622      	mov	r2, r4
 801b4a4:	462b      	mov	r3, r5
 801b4a6:	4680      	mov	r8, r0
 801b4a8:	4689      	mov	r9, r1
 801b4aa:	4620      	mov	r0, r4
 801b4ac:	4629      	mov	r1, r5
 801b4ae:	f7e5 f8a7 	bl	8000600 <__aeabi_dmul>
 801b4b2:	4602      	mov	r2, r0
 801b4b4:	460b      	mov	r3, r1
 801b4b6:	4640      	mov	r0, r8
 801b4b8:	4649      	mov	r1, r9
 801b4ba:	f7e5 f8a1 	bl	8000600 <__aeabi_dmul>
 801b4be:	a340      	add	r3, pc, #256	; (adr r3, 801b5c0 <__ieee754_pow+0x3a0>)
 801b4c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b4c4:	f7e5 f89c 	bl	8000600 <__aeabi_dmul>
 801b4c8:	4602      	mov	r2, r0
 801b4ca:	460b      	mov	r3, r1
 801b4cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801b4d0:	f7e4 fee2 	bl	8000298 <__aeabi_dsub>
 801b4d4:	4602      	mov	r2, r0
 801b4d6:	460b      	mov	r3, r1
 801b4d8:	4604      	mov	r4, r0
 801b4da:	460d      	mov	r5, r1
 801b4dc:	4630      	mov	r0, r6
 801b4de:	4639      	mov	r1, r7
 801b4e0:	f7e4 fedc 	bl	800029c <__adddf3>
 801b4e4:	2000      	movs	r0, #0
 801b4e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801b4ea:	4632      	mov	r2, r6
 801b4ec:	463b      	mov	r3, r7
 801b4ee:	f7e4 fed3 	bl	8000298 <__aeabi_dsub>
 801b4f2:	4602      	mov	r2, r0
 801b4f4:	460b      	mov	r3, r1
 801b4f6:	4620      	mov	r0, r4
 801b4f8:	4629      	mov	r1, r5
 801b4fa:	f7e4 fecd 	bl	8000298 <__aeabi_dsub>
 801b4fe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801b500:	f10b 33ff 	add.w	r3, fp, #4294967295
 801b504:	4313      	orrs	r3, r2
 801b506:	4606      	mov	r6, r0
 801b508:	460f      	mov	r7, r1
 801b50a:	f040 81eb 	bne.w	801b8e4 <__ieee754_pow+0x6c4>
 801b50e:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 801b5c8 <__ieee754_pow+0x3a8>
 801b512:	e9dd 4500 	ldrd	r4, r5, [sp]
 801b516:	2400      	movs	r4, #0
 801b518:	4622      	mov	r2, r4
 801b51a:	462b      	mov	r3, r5
 801b51c:	e9dd 0100 	ldrd	r0, r1, [sp]
 801b520:	ed8d 7b02 	vstr	d7, [sp, #8]
 801b524:	f7e4 feb8 	bl	8000298 <__aeabi_dsub>
 801b528:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801b52c:	f7e5 f868 	bl	8000600 <__aeabi_dmul>
 801b530:	e9dd 2300 	ldrd	r2, r3, [sp]
 801b534:	4680      	mov	r8, r0
 801b536:	4689      	mov	r9, r1
 801b538:	4630      	mov	r0, r6
 801b53a:	4639      	mov	r1, r7
 801b53c:	f7e5 f860 	bl	8000600 <__aeabi_dmul>
 801b540:	4602      	mov	r2, r0
 801b542:	460b      	mov	r3, r1
 801b544:	4640      	mov	r0, r8
 801b546:	4649      	mov	r1, r9
 801b548:	f7e4 fea8 	bl	800029c <__adddf3>
 801b54c:	4622      	mov	r2, r4
 801b54e:	462b      	mov	r3, r5
 801b550:	4680      	mov	r8, r0
 801b552:	4689      	mov	r9, r1
 801b554:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801b558:	f7e5 f852 	bl	8000600 <__aeabi_dmul>
 801b55c:	460b      	mov	r3, r1
 801b55e:	4604      	mov	r4, r0
 801b560:	460d      	mov	r5, r1
 801b562:	4602      	mov	r2, r0
 801b564:	4649      	mov	r1, r9
 801b566:	4640      	mov	r0, r8
 801b568:	e9cd 4500 	strd	r4, r5, [sp]
 801b56c:	f7e4 fe96 	bl	800029c <__adddf3>
 801b570:	4b1c      	ldr	r3, [pc, #112]	; (801b5e4 <__ieee754_pow+0x3c4>)
 801b572:	4299      	cmp	r1, r3
 801b574:	4606      	mov	r6, r0
 801b576:	460f      	mov	r7, r1
 801b578:	468b      	mov	fp, r1
 801b57a:	f340 82f7 	ble.w	801bb6c <__ieee754_pow+0x94c>
 801b57e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 801b582:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 801b586:	4303      	orrs	r3, r0
 801b588:	f000 81ea 	beq.w	801b960 <__ieee754_pow+0x740>
 801b58c:	a310      	add	r3, pc, #64	; (adr r3, 801b5d0 <__ieee754_pow+0x3b0>)
 801b58e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b592:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801b596:	f7e5 f833 	bl	8000600 <__aeabi_dmul>
 801b59a:	a30d      	add	r3, pc, #52	; (adr r3, 801b5d0 <__ieee754_pow+0x3b0>)
 801b59c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b5a0:	e6d5      	b.n	801b34e <__ieee754_pow+0x12e>
 801b5a2:	bf00      	nop
 801b5a4:	f3af 8000 	nop.w
 801b5a8:	60000000 	.word	0x60000000
 801b5ac:	3ff71547 	.word	0x3ff71547
 801b5b0:	f85ddf44 	.word	0xf85ddf44
 801b5b4:	3e54ae0b 	.word	0x3e54ae0b
 801b5b8:	55555555 	.word	0x55555555
 801b5bc:	3fd55555 	.word	0x3fd55555
 801b5c0:	652b82fe 	.word	0x652b82fe
 801b5c4:	3ff71547 	.word	0x3ff71547
 801b5c8:	00000000 	.word	0x00000000
 801b5cc:	bff00000 	.word	0xbff00000
 801b5d0:	8800759c 	.word	0x8800759c
 801b5d4:	7e37e43c 	.word	0x7e37e43c
 801b5d8:	3ff00000 	.word	0x3ff00000
 801b5dc:	3fd00000 	.word	0x3fd00000
 801b5e0:	3fe00000 	.word	0x3fe00000
 801b5e4:	408fffff 	.word	0x408fffff
 801b5e8:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 801b5ec:	f04f 0200 	mov.w	r2, #0
 801b5f0:	da05      	bge.n	801b5fe <__ieee754_pow+0x3de>
 801b5f2:	4bd3      	ldr	r3, [pc, #844]	; (801b940 <__ieee754_pow+0x720>)
 801b5f4:	f7e5 f804 	bl	8000600 <__aeabi_dmul>
 801b5f8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 801b5fc:	460c      	mov	r4, r1
 801b5fe:	1523      	asrs	r3, r4, #20
 801b600:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801b604:	4413      	add	r3, r2
 801b606:	9307      	str	r3, [sp, #28]
 801b608:	4bce      	ldr	r3, [pc, #824]	; (801b944 <__ieee754_pow+0x724>)
 801b60a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 801b60e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 801b612:	429c      	cmp	r4, r3
 801b614:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 801b618:	dd08      	ble.n	801b62c <__ieee754_pow+0x40c>
 801b61a:	4bcb      	ldr	r3, [pc, #812]	; (801b948 <__ieee754_pow+0x728>)
 801b61c:	429c      	cmp	r4, r3
 801b61e:	f340 815e 	ble.w	801b8de <__ieee754_pow+0x6be>
 801b622:	9b07      	ldr	r3, [sp, #28]
 801b624:	3301      	adds	r3, #1
 801b626:	9307      	str	r3, [sp, #28]
 801b628:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 801b62c:	f04f 0a00 	mov.w	sl, #0
 801b630:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 801b634:	930c      	str	r3, [sp, #48]	; 0x30
 801b636:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801b638:	4bc4      	ldr	r3, [pc, #784]	; (801b94c <__ieee754_pow+0x72c>)
 801b63a:	4413      	add	r3, r2
 801b63c:	ed93 7b00 	vldr	d7, [r3]
 801b640:	4629      	mov	r1, r5
 801b642:	ec53 2b17 	vmov	r2, r3, d7
 801b646:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 801b64a:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801b64e:	f7e4 fe23 	bl	8000298 <__aeabi_dsub>
 801b652:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801b656:	4606      	mov	r6, r0
 801b658:	460f      	mov	r7, r1
 801b65a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801b65e:	f7e4 fe1d 	bl	800029c <__adddf3>
 801b662:	4602      	mov	r2, r0
 801b664:	460b      	mov	r3, r1
 801b666:	2000      	movs	r0, #0
 801b668:	49b9      	ldr	r1, [pc, #740]	; (801b950 <__ieee754_pow+0x730>)
 801b66a:	f7e5 f8f3 	bl	8000854 <__aeabi_ddiv>
 801b66e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 801b672:	4602      	mov	r2, r0
 801b674:	460b      	mov	r3, r1
 801b676:	4630      	mov	r0, r6
 801b678:	4639      	mov	r1, r7
 801b67a:	f7e4 ffc1 	bl	8000600 <__aeabi_dmul>
 801b67e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801b682:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 801b686:	e9cd 3402 	strd	r3, r4, [sp, #8]
 801b68a:	2300      	movs	r3, #0
 801b68c:	9302      	str	r3, [sp, #8]
 801b68e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 801b692:	106d      	asrs	r5, r5, #1
 801b694:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 801b698:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 801b69c:	2200      	movs	r2, #0
 801b69e:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 801b6a2:	4640      	mov	r0, r8
 801b6a4:	4649      	mov	r1, r9
 801b6a6:	4614      	mov	r4, r2
 801b6a8:	461d      	mov	r5, r3
 801b6aa:	f7e4 ffa9 	bl	8000600 <__aeabi_dmul>
 801b6ae:	4602      	mov	r2, r0
 801b6b0:	460b      	mov	r3, r1
 801b6b2:	4630      	mov	r0, r6
 801b6b4:	4639      	mov	r1, r7
 801b6b6:	f7e4 fdef 	bl	8000298 <__aeabi_dsub>
 801b6ba:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801b6be:	4606      	mov	r6, r0
 801b6c0:	460f      	mov	r7, r1
 801b6c2:	4620      	mov	r0, r4
 801b6c4:	4629      	mov	r1, r5
 801b6c6:	f7e4 fde7 	bl	8000298 <__aeabi_dsub>
 801b6ca:	4602      	mov	r2, r0
 801b6cc:	460b      	mov	r3, r1
 801b6ce:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801b6d2:	f7e4 fde1 	bl	8000298 <__aeabi_dsub>
 801b6d6:	4642      	mov	r2, r8
 801b6d8:	464b      	mov	r3, r9
 801b6da:	f7e4 ff91 	bl	8000600 <__aeabi_dmul>
 801b6de:	4602      	mov	r2, r0
 801b6e0:	460b      	mov	r3, r1
 801b6e2:	4630      	mov	r0, r6
 801b6e4:	4639      	mov	r1, r7
 801b6e6:	f7e4 fdd7 	bl	8000298 <__aeabi_dsub>
 801b6ea:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 801b6ee:	f7e4 ff87 	bl	8000600 <__aeabi_dmul>
 801b6f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801b6f6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801b6fa:	4610      	mov	r0, r2
 801b6fc:	4619      	mov	r1, r3
 801b6fe:	f7e4 ff7f 	bl	8000600 <__aeabi_dmul>
 801b702:	a37b      	add	r3, pc, #492	; (adr r3, 801b8f0 <__ieee754_pow+0x6d0>)
 801b704:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b708:	4604      	mov	r4, r0
 801b70a:	460d      	mov	r5, r1
 801b70c:	f7e4 ff78 	bl	8000600 <__aeabi_dmul>
 801b710:	a379      	add	r3, pc, #484	; (adr r3, 801b8f8 <__ieee754_pow+0x6d8>)
 801b712:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b716:	f7e4 fdc1 	bl	800029c <__adddf3>
 801b71a:	4622      	mov	r2, r4
 801b71c:	462b      	mov	r3, r5
 801b71e:	f7e4 ff6f 	bl	8000600 <__aeabi_dmul>
 801b722:	a377      	add	r3, pc, #476	; (adr r3, 801b900 <__ieee754_pow+0x6e0>)
 801b724:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b728:	f7e4 fdb8 	bl	800029c <__adddf3>
 801b72c:	4622      	mov	r2, r4
 801b72e:	462b      	mov	r3, r5
 801b730:	f7e4 ff66 	bl	8000600 <__aeabi_dmul>
 801b734:	a374      	add	r3, pc, #464	; (adr r3, 801b908 <__ieee754_pow+0x6e8>)
 801b736:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b73a:	f7e4 fdaf 	bl	800029c <__adddf3>
 801b73e:	4622      	mov	r2, r4
 801b740:	462b      	mov	r3, r5
 801b742:	f7e4 ff5d 	bl	8000600 <__aeabi_dmul>
 801b746:	a372      	add	r3, pc, #456	; (adr r3, 801b910 <__ieee754_pow+0x6f0>)
 801b748:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b74c:	f7e4 fda6 	bl	800029c <__adddf3>
 801b750:	4622      	mov	r2, r4
 801b752:	462b      	mov	r3, r5
 801b754:	f7e4 ff54 	bl	8000600 <__aeabi_dmul>
 801b758:	a36f      	add	r3, pc, #444	; (adr r3, 801b918 <__ieee754_pow+0x6f8>)
 801b75a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b75e:	f7e4 fd9d 	bl	800029c <__adddf3>
 801b762:	4622      	mov	r2, r4
 801b764:	4606      	mov	r6, r0
 801b766:	460f      	mov	r7, r1
 801b768:	462b      	mov	r3, r5
 801b76a:	4620      	mov	r0, r4
 801b76c:	4629      	mov	r1, r5
 801b76e:	f7e4 ff47 	bl	8000600 <__aeabi_dmul>
 801b772:	4602      	mov	r2, r0
 801b774:	460b      	mov	r3, r1
 801b776:	4630      	mov	r0, r6
 801b778:	4639      	mov	r1, r7
 801b77a:	f7e4 ff41 	bl	8000600 <__aeabi_dmul>
 801b77e:	4642      	mov	r2, r8
 801b780:	4604      	mov	r4, r0
 801b782:	460d      	mov	r5, r1
 801b784:	464b      	mov	r3, r9
 801b786:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801b78a:	f7e4 fd87 	bl	800029c <__adddf3>
 801b78e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801b792:	f7e4 ff35 	bl	8000600 <__aeabi_dmul>
 801b796:	4622      	mov	r2, r4
 801b798:	462b      	mov	r3, r5
 801b79a:	f7e4 fd7f 	bl	800029c <__adddf3>
 801b79e:	4642      	mov	r2, r8
 801b7a0:	4606      	mov	r6, r0
 801b7a2:	460f      	mov	r7, r1
 801b7a4:	464b      	mov	r3, r9
 801b7a6:	4640      	mov	r0, r8
 801b7a8:	4649      	mov	r1, r9
 801b7aa:	f7e4 ff29 	bl	8000600 <__aeabi_dmul>
 801b7ae:	2200      	movs	r2, #0
 801b7b0:	4b68      	ldr	r3, [pc, #416]	; (801b954 <__ieee754_pow+0x734>)
 801b7b2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 801b7b6:	f7e4 fd71 	bl	800029c <__adddf3>
 801b7ba:	4632      	mov	r2, r6
 801b7bc:	463b      	mov	r3, r7
 801b7be:	f7e4 fd6d 	bl	800029c <__adddf3>
 801b7c2:	9802      	ldr	r0, [sp, #8]
 801b7c4:	460d      	mov	r5, r1
 801b7c6:	4604      	mov	r4, r0
 801b7c8:	4602      	mov	r2, r0
 801b7ca:	460b      	mov	r3, r1
 801b7cc:	4640      	mov	r0, r8
 801b7ce:	4649      	mov	r1, r9
 801b7d0:	f7e4 ff16 	bl	8000600 <__aeabi_dmul>
 801b7d4:	2200      	movs	r2, #0
 801b7d6:	4680      	mov	r8, r0
 801b7d8:	4689      	mov	r9, r1
 801b7da:	4b5e      	ldr	r3, [pc, #376]	; (801b954 <__ieee754_pow+0x734>)
 801b7dc:	4620      	mov	r0, r4
 801b7de:	4629      	mov	r1, r5
 801b7e0:	f7e4 fd5a 	bl	8000298 <__aeabi_dsub>
 801b7e4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801b7e8:	f7e4 fd56 	bl	8000298 <__aeabi_dsub>
 801b7ec:	4602      	mov	r2, r0
 801b7ee:	460b      	mov	r3, r1
 801b7f0:	4630      	mov	r0, r6
 801b7f2:	4639      	mov	r1, r7
 801b7f4:	f7e4 fd50 	bl	8000298 <__aeabi_dsub>
 801b7f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801b7fc:	f7e4 ff00 	bl	8000600 <__aeabi_dmul>
 801b800:	4622      	mov	r2, r4
 801b802:	4606      	mov	r6, r0
 801b804:	460f      	mov	r7, r1
 801b806:	462b      	mov	r3, r5
 801b808:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801b80c:	f7e4 fef8 	bl	8000600 <__aeabi_dmul>
 801b810:	4602      	mov	r2, r0
 801b812:	460b      	mov	r3, r1
 801b814:	4630      	mov	r0, r6
 801b816:	4639      	mov	r1, r7
 801b818:	f7e4 fd40 	bl	800029c <__adddf3>
 801b81c:	4606      	mov	r6, r0
 801b81e:	460f      	mov	r7, r1
 801b820:	4602      	mov	r2, r0
 801b822:	460b      	mov	r3, r1
 801b824:	4640      	mov	r0, r8
 801b826:	4649      	mov	r1, r9
 801b828:	f7e4 fd38 	bl	800029c <__adddf3>
 801b82c:	9802      	ldr	r0, [sp, #8]
 801b82e:	a33c      	add	r3, pc, #240	; (adr r3, 801b920 <__ieee754_pow+0x700>)
 801b830:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b834:	4604      	mov	r4, r0
 801b836:	460d      	mov	r5, r1
 801b838:	f7e4 fee2 	bl	8000600 <__aeabi_dmul>
 801b83c:	4642      	mov	r2, r8
 801b83e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801b842:	464b      	mov	r3, r9
 801b844:	4620      	mov	r0, r4
 801b846:	4629      	mov	r1, r5
 801b848:	f7e4 fd26 	bl	8000298 <__aeabi_dsub>
 801b84c:	4602      	mov	r2, r0
 801b84e:	460b      	mov	r3, r1
 801b850:	4630      	mov	r0, r6
 801b852:	4639      	mov	r1, r7
 801b854:	f7e4 fd20 	bl	8000298 <__aeabi_dsub>
 801b858:	a333      	add	r3, pc, #204	; (adr r3, 801b928 <__ieee754_pow+0x708>)
 801b85a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b85e:	f7e4 fecf 	bl	8000600 <__aeabi_dmul>
 801b862:	a333      	add	r3, pc, #204	; (adr r3, 801b930 <__ieee754_pow+0x710>)
 801b864:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b868:	4606      	mov	r6, r0
 801b86a:	460f      	mov	r7, r1
 801b86c:	4620      	mov	r0, r4
 801b86e:	4629      	mov	r1, r5
 801b870:	f7e4 fec6 	bl	8000600 <__aeabi_dmul>
 801b874:	4602      	mov	r2, r0
 801b876:	460b      	mov	r3, r1
 801b878:	4630      	mov	r0, r6
 801b87a:	4639      	mov	r1, r7
 801b87c:	f7e4 fd0e 	bl	800029c <__adddf3>
 801b880:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801b882:	4b35      	ldr	r3, [pc, #212]	; (801b958 <__ieee754_pow+0x738>)
 801b884:	4413      	add	r3, r2
 801b886:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b88a:	f7e4 fd07 	bl	800029c <__adddf3>
 801b88e:	4604      	mov	r4, r0
 801b890:	9807      	ldr	r0, [sp, #28]
 801b892:	460d      	mov	r5, r1
 801b894:	f7e4 fe4e 	bl	8000534 <__aeabi_i2d>
 801b898:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801b89a:	4b30      	ldr	r3, [pc, #192]	; (801b95c <__ieee754_pow+0x73c>)
 801b89c:	4413      	add	r3, r2
 801b89e:	e9d3 8900 	ldrd	r8, r9, [r3]
 801b8a2:	4606      	mov	r6, r0
 801b8a4:	460f      	mov	r7, r1
 801b8a6:	4622      	mov	r2, r4
 801b8a8:	462b      	mov	r3, r5
 801b8aa:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801b8ae:	f7e4 fcf5 	bl	800029c <__adddf3>
 801b8b2:	4642      	mov	r2, r8
 801b8b4:	464b      	mov	r3, r9
 801b8b6:	f7e4 fcf1 	bl	800029c <__adddf3>
 801b8ba:	4632      	mov	r2, r6
 801b8bc:	463b      	mov	r3, r7
 801b8be:	f7e4 fced 	bl	800029c <__adddf3>
 801b8c2:	9802      	ldr	r0, [sp, #8]
 801b8c4:	4632      	mov	r2, r6
 801b8c6:	463b      	mov	r3, r7
 801b8c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801b8cc:	f7e4 fce4 	bl	8000298 <__aeabi_dsub>
 801b8d0:	4642      	mov	r2, r8
 801b8d2:	464b      	mov	r3, r9
 801b8d4:	f7e4 fce0 	bl	8000298 <__aeabi_dsub>
 801b8d8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801b8dc:	e607      	b.n	801b4ee <__ieee754_pow+0x2ce>
 801b8de:	f04f 0a01 	mov.w	sl, #1
 801b8e2:	e6a5      	b.n	801b630 <__ieee754_pow+0x410>
 801b8e4:	ed9f 7b14 	vldr	d7, [pc, #80]	; 801b938 <__ieee754_pow+0x718>
 801b8e8:	e613      	b.n	801b512 <__ieee754_pow+0x2f2>
 801b8ea:	bf00      	nop
 801b8ec:	f3af 8000 	nop.w
 801b8f0:	4a454eef 	.word	0x4a454eef
 801b8f4:	3fca7e28 	.word	0x3fca7e28
 801b8f8:	93c9db65 	.word	0x93c9db65
 801b8fc:	3fcd864a 	.word	0x3fcd864a
 801b900:	a91d4101 	.word	0xa91d4101
 801b904:	3fd17460 	.word	0x3fd17460
 801b908:	518f264d 	.word	0x518f264d
 801b90c:	3fd55555 	.word	0x3fd55555
 801b910:	db6fabff 	.word	0xdb6fabff
 801b914:	3fdb6db6 	.word	0x3fdb6db6
 801b918:	33333303 	.word	0x33333303
 801b91c:	3fe33333 	.word	0x3fe33333
 801b920:	e0000000 	.word	0xe0000000
 801b924:	3feec709 	.word	0x3feec709
 801b928:	dc3a03fd 	.word	0xdc3a03fd
 801b92c:	3feec709 	.word	0x3feec709
 801b930:	145b01f5 	.word	0x145b01f5
 801b934:	be3e2fe0 	.word	0xbe3e2fe0
 801b938:	00000000 	.word	0x00000000
 801b93c:	3ff00000 	.word	0x3ff00000
 801b940:	43400000 	.word	0x43400000
 801b944:	0003988e 	.word	0x0003988e
 801b948:	000bb679 	.word	0x000bb679
 801b94c:	080205f0 	.word	0x080205f0
 801b950:	3ff00000 	.word	0x3ff00000
 801b954:	40080000 	.word	0x40080000
 801b958:	08020610 	.word	0x08020610
 801b95c:	08020600 	.word	0x08020600
 801b960:	a3b6      	add	r3, pc, #728	; (adr r3, 801bc3c <__ieee754_pow+0xa1c>)
 801b962:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b966:	4640      	mov	r0, r8
 801b968:	4649      	mov	r1, r9
 801b96a:	f7e4 fc97 	bl	800029c <__adddf3>
 801b96e:	4622      	mov	r2, r4
 801b970:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801b974:	462b      	mov	r3, r5
 801b976:	4630      	mov	r0, r6
 801b978:	4639      	mov	r1, r7
 801b97a:	f7e4 fc8d 	bl	8000298 <__aeabi_dsub>
 801b97e:	4602      	mov	r2, r0
 801b980:	460b      	mov	r3, r1
 801b982:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801b986:	f7e5 f8cb 	bl	8000b20 <__aeabi_dcmpgt>
 801b98a:	2800      	cmp	r0, #0
 801b98c:	f47f adfe 	bne.w	801b58c <__ieee754_pow+0x36c>
 801b990:	4aa5      	ldr	r2, [pc, #660]	; (801bc28 <__ieee754_pow+0xa08>)
 801b992:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801b996:	4293      	cmp	r3, r2
 801b998:	f340 810c 	ble.w	801bbb4 <__ieee754_pow+0x994>
 801b99c:	151b      	asrs	r3, r3, #20
 801b99e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 801b9a2:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 801b9a6:	fa4a f303 	asr.w	r3, sl, r3
 801b9aa:	445b      	add	r3, fp
 801b9ac:	f3c3 520a 	ubfx	r2, r3, #20, #11
 801b9b0:	4e9e      	ldr	r6, [pc, #632]	; (801bc2c <__ieee754_pow+0xa0c>)
 801b9b2:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 801b9b6:	4116      	asrs	r6, r2
 801b9b8:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 801b9bc:	2000      	movs	r0, #0
 801b9be:	ea23 0106 	bic.w	r1, r3, r6
 801b9c2:	f1c2 0214 	rsb	r2, r2, #20
 801b9c6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 801b9ca:	fa4a fa02 	asr.w	sl, sl, r2
 801b9ce:	f1bb 0f00 	cmp.w	fp, #0
 801b9d2:	4602      	mov	r2, r0
 801b9d4:	460b      	mov	r3, r1
 801b9d6:	4620      	mov	r0, r4
 801b9d8:	4629      	mov	r1, r5
 801b9da:	bfb8      	it	lt
 801b9dc:	f1ca 0a00 	rsblt	sl, sl, #0
 801b9e0:	f7e4 fc5a 	bl	8000298 <__aeabi_dsub>
 801b9e4:	e9cd 0100 	strd	r0, r1, [sp]
 801b9e8:	4642      	mov	r2, r8
 801b9ea:	464b      	mov	r3, r9
 801b9ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 801b9f0:	f7e4 fc54 	bl	800029c <__adddf3>
 801b9f4:	2000      	movs	r0, #0
 801b9f6:	a37a      	add	r3, pc, #488	; (adr r3, 801bbe0 <__ieee754_pow+0x9c0>)
 801b9f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b9fc:	4604      	mov	r4, r0
 801b9fe:	460d      	mov	r5, r1
 801ba00:	f7e4 fdfe 	bl	8000600 <__aeabi_dmul>
 801ba04:	e9dd 2300 	ldrd	r2, r3, [sp]
 801ba08:	4606      	mov	r6, r0
 801ba0a:	460f      	mov	r7, r1
 801ba0c:	4620      	mov	r0, r4
 801ba0e:	4629      	mov	r1, r5
 801ba10:	f7e4 fc42 	bl	8000298 <__aeabi_dsub>
 801ba14:	4602      	mov	r2, r0
 801ba16:	460b      	mov	r3, r1
 801ba18:	4640      	mov	r0, r8
 801ba1a:	4649      	mov	r1, r9
 801ba1c:	f7e4 fc3c 	bl	8000298 <__aeabi_dsub>
 801ba20:	a371      	add	r3, pc, #452	; (adr r3, 801bbe8 <__ieee754_pow+0x9c8>)
 801ba22:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ba26:	f7e4 fdeb 	bl	8000600 <__aeabi_dmul>
 801ba2a:	a371      	add	r3, pc, #452	; (adr r3, 801bbf0 <__ieee754_pow+0x9d0>)
 801ba2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ba30:	4680      	mov	r8, r0
 801ba32:	4689      	mov	r9, r1
 801ba34:	4620      	mov	r0, r4
 801ba36:	4629      	mov	r1, r5
 801ba38:	f7e4 fde2 	bl	8000600 <__aeabi_dmul>
 801ba3c:	4602      	mov	r2, r0
 801ba3e:	460b      	mov	r3, r1
 801ba40:	4640      	mov	r0, r8
 801ba42:	4649      	mov	r1, r9
 801ba44:	f7e4 fc2a 	bl	800029c <__adddf3>
 801ba48:	4604      	mov	r4, r0
 801ba4a:	460d      	mov	r5, r1
 801ba4c:	4602      	mov	r2, r0
 801ba4e:	460b      	mov	r3, r1
 801ba50:	4630      	mov	r0, r6
 801ba52:	4639      	mov	r1, r7
 801ba54:	f7e4 fc22 	bl	800029c <__adddf3>
 801ba58:	4632      	mov	r2, r6
 801ba5a:	463b      	mov	r3, r7
 801ba5c:	4680      	mov	r8, r0
 801ba5e:	4689      	mov	r9, r1
 801ba60:	f7e4 fc1a 	bl	8000298 <__aeabi_dsub>
 801ba64:	4602      	mov	r2, r0
 801ba66:	460b      	mov	r3, r1
 801ba68:	4620      	mov	r0, r4
 801ba6a:	4629      	mov	r1, r5
 801ba6c:	f7e4 fc14 	bl	8000298 <__aeabi_dsub>
 801ba70:	4642      	mov	r2, r8
 801ba72:	4606      	mov	r6, r0
 801ba74:	460f      	mov	r7, r1
 801ba76:	464b      	mov	r3, r9
 801ba78:	4640      	mov	r0, r8
 801ba7a:	4649      	mov	r1, r9
 801ba7c:	f7e4 fdc0 	bl	8000600 <__aeabi_dmul>
 801ba80:	a35d      	add	r3, pc, #372	; (adr r3, 801bbf8 <__ieee754_pow+0x9d8>)
 801ba82:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ba86:	4604      	mov	r4, r0
 801ba88:	460d      	mov	r5, r1
 801ba8a:	f7e4 fdb9 	bl	8000600 <__aeabi_dmul>
 801ba8e:	a35c      	add	r3, pc, #368	; (adr r3, 801bc00 <__ieee754_pow+0x9e0>)
 801ba90:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ba94:	f7e4 fc00 	bl	8000298 <__aeabi_dsub>
 801ba98:	4622      	mov	r2, r4
 801ba9a:	462b      	mov	r3, r5
 801ba9c:	f7e4 fdb0 	bl	8000600 <__aeabi_dmul>
 801baa0:	a359      	add	r3, pc, #356	; (adr r3, 801bc08 <__ieee754_pow+0x9e8>)
 801baa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801baa6:	f7e4 fbf9 	bl	800029c <__adddf3>
 801baaa:	4622      	mov	r2, r4
 801baac:	462b      	mov	r3, r5
 801baae:	f7e4 fda7 	bl	8000600 <__aeabi_dmul>
 801bab2:	a357      	add	r3, pc, #348	; (adr r3, 801bc10 <__ieee754_pow+0x9f0>)
 801bab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bab8:	f7e4 fbee 	bl	8000298 <__aeabi_dsub>
 801babc:	4622      	mov	r2, r4
 801babe:	462b      	mov	r3, r5
 801bac0:	f7e4 fd9e 	bl	8000600 <__aeabi_dmul>
 801bac4:	a354      	add	r3, pc, #336	; (adr r3, 801bc18 <__ieee754_pow+0x9f8>)
 801bac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801baca:	f7e4 fbe7 	bl	800029c <__adddf3>
 801bace:	4622      	mov	r2, r4
 801bad0:	462b      	mov	r3, r5
 801bad2:	f7e4 fd95 	bl	8000600 <__aeabi_dmul>
 801bad6:	4602      	mov	r2, r0
 801bad8:	460b      	mov	r3, r1
 801bada:	4640      	mov	r0, r8
 801badc:	4649      	mov	r1, r9
 801bade:	f7e4 fbdb 	bl	8000298 <__aeabi_dsub>
 801bae2:	4604      	mov	r4, r0
 801bae4:	460d      	mov	r5, r1
 801bae6:	4602      	mov	r2, r0
 801bae8:	460b      	mov	r3, r1
 801baea:	4640      	mov	r0, r8
 801baec:	4649      	mov	r1, r9
 801baee:	f7e4 fd87 	bl	8000600 <__aeabi_dmul>
 801baf2:	2200      	movs	r2, #0
 801baf4:	e9cd 0100 	strd	r0, r1, [sp]
 801baf8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801bafc:	4620      	mov	r0, r4
 801bafe:	4629      	mov	r1, r5
 801bb00:	f7e4 fbca 	bl	8000298 <__aeabi_dsub>
 801bb04:	4602      	mov	r2, r0
 801bb06:	460b      	mov	r3, r1
 801bb08:	e9dd 0100 	ldrd	r0, r1, [sp]
 801bb0c:	f7e4 fea2 	bl	8000854 <__aeabi_ddiv>
 801bb10:	4632      	mov	r2, r6
 801bb12:	4604      	mov	r4, r0
 801bb14:	460d      	mov	r5, r1
 801bb16:	463b      	mov	r3, r7
 801bb18:	4640      	mov	r0, r8
 801bb1a:	4649      	mov	r1, r9
 801bb1c:	f7e4 fd70 	bl	8000600 <__aeabi_dmul>
 801bb20:	4632      	mov	r2, r6
 801bb22:	463b      	mov	r3, r7
 801bb24:	f7e4 fbba 	bl	800029c <__adddf3>
 801bb28:	4602      	mov	r2, r0
 801bb2a:	460b      	mov	r3, r1
 801bb2c:	4620      	mov	r0, r4
 801bb2e:	4629      	mov	r1, r5
 801bb30:	f7e4 fbb2 	bl	8000298 <__aeabi_dsub>
 801bb34:	4642      	mov	r2, r8
 801bb36:	464b      	mov	r3, r9
 801bb38:	f7e4 fbae 	bl	8000298 <__aeabi_dsub>
 801bb3c:	4602      	mov	r2, r0
 801bb3e:	460b      	mov	r3, r1
 801bb40:	2000      	movs	r0, #0
 801bb42:	493b      	ldr	r1, [pc, #236]	; (801bc30 <__ieee754_pow+0xa10>)
 801bb44:	f7e4 fba8 	bl	8000298 <__aeabi_dsub>
 801bb48:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 801bb4c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 801bb50:	4602      	mov	r2, r0
 801bb52:	460b      	mov	r3, r1
 801bb54:	da31      	bge.n	801bbba <__ieee754_pow+0x99a>
 801bb56:	4650      	mov	r0, sl
 801bb58:	ec43 2b10 	vmov	d0, r2, r3
 801bb5c:	f001 f9c8 	bl	801cef0 <scalbn>
 801bb60:	ec51 0b10 	vmov	r0, r1, d0
 801bb64:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801bb68:	f7ff bbf1 	b.w	801b34e <__ieee754_pow+0x12e>
 801bb6c:	4b31      	ldr	r3, [pc, #196]	; (801bc34 <__ieee754_pow+0xa14>)
 801bb6e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 801bb72:	429e      	cmp	r6, r3
 801bb74:	f77f af0c 	ble.w	801b990 <__ieee754_pow+0x770>
 801bb78:	4b2f      	ldr	r3, [pc, #188]	; (801bc38 <__ieee754_pow+0xa18>)
 801bb7a:	440b      	add	r3, r1
 801bb7c:	4303      	orrs	r3, r0
 801bb7e:	d00b      	beq.n	801bb98 <__ieee754_pow+0x978>
 801bb80:	a327      	add	r3, pc, #156	; (adr r3, 801bc20 <__ieee754_pow+0xa00>)
 801bb82:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bb86:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801bb8a:	f7e4 fd39 	bl	8000600 <__aeabi_dmul>
 801bb8e:	a324      	add	r3, pc, #144	; (adr r3, 801bc20 <__ieee754_pow+0xa00>)
 801bb90:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bb94:	f7ff bbdb 	b.w	801b34e <__ieee754_pow+0x12e>
 801bb98:	4622      	mov	r2, r4
 801bb9a:	462b      	mov	r3, r5
 801bb9c:	f7e4 fb7c 	bl	8000298 <__aeabi_dsub>
 801bba0:	4602      	mov	r2, r0
 801bba2:	460b      	mov	r3, r1
 801bba4:	4640      	mov	r0, r8
 801bba6:	4649      	mov	r1, r9
 801bba8:	f7e4 ffa6 	bl	8000af8 <__aeabi_dcmple>
 801bbac:	2800      	cmp	r0, #0
 801bbae:	f43f aeef 	beq.w	801b990 <__ieee754_pow+0x770>
 801bbb2:	e7e5      	b.n	801bb80 <__ieee754_pow+0x960>
 801bbb4:	f04f 0a00 	mov.w	sl, #0
 801bbb8:	e716      	b.n	801b9e8 <__ieee754_pow+0x7c8>
 801bbba:	4621      	mov	r1, r4
 801bbbc:	e7d2      	b.n	801bb64 <__ieee754_pow+0x944>
 801bbbe:	2000      	movs	r0, #0
 801bbc0:	491b      	ldr	r1, [pc, #108]	; (801bc30 <__ieee754_pow+0xa10>)
 801bbc2:	f7ff bb8d 	b.w	801b2e0 <__ieee754_pow+0xc0>
 801bbc6:	e9dd 0100 	ldrd	r0, r1, [sp]
 801bbca:	f7ff bb89 	b.w	801b2e0 <__ieee754_pow+0xc0>
 801bbce:	4630      	mov	r0, r6
 801bbd0:	4639      	mov	r1, r7
 801bbd2:	f7ff bb85 	b.w	801b2e0 <__ieee754_pow+0xc0>
 801bbd6:	4693      	mov	fp, r2
 801bbd8:	f7ff bb96 	b.w	801b308 <__ieee754_pow+0xe8>
 801bbdc:	f3af 8000 	nop.w
 801bbe0:	00000000 	.word	0x00000000
 801bbe4:	3fe62e43 	.word	0x3fe62e43
 801bbe8:	fefa39ef 	.word	0xfefa39ef
 801bbec:	3fe62e42 	.word	0x3fe62e42
 801bbf0:	0ca86c39 	.word	0x0ca86c39
 801bbf4:	be205c61 	.word	0xbe205c61
 801bbf8:	72bea4d0 	.word	0x72bea4d0
 801bbfc:	3e663769 	.word	0x3e663769
 801bc00:	c5d26bf1 	.word	0xc5d26bf1
 801bc04:	3ebbbd41 	.word	0x3ebbbd41
 801bc08:	af25de2c 	.word	0xaf25de2c
 801bc0c:	3f11566a 	.word	0x3f11566a
 801bc10:	16bebd93 	.word	0x16bebd93
 801bc14:	3f66c16c 	.word	0x3f66c16c
 801bc18:	5555553e 	.word	0x5555553e
 801bc1c:	3fc55555 	.word	0x3fc55555
 801bc20:	c2f8f359 	.word	0xc2f8f359
 801bc24:	01a56e1f 	.word	0x01a56e1f
 801bc28:	3fe00000 	.word	0x3fe00000
 801bc2c:	000fffff 	.word	0x000fffff
 801bc30:	3ff00000 	.word	0x3ff00000
 801bc34:	4090cbff 	.word	0x4090cbff
 801bc38:	3f6f3400 	.word	0x3f6f3400
 801bc3c:	652b82fe 	.word	0x652b82fe
 801bc40:	3c971547 	.word	0x3c971547

0801bc44 <__ieee754_sqrt>:
 801bc44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bc48:	ec55 4b10 	vmov	r4, r5, d0
 801bc4c:	4e54      	ldr	r6, [pc, #336]	; (801bda0 <__ieee754_sqrt+0x15c>)
 801bc4e:	43ae      	bics	r6, r5
 801bc50:	ee10 0a10 	vmov	r0, s0
 801bc54:	462b      	mov	r3, r5
 801bc56:	462a      	mov	r2, r5
 801bc58:	4621      	mov	r1, r4
 801bc5a:	d113      	bne.n	801bc84 <__ieee754_sqrt+0x40>
 801bc5c:	ee10 2a10 	vmov	r2, s0
 801bc60:	462b      	mov	r3, r5
 801bc62:	ee10 0a10 	vmov	r0, s0
 801bc66:	4629      	mov	r1, r5
 801bc68:	f7e4 fcca 	bl	8000600 <__aeabi_dmul>
 801bc6c:	4602      	mov	r2, r0
 801bc6e:	460b      	mov	r3, r1
 801bc70:	4620      	mov	r0, r4
 801bc72:	4629      	mov	r1, r5
 801bc74:	f7e4 fb12 	bl	800029c <__adddf3>
 801bc78:	4604      	mov	r4, r0
 801bc7a:	460d      	mov	r5, r1
 801bc7c:	ec45 4b10 	vmov	d0, r4, r5
 801bc80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bc84:	2d00      	cmp	r5, #0
 801bc86:	dc10      	bgt.n	801bcaa <__ieee754_sqrt+0x66>
 801bc88:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801bc8c:	4330      	orrs	r0, r6
 801bc8e:	d0f5      	beq.n	801bc7c <__ieee754_sqrt+0x38>
 801bc90:	b15d      	cbz	r5, 801bcaa <__ieee754_sqrt+0x66>
 801bc92:	ee10 2a10 	vmov	r2, s0
 801bc96:	462b      	mov	r3, r5
 801bc98:	4620      	mov	r0, r4
 801bc9a:	4629      	mov	r1, r5
 801bc9c:	f7e4 fafc 	bl	8000298 <__aeabi_dsub>
 801bca0:	4602      	mov	r2, r0
 801bca2:	460b      	mov	r3, r1
 801bca4:	f7e4 fdd6 	bl	8000854 <__aeabi_ddiv>
 801bca8:	e7e6      	b.n	801bc78 <__ieee754_sqrt+0x34>
 801bcaa:	151b      	asrs	r3, r3, #20
 801bcac:	d10c      	bne.n	801bcc8 <__ieee754_sqrt+0x84>
 801bcae:	2a00      	cmp	r2, #0
 801bcb0:	d06d      	beq.n	801bd8e <__ieee754_sqrt+0x14a>
 801bcb2:	2000      	movs	r0, #0
 801bcb4:	02d6      	lsls	r6, r2, #11
 801bcb6:	d56e      	bpl.n	801bd96 <__ieee754_sqrt+0x152>
 801bcb8:	1e44      	subs	r4, r0, #1
 801bcba:	1b1b      	subs	r3, r3, r4
 801bcbc:	f1c0 0420 	rsb	r4, r0, #32
 801bcc0:	fa21 f404 	lsr.w	r4, r1, r4
 801bcc4:	4322      	orrs	r2, r4
 801bcc6:	4081      	lsls	r1, r0
 801bcc8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801bccc:	f3c2 0213 	ubfx	r2, r2, #0, #20
 801bcd0:	07dd      	lsls	r5, r3, #31
 801bcd2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 801bcd6:	bf42      	ittt	mi
 801bcd8:	0052      	lslmi	r2, r2, #1
 801bcda:	eb02 72d1 	addmi.w	r2, r2, r1, lsr #31
 801bcde:	0049      	lslmi	r1, r1, #1
 801bce0:	1058      	asrs	r0, r3, #1
 801bce2:	2500      	movs	r5, #0
 801bce4:	eb02 73d1 	add.w	r3, r2, r1, lsr #31
 801bce8:	441a      	add	r2, r3
 801bcea:	0049      	lsls	r1, r1, #1
 801bcec:	2316      	movs	r3, #22
 801bcee:	462c      	mov	r4, r5
 801bcf0:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 801bcf4:	19a7      	adds	r7, r4, r6
 801bcf6:	4297      	cmp	r7, r2
 801bcf8:	bfde      	ittt	le
 801bcfa:	1bd2      	suble	r2, r2, r7
 801bcfc:	19bc      	addle	r4, r7, r6
 801bcfe:	19ad      	addle	r5, r5, r6
 801bd00:	0052      	lsls	r2, r2, #1
 801bd02:	3b01      	subs	r3, #1
 801bd04:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 801bd08:	ea4f 0656 	mov.w	r6, r6, lsr #1
 801bd0c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801bd10:	d1f0      	bne.n	801bcf4 <__ieee754_sqrt+0xb0>
 801bd12:	f04f 0e20 	mov.w	lr, #32
 801bd16:	469c      	mov	ip, r3
 801bd18:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 801bd1c:	42a2      	cmp	r2, r4
 801bd1e:	eb06 070c 	add.w	r7, r6, ip
 801bd22:	dc02      	bgt.n	801bd2a <__ieee754_sqrt+0xe6>
 801bd24:	d112      	bne.n	801bd4c <__ieee754_sqrt+0x108>
 801bd26:	428f      	cmp	r7, r1
 801bd28:	d810      	bhi.n	801bd4c <__ieee754_sqrt+0x108>
 801bd2a:	2f00      	cmp	r7, #0
 801bd2c:	eb07 0c06 	add.w	ip, r7, r6
 801bd30:	da34      	bge.n	801bd9c <__ieee754_sqrt+0x158>
 801bd32:	f1bc 0f00 	cmp.w	ip, #0
 801bd36:	db31      	blt.n	801bd9c <__ieee754_sqrt+0x158>
 801bd38:	f104 0801 	add.w	r8, r4, #1
 801bd3c:	1b12      	subs	r2, r2, r4
 801bd3e:	428f      	cmp	r7, r1
 801bd40:	bf88      	it	hi
 801bd42:	f102 32ff 	addhi.w	r2, r2, #4294967295
 801bd46:	1bc9      	subs	r1, r1, r7
 801bd48:	4433      	add	r3, r6
 801bd4a:	4644      	mov	r4, r8
 801bd4c:	eb02 77d1 	add.w	r7, r2, r1, lsr #31
 801bd50:	f1be 0e01 	subs.w	lr, lr, #1
 801bd54:	443a      	add	r2, r7
 801bd56:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801bd5a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 801bd5e:	d1dd      	bne.n	801bd1c <__ieee754_sqrt+0xd8>
 801bd60:	430a      	orrs	r2, r1
 801bd62:	d006      	beq.n	801bd72 <__ieee754_sqrt+0x12e>
 801bd64:	1c5c      	adds	r4, r3, #1
 801bd66:	bf13      	iteet	ne
 801bd68:	3301      	addne	r3, #1
 801bd6a:	3501      	addeq	r5, #1
 801bd6c:	4673      	moveq	r3, lr
 801bd6e:	f023 0301 	bicne.w	r3, r3, #1
 801bd72:	106a      	asrs	r2, r5, #1
 801bd74:	085b      	lsrs	r3, r3, #1
 801bd76:	07e9      	lsls	r1, r5, #31
 801bd78:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 801bd7c:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 801bd80:	bf48      	it	mi
 801bd82:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 801bd86:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 801bd8a:	461c      	mov	r4, r3
 801bd8c:	e776      	b.n	801bc7c <__ieee754_sqrt+0x38>
 801bd8e:	0aca      	lsrs	r2, r1, #11
 801bd90:	3b15      	subs	r3, #21
 801bd92:	0549      	lsls	r1, r1, #21
 801bd94:	e78b      	b.n	801bcae <__ieee754_sqrt+0x6a>
 801bd96:	0052      	lsls	r2, r2, #1
 801bd98:	3001      	adds	r0, #1
 801bd9a:	e78b      	b.n	801bcb4 <__ieee754_sqrt+0x70>
 801bd9c:	46a0      	mov	r8, r4
 801bd9e:	e7cd      	b.n	801bd3c <__ieee754_sqrt+0xf8>
 801bda0:	7ff00000 	.word	0x7ff00000

0801bda4 <__ieee754_acosf>:
 801bda4:	b508      	push	{r3, lr}
 801bda6:	ee10 3a10 	vmov	r3, s0
 801bdaa:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 801bdae:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 801bdb2:	ed2d 8b0c 	vpush	{d8-d13}
 801bdb6:	d10a      	bne.n	801bdce <__ieee754_acosf+0x2a>
 801bdb8:	ed9f 8a67 	vldr	s16, [pc, #412]	; 801bf58 <__ieee754_acosf+0x1b4>
 801bdbc:	ed9f 0a67 	vldr	s0, [pc, #412]	; 801bf5c <__ieee754_acosf+0x1b8>
 801bdc0:	2b00      	cmp	r3, #0
 801bdc2:	bfd8      	it	le
 801bdc4:	eeb0 0a48 	vmovle.f32	s0, s16
 801bdc8:	ecbd 8b0c 	vpop	{d8-d13}
 801bdcc:	bd08      	pop	{r3, pc}
 801bdce:	dd04      	ble.n	801bdda <__ieee754_acosf+0x36>
 801bdd0:	ee30 8a40 	vsub.f32	s16, s0, s0
 801bdd4:	ee88 0a08 	vdiv.f32	s0, s16, s16
 801bdd8:	e7f6      	b.n	801bdc8 <__ieee754_acosf+0x24>
 801bdda:	f1b2 5f7c 	cmp.w	r2, #1056964608	; 0x3f000000
 801bdde:	da3e      	bge.n	801be5e <__ieee754_acosf+0xba>
 801bde0:	f1b2 5f0c 	cmp.w	r2, #587202560	; 0x23000000
 801bde4:	f340 80b5 	ble.w	801bf52 <__ieee754_acosf+0x1ae>
 801bde8:	ee60 7a00 	vmul.f32	s15, s0, s0
 801bdec:	eddf 6a5c 	vldr	s13, [pc, #368]	; 801bf60 <__ieee754_acosf+0x1bc>
 801bdf0:	ed9f 7a5c 	vldr	s14, [pc, #368]	; 801bf64 <__ieee754_acosf+0x1c0>
 801bdf4:	ed9f 6a5c 	vldr	s12, [pc, #368]	; 801bf68 <__ieee754_acosf+0x1c4>
 801bdf8:	ed9f 8a5c 	vldr	s16, [pc, #368]	; 801bf6c <__ieee754_acosf+0x1c8>
 801bdfc:	eea7 7aa6 	vfma.f32	s14, s15, s13
 801be00:	eddf 6a5b 	vldr	s13, [pc, #364]	; 801bf70 <__ieee754_acosf+0x1cc>
 801be04:	eee7 6a87 	vfma.f32	s13, s15, s14
 801be08:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 801bf74 <__ieee754_acosf+0x1d0>
 801be0c:	eea7 7aa6 	vfma.f32	s14, s15, s13
 801be10:	eddf 6a59 	vldr	s13, [pc, #356]	; 801bf78 <__ieee754_acosf+0x1d4>
 801be14:	eee7 6a87 	vfma.f32	s13, s15, s14
 801be18:	ed9f 7a58 	vldr	s14, [pc, #352]	; 801bf7c <__ieee754_acosf+0x1d8>
 801be1c:	eea7 7aa6 	vfma.f32	s14, s15, s13
 801be20:	eddf 6a57 	vldr	s13, [pc, #348]	; 801bf80 <__ieee754_acosf+0x1dc>
 801be24:	eea7 6aa6 	vfma.f32	s12, s15, s13
 801be28:	eddf 6a56 	vldr	s13, [pc, #344]	; 801bf84 <__ieee754_acosf+0x1e0>
 801be2c:	eee7 6a86 	vfma.f32	s13, s15, s12
 801be30:	ed9f 6a55 	vldr	s12, [pc, #340]	; 801bf88 <__ieee754_acosf+0x1e4>
 801be34:	eea7 6aa6 	vfma.f32	s12, s15, s13
 801be38:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 801be3c:	eee7 6a86 	vfma.f32	s13, s15, s12
 801be40:	ee27 7a27 	vmul.f32	s14, s14, s15
 801be44:	eef0 7a66 	vmov.f32	s15, s13
 801be48:	eec7 6a27 	vdiv.f32	s13, s14, s15
 801be4c:	eea0 8a66 	vfms.f32	s16, s0, s13
 801be50:	ee30 8a48 	vsub.f32	s16, s0, s16
 801be54:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 801bf8c <__ieee754_acosf+0x1e8>
 801be58:	ee30 0a48 	vsub.f32	s0, s0, s16
 801be5c:	e7b4      	b.n	801bdc8 <__ieee754_acosf+0x24>
 801be5e:	2b00      	cmp	r3, #0
 801be60:	eddf da3f 	vldr	s27, [pc, #252]	; 801bf60 <__ieee754_acosf+0x1bc>
 801be64:	eddf ca3f 	vldr	s25, [pc, #252]	; 801bf64 <__ieee754_acosf+0x1c0>
 801be68:	ed9f ca41 	vldr	s24, [pc, #260]	; 801bf70 <__ieee754_acosf+0x1cc>
 801be6c:	eddf ba41 	vldr	s23, [pc, #260]	; 801bf74 <__ieee754_acosf+0x1d0>
 801be70:	ed9f ba41 	vldr	s22, [pc, #260]	; 801bf78 <__ieee754_acosf+0x1d4>
 801be74:	eddf 8a41 	vldr	s17, [pc, #260]	; 801bf7c <__ieee754_acosf+0x1d8>
 801be78:	ed9f da41 	vldr	s26, [pc, #260]	; 801bf80 <__ieee754_acosf+0x1dc>
 801be7c:	eddf aa3a 	vldr	s21, [pc, #232]	; 801bf68 <__ieee754_acosf+0x1c4>
 801be80:	ed9f aa40 	vldr	s20, [pc, #256]	; 801bf84 <__ieee754_acosf+0x1e0>
 801be84:	eddf 9a40 	vldr	s19, [pc, #256]	; 801bf88 <__ieee754_acosf+0x1e4>
 801be88:	eeb7 9a00 	vmov.f32	s18, #112	; 0x3f800000  1.0
 801be8c:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 801be90:	da28      	bge.n	801bee4 <__ieee754_acosf+0x140>
 801be92:	ee30 0a09 	vadd.f32	s0, s0, s18
 801be96:	ee20 0a27 	vmul.f32	s0, s0, s15
 801be9a:	eee0 ca2d 	vfma.f32	s25, s0, s27
 801be9e:	eee0 aa0d 	vfma.f32	s21, s0, s26
 801bea2:	eea0 ca2c 	vfma.f32	s24, s0, s25
 801bea6:	eea0 aa2a 	vfma.f32	s20, s0, s21
 801beaa:	eee0 ba0c 	vfma.f32	s23, s0, s24
 801beae:	eee0 9a0a 	vfma.f32	s19, s0, s20
 801beb2:	eea0 ba2b 	vfma.f32	s22, s0, s23
 801beb6:	eea0 9a29 	vfma.f32	s18, s0, s19
 801beba:	eee0 8a0b 	vfma.f32	s17, s0, s22
 801bebe:	ee68 8a80 	vmul.f32	s17, s17, s0
 801bec2:	f000 f997 	bl	801c1f4 <__ieee754_sqrtf>
 801bec6:	ee88 7a89 	vdiv.f32	s14, s17, s18
 801beca:	eddf 7a31 	vldr	s15, [pc, #196]	; 801bf90 <__ieee754_acosf+0x1ec>
 801bece:	eee0 7a07 	vfma.f32	s15, s0, s14
 801bed2:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 801bed6:	ee77 7a80 	vadd.f32	s15, s15, s0
 801beda:	ed9f 0a2e 	vldr	s0, [pc, #184]	; 801bf94 <__ieee754_acosf+0x1f0>
 801bede:	eea7 0ac7 	vfms.f32	s0, s15, s14
 801bee2:	e771      	b.n	801bdc8 <__ieee754_acosf+0x24>
 801bee4:	ee39 8a40 	vsub.f32	s16, s18, s0
 801bee8:	ee28 8a27 	vmul.f32	s16, s16, s15
 801beec:	eeb0 0a48 	vmov.f32	s0, s16
 801bef0:	f000 f980 	bl	801c1f4 <__ieee754_sqrtf>
 801bef4:	eee8 ca2d 	vfma.f32	s25, s16, s27
 801bef8:	eee8 aa0d 	vfma.f32	s21, s16, s26
 801befc:	eea8 ca2c 	vfma.f32	s24, s16, s25
 801bf00:	eea8 aa2a 	vfma.f32	s20, s16, s21
 801bf04:	eee8 ba0c 	vfma.f32	s23, s16, s24
 801bf08:	ee10 3a10 	vmov	r3, s0
 801bf0c:	eea8 ba2b 	vfma.f32	s22, s16, s23
 801bf10:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 801bf14:	f023 030f 	bic.w	r3, r3, #15
 801bf18:	eee8 9a0a 	vfma.f32	s19, s16, s20
 801bf1c:	ee07 3a90 	vmov	s15, r3
 801bf20:	eee8 8a0b 	vfma.f32	s17, s16, s22
 801bf24:	eeb0 6a48 	vmov.f32	s12, s16
 801bf28:	eea7 6ae7 	vfms.f32	s12, s15, s15
 801bf2c:	eea8 9a29 	vfma.f32	s18, s16, s19
 801bf30:	ee77 6a80 	vadd.f32	s13, s15, s0
 801bf34:	ee68 8a88 	vmul.f32	s17, s17, s16
 801bf38:	eeb0 7a40 	vmov.f32	s14, s0
 801bf3c:	ee86 0a26 	vdiv.f32	s0, s12, s13
 801bf40:	eec8 6a89 	vdiv.f32	s13, s17, s18
 801bf44:	eea7 0a26 	vfma.f32	s0, s14, s13
 801bf48:	ee30 0a27 	vadd.f32	s0, s0, s15
 801bf4c:	ee30 0a00 	vadd.f32	s0, s0, s0
 801bf50:	e73a      	b.n	801bdc8 <__ieee754_acosf+0x24>
 801bf52:	ed9f 0a11 	vldr	s0, [pc, #68]	; 801bf98 <__ieee754_acosf+0x1f4>
 801bf56:	e737      	b.n	801bdc8 <__ieee754_acosf+0x24>
 801bf58:	40490fdb 	.word	0x40490fdb
 801bf5c:	00000000 	.word	0x00000000
 801bf60:	3811ef08 	.word	0x3811ef08
 801bf64:	3a4f7f04 	.word	0x3a4f7f04
 801bf68:	bf303361 	.word	0xbf303361
 801bf6c:	33a22168 	.word	0x33a22168
 801bf70:	bd241146 	.word	0xbd241146
 801bf74:	3e4e0aa8 	.word	0x3e4e0aa8
 801bf78:	bea6b090 	.word	0xbea6b090
 801bf7c:	3e2aaaab 	.word	0x3e2aaaab
 801bf80:	3d9dc62e 	.word	0x3d9dc62e
 801bf84:	4001572d 	.word	0x4001572d
 801bf88:	c019d139 	.word	0xc019d139
 801bf8c:	3fc90fda 	.word	0x3fc90fda
 801bf90:	b3a22168 	.word	0xb3a22168
 801bf94:	40490fda 	.word	0x40490fda
 801bf98:	3fc90fdb 	.word	0x3fc90fdb

0801bf9c <__ieee754_rem_pio2f>:
 801bf9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801bf9e:	ee10 6a10 	vmov	r6, s0
 801bfa2:	4b86      	ldr	r3, [pc, #536]	; (801c1bc <__ieee754_rem_pio2f+0x220>)
 801bfa4:	f026 4400 	bic.w	r4, r6, #2147483648	; 0x80000000
 801bfa8:	429c      	cmp	r4, r3
 801bfaa:	b087      	sub	sp, #28
 801bfac:	4605      	mov	r5, r0
 801bfae:	dc05      	bgt.n	801bfbc <__ieee754_rem_pio2f+0x20>
 801bfb0:	2300      	movs	r3, #0
 801bfb2:	ed85 0a00 	vstr	s0, [r5]
 801bfb6:	6043      	str	r3, [r0, #4]
 801bfb8:	2000      	movs	r0, #0
 801bfba:	e020      	b.n	801bffe <__ieee754_rem_pio2f+0x62>
 801bfbc:	4b80      	ldr	r3, [pc, #512]	; (801c1c0 <__ieee754_rem_pio2f+0x224>)
 801bfbe:	429c      	cmp	r4, r3
 801bfc0:	dc38      	bgt.n	801c034 <__ieee754_rem_pio2f+0x98>
 801bfc2:	2e00      	cmp	r6, #0
 801bfc4:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 801c1c4 <__ieee754_rem_pio2f+0x228>
 801bfc8:	4b7f      	ldr	r3, [pc, #508]	; (801c1c8 <__ieee754_rem_pio2f+0x22c>)
 801bfca:	f024 040f 	bic.w	r4, r4, #15
 801bfce:	dd18      	ble.n	801c002 <__ieee754_rem_pio2f+0x66>
 801bfd0:	429c      	cmp	r4, r3
 801bfd2:	ee70 7a47 	vsub.f32	s15, s0, s14
 801bfd6:	bf09      	itett	eq
 801bfd8:	ed9f 7a7c 	vldreq	s14, [pc, #496]	; 801c1cc <__ieee754_rem_pio2f+0x230>
 801bfdc:	ed9f 7a7c 	vldrne	s14, [pc, #496]	; 801c1d0 <__ieee754_rem_pio2f+0x234>
 801bfe0:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 801bfe4:	ed9f 7a7b 	vldreq	s14, [pc, #492]	; 801c1d4 <__ieee754_rem_pio2f+0x238>
 801bfe8:	ee77 6ac7 	vsub.f32	s13, s15, s14
 801bfec:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801bff0:	edc0 6a00 	vstr	s13, [r0]
 801bff4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801bff8:	edc0 7a01 	vstr	s15, [r0, #4]
 801bffc:	2001      	movs	r0, #1
 801bffe:	b007      	add	sp, #28
 801c000:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801c002:	429c      	cmp	r4, r3
 801c004:	ee70 7a07 	vadd.f32	s15, s0, s14
 801c008:	bf09      	itett	eq
 801c00a:	ed9f 7a70 	vldreq	s14, [pc, #448]	; 801c1cc <__ieee754_rem_pio2f+0x230>
 801c00e:	ed9f 7a70 	vldrne	s14, [pc, #448]	; 801c1d0 <__ieee754_rem_pio2f+0x234>
 801c012:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 801c016:	ed9f 7a6f 	vldreq	s14, [pc, #444]	; 801c1d4 <__ieee754_rem_pio2f+0x238>
 801c01a:	ee77 6a87 	vadd.f32	s13, s15, s14
 801c01e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801c022:	edc0 6a00 	vstr	s13, [r0]
 801c026:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c02a:	edc0 7a01 	vstr	s15, [r0, #4]
 801c02e:	f04f 30ff 	mov.w	r0, #4294967295
 801c032:	e7e4      	b.n	801bffe <__ieee754_rem_pio2f+0x62>
 801c034:	4b68      	ldr	r3, [pc, #416]	; (801c1d8 <__ieee754_rem_pio2f+0x23c>)
 801c036:	429c      	cmp	r4, r3
 801c038:	dc71      	bgt.n	801c11e <__ieee754_rem_pio2f+0x182>
 801c03a:	f000 ffd3 	bl	801cfe4 <fabsf>
 801c03e:	ed9f 7a67 	vldr	s14, [pc, #412]	; 801c1dc <__ieee754_rem_pio2f+0x240>
 801c042:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 801c046:	eee0 7a07 	vfma.f32	s15, s0, s14
 801c04a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801c04e:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 801c052:	ee17 0a90 	vmov	r0, s15
 801c056:	eddf 7a5b 	vldr	s15, [pc, #364]	; 801c1c4 <__ieee754_rem_pio2f+0x228>
 801c05a:	eeb1 7a46 	vneg.f32	s14, s12
 801c05e:	eea7 0a27 	vfma.f32	s0, s14, s15
 801c062:	281f      	cmp	r0, #31
 801c064:	eddf 7a5a 	vldr	s15, [pc, #360]	; 801c1d0 <__ieee754_rem_pio2f+0x234>
 801c068:	ee66 7a27 	vmul.f32	s15, s12, s15
 801c06c:	ee70 6a67 	vsub.f32	s13, s0, s15
 801c070:	ee16 3a90 	vmov	r3, s13
 801c074:	dc1c      	bgt.n	801c0b0 <__ieee754_rem_pio2f+0x114>
 801c076:	1e47      	subs	r7, r0, #1
 801c078:	4959      	ldr	r1, [pc, #356]	; (801c1e0 <__ieee754_rem_pio2f+0x244>)
 801c07a:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 801c07e:	f024 02ff 	bic.w	r2, r4, #255	; 0xff
 801c082:	428a      	cmp	r2, r1
 801c084:	d014      	beq.n	801c0b0 <__ieee754_rem_pio2f+0x114>
 801c086:	602b      	str	r3, [r5, #0]
 801c088:	ed95 7a00 	vldr	s14, [r5]
 801c08c:	ee30 0a47 	vsub.f32	s0, s0, s14
 801c090:	2e00      	cmp	r6, #0
 801c092:	ee30 0a67 	vsub.f32	s0, s0, s15
 801c096:	ed85 0a01 	vstr	s0, [r5, #4]
 801c09a:	dab0      	bge.n	801bffe <__ieee754_rem_pio2f+0x62>
 801c09c:	eeb1 7a47 	vneg.f32	s14, s14
 801c0a0:	eeb1 0a40 	vneg.f32	s0, s0
 801c0a4:	ed85 7a00 	vstr	s14, [r5]
 801c0a8:	ed85 0a01 	vstr	s0, [r5, #4]
 801c0ac:	4240      	negs	r0, r0
 801c0ae:	e7a6      	b.n	801bffe <__ieee754_rem_pio2f+0x62>
 801c0b0:	15e4      	asrs	r4, r4, #23
 801c0b2:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801c0b6:	1aa2      	subs	r2, r4, r2
 801c0b8:	2a08      	cmp	r2, #8
 801c0ba:	dde4      	ble.n	801c086 <__ieee754_rem_pio2f+0xea>
 801c0bc:	eddf 7a43 	vldr	s15, [pc, #268]	; 801c1cc <__ieee754_rem_pio2f+0x230>
 801c0c0:	eef0 6a40 	vmov.f32	s13, s0
 801c0c4:	eee7 6a27 	vfma.f32	s13, s14, s15
 801c0c8:	ee30 0a66 	vsub.f32	s0, s0, s13
 801c0cc:	eea7 0a27 	vfma.f32	s0, s14, s15
 801c0d0:	eddf 7a40 	vldr	s15, [pc, #256]	; 801c1d4 <__ieee754_rem_pio2f+0x238>
 801c0d4:	ee96 0a27 	vfnms.f32	s0, s12, s15
 801c0d8:	ee76 5ac0 	vsub.f32	s11, s13, s0
 801c0dc:	eef0 7a40 	vmov.f32	s15, s0
 801c0e0:	ee15 3a90 	vmov	r3, s11
 801c0e4:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801c0e8:	1aa4      	subs	r4, r4, r2
 801c0ea:	2c19      	cmp	r4, #25
 801c0ec:	dc04      	bgt.n	801c0f8 <__ieee754_rem_pio2f+0x15c>
 801c0ee:	edc5 5a00 	vstr	s11, [r5]
 801c0f2:	eeb0 0a66 	vmov.f32	s0, s13
 801c0f6:	e7c7      	b.n	801c088 <__ieee754_rem_pio2f+0xec>
 801c0f8:	eddf 5a3a 	vldr	s11, [pc, #232]	; 801c1e4 <__ieee754_rem_pio2f+0x248>
 801c0fc:	eeb0 0a66 	vmov.f32	s0, s13
 801c100:	eea7 0a25 	vfma.f32	s0, s14, s11
 801c104:	ee76 7ac0 	vsub.f32	s15, s13, s0
 801c108:	eee7 7a25 	vfma.f32	s15, s14, s11
 801c10c:	ed9f 7a36 	vldr	s14, [pc, #216]	; 801c1e8 <__ieee754_rem_pio2f+0x24c>
 801c110:	eed6 7a07 	vfnms.f32	s15, s12, s14
 801c114:	ee30 7a67 	vsub.f32	s14, s0, s15
 801c118:	ed85 7a00 	vstr	s14, [r5]
 801c11c:	e7b4      	b.n	801c088 <__ieee754_rem_pio2f+0xec>
 801c11e:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 801c122:	db06      	blt.n	801c132 <__ieee754_rem_pio2f+0x196>
 801c124:	ee70 7a40 	vsub.f32	s15, s0, s0
 801c128:	edc0 7a01 	vstr	s15, [r0, #4]
 801c12c:	edc0 7a00 	vstr	s15, [r0]
 801c130:	e742      	b.n	801bfb8 <__ieee754_rem_pio2f+0x1c>
 801c132:	15e2      	asrs	r2, r4, #23
 801c134:	3a86      	subs	r2, #134	; 0x86
 801c136:	eba4 53c2 	sub.w	r3, r4, r2, lsl #23
 801c13a:	ee07 3a90 	vmov	s15, r3
 801c13e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 801c142:	eddf 6a2a 	vldr	s13, [pc, #168]	; 801c1ec <__ieee754_rem_pio2f+0x250>
 801c146:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801c14a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801c14e:	ed8d 7a03 	vstr	s14, [sp, #12]
 801c152:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801c156:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 801c15a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801c15e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801c162:	ed8d 7a04 	vstr	s14, [sp, #16]
 801c166:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801c16a:	eef5 7a40 	vcmp.f32	s15, #0.0
 801c16e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c172:	edcd 7a05 	vstr	s15, [sp, #20]
 801c176:	d11e      	bne.n	801c1b6 <__ieee754_rem_pio2f+0x21a>
 801c178:	eeb5 7a40 	vcmp.f32	s14, #0.0
 801c17c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c180:	bf14      	ite	ne
 801c182:	2302      	movne	r3, #2
 801c184:	2301      	moveq	r3, #1
 801c186:	491a      	ldr	r1, [pc, #104]	; (801c1f0 <__ieee754_rem_pio2f+0x254>)
 801c188:	9101      	str	r1, [sp, #4]
 801c18a:	2102      	movs	r1, #2
 801c18c:	9100      	str	r1, [sp, #0]
 801c18e:	a803      	add	r0, sp, #12
 801c190:	4629      	mov	r1, r5
 801c192:	f000 f8d5 	bl	801c340 <__kernel_rem_pio2f>
 801c196:	2e00      	cmp	r6, #0
 801c198:	f6bf af31 	bge.w	801bffe <__ieee754_rem_pio2f+0x62>
 801c19c:	edd5 7a00 	vldr	s15, [r5]
 801c1a0:	eef1 7a67 	vneg.f32	s15, s15
 801c1a4:	edc5 7a00 	vstr	s15, [r5]
 801c1a8:	edd5 7a01 	vldr	s15, [r5, #4]
 801c1ac:	eef1 7a67 	vneg.f32	s15, s15
 801c1b0:	edc5 7a01 	vstr	s15, [r5, #4]
 801c1b4:	e77a      	b.n	801c0ac <__ieee754_rem_pio2f+0x110>
 801c1b6:	2303      	movs	r3, #3
 801c1b8:	e7e5      	b.n	801c186 <__ieee754_rem_pio2f+0x1ea>
 801c1ba:	bf00      	nop
 801c1bc:	3f490fd8 	.word	0x3f490fd8
 801c1c0:	4016cbe3 	.word	0x4016cbe3
 801c1c4:	3fc90f80 	.word	0x3fc90f80
 801c1c8:	3fc90fd0 	.word	0x3fc90fd0
 801c1cc:	37354400 	.word	0x37354400
 801c1d0:	37354443 	.word	0x37354443
 801c1d4:	2e85a308 	.word	0x2e85a308
 801c1d8:	43490f80 	.word	0x43490f80
 801c1dc:	3f22f984 	.word	0x3f22f984
 801c1e0:	08020620 	.word	0x08020620
 801c1e4:	2e85a300 	.word	0x2e85a300
 801c1e8:	248d3132 	.word	0x248d3132
 801c1ec:	43800000 	.word	0x43800000
 801c1f0:	080206a0 	.word	0x080206a0

0801c1f4 <__ieee754_sqrtf>:
 801c1f4:	ee10 2a10 	vmov	r2, s0
 801c1f8:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 801c1fc:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 801c200:	b570      	push	{r4, r5, r6, lr}
 801c202:	d302      	bcc.n	801c20a <__ieee754_sqrtf+0x16>
 801c204:	eea0 0a00 	vfma.f32	s0, s0, s0
 801c208:	bd70      	pop	{r4, r5, r6, pc}
 801c20a:	b3b1      	cbz	r1, 801c27a <__ieee754_sqrtf+0x86>
 801c20c:	2a00      	cmp	r2, #0
 801c20e:	da04      	bge.n	801c21a <__ieee754_sqrtf+0x26>
 801c210:	ee70 7a40 	vsub.f32	s15, s0, s0
 801c214:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 801c218:	bd70      	pop	{r4, r5, r6, pc}
 801c21a:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 801c21e:	ea4f 53e2 	mov.w	r3, r2, asr #23
 801c222:	d204      	bcs.n	801c22e <__ieee754_sqrtf+0x3a>
 801c224:	2100      	movs	r1, #0
 801c226:	0210      	lsls	r0, r2, #8
 801c228:	d528      	bpl.n	801c27c <__ieee754_sqrtf+0x88>
 801c22a:	3901      	subs	r1, #1
 801c22c:	1a5b      	subs	r3, r3, r1
 801c22e:	3b7f      	subs	r3, #127	; 0x7f
 801c230:	f3c2 0216 	ubfx	r2, r2, #0, #23
 801c234:	07d9      	lsls	r1, r3, #31
 801c236:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 801c23a:	bf48      	it	mi
 801c23c:	0052      	lslmi	r2, r2, #1
 801c23e:	1059      	asrs	r1, r3, #1
 801c240:	2300      	movs	r3, #0
 801c242:	0052      	lsls	r2, r2, #1
 801c244:	2419      	movs	r4, #25
 801c246:	461e      	mov	r6, r3
 801c248:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 801c24c:	1835      	adds	r5, r6, r0
 801c24e:	4295      	cmp	r5, r2
 801c250:	bfde      	ittt	le
 801c252:	182e      	addle	r6, r5, r0
 801c254:	1b52      	suble	r2, r2, r5
 801c256:	181b      	addle	r3, r3, r0
 801c258:	3c01      	subs	r4, #1
 801c25a:	ea4f 0242 	mov.w	r2, r2, lsl #1
 801c25e:	ea4f 0050 	mov.w	r0, r0, lsr #1
 801c262:	d1f3      	bne.n	801c24c <__ieee754_sqrtf+0x58>
 801c264:	b112      	cbz	r2, 801c26c <__ieee754_sqrtf+0x78>
 801c266:	3301      	adds	r3, #1
 801c268:	f023 0301 	bic.w	r3, r3, #1
 801c26c:	105b      	asrs	r3, r3, #1
 801c26e:	f103 537c 	add.w	r3, r3, #1056964608	; 0x3f000000
 801c272:	eb03 53c1 	add.w	r3, r3, r1, lsl #23
 801c276:	ee00 3a10 	vmov	s0, r3
 801c27a:	bd70      	pop	{r4, r5, r6, pc}
 801c27c:	0052      	lsls	r2, r2, #1
 801c27e:	3101      	adds	r1, #1
 801c280:	e7d1      	b.n	801c226 <__ieee754_sqrtf+0x32>
	...

0801c284 <__kernel_cosf>:
 801c284:	ee10 3a10 	vmov	r3, s0
 801c288:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801c28c:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 801c290:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 801c294:	da05      	bge.n	801c2a2 <__kernel_cosf+0x1e>
 801c296:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 801c29a:	ee17 2a90 	vmov	r2, s15
 801c29e:	2a00      	cmp	r2, #0
 801c2a0:	d03b      	beq.n	801c31a <__kernel_cosf+0x96>
 801c2a2:	ee20 7a00 	vmul.f32	s14, s0, s0
 801c2a6:	ed9f 6a1e 	vldr	s12, [pc, #120]	; 801c320 <__kernel_cosf+0x9c>
 801c2aa:	eddf 7a1e 	vldr	s15, [pc, #120]	; 801c324 <__kernel_cosf+0xa0>
 801c2ae:	eddf 5a1e 	vldr	s11, [pc, #120]	; 801c328 <__kernel_cosf+0xa4>
 801c2b2:	4a1e      	ldr	r2, [pc, #120]	; (801c32c <__kernel_cosf+0xa8>)
 801c2b4:	eea7 6a27 	vfma.f32	s12, s14, s15
 801c2b8:	4293      	cmp	r3, r2
 801c2ba:	ee60 0a20 	vmul.f32	s1, s0, s1
 801c2be:	eee7 5a06 	vfma.f32	s11, s14, s12
 801c2c2:	ed9f 6a1b 	vldr	s12, [pc, #108]	; 801c330 <__kernel_cosf+0xac>
 801c2c6:	eea7 6a25 	vfma.f32	s12, s14, s11
 801c2ca:	eddf 5a1a 	vldr	s11, [pc, #104]	; 801c334 <__kernel_cosf+0xb0>
 801c2ce:	eee7 5a06 	vfma.f32	s11, s14, s12
 801c2d2:	ed9f 6a19 	vldr	s12, [pc, #100]	; 801c338 <__kernel_cosf+0xb4>
 801c2d6:	eea7 6a25 	vfma.f32	s12, s14, s11
 801c2da:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 801c2de:	ee26 6a07 	vmul.f32	s12, s12, s14
 801c2e2:	dc06      	bgt.n	801c2f2 <__kernel_cosf+0x6e>
 801c2e4:	eed7 0a06 	vfnms.f32	s1, s14, s12
 801c2e8:	eed7 0a25 	vfnms.f32	s1, s14, s11
 801c2ec:	ee36 0ae0 	vsub.f32	s0, s13, s1
 801c2f0:	4770      	bx	lr
 801c2f2:	4a12      	ldr	r2, [pc, #72]	; (801c33c <__kernel_cosf+0xb8>)
 801c2f4:	4293      	cmp	r3, r2
 801c2f6:	bfda      	itte	le
 801c2f8:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 801c2fc:	ee07 3a90 	vmovle	s15, r3
 801c300:	eef5 7a02 	vmovgt.f32	s15, #82	; 0x3e900000  0.2812500
 801c304:	ee76 6ae7 	vsub.f32	s13, s13, s15
 801c308:	eed7 0a06 	vfnms.f32	s1, s14, s12
 801c30c:	eed7 7a25 	vfnms.f32	s15, s14, s11
 801c310:	ee77 7ae0 	vsub.f32	s15, s15, s1
 801c314:	ee36 0ae7 	vsub.f32	s0, s13, s15
 801c318:	4770      	bx	lr
 801c31a:	eeb0 0a66 	vmov.f32	s0, s13
 801c31e:	4770      	bx	lr
 801c320:	310f74f6 	.word	0x310f74f6
 801c324:	ad47d74e 	.word	0xad47d74e
 801c328:	b493f27c 	.word	0xb493f27c
 801c32c:	3e999999 	.word	0x3e999999
 801c330:	37d00d01 	.word	0x37d00d01
 801c334:	bab60b61 	.word	0xbab60b61
 801c338:	3d2aaaab 	.word	0x3d2aaaab
 801c33c:	3f480000 	.word	0x3f480000

0801c340 <__kernel_rem_pio2f>:
 801c340:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c344:	ed2d 8b04 	vpush	{d8-d9}
 801c348:	b0d7      	sub	sp, #348	; 0x15c
 801c34a:	468b      	mov	fp, r1
 801c34c:	9301      	str	r3, [sp, #4]
 801c34e:	9964      	ldr	r1, [sp, #400]	; 0x190
 801c350:	4bcb      	ldr	r3, [pc, #812]	; (801c680 <__kernel_rem_pio2f+0x340>)
 801c352:	9002      	str	r0, [sp, #8]
 801c354:	f853 a021 	ldr.w	sl, [r3, r1, lsl #2]
 801c358:	9b01      	ldr	r3, [sp, #4]
 801c35a:	9e65      	ldr	r6, [sp, #404]	; 0x194
 801c35c:	ed9f 7acc 	vldr	s14, [pc, #816]	; 801c690 <__kernel_rem_pio2f+0x350>
 801c360:	3b01      	subs	r3, #1
 801c362:	1ed0      	subs	r0, r2, #3
 801c364:	2408      	movs	r4, #8
 801c366:	fb90 f0f4 	sdiv	r0, r0, r4
 801c36a:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 801c36e:	1c45      	adds	r5, r0, #1
 801c370:	1ac7      	subs	r7, r0, r3
 801c372:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 801c376:	eb0a 0e03 	add.w	lr, sl, r3
 801c37a:	ac1a      	add	r4, sp, #104	; 0x68
 801c37c:	eb06 0c87 	add.w	ip, r6, r7, lsl #2
 801c380:	2200      	movs	r2, #0
 801c382:	4572      	cmp	r2, lr
 801c384:	dd0f      	ble.n	801c3a6 <__kernel_rem_pio2f+0x66>
 801c386:	f50d 7e84 	add.w	lr, sp, #264	; 0x108
 801c38a:	2400      	movs	r4, #0
 801c38c:	4554      	cmp	r4, sl
 801c38e:	dc26      	bgt.n	801c3de <__kernel_rem_pio2f+0x9e>
 801c390:	9a01      	ldr	r2, [sp, #4]
 801c392:	9f02      	ldr	r7, [sp, #8]
 801c394:	eddf 7abe 	vldr	s15, [pc, #760]	; 801c690 <__kernel_rem_pio2f+0x350>
 801c398:	4422      	add	r2, r4
 801c39a:	a91a      	add	r1, sp, #104	; 0x68
 801c39c:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 801c3a0:	f04f 0c00 	mov.w	ip, #0
 801c3a4:	e015      	b.n	801c3d2 <__kernel_rem_pio2f+0x92>
 801c3a6:	42d7      	cmn	r7, r2
 801c3a8:	bf5d      	ittte	pl
 801c3aa:	f85c 1022 	ldrpl.w	r1, [ip, r2, lsl #2]
 801c3ae:	ee07 1a90 	vmovpl	s15, r1
 801c3b2:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 801c3b6:	eef0 7a47 	vmovmi.f32	s15, s14
 801c3ba:	ece4 7a01 	vstmia	r4!, {s15}
 801c3be:	3201      	adds	r2, #1
 801c3c0:	e7df      	b.n	801c382 <__kernel_rem_pio2f+0x42>
 801c3c2:	ecf7 6a01 	vldmia	r7!, {s13}
 801c3c6:	ed32 7a01 	vldmdb	r2!, {s14}
 801c3ca:	eee6 7a87 	vfma.f32	s15, s13, s14
 801c3ce:	f10c 0c01 	add.w	ip, ip, #1
 801c3d2:	459c      	cmp	ip, r3
 801c3d4:	ddf5      	ble.n	801c3c2 <__kernel_rem_pio2f+0x82>
 801c3d6:	ecee 7a01 	vstmia	lr!, {s15}
 801c3da:	3401      	adds	r4, #1
 801c3dc:	e7d6      	b.n	801c38c <__kernel_rem_pio2f+0x4c>
 801c3de:	aa06      	add	r2, sp, #24
 801c3e0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 801c3e4:	9204      	str	r2, [sp, #16]
 801c3e6:	eddf 8aa7 	vldr	s17, [pc, #668]	; 801c684 <__kernel_rem_pio2f+0x344>
 801c3ea:	ed9f 9aa7 	vldr	s18, [pc, #668]	; 801c688 <__kernel_rem_pio2f+0x348>
 801c3ee:	eb06 0280 	add.w	r2, r6, r0, lsl #2
 801c3f2:	9203      	str	r2, [sp, #12]
 801c3f4:	4657      	mov	r7, sl
 801c3f6:	aa56      	add	r2, sp, #344	; 0x158
 801c3f8:	f107 4880 	add.w	r8, r7, #1073741824	; 0x40000000
 801c3fc:	eb02 0287 	add.w	r2, r2, r7, lsl #2
 801c400:	f108 38ff 	add.w	r8, r8, #4294967295
 801c404:	ed12 0a14 	vldr	s0, [r2, #-80]	; 0xffffffb0
 801c408:	ea4f 0888 	mov.w	r8, r8, lsl #2
 801c40c:	aa56      	add	r2, sp, #344	; 0x158
 801c40e:	eb02 0008 	add.w	r0, r2, r8
 801c412:	384c      	subs	r0, #76	; 0x4c
 801c414:	2200      	movs	r2, #0
 801c416:	1abc      	subs	r4, r7, r2
 801c418:	2c00      	cmp	r4, #0
 801c41a:	dc4a      	bgt.n	801c4b2 <__kernel_rem_pio2f+0x172>
 801c41c:	4628      	mov	r0, r5
 801c41e:	9305      	str	r3, [sp, #20]
 801c420:	f000 fe2a 	bl	801d078 <scalbnf>
 801c424:	eeb0 8a40 	vmov.f32	s16, s0
 801c428:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 801c42c:	ee28 0a00 	vmul.f32	s0, s16, s0
 801c430:	f000 fde0 	bl	801cff4 <floorf>
 801c434:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 801c438:	eea0 8a67 	vfms.f32	s16, s0, s15
 801c43c:	2d00      	cmp	r5, #0
 801c43e:	9b05      	ldr	r3, [sp, #20]
 801c440:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 801c444:	ee17 9a90 	vmov	r9, s15
 801c448:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801c44c:	ee38 8a67 	vsub.f32	s16, s16, s15
 801c450:	dd44      	ble.n	801c4dc <__kernel_rem_pio2f+0x19c>
 801c452:	1e78      	subs	r0, r7, #1
 801c454:	aa06      	add	r2, sp, #24
 801c456:	f1c5 0408 	rsb	r4, r5, #8
 801c45a:	f852 6020 	ldr.w	r6, [r2, r0, lsl #2]
 801c45e:	fa46 f204 	asr.w	r2, r6, r4
 801c462:	4491      	add	r9, r2
 801c464:	40a2      	lsls	r2, r4
 801c466:	1ab6      	subs	r6, r6, r2
 801c468:	aa06      	add	r2, sp, #24
 801c46a:	f842 6020 	str.w	r6, [r2, r0, lsl #2]
 801c46e:	f1c5 0207 	rsb	r2, r5, #7
 801c472:	4116      	asrs	r6, r2
 801c474:	2e00      	cmp	r6, #0
 801c476:	dd40      	ble.n	801c4fa <__kernel_rem_pio2f+0x1ba>
 801c478:	2400      	movs	r4, #0
 801c47a:	f109 0901 	add.w	r9, r9, #1
 801c47e:	4620      	mov	r0, r4
 801c480:	42a7      	cmp	r7, r4
 801c482:	dc75      	bgt.n	801c570 <__kernel_rem_pio2f+0x230>
 801c484:	2d00      	cmp	r5, #0
 801c486:	dd05      	ble.n	801c494 <__kernel_rem_pio2f+0x154>
 801c488:	2d01      	cmp	r5, #1
 801c48a:	f000 8086 	beq.w	801c59a <__kernel_rem_pio2f+0x25a>
 801c48e:	2d02      	cmp	r5, #2
 801c490:	f000 808d 	beq.w	801c5ae <__kernel_rem_pio2f+0x26e>
 801c494:	2e02      	cmp	r6, #2
 801c496:	d130      	bne.n	801c4fa <__kernel_rem_pio2f+0x1ba>
 801c498:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 801c49c:	ee30 8a48 	vsub.f32	s16, s0, s16
 801c4a0:	b358      	cbz	r0, 801c4fa <__kernel_rem_pio2f+0x1ba>
 801c4a2:	4628      	mov	r0, r5
 801c4a4:	9305      	str	r3, [sp, #20]
 801c4a6:	f000 fde7 	bl	801d078 <scalbnf>
 801c4aa:	9b05      	ldr	r3, [sp, #20]
 801c4ac:	ee38 8a40 	vsub.f32	s16, s16, s0
 801c4b0:	e023      	b.n	801c4fa <__kernel_rem_pio2f+0x1ba>
 801c4b2:	ee60 7a28 	vmul.f32	s15, s0, s17
 801c4b6:	ac06      	add	r4, sp, #24
 801c4b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801c4bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801c4c0:	eea7 0ac9 	vfms.f32	s0, s15, s18
 801c4c4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 801c4c8:	ee10 1a10 	vmov	r1, s0
 801c4cc:	ed30 0a01 	vldmdb	r0!, {s0}
 801c4d0:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 801c4d4:	ee37 0a80 	vadd.f32	s0, s15, s0
 801c4d8:	3201      	adds	r2, #1
 801c4da:	e79c      	b.n	801c416 <__kernel_rem_pio2f+0xd6>
 801c4dc:	d105      	bne.n	801c4ea <__kernel_rem_pio2f+0x1aa>
 801c4de:	1e7a      	subs	r2, r7, #1
 801c4e0:	a906      	add	r1, sp, #24
 801c4e2:	f851 6022 	ldr.w	r6, [r1, r2, lsl #2]
 801c4e6:	1236      	asrs	r6, r6, #8
 801c4e8:	e7c4      	b.n	801c474 <__kernel_rem_pio2f+0x134>
 801c4ea:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 801c4ee:	eeb4 8ae7 	vcmpe.f32	s16, s15
 801c4f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c4f6:	da39      	bge.n	801c56c <__kernel_rem_pio2f+0x22c>
 801c4f8:	2600      	movs	r6, #0
 801c4fa:	eeb5 8a40 	vcmp.f32	s16, #0.0
 801c4fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c502:	f040 808d 	bne.w	801c620 <__kernel_rem_pio2f+0x2e0>
 801c506:	1e7c      	subs	r4, r7, #1
 801c508:	4620      	mov	r0, r4
 801c50a:	2200      	movs	r2, #0
 801c50c:	4550      	cmp	r0, sl
 801c50e:	da55      	bge.n	801c5bc <__kernel_rem_pio2f+0x27c>
 801c510:	2a00      	cmp	r2, #0
 801c512:	d164      	bne.n	801c5de <__kernel_rem_pio2f+0x29e>
 801c514:	2401      	movs	r4, #1
 801c516:	f06f 0003 	mvn.w	r0, #3
 801c51a:	fb00 f204 	mul.w	r2, r0, r4
 801c51e:	9904      	ldr	r1, [sp, #16]
 801c520:	588a      	ldr	r2, [r1, r2]
 801c522:	2a00      	cmp	r2, #0
 801c524:	d050      	beq.n	801c5c8 <__kernel_rem_pio2f+0x288>
 801c526:	aa56      	add	r2, sp, #344	; 0x158
 801c528:	4490      	add	r8, r2
 801c52a:	9a01      	ldr	r2, [sp, #4]
 801c52c:	a91a      	add	r1, sp, #104	; 0x68
 801c52e:	443a      	add	r2, r7
 801c530:	1c78      	adds	r0, r7, #1
 801c532:	f1a8 0848 	sub.w	r8, r8, #72	; 0x48
 801c536:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 801c53a:	4427      	add	r7, r4
 801c53c:	42b8      	cmp	r0, r7
 801c53e:	f73f af5a 	bgt.w	801c3f6 <__kernel_rem_pio2f+0xb6>
 801c542:	9903      	ldr	r1, [sp, #12]
 801c544:	9e02      	ldr	r6, [sp, #8]
 801c546:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 801c54a:	9105      	str	r1, [sp, #20]
 801c54c:	ee07 1a90 	vmov	s15, r1
 801c550:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801c554:	2400      	movs	r4, #0
 801c556:	ece2 7a01 	vstmia	r2!, {s15}
 801c55a:	eddf 7a4d 	vldr	s15, [pc, #308]	; 801c690 <__kernel_rem_pio2f+0x350>
 801c55e:	4696      	mov	lr, r2
 801c560:	429c      	cmp	r4, r3
 801c562:	dd33      	ble.n	801c5cc <__kernel_rem_pio2f+0x28c>
 801c564:	ece8 7a01 	vstmia	r8!, {s15}
 801c568:	3001      	adds	r0, #1
 801c56a:	e7e7      	b.n	801c53c <__kernel_rem_pio2f+0x1fc>
 801c56c:	2602      	movs	r6, #2
 801c56e:	e783      	b.n	801c478 <__kernel_rem_pio2f+0x138>
 801c570:	aa06      	add	r2, sp, #24
 801c572:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 801c576:	b948      	cbnz	r0, 801c58c <__kernel_rem_pio2f+0x24c>
 801c578:	b12a      	cbz	r2, 801c586 <__kernel_rem_pio2f+0x246>
 801c57a:	a906      	add	r1, sp, #24
 801c57c:	f5c2 7280 	rsb	r2, r2, #256	; 0x100
 801c580:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
 801c584:	2201      	movs	r2, #1
 801c586:	3401      	adds	r4, #1
 801c588:	4610      	mov	r0, r2
 801c58a:	e779      	b.n	801c480 <__kernel_rem_pio2f+0x140>
 801c58c:	a906      	add	r1, sp, #24
 801c58e:	f1c2 02ff 	rsb	r2, r2, #255	; 0xff
 801c592:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
 801c596:	4602      	mov	r2, r0
 801c598:	e7f5      	b.n	801c586 <__kernel_rem_pio2f+0x246>
 801c59a:	1e7c      	subs	r4, r7, #1
 801c59c:	aa06      	add	r2, sp, #24
 801c59e:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 801c5a2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 801c5a6:	a906      	add	r1, sp, #24
 801c5a8:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
 801c5ac:	e772      	b.n	801c494 <__kernel_rem_pio2f+0x154>
 801c5ae:	1e7c      	subs	r4, r7, #1
 801c5b0:	aa06      	add	r2, sp, #24
 801c5b2:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 801c5b6:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 801c5ba:	e7f4      	b.n	801c5a6 <__kernel_rem_pio2f+0x266>
 801c5bc:	a906      	add	r1, sp, #24
 801c5be:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 801c5c2:	3801      	subs	r0, #1
 801c5c4:	430a      	orrs	r2, r1
 801c5c6:	e7a1      	b.n	801c50c <__kernel_rem_pio2f+0x1cc>
 801c5c8:	3401      	adds	r4, #1
 801c5ca:	e7a6      	b.n	801c51a <__kernel_rem_pio2f+0x1da>
 801c5cc:	ecf6 6a01 	vldmia	r6!, {s13}
 801c5d0:	ed3e 7a01 	vldmdb	lr!, {s14}
 801c5d4:	3401      	adds	r4, #1
 801c5d6:	eee6 7a87 	vfma.f32	s15, s13, s14
 801c5da:	e7c1      	b.n	801c560 <__kernel_rem_pio2f+0x220>
 801c5dc:	3c01      	subs	r4, #1
 801c5de:	ab06      	add	r3, sp, #24
 801c5e0:	3d08      	subs	r5, #8
 801c5e2:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 801c5e6:	2b00      	cmp	r3, #0
 801c5e8:	d0f8      	beq.n	801c5dc <__kernel_rem_pio2f+0x29c>
 801c5ea:	4628      	mov	r0, r5
 801c5ec:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 801c5f0:	f000 fd42 	bl	801d078 <scalbnf>
 801c5f4:	00a3      	lsls	r3, r4, #2
 801c5f6:	aa42      	add	r2, sp, #264	; 0x108
 801c5f8:	3304      	adds	r3, #4
 801c5fa:	ed9f 7a22 	vldr	s14, [pc, #136]	; 801c684 <__kernel_rem_pio2f+0x344>
 801c5fe:	18d0      	adds	r0, r2, r3
 801c600:	4622      	mov	r2, r4
 801c602:	2a00      	cmp	r2, #0
 801c604:	da46      	bge.n	801c694 <__kernel_rem_pio2f+0x354>
 801c606:	f10d 0eb8 	add.w	lr, sp, #184	; 0xb8
 801c60a:	2200      	movs	r2, #0
 801c60c:	1aa5      	subs	r5, r4, r2
 801c60e:	d460      	bmi.n	801c6d2 <__kernel_rem_pio2f+0x392>
 801c610:	a942      	add	r1, sp, #264	; 0x108
 801c612:	4f1e      	ldr	r7, [pc, #120]	; (801c68c <__kernel_rem_pio2f+0x34c>)
 801c614:	eddf 7a1e 	vldr	s15, [pc, #120]	; 801c690 <__kernel_rem_pio2f+0x350>
 801c618:	eb01 0585 	add.w	r5, r1, r5, lsl #2
 801c61c:	2000      	movs	r0, #0
 801c61e:	e050      	b.n	801c6c2 <__kernel_rem_pio2f+0x382>
 801c620:	4268      	negs	r0, r5
 801c622:	eeb0 0a48 	vmov.f32	s0, s16
 801c626:	f000 fd27 	bl	801d078 <scalbnf>
 801c62a:	ed9f 7a17 	vldr	s14, [pc, #92]	; 801c688 <__kernel_rem_pio2f+0x348>
 801c62e:	eeb4 0ac7 	vcmpe.f32	s0, s14
 801c632:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c636:	db19      	blt.n	801c66c <__kernel_rem_pio2f+0x32c>
 801c638:	eddf 7a12 	vldr	s15, [pc, #72]	; 801c684 <__kernel_rem_pio2f+0x344>
 801c63c:	ee60 7a27 	vmul.f32	s15, s0, s15
 801c640:	aa06      	add	r2, sp, #24
 801c642:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801c646:	1c7c      	adds	r4, r7, #1
 801c648:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801c64c:	3508      	adds	r5, #8
 801c64e:	eea7 0ac7 	vfms.f32	s0, s15, s14
 801c652:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801c656:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 801c65a:	ee10 3a10 	vmov	r3, s0
 801c65e:	f842 3027 	str.w	r3, [r2, r7, lsl #2]
 801c662:	ee17 3a90 	vmov	r3, s15
 801c666:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 801c66a:	e7be      	b.n	801c5ea <__kernel_rem_pio2f+0x2aa>
 801c66c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 801c670:	aa06      	add	r2, sp, #24
 801c672:	ee10 3a10 	vmov	r3, s0
 801c676:	463c      	mov	r4, r7
 801c678:	f842 3027 	str.w	r3, [r2, r7, lsl #2]
 801c67c:	e7b5      	b.n	801c5ea <__kernel_rem_pio2f+0x2aa>
 801c67e:	bf00      	nop
 801c680:	080209e4 	.word	0x080209e4
 801c684:	3b800000 	.word	0x3b800000
 801c688:	43800000 	.word	0x43800000
 801c68c:	080209b8 	.word	0x080209b8
 801c690:	00000000 	.word	0x00000000
 801c694:	a906      	add	r1, sp, #24
 801c696:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801c69a:	9101      	str	r1, [sp, #4]
 801c69c:	ee07 1a90 	vmov	s15, r1
 801c6a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801c6a4:	3a01      	subs	r2, #1
 801c6a6:	ee67 7a80 	vmul.f32	s15, s15, s0
 801c6aa:	ee20 0a07 	vmul.f32	s0, s0, s14
 801c6ae:	ed60 7a01 	vstmdb	r0!, {s15}
 801c6b2:	e7a6      	b.n	801c602 <__kernel_rem_pio2f+0x2c2>
 801c6b4:	ecf7 6a01 	vldmia	r7!, {s13}
 801c6b8:	ecb5 7a01 	vldmia	r5!, {s14}
 801c6bc:	eee6 7a87 	vfma.f32	s15, s13, s14
 801c6c0:	3001      	adds	r0, #1
 801c6c2:	4550      	cmp	r0, sl
 801c6c4:	dc01      	bgt.n	801c6ca <__kernel_rem_pio2f+0x38a>
 801c6c6:	4290      	cmp	r0, r2
 801c6c8:	ddf4      	ble.n	801c6b4 <__kernel_rem_pio2f+0x374>
 801c6ca:	ecee 7a01 	vstmia	lr!, {s15}
 801c6ce:	3201      	adds	r2, #1
 801c6d0:	e79c      	b.n	801c60c <__kernel_rem_pio2f+0x2cc>
 801c6d2:	9a64      	ldr	r2, [sp, #400]	; 0x190
 801c6d4:	2a03      	cmp	r2, #3
 801c6d6:	d843      	bhi.n	801c760 <__kernel_rem_pio2f+0x420>
 801c6d8:	e8df f002 	tbb	[pc, r2]
 801c6dc:	021d1d37 	.word	0x021d1d37
 801c6e0:	aa2e      	add	r2, sp, #184	; 0xb8
 801c6e2:	4413      	add	r3, r2
 801c6e4:	461a      	mov	r2, r3
 801c6e6:	4620      	mov	r0, r4
 801c6e8:	2800      	cmp	r0, #0
 801c6ea:	dc55      	bgt.n	801c798 <__kernel_rem_pio2f+0x458>
 801c6ec:	461a      	mov	r2, r3
 801c6ee:	4620      	mov	r0, r4
 801c6f0:	2801      	cmp	r0, #1
 801c6f2:	dc61      	bgt.n	801c7b8 <__kernel_rem_pio2f+0x478>
 801c6f4:	ed5f 7a1a 	vldr	s15, [pc, #-104]	; 801c690 <__kernel_rem_pio2f+0x350>
 801c6f8:	2c01      	cmp	r4, #1
 801c6fa:	dc6d      	bgt.n	801c7d8 <__kernel_rem_pio2f+0x498>
 801c6fc:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 801c700:	ed9d 7a2f 	vldr	s14, [sp, #188]	; 0xbc
 801c704:	2e00      	cmp	r6, #0
 801c706:	d16d      	bne.n	801c7e4 <__kernel_rem_pio2f+0x4a4>
 801c708:	edcb 6a00 	vstr	s13, [fp]
 801c70c:	ed8b 7a01 	vstr	s14, [fp, #4]
 801c710:	edcb 7a02 	vstr	s15, [fp, #8]
 801c714:	e024      	b.n	801c760 <__kernel_rem_pio2f+0x420>
 801c716:	aa2e      	add	r2, sp, #184	; 0xb8
 801c718:	ed1f 7a23 	vldr	s14, [pc, #-140]	; 801c690 <__kernel_rem_pio2f+0x350>
 801c71c:	4413      	add	r3, r2
 801c71e:	4622      	mov	r2, r4
 801c720:	2a00      	cmp	r2, #0
 801c722:	da2a      	bge.n	801c77a <__kernel_rem_pio2f+0x43a>
 801c724:	b37e      	cbz	r6, 801c786 <__kernel_rem_pio2f+0x446>
 801c726:	eef1 7a47 	vneg.f32	s15, s14
 801c72a:	edcb 7a00 	vstr	s15, [fp]
 801c72e:	eddd 7a2e 	vldr	s15, [sp, #184]	; 0xb8
 801c732:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801c736:	aa2f      	add	r2, sp, #188	; 0xbc
 801c738:	2301      	movs	r3, #1
 801c73a:	429c      	cmp	r4, r3
 801c73c:	da26      	bge.n	801c78c <__kernel_rem_pio2f+0x44c>
 801c73e:	b10e      	cbz	r6, 801c744 <__kernel_rem_pio2f+0x404>
 801c740:	eef1 7a67 	vneg.f32	s15, s15
 801c744:	edcb 7a01 	vstr	s15, [fp, #4]
 801c748:	e00a      	b.n	801c760 <__kernel_rem_pio2f+0x420>
 801c74a:	aa2e      	add	r2, sp, #184	; 0xb8
 801c74c:	ed5f 7a30 	vldr	s15, [pc, #-192]	; 801c690 <__kernel_rem_pio2f+0x350>
 801c750:	4413      	add	r3, r2
 801c752:	2c00      	cmp	r4, #0
 801c754:	da0b      	bge.n	801c76e <__kernel_rem_pio2f+0x42e>
 801c756:	b10e      	cbz	r6, 801c75c <__kernel_rem_pio2f+0x41c>
 801c758:	eef1 7a67 	vneg.f32	s15, s15
 801c75c:	edcb 7a00 	vstr	s15, [fp]
 801c760:	f009 0007 	and.w	r0, r9, #7
 801c764:	b057      	add	sp, #348	; 0x15c
 801c766:	ecbd 8b04 	vpop	{d8-d9}
 801c76a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c76e:	ed33 7a01 	vldmdb	r3!, {s14}
 801c772:	3c01      	subs	r4, #1
 801c774:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c778:	e7eb      	b.n	801c752 <__kernel_rem_pio2f+0x412>
 801c77a:	ed73 7a01 	vldmdb	r3!, {s15}
 801c77e:	3a01      	subs	r2, #1
 801c780:	ee37 7a27 	vadd.f32	s14, s14, s15
 801c784:	e7cc      	b.n	801c720 <__kernel_rem_pio2f+0x3e0>
 801c786:	eef0 7a47 	vmov.f32	s15, s14
 801c78a:	e7ce      	b.n	801c72a <__kernel_rem_pio2f+0x3ea>
 801c78c:	ecb2 7a01 	vldmia	r2!, {s14}
 801c790:	3301      	adds	r3, #1
 801c792:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c796:	e7d0      	b.n	801c73a <__kernel_rem_pio2f+0x3fa>
 801c798:	ed52 6a01 	vldr	s13, [r2, #-4]
 801c79c:	ed52 7a02 	vldr	s15, [r2, #-8]
 801c7a0:	ee37 7aa6 	vadd.f32	s14, s15, s13
 801c7a4:	3801      	subs	r0, #1
 801c7a6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801c7aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801c7ae:	ed62 7a01 	vstmdb	r2!, {s15}
 801c7b2:	ed02 7a01 	vstr	s14, [r2, #-4]
 801c7b6:	e797      	b.n	801c6e8 <__kernel_rem_pio2f+0x3a8>
 801c7b8:	ed52 6a01 	vldr	s13, [r2, #-4]
 801c7bc:	ed52 7a02 	vldr	s15, [r2, #-8]
 801c7c0:	ee37 7aa6 	vadd.f32	s14, s15, s13
 801c7c4:	3801      	subs	r0, #1
 801c7c6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801c7ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801c7ce:	ed62 7a01 	vstmdb	r2!, {s15}
 801c7d2:	ed02 7a01 	vstr	s14, [r2, #-4]
 801c7d6:	e78b      	b.n	801c6f0 <__kernel_rem_pio2f+0x3b0>
 801c7d8:	ed33 7a01 	vldmdb	r3!, {s14}
 801c7dc:	3c01      	subs	r4, #1
 801c7de:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c7e2:	e789      	b.n	801c6f8 <__kernel_rem_pio2f+0x3b8>
 801c7e4:	eef1 6a66 	vneg.f32	s13, s13
 801c7e8:	eeb1 7a47 	vneg.f32	s14, s14
 801c7ec:	edcb 6a00 	vstr	s13, [fp]
 801c7f0:	ed8b 7a01 	vstr	s14, [fp, #4]
 801c7f4:	eef1 7a67 	vneg.f32	s15, s15
 801c7f8:	e78a      	b.n	801c710 <__kernel_rem_pio2f+0x3d0>
 801c7fa:	bf00      	nop

0801c7fc <__kernel_sinf>:
 801c7fc:	ee10 3a10 	vmov	r3, s0
 801c800:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801c804:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 801c808:	da04      	bge.n	801c814 <__kernel_sinf+0x18>
 801c80a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 801c80e:	ee17 3a90 	vmov	r3, s15
 801c812:	b35b      	cbz	r3, 801c86c <__kernel_sinf+0x70>
 801c814:	ee20 7a00 	vmul.f32	s14, s0, s0
 801c818:	eddf 7a15 	vldr	s15, [pc, #84]	; 801c870 <__kernel_sinf+0x74>
 801c81c:	ed9f 6a15 	vldr	s12, [pc, #84]	; 801c874 <__kernel_sinf+0x78>
 801c820:	eea7 6a27 	vfma.f32	s12, s14, s15
 801c824:	eddf 7a14 	vldr	s15, [pc, #80]	; 801c878 <__kernel_sinf+0x7c>
 801c828:	eee7 7a06 	vfma.f32	s15, s14, s12
 801c82c:	ed9f 6a13 	vldr	s12, [pc, #76]	; 801c87c <__kernel_sinf+0x80>
 801c830:	eea7 6a27 	vfma.f32	s12, s14, s15
 801c834:	eddf 7a12 	vldr	s15, [pc, #72]	; 801c880 <__kernel_sinf+0x84>
 801c838:	ee60 6a07 	vmul.f32	s13, s0, s14
 801c83c:	eee7 7a06 	vfma.f32	s15, s14, s12
 801c840:	b930      	cbnz	r0, 801c850 <__kernel_sinf+0x54>
 801c842:	ed9f 6a10 	vldr	s12, [pc, #64]	; 801c884 <__kernel_sinf+0x88>
 801c846:	eea7 6a27 	vfma.f32	s12, s14, s15
 801c84a:	eea6 0a86 	vfma.f32	s0, s13, s12
 801c84e:	4770      	bx	lr
 801c850:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 801c854:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 801c858:	eee0 7a86 	vfma.f32	s15, s1, s12
 801c85c:	eed7 0a27 	vfnms.f32	s1, s14, s15
 801c860:	eddf 7a09 	vldr	s15, [pc, #36]	; 801c888 <__kernel_sinf+0x8c>
 801c864:	eee6 0aa7 	vfma.f32	s1, s13, s15
 801c868:	ee30 0a60 	vsub.f32	s0, s0, s1
 801c86c:	4770      	bx	lr
 801c86e:	bf00      	nop
 801c870:	2f2ec9d3 	.word	0x2f2ec9d3
 801c874:	b2d72f34 	.word	0xb2d72f34
 801c878:	3638ef1b 	.word	0x3638ef1b
 801c87c:	b9500d01 	.word	0xb9500d01
 801c880:	3c088889 	.word	0x3c088889
 801c884:	be2aaaab 	.word	0xbe2aaaab
 801c888:	3e2aaaab 	.word	0x3e2aaaab

0801c88c <__kernel_tanf>:
 801c88c:	b508      	push	{r3, lr}
 801c88e:	ee10 3a10 	vmov	r3, s0
 801c892:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 801c896:	f1b2 5f46 	cmp.w	r2, #830472192	; 0x31800000
 801c89a:	eef0 7a40 	vmov.f32	s15, s0
 801c89e:	da17      	bge.n	801c8d0 <__kernel_tanf+0x44>
 801c8a0:	eebd 7ac0 	vcvt.s32.f32	s14, s0
 801c8a4:	ee17 1a10 	vmov	r1, s14
 801c8a8:	bb41      	cbnz	r1, 801c8fc <__kernel_tanf+0x70>
 801c8aa:	1c43      	adds	r3, r0, #1
 801c8ac:	4313      	orrs	r3, r2
 801c8ae:	d108      	bne.n	801c8c2 <__kernel_tanf+0x36>
 801c8b0:	f000 fb98 	bl	801cfe4 <fabsf>
 801c8b4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 801c8b8:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801c8bc:	eeb0 0a67 	vmov.f32	s0, s15
 801c8c0:	bd08      	pop	{r3, pc}
 801c8c2:	2801      	cmp	r0, #1
 801c8c4:	d0fa      	beq.n	801c8bc <__kernel_tanf+0x30>
 801c8c6:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 801c8ca:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801c8ce:	e7f5      	b.n	801c8bc <__kernel_tanf+0x30>
 801c8d0:	494e      	ldr	r1, [pc, #312]	; (801ca0c <__kernel_tanf+0x180>)
 801c8d2:	428a      	cmp	r2, r1
 801c8d4:	dd12      	ble.n	801c8fc <__kernel_tanf+0x70>
 801c8d6:	2b00      	cmp	r3, #0
 801c8d8:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 801ca10 <__kernel_tanf+0x184>
 801c8dc:	bfb8      	it	lt
 801c8de:	eef1 7a40 	vneglt.f32	s15, s0
 801c8e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 801c8e6:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 801ca14 <__kernel_tanf+0x188>
 801c8ea:	bfb8      	it	lt
 801c8ec:	eef1 0a60 	vneglt.f32	s1, s1
 801c8f0:	ee77 0a60 	vsub.f32	s1, s14, s1
 801c8f4:	ee70 7aa7 	vadd.f32	s15, s1, s15
 801c8f8:	eddf 0a47 	vldr	s1, [pc, #284]	; 801ca18 <__kernel_tanf+0x18c>
 801c8fc:	eddf 5a47 	vldr	s11, [pc, #284]	; 801ca1c <__kernel_tanf+0x190>
 801c900:	ed9f 6a47 	vldr	s12, [pc, #284]	; 801ca20 <__kernel_tanf+0x194>
 801c904:	ed9f 5a47 	vldr	s10, [pc, #284]	; 801ca24 <__kernel_tanf+0x198>
 801c908:	4940      	ldr	r1, [pc, #256]	; (801ca0c <__kernel_tanf+0x180>)
 801c90a:	ee67 6aa7 	vmul.f32	s13, s15, s15
 801c90e:	428a      	cmp	r2, r1
 801c910:	ee26 7aa6 	vmul.f32	s14, s13, s13
 801c914:	ee67 4aa6 	vmul.f32	s9, s15, s13
 801c918:	eea7 6a25 	vfma.f32	s12, s14, s11
 801c91c:	eddf 5a42 	vldr	s11, [pc, #264]	; 801ca28 <__kernel_tanf+0x19c>
 801c920:	eee7 5a06 	vfma.f32	s11, s14, s12
 801c924:	ed9f 6a41 	vldr	s12, [pc, #260]	; 801ca2c <__kernel_tanf+0x1a0>
 801c928:	eea7 6a25 	vfma.f32	s12, s14, s11
 801c92c:	eddf 5a40 	vldr	s11, [pc, #256]	; 801ca30 <__kernel_tanf+0x1a4>
 801c930:	eee7 5a06 	vfma.f32	s11, s14, s12
 801c934:	ed9f 6a3f 	vldr	s12, [pc, #252]	; 801ca34 <__kernel_tanf+0x1a8>
 801c938:	eea7 6a25 	vfma.f32	s12, s14, s11
 801c93c:	eddf 5a3e 	vldr	s11, [pc, #248]	; 801ca38 <__kernel_tanf+0x1ac>
 801c940:	eee7 5a05 	vfma.f32	s11, s14, s10
 801c944:	ed9f 5a3d 	vldr	s10, [pc, #244]	; 801ca3c <__kernel_tanf+0x1b0>
 801c948:	eea7 5a25 	vfma.f32	s10, s14, s11
 801c94c:	eddf 5a3c 	vldr	s11, [pc, #240]	; 801ca40 <__kernel_tanf+0x1b4>
 801c950:	eee7 5a05 	vfma.f32	s11, s14, s10
 801c954:	ed9f 5a3b 	vldr	s10, [pc, #236]	; 801ca44 <__kernel_tanf+0x1b8>
 801c958:	eea7 5a25 	vfma.f32	s10, s14, s11
 801c95c:	eddf 5a3a 	vldr	s11, [pc, #232]	; 801ca48 <__kernel_tanf+0x1bc>
 801c960:	eee7 5a05 	vfma.f32	s11, s14, s10
 801c964:	eea6 6aa5 	vfma.f32	s12, s13, s11
 801c968:	eeb0 7a46 	vmov.f32	s14, s12
 801c96c:	eeb0 6a60 	vmov.f32	s12, s1
 801c970:	eea4 6a87 	vfma.f32	s12, s9, s14
 801c974:	ed9f 7a35 	vldr	s14, [pc, #212]	; 801ca4c <__kernel_tanf+0x1c0>
 801c978:	eee6 0a86 	vfma.f32	s1, s13, s12
 801c97c:	eee4 0a87 	vfma.f32	s1, s9, s14
 801c980:	ee77 6aa0 	vadd.f32	s13, s15, s1
 801c984:	dd1d      	ble.n	801c9c2 <__kernel_tanf+0x136>
 801c986:	ee07 0a10 	vmov	s14, r0
 801c98a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801c98e:	ee66 5aa6 	vmul.f32	s11, s13, s13
 801c992:	ee76 6a87 	vadd.f32	s13, s13, s14
 801c996:	179b      	asrs	r3, r3, #30
 801c998:	ee85 6aa6 	vdiv.f32	s12, s11, s13
 801c99c:	f003 0302 	and.w	r3, r3, #2
 801c9a0:	f1c3 0301 	rsb	r3, r3, #1
 801c9a4:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 801c9a8:	ee76 0a60 	vsub.f32	s1, s12, s1
 801c9ac:	ee77 7ae0 	vsub.f32	s15, s15, s1
 801c9b0:	eea7 7ae6 	vfms.f32	s14, s15, s13
 801c9b4:	ee07 3a90 	vmov	s15, r3
 801c9b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801c9bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 801c9c0:	e77c      	b.n	801c8bc <__kernel_tanf+0x30>
 801c9c2:	2801      	cmp	r0, #1
 801c9c4:	d01f      	beq.n	801ca06 <__kernel_tanf+0x17a>
 801c9c6:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 801c9ca:	eec7 5a26 	vdiv.f32	s11, s14, s13
 801c9ce:	4b20      	ldr	r3, [pc, #128]	; (801ca50 <__kernel_tanf+0x1c4>)
 801c9d0:	ee16 2a90 	vmov	r2, s13
 801c9d4:	401a      	ands	r2, r3
 801c9d6:	ee06 2a10 	vmov	s12, r2
 801c9da:	ee15 2a90 	vmov	r2, s11
 801c9de:	4013      	ands	r3, r2
 801c9e0:	ee07 3a10 	vmov	s14, r3
 801c9e4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 801c9e8:	eee6 6a07 	vfma.f32	s13, s12, s14
 801c9ec:	ee76 7a67 	vsub.f32	s15, s12, s15
 801c9f0:	ee70 0ae7 	vsub.f32	s1, s1, s15
 801c9f4:	eef0 7a66 	vmov.f32	s15, s13
 801c9f8:	eee7 7a20 	vfma.f32	s15, s14, s1
 801c9fc:	eea5 7aa7 	vfma.f32	s14, s11, s15
 801ca00:	eef0 7a47 	vmov.f32	s15, s14
 801ca04:	e75a      	b.n	801c8bc <__kernel_tanf+0x30>
 801ca06:	eef0 7a66 	vmov.f32	s15, s13
 801ca0a:	e757      	b.n	801c8bc <__kernel_tanf+0x30>
 801ca0c:	3f2ca13f 	.word	0x3f2ca13f
 801ca10:	3f490fda 	.word	0x3f490fda
 801ca14:	33222168 	.word	0x33222168
 801ca18:	00000000 	.word	0x00000000
 801ca1c:	b79bae5f 	.word	0xb79bae5f
 801ca20:	38a3f445 	.word	0x38a3f445
 801ca24:	37d95384 	.word	0x37d95384
 801ca28:	3a1a26c8 	.word	0x3a1a26c8
 801ca2c:	3b6b6916 	.word	0x3b6b6916
 801ca30:	3cb327a4 	.word	0x3cb327a4
 801ca34:	3e088889 	.word	0x3e088889
 801ca38:	3895c07a 	.word	0x3895c07a
 801ca3c:	398137b9 	.word	0x398137b9
 801ca40:	3abede48 	.word	0x3abede48
 801ca44:	3c11371f 	.word	0x3c11371f
 801ca48:	3d5d0dd1 	.word	0x3d5d0dd1
 801ca4c:	3eaaaaab 	.word	0x3eaaaaab
 801ca50:	fffff000 	.word	0xfffff000
 801ca54:	00000000 	.word	0x00000000

0801ca58 <atan>:
 801ca58:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ca5c:	ec55 4b10 	vmov	r4, r5, d0
 801ca60:	4bc7      	ldr	r3, [pc, #796]	; (801cd80 <atan+0x328>)
 801ca62:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801ca66:	429e      	cmp	r6, r3
 801ca68:	46ab      	mov	fp, r5
 801ca6a:	dd18      	ble.n	801ca9e <atan+0x46>
 801ca6c:	4ac5      	ldr	r2, [pc, #788]	; (801cd84 <atan+0x32c>)
 801ca6e:	4296      	cmp	r6, r2
 801ca70:	dc01      	bgt.n	801ca76 <atan+0x1e>
 801ca72:	d109      	bne.n	801ca88 <atan+0x30>
 801ca74:	b144      	cbz	r4, 801ca88 <atan+0x30>
 801ca76:	4622      	mov	r2, r4
 801ca78:	462b      	mov	r3, r5
 801ca7a:	4620      	mov	r0, r4
 801ca7c:	4629      	mov	r1, r5
 801ca7e:	f7e3 fc0d 	bl	800029c <__adddf3>
 801ca82:	4604      	mov	r4, r0
 801ca84:	460d      	mov	r5, r1
 801ca86:	e006      	b.n	801ca96 <atan+0x3e>
 801ca88:	f1bb 0f00 	cmp.w	fp, #0
 801ca8c:	f300 813a 	bgt.w	801cd04 <atan+0x2ac>
 801ca90:	a59f      	add	r5, pc, #636	; (adr r5, 801cd10 <atan+0x2b8>)
 801ca92:	e9d5 4500 	ldrd	r4, r5, [r5]
 801ca96:	ec45 4b10 	vmov	d0, r4, r5
 801ca9a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ca9e:	4bba      	ldr	r3, [pc, #744]	; (801cd88 <atan+0x330>)
 801caa0:	429e      	cmp	r6, r3
 801caa2:	dc14      	bgt.n	801cace <atan+0x76>
 801caa4:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 801caa8:	429e      	cmp	r6, r3
 801caaa:	dc0d      	bgt.n	801cac8 <atan+0x70>
 801caac:	a39a      	add	r3, pc, #616	; (adr r3, 801cd18 <atan+0x2c0>)
 801caae:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cab2:	ee10 0a10 	vmov	r0, s0
 801cab6:	4629      	mov	r1, r5
 801cab8:	f7e3 fbf0 	bl	800029c <__adddf3>
 801cabc:	2200      	movs	r2, #0
 801cabe:	4bb3      	ldr	r3, [pc, #716]	; (801cd8c <atan+0x334>)
 801cac0:	f7e4 f82e 	bl	8000b20 <__aeabi_dcmpgt>
 801cac4:	2800      	cmp	r0, #0
 801cac6:	d1e6      	bne.n	801ca96 <atan+0x3e>
 801cac8:	f04f 3aff 	mov.w	sl, #4294967295
 801cacc:	e02b      	b.n	801cb26 <atan+0xce>
 801cace:	f000 f96b 	bl	801cda8 <fabs>
 801cad2:	4baf      	ldr	r3, [pc, #700]	; (801cd90 <atan+0x338>)
 801cad4:	429e      	cmp	r6, r3
 801cad6:	ec55 4b10 	vmov	r4, r5, d0
 801cada:	f300 80bf 	bgt.w	801cc5c <atan+0x204>
 801cade:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 801cae2:	429e      	cmp	r6, r3
 801cae4:	f300 80a0 	bgt.w	801cc28 <atan+0x1d0>
 801cae8:	ee10 2a10 	vmov	r2, s0
 801caec:	ee10 0a10 	vmov	r0, s0
 801caf0:	462b      	mov	r3, r5
 801caf2:	4629      	mov	r1, r5
 801caf4:	f7e3 fbd2 	bl	800029c <__adddf3>
 801caf8:	2200      	movs	r2, #0
 801cafa:	4ba4      	ldr	r3, [pc, #656]	; (801cd8c <atan+0x334>)
 801cafc:	f7e3 fbcc 	bl	8000298 <__aeabi_dsub>
 801cb00:	2200      	movs	r2, #0
 801cb02:	4606      	mov	r6, r0
 801cb04:	460f      	mov	r7, r1
 801cb06:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801cb0a:	4620      	mov	r0, r4
 801cb0c:	4629      	mov	r1, r5
 801cb0e:	f7e3 fbc5 	bl	800029c <__adddf3>
 801cb12:	4602      	mov	r2, r0
 801cb14:	460b      	mov	r3, r1
 801cb16:	4630      	mov	r0, r6
 801cb18:	4639      	mov	r1, r7
 801cb1a:	f7e3 fe9b 	bl	8000854 <__aeabi_ddiv>
 801cb1e:	f04f 0a00 	mov.w	sl, #0
 801cb22:	4604      	mov	r4, r0
 801cb24:	460d      	mov	r5, r1
 801cb26:	4622      	mov	r2, r4
 801cb28:	462b      	mov	r3, r5
 801cb2a:	4620      	mov	r0, r4
 801cb2c:	4629      	mov	r1, r5
 801cb2e:	f7e3 fd67 	bl	8000600 <__aeabi_dmul>
 801cb32:	4602      	mov	r2, r0
 801cb34:	460b      	mov	r3, r1
 801cb36:	4680      	mov	r8, r0
 801cb38:	4689      	mov	r9, r1
 801cb3a:	f7e3 fd61 	bl	8000600 <__aeabi_dmul>
 801cb3e:	a378      	add	r3, pc, #480	; (adr r3, 801cd20 <atan+0x2c8>)
 801cb40:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cb44:	4606      	mov	r6, r0
 801cb46:	460f      	mov	r7, r1
 801cb48:	f7e3 fd5a 	bl	8000600 <__aeabi_dmul>
 801cb4c:	a376      	add	r3, pc, #472	; (adr r3, 801cd28 <atan+0x2d0>)
 801cb4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cb52:	f7e3 fba3 	bl	800029c <__adddf3>
 801cb56:	4632      	mov	r2, r6
 801cb58:	463b      	mov	r3, r7
 801cb5a:	f7e3 fd51 	bl	8000600 <__aeabi_dmul>
 801cb5e:	a374      	add	r3, pc, #464	; (adr r3, 801cd30 <atan+0x2d8>)
 801cb60:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cb64:	f7e3 fb9a 	bl	800029c <__adddf3>
 801cb68:	4632      	mov	r2, r6
 801cb6a:	463b      	mov	r3, r7
 801cb6c:	f7e3 fd48 	bl	8000600 <__aeabi_dmul>
 801cb70:	a371      	add	r3, pc, #452	; (adr r3, 801cd38 <atan+0x2e0>)
 801cb72:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cb76:	f7e3 fb91 	bl	800029c <__adddf3>
 801cb7a:	4632      	mov	r2, r6
 801cb7c:	463b      	mov	r3, r7
 801cb7e:	f7e3 fd3f 	bl	8000600 <__aeabi_dmul>
 801cb82:	a36f      	add	r3, pc, #444	; (adr r3, 801cd40 <atan+0x2e8>)
 801cb84:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cb88:	f7e3 fb88 	bl	800029c <__adddf3>
 801cb8c:	4632      	mov	r2, r6
 801cb8e:	463b      	mov	r3, r7
 801cb90:	f7e3 fd36 	bl	8000600 <__aeabi_dmul>
 801cb94:	a36c      	add	r3, pc, #432	; (adr r3, 801cd48 <atan+0x2f0>)
 801cb96:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cb9a:	f7e3 fb7f 	bl	800029c <__adddf3>
 801cb9e:	4642      	mov	r2, r8
 801cba0:	464b      	mov	r3, r9
 801cba2:	f7e3 fd2d 	bl	8000600 <__aeabi_dmul>
 801cba6:	a36a      	add	r3, pc, #424	; (adr r3, 801cd50 <atan+0x2f8>)
 801cba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cbac:	4680      	mov	r8, r0
 801cbae:	4689      	mov	r9, r1
 801cbb0:	4630      	mov	r0, r6
 801cbb2:	4639      	mov	r1, r7
 801cbb4:	f7e3 fd24 	bl	8000600 <__aeabi_dmul>
 801cbb8:	a367      	add	r3, pc, #412	; (adr r3, 801cd58 <atan+0x300>)
 801cbba:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cbbe:	f7e3 fb6b 	bl	8000298 <__aeabi_dsub>
 801cbc2:	4632      	mov	r2, r6
 801cbc4:	463b      	mov	r3, r7
 801cbc6:	f7e3 fd1b 	bl	8000600 <__aeabi_dmul>
 801cbca:	a365      	add	r3, pc, #404	; (adr r3, 801cd60 <atan+0x308>)
 801cbcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cbd0:	f7e3 fb62 	bl	8000298 <__aeabi_dsub>
 801cbd4:	4632      	mov	r2, r6
 801cbd6:	463b      	mov	r3, r7
 801cbd8:	f7e3 fd12 	bl	8000600 <__aeabi_dmul>
 801cbdc:	a362      	add	r3, pc, #392	; (adr r3, 801cd68 <atan+0x310>)
 801cbde:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cbe2:	f7e3 fb59 	bl	8000298 <__aeabi_dsub>
 801cbe6:	4632      	mov	r2, r6
 801cbe8:	463b      	mov	r3, r7
 801cbea:	f7e3 fd09 	bl	8000600 <__aeabi_dmul>
 801cbee:	a360      	add	r3, pc, #384	; (adr r3, 801cd70 <atan+0x318>)
 801cbf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cbf4:	f7e3 fb50 	bl	8000298 <__aeabi_dsub>
 801cbf8:	4632      	mov	r2, r6
 801cbfa:	463b      	mov	r3, r7
 801cbfc:	f7e3 fd00 	bl	8000600 <__aeabi_dmul>
 801cc00:	f1ba 3fff 	cmp.w	sl, #4294967295
 801cc04:	4602      	mov	r2, r0
 801cc06:	460b      	mov	r3, r1
 801cc08:	d155      	bne.n	801ccb6 <atan+0x25e>
 801cc0a:	4640      	mov	r0, r8
 801cc0c:	4649      	mov	r1, r9
 801cc0e:	f7e3 fb45 	bl	800029c <__adddf3>
 801cc12:	4622      	mov	r2, r4
 801cc14:	462b      	mov	r3, r5
 801cc16:	f7e3 fcf3 	bl	8000600 <__aeabi_dmul>
 801cc1a:	4602      	mov	r2, r0
 801cc1c:	460b      	mov	r3, r1
 801cc1e:	4620      	mov	r0, r4
 801cc20:	4629      	mov	r1, r5
 801cc22:	f7e3 fb39 	bl	8000298 <__aeabi_dsub>
 801cc26:	e72c      	b.n	801ca82 <atan+0x2a>
 801cc28:	ee10 0a10 	vmov	r0, s0
 801cc2c:	2200      	movs	r2, #0
 801cc2e:	4b57      	ldr	r3, [pc, #348]	; (801cd8c <atan+0x334>)
 801cc30:	4629      	mov	r1, r5
 801cc32:	f7e3 fb31 	bl	8000298 <__aeabi_dsub>
 801cc36:	2200      	movs	r2, #0
 801cc38:	4606      	mov	r6, r0
 801cc3a:	460f      	mov	r7, r1
 801cc3c:	4b53      	ldr	r3, [pc, #332]	; (801cd8c <atan+0x334>)
 801cc3e:	4620      	mov	r0, r4
 801cc40:	4629      	mov	r1, r5
 801cc42:	f7e3 fb2b 	bl	800029c <__adddf3>
 801cc46:	4602      	mov	r2, r0
 801cc48:	460b      	mov	r3, r1
 801cc4a:	4630      	mov	r0, r6
 801cc4c:	4639      	mov	r1, r7
 801cc4e:	f7e3 fe01 	bl	8000854 <__aeabi_ddiv>
 801cc52:	f04f 0a01 	mov.w	sl, #1
 801cc56:	4604      	mov	r4, r0
 801cc58:	460d      	mov	r5, r1
 801cc5a:	e764      	b.n	801cb26 <atan+0xce>
 801cc5c:	4b4d      	ldr	r3, [pc, #308]	; (801cd94 <atan+0x33c>)
 801cc5e:	429e      	cmp	r6, r3
 801cc60:	dc1d      	bgt.n	801cc9e <atan+0x246>
 801cc62:	ee10 0a10 	vmov	r0, s0
 801cc66:	2200      	movs	r2, #0
 801cc68:	4b4b      	ldr	r3, [pc, #300]	; (801cd98 <atan+0x340>)
 801cc6a:	4629      	mov	r1, r5
 801cc6c:	f7e3 fb14 	bl	8000298 <__aeabi_dsub>
 801cc70:	2200      	movs	r2, #0
 801cc72:	4606      	mov	r6, r0
 801cc74:	460f      	mov	r7, r1
 801cc76:	4b48      	ldr	r3, [pc, #288]	; (801cd98 <atan+0x340>)
 801cc78:	4620      	mov	r0, r4
 801cc7a:	4629      	mov	r1, r5
 801cc7c:	f7e3 fcc0 	bl	8000600 <__aeabi_dmul>
 801cc80:	2200      	movs	r2, #0
 801cc82:	4b42      	ldr	r3, [pc, #264]	; (801cd8c <atan+0x334>)
 801cc84:	f7e3 fb0a 	bl	800029c <__adddf3>
 801cc88:	4602      	mov	r2, r0
 801cc8a:	460b      	mov	r3, r1
 801cc8c:	4630      	mov	r0, r6
 801cc8e:	4639      	mov	r1, r7
 801cc90:	f7e3 fde0 	bl	8000854 <__aeabi_ddiv>
 801cc94:	f04f 0a02 	mov.w	sl, #2
 801cc98:	4604      	mov	r4, r0
 801cc9a:	460d      	mov	r5, r1
 801cc9c:	e743      	b.n	801cb26 <atan+0xce>
 801cc9e:	462b      	mov	r3, r5
 801cca0:	ee10 2a10 	vmov	r2, s0
 801cca4:	2000      	movs	r0, #0
 801cca6:	493d      	ldr	r1, [pc, #244]	; (801cd9c <atan+0x344>)
 801cca8:	f7e3 fdd4 	bl	8000854 <__aeabi_ddiv>
 801ccac:	f04f 0a03 	mov.w	sl, #3
 801ccb0:	4604      	mov	r4, r0
 801ccb2:	460d      	mov	r5, r1
 801ccb4:	e737      	b.n	801cb26 <atan+0xce>
 801ccb6:	4640      	mov	r0, r8
 801ccb8:	4649      	mov	r1, r9
 801ccba:	f7e3 faef 	bl	800029c <__adddf3>
 801ccbe:	4622      	mov	r2, r4
 801ccc0:	462b      	mov	r3, r5
 801ccc2:	f7e3 fc9d 	bl	8000600 <__aeabi_dmul>
 801ccc6:	4e36      	ldr	r6, [pc, #216]	; (801cda0 <atan+0x348>)
 801ccc8:	4b36      	ldr	r3, [pc, #216]	; (801cda4 <atan+0x34c>)
 801ccca:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 801ccce:	4456      	add	r6, sl
 801ccd0:	449a      	add	sl, r3
 801ccd2:	e9da 2300 	ldrd	r2, r3, [sl]
 801ccd6:	f7e3 fadf 	bl	8000298 <__aeabi_dsub>
 801ccda:	4622      	mov	r2, r4
 801ccdc:	462b      	mov	r3, r5
 801ccde:	f7e3 fadb 	bl	8000298 <__aeabi_dsub>
 801cce2:	4602      	mov	r2, r0
 801cce4:	460b      	mov	r3, r1
 801cce6:	e9d6 0100 	ldrd	r0, r1, [r6]
 801ccea:	f7e3 fad5 	bl	8000298 <__aeabi_dsub>
 801ccee:	f1bb 0f00 	cmp.w	fp, #0
 801ccf2:	4604      	mov	r4, r0
 801ccf4:	460d      	mov	r5, r1
 801ccf6:	f6bf aece 	bge.w	801ca96 <atan+0x3e>
 801ccfa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801ccfe:	4604      	mov	r4, r0
 801cd00:	461d      	mov	r5, r3
 801cd02:	e6c8      	b.n	801ca96 <atan+0x3e>
 801cd04:	a51c      	add	r5, pc, #112	; (adr r5, 801cd78 <atan+0x320>)
 801cd06:	e9d5 4500 	ldrd	r4, r5, [r5]
 801cd0a:	e6c4      	b.n	801ca96 <atan+0x3e>
 801cd0c:	f3af 8000 	nop.w
 801cd10:	54442d18 	.word	0x54442d18
 801cd14:	bff921fb 	.word	0xbff921fb
 801cd18:	8800759c 	.word	0x8800759c
 801cd1c:	7e37e43c 	.word	0x7e37e43c
 801cd20:	e322da11 	.word	0xe322da11
 801cd24:	3f90ad3a 	.word	0x3f90ad3a
 801cd28:	24760deb 	.word	0x24760deb
 801cd2c:	3fa97b4b 	.word	0x3fa97b4b
 801cd30:	a0d03d51 	.word	0xa0d03d51
 801cd34:	3fb10d66 	.word	0x3fb10d66
 801cd38:	c54c206e 	.word	0xc54c206e
 801cd3c:	3fb745cd 	.word	0x3fb745cd
 801cd40:	920083ff 	.word	0x920083ff
 801cd44:	3fc24924 	.word	0x3fc24924
 801cd48:	5555550d 	.word	0x5555550d
 801cd4c:	3fd55555 	.word	0x3fd55555
 801cd50:	2c6a6c2f 	.word	0x2c6a6c2f
 801cd54:	bfa2b444 	.word	0xbfa2b444
 801cd58:	52defd9a 	.word	0x52defd9a
 801cd5c:	3fadde2d 	.word	0x3fadde2d
 801cd60:	af749a6d 	.word	0xaf749a6d
 801cd64:	3fb3b0f2 	.word	0x3fb3b0f2
 801cd68:	fe231671 	.word	0xfe231671
 801cd6c:	3fbc71c6 	.word	0x3fbc71c6
 801cd70:	9998ebc4 	.word	0x9998ebc4
 801cd74:	3fc99999 	.word	0x3fc99999
 801cd78:	54442d18 	.word	0x54442d18
 801cd7c:	3ff921fb 	.word	0x3ff921fb
 801cd80:	440fffff 	.word	0x440fffff
 801cd84:	7ff00000 	.word	0x7ff00000
 801cd88:	3fdbffff 	.word	0x3fdbffff
 801cd8c:	3ff00000 	.word	0x3ff00000
 801cd90:	3ff2ffff 	.word	0x3ff2ffff
 801cd94:	40037fff 	.word	0x40037fff
 801cd98:	3ff80000 	.word	0x3ff80000
 801cd9c:	bff00000 	.word	0xbff00000
 801cda0:	080209f0 	.word	0x080209f0
 801cda4:	08020a10 	.word	0x08020a10

0801cda8 <fabs>:
 801cda8:	ec53 2b10 	vmov	r2, r3, d0
 801cdac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801cdb0:	ec43 2b10 	vmov	d0, r2, r3
 801cdb4:	4770      	bx	lr

0801cdb6 <finite>:
 801cdb6:	ee10 3a90 	vmov	r3, s1
 801cdba:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 801cdbe:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 801cdc2:	0fc0      	lsrs	r0, r0, #31
 801cdc4:	4770      	bx	lr

0801cdc6 <matherr>:
 801cdc6:	2000      	movs	r0, #0
 801cdc8:	4770      	bx	lr
 801cdca:	0000      	movs	r0, r0
 801cdcc:	0000      	movs	r0, r0
	...

0801cdd0 <nan>:
 801cdd0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 801cdd8 <nan+0x8>
 801cdd4:	4770      	bx	lr
 801cdd6:	bf00      	nop
 801cdd8:	00000000 	.word	0x00000000
 801cddc:	7ff80000 	.word	0x7ff80000

0801cde0 <rint>:
 801cde0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801cde2:	ec51 0b10 	vmov	r0, r1, d0
 801cde6:	f3c1 540a 	ubfx	r4, r1, #20, #11
 801cdea:	f2a4 36ff 	subw	r6, r4, #1023	; 0x3ff
 801cdee:	2e13      	cmp	r6, #19
 801cdf0:	ee10 7a10 	vmov	r7, s0
 801cdf4:	460b      	mov	r3, r1
 801cdf6:	4602      	mov	r2, r0
 801cdf8:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 801cdfc:	dc58      	bgt.n	801ceb0 <rint+0xd0>
 801cdfe:	2e00      	cmp	r6, #0
 801ce00:	da2b      	bge.n	801ce5a <rint+0x7a>
 801ce02:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 801ce06:	4302      	orrs	r2, r0
 801ce08:	d023      	beq.n	801ce52 <rint+0x72>
 801ce0a:	f3c1 0213 	ubfx	r2, r1, #0, #20
 801ce0e:	4302      	orrs	r2, r0
 801ce10:	4251      	negs	r1, r2
 801ce12:	4311      	orrs	r1, r2
 801ce14:	0b09      	lsrs	r1, r1, #12
 801ce16:	0c5b      	lsrs	r3, r3, #17
 801ce18:	f401 2100 	and.w	r1, r1, #524288	; 0x80000
 801ce1c:	045b      	lsls	r3, r3, #17
 801ce1e:	ea41 0703 	orr.w	r7, r1, r3
 801ce22:	4b31      	ldr	r3, [pc, #196]	; (801cee8 <rint+0x108>)
 801ce24:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 801ce28:	4639      	mov	r1, r7
 801ce2a:	e9d3 6700 	ldrd	r6, r7, [r3]
 801ce2e:	ee10 0a10 	vmov	r0, s0
 801ce32:	4632      	mov	r2, r6
 801ce34:	463b      	mov	r3, r7
 801ce36:	f7e3 fa31 	bl	800029c <__adddf3>
 801ce3a:	e9cd 0100 	strd	r0, r1, [sp]
 801ce3e:	463b      	mov	r3, r7
 801ce40:	4632      	mov	r2, r6
 801ce42:	e9dd 0100 	ldrd	r0, r1, [sp]
 801ce46:	f7e3 fa27 	bl	8000298 <__aeabi_dsub>
 801ce4a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801ce4e:	ea43 71c5 	orr.w	r1, r3, r5, lsl #31
 801ce52:	ec41 0b10 	vmov	d0, r0, r1
 801ce56:	b003      	add	sp, #12
 801ce58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801ce5a:	4c24      	ldr	r4, [pc, #144]	; (801ceec <rint+0x10c>)
 801ce5c:	4134      	asrs	r4, r6
 801ce5e:	ea01 0704 	and.w	r7, r1, r4
 801ce62:	4307      	orrs	r7, r0
 801ce64:	d0f5      	beq.n	801ce52 <rint+0x72>
 801ce66:	0861      	lsrs	r1, r4, #1
 801ce68:	ea03 0001 	and.w	r0, r3, r1
 801ce6c:	4302      	orrs	r2, r0
 801ce6e:	d00b      	beq.n	801ce88 <rint+0xa8>
 801ce70:	ea23 0101 	bic.w	r1, r3, r1
 801ce74:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 801ce78:	2e13      	cmp	r6, #19
 801ce7a:	fa43 f306 	asr.w	r3, r3, r6
 801ce7e:	bf0c      	ite	eq
 801ce80:	f04f 4200 	moveq.w	r2, #2147483648	; 0x80000000
 801ce84:	2200      	movne	r2, #0
 801ce86:	430b      	orrs	r3, r1
 801ce88:	4619      	mov	r1, r3
 801ce8a:	4b17      	ldr	r3, [pc, #92]	; (801cee8 <rint+0x108>)
 801ce8c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 801ce90:	e9d5 4500 	ldrd	r4, r5, [r5]
 801ce94:	4610      	mov	r0, r2
 801ce96:	462b      	mov	r3, r5
 801ce98:	4622      	mov	r2, r4
 801ce9a:	f7e3 f9ff 	bl	800029c <__adddf3>
 801ce9e:	e9cd 0100 	strd	r0, r1, [sp]
 801cea2:	4622      	mov	r2, r4
 801cea4:	462b      	mov	r3, r5
 801cea6:	e9dd 0100 	ldrd	r0, r1, [sp]
 801ceaa:	f7e3 f9f5 	bl	8000298 <__aeabi_dsub>
 801ceae:	e7d0      	b.n	801ce52 <rint+0x72>
 801ceb0:	2e33      	cmp	r6, #51	; 0x33
 801ceb2:	dd08      	ble.n	801cec6 <rint+0xe6>
 801ceb4:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801ceb8:	d1cb      	bne.n	801ce52 <rint+0x72>
 801ceba:	ee10 2a10 	vmov	r2, s0
 801cebe:	460b      	mov	r3, r1
 801cec0:	f7e3 f9ec 	bl	800029c <__adddf3>
 801cec4:	e7c5      	b.n	801ce52 <rint+0x72>
 801cec6:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 801ceca:	f04f 34ff 	mov.w	r4, #4294967295
 801cece:	40f4      	lsrs	r4, r6
 801ced0:	4220      	tst	r0, r4
 801ced2:	d0be      	beq.n	801ce52 <rint+0x72>
 801ced4:	0861      	lsrs	r1, r4, #1
 801ced6:	420f      	tst	r7, r1
 801ced8:	bf1f      	itttt	ne
 801ceda:	f04f 4280 	movne.w	r2, #1073741824	; 0x40000000
 801cede:	ea27 0101 	bicne.w	r1, r7, r1
 801cee2:	4132      	asrne	r2, r6
 801cee4:	430a      	orrne	r2, r1
 801cee6:	e7cf      	b.n	801ce88 <rint+0xa8>
 801cee8:	08020a30 	.word	0x08020a30
 801ceec:	000fffff 	.word	0x000fffff

0801cef0 <scalbn>:
 801cef0:	b570      	push	{r4, r5, r6, lr}
 801cef2:	ec55 4b10 	vmov	r4, r5, d0
 801cef6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 801cefa:	4606      	mov	r6, r0
 801cefc:	462b      	mov	r3, r5
 801cefe:	b9b2      	cbnz	r2, 801cf2e <scalbn+0x3e>
 801cf00:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801cf04:	4323      	orrs	r3, r4
 801cf06:	d03c      	beq.n	801cf82 <scalbn+0x92>
 801cf08:	2200      	movs	r2, #0
 801cf0a:	4b33      	ldr	r3, [pc, #204]	; (801cfd8 <scalbn+0xe8>)
 801cf0c:	4629      	mov	r1, r5
 801cf0e:	ee10 0a10 	vmov	r0, s0
 801cf12:	f7e3 fb75 	bl	8000600 <__aeabi_dmul>
 801cf16:	4a31      	ldr	r2, [pc, #196]	; (801cfdc <scalbn+0xec>)
 801cf18:	4296      	cmp	r6, r2
 801cf1a:	4604      	mov	r4, r0
 801cf1c:	460d      	mov	r5, r1
 801cf1e:	460b      	mov	r3, r1
 801cf20:	da13      	bge.n	801cf4a <scalbn+0x5a>
 801cf22:	a329      	add	r3, pc, #164	; (adr r3, 801cfc8 <scalbn+0xd8>)
 801cf24:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cf28:	f7e3 fb6a 	bl	8000600 <__aeabi_dmul>
 801cf2c:	e00a      	b.n	801cf44 <scalbn+0x54>
 801cf2e:	f240 71ff 	movw	r1, #2047	; 0x7ff
 801cf32:	428a      	cmp	r2, r1
 801cf34:	d10c      	bne.n	801cf50 <scalbn+0x60>
 801cf36:	ee10 2a10 	vmov	r2, s0
 801cf3a:	462b      	mov	r3, r5
 801cf3c:	4620      	mov	r0, r4
 801cf3e:	4629      	mov	r1, r5
 801cf40:	f7e3 f9ac 	bl	800029c <__adddf3>
 801cf44:	4604      	mov	r4, r0
 801cf46:	460d      	mov	r5, r1
 801cf48:	e01b      	b.n	801cf82 <scalbn+0x92>
 801cf4a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801cf4e:	3a36      	subs	r2, #54	; 0x36
 801cf50:	4432      	add	r2, r6
 801cf52:	f240 71fe 	movw	r1, #2046	; 0x7fe
 801cf56:	428a      	cmp	r2, r1
 801cf58:	dd0b      	ble.n	801cf72 <scalbn+0x82>
 801cf5a:	ec45 4b11 	vmov	d1, r4, r5
 801cf5e:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 801cfd0 <scalbn+0xe0>
 801cf62:	f000 f8e9 	bl	801d138 <copysign>
 801cf66:	a31a      	add	r3, pc, #104	; (adr r3, 801cfd0 <scalbn+0xe0>)
 801cf68:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cf6c:	ec51 0b10 	vmov	r0, r1, d0
 801cf70:	e7da      	b.n	801cf28 <scalbn+0x38>
 801cf72:	2a00      	cmp	r2, #0
 801cf74:	dd08      	ble.n	801cf88 <scalbn+0x98>
 801cf76:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801cf7a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801cf7e:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801cf82:	ec45 4b10 	vmov	d0, r4, r5
 801cf86:	bd70      	pop	{r4, r5, r6, pc}
 801cf88:	f112 0f35 	cmn.w	r2, #53	; 0x35
 801cf8c:	da0d      	bge.n	801cfaa <scalbn+0xba>
 801cf8e:	f24c 3350 	movw	r3, #50000	; 0xc350
 801cf92:	429e      	cmp	r6, r3
 801cf94:	ec45 4b11 	vmov	d1, r4, r5
 801cf98:	dce1      	bgt.n	801cf5e <scalbn+0x6e>
 801cf9a:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 801cfc8 <scalbn+0xd8>
 801cf9e:	f000 f8cb 	bl	801d138 <copysign>
 801cfa2:	a309      	add	r3, pc, #36	; (adr r3, 801cfc8 <scalbn+0xd8>)
 801cfa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cfa8:	e7e0      	b.n	801cf6c <scalbn+0x7c>
 801cfaa:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801cfae:	3236      	adds	r2, #54	; 0x36
 801cfb0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801cfb4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801cfb8:	4620      	mov	r0, r4
 801cfba:	4629      	mov	r1, r5
 801cfbc:	2200      	movs	r2, #0
 801cfbe:	4b08      	ldr	r3, [pc, #32]	; (801cfe0 <scalbn+0xf0>)
 801cfc0:	e7b2      	b.n	801cf28 <scalbn+0x38>
 801cfc2:	bf00      	nop
 801cfc4:	f3af 8000 	nop.w
 801cfc8:	c2f8f359 	.word	0xc2f8f359
 801cfcc:	01a56e1f 	.word	0x01a56e1f
 801cfd0:	8800759c 	.word	0x8800759c
 801cfd4:	7e37e43c 	.word	0x7e37e43c
 801cfd8:	43500000 	.word	0x43500000
 801cfdc:	ffff3cb0 	.word	0xffff3cb0
 801cfe0:	3c900000 	.word	0x3c900000

0801cfe4 <fabsf>:
 801cfe4:	ee10 3a10 	vmov	r3, s0
 801cfe8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801cfec:	ee00 3a10 	vmov	s0, r3
 801cff0:	4770      	bx	lr
	...

0801cff4 <floorf>:
 801cff4:	ee10 3a10 	vmov	r3, s0
 801cff8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 801cffc:	0dca      	lsrs	r2, r1, #23
 801cffe:	3a7f      	subs	r2, #127	; 0x7f
 801d000:	2a16      	cmp	r2, #22
 801d002:	dc2a      	bgt.n	801d05a <floorf+0x66>
 801d004:	2a00      	cmp	r2, #0
 801d006:	da11      	bge.n	801d02c <floorf+0x38>
 801d008:	eddf 7a18 	vldr	s15, [pc, #96]	; 801d06c <floorf+0x78>
 801d00c:	ee30 0a27 	vadd.f32	s0, s0, s15
 801d010:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801d014:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d018:	dd05      	ble.n	801d026 <floorf+0x32>
 801d01a:	2b00      	cmp	r3, #0
 801d01c:	da23      	bge.n	801d066 <floorf+0x72>
 801d01e:	4a14      	ldr	r2, [pc, #80]	; (801d070 <floorf+0x7c>)
 801d020:	2900      	cmp	r1, #0
 801d022:	bf18      	it	ne
 801d024:	4613      	movne	r3, r2
 801d026:	ee00 3a10 	vmov	s0, r3
 801d02a:	4770      	bx	lr
 801d02c:	4911      	ldr	r1, [pc, #68]	; (801d074 <floorf+0x80>)
 801d02e:	4111      	asrs	r1, r2
 801d030:	420b      	tst	r3, r1
 801d032:	d0fa      	beq.n	801d02a <floorf+0x36>
 801d034:	eddf 7a0d 	vldr	s15, [pc, #52]	; 801d06c <floorf+0x78>
 801d038:	ee30 0a27 	vadd.f32	s0, s0, s15
 801d03c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801d040:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d044:	ddef      	ble.n	801d026 <floorf+0x32>
 801d046:	2b00      	cmp	r3, #0
 801d048:	bfbe      	ittt	lt
 801d04a:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 801d04e:	fa40 f202 	asrlt.w	r2, r0, r2
 801d052:	189b      	addlt	r3, r3, r2
 801d054:	ea23 0301 	bic.w	r3, r3, r1
 801d058:	e7e5      	b.n	801d026 <floorf+0x32>
 801d05a:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 801d05e:	d3e4      	bcc.n	801d02a <floorf+0x36>
 801d060:	ee30 0a00 	vadd.f32	s0, s0, s0
 801d064:	4770      	bx	lr
 801d066:	2300      	movs	r3, #0
 801d068:	e7dd      	b.n	801d026 <floorf+0x32>
 801d06a:	bf00      	nop
 801d06c:	7149f2ca 	.word	0x7149f2ca
 801d070:	bf800000 	.word	0xbf800000
 801d074:	007fffff 	.word	0x007fffff

0801d078 <scalbnf>:
 801d078:	b508      	push	{r3, lr}
 801d07a:	ee10 2a10 	vmov	r2, s0
 801d07e:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 801d082:	ed2d 8b02 	vpush	{d8}
 801d086:	eef0 0a40 	vmov.f32	s1, s0
 801d08a:	d004      	beq.n	801d096 <scalbnf+0x1e>
 801d08c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 801d090:	d306      	bcc.n	801d0a0 <scalbnf+0x28>
 801d092:	ee70 0a00 	vadd.f32	s1, s0, s0
 801d096:	ecbd 8b02 	vpop	{d8}
 801d09a:	eeb0 0a60 	vmov.f32	s0, s1
 801d09e:	bd08      	pop	{r3, pc}
 801d0a0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 801d0a4:	d21c      	bcs.n	801d0e0 <scalbnf+0x68>
 801d0a6:	4b1f      	ldr	r3, [pc, #124]	; (801d124 <scalbnf+0xac>)
 801d0a8:	eddf 7a1f 	vldr	s15, [pc, #124]	; 801d128 <scalbnf+0xb0>
 801d0ac:	4298      	cmp	r0, r3
 801d0ae:	ee60 0a27 	vmul.f32	s1, s0, s15
 801d0b2:	db10      	blt.n	801d0d6 <scalbnf+0x5e>
 801d0b4:	ee10 2a90 	vmov	r2, s1
 801d0b8:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 801d0bc:	3b19      	subs	r3, #25
 801d0be:	4403      	add	r3, r0
 801d0c0:	2bfe      	cmp	r3, #254	; 0xfe
 801d0c2:	dd0f      	ble.n	801d0e4 <scalbnf+0x6c>
 801d0c4:	ed9f 8a19 	vldr	s16, [pc, #100]	; 801d12c <scalbnf+0xb4>
 801d0c8:	eeb0 0a48 	vmov.f32	s0, s16
 801d0cc:	f000 f841 	bl	801d152 <copysignf>
 801d0d0:	ee60 0a08 	vmul.f32	s1, s0, s16
 801d0d4:	e7df      	b.n	801d096 <scalbnf+0x1e>
 801d0d6:	eddf 7a16 	vldr	s15, [pc, #88]	; 801d130 <scalbnf+0xb8>
 801d0da:	ee60 0aa7 	vmul.f32	s1, s1, s15
 801d0de:	e7da      	b.n	801d096 <scalbnf+0x1e>
 801d0e0:	0ddb      	lsrs	r3, r3, #23
 801d0e2:	e7ec      	b.n	801d0be <scalbnf+0x46>
 801d0e4:	2b00      	cmp	r3, #0
 801d0e6:	dd06      	ble.n	801d0f6 <scalbnf+0x7e>
 801d0e8:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 801d0ec:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 801d0f0:	ee00 3a90 	vmov	s1, r3
 801d0f4:	e7cf      	b.n	801d096 <scalbnf+0x1e>
 801d0f6:	f113 0f16 	cmn.w	r3, #22
 801d0fa:	da06      	bge.n	801d10a <scalbnf+0x92>
 801d0fc:	f24c 3350 	movw	r3, #50000	; 0xc350
 801d100:	4298      	cmp	r0, r3
 801d102:	dcdf      	bgt.n	801d0c4 <scalbnf+0x4c>
 801d104:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 801d130 <scalbnf+0xb8>
 801d108:	e7de      	b.n	801d0c8 <scalbnf+0x50>
 801d10a:	3319      	adds	r3, #25
 801d10c:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 801d110:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 801d114:	eddf 7a07 	vldr	s15, [pc, #28]	; 801d134 <scalbnf+0xbc>
 801d118:	ee07 3a10 	vmov	s14, r3
 801d11c:	ee67 0a27 	vmul.f32	s1, s14, s15
 801d120:	e7b9      	b.n	801d096 <scalbnf+0x1e>
 801d122:	bf00      	nop
 801d124:	ffff3cb0 	.word	0xffff3cb0
 801d128:	4c000000 	.word	0x4c000000
 801d12c:	7149f2ca 	.word	0x7149f2ca
 801d130:	0da24260 	.word	0x0da24260
 801d134:	33000000 	.word	0x33000000

0801d138 <copysign>:
 801d138:	ec53 2b10 	vmov	r2, r3, d0
 801d13c:	ee11 0a90 	vmov	r0, s3
 801d140:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 801d144:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 801d148:	ea41 0300 	orr.w	r3, r1, r0
 801d14c:	ec43 2b10 	vmov	d0, r2, r3
 801d150:	4770      	bx	lr

0801d152 <copysignf>:
 801d152:	ee10 3a10 	vmov	r3, s0
 801d156:	ee10 2a90 	vmov	r2, s1
 801d15a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801d15e:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 801d162:	4313      	orrs	r3, r2
 801d164:	ee00 3a10 	vmov	s0, r3
 801d168:	4770      	bx	lr
	...

0801d16c <__errno>:
 801d16c:	4b01      	ldr	r3, [pc, #4]	; (801d174 <__errno+0x8>)
 801d16e:	6818      	ldr	r0, [r3, #0]
 801d170:	4770      	bx	lr
 801d172:	bf00      	nop
 801d174:	20001470 	.word	0x20001470

0801d178 <__libc_init_array>:
 801d178:	b570      	push	{r4, r5, r6, lr}
 801d17a:	4e0d      	ldr	r6, [pc, #52]	; (801d1b0 <__libc_init_array+0x38>)
 801d17c:	4c0d      	ldr	r4, [pc, #52]	; (801d1b4 <__libc_init_array+0x3c>)
 801d17e:	1ba4      	subs	r4, r4, r6
 801d180:	10a4      	asrs	r4, r4, #2
 801d182:	2500      	movs	r5, #0
 801d184:	42a5      	cmp	r5, r4
 801d186:	d109      	bne.n	801d19c <__libc_init_array+0x24>
 801d188:	4e0b      	ldr	r6, [pc, #44]	; (801d1b8 <__libc_init_array+0x40>)
 801d18a:	4c0c      	ldr	r4, [pc, #48]	; (801d1bc <__libc_init_array+0x44>)
 801d18c:	f002 fe64 	bl	801fe58 <_init>
 801d190:	1ba4      	subs	r4, r4, r6
 801d192:	10a4      	asrs	r4, r4, #2
 801d194:	2500      	movs	r5, #0
 801d196:	42a5      	cmp	r5, r4
 801d198:	d105      	bne.n	801d1a6 <__libc_init_array+0x2e>
 801d19a:	bd70      	pop	{r4, r5, r6, pc}
 801d19c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801d1a0:	4798      	blx	r3
 801d1a2:	3501      	adds	r5, #1
 801d1a4:	e7ee      	b.n	801d184 <__libc_init_array+0xc>
 801d1a6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801d1aa:	4798      	blx	r3
 801d1ac:	3501      	adds	r5, #1
 801d1ae:	e7f2      	b.n	801d196 <__libc_init_array+0x1e>
 801d1b0:	08020d08 	.word	0x08020d08
 801d1b4:	08020d08 	.word	0x08020d08
 801d1b8:	08020d08 	.word	0x08020d08
 801d1bc:	08020d0c 	.word	0x08020d0c

0801d1c0 <memcpy>:
 801d1c0:	b510      	push	{r4, lr}
 801d1c2:	1e43      	subs	r3, r0, #1
 801d1c4:	440a      	add	r2, r1
 801d1c6:	4291      	cmp	r1, r2
 801d1c8:	d100      	bne.n	801d1cc <memcpy+0xc>
 801d1ca:	bd10      	pop	{r4, pc}
 801d1cc:	f811 4b01 	ldrb.w	r4, [r1], #1
 801d1d0:	f803 4f01 	strb.w	r4, [r3, #1]!
 801d1d4:	e7f7      	b.n	801d1c6 <memcpy+0x6>

0801d1d6 <memset>:
 801d1d6:	4402      	add	r2, r0
 801d1d8:	4603      	mov	r3, r0
 801d1da:	4293      	cmp	r3, r2
 801d1dc:	d100      	bne.n	801d1e0 <memset+0xa>
 801d1de:	4770      	bx	lr
 801d1e0:	f803 1b01 	strb.w	r1, [r3], #1
 801d1e4:	e7f9      	b.n	801d1da <memset+0x4>

0801d1e6 <__cvt>:
 801d1e6:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801d1ea:	ec55 4b10 	vmov	r4, r5, d0
 801d1ee:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 801d1f0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 801d1f4:	2d00      	cmp	r5, #0
 801d1f6:	460e      	mov	r6, r1
 801d1f8:	4691      	mov	r9, r2
 801d1fa:	4619      	mov	r1, r3
 801d1fc:	bfb8      	it	lt
 801d1fe:	4622      	movlt	r2, r4
 801d200:	462b      	mov	r3, r5
 801d202:	f027 0720 	bic.w	r7, r7, #32
 801d206:	bfbb      	ittet	lt
 801d208:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 801d20c:	461d      	movlt	r5, r3
 801d20e:	2300      	movge	r3, #0
 801d210:	232d      	movlt	r3, #45	; 0x2d
 801d212:	bfb8      	it	lt
 801d214:	4614      	movlt	r4, r2
 801d216:	2f46      	cmp	r7, #70	; 0x46
 801d218:	700b      	strb	r3, [r1, #0]
 801d21a:	d004      	beq.n	801d226 <__cvt+0x40>
 801d21c:	2f45      	cmp	r7, #69	; 0x45
 801d21e:	d100      	bne.n	801d222 <__cvt+0x3c>
 801d220:	3601      	adds	r6, #1
 801d222:	2102      	movs	r1, #2
 801d224:	e000      	b.n	801d228 <__cvt+0x42>
 801d226:	2103      	movs	r1, #3
 801d228:	ab03      	add	r3, sp, #12
 801d22a:	9301      	str	r3, [sp, #4]
 801d22c:	ab02      	add	r3, sp, #8
 801d22e:	9300      	str	r3, [sp, #0]
 801d230:	4632      	mov	r2, r6
 801d232:	4653      	mov	r3, sl
 801d234:	ec45 4b10 	vmov	d0, r4, r5
 801d238:	f000 ff0a 	bl	801e050 <_dtoa_r>
 801d23c:	2f47      	cmp	r7, #71	; 0x47
 801d23e:	4680      	mov	r8, r0
 801d240:	d102      	bne.n	801d248 <__cvt+0x62>
 801d242:	f019 0f01 	tst.w	r9, #1
 801d246:	d026      	beq.n	801d296 <__cvt+0xb0>
 801d248:	2f46      	cmp	r7, #70	; 0x46
 801d24a:	eb08 0906 	add.w	r9, r8, r6
 801d24e:	d111      	bne.n	801d274 <__cvt+0x8e>
 801d250:	f898 3000 	ldrb.w	r3, [r8]
 801d254:	2b30      	cmp	r3, #48	; 0x30
 801d256:	d10a      	bne.n	801d26e <__cvt+0x88>
 801d258:	2200      	movs	r2, #0
 801d25a:	2300      	movs	r3, #0
 801d25c:	4620      	mov	r0, r4
 801d25e:	4629      	mov	r1, r5
 801d260:	f7e3 fc36 	bl	8000ad0 <__aeabi_dcmpeq>
 801d264:	b918      	cbnz	r0, 801d26e <__cvt+0x88>
 801d266:	f1c6 0601 	rsb	r6, r6, #1
 801d26a:	f8ca 6000 	str.w	r6, [sl]
 801d26e:	f8da 3000 	ldr.w	r3, [sl]
 801d272:	4499      	add	r9, r3
 801d274:	2200      	movs	r2, #0
 801d276:	2300      	movs	r3, #0
 801d278:	4620      	mov	r0, r4
 801d27a:	4629      	mov	r1, r5
 801d27c:	f7e3 fc28 	bl	8000ad0 <__aeabi_dcmpeq>
 801d280:	b938      	cbnz	r0, 801d292 <__cvt+0xac>
 801d282:	2230      	movs	r2, #48	; 0x30
 801d284:	9b03      	ldr	r3, [sp, #12]
 801d286:	4599      	cmp	r9, r3
 801d288:	d905      	bls.n	801d296 <__cvt+0xb0>
 801d28a:	1c59      	adds	r1, r3, #1
 801d28c:	9103      	str	r1, [sp, #12]
 801d28e:	701a      	strb	r2, [r3, #0]
 801d290:	e7f8      	b.n	801d284 <__cvt+0x9e>
 801d292:	f8cd 900c 	str.w	r9, [sp, #12]
 801d296:	9b03      	ldr	r3, [sp, #12]
 801d298:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801d29a:	eba3 0308 	sub.w	r3, r3, r8
 801d29e:	4640      	mov	r0, r8
 801d2a0:	6013      	str	r3, [r2, #0]
 801d2a2:	b004      	add	sp, #16
 801d2a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0801d2a8 <__exponent>:
 801d2a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801d2aa:	4603      	mov	r3, r0
 801d2ac:	2900      	cmp	r1, #0
 801d2ae:	bfb8      	it	lt
 801d2b0:	4249      	neglt	r1, r1
 801d2b2:	f803 2b02 	strb.w	r2, [r3], #2
 801d2b6:	bfb4      	ite	lt
 801d2b8:	222d      	movlt	r2, #45	; 0x2d
 801d2ba:	222b      	movge	r2, #43	; 0x2b
 801d2bc:	2909      	cmp	r1, #9
 801d2be:	7042      	strb	r2, [r0, #1]
 801d2c0:	dd20      	ble.n	801d304 <__exponent+0x5c>
 801d2c2:	f10d 0207 	add.w	r2, sp, #7
 801d2c6:	4617      	mov	r7, r2
 801d2c8:	260a      	movs	r6, #10
 801d2ca:	fb91 f5f6 	sdiv	r5, r1, r6
 801d2ce:	fb06 1115 	mls	r1, r6, r5, r1
 801d2d2:	3130      	adds	r1, #48	; 0x30
 801d2d4:	2d09      	cmp	r5, #9
 801d2d6:	f802 1c01 	strb.w	r1, [r2, #-1]
 801d2da:	f102 34ff 	add.w	r4, r2, #4294967295
 801d2de:	4629      	mov	r1, r5
 801d2e0:	dc09      	bgt.n	801d2f6 <__exponent+0x4e>
 801d2e2:	3130      	adds	r1, #48	; 0x30
 801d2e4:	3a02      	subs	r2, #2
 801d2e6:	f804 1c01 	strb.w	r1, [r4, #-1]
 801d2ea:	42ba      	cmp	r2, r7
 801d2ec:	461c      	mov	r4, r3
 801d2ee:	d304      	bcc.n	801d2fa <__exponent+0x52>
 801d2f0:	1a20      	subs	r0, r4, r0
 801d2f2:	b003      	add	sp, #12
 801d2f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801d2f6:	4622      	mov	r2, r4
 801d2f8:	e7e7      	b.n	801d2ca <__exponent+0x22>
 801d2fa:	f812 1b01 	ldrb.w	r1, [r2], #1
 801d2fe:	f803 1b01 	strb.w	r1, [r3], #1
 801d302:	e7f2      	b.n	801d2ea <__exponent+0x42>
 801d304:	2230      	movs	r2, #48	; 0x30
 801d306:	461c      	mov	r4, r3
 801d308:	4411      	add	r1, r2
 801d30a:	f804 2b02 	strb.w	r2, [r4], #2
 801d30e:	7059      	strb	r1, [r3, #1]
 801d310:	e7ee      	b.n	801d2f0 <__exponent+0x48>
	...

0801d314 <_printf_float>:
 801d314:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d318:	b08d      	sub	sp, #52	; 0x34
 801d31a:	460c      	mov	r4, r1
 801d31c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 801d320:	4616      	mov	r6, r2
 801d322:	461f      	mov	r7, r3
 801d324:	4605      	mov	r5, r0
 801d326:	f001 fddd 	bl	801eee4 <_localeconv_r>
 801d32a:	6803      	ldr	r3, [r0, #0]
 801d32c:	9304      	str	r3, [sp, #16]
 801d32e:	4618      	mov	r0, r3
 801d330:	f7e2 ff56 	bl	80001e0 <strlen>
 801d334:	2300      	movs	r3, #0
 801d336:	930a      	str	r3, [sp, #40]	; 0x28
 801d338:	f8d8 3000 	ldr.w	r3, [r8]
 801d33c:	9005      	str	r0, [sp, #20]
 801d33e:	3307      	adds	r3, #7
 801d340:	f023 0307 	bic.w	r3, r3, #7
 801d344:	f103 0208 	add.w	r2, r3, #8
 801d348:	f894 a018 	ldrb.w	sl, [r4, #24]
 801d34c:	f8d4 b000 	ldr.w	fp, [r4]
 801d350:	f8c8 2000 	str.w	r2, [r8]
 801d354:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d358:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 801d35c:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 801d360:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801d364:	9307      	str	r3, [sp, #28]
 801d366:	f8cd 8018 	str.w	r8, [sp, #24]
 801d36a:	f04f 32ff 	mov.w	r2, #4294967295
 801d36e:	4ba5      	ldr	r3, [pc, #660]	; (801d604 <_printf_float+0x2f0>)
 801d370:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801d374:	f7e3 fbde 	bl	8000b34 <__aeabi_dcmpun>
 801d378:	2800      	cmp	r0, #0
 801d37a:	f040 81fb 	bne.w	801d774 <_printf_float+0x460>
 801d37e:	f04f 32ff 	mov.w	r2, #4294967295
 801d382:	4ba0      	ldr	r3, [pc, #640]	; (801d604 <_printf_float+0x2f0>)
 801d384:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801d388:	f7e3 fbb6 	bl	8000af8 <__aeabi_dcmple>
 801d38c:	2800      	cmp	r0, #0
 801d38e:	f040 81f1 	bne.w	801d774 <_printf_float+0x460>
 801d392:	2200      	movs	r2, #0
 801d394:	2300      	movs	r3, #0
 801d396:	4640      	mov	r0, r8
 801d398:	4649      	mov	r1, r9
 801d39a:	f7e3 fba3 	bl	8000ae4 <__aeabi_dcmplt>
 801d39e:	b110      	cbz	r0, 801d3a6 <_printf_float+0x92>
 801d3a0:	232d      	movs	r3, #45	; 0x2d
 801d3a2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801d3a6:	4b98      	ldr	r3, [pc, #608]	; (801d608 <_printf_float+0x2f4>)
 801d3a8:	4a98      	ldr	r2, [pc, #608]	; (801d60c <_printf_float+0x2f8>)
 801d3aa:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 801d3ae:	bf8c      	ite	hi
 801d3b0:	4690      	movhi	r8, r2
 801d3b2:	4698      	movls	r8, r3
 801d3b4:	2303      	movs	r3, #3
 801d3b6:	f02b 0204 	bic.w	r2, fp, #4
 801d3ba:	6123      	str	r3, [r4, #16]
 801d3bc:	6022      	str	r2, [r4, #0]
 801d3be:	f04f 0900 	mov.w	r9, #0
 801d3c2:	9700      	str	r7, [sp, #0]
 801d3c4:	4633      	mov	r3, r6
 801d3c6:	aa0b      	add	r2, sp, #44	; 0x2c
 801d3c8:	4621      	mov	r1, r4
 801d3ca:	4628      	mov	r0, r5
 801d3cc:	f000 f9e2 	bl	801d794 <_printf_common>
 801d3d0:	3001      	adds	r0, #1
 801d3d2:	f040 8093 	bne.w	801d4fc <_printf_float+0x1e8>
 801d3d6:	f04f 30ff 	mov.w	r0, #4294967295
 801d3da:	b00d      	add	sp, #52	; 0x34
 801d3dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d3e0:	6861      	ldr	r1, [r4, #4]
 801d3e2:	1c4b      	adds	r3, r1, #1
 801d3e4:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 801d3e8:	d13f      	bne.n	801d46a <_printf_float+0x156>
 801d3ea:	2306      	movs	r3, #6
 801d3ec:	6063      	str	r3, [r4, #4]
 801d3ee:	2300      	movs	r3, #0
 801d3f0:	9303      	str	r3, [sp, #12]
 801d3f2:	ab0a      	add	r3, sp, #40	; 0x28
 801d3f4:	9302      	str	r3, [sp, #8]
 801d3f6:	ab09      	add	r3, sp, #36	; 0x24
 801d3f8:	9300      	str	r3, [sp, #0]
 801d3fa:	ec49 8b10 	vmov	d0, r8, r9
 801d3fe:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801d402:	6022      	str	r2, [r4, #0]
 801d404:	f8cd a004 	str.w	sl, [sp, #4]
 801d408:	6861      	ldr	r1, [r4, #4]
 801d40a:	4628      	mov	r0, r5
 801d40c:	f7ff feeb 	bl	801d1e6 <__cvt>
 801d410:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 801d414:	2b47      	cmp	r3, #71	; 0x47
 801d416:	4680      	mov	r8, r0
 801d418:	d109      	bne.n	801d42e <_printf_float+0x11a>
 801d41a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801d41c:	1cd8      	adds	r0, r3, #3
 801d41e:	db02      	blt.n	801d426 <_printf_float+0x112>
 801d420:	6862      	ldr	r2, [r4, #4]
 801d422:	4293      	cmp	r3, r2
 801d424:	dd57      	ble.n	801d4d6 <_printf_float+0x1c2>
 801d426:	f1aa 0a02 	sub.w	sl, sl, #2
 801d42a:	fa5f fa8a 	uxtb.w	sl, sl
 801d42e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 801d432:	9909      	ldr	r1, [sp, #36]	; 0x24
 801d434:	d834      	bhi.n	801d4a0 <_printf_float+0x18c>
 801d436:	3901      	subs	r1, #1
 801d438:	4652      	mov	r2, sl
 801d43a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801d43e:	9109      	str	r1, [sp, #36]	; 0x24
 801d440:	f7ff ff32 	bl	801d2a8 <__exponent>
 801d444:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801d446:	1883      	adds	r3, r0, r2
 801d448:	2a01      	cmp	r2, #1
 801d44a:	4681      	mov	r9, r0
 801d44c:	6123      	str	r3, [r4, #16]
 801d44e:	dc02      	bgt.n	801d456 <_printf_float+0x142>
 801d450:	6822      	ldr	r2, [r4, #0]
 801d452:	07d1      	lsls	r1, r2, #31
 801d454:	d501      	bpl.n	801d45a <_printf_float+0x146>
 801d456:	3301      	adds	r3, #1
 801d458:	6123      	str	r3, [r4, #16]
 801d45a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 801d45e:	2b00      	cmp	r3, #0
 801d460:	d0af      	beq.n	801d3c2 <_printf_float+0xae>
 801d462:	232d      	movs	r3, #45	; 0x2d
 801d464:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801d468:	e7ab      	b.n	801d3c2 <_printf_float+0xae>
 801d46a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 801d46e:	d002      	beq.n	801d476 <_printf_float+0x162>
 801d470:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 801d474:	d1bb      	bne.n	801d3ee <_printf_float+0xda>
 801d476:	b189      	cbz	r1, 801d49c <_printf_float+0x188>
 801d478:	2300      	movs	r3, #0
 801d47a:	9303      	str	r3, [sp, #12]
 801d47c:	ab0a      	add	r3, sp, #40	; 0x28
 801d47e:	9302      	str	r3, [sp, #8]
 801d480:	ab09      	add	r3, sp, #36	; 0x24
 801d482:	9300      	str	r3, [sp, #0]
 801d484:	ec49 8b10 	vmov	d0, r8, r9
 801d488:	6022      	str	r2, [r4, #0]
 801d48a:	f8cd a004 	str.w	sl, [sp, #4]
 801d48e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801d492:	4628      	mov	r0, r5
 801d494:	f7ff fea7 	bl	801d1e6 <__cvt>
 801d498:	4680      	mov	r8, r0
 801d49a:	e7be      	b.n	801d41a <_printf_float+0x106>
 801d49c:	2301      	movs	r3, #1
 801d49e:	e7a5      	b.n	801d3ec <_printf_float+0xd8>
 801d4a0:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 801d4a4:	d119      	bne.n	801d4da <_printf_float+0x1c6>
 801d4a6:	2900      	cmp	r1, #0
 801d4a8:	6863      	ldr	r3, [r4, #4]
 801d4aa:	dd0c      	ble.n	801d4c6 <_printf_float+0x1b2>
 801d4ac:	6121      	str	r1, [r4, #16]
 801d4ae:	b913      	cbnz	r3, 801d4b6 <_printf_float+0x1a2>
 801d4b0:	6822      	ldr	r2, [r4, #0]
 801d4b2:	07d2      	lsls	r2, r2, #31
 801d4b4:	d502      	bpl.n	801d4bc <_printf_float+0x1a8>
 801d4b6:	3301      	adds	r3, #1
 801d4b8:	440b      	add	r3, r1
 801d4ba:	6123      	str	r3, [r4, #16]
 801d4bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801d4be:	65a3      	str	r3, [r4, #88]	; 0x58
 801d4c0:	f04f 0900 	mov.w	r9, #0
 801d4c4:	e7c9      	b.n	801d45a <_printf_float+0x146>
 801d4c6:	b913      	cbnz	r3, 801d4ce <_printf_float+0x1ba>
 801d4c8:	6822      	ldr	r2, [r4, #0]
 801d4ca:	07d0      	lsls	r0, r2, #31
 801d4cc:	d501      	bpl.n	801d4d2 <_printf_float+0x1be>
 801d4ce:	3302      	adds	r3, #2
 801d4d0:	e7f3      	b.n	801d4ba <_printf_float+0x1a6>
 801d4d2:	2301      	movs	r3, #1
 801d4d4:	e7f1      	b.n	801d4ba <_printf_float+0x1a6>
 801d4d6:	f04f 0a67 	mov.w	sl, #103	; 0x67
 801d4da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801d4dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801d4de:	4293      	cmp	r3, r2
 801d4e0:	db05      	blt.n	801d4ee <_printf_float+0x1da>
 801d4e2:	6822      	ldr	r2, [r4, #0]
 801d4e4:	6123      	str	r3, [r4, #16]
 801d4e6:	07d1      	lsls	r1, r2, #31
 801d4e8:	d5e8      	bpl.n	801d4bc <_printf_float+0x1a8>
 801d4ea:	3301      	adds	r3, #1
 801d4ec:	e7e5      	b.n	801d4ba <_printf_float+0x1a6>
 801d4ee:	2b00      	cmp	r3, #0
 801d4f0:	bfd4      	ite	le
 801d4f2:	f1c3 0302 	rsble	r3, r3, #2
 801d4f6:	2301      	movgt	r3, #1
 801d4f8:	4413      	add	r3, r2
 801d4fa:	e7de      	b.n	801d4ba <_printf_float+0x1a6>
 801d4fc:	6823      	ldr	r3, [r4, #0]
 801d4fe:	055a      	lsls	r2, r3, #21
 801d500:	d407      	bmi.n	801d512 <_printf_float+0x1fe>
 801d502:	6923      	ldr	r3, [r4, #16]
 801d504:	4642      	mov	r2, r8
 801d506:	4631      	mov	r1, r6
 801d508:	4628      	mov	r0, r5
 801d50a:	47b8      	blx	r7
 801d50c:	3001      	adds	r0, #1
 801d50e:	d12b      	bne.n	801d568 <_printf_float+0x254>
 801d510:	e761      	b.n	801d3d6 <_printf_float+0xc2>
 801d512:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 801d516:	f240 80e2 	bls.w	801d6de <_printf_float+0x3ca>
 801d51a:	2200      	movs	r2, #0
 801d51c:	2300      	movs	r3, #0
 801d51e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801d522:	f7e3 fad5 	bl	8000ad0 <__aeabi_dcmpeq>
 801d526:	2800      	cmp	r0, #0
 801d528:	d03c      	beq.n	801d5a4 <_printf_float+0x290>
 801d52a:	2301      	movs	r3, #1
 801d52c:	4a38      	ldr	r2, [pc, #224]	; (801d610 <_printf_float+0x2fc>)
 801d52e:	4631      	mov	r1, r6
 801d530:	4628      	mov	r0, r5
 801d532:	47b8      	blx	r7
 801d534:	3001      	adds	r0, #1
 801d536:	f43f af4e 	beq.w	801d3d6 <_printf_float+0xc2>
 801d53a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801d53c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801d53e:	429a      	cmp	r2, r3
 801d540:	db02      	blt.n	801d548 <_printf_float+0x234>
 801d542:	6823      	ldr	r3, [r4, #0]
 801d544:	07d8      	lsls	r0, r3, #31
 801d546:	d50f      	bpl.n	801d568 <_printf_float+0x254>
 801d548:	9b05      	ldr	r3, [sp, #20]
 801d54a:	9a04      	ldr	r2, [sp, #16]
 801d54c:	4631      	mov	r1, r6
 801d54e:	4628      	mov	r0, r5
 801d550:	47b8      	blx	r7
 801d552:	3001      	adds	r0, #1
 801d554:	f43f af3f 	beq.w	801d3d6 <_printf_float+0xc2>
 801d558:	f04f 0800 	mov.w	r8, #0
 801d55c:	f104 091a 	add.w	r9, r4, #26
 801d560:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801d562:	3b01      	subs	r3, #1
 801d564:	4598      	cmp	r8, r3
 801d566:	db12      	blt.n	801d58e <_printf_float+0x27a>
 801d568:	6823      	ldr	r3, [r4, #0]
 801d56a:	079b      	lsls	r3, r3, #30
 801d56c:	d509      	bpl.n	801d582 <_printf_float+0x26e>
 801d56e:	f04f 0800 	mov.w	r8, #0
 801d572:	f104 0919 	add.w	r9, r4, #25
 801d576:	68e3      	ldr	r3, [r4, #12]
 801d578:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801d57a:	1a9b      	subs	r3, r3, r2
 801d57c:	4598      	cmp	r8, r3
 801d57e:	f2c0 80ee 	blt.w	801d75e <_printf_float+0x44a>
 801d582:	68e0      	ldr	r0, [r4, #12]
 801d584:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801d586:	4298      	cmp	r0, r3
 801d588:	bfb8      	it	lt
 801d58a:	4618      	movlt	r0, r3
 801d58c:	e725      	b.n	801d3da <_printf_float+0xc6>
 801d58e:	2301      	movs	r3, #1
 801d590:	464a      	mov	r2, r9
 801d592:	4631      	mov	r1, r6
 801d594:	4628      	mov	r0, r5
 801d596:	47b8      	blx	r7
 801d598:	3001      	adds	r0, #1
 801d59a:	f43f af1c 	beq.w	801d3d6 <_printf_float+0xc2>
 801d59e:	f108 0801 	add.w	r8, r8, #1
 801d5a2:	e7dd      	b.n	801d560 <_printf_float+0x24c>
 801d5a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801d5a6:	2b00      	cmp	r3, #0
 801d5a8:	dc34      	bgt.n	801d614 <_printf_float+0x300>
 801d5aa:	2301      	movs	r3, #1
 801d5ac:	4a18      	ldr	r2, [pc, #96]	; (801d610 <_printf_float+0x2fc>)
 801d5ae:	4631      	mov	r1, r6
 801d5b0:	4628      	mov	r0, r5
 801d5b2:	47b8      	blx	r7
 801d5b4:	3001      	adds	r0, #1
 801d5b6:	f43f af0e 	beq.w	801d3d6 <_printf_float+0xc2>
 801d5ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801d5bc:	b923      	cbnz	r3, 801d5c8 <_printf_float+0x2b4>
 801d5be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801d5c0:	b913      	cbnz	r3, 801d5c8 <_printf_float+0x2b4>
 801d5c2:	6823      	ldr	r3, [r4, #0]
 801d5c4:	07d9      	lsls	r1, r3, #31
 801d5c6:	d5cf      	bpl.n	801d568 <_printf_float+0x254>
 801d5c8:	9b05      	ldr	r3, [sp, #20]
 801d5ca:	9a04      	ldr	r2, [sp, #16]
 801d5cc:	4631      	mov	r1, r6
 801d5ce:	4628      	mov	r0, r5
 801d5d0:	47b8      	blx	r7
 801d5d2:	3001      	adds	r0, #1
 801d5d4:	f43f aeff 	beq.w	801d3d6 <_printf_float+0xc2>
 801d5d8:	f04f 0900 	mov.w	r9, #0
 801d5dc:	f104 0a1a 	add.w	sl, r4, #26
 801d5e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801d5e2:	425b      	negs	r3, r3
 801d5e4:	4599      	cmp	r9, r3
 801d5e6:	db01      	blt.n	801d5ec <_printf_float+0x2d8>
 801d5e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801d5ea:	e78b      	b.n	801d504 <_printf_float+0x1f0>
 801d5ec:	2301      	movs	r3, #1
 801d5ee:	4652      	mov	r2, sl
 801d5f0:	4631      	mov	r1, r6
 801d5f2:	4628      	mov	r0, r5
 801d5f4:	47b8      	blx	r7
 801d5f6:	3001      	adds	r0, #1
 801d5f8:	f43f aeed 	beq.w	801d3d6 <_printf_float+0xc2>
 801d5fc:	f109 0901 	add.w	r9, r9, #1
 801d600:	e7ee      	b.n	801d5e0 <_printf_float+0x2cc>
 801d602:	bf00      	nop
 801d604:	7fefffff 	.word	0x7fefffff
 801d608:	08020a44 	.word	0x08020a44
 801d60c:	08020a48 	.word	0x08020a48
 801d610:	08020a54 	.word	0x08020a54
 801d614:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801d616:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801d618:	429a      	cmp	r2, r3
 801d61a:	bfa8      	it	ge
 801d61c:	461a      	movge	r2, r3
 801d61e:	2a00      	cmp	r2, #0
 801d620:	4691      	mov	r9, r2
 801d622:	dc38      	bgt.n	801d696 <_printf_float+0x382>
 801d624:	f104 031a 	add.w	r3, r4, #26
 801d628:	f04f 0b00 	mov.w	fp, #0
 801d62c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801d630:	9306      	str	r3, [sp, #24]
 801d632:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 801d636:	ebaa 0309 	sub.w	r3, sl, r9
 801d63a:	459b      	cmp	fp, r3
 801d63c:	db33      	blt.n	801d6a6 <_printf_float+0x392>
 801d63e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801d640:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801d642:	429a      	cmp	r2, r3
 801d644:	db3a      	blt.n	801d6bc <_printf_float+0x3a8>
 801d646:	6823      	ldr	r3, [r4, #0]
 801d648:	07da      	lsls	r2, r3, #31
 801d64a:	d437      	bmi.n	801d6bc <_printf_float+0x3a8>
 801d64c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801d64e:	9909      	ldr	r1, [sp, #36]	; 0x24
 801d650:	eba3 020a 	sub.w	r2, r3, sl
 801d654:	eba3 0901 	sub.w	r9, r3, r1
 801d658:	4591      	cmp	r9, r2
 801d65a:	bfa8      	it	ge
 801d65c:	4691      	movge	r9, r2
 801d65e:	f1b9 0f00 	cmp.w	r9, #0
 801d662:	dc33      	bgt.n	801d6cc <_printf_float+0x3b8>
 801d664:	f04f 0800 	mov.w	r8, #0
 801d668:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801d66c:	f104 0a1a 	add.w	sl, r4, #26
 801d670:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801d672:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801d674:	1a9b      	subs	r3, r3, r2
 801d676:	eba3 0309 	sub.w	r3, r3, r9
 801d67a:	4598      	cmp	r8, r3
 801d67c:	f6bf af74 	bge.w	801d568 <_printf_float+0x254>
 801d680:	2301      	movs	r3, #1
 801d682:	4652      	mov	r2, sl
 801d684:	4631      	mov	r1, r6
 801d686:	4628      	mov	r0, r5
 801d688:	47b8      	blx	r7
 801d68a:	3001      	adds	r0, #1
 801d68c:	f43f aea3 	beq.w	801d3d6 <_printf_float+0xc2>
 801d690:	f108 0801 	add.w	r8, r8, #1
 801d694:	e7ec      	b.n	801d670 <_printf_float+0x35c>
 801d696:	4613      	mov	r3, r2
 801d698:	4631      	mov	r1, r6
 801d69a:	4642      	mov	r2, r8
 801d69c:	4628      	mov	r0, r5
 801d69e:	47b8      	blx	r7
 801d6a0:	3001      	adds	r0, #1
 801d6a2:	d1bf      	bne.n	801d624 <_printf_float+0x310>
 801d6a4:	e697      	b.n	801d3d6 <_printf_float+0xc2>
 801d6a6:	2301      	movs	r3, #1
 801d6a8:	9a06      	ldr	r2, [sp, #24]
 801d6aa:	4631      	mov	r1, r6
 801d6ac:	4628      	mov	r0, r5
 801d6ae:	47b8      	blx	r7
 801d6b0:	3001      	adds	r0, #1
 801d6b2:	f43f ae90 	beq.w	801d3d6 <_printf_float+0xc2>
 801d6b6:	f10b 0b01 	add.w	fp, fp, #1
 801d6ba:	e7ba      	b.n	801d632 <_printf_float+0x31e>
 801d6bc:	9b05      	ldr	r3, [sp, #20]
 801d6be:	9a04      	ldr	r2, [sp, #16]
 801d6c0:	4631      	mov	r1, r6
 801d6c2:	4628      	mov	r0, r5
 801d6c4:	47b8      	blx	r7
 801d6c6:	3001      	adds	r0, #1
 801d6c8:	d1c0      	bne.n	801d64c <_printf_float+0x338>
 801d6ca:	e684      	b.n	801d3d6 <_printf_float+0xc2>
 801d6cc:	464b      	mov	r3, r9
 801d6ce:	eb08 020a 	add.w	r2, r8, sl
 801d6d2:	4631      	mov	r1, r6
 801d6d4:	4628      	mov	r0, r5
 801d6d6:	47b8      	blx	r7
 801d6d8:	3001      	adds	r0, #1
 801d6da:	d1c3      	bne.n	801d664 <_printf_float+0x350>
 801d6dc:	e67b      	b.n	801d3d6 <_printf_float+0xc2>
 801d6de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801d6e0:	2a01      	cmp	r2, #1
 801d6e2:	dc01      	bgt.n	801d6e8 <_printf_float+0x3d4>
 801d6e4:	07db      	lsls	r3, r3, #31
 801d6e6:	d537      	bpl.n	801d758 <_printf_float+0x444>
 801d6e8:	2301      	movs	r3, #1
 801d6ea:	4642      	mov	r2, r8
 801d6ec:	4631      	mov	r1, r6
 801d6ee:	4628      	mov	r0, r5
 801d6f0:	47b8      	blx	r7
 801d6f2:	3001      	adds	r0, #1
 801d6f4:	f43f ae6f 	beq.w	801d3d6 <_printf_float+0xc2>
 801d6f8:	9b05      	ldr	r3, [sp, #20]
 801d6fa:	9a04      	ldr	r2, [sp, #16]
 801d6fc:	4631      	mov	r1, r6
 801d6fe:	4628      	mov	r0, r5
 801d700:	47b8      	blx	r7
 801d702:	3001      	adds	r0, #1
 801d704:	f43f ae67 	beq.w	801d3d6 <_printf_float+0xc2>
 801d708:	2200      	movs	r2, #0
 801d70a:	2300      	movs	r3, #0
 801d70c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801d710:	f7e3 f9de 	bl	8000ad0 <__aeabi_dcmpeq>
 801d714:	b158      	cbz	r0, 801d72e <_printf_float+0x41a>
 801d716:	f04f 0800 	mov.w	r8, #0
 801d71a:	f104 0a1a 	add.w	sl, r4, #26
 801d71e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801d720:	3b01      	subs	r3, #1
 801d722:	4598      	cmp	r8, r3
 801d724:	db0d      	blt.n	801d742 <_printf_float+0x42e>
 801d726:	464b      	mov	r3, r9
 801d728:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801d72c:	e6eb      	b.n	801d506 <_printf_float+0x1f2>
 801d72e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801d730:	f108 0201 	add.w	r2, r8, #1
 801d734:	3b01      	subs	r3, #1
 801d736:	4631      	mov	r1, r6
 801d738:	4628      	mov	r0, r5
 801d73a:	47b8      	blx	r7
 801d73c:	3001      	adds	r0, #1
 801d73e:	d1f2      	bne.n	801d726 <_printf_float+0x412>
 801d740:	e649      	b.n	801d3d6 <_printf_float+0xc2>
 801d742:	2301      	movs	r3, #1
 801d744:	4652      	mov	r2, sl
 801d746:	4631      	mov	r1, r6
 801d748:	4628      	mov	r0, r5
 801d74a:	47b8      	blx	r7
 801d74c:	3001      	adds	r0, #1
 801d74e:	f43f ae42 	beq.w	801d3d6 <_printf_float+0xc2>
 801d752:	f108 0801 	add.w	r8, r8, #1
 801d756:	e7e2      	b.n	801d71e <_printf_float+0x40a>
 801d758:	2301      	movs	r3, #1
 801d75a:	4642      	mov	r2, r8
 801d75c:	e7eb      	b.n	801d736 <_printf_float+0x422>
 801d75e:	2301      	movs	r3, #1
 801d760:	464a      	mov	r2, r9
 801d762:	4631      	mov	r1, r6
 801d764:	4628      	mov	r0, r5
 801d766:	47b8      	blx	r7
 801d768:	3001      	adds	r0, #1
 801d76a:	f43f ae34 	beq.w	801d3d6 <_printf_float+0xc2>
 801d76e:	f108 0801 	add.w	r8, r8, #1
 801d772:	e700      	b.n	801d576 <_printf_float+0x262>
 801d774:	4642      	mov	r2, r8
 801d776:	464b      	mov	r3, r9
 801d778:	4640      	mov	r0, r8
 801d77a:	4649      	mov	r1, r9
 801d77c:	f7e3 f9da 	bl	8000b34 <__aeabi_dcmpun>
 801d780:	2800      	cmp	r0, #0
 801d782:	f43f ae2d 	beq.w	801d3e0 <_printf_float+0xcc>
 801d786:	4b01      	ldr	r3, [pc, #4]	; (801d78c <_printf_float+0x478>)
 801d788:	4a01      	ldr	r2, [pc, #4]	; (801d790 <_printf_float+0x47c>)
 801d78a:	e60e      	b.n	801d3aa <_printf_float+0x96>
 801d78c:	08020a4c 	.word	0x08020a4c
 801d790:	08020a50 	.word	0x08020a50

0801d794 <_printf_common>:
 801d794:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d798:	4691      	mov	r9, r2
 801d79a:	461f      	mov	r7, r3
 801d79c:	688a      	ldr	r2, [r1, #8]
 801d79e:	690b      	ldr	r3, [r1, #16]
 801d7a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801d7a4:	4293      	cmp	r3, r2
 801d7a6:	bfb8      	it	lt
 801d7a8:	4613      	movlt	r3, r2
 801d7aa:	f8c9 3000 	str.w	r3, [r9]
 801d7ae:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801d7b2:	4606      	mov	r6, r0
 801d7b4:	460c      	mov	r4, r1
 801d7b6:	b112      	cbz	r2, 801d7be <_printf_common+0x2a>
 801d7b8:	3301      	adds	r3, #1
 801d7ba:	f8c9 3000 	str.w	r3, [r9]
 801d7be:	6823      	ldr	r3, [r4, #0]
 801d7c0:	0699      	lsls	r1, r3, #26
 801d7c2:	bf42      	ittt	mi
 801d7c4:	f8d9 3000 	ldrmi.w	r3, [r9]
 801d7c8:	3302      	addmi	r3, #2
 801d7ca:	f8c9 3000 	strmi.w	r3, [r9]
 801d7ce:	6825      	ldr	r5, [r4, #0]
 801d7d0:	f015 0506 	ands.w	r5, r5, #6
 801d7d4:	d107      	bne.n	801d7e6 <_printf_common+0x52>
 801d7d6:	f104 0a19 	add.w	sl, r4, #25
 801d7da:	68e3      	ldr	r3, [r4, #12]
 801d7dc:	f8d9 2000 	ldr.w	r2, [r9]
 801d7e0:	1a9b      	subs	r3, r3, r2
 801d7e2:	429d      	cmp	r5, r3
 801d7e4:	db29      	blt.n	801d83a <_printf_common+0xa6>
 801d7e6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 801d7ea:	6822      	ldr	r2, [r4, #0]
 801d7ec:	3300      	adds	r3, #0
 801d7ee:	bf18      	it	ne
 801d7f0:	2301      	movne	r3, #1
 801d7f2:	0692      	lsls	r2, r2, #26
 801d7f4:	d42e      	bmi.n	801d854 <_printf_common+0xc0>
 801d7f6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801d7fa:	4639      	mov	r1, r7
 801d7fc:	4630      	mov	r0, r6
 801d7fe:	47c0      	blx	r8
 801d800:	3001      	adds	r0, #1
 801d802:	d021      	beq.n	801d848 <_printf_common+0xb4>
 801d804:	6823      	ldr	r3, [r4, #0]
 801d806:	68e5      	ldr	r5, [r4, #12]
 801d808:	f8d9 2000 	ldr.w	r2, [r9]
 801d80c:	f003 0306 	and.w	r3, r3, #6
 801d810:	2b04      	cmp	r3, #4
 801d812:	bf08      	it	eq
 801d814:	1aad      	subeq	r5, r5, r2
 801d816:	68a3      	ldr	r3, [r4, #8]
 801d818:	6922      	ldr	r2, [r4, #16]
 801d81a:	bf0c      	ite	eq
 801d81c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801d820:	2500      	movne	r5, #0
 801d822:	4293      	cmp	r3, r2
 801d824:	bfc4      	itt	gt
 801d826:	1a9b      	subgt	r3, r3, r2
 801d828:	18ed      	addgt	r5, r5, r3
 801d82a:	f04f 0900 	mov.w	r9, #0
 801d82e:	341a      	adds	r4, #26
 801d830:	454d      	cmp	r5, r9
 801d832:	d11b      	bne.n	801d86c <_printf_common+0xd8>
 801d834:	2000      	movs	r0, #0
 801d836:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d83a:	2301      	movs	r3, #1
 801d83c:	4652      	mov	r2, sl
 801d83e:	4639      	mov	r1, r7
 801d840:	4630      	mov	r0, r6
 801d842:	47c0      	blx	r8
 801d844:	3001      	adds	r0, #1
 801d846:	d103      	bne.n	801d850 <_printf_common+0xbc>
 801d848:	f04f 30ff 	mov.w	r0, #4294967295
 801d84c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d850:	3501      	adds	r5, #1
 801d852:	e7c2      	b.n	801d7da <_printf_common+0x46>
 801d854:	18e1      	adds	r1, r4, r3
 801d856:	1c5a      	adds	r2, r3, #1
 801d858:	2030      	movs	r0, #48	; 0x30
 801d85a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801d85e:	4422      	add	r2, r4
 801d860:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801d864:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801d868:	3302      	adds	r3, #2
 801d86a:	e7c4      	b.n	801d7f6 <_printf_common+0x62>
 801d86c:	2301      	movs	r3, #1
 801d86e:	4622      	mov	r2, r4
 801d870:	4639      	mov	r1, r7
 801d872:	4630      	mov	r0, r6
 801d874:	47c0      	blx	r8
 801d876:	3001      	adds	r0, #1
 801d878:	d0e6      	beq.n	801d848 <_printf_common+0xb4>
 801d87a:	f109 0901 	add.w	r9, r9, #1
 801d87e:	e7d7      	b.n	801d830 <_printf_common+0x9c>

0801d880 <_printf_i>:
 801d880:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801d884:	4617      	mov	r7, r2
 801d886:	7e0a      	ldrb	r2, [r1, #24]
 801d888:	b085      	sub	sp, #20
 801d88a:	2a6e      	cmp	r2, #110	; 0x6e
 801d88c:	4698      	mov	r8, r3
 801d88e:	4606      	mov	r6, r0
 801d890:	460c      	mov	r4, r1
 801d892:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801d894:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 801d898:	f000 80bc 	beq.w	801da14 <_printf_i+0x194>
 801d89c:	d81a      	bhi.n	801d8d4 <_printf_i+0x54>
 801d89e:	2a63      	cmp	r2, #99	; 0x63
 801d8a0:	d02e      	beq.n	801d900 <_printf_i+0x80>
 801d8a2:	d80a      	bhi.n	801d8ba <_printf_i+0x3a>
 801d8a4:	2a00      	cmp	r2, #0
 801d8a6:	f000 80c8 	beq.w	801da3a <_printf_i+0x1ba>
 801d8aa:	2a58      	cmp	r2, #88	; 0x58
 801d8ac:	f000 808a 	beq.w	801d9c4 <_printf_i+0x144>
 801d8b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801d8b4:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 801d8b8:	e02a      	b.n	801d910 <_printf_i+0x90>
 801d8ba:	2a64      	cmp	r2, #100	; 0x64
 801d8bc:	d001      	beq.n	801d8c2 <_printf_i+0x42>
 801d8be:	2a69      	cmp	r2, #105	; 0x69
 801d8c0:	d1f6      	bne.n	801d8b0 <_printf_i+0x30>
 801d8c2:	6821      	ldr	r1, [r4, #0]
 801d8c4:	681a      	ldr	r2, [r3, #0]
 801d8c6:	f011 0f80 	tst.w	r1, #128	; 0x80
 801d8ca:	d023      	beq.n	801d914 <_printf_i+0x94>
 801d8cc:	1d11      	adds	r1, r2, #4
 801d8ce:	6019      	str	r1, [r3, #0]
 801d8d0:	6813      	ldr	r3, [r2, #0]
 801d8d2:	e027      	b.n	801d924 <_printf_i+0xa4>
 801d8d4:	2a73      	cmp	r2, #115	; 0x73
 801d8d6:	f000 80b4 	beq.w	801da42 <_printf_i+0x1c2>
 801d8da:	d808      	bhi.n	801d8ee <_printf_i+0x6e>
 801d8dc:	2a6f      	cmp	r2, #111	; 0x6f
 801d8de:	d02a      	beq.n	801d936 <_printf_i+0xb6>
 801d8e0:	2a70      	cmp	r2, #112	; 0x70
 801d8e2:	d1e5      	bne.n	801d8b0 <_printf_i+0x30>
 801d8e4:	680a      	ldr	r2, [r1, #0]
 801d8e6:	f042 0220 	orr.w	r2, r2, #32
 801d8ea:	600a      	str	r2, [r1, #0]
 801d8ec:	e003      	b.n	801d8f6 <_printf_i+0x76>
 801d8ee:	2a75      	cmp	r2, #117	; 0x75
 801d8f0:	d021      	beq.n	801d936 <_printf_i+0xb6>
 801d8f2:	2a78      	cmp	r2, #120	; 0x78
 801d8f4:	d1dc      	bne.n	801d8b0 <_printf_i+0x30>
 801d8f6:	2278      	movs	r2, #120	; 0x78
 801d8f8:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 801d8fc:	496e      	ldr	r1, [pc, #440]	; (801dab8 <_printf_i+0x238>)
 801d8fe:	e064      	b.n	801d9ca <_printf_i+0x14a>
 801d900:	681a      	ldr	r2, [r3, #0]
 801d902:	f101 0542 	add.w	r5, r1, #66	; 0x42
 801d906:	1d11      	adds	r1, r2, #4
 801d908:	6019      	str	r1, [r3, #0]
 801d90a:	6813      	ldr	r3, [r2, #0]
 801d90c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801d910:	2301      	movs	r3, #1
 801d912:	e0a3      	b.n	801da5c <_printf_i+0x1dc>
 801d914:	f011 0f40 	tst.w	r1, #64	; 0x40
 801d918:	f102 0104 	add.w	r1, r2, #4
 801d91c:	6019      	str	r1, [r3, #0]
 801d91e:	d0d7      	beq.n	801d8d0 <_printf_i+0x50>
 801d920:	f9b2 3000 	ldrsh.w	r3, [r2]
 801d924:	2b00      	cmp	r3, #0
 801d926:	da03      	bge.n	801d930 <_printf_i+0xb0>
 801d928:	222d      	movs	r2, #45	; 0x2d
 801d92a:	425b      	negs	r3, r3
 801d92c:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 801d930:	4962      	ldr	r1, [pc, #392]	; (801dabc <_printf_i+0x23c>)
 801d932:	220a      	movs	r2, #10
 801d934:	e017      	b.n	801d966 <_printf_i+0xe6>
 801d936:	6820      	ldr	r0, [r4, #0]
 801d938:	6819      	ldr	r1, [r3, #0]
 801d93a:	f010 0f80 	tst.w	r0, #128	; 0x80
 801d93e:	d003      	beq.n	801d948 <_printf_i+0xc8>
 801d940:	1d08      	adds	r0, r1, #4
 801d942:	6018      	str	r0, [r3, #0]
 801d944:	680b      	ldr	r3, [r1, #0]
 801d946:	e006      	b.n	801d956 <_printf_i+0xd6>
 801d948:	f010 0f40 	tst.w	r0, #64	; 0x40
 801d94c:	f101 0004 	add.w	r0, r1, #4
 801d950:	6018      	str	r0, [r3, #0]
 801d952:	d0f7      	beq.n	801d944 <_printf_i+0xc4>
 801d954:	880b      	ldrh	r3, [r1, #0]
 801d956:	4959      	ldr	r1, [pc, #356]	; (801dabc <_printf_i+0x23c>)
 801d958:	2a6f      	cmp	r2, #111	; 0x6f
 801d95a:	bf14      	ite	ne
 801d95c:	220a      	movne	r2, #10
 801d95e:	2208      	moveq	r2, #8
 801d960:	2000      	movs	r0, #0
 801d962:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 801d966:	6865      	ldr	r5, [r4, #4]
 801d968:	60a5      	str	r5, [r4, #8]
 801d96a:	2d00      	cmp	r5, #0
 801d96c:	f2c0 809c 	blt.w	801daa8 <_printf_i+0x228>
 801d970:	6820      	ldr	r0, [r4, #0]
 801d972:	f020 0004 	bic.w	r0, r0, #4
 801d976:	6020      	str	r0, [r4, #0]
 801d978:	2b00      	cmp	r3, #0
 801d97a:	d13f      	bne.n	801d9fc <_printf_i+0x17c>
 801d97c:	2d00      	cmp	r5, #0
 801d97e:	f040 8095 	bne.w	801daac <_printf_i+0x22c>
 801d982:	4675      	mov	r5, lr
 801d984:	2a08      	cmp	r2, #8
 801d986:	d10b      	bne.n	801d9a0 <_printf_i+0x120>
 801d988:	6823      	ldr	r3, [r4, #0]
 801d98a:	07da      	lsls	r2, r3, #31
 801d98c:	d508      	bpl.n	801d9a0 <_printf_i+0x120>
 801d98e:	6923      	ldr	r3, [r4, #16]
 801d990:	6862      	ldr	r2, [r4, #4]
 801d992:	429a      	cmp	r2, r3
 801d994:	bfde      	ittt	le
 801d996:	2330      	movle	r3, #48	; 0x30
 801d998:	f805 3c01 	strble.w	r3, [r5, #-1]
 801d99c:	f105 35ff 	addle.w	r5, r5, #4294967295
 801d9a0:	ebae 0305 	sub.w	r3, lr, r5
 801d9a4:	6123      	str	r3, [r4, #16]
 801d9a6:	f8cd 8000 	str.w	r8, [sp]
 801d9aa:	463b      	mov	r3, r7
 801d9ac:	aa03      	add	r2, sp, #12
 801d9ae:	4621      	mov	r1, r4
 801d9b0:	4630      	mov	r0, r6
 801d9b2:	f7ff feef 	bl	801d794 <_printf_common>
 801d9b6:	3001      	adds	r0, #1
 801d9b8:	d155      	bne.n	801da66 <_printf_i+0x1e6>
 801d9ba:	f04f 30ff 	mov.w	r0, #4294967295
 801d9be:	b005      	add	sp, #20
 801d9c0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801d9c4:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 801d9c8:	493c      	ldr	r1, [pc, #240]	; (801dabc <_printf_i+0x23c>)
 801d9ca:	6822      	ldr	r2, [r4, #0]
 801d9cc:	6818      	ldr	r0, [r3, #0]
 801d9ce:	f012 0f80 	tst.w	r2, #128	; 0x80
 801d9d2:	f100 0504 	add.w	r5, r0, #4
 801d9d6:	601d      	str	r5, [r3, #0]
 801d9d8:	d001      	beq.n	801d9de <_printf_i+0x15e>
 801d9da:	6803      	ldr	r3, [r0, #0]
 801d9dc:	e002      	b.n	801d9e4 <_printf_i+0x164>
 801d9de:	0655      	lsls	r5, r2, #25
 801d9e0:	d5fb      	bpl.n	801d9da <_printf_i+0x15a>
 801d9e2:	8803      	ldrh	r3, [r0, #0]
 801d9e4:	07d0      	lsls	r0, r2, #31
 801d9e6:	bf44      	itt	mi
 801d9e8:	f042 0220 	orrmi.w	r2, r2, #32
 801d9ec:	6022      	strmi	r2, [r4, #0]
 801d9ee:	b91b      	cbnz	r3, 801d9f8 <_printf_i+0x178>
 801d9f0:	6822      	ldr	r2, [r4, #0]
 801d9f2:	f022 0220 	bic.w	r2, r2, #32
 801d9f6:	6022      	str	r2, [r4, #0]
 801d9f8:	2210      	movs	r2, #16
 801d9fa:	e7b1      	b.n	801d960 <_printf_i+0xe0>
 801d9fc:	4675      	mov	r5, lr
 801d9fe:	fbb3 f0f2 	udiv	r0, r3, r2
 801da02:	fb02 3310 	mls	r3, r2, r0, r3
 801da06:	5ccb      	ldrb	r3, [r1, r3]
 801da08:	f805 3d01 	strb.w	r3, [r5, #-1]!
 801da0c:	4603      	mov	r3, r0
 801da0e:	2800      	cmp	r0, #0
 801da10:	d1f5      	bne.n	801d9fe <_printf_i+0x17e>
 801da12:	e7b7      	b.n	801d984 <_printf_i+0x104>
 801da14:	6808      	ldr	r0, [r1, #0]
 801da16:	681a      	ldr	r2, [r3, #0]
 801da18:	6949      	ldr	r1, [r1, #20]
 801da1a:	f010 0f80 	tst.w	r0, #128	; 0x80
 801da1e:	d004      	beq.n	801da2a <_printf_i+0x1aa>
 801da20:	1d10      	adds	r0, r2, #4
 801da22:	6018      	str	r0, [r3, #0]
 801da24:	6813      	ldr	r3, [r2, #0]
 801da26:	6019      	str	r1, [r3, #0]
 801da28:	e007      	b.n	801da3a <_printf_i+0x1ba>
 801da2a:	f010 0f40 	tst.w	r0, #64	; 0x40
 801da2e:	f102 0004 	add.w	r0, r2, #4
 801da32:	6018      	str	r0, [r3, #0]
 801da34:	6813      	ldr	r3, [r2, #0]
 801da36:	d0f6      	beq.n	801da26 <_printf_i+0x1a6>
 801da38:	8019      	strh	r1, [r3, #0]
 801da3a:	2300      	movs	r3, #0
 801da3c:	6123      	str	r3, [r4, #16]
 801da3e:	4675      	mov	r5, lr
 801da40:	e7b1      	b.n	801d9a6 <_printf_i+0x126>
 801da42:	681a      	ldr	r2, [r3, #0]
 801da44:	1d11      	adds	r1, r2, #4
 801da46:	6019      	str	r1, [r3, #0]
 801da48:	6815      	ldr	r5, [r2, #0]
 801da4a:	6862      	ldr	r2, [r4, #4]
 801da4c:	2100      	movs	r1, #0
 801da4e:	4628      	mov	r0, r5
 801da50:	f7e2 fbce 	bl	80001f0 <memchr>
 801da54:	b108      	cbz	r0, 801da5a <_printf_i+0x1da>
 801da56:	1b40      	subs	r0, r0, r5
 801da58:	6060      	str	r0, [r4, #4]
 801da5a:	6863      	ldr	r3, [r4, #4]
 801da5c:	6123      	str	r3, [r4, #16]
 801da5e:	2300      	movs	r3, #0
 801da60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801da64:	e79f      	b.n	801d9a6 <_printf_i+0x126>
 801da66:	6923      	ldr	r3, [r4, #16]
 801da68:	462a      	mov	r2, r5
 801da6a:	4639      	mov	r1, r7
 801da6c:	4630      	mov	r0, r6
 801da6e:	47c0      	blx	r8
 801da70:	3001      	adds	r0, #1
 801da72:	d0a2      	beq.n	801d9ba <_printf_i+0x13a>
 801da74:	6823      	ldr	r3, [r4, #0]
 801da76:	079b      	lsls	r3, r3, #30
 801da78:	d507      	bpl.n	801da8a <_printf_i+0x20a>
 801da7a:	2500      	movs	r5, #0
 801da7c:	f104 0919 	add.w	r9, r4, #25
 801da80:	68e3      	ldr	r3, [r4, #12]
 801da82:	9a03      	ldr	r2, [sp, #12]
 801da84:	1a9b      	subs	r3, r3, r2
 801da86:	429d      	cmp	r5, r3
 801da88:	db05      	blt.n	801da96 <_printf_i+0x216>
 801da8a:	68e0      	ldr	r0, [r4, #12]
 801da8c:	9b03      	ldr	r3, [sp, #12]
 801da8e:	4298      	cmp	r0, r3
 801da90:	bfb8      	it	lt
 801da92:	4618      	movlt	r0, r3
 801da94:	e793      	b.n	801d9be <_printf_i+0x13e>
 801da96:	2301      	movs	r3, #1
 801da98:	464a      	mov	r2, r9
 801da9a:	4639      	mov	r1, r7
 801da9c:	4630      	mov	r0, r6
 801da9e:	47c0      	blx	r8
 801daa0:	3001      	adds	r0, #1
 801daa2:	d08a      	beq.n	801d9ba <_printf_i+0x13a>
 801daa4:	3501      	adds	r5, #1
 801daa6:	e7eb      	b.n	801da80 <_printf_i+0x200>
 801daa8:	2b00      	cmp	r3, #0
 801daaa:	d1a7      	bne.n	801d9fc <_printf_i+0x17c>
 801daac:	780b      	ldrb	r3, [r1, #0]
 801daae:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801dab2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801dab6:	e765      	b.n	801d984 <_printf_i+0x104>
 801dab8:	08020a67 	.word	0x08020a67
 801dabc:	08020a56 	.word	0x08020a56

0801dac0 <iprintf>:
 801dac0:	b40f      	push	{r0, r1, r2, r3}
 801dac2:	4b0a      	ldr	r3, [pc, #40]	; (801daec <iprintf+0x2c>)
 801dac4:	b513      	push	{r0, r1, r4, lr}
 801dac6:	681c      	ldr	r4, [r3, #0]
 801dac8:	b124      	cbz	r4, 801dad4 <iprintf+0x14>
 801daca:	69a3      	ldr	r3, [r4, #24]
 801dacc:	b913      	cbnz	r3, 801dad4 <iprintf+0x14>
 801dace:	4620      	mov	r0, r4
 801dad0:	f001 f97e 	bl	801edd0 <__sinit>
 801dad4:	ab05      	add	r3, sp, #20
 801dad6:	9a04      	ldr	r2, [sp, #16]
 801dad8:	68a1      	ldr	r1, [r4, #8]
 801dada:	9301      	str	r3, [sp, #4]
 801dadc:	4620      	mov	r0, r4
 801dade:	f001 ff7f 	bl	801f9e0 <_vfiprintf_r>
 801dae2:	b002      	add	sp, #8
 801dae4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801dae8:	b004      	add	sp, #16
 801daea:	4770      	bx	lr
 801daec:	20001470 	.word	0x20001470

0801daf0 <_puts_r>:
 801daf0:	b570      	push	{r4, r5, r6, lr}
 801daf2:	460e      	mov	r6, r1
 801daf4:	4605      	mov	r5, r0
 801daf6:	b118      	cbz	r0, 801db00 <_puts_r+0x10>
 801daf8:	6983      	ldr	r3, [r0, #24]
 801dafa:	b90b      	cbnz	r3, 801db00 <_puts_r+0x10>
 801dafc:	f001 f968 	bl	801edd0 <__sinit>
 801db00:	69ab      	ldr	r3, [r5, #24]
 801db02:	68ac      	ldr	r4, [r5, #8]
 801db04:	b913      	cbnz	r3, 801db0c <_puts_r+0x1c>
 801db06:	4628      	mov	r0, r5
 801db08:	f001 f962 	bl	801edd0 <__sinit>
 801db0c:	4b23      	ldr	r3, [pc, #140]	; (801db9c <_puts_r+0xac>)
 801db0e:	429c      	cmp	r4, r3
 801db10:	d117      	bne.n	801db42 <_puts_r+0x52>
 801db12:	686c      	ldr	r4, [r5, #4]
 801db14:	89a3      	ldrh	r3, [r4, #12]
 801db16:	071b      	lsls	r3, r3, #28
 801db18:	d51d      	bpl.n	801db56 <_puts_r+0x66>
 801db1a:	6923      	ldr	r3, [r4, #16]
 801db1c:	b1db      	cbz	r3, 801db56 <_puts_r+0x66>
 801db1e:	3e01      	subs	r6, #1
 801db20:	68a3      	ldr	r3, [r4, #8]
 801db22:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801db26:	3b01      	subs	r3, #1
 801db28:	60a3      	str	r3, [r4, #8]
 801db2a:	b9e9      	cbnz	r1, 801db68 <_puts_r+0x78>
 801db2c:	2b00      	cmp	r3, #0
 801db2e:	da2e      	bge.n	801db8e <_puts_r+0x9e>
 801db30:	4622      	mov	r2, r4
 801db32:	210a      	movs	r1, #10
 801db34:	4628      	mov	r0, r5
 801db36:	f000 f93f 	bl	801ddb8 <__swbuf_r>
 801db3a:	3001      	adds	r0, #1
 801db3c:	d011      	beq.n	801db62 <_puts_r+0x72>
 801db3e:	200a      	movs	r0, #10
 801db40:	bd70      	pop	{r4, r5, r6, pc}
 801db42:	4b17      	ldr	r3, [pc, #92]	; (801dba0 <_puts_r+0xb0>)
 801db44:	429c      	cmp	r4, r3
 801db46:	d101      	bne.n	801db4c <_puts_r+0x5c>
 801db48:	68ac      	ldr	r4, [r5, #8]
 801db4a:	e7e3      	b.n	801db14 <_puts_r+0x24>
 801db4c:	4b15      	ldr	r3, [pc, #84]	; (801dba4 <_puts_r+0xb4>)
 801db4e:	429c      	cmp	r4, r3
 801db50:	bf08      	it	eq
 801db52:	68ec      	ldreq	r4, [r5, #12]
 801db54:	e7de      	b.n	801db14 <_puts_r+0x24>
 801db56:	4621      	mov	r1, r4
 801db58:	4628      	mov	r0, r5
 801db5a:	f000 f97f 	bl	801de5c <__swsetup_r>
 801db5e:	2800      	cmp	r0, #0
 801db60:	d0dd      	beq.n	801db1e <_puts_r+0x2e>
 801db62:	f04f 30ff 	mov.w	r0, #4294967295
 801db66:	bd70      	pop	{r4, r5, r6, pc}
 801db68:	2b00      	cmp	r3, #0
 801db6a:	da04      	bge.n	801db76 <_puts_r+0x86>
 801db6c:	69a2      	ldr	r2, [r4, #24]
 801db6e:	4293      	cmp	r3, r2
 801db70:	db06      	blt.n	801db80 <_puts_r+0x90>
 801db72:	290a      	cmp	r1, #10
 801db74:	d004      	beq.n	801db80 <_puts_r+0x90>
 801db76:	6823      	ldr	r3, [r4, #0]
 801db78:	1c5a      	adds	r2, r3, #1
 801db7a:	6022      	str	r2, [r4, #0]
 801db7c:	7019      	strb	r1, [r3, #0]
 801db7e:	e7cf      	b.n	801db20 <_puts_r+0x30>
 801db80:	4622      	mov	r2, r4
 801db82:	4628      	mov	r0, r5
 801db84:	f000 f918 	bl	801ddb8 <__swbuf_r>
 801db88:	3001      	adds	r0, #1
 801db8a:	d1c9      	bne.n	801db20 <_puts_r+0x30>
 801db8c:	e7e9      	b.n	801db62 <_puts_r+0x72>
 801db8e:	6823      	ldr	r3, [r4, #0]
 801db90:	200a      	movs	r0, #10
 801db92:	1c5a      	adds	r2, r3, #1
 801db94:	6022      	str	r2, [r4, #0]
 801db96:	7018      	strb	r0, [r3, #0]
 801db98:	bd70      	pop	{r4, r5, r6, pc}
 801db9a:	bf00      	nop
 801db9c:	08020aa8 	.word	0x08020aa8
 801dba0:	08020ac8 	.word	0x08020ac8
 801dba4:	08020a88 	.word	0x08020a88

0801dba8 <puts>:
 801dba8:	4b02      	ldr	r3, [pc, #8]	; (801dbb4 <puts+0xc>)
 801dbaa:	4601      	mov	r1, r0
 801dbac:	6818      	ldr	r0, [r3, #0]
 801dbae:	f7ff bf9f 	b.w	801daf0 <_puts_r>
 801dbb2:	bf00      	nop
 801dbb4:	20001470 	.word	0x20001470

0801dbb8 <setvbuf>:
 801dbb8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801dbbc:	461d      	mov	r5, r3
 801dbbe:	4b51      	ldr	r3, [pc, #324]	; (801dd04 <setvbuf+0x14c>)
 801dbc0:	681e      	ldr	r6, [r3, #0]
 801dbc2:	4604      	mov	r4, r0
 801dbc4:	460f      	mov	r7, r1
 801dbc6:	4690      	mov	r8, r2
 801dbc8:	b126      	cbz	r6, 801dbd4 <setvbuf+0x1c>
 801dbca:	69b3      	ldr	r3, [r6, #24]
 801dbcc:	b913      	cbnz	r3, 801dbd4 <setvbuf+0x1c>
 801dbce:	4630      	mov	r0, r6
 801dbd0:	f001 f8fe 	bl	801edd0 <__sinit>
 801dbd4:	4b4c      	ldr	r3, [pc, #304]	; (801dd08 <setvbuf+0x150>)
 801dbd6:	429c      	cmp	r4, r3
 801dbd8:	d152      	bne.n	801dc80 <setvbuf+0xc8>
 801dbda:	6874      	ldr	r4, [r6, #4]
 801dbdc:	f1b8 0f02 	cmp.w	r8, #2
 801dbe0:	d006      	beq.n	801dbf0 <setvbuf+0x38>
 801dbe2:	f1b8 0f01 	cmp.w	r8, #1
 801dbe6:	f200 8089 	bhi.w	801dcfc <setvbuf+0x144>
 801dbea:	2d00      	cmp	r5, #0
 801dbec:	f2c0 8086 	blt.w	801dcfc <setvbuf+0x144>
 801dbf0:	4621      	mov	r1, r4
 801dbf2:	4630      	mov	r0, r6
 801dbf4:	f001 f882 	bl	801ecfc <_fflush_r>
 801dbf8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801dbfa:	b141      	cbz	r1, 801dc0e <setvbuf+0x56>
 801dbfc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801dc00:	4299      	cmp	r1, r3
 801dc02:	d002      	beq.n	801dc0a <setvbuf+0x52>
 801dc04:	4630      	mov	r0, r6
 801dc06:	f001 fcc5 	bl	801f594 <_free_r>
 801dc0a:	2300      	movs	r3, #0
 801dc0c:	6363      	str	r3, [r4, #52]	; 0x34
 801dc0e:	2300      	movs	r3, #0
 801dc10:	61a3      	str	r3, [r4, #24]
 801dc12:	6063      	str	r3, [r4, #4]
 801dc14:	89a3      	ldrh	r3, [r4, #12]
 801dc16:	061b      	lsls	r3, r3, #24
 801dc18:	d503      	bpl.n	801dc22 <setvbuf+0x6a>
 801dc1a:	6921      	ldr	r1, [r4, #16]
 801dc1c:	4630      	mov	r0, r6
 801dc1e:	f001 fcb9 	bl	801f594 <_free_r>
 801dc22:	89a3      	ldrh	r3, [r4, #12]
 801dc24:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 801dc28:	f023 0303 	bic.w	r3, r3, #3
 801dc2c:	f1b8 0f02 	cmp.w	r8, #2
 801dc30:	81a3      	strh	r3, [r4, #12]
 801dc32:	d05d      	beq.n	801dcf0 <setvbuf+0x138>
 801dc34:	ab01      	add	r3, sp, #4
 801dc36:	466a      	mov	r2, sp
 801dc38:	4621      	mov	r1, r4
 801dc3a:	4630      	mov	r0, r6
 801dc3c:	f001 f960 	bl	801ef00 <__swhatbuf_r>
 801dc40:	89a3      	ldrh	r3, [r4, #12]
 801dc42:	4318      	orrs	r0, r3
 801dc44:	81a0      	strh	r0, [r4, #12]
 801dc46:	bb2d      	cbnz	r5, 801dc94 <setvbuf+0xdc>
 801dc48:	9d00      	ldr	r5, [sp, #0]
 801dc4a:	4628      	mov	r0, r5
 801dc4c:	f001 f9bc 	bl	801efc8 <malloc>
 801dc50:	4607      	mov	r7, r0
 801dc52:	2800      	cmp	r0, #0
 801dc54:	d14e      	bne.n	801dcf4 <setvbuf+0x13c>
 801dc56:	f8dd 9000 	ldr.w	r9, [sp]
 801dc5a:	45a9      	cmp	r9, r5
 801dc5c:	d13c      	bne.n	801dcd8 <setvbuf+0x120>
 801dc5e:	f04f 30ff 	mov.w	r0, #4294967295
 801dc62:	89a3      	ldrh	r3, [r4, #12]
 801dc64:	f043 0302 	orr.w	r3, r3, #2
 801dc68:	81a3      	strh	r3, [r4, #12]
 801dc6a:	2300      	movs	r3, #0
 801dc6c:	60a3      	str	r3, [r4, #8]
 801dc6e:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801dc72:	6023      	str	r3, [r4, #0]
 801dc74:	6123      	str	r3, [r4, #16]
 801dc76:	2301      	movs	r3, #1
 801dc78:	6163      	str	r3, [r4, #20]
 801dc7a:	b003      	add	sp, #12
 801dc7c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801dc80:	4b22      	ldr	r3, [pc, #136]	; (801dd0c <setvbuf+0x154>)
 801dc82:	429c      	cmp	r4, r3
 801dc84:	d101      	bne.n	801dc8a <setvbuf+0xd2>
 801dc86:	68b4      	ldr	r4, [r6, #8]
 801dc88:	e7a8      	b.n	801dbdc <setvbuf+0x24>
 801dc8a:	4b21      	ldr	r3, [pc, #132]	; (801dd10 <setvbuf+0x158>)
 801dc8c:	429c      	cmp	r4, r3
 801dc8e:	bf08      	it	eq
 801dc90:	68f4      	ldreq	r4, [r6, #12]
 801dc92:	e7a3      	b.n	801dbdc <setvbuf+0x24>
 801dc94:	2f00      	cmp	r7, #0
 801dc96:	d0d8      	beq.n	801dc4a <setvbuf+0x92>
 801dc98:	69b3      	ldr	r3, [r6, #24]
 801dc9a:	b913      	cbnz	r3, 801dca2 <setvbuf+0xea>
 801dc9c:	4630      	mov	r0, r6
 801dc9e:	f001 f897 	bl	801edd0 <__sinit>
 801dca2:	f1b8 0f01 	cmp.w	r8, #1
 801dca6:	bf08      	it	eq
 801dca8:	89a3      	ldrheq	r3, [r4, #12]
 801dcaa:	6027      	str	r7, [r4, #0]
 801dcac:	bf04      	itt	eq
 801dcae:	f043 0301 	orreq.w	r3, r3, #1
 801dcb2:	81a3      	strheq	r3, [r4, #12]
 801dcb4:	89a3      	ldrh	r3, [r4, #12]
 801dcb6:	6127      	str	r7, [r4, #16]
 801dcb8:	f013 0008 	ands.w	r0, r3, #8
 801dcbc:	6165      	str	r5, [r4, #20]
 801dcbe:	d01b      	beq.n	801dcf8 <setvbuf+0x140>
 801dcc0:	f013 0001 	ands.w	r0, r3, #1
 801dcc4:	bf18      	it	ne
 801dcc6:	426d      	negne	r5, r5
 801dcc8:	f04f 0300 	mov.w	r3, #0
 801dccc:	bf1d      	ittte	ne
 801dcce:	60a3      	strne	r3, [r4, #8]
 801dcd0:	61a5      	strne	r5, [r4, #24]
 801dcd2:	4618      	movne	r0, r3
 801dcd4:	60a5      	streq	r5, [r4, #8]
 801dcd6:	e7d0      	b.n	801dc7a <setvbuf+0xc2>
 801dcd8:	4648      	mov	r0, r9
 801dcda:	f001 f975 	bl	801efc8 <malloc>
 801dcde:	4607      	mov	r7, r0
 801dce0:	2800      	cmp	r0, #0
 801dce2:	d0bc      	beq.n	801dc5e <setvbuf+0xa6>
 801dce4:	89a3      	ldrh	r3, [r4, #12]
 801dce6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801dcea:	81a3      	strh	r3, [r4, #12]
 801dcec:	464d      	mov	r5, r9
 801dcee:	e7d3      	b.n	801dc98 <setvbuf+0xe0>
 801dcf0:	2000      	movs	r0, #0
 801dcf2:	e7b6      	b.n	801dc62 <setvbuf+0xaa>
 801dcf4:	46a9      	mov	r9, r5
 801dcf6:	e7f5      	b.n	801dce4 <setvbuf+0x12c>
 801dcf8:	60a0      	str	r0, [r4, #8]
 801dcfa:	e7be      	b.n	801dc7a <setvbuf+0xc2>
 801dcfc:	f04f 30ff 	mov.w	r0, #4294967295
 801dd00:	e7bb      	b.n	801dc7a <setvbuf+0xc2>
 801dd02:	bf00      	nop
 801dd04:	20001470 	.word	0x20001470
 801dd08:	08020aa8 	.word	0x08020aa8
 801dd0c:	08020ac8 	.word	0x08020ac8
 801dd10:	08020a88 	.word	0x08020a88

0801dd14 <sniprintf>:
 801dd14:	b40c      	push	{r2, r3}
 801dd16:	b530      	push	{r4, r5, lr}
 801dd18:	4b17      	ldr	r3, [pc, #92]	; (801dd78 <sniprintf+0x64>)
 801dd1a:	1e0c      	subs	r4, r1, #0
 801dd1c:	b09d      	sub	sp, #116	; 0x74
 801dd1e:	681d      	ldr	r5, [r3, #0]
 801dd20:	da08      	bge.n	801dd34 <sniprintf+0x20>
 801dd22:	238b      	movs	r3, #139	; 0x8b
 801dd24:	602b      	str	r3, [r5, #0]
 801dd26:	f04f 30ff 	mov.w	r0, #4294967295
 801dd2a:	b01d      	add	sp, #116	; 0x74
 801dd2c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801dd30:	b002      	add	sp, #8
 801dd32:	4770      	bx	lr
 801dd34:	f44f 7302 	mov.w	r3, #520	; 0x208
 801dd38:	f8ad 3014 	strh.w	r3, [sp, #20]
 801dd3c:	bf14      	ite	ne
 801dd3e:	f104 33ff 	addne.w	r3, r4, #4294967295
 801dd42:	4623      	moveq	r3, r4
 801dd44:	9304      	str	r3, [sp, #16]
 801dd46:	9307      	str	r3, [sp, #28]
 801dd48:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801dd4c:	9002      	str	r0, [sp, #8]
 801dd4e:	9006      	str	r0, [sp, #24]
 801dd50:	f8ad 3016 	strh.w	r3, [sp, #22]
 801dd54:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801dd56:	ab21      	add	r3, sp, #132	; 0x84
 801dd58:	a902      	add	r1, sp, #8
 801dd5a:	4628      	mov	r0, r5
 801dd5c:	9301      	str	r3, [sp, #4]
 801dd5e:	f001 fd21 	bl	801f7a4 <_svfiprintf_r>
 801dd62:	1c43      	adds	r3, r0, #1
 801dd64:	bfbc      	itt	lt
 801dd66:	238b      	movlt	r3, #139	; 0x8b
 801dd68:	602b      	strlt	r3, [r5, #0]
 801dd6a:	2c00      	cmp	r4, #0
 801dd6c:	d0dd      	beq.n	801dd2a <sniprintf+0x16>
 801dd6e:	9b02      	ldr	r3, [sp, #8]
 801dd70:	2200      	movs	r2, #0
 801dd72:	701a      	strb	r2, [r3, #0]
 801dd74:	e7d9      	b.n	801dd2a <sniprintf+0x16>
 801dd76:	bf00      	nop
 801dd78:	20001470 	.word	0x20001470

0801dd7c <strcpy>:
 801dd7c:	4603      	mov	r3, r0
 801dd7e:	f811 2b01 	ldrb.w	r2, [r1], #1
 801dd82:	f803 2b01 	strb.w	r2, [r3], #1
 801dd86:	2a00      	cmp	r2, #0
 801dd88:	d1f9      	bne.n	801dd7e <strcpy+0x2>
 801dd8a:	4770      	bx	lr

0801dd8c <strncpy>:
 801dd8c:	b570      	push	{r4, r5, r6, lr}
 801dd8e:	4604      	mov	r4, r0
 801dd90:	b902      	cbnz	r2, 801dd94 <strncpy+0x8>
 801dd92:	bd70      	pop	{r4, r5, r6, pc}
 801dd94:	4623      	mov	r3, r4
 801dd96:	f811 5b01 	ldrb.w	r5, [r1], #1
 801dd9a:	f803 5b01 	strb.w	r5, [r3], #1
 801dd9e:	1e56      	subs	r6, r2, #1
 801dda0:	b91d      	cbnz	r5, 801ddaa <strncpy+0x1e>
 801dda2:	4414      	add	r4, r2
 801dda4:	42a3      	cmp	r3, r4
 801dda6:	d103      	bne.n	801ddb0 <strncpy+0x24>
 801dda8:	bd70      	pop	{r4, r5, r6, pc}
 801ddaa:	461c      	mov	r4, r3
 801ddac:	4632      	mov	r2, r6
 801ddae:	e7ef      	b.n	801dd90 <strncpy+0x4>
 801ddb0:	f803 5b01 	strb.w	r5, [r3], #1
 801ddb4:	e7f6      	b.n	801dda4 <strncpy+0x18>
	...

0801ddb8 <__swbuf_r>:
 801ddb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ddba:	460e      	mov	r6, r1
 801ddbc:	4614      	mov	r4, r2
 801ddbe:	4605      	mov	r5, r0
 801ddc0:	b118      	cbz	r0, 801ddca <__swbuf_r+0x12>
 801ddc2:	6983      	ldr	r3, [r0, #24]
 801ddc4:	b90b      	cbnz	r3, 801ddca <__swbuf_r+0x12>
 801ddc6:	f001 f803 	bl	801edd0 <__sinit>
 801ddca:	4b21      	ldr	r3, [pc, #132]	; (801de50 <__swbuf_r+0x98>)
 801ddcc:	429c      	cmp	r4, r3
 801ddce:	d12a      	bne.n	801de26 <__swbuf_r+0x6e>
 801ddd0:	686c      	ldr	r4, [r5, #4]
 801ddd2:	69a3      	ldr	r3, [r4, #24]
 801ddd4:	60a3      	str	r3, [r4, #8]
 801ddd6:	89a3      	ldrh	r3, [r4, #12]
 801ddd8:	071a      	lsls	r2, r3, #28
 801ddda:	d52e      	bpl.n	801de3a <__swbuf_r+0x82>
 801dddc:	6923      	ldr	r3, [r4, #16]
 801ddde:	b363      	cbz	r3, 801de3a <__swbuf_r+0x82>
 801dde0:	6923      	ldr	r3, [r4, #16]
 801dde2:	6820      	ldr	r0, [r4, #0]
 801dde4:	1ac0      	subs	r0, r0, r3
 801dde6:	6963      	ldr	r3, [r4, #20]
 801dde8:	b2f6      	uxtb	r6, r6
 801ddea:	4298      	cmp	r0, r3
 801ddec:	4637      	mov	r7, r6
 801ddee:	db04      	blt.n	801ddfa <__swbuf_r+0x42>
 801ddf0:	4621      	mov	r1, r4
 801ddf2:	4628      	mov	r0, r5
 801ddf4:	f000 ff82 	bl	801ecfc <_fflush_r>
 801ddf8:	bb28      	cbnz	r0, 801de46 <__swbuf_r+0x8e>
 801ddfa:	68a3      	ldr	r3, [r4, #8]
 801ddfc:	3b01      	subs	r3, #1
 801ddfe:	60a3      	str	r3, [r4, #8]
 801de00:	6823      	ldr	r3, [r4, #0]
 801de02:	1c5a      	adds	r2, r3, #1
 801de04:	6022      	str	r2, [r4, #0]
 801de06:	701e      	strb	r6, [r3, #0]
 801de08:	6963      	ldr	r3, [r4, #20]
 801de0a:	3001      	adds	r0, #1
 801de0c:	4298      	cmp	r0, r3
 801de0e:	d004      	beq.n	801de1a <__swbuf_r+0x62>
 801de10:	89a3      	ldrh	r3, [r4, #12]
 801de12:	07db      	lsls	r3, r3, #31
 801de14:	d519      	bpl.n	801de4a <__swbuf_r+0x92>
 801de16:	2e0a      	cmp	r6, #10
 801de18:	d117      	bne.n	801de4a <__swbuf_r+0x92>
 801de1a:	4621      	mov	r1, r4
 801de1c:	4628      	mov	r0, r5
 801de1e:	f000 ff6d 	bl	801ecfc <_fflush_r>
 801de22:	b190      	cbz	r0, 801de4a <__swbuf_r+0x92>
 801de24:	e00f      	b.n	801de46 <__swbuf_r+0x8e>
 801de26:	4b0b      	ldr	r3, [pc, #44]	; (801de54 <__swbuf_r+0x9c>)
 801de28:	429c      	cmp	r4, r3
 801de2a:	d101      	bne.n	801de30 <__swbuf_r+0x78>
 801de2c:	68ac      	ldr	r4, [r5, #8]
 801de2e:	e7d0      	b.n	801ddd2 <__swbuf_r+0x1a>
 801de30:	4b09      	ldr	r3, [pc, #36]	; (801de58 <__swbuf_r+0xa0>)
 801de32:	429c      	cmp	r4, r3
 801de34:	bf08      	it	eq
 801de36:	68ec      	ldreq	r4, [r5, #12]
 801de38:	e7cb      	b.n	801ddd2 <__swbuf_r+0x1a>
 801de3a:	4621      	mov	r1, r4
 801de3c:	4628      	mov	r0, r5
 801de3e:	f000 f80d 	bl	801de5c <__swsetup_r>
 801de42:	2800      	cmp	r0, #0
 801de44:	d0cc      	beq.n	801dde0 <__swbuf_r+0x28>
 801de46:	f04f 37ff 	mov.w	r7, #4294967295
 801de4a:	4638      	mov	r0, r7
 801de4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801de4e:	bf00      	nop
 801de50:	08020aa8 	.word	0x08020aa8
 801de54:	08020ac8 	.word	0x08020ac8
 801de58:	08020a88 	.word	0x08020a88

0801de5c <__swsetup_r>:
 801de5c:	4b32      	ldr	r3, [pc, #200]	; (801df28 <__swsetup_r+0xcc>)
 801de5e:	b570      	push	{r4, r5, r6, lr}
 801de60:	681d      	ldr	r5, [r3, #0]
 801de62:	4606      	mov	r6, r0
 801de64:	460c      	mov	r4, r1
 801de66:	b125      	cbz	r5, 801de72 <__swsetup_r+0x16>
 801de68:	69ab      	ldr	r3, [r5, #24]
 801de6a:	b913      	cbnz	r3, 801de72 <__swsetup_r+0x16>
 801de6c:	4628      	mov	r0, r5
 801de6e:	f000 ffaf 	bl	801edd0 <__sinit>
 801de72:	4b2e      	ldr	r3, [pc, #184]	; (801df2c <__swsetup_r+0xd0>)
 801de74:	429c      	cmp	r4, r3
 801de76:	d10f      	bne.n	801de98 <__swsetup_r+0x3c>
 801de78:	686c      	ldr	r4, [r5, #4]
 801de7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801de7e:	b29a      	uxth	r2, r3
 801de80:	0715      	lsls	r5, r2, #28
 801de82:	d42c      	bmi.n	801dede <__swsetup_r+0x82>
 801de84:	06d0      	lsls	r0, r2, #27
 801de86:	d411      	bmi.n	801deac <__swsetup_r+0x50>
 801de88:	2209      	movs	r2, #9
 801de8a:	6032      	str	r2, [r6, #0]
 801de8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801de90:	81a3      	strh	r3, [r4, #12]
 801de92:	f04f 30ff 	mov.w	r0, #4294967295
 801de96:	bd70      	pop	{r4, r5, r6, pc}
 801de98:	4b25      	ldr	r3, [pc, #148]	; (801df30 <__swsetup_r+0xd4>)
 801de9a:	429c      	cmp	r4, r3
 801de9c:	d101      	bne.n	801dea2 <__swsetup_r+0x46>
 801de9e:	68ac      	ldr	r4, [r5, #8]
 801dea0:	e7eb      	b.n	801de7a <__swsetup_r+0x1e>
 801dea2:	4b24      	ldr	r3, [pc, #144]	; (801df34 <__swsetup_r+0xd8>)
 801dea4:	429c      	cmp	r4, r3
 801dea6:	bf08      	it	eq
 801dea8:	68ec      	ldreq	r4, [r5, #12]
 801deaa:	e7e6      	b.n	801de7a <__swsetup_r+0x1e>
 801deac:	0751      	lsls	r1, r2, #29
 801deae:	d512      	bpl.n	801ded6 <__swsetup_r+0x7a>
 801deb0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801deb2:	b141      	cbz	r1, 801dec6 <__swsetup_r+0x6a>
 801deb4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801deb8:	4299      	cmp	r1, r3
 801deba:	d002      	beq.n	801dec2 <__swsetup_r+0x66>
 801debc:	4630      	mov	r0, r6
 801debe:	f001 fb69 	bl	801f594 <_free_r>
 801dec2:	2300      	movs	r3, #0
 801dec4:	6363      	str	r3, [r4, #52]	; 0x34
 801dec6:	89a3      	ldrh	r3, [r4, #12]
 801dec8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801decc:	81a3      	strh	r3, [r4, #12]
 801dece:	2300      	movs	r3, #0
 801ded0:	6063      	str	r3, [r4, #4]
 801ded2:	6923      	ldr	r3, [r4, #16]
 801ded4:	6023      	str	r3, [r4, #0]
 801ded6:	89a3      	ldrh	r3, [r4, #12]
 801ded8:	f043 0308 	orr.w	r3, r3, #8
 801dedc:	81a3      	strh	r3, [r4, #12]
 801dede:	6923      	ldr	r3, [r4, #16]
 801dee0:	b94b      	cbnz	r3, 801def6 <__swsetup_r+0x9a>
 801dee2:	89a3      	ldrh	r3, [r4, #12]
 801dee4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801dee8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801deec:	d003      	beq.n	801def6 <__swsetup_r+0x9a>
 801deee:	4621      	mov	r1, r4
 801def0:	4630      	mov	r0, r6
 801def2:	f001 f829 	bl	801ef48 <__smakebuf_r>
 801def6:	89a2      	ldrh	r2, [r4, #12]
 801def8:	f012 0301 	ands.w	r3, r2, #1
 801defc:	d00c      	beq.n	801df18 <__swsetup_r+0xbc>
 801defe:	2300      	movs	r3, #0
 801df00:	60a3      	str	r3, [r4, #8]
 801df02:	6963      	ldr	r3, [r4, #20]
 801df04:	425b      	negs	r3, r3
 801df06:	61a3      	str	r3, [r4, #24]
 801df08:	6923      	ldr	r3, [r4, #16]
 801df0a:	b953      	cbnz	r3, 801df22 <__swsetup_r+0xc6>
 801df0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801df10:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 801df14:	d1ba      	bne.n	801de8c <__swsetup_r+0x30>
 801df16:	bd70      	pop	{r4, r5, r6, pc}
 801df18:	0792      	lsls	r2, r2, #30
 801df1a:	bf58      	it	pl
 801df1c:	6963      	ldrpl	r3, [r4, #20]
 801df1e:	60a3      	str	r3, [r4, #8]
 801df20:	e7f2      	b.n	801df08 <__swsetup_r+0xac>
 801df22:	2000      	movs	r0, #0
 801df24:	e7f7      	b.n	801df16 <__swsetup_r+0xba>
 801df26:	bf00      	nop
 801df28:	20001470 	.word	0x20001470
 801df2c:	08020aa8 	.word	0x08020aa8
 801df30:	08020ac8 	.word	0x08020ac8
 801df34:	08020a88 	.word	0x08020a88

0801df38 <quorem>:
 801df38:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801df3c:	6903      	ldr	r3, [r0, #16]
 801df3e:	690c      	ldr	r4, [r1, #16]
 801df40:	429c      	cmp	r4, r3
 801df42:	4680      	mov	r8, r0
 801df44:	f300 8082 	bgt.w	801e04c <quorem+0x114>
 801df48:	3c01      	subs	r4, #1
 801df4a:	f101 0714 	add.w	r7, r1, #20
 801df4e:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 801df52:	f100 0614 	add.w	r6, r0, #20
 801df56:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 801df5a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 801df5e:	eb06 030e 	add.w	r3, r6, lr
 801df62:	3501      	adds	r5, #1
 801df64:	eb07 090e 	add.w	r9, r7, lr
 801df68:	9301      	str	r3, [sp, #4]
 801df6a:	fbb0 f5f5 	udiv	r5, r0, r5
 801df6e:	b395      	cbz	r5, 801dfd6 <quorem+0x9e>
 801df70:	f04f 0a00 	mov.w	sl, #0
 801df74:	4638      	mov	r0, r7
 801df76:	46b4      	mov	ip, r6
 801df78:	46d3      	mov	fp, sl
 801df7a:	f850 2b04 	ldr.w	r2, [r0], #4
 801df7e:	b293      	uxth	r3, r2
 801df80:	fb05 a303 	mla	r3, r5, r3, sl
 801df84:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801df88:	b29b      	uxth	r3, r3
 801df8a:	ebab 0303 	sub.w	r3, fp, r3
 801df8e:	0c12      	lsrs	r2, r2, #16
 801df90:	f8bc b000 	ldrh.w	fp, [ip]
 801df94:	fb05 a202 	mla	r2, r5, r2, sl
 801df98:	fa13 f38b 	uxtah	r3, r3, fp
 801df9c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 801dfa0:	fa1f fb82 	uxth.w	fp, r2
 801dfa4:	f8dc 2000 	ldr.w	r2, [ip]
 801dfa8:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 801dfac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801dfb0:	b29b      	uxth	r3, r3
 801dfb2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801dfb6:	4581      	cmp	r9, r0
 801dfb8:	ea4f 4b22 	mov.w	fp, r2, asr #16
 801dfbc:	f84c 3b04 	str.w	r3, [ip], #4
 801dfc0:	d2db      	bcs.n	801df7a <quorem+0x42>
 801dfc2:	f856 300e 	ldr.w	r3, [r6, lr]
 801dfc6:	b933      	cbnz	r3, 801dfd6 <quorem+0x9e>
 801dfc8:	9b01      	ldr	r3, [sp, #4]
 801dfca:	3b04      	subs	r3, #4
 801dfcc:	429e      	cmp	r6, r3
 801dfce:	461a      	mov	r2, r3
 801dfd0:	d330      	bcc.n	801e034 <quorem+0xfc>
 801dfd2:	f8c8 4010 	str.w	r4, [r8, #16]
 801dfd6:	4640      	mov	r0, r8
 801dfd8:	f001 fa07 	bl	801f3ea <__mcmp>
 801dfdc:	2800      	cmp	r0, #0
 801dfde:	db25      	blt.n	801e02c <quorem+0xf4>
 801dfe0:	3501      	adds	r5, #1
 801dfe2:	4630      	mov	r0, r6
 801dfe4:	f04f 0e00 	mov.w	lr, #0
 801dfe8:	f857 2b04 	ldr.w	r2, [r7], #4
 801dfec:	f8d0 c000 	ldr.w	ip, [r0]
 801dff0:	b293      	uxth	r3, r2
 801dff2:	ebae 0303 	sub.w	r3, lr, r3
 801dff6:	0c12      	lsrs	r2, r2, #16
 801dff8:	fa13 f38c 	uxtah	r3, r3, ip
 801dffc:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 801e000:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801e004:	b29b      	uxth	r3, r3
 801e006:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801e00a:	45b9      	cmp	r9, r7
 801e00c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 801e010:	f840 3b04 	str.w	r3, [r0], #4
 801e014:	d2e8      	bcs.n	801dfe8 <quorem+0xb0>
 801e016:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 801e01a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 801e01e:	b92a      	cbnz	r2, 801e02c <quorem+0xf4>
 801e020:	3b04      	subs	r3, #4
 801e022:	429e      	cmp	r6, r3
 801e024:	461a      	mov	r2, r3
 801e026:	d30b      	bcc.n	801e040 <quorem+0x108>
 801e028:	f8c8 4010 	str.w	r4, [r8, #16]
 801e02c:	4628      	mov	r0, r5
 801e02e:	b003      	add	sp, #12
 801e030:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e034:	6812      	ldr	r2, [r2, #0]
 801e036:	3b04      	subs	r3, #4
 801e038:	2a00      	cmp	r2, #0
 801e03a:	d1ca      	bne.n	801dfd2 <quorem+0x9a>
 801e03c:	3c01      	subs	r4, #1
 801e03e:	e7c5      	b.n	801dfcc <quorem+0x94>
 801e040:	6812      	ldr	r2, [r2, #0]
 801e042:	3b04      	subs	r3, #4
 801e044:	2a00      	cmp	r2, #0
 801e046:	d1ef      	bne.n	801e028 <quorem+0xf0>
 801e048:	3c01      	subs	r4, #1
 801e04a:	e7ea      	b.n	801e022 <quorem+0xea>
 801e04c:	2000      	movs	r0, #0
 801e04e:	e7ee      	b.n	801e02e <quorem+0xf6>

0801e050 <_dtoa_r>:
 801e050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e054:	ec57 6b10 	vmov	r6, r7, d0
 801e058:	b097      	sub	sp, #92	; 0x5c
 801e05a:	e9cd 6700 	strd	r6, r7, [sp]
 801e05e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801e060:	9107      	str	r1, [sp, #28]
 801e062:	4604      	mov	r4, r0
 801e064:	920a      	str	r2, [sp, #40]	; 0x28
 801e066:	930f      	str	r3, [sp, #60]	; 0x3c
 801e068:	9d20      	ldr	r5, [sp, #128]	; 0x80
 801e06a:	b93e      	cbnz	r6, 801e07c <_dtoa_r+0x2c>
 801e06c:	2010      	movs	r0, #16
 801e06e:	f000 ffab 	bl	801efc8 <malloc>
 801e072:	6260      	str	r0, [r4, #36]	; 0x24
 801e074:	6046      	str	r6, [r0, #4]
 801e076:	6086      	str	r6, [r0, #8]
 801e078:	6006      	str	r6, [r0, #0]
 801e07a:	60c6      	str	r6, [r0, #12]
 801e07c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801e07e:	6819      	ldr	r1, [r3, #0]
 801e080:	b151      	cbz	r1, 801e098 <_dtoa_r+0x48>
 801e082:	685a      	ldr	r2, [r3, #4]
 801e084:	604a      	str	r2, [r1, #4]
 801e086:	2301      	movs	r3, #1
 801e088:	4093      	lsls	r3, r2
 801e08a:	608b      	str	r3, [r1, #8]
 801e08c:	4620      	mov	r0, r4
 801e08e:	f000 ffd7 	bl	801f040 <_Bfree>
 801e092:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801e094:	2200      	movs	r2, #0
 801e096:	601a      	str	r2, [r3, #0]
 801e098:	9b01      	ldr	r3, [sp, #4]
 801e09a:	2b00      	cmp	r3, #0
 801e09c:	bfbf      	itttt	lt
 801e09e:	2301      	movlt	r3, #1
 801e0a0:	602b      	strlt	r3, [r5, #0]
 801e0a2:	9b01      	ldrlt	r3, [sp, #4]
 801e0a4:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801e0a8:	bfb2      	itee	lt
 801e0aa:	9301      	strlt	r3, [sp, #4]
 801e0ac:	2300      	movge	r3, #0
 801e0ae:	602b      	strge	r3, [r5, #0]
 801e0b0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801e0b4:	4ba8      	ldr	r3, [pc, #672]	; (801e358 <_dtoa_r+0x308>)
 801e0b6:	ea33 0308 	bics.w	r3, r3, r8
 801e0ba:	d11b      	bne.n	801e0f4 <_dtoa_r+0xa4>
 801e0bc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801e0be:	f242 730f 	movw	r3, #9999	; 0x270f
 801e0c2:	6013      	str	r3, [r2, #0]
 801e0c4:	9b00      	ldr	r3, [sp, #0]
 801e0c6:	b923      	cbnz	r3, 801e0d2 <_dtoa_r+0x82>
 801e0c8:	f3c8 0013 	ubfx	r0, r8, #0, #20
 801e0cc:	2800      	cmp	r0, #0
 801e0ce:	f000 8578 	beq.w	801ebc2 <_dtoa_r+0xb72>
 801e0d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801e0d4:	b953      	cbnz	r3, 801e0ec <_dtoa_r+0x9c>
 801e0d6:	4ba1      	ldr	r3, [pc, #644]	; (801e35c <_dtoa_r+0x30c>)
 801e0d8:	e021      	b.n	801e11e <_dtoa_r+0xce>
 801e0da:	4ba1      	ldr	r3, [pc, #644]	; (801e360 <_dtoa_r+0x310>)
 801e0dc:	9302      	str	r3, [sp, #8]
 801e0de:	3308      	adds	r3, #8
 801e0e0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801e0e2:	6013      	str	r3, [r2, #0]
 801e0e4:	9802      	ldr	r0, [sp, #8]
 801e0e6:	b017      	add	sp, #92	; 0x5c
 801e0e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e0ec:	4b9b      	ldr	r3, [pc, #620]	; (801e35c <_dtoa_r+0x30c>)
 801e0ee:	9302      	str	r3, [sp, #8]
 801e0f0:	3303      	adds	r3, #3
 801e0f2:	e7f5      	b.n	801e0e0 <_dtoa_r+0x90>
 801e0f4:	e9dd 6700 	ldrd	r6, r7, [sp]
 801e0f8:	2200      	movs	r2, #0
 801e0fa:	2300      	movs	r3, #0
 801e0fc:	4630      	mov	r0, r6
 801e0fe:	4639      	mov	r1, r7
 801e100:	f7e2 fce6 	bl	8000ad0 <__aeabi_dcmpeq>
 801e104:	4681      	mov	r9, r0
 801e106:	b160      	cbz	r0, 801e122 <_dtoa_r+0xd2>
 801e108:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801e10a:	2301      	movs	r3, #1
 801e10c:	6013      	str	r3, [r2, #0]
 801e10e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801e110:	2b00      	cmp	r3, #0
 801e112:	f000 8553 	beq.w	801ebbc <_dtoa_r+0xb6c>
 801e116:	4b93      	ldr	r3, [pc, #588]	; (801e364 <_dtoa_r+0x314>)
 801e118:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801e11a:	6013      	str	r3, [r2, #0]
 801e11c:	3b01      	subs	r3, #1
 801e11e:	9302      	str	r3, [sp, #8]
 801e120:	e7e0      	b.n	801e0e4 <_dtoa_r+0x94>
 801e122:	aa14      	add	r2, sp, #80	; 0x50
 801e124:	a915      	add	r1, sp, #84	; 0x54
 801e126:	ec47 6b10 	vmov	d0, r6, r7
 801e12a:	4620      	mov	r0, r4
 801e12c:	f001 f9d5 	bl	801f4da <__d2b>
 801e130:	f3c8 550a 	ubfx	r5, r8, #20, #11
 801e134:	4682      	mov	sl, r0
 801e136:	2d00      	cmp	r5, #0
 801e138:	d07e      	beq.n	801e238 <_dtoa_r+0x1e8>
 801e13a:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801e13e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 801e142:	4630      	mov	r0, r6
 801e144:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 801e148:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801e14c:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 801e150:	2200      	movs	r2, #0
 801e152:	4b85      	ldr	r3, [pc, #532]	; (801e368 <_dtoa_r+0x318>)
 801e154:	f7e2 f8a0 	bl	8000298 <__aeabi_dsub>
 801e158:	a379      	add	r3, pc, #484	; (adr r3, 801e340 <_dtoa_r+0x2f0>)
 801e15a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e15e:	f7e2 fa4f 	bl	8000600 <__aeabi_dmul>
 801e162:	a379      	add	r3, pc, #484	; (adr r3, 801e348 <_dtoa_r+0x2f8>)
 801e164:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e168:	f7e2 f898 	bl	800029c <__adddf3>
 801e16c:	4606      	mov	r6, r0
 801e16e:	4628      	mov	r0, r5
 801e170:	460f      	mov	r7, r1
 801e172:	f7e2 f9df 	bl	8000534 <__aeabi_i2d>
 801e176:	a376      	add	r3, pc, #472	; (adr r3, 801e350 <_dtoa_r+0x300>)
 801e178:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e17c:	f7e2 fa40 	bl	8000600 <__aeabi_dmul>
 801e180:	4602      	mov	r2, r0
 801e182:	460b      	mov	r3, r1
 801e184:	4630      	mov	r0, r6
 801e186:	4639      	mov	r1, r7
 801e188:	f7e2 f888 	bl	800029c <__adddf3>
 801e18c:	4606      	mov	r6, r0
 801e18e:	460f      	mov	r7, r1
 801e190:	f7e2 fce6 	bl	8000b60 <__aeabi_d2iz>
 801e194:	2200      	movs	r2, #0
 801e196:	4683      	mov	fp, r0
 801e198:	2300      	movs	r3, #0
 801e19a:	4630      	mov	r0, r6
 801e19c:	4639      	mov	r1, r7
 801e19e:	f7e2 fca1 	bl	8000ae4 <__aeabi_dcmplt>
 801e1a2:	b158      	cbz	r0, 801e1bc <_dtoa_r+0x16c>
 801e1a4:	4658      	mov	r0, fp
 801e1a6:	f7e2 f9c5 	bl	8000534 <__aeabi_i2d>
 801e1aa:	4602      	mov	r2, r0
 801e1ac:	460b      	mov	r3, r1
 801e1ae:	4630      	mov	r0, r6
 801e1b0:	4639      	mov	r1, r7
 801e1b2:	f7e2 fc8d 	bl	8000ad0 <__aeabi_dcmpeq>
 801e1b6:	b908      	cbnz	r0, 801e1bc <_dtoa_r+0x16c>
 801e1b8:	f10b 3bff 	add.w	fp, fp, #4294967295
 801e1bc:	f1bb 0f16 	cmp.w	fp, #22
 801e1c0:	d859      	bhi.n	801e276 <_dtoa_r+0x226>
 801e1c2:	496a      	ldr	r1, [pc, #424]	; (801e36c <_dtoa_r+0x31c>)
 801e1c4:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 801e1c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 801e1cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 801e1d0:	f7e2 fca6 	bl	8000b20 <__aeabi_dcmpgt>
 801e1d4:	2800      	cmp	r0, #0
 801e1d6:	d050      	beq.n	801e27a <_dtoa_r+0x22a>
 801e1d8:	f10b 3bff 	add.w	fp, fp, #4294967295
 801e1dc:	2300      	movs	r3, #0
 801e1de:	930e      	str	r3, [sp, #56]	; 0x38
 801e1e0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801e1e2:	1b5d      	subs	r5, r3, r5
 801e1e4:	1e6b      	subs	r3, r5, #1
 801e1e6:	9306      	str	r3, [sp, #24]
 801e1e8:	bf45      	ittet	mi
 801e1ea:	f1c5 0301 	rsbmi	r3, r5, #1
 801e1ee:	9305      	strmi	r3, [sp, #20]
 801e1f0:	2300      	movpl	r3, #0
 801e1f2:	2300      	movmi	r3, #0
 801e1f4:	bf4c      	ite	mi
 801e1f6:	9306      	strmi	r3, [sp, #24]
 801e1f8:	9305      	strpl	r3, [sp, #20]
 801e1fa:	f1bb 0f00 	cmp.w	fp, #0
 801e1fe:	db3e      	blt.n	801e27e <_dtoa_r+0x22e>
 801e200:	9b06      	ldr	r3, [sp, #24]
 801e202:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 801e206:	445b      	add	r3, fp
 801e208:	9306      	str	r3, [sp, #24]
 801e20a:	2300      	movs	r3, #0
 801e20c:	9308      	str	r3, [sp, #32]
 801e20e:	9b07      	ldr	r3, [sp, #28]
 801e210:	2b09      	cmp	r3, #9
 801e212:	f200 80af 	bhi.w	801e374 <_dtoa_r+0x324>
 801e216:	2b05      	cmp	r3, #5
 801e218:	bfc4      	itt	gt
 801e21a:	3b04      	subgt	r3, #4
 801e21c:	9307      	strgt	r3, [sp, #28]
 801e21e:	9b07      	ldr	r3, [sp, #28]
 801e220:	f1a3 0302 	sub.w	r3, r3, #2
 801e224:	bfcc      	ite	gt
 801e226:	2600      	movgt	r6, #0
 801e228:	2601      	movle	r6, #1
 801e22a:	2b03      	cmp	r3, #3
 801e22c:	f200 80ae 	bhi.w	801e38c <_dtoa_r+0x33c>
 801e230:	e8df f003 	tbb	[pc, r3]
 801e234:	772f8482 	.word	0x772f8482
 801e238:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801e23a:	9d14      	ldr	r5, [sp, #80]	; 0x50
 801e23c:	441d      	add	r5, r3
 801e23e:	f205 4332 	addw	r3, r5, #1074	; 0x432
 801e242:	2b20      	cmp	r3, #32
 801e244:	dd11      	ble.n	801e26a <_dtoa_r+0x21a>
 801e246:	9a00      	ldr	r2, [sp, #0]
 801e248:	f205 4012 	addw	r0, r5, #1042	; 0x412
 801e24c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 801e250:	fa22 f000 	lsr.w	r0, r2, r0
 801e254:	fa08 f303 	lsl.w	r3, r8, r3
 801e258:	4318      	orrs	r0, r3
 801e25a:	f7e2 f95b 	bl	8000514 <__aeabi_ui2d>
 801e25e:	2301      	movs	r3, #1
 801e260:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 801e264:	3d01      	subs	r5, #1
 801e266:	9312      	str	r3, [sp, #72]	; 0x48
 801e268:	e772      	b.n	801e150 <_dtoa_r+0x100>
 801e26a:	f1c3 0020 	rsb	r0, r3, #32
 801e26e:	9b00      	ldr	r3, [sp, #0]
 801e270:	fa03 f000 	lsl.w	r0, r3, r0
 801e274:	e7f1      	b.n	801e25a <_dtoa_r+0x20a>
 801e276:	2301      	movs	r3, #1
 801e278:	e7b1      	b.n	801e1de <_dtoa_r+0x18e>
 801e27a:	900e      	str	r0, [sp, #56]	; 0x38
 801e27c:	e7b0      	b.n	801e1e0 <_dtoa_r+0x190>
 801e27e:	9b05      	ldr	r3, [sp, #20]
 801e280:	eba3 030b 	sub.w	r3, r3, fp
 801e284:	9305      	str	r3, [sp, #20]
 801e286:	f1cb 0300 	rsb	r3, fp, #0
 801e28a:	9308      	str	r3, [sp, #32]
 801e28c:	2300      	movs	r3, #0
 801e28e:	930b      	str	r3, [sp, #44]	; 0x2c
 801e290:	e7bd      	b.n	801e20e <_dtoa_r+0x1be>
 801e292:	2301      	movs	r3, #1
 801e294:	9309      	str	r3, [sp, #36]	; 0x24
 801e296:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801e298:	2b00      	cmp	r3, #0
 801e29a:	dd7a      	ble.n	801e392 <_dtoa_r+0x342>
 801e29c:	9304      	str	r3, [sp, #16]
 801e29e:	9303      	str	r3, [sp, #12]
 801e2a0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 801e2a2:	2200      	movs	r2, #0
 801e2a4:	606a      	str	r2, [r5, #4]
 801e2a6:	2104      	movs	r1, #4
 801e2a8:	f101 0214 	add.w	r2, r1, #20
 801e2ac:	429a      	cmp	r2, r3
 801e2ae:	d975      	bls.n	801e39c <_dtoa_r+0x34c>
 801e2b0:	6869      	ldr	r1, [r5, #4]
 801e2b2:	4620      	mov	r0, r4
 801e2b4:	f000 fe90 	bl	801efd8 <_Balloc>
 801e2b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801e2ba:	6028      	str	r0, [r5, #0]
 801e2bc:	681b      	ldr	r3, [r3, #0]
 801e2be:	9302      	str	r3, [sp, #8]
 801e2c0:	9b03      	ldr	r3, [sp, #12]
 801e2c2:	2b0e      	cmp	r3, #14
 801e2c4:	f200 80e5 	bhi.w	801e492 <_dtoa_r+0x442>
 801e2c8:	2e00      	cmp	r6, #0
 801e2ca:	f000 80e2 	beq.w	801e492 <_dtoa_r+0x442>
 801e2ce:	ed9d 7b00 	vldr	d7, [sp]
 801e2d2:	f1bb 0f00 	cmp.w	fp, #0
 801e2d6:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 801e2da:	dd74      	ble.n	801e3c6 <_dtoa_r+0x376>
 801e2dc:	4a23      	ldr	r2, [pc, #140]	; (801e36c <_dtoa_r+0x31c>)
 801e2de:	f00b 030f 	and.w	r3, fp, #15
 801e2e2:	ea4f 162b 	mov.w	r6, fp, asr #4
 801e2e6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 801e2ea:	06f0      	lsls	r0, r6, #27
 801e2ec:	e9d3 8900 	ldrd	r8, r9, [r3]
 801e2f0:	d559      	bpl.n	801e3a6 <_dtoa_r+0x356>
 801e2f2:	4b1f      	ldr	r3, [pc, #124]	; (801e370 <_dtoa_r+0x320>)
 801e2f4:	ec51 0b17 	vmov	r0, r1, d7
 801e2f8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801e2fc:	f7e2 faaa 	bl	8000854 <__aeabi_ddiv>
 801e300:	e9cd 0100 	strd	r0, r1, [sp]
 801e304:	f006 060f 	and.w	r6, r6, #15
 801e308:	2503      	movs	r5, #3
 801e30a:	4f19      	ldr	r7, [pc, #100]	; (801e370 <_dtoa_r+0x320>)
 801e30c:	2e00      	cmp	r6, #0
 801e30e:	d14c      	bne.n	801e3aa <_dtoa_r+0x35a>
 801e310:	4642      	mov	r2, r8
 801e312:	464b      	mov	r3, r9
 801e314:	e9dd 0100 	ldrd	r0, r1, [sp]
 801e318:	f7e2 fa9c 	bl	8000854 <__aeabi_ddiv>
 801e31c:	e9cd 0100 	strd	r0, r1, [sp]
 801e320:	e06a      	b.n	801e3f8 <_dtoa_r+0x3a8>
 801e322:	2301      	movs	r3, #1
 801e324:	9309      	str	r3, [sp, #36]	; 0x24
 801e326:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801e328:	445b      	add	r3, fp
 801e32a:	9304      	str	r3, [sp, #16]
 801e32c:	3301      	adds	r3, #1
 801e32e:	2b01      	cmp	r3, #1
 801e330:	9303      	str	r3, [sp, #12]
 801e332:	bfb8      	it	lt
 801e334:	2301      	movlt	r3, #1
 801e336:	e7b3      	b.n	801e2a0 <_dtoa_r+0x250>
 801e338:	2300      	movs	r3, #0
 801e33a:	e7ab      	b.n	801e294 <_dtoa_r+0x244>
 801e33c:	2300      	movs	r3, #0
 801e33e:	e7f1      	b.n	801e324 <_dtoa_r+0x2d4>
 801e340:	636f4361 	.word	0x636f4361
 801e344:	3fd287a7 	.word	0x3fd287a7
 801e348:	8b60c8b3 	.word	0x8b60c8b3
 801e34c:	3fc68a28 	.word	0x3fc68a28
 801e350:	509f79fb 	.word	0x509f79fb
 801e354:	3fd34413 	.word	0x3fd34413
 801e358:	7ff00000 	.word	0x7ff00000
 801e35c:	08020a81 	.word	0x08020a81
 801e360:	08020a78 	.word	0x08020a78
 801e364:	08020a55 	.word	0x08020a55
 801e368:	3ff80000 	.word	0x3ff80000
 801e36c:	08020b10 	.word	0x08020b10
 801e370:	08020ae8 	.word	0x08020ae8
 801e374:	2601      	movs	r6, #1
 801e376:	2300      	movs	r3, #0
 801e378:	9307      	str	r3, [sp, #28]
 801e37a:	9609      	str	r6, [sp, #36]	; 0x24
 801e37c:	f04f 33ff 	mov.w	r3, #4294967295
 801e380:	9304      	str	r3, [sp, #16]
 801e382:	9303      	str	r3, [sp, #12]
 801e384:	2200      	movs	r2, #0
 801e386:	2312      	movs	r3, #18
 801e388:	920a      	str	r2, [sp, #40]	; 0x28
 801e38a:	e789      	b.n	801e2a0 <_dtoa_r+0x250>
 801e38c:	2301      	movs	r3, #1
 801e38e:	9309      	str	r3, [sp, #36]	; 0x24
 801e390:	e7f4      	b.n	801e37c <_dtoa_r+0x32c>
 801e392:	2301      	movs	r3, #1
 801e394:	9304      	str	r3, [sp, #16]
 801e396:	9303      	str	r3, [sp, #12]
 801e398:	461a      	mov	r2, r3
 801e39a:	e7f5      	b.n	801e388 <_dtoa_r+0x338>
 801e39c:	686a      	ldr	r2, [r5, #4]
 801e39e:	3201      	adds	r2, #1
 801e3a0:	606a      	str	r2, [r5, #4]
 801e3a2:	0049      	lsls	r1, r1, #1
 801e3a4:	e780      	b.n	801e2a8 <_dtoa_r+0x258>
 801e3a6:	2502      	movs	r5, #2
 801e3a8:	e7af      	b.n	801e30a <_dtoa_r+0x2ba>
 801e3aa:	07f1      	lsls	r1, r6, #31
 801e3ac:	d508      	bpl.n	801e3c0 <_dtoa_r+0x370>
 801e3ae:	4640      	mov	r0, r8
 801e3b0:	4649      	mov	r1, r9
 801e3b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 801e3b6:	f7e2 f923 	bl	8000600 <__aeabi_dmul>
 801e3ba:	3501      	adds	r5, #1
 801e3bc:	4680      	mov	r8, r0
 801e3be:	4689      	mov	r9, r1
 801e3c0:	1076      	asrs	r6, r6, #1
 801e3c2:	3708      	adds	r7, #8
 801e3c4:	e7a2      	b.n	801e30c <_dtoa_r+0x2bc>
 801e3c6:	f000 809d 	beq.w	801e504 <_dtoa_r+0x4b4>
 801e3ca:	f1cb 0600 	rsb	r6, fp, #0
 801e3ce:	4b9f      	ldr	r3, [pc, #636]	; (801e64c <_dtoa_r+0x5fc>)
 801e3d0:	4f9f      	ldr	r7, [pc, #636]	; (801e650 <_dtoa_r+0x600>)
 801e3d2:	f006 020f 	and.w	r2, r6, #15
 801e3d6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801e3da:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e3de:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801e3e2:	f7e2 f90d 	bl	8000600 <__aeabi_dmul>
 801e3e6:	e9cd 0100 	strd	r0, r1, [sp]
 801e3ea:	1136      	asrs	r6, r6, #4
 801e3ec:	2300      	movs	r3, #0
 801e3ee:	2502      	movs	r5, #2
 801e3f0:	2e00      	cmp	r6, #0
 801e3f2:	d17c      	bne.n	801e4ee <_dtoa_r+0x49e>
 801e3f4:	2b00      	cmp	r3, #0
 801e3f6:	d191      	bne.n	801e31c <_dtoa_r+0x2cc>
 801e3f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801e3fa:	2b00      	cmp	r3, #0
 801e3fc:	f000 8084 	beq.w	801e508 <_dtoa_r+0x4b8>
 801e400:	e9dd 8900 	ldrd	r8, r9, [sp]
 801e404:	2200      	movs	r2, #0
 801e406:	4b93      	ldr	r3, [pc, #588]	; (801e654 <_dtoa_r+0x604>)
 801e408:	4640      	mov	r0, r8
 801e40a:	4649      	mov	r1, r9
 801e40c:	f7e2 fb6a 	bl	8000ae4 <__aeabi_dcmplt>
 801e410:	2800      	cmp	r0, #0
 801e412:	d079      	beq.n	801e508 <_dtoa_r+0x4b8>
 801e414:	9b03      	ldr	r3, [sp, #12]
 801e416:	2b00      	cmp	r3, #0
 801e418:	d076      	beq.n	801e508 <_dtoa_r+0x4b8>
 801e41a:	9b04      	ldr	r3, [sp, #16]
 801e41c:	2b00      	cmp	r3, #0
 801e41e:	dd34      	ble.n	801e48a <_dtoa_r+0x43a>
 801e420:	2200      	movs	r2, #0
 801e422:	4b8d      	ldr	r3, [pc, #564]	; (801e658 <_dtoa_r+0x608>)
 801e424:	4640      	mov	r0, r8
 801e426:	4649      	mov	r1, r9
 801e428:	f7e2 f8ea 	bl	8000600 <__aeabi_dmul>
 801e42c:	e9cd 0100 	strd	r0, r1, [sp]
 801e430:	9e04      	ldr	r6, [sp, #16]
 801e432:	f10b 37ff 	add.w	r7, fp, #4294967295
 801e436:	3501      	adds	r5, #1
 801e438:	4628      	mov	r0, r5
 801e43a:	f7e2 f87b 	bl	8000534 <__aeabi_i2d>
 801e43e:	e9dd 2300 	ldrd	r2, r3, [sp]
 801e442:	f7e2 f8dd 	bl	8000600 <__aeabi_dmul>
 801e446:	2200      	movs	r2, #0
 801e448:	4b84      	ldr	r3, [pc, #528]	; (801e65c <_dtoa_r+0x60c>)
 801e44a:	f7e1 ff27 	bl	800029c <__adddf3>
 801e44e:	4680      	mov	r8, r0
 801e450:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 801e454:	2e00      	cmp	r6, #0
 801e456:	d15a      	bne.n	801e50e <_dtoa_r+0x4be>
 801e458:	2200      	movs	r2, #0
 801e45a:	4b81      	ldr	r3, [pc, #516]	; (801e660 <_dtoa_r+0x610>)
 801e45c:	e9dd 0100 	ldrd	r0, r1, [sp]
 801e460:	f7e1 ff1a 	bl	8000298 <__aeabi_dsub>
 801e464:	4642      	mov	r2, r8
 801e466:	464b      	mov	r3, r9
 801e468:	e9cd 0100 	strd	r0, r1, [sp]
 801e46c:	f7e2 fb58 	bl	8000b20 <__aeabi_dcmpgt>
 801e470:	2800      	cmp	r0, #0
 801e472:	f040 829b 	bne.w	801e9ac <_dtoa_r+0x95c>
 801e476:	4642      	mov	r2, r8
 801e478:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 801e47c:	e9dd 0100 	ldrd	r0, r1, [sp]
 801e480:	f7e2 fb30 	bl	8000ae4 <__aeabi_dcmplt>
 801e484:	2800      	cmp	r0, #0
 801e486:	f040 828f 	bne.w	801e9a8 <_dtoa_r+0x958>
 801e48a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 801e48e:	e9cd 2300 	strd	r2, r3, [sp]
 801e492:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801e494:	2b00      	cmp	r3, #0
 801e496:	f2c0 8150 	blt.w	801e73a <_dtoa_r+0x6ea>
 801e49a:	f1bb 0f0e 	cmp.w	fp, #14
 801e49e:	f300 814c 	bgt.w	801e73a <_dtoa_r+0x6ea>
 801e4a2:	4b6a      	ldr	r3, [pc, #424]	; (801e64c <_dtoa_r+0x5fc>)
 801e4a4:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801e4a8:	e9d3 8900 	ldrd	r8, r9, [r3]
 801e4ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801e4ae:	2b00      	cmp	r3, #0
 801e4b0:	f280 80da 	bge.w	801e668 <_dtoa_r+0x618>
 801e4b4:	9b03      	ldr	r3, [sp, #12]
 801e4b6:	2b00      	cmp	r3, #0
 801e4b8:	f300 80d6 	bgt.w	801e668 <_dtoa_r+0x618>
 801e4bc:	f040 8273 	bne.w	801e9a6 <_dtoa_r+0x956>
 801e4c0:	2200      	movs	r2, #0
 801e4c2:	4b67      	ldr	r3, [pc, #412]	; (801e660 <_dtoa_r+0x610>)
 801e4c4:	4640      	mov	r0, r8
 801e4c6:	4649      	mov	r1, r9
 801e4c8:	f7e2 f89a 	bl	8000600 <__aeabi_dmul>
 801e4cc:	e9dd 2300 	ldrd	r2, r3, [sp]
 801e4d0:	f7e2 fb1c 	bl	8000b0c <__aeabi_dcmpge>
 801e4d4:	9e03      	ldr	r6, [sp, #12]
 801e4d6:	4637      	mov	r7, r6
 801e4d8:	2800      	cmp	r0, #0
 801e4da:	f040 824a 	bne.w	801e972 <_dtoa_r+0x922>
 801e4de:	9b02      	ldr	r3, [sp, #8]
 801e4e0:	9a02      	ldr	r2, [sp, #8]
 801e4e2:	1c5d      	adds	r5, r3, #1
 801e4e4:	2331      	movs	r3, #49	; 0x31
 801e4e6:	7013      	strb	r3, [r2, #0]
 801e4e8:	f10b 0b01 	add.w	fp, fp, #1
 801e4ec:	e245      	b.n	801e97a <_dtoa_r+0x92a>
 801e4ee:	07f2      	lsls	r2, r6, #31
 801e4f0:	d505      	bpl.n	801e4fe <_dtoa_r+0x4ae>
 801e4f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 801e4f6:	f7e2 f883 	bl	8000600 <__aeabi_dmul>
 801e4fa:	3501      	adds	r5, #1
 801e4fc:	2301      	movs	r3, #1
 801e4fe:	1076      	asrs	r6, r6, #1
 801e500:	3708      	adds	r7, #8
 801e502:	e775      	b.n	801e3f0 <_dtoa_r+0x3a0>
 801e504:	2502      	movs	r5, #2
 801e506:	e777      	b.n	801e3f8 <_dtoa_r+0x3a8>
 801e508:	465f      	mov	r7, fp
 801e50a:	9e03      	ldr	r6, [sp, #12]
 801e50c:	e794      	b.n	801e438 <_dtoa_r+0x3e8>
 801e50e:	9a02      	ldr	r2, [sp, #8]
 801e510:	4b4e      	ldr	r3, [pc, #312]	; (801e64c <_dtoa_r+0x5fc>)
 801e512:	4432      	add	r2, r6
 801e514:	9213      	str	r2, [sp, #76]	; 0x4c
 801e516:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801e518:	1e71      	subs	r1, r6, #1
 801e51a:	2a00      	cmp	r2, #0
 801e51c:	d048      	beq.n	801e5b0 <_dtoa_r+0x560>
 801e51e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 801e522:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e526:	2000      	movs	r0, #0
 801e528:	494e      	ldr	r1, [pc, #312]	; (801e664 <_dtoa_r+0x614>)
 801e52a:	f7e2 f993 	bl	8000854 <__aeabi_ddiv>
 801e52e:	4642      	mov	r2, r8
 801e530:	464b      	mov	r3, r9
 801e532:	f7e1 feb1 	bl	8000298 <__aeabi_dsub>
 801e536:	9d02      	ldr	r5, [sp, #8]
 801e538:	4680      	mov	r8, r0
 801e53a:	4689      	mov	r9, r1
 801e53c:	e9dd 0100 	ldrd	r0, r1, [sp]
 801e540:	f7e2 fb0e 	bl	8000b60 <__aeabi_d2iz>
 801e544:	4606      	mov	r6, r0
 801e546:	f7e1 fff5 	bl	8000534 <__aeabi_i2d>
 801e54a:	4602      	mov	r2, r0
 801e54c:	460b      	mov	r3, r1
 801e54e:	e9dd 0100 	ldrd	r0, r1, [sp]
 801e552:	f7e1 fea1 	bl	8000298 <__aeabi_dsub>
 801e556:	3630      	adds	r6, #48	; 0x30
 801e558:	f805 6b01 	strb.w	r6, [r5], #1
 801e55c:	4642      	mov	r2, r8
 801e55e:	464b      	mov	r3, r9
 801e560:	e9cd 0100 	strd	r0, r1, [sp]
 801e564:	f7e2 fabe 	bl	8000ae4 <__aeabi_dcmplt>
 801e568:	2800      	cmp	r0, #0
 801e56a:	d165      	bne.n	801e638 <_dtoa_r+0x5e8>
 801e56c:	e9dd 2300 	ldrd	r2, r3, [sp]
 801e570:	2000      	movs	r0, #0
 801e572:	4938      	ldr	r1, [pc, #224]	; (801e654 <_dtoa_r+0x604>)
 801e574:	f7e1 fe90 	bl	8000298 <__aeabi_dsub>
 801e578:	4642      	mov	r2, r8
 801e57a:	464b      	mov	r3, r9
 801e57c:	f7e2 fab2 	bl	8000ae4 <__aeabi_dcmplt>
 801e580:	2800      	cmp	r0, #0
 801e582:	f040 80ba 	bne.w	801e6fa <_dtoa_r+0x6aa>
 801e586:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801e588:	429d      	cmp	r5, r3
 801e58a:	f43f af7e 	beq.w	801e48a <_dtoa_r+0x43a>
 801e58e:	2200      	movs	r2, #0
 801e590:	4b31      	ldr	r3, [pc, #196]	; (801e658 <_dtoa_r+0x608>)
 801e592:	4640      	mov	r0, r8
 801e594:	4649      	mov	r1, r9
 801e596:	f7e2 f833 	bl	8000600 <__aeabi_dmul>
 801e59a:	2200      	movs	r2, #0
 801e59c:	4680      	mov	r8, r0
 801e59e:	4689      	mov	r9, r1
 801e5a0:	4b2d      	ldr	r3, [pc, #180]	; (801e658 <_dtoa_r+0x608>)
 801e5a2:	e9dd 0100 	ldrd	r0, r1, [sp]
 801e5a6:	f7e2 f82b 	bl	8000600 <__aeabi_dmul>
 801e5aa:	e9cd 0100 	strd	r0, r1, [sp]
 801e5ae:	e7c5      	b.n	801e53c <_dtoa_r+0x4ec>
 801e5b0:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 801e5b4:	4642      	mov	r2, r8
 801e5b6:	464b      	mov	r3, r9
 801e5b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 801e5bc:	f7e2 f820 	bl	8000600 <__aeabi_dmul>
 801e5c0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 801e5c4:	9d02      	ldr	r5, [sp, #8]
 801e5c6:	e9dd 0100 	ldrd	r0, r1, [sp]
 801e5ca:	f7e2 fac9 	bl	8000b60 <__aeabi_d2iz>
 801e5ce:	4606      	mov	r6, r0
 801e5d0:	f7e1 ffb0 	bl	8000534 <__aeabi_i2d>
 801e5d4:	3630      	adds	r6, #48	; 0x30
 801e5d6:	4602      	mov	r2, r0
 801e5d8:	460b      	mov	r3, r1
 801e5da:	e9dd 0100 	ldrd	r0, r1, [sp]
 801e5de:	f7e1 fe5b 	bl	8000298 <__aeabi_dsub>
 801e5e2:	f805 6b01 	strb.w	r6, [r5], #1
 801e5e6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801e5e8:	42ab      	cmp	r3, r5
 801e5ea:	4680      	mov	r8, r0
 801e5ec:	4689      	mov	r9, r1
 801e5ee:	f04f 0200 	mov.w	r2, #0
 801e5f2:	d125      	bne.n	801e640 <_dtoa_r+0x5f0>
 801e5f4:	4b1b      	ldr	r3, [pc, #108]	; (801e664 <_dtoa_r+0x614>)
 801e5f6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 801e5fa:	f7e1 fe4f 	bl	800029c <__adddf3>
 801e5fe:	4602      	mov	r2, r0
 801e600:	460b      	mov	r3, r1
 801e602:	4640      	mov	r0, r8
 801e604:	4649      	mov	r1, r9
 801e606:	f7e2 fa8b 	bl	8000b20 <__aeabi_dcmpgt>
 801e60a:	2800      	cmp	r0, #0
 801e60c:	d175      	bne.n	801e6fa <_dtoa_r+0x6aa>
 801e60e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801e612:	2000      	movs	r0, #0
 801e614:	4913      	ldr	r1, [pc, #76]	; (801e664 <_dtoa_r+0x614>)
 801e616:	f7e1 fe3f 	bl	8000298 <__aeabi_dsub>
 801e61a:	4602      	mov	r2, r0
 801e61c:	460b      	mov	r3, r1
 801e61e:	4640      	mov	r0, r8
 801e620:	4649      	mov	r1, r9
 801e622:	f7e2 fa5f 	bl	8000ae4 <__aeabi_dcmplt>
 801e626:	2800      	cmp	r0, #0
 801e628:	f43f af2f 	beq.w	801e48a <_dtoa_r+0x43a>
 801e62c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801e630:	2b30      	cmp	r3, #48	; 0x30
 801e632:	f105 32ff 	add.w	r2, r5, #4294967295
 801e636:	d001      	beq.n	801e63c <_dtoa_r+0x5ec>
 801e638:	46bb      	mov	fp, r7
 801e63a:	e04d      	b.n	801e6d8 <_dtoa_r+0x688>
 801e63c:	4615      	mov	r5, r2
 801e63e:	e7f5      	b.n	801e62c <_dtoa_r+0x5dc>
 801e640:	4b05      	ldr	r3, [pc, #20]	; (801e658 <_dtoa_r+0x608>)
 801e642:	f7e1 ffdd 	bl	8000600 <__aeabi_dmul>
 801e646:	e9cd 0100 	strd	r0, r1, [sp]
 801e64a:	e7bc      	b.n	801e5c6 <_dtoa_r+0x576>
 801e64c:	08020b10 	.word	0x08020b10
 801e650:	08020ae8 	.word	0x08020ae8
 801e654:	3ff00000 	.word	0x3ff00000
 801e658:	40240000 	.word	0x40240000
 801e65c:	401c0000 	.word	0x401c0000
 801e660:	40140000 	.word	0x40140000
 801e664:	3fe00000 	.word	0x3fe00000
 801e668:	e9dd 6700 	ldrd	r6, r7, [sp]
 801e66c:	9d02      	ldr	r5, [sp, #8]
 801e66e:	4642      	mov	r2, r8
 801e670:	464b      	mov	r3, r9
 801e672:	4630      	mov	r0, r6
 801e674:	4639      	mov	r1, r7
 801e676:	f7e2 f8ed 	bl	8000854 <__aeabi_ddiv>
 801e67a:	f7e2 fa71 	bl	8000b60 <__aeabi_d2iz>
 801e67e:	9000      	str	r0, [sp, #0]
 801e680:	f7e1 ff58 	bl	8000534 <__aeabi_i2d>
 801e684:	4642      	mov	r2, r8
 801e686:	464b      	mov	r3, r9
 801e688:	f7e1 ffba 	bl	8000600 <__aeabi_dmul>
 801e68c:	4602      	mov	r2, r0
 801e68e:	460b      	mov	r3, r1
 801e690:	4630      	mov	r0, r6
 801e692:	4639      	mov	r1, r7
 801e694:	f7e1 fe00 	bl	8000298 <__aeabi_dsub>
 801e698:	9e00      	ldr	r6, [sp, #0]
 801e69a:	9f03      	ldr	r7, [sp, #12]
 801e69c:	3630      	adds	r6, #48	; 0x30
 801e69e:	f805 6b01 	strb.w	r6, [r5], #1
 801e6a2:	9e02      	ldr	r6, [sp, #8]
 801e6a4:	1bae      	subs	r6, r5, r6
 801e6a6:	42b7      	cmp	r7, r6
 801e6a8:	4602      	mov	r2, r0
 801e6aa:	460b      	mov	r3, r1
 801e6ac:	d138      	bne.n	801e720 <_dtoa_r+0x6d0>
 801e6ae:	f7e1 fdf5 	bl	800029c <__adddf3>
 801e6b2:	4606      	mov	r6, r0
 801e6b4:	460f      	mov	r7, r1
 801e6b6:	4602      	mov	r2, r0
 801e6b8:	460b      	mov	r3, r1
 801e6ba:	4640      	mov	r0, r8
 801e6bc:	4649      	mov	r1, r9
 801e6be:	f7e2 fa11 	bl	8000ae4 <__aeabi_dcmplt>
 801e6c2:	b9c8      	cbnz	r0, 801e6f8 <_dtoa_r+0x6a8>
 801e6c4:	4632      	mov	r2, r6
 801e6c6:	463b      	mov	r3, r7
 801e6c8:	4640      	mov	r0, r8
 801e6ca:	4649      	mov	r1, r9
 801e6cc:	f7e2 fa00 	bl	8000ad0 <__aeabi_dcmpeq>
 801e6d0:	b110      	cbz	r0, 801e6d8 <_dtoa_r+0x688>
 801e6d2:	9b00      	ldr	r3, [sp, #0]
 801e6d4:	07db      	lsls	r3, r3, #31
 801e6d6:	d40f      	bmi.n	801e6f8 <_dtoa_r+0x6a8>
 801e6d8:	4651      	mov	r1, sl
 801e6da:	4620      	mov	r0, r4
 801e6dc:	f000 fcb0 	bl	801f040 <_Bfree>
 801e6e0:	2300      	movs	r3, #0
 801e6e2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801e6e4:	702b      	strb	r3, [r5, #0]
 801e6e6:	f10b 0301 	add.w	r3, fp, #1
 801e6ea:	6013      	str	r3, [r2, #0]
 801e6ec:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801e6ee:	2b00      	cmp	r3, #0
 801e6f0:	f43f acf8 	beq.w	801e0e4 <_dtoa_r+0x94>
 801e6f4:	601d      	str	r5, [r3, #0]
 801e6f6:	e4f5      	b.n	801e0e4 <_dtoa_r+0x94>
 801e6f8:	465f      	mov	r7, fp
 801e6fa:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801e6fe:	2a39      	cmp	r2, #57	; 0x39
 801e700:	f105 33ff 	add.w	r3, r5, #4294967295
 801e704:	d106      	bne.n	801e714 <_dtoa_r+0x6c4>
 801e706:	9a02      	ldr	r2, [sp, #8]
 801e708:	429a      	cmp	r2, r3
 801e70a:	d107      	bne.n	801e71c <_dtoa_r+0x6cc>
 801e70c:	2330      	movs	r3, #48	; 0x30
 801e70e:	7013      	strb	r3, [r2, #0]
 801e710:	3701      	adds	r7, #1
 801e712:	4613      	mov	r3, r2
 801e714:	781a      	ldrb	r2, [r3, #0]
 801e716:	3201      	adds	r2, #1
 801e718:	701a      	strb	r2, [r3, #0]
 801e71a:	e78d      	b.n	801e638 <_dtoa_r+0x5e8>
 801e71c:	461d      	mov	r5, r3
 801e71e:	e7ec      	b.n	801e6fa <_dtoa_r+0x6aa>
 801e720:	2200      	movs	r2, #0
 801e722:	4ba4      	ldr	r3, [pc, #656]	; (801e9b4 <_dtoa_r+0x964>)
 801e724:	f7e1 ff6c 	bl	8000600 <__aeabi_dmul>
 801e728:	2200      	movs	r2, #0
 801e72a:	2300      	movs	r3, #0
 801e72c:	4606      	mov	r6, r0
 801e72e:	460f      	mov	r7, r1
 801e730:	f7e2 f9ce 	bl	8000ad0 <__aeabi_dcmpeq>
 801e734:	2800      	cmp	r0, #0
 801e736:	d09a      	beq.n	801e66e <_dtoa_r+0x61e>
 801e738:	e7ce      	b.n	801e6d8 <_dtoa_r+0x688>
 801e73a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801e73c:	2a00      	cmp	r2, #0
 801e73e:	f000 80cd 	beq.w	801e8dc <_dtoa_r+0x88c>
 801e742:	9a07      	ldr	r2, [sp, #28]
 801e744:	2a01      	cmp	r2, #1
 801e746:	f300 80af 	bgt.w	801e8a8 <_dtoa_r+0x858>
 801e74a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801e74c:	2a00      	cmp	r2, #0
 801e74e:	f000 80a7 	beq.w	801e8a0 <_dtoa_r+0x850>
 801e752:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801e756:	9e08      	ldr	r6, [sp, #32]
 801e758:	9d05      	ldr	r5, [sp, #20]
 801e75a:	9a05      	ldr	r2, [sp, #20]
 801e75c:	441a      	add	r2, r3
 801e75e:	9205      	str	r2, [sp, #20]
 801e760:	9a06      	ldr	r2, [sp, #24]
 801e762:	2101      	movs	r1, #1
 801e764:	441a      	add	r2, r3
 801e766:	4620      	mov	r0, r4
 801e768:	9206      	str	r2, [sp, #24]
 801e76a:	f000 fd09 	bl	801f180 <__i2b>
 801e76e:	4607      	mov	r7, r0
 801e770:	2d00      	cmp	r5, #0
 801e772:	dd0c      	ble.n	801e78e <_dtoa_r+0x73e>
 801e774:	9b06      	ldr	r3, [sp, #24]
 801e776:	2b00      	cmp	r3, #0
 801e778:	dd09      	ble.n	801e78e <_dtoa_r+0x73e>
 801e77a:	42ab      	cmp	r3, r5
 801e77c:	9a05      	ldr	r2, [sp, #20]
 801e77e:	bfa8      	it	ge
 801e780:	462b      	movge	r3, r5
 801e782:	1ad2      	subs	r2, r2, r3
 801e784:	9205      	str	r2, [sp, #20]
 801e786:	9a06      	ldr	r2, [sp, #24]
 801e788:	1aed      	subs	r5, r5, r3
 801e78a:	1ad3      	subs	r3, r2, r3
 801e78c:	9306      	str	r3, [sp, #24]
 801e78e:	9b08      	ldr	r3, [sp, #32]
 801e790:	b1f3      	cbz	r3, 801e7d0 <_dtoa_r+0x780>
 801e792:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801e794:	2b00      	cmp	r3, #0
 801e796:	f000 80a5 	beq.w	801e8e4 <_dtoa_r+0x894>
 801e79a:	2e00      	cmp	r6, #0
 801e79c:	dd10      	ble.n	801e7c0 <_dtoa_r+0x770>
 801e79e:	4639      	mov	r1, r7
 801e7a0:	4632      	mov	r2, r6
 801e7a2:	4620      	mov	r0, r4
 801e7a4:	f000 fd82 	bl	801f2ac <__pow5mult>
 801e7a8:	4652      	mov	r2, sl
 801e7aa:	4601      	mov	r1, r0
 801e7ac:	4607      	mov	r7, r0
 801e7ae:	4620      	mov	r0, r4
 801e7b0:	f000 fcef 	bl	801f192 <__multiply>
 801e7b4:	4651      	mov	r1, sl
 801e7b6:	4680      	mov	r8, r0
 801e7b8:	4620      	mov	r0, r4
 801e7ba:	f000 fc41 	bl	801f040 <_Bfree>
 801e7be:	46c2      	mov	sl, r8
 801e7c0:	9b08      	ldr	r3, [sp, #32]
 801e7c2:	1b9a      	subs	r2, r3, r6
 801e7c4:	d004      	beq.n	801e7d0 <_dtoa_r+0x780>
 801e7c6:	4651      	mov	r1, sl
 801e7c8:	4620      	mov	r0, r4
 801e7ca:	f000 fd6f 	bl	801f2ac <__pow5mult>
 801e7ce:	4682      	mov	sl, r0
 801e7d0:	2101      	movs	r1, #1
 801e7d2:	4620      	mov	r0, r4
 801e7d4:	f000 fcd4 	bl	801f180 <__i2b>
 801e7d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801e7da:	2b00      	cmp	r3, #0
 801e7dc:	4606      	mov	r6, r0
 801e7de:	f340 8083 	ble.w	801e8e8 <_dtoa_r+0x898>
 801e7e2:	461a      	mov	r2, r3
 801e7e4:	4601      	mov	r1, r0
 801e7e6:	4620      	mov	r0, r4
 801e7e8:	f000 fd60 	bl	801f2ac <__pow5mult>
 801e7ec:	9b07      	ldr	r3, [sp, #28]
 801e7ee:	2b01      	cmp	r3, #1
 801e7f0:	4606      	mov	r6, r0
 801e7f2:	dd7c      	ble.n	801e8ee <_dtoa_r+0x89e>
 801e7f4:	f04f 0800 	mov.w	r8, #0
 801e7f8:	6933      	ldr	r3, [r6, #16]
 801e7fa:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801e7fe:	6918      	ldr	r0, [r3, #16]
 801e800:	f000 fc70 	bl	801f0e4 <__hi0bits>
 801e804:	f1c0 0020 	rsb	r0, r0, #32
 801e808:	9b06      	ldr	r3, [sp, #24]
 801e80a:	4418      	add	r0, r3
 801e80c:	f010 001f 	ands.w	r0, r0, #31
 801e810:	f000 8096 	beq.w	801e940 <_dtoa_r+0x8f0>
 801e814:	f1c0 0320 	rsb	r3, r0, #32
 801e818:	2b04      	cmp	r3, #4
 801e81a:	f340 8087 	ble.w	801e92c <_dtoa_r+0x8dc>
 801e81e:	9b05      	ldr	r3, [sp, #20]
 801e820:	f1c0 001c 	rsb	r0, r0, #28
 801e824:	4403      	add	r3, r0
 801e826:	9305      	str	r3, [sp, #20]
 801e828:	9b06      	ldr	r3, [sp, #24]
 801e82a:	4405      	add	r5, r0
 801e82c:	4403      	add	r3, r0
 801e82e:	9306      	str	r3, [sp, #24]
 801e830:	9b05      	ldr	r3, [sp, #20]
 801e832:	2b00      	cmp	r3, #0
 801e834:	dd05      	ble.n	801e842 <_dtoa_r+0x7f2>
 801e836:	4651      	mov	r1, sl
 801e838:	461a      	mov	r2, r3
 801e83a:	4620      	mov	r0, r4
 801e83c:	f000 fd84 	bl	801f348 <__lshift>
 801e840:	4682      	mov	sl, r0
 801e842:	9b06      	ldr	r3, [sp, #24]
 801e844:	2b00      	cmp	r3, #0
 801e846:	dd05      	ble.n	801e854 <_dtoa_r+0x804>
 801e848:	4631      	mov	r1, r6
 801e84a:	461a      	mov	r2, r3
 801e84c:	4620      	mov	r0, r4
 801e84e:	f000 fd7b 	bl	801f348 <__lshift>
 801e852:	4606      	mov	r6, r0
 801e854:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801e856:	2b00      	cmp	r3, #0
 801e858:	d074      	beq.n	801e944 <_dtoa_r+0x8f4>
 801e85a:	4631      	mov	r1, r6
 801e85c:	4650      	mov	r0, sl
 801e85e:	f000 fdc4 	bl	801f3ea <__mcmp>
 801e862:	2800      	cmp	r0, #0
 801e864:	da6e      	bge.n	801e944 <_dtoa_r+0x8f4>
 801e866:	2300      	movs	r3, #0
 801e868:	4651      	mov	r1, sl
 801e86a:	220a      	movs	r2, #10
 801e86c:	4620      	mov	r0, r4
 801e86e:	f000 fbfe 	bl	801f06e <__multadd>
 801e872:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801e874:	f10b 3bff 	add.w	fp, fp, #4294967295
 801e878:	4682      	mov	sl, r0
 801e87a:	2b00      	cmp	r3, #0
 801e87c:	f000 81a8 	beq.w	801ebd0 <_dtoa_r+0xb80>
 801e880:	2300      	movs	r3, #0
 801e882:	4639      	mov	r1, r7
 801e884:	220a      	movs	r2, #10
 801e886:	4620      	mov	r0, r4
 801e888:	f000 fbf1 	bl	801f06e <__multadd>
 801e88c:	9b04      	ldr	r3, [sp, #16]
 801e88e:	2b00      	cmp	r3, #0
 801e890:	4607      	mov	r7, r0
 801e892:	f300 80c8 	bgt.w	801ea26 <_dtoa_r+0x9d6>
 801e896:	9b07      	ldr	r3, [sp, #28]
 801e898:	2b02      	cmp	r3, #2
 801e89a:	f340 80c4 	ble.w	801ea26 <_dtoa_r+0x9d6>
 801e89e:	e059      	b.n	801e954 <_dtoa_r+0x904>
 801e8a0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801e8a2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801e8a6:	e756      	b.n	801e756 <_dtoa_r+0x706>
 801e8a8:	9b03      	ldr	r3, [sp, #12]
 801e8aa:	1e5e      	subs	r6, r3, #1
 801e8ac:	9b08      	ldr	r3, [sp, #32]
 801e8ae:	42b3      	cmp	r3, r6
 801e8b0:	bfbf      	itttt	lt
 801e8b2:	9b08      	ldrlt	r3, [sp, #32]
 801e8b4:	9608      	strlt	r6, [sp, #32]
 801e8b6:	1af2      	sublt	r2, r6, r3
 801e8b8:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 801e8ba:	bfb6      	itet	lt
 801e8bc:	189b      	addlt	r3, r3, r2
 801e8be:	1b9e      	subge	r6, r3, r6
 801e8c0:	930b      	strlt	r3, [sp, #44]	; 0x2c
 801e8c2:	9b03      	ldr	r3, [sp, #12]
 801e8c4:	bfb8      	it	lt
 801e8c6:	2600      	movlt	r6, #0
 801e8c8:	2b00      	cmp	r3, #0
 801e8ca:	bfb9      	ittee	lt
 801e8cc:	9b05      	ldrlt	r3, [sp, #20]
 801e8ce:	9a03      	ldrlt	r2, [sp, #12]
 801e8d0:	9d05      	ldrge	r5, [sp, #20]
 801e8d2:	9b03      	ldrge	r3, [sp, #12]
 801e8d4:	bfbc      	itt	lt
 801e8d6:	1a9d      	sublt	r5, r3, r2
 801e8d8:	2300      	movlt	r3, #0
 801e8da:	e73e      	b.n	801e75a <_dtoa_r+0x70a>
 801e8dc:	9e08      	ldr	r6, [sp, #32]
 801e8de:	9d05      	ldr	r5, [sp, #20]
 801e8e0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 801e8e2:	e745      	b.n	801e770 <_dtoa_r+0x720>
 801e8e4:	9a08      	ldr	r2, [sp, #32]
 801e8e6:	e76e      	b.n	801e7c6 <_dtoa_r+0x776>
 801e8e8:	9b07      	ldr	r3, [sp, #28]
 801e8ea:	2b01      	cmp	r3, #1
 801e8ec:	dc19      	bgt.n	801e922 <_dtoa_r+0x8d2>
 801e8ee:	9b00      	ldr	r3, [sp, #0]
 801e8f0:	b9bb      	cbnz	r3, 801e922 <_dtoa_r+0x8d2>
 801e8f2:	9b01      	ldr	r3, [sp, #4]
 801e8f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801e8f8:	b99b      	cbnz	r3, 801e922 <_dtoa_r+0x8d2>
 801e8fa:	9b01      	ldr	r3, [sp, #4]
 801e8fc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801e900:	0d1b      	lsrs	r3, r3, #20
 801e902:	051b      	lsls	r3, r3, #20
 801e904:	b183      	cbz	r3, 801e928 <_dtoa_r+0x8d8>
 801e906:	9b05      	ldr	r3, [sp, #20]
 801e908:	3301      	adds	r3, #1
 801e90a:	9305      	str	r3, [sp, #20]
 801e90c:	9b06      	ldr	r3, [sp, #24]
 801e90e:	3301      	adds	r3, #1
 801e910:	9306      	str	r3, [sp, #24]
 801e912:	f04f 0801 	mov.w	r8, #1
 801e916:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801e918:	2b00      	cmp	r3, #0
 801e91a:	f47f af6d 	bne.w	801e7f8 <_dtoa_r+0x7a8>
 801e91e:	2001      	movs	r0, #1
 801e920:	e772      	b.n	801e808 <_dtoa_r+0x7b8>
 801e922:	f04f 0800 	mov.w	r8, #0
 801e926:	e7f6      	b.n	801e916 <_dtoa_r+0x8c6>
 801e928:	4698      	mov	r8, r3
 801e92a:	e7f4      	b.n	801e916 <_dtoa_r+0x8c6>
 801e92c:	d080      	beq.n	801e830 <_dtoa_r+0x7e0>
 801e92e:	9a05      	ldr	r2, [sp, #20]
 801e930:	331c      	adds	r3, #28
 801e932:	441a      	add	r2, r3
 801e934:	9205      	str	r2, [sp, #20]
 801e936:	9a06      	ldr	r2, [sp, #24]
 801e938:	441a      	add	r2, r3
 801e93a:	441d      	add	r5, r3
 801e93c:	4613      	mov	r3, r2
 801e93e:	e776      	b.n	801e82e <_dtoa_r+0x7de>
 801e940:	4603      	mov	r3, r0
 801e942:	e7f4      	b.n	801e92e <_dtoa_r+0x8de>
 801e944:	9b03      	ldr	r3, [sp, #12]
 801e946:	2b00      	cmp	r3, #0
 801e948:	dc36      	bgt.n	801e9b8 <_dtoa_r+0x968>
 801e94a:	9b07      	ldr	r3, [sp, #28]
 801e94c:	2b02      	cmp	r3, #2
 801e94e:	dd33      	ble.n	801e9b8 <_dtoa_r+0x968>
 801e950:	9b03      	ldr	r3, [sp, #12]
 801e952:	9304      	str	r3, [sp, #16]
 801e954:	9b04      	ldr	r3, [sp, #16]
 801e956:	b963      	cbnz	r3, 801e972 <_dtoa_r+0x922>
 801e958:	4631      	mov	r1, r6
 801e95a:	2205      	movs	r2, #5
 801e95c:	4620      	mov	r0, r4
 801e95e:	f000 fb86 	bl	801f06e <__multadd>
 801e962:	4601      	mov	r1, r0
 801e964:	4606      	mov	r6, r0
 801e966:	4650      	mov	r0, sl
 801e968:	f000 fd3f 	bl	801f3ea <__mcmp>
 801e96c:	2800      	cmp	r0, #0
 801e96e:	f73f adb6 	bgt.w	801e4de <_dtoa_r+0x48e>
 801e972:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801e974:	9d02      	ldr	r5, [sp, #8]
 801e976:	ea6f 0b03 	mvn.w	fp, r3
 801e97a:	2300      	movs	r3, #0
 801e97c:	9303      	str	r3, [sp, #12]
 801e97e:	4631      	mov	r1, r6
 801e980:	4620      	mov	r0, r4
 801e982:	f000 fb5d 	bl	801f040 <_Bfree>
 801e986:	2f00      	cmp	r7, #0
 801e988:	f43f aea6 	beq.w	801e6d8 <_dtoa_r+0x688>
 801e98c:	9b03      	ldr	r3, [sp, #12]
 801e98e:	b12b      	cbz	r3, 801e99c <_dtoa_r+0x94c>
 801e990:	42bb      	cmp	r3, r7
 801e992:	d003      	beq.n	801e99c <_dtoa_r+0x94c>
 801e994:	4619      	mov	r1, r3
 801e996:	4620      	mov	r0, r4
 801e998:	f000 fb52 	bl	801f040 <_Bfree>
 801e99c:	4639      	mov	r1, r7
 801e99e:	4620      	mov	r0, r4
 801e9a0:	f000 fb4e 	bl	801f040 <_Bfree>
 801e9a4:	e698      	b.n	801e6d8 <_dtoa_r+0x688>
 801e9a6:	2600      	movs	r6, #0
 801e9a8:	4637      	mov	r7, r6
 801e9aa:	e7e2      	b.n	801e972 <_dtoa_r+0x922>
 801e9ac:	46bb      	mov	fp, r7
 801e9ae:	4637      	mov	r7, r6
 801e9b0:	e595      	b.n	801e4de <_dtoa_r+0x48e>
 801e9b2:	bf00      	nop
 801e9b4:	40240000 	.word	0x40240000
 801e9b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801e9ba:	bb93      	cbnz	r3, 801ea22 <_dtoa_r+0x9d2>
 801e9bc:	9b03      	ldr	r3, [sp, #12]
 801e9be:	9304      	str	r3, [sp, #16]
 801e9c0:	9d02      	ldr	r5, [sp, #8]
 801e9c2:	4631      	mov	r1, r6
 801e9c4:	4650      	mov	r0, sl
 801e9c6:	f7ff fab7 	bl	801df38 <quorem>
 801e9ca:	f100 0930 	add.w	r9, r0, #48	; 0x30
 801e9ce:	f805 9b01 	strb.w	r9, [r5], #1
 801e9d2:	9b02      	ldr	r3, [sp, #8]
 801e9d4:	9a04      	ldr	r2, [sp, #16]
 801e9d6:	1aeb      	subs	r3, r5, r3
 801e9d8:	429a      	cmp	r2, r3
 801e9da:	f300 80dc 	bgt.w	801eb96 <_dtoa_r+0xb46>
 801e9de:	9b02      	ldr	r3, [sp, #8]
 801e9e0:	2a01      	cmp	r2, #1
 801e9e2:	bfac      	ite	ge
 801e9e4:	189b      	addge	r3, r3, r2
 801e9e6:	3301      	addlt	r3, #1
 801e9e8:	4698      	mov	r8, r3
 801e9ea:	2300      	movs	r3, #0
 801e9ec:	9303      	str	r3, [sp, #12]
 801e9ee:	4651      	mov	r1, sl
 801e9f0:	2201      	movs	r2, #1
 801e9f2:	4620      	mov	r0, r4
 801e9f4:	f000 fca8 	bl	801f348 <__lshift>
 801e9f8:	4631      	mov	r1, r6
 801e9fa:	4682      	mov	sl, r0
 801e9fc:	f000 fcf5 	bl	801f3ea <__mcmp>
 801ea00:	2800      	cmp	r0, #0
 801ea02:	f300 808d 	bgt.w	801eb20 <_dtoa_r+0xad0>
 801ea06:	d103      	bne.n	801ea10 <_dtoa_r+0x9c0>
 801ea08:	f019 0f01 	tst.w	r9, #1
 801ea0c:	f040 8088 	bne.w	801eb20 <_dtoa_r+0xad0>
 801ea10:	4645      	mov	r5, r8
 801ea12:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801ea16:	2b30      	cmp	r3, #48	; 0x30
 801ea18:	f105 32ff 	add.w	r2, r5, #4294967295
 801ea1c:	d1af      	bne.n	801e97e <_dtoa_r+0x92e>
 801ea1e:	4615      	mov	r5, r2
 801ea20:	e7f7      	b.n	801ea12 <_dtoa_r+0x9c2>
 801ea22:	9b03      	ldr	r3, [sp, #12]
 801ea24:	9304      	str	r3, [sp, #16]
 801ea26:	2d00      	cmp	r5, #0
 801ea28:	dd05      	ble.n	801ea36 <_dtoa_r+0x9e6>
 801ea2a:	4639      	mov	r1, r7
 801ea2c:	462a      	mov	r2, r5
 801ea2e:	4620      	mov	r0, r4
 801ea30:	f000 fc8a 	bl	801f348 <__lshift>
 801ea34:	4607      	mov	r7, r0
 801ea36:	f1b8 0f00 	cmp.w	r8, #0
 801ea3a:	d04c      	beq.n	801ead6 <_dtoa_r+0xa86>
 801ea3c:	6879      	ldr	r1, [r7, #4]
 801ea3e:	4620      	mov	r0, r4
 801ea40:	f000 faca 	bl	801efd8 <_Balloc>
 801ea44:	693a      	ldr	r2, [r7, #16]
 801ea46:	3202      	adds	r2, #2
 801ea48:	4605      	mov	r5, r0
 801ea4a:	0092      	lsls	r2, r2, #2
 801ea4c:	f107 010c 	add.w	r1, r7, #12
 801ea50:	300c      	adds	r0, #12
 801ea52:	f7fe fbb5 	bl	801d1c0 <memcpy>
 801ea56:	2201      	movs	r2, #1
 801ea58:	4629      	mov	r1, r5
 801ea5a:	4620      	mov	r0, r4
 801ea5c:	f000 fc74 	bl	801f348 <__lshift>
 801ea60:	9b00      	ldr	r3, [sp, #0]
 801ea62:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801ea66:	9703      	str	r7, [sp, #12]
 801ea68:	f003 0301 	and.w	r3, r3, #1
 801ea6c:	4607      	mov	r7, r0
 801ea6e:	9305      	str	r3, [sp, #20]
 801ea70:	4631      	mov	r1, r6
 801ea72:	4650      	mov	r0, sl
 801ea74:	f7ff fa60 	bl	801df38 <quorem>
 801ea78:	9903      	ldr	r1, [sp, #12]
 801ea7a:	4605      	mov	r5, r0
 801ea7c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 801ea80:	4650      	mov	r0, sl
 801ea82:	f000 fcb2 	bl	801f3ea <__mcmp>
 801ea86:	463a      	mov	r2, r7
 801ea88:	9000      	str	r0, [sp, #0]
 801ea8a:	4631      	mov	r1, r6
 801ea8c:	4620      	mov	r0, r4
 801ea8e:	f000 fcc6 	bl	801f41e <__mdiff>
 801ea92:	68c3      	ldr	r3, [r0, #12]
 801ea94:	4602      	mov	r2, r0
 801ea96:	bb03      	cbnz	r3, 801eada <_dtoa_r+0xa8a>
 801ea98:	4601      	mov	r1, r0
 801ea9a:	9006      	str	r0, [sp, #24]
 801ea9c:	4650      	mov	r0, sl
 801ea9e:	f000 fca4 	bl	801f3ea <__mcmp>
 801eaa2:	9a06      	ldr	r2, [sp, #24]
 801eaa4:	4603      	mov	r3, r0
 801eaa6:	4611      	mov	r1, r2
 801eaa8:	4620      	mov	r0, r4
 801eaaa:	9306      	str	r3, [sp, #24]
 801eaac:	f000 fac8 	bl	801f040 <_Bfree>
 801eab0:	9b06      	ldr	r3, [sp, #24]
 801eab2:	b9a3      	cbnz	r3, 801eade <_dtoa_r+0xa8e>
 801eab4:	9a07      	ldr	r2, [sp, #28]
 801eab6:	b992      	cbnz	r2, 801eade <_dtoa_r+0xa8e>
 801eab8:	9a05      	ldr	r2, [sp, #20]
 801eaba:	b982      	cbnz	r2, 801eade <_dtoa_r+0xa8e>
 801eabc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 801eac0:	d029      	beq.n	801eb16 <_dtoa_r+0xac6>
 801eac2:	9b00      	ldr	r3, [sp, #0]
 801eac4:	2b00      	cmp	r3, #0
 801eac6:	dd01      	ble.n	801eacc <_dtoa_r+0xa7c>
 801eac8:	f105 0931 	add.w	r9, r5, #49	; 0x31
 801eacc:	f108 0501 	add.w	r5, r8, #1
 801ead0:	f888 9000 	strb.w	r9, [r8]
 801ead4:	e753      	b.n	801e97e <_dtoa_r+0x92e>
 801ead6:	4638      	mov	r0, r7
 801ead8:	e7c2      	b.n	801ea60 <_dtoa_r+0xa10>
 801eada:	2301      	movs	r3, #1
 801eadc:	e7e3      	b.n	801eaa6 <_dtoa_r+0xa56>
 801eade:	9a00      	ldr	r2, [sp, #0]
 801eae0:	2a00      	cmp	r2, #0
 801eae2:	db04      	blt.n	801eaee <_dtoa_r+0xa9e>
 801eae4:	d125      	bne.n	801eb32 <_dtoa_r+0xae2>
 801eae6:	9a07      	ldr	r2, [sp, #28]
 801eae8:	bb1a      	cbnz	r2, 801eb32 <_dtoa_r+0xae2>
 801eaea:	9a05      	ldr	r2, [sp, #20]
 801eaec:	bb0a      	cbnz	r2, 801eb32 <_dtoa_r+0xae2>
 801eaee:	2b00      	cmp	r3, #0
 801eaf0:	ddec      	ble.n	801eacc <_dtoa_r+0xa7c>
 801eaf2:	4651      	mov	r1, sl
 801eaf4:	2201      	movs	r2, #1
 801eaf6:	4620      	mov	r0, r4
 801eaf8:	f000 fc26 	bl	801f348 <__lshift>
 801eafc:	4631      	mov	r1, r6
 801eafe:	4682      	mov	sl, r0
 801eb00:	f000 fc73 	bl	801f3ea <__mcmp>
 801eb04:	2800      	cmp	r0, #0
 801eb06:	dc03      	bgt.n	801eb10 <_dtoa_r+0xac0>
 801eb08:	d1e0      	bne.n	801eacc <_dtoa_r+0xa7c>
 801eb0a:	f019 0f01 	tst.w	r9, #1
 801eb0e:	d0dd      	beq.n	801eacc <_dtoa_r+0xa7c>
 801eb10:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 801eb14:	d1d8      	bne.n	801eac8 <_dtoa_r+0xa78>
 801eb16:	2339      	movs	r3, #57	; 0x39
 801eb18:	f888 3000 	strb.w	r3, [r8]
 801eb1c:	f108 0801 	add.w	r8, r8, #1
 801eb20:	4645      	mov	r5, r8
 801eb22:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801eb26:	2b39      	cmp	r3, #57	; 0x39
 801eb28:	f105 32ff 	add.w	r2, r5, #4294967295
 801eb2c:	d03b      	beq.n	801eba6 <_dtoa_r+0xb56>
 801eb2e:	3301      	adds	r3, #1
 801eb30:	e040      	b.n	801ebb4 <_dtoa_r+0xb64>
 801eb32:	2b00      	cmp	r3, #0
 801eb34:	f108 0501 	add.w	r5, r8, #1
 801eb38:	dd05      	ble.n	801eb46 <_dtoa_r+0xaf6>
 801eb3a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 801eb3e:	d0ea      	beq.n	801eb16 <_dtoa_r+0xac6>
 801eb40:	f109 0901 	add.w	r9, r9, #1
 801eb44:	e7c4      	b.n	801ead0 <_dtoa_r+0xa80>
 801eb46:	9b02      	ldr	r3, [sp, #8]
 801eb48:	9a04      	ldr	r2, [sp, #16]
 801eb4a:	f805 9c01 	strb.w	r9, [r5, #-1]
 801eb4e:	1aeb      	subs	r3, r5, r3
 801eb50:	4293      	cmp	r3, r2
 801eb52:	46a8      	mov	r8, r5
 801eb54:	f43f af4b 	beq.w	801e9ee <_dtoa_r+0x99e>
 801eb58:	4651      	mov	r1, sl
 801eb5a:	2300      	movs	r3, #0
 801eb5c:	220a      	movs	r2, #10
 801eb5e:	4620      	mov	r0, r4
 801eb60:	f000 fa85 	bl	801f06e <__multadd>
 801eb64:	9b03      	ldr	r3, [sp, #12]
 801eb66:	9903      	ldr	r1, [sp, #12]
 801eb68:	42bb      	cmp	r3, r7
 801eb6a:	4682      	mov	sl, r0
 801eb6c:	f04f 0300 	mov.w	r3, #0
 801eb70:	f04f 020a 	mov.w	r2, #10
 801eb74:	4620      	mov	r0, r4
 801eb76:	d104      	bne.n	801eb82 <_dtoa_r+0xb32>
 801eb78:	f000 fa79 	bl	801f06e <__multadd>
 801eb7c:	9003      	str	r0, [sp, #12]
 801eb7e:	4607      	mov	r7, r0
 801eb80:	e776      	b.n	801ea70 <_dtoa_r+0xa20>
 801eb82:	f000 fa74 	bl	801f06e <__multadd>
 801eb86:	2300      	movs	r3, #0
 801eb88:	9003      	str	r0, [sp, #12]
 801eb8a:	220a      	movs	r2, #10
 801eb8c:	4639      	mov	r1, r7
 801eb8e:	4620      	mov	r0, r4
 801eb90:	f000 fa6d 	bl	801f06e <__multadd>
 801eb94:	e7f3      	b.n	801eb7e <_dtoa_r+0xb2e>
 801eb96:	4651      	mov	r1, sl
 801eb98:	2300      	movs	r3, #0
 801eb9a:	220a      	movs	r2, #10
 801eb9c:	4620      	mov	r0, r4
 801eb9e:	f000 fa66 	bl	801f06e <__multadd>
 801eba2:	4682      	mov	sl, r0
 801eba4:	e70d      	b.n	801e9c2 <_dtoa_r+0x972>
 801eba6:	9b02      	ldr	r3, [sp, #8]
 801eba8:	4293      	cmp	r3, r2
 801ebaa:	d105      	bne.n	801ebb8 <_dtoa_r+0xb68>
 801ebac:	9a02      	ldr	r2, [sp, #8]
 801ebae:	f10b 0b01 	add.w	fp, fp, #1
 801ebb2:	2331      	movs	r3, #49	; 0x31
 801ebb4:	7013      	strb	r3, [r2, #0]
 801ebb6:	e6e2      	b.n	801e97e <_dtoa_r+0x92e>
 801ebb8:	4615      	mov	r5, r2
 801ebba:	e7b2      	b.n	801eb22 <_dtoa_r+0xad2>
 801ebbc:	4b09      	ldr	r3, [pc, #36]	; (801ebe4 <_dtoa_r+0xb94>)
 801ebbe:	f7ff baae 	b.w	801e11e <_dtoa_r+0xce>
 801ebc2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801ebc4:	2b00      	cmp	r3, #0
 801ebc6:	f47f aa88 	bne.w	801e0da <_dtoa_r+0x8a>
 801ebca:	4b07      	ldr	r3, [pc, #28]	; (801ebe8 <_dtoa_r+0xb98>)
 801ebcc:	f7ff baa7 	b.w	801e11e <_dtoa_r+0xce>
 801ebd0:	9b04      	ldr	r3, [sp, #16]
 801ebd2:	2b00      	cmp	r3, #0
 801ebd4:	f73f aef4 	bgt.w	801e9c0 <_dtoa_r+0x970>
 801ebd8:	9b07      	ldr	r3, [sp, #28]
 801ebda:	2b02      	cmp	r3, #2
 801ebdc:	f77f aef0 	ble.w	801e9c0 <_dtoa_r+0x970>
 801ebe0:	e6b8      	b.n	801e954 <_dtoa_r+0x904>
 801ebe2:	bf00      	nop
 801ebe4:	08020a54 	.word	0x08020a54
 801ebe8:	08020a78 	.word	0x08020a78

0801ebec <__sflush_r>:
 801ebec:	898a      	ldrh	r2, [r1, #12]
 801ebee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ebf2:	4605      	mov	r5, r0
 801ebf4:	0710      	lsls	r0, r2, #28
 801ebf6:	460c      	mov	r4, r1
 801ebf8:	d45a      	bmi.n	801ecb0 <__sflush_r+0xc4>
 801ebfa:	684b      	ldr	r3, [r1, #4]
 801ebfc:	2b00      	cmp	r3, #0
 801ebfe:	dc05      	bgt.n	801ec0c <__sflush_r+0x20>
 801ec00:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801ec02:	2b00      	cmp	r3, #0
 801ec04:	dc02      	bgt.n	801ec0c <__sflush_r+0x20>
 801ec06:	2000      	movs	r0, #0
 801ec08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ec0c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801ec0e:	2e00      	cmp	r6, #0
 801ec10:	d0f9      	beq.n	801ec06 <__sflush_r+0x1a>
 801ec12:	2300      	movs	r3, #0
 801ec14:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801ec18:	682f      	ldr	r7, [r5, #0]
 801ec1a:	602b      	str	r3, [r5, #0]
 801ec1c:	d033      	beq.n	801ec86 <__sflush_r+0x9a>
 801ec1e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801ec20:	89a3      	ldrh	r3, [r4, #12]
 801ec22:	075a      	lsls	r2, r3, #29
 801ec24:	d505      	bpl.n	801ec32 <__sflush_r+0x46>
 801ec26:	6863      	ldr	r3, [r4, #4]
 801ec28:	1ac0      	subs	r0, r0, r3
 801ec2a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801ec2c:	b10b      	cbz	r3, 801ec32 <__sflush_r+0x46>
 801ec2e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801ec30:	1ac0      	subs	r0, r0, r3
 801ec32:	2300      	movs	r3, #0
 801ec34:	4602      	mov	r2, r0
 801ec36:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801ec38:	6a21      	ldr	r1, [r4, #32]
 801ec3a:	4628      	mov	r0, r5
 801ec3c:	47b0      	blx	r6
 801ec3e:	1c43      	adds	r3, r0, #1
 801ec40:	89a3      	ldrh	r3, [r4, #12]
 801ec42:	d106      	bne.n	801ec52 <__sflush_r+0x66>
 801ec44:	6829      	ldr	r1, [r5, #0]
 801ec46:	291d      	cmp	r1, #29
 801ec48:	d84b      	bhi.n	801ece2 <__sflush_r+0xf6>
 801ec4a:	4a2b      	ldr	r2, [pc, #172]	; (801ecf8 <__sflush_r+0x10c>)
 801ec4c:	40ca      	lsrs	r2, r1
 801ec4e:	07d6      	lsls	r6, r2, #31
 801ec50:	d547      	bpl.n	801ece2 <__sflush_r+0xf6>
 801ec52:	2200      	movs	r2, #0
 801ec54:	6062      	str	r2, [r4, #4]
 801ec56:	04d9      	lsls	r1, r3, #19
 801ec58:	6922      	ldr	r2, [r4, #16]
 801ec5a:	6022      	str	r2, [r4, #0]
 801ec5c:	d504      	bpl.n	801ec68 <__sflush_r+0x7c>
 801ec5e:	1c42      	adds	r2, r0, #1
 801ec60:	d101      	bne.n	801ec66 <__sflush_r+0x7a>
 801ec62:	682b      	ldr	r3, [r5, #0]
 801ec64:	b903      	cbnz	r3, 801ec68 <__sflush_r+0x7c>
 801ec66:	6560      	str	r0, [r4, #84]	; 0x54
 801ec68:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801ec6a:	602f      	str	r7, [r5, #0]
 801ec6c:	2900      	cmp	r1, #0
 801ec6e:	d0ca      	beq.n	801ec06 <__sflush_r+0x1a>
 801ec70:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801ec74:	4299      	cmp	r1, r3
 801ec76:	d002      	beq.n	801ec7e <__sflush_r+0x92>
 801ec78:	4628      	mov	r0, r5
 801ec7a:	f000 fc8b 	bl	801f594 <_free_r>
 801ec7e:	2000      	movs	r0, #0
 801ec80:	6360      	str	r0, [r4, #52]	; 0x34
 801ec82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ec86:	6a21      	ldr	r1, [r4, #32]
 801ec88:	2301      	movs	r3, #1
 801ec8a:	4628      	mov	r0, r5
 801ec8c:	47b0      	blx	r6
 801ec8e:	1c41      	adds	r1, r0, #1
 801ec90:	d1c6      	bne.n	801ec20 <__sflush_r+0x34>
 801ec92:	682b      	ldr	r3, [r5, #0]
 801ec94:	2b00      	cmp	r3, #0
 801ec96:	d0c3      	beq.n	801ec20 <__sflush_r+0x34>
 801ec98:	2b1d      	cmp	r3, #29
 801ec9a:	d001      	beq.n	801eca0 <__sflush_r+0xb4>
 801ec9c:	2b16      	cmp	r3, #22
 801ec9e:	d101      	bne.n	801eca4 <__sflush_r+0xb8>
 801eca0:	602f      	str	r7, [r5, #0]
 801eca2:	e7b0      	b.n	801ec06 <__sflush_r+0x1a>
 801eca4:	89a3      	ldrh	r3, [r4, #12]
 801eca6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801ecaa:	81a3      	strh	r3, [r4, #12]
 801ecac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ecb0:	690f      	ldr	r7, [r1, #16]
 801ecb2:	2f00      	cmp	r7, #0
 801ecb4:	d0a7      	beq.n	801ec06 <__sflush_r+0x1a>
 801ecb6:	0793      	lsls	r3, r2, #30
 801ecb8:	680e      	ldr	r6, [r1, #0]
 801ecba:	bf08      	it	eq
 801ecbc:	694b      	ldreq	r3, [r1, #20]
 801ecbe:	600f      	str	r7, [r1, #0]
 801ecc0:	bf18      	it	ne
 801ecc2:	2300      	movne	r3, #0
 801ecc4:	eba6 0807 	sub.w	r8, r6, r7
 801ecc8:	608b      	str	r3, [r1, #8]
 801ecca:	f1b8 0f00 	cmp.w	r8, #0
 801ecce:	dd9a      	ble.n	801ec06 <__sflush_r+0x1a>
 801ecd0:	4643      	mov	r3, r8
 801ecd2:	463a      	mov	r2, r7
 801ecd4:	6a21      	ldr	r1, [r4, #32]
 801ecd6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801ecd8:	4628      	mov	r0, r5
 801ecda:	47b0      	blx	r6
 801ecdc:	2800      	cmp	r0, #0
 801ecde:	dc07      	bgt.n	801ecf0 <__sflush_r+0x104>
 801ece0:	89a3      	ldrh	r3, [r4, #12]
 801ece2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801ece6:	81a3      	strh	r3, [r4, #12]
 801ece8:	f04f 30ff 	mov.w	r0, #4294967295
 801ecec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ecf0:	4407      	add	r7, r0
 801ecf2:	eba8 0800 	sub.w	r8, r8, r0
 801ecf6:	e7e8      	b.n	801ecca <__sflush_r+0xde>
 801ecf8:	20400001 	.word	0x20400001

0801ecfc <_fflush_r>:
 801ecfc:	b538      	push	{r3, r4, r5, lr}
 801ecfe:	690b      	ldr	r3, [r1, #16]
 801ed00:	4605      	mov	r5, r0
 801ed02:	460c      	mov	r4, r1
 801ed04:	b1db      	cbz	r3, 801ed3e <_fflush_r+0x42>
 801ed06:	b118      	cbz	r0, 801ed10 <_fflush_r+0x14>
 801ed08:	6983      	ldr	r3, [r0, #24]
 801ed0a:	b90b      	cbnz	r3, 801ed10 <_fflush_r+0x14>
 801ed0c:	f000 f860 	bl	801edd0 <__sinit>
 801ed10:	4b0c      	ldr	r3, [pc, #48]	; (801ed44 <_fflush_r+0x48>)
 801ed12:	429c      	cmp	r4, r3
 801ed14:	d109      	bne.n	801ed2a <_fflush_r+0x2e>
 801ed16:	686c      	ldr	r4, [r5, #4]
 801ed18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ed1c:	b17b      	cbz	r3, 801ed3e <_fflush_r+0x42>
 801ed1e:	4621      	mov	r1, r4
 801ed20:	4628      	mov	r0, r5
 801ed22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801ed26:	f7ff bf61 	b.w	801ebec <__sflush_r>
 801ed2a:	4b07      	ldr	r3, [pc, #28]	; (801ed48 <_fflush_r+0x4c>)
 801ed2c:	429c      	cmp	r4, r3
 801ed2e:	d101      	bne.n	801ed34 <_fflush_r+0x38>
 801ed30:	68ac      	ldr	r4, [r5, #8]
 801ed32:	e7f1      	b.n	801ed18 <_fflush_r+0x1c>
 801ed34:	4b05      	ldr	r3, [pc, #20]	; (801ed4c <_fflush_r+0x50>)
 801ed36:	429c      	cmp	r4, r3
 801ed38:	bf08      	it	eq
 801ed3a:	68ec      	ldreq	r4, [r5, #12]
 801ed3c:	e7ec      	b.n	801ed18 <_fflush_r+0x1c>
 801ed3e:	2000      	movs	r0, #0
 801ed40:	bd38      	pop	{r3, r4, r5, pc}
 801ed42:	bf00      	nop
 801ed44:	08020aa8 	.word	0x08020aa8
 801ed48:	08020ac8 	.word	0x08020ac8
 801ed4c:	08020a88 	.word	0x08020a88

0801ed50 <_cleanup_r>:
 801ed50:	4901      	ldr	r1, [pc, #4]	; (801ed58 <_cleanup_r+0x8>)
 801ed52:	f000 b8a9 	b.w	801eea8 <_fwalk_reent>
 801ed56:	bf00      	nop
 801ed58:	0801ecfd 	.word	0x0801ecfd

0801ed5c <std.isra.0>:
 801ed5c:	2300      	movs	r3, #0
 801ed5e:	b510      	push	{r4, lr}
 801ed60:	4604      	mov	r4, r0
 801ed62:	6003      	str	r3, [r0, #0]
 801ed64:	6043      	str	r3, [r0, #4]
 801ed66:	6083      	str	r3, [r0, #8]
 801ed68:	8181      	strh	r1, [r0, #12]
 801ed6a:	6643      	str	r3, [r0, #100]	; 0x64
 801ed6c:	81c2      	strh	r2, [r0, #14]
 801ed6e:	6103      	str	r3, [r0, #16]
 801ed70:	6143      	str	r3, [r0, #20]
 801ed72:	6183      	str	r3, [r0, #24]
 801ed74:	4619      	mov	r1, r3
 801ed76:	2208      	movs	r2, #8
 801ed78:	305c      	adds	r0, #92	; 0x5c
 801ed7a:	f7fe fa2c 	bl	801d1d6 <memset>
 801ed7e:	4b05      	ldr	r3, [pc, #20]	; (801ed94 <std.isra.0+0x38>)
 801ed80:	6263      	str	r3, [r4, #36]	; 0x24
 801ed82:	4b05      	ldr	r3, [pc, #20]	; (801ed98 <std.isra.0+0x3c>)
 801ed84:	62a3      	str	r3, [r4, #40]	; 0x28
 801ed86:	4b05      	ldr	r3, [pc, #20]	; (801ed9c <std.isra.0+0x40>)
 801ed88:	62e3      	str	r3, [r4, #44]	; 0x2c
 801ed8a:	4b05      	ldr	r3, [pc, #20]	; (801eda0 <std.isra.0+0x44>)
 801ed8c:	6224      	str	r4, [r4, #32]
 801ed8e:	6323      	str	r3, [r4, #48]	; 0x30
 801ed90:	bd10      	pop	{r4, pc}
 801ed92:	bf00      	nop
 801ed94:	0801fc2d 	.word	0x0801fc2d
 801ed98:	0801fc4f 	.word	0x0801fc4f
 801ed9c:	0801fc87 	.word	0x0801fc87
 801eda0:	0801fcab 	.word	0x0801fcab

0801eda4 <__sfmoreglue>:
 801eda4:	b570      	push	{r4, r5, r6, lr}
 801eda6:	1e4a      	subs	r2, r1, #1
 801eda8:	2568      	movs	r5, #104	; 0x68
 801edaa:	4355      	muls	r5, r2
 801edac:	460e      	mov	r6, r1
 801edae:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801edb2:	f000 fc3d 	bl	801f630 <_malloc_r>
 801edb6:	4604      	mov	r4, r0
 801edb8:	b140      	cbz	r0, 801edcc <__sfmoreglue+0x28>
 801edba:	2100      	movs	r1, #0
 801edbc:	e880 0042 	stmia.w	r0, {r1, r6}
 801edc0:	300c      	adds	r0, #12
 801edc2:	60a0      	str	r0, [r4, #8]
 801edc4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801edc8:	f7fe fa05 	bl	801d1d6 <memset>
 801edcc:	4620      	mov	r0, r4
 801edce:	bd70      	pop	{r4, r5, r6, pc}

0801edd0 <__sinit>:
 801edd0:	6983      	ldr	r3, [r0, #24]
 801edd2:	b510      	push	{r4, lr}
 801edd4:	4604      	mov	r4, r0
 801edd6:	bb33      	cbnz	r3, 801ee26 <__sinit+0x56>
 801edd8:	6483      	str	r3, [r0, #72]	; 0x48
 801edda:	64c3      	str	r3, [r0, #76]	; 0x4c
 801eddc:	6503      	str	r3, [r0, #80]	; 0x50
 801edde:	4b12      	ldr	r3, [pc, #72]	; (801ee28 <__sinit+0x58>)
 801ede0:	4a12      	ldr	r2, [pc, #72]	; (801ee2c <__sinit+0x5c>)
 801ede2:	681b      	ldr	r3, [r3, #0]
 801ede4:	6282      	str	r2, [r0, #40]	; 0x28
 801ede6:	4298      	cmp	r0, r3
 801ede8:	bf04      	itt	eq
 801edea:	2301      	moveq	r3, #1
 801edec:	6183      	streq	r3, [r0, #24]
 801edee:	f000 f81f 	bl	801ee30 <__sfp>
 801edf2:	6060      	str	r0, [r4, #4]
 801edf4:	4620      	mov	r0, r4
 801edf6:	f000 f81b 	bl	801ee30 <__sfp>
 801edfa:	60a0      	str	r0, [r4, #8]
 801edfc:	4620      	mov	r0, r4
 801edfe:	f000 f817 	bl	801ee30 <__sfp>
 801ee02:	2200      	movs	r2, #0
 801ee04:	60e0      	str	r0, [r4, #12]
 801ee06:	2104      	movs	r1, #4
 801ee08:	6860      	ldr	r0, [r4, #4]
 801ee0a:	f7ff ffa7 	bl	801ed5c <std.isra.0>
 801ee0e:	2201      	movs	r2, #1
 801ee10:	2109      	movs	r1, #9
 801ee12:	68a0      	ldr	r0, [r4, #8]
 801ee14:	f7ff ffa2 	bl	801ed5c <std.isra.0>
 801ee18:	2202      	movs	r2, #2
 801ee1a:	2112      	movs	r1, #18
 801ee1c:	68e0      	ldr	r0, [r4, #12]
 801ee1e:	f7ff ff9d 	bl	801ed5c <std.isra.0>
 801ee22:	2301      	movs	r3, #1
 801ee24:	61a3      	str	r3, [r4, #24]
 801ee26:	bd10      	pop	{r4, pc}
 801ee28:	08020a40 	.word	0x08020a40
 801ee2c:	0801ed51 	.word	0x0801ed51

0801ee30 <__sfp>:
 801ee30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ee32:	4b1c      	ldr	r3, [pc, #112]	; (801eea4 <__sfp+0x74>)
 801ee34:	681e      	ldr	r6, [r3, #0]
 801ee36:	69b3      	ldr	r3, [r6, #24]
 801ee38:	4607      	mov	r7, r0
 801ee3a:	b913      	cbnz	r3, 801ee42 <__sfp+0x12>
 801ee3c:	4630      	mov	r0, r6
 801ee3e:	f7ff ffc7 	bl	801edd0 <__sinit>
 801ee42:	3648      	adds	r6, #72	; 0x48
 801ee44:	68b4      	ldr	r4, [r6, #8]
 801ee46:	6873      	ldr	r3, [r6, #4]
 801ee48:	3b01      	subs	r3, #1
 801ee4a:	d503      	bpl.n	801ee54 <__sfp+0x24>
 801ee4c:	6833      	ldr	r3, [r6, #0]
 801ee4e:	b133      	cbz	r3, 801ee5e <__sfp+0x2e>
 801ee50:	6836      	ldr	r6, [r6, #0]
 801ee52:	e7f7      	b.n	801ee44 <__sfp+0x14>
 801ee54:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801ee58:	b16d      	cbz	r5, 801ee76 <__sfp+0x46>
 801ee5a:	3468      	adds	r4, #104	; 0x68
 801ee5c:	e7f4      	b.n	801ee48 <__sfp+0x18>
 801ee5e:	2104      	movs	r1, #4
 801ee60:	4638      	mov	r0, r7
 801ee62:	f7ff ff9f 	bl	801eda4 <__sfmoreglue>
 801ee66:	6030      	str	r0, [r6, #0]
 801ee68:	2800      	cmp	r0, #0
 801ee6a:	d1f1      	bne.n	801ee50 <__sfp+0x20>
 801ee6c:	230c      	movs	r3, #12
 801ee6e:	603b      	str	r3, [r7, #0]
 801ee70:	4604      	mov	r4, r0
 801ee72:	4620      	mov	r0, r4
 801ee74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801ee76:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801ee7a:	81e3      	strh	r3, [r4, #14]
 801ee7c:	2301      	movs	r3, #1
 801ee7e:	81a3      	strh	r3, [r4, #12]
 801ee80:	6665      	str	r5, [r4, #100]	; 0x64
 801ee82:	6025      	str	r5, [r4, #0]
 801ee84:	60a5      	str	r5, [r4, #8]
 801ee86:	6065      	str	r5, [r4, #4]
 801ee88:	6125      	str	r5, [r4, #16]
 801ee8a:	6165      	str	r5, [r4, #20]
 801ee8c:	61a5      	str	r5, [r4, #24]
 801ee8e:	2208      	movs	r2, #8
 801ee90:	4629      	mov	r1, r5
 801ee92:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801ee96:	f7fe f99e 	bl	801d1d6 <memset>
 801ee9a:	6365      	str	r5, [r4, #52]	; 0x34
 801ee9c:	63a5      	str	r5, [r4, #56]	; 0x38
 801ee9e:	64a5      	str	r5, [r4, #72]	; 0x48
 801eea0:	64e5      	str	r5, [r4, #76]	; 0x4c
 801eea2:	e7e6      	b.n	801ee72 <__sfp+0x42>
 801eea4:	08020a40 	.word	0x08020a40

0801eea8 <_fwalk_reent>:
 801eea8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801eeac:	4680      	mov	r8, r0
 801eeae:	4689      	mov	r9, r1
 801eeb0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801eeb4:	2600      	movs	r6, #0
 801eeb6:	b914      	cbnz	r4, 801eebe <_fwalk_reent+0x16>
 801eeb8:	4630      	mov	r0, r6
 801eeba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801eebe:	68a5      	ldr	r5, [r4, #8]
 801eec0:	6867      	ldr	r7, [r4, #4]
 801eec2:	3f01      	subs	r7, #1
 801eec4:	d501      	bpl.n	801eeca <_fwalk_reent+0x22>
 801eec6:	6824      	ldr	r4, [r4, #0]
 801eec8:	e7f5      	b.n	801eeb6 <_fwalk_reent+0xe>
 801eeca:	89ab      	ldrh	r3, [r5, #12]
 801eecc:	2b01      	cmp	r3, #1
 801eece:	d907      	bls.n	801eee0 <_fwalk_reent+0x38>
 801eed0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801eed4:	3301      	adds	r3, #1
 801eed6:	d003      	beq.n	801eee0 <_fwalk_reent+0x38>
 801eed8:	4629      	mov	r1, r5
 801eeda:	4640      	mov	r0, r8
 801eedc:	47c8      	blx	r9
 801eede:	4306      	orrs	r6, r0
 801eee0:	3568      	adds	r5, #104	; 0x68
 801eee2:	e7ee      	b.n	801eec2 <_fwalk_reent+0x1a>

0801eee4 <_localeconv_r>:
 801eee4:	4b04      	ldr	r3, [pc, #16]	; (801eef8 <_localeconv_r+0x14>)
 801eee6:	681b      	ldr	r3, [r3, #0]
 801eee8:	6a18      	ldr	r0, [r3, #32]
 801eeea:	4b04      	ldr	r3, [pc, #16]	; (801eefc <_localeconv_r+0x18>)
 801eeec:	2800      	cmp	r0, #0
 801eeee:	bf08      	it	eq
 801eef0:	4618      	moveq	r0, r3
 801eef2:	30f0      	adds	r0, #240	; 0xf0
 801eef4:	4770      	bx	lr
 801eef6:	bf00      	nop
 801eef8:	20001470 	.word	0x20001470
 801eefc:	200014d4 	.word	0x200014d4

0801ef00 <__swhatbuf_r>:
 801ef00:	b570      	push	{r4, r5, r6, lr}
 801ef02:	460e      	mov	r6, r1
 801ef04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ef08:	2900      	cmp	r1, #0
 801ef0a:	b090      	sub	sp, #64	; 0x40
 801ef0c:	4614      	mov	r4, r2
 801ef0e:	461d      	mov	r5, r3
 801ef10:	da07      	bge.n	801ef22 <__swhatbuf_r+0x22>
 801ef12:	2300      	movs	r3, #0
 801ef14:	602b      	str	r3, [r5, #0]
 801ef16:	89b3      	ldrh	r3, [r6, #12]
 801ef18:	061a      	lsls	r2, r3, #24
 801ef1a:	d410      	bmi.n	801ef3e <__swhatbuf_r+0x3e>
 801ef1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801ef20:	e00e      	b.n	801ef40 <__swhatbuf_r+0x40>
 801ef22:	aa01      	add	r2, sp, #4
 801ef24:	f000 fee8 	bl	801fcf8 <_fstat_r>
 801ef28:	2800      	cmp	r0, #0
 801ef2a:	dbf2      	blt.n	801ef12 <__swhatbuf_r+0x12>
 801ef2c:	9a02      	ldr	r2, [sp, #8]
 801ef2e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801ef32:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801ef36:	425a      	negs	r2, r3
 801ef38:	415a      	adcs	r2, r3
 801ef3a:	602a      	str	r2, [r5, #0]
 801ef3c:	e7ee      	b.n	801ef1c <__swhatbuf_r+0x1c>
 801ef3e:	2340      	movs	r3, #64	; 0x40
 801ef40:	2000      	movs	r0, #0
 801ef42:	6023      	str	r3, [r4, #0]
 801ef44:	b010      	add	sp, #64	; 0x40
 801ef46:	bd70      	pop	{r4, r5, r6, pc}

0801ef48 <__smakebuf_r>:
 801ef48:	898b      	ldrh	r3, [r1, #12]
 801ef4a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801ef4c:	079d      	lsls	r5, r3, #30
 801ef4e:	4606      	mov	r6, r0
 801ef50:	460c      	mov	r4, r1
 801ef52:	d507      	bpl.n	801ef64 <__smakebuf_r+0x1c>
 801ef54:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801ef58:	6023      	str	r3, [r4, #0]
 801ef5a:	6123      	str	r3, [r4, #16]
 801ef5c:	2301      	movs	r3, #1
 801ef5e:	6163      	str	r3, [r4, #20]
 801ef60:	b002      	add	sp, #8
 801ef62:	bd70      	pop	{r4, r5, r6, pc}
 801ef64:	ab01      	add	r3, sp, #4
 801ef66:	466a      	mov	r2, sp
 801ef68:	f7ff ffca 	bl	801ef00 <__swhatbuf_r>
 801ef6c:	9900      	ldr	r1, [sp, #0]
 801ef6e:	4605      	mov	r5, r0
 801ef70:	4630      	mov	r0, r6
 801ef72:	f000 fb5d 	bl	801f630 <_malloc_r>
 801ef76:	b948      	cbnz	r0, 801ef8c <__smakebuf_r+0x44>
 801ef78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ef7c:	059a      	lsls	r2, r3, #22
 801ef7e:	d4ef      	bmi.n	801ef60 <__smakebuf_r+0x18>
 801ef80:	f023 0303 	bic.w	r3, r3, #3
 801ef84:	f043 0302 	orr.w	r3, r3, #2
 801ef88:	81a3      	strh	r3, [r4, #12]
 801ef8a:	e7e3      	b.n	801ef54 <__smakebuf_r+0xc>
 801ef8c:	4b0d      	ldr	r3, [pc, #52]	; (801efc4 <__smakebuf_r+0x7c>)
 801ef8e:	62b3      	str	r3, [r6, #40]	; 0x28
 801ef90:	89a3      	ldrh	r3, [r4, #12]
 801ef92:	6020      	str	r0, [r4, #0]
 801ef94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801ef98:	81a3      	strh	r3, [r4, #12]
 801ef9a:	9b00      	ldr	r3, [sp, #0]
 801ef9c:	6163      	str	r3, [r4, #20]
 801ef9e:	9b01      	ldr	r3, [sp, #4]
 801efa0:	6120      	str	r0, [r4, #16]
 801efa2:	b15b      	cbz	r3, 801efbc <__smakebuf_r+0x74>
 801efa4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801efa8:	4630      	mov	r0, r6
 801efaa:	f000 feb7 	bl	801fd1c <_isatty_r>
 801efae:	b128      	cbz	r0, 801efbc <__smakebuf_r+0x74>
 801efb0:	89a3      	ldrh	r3, [r4, #12]
 801efb2:	f023 0303 	bic.w	r3, r3, #3
 801efb6:	f043 0301 	orr.w	r3, r3, #1
 801efba:	81a3      	strh	r3, [r4, #12]
 801efbc:	89a3      	ldrh	r3, [r4, #12]
 801efbe:	431d      	orrs	r5, r3
 801efc0:	81a5      	strh	r5, [r4, #12]
 801efc2:	e7cd      	b.n	801ef60 <__smakebuf_r+0x18>
 801efc4:	0801ed51 	.word	0x0801ed51

0801efc8 <malloc>:
 801efc8:	4b02      	ldr	r3, [pc, #8]	; (801efd4 <malloc+0xc>)
 801efca:	4601      	mov	r1, r0
 801efcc:	6818      	ldr	r0, [r3, #0]
 801efce:	f000 bb2f 	b.w	801f630 <_malloc_r>
 801efd2:	bf00      	nop
 801efd4:	20001470 	.word	0x20001470

0801efd8 <_Balloc>:
 801efd8:	b570      	push	{r4, r5, r6, lr}
 801efda:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801efdc:	4604      	mov	r4, r0
 801efde:	460e      	mov	r6, r1
 801efe0:	b93d      	cbnz	r5, 801eff2 <_Balloc+0x1a>
 801efe2:	2010      	movs	r0, #16
 801efe4:	f7ff fff0 	bl	801efc8 <malloc>
 801efe8:	6260      	str	r0, [r4, #36]	; 0x24
 801efea:	6045      	str	r5, [r0, #4]
 801efec:	6085      	str	r5, [r0, #8]
 801efee:	6005      	str	r5, [r0, #0]
 801eff0:	60c5      	str	r5, [r0, #12]
 801eff2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 801eff4:	68eb      	ldr	r3, [r5, #12]
 801eff6:	b183      	cbz	r3, 801f01a <_Balloc+0x42>
 801eff8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801effa:	68db      	ldr	r3, [r3, #12]
 801effc:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801f000:	b9b8      	cbnz	r0, 801f032 <_Balloc+0x5a>
 801f002:	2101      	movs	r1, #1
 801f004:	fa01 f506 	lsl.w	r5, r1, r6
 801f008:	1d6a      	adds	r2, r5, #5
 801f00a:	0092      	lsls	r2, r2, #2
 801f00c:	4620      	mov	r0, r4
 801f00e:	f000 fab3 	bl	801f578 <_calloc_r>
 801f012:	b160      	cbz	r0, 801f02e <_Balloc+0x56>
 801f014:	6046      	str	r6, [r0, #4]
 801f016:	6085      	str	r5, [r0, #8]
 801f018:	e00e      	b.n	801f038 <_Balloc+0x60>
 801f01a:	2221      	movs	r2, #33	; 0x21
 801f01c:	2104      	movs	r1, #4
 801f01e:	4620      	mov	r0, r4
 801f020:	f000 faaa 	bl	801f578 <_calloc_r>
 801f024:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801f026:	60e8      	str	r0, [r5, #12]
 801f028:	68db      	ldr	r3, [r3, #12]
 801f02a:	2b00      	cmp	r3, #0
 801f02c:	d1e4      	bne.n	801eff8 <_Balloc+0x20>
 801f02e:	2000      	movs	r0, #0
 801f030:	bd70      	pop	{r4, r5, r6, pc}
 801f032:	6802      	ldr	r2, [r0, #0]
 801f034:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 801f038:	2300      	movs	r3, #0
 801f03a:	6103      	str	r3, [r0, #16]
 801f03c:	60c3      	str	r3, [r0, #12]
 801f03e:	bd70      	pop	{r4, r5, r6, pc}

0801f040 <_Bfree>:
 801f040:	b570      	push	{r4, r5, r6, lr}
 801f042:	6a44      	ldr	r4, [r0, #36]	; 0x24
 801f044:	4606      	mov	r6, r0
 801f046:	460d      	mov	r5, r1
 801f048:	b93c      	cbnz	r4, 801f05a <_Bfree+0x1a>
 801f04a:	2010      	movs	r0, #16
 801f04c:	f7ff ffbc 	bl	801efc8 <malloc>
 801f050:	6270      	str	r0, [r6, #36]	; 0x24
 801f052:	6044      	str	r4, [r0, #4]
 801f054:	6084      	str	r4, [r0, #8]
 801f056:	6004      	str	r4, [r0, #0]
 801f058:	60c4      	str	r4, [r0, #12]
 801f05a:	b13d      	cbz	r5, 801f06c <_Bfree+0x2c>
 801f05c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801f05e:	686a      	ldr	r2, [r5, #4]
 801f060:	68db      	ldr	r3, [r3, #12]
 801f062:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801f066:	6029      	str	r1, [r5, #0]
 801f068:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 801f06c:	bd70      	pop	{r4, r5, r6, pc}

0801f06e <__multadd>:
 801f06e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f072:	690d      	ldr	r5, [r1, #16]
 801f074:	461f      	mov	r7, r3
 801f076:	4606      	mov	r6, r0
 801f078:	460c      	mov	r4, r1
 801f07a:	f101 0e14 	add.w	lr, r1, #20
 801f07e:	2300      	movs	r3, #0
 801f080:	f8de 0000 	ldr.w	r0, [lr]
 801f084:	b281      	uxth	r1, r0
 801f086:	fb02 7101 	mla	r1, r2, r1, r7
 801f08a:	0c0f      	lsrs	r7, r1, #16
 801f08c:	0c00      	lsrs	r0, r0, #16
 801f08e:	fb02 7000 	mla	r0, r2, r0, r7
 801f092:	b289      	uxth	r1, r1
 801f094:	3301      	adds	r3, #1
 801f096:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 801f09a:	429d      	cmp	r5, r3
 801f09c:	ea4f 4710 	mov.w	r7, r0, lsr #16
 801f0a0:	f84e 1b04 	str.w	r1, [lr], #4
 801f0a4:	dcec      	bgt.n	801f080 <__multadd+0x12>
 801f0a6:	b1d7      	cbz	r7, 801f0de <__multadd+0x70>
 801f0a8:	68a3      	ldr	r3, [r4, #8]
 801f0aa:	429d      	cmp	r5, r3
 801f0ac:	db12      	blt.n	801f0d4 <__multadd+0x66>
 801f0ae:	6861      	ldr	r1, [r4, #4]
 801f0b0:	4630      	mov	r0, r6
 801f0b2:	3101      	adds	r1, #1
 801f0b4:	f7ff ff90 	bl	801efd8 <_Balloc>
 801f0b8:	6922      	ldr	r2, [r4, #16]
 801f0ba:	3202      	adds	r2, #2
 801f0bc:	f104 010c 	add.w	r1, r4, #12
 801f0c0:	4680      	mov	r8, r0
 801f0c2:	0092      	lsls	r2, r2, #2
 801f0c4:	300c      	adds	r0, #12
 801f0c6:	f7fe f87b 	bl	801d1c0 <memcpy>
 801f0ca:	4621      	mov	r1, r4
 801f0cc:	4630      	mov	r0, r6
 801f0ce:	f7ff ffb7 	bl	801f040 <_Bfree>
 801f0d2:	4644      	mov	r4, r8
 801f0d4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801f0d8:	3501      	adds	r5, #1
 801f0da:	615f      	str	r7, [r3, #20]
 801f0dc:	6125      	str	r5, [r4, #16]
 801f0de:	4620      	mov	r0, r4
 801f0e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801f0e4 <__hi0bits>:
 801f0e4:	0c02      	lsrs	r2, r0, #16
 801f0e6:	0412      	lsls	r2, r2, #16
 801f0e8:	4603      	mov	r3, r0
 801f0ea:	b9b2      	cbnz	r2, 801f11a <__hi0bits+0x36>
 801f0ec:	0403      	lsls	r3, r0, #16
 801f0ee:	2010      	movs	r0, #16
 801f0f0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 801f0f4:	bf04      	itt	eq
 801f0f6:	021b      	lsleq	r3, r3, #8
 801f0f8:	3008      	addeq	r0, #8
 801f0fa:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 801f0fe:	bf04      	itt	eq
 801f100:	011b      	lsleq	r3, r3, #4
 801f102:	3004      	addeq	r0, #4
 801f104:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 801f108:	bf04      	itt	eq
 801f10a:	009b      	lsleq	r3, r3, #2
 801f10c:	3002      	addeq	r0, #2
 801f10e:	2b00      	cmp	r3, #0
 801f110:	db06      	blt.n	801f120 <__hi0bits+0x3c>
 801f112:	005b      	lsls	r3, r3, #1
 801f114:	d503      	bpl.n	801f11e <__hi0bits+0x3a>
 801f116:	3001      	adds	r0, #1
 801f118:	4770      	bx	lr
 801f11a:	2000      	movs	r0, #0
 801f11c:	e7e8      	b.n	801f0f0 <__hi0bits+0xc>
 801f11e:	2020      	movs	r0, #32
 801f120:	4770      	bx	lr

0801f122 <__lo0bits>:
 801f122:	6803      	ldr	r3, [r0, #0]
 801f124:	f013 0207 	ands.w	r2, r3, #7
 801f128:	4601      	mov	r1, r0
 801f12a:	d00b      	beq.n	801f144 <__lo0bits+0x22>
 801f12c:	07da      	lsls	r2, r3, #31
 801f12e:	d423      	bmi.n	801f178 <__lo0bits+0x56>
 801f130:	0798      	lsls	r0, r3, #30
 801f132:	bf49      	itett	mi
 801f134:	085b      	lsrmi	r3, r3, #1
 801f136:	089b      	lsrpl	r3, r3, #2
 801f138:	2001      	movmi	r0, #1
 801f13a:	600b      	strmi	r3, [r1, #0]
 801f13c:	bf5c      	itt	pl
 801f13e:	600b      	strpl	r3, [r1, #0]
 801f140:	2002      	movpl	r0, #2
 801f142:	4770      	bx	lr
 801f144:	b298      	uxth	r0, r3
 801f146:	b9a8      	cbnz	r0, 801f174 <__lo0bits+0x52>
 801f148:	0c1b      	lsrs	r3, r3, #16
 801f14a:	2010      	movs	r0, #16
 801f14c:	f013 0fff 	tst.w	r3, #255	; 0xff
 801f150:	bf04      	itt	eq
 801f152:	0a1b      	lsreq	r3, r3, #8
 801f154:	3008      	addeq	r0, #8
 801f156:	071a      	lsls	r2, r3, #28
 801f158:	bf04      	itt	eq
 801f15a:	091b      	lsreq	r3, r3, #4
 801f15c:	3004      	addeq	r0, #4
 801f15e:	079a      	lsls	r2, r3, #30
 801f160:	bf04      	itt	eq
 801f162:	089b      	lsreq	r3, r3, #2
 801f164:	3002      	addeq	r0, #2
 801f166:	07da      	lsls	r2, r3, #31
 801f168:	d402      	bmi.n	801f170 <__lo0bits+0x4e>
 801f16a:	085b      	lsrs	r3, r3, #1
 801f16c:	d006      	beq.n	801f17c <__lo0bits+0x5a>
 801f16e:	3001      	adds	r0, #1
 801f170:	600b      	str	r3, [r1, #0]
 801f172:	4770      	bx	lr
 801f174:	4610      	mov	r0, r2
 801f176:	e7e9      	b.n	801f14c <__lo0bits+0x2a>
 801f178:	2000      	movs	r0, #0
 801f17a:	4770      	bx	lr
 801f17c:	2020      	movs	r0, #32
 801f17e:	4770      	bx	lr

0801f180 <__i2b>:
 801f180:	b510      	push	{r4, lr}
 801f182:	460c      	mov	r4, r1
 801f184:	2101      	movs	r1, #1
 801f186:	f7ff ff27 	bl	801efd8 <_Balloc>
 801f18a:	2201      	movs	r2, #1
 801f18c:	6144      	str	r4, [r0, #20]
 801f18e:	6102      	str	r2, [r0, #16]
 801f190:	bd10      	pop	{r4, pc}

0801f192 <__multiply>:
 801f192:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f196:	4614      	mov	r4, r2
 801f198:	690a      	ldr	r2, [r1, #16]
 801f19a:	6923      	ldr	r3, [r4, #16]
 801f19c:	429a      	cmp	r2, r3
 801f19e:	bfb8      	it	lt
 801f1a0:	460b      	movlt	r3, r1
 801f1a2:	4689      	mov	r9, r1
 801f1a4:	bfbc      	itt	lt
 801f1a6:	46a1      	movlt	r9, r4
 801f1a8:	461c      	movlt	r4, r3
 801f1aa:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801f1ae:	f8d4 a010 	ldr.w	sl, [r4, #16]
 801f1b2:	f8d9 3008 	ldr.w	r3, [r9, #8]
 801f1b6:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801f1ba:	eb07 060a 	add.w	r6, r7, sl
 801f1be:	429e      	cmp	r6, r3
 801f1c0:	bfc8      	it	gt
 801f1c2:	3101      	addgt	r1, #1
 801f1c4:	f7ff ff08 	bl	801efd8 <_Balloc>
 801f1c8:	f100 0514 	add.w	r5, r0, #20
 801f1cc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801f1d0:	462b      	mov	r3, r5
 801f1d2:	2200      	movs	r2, #0
 801f1d4:	4543      	cmp	r3, r8
 801f1d6:	d316      	bcc.n	801f206 <__multiply+0x74>
 801f1d8:	f104 0214 	add.w	r2, r4, #20
 801f1dc:	f109 0114 	add.w	r1, r9, #20
 801f1e0:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 801f1e4:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 801f1e8:	9301      	str	r3, [sp, #4]
 801f1ea:	9c01      	ldr	r4, [sp, #4]
 801f1ec:	4294      	cmp	r4, r2
 801f1ee:	4613      	mov	r3, r2
 801f1f0:	d80c      	bhi.n	801f20c <__multiply+0x7a>
 801f1f2:	2e00      	cmp	r6, #0
 801f1f4:	dd03      	ble.n	801f1fe <__multiply+0x6c>
 801f1f6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801f1fa:	2b00      	cmp	r3, #0
 801f1fc:	d054      	beq.n	801f2a8 <__multiply+0x116>
 801f1fe:	6106      	str	r6, [r0, #16]
 801f200:	b003      	add	sp, #12
 801f202:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f206:	f843 2b04 	str.w	r2, [r3], #4
 801f20a:	e7e3      	b.n	801f1d4 <__multiply+0x42>
 801f20c:	f8b3 a000 	ldrh.w	sl, [r3]
 801f210:	3204      	adds	r2, #4
 801f212:	f1ba 0f00 	cmp.w	sl, #0
 801f216:	d020      	beq.n	801f25a <__multiply+0xc8>
 801f218:	46ae      	mov	lr, r5
 801f21a:	4689      	mov	r9, r1
 801f21c:	f04f 0c00 	mov.w	ip, #0
 801f220:	f859 4b04 	ldr.w	r4, [r9], #4
 801f224:	f8be b000 	ldrh.w	fp, [lr]
 801f228:	b2a3      	uxth	r3, r4
 801f22a:	fb0a b303 	mla	r3, sl, r3, fp
 801f22e:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 801f232:	f8de 4000 	ldr.w	r4, [lr]
 801f236:	4463      	add	r3, ip
 801f238:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 801f23c:	fb0a c40b 	mla	r4, sl, fp, ip
 801f240:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 801f244:	b29b      	uxth	r3, r3
 801f246:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801f24a:	454f      	cmp	r7, r9
 801f24c:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 801f250:	f84e 3b04 	str.w	r3, [lr], #4
 801f254:	d8e4      	bhi.n	801f220 <__multiply+0x8e>
 801f256:	f8ce c000 	str.w	ip, [lr]
 801f25a:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 801f25e:	f1b9 0f00 	cmp.w	r9, #0
 801f262:	d01f      	beq.n	801f2a4 <__multiply+0x112>
 801f264:	682b      	ldr	r3, [r5, #0]
 801f266:	46ae      	mov	lr, r5
 801f268:	468c      	mov	ip, r1
 801f26a:	f04f 0a00 	mov.w	sl, #0
 801f26e:	f8bc 4000 	ldrh.w	r4, [ip]
 801f272:	f8be b002 	ldrh.w	fp, [lr, #2]
 801f276:	fb09 b404 	mla	r4, r9, r4, fp
 801f27a:	44a2      	add	sl, r4
 801f27c:	b29b      	uxth	r3, r3
 801f27e:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 801f282:	f84e 3b04 	str.w	r3, [lr], #4
 801f286:	f85c 3b04 	ldr.w	r3, [ip], #4
 801f28a:	f8be 4000 	ldrh.w	r4, [lr]
 801f28e:	0c1b      	lsrs	r3, r3, #16
 801f290:	fb09 4303 	mla	r3, r9, r3, r4
 801f294:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 801f298:	4567      	cmp	r7, ip
 801f29a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801f29e:	d8e6      	bhi.n	801f26e <__multiply+0xdc>
 801f2a0:	f8ce 3000 	str.w	r3, [lr]
 801f2a4:	3504      	adds	r5, #4
 801f2a6:	e7a0      	b.n	801f1ea <__multiply+0x58>
 801f2a8:	3e01      	subs	r6, #1
 801f2aa:	e7a2      	b.n	801f1f2 <__multiply+0x60>

0801f2ac <__pow5mult>:
 801f2ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801f2b0:	4615      	mov	r5, r2
 801f2b2:	f012 0203 	ands.w	r2, r2, #3
 801f2b6:	4606      	mov	r6, r0
 801f2b8:	460f      	mov	r7, r1
 801f2ba:	d007      	beq.n	801f2cc <__pow5mult+0x20>
 801f2bc:	3a01      	subs	r2, #1
 801f2be:	4c21      	ldr	r4, [pc, #132]	; (801f344 <__pow5mult+0x98>)
 801f2c0:	2300      	movs	r3, #0
 801f2c2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801f2c6:	f7ff fed2 	bl	801f06e <__multadd>
 801f2ca:	4607      	mov	r7, r0
 801f2cc:	10ad      	asrs	r5, r5, #2
 801f2ce:	d035      	beq.n	801f33c <__pow5mult+0x90>
 801f2d0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801f2d2:	b93c      	cbnz	r4, 801f2e4 <__pow5mult+0x38>
 801f2d4:	2010      	movs	r0, #16
 801f2d6:	f7ff fe77 	bl	801efc8 <malloc>
 801f2da:	6270      	str	r0, [r6, #36]	; 0x24
 801f2dc:	6044      	str	r4, [r0, #4]
 801f2de:	6084      	str	r4, [r0, #8]
 801f2e0:	6004      	str	r4, [r0, #0]
 801f2e2:	60c4      	str	r4, [r0, #12]
 801f2e4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801f2e8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801f2ec:	b94c      	cbnz	r4, 801f302 <__pow5mult+0x56>
 801f2ee:	f240 2171 	movw	r1, #625	; 0x271
 801f2f2:	4630      	mov	r0, r6
 801f2f4:	f7ff ff44 	bl	801f180 <__i2b>
 801f2f8:	2300      	movs	r3, #0
 801f2fa:	f8c8 0008 	str.w	r0, [r8, #8]
 801f2fe:	4604      	mov	r4, r0
 801f300:	6003      	str	r3, [r0, #0]
 801f302:	f04f 0800 	mov.w	r8, #0
 801f306:	07eb      	lsls	r3, r5, #31
 801f308:	d50a      	bpl.n	801f320 <__pow5mult+0x74>
 801f30a:	4639      	mov	r1, r7
 801f30c:	4622      	mov	r2, r4
 801f30e:	4630      	mov	r0, r6
 801f310:	f7ff ff3f 	bl	801f192 <__multiply>
 801f314:	4639      	mov	r1, r7
 801f316:	4681      	mov	r9, r0
 801f318:	4630      	mov	r0, r6
 801f31a:	f7ff fe91 	bl	801f040 <_Bfree>
 801f31e:	464f      	mov	r7, r9
 801f320:	106d      	asrs	r5, r5, #1
 801f322:	d00b      	beq.n	801f33c <__pow5mult+0x90>
 801f324:	6820      	ldr	r0, [r4, #0]
 801f326:	b938      	cbnz	r0, 801f338 <__pow5mult+0x8c>
 801f328:	4622      	mov	r2, r4
 801f32a:	4621      	mov	r1, r4
 801f32c:	4630      	mov	r0, r6
 801f32e:	f7ff ff30 	bl	801f192 <__multiply>
 801f332:	6020      	str	r0, [r4, #0]
 801f334:	f8c0 8000 	str.w	r8, [r0]
 801f338:	4604      	mov	r4, r0
 801f33a:	e7e4      	b.n	801f306 <__pow5mult+0x5a>
 801f33c:	4638      	mov	r0, r7
 801f33e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801f342:	bf00      	nop
 801f344:	08020bd8 	.word	0x08020bd8

0801f348 <__lshift>:
 801f348:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801f34c:	460c      	mov	r4, r1
 801f34e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801f352:	6923      	ldr	r3, [r4, #16]
 801f354:	6849      	ldr	r1, [r1, #4]
 801f356:	eb0a 0903 	add.w	r9, sl, r3
 801f35a:	68a3      	ldr	r3, [r4, #8]
 801f35c:	4607      	mov	r7, r0
 801f35e:	4616      	mov	r6, r2
 801f360:	f109 0501 	add.w	r5, r9, #1
 801f364:	42ab      	cmp	r3, r5
 801f366:	db31      	blt.n	801f3cc <__lshift+0x84>
 801f368:	4638      	mov	r0, r7
 801f36a:	f7ff fe35 	bl	801efd8 <_Balloc>
 801f36e:	2200      	movs	r2, #0
 801f370:	4680      	mov	r8, r0
 801f372:	f100 0314 	add.w	r3, r0, #20
 801f376:	4611      	mov	r1, r2
 801f378:	4552      	cmp	r2, sl
 801f37a:	db2a      	blt.n	801f3d2 <__lshift+0x8a>
 801f37c:	6920      	ldr	r0, [r4, #16]
 801f37e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801f382:	f104 0114 	add.w	r1, r4, #20
 801f386:	f016 021f 	ands.w	r2, r6, #31
 801f38a:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 801f38e:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 801f392:	d022      	beq.n	801f3da <__lshift+0x92>
 801f394:	f1c2 0c20 	rsb	ip, r2, #32
 801f398:	2000      	movs	r0, #0
 801f39a:	680e      	ldr	r6, [r1, #0]
 801f39c:	4096      	lsls	r6, r2
 801f39e:	4330      	orrs	r0, r6
 801f3a0:	f843 0b04 	str.w	r0, [r3], #4
 801f3a4:	f851 0b04 	ldr.w	r0, [r1], #4
 801f3a8:	458e      	cmp	lr, r1
 801f3aa:	fa20 f00c 	lsr.w	r0, r0, ip
 801f3ae:	d8f4      	bhi.n	801f39a <__lshift+0x52>
 801f3b0:	6018      	str	r0, [r3, #0]
 801f3b2:	b108      	cbz	r0, 801f3b8 <__lshift+0x70>
 801f3b4:	f109 0502 	add.w	r5, r9, #2
 801f3b8:	3d01      	subs	r5, #1
 801f3ba:	4638      	mov	r0, r7
 801f3bc:	f8c8 5010 	str.w	r5, [r8, #16]
 801f3c0:	4621      	mov	r1, r4
 801f3c2:	f7ff fe3d 	bl	801f040 <_Bfree>
 801f3c6:	4640      	mov	r0, r8
 801f3c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801f3cc:	3101      	adds	r1, #1
 801f3ce:	005b      	lsls	r3, r3, #1
 801f3d0:	e7c8      	b.n	801f364 <__lshift+0x1c>
 801f3d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 801f3d6:	3201      	adds	r2, #1
 801f3d8:	e7ce      	b.n	801f378 <__lshift+0x30>
 801f3da:	3b04      	subs	r3, #4
 801f3dc:	f851 2b04 	ldr.w	r2, [r1], #4
 801f3e0:	f843 2f04 	str.w	r2, [r3, #4]!
 801f3e4:	458e      	cmp	lr, r1
 801f3e6:	d8f9      	bhi.n	801f3dc <__lshift+0x94>
 801f3e8:	e7e6      	b.n	801f3b8 <__lshift+0x70>

0801f3ea <__mcmp>:
 801f3ea:	6903      	ldr	r3, [r0, #16]
 801f3ec:	690a      	ldr	r2, [r1, #16]
 801f3ee:	1a9b      	subs	r3, r3, r2
 801f3f0:	b530      	push	{r4, r5, lr}
 801f3f2:	d10c      	bne.n	801f40e <__mcmp+0x24>
 801f3f4:	0092      	lsls	r2, r2, #2
 801f3f6:	3014      	adds	r0, #20
 801f3f8:	3114      	adds	r1, #20
 801f3fa:	1884      	adds	r4, r0, r2
 801f3fc:	4411      	add	r1, r2
 801f3fe:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801f402:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801f406:	4295      	cmp	r5, r2
 801f408:	d003      	beq.n	801f412 <__mcmp+0x28>
 801f40a:	d305      	bcc.n	801f418 <__mcmp+0x2e>
 801f40c:	2301      	movs	r3, #1
 801f40e:	4618      	mov	r0, r3
 801f410:	bd30      	pop	{r4, r5, pc}
 801f412:	42a0      	cmp	r0, r4
 801f414:	d3f3      	bcc.n	801f3fe <__mcmp+0x14>
 801f416:	e7fa      	b.n	801f40e <__mcmp+0x24>
 801f418:	f04f 33ff 	mov.w	r3, #4294967295
 801f41c:	e7f7      	b.n	801f40e <__mcmp+0x24>

0801f41e <__mdiff>:
 801f41e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801f422:	460d      	mov	r5, r1
 801f424:	4607      	mov	r7, r0
 801f426:	4611      	mov	r1, r2
 801f428:	4628      	mov	r0, r5
 801f42a:	4614      	mov	r4, r2
 801f42c:	f7ff ffdd 	bl	801f3ea <__mcmp>
 801f430:	1e06      	subs	r6, r0, #0
 801f432:	d108      	bne.n	801f446 <__mdiff+0x28>
 801f434:	4631      	mov	r1, r6
 801f436:	4638      	mov	r0, r7
 801f438:	f7ff fdce 	bl	801efd8 <_Balloc>
 801f43c:	2301      	movs	r3, #1
 801f43e:	6103      	str	r3, [r0, #16]
 801f440:	6146      	str	r6, [r0, #20]
 801f442:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801f446:	bfa4      	itt	ge
 801f448:	4623      	movge	r3, r4
 801f44a:	462c      	movge	r4, r5
 801f44c:	4638      	mov	r0, r7
 801f44e:	6861      	ldr	r1, [r4, #4]
 801f450:	bfa6      	itte	ge
 801f452:	461d      	movge	r5, r3
 801f454:	2600      	movge	r6, #0
 801f456:	2601      	movlt	r6, #1
 801f458:	f7ff fdbe 	bl	801efd8 <_Balloc>
 801f45c:	692b      	ldr	r3, [r5, #16]
 801f45e:	60c6      	str	r6, [r0, #12]
 801f460:	6926      	ldr	r6, [r4, #16]
 801f462:	f105 0914 	add.w	r9, r5, #20
 801f466:	f104 0214 	add.w	r2, r4, #20
 801f46a:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 801f46e:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 801f472:	f100 0514 	add.w	r5, r0, #20
 801f476:	f04f 0c00 	mov.w	ip, #0
 801f47a:	f852 ab04 	ldr.w	sl, [r2], #4
 801f47e:	f859 4b04 	ldr.w	r4, [r9], #4
 801f482:	fa1c f18a 	uxtah	r1, ip, sl
 801f486:	b2a3      	uxth	r3, r4
 801f488:	1ac9      	subs	r1, r1, r3
 801f48a:	0c23      	lsrs	r3, r4, #16
 801f48c:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 801f490:	eb03 4321 	add.w	r3, r3, r1, asr #16
 801f494:	b289      	uxth	r1, r1
 801f496:	ea4f 4c23 	mov.w	ip, r3, asr #16
 801f49a:	45c8      	cmp	r8, r9
 801f49c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 801f4a0:	4696      	mov	lr, r2
 801f4a2:	f845 3b04 	str.w	r3, [r5], #4
 801f4a6:	d8e8      	bhi.n	801f47a <__mdiff+0x5c>
 801f4a8:	45be      	cmp	lr, r7
 801f4aa:	d305      	bcc.n	801f4b8 <__mdiff+0x9a>
 801f4ac:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 801f4b0:	b18b      	cbz	r3, 801f4d6 <__mdiff+0xb8>
 801f4b2:	6106      	str	r6, [r0, #16]
 801f4b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801f4b8:	f85e 1b04 	ldr.w	r1, [lr], #4
 801f4bc:	fa1c f381 	uxtah	r3, ip, r1
 801f4c0:	141a      	asrs	r2, r3, #16
 801f4c2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801f4c6:	b29b      	uxth	r3, r3
 801f4c8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801f4cc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 801f4d0:	f845 3b04 	str.w	r3, [r5], #4
 801f4d4:	e7e8      	b.n	801f4a8 <__mdiff+0x8a>
 801f4d6:	3e01      	subs	r6, #1
 801f4d8:	e7e8      	b.n	801f4ac <__mdiff+0x8e>

0801f4da <__d2b>:
 801f4da:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801f4de:	460e      	mov	r6, r1
 801f4e0:	2101      	movs	r1, #1
 801f4e2:	ec59 8b10 	vmov	r8, r9, d0
 801f4e6:	4615      	mov	r5, r2
 801f4e8:	f7ff fd76 	bl	801efd8 <_Balloc>
 801f4ec:	f3c9 540a 	ubfx	r4, r9, #20, #11
 801f4f0:	4607      	mov	r7, r0
 801f4f2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801f4f6:	bb34      	cbnz	r4, 801f546 <__d2b+0x6c>
 801f4f8:	9301      	str	r3, [sp, #4]
 801f4fa:	f1b8 0f00 	cmp.w	r8, #0
 801f4fe:	d027      	beq.n	801f550 <__d2b+0x76>
 801f500:	a802      	add	r0, sp, #8
 801f502:	f840 8d08 	str.w	r8, [r0, #-8]!
 801f506:	f7ff fe0c 	bl	801f122 <__lo0bits>
 801f50a:	9900      	ldr	r1, [sp, #0]
 801f50c:	b1f0      	cbz	r0, 801f54c <__d2b+0x72>
 801f50e:	9a01      	ldr	r2, [sp, #4]
 801f510:	f1c0 0320 	rsb	r3, r0, #32
 801f514:	fa02 f303 	lsl.w	r3, r2, r3
 801f518:	430b      	orrs	r3, r1
 801f51a:	40c2      	lsrs	r2, r0
 801f51c:	617b      	str	r3, [r7, #20]
 801f51e:	9201      	str	r2, [sp, #4]
 801f520:	9b01      	ldr	r3, [sp, #4]
 801f522:	61bb      	str	r3, [r7, #24]
 801f524:	2b00      	cmp	r3, #0
 801f526:	bf14      	ite	ne
 801f528:	2102      	movne	r1, #2
 801f52a:	2101      	moveq	r1, #1
 801f52c:	6139      	str	r1, [r7, #16]
 801f52e:	b1c4      	cbz	r4, 801f562 <__d2b+0x88>
 801f530:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 801f534:	4404      	add	r4, r0
 801f536:	6034      	str	r4, [r6, #0]
 801f538:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801f53c:	6028      	str	r0, [r5, #0]
 801f53e:	4638      	mov	r0, r7
 801f540:	b003      	add	sp, #12
 801f542:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801f546:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801f54a:	e7d5      	b.n	801f4f8 <__d2b+0x1e>
 801f54c:	6179      	str	r1, [r7, #20]
 801f54e:	e7e7      	b.n	801f520 <__d2b+0x46>
 801f550:	a801      	add	r0, sp, #4
 801f552:	f7ff fde6 	bl	801f122 <__lo0bits>
 801f556:	9b01      	ldr	r3, [sp, #4]
 801f558:	617b      	str	r3, [r7, #20]
 801f55a:	2101      	movs	r1, #1
 801f55c:	6139      	str	r1, [r7, #16]
 801f55e:	3020      	adds	r0, #32
 801f560:	e7e5      	b.n	801f52e <__d2b+0x54>
 801f562:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 801f566:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801f56a:	6030      	str	r0, [r6, #0]
 801f56c:	6918      	ldr	r0, [r3, #16]
 801f56e:	f7ff fdb9 	bl	801f0e4 <__hi0bits>
 801f572:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 801f576:	e7e1      	b.n	801f53c <__d2b+0x62>

0801f578 <_calloc_r>:
 801f578:	b538      	push	{r3, r4, r5, lr}
 801f57a:	fb02 f401 	mul.w	r4, r2, r1
 801f57e:	4621      	mov	r1, r4
 801f580:	f000 f856 	bl	801f630 <_malloc_r>
 801f584:	4605      	mov	r5, r0
 801f586:	b118      	cbz	r0, 801f590 <_calloc_r+0x18>
 801f588:	4622      	mov	r2, r4
 801f58a:	2100      	movs	r1, #0
 801f58c:	f7fd fe23 	bl	801d1d6 <memset>
 801f590:	4628      	mov	r0, r5
 801f592:	bd38      	pop	{r3, r4, r5, pc}

0801f594 <_free_r>:
 801f594:	b538      	push	{r3, r4, r5, lr}
 801f596:	4605      	mov	r5, r0
 801f598:	2900      	cmp	r1, #0
 801f59a:	d045      	beq.n	801f628 <_free_r+0x94>
 801f59c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801f5a0:	1f0c      	subs	r4, r1, #4
 801f5a2:	2b00      	cmp	r3, #0
 801f5a4:	bfb8      	it	lt
 801f5a6:	18e4      	addlt	r4, r4, r3
 801f5a8:	f000 fc06 	bl	801fdb8 <__malloc_lock>
 801f5ac:	4a1f      	ldr	r2, [pc, #124]	; (801f62c <_free_r+0x98>)
 801f5ae:	6813      	ldr	r3, [r2, #0]
 801f5b0:	4610      	mov	r0, r2
 801f5b2:	b933      	cbnz	r3, 801f5c2 <_free_r+0x2e>
 801f5b4:	6063      	str	r3, [r4, #4]
 801f5b6:	6014      	str	r4, [r2, #0]
 801f5b8:	4628      	mov	r0, r5
 801f5ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801f5be:	f000 bbfc 	b.w	801fdba <__malloc_unlock>
 801f5c2:	42a3      	cmp	r3, r4
 801f5c4:	d90c      	bls.n	801f5e0 <_free_r+0x4c>
 801f5c6:	6821      	ldr	r1, [r4, #0]
 801f5c8:	1862      	adds	r2, r4, r1
 801f5ca:	4293      	cmp	r3, r2
 801f5cc:	bf04      	itt	eq
 801f5ce:	681a      	ldreq	r2, [r3, #0]
 801f5d0:	685b      	ldreq	r3, [r3, #4]
 801f5d2:	6063      	str	r3, [r4, #4]
 801f5d4:	bf04      	itt	eq
 801f5d6:	1852      	addeq	r2, r2, r1
 801f5d8:	6022      	streq	r2, [r4, #0]
 801f5da:	6004      	str	r4, [r0, #0]
 801f5dc:	e7ec      	b.n	801f5b8 <_free_r+0x24>
 801f5de:	4613      	mov	r3, r2
 801f5e0:	685a      	ldr	r2, [r3, #4]
 801f5e2:	b10a      	cbz	r2, 801f5e8 <_free_r+0x54>
 801f5e4:	42a2      	cmp	r2, r4
 801f5e6:	d9fa      	bls.n	801f5de <_free_r+0x4a>
 801f5e8:	6819      	ldr	r1, [r3, #0]
 801f5ea:	1858      	adds	r0, r3, r1
 801f5ec:	42a0      	cmp	r0, r4
 801f5ee:	d10b      	bne.n	801f608 <_free_r+0x74>
 801f5f0:	6820      	ldr	r0, [r4, #0]
 801f5f2:	4401      	add	r1, r0
 801f5f4:	1858      	adds	r0, r3, r1
 801f5f6:	4282      	cmp	r2, r0
 801f5f8:	6019      	str	r1, [r3, #0]
 801f5fa:	d1dd      	bne.n	801f5b8 <_free_r+0x24>
 801f5fc:	6810      	ldr	r0, [r2, #0]
 801f5fe:	6852      	ldr	r2, [r2, #4]
 801f600:	605a      	str	r2, [r3, #4]
 801f602:	4401      	add	r1, r0
 801f604:	6019      	str	r1, [r3, #0]
 801f606:	e7d7      	b.n	801f5b8 <_free_r+0x24>
 801f608:	d902      	bls.n	801f610 <_free_r+0x7c>
 801f60a:	230c      	movs	r3, #12
 801f60c:	602b      	str	r3, [r5, #0]
 801f60e:	e7d3      	b.n	801f5b8 <_free_r+0x24>
 801f610:	6820      	ldr	r0, [r4, #0]
 801f612:	1821      	adds	r1, r4, r0
 801f614:	428a      	cmp	r2, r1
 801f616:	bf04      	itt	eq
 801f618:	6811      	ldreq	r1, [r2, #0]
 801f61a:	6852      	ldreq	r2, [r2, #4]
 801f61c:	6062      	str	r2, [r4, #4]
 801f61e:	bf04      	itt	eq
 801f620:	1809      	addeq	r1, r1, r0
 801f622:	6021      	streq	r1, [r4, #0]
 801f624:	605c      	str	r4, [r3, #4]
 801f626:	e7c7      	b.n	801f5b8 <_free_r+0x24>
 801f628:	bd38      	pop	{r3, r4, r5, pc}
 801f62a:	bf00      	nop
 801f62c:	200034b4 	.word	0x200034b4

0801f630 <_malloc_r>:
 801f630:	b570      	push	{r4, r5, r6, lr}
 801f632:	1ccd      	adds	r5, r1, #3
 801f634:	f025 0503 	bic.w	r5, r5, #3
 801f638:	3508      	adds	r5, #8
 801f63a:	2d0c      	cmp	r5, #12
 801f63c:	bf38      	it	cc
 801f63e:	250c      	movcc	r5, #12
 801f640:	2d00      	cmp	r5, #0
 801f642:	4606      	mov	r6, r0
 801f644:	db01      	blt.n	801f64a <_malloc_r+0x1a>
 801f646:	42a9      	cmp	r1, r5
 801f648:	d903      	bls.n	801f652 <_malloc_r+0x22>
 801f64a:	230c      	movs	r3, #12
 801f64c:	6033      	str	r3, [r6, #0]
 801f64e:	2000      	movs	r0, #0
 801f650:	bd70      	pop	{r4, r5, r6, pc}
 801f652:	f000 fbb1 	bl	801fdb8 <__malloc_lock>
 801f656:	4a23      	ldr	r2, [pc, #140]	; (801f6e4 <_malloc_r+0xb4>)
 801f658:	6814      	ldr	r4, [r2, #0]
 801f65a:	4621      	mov	r1, r4
 801f65c:	b991      	cbnz	r1, 801f684 <_malloc_r+0x54>
 801f65e:	4c22      	ldr	r4, [pc, #136]	; (801f6e8 <_malloc_r+0xb8>)
 801f660:	6823      	ldr	r3, [r4, #0]
 801f662:	b91b      	cbnz	r3, 801f66c <_malloc_r+0x3c>
 801f664:	4630      	mov	r0, r6
 801f666:	f000 fad1 	bl	801fc0c <_sbrk_r>
 801f66a:	6020      	str	r0, [r4, #0]
 801f66c:	4629      	mov	r1, r5
 801f66e:	4630      	mov	r0, r6
 801f670:	f000 facc 	bl	801fc0c <_sbrk_r>
 801f674:	1c43      	adds	r3, r0, #1
 801f676:	d126      	bne.n	801f6c6 <_malloc_r+0x96>
 801f678:	230c      	movs	r3, #12
 801f67a:	6033      	str	r3, [r6, #0]
 801f67c:	4630      	mov	r0, r6
 801f67e:	f000 fb9c 	bl	801fdba <__malloc_unlock>
 801f682:	e7e4      	b.n	801f64e <_malloc_r+0x1e>
 801f684:	680b      	ldr	r3, [r1, #0]
 801f686:	1b5b      	subs	r3, r3, r5
 801f688:	d41a      	bmi.n	801f6c0 <_malloc_r+0x90>
 801f68a:	2b0b      	cmp	r3, #11
 801f68c:	d90f      	bls.n	801f6ae <_malloc_r+0x7e>
 801f68e:	600b      	str	r3, [r1, #0]
 801f690:	50cd      	str	r5, [r1, r3]
 801f692:	18cc      	adds	r4, r1, r3
 801f694:	4630      	mov	r0, r6
 801f696:	f000 fb90 	bl	801fdba <__malloc_unlock>
 801f69a:	f104 000b 	add.w	r0, r4, #11
 801f69e:	1d23      	adds	r3, r4, #4
 801f6a0:	f020 0007 	bic.w	r0, r0, #7
 801f6a4:	1ac3      	subs	r3, r0, r3
 801f6a6:	d01b      	beq.n	801f6e0 <_malloc_r+0xb0>
 801f6a8:	425a      	negs	r2, r3
 801f6aa:	50e2      	str	r2, [r4, r3]
 801f6ac:	bd70      	pop	{r4, r5, r6, pc}
 801f6ae:	428c      	cmp	r4, r1
 801f6b0:	bf0d      	iteet	eq
 801f6b2:	6863      	ldreq	r3, [r4, #4]
 801f6b4:	684b      	ldrne	r3, [r1, #4]
 801f6b6:	6063      	strne	r3, [r4, #4]
 801f6b8:	6013      	streq	r3, [r2, #0]
 801f6ba:	bf18      	it	ne
 801f6bc:	460c      	movne	r4, r1
 801f6be:	e7e9      	b.n	801f694 <_malloc_r+0x64>
 801f6c0:	460c      	mov	r4, r1
 801f6c2:	6849      	ldr	r1, [r1, #4]
 801f6c4:	e7ca      	b.n	801f65c <_malloc_r+0x2c>
 801f6c6:	1cc4      	adds	r4, r0, #3
 801f6c8:	f024 0403 	bic.w	r4, r4, #3
 801f6cc:	42a0      	cmp	r0, r4
 801f6ce:	d005      	beq.n	801f6dc <_malloc_r+0xac>
 801f6d0:	1a21      	subs	r1, r4, r0
 801f6d2:	4630      	mov	r0, r6
 801f6d4:	f000 fa9a 	bl	801fc0c <_sbrk_r>
 801f6d8:	3001      	adds	r0, #1
 801f6da:	d0cd      	beq.n	801f678 <_malloc_r+0x48>
 801f6dc:	6025      	str	r5, [r4, #0]
 801f6de:	e7d9      	b.n	801f694 <_malloc_r+0x64>
 801f6e0:	bd70      	pop	{r4, r5, r6, pc}
 801f6e2:	bf00      	nop
 801f6e4:	200034b4 	.word	0x200034b4
 801f6e8:	200034b8 	.word	0x200034b8

0801f6ec <__ssputs_r>:
 801f6ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801f6f0:	688e      	ldr	r6, [r1, #8]
 801f6f2:	429e      	cmp	r6, r3
 801f6f4:	4682      	mov	sl, r0
 801f6f6:	460c      	mov	r4, r1
 801f6f8:	4691      	mov	r9, r2
 801f6fa:	4698      	mov	r8, r3
 801f6fc:	d835      	bhi.n	801f76a <__ssputs_r+0x7e>
 801f6fe:	898a      	ldrh	r2, [r1, #12]
 801f700:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801f704:	d031      	beq.n	801f76a <__ssputs_r+0x7e>
 801f706:	6825      	ldr	r5, [r4, #0]
 801f708:	6909      	ldr	r1, [r1, #16]
 801f70a:	1a6f      	subs	r7, r5, r1
 801f70c:	6965      	ldr	r5, [r4, #20]
 801f70e:	2302      	movs	r3, #2
 801f710:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801f714:	fb95 f5f3 	sdiv	r5, r5, r3
 801f718:	f108 0301 	add.w	r3, r8, #1
 801f71c:	443b      	add	r3, r7
 801f71e:	429d      	cmp	r5, r3
 801f720:	bf38      	it	cc
 801f722:	461d      	movcc	r5, r3
 801f724:	0553      	lsls	r3, r2, #21
 801f726:	d531      	bpl.n	801f78c <__ssputs_r+0xa0>
 801f728:	4629      	mov	r1, r5
 801f72a:	f7ff ff81 	bl	801f630 <_malloc_r>
 801f72e:	4606      	mov	r6, r0
 801f730:	b950      	cbnz	r0, 801f748 <__ssputs_r+0x5c>
 801f732:	230c      	movs	r3, #12
 801f734:	f8ca 3000 	str.w	r3, [sl]
 801f738:	89a3      	ldrh	r3, [r4, #12]
 801f73a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801f73e:	81a3      	strh	r3, [r4, #12]
 801f740:	f04f 30ff 	mov.w	r0, #4294967295
 801f744:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801f748:	463a      	mov	r2, r7
 801f74a:	6921      	ldr	r1, [r4, #16]
 801f74c:	f7fd fd38 	bl	801d1c0 <memcpy>
 801f750:	89a3      	ldrh	r3, [r4, #12]
 801f752:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801f756:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801f75a:	81a3      	strh	r3, [r4, #12]
 801f75c:	6126      	str	r6, [r4, #16]
 801f75e:	6165      	str	r5, [r4, #20]
 801f760:	443e      	add	r6, r7
 801f762:	1bed      	subs	r5, r5, r7
 801f764:	6026      	str	r6, [r4, #0]
 801f766:	60a5      	str	r5, [r4, #8]
 801f768:	4646      	mov	r6, r8
 801f76a:	4546      	cmp	r6, r8
 801f76c:	bf28      	it	cs
 801f76e:	4646      	movcs	r6, r8
 801f770:	4632      	mov	r2, r6
 801f772:	4649      	mov	r1, r9
 801f774:	6820      	ldr	r0, [r4, #0]
 801f776:	f000 fb05 	bl	801fd84 <memmove>
 801f77a:	68a3      	ldr	r3, [r4, #8]
 801f77c:	1b9b      	subs	r3, r3, r6
 801f77e:	60a3      	str	r3, [r4, #8]
 801f780:	6823      	ldr	r3, [r4, #0]
 801f782:	441e      	add	r6, r3
 801f784:	6026      	str	r6, [r4, #0]
 801f786:	2000      	movs	r0, #0
 801f788:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801f78c:	462a      	mov	r2, r5
 801f78e:	f000 fb15 	bl	801fdbc <_realloc_r>
 801f792:	4606      	mov	r6, r0
 801f794:	2800      	cmp	r0, #0
 801f796:	d1e1      	bne.n	801f75c <__ssputs_r+0x70>
 801f798:	6921      	ldr	r1, [r4, #16]
 801f79a:	4650      	mov	r0, sl
 801f79c:	f7ff fefa 	bl	801f594 <_free_r>
 801f7a0:	e7c7      	b.n	801f732 <__ssputs_r+0x46>
	...

0801f7a4 <_svfiprintf_r>:
 801f7a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f7a8:	b09d      	sub	sp, #116	; 0x74
 801f7aa:	4680      	mov	r8, r0
 801f7ac:	9303      	str	r3, [sp, #12]
 801f7ae:	898b      	ldrh	r3, [r1, #12]
 801f7b0:	061c      	lsls	r4, r3, #24
 801f7b2:	460d      	mov	r5, r1
 801f7b4:	4616      	mov	r6, r2
 801f7b6:	d50f      	bpl.n	801f7d8 <_svfiprintf_r+0x34>
 801f7b8:	690b      	ldr	r3, [r1, #16]
 801f7ba:	b96b      	cbnz	r3, 801f7d8 <_svfiprintf_r+0x34>
 801f7bc:	2140      	movs	r1, #64	; 0x40
 801f7be:	f7ff ff37 	bl	801f630 <_malloc_r>
 801f7c2:	6028      	str	r0, [r5, #0]
 801f7c4:	6128      	str	r0, [r5, #16]
 801f7c6:	b928      	cbnz	r0, 801f7d4 <_svfiprintf_r+0x30>
 801f7c8:	230c      	movs	r3, #12
 801f7ca:	f8c8 3000 	str.w	r3, [r8]
 801f7ce:	f04f 30ff 	mov.w	r0, #4294967295
 801f7d2:	e0c5      	b.n	801f960 <_svfiprintf_r+0x1bc>
 801f7d4:	2340      	movs	r3, #64	; 0x40
 801f7d6:	616b      	str	r3, [r5, #20]
 801f7d8:	2300      	movs	r3, #0
 801f7da:	9309      	str	r3, [sp, #36]	; 0x24
 801f7dc:	2320      	movs	r3, #32
 801f7de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801f7e2:	2330      	movs	r3, #48	; 0x30
 801f7e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801f7e8:	f04f 0b01 	mov.w	fp, #1
 801f7ec:	4637      	mov	r7, r6
 801f7ee:	463c      	mov	r4, r7
 801f7f0:	f814 3b01 	ldrb.w	r3, [r4], #1
 801f7f4:	2b00      	cmp	r3, #0
 801f7f6:	d13c      	bne.n	801f872 <_svfiprintf_r+0xce>
 801f7f8:	ebb7 0a06 	subs.w	sl, r7, r6
 801f7fc:	d00b      	beq.n	801f816 <_svfiprintf_r+0x72>
 801f7fe:	4653      	mov	r3, sl
 801f800:	4632      	mov	r2, r6
 801f802:	4629      	mov	r1, r5
 801f804:	4640      	mov	r0, r8
 801f806:	f7ff ff71 	bl	801f6ec <__ssputs_r>
 801f80a:	3001      	adds	r0, #1
 801f80c:	f000 80a3 	beq.w	801f956 <_svfiprintf_r+0x1b2>
 801f810:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801f812:	4453      	add	r3, sl
 801f814:	9309      	str	r3, [sp, #36]	; 0x24
 801f816:	783b      	ldrb	r3, [r7, #0]
 801f818:	2b00      	cmp	r3, #0
 801f81a:	f000 809c 	beq.w	801f956 <_svfiprintf_r+0x1b2>
 801f81e:	2300      	movs	r3, #0
 801f820:	f04f 32ff 	mov.w	r2, #4294967295
 801f824:	9304      	str	r3, [sp, #16]
 801f826:	9307      	str	r3, [sp, #28]
 801f828:	9205      	str	r2, [sp, #20]
 801f82a:	9306      	str	r3, [sp, #24]
 801f82c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801f830:	931a      	str	r3, [sp, #104]	; 0x68
 801f832:	2205      	movs	r2, #5
 801f834:	7821      	ldrb	r1, [r4, #0]
 801f836:	4850      	ldr	r0, [pc, #320]	; (801f978 <_svfiprintf_r+0x1d4>)
 801f838:	f7e0 fcda 	bl	80001f0 <memchr>
 801f83c:	1c67      	adds	r7, r4, #1
 801f83e:	9b04      	ldr	r3, [sp, #16]
 801f840:	b9d8      	cbnz	r0, 801f87a <_svfiprintf_r+0xd6>
 801f842:	06d9      	lsls	r1, r3, #27
 801f844:	bf44      	itt	mi
 801f846:	2220      	movmi	r2, #32
 801f848:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801f84c:	071a      	lsls	r2, r3, #28
 801f84e:	bf44      	itt	mi
 801f850:	222b      	movmi	r2, #43	; 0x2b
 801f852:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801f856:	7822      	ldrb	r2, [r4, #0]
 801f858:	2a2a      	cmp	r2, #42	; 0x2a
 801f85a:	d016      	beq.n	801f88a <_svfiprintf_r+0xe6>
 801f85c:	9a07      	ldr	r2, [sp, #28]
 801f85e:	2100      	movs	r1, #0
 801f860:	200a      	movs	r0, #10
 801f862:	4627      	mov	r7, r4
 801f864:	3401      	adds	r4, #1
 801f866:	783b      	ldrb	r3, [r7, #0]
 801f868:	3b30      	subs	r3, #48	; 0x30
 801f86a:	2b09      	cmp	r3, #9
 801f86c:	d951      	bls.n	801f912 <_svfiprintf_r+0x16e>
 801f86e:	b1c9      	cbz	r1, 801f8a4 <_svfiprintf_r+0x100>
 801f870:	e011      	b.n	801f896 <_svfiprintf_r+0xf2>
 801f872:	2b25      	cmp	r3, #37	; 0x25
 801f874:	d0c0      	beq.n	801f7f8 <_svfiprintf_r+0x54>
 801f876:	4627      	mov	r7, r4
 801f878:	e7b9      	b.n	801f7ee <_svfiprintf_r+0x4a>
 801f87a:	4a3f      	ldr	r2, [pc, #252]	; (801f978 <_svfiprintf_r+0x1d4>)
 801f87c:	1a80      	subs	r0, r0, r2
 801f87e:	fa0b f000 	lsl.w	r0, fp, r0
 801f882:	4318      	orrs	r0, r3
 801f884:	9004      	str	r0, [sp, #16]
 801f886:	463c      	mov	r4, r7
 801f888:	e7d3      	b.n	801f832 <_svfiprintf_r+0x8e>
 801f88a:	9a03      	ldr	r2, [sp, #12]
 801f88c:	1d11      	adds	r1, r2, #4
 801f88e:	6812      	ldr	r2, [r2, #0]
 801f890:	9103      	str	r1, [sp, #12]
 801f892:	2a00      	cmp	r2, #0
 801f894:	db01      	blt.n	801f89a <_svfiprintf_r+0xf6>
 801f896:	9207      	str	r2, [sp, #28]
 801f898:	e004      	b.n	801f8a4 <_svfiprintf_r+0x100>
 801f89a:	4252      	negs	r2, r2
 801f89c:	f043 0302 	orr.w	r3, r3, #2
 801f8a0:	9207      	str	r2, [sp, #28]
 801f8a2:	9304      	str	r3, [sp, #16]
 801f8a4:	783b      	ldrb	r3, [r7, #0]
 801f8a6:	2b2e      	cmp	r3, #46	; 0x2e
 801f8a8:	d10e      	bne.n	801f8c8 <_svfiprintf_r+0x124>
 801f8aa:	787b      	ldrb	r3, [r7, #1]
 801f8ac:	2b2a      	cmp	r3, #42	; 0x2a
 801f8ae:	f107 0101 	add.w	r1, r7, #1
 801f8b2:	d132      	bne.n	801f91a <_svfiprintf_r+0x176>
 801f8b4:	9b03      	ldr	r3, [sp, #12]
 801f8b6:	1d1a      	adds	r2, r3, #4
 801f8b8:	681b      	ldr	r3, [r3, #0]
 801f8ba:	9203      	str	r2, [sp, #12]
 801f8bc:	2b00      	cmp	r3, #0
 801f8be:	bfb8      	it	lt
 801f8c0:	f04f 33ff 	movlt.w	r3, #4294967295
 801f8c4:	3702      	adds	r7, #2
 801f8c6:	9305      	str	r3, [sp, #20]
 801f8c8:	4c2c      	ldr	r4, [pc, #176]	; (801f97c <_svfiprintf_r+0x1d8>)
 801f8ca:	7839      	ldrb	r1, [r7, #0]
 801f8cc:	2203      	movs	r2, #3
 801f8ce:	4620      	mov	r0, r4
 801f8d0:	f7e0 fc8e 	bl	80001f0 <memchr>
 801f8d4:	b138      	cbz	r0, 801f8e6 <_svfiprintf_r+0x142>
 801f8d6:	2340      	movs	r3, #64	; 0x40
 801f8d8:	1b00      	subs	r0, r0, r4
 801f8da:	fa03 f000 	lsl.w	r0, r3, r0
 801f8de:	9b04      	ldr	r3, [sp, #16]
 801f8e0:	4303      	orrs	r3, r0
 801f8e2:	9304      	str	r3, [sp, #16]
 801f8e4:	3701      	adds	r7, #1
 801f8e6:	7839      	ldrb	r1, [r7, #0]
 801f8e8:	4825      	ldr	r0, [pc, #148]	; (801f980 <_svfiprintf_r+0x1dc>)
 801f8ea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801f8ee:	2206      	movs	r2, #6
 801f8f0:	1c7e      	adds	r6, r7, #1
 801f8f2:	f7e0 fc7d 	bl	80001f0 <memchr>
 801f8f6:	2800      	cmp	r0, #0
 801f8f8:	d035      	beq.n	801f966 <_svfiprintf_r+0x1c2>
 801f8fa:	4b22      	ldr	r3, [pc, #136]	; (801f984 <_svfiprintf_r+0x1e0>)
 801f8fc:	b9fb      	cbnz	r3, 801f93e <_svfiprintf_r+0x19a>
 801f8fe:	9b03      	ldr	r3, [sp, #12]
 801f900:	3307      	adds	r3, #7
 801f902:	f023 0307 	bic.w	r3, r3, #7
 801f906:	3308      	adds	r3, #8
 801f908:	9303      	str	r3, [sp, #12]
 801f90a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801f90c:	444b      	add	r3, r9
 801f90e:	9309      	str	r3, [sp, #36]	; 0x24
 801f910:	e76c      	b.n	801f7ec <_svfiprintf_r+0x48>
 801f912:	fb00 3202 	mla	r2, r0, r2, r3
 801f916:	2101      	movs	r1, #1
 801f918:	e7a3      	b.n	801f862 <_svfiprintf_r+0xbe>
 801f91a:	2300      	movs	r3, #0
 801f91c:	9305      	str	r3, [sp, #20]
 801f91e:	4618      	mov	r0, r3
 801f920:	240a      	movs	r4, #10
 801f922:	460f      	mov	r7, r1
 801f924:	3101      	adds	r1, #1
 801f926:	783a      	ldrb	r2, [r7, #0]
 801f928:	3a30      	subs	r2, #48	; 0x30
 801f92a:	2a09      	cmp	r2, #9
 801f92c:	d903      	bls.n	801f936 <_svfiprintf_r+0x192>
 801f92e:	2b00      	cmp	r3, #0
 801f930:	d0ca      	beq.n	801f8c8 <_svfiprintf_r+0x124>
 801f932:	9005      	str	r0, [sp, #20]
 801f934:	e7c8      	b.n	801f8c8 <_svfiprintf_r+0x124>
 801f936:	fb04 2000 	mla	r0, r4, r0, r2
 801f93a:	2301      	movs	r3, #1
 801f93c:	e7f1      	b.n	801f922 <_svfiprintf_r+0x17e>
 801f93e:	ab03      	add	r3, sp, #12
 801f940:	9300      	str	r3, [sp, #0]
 801f942:	462a      	mov	r2, r5
 801f944:	4b10      	ldr	r3, [pc, #64]	; (801f988 <_svfiprintf_r+0x1e4>)
 801f946:	a904      	add	r1, sp, #16
 801f948:	4640      	mov	r0, r8
 801f94a:	f7fd fce3 	bl	801d314 <_printf_float>
 801f94e:	f1b0 3fff 	cmp.w	r0, #4294967295
 801f952:	4681      	mov	r9, r0
 801f954:	d1d9      	bne.n	801f90a <_svfiprintf_r+0x166>
 801f956:	89ab      	ldrh	r3, [r5, #12]
 801f958:	065b      	lsls	r3, r3, #25
 801f95a:	f53f af38 	bmi.w	801f7ce <_svfiprintf_r+0x2a>
 801f95e:	9809      	ldr	r0, [sp, #36]	; 0x24
 801f960:	b01d      	add	sp, #116	; 0x74
 801f962:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f966:	ab03      	add	r3, sp, #12
 801f968:	9300      	str	r3, [sp, #0]
 801f96a:	462a      	mov	r2, r5
 801f96c:	4b06      	ldr	r3, [pc, #24]	; (801f988 <_svfiprintf_r+0x1e4>)
 801f96e:	a904      	add	r1, sp, #16
 801f970:	4640      	mov	r0, r8
 801f972:	f7fd ff85 	bl	801d880 <_printf_i>
 801f976:	e7ea      	b.n	801f94e <_svfiprintf_r+0x1aa>
 801f978:	08020be4 	.word	0x08020be4
 801f97c:	08020bea 	.word	0x08020bea
 801f980:	08020bee 	.word	0x08020bee
 801f984:	0801d315 	.word	0x0801d315
 801f988:	0801f6ed 	.word	0x0801f6ed

0801f98c <__sfputc_r>:
 801f98c:	6893      	ldr	r3, [r2, #8]
 801f98e:	3b01      	subs	r3, #1
 801f990:	2b00      	cmp	r3, #0
 801f992:	b410      	push	{r4}
 801f994:	6093      	str	r3, [r2, #8]
 801f996:	da09      	bge.n	801f9ac <__sfputc_r+0x20>
 801f998:	6994      	ldr	r4, [r2, #24]
 801f99a:	42a3      	cmp	r3, r4
 801f99c:	db02      	blt.n	801f9a4 <__sfputc_r+0x18>
 801f99e:	b2cb      	uxtb	r3, r1
 801f9a0:	2b0a      	cmp	r3, #10
 801f9a2:	d103      	bne.n	801f9ac <__sfputc_r+0x20>
 801f9a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 801f9a8:	f7fe ba06 	b.w	801ddb8 <__swbuf_r>
 801f9ac:	6813      	ldr	r3, [r2, #0]
 801f9ae:	1c58      	adds	r0, r3, #1
 801f9b0:	6010      	str	r0, [r2, #0]
 801f9b2:	7019      	strb	r1, [r3, #0]
 801f9b4:	b2c8      	uxtb	r0, r1
 801f9b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 801f9ba:	4770      	bx	lr

0801f9bc <__sfputs_r>:
 801f9bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f9be:	4606      	mov	r6, r0
 801f9c0:	460f      	mov	r7, r1
 801f9c2:	4614      	mov	r4, r2
 801f9c4:	18d5      	adds	r5, r2, r3
 801f9c6:	42ac      	cmp	r4, r5
 801f9c8:	d101      	bne.n	801f9ce <__sfputs_r+0x12>
 801f9ca:	2000      	movs	r0, #0
 801f9cc:	e007      	b.n	801f9de <__sfputs_r+0x22>
 801f9ce:	463a      	mov	r2, r7
 801f9d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 801f9d4:	4630      	mov	r0, r6
 801f9d6:	f7ff ffd9 	bl	801f98c <__sfputc_r>
 801f9da:	1c43      	adds	r3, r0, #1
 801f9dc:	d1f3      	bne.n	801f9c6 <__sfputs_r+0xa>
 801f9de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801f9e0 <_vfiprintf_r>:
 801f9e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f9e4:	b09d      	sub	sp, #116	; 0x74
 801f9e6:	460c      	mov	r4, r1
 801f9e8:	4617      	mov	r7, r2
 801f9ea:	9303      	str	r3, [sp, #12]
 801f9ec:	4606      	mov	r6, r0
 801f9ee:	b118      	cbz	r0, 801f9f8 <_vfiprintf_r+0x18>
 801f9f0:	6983      	ldr	r3, [r0, #24]
 801f9f2:	b90b      	cbnz	r3, 801f9f8 <_vfiprintf_r+0x18>
 801f9f4:	f7ff f9ec 	bl	801edd0 <__sinit>
 801f9f8:	4b7c      	ldr	r3, [pc, #496]	; (801fbec <_vfiprintf_r+0x20c>)
 801f9fa:	429c      	cmp	r4, r3
 801f9fc:	d157      	bne.n	801faae <_vfiprintf_r+0xce>
 801f9fe:	6874      	ldr	r4, [r6, #4]
 801fa00:	89a3      	ldrh	r3, [r4, #12]
 801fa02:	0718      	lsls	r0, r3, #28
 801fa04:	d55d      	bpl.n	801fac2 <_vfiprintf_r+0xe2>
 801fa06:	6923      	ldr	r3, [r4, #16]
 801fa08:	2b00      	cmp	r3, #0
 801fa0a:	d05a      	beq.n	801fac2 <_vfiprintf_r+0xe2>
 801fa0c:	2300      	movs	r3, #0
 801fa0e:	9309      	str	r3, [sp, #36]	; 0x24
 801fa10:	2320      	movs	r3, #32
 801fa12:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801fa16:	2330      	movs	r3, #48	; 0x30
 801fa18:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801fa1c:	f04f 0b01 	mov.w	fp, #1
 801fa20:	46b8      	mov	r8, r7
 801fa22:	4645      	mov	r5, r8
 801fa24:	f815 3b01 	ldrb.w	r3, [r5], #1
 801fa28:	2b00      	cmp	r3, #0
 801fa2a:	d155      	bne.n	801fad8 <_vfiprintf_r+0xf8>
 801fa2c:	ebb8 0a07 	subs.w	sl, r8, r7
 801fa30:	d00b      	beq.n	801fa4a <_vfiprintf_r+0x6a>
 801fa32:	4653      	mov	r3, sl
 801fa34:	463a      	mov	r2, r7
 801fa36:	4621      	mov	r1, r4
 801fa38:	4630      	mov	r0, r6
 801fa3a:	f7ff ffbf 	bl	801f9bc <__sfputs_r>
 801fa3e:	3001      	adds	r0, #1
 801fa40:	f000 80c4 	beq.w	801fbcc <_vfiprintf_r+0x1ec>
 801fa44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801fa46:	4453      	add	r3, sl
 801fa48:	9309      	str	r3, [sp, #36]	; 0x24
 801fa4a:	f898 3000 	ldrb.w	r3, [r8]
 801fa4e:	2b00      	cmp	r3, #0
 801fa50:	f000 80bc 	beq.w	801fbcc <_vfiprintf_r+0x1ec>
 801fa54:	2300      	movs	r3, #0
 801fa56:	f04f 32ff 	mov.w	r2, #4294967295
 801fa5a:	9304      	str	r3, [sp, #16]
 801fa5c:	9307      	str	r3, [sp, #28]
 801fa5e:	9205      	str	r2, [sp, #20]
 801fa60:	9306      	str	r3, [sp, #24]
 801fa62:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801fa66:	931a      	str	r3, [sp, #104]	; 0x68
 801fa68:	2205      	movs	r2, #5
 801fa6a:	7829      	ldrb	r1, [r5, #0]
 801fa6c:	4860      	ldr	r0, [pc, #384]	; (801fbf0 <_vfiprintf_r+0x210>)
 801fa6e:	f7e0 fbbf 	bl	80001f0 <memchr>
 801fa72:	f105 0801 	add.w	r8, r5, #1
 801fa76:	9b04      	ldr	r3, [sp, #16]
 801fa78:	2800      	cmp	r0, #0
 801fa7a:	d131      	bne.n	801fae0 <_vfiprintf_r+0x100>
 801fa7c:	06d9      	lsls	r1, r3, #27
 801fa7e:	bf44      	itt	mi
 801fa80:	2220      	movmi	r2, #32
 801fa82:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801fa86:	071a      	lsls	r2, r3, #28
 801fa88:	bf44      	itt	mi
 801fa8a:	222b      	movmi	r2, #43	; 0x2b
 801fa8c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801fa90:	782a      	ldrb	r2, [r5, #0]
 801fa92:	2a2a      	cmp	r2, #42	; 0x2a
 801fa94:	d02c      	beq.n	801faf0 <_vfiprintf_r+0x110>
 801fa96:	9a07      	ldr	r2, [sp, #28]
 801fa98:	2100      	movs	r1, #0
 801fa9a:	200a      	movs	r0, #10
 801fa9c:	46a8      	mov	r8, r5
 801fa9e:	3501      	adds	r5, #1
 801faa0:	f898 3000 	ldrb.w	r3, [r8]
 801faa4:	3b30      	subs	r3, #48	; 0x30
 801faa6:	2b09      	cmp	r3, #9
 801faa8:	d96d      	bls.n	801fb86 <_vfiprintf_r+0x1a6>
 801faaa:	b371      	cbz	r1, 801fb0a <_vfiprintf_r+0x12a>
 801faac:	e026      	b.n	801fafc <_vfiprintf_r+0x11c>
 801faae:	4b51      	ldr	r3, [pc, #324]	; (801fbf4 <_vfiprintf_r+0x214>)
 801fab0:	429c      	cmp	r4, r3
 801fab2:	d101      	bne.n	801fab8 <_vfiprintf_r+0xd8>
 801fab4:	68b4      	ldr	r4, [r6, #8]
 801fab6:	e7a3      	b.n	801fa00 <_vfiprintf_r+0x20>
 801fab8:	4b4f      	ldr	r3, [pc, #316]	; (801fbf8 <_vfiprintf_r+0x218>)
 801faba:	429c      	cmp	r4, r3
 801fabc:	bf08      	it	eq
 801fabe:	68f4      	ldreq	r4, [r6, #12]
 801fac0:	e79e      	b.n	801fa00 <_vfiprintf_r+0x20>
 801fac2:	4621      	mov	r1, r4
 801fac4:	4630      	mov	r0, r6
 801fac6:	f7fe f9c9 	bl	801de5c <__swsetup_r>
 801faca:	2800      	cmp	r0, #0
 801facc:	d09e      	beq.n	801fa0c <_vfiprintf_r+0x2c>
 801face:	f04f 30ff 	mov.w	r0, #4294967295
 801fad2:	b01d      	add	sp, #116	; 0x74
 801fad4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801fad8:	2b25      	cmp	r3, #37	; 0x25
 801fada:	d0a7      	beq.n	801fa2c <_vfiprintf_r+0x4c>
 801fadc:	46a8      	mov	r8, r5
 801fade:	e7a0      	b.n	801fa22 <_vfiprintf_r+0x42>
 801fae0:	4a43      	ldr	r2, [pc, #268]	; (801fbf0 <_vfiprintf_r+0x210>)
 801fae2:	1a80      	subs	r0, r0, r2
 801fae4:	fa0b f000 	lsl.w	r0, fp, r0
 801fae8:	4318      	orrs	r0, r3
 801faea:	9004      	str	r0, [sp, #16]
 801faec:	4645      	mov	r5, r8
 801faee:	e7bb      	b.n	801fa68 <_vfiprintf_r+0x88>
 801faf0:	9a03      	ldr	r2, [sp, #12]
 801faf2:	1d11      	adds	r1, r2, #4
 801faf4:	6812      	ldr	r2, [r2, #0]
 801faf6:	9103      	str	r1, [sp, #12]
 801faf8:	2a00      	cmp	r2, #0
 801fafa:	db01      	blt.n	801fb00 <_vfiprintf_r+0x120>
 801fafc:	9207      	str	r2, [sp, #28]
 801fafe:	e004      	b.n	801fb0a <_vfiprintf_r+0x12a>
 801fb00:	4252      	negs	r2, r2
 801fb02:	f043 0302 	orr.w	r3, r3, #2
 801fb06:	9207      	str	r2, [sp, #28]
 801fb08:	9304      	str	r3, [sp, #16]
 801fb0a:	f898 3000 	ldrb.w	r3, [r8]
 801fb0e:	2b2e      	cmp	r3, #46	; 0x2e
 801fb10:	d110      	bne.n	801fb34 <_vfiprintf_r+0x154>
 801fb12:	f898 3001 	ldrb.w	r3, [r8, #1]
 801fb16:	2b2a      	cmp	r3, #42	; 0x2a
 801fb18:	f108 0101 	add.w	r1, r8, #1
 801fb1c:	d137      	bne.n	801fb8e <_vfiprintf_r+0x1ae>
 801fb1e:	9b03      	ldr	r3, [sp, #12]
 801fb20:	1d1a      	adds	r2, r3, #4
 801fb22:	681b      	ldr	r3, [r3, #0]
 801fb24:	9203      	str	r2, [sp, #12]
 801fb26:	2b00      	cmp	r3, #0
 801fb28:	bfb8      	it	lt
 801fb2a:	f04f 33ff 	movlt.w	r3, #4294967295
 801fb2e:	f108 0802 	add.w	r8, r8, #2
 801fb32:	9305      	str	r3, [sp, #20]
 801fb34:	4d31      	ldr	r5, [pc, #196]	; (801fbfc <_vfiprintf_r+0x21c>)
 801fb36:	f898 1000 	ldrb.w	r1, [r8]
 801fb3a:	2203      	movs	r2, #3
 801fb3c:	4628      	mov	r0, r5
 801fb3e:	f7e0 fb57 	bl	80001f0 <memchr>
 801fb42:	b140      	cbz	r0, 801fb56 <_vfiprintf_r+0x176>
 801fb44:	2340      	movs	r3, #64	; 0x40
 801fb46:	1b40      	subs	r0, r0, r5
 801fb48:	fa03 f000 	lsl.w	r0, r3, r0
 801fb4c:	9b04      	ldr	r3, [sp, #16]
 801fb4e:	4303      	orrs	r3, r0
 801fb50:	9304      	str	r3, [sp, #16]
 801fb52:	f108 0801 	add.w	r8, r8, #1
 801fb56:	f898 1000 	ldrb.w	r1, [r8]
 801fb5a:	4829      	ldr	r0, [pc, #164]	; (801fc00 <_vfiprintf_r+0x220>)
 801fb5c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801fb60:	2206      	movs	r2, #6
 801fb62:	f108 0701 	add.w	r7, r8, #1
 801fb66:	f7e0 fb43 	bl	80001f0 <memchr>
 801fb6a:	2800      	cmp	r0, #0
 801fb6c:	d034      	beq.n	801fbd8 <_vfiprintf_r+0x1f8>
 801fb6e:	4b25      	ldr	r3, [pc, #148]	; (801fc04 <_vfiprintf_r+0x224>)
 801fb70:	bb03      	cbnz	r3, 801fbb4 <_vfiprintf_r+0x1d4>
 801fb72:	9b03      	ldr	r3, [sp, #12]
 801fb74:	3307      	adds	r3, #7
 801fb76:	f023 0307 	bic.w	r3, r3, #7
 801fb7a:	3308      	adds	r3, #8
 801fb7c:	9303      	str	r3, [sp, #12]
 801fb7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801fb80:	444b      	add	r3, r9
 801fb82:	9309      	str	r3, [sp, #36]	; 0x24
 801fb84:	e74c      	b.n	801fa20 <_vfiprintf_r+0x40>
 801fb86:	fb00 3202 	mla	r2, r0, r2, r3
 801fb8a:	2101      	movs	r1, #1
 801fb8c:	e786      	b.n	801fa9c <_vfiprintf_r+0xbc>
 801fb8e:	2300      	movs	r3, #0
 801fb90:	9305      	str	r3, [sp, #20]
 801fb92:	4618      	mov	r0, r3
 801fb94:	250a      	movs	r5, #10
 801fb96:	4688      	mov	r8, r1
 801fb98:	3101      	adds	r1, #1
 801fb9a:	f898 2000 	ldrb.w	r2, [r8]
 801fb9e:	3a30      	subs	r2, #48	; 0x30
 801fba0:	2a09      	cmp	r2, #9
 801fba2:	d903      	bls.n	801fbac <_vfiprintf_r+0x1cc>
 801fba4:	2b00      	cmp	r3, #0
 801fba6:	d0c5      	beq.n	801fb34 <_vfiprintf_r+0x154>
 801fba8:	9005      	str	r0, [sp, #20]
 801fbaa:	e7c3      	b.n	801fb34 <_vfiprintf_r+0x154>
 801fbac:	fb05 2000 	mla	r0, r5, r0, r2
 801fbb0:	2301      	movs	r3, #1
 801fbb2:	e7f0      	b.n	801fb96 <_vfiprintf_r+0x1b6>
 801fbb4:	ab03      	add	r3, sp, #12
 801fbb6:	9300      	str	r3, [sp, #0]
 801fbb8:	4622      	mov	r2, r4
 801fbba:	4b13      	ldr	r3, [pc, #76]	; (801fc08 <_vfiprintf_r+0x228>)
 801fbbc:	a904      	add	r1, sp, #16
 801fbbe:	4630      	mov	r0, r6
 801fbc0:	f7fd fba8 	bl	801d314 <_printf_float>
 801fbc4:	f1b0 3fff 	cmp.w	r0, #4294967295
 801fbc8:	4681      	mov	r9, r0
 801fbca:	d1d8      	bne.n	801fb7e <_vfiprintf_r+0x19e>
 801fbcc:	89a3      	ldrh	r3, [r4, #12]
 801fbce:	065b      	lsls	r3, r3, #25
 801fbd0:	f53f af7d 	bmi.w	801face <_vfiprintf_r+0xee>
 801fbd4:	9809      	ldr	r0, [sp, #36]	; 0x24
 801fbd6:	e77c      	b.n	801fad2 <_vfiprintf_r+0xf2>
 801fbd8:	ab03      	add	r3, sp, #12
 801fbda:	9300      	str	r3, [sp, #0]
 801fbdc:	4622      	mov	r2, r4
 801fbde:	4b0a      	ldr	r3, [pc, #40]	; (801fc08 <_vfiprintf_r+0x228>)
 801fbe0:	a904      	add	r1, sp, #16
 801fbe2:	4630      	mov	r0, r6
 801fbe4:	f7fd fe4c 	bl	801d880 <_printf_i>
 801fbe8:	e7ec      	b.n	801fbc4 <_vfiprintf_r+0x1e4>
 801fbea:	bf00      	nop
 801fbec:	08020aa8 	.word	0x08020aa8
 801fbf0:	08020be4 	.word	0x08020be4
 801fbf4:	08020ac8 	.word	0x08020ac8
 801fbf8:	08020a88 	.word	0x08020a88
 801fbfc:	08020bea 	.word	0x08020bea
 801fc00:	08020bee 	.word	0x08020bee
 801fc04:	0801d315 	.word	0x0801d315
 801fc08:	0801f9bd 	.word	0x0801f9bd

0801fc0c <_sbrk_r>:
 801fc0c:	b538      	push	{r3, r4, r5, lr}
 801fc0e:	4c06      	ldr	r4, [pc, #24]	; (801fc28 <_sbrk_r+0x1c>)
 801fc10:	2300      	movs	r3, #0
 801fc12:	4605      	mov	r5, r0
 801fc14:	4608      	mov	r0, r1
 801fc16:	6023      	str	r3, [r4, #0]
 801fc18:	f7ee fbe2 	bl	800e3e0 <_sbrk>
 801fc1c:	1c43      	adds	r3, r0, #1
 801fc1e:	d102      	bne.n	801fc26 <_sbrk_r+0x1a>
 801fc20:	6823      	ldr	r3, [r4, #0]
 801fc22:	b103      	cbz	r3, 801fc26 <_sbrk_r+0x1a>
 801fc24:	602b      	str	r3, [r5, #0]
 801fc26:	bd38      	pop	{r3, r4, r5, pc}
 801fc28:	20003d08 	.word	0x20003d08

0801fc2c <__sread>:
 801fc2c:	b510      	push	{r4, lr}
 801fc2e:	460c      	mov	r4, r1
 801fc30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801fc34:	f000 f8e8 	bl	801fe08 <_read_r>
 801fc38:	2800      	cmp	r0, #0
 801fc3a:	bfab      	itete	ge
 801fc3c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801fc3e:	89a3      	ldrhlt	r3, [r4, #12]
 801fc40:	181b      	addge	r3, r3, r0
 801fc42:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801fc46:	bfac      	ite	ge
 801fc48:	6563      	strge	r3, [r4, #84]	; 0x54
 801fc4a:	81a3      	strhlt	r3, [r4, #12]
 801fc4c:	bd10      	pop	{r4, pc}

0801fc4e <__swrite>:
 801fc4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801fc52:	461f      	mov	r7, r3
 801fc54:	898b      	ldrh	r3, [r1, #12]
 801fc56:	05db      	lsls	r3, r3, #23
 801fc58:	4605      	mov	r5, r0
 801fc5a:	460c      	mov	r4, r1
 801fc5c:	4616      	mov	r6, r2
 801fc5e:	d505      	bpl.n	801fc6c <__swrite+0x1e>
 801fc60:	2302      	movs	r3, #2
 801fc62:	2200      	movs	r2, #0
 801fc64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801fc68:	f000 f868 	bl	801fd3c <_lseek_r>
 801fc6c:	89a3      	ldrh	r3, [r4, #12]
 801fc6e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801fc72:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801fc76:	81a3      	strh	r3, [r4, #12]
 801fc78:	4632      	mov	r2, r6
 801fc7a:	463b      	mov	r3, r7
 801fc7c:	4628      	mov	r0, r5
 801fc7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801fc82:	f000 b817 	b.w	801fcb4 <_write_r>

0801fc86 <__sseek>:
 801fc86:	b510      	push	{r4, lr}
 801fc88:	460c      	mov	r4, r1
 801fc8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801fc8e:	f000 f855 	bl	801fd3c <_lseek_r>
 801fc92:	1c43      	adds	r3, r0, #1
 801fc94:	89a3      	ldrh	r3, [r4, #12]
 801fc96:	bf15      	itete	ne
 801fc98:	6560      	strne	r0, [r4, #84]	; 0x54
 801fc9a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801fc9e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801fca2:	81a3      	strheq	r3, [r4, #12]
 801fca4:	bf18      	it	ne
 801fca6:	81a3      	strhne	r3, [r4, #12]
 801fca8:	bd10      	pop	{r4, pc}

0801fcaa <__sclose>:
 801fcaa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801fcae:	f000 b813 	b.w	801fcd8 <_close_r>
	...

0801fcb4 <_write_r>:
 801fcb4:	b538      	push	{r3, r4, r5, lr}
 801fcb6:	4c07      	ldr	r4, [pc, #28]	; (801fcd4 <_write_r+0x20>)
 801fcb8:	4605      	mov	r5, r0
 801fcba:	4608      	mov	r0, r1
 801fcbc:	4611      	mov	r1, r2
 801fcbe:	2200      	movs	r2, #0
 801fcc0:	6022      	str	r2, [r4, #0]
 801fcc2:	461a      	mov	r2, r3
 801fcc4:	f7ee fb7d 	bl	800e3c2 <_write>
 801fcc8:	1c43      	adds	r3, r0, #1
 801fcca:	d102      	bne.n	801fcd2 <_write_r+0x1e>
 801fccc:	6823      	ldr	r3, [r4, #0]
 801fcce:	b103      	cbz	r3, 801fcd2 <_write_r+0x1e>
 801fcd0:	602b      	str	r3, [r5, #0]
 801fcd2:	bd38      	pop	{r3, r4, r5, pc}
 801fcd4:	20003d08 	.word	0x20003d08

0801fcd8 <_close_r>:
 801fcd8:	b538      	push	{r3, r4, r5, lr}
 801fcda:	4c06      	ldr	r4, [pc, #24]	; (801fcf4 <_close_r+0x1c>)
 801fcdc:	2300      	movs	r3, #0
 801fcde:	4605      	mov	r5, r0
 801fce0:	4608      	mov	r0, r1
 801fce2:	6023      	str	r3, [r4, #0]
 801fce4:	f7ee fb9a 	bl	800e41c <_close>
 801fce8:	1c43      	adds	r3, r0, #1
 801fcea:	d102      	bne.n	801fcf2 <_close_r+0x1a>
 801fcec:	6823      	ldr	r3, [r4, #0]
 801fcee:	b103      	cbz	r3, 801fcf2 <_close_r+0x1a>
 801fcf0:	602b      	str	r3, [r5, #0]
 801fcf2:	bd38      	pop	{r3, r4, r5, pc}
 801fcf4:	20003d08 	.word	0x20003d08

0801fcf8 <_fstat_r>:
 801fcf8:	b538      	push	{r3, r4, r5, lr}
 801fcfa:	4c07      	ldr	r4, [pc, #28]	; (801fd18 <_fstat_r+0x20>)
 801fcfc:	2300      	movs	r3, #0
 801fcfe:	4605      	mov	r5, r0
 801fd00:	4608      	mov	r0, r1
 801fd02:	4611      	mov	r1, r2
 801fd04:	6023      	str	r3, [r4, #0]
 801fd06:	f7ee fb8c 	bl	800e422 <_fstat>
 801fd0a:	1c43      	adds	r3, r0, #1
 801fd0c:	d102      	bne.n	801fd14 <_fstat_r+0x1c>
 801fd0e:	6823      	ldr	r3, [r4, #0]
 801fd10:	b103      	cbz	r3, 801fd14 <_fstat_r+0x1c>
 801fd12:	602b      	str	r3, [r5, #0]
 801fd14:	bd38      	pop	{r3, r4, r5, pc}
 801fd16:	bf00      	nop
 801fd18:	20003d08 	.word	0x20003d08

0801fd1c <_isatty_r>:
 801fd1c:	b538      	push	{r3, r4, r5, lr}
 801fd1e:	4c06      	ldr	r4, [pc, #24]	; (801fd38 <_isatty_r+0x1c>)
 801fd20:	2300      	movs	r3, #0
 801fd22:	4605      	mov	r5, r0
 801fd24:	4608      	mov	r0, r1
 801fd26:	6023      	str	r3, [r4, #0]
 801fd28:	f7ee fb80 	bl	800e42c <_isatty>
 801fd2c:	1c43      	adds	r3, r0, #1
 801fd2e:	d102      	bne.n	801fd36 <_isatty_r+0x1a>
 801fd30:	6823      	ldr	r3, [r4, #0]
 801fd32:	b103      	cbz	r3, 801fd36 <_isatty_r+0x1a>
 801fd34:	602b      	str	r3, [r5, #0]
 801fd36:	bd38      	pop	{r3, r4, r5, pc}
 801fd38:	20003d08 	.word	0x20003d08

0801fd3c <_lseek_r>:
 801fd3c:	b538      	push	{r3, r4, r5, lr}
 801fd3e:	4c07      	ldr	r4, [pc, #28]	; (801fd5c <_lseek_r+0x20>)
 801fd40:	4605      	mov	r5, r0
 801fd42:	4608      	mov	r0, r1
 801fd44:	4611      	mov	r1, r2
 801fd46:	2200      	movs	r2, #0
 801fd48:	6022      	str	r2, [r4, #0]
 801fd4a:	461a      	mov	r2, r3
 801fd4c:	f7ee fb70 	bl	800e430 <_lseek>
 801fd50:	1c43      	adds	r3, r0, #1
 801fd52:	d102      	bne.n	801fd5a <_lseek_r+0x1e>
 801fd54:	6823      	ldr	r3, [r4, #0]
 801fd56:	b103      	cbz	r3, 801fd5a <_lseek_r+0x1e>
 801fd58:	602b      	str	r3, [r5, #0]
 801fd5a:	bd38      	pop	{r3, r4, r5, pc}
 801fd5c:	20003d08 	.word	0x20003d08

0801fd60 <__ascii_mbtowc>:
 801fd60:	b082      	sub	sp, #8
 801fd62:	b901      	cbnz	r1, 801fd66 <__ascii_mbtowc+0x6>
 801fd64:	a901      	add	r1, sp, #4
 801fd66:	b142      	cbz	r2, 801fd7a <__ascii_mbtowc+0x1a>
 801fd68:	b14b      	cbz	r3, 801fd7e <__ascii_mbtowc+0x1e>
 801fd6a:	7813      	ldrb	r3, [r2, #0]
 801fd6c:	600b      	str	r3, [r1, #0]
 801fd6e:	7812      	ldrb	r2, [r2, #0]
 801fd70:	1c10      	adds	r0, r2, #0
 801fd72:	bf18      	it	ne
 801fd74:	2001      	movne	r0, #1
 801fd76:	b002      	add	sp, #8
 801fd78:	4770      	bx	lr
 801fd7a:	4610      	mov	r0, r2
 801fd7c:	e7fb      	b.n	801fd76 <__ascii_mbtowc+0x16>
 801fd7e:	f06f 0001 	mvn.w	r0, #1
 801fd82:	e7f8      	b.n	801fd76 <__ascii_mbtowc+0x16>

0801fd84 <memmove>:
 801fd84:	4288      	cmp	r0, r1
 801fd86:	b510      	push	{r4, lr}
 801fd88:	eb01 0302 	add.w	r3, r1, r2
 801fd8c:	d803      	bhi.n	801fd96 <memmove+0x12>
 801fd8e:	1e42      	subs	r2, r0, #1
 801fd90:	4299      	cmp	r1, r3
 801fd92:	d10c      	bne.n	801fdae <memmove+0x2a>
 801fd94:	bd10      	pop	{r4, pc}
 801fd96:	4298      	cmp	r0, r3
 801fd98:	d2f9      	bcs.n	801fd8e <memmove+0xa>
 801fd9a:	1881      	adds	r1, r0, r2
 801fd9c:	1ad2      	subs	r2, r2, r3
 801fd9e:	42d3      	cmn	r3, r2
 801fda0:	d100      	bne.n	801fda4 <memmove+0x20>
 801fda2:	bd10      	pop	{r4, pc}
 801fda4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801fda8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 801fdac:	e7f7      	b.n	801fd9e <memmove+0x1a>
 801fdae:	f811 4b01 	ldrb.w	r4, [r1], #1
 801fdb2:	f802 4f01 	strb.w	r4, [r2, #1]!
 801fdb6:	e7eb      	b.n	801fd90 <memmove+0xc>

0801fdb8 <__malloc_lock>:
 801fdb8:	4770      	bx	lr

0801fdba <__malloc_unlock>:
 801fdba:	4770      	bx	lr

0801fdbc <_realloc_r>:
 801fdbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801fdbe:	4607      	mov	r7, r0
 801fdc0:	4614      	mov	r4, r2
 801fdc2:	460e      	mov	r6, r1
 801fdc4:	b921      	cbnz	r1, 801fdd0 <_realloc_r+0x14>
 801fdc6:	4611      	mov	r1, r2
 801fdc8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801fdcc:	f7ff bc30 	b.w	801f630 <_malloc_r>
 801fdd0:	b922      	cbnz	r2, 801fddc <_realloc_r+0x20>
 801fdd2:	f7ff fbdf 	bl	801f594 <_free_r>
 801fdd6:	4625      	mov	r5, r4
 801fdd8:	4628      	mov	r0, r5
 801fdda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801fddc:	f000 f833 	bl	801fe46 <_malloc_usable_size_r>
 801fde0:	4284      	cmp	r4, r0
 801fde2:	d90f      	bls.n	801fe04 <_realloc_r+0x48>
 801fde4:	4621      	mov	r1, r4
 801fde6:	4638      	mov	r0, r7
 801fde8:	f7ff fc22 	bl	801f630 <_malloc_r>
 801fdec:	4605      	mov	r5, r0
 801fdee:	2800      	cmp	r0, #0
 801fdf0:	d0f2      	beq.n	801fdd8 <_realloc_r+0x1c>
 801fdf2:	4631      	mov	r1, r6
 801fdf4:	4622      	mov	r2, r4
 801fdf6:	f7fd f9e3 	bl	801d1c0 <memcpy>
 801fdfa:	4631      	mov	r1, r6
 801fdfc:	4638      	mov	r0, r7
 801fdfe:	f7ff fbc9 	bl	801f594 <_free_r>
 801fe02:	e7e9      	b.n	801fdd8 <_realloc_r+0x1c>
 801fe04:	4635      	mov	r5, r6
 801fe06:	e7e7      	b.n	801fdd8 <_realloc_r+0x1c>

0801fe08 <_read_r>:
 801fe08:	b538      	push	{r3, r4, r5, lr}
 801fe0a:	4c07      	ldr	r4, [pc, #28]	; (801fe28 <_read_r+0x20>)
 801fe0c:	4605      	mov	r5, r0
 801fe0e:	4608      	mov	r0, r1
 801fe10:	4611      	mov	r1, r2
 801fe12:	2200      	movs	r2, #0
 801fe14:	6022      	str	r2, [r4, #0]
 801fe16:	461a      	mov	r2, r3
 801fe18:	f7ee fac4 	bl	800e3a4 <_read>
 801fe1c:	1c43      	adds	r3, r0, #1
 801fe1e:	d102      	bne.n	801fe26 <_read_r+0x1e>
 801fe20:	6823      	ldr	r3, [r4, #0]
 801fe22:	b103      	cbz	r3, 801fe26 <_read_r+0x1e>
 801fe24:	602b      	str	r3, [r5, #0]
 801fe26:	bd38      	pop	{r3, r4, r5, pc}
 801fe28:	20003d08 	.word	0x20003d08

0801fe2c <__ascii_wctomb>:
 801fe2c:	b149      	cbz	r1, 801fe42 <__ascii_wctomb+0x16>
 801fe2e:	2aff      	cmp	r2, #255	; 0xff
 801fe30:	bf85      	ittet	hi
 801fe32:	238a      	movhi	r3, #138	; 0x8a
 801fe34:	6003      	strhi	r3, [r0, #0]
 801fe36:	700a      	strbls	r2, [r1, #0]
 801fe38:	f04f 30ff 	movhi.w	r0, #4294967295
 801fe3c:	bf98      	it	ls
 801fe3e:	2001      	movls	r0, #1
 801fe40:	4770      	bx	lr
 801fe42:	4608      	mov	r0, r1
 801fe44:	4770      	bx	lr

0801fe46 <_malloc_usable_size_r>:
 801fe46:	f851 0c04 	ldr.w	r0, [r1, #-4]
 801fe4a:	2800      	cmp	r0, #0
 801fe4c:	f1a0 0004 	sub.w	r0, r0, #4
 801fe50:	bfbc      	itt	lt
 801fe52:	580b      	ldrlt	r3, [r1, r0]
 801fe54:	18c0      	addlt	r0, r0, r3
 801fe56:	4770      	bx	lr

0801fe58 <_init>:
 801fe58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801fe5a:	bf00      	nop
 801fe5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801fe5e:	bc08      	pop	{r3}
 801fe60:	469e      	mov	lr, r3
 801fe62:	4770      	bx	lr

0801fe64 <_fini>:
 801fe64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801fe66:	bf00      	nop
 801fe68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801fe6a:	bc08      	pop	{r3}
 801fe6c:	469e      	mov	lr, r3
 801fe6e:	4770      	bx	lr
