timestamp 1384715431
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use INV_51706272_0_0_1677482275 INV_51706272_0_0_1677482275_0 -1 0 774 0 1 3024
use STAGE2_INV_5734008_0_0_1677482276 STAGE2_INV_5734008_0_0_1677482276_0 1 0 0 0 1 0
port "Y" 4 430 4452 430 4452 m1
port "A" 3 860 588 860 588 m1
port "VP" 2 344 2268 344 2268 m2
port "VN" 1 344 756 344 756 m2
node "Y" 0 0 430 4452 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "A" 0 0 860 588 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VP" 0 0 344 2268 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VN" 0 0 344 756 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_570_1484#" 5 646.219 570 1484 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8400 412 107072 4048 0 0 0 0 0 0 0 0
node "m1_226_1568#" 5 654.325 226 1568 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10192 588 116480 4272 0 0 0 0 0 0 0 0
node "m1_312_4508#" 5 740.18 312 4508 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18032 756 107072 4048 0 0 0 0 0 0 0 0
substrate "SUB" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_226_1568#" "m1_570_1484#" 94.2677
cap "m1_226_1568#" "m1_312_4508#" 437.302
cap "m1_312_4508#" "m1_570_1484#" 66.8017
cap "VN" "A" 2.32599
cap "VN" "STAGE2_INV_5734008_0_0_1677482276_0/NMOS_S_81537667_X1_Y1_1677482275_1677482276_0/a_200_252#" 25.2686
cap "A" "STAGE2_INV_5734008_0_0_1677482276_0/PMOS_S_19302086_X1_Y1_1677482276_1677482276_0/a_230_525#" -0.170206
cap "STAGE2_INV_5734008_0_0_1677482276_0/NMOS_S_81537667_X1_Y1_1677482275_1677482276_0/a_200_252#" "STAGE2_INV_5734008_0_0_1677482276_0/PMOS_S_19302086_X1_Y1_1677482276_1677482276_0/a_230_525#" -1.93014
cap "VN" "VP" -7.93619
cap "VN" "STAGE2_INV_5734008_0_0_1677482276_0/PMOS_S_19302086_X1_Y1_1677482276_1677482276_0/a_230_525#" 6.35241
cap "STAGE2_INV_5734008_0_0_1677482276_0/NMOS_S_81537667_X1_Y1_1677482275_1677482276_0/a_200_252#" "A" -0.392738
cap "INV_51706272_0_0_1677482275_0/li_405_571#" "VP" 751.07
cap "STAGE2_INV_5734008_0_0_1677482276_0/NMOS_S_81537667_X1_Y1_1677482275_1677482276_0/a_200_252#" "INV_51706272_0_0_1677482275_0/li_405_571#" 38.6364
cap "A" "INV_51706272_0_0_1677482275_0/li_405_571#" 1.40584
cap "VN" "VP" 946.654
cap "STAGE2_INV_5734008_0_0_1677482276_0/NMOS_S_81537667_X1_Y1_1677482275_1677482276_0/a_200_252#" "VN" 231.474
cap "VN" "A" 6.76963
cap "INV_51706272_0_0_1677482275_0/NMOS_S_81537667_X1_Y1_1677482275_1677482275_0/a_230_525#" "VP" 0.0953138
cap "INV_51706272_0_0_1677482275_0/NMOS_S_81537667_X1_Y1_1677482275_1677482275_0/a_230_525#" "STAGE2_INV_5734008_0_0_1677482276_0/NMOS_S_81537667_X1_Y1_1677482275_1677482276_0/a_200_252#" 0.699674
cap "STAGE2_INV_5734008_0_0_1677482276_0/NMOS_S_81537667_X1_Y1_1677482275_1677482276_0/a_200_252#" "VP" -58.6422
cap "VN" "INV_51706272_0_0_1677482275_0/li_405_571#" -64.9747
cap "A" "VP" -3.43395
cap "STAGE2_INV_5734008_0_0_1677482276_0/NMOS_S_81537667_X1_Y1_1677482275_1677482276_0/a_200_252#" "A" -10.912
cap "INV_51706272_0_0_1677482275_0/li_405_571#" "INV_51706272_0_0_1677482275_0/PMOS_S_19302086_X1_Y1_1677482276_1677482275_0/w_0_0#" 2.91116
cap "STAGE2_INV_5734008_0_0_1677482276_0/PMOS_S_19302086_X1_Y1_1677482276_1677482276_0/a_200_252#" "INV_51706272_0_0_1677482275_0/li_405_571#" 4.95251
cap "INV_51706272_0_0_1677482275_0/li_405_571#" "INV_51706272_0_0_1677482275_0/NMOS_S_81537667_X1_Y1_1677482275_1677482275_0/a_147_525#" -16.7551
cap "STAGE2_INV_5734008_0_0_1677482276_0/PMOS_S_19302086_X1_Y1_1677482276_1677482276_0/a_200_252#" "INV_51706272_0_0_1677482275_0/NMOS_S_81537667_X1_Y1_1677482275_1677482275_0/a_147_525#" 9.82538
cap "VP" "Y" 1.4764
cap "Y" "INV_51706272_0_0_1677482275_0/NMOS_S_81537667_X1_Y1_1677482275_1677482275_0/a_147_525#" -4.96584
cap "STAGE2_INV_5734008_0_0_1677482276_0/PMOS_S_19302086_X1_Y1_1677482276_1677482276_0/a_200_252#" "Y" 0.00619728
cap "INV_51706272_0_0_1677482275_0/li_405_571#" "VP" 168.021
cap "VP" "INV_51706272_0_0_1677482275_0/PMOS_S_19302086_X1_Y1_1677482276_1677482275_0/w_0_0#" 0.0021616
cap "VP" "INV_51706272_0_0_1677482275_0/NMOS_S_81537667_X1_Y1_1677482275_1677482275_0/a_147_525#" 278.145
cap "INV_51706272_0_0_1677482275_0/PMOS_S_19302086_X1_Y1_1677482276_1677482275_0/w_0_0#" "INV_51706272_0_0_1677482275_0/NMOS_S_81537667_X1_Y1_1677482275_1677482275_0/a_147_525#" 57.0328
cap "Y" "INV_51706272_0_0_1677482275_0/NMOS_S_81537667_X1_Y1_1677482275_1677482275_0/a_147_525#" -1.53475
cap "INV_51706272_0_0_1677482275_0/li_405_571#" "INV_51706272_0_0_1677482275_0/NMOS_S_81537667_X1_Y1_1677482275_1677482275_0/a_147_525#" -2.03607
cap "INV_51706272_0_0_1677482275_0/PMOS_S_19302086_X1_Y1_1677482276_1677482275_0/w_0_0#" "Y" 400.053
cap "INV_51706272_0_0_1677482275_0/PMOS_S_19302086_X1_Y1_1677482276_1677482275_0/w_0_0#" "INV_51706272_0_0_1677482275_0/li_405_571#" 38.9388
cap "INV_51706272_0_0_1677482275_0/li_405_571#" "Y" -1.62181
merge "INV_51706272_0_0_1677482275_0/PMOS_S_19302086_X1_Y1_1677482276_1677482275_0/w_0_0#" "STAGE2_INV_5734008_0_0_1677482276_0/PMOS_S_19302086_X1_Y1_1677482276_1677482276_0/w_0_0#" -243.044 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1792 -176 0 0 0 0 0 0 0 0
merge "STAGE2_INV_5734008_0_0_1677482276_0/PMOS_S_19302086_X1_Y1_1677482276_1677482276_0/w_0_0#" "m1_312_4508#"
merge "INV_51706272_0_0_1677482275_0/SUB" "STAGE2_INV_5734008_0_0_1677482276_0/SUB" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "STAGE2_INV_5734008_0_0_1677482276_0/SUB" "SUB"
merge "INV_51706272_0_0_1677482275_0/li_405_571#" "STAGE2_INV_5734008_0_0_1677482276_0/PMOS_S_19302086_X1_Y1_1677482276_1677482276_0/a_230_525#" -319.399 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5488 -420 0 0 0 0 0 0 0 0 0 0
merge "STAGE2_INV_5734008_0_0_1677482276_0/PMOS_S_19302086_X1_Y1_1677482276_1677482276_0/a_230_525#" "m1_226_1568#"
merge "INV_51706272_0_0_1677482275_0/NMOS_S_81537667_X1_Y1_1677482275_1677482275_0/a_147_525#" "STAGE2_INV_5734008_0_0_1677482276_0/NMOS_S_81537667_X1_Y1_1677482275_1677482276_1/a_147_525#" -277.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1792 -176 0 0 0 0 0 0 0 0
merge "STAGE2_INV_5734008_0_0_1677482276_0/NMOS_S_81537667_X1_Y1_1677482275_1677482276_1/a_147_525#" "m1_570_1484#"
