{"vcs1":{"timestamp_begin":1769669725.652368770, "rt":7.63, "ut":7.34, "st":0.20}}
{"vcselab":{"timestamp_begin":1769669733.332795017, "rt":0.31, "ut":0.21, "st":0.07}}
{"link":{"timestamp_begin":1769669733.686028917, "rt":0.22, "ut":0.15, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769669725.394908282}
{"VCS_COMP_START_TIME": 1769669725.394908282}
{"VCS_COMP_END_TIME": 1769669733.954031149}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 347672}}
{"vcselab": {"peak_mem": 173708}}
