$date
	Sat May 28 12:51:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$var wire 1 ! h $end
$var wire 1 " g $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$var reg 1 & d $end
$var reg 1 ' e $end
$var reg 1 ( f $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 & d $end
$var wire 1 ' e $end
$var wire 1 ( f $end
$var wire 1 " g $end
$var wire 1 ! h $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5000
1#
#10000
0#
1$
#15000
1#
#20000
0#
0$
1%
#25000
1#
#30000
0#
1$
#35000
1#
#40000
0#
0$
0%
1&
#45000
1#
#50000
0#
1$
#55000
1#
#60000
0#
0$
1%
#65000
1#
#70000
0#
1$
#75000
1#
#80000
0#
0$
0%
0&
1'
#85000
1"
1#
#90000
0"
0#
1$
#95000
1"
1#
#100000
0"
1!
0#
0$
1%
#105000
1"
1#
#110000
0"
0#
1$
#115000
1"
1#
#120000
0"
0!
0#
0$
0%
1&
#125000
1"
1#
#130000
0"
0#
1$
#135000
1"
1#
#140000
0"
1!
0#
0$
1%
#145000
1"
1#
#150000
0"
0#
1$
#155000
1"
1#
#160000
0"
0!
0#
0$
0%
0&
0'
1(
#165000
1#
#170000
1"
0#
1$
#175000
1#
#180000
0"
0#
0$
1%
#185000
1#
#190000
1"
0#
1$
#195000
1#
#200000
0"
1!
0#
0$
0%
1&
#205000
1#
#210000
1"
0#
1$
#215000
1#
#220000
0"
0#
0$
1%
#225000
1#
#230000
1"
0#
1$
#235000
1#
#240000
0"
0!
0#
0$
0%
0&
1'
#245000
1"
1#
#250000
0#
1$
#255000
0"
1#
#260000
1!
0#
0$
1%
#265000
1"
1#
#270000
0#
1$
#275000
0"
1#
#280000
0#
0$
0%
1&
#285000
1"
1#
#290000
0#
1$
#295000
0"
1#
#300000
0!
0#
0$
1%
#305000
1"
1#
#310000
0#
1$
#315000
0"
1#
#320000
0#
0$
0%
0&
0'
0(
