# sn74ahct1g125

Original PDF: [sn74ahct1g125.pdf](sn74ahct1g125.pdf)

SHA-256: `dbaf49b3af33690fc7f7356afe387e7815a56b8bb73fe1e88bf794f4fb8e0d2f`

Source: https://www.ti.com/lit/ds/symlink/sn74ahct1g125.pdf

Parts: SN74AHCT1G125DBVR

GPS calibrator references: U10

Machine-extracted text; consult the original PDF for drawings, symbols and table alignment.

## Page 1

```text
                                                                                                                           SN74AHCT1G125
                                                                                          SCLS378P – AUGUST 1997 – REVISED MARCH 2024

                  SN74AHCT1G125 Single Bus Buffer Gate With 3-State Output

1 Features                                                             3 Description
•   Operating range of 4.5V to 5.5V                                    The SN74AHCT1G125 device is a single bus buffer
•   Max tpd of 6ns at 5V                                               gate/line driver with 3-state output. The output is
•   Low power consumption, 10µA max ICC                                disabled when the output-enable ( OE) input is high.
•   ±8mA output drive at 5V                                            When OE is low, data is passed from the A input to
•   Inputs are TTL-voltage compatible                                  the Y output.
•   Latch-up performance exceeds 250mA
                                                                                           Package Information
    per JESD 17                                                          PART NUMBER       PACKAGE(1)      PACKAGE SIZE(2)     BODY SIZE(3)

2 Applications                                                                          DBV (SOT-23, 5)    2.9mm x 2.8mm     2.9mm x 1.6mm
                                                                       SN74AHCT1G125    DCK (SC-70, 5)     2mm x 2.1mm       2mm x 1.25mm
•   Wireless Infrastructure                                                             DRL (SOT-553, 5)   1.6mm x 1.6mm     1.6mm x 1.2mm
•   Servers
•   Power Infrastructure                                               (1)   For more information, see Section 11.
                                                                       (2)   The package size (length × width) is a nominal value and
•   PCs/Notebooks
                                                                             includes pins, where applicable.
•   Programmable Logic Controllers                                     (3)   The body size (length × width) is a nominal value and does
•   Tests and Measurements                                                   not include pins.




                                                      Simplified Schematic




     An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
     intellectual property matters and other important disclaimers. PRODUCTION DATA.
```

## Page 2

```text
SN74AHCT1G125
SCLS378P – AUGUST 1997 – REVISED MARCH 2024                                                                                                                      www.ti.com


                                                                        Table of Contents
1 Features............................................................................1     7.3 Feature Description.....................................................8
2 Applications..................................................................... 1       7.4 Device Functional Modes............................................8
3 Description.......................................................................1     8 Application and Implementation.................................... 9
4 Pin Configuration and Functions...................................3                       8.1 Application Information............................................... 9
5 Specifications.................................................................. 4        8.2 Typical Application...................................................... 9
  5.1 Absolute Maximum Ratings........................................ 4                    8.3 Power Supply Recommendations.............................10
  5.2 ESD Ratings............................................................... 4          8.4 Layout....................................................................... 10
  5.3 Recommended Operating Conditions.........................4                          9 Device and Documentation Support............................12
  5.4 Thermal Information....................................................5              9.1 Receiving Notification of Documentation Updates....12
  5.5 Electrical Characteristics.............................................5              9.2 Support Resources................................................... 12
  5.6 Switching Characteristics............................................6                9.3 Trademarks............................................................... 12
  5.7 Operating Characteristics........................................... 6                9.4 Electrostatic Discharge Caution................................12
  5.8 Typical Characteristics................................................ 6             9.5 Glossary....................................................................12
6 Parameter Measurement Information............................ 7                         10 Revision History.......................................................... 12
7 Detailed Description........................................................8           11 Mechanical, Packaging, and Orderable
  7.1 Overview..................................................................... 8       Information.................................................................... 12
  7.2 Functional Block Diagram........................................... 8




2       Submit Document Feedback                                                                                         Copyright © 2024 Texas Instruments Incorporated

                                                                Product Folder Links: SN74AHCT1G125
```

## Page 3

```text
                                                                                                                  SN74AHCT1G125
www.ti.com                                                                                SCLS378P – AUGUST 1997 – REVISED MARCH 2024


4 Pin Configuration and Functions




                                                        Table 4-1. Pin Functions
                       PIN
                                                       TYPE(1)                               DESCRIPTION
 NO.                            NAME
 1                                OE                      I         Output Enable
 2                                 A                      I         Input A
 3                               GND                      —         Ground Pin
 4                                 Y                      O         Output Y
 5                                VCC                     —         Power Pin

(1)    Signal Types: I = Input, O = Output, I/O = Input or Output




Copyright © 2024 Texas Instruments Incorporated                                                      Submit Document Feedback      3
                                                    Product Folder Links: SN74AHCT1G125
```

## Page 4

```text
SN74AHCT1G125
SCLS378P – AUGUST 1997 – REVISED MARCH 2024                                                                                                  www.ti.com


5 Specifications
5.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted)(1)
                                                                                                                   MIN             MAX        UNIT
    VCC           Supply voltage range                                                                            –0.5                  7       V
    VI (2)        Input voltage range                                                                             –0.5                  7       V
    VO (2)        Output voltage range                                                                            –0.5         VCC + 0.5        V
    IIK           Input clamp current                                           VI < 0                                              –20        mA
    IOK           Output clamp current                                          VO < 0 or VO > VCC                                  ±20        mA
    IO            Continuous output current                                     VO = 0 to VCC                                       ±25        mA
                  Continuous channel current through VCC or GND                                                                     ±50        mA
    Tstg          Storage temperature range                                                                        –65              150         °C
    Tj            Junction temperature                                                                                              150         °C

(1)          Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
             only, and functional operation of the device at these or any other conditions beyond those indicated under Section 5.3 is not implied.
             Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2)          The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

5.2 ESD Ratings
                                                                                                                               VALUE          UNIT
                                                      Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins(1)          ±1000
    V(ESD)        Electrostatic discharge             Charged device model (CDM), per JEDEC specification JESD22-C101,                          V
                                                                                                                               ±1500
                                                      all pins(2)

(1)          JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2)          JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)(1)
                                                                                                                         MIN        MAX        UNIT
    VCC          Supply voltage                                                                                          4.5           5.5      V
    VIH          High-level input voltage                                                                                  2                    V
    VIL          Low-level input voltage                                                                                               0.8      V
    VI           Input voltage                                                                                             0           5.5      V
    VO           Output voltage                                                                                            0           VCC      V
    IOH          High-level output current                                                                                              –8      mA
    IOL          Low-level output current                                                                                                8      mA
    ∆t/∆v        Input transition rise or fall rate                                                                                     20     ns/V
    TA           Operating free-air temperature                                                                          –40           125      °C

(1)          All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,
             Implications of Slow or Floating CMOS Inputs (SCBA004).




4            Submit Document Feedback                                                                    Copyright © 2024 Texas Instruments Incorporated

                                                              Product Folder Links: SN74AHCT1G125
```

## Page 5

```text
                                                                                                                              SN74AHCT1G125
www.ti.com                                                                                       SCLS378P – AUGUST 1997 – REVISED MARCH 2024


5.4 Thermal Information
                                                                                         DBV               DCK             DRL
                                  THERMAL METRIC(1)                                                                                           UNIT
                                                                                                          5 PINS
 RθJA            Junction-to-ambient thermal resistance                                  278              289.2            328.7
 RθJC(top)       Junction-to-case (top) thermal resistance                               180.5            205.8            105.1
 RθJB            Junction-to-board thermal resistance                                    184.4            176.2            150.3
                                                                                                                                              °C/W
 ψJT             Junction-to-top characterization parameter                              115.4            117.6             6.9
 ψJB             Junction-to-board characterization parameter                            183.4            175.1            148.4
 RθJC(bot)       Junction-to-case (bot) thermal resistance                               N/A               N/A              N/A

(1)     For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

5.5 Electrical Characteristics
over recommended operating free-air temperature range (unless otherwise noted)
                                                                                                                             –40°C to
                                                       TEST                          TA = 25°C            –40°C to 85°C
                    PARAMETER                                           VCC                                                   125°C            UNIT
                                                    CONDITIONS
                                                                                 MIN      TYP     MAX       MIN     MAX      MIN    MAX
                                                  IOH = –50 µA                    4.4      4.5               4.4              4.4
 VOH          High level output voltage                                 4.5 V                                                                   V
                                                  IOH = –8 mA                    3.94                        3.8              3.8
                                                  IOL = 50 µA                                       0.1              0.1                0.1
 VOL          Low level output voltage                                  4.5 V                                                                   V
                                                  IOL = 8 mA                                      0.36              0.44            0.44
                                                                        0 V to
 II           Input leakage current               VI = 5.5 V or GND                               ±0.1                ±1                ±1      µA
                                                                        5.5 V
              Off-State (High-Impedance State)
 IOZ          Output Current (of a 3-State        VO = VCC or GND       5.5 V                    ±0.25              ±2.5            ±2.5        µA
              Output)
                                                  VI = VCC
 ICC          Supply current                                   IO = 0   5.5 V                         1               10                10      µA
                                                  or GND,
                                                  One input at 3.4
        (1)                                       V,
 ∆ICC         Supply-current change                                     5.5 V                     1.35               1.5                1.5     mA
                                                  Other input at VCC
                                                  or GND
 Ci           Input capacitance                   VI = VCC or GND        5V                  4      10                10                10      pF
 Co           Output capacitance                  VO = VCC or GND        5V                 10                                                  pF

(1)     This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or VCC.




Copyright © 2024 Texas Instruments Incorporated                                                                  Submit Document Feedback             5
                                                        Product Folder Links: SN74AHCT1G125
```

## Page 6

```text
SN74AHCT1G125
SCLS378P – AUGUST 1997 – REVISED MARCH 2024                                                                                       www.ti.com

5.6 Switching Characteristics
over recommended operating free-air temperature range, VCC = 5 V ± 0.5 V (unless otherwise noted) (see Load Circuit and
Voltage Waveforms)
                          FROM             TO           LOAD             TA = 25°C            –40°C to 85°C     –40°C to 125°C
     PARAMETER                                                                                                                          UNIT
                         (INPUT)        (OUTPUT)     CAPACITANCE       MIN   TYP     MAX        MIN    MAX         MIN        MAX
    tPLH                                                                      3.8       5.5       1       6.5         1           7
                            A               Y          CL = 15 pF                                                                        ns
    tPHL                                                                      3.8       5.5       1       6.5         1           7
    tPZH                                                                      3.6       5.1       1         6         1          6.5
                           OE               Y          CL = 15 pF                                                                        ns
    tPZL                                                                      3.6       5.1       1         6         1          6.5
    tPHZ                                                                      4.6       6.8       1         8         1          8.5
                           OE               Y          CL = 15 pF                                                                        ns
    tPLZ                                                                      4.6       6.8       1         8         1          8.5
    tPLH                                                                      5.3       7.5       1       8.5         1          9.5
                            A               Y          CL = 50 pF                                                                        ns
    tPHL                                                                      5.3       7.5       1       8.5         1          9.5
    tPZH                                                                      5.1       7.1       1         8         1           9
                           OE               Y          CL = 50 pF                                                                        ns
    tPZL                                                                      5.1       7.1       1         8         1           9
    tPHZ                                                                      6.1       8.8       1       10          1          11
                           OE               Y          CL = 50 pF                                                                        ns
    tPLZ                                                                      6.1       8.8       1       10          1          11


5.7 Operating Characteristics
VCC = 5 V, TA = 25°C
                                   PARAMETER                                        TEST CONDITIONS                       TYP          UNIT
    Cpd         Power dissipation capacitance                                No load,             f = 1 MHz                 14         pF


5.8 Typical Characteristics




                                                   Figure 5-1. TPD vs Temperature




6          Submit Document Feedback                                                             Copyright © 2024 Texas Instruments Incorporated

                                                   Product Folder Links: SN74AHCT1G125
```

## Page 7

```text
                                                                                                                                   SN74AHCT1G125
www.ti.com                                                                                        SCLS378P – AUGUST 1997 – REVISED MARCH 2024


6 Parameter Measurement Information
                                                                                                 VCC
                                                                          RL = 1 kΩ     S1         Open
      From Output             Test            From Output                                                                   TEST              S1
        Under Test            Point             Under Test                                       GND                 tPLH/tPHL               Open
                    CL                                       CL                                                      tPLZ/tPZL               VCC
           (see Note A)                             (see Note A)                                                     tPHZ/tPZH               GND
                                                                                                                     Open Drain              VCC


          LOAD CIRCUIT FOR                                        LOAD CIRCUIT FOR
        TOTEM-POLE OUTPUTS                                3-STATE AND OPEN-DRAIN OUTPUTS

                                                                                                                                                   3V
                                                                               Timing Input                         1.5 V
                                   tw                                                                                                              0V
                                                                                                                               th
                                                                   3V                            tsu
                                                                                                                                                   3V
          Input           1.5 V                      1.5 V
                                                                                 Data Input               1.5 V              1.5 V
                                                                   0V                                                                              0V
                       VOLTAGE WAVEFORMS                                                                VOLTAGE WAVEFORMS
                         PULSE DURATION                                                                SETUP AND HOLD TIMES

                                                                   3V                                                                              3V
                                                                                      Output
          Input               1.5 V               1.5 V                                                   1.5 V               1.5 V
                                                                                      Control
                                                                   0V                                                                              0V

                   tPLH                                     tPHL                                tPZL                                  tPLZ
                                                                                    Output
                                                                 VOH            Waveform 1                                                         ≈VCC
      In-Phase                          50% VCC            50% VCC                                                50% VCC
        Output                                                                   S1 at VCC                                          VOL + 0.3 V
                                                                 VOL           (see Note B)                                                     VOL
                   tPHL                                     tPLH                                tPZH                                  tPHZ
                                                                                    Output
                                                                 VOH                                                                               VOH
 Out-of-Phase                                                                   Waveform 2                                          VOH − 0.3 V
                                        50% VCC            50% VCC               S1 at GND                        50% VCC
       Output
                                                                 VOL           (see Note B)                                                        ≈0 V
                    VOLTAGE WAVEFORMS                                                               VOLTAGE WAVEFORMS
                 PROPAGATION DELAY TIMES                                                          ENABLE AND DISABLE TIMES
            INVERTING AND NONINVERTING OUTPUTS                                                  LOW- AND HIGH-LEVEL ENABLING

 NOTES: A. CL includes probe and jig capacitance.
        B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
           Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
        C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, ZO = 50 Ω, tr ≤ 3 ns, tf ≤ 3 ns.
        D. The outputs are measured one at a time, with one input transition per measurement.
        E. All parameters and waveforms are not applicable to all devices.

                                          Figure 6-1. Load Circuit and Voltage Waveforms




Copyright © 2024 Texas Instruments Incorporated                                                                   Submit Document Feedback                7
                                                          Product Folder Links: SN74AHCT1G125
```

## Page 8

```text
SN74AHCT1G125
SCLS378P – AUGUST 1997 – REVISED MARCH 2024                                                                                www.ti.com


7 Detailed Description
7.1 Overview
The SN74AHCT1G125 device is a single bus buffer gate/line driver with 3-state output. The output is disabled
when the output-enable ( OE) input is high. When OE is low, data is passed from the A input to the Y output.
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
7.2 Functional Block Diagram




                                     Figure 7-1. Logic Diagram (Positive Logic)

7.3 Feature Description
•   TTL inputs
    – Lowered switching threshold allows up translation 3.3 V to 5 V
•   Slow edges reduce output ringing
7.4 Device Functional Modes
                                                 Table 7-1. Function Table
                                                  INPUTS(1)            OUTPUT(2)
                                                  OE          A           Y

                                                      L       H             H
                                                      L       L             L
                                                      H       X             Z

                                                (1)       H = High Voltage Level, L =
                                                          Low Voltage Level, X = Don’t
                                                          Care
                                                (2)       H = Driving High, L = Driving
                                                          Low, Z = High Impedance
                                                          State




8     Submit Document Feedback                                                            Copyright © 2024 Texas Instruments Incorporated

                                              Product Folder Links: SN74AHCT1G125
```

## Page 9

```text
                                                                                                                 SN74AHCT1G125
www.ti.com                                                                               SCLS378P – AUGUST 1997 – REVISED MARCH 2024


8 Application and Implementation
                                                                 Note
       Information in the following applications sections is not part of the TI component specification,
       and TI does not warrant its accuracy or completeness. TI’s customers are responsible for
       determining suitability of components for their purposes, as well as validating and testing their design
       implementation to confirm system functionality.

8.1 Application Information
The SN74AHCT1G125 is a low-drive CMOS device that can be used for a multitude of bus interface type
applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and
undershoot on the outputs. The input switching levels have been lowered to accommodate TTL inputs of 0.8 V
VIL and 2V VIH. This feature makes it Ideal for translating up from 3.3 V to 5 V. Figure 8-1 shows this type of
translation.
8.2 Typical Application




                                              Figure 8-1. Typical Application Schematic

8.2.1 Design Requirements
This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus
contention because it can drive currents that would exceed maximum limits. The high drive will also create
fast edges into light loads, so routing and load conditions should be considered to prevent ringing.
8.2.2 Detailed Design Procedure
1. Recommended Input Conditions
   • For rise time and fall time specifications, see Δt/ΔV in the Section 5.3 table.
   • For specified High and low levels, see VIH and VIL in the Section 5.3 table.
   • Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid VCC.
2. Recommend Output Conditions
   • Load currents should not exceed 25 mA per output and 50 mA total for the part.
   • Outputs should not be pulled above VCC.



Copyright © 2024 Texas Instruments Incorporated                                                     Submit Document Feedback      9
                                                   Product Folder Links: SN74AHCT1G125
```

## Page 10

```text
SN74AHCT1G125
SCLS378P – AUGUST 1997 – REVISED MARCH 2024                                                                          www.ti.com

8.2.3 Application Curves




                                       Figure 8-2. Translation from 3.3 V to 5 V

8.3 Power Supply Recommendations
The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Section 5.3
table.
Each VCC pin should have a good bypass capacitor to prevent power disturbance. For devices with a single
supply, 0.1 μF is recommended. If there are multiple VCC pins, 0.01 μF or 0.022 μF is recommended for each
power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μF and
1 μF are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as
possible for best results.
8.4 Layout
8.4.1 Layout Guidelines
When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of
digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used,
or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the
undefined voltages at the outside connections result in undefined operational states.
Specified in Figure 8-3 are rules that must be observed under all circumstances. All unused inputs of digital logic
devices must be connected to a high or low bias to prevent them from floating. The logic level that should be
applied to any particular unused input depends on the function of the device. Generally they will be tied to GND
or VCC, whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part
is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when
asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.




10    Submit Document Feedback                                                      Copyright © 2024 Texas Instruments Incorporated

                                              Product Folder Links: SN74AHCT1G125
```

## Page 11

```text
                                                                                                                SN74AHCT1G125
www.ti.com                                                                              SCLS378P – AUGUST 1997 – REVISED MARCH 2024


8.4.1.1 Layout Example




                                                   Figure 8-3. Layout Diagram




Copyright © 2024 Texas Instruments Incorporated                                                    Submit Document Feedback     11
                                                  Product Folder Links: SN74AHCT1G125
```

## Page 12

```text
SN74AHCT1G125
SCLS378P – AUGUST 1997 – REVISED MARCH 2024                                                                                           www.ti.com


9 Device and Documentation Support
9.1 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on
Notifications to register and receive a weekly digest of any product information that has changed. For change
details, review the revision history included in any revised document.
9.2 Support Resources
TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight
from the experts. Search existing answers or ask your own question to get the quick design help you need.
Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do
not necessarily reflect TI's views; see TI's Terms of Use.
9.3 Trademarks
TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.
9.4 Electrostatic Discharge Caution
                  This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled
                  with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
                  ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may
                  be more susceptible to damage because very small parametric changes could cause the device not to meet its published
                  specifications.


9.5 Glossary
 TI Glossary           This glossary lists and explains terms, acronyms, and definitions.


10 Revision History
Changes from Revision O (October 2023) to Revision P (March 2024)                                                                         Page
• Added body size to Package Information table.................................................................................................. 1
• Updated thermal values for DBV package from RθJA = 231.3 to 278, RθJC(top) = 119.9 to 180.5, RθJB =
  60.6 to 184.4, ΨJT = 17.8 to 115.4, ΨJB = 60.1 to 183.4, RθJC(bot) = N/A, all values in °C/W ...................... 5



Changes from Revision N (January 2016) to Revision O (October 2023)                                                Page
• Updated the numbering format for tables, figures, and cross-references throughout the document................. 1
• Updated thermal values for DCK package from RθJA = 287.6 to 289.2, RθJC(top) = 97.7 to 205.8, RθJB = 65
  to 176.2, ΨJT = 2.0 to 117.6, ΨJB = 64.2 to 175.1, RθJC(bot) = N/A, all values in °C/W ................................ 5



11 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




12    Submit Document Feedback                                                                       Copyright © 2024 Texas Instruments Incorporated

                                                   Product Folder Links: SN74AHCT1G125
```

## Page 13

```text
                                                                                                                                                 PACKAGE OPTION ADDENDUM

       www.ti.com                                                                                                                                                                  8-Nov-2025




PACKAGING INFORMATION

       Orderable part number          Status     Material type      Package | Pins    Package qty | Carrier   RoHS      Lead finish/       MSL rating/       Op temp (°C)      Part marking
                                        (1)            (2)                                                     (3)      Ball material      Peak reflow                              (6)
                                                                                                                             (4)                (5)

      74AHCT1G125DBVRG4               Active      Production       SOT-23 (DBV) | 5    3000 | LARGE T&R        Yes        NIPDAU        Level-1-260C-UNLIM    -40 to 125          B25G
      74AHCT1G125DBVRG4.A             Active      Production       SOT-23 (DBV) | 5    3000 | LARGE T&R        Yes        NIPDAU        Level-1-260C-UNLIM    -40 to 125          B25G
       74AHCT1G125DBVTG4              Active      Production       SOT-23 (DBV) | 5     250 | SMALL T&R        Yes        NIPDAU        Level-1-260C-UNLIM    -40 to 125          B25G
      74AHCT1G125DBVTG4.A             Active      Production       SOT-23 (DBV) | 5     250 | SMALL T&R        Yes        NIPDAU        Level-1-260C-UNLIM    -40 to 125          B25G
      74AHCT1G125DCKRG4               Active      Production        SC70 (DCK) | 5     3000 | LARGE T&R        Yes        NIPDAU        Level-1-260C-UNLIM    -40 to 125           BM3
      74AHCT1G125DCKRG4.A             Active      Production        SC70 (DCK) | 5     3000 | LARGE T&R        Yes        NIPDAU        Level-1-260C-UNLIM    -40 to 125           BM3
       74AHCT1G125DCKTE4              Active      Production        SC70 (DCK) | 5      250 | SMALL T&R        Yes        NIPDAU        Level-1-260C-UNLIM    -40 to 125           BM3
       74AHCT1G125DCKTG4              Active      Production        SC70 (DCK) | 5      250 | SMALL T&R        Yes        NIPDAU        Level-1-260C-UNLIM    -40 to 125           BM3
      74AHCT1G125DCKTG4.A             Active      Production        SC70 (DCK) | 5      250 | SMALL T&R        Yes        NIPDAU        Level-1-260C-UNLIM    -40 to 125           BM3
      SN74AHCT1G125DBVR               Active      Production       SOT-23 (DBV) | 5    3000 | LARGE T&R        Yes       Call TI | Sn   Level-1-260C-UNLIM    -40 to 125    (37QH, 3BEF, B253,
                                                                                                                                                                                B25G, B25J, B
                                                                                                                                                                                 25L, B25S)
      SN74AHCT1G125DBVR.A             Active      Production       SOT-23 (DBV) | 5    3000 | LARGE T&R        Yes           SN         Level-1-260C-UNLIM    -40 to 125    (37QH, 3BEF, B253,
                                                                                                                                                                                B25G, B25J, B
                                                                                                                                                                                 25L, B25S)
       SN74AHCT1G125DBVT             Obsolete     Production       SOT-23 (DBV) | 5             -               -          Call TI            Call TI         -40 to 125    (B253, B25G, B25J,
                                                                                                                                                                                    B25S)
       SN74AHCT1G125DCK3              Active      Production        SC70 (DCK) | 5     3000 | LARGE T&R        Yes          SNBI        Level-1-260C-UNLIM     -40 to 85           BMY
      SN74AHCT1G125DCK3.A             Active      Production        SC70 (DCK) | 5     3000 | LARGE T&R        Yes          SNBI        Level-1-260C-UNLIM     -40 to 85           BMY
      SN74AHCT1G125DCKR               Active      Production        SC70 (DCK) | 5     3000 | LARGE T&R        Yes           SN         Level-1-260C-UNLIM    -40 to 125    (1QK, BM3, BMG, BM
                                                                                                                                                                                 J, BML, BMS)
      SN74AHCT1G125DCKR.A             Active      Production        SC70 (DCK) | 5     3000 | LARGE T&R        Yes           SN         Level-1-260C-UNLIM    -40 to 125    (1QK, BM3, BMG, BM
                                                                                                                                                                                 J, BML, BMS)
      SN74AHCT1G125DCKT              Obsolete     Production        SC70 (DCK) | 5              -               -          Call TI            Call TI         -40 to 125    (BM3, BMG, BMJ, BM
                                                                                                                                                                                     S)
      SN74AHCT1G125DRLR               Active      Production      SOT-5X3 (DRL) | 5    4000 | LARGE T&R        Yes      NIPDAUAG        Level-1-260C-UNLIM    -40 to 125       (BMB, BMS)
      SN74AHCT1G125DRLR.A             Active      Production      SOT-5X3 (DRL) | 5    4000 | LARGE T&R        Yes      NIPDAUAG        Level-1-260C-UNLIM    -40 to 125       (BMB, BMS)

(1)
      Status: For more details on status, see our product life cycle.




                                                                                                      Addendum-Page 1
```

## Page 14

```text
                                                                                                                                                                      PACKAGE OPTION ADDENDUM

       www.ti.com                                                                                                                                                                                                    8-Nov-2025




(2)
   Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance,
reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional
waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3)
      RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4)
   Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum
column width.

(5)
  MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown.
Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6)
      Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two
combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and
makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative
and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers
and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


OTHER QUALIFIED VERSIONS OF SN74AHCT1G125 :

• Automotive : SN74AHCT1G125-Q1

NOTE: Qualified Version Definitions:

           • Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects




                                                                                                            Addendum-Page 2
```

## Page 15

```text
                                                                               PACKAGE MATERIALS INFORMATION

www.ti.com                                                                                                                                          15-Jul-2026



TAPE AND REEL INFORMATION

       REEL DIMENSIONS                                                                      TAPE DIMENSIONS
                                                                                       K0         P1



                                                                                                                         B0 W
                                         Reel
                                       Diameter
                                                                                    Cavity             A0
                                                                A0   Dimension designed to accommodate the component width
                                                                B0   Dimension designed to accommodate the component length
                                                                K0   Dimension designed to accommodate the component thickness
                                                                W    Overall width of the carrier tape
                                                                P1   Pitch between successive cavity centers


                                        Reel Width (W1)
                              QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

                                                                                                        Sprocket Holes


                                                  Q1       Q2          Q1    Q2

                                                  Q3       Q4          Q3    Q4                    User Direction of Feed



                                                            Pocket Quadrants


*All dimensions are nominal
             Device           Package Package Pins              SPQ        Reel   Reel   A0                    B0         K0     P1     W     Pin1
                               Type Drawing                              Diameter Width (mm)                  (mm)       (mm)   (mm)   (mm) Quadrant
                                                                           (mm) W1 (mm)
 74AHCT1G125DBVRG4            SOT-23     DBV           5        3000        178.0           9.0        3.23   3.17       1.37   4.0    8.0     Q3
 74AHCT1G125DBVTG4            SOT-23     DBV           5         250        178.0           9.0        3.23   3.17       1.37   4.0    8.0     Q3
 74AHCT1G125DCKRG4             SC70      DCK           5        3000        178.0           9.2        2.4     2.4       1.22   4.0    8.0     Q3
 74AHCT1G125DCKTG4             SC70      DCK           5         250        178.0           9.2        2.4     2.4       1.22   4.0    8.0     Q3
 SN74AHCT1G125DBVR            SOT-23     DBV           5        3000        180.0           8.4        3.2     3.2       1.4    4.0    8.0     Q3
 SN74AHCT1G125DBVR            SOT-23     DBV           5        3000        178.0           8.4        3.2     3.2       1.4    4.0    8.0     Q3
 SN74AHCT1G125DBVR            SOT-23     DBV           5        3000        180.0           8.4        3.2     3.2       1.4    4.0    8.0     Q3
 SN74AHCT1G125DCKR             SC70      DCK           5        3000        180.0           8.4        2.3    2.55       1.2    4.0    8.0     Q3
 SN74AHCT1G125DRLR SOT-5X3               DRL           5        4000        180.0           8.4        1.98   1.78       0.69   4.0    8.0     Q3




                                                                       Pack Materials-Page 1
```

## Page 16

```text
                                                                PACKAGE MATERIALS INFORMATION

www.ti.com                                                                                                              15-Jul-2026



 TAPE AND REEL BOX DIMENSIONS




                                                               Width (mm)
                                                                              H
                      W




                                                          L




*All dimensions are nominal
             Device           Package Type   Package Drawing   Pins         SPQ    Length (mm)   Width (mm)   Height (mm)
 74AHCT1G125DBVRG4              SOT-23            DBV           5           3000      180.0        180.0         18.0
 74AHCT1G125DBVTG4              SOT-23            DBV           5           250       180.0        180.0         18.0
 74AHCT1G125DCKRG4               SC70             DCK           5           3000      180.0        180.0         18.0
 74AHCT1G125DCKTG4               SC70             DCK           5           250       180.0        180.0         18.0
 SN74AHCT1G125DBVR              SOT-23            DBV           5           3000      210.0        185.0         35.0
 SN74AHCT1G125DBVR              SOT-23            DBV           5           3000      208.0        191.0         35.0
 SN74AHCT1G125DBVR              SOT-23            DBV           5           3000      210.0        185.0         35.0
 SN74AHCT1G125DCKR               SC70             DCK           5           3000      210.0        185.0         35.0
 SN74AHCT1G125DRLR              SOT-5X3           DRL           5           4000      202.0        201.0         28.0




                                                        Pack Materials-Page 2
```

## Page 17

```text
                                                                                                                PACKAGE OUTLINE
 DRL0005A                                                         SCALE 8.000
                                                                                                                SOT - 0.6 mm max height
                                                                                                                        PLASTIC SMALL OUTLINE




                                               1.7
                                               1.5
                                                     PIN 1                          A
                                                     ID AREA


                            1
                                                                                5

                   2X 0.5

                                                                                  1.7
           2X 1
                                                                                  1.5
                                                                                 NOTE 3


                                                                                4                           2X 0 -10
                            3



                                               1.3                                       0.3                           0.05
                                B                                                   5X                                      TYP
                                               1.1                                       0.1                           0.00

                                                                                2X 4 -15



               0.6 MAX                                                                         C

                                                                                                   SEATING PLANE
                 0.18
              5X                                                                                   0.05 C
                 0.08
                                             SYMM




                   SYMM




                                                                                               0.27
                                                                                         5X
                                                                                               0.15
                                                          0.4                                    0.1    C A B
                                                     5X
                                                          0.2                                    0.05    C
                                                                                                                                  4220753/E 11/2024
NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
   per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
   exceed 0.15 mm per side.
4. Reference JEDEC registration MO-293 Variation UAAD-1




                                                                                www.ti.com
```

## Page 18

```text
                                                                                EXAMPLE BOARD LAYOUT
DRL0005A                                                                                    SOT - 0.6 mm max height
                                                                                                             PLASTIC SMALL OUTLINE




                                                5X (0.67)       SYMM
                                            1
                                                                                            5
                                 5X (0.3)



                                                                                                SYMM
                                                                                                       (1)

                               2X (0.5)


                                            3                                               4

                          (R0.05) TYP
                                                                 (1.48)


                                                    LAND PATTERN EXAMPLE
                                                              SCALE:30X




                   0.05 MAX                                               0.05 MIN
                   AROUND                                                 AROUND




                 SOLDER MASK                        METAL                 METAL UNDER                    SOLDER MASK
                 OPENING                                                  SOLDER MASK                    OPENING
                               NON SOLDER MASK                                          SOLDER MASK
                                   DEFINED                                                DEFINED
                                 (PREFERRED)

                                                       SOLDERMASK DETAILS




                                                                                                                  4220753/E 11/2024

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




                                                                 www.ti.com
```

## Page 19

```text
                                                                               EXAMPLE STENCIL DESIGN
 DRL0005A                                                                                    SOT - 0.6 mm max height
                                                                                                            PLASTIC SMALL OUTLINE




                                                  5X (0.67)
                                                                   SYMM
                                              1
                                                                                                5
                                   5X (0.3)



                                                                                                    SYMM
                                                                                                           (1)

                                2X (0.5)


                                              3                                                4

                           (R0.05) TYP
                                                                   (1.48)


                                                      SOLDER PASTE EXAMPLE
                                                     BASED ON 0.1 mm THICK STENCIL
                                                              SCALE:30X




                                                                                                                   4220753/E 11/2024

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
   design recommendations.
8. Board assembly site may have different recommendations for stencil design.




                                                                  www.ti.com
```

## Page 20

```text
                                                                                                                PACKAGE OUTLINE
DCK0005A                                                           SCALE 5.600
                                                                                                                    SOT - 1.1 max height
                                                                                                                     SMALL OUTLINE TRANSISTOR




                                                                                                                             C
                                                2.4
                                                1.8                                                                          0.1 C
                                                1.4
                                                               B                                     A                  1.1 MAX
                       PIN 1                    1.1
                 INDEX AREA

                                  1                                              5


                        2X 0.65                                                  NOTE 4

                                                                                                 2.15
                  1.3                                         (0.15)                       1.3
                                  2                                                              1.85

                                                                          (0.1)

                                                                                 4
                      0.33            3
                   5X
                      0.15
           0.1      C A B                                                                                4X 0 -12                        0.1
                                                                                                                         (0.9)               TYP
                   NOTE 5                                                                                                                0.0




                                                                     4X 4 -15



                    0.15
          GAGE PLANE                                                                      0.22
                                                                                               TYP
                                                                                          0.08



            8                              0.46
              TYP                               TYP
            0                              0.26
                                                             SEATING PLANE




                                                                                                                                 4214834/G 11/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
   per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Refernce JEDEC MO-203.
4. Support pin may differ or may not be present.
5. Lead width does not comply with JEDEC.
6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed
   0.25mm per side




                                                                                 www.ti.com
```

## Page 21

```text
                                                                               EXAMPLE BOARD LAYOUT
DCK0005A                                                                                             SOT - 1.1 max height
                                                                                                      SMALL OUTLINE TRANSISTOR




                                                                 PKG
                                                 5X (0.95)

                                             1
                                                                                         5
                                  5X (0.4)


                                                                                          SYMM
                                                                                                     (1.3)
                                             2
                             2X (0.65)

                                             3                                           4

                            (R0.05) TYP                          (2.2)


                                                    LAND PATTERN EXAMPLE
                                                        EXPOSED METAL SHOWN
                                                             SCALE:18X




                                                                                                             SOLDER MASK
                 SOLDER MASK                      METAL                  METAL UNDER                         OPENING
                 OPENING                                                 SOLDER MASK



           EXPOSED METAL                                       EXPOSED METAL


                                         0.07 MAX                                            0.07 MIN
                                         ARROUND                                             ARROUND

                                NON SOLDER MASK                                        SOLDER MASK
                                    DEFINED                                              DEFINED
                                  (PREFERRED)

                                                      SOLDER MASK DETAILS




                                                                                                                   4214834/G 11/2024

NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.
8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




                                                                www.ti.com
```

## Page 22

```text
                                                                               EXAMPLE STENCIL DESIGN
 DCK0005A                                                                                            SOT - 1.1 max height
                                                                                                       SMALL OUTLINE TRANSISTOR




                                                                 PKG
                                                5X (0.95)
                                            1
                                                                                         5
                                 5X (0.4)


                                                                                             SYMM
                                                                                                    (1.3)
                                            2
                             2X(0.65)

                                            3                                            4

                           (R0.05) TYP
                                                                (2.2)

                                                  SOLDER PASTE EXAMPLE
                                                  BASED ON 0.125 THICK STENCIL
                                                          SCALE:18X




                                                                                                                   4214834/G 11/2024

NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
    design recommendations.
10. Board assembly site may have different recommendations for stencil design.




                                                                  www.ti.com
```

## Page 23

```text
                                                                                                            PACKAGE OUTLINE
DBV0005A                                                          SCALE 4.000
                                                                                                     SOT-23 - 1.45 mm max height
                                                                                                              SMALL OUTLINE TRANSISTOR




                                            3.0                                                                       C
                                            2.6
                                          1.75                                                                0.1 C
                                                           B                               A
                                          1.45
            PIN 1
      INDEX AREA

                        1                                        5


              2X 0.95                                            (0.1)
                                                                                          3.05
                                                                                          2.75
        1.9                                                                         1.9
                        2
                                                                 (0.15)



                                                                 4
                            3
              0.5
           5X
              0.3
                                                                                                                             0.15
               0.2      C A B                                                   NOTE 5           4X 0 -15      (1.1)              TYP
                                                                                                                             0.00
                                                                                                                1.45
                                                                                                                0.90
                                                               4X 4 -15



          0.25
 GAGE PLANE                                                                          0.22
                                                                                          TYP
                                                                                     0.08



   8
     TYP                          0.6
   0                                  TYP            SEATING PLANE
                                  0.3




                                                                                                                          4214839/K 08/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
   per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Refernce JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
   exceed 0.25 mm per side.
5. Support pin may differ or may not be present.




                                                                                www.ti.com
```

## Page 24

```text
                                                                               EXAMPLE BOARD LAYOUT
DBV0005A                                                                             SOT-23 - 1.45 mm max height
                                                                                                     SMALL OUTLINE TRANSISTOR




                                                                 PKG
                                                 5X (1.1)
                                             1
                                                                                         5
                                  5X (0.6)


                                                                                             SYMM
                                                                                                     (1.9)
                                             2
                              2X (0.95)


                                             3                                           4

                             (R0.05) TYP                         (2.6)


                                                     LAND PATTERN EXAMPLE
                                                       EXPOSED METAL SHOWN
                                                            SCALE:15X




                                                                                                         SOLDER MASK
                 SOLDER MASK                     METAL                   METAL UNDER                     OPENING
                 OPENING                                                 SOLDER MASK




         EXPOSED METAL                                        EXPOSED METAL

                                          0.07 MAX                                           0.07 MIN
                                          ARROUND                                            ARROUND

                                NON SOLDER MASK                                        SOLDER MASK
                                    DEFINED                                              DEFINED
                                  (PREFERRED)

                                                      SOLDER MASK DETAILS




                                                                                                               4214839/K 08/2024

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




                                                                www.ti.com
```

## Page 25

```text
                                                                               EXAMPLE STENCIL DESIGN
 DBV0005A                                                                              SOT-23 - 1.45 mm max height
                                                                                                       SMALL OUTLINE TRANSISTOR




                                                                 PKG
                                                 5X (1.1)
                                             1
                                                                                         5
                                  5X (0.6)



                                                                                             SYMM
                                             2                                                      (1.9)
                             2X(0.95)


                                             3                                           4

                            (R0.05) TYP
                                                                (2.6)


                                                   SOLDER PASTE EXAMPLE
                                                 BASED ON 0.125 mm THICK STENCIL
                                                            SCALE:15X




                                                                                                                   4214839/K 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
    design recommendations.
9. Board assembly site may have different recommendations for stencil design.




                                                                  www.ti.com
```

## Page 26

```text
                                         IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an
application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license
is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully
indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale, TI’s General Quality Guidelines, or other applicable terms available either on
ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable
warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products
are standard, catalog, general purpose devices.
TI objects to and rejects any additional or different terms you may propose.
IMPORTANT NOTICE

                                                Copyright © 2026, Texas Instruments Incorporated
                                                                Last updated 10/2025
```
