INFO: [VRFC 10-163] Analyzing VHDL file "/home/btech/cs1210561/assignment_2/assignment_2.srcs/sources_1/new/stopwatch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BitDisp'
INFO: [VRFC 10-3107] analyzing entity 'stopwatch'
