{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575419147949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575419147959 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 18:25:47 2019 " "Processing started: Tue Dec 03 18:25:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575419147959 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575419147959 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cafetera -c Cafetera " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cafetera -c Cafetera" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575419147959 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575419148417 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575419148417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divisor-Behavioral " "Found design unit 1: Divisor-Behavioral" {  } { { "divisor.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/divisor.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575419160654 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divisor " "Found entity 1: Divisor" {  } { { "divisor.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/divisor.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575419160654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575419160654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX7SEG-Behavioral " "Found design unit 1: MUX7SEG-Behavioral" {  } { { "MUX7SEG.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/MUX7SEG.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575419160657 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX7SEG " "Found entity 1: MUX7SEG" {  } { { "MUX7SEG.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/MUX7SEG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575419160657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575419160657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teclado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file teclado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Teclado-behavioral " "Found design unit 1: Teclado-behavioral" {  } { { "Teclado.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Teclado.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575419160659 ""} { "Info" "ISGN_ENTITY_NAME" "1 Teclado " "Found entity 1: Teclado" {  } { { "Teclado.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Teclado.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575419160659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575419160659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Digits-rtl " "Found design unit 1: Digits-rtl" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575419160661 ""} { "Info" "ISGN_ENTITY_NAME" "1 Digits " "Found entity 1: Digits" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575419160661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575419160661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cafetera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cafetera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cafetera-behavioral " "Found design unit 1: Cafetera-behavioral" {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575419160664 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cafetera " "Found entity 1: Cafetera" {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575419160664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575419160664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_bin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_bin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_bin-Behavioral " "Found design unit 1: bcd_to_bin-Behavioral" {  } { { "bcd_to_bin.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/bcd_to_bin.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575419160666 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_bin " "Found entity 1: bcd_to_bin" {  } { { "bcd_to_bin.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/bcd_to_bin.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575419160666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575419160666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_ram_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_ram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_ram_controller-Behavioral " "Found design unit 1: memory_ram_controller-Behavioral" {  } { { "memory_ram_controller.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/memory_ram_controller.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575419160668 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_ram_controller " "Found entity 1: memory_ram_controller" {  } { { "memory_ram_controller.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/memory_ram_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575419160668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575419160668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file single_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_ram-rtl " "Found design unit 1: single_port_ram-rtl" {  } { { "single_port_ram.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/single_port_ram.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575419160670 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "single_port_ram.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/single_port_ram.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575419160670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575419160670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_bin_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_bin_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_bin_test-Behavioral " "Found design unit 1: bcd_to_bin_test-Behavioral" {  } { { "bcd_to_bin_test.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/bcd_to_bin_test.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575419160672 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_bin_test " "Found entity 1: bcd_to_bin_test" {  } { { "bcd_to_bin_test.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/bcd_to_bin_test.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575419160672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575419160672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagrama.bdf 1 1 " "Found 1 design units, including 1 entities, in source file diagrama.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 diagrama " "Found entity 1: diagrama" {  } { { "diagrama.bdf" "" { Schematic "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/diagrama.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575419160673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575419160673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver.vhd 1 1 " "Found 1 design units, including 1 entities, in source file driver.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 Driver " "Found entity 1: Driver" {  } { { "Driver.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Driver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575419160675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575419160675 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1575419160724 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1575419160724 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1575419160724 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Cafetera " "Elaborating entity \"Cafetera\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575419160728 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "siete_seg_t Cafetera.vhd(17) " "VHDL Signal Declaration warning at Cafetera.vhd(17): used implicit default value for signal \"siete_seg_t\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575419160729 "|Cafetera"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bomba_1 Cafetera.vhd(21) " "VHDL Signal Declaration warning at Cafetera.vhd(21): used implicit default value for signal \"bomba_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575419160729 "|Cafetera"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bomba_2 Cafetera.vhd(22) " "VHDL Signal Declaration warning at Cafetera.vhd(22): used implicit default value for signal \"bomba_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575419160729 "|Cafetera"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_ready Cafetera.vhd(31) " "Verilog HDL or VHDL warning at Cafetera.vhd(31): object \"is_ready\" assigned a value but never read" {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575419160729 "|Cafetera"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "exception Cafetera.vhd(47) " "Verilog HDL or VHDL warning at Cafetera.vhd(47): object \"exception\" assigned a value but never read" {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575419160729 "|Cafetera"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "digits_output Cafetera.vhd(48) " "Verilog HDL or VHDL warning at Cafetera.vhd(48): object \"digits_output\" assigned a value but never read" {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575419160729 "|Cafetera"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Teclado Teclado:T " "Elaborating entity \"Teclado\" for hierarchy \"Teclado:T\"" {  } { { "Cafetera.vhd" "T" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575419160730 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fila_debug Teclado.vhd(25) " "VHDL Signal Declaration warning at Teclado.vhd(25): used implicit default value for signal \"fila_debug\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Teclado.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Teclado.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575419160732 "|Cafetera|Teclado:T"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "is_ready Teclado.vhd(26) " "VHDL Signal Declaration warning at Teclado.vhd(26): used implicit default value for signal \"is_ready\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Teclado.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Teclado.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575419160732 "|Cafetera|Teclado:T"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ver_dato Teclado.vhd(33) " "Verilog HDL or VHDL warning at Teclado.vhd(33): object \"ver_dato\" assigned a value but never read" {  } { { "Teclado.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Teclado.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575419160732 "|Cafetera|Teclado:T"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor Teclado:T\|Divisor:Div " "Elaborating entity \"Divisor\" for hierarchy \"Teclado:T\|Divisor:Div\"" {  } { { "Teclado.vhd" "Div" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Teclado.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575419160733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Digits Digits:D " "Elaborating entity \"Digits\" for hierarchy \"Digits:D\"" {  } { { "Cafetera.vhd" "D" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575419160743 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_zero2 Digits.vhd(45) " "Verilog HDL or VHDL warning at Digits.vhd(45): object \"is_zero2\" assigned a value but never read" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575419160744 "|Cafetera|Digits:D"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digits Digits.vhd(124) " "VHDL Process Statement warning at Digits.vhd(124): signal \"digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575419160839 "|Cafetera|Digits:D"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digits Digits.vhd(127) " "VHDL Process Statement warning at Digits.vhd(127): signal \"digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575419160840 "|Cafetera|Digits:D"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digits Digits.vhd(128) " "VHDL Process Statement warning at Digits.vhd(128): signal \"digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575419160840 "|Cafetera|Digits:D"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digits Digits.vhd(141) " "VHDL Process Statement warning at Digits.vhd(141): signal \"digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575419160840 "|Cafetera|Digits:D"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digits Digits.vhd(144) " "VHDL Process Statement warning at Digits.vhd(144): signal \"digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575419160840 "|Cafetera|Digits:D"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "unidades Digits.vhd(145) " "VHDL Process Statement warning at Digits.vhd(145): signal \"unidades\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575419160841 "|Cafetera|Digits:D"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "unidades Digits.vhd(146) " "VHDL Process Statement warning at Digits.vhd(146): signal \"unidades\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575419160841 "|Cafetera|Digits:D"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digits Digits.vhd(150) " "VHDL Process Statement warning at Digits.vhd(150): signal \"digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575419160841 "|Cafetera|Digits:D"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digits Digits.vhd(169) " "VHDL Process Statement warning at Digits.vhd(169): signal \"digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575419160841 "|Cafetera|Digits:D"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "is_zero1 Digits.vhd(170) " "VHDL Process Statement warning at Digits.vhd(170): signal \"is_zero1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575419160842 "|Cafetera|Digits:D"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decenas Digits.vhd(171) " "VHDL Process Statement warning at Digits.vhd(171): signal \"decenas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575419160842 "|Cafetera|Digits:D"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "unidades Digits.vhd(172) " "VHDL Process Statement warning at Digits.vhd(172): signal \"unidades\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575419160842 "|Cafetera|Digits:D"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digits Digits.vhd(173) " "VHDL Process Statement warning at Digits.vhd(173): signal \"digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575419160842 "|Cafetera|Digits:D"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digits Digits.vhd(184) " "VHDL Process Statement warning at Digits.vhd(184): signal \"digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575419160842 "|Cafetera|Digits:D"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digits Digits.vhd(201) " "VHDL Process Statement warning at Digits.vhd(201): signal \"digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575419160843 "|Cafetera|Digits:D"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "debug Digits.vhd(118) " "VHDL Process Statement warning at Digits.vhd(118): inferring latch(es) for signal or variable \"debug\", which holds its previous value in one or more paths through the process" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575419160844 "|Cafetera|Digits:D"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "is_zero1 Digits.vhd(118) " "VHDL Process Statement warning at Digits.vhd(118): inferring latch(es) for signal or variable \"is_zero1\", which holds its previous value in one or more paths through the process" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575419160844 "|Cafetera|Digits:D"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Sal0 Digits.vhd(118) " "VHDL Process Statement warning at Digits.vhd(118): inferring latch(es) for signal or variable \"Sal0\", which holds its previous value in one or more paths through the process" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575419160844 "|Cafetera|Digits:D"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "unidades Digits.vhd(118) " "VHDL Process Statement warning at Digits.vhd(118): inferring latch(es) for signal or variable \"unidades\", which holds its previous value in one or more paths through the process" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575419160844 "|Cafetera|Digits:D"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Sal1 Digits.vhd(118) " "VHDL Process Statement warning at Digits.vhd(118): inferring latch(es) for signal or variable \"Sal1\", which holds its previous value in one or more paths through the process" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575419160845 "|Cafetera|Digits:D"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Sal2 Digits.vhd(118) " "VHDL Process Statement warning at Digits.vhd(118): inferring latch(es) for signal or variable \"Sal2\", which holds its previous value in one or more paths through the process" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575419160845 "|Cafetera|Digits:D"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "decenas Digits.vhd(118) " "VHDL Process Statement warning at Digits.vhd(118): inferring latch(es) for signal or variable \"decenas\", which holds its previous value in one or more paths through the process" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575419160845 "|Cafetera|Digits:D"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "exception Digits.vhd(118) " "VHDL Process Statement warning at Digits.vhd(118): inferring latch(es) for signal or variable \"exception\", which holds its previous value in one or more paths through the process" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575419160845 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exception Digits.vhd(118) " "Inferred latch for \"exception\" at Digits.vhd(118)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575419160847 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decenas\[0\] Digits.vhd(118) " "Inferred latch for \"decenas\[0\]\" at Digits.vhd(118)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575419160847 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decenas\[1\] Digits.vhd(118) " "Inferred latch for \"decenas\[1\]\" at Digits.vhd(118)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575419160848 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decenas\[2\] Digits.vhd(118) " "Inferred latch for \"decenas\[2\]\" at Digits.vhd(118)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575419160848 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decenas\[3\] Digits.vhd(118) " "Inferred latch for \"decenas\[3\]\" at Digits.vhd(118)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575419160848 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal2\[0\] Digits.vhd(118) " "Inferred latch for \"Sal2\[0\]\" at Digits.vhd(118)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575419160848 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal2\[1\] Digits.vhd(118) " "Inferred latch for \"Sal2\[1\]\" at Digits.vhd(118)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575419160848 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal2\[2\] Digits.vhd(118) " "Inferred latch for \"Sal2\[2\]\" at Digits.vhd(118)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575419160849 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal2\[3\] Digits.vhd(118) " "Inferred latch for \"Sal2\[3\]\" at Digits.vhd(118)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575419160849 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal1\[0\] Digits.vhd(118) " "Inferred latch for \"Sal1\[0\]\" at Digits.vhd(118)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575419160849 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal1\[1\] Digits.vhd(118) " "Inferred latch for \"Sal1\[1\]\" at Digits.vhd(118)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575419160849 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal1\[2\] Digits.vhd(118) " "Inferred latch for \"Sal1\[2\]\" at Digits.vhd(118)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575419160850 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal1\[3\] Digits.vhd(118) " "Inferred latch for \"Sal1\[3\]\" at Digits.vhd(118)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575419160850 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidades\[0\] Digits.vhd(118) " "Inferred latch for \"unidades\[0\]\" at Digits.vhd(118)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575419160850 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidades\[1\] Digits.vhd(118) " "Inferred latch for \"unidades\[1\]\" at Digits.vhd(118)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575419160850 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidades\[2\] Digits.vhd(118) " "Inferred latch for \"unidades\[2\]\" at Digits.vhd(118)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575419160851 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidades\[3\] Digits.vhd(118) " "Inferred latch for \"unidades\[3\]\" at Digits.vhd(118)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575419160851 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal0\[0\] Digits.vhd(118) " "Inferred latch for \"Sal0\[0\]\" at Digits.vhd(118)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575419160851 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal0\[1\] Digits.vhd(118) " "Inferred latch for \"Sal0\[1\]\" at Digits.vhd(118)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575419160851 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal0\[2\] Digits.vhd(118) " "Inferred latch for \"Sal0\[2\]\" at Digits.vhd(118)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575419160852 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal0\[3\] Digits.vhd(118) " "Inferred latch for \"Sal0\[3\]\" at Digits.vhd(118)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575419160852 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_zero1 Digits.vhd(118) " "Inferred latch for \"is_zero1\" at Digits.vhd(118)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575419160852 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debug\[0\] Digits.vhd(118) " "Inferred latch for \"debug\[0\]\" at Digits.vhd(118)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575419160852 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debug\[1\] Digits.vhd(118) " "Inferred latch for \"debug\[1\]\" at Digits.vhd(118)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575419160852 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debug\[2\] Digits.vhd(118) " "Inferred latch for \"debug\[2\]\" at Digits.vhd(118)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575419160853 "|Cafetera|Digits:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debug\[3\] Digits.vhd(118) " "Inferred latch for \"debug\[3\]\" at Digits.vhd(118)" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575419160853 "|Cafetera|Digits:D"}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1575419161318 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1575419161318 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1575419161318 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1575419161330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:D\|Sal0\[0\] " "Latch Digits:D\|Sal0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Teclado:T\|data\[0\] " "Ports D and ENA on the latch are fed by the same signal Teclado:T\|data\[0\]" {  } { { "Teclado.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Teclado.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575419161387 ""}  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575419161387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:D\|Sal0\[1\] " "Latch Digits:D\|Sal0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Teclado:T\|data\[1\] " "Ports D and ENA on the latch are fed by the same signal Teclado:T\|data\[1\]" {  } { { "Teclado.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Teclado.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575419161387 ""}  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575419161387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:D\|Sal0\[2\] " "Latch Digits:D\|Sal0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Teclado:T\|data\[2\] " "Ports D and ENA on the latch are fed by the same signal Teclado:T\|data\[2\]" {  } { { "Teclado.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Teclado.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575419161387 ""}  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575419161387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:D\|Sal0\[3\] " "Latch Digits:D\|Sal0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Teclado:T\|data\[3\] " "Ports D and ENA on the latch are fed by the same signal Teclado:T\|data\[3\]" {  } { { "Teclado.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Teclado.vhd" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575419161388 ""}  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575419161388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:D\|Sal1\[0\] " "Latch Digits:D\|Sal1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Teclado:T\|is_digit " "Ports D and ENA on the latch are fed by the same signal Teclado:T\|is_digit" {  } { { "Teclado.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Teclado.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575419161388 ""}  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575419161388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:D\|Sal1\[1\] " "Latch Digits:D\|Sal1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Teclado:T\|is_digit " "Ports D and ENA on the latch are fed by the same signal Teclado:T\|is_digit" {  } { { "Teclado.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Teclado.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575419161388 ""}  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575419161388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:D\|Sal1\[2\] " "Latch Digits:D\|Sal1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Teclado:T\|is_digit " "Ports D and ENA on the latch are fed by the same signal Teclado:T\|is_digit" {  } { { "Teclado.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Teclado.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575419161388 ""}  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575419161388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:D\|Sal1\[3\] " "Latch Digits:D\|Sal1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Teclado:T\|is_digit " "Ports D and ENA on the latch are fed by the same signal Teclado:T\|is_digit" {  } { { "Teclado.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Teclado.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575419161388 ""}  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575419161388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:D\|Sal2\[0\] " "Latch Digits:D\|Sal2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Teclado:T\|is_digit " "Ports D and ENA on the latch are fed by the same signal Teclado:T\|is_digit" {  } { { "Teclado.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Teclado.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575419161388 ""}  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575419161388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:D\|Sal2\[1\] " "Latch Digits:D\|Sal2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Teclado:T\|is_digit " "Ports D and ENA on the latch are fed by the same signal Teclado:T\|is_digit" {  } { { "Teclado.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Teclado.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575419161388 ""}  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575419161388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:D\|Sal2\[2\] " "Latch Digits:D\|Sal2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Teclado:T\|is_digit " "Ports D and ENA on the latch are fed by the same signal Teclado:T\|is_digit" {  } { { "Teclado.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Teclado.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575419161388 ""}  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575419161388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Digits:D\|Sal2\[3\] " "Latch Digits:D\|Sal2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Teclado:T\|is_digit " "Ports D and ENA on the latch are fed by the same signal Teclado:T\|is_digit" {  } { { "Teclado.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Teclado.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575419161388 ""}  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 118 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575419161388 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "siete_seg_t\[0\] GND " "Pin \"siete_seg_t\[0\]\" is stuck at GND" {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575419161457 "|Cafetera|siete_seg_t[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "siete_seg_t\[1\] GND " "Pin \"siete_seg_t\[1\]\" is stuck at GND" {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575419161457 "|Cafetera|siete_seg_t[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "siete_seg_t\[2\] GND " "Pin \"siete_seg_t\[2\]\" is stuck at GND" {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575419161457 "|Cafetera|siete_seg_t[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "siete_seg_t\[3\] GND " "Pin \"siete_seg_t\[3\]\" is stuck at GND" {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575419161457 "|Cafetera|siete_seg_t[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "siete_seg_t\[4\] GND " "Pin \"siete_seg_t\[4\]\" is stuck at GND" {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575419161457 "|Cafetera|siete_seg_t[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "siete_seg_t\[5\] GND " "Pin \"siete_seg_t\[5\]\" is stuck at GND" {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575419161457 "|Cafetera|siete_seg_t[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "siete_seg_t\[6\] GND " "Pin \"siete_seg_t\[6\]\" is stuck at GND" {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575419161457 "|Cafetera|siete_seg_t[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_d\[2\] GND " "Pin \"debug_d\[2\]\" is stuck at GND" {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575419161457 "|Cafetera|debug_d[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bomba_1 GND " "Pin \"bomba_1\" is stuck at GND" {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575419161457 "|Cafetera|bomba_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "bomba_2 GND " "Pin \"bomba_2\" is stuck at GND" {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575419161457 "|Cafetera|bomba_2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1575419161457 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575419161533 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575419162024 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575419162167 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575419162167 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start " "No output dependent on input pin \"start\"" {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575419162215 "|Cafetera|start"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "f1 " "No output dependent on input pin \"f1\"" {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575419162215 "|Cafetera|f1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "f2 " "No output dependent on input pin \"f2\"" {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575419162215 "|Cafetera|f2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1575419162215 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "255 " "Implemented 255 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575419162215 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575419162215 ""} { "Info" "ICUT_CUT_TM_LCELLS" "204 " "Implemented 204 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575419162215 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575419162215 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575419162232 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 18:26:02 2019 " "Processing ended: Tue Dec 03 18:26:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575419162232 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575419162232 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575419162232 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575419162232 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1575419163604 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575419163612 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 18:26:03 2019 " "Processing started: Tue Dec 03 18:26:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575419163612 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1575419163612 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Cafetera -c Cafetera " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Cafetera -c Cafetera" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1575419163612 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1575419163747 ""}
{ "Info" "0" "" "Project  = Cafetera" {  } {  } 0 0 "Project  = Cafetera" 0 0 "Fitter" 0 0 1575419163747 ""}
{ "Info" "0" "" "Revision = Cafetera" {  } {  } 0 0 "Revision = Cafetera" 0 0 "Fitter" 0 0 1575419163747 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1575419163832 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1575419163832 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Cafetera 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Cafetera\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1575419163842 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575419163887 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575419163887 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1575419164091 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1575419164097 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575419164246 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575419164246 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575419164246 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575419164246 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575419164246 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575419164246 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575419164246 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575419164246 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575419164246 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575419164246 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575419164246 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1575419164246 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575419164249 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575419164249 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575419164249 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575419164249 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575419164249 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/" { { 0 { 0 ""} 0 528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575419164249 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/" { { 0 { 0 ""} 0 530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575419164249 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/" { { 0 { 0 ""} 0 532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575419164249 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1575419164249 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575419164250 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575419164250 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575419164250 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575419164250 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1575419164251 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 51 " "No exact pin location assignment(s) for 5 pins of 51 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1575419164596 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "23 " "The Timing Analyzer is analyzing 23 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1575419165122 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Cafetera.sdc " "Synopsys Design Constraints File file not found: 'Cafetera.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1575419165122 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1575419165123 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1575419165126 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1575419165127 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1575419165127 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50MHz~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk50MHz~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575419165150 ""}  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575419165150 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Teclado:T\|Divisor:Div\|cuenta\[21\]  " "Automatically promoted node Teclado:T\|Divisor:Div\|cuenta\[21\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575419165150 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Teclado:T\|Divisor:Div\|cuenta\[21\]~61 " "Destination node Teclado:T\|Divisor:Div\|cuenta\[21\]~61" {  } { { "divisor.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/divisor.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575419165150 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Teclado:T\|data\[0\] " "Destination node Teclado:T\|data\[0\]" {  } { { "Teclado.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Teclado.vhd" 57 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575419165150 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Teclado:T\|data\[1\] " "Destination node Teclado:T\|data\[1\]" {  } { { "Teclado.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Teclado.vhd" 57 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575419165150 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Teclado:T\|data\[2\] " "Destination node Teclado:T\|data\[2\]" {  } { { "Teclado.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Teclado.vhd" 57 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575419165150 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Teclado:T\|data\[3\] " "Destination node Teclado:T\|data\[3\]" {  } { { "Teclado.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Teclado.vhd" 57 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575419165150 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Teclado:T\|is_digit " "Destination node Teclado:T\|is_digit" {  } { { "Teclado.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Teclado.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575419165150 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Teclado:T\|is_oper " "Destination node Teclado:T\|is_oper" {  } { { "Teclado.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Teclado.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575419165150 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1575419165150 ""}  } { { "divisor.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/divisor.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575419165150 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Digits:D\|Selector14~1  " "Automatically promoted node Digits:D\|Selector14~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575419165150 ""}  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 120 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575419165150 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Digits:D\|Selector19~2  " "Automatically promoted node Digits:D\|Selector19~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575419165151 ""}  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 120 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575419165151 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Digits:D\|Selector2~2  " "Automatically promoted node Digits:D\|Selector2~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575419165151 ""}  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575419165151 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Digits:D\|Selector3~2  " "Automatically promoted node Digits:D\|Selector3~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575419165151 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Digits:D\|Selector3~3 " "Destination node Digits:D\|Selector3~3" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575419165151 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1575419165151 ""}  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575419165151 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Digits:D\|Selector9~0  " "Automatically promoted node Digits:D\|Selector9~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575419165151 ""}  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 120 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575419165151 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Digits:D\|Selector21~0  " "Automatically promoted node Digits:D\|Selector21~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575419165151 ""}  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 120 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575419165151 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Teclado:T\|dato  " "Automatically promoted node Teclado:T\|dato " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575419165151 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Digits:D\|state.D3 " "Destination node Digits:D\|state.D3" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575419165151 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Teclado:T\|dato~2 " "Destination node Teclado:T\|dato~2" {  } { { "Teclado.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Teclado.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575419165151 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1575419165151 ""}  } { { "Teclado.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Teclado.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575419165151 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1575419165599 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575419165600 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575419165600 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575419165601 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575419165601 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1575419165602 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1575419165602 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1575419165602 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1575419165626 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1575419165627 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1575419165627 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "5 unused 2.5V 3 2 0 " "Number of I/O pins in group: 5 (unused VREF, 2.5V VCCIO, 3 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1575419165637 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1575419165637 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1575419165637 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575419165638 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575419165638 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575419165638 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 9 39 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575419165638 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575419165638 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575419165638 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 13 47 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575419165638 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 24 28 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 24 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575419165638 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575419165638 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1575419165638 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1575419165638 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575419165730 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1575419165733 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1575419167319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575419167462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1575419167488 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1575419174652 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575419174653 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1575419175289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1575419177153 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1575419177153 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1575419178552 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1575419178552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575419178561 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.85 " "Total time spent on timing analysis during the Fitter is 0.85 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1575419178766 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575419178776 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575419179173 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575419179173 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575419179781 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575419180461 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/output_files/Cafetera.fit.smsg " "Generated suppressed messages file D:/Enrique/Documentos/GitHub/VLSI/Proyecto/output_files/Cafetera.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1575419180833 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5938 " "Peak virtual memory: 5938 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575419181262 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 18:26:21 2019 " "Processing ended: Tue Dec 03 18:26:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575419181262 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575419181262 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575419181262 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1575419181262 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1575419182468 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575419182475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 18:26:22 2019 " "Processing started: Tue Dec 03 18:26:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575419182475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1575419182475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Cafetera -c Cafetera " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Cafetera -c Cafetera" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1575419182476 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1575419182799 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1575419184660 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1575419184806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575419185694 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 18:26:25 2019 " "Processing ended: Tue Dec 03 18:26:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575419185694 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575419185694 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575419185694 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1575419185694 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1575419186340 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1575419187038 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575419187045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 18:26:26 2019 " "Processing started: Tue Dec 03 18:26:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575419187045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1575419187045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Cafetera -c Cafetera " "Command: quartus_sta Cafetera -c Cafetera" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1575419187045 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1575419187195 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1575419187401 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1575419187401 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575419187455 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575419187455 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "23 " "The Timing Analyzer is analyzing 23 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1575419187712 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Cafetera.sdc " "Synopsys Design Constraints File file not found: 'Cafetera.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1575419187737 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1575419187738 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk50MHz clk50MHz " "create_clock -period 1.000 -name clk50MHz clk50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575419187739 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Teclado:T\|Divisor:Div\|cuenta\[21\] Teclado:T\|Divisor:Div\|cuenta\[21\] " "create_clock -period 1.000 -name Teclado:T\|Divisor:Div\|cuenta\[21\] Teclado:T\|Divisor:Div\|cuenta\[21\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575419187739 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Digits:D\|state.D1 Digits:D\|state.D1 " "create_clock -period 1.000 -name Digits:D\|state.D1 Digits:D\|state.D1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575419187739 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Teclado:T\|dato Teclado:T\|dato " "create_clock -period 1.000 -name Teclado:T\|dato Teclado:T\|dato" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575419187739 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Digits:D\|state.D2 Digits:D\|state.D2 " "create_clock -period 1.000 -name Digits:D\|state.D2 Digits:D\|state.D2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575419187739 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Digits:D\|state.Idle Digits:D\|state.Idle " "create_clock -period 1.000 -name Digits:D\|state.Idle Digits:D\|state.Idle" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575419187739 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575419187739 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1575419187741 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575419187743 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1575419187744 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1575419187753 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1575419187759 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575419187762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.217 " "Worst-case setup slack is -6.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419187764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419187764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.217            -120.995 Teclado:T\|Divisor:Div\|cuenta\[21\]  " "   -6.217            -120.995 Teclado:T\|Divisor:Div\|cuenta\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419187764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.122             -13.539 Teclado:T\|dato  " "   -4.122             -13.539 Teclado:T\|dato " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419187764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.274             -35.845 Digits:D\|state.D2  " "   -3.274             -35.845 Digits:D\|state.D2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419187764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.267             -15.240 Digits:D\|state.D1  " "   -3.267             -15.240 Digits:D\|state.D1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419187764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.044             -28.661 Digits:D\|state.Idle  " "   -3.044             -28.661 Digits:D\|state.Idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419187764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.328             -27.318 clk50MHz  " "   -2.328             -27.318 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419187764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575419187764 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.104 " "Worst-case hold slack is 0.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419187770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419187770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 Digits:D\|state.D1  " "    0.104               0.000 Digits:D\|state.D1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419187770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 clk50MHz  " "    0.362               0.000 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419187770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 Teclado:T\|Divisor:Div\|cuenta\[21\]  " "    0.378               0.000 Teclado:T\|Divisor:Div\|cuenta\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419187770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 Teclado:T\|dato  " "    0.378               0.000 Teclado:T\|dato " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419187770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.470               0.000 Digits:D\|state.Idle  " "    1.470               0.000 Digits:D\|state.Idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419187770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.545               0.000 Digits:D\|state.D2  " "    1.545               0.000 Digits:D\|state.D2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419187770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575419187770 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575419187773 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575419187775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419187778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419187778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -33.866 clk50MHz  " "   -3.000             -33.866 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419187778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -60.329 Teclado:T\|Divisor:Div\|cuenta\[21\]  " "   -1.403             -60.329 Teclado:T\|Divisor:Div\|cuenta\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419187778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 Teclado:T\|dato  " "   -1.403              -5.612 Teclado:T\|dato " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419187778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 Digits:D\|state.D2  " "    0.313               0.000 Digits:D\|state.D2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419187778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 Digits:D\|state.D1  " "    0.378               0.000 Digits:D\|state.D1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419187778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 Digits:D\|state.Idle  " "    0.378               0.000 Digits:D\|state.Idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419187778 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575419187778 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1575419187795 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1575419187819 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1575419188467 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575419188547 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575419188556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.597 " "Worst-case setup slack is -5.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.597            -105.761 Teclado:T\|Divisor:Div\|cuenta\[21\]  " "   -5.597            -105.761 Teclado:T\|Divisor:Div\|cuenta\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.814             -12.451 Teclado:T\|dato  " "   -3.814             -12.451 Teclado:T\|dato " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.194             -14.547 Digits:D\|state.D1  " "   -3.194             -14.547 Digits:D\|state.D1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.989             -33.343 Digits:D\|state.D2  " "   -2.989             -33.343 Digits:D\|state.D2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.929             -27.718 Digits:D\|state.Idle  " "   -2.929             -27.718 Digits:D\|state.Idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.004             -22.620 clk50MHz  " "   -2.004             -22.620 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575419188558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.124 " "Worst-case hold slack is 0.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 Digits:D\|state.D1  " "    0.124               0.000 Digits:D\|state.D1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 clk50MHz  " "    0.328               0.000 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 Teclado:T\|Divisor:Div\|cuenta\[21\]  " "    0.339               0.000 Teclado:T\|Divisor:Div\|cuenta\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 Teclado:T\|dato  " "    0.339               0.000 Teclado:T\|dato " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.321               0.000 Digits:D\|state.Idle  " "    1.321               0.000 Digits:D\|state.Idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.417               0.000 Digits:D\|state.D2  " "    1.417               0.000 Digits:D\|state.D2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575419188565 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575419188568 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575419188572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -33.866 clk50MHz  " "   -3.000             -33.866 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -60.329 Teclado:T\|Divisor:Div\|cuenta\[21\]  " "   -1.403             -60.329 Teclado:T\|Divisor:Div\|cuenta\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 Teclado:T\|dato  " "   -1.403              -5.612 Teclado:T\|dato " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249               0.000 Digits:D\|state.D2  " "    0.249               0.000 Digits:D\|state.D2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 Digits:D\|state.Idle  " "    0.351               0.000 Digits:D\|state.Idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 Digits:D\|state.D1  " "    0.358               0.000 Digits:D\|state.D1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575419188574 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1575419188586 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575419188751 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575419188754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.262 " "Worst-case setup slack is -2.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.262             -26.838 Teclado:T\|Divisor:Div\|cuenta\[21\]  " "   -2.262             -26.838 Teclado:T\|Divisor:Div\|cuenta\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.456              -3.748 Teclado:T\|dato  " "   -1.456              -3.748 Teclado:T\|dato " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.379             -12.881 Digits:D\|state.D2  " "   -1.379             -12.881 Digits:D\|state.D2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.062              -4.148 Digits:D\|state.D1  " "   -1.062              -4.148 Digits:D\|state.D1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.009              -1.360 clk50MHz  " "   -1.009              -1.360 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.712              -6.205 Digits:D\|state.Idle  " "   -0.712              -6.205 Digits:D\|state.Idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575419188757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.156 " "Worst-case hold slack is 0.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 clk50MHz  " "    0.156               0.000 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 Teclado:T\|Divisor:Div\|cuenta\[21\]  " "    0.166               0.000 Teclado:T\|Divisor:Div\|cuenta\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 Teclado:T\|dato  " "    0.166               0.000 Teclado:T\|dato " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 Digits:D\|state.D1  " "    0.336               0.000 Digits:D\|state.D1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 Digits:D\|state.D2  " "    0.405               0.000 Digits:D\|state.D2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.550               0.000 Digits:D\|state.Idle  " "    0.550               0.000 Digits:D\|state.Idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575419188762 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575419188765 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575419188768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -25.807 clk50MHz  " "   -3.000             -25.807 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -43.000 Teclado:T\|Divisor:Div\|cuenta\[21\]  " "   -1.000             -43.000 Teclado:T\|Divisor:Div\|cuenta\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 Teclado:T\|dato  " "   -1.000              -4.000 Teclado:T\|dato " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 Digits:D\|state.D2  " "    0.292               0.000 Digits:D\|state.D2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 Digits:D\|state.D1  " "    0.311               0.000 Digits:D\|state.D1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 Digits:D\|state.Idle  " "    0.329               0.000 Digits:D\|state.Idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575419188771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575419188771 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1575419189656 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1575419189657 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575419189705 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 18:26:29 2019 " "Processing ended: Tue Dec 03 18:26:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575419189705 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575419189705 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575419189705 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1575419189705 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1575419190882 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575419190889 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 18:26:30 2019 " "Processing started: Tue Dec 03 18:26:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575419190889 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1575419190889 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Cafetera -c Cafetera " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Cafetera -c Cafetera" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1575419190889 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1575419191376 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1575419191421 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Cafetera.vho D:/Enrique/Documentos/GitHub/VLSI/Proyecto/simulation/custom/ simulation " "Generated file Cafetera.vho in folder \"D:/Enrique/Documentos/GitHub/VLSI/Proyecto/simulation/custom/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575419191534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4668 " "Peak virtual memory: 4668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575419191601 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 18:26:31 2019 " "Processing ended: Tue Dec 03 18:26:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575419191601 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575419191601 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575419191601 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1575419191601 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 95 s " "Quartus Prime Full Compilation was successful. 0 errors, 95 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1575419192230 ""}
