---------------------------------------------
-- USIMM: the Utah SImulated Memory Module --
--              Version: 1.3               --
---------------------------------------------
LEVEL: 24
PATH: 8388608
NODE: 16777215
SLOT: 67108860
BLOCK: 33554430
Z: 4
U: 0.500000
OV_TRESHOLD: 100
STASH_SIZE: 200
BK_EVICTION: 1
EMPTY_TOP: 0
TOP_CACHE: 10
TRACE_SIZE: 100000
LZ: 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 
 = 96 ~> path length
L1: 9   Z1:4
L2: 15   Z2:4
L3: 18   Z3:4

CACHE_ENABLE: 1
WRITE_BYPASS: 0

SUBTREE_ENABLE: 1
SUBTREE_SIZE: 32768
SUBTREE_SLOT: 512
SUBTREE_BUCKET: 127
SUBTREE_LEVEL: 7

RHO_ENABLE: 0
RHO_LEVEL: 19
RHO_Z: 2
RHO_PATH: 262144
RHO_NODE: 524287
RHO_SLOT: 1048574
RHO_BLOCK: 524287
RHO_SET: 16000
RHO_WAY: 10
RHO_OV_TRESHOLD: 160
RHO_STASH_SIZE: 200
RHO_BK_EVICTION: 1
RHO_EMPTY_TOP: 0
RHO_TOP_CACHE: 0
Initializing.
Core 0: Input trace file /mnt/c/trace/deepsjeng : Addresses will have prefix 0
Reading vi file: 1Gb_x16.vi	
4 Chips per Rank
----------------------------------------------------------------------------------------
------------------------
- SIMULATOR PARAMETERS -
------------------------

-------------
- PROCESSOR -
-------------
PROCESSOR_CLK_MULTIPLIER:        4
ROBSIZE:                       160
MAX_FETCH:                       4
MAX_RETIRE:                      4
PIPELINEDEPTH:                  10

---------------
- DRAM Config -
---------------
NUM_CHANNELS:                    4
NUM_RANKS:                       2
NUM_BANKS:                       8
NUM_ROWS:                    32768
NUM_COLUMNS:                   128

---------------
- DRAM Timing -
---------------
T_RCD:                          44
T_RP:                           44
T_CAS:                          44
T_RC:                          156
T_RAS:                         112
T_RRD:                          20
T_FAW:                         128
T_WR:                           48
T_WTR:                          24
T_RTP:                          24
T_CCD:                          16
T_RFC:                         352
T_REFI:                      24960
T_CWD:                          20
T_RTRS:                          8
T_PD_MIN:                       16
T_XP:                           20
T_XP_DLL:                       80
T_DATA_TRANS:                   16

---------------------------
- DRAM Idd Specifications -
---------------------------
VDD:                        01.50
IDD0:                       120.00
IDD2P0:                     12.00
IDD2P1:                     45.00
IDD2N:                      70.00
IDD3P:                      45.00
IDD3N:                      67.00
IDD4R:                      250.00
IDD4W:                      250.00
IDD5:                       260.00

-------------------
- DRAM Controller -
-------------------
WQ_CAPACITY:                    96
ADDRESS_MAPPING:                 0
WQ_LOOKUP_LATENCY:              10

----------------------------------------------------------------------------------------
Starting simulation.
