ARM GAS  C:\Users\ardav\AppData\Local\Temp\ccwKGGYc.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  23              	MX_GPIO_Init:
  24              	.LFB68:
  25              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
ARM GAS  C:\Users\ardav\AppData\Local\Temp\ccwKGGYc.s 			page 2


  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE BEGIN PV */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE END PV */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  50:Core/Src/main.c **** void SystemClock_Config(void);
  51:Core/Src/main.c **** static void MX_GPIO_Init(void);
  52:Core/Src/main.c **** static void MX_SPI1_Init(void);
  53:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE END PFP */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  58:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE END 0 */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /**
  63:Core/Src/main.c ****   * @brief  The application entry point.
  64:Core/Src/main.c ****   * @retval int
  65:Core/Src/main.c ****   */
  66:Core/Src/main.c **** int main(void)
  67:Core/Src/main.c **** {
  68:Core/Src/main.c **** 
  69:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c ****   /* USER CODE END 1 */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  76:Core/Src/main.c ****   HAL_Init();
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* USER CODE END Init */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* Configure the system clock */
  83:Core/Src/main.c ****   SystemClock_Config();
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE END SysInit */
  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   /* Initialize all configured peripherals */
  90:Core/Src/main.c ****   MX_GPIO_Init();
ARM GAS  C:\Users\ardav\AppData\Local\Temp\ccwKGGYc.s 			page 3


  91:Core/Src/main.c ****   MX_SPI1_Init();
  92:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* USER CODE END 2 */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* Infinite loop */
  97:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  98:Core/Src/main.c ****   while (1)
  99:Core/Src/main.c ****   {
 100:Core/Src/main.c ****     /* USER CODE END WHILE */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 103:Core/Src/main.c ****   }
 104:Core/Src/main.c ****   /* USER CODE END 3 */
 105:Core/Src/main.c **** }
 106:Core/Src/main.c **** 
 107:Core/Src/main.c **** /**
 108:Core/Src/main.c ****   * @brief System Clock Configuration
 109:Core/Src/main.c ****   * @retval None
 110:Core/Src/main.c ****   */
 111:Core/Src/main.c **** void SystemClock_Config(void)
 112:Core/Src/main.c **** {
 113:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 114:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 115:Core/Src/main.c **** 
 116:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 117:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 118:Core/Src/main.c ****   */
 119:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 120:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 121:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 122:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 123:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 124:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 125:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 126:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 127:Core/Src/main.c ****   {
 128:Core/Src/main.c ****     Error_Handler();
 129:Core/Src/main.c ****   }
 130:Core/Src/main.c **** 
 131:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 132:Core/Src/main.c ****   */
 133:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 134:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 135:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 136:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 137:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 138:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 139:Core/Src/main.c **** 
 140:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 141:Core/Src/main.c ****   {
 142:Core/Src/main.c ****     Error_Handler();
 143:Core/Src/main.c ****   }
 144:Core/Src/main.c **** }
 145:Core/Src/main.c **** 
 146:Core/Src/main.c **** /**
 147:Core/Src/main.c ****   * @brief SPI1 Initialization Function
ARM GAS  C:\Users\ardav\AppData\Local\Temp\ccwKGGYc.s 			page 4


 148:Core/Src/main.c ****   * @param None
 149:Core/Src/main.c ****   * @retval None
 150:Core/Src/main.c ****   */
 151:Core/Src/main.c **** static void MX_SPI1_Init(void)
 152:Core/Src/main.c **** {
 153:Core/Src/main.c **** 
 154:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 155:Core/Src/main.c **** 
 156:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 157:Core/Src/main.c **** 
 158:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 159:Core/Src/main.c **** 
 160:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 161:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 162:Core/Src/main.c ****   hspi1.Instance = SPI1;
 163:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 164:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 165:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 166:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 167:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 168:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 169:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 170:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 171:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 172:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 173:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 174:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 175:Core/Src/main.c ****   {
 176:Core/Src/main.c ****     Error_Handler();
 177:Core/Src/main.c ****   }
 178:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 179:Core/Src/main.c **** 
 180:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 181:Core/Src/main.c **** 
 182:Core/Src/main.c **** }
 183:Core/Src/main.c **** 
 184:Core/Src/main.c **** /**
 185:Core/Src/main.c ****   * @brief GPIO Initialization Function
 186:Core/Src/main.c ****   * @param None
 187:Core/Src/main.c ****   * @retval None
 188:Core/Src/main.c ****   */
 189:Core/Src/main.c **** static void MX_GPIO_Init(void)
 190:Core/Src/main.c **** {
  26              		.loc 1 190 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 24
  33              		.cfi_offset 4, -24
  34              		.cfi_offset 5, -20
  35              		.cfi_offset 6, -16
  36              		.cfi_offset 7, -12
  37              		.cfi_offset 8, -8
  38              		.cfi_offset 14, -4
  39 0004 88B0     		sub	sp, sp, #32
ARM GAS  C:\Users\ardav\AppData\Local\Temp\ccwKGGYc.s 			page 5


  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 56
 191:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  42              		.loc 1 191 3 view .LVU1
  43              		.loc 1 191 20 is_stmt 0 view .LVU2
  44 0006 0024     		movs	r4, #0
  45 0008 0494     		str	r4, [sp, #16]
  46 000a 0594     		str	r4, [sp, #20]
  47 000c 0694     		str	r4, [sp, #24]
  48 000e 0794     		str	r4, [sp, #28]
 192:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 193:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 194:Core/Src/main.c **** 
 195:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 196:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  49              		.loc 1 196 3 is_stmt 1 view .LVU3
  50              	.LBB4:
  51              		.loc 1 196 3 view .LVU4
  52              		.loc 1 196 3 view .LVU5
  53 0010 244B     		ldr	r3, .L3
  54 0012 9A69     		ldr	r2, [r3, #24]
  55 0014 42F01002 		orr	r2, r2, #16
  56 0018 9A61     		str	r2, [r3, #24]
  57              		.loc 1 196 3 view .LVU6
  58 001a 9A69     		ldr	r2, [r3, #24]
  59 001c 02F01002 		and	r2, r2, #16
  60 0020 0092     		str	r2, [sp]
  61              		.loc 1 196 3 view .LVU7
  62 0022 009A     		ldr	r2, [sp]
  63              	.LBE4:
  64              		.loc 1 196 3 view .LVU8
 197:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  65              		.loc 1 197 3 view .LVU9
  66              	.LBB5:
  67              		.loc 1 197 3 view .LVU10
  68              		.loc 1 197 3 view .LVU11
  69 0024 9A69     		ldr	r2, [r3, #24]
  70 0026 42F02002 		orr	r2, r2, #32
  71 002a 9A61     		str	r2, [r3, #24]
  72              		.loc 1 197 3 view .LVU12
  73 002c 9A69     		ldr	r2, [r3, #24]
  74 002e 02F02002 		and	r2, r2, #32
  75 0032 0192     		str	r2, [sp, #4]
  76              		.loc 1 197 3 view .LVU13
  77 0034 019A     		ldr	r2, [sp, #4]
  78              	.LBE5:
  79              		.loc 1 197 3 view .LVU14
 198:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  80              		.loc 1 198 3 view .LVU15
  81              	.LBB6:
  82              		.loc 1 198 3 view .LVU16
  83              		.loc 1 198 3 view .LVU17
  84 0036 9A69     		ldr	r2, [r3, #24]
  85 0038 42F00402 		orr	r2, r2, #4
  86 003c 9A61     		str	r2, [r3, #24]
  87              		.loc 1 198 3 view .LVU18
  88 003e 9A69     		ldr	r2, [r3, #24]
ARM GAS  C:\Users\ardav\AppData\Local\Temp\ccwKGGYc.s 			page 6


  89 0040 02F00402 		and	r2, r2, #4
  90 0044 0292     		str	r2, [sp, #8]
  91              		.loc 1 198 3 view .LVU19
  92 0046 029A     		ldr	r2, [sp, #8]
  93              	.LBE6:
  94              		.loc 1 198 3 view .LVU20
 199:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  95              		.loc 1 199 3 view .LVU21
  96              	.LBB7:
  97              		.loc 1 199 3 view .LVU22
  98              		.loc 1 199 3 view .LVU23
  99 0048 9A69     		ldr	r2, [r3, #24]
 100 004a 42F00802 		orr	r2, r2, #8
 101 004e 9A61     		str	r2, [r3, #24]
 102              		.loc 1 199 3 view .LVU24
 103 0050 9B69     		ldr	r3, [r3, #24]
 104 0052 03F00803 		and	r3, r3, #8
 105 0056 0393     		str	r3, [sp, #12]
 106              		.loc 1 199 3 view .LVU25
 107 0058 039B     		ldr	r3, [sp, #12]
 108              	.LBE7:
 109              		.loc 1 199 3 view .LVU26
 200:Core/Src/main.c **** 
 201:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 202:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 110              		.loc 1 202 3 view .LVU27
 111 005a DFF84C80 		ldr	r8, .L3+4
 112 005e 2246     		mov	r2, r4
 113 0060 4FF40051 		mov	r1, #8192
 114 0064 4046     		mov	r0, r8
 115 0066 FFF7FEFF 		bl	HAL_GPIO_WritePin
 116              	.LVL0:
 203:Core/Src/main.c **** 
 204:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 205:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 117              		.loc 1 205 3 view .LVU28
 118 006a 104E     		ldr	r6, .L3+8
 119 006c 2246     		mov	r2, r4
 120 006e 0121     		movs	r1, #1
 121 0070 3046     		mov	r0, r6
 122 0072 FFF7FEFF 		bl	HAL_GPIO_WritePin
 123              	.LVL1:
 206:Core/Src/main.c **** 
 207:Core/Src/main.c ****   /*Configure GPIO pin : PC13 */
 208:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13;
 124              		.loc 1 208 3 view .LVU29
 125              		.loc 1 208 23 is_stmt 0 view .LVU30
 126 0076 4FF40053 		mov	r3, #8192
 127 007a 0493     		str	r3, [sp, #16]
 209:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 128              		.loc 1 209 3 is_stmt 1 view .LVU31
 129              		.loc 1 209 24 is_stmt 0 view .LVU32
 130 007c 0125     		movs	r5, #1
 131 007e 0595     		str	r5, [sp, #20]
 210:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 132              		.loc 1 210 3 is_stmt 1 view .LVU33
 133              		.loc 1 210 24 is_stmt 0 view .LVU34
ARM GAS  C:\Users\ardav\AppData\Local\Temp\ccwKGGYc.s 			page 7


 134 0080 0694     		str	r4, [sp, #24]
 211:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 135              		.loc 1 211 3 is_stmt 1 view .LVU35
 136              		.loc 1 211 25 is_stmt 0 view .LVU36
 137 0082 0227     		movs	r7, #2
 138 0084 0797     		str	r7, [sp, #28]
 212:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 139              		.loc 1 212 3 is_stmt 1 view .LVU37
 140 0086 04A9     		add	r1, sp, #16
 141 0088 4046     		mov	r0, r8
 142 008a FFF7FEFF 		bl	HAL_GPIO_Init
 143              	.LVL2:
 213:Core/Src/main.c **** 
 214:Core/Src/main.c ****   /*Configure GPIO pin : PB0 */
 215:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0;
 144              		.loc 1 215 3 view .LVU38
 145              		.loc 1 215 23 is_stmt 0 view .LVU39
 146 008e 0495     		str	r5, [sp, #16]
 216:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 147              		.loc 1 216 3 is_stmt 1 view .LVU40
 148              		.loc 1 216 24 is_stmt 0 view .LVU41
 149 0090 0595     		str	r5, [sp, #20]
 217:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 150              		.loc 1 217 3 is_stmt 1 view .LVU42
 151              		.loc 1 217 24 is_stmt 0 view .LVU43
 152 0092 0694     		str	r4, [sp, #24]
 218:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 153              		.loc 1 218 3 is_stmt 1 view .LVU44
 154              		.loc 1 218 25 is_stmt 0 view .LVU45
 155 0094 0797     		str	r7, [sp, #28]
 219:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 156              		.loc 1 219 3 is_stmt 1 view .LVU46
 157 0096 04A9     		add	r1, sp, #16
 158 0098 3046     		mov	r0, r6
 159 009a FFF7FEFF 		bl	HAL_GPIO_Init
 160              	.LVL3:
 220:Core/Src/main.c **** 
 221:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 222:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 223:Core/Src/main.c **** }
 161              		.loc 1 223 1 is_stmt 0 view .LVU47
 162 009e 08B0     		add	sp, sp, #32
 163              	.LCFI2:
 164              		.cfi_def_cfa_offset 24
 165              		@ sp needed
 166 00a0 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 167              	.L4:
 168              		.align	2
 169              	.L3:
 170 00a4 00100240 		.word	1073876992
 171 00a8 00100140 		.word	1073811456
 172 00ac 000C0140 		.word	1073810432
 173              		.cfi_endproc
 174              	.LFE68:
 176              		.section	.text.Error_Handler,"ax",%progbits
 177              		.align	1
 178              		.global	Error_Handler
ARM GAS  C:\Users\ardav\AppData\Local\Temp\ccwKGGYc.s 			page 8


 179              		.syntax unified
 180              		.thumb
 181              		.thumb_func
 183              	Error_Handler:
 184              	.LFB69:
 224:Core/Src/main.c **** 
 225:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 226:Core/Src/main.c **** 
 227:Core/Src/main.c **** /* USER CODE END 4 */
 228:Core/Src/main.c **** 
 229:Core/Src/main.c **** /**
 230:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 231:Core/Src/main.c ****   * @retval None
 232:Core/Src/main.c ****   */
 233:Core/Src/main.c **** void Error_Handler(void)
 234:Core/Src/main.c **** {
 185              		.loc 1 234 1 is_stmt 1 view -0
 186              		.cfi_startproc
 187              		@ Volatile: function does not return.
 188              		@ args = 0, pretend = 0, frame = 0
 189              		@ frame_needed = 0, uses_anonymous_args = 0
 190              		@ link register save eliminated.
 235:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 236:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 237:Core/Src/main.c ****   __disable_irq();
 191              		.loc 1 237 3 view .LVU49
 192              	.LBB8:
 193              	.LBI8:
 194              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
ARM GAS  C:\Users\ardav\AppData\Local\Temp\ccwKGGYc.s 			page 9


  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\ardav\AppData\Local\Temp\ccwKGGYc.s 			page 10


  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 195              		.loc 2 140 27 view .LVU50
 196              	.LBB9:
ARM GAS  C:\Users\ardav\AppData\Local\Temp\ccwKGGYc.s 			page 11


 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 197              		.loc 2 142 3 view .LVU51
 198              		.syntax unified
 199              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 200 0000 72B6     		cpsid i
 201              	@ 0 "" 2
 202              		.thumb
 203              		.syntax unified
 204              	.L6:
 205              	.LBE9:
 206              	.LBE8:
 238:Core/Src/main.c ****   while (1)
 207              		.loc 1 238 3 discriminator 1 view .LVU52
 239:Core/Src/main.c ****   {
 240:Core/Src/main.c ****   }
 208              		.loc 1 240 3 discriminator 1 view .LVU53
 238:Core/Src/main.c ****   while (1)
 209              		.loc 1 238 9 discriminator 1 view .LVU54
 210 0002 FEE7     		b	.L6
 211              		.cfi_endproc
 212              	.LFE69:
 214              		.section	.text.MX_SPI1_Init,"ax",%progbits
 215              		.align	1
 216              		.syntax unified
 217              		.thumb
 218              		.thumb_func
 220              	MX_SPI1_Init:
 221              	.LFB67:
 152:Core/Src/main.c **** 
 222              		.loc 1 152 1 view -0
 223              		.cfi_startproc
 224              		@ args = 0, pretend = 0, frame = 0
 225              		@ frame_needed = 0, uses_anonymous_args = 0
 226 0000 08B5     		push	{r3, lr}
 227              	.LCFI3:
 228              		.cfi_def_cfa_offset 8
 229              		.cfi_offset 3, -8
 230              		.cfi_offset 14, -4
 162:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 231              		.loc 1 162 3 view .LVU56
 162:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 232              		.loc 1 162 18 is_stmt 0 view .LVU57
 233 0002 0D48     		ldr	r0, .L11
 234 0004 0D4B     		ldr	r3, .L11+4
 235 0006 0360     		str	r3, [r0]
 163:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 236              		.loc 1 163 3 is_stmt 1 view .LVU58
 163:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 237              		.loc 1 163 19 is_stmt 0 view .LVU59
 238 0008 4FF48273 		mov	r3, #260
 239 000c 4360     		str	r3, [r0, #4]
 164:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 240              		.loc 1 164 3 is_stmt 1 view .LVU60
 164:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 241              		.loc 1 164 24 is_stmt 0 view .LVU61
 242 000e 0023     		movs	r3, #0
ARM GAS  C:\Users\ardav\AppData\Local\Temp\ccwKGGYc.s 			page 12


 243 0010 8360     		str	r3, [r0, #8]
 165:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 244              		.loc 1 165 3 is_stmt 1 view .LVU62
 165:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 245              		.loc 1 165 23 is_stmt 0 view .LVU63
 246 0012 C360     		str	r3, [r0, #12]
 166:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 247              		.loc 1 166 3 is_stmt 1 view .LVU64
 166:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 248              		.loc 1 166 26 is_stmt 0 view .LVU65
 249 0014 0361     		str	r3, [r0, #16]
 167:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 250              		.loc 1 167 3 is_stmt 1 view .LVU66
 167:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 251              		.loc 1 167 23 is_stmt 0 view .LVU67
 252 0016 4361     		str	r3, [r0, #20]
 168:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 253              		.loc 1 168 3 is_stmt 1 view .LVU68
 168:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 254              		.loc 1 168 18 is_stmt 0 view .LVU69
 255 0018 4FF40072 		mov	r2, #512
 256 001c 8261     		str	r2, [r0, #24]
 169:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 257              		.loc 1 169 3 is_stmt 1 view .LVU70
 169:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 258              		.loc 1 169 32 is_stmt 0 view .LVU71
 259 001e 2822     		movs	r2, #40
 260 0020 C261     		str	r2, [r0, #28]
 170:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 261              		.loc 1 170 3 is_stmt 1 view .LVU72
 170:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 262              		.loc 1 170 23 is_stmt 0 view .LVU73
 263 0022 0362     		str	r3, [r0, #32]
 171:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 264              		.loc 1 171 3 is_stmt 1 view .LVU74
 171:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 265              		.loc 1 171 21 is_stmt 0 view .LVU75
 266 0024 4362     		str	r3, [r0, #36]
 172:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 267              		.loc 1 172 3 is_stmt 1 view .LVU76
 172:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 268              		.loc 1 172 29 is_stmt 0 view .LVU77
 269 0026 8362     		str	r3, [r0, #40]
 173:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 270              		.loc 1 173 3 is_stmt 1 view .LVU78
 173:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 271              		.loc 1 173 28 is_stmt 0 view .LVU79
 272 0028 0A23     		movs	r3, #10
 273 002a C362     		str	r3, [r0, #44]
 174:Core/Src/main.c ****   {
 274              		.loc 1 174 3 is_stmt 1 view .LVU80
 174:Core/Src/main.c ****   {
 275              		.loc 1 174 7 is_stmt 0 view .LVU81
 276 002c FFF7FEFF 		bl	HAL_SPI_Init
 277              	.LVL4:
 174:Core/Src/main.c ****   {
 278              		.loc 1 174 6 view .LVU82
ARM GAS  C:\Users\ardav\AppData\Local\Temp\ccwKGGYc.s 			page 13


 279 0030 00B9     		cbnz	r0, .L10
 182:Core/Src/main.c **** 
 280              		.loc 1 182 1 view .LVU83
 281 0032 08BD     		pop	{r3, pc}
 282              	.L10:
 176:Core/Src/main.c ****   }
 283              		.loc 1 176 5 is_stmt 1 view .LVU84
 284 0034 FFF7FEFF 		bl	Error_Handler
 285              	.LVL5:
 286              	.L12:
 287              		.align	2
 288              	.L11:
 289 0038 00000000 		.word	.LANCHOR0
 290 003c 00300140 		.word	1073819648
 291              		.cfi_endproc
 292              	.LFE67:
 294              		.section	.text.SystemClock_Config,"ax",%progbits
 295              		.align	1
 296              		.global	SystemClock_Config
 297              		.syntax unified
 298              		.thumb
 299              		.thumb_func
 301              	SystemClock_Config:
 302              	.LFB66:
 112:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 303              		.loc 1 112 1 view -0
 304              		.cfi_startproc
 305              		@ args = 0, pretend = 0, frame = 64
 306              		@ frame_needed = 0, uses_anonymous_args = 0
 307 0000 00B5     		push	{lr}
 308              	.LCFI4:
 309              		.cfi_def_cfa_offset 4
 310              		.cfi_offset 14, -4
 311 0002 91B0     		sub	sp, sp, #68
 312              	.LCFI5:
 313              		.cfi_def_cfa_offset 72
 113:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 314              		.loc 1 113 3 view .LVU86
 113:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 315              		.loc 1 113 22 is_stmt 0 view .LVU87
 316 0004 2822     		movs	r2, #40
 317 0006 0021     		movs	r1, #0
 318 0008 06A8     		add	r0, sp, #24
 319 000a FFF7FEFF 		bl	memset
 320              	.LVL6:
 114:Core/Src/main.c **** 
 321              		.loc 1 114 3 is_stmt 1 view .LVU88
 114:Core/Src/main.c **** 
 322              		.loc 1 114 22 is_stmt 0 view .LVU89
 323 000e 0023     		movs	r3, #0
 324 0010 0193     		str	r3, [sp, #4]
 325 0012 0293     		str	r3, [sp, #8]
 326 0014 0393     		str	r3, [sp, #12]
 327 0016 0493     		str	r3, [sp, #16]
 328 0018 0593     		str	r3, [sp, #20]
 119:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 329              		.loc 1 119 3 is_stmt 1 view .LVU90
ARM GAS  C:\Users\ardav\AppData\Local\Temp\ccwKGGYc.s 			page 14


 119:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 330              		.loc 1 119 36 is_stmt 0 view .LVU91
 331 001a 0122     		movs	r2, #1
 332 001c 0692     		str	r2, [sp, #24]
 120:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 333              		.loc 1 120 3 is_stmt 1 view .LVU92
 120:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 334              		.loc 1 120 30 is_stmt 0 view .LVU93
 335 001e 4FF48033 		mov	r3, #65536
 336 0022 0793     		str	r3, [sp, #28]
 121:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 337              		.loc 1 121 3 is_stmt 1 view .LVU94
 122:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 338              		.loc 1 122 3 view .LVU95
 122:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 339              		.loc 1 122 30 is_stmt 0 view .LVU96
 340 0024 0A92     		str	r2, [sp, #40]
 123:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 341              		.loc 1 123 3 is_stmt 1 view .LVU97
 123:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 342              		.loc 1 123 34 is_stmt 0 view .LVU98
 343 0026 0222     		movs	r2, #2
 344 0028 0D92     		str	r2, [sp, #52]
 124:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 345              		.loc 1 124 3 is_stmt 1 view .LVU99
 124:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 346              		.loc 1 124 35 is_stmt 0 view .LVU100
 347 002a 0E93     		str	r3, [sp, #56]
 125:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 348              		.loc 1 125 3 is_stmt 1 view .LVU101
 125:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 349              		.loc 1 125 32 is_stmt 0 view .LVU102
 350 002c 4FF4E013 		mov	r3, #1835008
 351 0030 0F93     		str	r3, [sp, #60]
 126:Core/Src/main.c ****   {
 352              		.loc 1 126 3 is_stmt 1 view .LVU103
 126:Core/Src/main.c ****   {
 353              		.loc 1 126 7 is_stmt 0 view .LVU104
 354 0032 06A8     		add	r0, sp, #24
 355 0034 FFF7FEFF 		bl	HAL_RCC_OscConfig
 356              	.LVL7:
 126:Core/Src/main.c ****   {
 357              		.loc 1 126 6 view .LVU105
 358 0038 80B9     		cbnz	r0, .L17
 133:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 359              		.loc 1 133 3 is_stmt 1 view .LVU106
 133:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 360              		.loc 1 133 31 is_stmt 0 view .LVU107
 361 003a 0F23     		movs	r3, #15
 362 003c 0193     		str	r3, [sp, #4]
 135:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 363              		.loc 1 135 3 is_stmt 1 view .LVU108
 135:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 364              		.loc 1 135 34 is_stmt 0 view .LVU109
 365 003e 0221     		movs	r1, #2
 366 0040 0291     		str	r1, [sp, #8]
 136:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
ARM GAS  C:\Users\ardav\AppData\Local\Temp\ccwKGGYc.s 			page 15


 367              		.loc 1 136 3 is_stmt 1 view .LVU110
 136:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 368              		.loc 1 136 35 is_stmt 0 view .LVU111
 369 0042 0023     		movs	r3, #0
 370 0044 0393     		str	r3, [sp, #12]
 137:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 371              		.loc 1 137 3 is_stmt 1 view .LVU112
 137:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 372              		.loc 1 137 36 is_stmt 0 view .LVU113
 373 0046 4FF48062 		mov	r2, #1024
 374 004a 0492     		str	r2, [sp, #16]
 138:Core/Src/main.c **** 
 375              		.loc 1 138 3 is_stmt 1 view .LVU114
 138:Core/Src/main.c **** 
 376              		.loc 1 138 36 is_stmt 0 view .LVU115
 377 004c 0593     		str	r3, [sp, #20]
 140:Core/Src/main.c ****   {
 378              		.loc 1 140 3 is_stmt 1 view .LVU116
 140:Core/Src/main.c ****   {
 379              		.loc 1 140 7 is_stmt 0 view .LVU117
 380 004e 01A8     		add	r0, sp, #4
 381 0050 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 382              	.LVL8:
 140:Core/Src/main.c ****   {
 383              		.loc 1 140 6 view .LVU118
 384 0054 20B9     		cbnz	r0, .L18
 144:Core/Src/main.c **** 
 385              		.loc 1 144 1 view .LVU119
 386 0056 11B0     		add	sp, sp, #68
 387              	.LCFI6:
 388              		.cfi_remember_state
 389              		.cfi_def_cfa_offset 4
 390              		@ sp needed
 391 0058 5DF804FB 		ldr	pc, [sp], #4
 392              	.L17:
 393              	.LCFI7:
 394              		.cfi_restore_state
 128:Core/Src/main.c ****   }
 395              		.loc 1 128 5 is_stmt 1 view .LVU120
 396 005c FFF7FEFF 		bl	Error_Handler
 397              	.LVL9:
 398              	.L18:
 142:Core/Src/main.c ****   }
 399              		.loc 1 142 5 view .LVU121
 400 0060 FFF7FEFF 		bl	Error_Handler
 401              	.LVL10:
 402              		.cfi_endproc
 403              	.LFE66:
 405              		.section	.text.main,"ax",%progbits
 406              		.align	1
 407              		.global	main
 408              		.syntax unified
 409              		.thumb
 410              		.thumb_func
 412              	main:
 413              	.LFB65:
  67:Core/Src/main.c **** 
ARM GAS  C:\Users\ardav\AppData\Local\Temp\ccwKGGYc.s 			page 16


 414              		.loc 1 67 1 view -0
 415              		.cfi_startproc
 416              		@ Volatile: function does not return.
 417              		@ args = 0, pretend = 0, frame = 0
 418              		@ frame_needed = 0, uses_anonymous_args = 0
 419 0000 08B5     		push	{r3, lr}
 420              	.LCFI8:
 421              		.cfi_def_cfa_offset 8
 422              		.cfi_offset 3, -8
 423              		.cfi_offset 14, -4
  76:Core/Src/main.c **** 
 424              		.loc 1 76 3 view .LVU123
 425 0002 FFF7FEFF 		bl	HAL_Init
 426              	.LVL11:
  83:Core/Src/main.c **** 
 427              		.loc 1 83 3 view .LVU124
 428 0006 FFF7FEFF 		bl	SystemClock_Config
 429              	.LVL12:
  90:Core/Src/main.c ****   MX_SPI1_Init();
 430              		.loc 1 90 3 view .LVU125
 431 000a FFF7FEFF 		bl	MX_GPIO_Init
 432              	.LVL13:
  91:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 433              		.loc 1 91 3 view .LVU126
 434 000e FFF7FEFF 		bl	MX_SPI1_Init
 435              	.LVL14:
 436              	.L20:
  98:Core/Src/main.c ****   {
 437              		.loc 1 98 3 discriminator 1 view .LVU127
 103:Core/Src/main.c ****   /* USER CODE END 3 */
 438              		.loc 1 103 3 discriminator 1 view .LVU128
  98:Core/Src/main.c ****   {
 439              		.loc 1 98 9 discriminator 1 view .LVU129
 440 0012 FEE7     		b	.L20
 441              		.cfi_endproc
 442              	.LFE65:
 444              		.global	hspi1
 445              		.section	.bss.hspi1,"aw",%nobits
 446              		.align	2
 447              		.set	.LANCHOR0,. + 0
 450              	hspi1:
 451 0000 00000000 		.space	88
 451      00000000 
 451      00000000 
 451      00000000 
 451      00000000 
 452              		.text
 453              	.Letext0:
 454              		.file 3 "d:\\programs\\tools\\arm gnu toolchain arm-none-eabi\\11.3 rel1\\arm-none-eabi\\include\\
 455              		.file 4 "d:\\programs\\tools\\arm gnu toolchain arm-none-eabi\\11.3 rel1\\arm-none-eabi\\include\\
 456              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 457              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 458              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 459              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 460              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 461              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 462              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
ARM GAS  C:\Users\ardav\AppData\Local\Temp\ccwKGGYc.s 			page 17


 463              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 464              		.file 13 "<built-in>"
ARM GAS  C:\Users\ardav\AppData\Local\Temp\ccwKGGYc.s 			page 18


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\ardav\AppData\Local\Temp\ccwKGGYc.s:18     .text.MX_GPIO_Init:00000000 $t
C:\Users\ardav\AppData\Local\Temp\ccwKGGYc.s:23     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\ardav\AppData\Local\Temp\ccwKGGYc.s:170    .text.MX_GPIO_Init:000000a4 $d
C:\Users\ardav\AppData\Local\Temp\ccwKGGYc.s:177    .text.Error_Handler:00000000 $t
C:\Users\ardav\AppData\Local\Temp\ccwKGGYc.s:183    .text.Error_Handler:00000000 Error_Handler
C:\Users\ardav\AppData\Local\Temp\ccwKGGYc.s:215    .text.MX_SPI1_Init:00000000 $t
C:\Users\ardav\AppData\Local\Temp\ccwKGGYc.s:220    .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\ardav\AppData\Local\Temp\ccwKGGYc.s:289    .text.MX_SPI1_Init:00000038 $d
C:\Users\ardav\AppData\Local\Temp\ccwKGGYc.s:295    .text.SystemClock_Config:00000000 $t
C:\Users\ardav\AppData\Local\Temp\ccwKGGYc.s:301    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\ardav\AppData\Local\Temp\ccwKGGYc.s:406    .text.main:00000000 $t
C:\Users\ardav\AppData\Local\Temp\ccwKGGYc.s:412    .text.main:00000000 main
C:\Users\ardav\AppData\Local\Temp\ccwKGGYc.s:450    .bss.hspi1:00000000 hspi1
C:\Users\ardav\AppData\Local\Temp\ccwKGGYc.s:446    .bss.hspi1:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_SPI_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
