INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ran/Documents/uni/s9/fpga_lab/task1_2/task1_2.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ran/Documents/uni/s9/fpga_lab/task1_2/task1_2.srcs/sim_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
