// Seed: 2962253104
module module_0 (
    input  id_0,
    output id_1
    , id_2
);
  logic id_3 = ~id_3;
  logic id_4 = 1'd0;
endmodule
module module_1 (
    output tri1 id_0,
    input id_1,
    output logic id_2,
    input id_3
);
  logic id_4;
  reg   id_5;
  logic id_6 = 1;
  type_9(
      1, 1, 1, 1
  );
  assign id_4 = 1;
  assign id_0[""] = 1 < id_5;
  always @((1'b0)) begin
    #1;
    id_5 <= 1;
  end
endmodule
